#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "G:\iverilog\lib\ivl\system.vpi";
:vpi_module "G:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "G:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "G:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "G:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "G:\iverilog\lib\ivl\v2009.vpi";
S_000001f0f93927c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001f0f9391ba0 .scope module, "ppu_tb" "ppu_tb" 3 8;
 .timescale -9 -12;
P_000001f0f937fc10 .param/l "NUM_TESTS" 1 3 10, +C4<00000000000000000000000001100100>;
v000001f0f97419b0_0 .var "cfg_bias", 31 0;
v000001f0f9741cd0_0 .var "cfg_mult", 15 0;
v000001f0f9742630_0 .var "cfg_shift", 4 0;
v000001f0f97428b0_0 .var "cfg_zp", 7 0;
v000001f0f9742810_0 .var "clk", 0 0;
v000001f0f9741d70_0 .var/i "err_count", 31 0;
v000001f0f9741b90_0 .var/i "i", 31 0;
v000001f0f97426d0_0 .var "i_data_vec", 511 0;
v000001f0f9742090_0 .var "i_valid", 0 0;
v000001f0f9741c30 .array "mem_config", 3 0, 31 0;
v000001f0f9741e10 .array "mem_golden", 99 0, 127 0;
v000001f0f97423b0 .array "mem_inputs", 99 0, 511 0;
v000001f0f9742db0_0 .net "o_data_vec", 127 0, L_000001f0f97a2e60;  1 drivers
v000001f0f9742450_0 .net "o_valid", 0 0, v000001f0f9741eb0_0;  1 drivers
v000001f0f9741ff0_0 .var "rst_n", 0 0;
E_000001f0f9380410 .event posedge, v000001f0f9740ab0_0;
S_000001f0f938b520 .scope module, "dut" "ppu" 3 28, 4 11 0, S_000001f0f9391ba0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "i_valid";
    .port_info 3 /INPUT 512 "i_data_vec";
    .port_info 4 /OUTPUT 1 "o_valid";
    .port_info 5 /OUTPUT 128 "o_data_vec";
    .port_info 6 /INPUT 16 "cfg_mult";
    .port_info 7 /INPUT 5 "cfg_shift";
    .port_info 8 /INPUT 8 "cfg_zp";
    .port_info 9 /INPUT 32 "cfg_bias";
v000001f0f973f9d0_0 .net "cfg_bias", 31 0, v000001f0f97419b0_0;  1 drivers
v000001f0f9740150_0 .net "cfg_mult", 15 0, v000001f0f9741cd0_0;  1 drivers
v000001f0f97401f0_0 .net "cfg_shift", 4 0, v000001f0f9742630_0;  1 drivers
v000001f0f9740a10_0 .net "cfg_zp", 7 0, v000001f0f97428b0_0;  1 drivers
v000001f0f9740ab0_0 .net "clk", 0 0, v000001f0f9742810_0;  1 drivers
v000001f0f9742590_0 .net "i_data_vec", 511 0, v000001f0f97426d0_0;  1 drivers
v000001f0f9742130_0 .net "i_valid", 0 0, v000001f0f9742090_0;  1 drivers
v000001f0f9742770_0 .net "o_data_vec", 127 0, L_000001f0f97a2e60;  alias, 1 drivers
v000001f0f9741eb0_0 .var "o_valid", 0 0;
v000001f0f9742d10_0 .net "rst_n", 0 0, v000001f0f9741ff0_0;  1 drivers
L_000001f0f9742950 .part v000001f0f97426d0_0, 0, 32;
L_000001f0f9742c70 .part v000001f0f97426d0_0, 32, 32;
L_000001f0f979d2d0 .part v000001f0f97426d0_0, 64, 32;
L_000001f0f979cab0 .part v000001f0f97426d0_0, 96, 32;
L_000001f0f979de10 .part v000001f0f97426d0_0, 128, 32;
L_000001f0f979cdd0 .part v000001f0f97426d0_0, 160, 32;
L_000001f0f979f7b0 .part v000001f0f97426d0_0, 192, 32;
L_000001f0f979ff30 .part v000001f0f97426d0_0, 224, 32;
L_000001f0f979f670 .part v000001f0f97426d0_0, 256, 32;
L_000001f0f97a0340 .part v000001f0f97426d0_0, 288, 32;
L_000001f0f97a21e0 .part v000001f0f97426d0_0, 320, 32;
L_000001f0f97a2780 .part v000001f0f97426d0_0, 352, 32;
L_000001f0f97a0a20 .part v000001f0f97426d0_0, 384, 32;
L_000001f0f97a1d80 .part v000001f0f97426d0_0, 416, 32;
L_000001f0f97a39a0 .part v000001f0f97426d0_0, 448, 32;
L_000001f0f97a3040 .part v000001f0f97426d0_0, 480, 32;
LS_000001f0f97a2e60_0_0 .concat8 [ 8 8 8 8], v000001f0f937b130_0, v000001f0f93519a0_0, v000001f0f9368980_0, v000001f0f93b4c60_0;
LS_000001f0f97a2e60_0_4 .concat8 [ 8 8 8 8], v000001f0f93b4d00_0, v000001f0f93b6c70_0, v000001f0f93b6e50_0, v000001f0f93b5af0_0;
LS_000001f0f97a2e60_0_8 .concat8 [ 8 8 8 8], v000001f0f93b72e0_0, v000001f0f93b8f00_0, v000001f0f93bae70_0, v000001f0f93ba790_0;
LS_000001f0f97a2e60_0_12 .concat8 [ 8 8 8 8], v000001f0f93b9a70_0, v000001f0f973fe30_0, v000001f0f9740f10_0, v000001f0f9740970_0;
L_000001f0f97a2e60 .concat8 [ 32 32 32 32], LS_000001f0f97a2e60_0_0, LS_000001f0f97a2e60_0_4, LS_000001f0f97a2e60_0_8, LS_000001f0f97a2e60_0_12;
S_000001f0f9393d90 .scope generate, "PPU_LANE[0]" "PPU_LANE[0]" 4 31, 4 31 0, S_000001f0f938b520;
 .timescale -9 -12;
P_000001f0f937fa10 .param/l "i" 0 4 31, +C4<00>;
L_000001f0f97440d8 .functor BUFT 1, C4<0000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f0f93795b0_0 .net/2u *"_ivl_11", 39 0, L_000001f0f97440d8;  1 drivers
v000001f0f937a5f0_0 .net *"_ivl_13", 47 0, L_000001f0f9742a90;  1 drivers
L_000001f0f9744120 .functor BUFT 1, C4<000000000000000000000000000000000000000001111111>, C4<0>, C4<0>, C4<0>;
v000001f0f937aaf0_0 .net/2s *"_ivl_17", 47 0, L_000001f0f9744120;  1 drivers
v000001f0f937a190_0 .net *"_ivl_19", 0 0, L_000001f0f9741af0;  1 drivers
L_000001f0f9744168 .functor BUFT 1, C4<01111111>, C4<0>, C4<0>, C4<0>;
v000001f0f9379b50_0 .net/2u *"_ivl_21", 7 0, L_000001f0f9744168;  1 drivers
L_000001f0f97441b0 .functor BUFT 1, C4<111111111111111111111111111111111111111110000000>, C4<0>, C4<0>, C4<0>;
v000001f0f937a230_0 .net/2s *"_ivl_23", 47 0, L_000001f0f97441b0;  1 drivers
v000001f0f937a910_0 .net *"_ivl_25", 0 0, L_000001f0f9742ef0;  1 drivers
L_000001f0f97441f8 .functor BUFT 1, C4<10000000>, C4<0>, C4<0>, C4<0>;
v000001f0f937aa50_0 .net/2u *"_ivl_27", 7 0, L_000001f0f97441f8;  1 drivers
v000001f0f9379510_0 .net/s *"_ivl_3", 47 0, L_000001f0f9742b30;  1 drivers
v000001f0f9379fb0_0 .net *"_ivl_30", 7 0, L_000001f0f9742bd0;  1 drivers
v000001f0f937ad70_0 .net *"_ivl_31", 7 0, L_000001f0f9741910;  1 drivers
v000001f0f937af50_0 .net *"_ivl_36", 7 0, v000001f0f937b130_0;  1 drivers
v000001f0f937aff0_0 .net/s *"_ivl_5", 47 0, L_000001f0f97421d0;  1 drivers
v000001f0f93796f0_0 .net/s "clamped_val", 7 0, L_000001f0f9742f90;  1 drivers
v000001f0f937b090_0 .net/s "in_val", 31 0, L_000001f0f9742950;  1 drivers
v000001f0f937b130_0 .var/s "out_reg", 7 0;
v000001f0f937b270_0 .net/s "product", 47 0, L_000001f0f9742e50;  1 drivers
v000001f0f9379790_0 .net/s "shifted", 47 0, L_000001f0f97424f0;  1 drivers
v000001f0f937b310_0 .net/s "val_biased", 31 0, L_000001f0f97429f0;  1 drivers
v000001f0f937a410_0 .net/s "with_zp", 47 0, L_000001f0f9741a50;  1 drivers
E_000001f0f937f7d0/0 .event negedge, v000001f0f9742d10_0;
E_000001f0f937f7d0/1 .event posedge, v000001f0f9740ab0_0;
E_000001f0f937f7d0 .event/or E_000001f0f937f7d0/0, E_000001f0f937f7d0/1;
L_000001f0f97429f0 .arith/sum 32, L_000001f0f9742950, v000001f0f97419b0_0;
L_000001f0f9742b30 .extend/s 48, L_000001f0f97429f0;
L_000001f0f97421d0 .extend/s 48, v000001f0f9741cd0_0;
L_000001f0f9742e50 .arith/mult 48, L_000001f0f9742b30, L_000001f0f97421d0;
L_000001f0f97424f0 .shift/rs 48, L_000001f0f9742e50, v000001f0f9742630_0;
L_000001f0f9742a90 .concat [ 8 40 0 0], v000001f0f97428b0_0, L_000001f0f97440d8;
L_000001f0f9741a50 .arith/sum 48, L_000001f0f97424f0, L_000001f0f9742a90;
L_000001f0f9741af0 .cmp/gt.s 48, L_000001f0f9741a50, L_000001f0f9744120;
L_000001f0f9742ef0 .cmp/gt.s 48, L_000001f0f97441b0, L_000001f0f9741a50;
L_000001f0f9742bd0 .part L_000001f0f9741a50, 0, 8;
L_000001f0f9741910 .functor MUXZ 8, L_000001f0f9742bd0, L_000001f0f97441f8, L_000001f0f9742ef0, C4<>;
L_000001f0f9742f90 .functor MUXZ 8, L_000001f0f9741910, L_000001f0f9744168, L_000001f0f9741af0, C4<>;
S_000001f0f938bd10 .scope generate, "PPU_LANE[1]" "PPU_LANE[1]" 4 31, 4 31 0, S_000001f0f938b520;
 .timescale -9 -12;
P_000001f0f937fd90 .param/l "i" 0 4 31, +C4<01>;
L_000001f0f9744240 .functor BUFT 1, C4<0000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f0f9379dd0_0 .net/2u *"_ivl_11", 39 0, L_000001f0f9744240;  1 drivers
v000001f0f9379830_0 .net *"_ivl_13", 47 0, L_000001f0f979d5f0;  1 drivers
L_000001f0f9744288 .functor BUFT 1, C4<000000000000000000000000000000000000000001111111>, C4<0>, C4<0>, C4<0>;
v000001f0f93798d0_0 .net/2s *"_ivl_17", 47 0, L_000001f0f9744288;  1 drivers
v000001f0f9379d30_0 .net *"_ivl_19", 0 0, L_000001f0f979e6d0;  1 drivers
L_000001f0f97442d0 .functor BUFT 1, C4<01111111>, C4<0>, C4<0>, C4<0>;
v000001f0f9379e70_0 .net/2u *"_ivl_21", 7 0, L_000001f0f97442d0;  1 drivers
L_000001f0f9744318 .functor BUFT 1, C4<111111111111111111111111111111111111111110000000>, C4<0>, C4<0>, C4<0>;
v000001f0f9351860_0 .net/2s *"_ivl_23", 47 0, L_000001f0f9744318;  1 drivers
v000001f0f9350640_0 .net *"_ivl_25", 0 0, L_000001f0f979db90;  1 drivers
L_000001f0f9744360 .functor BUFT 1, C4<10000000>, C4<0>, C4<0>, C4<0>;
v000001f0f9350820_0 .net/2u *"_ivl_27", 7 0, L_000001f0f9744360;  1 drivers
v000001f0f9350be0_0 .net/s *"_ivl_3", 47 0, L_000001f0f979d050;  1 drivers
v000001f0f9351900_0 .net *"_ivl_30", 7 0, L_000001f0f979dc30;  1 drivers
v000001f0f93508c0_0 .net *"_ivl_31", 7 0, L_000001f0f979e450;  1 drivers
v000001f0f934fd80_0 .net *"_ivl_36", 7 0, v000001f0f93519a0_0;  1 drivers
v000001f0f934fec0_0 .net/s *"_ivl_5", 47 0, L_000001f0f979e3b0;  1 drivers
v000001f0f93500a0_0 .net/s "clamped_val", 7 0, L_000001f0f979d0f0;  1 drivers
v000001f0f93501e0_0 .net/s "in_val", 31 0, L_000001f0f9742c70;  1 drivers
v000001f0f93519a0_0 .var/s "out_reg", 7 0;
v000001f0f93503c0_0 .net/s "product", 47 0, L_000001f0f979e310;  1 drivers
v000001f0f933a670_0 .net/s "shifted", 47 0, L_000001f0f979c1f0;  1 drivers
v000001f0f933a850_0 .net/s "val_biased", 31 0, L_000001f0f979dcd0;  1 drivers
v000001f0f9339d10_0 .net/s "with_zp", 47 0, L_000001f0f979e630;  1 drivers
L_000001f0f979dcd0 .arith/sum 32, L_000001f0f9742c70, v000001f0f97419b0_0;
L_000001f0f979d050 .extend/s 48, L_000001f0f979dcd0;
L_000001f0f979e3b0 .extend/s 48, v000001f0f9741cd0_0;
L_000001f0f979e310 .arith/mult 48, L_000001f0f979d050, L_000001f0f979e3b0;
L_000001f0f979c1f0 .shift/rs 48, L_000001f0f979e310, v000001f0f9742630_0;
L_000001f0f979d5f0 .concat [ 8 40 0 0], v000001f0f97428b0_0, L_000001f0f9744240;
L_000001f0f979e630 .arith/sum 48, L_000001f0f979c1f0, L_000001f0f979d5f0;
L_000001f0f979e6d0 .cmp/gt.s 48, L_000001f0f979e630, L_000001f0f9744288;
L_000001f0f979db90 .cmp/gt.s 48, L_000001f0f9744318, L_000001f0f979e630;
L_000001f0f979dc30 .part L_000001f0f979e630, 0, 8;
L_000001f0f979e450 .functor MUXZ 8, L_000001f0f979dc30, L_000001f0f9744360, L_000001f0f979db90, C4<>;
L_000001f0f979d0f0 .functor MUXZ 8, L_000001f0f979e450, L_000001f0f97442d0, L_000001f0f979e6d0, C4<>;
S_000001f0f938bea0 .scope generate, "PPU_LANE[2]" "PPU_LANE[2]" 4 31, 4 31 0, S_000001f0f938b520;
 .timescale -9 -12;
P_000001f0f937fc90 .param/l "i" 0 4 31, +C4<010>;
L_000001f0f97443a8 .functor BUFT 1, C4<0000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f0f933b390_0 .net/2u *"_ivl_11", 39 0, L_000001f0f97443a8;  1 drivers
v000001f0f933a990_0 .net *"_ivl_13", 47 0, L_000001f0f979d370;  1 drivers
L_000001f0f97443f0 .functor BUFT 1, C4<000000000000000000000000000000000000000001111111>, C4<0>, C4<0>, C4<0>;
v000001f0f933ae90_0 .net/2s *"_ivl_17", 47 0, L_000001f0f97443f0;  1 drivers
v000001f0f9339590_0 .net *"_ivl_19", 0 0, L_000001f0f979cfb0;  1 drivers
L_000001f0f9744438 .functor BUFT 1, C4<01111111>, C4<0>, C4<0>, C4<0>;
v000001f0f933afd0_0 .net/2u *"_ivl_21", 7 0, L_000001f0f9744438;  1 drivers
L_000001f0f9744480 .functor BUFT 1, C4<111111111111111111111111111111111111111110000000>, C4<0>, C4<0>, C4<0>;
v000001f0f9339630_0 .net/2s *"_ivl_23", 47 0, L_000001f0f9744480;  1 drivers
v000001f0f9339db0_0 .net *"_ivl_25", 0 0, L_000001f0f979d730;  1 drivers
L_000001f0f97444c8 .functor BUFT 1, C4<10000000>, C4<0>, C4<0>, C4<0>;
v000001f0f9367440_0 .net/2u *"_ivl_27", 7 0, L_000001f0f97444c8;  1 drivers
v000001f0f9368840_0 .net/s *"_ivl_3", 47 0, L_000001f0f979e4f0;  1 drivers
v000001f0f9368700_0 .net *"_ivl_30", 7 0, L_000001f0f979cd30;  1 drivers
v000001f0f93688e0_0 .net *"_ivl_31", 7 0, L_000001f0f979c290;  1 drivers
v000001f0f93674e0_0 .net *"_ivl_36", 7 0, v000001f0f9368980_0;  1 drivers
v000001f0f9367580_0 .net/s *"_ivl_5", 47 0, L_000001f0f979d7d0;  1 drivers
v000001f0f93678a0_0 .net/s "clamped_val", 7 0, L_000001f0f979d690;  1 drivers
v000001f0f9367b20_0 .net/s "in_val", 31 0, L_000001f0f979d2d0;  1 drivers
v000001f0f9368980_0 .var/s "out_reg", 7 0;
v000001f0f932e8e0_0 .net/s "product", 47 0, L_000001f0f979d190;  1 drivers
v000001f0f932f100_0 .net/s "shifted", 47 0, L_000001f0f979d9b0;  1 drivers
v000001f0f932eb60_0 .net/s "val_biased", 31 0, L_000001f0f979c650;  1 drivers
v000001f0f932ee80_0 .net/s "with_zp", 47 0, L_000001f0f979daf0;  1 drivers
L_000001f0f979c650 .arith/sum 32, L_000001f0f979d2d0, v000001f0f97419b0_0;
L_000001f0f979e4f0 .extend/s 48, L_000001f0f979c650;
L_000001f0f979d7d0 .extend/s 48, v000001f0f9741cd0_0;
L_000001f0f979d190 .arith/mult 48, L_000001f0f979e4f0, L_000001f0f979d7d0;
L_000001f0f979d9b0 .shift/rs 48, L_000001f0f979d190, v000001f0f9742630_0;
L_000001f0f979d370 .concat [ 8 40 0 0], v000001f0f97428b0_0, L_000001f0f97443a8;
L_000001f0f979daf0 .arith/sum 48, L_000001f0f979d9b0, L_000001f0f979d370;
L_000001f0f979cfb0 .cmp/gt.s 48, L_000001f0f979daf0, L_000001f0f97443f0;
L_000001f0f979d730 .cmp/gt.s 48, L_000001f0f9744480, L_000001f0f979daf0;
L_000001f0f979cd30 .part L_000001f0f979daf0, 0, 8;
L_000001f0f979c290 .functor MUXZ 8, L_000001f0f979cd30, L_000001f0f97444c8, L_000001f0f979d730, C4<>;
L_000001f0f979d690 .functor MUXZ 8, L_000001f0f979c290, L_000001f0f9744438, L_000001f0f979cfb0, C4<>;
S_000001f0f92b3360 .scope generate, "PPU_LANE[3]" "PPU_LANE[3]" 4 31, 4 31 0, S_000001f0f938b520;
 .timescale -9 -12;
P_000001f0f937fdd0 .param/l "i" 0 4 31, +C4<011>;
L_000001f0f9744510 .functor BUFT 1, C4<0000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f0f932ef20_0 .net/2u *"_ivl_11", 39 0, L_000001f0f9744510;  1 drivers
v000001f0f93b3a40_0 .net *"_ivl_13", 47 0, L_000001f0f979c330;  1 drivers
L_000001f0f9744558 .functor BUFT 1, C4<000000000000000000000000000000000000000001111111>, C4<0>, C4<0>, C4<0>;
v000001f0f93b3d60_0 .net/2s *"_ivl_17", 47 0, L_000001f0f9744558;  1 drivers
v000001f0f93b37c0_0 .net *"_ivl_19", 0 0, L_000001f0f979dff0;  1 drivers
L_000001f0f97445a0 .functor BUFT 1, C4<01111111>, C4<0>, C4<0>, C4<0>;
v000001f0f93b44e0_0 .net/2u *"_ivl_21", 7 0, L_000001f0f97445a0;  1 drivers
L_000001f0f97445e8 .functor BUFT 1, C4<111111111111111111111111111111111111111110000000>, C4<0>, C4<0>, C4<0>;
v000001f0f93b3900_0 .net/2s *"_ivl_23", 47 0, L_000001f0f97445e8;  1 drivers
v000001f0f93b3f40_0 .net *"_ivl_25", 0 0, L_000001f0f979df50;  1 drivers
L_000001f0f9744630 .functor BUFT 1, C4<10000000>, C4<0>, C4<0>, C4<0>;
v000001f0f93b4580_0 .net/2u *"_ivl_27", 7 0, L_000001f0f9744630;  1 drivers
v000001f0f93b4940_0 .net/s *"_ivl_3", 47 0, L_000001f0f979d230;  1 drivers
v000001f0f93b4da0_0 .net *"_ivl_30", 7 0, L_000001f0f979d410;  1 drivers
v000001f0f93b48a0_0 .net *"_ivl_31", 7 0, L_000001f0f979cb50;  1 drivers
v000001f0f93b3fe0_0 .net *"_ivl_36", 7 0, v000001f0f93b4c60_0;  1 drivers
v000001f0f93b3220_0 .net/s *"_ivl_5", 47 0, L_000001f0f979dd70;  1 drivers
v000001f0f93b3cc0_0 .net/s "clamped_val", 7 0, L_000001f0f979e590;  1 drivers
v000001f0f93b4bc0_0 .net/s "in_val", 31 0, L_000001f0f979cab0;  1 drivers
v000001f0f93b4c60_0 .var/s "out_reg", 7 0;
v000001f0f93b43a0_0 .net/s "product", 47 0, L_000001f0f979d910;  1 drivers
v000001f0f93b49e0_0 .net/s "shifted", 47 0, L_000001f0f979e770;  1 drivers
v000001f0f93b3b80_0 .net/s "val_biased", 31 0, L_000001f0f979e130;  1 drivers
v000001f0f93b4a80_0 .net/s "with_zp", 47 0, L_000001f0f979cbf0;  1 drivers
L_000001f0f979e130 .arith/sum 32, L_000001f0f979cab0, v000001f0f97419b0_0;
L_000001f0f979d230 .extend/s 48, L_000001f0f979e130;
L_000001f0f979dd70 .extend/s 48, v000001f0f9741cd0_0;
L_000001f0f979d910 .arith/mult 48, L_000001f0f979d230, L_000001f0f979dd70;
L_000001f0f979e770 .shift/rs 48, L_000001f0f979d910, v000001f0f9742630_0;
L_000001f0f979c330 .concat [ 8 40 0 0], v000001f0f97428b0_0, L_000001f0f9744510;
L_000001f0f979cbf0 .arith/sum 48, L_000001f0f979e770, L_000001f0f979c330;
L_000001f0f979dff0 .cmp/gt.s 48, L_000001f0f979cbf0, L_000001f0f9744558;
L_000001f0f979df50 .cmp/gt.s 48, L_000001f0f97445e8, L_000001f0f979cbf0;
L_000001f0f979d410 .part L_000001f0f979cbf0, 0, 8;
L_000001f0f979cb50 .functor MUXZ 8, L_000001f0f979d410, L_000001f0f9744630, L_000001f0f979df50, C4<>;
L_000001f0f979e590 .functor MUXZ 8, L_000001f0f979cb50, L_000001f0f97445a0, L_000001f0f979dff0, C4<>;
S_000001f0f92b34f0 .scope generate, "PPU_LANE[4]" "PPU_LANE[4]" 4 31, 4 31 0, S_000001f0f938b520;
 .timescale -9 -12;
P_000001f0f9380010 .param/l "i" 0 4 31, +C4<0100>;
L_000001f0f9744678 .functor BUFT 1, C4<0000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f0f93b3040_0 .net/2u *"_ivl_11", 39 0, L_000001f0f9744678;  1 drivers
v000001f0f93b39a0_0 .net *"_ivl_13", 47 0, L_000001f0f979deb0;  1 drivers
L_000001f0f97446c0 .functor BUFT 1, C4<000000000000000000000000000000000000000001111111>, C4<0>, C4<0>, C4<0>;
v000001f0f93b4620_0 .net/2s *"_ivl_17", 47 0, L_000001f0f97446c0;  1 drivers
v000001f0f93b4260_0 .net *"_ivl_19", 0 0, L_000001f0f979e8b0;  1 drivers
L_000001f0f9744708 .functor BUFT 1, C4<01111111>, C4<0>, C4<0>, C4<0>;
v000001f0f93b3ae0_0 .net/2u *"_ivl_21", 7 0, L_000001f0f9744708;  1 drivers
L_000001f0f9744750 .functor BUFT 1, C4<111111111111111111111111111111111111111110000000>, C4<0>, C4<0>, C4<0>;
v000001f0f93b3ea0_0 .net/2s *"_ivl_23", 47 0, L_000001f0f9744750;  1 drivers
v000001f0f93b4b20_0 .net *"_ivl_25", 0 0, L_000001f0f979cc90;  1 drivers
L_000001f0f9744798 .functor BUFT 1, C4<10000000>, C4<0>, C4<0>, C4<0>;
v000001f0f93b3400_0 .net/2u *"_ivl_27", 7 0, L_000001f0f9744798;  1 drivers
v000001f0f93b46c0_0 .net/s *"_ivl_3", 47 0, L_000001f0f979c3d0;  1 drivers
v000001f0f93b4800_0 .net *"_ivl_30", 7 0, L_000001f0f979d870;  1 drivers
v000001f0f93b3860_0 .net *"_ivl_31", 7 0, L_000001f0f979c150;  1 drivers
v000001f0f93b3e00_0 .net *"_ivl_36", 7 0, v000001f0f93b4d00_0;  1 drivers
v000001f0f93b3720_0 .net/s *"_ivl_5", 47 0, L_000001f0f979ce70;  1 drivers
v000001f0f93b4440_0 .net/s "clamped_val", 7 0, L_000001f0f979c830;  1 drivers
v000001f0f93b3c20_0 .net/s "in_val", 31 0, L_000001f0f979de10;  1 drivers
v000001f0f93b4d00_0 .var/s "out_reg", 7 0;
v000001f0f93b4e40_0 .net/s "product", 47 0, L_000001f0f979d550;  1 drivers
v000001f0f93b4080_0 .net/s "shifted", 47 0, L_000001f0f979c790;  1 drivers
v000001f0f93b4120_0 .net/s "val_biased", 31 0, L_000001f0f979d4b0;  1 drivers
v000001f0f93b3540_0 .net/s "with_zp", 47 0, L_000001f0f979e810;  1 drivers
L_000001f0f979d4b0 .arith/sum 32, L_000001f0f979de10, v000001f0f97419b0_0;
L_000001f0f979c3d0 .extend/s 48, L_000001f0f979d4b0;
L_000001f0f979ce70 .extend/s 48, v000001f0f9741cd0_0;
L_000001f0f979d550 .arith/mult 48, L_000001f0f979c3d0, L_000001f0f979ce70;
L_000001f0f979c790 .shift/rs 48, L_000001f0f979d550, v000001f0f9742630_0;
L_000001f0f979deb0 .concat [ 8 40 0 0], v000001f0f97428b0_0, L_000001f0f9744678;
L_000001f0f979e810 .arith/sum 48, L_000001f0f979c790, L_000001f0f979deb0;
L_000001f0f979e8b0 .cmp/gt.s 48, L_000001f0f979e810, L_000001f0f97446c0;
L_000001f0f979cc90 .cmp/gt.s 48, L_000001f0f9744750, L_000001f0f979e810;
L_000001f0f979d870 .part L_000001f0f979e810, 0, 8;
L_000001f0f979c150 .functor MUXZ 8, L_000001f0f979d870, L_000001f0f9744798, L_000001f0f979cc90, C4<>;
L_000001f0f979c830 .functor MUXZ 8, L_000001f0f979c150, L_000001f0f9744708, L_000001f0f979e8b0, C4<>;
S_000001f0f92b3680 .scope generate, "PPU_LANE[5]" "PPU_LANE[5]" 4 31, 4 31 0, S_000001f0f938b520;
 .timescale -9 -12;
P_000001f0f937f710 .param/l "i" 0 4 31, +C4<0101>;
L_000001f0f97447e0 .functor BUFT 1, C4<0000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f0f93b41c0_0 .net/2u *"_ivl_11", 39 0, L_000001f0f97447e0;  1 drivers
v000001f0f93b4ee0_0 .net *"_ivl_13", 47 0, L_000001f0f979c470;  1 drivers
L_000001f0f9744828 .functor BUFT 1, C4<000000000000000000000000000000000000000001111111>, C4<0>, C4<0>, C4<0>;
v000001f0f93b34a0_0 .net/2s *"_ivl_17", 47 0, L_000001f0f9744828;  1 drivers
v000001f0f93b4300_0 .net *"_ivl_19", 0 0, L_000001f0f979c5b0;  1 drivers
L_000001f0f9744870 .functor BUFT 1, C4<01111111>, C4<0>, C4<0>, C4<0>;
v000001f0f93b4760_0 .net/2u *"_ivl_21", 7 0, L_000001f0f9744870;  1 drivers
L_000001f0f97448b8 .functor BUFT 1, C4<111111111111111111111111111111111111111110000000>, C4<0>, C4<0>, C4<0>;
v000001f0f93b30e0_0 .net/2s *"_ivl_23", 47 0, L_000001f0f97448b8;  1 drivers
v000001f0f93b3680_0 .net *"_ivl_25", 0 0, L_000001f0f979c6f0;  1 drivers
L_000001f0f9744900 .functor BUFT 1, C4<10000000>, C4<0>, C4<0>, C4<0>;
v000001f0f93b3180_0 .net/2u *"_ivl_27", 7 0, L_000001f0f9744900;  1 drivers
v000001f0f93b32c0_0 .net/s *"_ivl_3", 47 0, L_000001f0f979da50;  1 drivers
v000001f0f93b3360_0 .net *"_ivl_30", 7 0, L_000001f0f979c8d0;  1 drivers
v000001f0f93b35e0_0 .net *"_ivl_31", 7 0, L_000001f0f979c970;  1 drivers
v000001f0f93b5550_0 .net *"_ivl_36", 7 0, v000001f0f93b6c70_0;  1 drivers
v000001f0f93b6310_0 .net/s *"_ivl_5", 47 0, L_000001f0f979e090;  1 drivers
v000001f0f93b61d0_0 .net/s "clamped_val", 7 0, L_000001f0f979ca10;  1 drivers
v000001f0f93b5050_0 .net/s "in_val", 31 0, L_000001f0f979cdd0;  1 drivers
v000001f0f93b6c70_0 .var/s "out_reg", 7 0;
v000001f0f93b5910_0 .net/s "product", 47 0, L_000001f0f979e1d0;  1 drivers
v000001f0f93b6090_0 .net/s "shifted", 47 0, L_000001f0f979e270;  1 drivers
v000001f0f93b6630_0 .net/s "val_biased", 31 0, L_000001f0f979cf10;  1 drivers
v000001f0f93b50f0_0 .net/s "with_zp", 47 0, L_000001f0f979c510;  1 drivers
L_000001f0f979cf10 .arith/sum 32, L_000001f0f979cdd0, v000001f0f97419b0_0;
L_000001f0f979da50 .extend/s 48, L_000001f0f979cf10;
L_000001f0f979e090 .extend/s 48, v000001f0f9741cd0_0;
L_000001f0f979e1d0 .arith/mult 48, L_000001f0f979da50, L_000001f0f979e090;
L_000001f0f979e270 .shift/rs 48, L_000001f0f979e1d0, v000001f0f9742630_0;
L_000001f0f979c470 .concat [ 8 40 0 0], v000001f0f97428b0_0, L_000001f0f97447e0;
L_000001f0f979c510 .arith/sum 48, L_000001f0f979e270, L_000001f0f979c470;
L_000001f0f979c5b0 .cmp/gt.s 48, L_000001f0f979c510, L_000001f0f9744828;
L_000001f0f979c6f0 .cmp/gt.s 48, L_000001f0f97448b8, L_000001f0f979c510;
L_000001f0f979c8d0 .part L_000001f0f979c510, 0, 8;
L_000001f0f979c970 .functor MUXZ 8, L_000001f0f979c8d0, L_000001f0f9744900, L_000001f0f979c6f0, C4<>;
L_000001f0f979ca10 .functor MUXZ 8, L_000001f0f979c970, L_000001f0f9744870, L_000001f0f979c5b0, C4<>;
S_000001f0f938db60 .scope generate, "PPU_LANE[6]" "PPU_LANE[6]" 4 31, 4 31 0, S_000001f0f938b520;
 .timescale -9 -12;
P_000001f0f93800d0 .param/l "i" 0 4 31, +C4<0110>;
L_000001f0f9744948 .functor BUFT 1, C4<0000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f0f93b6bd0_0 .net/2u *"_ivl_11", 39 0, L_000001f0f9744948;  1 drivers
v000001f0f93b5190_0 .net *"_ivl_13", 47 0, L_000001f0f979f850;  1 drivers
L_000001f0f9744990 .functor BUFT 1, C4<000000000000000000000000000000000000000001111111>, C4<0>, C4<0>, C4<0>;
v000001f0f93b5690_0 .net/2s *"_ivl_17", 47 0, L_000001f0f9744990;  1 drivers
v000001f0f93b6130_0 .net *"_ivl_19", 0 0, L_000001f0f979e9f0;  1 drivers
L_000001f0f97449d8 .functor BUFT 1, C4<01111111>, C4<0>, C4<0>, C4<0>;
v000001f0f93b6450_0 .net/2u *"_ivl_21", 7 0, L_000001f0f97449d8;  1 drivers
L_000001f0f9744a20 .functor BUFT 1, C4<111111111111111111111111111111111111111110000000>, C4<0>, C4<0>, C4<0>;
v000001f0f93b64f0_0 .net/2s *"_ivl_23", 47 0, L_000001f0f9744a20;  1 drivers
v000001f0f93b5ff0_0 .net *"_ivl_25", 0 0, L_000001f0f979f8f0;  1 drivers
L_000001f0f9744a68 .functor BUFT 1, C4<10000000>, C4<0>, C4<0>, C4<0>;
v000001f0f93b6770_0 .net/2u *"_ivl_27", 7 0, L_000001f0f9744a68;  1 drivers
v000001f0f93b52d0_0 .net/s *"_ivl_3", 47 0, L_000001f0f979ebd0;  1 drivers
v000001f0f93b63b0_0 .net *"_ivl_30", 7 0, L_000001f0f979f530;  1 drivers
v000001f0f93b6590_0 .net *"_ivl_31", 7 0, L_000001f0f979eef0;  1 drivers
v000001f0f93b66d0_0 .net *"_ivl_36", 7 0, v000001f0f93b6e50_0;  1 drivers
v000001f0f93b6270_0 .net/s *"_ivl_5", 47 0, L_000001f0f979e950;  1 drivers
v000001f0f93b6d10_0 .net/s "clamped_val", 7 0, L_000001f0f979fe90;  1 drivers
v000001f0f93b6810_0 .net/s "in_val", 31 0, L_000001f0f979f7b0;  1 drivers
v000001f0f93b6e50_0 .var/s "out_reg", 7 0;
v000001f0f93b5230_0 .net/s "product", 47 0, L_000001f0f979eb30;  1 drivers
v000001f0f93b54b0_0 .net/s "shifted", 47 0, L_000001f0f979f210;  1 drivers
v000001f0f93b68b0_0 .net/s "val_biased", 31 0, L_000001f0f979ed10;  1 drivers
v000001f0f93b69f0_0 .net/s "with_zp", 47 0, L_000001f0f979f3f0;  1 drivers
L_000001f0f979ed10 .arith/sum 32, L_000001f0f979f7b0, v000001f0f97419b0_0;
L_000001f0f979ebd0 .extend/s 48, L_000001f0f979ed10;
L_000001f0f979e950 .extend/s 48, v000001f0f9741cd0_0;
L_000001f0f979eb30 .arith/mult 48, L_000001f0f979ebd0, L_000001f0f979e950;
L_000001f0f979f210 .shift/rs 48, L_000001f0f979eb30, v000001f0f9742630_0;
L_000001f0f979f850 .concat [ 8 40 0 0], v000001f0f97428b0_0, L_000001f0f9744948;
L_000001f0f979f3f0 .arith/sum 48, L_000001f0f979f210, L_000001f0f979f850;
L_000001f0f979e9f0 .cmp/gt.s 48, L_000001f0f979f3f0, L_000001f0f9744990;
L_000001f0f979f8f0 .cmp/gt.s 48, L_000001f0f9744a20, L_000001f0f979f3f0;
L_000001f0f979f530 .part L_000001f0f979f3f0, 0, 8;
L_000001f0f979eef0 .functor MUXZ 8, L_000001f0f979f530, L_000001f0f9744a68, L_000001f0f979f8f0, C4<>;
L_000001f0f979fe90 .functor MUXZ 8, L_000001f0f979eef0, L_000001f0f97449d8, L_000001f0f979e9f0, C4<>;
S_000001f0f938dcf0 .scope generate, "PPU_LANE[7]" "PPU_LANE[7]" 4 31, 4 31 0, S_000001f0f938b520;
 .timescale -9 -12;
P_000001f0f937fe10 .param/l "i" 0 4 31, +C4<0111>;
L_000001f0f9744ab0 .functor BUFT 1, C4<0000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f0f93b6db0_0 .net/2u *"_ivl_11", 39 0, L_000001f0f9744ab0;  1 drivers
v000001f0f93b6950_0 .net *"_ivl_13", 47 0, L_000001f0f979f5d0;  1 drivers
L_000001f0f9744af8 .functor BUFT 1, C4<000000000000000000000000000000000000000001111111>, C4<0>, C4<0>, C4<0>;
v000001f0f93b6a90_0 .net/2s *"_ivl_17", 47 0, L_000001f0f9744af8;  1 drivers
v000001f0f93b6b30_0 .net *"_ivl_19", 0 0, L_000001f0f979f030;  1 drivers
L_000001f0f9744b40 .functor BUFT 1, C4<01111111>, C4<0>, C4<0>, C4<0>;
v000001f0f93b5370_0 .net/2u *"_ivl_21", 7 0, L_000001f0f9744b40;  1 drivers
L_000001f0f9744b88 .functor BUFT 1, C4<111111111111111111111111111111111111111110000000>, C4<0>, C4<0>, C4<0>;
v000001f0f93b5c30_0 .net/2s *"_ivl_23", 47 0, L_000001f0f9744b88;  1 drivers
v000001f0f93b6ef0_0 .net *"_ivl_25", 0 0, L_000001f0f979f990;  1 drivers
L_000001f0f9744bd0 .functor BUFT 1, C4<10000000>, C4<0>, C4<0>, C4<0>;
v000001f0f93b5410_0 .net/2u *"_ivl_27", 7 0, L_000001f0f9744bd0;  1 drivers
v000001f0f93b55f0_0 .net/s *"_ivl_3", 47 0, L_000001f0f979f0d0;  1 drivers
v000001f0f93b5b90_0 .net *"_ivl_30", 7 0, L_000001f0f979f170;  1 drivers
v000001f0f93b5730_0 .net *"_ivl_31", 7 0, L_000001f0f979ec70;  1 drivers
v000001f0f93b57d0_0 .net *"_ivl_36", 7 0, v000001f0f93b5af0_0;  1 drivers
v000001f0f93b5870_0 .net/s *"_ivl_5", 47 0, L_000001f0f979f490;  1 drivers
v000001f0f93b59b0_0 .net/s "clamped_val", 7 0, L_000001f0f979ffd0;  1 drivers
v000001f0f93b5a50_0 .net/s "in_val", 31 0, L_000001f0f979ff30;  1 drivers
v000001f0f93b5af0_0 .var/s "out_reg", 7 0;
v000001f0f93b5cd0_0 .net/s "product", 47 0, L_000001f0f979fc10;  1 drivers
v000001f0f93b5d70_0 .net/s "shifted", 47 0, L_000001f0f979ee50;  1 drivers
v000001f0f93b5e10_0 .net/s "val_biased", 31 0, L_000001f0f979ef90;  1 drivers
v000001f0f93b5eb0_0 .net/s "with_zp", 47 0, L_000001f0f979edb0;  1 drivers
L_000001f0f979ef90 .arith/sum 32, L_000001f0f979ff30, v000001f0f97419b0_0;
L_000001f0f979f0d0 .extend/s 48, L_000001f0f979ef90;
L_000001f0f979f490 .extend/s 48, v000001f0f9741cd0_0;
L_000001f0f979fc10 .arith/mult 48, L_000001f0f979f0d0, L_000001f0f979f490;
L_000001f0f979ee50 .shift/rs 48, L_000001f0f979fc10, v000001f0f9742630_0;
L_000001f0f979f5d0 .concat [ 8 40 0 0], v000001f0f97428b0_0, L_000001f0f9744ab0;
L_000001f0f979edb0 .arith/sum 48, L_000001f0f979ee50, L_000001f0f979f5d0;
L_000001f0f979f030 .cmp/gt.s 48, L_000001f0f979edb0, L_000001f0f9744af8;
L_000001f0f979f990 .cmp/gt.s 48, L_000001f0f9744b88, L_000001f0f979edb0;
L_000001f0f979f170 .part L_000001f0f979edb0, 0, 8;
L_000001f0f979ec70 .functor MUXZ 8, L_000001f0f979f170, L_000001f0f9744bd0, L_000001f0f979f990, C4<>;
L_000001f0f979ffd0 .functor MUXZ 8, L_000001f0f979ec70, L_000001f0f9744b40, L_000001f0f979f030, C4<>;
S_000001f0f938de80 .scope generate, "PPU_LANE[8]" "PPU_LANE[8]" 4 31, 4 31 0, S_000001f0f938b520;
 .timescale -9 -12;
P_000001f0f9380c10 .param/l "i" 0 4 31, +C4<01000>;
L_000001f0f9744c18 .functor BUFT 1, C4<0000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f0f93b5f50_0 .net/2u *"_ivl_11", 39 0, L_000001f0f9744c18;  1 drivers
v000001f0f93b8aa0_0 .net *"_ivl_13", 47 0, L_000001f0f979fad0;  1 drivers
L_000001f0f9744c60 .functor BUFT 1, C4<000000000000000000000000000000000000000001111111>, C4<0>, C4<0>, C4<0>;
v000001f0f93b8c80_0 .net/2s *"_ivl_17", 47 0, L_000001f0f9744c60;  1 drivers
v000001f0f93b7240_0 .net *"_ivl_19", 0 0, L_000001f0f979f350;  1 drivers
L_000001f0f9744ca8 .functor BUFT 1, C4<01111111>, C4<0>, C4<0>, C4<0>;
v000001f0f93b7060_0 .net/2u *"_ivl_21", 7 0, L_000001f0f9744ca8;  1 drivers
L_000001f0f9744cf0 .functor BUFT 1, C4<111111111111111111111111111111111111111110000000>, C4<0>, C4<0>, C4<0>;
v000001f0f93b79c0_0 .net/2s *"_ivl_23", 47 0, L_000001f0f9744cf0;  1 drivers
v000001f0f93b8280_0 .net *"_ivl_25", 0 0, L_000001f0f979fd50;  1 drivers
L_000001f0f9744d38 .functor BUFT 1, C4<10000000>, C4<0>, C4<0>, C4<0>;
v000001f0f93b81e0_0 .net/2u *"_ivl_27", 7 0, L_000001f0f9744d38;  1 drivers
v000001f0f93b8320_0 .net/s *"_ivl_3", 47 0, L_000001f0f979f710;  1 drivers
v000001f0f93b7100_0 .net *"_ivl_30", 7 0, L_000001f0f979fdf0;  1 drivers
v000001f0f93b8dc0_0 .net *"_ivl_31", 7 0, L_000001f0f97a2460;  1 drivers
v000001f0f93b8d20_0 .net *"_ivl_36", 7 0, v000001f0f93b72e0_0;  1 drivers
v000001f0f93b83c0_0 .net/s *"_ivl_5", 47 0, L_000001f0f979ea90;  1 drivers
v000001f0f93b8be0_0 .net/s "clamped_val", 7 0, L_000001f0f97a1240;  1 drivers
v000001f0f93b8460_0 .net/s "in_val", 31 0, L_000001f0f979f670;  1 drivers
v000001f0f93b72e0_0 .var/s "out_reg", 7 0;
v000001f0f93b8500_0 .net/s "product", 47 0, L_000001f0f979fa30;  1 drivers
v000001f0f93b7380_0 .net/s "shifted", 47 0, L_000001f0f979fb70;  1 drivers
v000001f0f93b85a0_0 .net/s "val_biased", 31 0, L_000001f0f979f2b0;  1 drivers
v000001f0f93b86e0_0 .net/s "with_zp", 47 0, L_000001f0f979fcb0;  1 drivers
L_000001f0f979f2b0 .arith/sum 32, L_000001f0f979f670, v000001f0f97419b0_0;
L_000001f0f979f710 .extend/s 48, L_000001f0f979f2b0;
L_000001f0f979ea90 .extend/s 48, v000001f0f9741cd0_0;
L_000001f0f979fa30 .arith/mult 48, L_000001f0f979f710, L_000001f0f979ea90;
L_000001f0f979fb70 .shift/rs 48, L_000001f0f979fa30, v000001f0f9742630_0;
L_000001f0f979fad0 .concat [ 8 40 0 0], v000001f0f97428b0_0, L_000001f0f9744c18;
L_000001f0f979fcb0 .arith/sum 48, L_000001f0f979fb70, L_000001f0f979fad0;
L_000001f0f979f350 .cmp/gt.s 48, L_000001f0f979fcb0, L_000001f0f9744c60;
L_000001f0f979fd50 .cmp/gt.s 48, L_000001f0f9744cf0, L_000001f0f979fcb0;
L_000001f0f979fdf0 .part L_000001f0f979fcb0, 0, 8;
L_000001f0f97a2460 .functor MUXZ 8, L_000001f0f979fdf0, L_000001f0f9744d38, L_000001f0f979fd50, C4<>;
L_000001f0f97a1240 .functor MUXZ 8, L_000001f0f97a2460, L_000001f0f9744ca8, L_000001f0f979f350, C4<>;
S_000001f0f97398c0 .scope generate, "PPU_LANE[9]" "PPU_LANE[9]" 4 31, 4 31 0, S_000001f0f938b520;
 .timescale -9 -12;
P_000001f0f9380d10 .param/l "i" 0 4 31, +C4<01001>;
L_000001f0f9744d80 .functor BUFT 1, C4<0000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f0f93b8140_0 .net/2u *"_ivl_11", 39 0, L_000001f0f9744d80;  1 drivers
v000001f0f93b7ba0_0 .net *"_ivl_13", 47 0, L_000001f0f97a2500;  1 drivers
L_000001f0f9744dc8 .functor BUFT 1, C4<000000000000000000000000000000000000000001111111>, C4<0>, C4<0>, C4<0>;
v000001f0f93b7e20_0 .net/2s *"_ivl_17", 47 0, L_000001f0f9744dc8;  1 drivers
v000001f0f93b7a60_0 .net *"_ivl_19", 0 0, L_000001f0f97a20a0;  1 drivers
L_000001f0f9744e10 .functor BUFT 1, C4<01111111>, C4<0>, C4<0>, C4<0>;
v000001f0f93b8640_0 .net/2u *"_ivl_21", 7 0, L_000001f0f9744e10;  1 drivers
L_000001f0f9744e58 .functor BUFT 1, C4<111111111111111111111111111111111111111110000000>, C4<0>, C4<0>, C4<0>;
v000001f0f93b8a00_0 .net/2s *"_ivl_23", 47 0, L_000001f0f9744e58;  1 drivers
v000001f0f93b8b40_0 .net *"_ivl_25", 0 0, L_000001f0f97a25a0;  1 drivers
L_000001f0f9744ea0 .functor BUFT 1, C4<10000000>, C4<0>, C4<0>, C4<0>;
v000001f0f93b74c0_0 .net/2u *"_ivl_27", 7 0, L_000001f0f9744ea0;  1 drivers
v000001f0f93b8780_0 .net/s *"_ivl_3", 47 0, L_000001f0f97a2640;  1 drivers
v000001f0f93b8820_0 .net *"_ivl_30", 7 0, L_000001f0f97a0480;  1 drivers
v000001f0f93b88c0_0 .net *"_ivl_31", 7 0, L_000001f0f97a23c0;  1 drivers
v000001f0f93b76a0_0 .net *"_ivl_36", 7 0, v000001f0f93b8f00_0;  1 drivers
v000001f0f93b8960_0 .net/s *"_ivl_5", 47 0, L_000001f0f97a1740;  1 drivers
v000001f0f93b7d80_0 .net/s "clamped_val", 7 0, L_000001f0f97a17e0;  1 drivers
v000001f0f93b8e60_0 .net/s "in_val", 31 0, L_000001f0f97a0340;  1 drivers
v000001f0f93b8f00_0 .var/s "out_reg", 7 0;
v000001f0f93b71a0_0 .net/s "product", 47 0, L_000001f0f97a19c0;  1 drivers
v000001f0f93b7420_0 .net/s "shifted", 47 0, L_000001f0f97a1ec0;  1 drivers
v000001f0f93b7560_0 .net/s "val_biased", 31 0, L_000001f0f97a1ce0;  1 drivers
v000001f0f93b7600_0 .net/s "with_zp", 47 0, L_000001f0f97a02a0;  1 drivers
L_000001f0f97a1ce0 .arith/sum 32, L_000001f0f97a0340, v000001f0f97419b0_0;
L_000001f0f97a2640 .extend/s 48, L_000001f0f97a1ce0;
L_000001f0f97a1740 .extend/s 48, v000001f0f9741cd0_0;
L_000001f0f97a19c0 .arith/mult 48, L_000001f0f97a2640, L_000001f0f97a1740;
L_000001f0f97a1ec0 .shift/rs 48, L_000001f0f97a19c0, v000001f0f9742630_0;
L_000001f0f97a2500 .concat [ 8 40 0 0], v000001f0f97428b0_0, L_000001f0f9744d80;
L_000001f0f97a02a0 .arith/sum 48, L_000001f0f97a1ec0, L_000001f0f97a2500;
L_000001f0f97a20a0 .cmp/gt.s 48, L_000001f0f97a02a0, L_000001f0f9744dc8;
L_000001f0f97a25a0 .cmp/gt.s 48, L_000001f0f9744e58, L_000001f0f97a02a0;
L_000001f0f97a0480 .part L_000001f0f97a02a0, 0, 8;
L_000001f0f97a23c0 .functor MUXZ 8, L_000001f0f97a0480, L_000001f0f9744ea0, L_000001f0f97a25a0, C4<>;
L_000001f0f97a17e0 .functor MUXZ 8, L_000001f0f97a23c0, L_000001f0f9744e10, L_000001f0f97a20a0, C4<>;
S_000001f0f973aa60 .scope generate, "PPU_LANE[10]" "PPU_LANE[10]" 4 31, 4 31 0, S_000001f0f938b520;
 .timescale -9 -12;
P_000001f0f9381990 .param/l "i" 0 4 31, +C4<01010>;
L_000001f0f9744ee8 .functor BUFT 1, C4<0000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f0f93b7740_0 .net/2u *"_ivl_11", 39 0, L_000001f0f9744ee8;  1 drivers
v000001f0f93b77e0_0 .net *"_ivl_13", 47 0, L_000001f0f97a0fc0;  1 drivers
L_000001f0f9744f30 .functor BUFT 1, C4<000000000000000000000000000000000000000001111111>, C4<0>, C4<0>, C4<0>;
v000001f0f93b7ec0_0 .net/2s *"_ivl_17", 47 0, L_000001f0f9744f30;  1 drivers
v000001f0f93b7ce0_0 .net *"_ivl_19", 0 0, L_000001f0f97a05c0;  1 drivers
L_000001f0f9744f78 .functor BUFT 1, C4<01111111>, C4<0>, C4<0>, C4<0>;
v000001f0f93b7880_0 .net/2u *"_ivl_21", 7 0, L_000001f0f9744f78;  1 drivers
L_000001f0f9744fc0 .functor BUFT 1, C4<111111111111111111111111111111111111111110000000>, C4<0>, C4<0>, C4<0>;
v000001f0f93b7920_0 .net/2s *"_ivl_23", 47 0, L_000001f0f9744fc0;  1 drivers
v000001f0f93b7b00_0 .net *"_ivl_25", 0 0, L_000001f0f97a26e0;  1 drivers
L_000001f0f9745008 .functor BUFT 1, C4<10000000>, C4<0>, C4<0>, C4<0>;
v000001f0f93b7c40_0 .net/2u *"_ivl_27", 7 0, L_000001f0f9745008;  1 drivers
v000001f0f93b7f60_0 .net/s *"_ivl_3", 47 0, L_000001f0f97a1880;  1 drivers
v000001f0f93b8000_0 .net *"_ivl_30", 7 0, L_000001f0f97a0ac0;  1 drivers
v000001f0f93b80a0_0 .net *"_ivl_31", 7 0, L_000001f0f97a1a60;  1 drivers
v000001f0f93bad30_0 .net *"_ivl_36", 7 0, v000001f0f93bae70_0;  1 drivers
v000001f0f93b9110_0 .net/s *"_ivl_5", 47 0, L_000001f0f97a0b60;  1 drivers
v000001f0f93ba010_0 .net/s "clamped_val", 7 0, L_000001f0f97a0c00;  1 drivers
v000001f0f93ba0b0_0 .net/s "in_val", 31 0, L_000001f0f97a21e0;  1 drivers
v000001f0f93bae70_0 .var/s "out_reg", 7 0;
v000001f0f93ba6f0_0 .net/s "product", 47 0, L_000001f0f97a12e0;  1 drivers
v000001f0f93ba470_0 .net/s "shifted", 47 0, L_000001f0f97a1f60;  1 drivers
v000001f0f93ba290_0 .net/s "val_biased", 31 0, L_000001f0f97a07a0;  1 drivers
v000001f0f93ba150_0 .net/s "with_zp", 47 0, L_000001f0f97a0840;  1 drivers
L_000001f0f97a07a0 .arith/sum 32, L_000001f0f97a21e0, v000001f0f97419b0_0;
L_000001f0f97a1880 .extend/s 48, L_000001f0f97a07a0;
L_000001f0f97a0b60 .extend/s 48, v000001f0f9741cd0_0;
L_000001f0f97a12e0 .arith/mult 48, L_000001f0f97a1880, L_000001f0f97a0b60;
L_000001f0f97a1f60 .shift/rs 48, L_000001f0f97a12e0, v000001f0f9742630_0;
L_000001f0f97a0fc0 .concat [ 8 40 0 0], v000001f0f97428b0_0, L_000001f0f9744ee8;
L_000001f0f97a0840 .arith/sum 48, L_000001f0f97a1f60, L_000001f0f97a0fc0;
L_000001f0f97a05c0 .cmp/gt.s 48, L_000001f0f97a0840, L_000001f0f9744f30;
L_000001f0f97a26e0 .cmp/gt.s 48, L_000001f0f9744fc0, L_000001f0f97a0840;
L_000001f0f97a0ac0 .part L_000001f0f97a0840, 0, 8;
L_000001f0f97a1a60 .functor MUXZ 8, L_000001f0f97a0ac0, L_000001f0f9745008, L_000001f0f97a26e0, C4<>;
L_000001f0f97a0c00 .functor MUXZ 8, L_000001f0f97a1a60, L_000001f0f9744f78, L_000001f0f97a05c0, C4<>;
S_000001f0f973abf0 .scope generate, "PPU_LANE[11]" "PPU_LANE[11]" 4 31, 4 31 0, S_000001f0f938b520;
 .timescale -9 -12;
P_000001f0f9381a10 .param/l "i" 0 4 31, +C4<01011>;
L_000001f0f9745050 .functor BUFT 1, C4<0000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f0f93b91b0_0 .net/2u *"_ivl_11", 39 0, L_000001f0f9745050;  1 drivers
v000001f0f93ba1f0_0 .net *"_ivl_13", 47 0, L_000001f0f97a1c40;  1 drivers
L_000001f0f9745098 .functor BUFT 1, C4<000000000000000000000000000000000000000001111111>, C4<0>, C4<0>, C4<0>;
v000001f0f93b97f0_0 .net/2s *"_ivl_17", 47 0, L_000001f0f9745098;  1 drivers
v000001f0f93baab0_0 .net *"_ivl_19", 0 0, L_000001f0f97a0200;  1 drivers
L_000001f0f97450e0 .functor BUFT 1, C4<01111111>, C4<0>, C4<0>, C4<0>;
v000001f0f93ba330_0 .net/2u *"_ivl_21", 7 0, L_000001f0f97450e0;  1 drivers
L_000001f0f9745128 .functor BUFT 1, C4<111111111111111111111111111111111111111110000000>, C4<0>, C4<0>, C4<0>;
v000001f0f93b9750_0 .net/2s *"_ivl_23", 47 0, L_000001f0f9745128;  1 drivers
v000001f0f93ba970_0 .net *"_ivl_25", 0 0, L_000001f0f97a2820;  1 drivers
L_000001f0f9745170 .functor BUFT 1, C4<10000000>, C4<0>, C4<0>, C4<0>;
v000001f0f93ba3d0_0 .net/2u *"_ivl_27", 7 0, L_000001f0f9745170;  1 drivers
v000001f0f93b9bb0_0 .net/s *"_ivl_3", 47 0, L_000001f0f97a2000;  1 drivers
v000001f0f93ba510_0 .net *"_ivl_30", 7 0, L_000001f0f97a1b00;  1 drivers
v000001f0f93ba5b0_0 .net *"_ivl_31", 7 0, L_000001f0f97a2140;  1 drivers
v000001f0f93b9250_0 .net *"_ivl_36", 7 0, v000001f0f93ba790_0;  1 drivers
v000001f0f93ba650_0 .net/s *"_ivl_5", 47 0, L_000001f0f97a03e0;  1 drivers
v000001f0f93baa10_0 .net/s "clamped_val", 7 0, L_000001f0f97a1ba0;  1 drivers
v000001f0f93b92f0_0 .net/s "in_val", 31 0, L_000001f0f97a2780;  1 drivers
v000001f0f93ba790_0 .var/s "out_reg", 7 0;
v000001f0f93ba830_0 .net/s "product", 47 0, L_000001f0f97a16a0;  1 drivers
v000001f0f93b9390_0 .net/s "shifted", 47 0, L_000001f0f97a0f20;  1 drivers
v000001f0f93b9cf0_0 .net/s "val_biased", 31 0, L_000001f0f97a1920;  1 drivers
v000001f0f93babf0_0 .net/s "with_zp", 47 0, L_000001f0f97a11a0;  1 drivers
L_000001f0f97a1920 .arith/sum 32, L_000001f0f97a2780, v000001f0f97419b0_0;
L_000001f0f97a2000 .extend/s 48, L_000001f0f97a1920;
L_000001f0f97a03e0 .extend/s 48, v000001f0f9741cd0_0;
L_000001f0f97a16a0 .arith/mult 48, L_000001f0f97a2000, L_000001f0f97a03e0;
L_000001f0f97a0f20 .shift/rs 48, L_000001f0f97a16a0, v000001f0f9742630_0;
L_000001f0f97a1c40 .concat [ 8 40 0 0], v000001f0f97428b0_0, L_000001f0f9745050;
L_000001f0f97a11a0 .arith/sum 48, L_000001f0f97a0f20, L_000001f0f97a1c40;
L_000001f0f97a0200 .cmp/gt.s 48, L_000001f0f97a11a0, L_000001f0f9745098;
L_000001f0f97a2820 .cmp/gt.s 48, L_000001f0f9745128, L_000001f0f97a11a0;
L_000001f0f97a1b00 .part L_000001f0f97a11a0, 0, 8;
L_000001f0f97a2140 .functor MUXZ 8, L_000001f0f97a1b00, L_000001f0f9745170, L_000001f0f97a2820, C4<>;
L_000001f0f97a1ba0 .functor MUXZ 8, L_000001f0f97a2140, L_000001f0f97450e0, L_000001f0f97a0200, C4<>;
S_000001f0f973ed90 .scope generate, "PPU_LANE[12]" "PPU_LANE[12]" 4 31, 4 31 0, S_000001f0f938b520;
 .timescale -9 -12;
P_000001f0f93817d0 .param/l "i" 0 4 31, +C4<01100>;
L_000001f0f97451b8 .functor BUFT 1, C4<0000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f0f93ba8d0_0 .net/2u *"_ivl_11", 39 0, L_000001f0f97451b8;  1 drivers
v000001f0f93b9430_0 .net *"_ivl_13", 47 0, L_000001f0f97a28c0;  1 drivers
L_000001f0f9745200 .functor BUFT 1, C4<000000000000000000000000000000000000000001111111>, C4<0>, C4<0>, C4<0>;
v000001f0f93b9c50_0 .net/2s *"_ivl_17", 47 0, L_000001f0f9745200;  1 drivers
v000001f0f93bab50_0 .net *"_ivl_19", 0 0, L_000001f0f97a1380;  1 drivers
L_000001f0f9745248 .functor BUFT 1, C4<01111111>, C4<0>, C4<0>, C4<0>;
v000001f0f93b94d0_0 .net/2u *"_ivl_21", 7 0, L_000001f0f9745248;  1 drivers
L_000001f0f9745290 .functor BUFT 1, C4<111111111111111111111111111111111111111110000000>, C4<0>, C4<0>, C4<0>;
v000001f0f93bac90_0 .net/2s *"_ivl_23", 47 0, L_000001f0f9745290;  1 drivers
v000001f0f93badd0_0 .net *"_ivl_25", 0 0, L_000001f0f97a1420;  1 drivers
L_000001f0f97452d8 .functor BUFT 1, C4<10000000>, C4<0>, C4<0>, C4<0>;
v000001f0f93baf10_0 .net/2u *"_ivl_27", 7 0, L_000001f0f97452d8;  1 drivers
v000001f0f93b9890_0 .net/s *"_ivl_3", 47 0, L_000001f0f97a2280;  1 drivers
v000001f0f93b9930_0 .net *"_ivl_30", 7 0, L_000001f0f97a0160;  1 drivers
v000001f0f93b9570_0 .net *"_ivl_31", 7 0, L_000001f0f97a0520;  1 drivers
v000001f0f93b9610_0 .net *"_ivl_36", 7 0, v000001f0f93b9a70_0;  1 drivers
v000001f0f93b96b0_0 .net/s *"_ivl_5", 47 0, L_000001f0f97a0700;  1 drivers
v000001f0f93b9070_0 .net/s "clamped_val", 7 0, L_000001f0f97a0980;  1 drivers
v000001f0f93b99d0_0 .net/s "in_val", 31 0, L_000001f0f97a0a20;  1 drivers
v000001f0f93b9a70_0 .var/s "out_reg", 7 0;
v000001f0f93b9b10_0 .net/s "product", 47 0, L_000001f0f97a08e0;  1 drivers
v000001f0f93b9d90_0 .net/s "shifted", 47 0, L_000001f0f97a1060;  1 drivers
v000001f0f93b9e30_0 .net/s "val_biased", 31 0, L_000001f0f97a0660;  1 drivers
v000001f0f93b9ed0_0 .net/s "with_zp", 47 0, L_000001f0f97a0ca0;  1 drivers
L_000001f0f97a0660 .arith/sum 32, L_000001f0f97a0a20, v000001f0f97419b0_0;
L_000001f0f97a2280 .extend/s 48, L_000001f0f97a0660;
L_000001f0f97a0700 .extend/s 48, v000001f0f9741cd0_0;
L_000001f0f97a08e0 .arith/mult 48, L_000001f0f97a2280, L_000001f0f97a0700;
L_000001f0f97a1060 .shift/rs 48, L_000001f0f97a08e0, v000001f0f9742630_0;
L_000001f0f97a28c0 .concat [ 8 40 0 0], v000001f0f97428b0_0, L_000001f0f97451b8;
L_000001f0f97a0ca0 .arith/sum 48, L_000001f0f97a1060, L_000001f0f97a28c0;
L_000001f0f97a1380 .cmp/gt.s 48, L_000001f0f97a0ca0, L_000001f0f9745200;
L_000001f0f97a1420 .cmp/gt.s 48, L_000001f0f9745290, L_000001f0f97a0ca0;
L_000001f0f97a0160 .part L_000001f0f97a0ca0, 0, 8;
L_000001f0f97a0520 .functor MUXZ 8, L_000001f0f97a0160, L_000001f0f97452d8, L_000001f0f97a1420, C4<>;
L_000001f0f97a0980 .functor MUXZ 8, L_000001f0f97a0520, L_000001f0f9745248, L_000001f0f97a1380, C4<>;
S_000001f0f973ef20 .scope generate, "PPU_LANE[13]" "PPU_LANE[13]" 4 31, 4 31 0, S_000001f0f938b520;
 .timescale -9 -12;
P_000001f0f9381890 .param/l "i" 0 4 31, +C4<01101>;
L_000001f0f9745320 .functor BUFT 1, C4<0000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f0f93b9f70_0 .net/2u *"_ivl_11", 39 0, L_000001f0f9745320;  1 drivers
v000001f0f973f1b0_0 .net *"_ivl_13", 47 0, L_000001f0f97a0e80;  1 drivers
L_000001f0f9745368 .functor BUFT 1, C4<000000000000000000000000000000000000000001111111>, C4<0>, C4<0>, C4<0>;
v000001f0f973fa70_0 .net/2s *"_ivl_17", 47 0, L_000001f0f9745368;  1 drivers
v000001f0f9741050_0 .net *"_ivl_19", 0 0, L_000001f0f97a14c0;  1 drivers
L_000001f0f97453b0 .functor BUFT 1, C4<01111111>, C4<0>, C4<0>, C4<0>;
v000001f0f97405b0_0 .net/2u *"_ivl_21", 7 0, L_000001f0f97453b0;  1 drivers
L_000001f0f97453f8 .functor BUFT 1, C4<111111111111111111111111111111111111111110000000>, C4<0>, C4<0>, C4<0>;
v000001f0f9741690_0 .net/2s *"_ivl_23", 47 0, L_000001f0f97453f8;  1 drivers
v000001f0f973f250_0 .net *"_ivl_25", 0 0, L_000001f0f97a1560;  1 drivers
L_000001f0f9745440 .functor BUFT 1, C4<10000000>, C4<0>, C4<0>, C4<0>;
v000001f0f973fed0_0 .net/2u *"_ivl_27", 7 0, L_000001f0f9745440;  1 drivers
v000001f0f9740b50_0 .net/s *"_ivl_3", 47 0, L_000001f0f97a1e20;  1 drivers
v000001f0f97403d0_0 .net *"_ivl_30", 7 0, L_000001f0f97a3900;  1 drivers
v000001f0f9740c90_0 .net *"_ivl_31", 7 0, L_000001f0f97a3720;  1 drivers
v000001f0f9740bf0_0 .net *"_ivl_36", 7 0, v000001f0f973fe30_0;  1 drivers
v000001f0f973f930_0 .net/s *"_ivl_5", 47 0, L_000001f0f97a0d40;  1 drivers
v000001f0f973f570_0 .net/s "clamped_val", 7 0, L_000001f0f97a32c0;  1 drivers
v000001f0f9740830_0 .net/s "in_val", 31 0, L_000001f0f97a1d80;  1 drivers
v000001f0f973fe30_0 .var/s "out_reg", 7 0;
v000001f0f973f6b0_0 .net/s "product", 47 0, L_000001f0f97a1600;  1 drivers
v000001f0f973fbb0_0 .net/s "shifted", 47 0, L_000001f0f97a0de0;  1 drivers
v000001f0f9740fb0_0 .net/s "val_biased", 31 0, L_000001f0f97a2320;  1 drivers
v000001f0f9741190_0 .net/s "with_zp", 47 0, L_000001f0f97a1100;  1 drivers
L_000001f0f97a2320 .arith/sum 32, L_000001f0f97a1d80, v000001f0f97419b0_0;
L_000001f0f97a1e20 .extend/s 48, L_000001f0f97a2320;
L_000001f0f97a0d40 .extend/s 48, v000001f0f9741cd0_0;
L_000001f0f97a1600 .arith/mult 48, L_000001f0f97a1e20, L_000001f0f97a0d40;
L_000001f0f97a0de0 .shift/rs 48, L_000001f0f97a1600, v000001f0f9742630_0;
L_000001f0f97a0e80 .concat [ 8 40 0 0], v000001f0f97428b0_0, L_000001f0f9745320;
L_000001f0f97a1100 .arith/sum 48, L_000001f0f97a0de0, L_000001f0f97a0e80;
L_000001f0f97a14c0 .cmp/gt.s 48, L_000001f0f97a1100, L_000001f0f9745368;
L_000001f0f97a1560 .cmp/gt.s 48, L_000001f0f97453f8, L_000001f0f97a1100;
L_000001f0f97a3900 .part L_000001f0f97a1100, 0, 8;
L_000001f0f97a3720 .functor MUXZ 8, L_000001f0f97a3900, L_000001f0f9745440, L_000001f0f97a1560, C4<>;
L_000001f0f97a32c0 .functor MUXZ 8, L_000001f0f97a3720, L_000001f0f97453b0, L_000001f0f97a14c0, C4<>;
S_000001f0f9743a70 .scope generate, "PPU_LANE[14]" "PPU_LANE[14]" 4 31, 4 31 0, S_000001f0f938b520;
 .timescale -9 -12;
P_000001f0f9381e50 .param/l "i" 0 4 31, +C4<01110>;
L_000001f0f9745488 .functor BUFT 1, C4<0000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f0f9740510_0 .net/2u *"_ivl_11", 39 0, L_000001f0f9745488;  1 drivers
v000001f0f97414b0_0 .net *"_ivl_13", 47 0, L_000001f0f97a35e0;  1 drivers
L_000001f0f97454d0 .functor BUFT 1, C4<000000000000000000000000000000000000000001111111>, C4<0>, C4<0>, C4<0>;
v000001f0f9741550_0 .net/2s *"_ivl_17", 47 0, L_000001f0f97454d0;  1 drivers
v000001f0f973ff70_0 .net *"_ivl_19", 0 0, L_000001f0f97a3860;  1 drivers
L_000001f0f9745518 .functor BUFT 1, C4<01111111>, C4<0>, C4<0>, C4<0>;
v000001f0f9740470_0 .net/2u *"_ivl_21", 7 0, L_000001f0f9745518;  1 drivers
L_000001f0f9745560 .functor BUFT 1, C4<111111111111111111111111111111111111111110000000>, C4<0>, C4<0>, C4<0>;
v000001f0f9740650_0 .net/2s *"_ivl_23", 47 0, L_000001f0f9745560;  1 drivers
v000001f0f9740e70_0 .net *"_ivl_25", 0 0, L_000001f0f97a3a40;  1 drivers
L_000001f0f97455a8 .functor BUFT 1, C4<10000000>, C4<0>, C4<0>, C4<0>;
v000001f0f9740290_0 .net/2u *"_ivl_27", 7 0, L_000001f0f97455a8;  1 drivers
v000001f0f9740d30_0 .net/s *"_ivl_3", 47 0, L_000001f0f97a3b80;  1 drivers
v000001f0f97410f0_0 .net *"_ivl_30", 7 0, L_000001f0f97a3ea0;  1 drivers
v000001f0f973fc50_0 .net *"_ivl_31", 7 0, L_000001f0f97a3220;  1 drivers
v000001f0f973fb10_0 .net *"_ivl_36", 7 0, v000001f0f9740f10_0;  1 drivers
v000001f0f973f2f0_0 .net/s *"_ivl_5", 47 0, L_000001f0f97a3680;  1 drivers
v000001f0f97406f0_0 .net/s "clamped_val", 7 0, L_000001f0f97a3c20;  1 drivers
v000001f0f9741230_0 .net/s "in_val", 31 0, L_000001f0f97a39a0;  1 drivers
v000001f0f9740f10_0 .var/s "out_reg", 7 0;
v000001f0f9740330_0 .net/s "product", 47 0, L_000001f0f97a2aa0;  1 drivers
v000001f0f9740010_0 .net/s "shifted", 47 0, L_000001f0f97a37c0;  1 drivers
v000001f0f97417d0_0 .net/s "val_biased", 31 0, L_000001f0f97a3ae0;  1 drivers
v000001f0f9741870_0 .net/s "with_zp", 47 0, L_000001f0f97a2960;  1 drivers
L_000001f0f97a3ae0 .arith/sum 32, L_000001f0f97a39a0, v000001f0f97419b0_0;
L_000001f0f97a3b80 .extend/s 48, L_000001f0f97a3ae0;
L_000001f0f97a3680 .extend/s 48, v000001f0f9741cd0_0;
L_000001f0f97a2aa0 .arith/mult 48, L_000001f0f97a3b80, L_000001f0f97a3680;
L_000001f0f97a37c0 .shift/rs 48, L_000001f0f97a2aa0, v000001f0f9742630_0;
L_000001f0f97a35e0 .concat [ 8 40 0 0], v000001f0f97428b0_0, L_000001f0f9745488;
L_000001f0f97a2960 .arith/sum 48, L_000001f0f97a37c0, L_000001f0f97a35e0;
L_000001f0f97a3860 .cmp/gt.s 48, L_000001f0f97a2960, L_000001f0f97454d0;
L_000001f0f97a3a40 .cmp/gt.s 48, L_000001f0f9745560, L_000001f0f97a2960;
L_000001f0f97a3ea0 .part L_000001f0f97a2960, 0, 8;
L_000001f0f97a3220 .functor MUXZ 8, L_000001f0f97a3ea0, L_000001f0f97455a8, L_000001f0f97a3a40, C4<>;
L_000001f0f97a3c20 .functor MUXZ 8, L_000001f0f97a3220, L_000001f0f9745518, L_000001f0f97a3860, C4<>;
S_000001f0f9743f20 .scope generate, "PPU_LANE[15]" "PPU_LANE[15]" 4 31, 4 31 0, S_000001f0f938b520;
 .timescale -9 -12;
P_000001f0f9382490 .param/l "i" 0 4 31, +C4<01111>;
L_000001f0f97455f0 .functor BUFT 1, C4<0000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f0f97412d0_0 .net/2u *"_ivl_11", 39 0, L_000001f0f97455f0;  1 drivers
v000001f0f9741730_0 .net *"_ivl_13", 47 0, L_000001f0f97a2a00;  1 drivers
L_000001f0f9745638 .functor BUFT 1, C4<000000000000000000000000000000000000000001111111>, C4<0>, C4<0>, C4<0>;
v000001f0f9740790_0 .net/2s *"_ivl_17", 47 0, L_000001f0f9745638;  1 drivers
v000001f0f973fcf0_0 .net *"_ivl_19", 0 0, L_000001f0f97a3cc0;  1 drivers
L_000001f0f9745680 .functor BUFT 1, C4<01111111>, C4<0>, C4<0>, C4<0>;
v000001f0f9741370_0 .net/2u *"_ivl_21", 7 0, L_000001f0f9745680;  1 drivers
L_000001f0f97456c8 .functor BUFT 1, C4<111111111111111111111111111111111111111110000000>, C4<0>, C4<0>, C4<0>;
v000001f0f973f750_0 .net/2s *"_ivl_23", 47 0, L_000001f0f97456c8;  1 drivers
v000001f0f973fd90_0 .net *"_ivl_25", 0 0, L_000001f0f97a2c80;  1 drivers
L_000001f0f9745710 .functor BUFT 1, C4<10000000>, C4<0>, C4<0>, C4<0>;
v000001f0f9741410_0 .net/2u *"_ivl_27", 7 0, L_000001f0f9745710;  1 drivers
v000001f0f97408d0_0 .net/s *"_ivl_3", 47 0, L_000001f0f97a2b40;  1 drivers
v000001f0f9740dd0_0 .net *"_ivl_30", 7 0, L_000001f0f97a3d60;  1 drivers
v000001f0f973f390_0 .net *"_ivl_31", 7 0, L_000001f0f97a2f00;  1 drivers
v000001f0f97415f0_0 .net *"_ivl_36", 7 0, v000001f0f9740970_0;  1 drivers
v000001f0f973f110_0 .net/s *"_ivl_5", 47 0, L_000001f0f97a2d20;  1 drivers
v000001f0f973f430_0 .net/s "clamped_val", 7 0, L_000001f0f97a3f40;  1 drivers
v000001f0f973f4d0_0 .net/s "in_val", 31 0, L_000001f0f97a3040;  1 drivers
v000001f0f9740970_0 .var/s "out_reg", 7 0;
v000001f0f973f610_0 .net/s "product", 47 0, L_000001f0f97a3e00;  1 drivers
v000001f0f97400b0_0 .net/s "shifted", 47 0, L_000001f0f97a3400;  1 drivers
v000001f0f973f7f0_0 .net/s "val_biased", 31 0, L_000001f0f97a34a0;  1 drivers
v000001f0f973f890_0 .net/s "with_zp", 47 0, L_000001f0f97a2be0;  1 drivers
L_000001f0f97a34a0 .arith/sum 32, L_000001f0f97a3040, v000001f0f97419b0_0;
L_000001f0f97a2b40 .extend/s 48, L_000001f0f97a34a0;
L_000001f0f97a2d20 .extend/s 48, v000001f0f9741cd0_0;
L_000001f0f97a3e00 .arith/mult 48, L_000001f0f97a2b40, L_000001f0f97a2d20;
L_000001f0f97a3400 .shift/rs 48, L_000001f0f97a3e00, v000001f0f9742630_0;
L_000001f0f97a2a00 .concat [ 8 40 0 0], v000001f0f97428b0_0, L_000001f0f97455f0;
L_000001f0f97a2be0 .arith/sum 48, L_000001f0f97a3400, L_000001f0f97a2a00;
L_000001f0f97a3cc0 .cmp/gt.s 48, L_000001f0f97a2be0, L_000001f0f9745638;
L_000001f0f97a2c80 .cmp/gt.s 48, L_000001f0f97456c8, L_000001f0f97a2be0;
L_000001f0f97a3d60 .part L_000001f0f97a2be0, 0, 8;
L_000001f0f97a2f00 .functor MUXZ 8, L_000001f0f97a3d60, L_000001f0f9745710, L_000001f0f97a2c80, C4<>;
L_000001f0f97a3f40 .functor MUXZ 8, L_000001f0f97a2f00, L_000001f0f9745680, L_000001f0f97a3cc0, C4<>;
S_000001f0f97438e0 .scope function.vec4.u8, "get_byte" "get_byte" 3 39, 3 39 0, S_000001f0f9391ba0;
 .timescale -9 -12;
; Variable get_byte is vec4 return value of scope S_000001f0f97438e0
v000001f0f9741f50_0 .var/i "idx", 31 0;
v000001f0f9742310_0 .var "vec", 127 0;
TD_ppu_tb.get_byte ;
    %load/vec4 v000001f0f9742310_0;
    %load/vec4 v000001f0f9741f50_0;
    %muli 8, 0, 32;
    %part/s 8;
    %ret/vec4 0, 0, 8;  Assign to get_byte (store_vec4_to_lval)
    %end;
    .scope S_000001f0f9393d90;
T_1 ;
    %wait E_000001f0f937f7d0;
    %load/vec4 v000001f0f9742d10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001f0f937b130_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001f0f9742130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v000001f0f93796f0_0;
    %assign/vec4 v000001f0f937b130_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001f0f938bd10;
T_2 ;
    %wait E_000001f0f937f7d0;
    %load/vec4 v000001f0f9742d10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001f0f93519a0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001f0f9742130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v000001f0f93500a0_0;
    %assign/vec4 v000001f0f93519a0_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001f0f938bea0;
T_3 ;
    %wait E_000001f0f937f7d0;
    %load/vec4 v000001f0f9742d10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001f0f9368980_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001f0f9742130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v000001f0f93678a0_0;
    %assign/vec4 v000001f0f9368980_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001f0f92b3360;
T_4 ;
    %wait E_000001f0f937f7d0;
    %load/vec4 v000001f0f9742d10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001f0f93b4c60_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001f0f9742130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v000001f0f93b3cc0_0;
    %assign/vec4 v000001f0f93b4c60_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001f0f92b34f0;
T_5 ;
    %wait E_000001f0f937f7d0;
    %load/vec4 v000001f0f9742d10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001f0f93b4d00_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001f0f9742130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v000001f0f93b4440_0;
    %assign/vec4 v000001f0f93b4d00_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001f0f92b3680;
T_6 ;
    %wait E_000001f0f937f7d0;
    %load/vec4 v000001f0f9742d10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001f0f93b6c70_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001f0f9742130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v000001f0f93b61d0_0;
    %assign/vec4 v000001f0f93b6c70_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001f0f938db60;
T_7 ;
    %wait E_000001f0f937f7d0;
    %load/vec4 v000001f0f9742d10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001f0f93b6e50_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001f0f9742130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001f0f93b6d10_0;
    %assign/vec4 v000001f0f93b6e50_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001f0f938dcf0;
T_8 ;
    %wait E_000001f0f937f7d0;
    %load/vec4 v000001f0f9742d10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001f0f93b5af0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001f0f9742130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v000001f0f93b59b0_0;
    %assign/vec4 v000001f0f93b5af0_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001f0f938de80;
T_9 ;
    %wait E_000001f0f937f7d0;
    %load/vec4 v000001f0f9742d10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001f0f93b72e0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001f0f9742130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v000001f0f93b8be0_0;
    %assign/vec4 v000001f0f93b72e0_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001f0f97398c0;
T_10 ;
    %wait E_000001f0f937f7d0;
    %load/vec4 v000001f0f9742d10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001f0f93b8f00_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001f0f9742130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v000001f0f93b7d80_0;
    %assign/vec4 v000001f0f93b8f00_0, 0;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001f0f973aa60;
T_11 ;
    %wait E_000001f0f937f7d0;
    %load/vec4 v000001f0f9742d10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001f0f93bae70_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000001f0f9742130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v000001f0f93ba010_0;
    %assign/vec4 v000001f0f93bae70_0, 0;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001f0f973abf0;
T_12 ;
    %wait E_000001f0f937f7d0;
    %load/vec4 v000001f0f9742d10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001f0f93ba790_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000001f0f9742130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v000001f0f93baa10_0;
    %assign/vec4 v000001f0f93ba790_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001f0f973ed90;
T_13 ;
    %wait E_000001f0f937f7d0;
    %load/vec4 v000001f0f9742d10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001f0f93b9a70_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v000001f0f9742130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v000001f0f93b9070_0;
    %assign/vec4 v000001f0f93b9a70_0, 0;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_000001f0f973ef20;
T_14 ;
    %wait E_000001f0f937f7d0;
    %load/vec4 v000001f0f9742d10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001f0f973fe30_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v000001f0f9742130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v000001f0f973f570_0;
    %assign/vec4 v000001f0f973fe30_0, 0;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_000001f0f9743a70;
T_15 ;
    %wait E_000001f0f937f7d0;
    %load/vec4 v000001f0f9742d10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001f0f9740f10_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000001f0f9742130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v000001f0f97406f0_0;
    %assign/vec4 v000001f0f9740f10_0, 0;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000001f0f9743f20;
T_16 ;
    %wait E_000001f0f937f7d0;
    %load/vec4 v000001f0f9742d10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001f0f9740970_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v000001f0f9742130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v000001f0f973f430_0;
    %assign/vec4 v000001f0f9740970_0, 0;
T_16.2 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000001f0f938b520;
T_17 ;
    %wait E_000001f0f937f7d0;
    %load/vec4 v000001f0f9742d10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f0f9741eb0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v000001f0f9742130_0;
    %assign/vec4 v000001f0f9741eb0_0, 0;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_000001f0f9391ba0;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f0f9741d70_0, 0, 32;
    %end;
    .thread T_18, $init;
    .scope S_000001f0f9391ba0;
T_19 ;
    %delay 5000, 0;
    %load/vec4 v000001f0f9742810_0;
    %inv;
    %store/vec4 v000001f0f9742810_0, 0, 1;
    %jmp T_19;
    .thread T_19;
    .scope S_000001f0f9391ba0;
T_20 ;
    %vpi_call/w 3 50 "$dumpfile", "ppu_verify.vcd" {0 0 0};
    %vpi_call/w 3 51 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001f0f9391ba0 {0 0 0};
    %vpi_func 3 54 "$test$plusargs" 32, "NO_FILE_CHECK" {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %vpi_call/w 3 55 "$readmemh", "src/test_data/ppu_inputs.mem", v000001f0f97423b0 {0 0 0};
    %vpi_call/w 3 56 "$readmemh", "src/test_data/ppu_golden.mem", v000001f0f9741e10 {0 0 0};
    %vpi_call/w 3 57 "$readmemh", "src/test_data/ppu_config.mem", v000001f0f9741c30 {0 0 0};
T_20.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001f0f9741c30, 4;
    %parti/s 16, 0, 2;
    %store/vec4 v000001f0f9741cd0_0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001f0f9741c30, 4;
    %parti/s 5, 0, 2;
    %store/vec4 v000001f0f9742630_0, 0, 5;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001f0f9741c30, 4;
    %parti/s 8, 0, 2;
    %store/vec4 v000001f0f97428b0_0, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001f0f9741c30, 4;
    %store/vec4 v000001f0f97419b0_0, 0, 32;
    %load/vec4 v000001f0f97419b0_0;
    %vpi_call/w 3 66 "$display", "[TB] Config: Mult=%d, Shift=%d, ZP=%d, Bias=%d", v000001f0f9741cd0_0, v000001f0f9742630_0, v000001f0f97428b0_0, S<0,vec4,s32> {1 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0f9742810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0f9741ff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0f9742090_0, 0, 1;
    %pushi/vec4 0, 0, 512;
    %store/vec4 v000001f0f97426d0_0, 0, 512;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f0f9741ff0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f0f9741b90_0, 0, 32;
T_20.2 ;
    %load/vec4 v000001f0f9741b90_0;
    %cmpi/s 100, 0, 32;
    %jmp/0xz T_20.3, 5;
    %wait E_000001f0f9380410;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f0f9742090_0, 0;
    %ix/getv/s 4, v000001f0f9741b90_0;
    %load/vec4a v000001f0f97423b0, 4;
    %assign/vec4 v000001f0f97426d0_0, 0;
    %wait E_000001f0f9380410;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f0f9742090_0, 0;
    %delay 1000, 0;
    %load/vec4 v000001f0f9742450_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_20.4, 6;
    %vpi_call/w 3 82 "$display", "[FAIL] Vector %0d: o_valid missing", v000001f0f9741b90_0 {0 0 0};
    %load/vec4 v000001f0f9741d70_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f0f9741d70_0, 0, 32;
    %jmp T_20.5;
T_20.4 ;
    %load/vec4 v000001f0f9742db0_0;
    %ix/getv/s 4, v000001f0f9741b90_0;
    %load/vec4a v000001f0f9741e10, 4;
    %cmp/ne;
    %jmp/0xz  T_20.6, 6;
    %vpi_call/w 3 85 "$display", "[FAIL] Vector %0d Mismatch!", v000001f0f9741b90_0 {0 0 0};
    %ix/getv/s 4, v000001f0f9741b90_0;
    %load/vec4a v000001f0f97423b0, 4;
    %parti/s 32, 0, 2;
    %load/vec4 v000001f0f97419b0_0;
    %ix/getv/s 4, v000001f0f9741b90_0;
    %load/vec4a v000001f0f9741e10, 4;
    %parti/s 8, 0, 2;
    %load/vec4 v000001f0f9742db0_0;
    %parti/s 8, 0, 2;
    %vpi_call/w 3 87 "$display", "       Lane 0: Input=%d, Bias=%d, Exp=%d, Got=%d", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s8>, S<0,vec4,s8> {4 0 0};
    %load/vec4 v000001f0f9741d70_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f0f9741d70_0, 0, 32;
    %jmp T_20.7;
T_20.6 ;
    %vpi_call/w 3 92 "$display", "[PASS] Vector %0d: All lanes match!", v000001f0f9741b90_0 {0 0 0};
    %ix/getv/s 4, v000001f0f9741b90_0;
    %load/vec4a v000001f0f97423b0, 4;
    %parti/s 32, 0, 2;
    %load/vec4 v000001f0f97419b0_0;
    %ix/getv/s 4, v000001f0f9741b90_0;
    %load/vec4a v000001f0f9741e10, 4;
    %parti/s 8, 0, 2;
    %load/vec4 v000001f0f9742db0_0;
    %parti/s 8, 0, 2;
    %vpi_call/w 3 93 "$display", "       Lane 0: Input=%d, Bias=%d, Exp=%d, Got=%d", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s8>, S<0,vec4,s8> {4 0 0};
T_20.7 ;
T_20.5 ;
    %load/vec4 v000001f0f9741b90_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f0f9741b90_0, 0, 32;
    %jmp T_20.2;
T_20.3 ;
    %delay 20000, 0;
    %load/vec4 v000001f0f9741d70_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_20.8, 4;
    %vpi_call/w 3 100 "$display", "\012=== SUCCESS: All vectors with Bias passed! ===\012" {0 0 0};
    %jmp T_20.9;
T_20.8 ;
    %vpi_call/w 3 101 "$display", "\012=== FAILURE: Found %0d Errors ===\012", v000001f0f9741d70_0 {0 0 0};
T_20.9 ;
    %vpi_call/w 3 102 "$finish" {0 0 0};
    %end;
    .thread T_20;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "src/ppu_tb.v";
    "src/ppu.v";
