# Reading C:/intelFPGA/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do pulse_gen_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/Document/Quartus\ II\ Project\ Files/homework/ex6 {D:/Document/Quartus II Project Files/homework/ex6/pulse_gen.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:59:07 on Dec 07,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Document/Quartus II Project Files/homework/ex6" D:/Document/Quartus II Project Files/homework/ex6/pulse_gen.v 
# -- Compiling module pulse_gen
# 
# Top level modules:
# 	pulse_gen
# End time: 13:59:07 on Dec 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim -gui -l msim_transcript work.pulse_gen
# vsim -gui -l msim_transcript work.pulse_gen 
# Start time: 13:59:17 on Dec 07,2019
# Loading work.pulse_gen
add wave -position insertpoint  \
sim:/pulse_gen/reset_n \
sim:/pulse_gen/period_param \
sim:/pulse_gen/div_out \
sim:/pulse_gen/count \
sim:/pulse_gen/clk
force -freeze sim:/pulse_gen/clk 1 0, 0 {10000 ps} -r 20ns
force -freeze sim:/pulse_gen/reset_n 0 0
force -freeze sim:/pulse_gen/period_param 26'd60000 0
run 40ns
force -freeze sim:/pulse_gen/reset_n 1 0
run 100ms
# End time: 14:06:18 on Dec 07,2019, Elapsed time: 0:07:01
# Errors: 0, Warnings: 0
