

================================================================
== Vitis HLS Report for 'sinGen'
================================================================
* Date:           Mon Feb  1 13:23:10 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        IndutivoParaleloVDC_Vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  9.700 ns|     0.20 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       25|       25|  0.250 us|  0.250 us|   11|   11|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------+---------------------+---------+---------+----------+----------+-----+-----+---------+
        |                               |                     |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |            Instance           |        Module       |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------------+---------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_sin_or_cos_double_s_fu_46  |sin_or_cos_double_s  |       12|       12|  0.120 us|  0.120 us|    1|    1|      yes|
        +-------------------------------+---------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      73|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        8|    38|    3803|    6784|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     115|    -|
|Register         |        -|     -|     274|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        8|    38|    4077|    6972|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     2060|  2800|  607200|  303600|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|     1|      ~0|       2|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+------+------+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+------+------+-----+
    |dadd_64ns_64ns_64_5_full_dsp_1_U33  |dadd_64ns_64ns_64_5_full_dsp_1  |        0|   3|   445|   781|    0|
    |dcmp_64ns_64ns_1_2_no_dsp_1_U35     |dcmp_64ns_64ns_1_2_no_dsp_1     |        0|   0|     0|     0|    0|
    |dmul_64ns_64ns_64_5_max_dsp_1_U34   |dmul_64ns_64ns_64_5_max_dsp_1   |        0|  11|   299|   203|    0|
    |fptrunc_64ns_32_2_no_dsp_1_U31      |fptrunc_64ns_32_2_no_dsp_1      |        0|   0|     0|     0|    0|
    |grp_sin_or_cos_double_s_fu_46       |sin_or_cos_double_s             |        8|  24|  3059|  5800|    0|
    +------------------------------------+--------------------------------+---------+----+------+------+-----+
    |Total                               |                                |        8|  38|  3803|  6784|    0|
    +------------------------------------+--------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |and_ln20_fu_138_p2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln20_1_fu_128_p2  |      icmp|   0|  0|  24|          52|           1|
    |icmp_ln20_fu_122_p2    |      icmp|   0|  0|  11|          11|           2|
    |or_ln20_fu_134_p2      |        or|   0|  0|   2|           1|           1|
    |select_ln20_fu_143_p3  |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  73|          67|          39|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                              |  49|         12|    1|         12|
    |ap_enable_reg_pp0_iter0                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                |   9|          2|    1|          2|
    |ap_sig_allocacmp_sources_phase_0_load  |   9|          2|   32|         64|
    |grp_fu_71_p0                           |  13|          3|   32|         96|
    |grp_fu_75_p0                           |  13|          3|   64|        192|
    |grp_fu_75_p1                           |  13|          3|   64|        192|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 115|         27|  195|        560|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+----+----+-----+-----------+
    |                    Name                    | FF | LUT| Bits| Const Bits|
    +--------------------------------------------+----+----+-----+-----------+
    |add1_reg_168                                |  32|   0|   32|          0|
    |ap_CS_fsm                                   |  11|   0|   11|          0|
    |ap_enable_reg_pp0_iter0_reg                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                     |   1|   0|    1|          0|
    |grp_sin_or_cos_double_s_fu_46_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln20_1_reg_185                         |   1|   0|    1|          0|
    |icmp_ln20_reg_180                           |   1|   0|    1|          0|
    |mul_reg_200                                 |  64|   0|   64|          0|
    |reg_93                                      |  64|   0|   64|          0|
    |sources_phase_0                             |  32|   0|   32|          0|
    |tmp_2_reg_190                               |   1|   0|    1|          0|
    |tmp_reg_195                                 |  64|   0|   64|          0|
    +--------------------------------------------+----+----+-----+-----------+
    |Total                                       | 274|   0|  274|          0|
    +--------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|        sinGen|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|        sinGen|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|        sinGen|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|        sinGen|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|        sinGen|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|        sinGen|  return value|
|grp_fu_165_p_din0    |  out|   32|  ap_ctrl_hs|        sinGen|  return value|
|grp_fu_165_p_din1    |  out|   32|  ap_ctrl_hs|        sinGen|  return value|
|grp_fu_165_p_opcode  |  out|    2|  ap_ctrl_hs|        sinGen|  return value|
|grp_fu_165_p_dout0   |   in|   32|  ap_ctrl_hs|        sinGen|  return value|
|grp_fu_165_p_ce      |  out|    1|  ap_ctrl_hs|        sinGen|  return value|
|grp_fu_195_p_din0    |  out|   32|  ap_ctrl_hs|        sinGen|  return value|
|grp_fu_195_p_dout0   |   in|   64|  ap_ctrl_hs|        sinGen|  return value|
|grp_fu_195_p_ce      |  out|    1|  ap_ctrl_hs|        sinGen|  return value|
|G_vec_I_3            |  out|   32|      ap_vld|     G_vec_I_3|       pointer|
|G_vec_I_3_ap_vld     |  out|    1|      ap_vld|     G_vec_I_3|       pointer|
+---------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 11, depth = 26


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 26
* Pipeline : 1
  Pipeline-0 : II = 11, D = 26, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.21>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%sources_phase_0_load = load i32 %sources_phase_0" [HLSfiles/main_core.cpp:18]   --->   Operation 27 'load' 'sources_phase_0_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [2/2] (2.97ns)   --->   "%x_assign = fpext i32 %sources_phase_0_load" [HLSfiles/main_core.cpp:18]   --->   Operation 28 'fpext' 'x_assign' <Predicate = true> <Delay = 2.97> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_1 : Operation 29 [4/4] (8.21ns)   --->   "%add1 = fadd i32 %sources_phase_0_load, i32 0" [HLSfiles/main_core.cpp:20]   --->   Operation 29 'fadd' 'add1' <Predicate = true> <Delay = 8.21> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 8.21>
ST_2 : Operation 30 [1/2] (2.97ns)   --->   "%x_assign = fpext i32 %sources_phase_0_load" [HLSfiles/main_core.cpp:18]   --->   Operation 30 'fpext' 'x_assign' <Predicate = true> <Delay = 2.97> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 31 [13/13] (4.84ns)   --->   "%tmp = call i64 @sin_or_cos<double>, i64 %x_assign, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140]   --->   Operation 31 'call' 'tmp' <Predicate = true> <Delay = 4.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 32 [3/4] (8.21ns)   --->   "%add1 = fadd i32 %sources_phase_0_load, i32 0" [HLSfiles/main_core.cpp:20]   --->   Operation 32 'fadd' 'add1' <Predicate = true> <Delay = 8.21> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 9.70>
ST_3 : Operation 33 [12/13] (9.70ns)   --->   "%tmp = call i64 @sin_or_cos<double>, i64 %x_assign, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140]   --->   Operation 33 'call' 'tmp' <Predicate = true> <Delay = 9.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 34 [2/4] (8.21ns)   --->   "%add1 = fadd i32 %sources_phase_0_load, i32 0" [HLSfiles/main_core.cpp:20]   --->   Operation 34 'fadd' 'add1' <Predicate = true> <Delay = 8.21> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 9.70>
ST_4 : Operation 35 [11/13] (9.70ns)   --->   "%tmp = call i64 @sin_or_cos<double>, i64 %x_assign, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140]   --->   Operation 35 'call' 'tmp' <Predicate = true> <Delay = 9.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 36 [1/4] (8.21ns)   --->   "%add1 = fadd i32 %sources_phase_0_load, i32 0" [HLSfiles/main_core.cpp:20]   --->   Operation 36 'fadd' 'add1' <Predicate = true> <Delay = 8.21> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 9.70>
ST_5 : Operation 37 [10/13] (9.70ns)   --->   "%tmp = call i64 @sin_or_cos<double>, i64 %x_assign, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140]   --->   Operation 37 'call' 'tmp' <Predicate = true> <Delay = 9.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 38 [2/2] (2.97ns)   --->   "%conv = fpext i32 %add1" [HLSfiles/main_core.cpp:20]   --->   Operation 38 'fpext' 'conv' <Predicate = true> <Delay = 2.97> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 9.70>
ST_6 : Operation 39 [9/13] (9.70ns)   --->   "%tmp = call i64 @sin_or_cos<double>, i64 %x_assign, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140]   --->   Operation 39 'call' 'tmp' <Predicate = true> <Delay = 9.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 40 [1/2] (2.97ns)   --->   "%conv = fpext i32 %add1" [HLSfiles/main_core.cpp:20]   --->   Operation 40 'fpext' 'conv' <Predicate = true> <Delay = 2.97> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "%bitcast_ln20 = bitcast i64 %conv" [HLSfiles/main_core.cpp:20]   --->   Operation 41 'bitcast' 'bitcast_ln20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln20, i32 52, i32 62" [HLSfiles/main_core.cpp:20]   --->   Operation 42 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln20 = trunc i64 %bitcast_ln20" [HLSfiles/main_core.cpp:20]   --->   Operation 43 'trunc' 'trunc_ln20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 44 [1/1] (1.23ns)   --->   "%icmp_ln20 = icmp_ne  i11 %tmp_1, i11 2047" [HLSfiles/main_core.cpp:20]   --->   Operation 44 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 1.23> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 45 [1/1] (1.73ns)   --->   "%icmp_ln20_1 = icmp_eq  i52 %trunc_ln20, i52 0" [HLSfiles/main_core.cpp:20]   --->   Operation 45 'icmp' 'icmp_ln20_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 46 [2/2] (3.70ns)   --->   "%tmp_2 = fcmp_olt  i64 %conv, i64 6.28319" [HLSfiles/main_core.cpp:20]   --->   Operation 46 'dcmp' 'tmp_2' <Predicate = true> <Delay = 3.70> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.70> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 47 [5/5] (6.30ns)   --->   "%sub = dadd i64 %conv, i64 -6.28319" [HLSfiles/main_core.cpp:24]   --->   Operation 47 'dadd' 'sub' <Predicate = true> <Delay = 6.30> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 9.70>
ST_7 : Operation 48 [8/13] (9.70ns)   --->   "%tmp = call i64 @sin_or_cos<double>, i64 %x_assign, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140]   --->   Operation 48 'call' 'tmp' <Predicate = true> <Delay = 9.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 49 [1/2] (3.70ns)   --->   "%tmp_2 = fcmp_olt  i64 %conv, i64 6.28319" [HLSfiles/main_core.cpp:20]   --->   Operation 49 'dcmp' 'tmp_2' <Predicate = true> <Delay = 3.70> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.70> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 50 [4/5] (6.30ns)   --->   "%sub = dadd i64 %conv, i64 -6.28319" [HLSfiles/main_core.cpp:24]   --->   Operation 50 'dadd' 'sub' <Predicate = true> <Delay = 6.30> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 9.70>
ST_8 : Operation 51 [7/13] (9.70ns)   --->   "%tmp = call i64 @sin_or_cos<double>, i64 %x_assign, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140]   --->   Operation 51 'call' 'tmp' <Predicate = true> <Delay = 9.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 52 [3/5] (6.30ns)   --->   "%sub = dadd i64 %conv, i64 -6.28319" [HLSfiles/main_core.cpp:24]   --->   Operation 52 'dadd' 'sub' <Predicate = true> <Delay = 6.30> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 9.70>
ST_9 : Operation 53 [6/13] (9.70ns)   --->   "%tmp = call i64 @sin_or_cos<double>, i64 %x_assign, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140]   --->   Operation 53 'call' 'tmp' <Predicate = true> <Delay = 9.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 54 [2/5] (6.30ns)   --->   "%sub = dadd i64 %conv, i64 -6.28319" [HLSfiles/main_core.cpp:24]   --->   Operation 54 'dadd' 'sub' <Predicate = true> <Delay = 6.30> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 9.70>
ST_10 : Operation 55 [5/13] (9.70ns)   --->   "%tmp = call i64 @sin_or_cos<double>, i64 %x_assign, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140]   --->   Operation 55 'call' 'tmp' <Predicate = true> <Delay = 9.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 56 [1/5] (6.30ns)   --->   "%sub = dadd i64 %conv, i64 -6.28319" [HLSfiles/main_core.cpp:24]   --->   Operation 56 'dadd' 'sub' <Predicate = true> <Delay = 6.30> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 9.70>
ST_11 : Operation 57 [4/13] (9.70ns)   --->   "%tmp = call i64 @sin_or_cos<double>, i64 %x_assign, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140]   --->   Operation 57 'call' 'tmp' <Predicate = true> <Delay = 9.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 58 [2/2] (3.72ns)   --->   "%conv2 = fptrunc i64 %sub" [HLSfiles/main_core.cpp:24]   --->   Operation 58 'fptrunc' 'conv2' <Predicate = true> <Delay = 3.72> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 11> <Delay = 9.70>
ST_12 : Operation 59 [3/13] (9.70ns)   --->   "%tmp = call i64 @sin_or_cos<double>, i64 %x_assign, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140]   --->   Operation 59 'call' 'tmp' <Predicate = true> <Delay = 9.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node select_ln20)   --->   "%or_ln20 = or i1 %icmp_ln20_1, i1 %icmp_ln20" [HLSfiles/main_core.cpp:20]   --->   Operation 60 'or' 'or_ln20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node select_ln20)   --->   "%and_ln20 = and i1 %or_ln20, i1 %tmp_2" [HLSfiles/main_core.cpp:20]   --->   Operation 61 'and' 'and_ln20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 62 [1/2] (3.72ns)   --->   "%conv2 = fptrunc i64 %sub" [HLSfiles/main_core.cpp:24]   --->   Operation 62 'fptrunc' 'conv2' <Predicate = true> <Delay = 3.72> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 63 [1/1] (0.61ns) (out node of the LUT)   --->   "%select_ln20 = select i1 %and_ln20, i32 %add1, i32 %conv2" [HLSfiles/main_core.cpp:20]   --->   Operation 63 'select' 'select_ln20' <Predicate = true> <Delay = 0.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 64 [1/1] (0.00ns)   --->   "%store_ln21 = store i32 %select_ln20, i32 %sources_phase_0" [HLSfiles/main_core.cpp:21]   --->   Operation 64 'store' 'store_ln21' <Predicate = true> <Delay = 0.00>

State 13 <SV = 12> <Delay = 9.70>
ST_13 : Operation 65 [2/13] (9.70ns)   --->   "%tmp = call i64 @sin_or_cos<double>, i64 %x_assign, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140]   --->   Operation 65 'call' 'tmp' <Predicate = true> <Delay = 9.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 7.83>
ST_14 : Operation 66 [1/13] (7.83ns)   --->   "%tmp = call i64 @sin_or_cos<double>, i64 %x_assign, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140]   --->   Operation 66 'call' 'tmp' <Predicate = true> <Delay = 7.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 8.41>
ST_15 : Operation 67 [5/5] (8.41ns)   --->   "%mul = dmul i64 %tmp, i64 0" [HLSfiles/main_core.cpp:18]   --->   Operation 67 'dmul' 'mul' <Predicate = true> <Delay = 8.41> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 8.41>
ST_16 : Operation 68 [4/5] (8.41ns)   --->   "%mul = dmul i64 %tmp, i64 0" [HLSfiles/main_core.cpp:18]   --->   Operation 68 'dmul' 'mul' <Predicate = true> <Delay = 8.41> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 8.41>
ST_17 : Operation 69 [3/5] (8.41ns)   --->   "%mul = dmul i64 %tmp, i64 0" [HLSfiles/main_core.cpp:18]   --->   Operation 69 'dmul' 'mul' <Predicate = true> <Delay = 8.41> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 8.41>
ST_18 : Operation 70 [2/5] (8.41ns)   --->   "%mul = dmul i64 %tmp, i64 0" [HLSfiles/main_core.cpp:18]   --->   Operation 70 'dmul' 'mul' <Predicate = true> <Delay = 8.41> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 8.41>
ST_19 : Operation 71 [1/5] (8.41ns)   --->   "%mul = dmul i64 %tmp, i64 0" [HLSfiles/main_core.cpp:18]   --->   Operation 71 'dmul' 'mul' <Predicate = true> <Delay = 8.41> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.30>
ST_20 : Operation 72 [5/5] (6.30ns)   --->   "%add = dadd i64 %mul, i64 10" [HLSfiles/main_core.cpp:18]   --->   Operation 72 'dadd' 'add' <Predicate = true> <Delay = 6.30> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.30>
ST_21 : Operation 73 [4/5] (6.30ns)   --->   "%add = dadd i64 %mul, i64 10" [HLSfiles/main_core.cpp:18]   --->   Operation 73 'dadd' 'add' <Predicate = true> <Delay = 6.30> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.30>
ST_22 : Operation 74 [3/5] (6.30ns)   --->   "%add = dadd i64 %mul, i64 10" [HLSfiles/main_core.cpp:18]   --->   Operation 74 'dadd' 'add' <Predicate = true> <Delay = 6.30> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.30>
ST_23 : Operation 75 [2/5] (6.30ns)   --->   "%add = dadd i64 %mul, i64 10" [HLSfiles/main_core.cpp:18]   --->   Operation 75 'dadd' 'add' <Predicate = true> <Delay = 6.30> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.30>
ST_24 : Operation 76 [1/5] (6.30ns)   --->   "%add = dadd i64 %mul, i64 10" [HLSfiles/main_core.cpp:18]   --->   Operation 76 'dadd' 'add' <Predicate = true> <Delay = 6.30> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 3.72>
ST_25 : Operation 77 [2/2] (3.72ns)   --->   "%conv8 = fptrunc i64 %add" [HLSfiles/main_core.cpp:18]   --->   Operation 77 'fptrunc' 'conv8' <Predicate = true> <Delay = 3.72> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 26 <SV = 25> <Delay = 3.72>
ST_26 : Operation 78 [1/1] (0.00ns)   --->   "%specpipeline_ln17 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [HLSfiles/main_core.cpp:17]   --->   Operation 78 'specpipeline' 'specpipeline_ln17' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 79 [1/2] (3.72ns)   --->   "%conv8 = fptrunc i64 %add" [HLSfiles/main_core.cpp:18]   --->   Operation 79 'fptrunc' 'conv8' <Predicate = true> <Delay = 3.72> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 80 [1/1] (0.00ns)   --->   "%store_ln18 = store i32 %conv8, i32 %G_vec_I_3" [HLSfiles/main_core.cpp:18]   --->   Operation 80 'store' 'store_ln18' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 81 [1/1] (0.00ns)   --->   "%ret_ln47 = ret" [HLSfiles/main_core.cpp:47]   --->   Operation 81 'ret' 'ret_ln47' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sources_phase_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ ref_4oPi_table_256_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_sin_cos_K0_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_sin_cos_K1_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_sin_cos_K2_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_sin_cos_K3_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_sin_cos_K4_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ G_vec_I_3]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
sources_phase_0_load (load        ) [ 001110000000000000000000000]
x_assign             (fpext       ) [ 000000000000000000000000000]
add1                 (fadd        ) [ 010001111111100000000000000]
conv                 (fpext       ) [ 000000011110000000000000000]
bitcast_ln20         (bitcast     ) [ 000000000000000000000000000]
tmp_1                (partselect  ) [ 000000000000000000000000000]
trunc_ln20           (trunc       ) [ 000000000000000000000000000]
icmp_ln20            (icmp        ) [ 010000011111100000000000000]
icmp_ln20_1          (icmp        ) [ 010000011111100000000000000]
tmp_2                (dcmp        ) [ 010000001111100000000000000]
sub                  (dadd        ) [ 010000000001100000000000000]
or_ln20              (or          ) [ 000000000000000000000000000]
and_ln20             (and         ) [ 000000000000000000000000000]
conv2                (fptrunc     ) [ 000000000000000000000000000]
select_ln20          (select      ) [ 000000000000000000000000000]
store_ln21           (store       ) [ 000000000000000000000000000]
tmp                  (call        ) [ 000011111000000111110000000]
mul                  (dmul        ) [ 011000000111000000001111100]
add                  (dadd        ) [ 000110000000000000000000011]
specpipeline_ln17    (specpipeline) [ 000000000000000000000000000]
conv8                (fptrunc     ) [ 000000000000000000000000000]
store_ln18           (store       ) [ 000000000000000000000000000]
ret_ln47             (ret         ) [ 000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sources_phase_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sources_phase_0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ref_4oPi_table_256_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ref_4oPi_table_256_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fourth_order_double_sin_cos_K0_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_sin_cos_K0_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="fourth_order_double_sin_cos_K1_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_sin_cos_K1_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="fourth_order_double_sin_cos_K2_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_sin_cos_K2_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="fourth_order_double_sin_cos_K3_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_sin_cos_K3_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="fourth_order_double_sin_cos_K4_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_sin_cos_K4_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="G_vec_I_3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="G_vec_I_3"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sin_or_cos<double>"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="grp_sin_or_cos_double_s_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="64" slack="0"/>
<pin id="48" dir="0" index="1" bw="64" slack="0"/>
<pin id="49" dir="0" index="2" bw="256" slack="0"/>
<pin id="50" dir="0" index="3" bw="59" slack="0"/>
<pin id="51" dir="0" index="4" bw="52" slack="0"/>
<pin id="52" dir="0" index="5" bw="44" slack="0"/>
<pin id="53" dir="0" index="6" bw="33" slack="0"/>
<pin id="54" dir="0" index="7" bw="25" slack="0"/>
<pin id="55" dir="1" index="8" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="63" class="1004" name="grp_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="32" slack="0"/>
<pin id="65" dir="0" index="1" bw="32" slack="0"/>
<pin id="66" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add1/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="grp_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="64" slack="1"/>
<pin id="70" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fptrunc(40) " fcode="fptrunc"/>
<opset="conv2/11 conv8/25 "/>
</bind>
</comp>

<comp id="71" class="1004" name="grp_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="32" slack="0"/>
<pin id="73" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="x_assign/1 conv/5 "/>
</bind>
</comp>

<comp id="75" class="1004" name="grp_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="64" slack="0"/>
<pin id="77" dir="0" index="1" bw="64" slack="0"/>
<pin id="78" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="sub/6 add/20 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="64" slack="1"/>
<pin id="84" dir="0" index="1" bw="64" slack="0"/>
<pin id="85" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul/15 "/>
</bind>
</comp>

<comp id="87" class="1004" name="grp_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="64" slack="0"/>
<pin id="89" dir="0" index="1" bw="64" slack="0"/>
<pin id="90" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_2/6 "/>
</bind>
</comp>

<comp id="93" class="1005" name="reg_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="64" slack="1"/>
<pin id="95" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sub add "/>
</bind>
</comp>

<comp id="98" class="1004" name="sources_phase_0_load_load_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sources_phase_0_load/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="bitcast_ln20_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="64" slack="0"/>
<pin id="106" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln20/6 "/>
</bind>
</comp>

<comp id="108" class="1004" name="tmp_1_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="11" slack="0"/>
<pin id="110" dir="0" index="1" bw="64" slack="0"/>
<pin id="111" dir="0" index="2" bw="7" slack="0"/>
<pin id="112" dir="0" index="3" bw="7" slack="0"/>
<pin id="113" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/6 "/>
</bind>
</comp>

<comp id="118" class="1004" name="trunc_ln20_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="64" slack="0"/>
<pin id="120" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln20/6 "/>
</bind>
</comp>

<comp id="122" class="1004" name="icmp_ln20_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="11" slack="0"/>
<pin id="124" dir="0" index="1" bw="11" slack="0"/>
<pin id="125" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20/6 "/>
</bind>
</comp>

<comp id="128" class="1004" name="icmp_ln20_1_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="52" slack="0"/>
<pin id="130" dir="0" index="1" bw="52" slack="0"/>
<pin id="131" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20_1/6 "/>
</bind>
</comp>

<comp id="134" class="1004" name="or_ln20_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="6"/>
<pin id="136" dir="0" index="1" bw="1" slack="6"/>
<pin id="137" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln20/12 "/>
</bind>
</comp>

<comp id="138" class="1004" name="and_ln20_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="5"/>
<pin id="141" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln20/12 "/>
</bind>
</comp>

<comp id="143" class="1004" name="select_ln20_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="1" slack="0"/>
<pin id="145" dir="0" index="1" bw="32" slack="8"/>
<pin id="146" dir="0" index="2" bw="32" slack="0"/>
<pin id="147" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln20/12 "/>
</bind>
</comp>

<comp id="150" class="1004" name="store_ln21_store_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="0"/>
<pin id="153" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln21/12 "/>
</bind>
</comp>

<comp id="156" class="1004" name="store_ln18_store_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="0"/>
<pin id="159" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/26 "/>
</bind>
</comp>

<comp id="162" class="1005" name="sources_phase_0_load_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="1"/>
<pin id="164" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sources_phase_0_load "/>
</bind>
</comp>

<comp id="168" class="1005" name="add1_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="1"/>
<pin id="170" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add1 "/>
</bind>
</comp>

<comp id="174" class="1005" name="conv_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="64" slack="1"/>
<pin id="176" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="conv "/>
</bind>
</comp>

<comp id="180" class="1005" name="icmp_ln20_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="6"/>
<pin id="182" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="icmp_ln20 "/>
</bind>
</comp>

<comp id="185" class="1005" name="icmp_ln20_1_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="1" slack="6"/>
<pin id="187" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="icmp_ln20_1 "/>
</bind>
</comp>

<comp id="190" class="1005" name="tmp_2_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="5"/>
<pin id="192" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="195" class="1005" name="tmp_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="64" slack="1"/>
<pin id="197" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="200" class="1005" name="mul_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="64" slack="1"/>
<pin id="202" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="56"><net_src comp="18" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="57"><net_src comp="2" pin="0"/><net_sink comp="46" pin=2"/></net>

<net id="58"><net_src comp="4" pin="0"/><net_sink comp="46" pin=3"/></net>

<net id="59"><net_src comp="6" pin="0"/><net_sink comp="46" pin=4"/></net>

<net id="60"><net_src comp="8" pin="0"/><net_sink comp="46" pin=5"/></net>

<net id="61"><net_src comp="10" pin="0"/><net_sink comp="46" pin=6"/></net>

<net id="62"><net_src comp="12" pin="0"/><net_sink comp="46" pin=7"/></net>

<net id="67"><net_src comp="16" pin="0"/><net_sink comp="63" pin=1"/></net>

<net id="74"><net_src comp="71" pin="1"/><net_sink comp="46" pin=1"/></net>

<net id="79"><net_src comp="71" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="80"><net_src comp="32" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="81"><net_src comp="36" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="86"><net_src comp="34" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="91"><net_src comp="71" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="92"><net_src comp="30" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="96"><net_src comp="75" pin="2"/><net_sink comp="93" pin=0"/></net>

<net id="97"><net_src comp="93" pin="1"/><net_sink comp="68" pin=0"/></net>

<net id="101"><net_src comp="0" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="102"><net_src comp="98" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="103"><net_src comp="98" pin="1"/><net_sink comp="63" pin=0"/></net>

<net id="107"><net_src comp="71" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="114"><net_src comp="20" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="104" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="116"><net_src comp="22" pin="0"/><net_sink comp="108" pin=2"/></net>

<net id="117"><net_src comp="24" pin="0"/><net_sink comp="108" pin=3"/></net>

<net id="121"><net_src comp="104" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="126"><net_src comp="108" pin="4"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="26" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="118" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="28" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="142"><net_src comp="134" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="148"><net_src comp="138" pin="2"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="68" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="154"><net_src comp="143" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="0" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="68" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="14" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="165"><net_src comp="98" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="166"><net_src comp="162" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="167"><net_src comp="162" pin="1"/><net_sink comp="63" pin=0"/></net>

<net id="171"><net_src comp="63" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="172"><net_src comp="168" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="173"><net_src comp="168" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="177"><net_src comp="71" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="178"><net_src comp="174" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="179"><net_src comp="174" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="183"><net_src comp="122" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="188"><net_src comp="128" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="189"><net_src comp="185" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="193"><net_src comp="87" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="198"><net_src comp="46" pin="8"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="203"><net_src comp="82" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="75" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: sources_phase_0 | {12 }
	Port: ref_4oPi_table_256_V | {}
	Port: fourth_order_double_sin_cos_K0_V | {}
	Port: fourth_order_double_sin_cos_K1_V | {}
	Port: fourth_order_double_sin_cos_K2_V | {}
	Port: fourth_order_double_sin_cos_K3_V | {}
	Port: fourth_order_double_sin_cos_K4_V | {}
	Port: G_vec_I_3 | {26 }
 - Input state : 
	Port: sinGen : sources_phase_0 | {1 }
	Port: sinGen : ref_4oPi_table_256_V | {2 3 }
	Port: sinGen : fourth_order_double_sin_cos_K0_V | {9 10 }
	Port: sinGen : fourth_order_double_sin_cos_K1_V | {7 8 }
	Port: sinGen : fourth_order_double_sin_cos_K2_V | {8 9 }
	Port: sinGen : fourth_order_double_sin_cos_K3_V | {9 10 }
	Port: sinGen : fourth_order_double_sin_cos_K4_V | {9 10 }
	Port: sinGen : G_vec_I_3 | {}
  - Chain level:
	State 1
		x_assign : 1
		add1 : 1
	State 2
		tmp : 1
	State 3
	State 4
	State 5
	State 6
		bitcast_ln20 : 1
		tmp_1 : 2
		trunc_ln20 : 2
		icmp_ln20 : 3
		icmp_ln20_1 : 3
		tmp_2 : 1
		sub : 1
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		store_ln21 : 1
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
		store_ln18 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|---------|
| Operation|        Functional Unit        |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|---------|
|   call   | grp_sin_or_cos_double_s_fu_46 |    24   |  7.266  |   2332  |   4714  |
|----------|-------------------------------|---------|---------|---------|---------|
|   dadd   |           grp_fu_75           |    3    |    0    |   445   |   781   |
|----------|-------------------------------|---------|---------|---------|---------|
|   dmul   |           grp_fu_82           |    11   |    0    |   299   |   203   |
|----------|-------------------------------|---------|---------|---------|---------|
|   fadd   |           grp_fu_63           |    2    |    0    |   227   |   214   |
|----------|-------------------------------|---------|---------|---------|---------|
|   icmp   |        icmp_ln20_fu_122       |    0    |    0    |    0    |    11   |
|          |       icmp_ln20_1_fu_128      |    0    |    0    |    0    |    24   |
|----------|-------------------------------|---------|---------|---------|---------|
|  select  |       select_ln20_fu_143      |    0    |    0    |    0    |    32   |
|----------|-------------------------------|---------|---------|---------|---------|
|    or    |         or_ln20_fu_134        |    0    |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|---------|
|    and   |        and_ln20_fu_138        |    0    |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|---------|
|  fptrunc |           grp_fu_68           |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|   fpext  |           grp_fu_71           |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|   dcmp   |           grp_fu_87           |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|partselect|          tmp_1_fu_108         |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|   trunc  |       trunc_ln20_fu_118       |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|   Total  |                               |    40   |  7.266  |   3303  |   5983  |
|----------|-------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|        add1_reg_168        |   32   |
|        conv_reg_174        |   64   |
|     icmp_ln20_1_reg_185    |    1   |
|      icmp_ln20_reg_180     |    1   |
|         mul_reg_200        |   64   |
|           reg_93           |   64   |
|sources_phase_0_load_reg_162|   32   |
|        tmp_2_reg_190       |    1   |
|         tmp_reg_195        |   64   |
+----------------------------+--------+
|            Total           |   323  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-----------|------|------|------|--------||---------||---------|
|    Comp   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------|------|------|------|--------||---------||---------|
| grp_fu_63 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_71 |  p0  |   3  |  32  |   96   ||    13   |
| grp_fu_75 |  p0  |   3  |  64  |   192  ||    13   |
| grp_fu_75 |  p1  |   2  |  64  |   128  |
| grp_fu_87 |  p0  |   2  |  64  |   128  ||    9    |
|-----------|------|------|------|--------||---------||---------|
|   Total   |      |      |      |   608  || 5.22543 ||    44   |
|-----------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   40   |    7   |  3303  |  5983  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   44   |
|  Register |    -   |    -   |   323  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   40   |   12   |  3626  |  6027  |
+-----------+--------+--------+--------+--------+
