{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1433808587062 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1433808587063 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun  8 19:09:46 2015 " "Processing started: Mon Jun  8 19:09:46 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1433808587063 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1433808587063 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off video_display -c video_display " "Command: quartus_map --read_settings_files=on --write_settings_files=off video_display -c video_display" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1433808587063 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1433808587229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/tristate.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/tristate.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tristate-tristate " "Found design unit 1: tristate-tristate" {  } { { "../../src/tristate.vhdl" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/tristate.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433808598482 ""} { "Info" "ISGN_ENTITY_NAME" "1 tristate " "Found entity 1: tristate" {  } { { "../../src/tristate.vhdl" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/tristate.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433808598482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433808598482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/fifo.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/fifo.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo-fifo " "Found design unit 1: fifo-fifo" {  } { { "../../src/fifo.vhdl" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/fifo.vhdl" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433808598484 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "../../src/fifo.vhdl" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/fifo.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433808598484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433808598484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/i2c.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/i2c.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c-i2c " "Found design unit 1: i2c-i2c" {  } { { "../../src/i2c.vhdl" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/i2c.vhdl" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433808598485 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c " "Found entity 1: i2c" {  } { { "../../src/i2c.vhdl" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/i2c.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433808598485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433808598485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/leddcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/leddcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 leddcd-data_flow " "Found design unit 1: leddcd-data_flow" {  } { { "../../src/leddcd.vhd" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/leddcd.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433808598486 ""} { "Info" "ISGN_ENTITY_NAME" "1 leddcd " "Found entity 1: leddcd" {  } { { "../../src/leddcd.vhd" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/leddcd.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433808598486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433808598486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga-behavioral " "Found design unit 1: vga-behavioral" {  } { { "../../src/vga.vhd" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/vga.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433808598488 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "../../src/vga.vhd" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/vga.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433808598488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433808598488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/video_display.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/video_display.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 video_display-video_display " "Found design unit 1: video_display-video_display" {  } { { "../../src/video_display.vhdl" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/video_display.vhdl" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433808598490 ""} { "Info" "ISGN_ENTITY_NAME" "1 video_display " "Found entity 1: video_display" {  } { { "../../src/video_display.vhdl" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/video_display.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433808598490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433808598490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/ycc2rgb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/ycc2rgb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ycc2rgb-dataflow " "Found design unit 1: ycc2rgb-dataflow" {  } { { "../../src/ycc2rgb.vhd" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/ycc2rgb.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433808598491 ""} { "Info" "ISGN_ENTITY_NAME" "1 ycc2rgb " "Found entity 1: ycc2rgb" {  } { { "../../src/ycc2rgb.vhd" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/ycc2rgb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433808598491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433808598491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/tracker_constants.vhdl 1 0 " "Found 1 design units, including 0 entities, in source file /home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/tracker_constants.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tracker_constants " "Found design unit 1: tracker_constants" {  } { { "../../src/tracker_constants.vhdl" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/tracker_constants.vhdl" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433808598492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433808598492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/sram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/sram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sram-behavior " "Found design unit 1: sram-behavior" {  } { { "../../src/sram.vhd" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/sram.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433808598493 ""} { "Info" "ISGN_ENTITY_NAME" "1 sram " "Found entity 1: sram" {  } { { "../../src/sram.vhd" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/sram.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433808598493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433808598493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/adv7180.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/adv7180.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adv7180-adv7180 " "Found design unit 1: adv7180-adv7180" {  } { { "../../src/adv7180.vhdl" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/adv7180.vhdl" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433808598495 ""} { "Info" "ISGN_ENTITY_NAME" "1 adv7180 " "Found entity 1: adv7180" {  } { { "../../src/adv7180.vhdl" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/adv7180.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433808598495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433808598495 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "video_display " "Elaborating entity \"video_display\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1433808598612 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "fifo_read_clk video_display.vhdl(145) " "VHDL Signal Declaration warning at video_display.vhdl(145): used implicit default value for signal \"fifo_read_clk\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../src/video_display.vhdl" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/video_display.vhdl" 145 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1433808598616 "|video_display"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "fifo_write_clk video_display.vhdl(145) " "VHDL Signal Declaration warning at video_display.vhdl(145): used implicit default value for signal \"fifo_write_clk\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../src/video_display.vhdl" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/video_display.vhdl" 145 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1433808598616 "|video_display"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "fifo_read_en video_display.vhdl(145) " "VHDL Signal Declaration warning at video_display.vhdl(145): used implicit default value for signal \"fifo_read_en\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../src/video_display.vhdl" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/video_display.vhdl" 145 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1433808598616 "|video_display"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "fifo_write_en video_display.vhdl(145) " "VHDL Signal Declaration warning at video_display.vhdl(145): used implicit default value for signal \"fifo_write_en\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../src/video_display.vhdl" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/video_display.vhdl" 145 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1433808598616 "|video_display"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fifo_dout video_display.vhdl(146) " "Verilog HDL or VHDL warning at video_display.vhdl(146): object \"fifo_dout\" assigned a value but never read" {  } { { "../../src/video_display.vhdl" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/video_display.vhdl" 146 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1433808598616 "|video_display"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fifo_full video_display.vhdl(147) " "Verilog HDL or VHDL warning at video_display.vhdl(147): object \"fifo_full\" assigned a value but never read" {  } { { "../../src/video_display.vhdl" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/video_display.vhdl" 147 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1433808598616 "|video_display"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fifo_empty video_display.vhdl(147) " "Verilog HDL or VHDL warning at video_display.vhdl(147): object \"fifo_empty\" assigned a value but never read" {  } { { "../../src/video_display.vhdl" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/video_display.vhdl" 147 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1433808598616 "|video_display"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "i2c_dout video_display.vhdl(153) " "VHDL Signal Declaration warning at video_display.vhdl(153): used implicit default value for signal \"i2c_dout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../src/video_display.vhdl" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/video_display.vhdl" 153 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1433808598616 "|video_display"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset video_display.vhdl(241) " "VHDL Process Statement warning at video_display.vhdl(241): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/video_display.vhdl" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/video_display.vhdl" 241 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1433808598616 "|video_display"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i2c_config_clk video_display.vhdl(245) " "VHDL Process Statement warning at video_display.vhdl(245): signal \"i2c_config_clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/video_display.vhdl" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/video_display.vhdl" 245 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1433808598617 "|video_display"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "i2c_data_clk video_display.vhdl(239) " "VHDL Process Statement warning at video_display.vhdl(239): inferring latch(es) for signal or variable \"i2c_data_clk\", which holds its previous value in one or more paths through the process" {  } { { "../../src/video_display.vhdl" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/video_display.vhdl" 239 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1433808598617 "|video_display"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "decimation video_display.vhdl(278) " "VHDL Variable Declaration warning at video_display.vhdl(278): used initial value expression for variable \"decimation\" because variable was never assigned a value" {  } { { "../../src/video_display.vhdl" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/video_display.vhdl" 278 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Quartus II" 0 -1 1433808598617 "|video_display"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset video_display.vhdl(280) " "VHDL Process Statement warning at video_display.vhdl(280): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/video_display.vhdl" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/video_display.vhdl" 280 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1433808598617 "|video_display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i2c_data_clk video_display.vhdl(239) " "Inferred latch for \"i2c_data_clk\" at video_display.vhdl(239)" {  } { { "../../src/video_display.vhdl" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/video_display.vhdl" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433808598617 "|video_display"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram sram:ram_block " "Elaborating entity \"sram\" for hierarchy \"sram:ram_block\"" {  } { { "../../src/video_display.vhdl" "ram_block" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/video_display.vhdl" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808598619 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset sram.vhd(26) " "VHDL Process Statement warning at sram.vhd(26): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/sram.vhd" "" { Text "../src/sram.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1433808598621 "|video_display|sram:ram_block"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adv7180 adv7180:decoder " "Elaborating entity \"adv7180\" for hierarchy \"adv7180:decoder\"" {  } { { "../../src/video_display.vhdl" "decoder" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/video_display.vhdl" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808598622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ycc2rgb ycc2rgb:ycc2rgb_converter " "Elaborating entity \"ycc2rgb\" for hierarchy \"ycc2rgb:ycc2rgb_converter\"" {  } { { "../../src/video_display.vhdl" "ycc2rgb_converter" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/video_display.vhdl" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808598631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga vga:vga_output " "Elaborating entity \"vga\" for hierarchy \"vga:vga_output\"" {  } { { "../../src/video_display.vhdl" "vga_output" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/video_display.vhdl" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808598633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo fifo:fifo_i2c " "Elaborating entity \"fifo\" for hierarchy \"fifo:fifo_i2c\"" {  } { { "../../src/video_display.vhdl" "fifo_i2c" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/video_display.vhdl" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808598636 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_empty fifo.vhdl(60) " "VHDL Process Statement warning at fifo.vhdl(60): signal \"temp_empty\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/fifo.vhdl" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/fifo.vhdl" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1433808598638 "|video_display|fifo:fifo_i2c"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c i2c:i2c_master " "Elaborating entity \"i2c\" for hierarchy \"i2c:i2c_master\"" {  } { { "../../src/video_display.vhdl" "i2c_master" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/video_display.vhdl" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808598639 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clock_ct i2c.vhdl(62) " "Verilog HDL or VHDL warning at i2c.vhdl(62): object \"clock_ct\" assigned a value but never read" {  } { { "../../src/i2c.vhdl" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/i2c.vhdl" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1433808598645 "|video_display|i2c:i2c_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_ct i2c.vhdl(63) " "Verilog HDL or VHDL warning at i2c.vhdl(63): object \"data_ct\" assigned a value but never read" {  } { { "../../src/i2c.vhdl" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/i2c.vhdl" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1433808598645 "|video_display|i2c:i2c_master"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tristate i2c:i2c_master\|tristate:sda_map " "Elaborating entity \"tristate\" for hierarchy \"i2c:i2c_master\|tristate:sda_map\"" {  } { { "../../src/i2c.vhdl" "sda_map" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/i2c.vhdl" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808598646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "leddcd leddcd:led_output " "Elaborating entity \"leddcd\" for hierarchy \"leddcd:led_output\"" {  } { { "../../src/video_display.vhdl" "led_output" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/video_display.vhdl" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808598648 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:ram_block\|data_out\[0\] " "Converted tri-state buffer \"sram:ram_block\|data_out\[0\]\" feeding internal logic into a wire" {  } { { "../src/sram.vhd" "" { Text "../src/sram.vhd" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1433808599048 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:ram_block\|data_out\[1\] " "Converted tri-state buffer \"sram:ram_block\|data_out\[1\]\" feeding internal logic into a wire" {  } { { "../src/sram.vhd" "" { Text "../src/sram.vhd" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1433808599048 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:ram_block\|data_out\[2\] " "Converted tri-state buffer \"sram:ram_block\|data_out\[2\]\" feeding internal logic into a wire" {  } { { "../src/sram.vhd" "" { Text "../src/sram.vhd" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1433808599048 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:ram_block\|data_out\[3\] " "Converted tri-state buffer \"sram:ram_block\|data_out\[3\]\" feeding internal logic into a wire" {  } { { "../src/sram.vhd" "" { Text "../src/sram.vhd" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1433808599048 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:ram_block\|data_out\[4\] " "Converted tri-state buffer \"sram:ram_block\|data_out\[4\]\" feeding internal logic into a wire" {  } { { "../src/sram.vhd" "" { Text "../src/sram.vhd" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1433808599048 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:ram_block\|data_out\[5\] " "Converted tri-state buffer \"sram:ram_block\|data_out\[5\]\" feeding internal logic into a wire" {  } { { "../src/sram.vhd" "" { Text "../src/sram.vhd" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1433808599048 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:ram_block\|data_out\[6\] " "Converted tri-state buffer \"sram:ram_block\|data_out\[6\]\" feeding internal logic into a wire" {  } { { "../src/sram.vhd" "" { Text "../src/sram.vhd" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1433808599048 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:ram_block\|data_out\[7\] " "Converted tri-state buffer \"sram:ram_block\|data_out\[7\]\" feeding internal logic into a wire" {  } { { "../src/sram.vhd" "" { Text "../src/sram.vhd" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1433808599048 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:ram_block\|data_out\[8\] " "Converted tri-state buffer \"sram:ram_block\|data_out\[8\]\" feeding internal logic into a wire" {  } { { "../src/sram.vhd" "" { Text "../src/sram.vhd" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1433808599048 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:ram_block\|data_out\[9\] " "Converted tri-state buffer \"sram:ram_block\|data_out\[9\]\" feeding internal logic into a wire" {  } { { "../src/sram.vhd" "" { Text "../src/sram.vhd" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1433808599048 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:ram_block\|data_out\[10\] " "Converted tri-state buffer \"sram:ram_block\|data_out\[10\]\" feeding internal logic into a wire" {  } { { "../src/sram.vhd" "" { Text "../src/sram.vhd" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1433808599048 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:ram_block\|data_out\[11\] " "Converted tri-state buffer \"sram:ram_block\|data_out\[11\]\" feeding internal logic into a wire" {  } { { "../src/sram.vhd" "" { Text "../src/sram.vhd" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1433808599048 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:ram_block\|data_out\[12\] " "Converted tri-state buffer \"sram:ram_block\|data_out\[12\]\" feeding internal logic into a wire" {  } { { "../src/sram.vhd" "" { Text "../src/sram.vhd" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1433808599048 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:ram_block\|data_out\[13\] " "Converted tri-state buffer \"sram:ram_block\|data_out\[13\]\" feeding internal logic into a wire" {  } { { "../src/sram.vhd" "" { Text "../src/sram.vhd" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1433808599048 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:ram_block\|data_out\[14\] " "Converted tri-state buffer \"sram:ram_block\|data_out\[14\]\" feeding internal logic into a wire" {  } { { "../src/sram.vhd" "" { Text "../src/sram.vhd" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1433808599048 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:ram_block\|data_out\[15\] " "Converted tri-state buffer \"sram:ram_block\|data_out\[15\]\" feeding internal logic into a wire" {  } { { "../src/sram.vhd" "" { Text "../src/sram.vhd" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1433808599048 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:ram_block\|data_out\[16\] " "Converted tri-state buffer \"sram:ram_block\|data_out\[16\]\" feeding internal logic into a wire" {  } { { "../src/sram.vhd" "" { Text "../src/sram.vhd" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1433808599048 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:ram_block\|data_out\[17\] " "Converted tri-state buffer \"sram:ram_block\|data_out\[17\]\" feeding internal logic into a wire" {  } { { "../src/sram.vhd" "" { Text "../src/sram.vhd" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1433808599048 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:ram_block\|data_out\[18\] " "Converted tri-state buffer \"sram:ram_block\|data_out\[18\]\" feeding internal logic into a wire" {  } { { "../src/sram.vhd" "" { Text "../src/sram.vhd" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1433808599048 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:ram_block\|data_out\[19\] " "Converted tri-state buffer \"sram:ram_block\|data_out\[19\]\" feeding internal logic into a wire" {  } { { "../src/sram.vhd" "" { Text "../src/sram.vhd" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1433808599048 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:ram_block\|data_out\[20\] " "Converted tri-state buffer \"sram:ram_block\|data_out\[20\]\" feeding internal logic into a wire" {  } { { "../src/sram.vhd" "" { Text "../src/sram.vhd" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1433808599048 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:ram_block\|data_out\[21\] " "Converted tri-state buffer \"sram:ram_block\|data_out\[21\]\" feeding internal logic into a wire" {  } { { "../src/sram.vhd" "" { Text "../src/sram.vhd" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1433808599048 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:ram_block\|data_out\[22\] " "Converted tri-state buffer \"sram:ram_block\|data_out\[22\]\" feeding internal logic into a wire" {  } { { "../src/sram.vhd" "" { Text "../src/sram.vhd" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1433808599048 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:ram_block\|data_out\[23\] " "Converted tri-state buffer \"sram:ram_block\|data_out\[23\]\" feeding internal logic into a wire" {  } { { "../src/sram.vhd" "" { Text "../src/sram.vhd" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1433808599048 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:ram_block\|data_out\[24\] " "Converted tri-state buffer \"sram:ram_block\|data_out\[24\]\" feeding internal logic into a wire" {  } { { "../src/sram.vhd" "" { Text "../src/sram.vhd" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1433808599048 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:ram_block\|data_out\[25\] " "Converted tri-state buffer \"sram:ram_block\|data_out\[25\]\" feeding internal logic into a wire" {  } { { "../src/sram.vhd" "" { Text "../src/sram.vhd" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1433808599048 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:ram_block\|data_out\[26\] " "Converted tri-state buffer \"sram:ram_block\|data_out\[26\]\" feeding internal logic into a wire" {  } { { "../src/sram.vhd" "" { Text "../src/sram.vhd" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1433808599048 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:ram_block\|data_out\[27\] " "Converted tri-state buffer \"sram:ram_block\|data_out\[27\]\" feeding internal logic into a wire" {  } { { "../src/sram.vhd" "" { Text "../src/sram.vhd" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1433808599048 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:ram_block\|data_out\[28\] " "Converted tri-state buffer \"sram:ram_block\|data_out\[28\]\" feeding internal logic into a wire" {  } { { "../src/sram.vhd" "" { Text "../src/sram.vhd" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1433808599048 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:ram_block\|data_out\[29\] " "Converted tri-state buffer \"sram:ram_block\|data_out\[29\]\" feeding internal logic into a wire" {  } { { "../src/sram.vhd" "" { Text "../src/sram.vhd" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1433808599048 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:ram_block\|data_out\[30\] " "Converted tri-state buffer \"sram:ram_block\|data_out\[30\]\" feeding internal logic into a wire" {  } { { "../src/sram.vhd" "" { Text "../src/sram.vhd" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1433808599048 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:ram_block\|data_out\[31\] " "Converted tri-state buffer \"sram:ram_block\|data_out\[31\]\" feeding internal logic into a wire" {  } { { "../src/sram.vhd" "" { Text "../src/sram.vhd" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1433808599048 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1433808599048 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "sram:ram_block\|ram_block_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"sram:ram_block\|ram_block_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433808600437 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433808600437 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433808600437 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 38400 " "Parameter NUMWORDS_A set to 38400" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433808600437 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433808600437 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 16 " "Parameter WIDTHAD_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433808600437 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 38400 " "Parameter NUMWORDS_B set to 38400" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433808600437 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433808600437 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433808600437 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433808600437 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433808600437 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433808600437 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433808600437 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433808600437 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433808600437 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1433808600437 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1433808600437 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "ycc2rgb:ycc2rgb_converter\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ycc2rgb:ycc2rgb_converter\|Mult3\"" {  } { { "../src/ycc2rgb.vhd" "Mult3" { Text "../src/ycc2rgb.vhd" 24 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433808600439 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ycc2rgb:ycc2rgb_converter\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ycc2rgb:ycc2rgb_converter\|Mult0\"" {  } { { "../src/ycc2rgb.vhd" "Mult0" { Text "../src/ycc2rgb.vhd" 23 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433808600439 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ycc2rgb:ycc2rgb_converter\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ycc2rgb:ycc2rgb_converter\|Mult1\"" {  } { { "../src/ycc2rgb.vhd" "Mult1" { Text "../src/ycc2rgb.vhd" 23 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433808600439 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ycc2rgb:ycc2rgb_converter\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ycc2rgb:ycc2rgb_converter\|Mult2\"" {  } { { "../src/ycc2rgb.vhd" "Mult2" { Text "../src/ycc2rgb.vhd" 24 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433808600439 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1433808600439 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sram:ram_block\|altsyncram:ram_block_rtl_0 " "Elaborated megafunction instantiation \"sram:ram_block\|altsyncram:ram_block_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433808600511 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sram:ram_block\|altsyncram:ram_block_rtl_0 " "Instantiated megafunction \"sram:ram_block\|altsyncram:ram_block_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808600512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808600512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 16 " "Parameter \"WIDTHAD_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808600512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 38400 " "Parameter \"NUMWORDS_A\" = \"38400\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808600512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808600512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 16 " "Parameter \"WIDTHAD_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808600512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 38400 " "Parameter \"NUMWORDS_B\" = \"38400\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808600512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808600512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808600512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808600512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808600512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808600512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808600512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808600512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808600512 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433808600512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_69h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_69h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_69h1 " "Found entity 1: altsyncram_69h1" {  } { { "db/altsyncram_69h1.tdf" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/quartus/video_display/db/altsyncram_69h1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433808600632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433808600632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_osa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_osa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_osa " "Found entity 1: decode_osa" {  } { { "db/decode_osa.tdf" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/quartus/video_display/db/decode_osa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433808600707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433808600707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_lob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_lob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_lob " "Found entity 1: mux_lob" {  } { { "db/mux_lob.tdf" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/quartus/video_display/db/mux_lob.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433808600781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433808600781 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult3\"" {  } { { "../src/ycc2rgb.vhd" "" { Text "../src/ycc2rgb.vhd" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433808600806 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult3 " "Instantiated megafunction \"ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808600807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808600807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 18 " "Parameter \"LPM_WIDTHP\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808600807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 18 " "Parameter \"LPM_WIDTHR\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808600807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808600807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808600807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808600807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808600807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808600807 ""}  } { { "../src/ycc2rgb.vhd" "" { Text "../src/ycc2rgb.vhd" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433808600807 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult3\|multcore:mult_core ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult3\|multcore:mult_core\", which is child of megafunction instantiation \"ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult3\"" {  } { { "lpm_mult.tdf" "" { Text "/home/tgdiriba/altera/15.0/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "../src/ycc2rgb.vhd" "" { Text "../src/ycc2rgb.vhd" 24 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808600827 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult3\"" {  } { { "multcore.tdf" "" { Text "/home/tgdiriba/altera/15.0/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "../src/ycc2rgb.vhd" "" { Text "../src/ycc2rgb.vhd" 24 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808600836 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult3\"" {  } { { "mpar_add.tdf" "" { Text "/home/tgdiriba/altera/15.0/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "../src/ycc2rgb.vhd" "" { Text "../src/ycc2rgb.vhd" 24 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808600851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_j9h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_j9h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_j9h " "Found entity 1: add_sub_j9h" {  } { { "db/add_sub_j9h.tdf" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/quartus/video_display/db/add_sub_j9h.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433808600918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433808600918 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult3\"" {  } { { "mpar_add.tdf" "" { Text "/home/tgdiriba/altera/15.0/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "../src/ycc2rgb.vhd" "" { Text "../src/ycc2rgb.vhd" 24 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808600923 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult3\"" {  } { { "mpar_add.tdf" "" { Text "/home/tgdiriba/altera/15.0/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "../src/ycc2rgb.vhd" "" { Text "../src/ycc2rgb.vhd" 24 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808600927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_hkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_hkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_hkh " "Found entity 1: add_sub_hkh" {  } { { "db/add_sub_hkh.tdf" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/quartus/video_display/db/add_sub_hkh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433808600992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433808600992 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult3\|altshift:external_latency_ffs ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult3\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult3\"" {  } { { "lpm_mult.tdf" "" { Text "/home/tgdiriba/altera/15.0/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "../src/ycc2rgb.vhd" "" { Text "../src/ycc2rgb.vhd" 24 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808601002 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult0\"" {  } { { "../src/ycc2rgb.vhd" "" { Text "../src/ycc2rgb.vhd" 23 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433808601007 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult0 " "Instantiated megafunction \"ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808601008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808601008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 19 " "Parameter \"LPM_WIDTHP\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808601008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 19 " "Parameter \"LPM_WIDTHR\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808601008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808601008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808601008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808601008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808601008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808601008 ""}  } { { "../src/ycc2rgb.vhd" "" { Text "../src/ycc2rgb.vhd" 23 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433808601008 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult0\|multcore:mult_core ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/home/tgdiriba/altera/15.0/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "../src/ycc2rgb.vhd" "" { Text "../src/ycc2rgb.vhd" 23 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808601012 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "/home/tgdiriba/altera/15.0/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "../src/ycc2rgb.vhd" "" { Text "../src/ycc2rgb.vhd" 23 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808601015 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "/home/tgdiriba/altera/15.0/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "../src/ycc2rgb.vhd" "" { Text "../src/ycc2rgb.vhd" 23 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808601019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_k9h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_k9h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_k9h " "Found entity 1: add_sub_k9h" {  } { { "db/add_sub_k9h.tdf" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/quartus/video_display/db/add_sub_k9h.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433808601084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433808601084 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "/home/tgdiriba/altera/15.0/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "../src/ycc2rgb.vhd" "" { Text "../src/ycc2rgb.vhd" 23 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808601089 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "/home/tgdiriba/altera/15.0/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "../src/ycc2rgb.vhd" "" { Text "../src/ycc2rgb.vhd" 23 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808601093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ikh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ikh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ikh " "Found entity 1: add_sub_ikh" {  } { { "db/add_sub_ikh.tdf" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/quartus/video_display/db/add_sub_ikh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433808601157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433808601157 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult0\|altshift:external_latency_ffs ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/home/tgdiriba/altera/15.0/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "../src/ycc2rgb.vhd" "" { Text "../src/ycc2rgb.vhd" 23 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808601162 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult1\"" {  } { { "../src/ycc2rgb.vhd" "" { Text "../src/ycc2rgb.vhd" 23 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433808601167 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult1 " "Instantiated megafunction \"ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808601167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808601167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 19 " "Parameter \"LPM_WIDTHP\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808601167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 19 " "Parameter \"LPM_WIDTHR\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808601167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808601167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808601167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808601167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808601167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808601167 ""}  } { { "../src/ycc2rgb.vhd" "" { Text "../src/ycc2rgb.vhd" 23 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433808601167 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult2\"" {  } { { "../src/ycc2rgb.vhd" "" { Text "../src/ycc2rgb.vhd" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433808601191 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult2 " "Instantiated megafunction \"ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808601191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808601191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 17 " "Parameter \"LPM_WIDTHP\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808601191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 17 " "Parameter \"LPM_WIDTHR\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808601191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808601191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808601191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808601191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808601191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808601191 ""}  } { { "../src/ycc2rgb.vhd" "" { Text "../src/ycc2rgb.vhd" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433808601191 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult2\|multcore:mult_core ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult2\|multcore:mult_core\", which is child of megafunction instantiation \"ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "/home/tgdiriba/altera/15.0/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "../src/ycc2rgb.vhd" "" { Text "../src/ycc2rgb.vhd" 24 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808601197 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult2\"" {  } { { "multcore.tdf" "" { Text "/home/tgdiriba/altera/15.0/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "../src/ycc2rgb.vhd" "" { Text "../src/ycc2rgb.vhd" 24 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808601200 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult2\"" {  } { { "mpar_add.tdf" "" { Text "/home/tgdiriba/altera/15.0/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "../src/ycc2rgb.vhd" "" { Text "../src/ycc2rgb.vhd" 24 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808601204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_i9h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_i9h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_i9h " "Found entity 1: add_sub_i9h" {  } { { "db/add_sub_i9h.tdf" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/quartus/video_display/db/add_sub_i9h.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433808601267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433808601267 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult2\"" {  } { { "mpar_add.tdf" "" { Text "/home/tgdiriba/altera/15.0/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "../src/ycc2rgb.vhd" "" { Text "../src/ycc2rgb.vhd" 24 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808601272 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult2\"" {  } { { "mpar_add.tdf" "" { Text "/home/tgdiriba/altera/15.0/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "../src/ycc2rgb.vhd" "" { Text "../src/ycc2rgb.vhd" 24 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808601276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_gkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_gkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_gkh " "Found entity 1: add_sub_gkh" {  } { { "db/add_sub_gkh.tdf" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/quartus/video_display/db/add_sub_gkh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433808601340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433808601340 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult2\|altshift:external_latency_ffs ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult2\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "/home/tgdiriba/altera/15.0/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "../src/ycc2rgb.vhd" "" { Text "../src/ycc2rgb.vhd" 24 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808601345 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirectional pins are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "i2c_clk " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"i2c_clk\" is moved to its source" {  } { { "../../src/video_display.vhdl" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/video_display.vhdl" 24 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1433808601996 ""}  } {  } 0 13060 "One or more bidirectional pins are fed by always enabled tri-state buffers" 0 0 "Quartus II" 0 -1 1433808601996 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../../src/video_display.vhdl" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/video_display.vhdl" 174 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1433808602004 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1433808602004 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "i2c:i2c_master\|tristate:scl_map\|dout " "Node \"i2c:i2c_master\|tristate:scl_map\|dout\"" {  } { { "../../src/tristate.vhdl" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/tristate.vhdl" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433808602722 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1433808602722 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "i2c_error GND " "Pin \"i2c_error\" is stuck at GND" {  } { { "../../src/video_display.vhdl" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/video_display.vhdl" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1433808602722 "|video_display|i2c_error"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2c_state_segments\[1\] GND " "Pin \"i2c_state_segments\[1\]\" is stuck at GND" {  } { { "../../src/video_display.vhdl" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/video_display.vhdl" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1433808602722 "|video_display|i2c_state_segments[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1433808602722 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1433808602890 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "33 " "33 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1433808604838 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1433808605461 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433808605461 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1334 " "Implemented 1334 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1433808605722 ""} { "Info" "ICUT_CUT_TM_OPINS" "46 " "Implemented 46 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1433808605722 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1433808605722 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1112 " "Implemented 1112 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1433808605722 ""} { "Info" "ICUT_CUT_TM_RAMS" "160 " "Implemented 160 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1433808605722 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1433808605722 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 56 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 56 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1074 " "Peak virtual memory: 1074 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1433808605754 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun  8 19:10:05 2015 " "Processing ended: Mon Jun  8 19:10:05 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1433808605754 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1433808605754 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1433808605754 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1433808605754 ""}
