Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Sat Apr  9 21:43:31 2022
| Host         : Laptop-G5-5590 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file SystemNEO430_wrapper_control_sets_placed.rpt
| Design       : SystemNEO430_wrapper
| Device       : xc7a35t
-------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    30 |
|    Minimum number of control sets                        |    30 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    37 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    30 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     8 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     1 |
| >= 16              |    12 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              62 |           30 |
| No           | No                    | Yes                    |               4 |            4 |
| No           | Yes                   | No                     |              60 |           19 |
| Yes          | No                    | No                     |             176 |           59 |
| Yes          | No                    | Yes                    |              21 |           11 |
| Yes          | Yes                   | No                     |              24 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|       Clock Signal      |                                            Enable Signal                                           |                                       Set/Reset Signal                                       | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  CLK_100MHz_i_IBUF_BUFG |                                                                                                    | SystemNEO430_i/neo430_top_0/U0/p_0_in                                                        |                1 |              4 |         4.00 |
|  CLK_100MHz_i_IBUF_BUFG |                                                                                                    | SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/rst_gen_reg[3]           |                4 |              4 |         1.00 |
|  CLK_100MHz_i_IBUF_BUFG | SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/uart_rx_bitcnt[3]_i_2_n_0    | SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/uart_rx_busy1          |                1 |              4 |         4.00 |
|  CLK_100MHz_i_IBUF_BUFG | SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/uart_tx_baud_cnt_reg[4]_0    | SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/uart_tx_done0          |                1 |              4 |         4.00 |
|  CLK_100MHz_i_IBUF_BUFG | SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/ctrl[18]_i_1_n_0                |                                                                                              |                2 |              4 |         2.00 |
|  CLK_100MHz_i_IBUF_BUFG | SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/ctrl_reg[7]_0[0]                | SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/rst_gen_reg[3]           |                3 |              4 |         1.33 |
|  CLK_100MHz_i_IBUF_BUFG | SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/FSM_sequential_state[4]_i_1_n_0 | SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/rst_gen_reg[3]           |                5 |              5 |         1.00 |
|  CLK_100MHz_i_IBUF_BUFG | SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/irq_vec_reg[1]_3                |                                                                                              |                2 |              6 |         3.00 |
|  CLK_100MHz_i_IBUF_BUFG |                                                                                                    | SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/SR[0]                     |                2 |              8 |         4.00 |
|  CLK_100MHz_i_IBUF_BUFG | SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/prsc_tick                      | SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/pwm_cnt[7]_i_1_n_0       |                2 |              8 |         4.00 |
|  CLK_100MHz_i_IBUF_BUFG | SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/FSM_sequential_state_reg[2][0] |                                                                                              |                2 |              8 |         4.00 |
|  CLK_100MHz_i_IBUF_BUFG | SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/uart_rx_baud_cnt[7]_i_1_n_0  |                                                                                              |                5 |              8 |         1.60 |
|  CLK_100MHz_i_IBUF_BUFG | SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/uart_rx_reg[7]_i_2_n_0       | SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/uart_rx_reg[7]_i_1_n_0 |                1 |              8 |         8.00 |
|  CLK_100MHz_i_IBUF_BUFG | SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/uart_tx_baud_cnt[7]_i_1_n_0  |                                                                                              |                5 |              8 |         1.60 |
|  CLK_100MHz_i_IBUF_BUFG | SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/uart_rx_sreg[8]_i_1_n_0      |                                                                                              |                1 |              8 |         8.00 |
|  CLK_100MHz_i_IBUF_BUFG | SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/ctrl_reg[12]_1[0]               |                                                                                              |                3 |              8 |         2.67 |
|  CLK_100MHz_i_IBUF_BUFG | SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/clk_div0                     | SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/rst_gen_reg[3]           |                3 |             12 |         4.00 |
|  CLK_100MHz_i_IBUF_BUFG | SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/mem_addr_reg_reg[4][0]          |                                                                                              |                3 |             14 |         4.67 |
|  CLK_100MHz_i_IBUF_BUFG |                                                                                                    | SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/ctrl_reg[28]_4            |                5 |             16 |         3.20 |
|  CLK_100MHz_i_IBUF_BUFG |                                                                                                    | SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/ctrl_reg[28]_2[0]         |                6 |             16 |         2.67 |
|  CLK_100MHz_i_IBUF_BUFG |                                                                                                    | SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/ctrl_reg[28]_3[0]         |                5 |             16 |         3.20 |
|  CLK_100MHz_i_IBUF_BUFG | SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/E[0]                            |                                                                                              |                6 |             16 |         2.67 |
|  CLK_100MHz_i_IBUF_BUFG | SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/ctrl_reg[19]_0[4]               |                                                                                              |                4 |             16 |         4.00 |
|  CLK_100MHz_i_IBUF_BUFG | SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/ctrl_reg[26]_0[1]               |                                                                                              |                7 |             16 |         2.29 |
|  CLK_100MHz_i_IBUF_BUFG | SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/ctrl_reg[26]_0[4]               |                                                                                              |                4 |             16 |         4.00 |
|  CLK_100MHz_i_IBUF_BUFG | SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/ctrl_reg[26]_0[2]               |                                                                                              |                9 |             16 |         1.78 |
|  CLK_100MHz_i_IBUF_BUFG | SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/irq_vec_reg[1]_1[0]             |                                                                                              |                3 |             16 |         5.33 |
|  CLK_100MHz_i_IBUF_BUFG | SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/irq_vec_reg[1]_2[0]             |                                                                                              |                3 |             16 |         5.33 |
|  CLK_100MHz_i_IBUF_BUFG | SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/mem_addr_reg_reg[4]_0[0]        |                                                                                              |                4 |             16 |         4.00 |
|  CLK_100MHz_i_IBUF_BUFG |                                                                                                    |                                                                                              |               30 |             62 |         2.07 |
+-------------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+------------------+----------------+--------------+


