#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Mar 28 19:00:08 2022
# Process ID: 26748
# Current directory: D:/Vfile/mux415
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19020 D:\Vfile\mux415\mux415.xpr
# Log file: D:/Vfile/mux415/vivado.log
# Journal file: D:/Vfile/mux415\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Vfile/mux415/mux415.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/Vfile/mux415/mux415.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Vfile/mux415/mux415.srcs'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/Vfile/mux415/mux415.srcs/sim_1/new/sim415.v w ]
add_files -fileset sim_1 D:/Vfile/mux415/mux415.srcs/sim_1/new/sim415.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vfile/mux415/mux415.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim818' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vfile/mux415/mux415.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim818_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/mux415/mux415.srcs/sim_1/new/sim415.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim818
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vfile/mux415/mux415.sim/sim_1/behav/xsim'
"xelab -wto a47c449ecc39426fbcde01d3e41b5c2d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim818_behav xil_defaultlib.sim818 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto a47c449ecc39426fbcde01d3e41b5c2d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim818_behav xil_defaultlib.sim818 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <mux818> not found while processing module instance <u_mux818> [D:/Vfile/mux415/mux415.srcs/sim_1/new/sim415.v:39]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Vfile/mux415/mux415.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Vfile/mux415/mux415.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vfile/mux415/mux415.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim415' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vfile/mux415/mux415.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim415_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/mux415/mux415.srcs/sources_1/new/mux415.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux415
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/mux415/mux415.srcs/sim_1/new/sim415.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim415
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vfile/mux415/mux415.sim/sim_1/behav/xsim'
"xelab -wto a47c449ecc39426fbcde01d3e41b5c2d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim415_behav xil_defaultlib.sim415 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto a47c449ecc39426fbcde01d3e41b5c2d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim415_behav xil_defaultlib.sim415 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'I0' [D:/Vfile/mux415/mux415.srcs/sim_1/new/sim415.v:39]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux415
Compiling module xil_defaultlib.sim415
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim415_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/Vfile/mux415/mux415.sim/sim_1/behav/xsim/xsim.dir/sim415_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/Vfile/mux415/mux415.sim/sim_1/behav/xsim/xsim.dir/sim415_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Mar 28 19:04:28 2022. For additional details about this file, please refer to the WebTalk help file at D:/vivado/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Mar 28 19:04:28 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1113.359 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vfile/mux415/mux415.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim415_behav -key {Behavioral:sim_1:Functional:sim415} -tclbatch {sim415.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source sim415.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim415_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1113.359 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1113.359 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vfile/mux415/mux415.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim415' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vfile/mux415/mux415.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim415_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/mux415/mux415.srcs/sources_1/new/mux415.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux415
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/mux415/mux415.srcs/sim_1/new/sim415.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim415
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vfile/mux415/mux415.sim/sim_1/behav/xsim'
"xelab -wto a47c449ecc39426fbcde01d3e41b5c2d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim415_behav xil_defaultlib.sim415 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto a47c449ecc39426fbcde01d3e41b5c2d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim415_behav xil_defaultlib.sim415 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux415
Compiling module xil_defaultlib.sim415
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim415_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vfile/mux415/mux415.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim415_behav -key {Behavioral:sim_1:Functional:sim415} -tclbatch {sim415.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source sim415.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim415_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vfile/mux415/mux415.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim415' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vfile/mux415/mux415.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim415_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/mux415/mux415.srcs/sources_1/new/mux415.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux415
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/mux415/mux415.srcs/sim_1/new/sim415.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim415
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vfile/mux415/mux415.sim/sim_1/behav/xsim'
"xelab -wto a47c449ecc39426fbcde01d3e41b5c2d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim415_behav xil_defaultlib.sim415 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto a47c449ecc39426fbcde01d3e41b5c2d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim415_behav xil_defaultlib.sim415 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux415
Compiling module xil_defaultlib.sim415
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim415_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vfile/mux415/mux415.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim415_behav -key {Behavioral:sim_1:Functional:sim415} -tclbatch {sim415.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source sim415.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim415_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Mar 28 19:19:52 2022...
