// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition"

// DATE "11/06/2017 19:32:50"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Processador (
	CLOCK_50,
	KEY,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	HEX6,
	HEX7,
	reset);
input 	CLOCK_50;
input 	[3:0] KEY;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;
output 	[6:0] HEX6;
output 	[6:0] HEX7;
input 	reset;

// Design Ports Information
// KEY[0]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[3]	=>  Location: PIN_AA21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[4]	=>  Location: PIN_AD24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[5]	=>  Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[6]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[0]	=>  Location: PIN_AB19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[1]	=>  Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[2]	=>  Location: PIN_AG21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[3]	=>  Location: PIN_AH21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[4]	=>  Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[5]	=>  Location: PIN_AF19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[6]	=>  Location: PIN_AE18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[0]	=>  Location: PIN_AD18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[1]	=>  Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[2]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[3]	=>  Location: PIN_AH19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[4]	=>  Location: PIN_AG19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[5]	=>  Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[6]	=>  Location: PIN_AH18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[0]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[1]	=>  Location: PIN_AB16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[2]	=>  Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[3]	=>  Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[4]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[5]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[6]	=>  Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[0]	=>  Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[1]	=>  Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[2]	=>  Location: PIN_AG17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[3]	=>  Location: PIN_AH17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[4]	=>  Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[5]	=>  Location: PIN_AG18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[6]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// reset	=>  Location: PIN_AG15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("Processador_7_1200mv_0c_v_slow.sdo");
// synopsys translate_on

wire \KEY[0]~input_o ;
wire \KEY[1]~input_o ;
wire \KEY[2]~input_o ;
wire \KEY[3]~input_o ;
wire \reset~input_o ;
wire \HEX0[0]~output_o ;
wire \HEX0[1]~output_o ;
wire \HEX0[2]~output_o ;
wire \HEX0[3]~output_o ;
wire \HEX0[4]~output_o ;
wire \HEX0[5]~output_o ;
wire \HEX0[6]~output_o ;
wire \HEX1[0]~output_o ;
wire \HEX1[1]~output_o ;
wire \HEX1[2]~output_o ;
wire \HEX1[3]~output_o ;
wire \HEX1[4]~output_o ;
wire \HEX1[5]~output_o ;
wire \HEX1[6]~output_o ;
wire \HEX2[0]~output_o ;
wire \HEX2[1]~output_o ;
wire \HEX2[2]~output_o ;
wire \HEX2[3]~output_o ;
wire \HEX2[4]~output_o ;
wire \HEX2[5]~output_o ;
wire \HEX2[6]~output_o ;
wire \HEX3[0]~output_o ;
wire \HEX3[1]~output_o ;
wire \HEX3[2]~output_o ;
wire \HEX3[3]~output_o ;
wire \HEX3[4]~output_o ;
wire \HEX3[5]~output_o ;
wire \HEX3[6]~output_o ;
wire \HEX4[0]~output_o ;
wire \HEX4[1]~output_o ;
wire \HEX4[2]~output_o ;
wire \HEX4[3]~output_o ;
wire \HEX4[4]~output_o ;
wire \HEX4[5]~output_o ;
wire \HEX4[6]~output_o ;
wire \HEX5[0]~output_o ;
wire \HEX5[1]~output_o ;
wire \HEX5[2]~output_o ;
wire \HEX5[3]~output_o ;
wire \HEX5[4]~output_o ;
wire \HEX5[5]~output_o ;
wire \HEX5[6]~output_o ;
wire \HEX6[0]~output_o ;
wire \HEX6[1]~output_o ;
wire \HEX6[2]~output_o ;
wire \HEX6[3]~output_o ;
wire \HEX6[4]~output_o ;
wire \HEX6[5]~output_o ;
wire \HEX6[6]~output_o ;
wire \HEX7[0]~output_o ;
wire \HEX7[1]~output_o ;
wire \HEX7[2]~output_o ;
wire \HEX7[3]~output_o ;
wire \HEX7[4]~output_o ;
wire \HEX7[5]~output_o ;
wire \HEX7[6]~output_o ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputclkctrl_outclk ;
wire \banco|registradores_rtl_1_bypass[22]~feeder_combout ;
wire \banco|registradores_rtl_1_bypass[26]~feeder_combout ;
wire \banco|registradores_rtl_1_bypass[30]~feeder_combout ;
wire \banco|registradores_rtl_1_bypass[31]~feeder_combout ;
wire \banco|registradores_rtl_1_bypass[34]~feeder_combout ;
wire \banco|registradores_rtl_1_bypass[36]~feeder_combout ;
wire \banco|registradores_rtl_1|auto_generated|ram_block1a15 ;
wire \banco|registradores_rtl_1_bypass[39]~feeder_combout ;
wire \banco|registradores_rtl_1_bypass[40]~feeder_combout ;
wire \banco|registradores~20_combout ;
wire \alu|Mux11~0_combout ;
wire \alu|resultado[1]~2_combout ;
wire \alu|Add0~56_combout ;
wire \alu|Add0~53_combout ;
wire \alu|Add0~50_combout ;
wire \alu|Add0~47_combout ;
wire \alu|Add0~44_combout ;
wire \alu|Add0~41_combout ;
wire \alu|Add0~38_combout ;
wire \alu|Add0~35_combout ;
wire \alu|Add0~32_combout ;
wire \alu|Add0~29_combout ;
wire \alu|Add0~26_combout ;
wire \alu|Add0~23_combout ;
wire \alu|Add0~20_combout ;
wire \alu|Add0~19_combout ;
wire \alu|Add0~16_combout ;
wire \banco|registradores_rtl_1|auto_generated|ram_block1a2 ;
wire \banco|registradores_rtl_1_bypass[14]~feeder_combout ;
wire \banco|registradores_rtl_1_bypass[13]~feeder_combout ;
wire \banco|registradores~5_combout ;
wire \alu|Add0~15_combout ;
wire \alu|Add0~12_combout ;
wire \banco|registradores_rtl_1|auto_generated|ram_block1a1 ;
wire \banco|registradores_rtl_1_bypass[12]~feeder_combout ;
wire \banco|registradores~4_combout ;
wire \alu|Add0~11_combout ;
wire \alu|Add0~0_combout ;
wire \alu|Add0~1_combout ;
wire \alu|Add0~3_cout ;
wire \alu|Add0~5 ;
wire \alu|Add0~14 ;
wire \alu|Add0~18 ;
wire \alu|Add0~22 ;
wire \alu|Add0~25 ;
wire \alu|Add0~28 ;
wire \alu|Add0~31 ;
wire \alu|Add0~34 ;
wire \alu|Add0~37 ;
wire \alu|Add0~40 ;
wire \alu|Add0~43 ;
wire \alu|Add0~46 ;
wire \alu|Add0~49 ;
wire \alu|Add0~52 ;
wire \alu|Add0~55 ;
wire \alu|Add0~57_combout ;
wire \alu|Mux0~0_combout ;
wire \alu|Equal0~0_combout ;
wire \alu|resultado[1]~5_combout ;
wire \alu|resultado[1]~6_combout ;
wire \banco|registradores_rtl_1|auto_generated|ram_block1a14 ;
wire \banco|registradores_rtl_1_bypass[38]~feeder_combout ;
wire \banco|registradores~19_combout ;
wire \alu|Add0~54_combout ;
wire \alu|Mux1~0_combout ;
wire \banco|registradores_rtl_1|auto_generated|ram_block1a13 ;
wire \banco|registradores~18_combout ;
wire \alu|Add0~51_combout ;
wire \alu|Mux2~0_combout ;
wire \banco|registradores_rtl_1|auto_generated|ram_block1a12 ;
wire \banco|registradores~17_combout ;
wire \alu|Add0~48_combout ;
wire \alu|Mux3~0_combout ;
wire \dadoBanco[12]~feeder_combout ;
wire \banco|registradores_rtl_1|auto_generated|ram_block1a11 ;
wire \banco|registradores_rtl_1_bypass[32]~feeder_combout ;
wire \banco|registradores~16_combout ;
wire \alu|Add0~45_combout ;
wire \alu|Mux4~0_combout ;
wire \endRegB~3_combout ;
wire \banco|registradores_rtl_1|auto_generated|ram_block1a10 ;
wire \banco|registradores_rtl_1_bypass[29]~feeder_combout ;
wire \banco|registradores~15_combout ;
wire \alu|Add0~42_combout ;
wire \alu|Mux5~0_combout ;
wire \endRegB~2_combout ;
wire \banco|registradores_rtl_1|auto_generated|ram_block1a9 ;
wire \banco|registradores_rtl_1_bypass[28]~feeder_combout ;
wire \banco|registradores~14_combout ;
wire \alu|Add0~39_combout ;
wire \alu|Mux6~0_combout ;
wire \endRegB~1_combout ;
wire \banco|registradores_rtl_1|auto_generated|ram_block1a8 ;
wire \banco|registradores~13_combout ;
wire \alu|Add0~36_combout ;
wire \alu|Mux7~0_combout ;
wire \endRegC~2_combout ;
wire \endRegB~0_combout ;
wire \banco|registradores_rtl_1|auto_generated|ram_block1a7 ;
wire \banco|registradores_rtl_1_bypass[24]~feeder_combout ;
wire \banco|registradores~10_combout ;
wire \alu|Add0~33_combout ;
wire \alu|Mux8~0_combout ;
wire \endRegC[3]~feeder_combout ;
wire \banco|registradores_rtl_1|auto_generated|ram_block1a6 ;
wire \banco|registradores~9_combout ;
wire \alu|Add0~30_combout ;
wire \alu|Mux9~0_combout ;
wire \endRegC[2]~feeder_combout ;
wire \banco|registradores_rtl_1|auto_generated|ram_block1a5 ;
wire \banco|registradores_rtl_1_bypass[20]~feeder_combout ;
wire \banco|registradores~8_combout ;
wire \alu|Add0~27_combout ;
wire \alu|Mux10~0_combout ;
wire \endRegC[1]~feeder_combout ;
wire \banco|registradores_rtl_1|auto_generated|ram_block1a4 ;
wire \banco|registradores_rtl_1_bypass[18]~feeder_combout ;
wire \banco|registradores~7_combout ;
wire \alu|Add0~24_combout ;
wire \alu|Mux11~1_combout ;
wire \controle|EscReg~0_combout ;
wire \controle|EscReg~1_combout ;
wire \controle|EscReg~q ;
wire \banco|registradores_rtl_1|auto_generated|ram_block1a3 ;
wire \banco|registradores_rtl_1_bypass[15]~feeder_combout ;
wire \banco|registradores_rtl_1_bypass[16]~feeder_combout ;
wire \banco|registradores~6_combout ;
wire \alu|resultado[1]~3_combout ;
wire \alu|resultado[1]~4_combout ;
wire \alu|Mux12~1_combout ;
wire \alu|Mux12~2_combout ;
wire \alu|LessThan0~3_combout ;
wire \alu|Add0~21_combout ;
wire \alu|Mux12~0_combout ;
wire \alu|Mux12~3_combout ;
wire \alu|Mux14~0_combout ;
wire \alu|LessThan0~5_combout ;
wire \alu|Add0~13_combout ;
wire \alu|Mux14~1_combout ;
wire \alu|Mux14~2_combout ;
wire \alu|Mux14~3_combout ;
wire \alu|Mux14~5_combout ;
wire \endRegC[0]~feeder_combout ;
wire \banco|registradores_rtl_1_bypass[2]~feeder_combout ;
wire \banco|registradores~0_combout ;
wire \banco|registradores_rtl_1_bypass[5]~feeder_combout ;
wire \banco|registradores~1_combout ;
wire \banco|registradores_rtl_1_bypass[0]~feeder_combout ;
wire \banco|registradores~2_combout ;
wire \banco|registradores_rtl_1_bypass[10]~feeder_combout ;
wire \banco|registradores_rtl_1|auto_generated|ram_block1a0~portbdataout ;
wire \banco|registradores~3_combout ;
wire \alu|resultado~1_combout ;
wire \alu|Mux15~0_combout ;
wire \alu|Mux15~1_combout ;
wire \alu|Mux15~2_combout ;
wire \alu|Add0~4_combout ;
wire \alu|Add0~6_combout ;
wire \alu|resultado[0]~0_combout ;
wire \alu|Mux15~5_combout ;
wire \alu|Mux15~4_combout ;
wire \alu|Mux15~6_combout ;
wire \alu|Add0~9_combout ;
wire \alu|Add0~8_combout ;
wire \alu|Add0~10_combout ;
wire \alu|LessThan0~1_combout ;
wire \alu|LessThan0~2_combout ;
wire \alu|LessThan0~0_combout ;
wire \alu|LessThan0~4_combout ;
wire \alu|Add0~7_combout ;
wire \alu|Mux15~3_combout ;
wire \alu|Mux15~7_combout ;
wire \alu|Mux15~8_combout ;
wire \alu|Mux14~4_combout ;
wire \alu|Mux13~1_combout ;
wire \alu|Mux13~2_combout ;
wire \alu|Add0~17_combout ;
wire \alu|Mux13~0_combout ;
wire \alu|Mux13~3_combout ;
wire \conversor0|WideOr6~0_combout ;
wire \conversor0|WideOr5~0_combout ;
wire \conversor0|WideOr4~0_combout ;
wire \conversor0|WideOr3~0_combout ;
wire \conversor0|WideOr2~0_combout ;
wire \conversor0|WideOr1~0_combout ;
wire \conversor0|WideOr0~0_combout ;
wire \conversor1|WideOr6~0_combout ;
wire \conversor1|WideOr5~0_combout ;
wire \conversor1|WideOr4~0_combout ;
wire \conversor1|WideOr3~0_combout ;
wire \conversor1|WideOr2~0_combout ;
wire \conversor1|WideOr1~0_combout ;
wire \conversor1|WideOr0~0_combout ;
wire \conversor2|WideOr6~0_combout ;
wire \conversor2|WideOr5~0_combout ;
wire \conversor2|WideOr4~0_combout ;
wire \conversor2|WideOr3~0_combout ;
wire \conversor2|WideOr2~0_combout ;
wire \conversor2|WideOr1~0_combout ;
wire \conversor2|WideOr0~0_combout ;
wire \conversor3|WideOr6~0_combout ;
wire \conversor3|WideOr5~0_combout ;
wire \conversor3|WideOr4~0_combout ;
wire \conversor3|WideOr3~0_combout ;
wire \conversor3|WideOr2~0_combout ;
wire \conversor3|WideOr1~0_combout ;
wire \conversor3|WideOr0~0_combout ;
wire \conversor4|WideOr6~0_combout ;
wire \conversor4|WideOr5~0_combout ;
wire \conversor4|WideOr4~0_combout ;
wire \conversor4|WideOr3~0_combout ;
wire \conversor4|WideOr2~0_combout ;
wire \conversor4|WideOr1~0_combout ;
wire \conversor4|WideOr0~0_combout ;
wire \conversor5|WideOr6~0_combout ;
wire \conversor5|WideOr5~0_combout ;
wire \conversor5|WideOr4~0_combout ;
wire \conversor5|WideOr3~0_combout ;
wire \conversor5|WideOr2~0_combout ;
wire \conversor5|WideOr1~0_combout ;
wire \conversor5|WideOr0~0_combout ;
wire \endRegA~0_combout ;
wire \endRegA~1_combout ;
wire \endRegA~2_combout ;
wire \endRegA~3_combout ;
wire \endRegA~4_combout ;
wire \banco|registradores_rtl_0|auto_generated|ram_block1a3 ;
wire \banco|registradores_rtl_0_bypass[15]~feeder_combout ;
wire \banco|registradores_rtl_0_bypass[5]~feeder_combout ;
wire \banco|registradores_rtl_0_bypass[6]~feeder_combout ;
wire \banco|registradores~12_combout ;
wire \banco|registradores_rtl_0_bypass[16]~feeder_combout ;
wire \banco|registradores_rtl_0_bypass[2]~feeder_combout ;
wire \banco|registradores~11_combout ;
wire \banco|registradores_rtl_0_bypass[0]~feeder_combout ;
wire \banco|registradores~26 ;
wire \banco|regsaidaA[3]~3_combout ;
wire \imm[3]~feeder_combout ;
wire \flagimm~0_combout ;
wire \flagimm~q ;
wire \banco|registradores_rtl_0_bypass[10]~feeder_combout ;
wire \banco|registradores~24 ;
wire \banco|registradores_rtl_0_bypass[9]~feeder_combout ;
wire \banco|registradores_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \banco|regsaidaA[0]~0_combout ;
wire \imm[0]~feeder_combout ;
wire \banco|registradores_rtl_0_bypass[12]~feeder_combout ;
wire \banco|registradores~combout ;
wire \banco|registradores_rtl_0_bypass[11]~feeder_combout ;
wire \banco|registradores_rtl_0|auto_generated|ram_block1a1 ;
wire \banco|regsaidaA[1]~1_combout ;
wire \imm[1]~feeder_combout ;
wire \banco|registradores_rtl_0_bypass[14]~feeder_combout ;
wire \banco|registradores~25 ;
wire \banco|registradores_rtl_0_bypass[13]~feeder_combout ;
wire \banco|registradores_rtl_0|auto_generated|ram_block1a2 ;
wire \banco|regsaidaA[2]~2_combout ;
wire \imm[2]~feeder_combout ;
wire \conversor6|WideOr6~0_combout ;
wire \conversor6|WideOr5~0_combout ;
wire \conversor6|WideOr4~0_combout ;
wire \conversor6|WideOr3~0_combout ;
wire \conversor6|WideOr2~0_combout ;
wire \conversor6|WideOr1~0_combout ;
wire \conversor6|WideOr0~0_combout ;
wire \banco|registradores_rtl_0_bypass[20]~feeder_combout ;
wire \banco|regsaidaA~6_combout ;
wire \banco|registradores_rtl_0_bypass[19]~feeder_combout ;
wire \banco|registradores_rtl_0|auto_generated|ram_block1a5 ;
wire \banco|regsaidaA~7_combout ;
wire \banco|registradores_rtl_0_bypass[17]~feeder_combout ;
wire \banco|registradores_rtl_0_bypass[18]~feeder_combout ;
wire \banco|regsaidaA~4_combout ;
wire \banco|registradores_rtl_0|auto_generated|ram_block1a4 ;
wire \banco|regsaidaA~5_combout ;
wire \banco|registradores_rtl_0_bypass[23]~feeder_combout ;
wire \banco|registradores_rtl_0_bypass[24]~feeder_combout ;
wire \banco|regsaidaA~10_combout ;
wire \banco|registradores_rtl_0|auto_generated|ram_block1a7 ;
wire \banco|regsaidaA~11_combout ;
wire \banco|registradores_rtl_0_bypass[21]~feeder_combout ;
wire \banco|registradores_rtl_0_bypass[22]~feeder_combout ;
wire \banco|regsaidaA~8_combout ;
wire \banco|registradores_rtl_0|auto_generated|ram_block1a6 ;
wire \banco|regsaidaA~9_combout ;
wire \conversor7|WideOr6~0_combout ;
wire \conversor7|WideOr5~0_combout ;
wire \conversor7|WideOr4~0_combout ;
wire \conversor7|WideOr3~0_combout ;
wire \conversor7|WideOr2~0_combout ;
wire \conversor7|WideOr1~0_combout ;
wire \conversor7|WideOr0~0_combout ;
wire [6:0] \conversor1|z ;
wire [15:0] \alu|resultado ;
wire [6:0] \conversor5|z ;
wire [3:0] endRegA;
wire [15:0] \banco|regsaidaA ;
wire [15:0] imm;
wire [6:0] \conversor2|z ;
wire [15:0] \memoria_inst|altsyncram_component|auto_generated|q_a ;
wire [6:0] \conversor0|z ;
wire [6:0] \conversor3|z ;
wire [6:0] \conversor4|z ;
wire [15:0] dadoBanco;
wire [6:0] \conversor6|z ;
wire [6:0] \conversor7|z ;
wire [3:0] endRegB;
wire [15:0] \banco|regsaidaB ;
wire [11:0] PC;
wire [0:40] \banco|registradores_rtl_1_bypass ;
wire [0:40] \banco|registradores_rtl_0_bypass ;
wire [3:0] endRegC;

wire [1:0] \memoria_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [1:0] \memoria_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [35:0] \banco|registradores_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [35:0] \banco|registradores_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [1:0] \memoria_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [1:0] \memoria_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [1:0] \memoria_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [1:0] \memoria_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [1:0] \memoria_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [1:0] \memoria_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;

assign \memoria_inst|altsyncram_component|auto_generated|q_a [13] = \memoria_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];
assign \memoria_inst|altsyncram_component|auto_generated|q_a [14] = \memoria_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [1];

assign \memoria_inst|altsyncram_component|auto_generated|q_a [12] = \memoria_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];
assign \memoria_inst|altsyncram_component|auto_generated|q_a [15] = \memoria_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [1];

assign \banco|registradores_rtl_1|auto_generated|ram_block1a0~portbdataout  = \banco|registradores_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \banco|registradores_rtl_1|auto_generated|ram_block1a1  = \banco|registradores_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \banco|registradores_rtl_1|auto_generated|ram_block1a2  = \banco|registradores_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \banco|registradores_rtl_1|auto_generated|ram_block1a3  = \banco|registradores_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \banco|registradores_rtl_1|auto_generated|ram_block1a4  = \banco|registradores_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \banco|registradores_rtl_1|auto_generated|ram_block1a5  = \banco|registradores_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \banco|registradores_rtl_1|auto_generated|ram_block1a6  = \banco|registradores_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \banco|registradores_rtl_1|auto_generated|ram_block1a7  = \banco|registradores_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \banco|registradores_rtl_1|auto_generated|ram_block1a8  = \banco|registradores_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \banco|registradores_rtl_1|auto_generated|ram_block1a9  = \banco|registradores_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \banco|registradores_rtl_1|auto_generated|ram_block1a10  = \banco|registradores_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \banco|registradores_rtl_1|auto_generated|ram_block1a11  = \banco|registradores_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \banco|registradores_rtl_1|auto_generated|ram_block1a12  = \banco|registradores_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \banco|registradores_rtl_1|auto_generated|ram_block1a13  = \banco|registradores_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \banco|registradores_rtl_1|auto_generated|ram_block1a14  = \banco|registradores_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \banco|registradores_rtl_1|auto_generated|ram_block1a15  = \banco|registradores_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];

assign \banco|registradores_rtl_0|auto_generated|ram_block1a0~portbdataout  = \banco|registradores_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \banco|registradores_rtl_0|auto_generated|ram_block1a1  = \banco|registradores_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \banco|registradores_rtl_0|auto_generated|ram_block1a2  = \banco|registradores_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \banco|registradores_rtl_0|auto_generated|ram_block1a3  = \banco|registradores_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \banco|registradores_rtl_0|auto_generated|ram_block1a4  = \banco|registradores_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \banco|registradores_rtl_0|auto_generated|ram_block1a5  = \banco|registradores_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \banco|registradores_rtl_0|auto_generated|ram_block1a6  = \banco|registradores_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \banco|registradores_rtl_0|auto_generated|ram_block1a7  = \banco|registradores_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];

assign \memoria_inst|altsyncram_component|auto_generated|q_a [0] = \memoria_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \memoria_inst|altsyncram_component|auto_generated|q_a [1] = \memoria_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];

assign \memoria_inst|altsyncram_component|auto_generated|q_a [2] = \memoria_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];
assign \memoria_inst|altsyncram_component|auto_generated|q_a [3] = \memoria_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [1];

assign \memoria_inst|altsyncram_component|auto_generated|q_a [4] = \memoria_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];
assign \memoria_inst|altsyncram_component|auto_generated|q_a [5] = \memoria_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [1];

assign \memoria_inst|altsyncram_component|auto_generated|q_a [6] = \memoria_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];
assign \memoria_inst|altsyncram_component|auto_generated|q_a [7] = \memoria_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [1];

assign \memoria_inst|altsyncram_component|auto_generated|q_a [8] = \memoria_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];
assign \memoria_inst|altsyncram_component|auto_generated|q_a [9] = \memoria_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [1];

assign \memoria_inst|altsyncram_component|auto_generated|q_a [10] = \memoria_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];
assign \memoria_inst|altsyncram_component|auto_generated|q_a [11] = \memoria_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [1];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \HEX0[0]~output (
	.i(\conversor0|z [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N23
cycloneive_io_obuf \HEX0[1]~output (
	.i(\conversor0|z [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \HEX0[2]~output (
	.i(\conversor0|z [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N2
cycloneive_io_obuf \HEX0[3]~output (
	.i(\conversor0|z [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y54_N16
cycloneive_io_obuf \HEX0[4]~output (
	.i(\conversor0|z [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y67_N16
cycloneive_io_obuf \HEX0[5]~output (
	.i(\conversor0|z [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N2
cycloneive_io_obuf \HEX0[6]~output (
	.i(\conversor0|z [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N2
cycloneive_io_obuf \HEX1[0]~output (
	.i(\conversor1|z [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N9
cycloneive_io_obuf \HEX1[1]~output (
	.i(\conversor1|z [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N23
cycloneive_io_obuf \HEX1[2]~output (
	.i(\conversor1|z [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N2
cycloneive_io_obuf \HEX1[3]~output (
	.i(\conversor1|z [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N9
cycloneive_io_obuf \HEX1[4]~output (
	.i(\conversor1|z [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N2
cycloneive_io_obuf \HEX1[5]~output (
	.i(\conversor1|z [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N9
cycloneive_io_obuf \HEX1[6]~output (
	.i(\conversor1|z [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y17_N9
cycloneive_io_obuf \HEX2[0]~output (
	.i(\conversor2|z [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y16_N2
cycloneive_io_obuf \HEX2[1]~output (
	.i(\conversor2|z [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N9
cycloneive_io_obuf \HEX2[2]~output (
	.i(\conversor2|z [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N2
cycloneive_io_obuf \HEX2[3]~output (
	.i(\conversor2|z [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y18_N2
cycloneive_io_obuf \HEX2[4]~output (
	.i(\conversor2|z [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N2
cycloneive_io_obuf \HEX2[5]~output (
	.i(\conversor2|z [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y21_N16
cycloneive_io_obuf \HEX2[6]~output (
	.i(\conversor2|z [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N16
cycloneive_io_obuf \HEX3[0]~output (
	.i(\conversor3|z [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N2
cycloneive_io_obuf \HEX3[1]~output (
	.i(\conversor3|z [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N2
cycloneive_io_obuf \HEX3[2]~output (
	.i(\conversor3|z [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N2
cycloneive_io_obuf \HEX3[3]~output (
	.i(\conversor3|z [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N23
cycloneive_io_obuf \HEX3[4]~output (
	.i(\conversor3|z [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N9
cycloneive_io_obuf \HEX3[5]~output (
	.i(\conversor3|z [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N2
cycloneive_io_obuf \HEX3[6]~output (
	.i(\conversor3|z [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N23
cycloneive_io_obuf \HEX4[0]~output (
	.i(\conversor4|z [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y0_N9
cycloneive_io_obuf \HEX4[1]~output (
	.i(\conversor4|z [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N9
cycloneive_io_obuf \HEX4[2]~output (
	.i(\conversor4|z [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N2
cycloneive_io_obuf \HEX4[3]~output (
	.i(\conversor4|z [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N23
cycloneive_io_obuf \HEX4[4]~output (
	.i(\conversor4|z [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N16
cycloneive_io_obuf \HEX4[5]~output (
	.i(\conversor4|z [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N23
cycloneive_io_obuf \HEX4[6]~output (
	.i(\conversor4|z [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N9
cycloneive_io_obuf \HEX5[0]~output (
	.i(\conversor5|z [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N16
cycloneive_io_obuf \HEX5[1]~output (
	.i(\conversor5|z [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N16
cycloneive_io_obuf \HEX5[2]~output (
	.i(\conversor5|z [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cycloneive_io_obuf \HEX5[3]~output (
	.i(\conversor5|z [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N9
cycloneive_io_obuf \HEX5[4]~output (
	.i(\conversor5|z [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N16
cycloneive_io_obuf \HEX5[5]~output (
	.i(\conversor5|z [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N2
cycloneive_io_obuf \HEX5[6]~output (
	.i(\conversor5|z [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N23
cycloneive_io_obuf \HEX6[0]~output (
	.i(\conversor6|z [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[0]~output .bus_hold = "false";
defparam \HEX6[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N2
cycloneive_io_obuf \HEX6[1]~output (
	.i(\conversor6|z [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[1]~output .bus_hold = "false";
defparam \HEX6[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N9
cycloneive_io_obuf \HEX6[2]~output (
	.i(\conversor6|z [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[2]~output .bus_hold = "false";
defparam \HEX6[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N16
cycloneive_io_obuf \HEX6[3]~output (
	.i(\conversor6|z [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[3]~output .bus_hold = "false";
defparam \HEX6[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N16
cycloneive_io_obuf \HEX6[4]~output (
	.i(\conversor6|z [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[4]~output .bus_hold = "false";
defparam \HEX6[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N23
cycloneive_io_obuf \HEX6[5]~output (
	.i(\conversor6|z [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[5]~output .bus_hold = "false";
defparam \HEX6[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N23
cycloneive_io_obuf \HEX6[6]~output (
	.i(\conversor6|z [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[6]~output .bus_hold = "false";
defparam \HEX6[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N16
cycloneive_io_obuf \HEX7[0]~output (
	.i(\conversor7|z [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[0]~output .bus_hold = "false";
defparam \HEX7[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N9
cycloneive_io_obuf \HEX7[1]~output (
	.i(\conversor7|z [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[1]~output .bus_hold = "false";
defparam \HEX7[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N23
cycloneive_io_obuf \HEX7[2]~output (
	.i(\conversor7|z [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[2]~output .bus_hold = "false";
defparam \HEX7[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N16
cycloneive_io_obuf \HEX7[3]~output (
	.i(\conversor7|z [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[3]~output .bus_hold = "false";
defparam \HEX7[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N2
cycloneive_io_obuf \HEX7[4]~output (
	.i(\conversor7|z [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[4]~output .bus_hold = "false";
defparam \HEX7[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N9
cycloneive_io_obuf \HEX7[5]~output (
	.i(\conversor7|z [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[5]~output .bus_hold = "false";
defparam \HEX7[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
cycloneive_io_obuf \HEX7[6]~output (
	.i(\conversor7|z [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[6]~output .bus_hold = "false";
defparam \HEX7[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \CLOCK_50~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLOCK_50~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLOCK_50~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLOCK_50~inputclkctrl .clock_type = "global clock";
defparam \CLOCK_50~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X105_Y15_N7
dffeas \PC[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|resultado [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[2]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[2] .is_wysiwyg = "true";
defparam \PC[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X105_Y11_N13
dffeas \banco|registradores_rtl_1_bypass[17] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(PC[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_1_bypass [17]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_1_bypass[17] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_1_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X105_Y11_N25
dffeas \banco|registradores_rtl_1_bypass[19] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(PC[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_1_bypass [19]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_1_bypass[19] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_1_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y11_N18
cycloneive_lcell_comb \banco|registradores_rtl_1_bypass[22]~feeder (
// Equation(s):
// \banco|registradores_rtl_1_bypass[22]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco|registradores_rtl_1_bypass[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores_rtl_1_bypass[22]~feeder .lut_mask = 16'hFFFF;
defparam \banco|registradores_rtl_1_bypass[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y11_N19
dffeas \banco|registradores_rtl_1_bypass[22] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores_rtl_1_bypass[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_1_bypass [22]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_1_bypass[22] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_1_bypass[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X106_Y11_N3
dffeas \banco|registradores_rtl_1_bypass[23] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(PC[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_1_bypass [23]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_1_bypass[23] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_1_bypass[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y12_N0
cycloneive_lcell_comb \banco|registradores_rtl_1_bypass[26]~feeder (
// Equation(s):
// \banco|registradores_rtl_1_bypass[26]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco|registradores_rtl_1_bypass[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores_rtl_1_bypass[26]~feeder .lut_mask = 16'hFFFF;
defparam \banco|registradores_rtl_1_bypass[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y12_N1
dffeas \banco|registradores_rtl_1_bypass[26] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores_rtl_1_bypass[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_1_bypass [26]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_1_bypass[26] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_1_bypass[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X105_Y12_N15
dffeas \banco|registradores_rtl_1_bypass[25] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(PC[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_1_bypass [25]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_1_bypass[25] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_1_bypass[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y12_N12
cycloneive_lcell_comb \banco|registradores_rtl_1_bypass[30]~feeder (
// Equation(s):
// \banco|registradores_rtl_1_bypass[30]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco|registradores_rtl_1_bypass[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores_rtl_1_bypass[30]~feeder .lut_mask = 16'hFFFF;
defparam \banco|registradores_rtl_1_bypass[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y12_N13
dffeas \banco|registradores_rtl_1_bypass[30] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores_rtl_1_bypass[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_1_bypass [30]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_1_bypass[30] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_1_bypass[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y13_N10
cycloneive_lcell_comb \banco|registradores_rtl_1_bypass[31]~feeder (
// Equation(s):
// \banco|registradores_rtl_1_bypass[31]~feeder_combout  = PC[11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(PC[11]),
	.cin(gnd),
	.combout(\banco|registradores_rtl_1_bypass[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores_rtl_1_bypass[31]~feeder .lut_mask = 16'hFF00;
defparam \banco|registradores_rtl_1_bypass[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y13_N11
dffeas \banco|registradores_rtl_1_bypass[31] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores_rtl_1_bypass[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_1_bypass [31]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_1_bypass[31] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_1_bypass[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y11_N14
cycloneive_lcell_comb \banco|registradores_rtl_1_bypass[34]~feeder (
// Equation(s):
// \banco|registradores_rtl_1_bypass[34]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco|registradores_rtl_1_bypass[34]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores_rtl_1_bypass[34]~feeder .lut_mask = 16'hFFFF;
defparam \banco|registradores_rtl_1_bypass[34]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y11_N15
dffeas \banco|registradores_rtl_1_bypass[34] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores_rtl_1_bypass[34]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_1_bypass [34]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_1_bypass[34] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_1_bypass[34] .power_up = "low";
// synopsys translate_on

// Location: FF_X108_Y11_N9
dffeas \banco|registradores_rtl_1_bypass[33] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(dadoBanco[12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_1_bypass [33]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_1_bypass[33] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_1_bypass[33] .power_up = "low";
// synopsys translate_on

// Location: FF_X107_Y11_N3
dffeas \banco|registradores_rtl_1_bypass[35] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(dadoBanco[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_1_bypass [35]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_1_bypass[35] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_1_bypass[35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y11_N16
cycloneive_lcell_comb \banco|registradores_rtl_1_bypass[36]~feeder (
// Equation(s):
// \banco|registradores_rtl_1_bypass[36]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco|registradores_rtl_1_bypass[36]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores_rtl_1_bypass[36]~feeder .lut_mask = 16'hFFFF;
defparam \banco|registradores_rtl_1_bypass[36]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y11_N17
dffeas \banco|registradores_rtl_1_bypass[36] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores_rtl_1_bypass[36]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_1_bypass [36]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_1_bypass[36] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_1_bypass[36] .power_up = "low";
// synopsys translate_on

// Location: M9K_X104_Y11_N0
cycloneive_ram_block \banco|registradores_rtl_1|auto_generated|ram_block1a0 (
	.portawe(\controle|EscReg~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,dadoBanco[15],dadoBanco[14],dadoBanco[13],dadoBanco[12],PC[11],PC[10],PC[9],PC[8],PC[7],PC[6],PC[5],PC[4],PC[3],PC[2],PC[1],PC[0]}),
	.portaaddr({endRegC[3],endRegC[2],endRegC[1],endRegC[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\endRegB~3_combout ,\endRegB~2_combout ,\endRegB~1_combout ,\endRegB~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\banco|registradores_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \banco|registradores_rtl_1|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \banco|registradores_rtl_1|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \banco|registradores_rtl_1|auto_generated|ram_block1a0 .init_file = "db/Processador.ram0_Banco_registradores_10cb5bbb.hdl.mif";
defparam \banco|registradores_rtl_1|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \banco|registradores_rtl_1|auto_generated|ram_block1a0 .logical_ram_name = "Banco_registradores:banco|altsyncram:registradores_rtl_1|altsyncram_f8n1:auto_generated|ALTSYNCRAM";
defparam \banco|registradores_rtl_1|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \banco|registradores_rtl_1|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \banco|registradores_rtl_1|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \banco|registradores_rtl_1|auto_generated|ram_block1a0 .port_a_address_width = 4;
defparam \banco|registradores_rtl_1|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \banco|registradores_rtl_1|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \banco|registradores_rtl_1|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \banco|registradores_rtl_1|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \banco|registradores_rtl_1|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \banco|registradores_rtl_1|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \banco|registradores_rtl_1|auto_generated|ram_block1a0 .port_a_last_address = 15;
defparam \banco|registradores_rtl_1|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 16;
defparam \banco|registradores_rtl_1|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \banco|registradores_rtl_1|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \banco|registradores_rtl_1|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \banco|registradores_rtl_1|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \banco|registradores_rtl_1|auto_generated|ram_block1a0 .port_b_address_width = 4;
defparam \banco|registradores_rtl_1|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \banco|registradores_rtl_1|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \banco|registradores_rtl_1|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \banco|registradores_rtl_1|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \banco|registradores_rtl_1|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \banco|registradores_rtl_1|auto_generated|ram_block1a0 .port_b_last_address = 15;
defparam \banco|registradores_rtl_1|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 16;
defparam \banco|registradores_rtl_1|auto_generated|ram_block1a0 .port_b_logical_ram_width = 16;
defparam \banco|registradores_rtl_1|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \banco|registradores_rtl_1|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \banco|registradores_rtl_1|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \banco|registradores_rtl_1|auto_generated|ram_block1a0 .mem_init0 = 576'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X107_Y11_N26
cycloneive_lcell_comb \banco|registradores_rtl_1_bypass[39]~feeder (
// Equation(s):
// \banco|registradores_rtl_1_bypass[39]~feeder_combout  = dadoBanco[15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(dadoBanco[15]),
	.cin(gnd),
	.combout(\banco|registradores_rtl_1_bypass[39]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores_rtl_1_bypass[39]~feeder .lut_mask = 16'hFF00;
defparam \banco|registradores_rtl_1_bypass[39]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y11_N27
dffeas \banco|registradores_rtl_1_bypass[39] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores_rtl_1_bypass[39]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_1_bypass [39]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_1_bypass[39] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_1_bypass[39] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y11_N20
cycloneive_lcell_comb \banco|registradores_rtl_1_bypass[40]~feeder (
// Equation(s):
// \banco|registradores_rtl_1_bypass[40]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco|registradores_rtl_1_bypass[40]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores_rtl_1_bypass[40]~feeder .lut_mask = 16'hFFFF;
defparam \banco|registradores_rtl_1_bypass[40]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y11_N21
dffeas \banco|registradores_rtl_1_bypass[40] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores_rtl_1_bypass[40]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_1_bypass [40]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_1_bypass[40] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_1_bypass[40] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y11_N12
cycloneive_lcell_comb \banco|registradores~20 (
// Equation(s):
// \banco|registradores~20_combout  = (\banco|registradores~2_combout  & (((\banco|registradores_rtl_1_bypass [39])))) # (!\banco|registradores~2_combout  & ((\banco|registradores_rtl_1_bypass [40] & (\banco|registradores_rtl_1|auto_generated|ram_block1a15 
// )) # (!\banco|registradores_rtl_1_bypass [40] & ((\banco|registradores_rtl_1_bypass [39])))))

	.dataa(\banco|registradores_rtl_1|auto_generated|ram_block1a15 ),
	.datab(\banco|registradores~2_combout ),
	.datac(\banco|registradores_rtl_1_bypass [39]),
	.datad(\banco|registradores_rtl_1_bypass [40]),
	.cin(gnd),
	.combout(\banco|registradores~20_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~20 .lut_mask = 16'hE2F0;
defparam \banco|registradores~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y11_N13
dffeas \banco|regsaidaB[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\controle|EscReg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|regsaidaB [15]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|regsaidaB[15] .is_wysiwyg = "true";
defparam \banco|regsaidaB[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y11_N20
cycloneive_lcell_comb \alu|Mux11~0 (
// Equation(s):
// \alu|Mux11~0_combout  = (\memoria_inst|altsyncram_component|auto_generated|q_a [12] & ((\memoria_inst|altsyncram_component|auto_generated|q_a [15]) # ((!\memoria_inst|altsyncram_component|auto_generated|q_a [14])))) # 
// (!\memoria_inst|altsyncram_component|auto_generated|q_a [12] & ((\memoria_inst|altsyncram_component|auto_generated|q_a [13]) # ((!\memoria_inst|altsyncram_component|auto_generated|q_a [15] & !\memoria_inst|altsyncram_component|auto_generated|q_a [14]))))

	.dataa(\memoria_inst|altsyncram_component|auto_generated|q_a [12]),
	.datab(\memoria_inst|altsyncram_component|auto_generated|q_a [15]),
	.datac(\memoria_inst|altsyncram_component|auto_generated|q_a [14]),
	.datad(\memoria_inst|altsyncram_component|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\alu|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux11~0 .lut_mask = 16'hDF8B;
defparam \alu|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y15_N14
cycloneive_lcell_comb \alu|resultado[1]~2 (
// Equation(s):
// \alu|resultado[1]~2_combout  = (\memoria_inst|altsyncram_component|auto_generated|q_a [15] & (\memoria_inst|altsyncram_component|auto_generated|q_a [13] $ ((\memoria_inst|altsyncram_component|auto_generated|q_a [12])))) # 
// (!\memoria_inst|altsyncram_component|auto_generated|q_a [15] & (!\memoria_inst|altsyncram_component|auto_generated|q_a [13] & ((!\memoria_inst|altsyncram_component|auto_generated|q_a [14]))))

	.dataa(\memoria_inst|altsyncram_component|auto_generated|q_a [15]),
	.datab(\memoria_inst|altsyncram_component|auto_generated|q_a [13]),
	.datac(\memoria_inst|altsyncram_component|auto_generated|q_a [12]),
	.datad(\memoria_inst|altsyncram_component|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\alu|resultado[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu|resultado[1]~2 .lut_mask = 16'h2839;
defparam \alu|resultado[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y11_N14
cycloneive_lcell_comb \alu|Add0~56 (
// Equation(s):
// \alu|Add0~56_combout  = \banco|regsaidaB [15] $ (((\memoria_inst|altsyncram_component|auto_generated|q_a [15]) # (!\memoria_inst|altsyncram_component|auto_generated|q_a [12])))

	.dataa(\banco|regsaidaB [15]),
	.datab(\memoria_inst|altsyncram_component|auto_generated|q_a [15]),
	.datac(gnd),
	.datad(\memoria_inst|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\alu|Add0~56_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add0~56 .lut_mask = 16'h6655;
defparam \alu|Add0~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y11_N26
cycloneive_lcell_comb \alu|Add0~53 (
// Equation(s):
// \alu|Add0~53_combout  = \banco|regsaidaB [14] $ (((\memoria_inst|altsyncram_component|auto_generated|q_a [15]) # (!\memoria_inst|altsyncram_component|auto_generated|q_a [12])))

	.dataa(\banco|regsaidaB [14]),
	.datab(\memoria_inst|altsyncram_component|auto_generated|q_a [12]),
	.datac(gnd),
	.datad(\memoria_inst|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\alu|Add0~53_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add0~53 .lut_mask = 16'h5599;
defparam \alu|Add0~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y11_N24
cycloneive_lcell_comb \alu|Add0~50 (
// Equation(s):
// \alu|Add0~50_combout  = \banco|regsaidaB [13] $ (((\memoria_inst|altsyncram_component|auto_generated|q_a [15]) # (!\memoria_inst|altsyncram_component|auto_generated|q_a [12])))

	.dataa(\memoria_inst|altsyncram_component|auto_generated|q_a [12]),
	.datab(\banco|regsaidaB [13]),
	.datac(gnd),
	.datad(\memoria_inst|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\alu|Add0~50_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add0~50 .lut_mask = 16'h3399;
defparam \alu|Add0~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y11_N30
cycloneive_lcell_comb \alu|Add0~47 (
// Equation(s):
// \alu|Add0~47_combout  = \banco|regsaidaB [12] $ (((\memoria_inst|altsyncram_component|auto_generated|q_a [15]) # (!\memoria_inst|altsyncram_component|auto_generated|q_a [12])))

	.dataa(\banco|regsaidaB [12]),
	.datab(\memoria_inst|altsyncram_component|auto_generated|q_a [12]),
	.datac(gnd),
	.datad(\memoria_inst|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\alu|Add0~47_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add0~47 .lut_mask = 16'h5599;
defparam \alu|Add0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y11_N12
cycloneive_lcell_comb \alu|Add0~44 (
// Equation(s):
// \alu|Add0~44_combout  = \banco|regsaidaB [11] $ (((\memoria_inst|altsyncram_component|auto_generated|q_a [15]) # (!\memoria_inst|altsyncram_component|auto_generated|q_a [12])))

	.dataa(\memoria_inst|altsyncram_component|auto_generated|q_a [15]),
	.datab(\banco|regsaidaB [11]),
	.datac(gnd),
	.datad(\memoria_inst|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\alu|Add0~44_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add0~44 .lut_mask = 16'h6633;
defparam \alu|Add0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y11_N6
cycloneive_lcell_comb \alu|Add0~41 (
// Equation(s):
// \alu|Add0~41_combout  = \banco|regsaidaB [10] $ (((\memoria_inst|altsyncram_component|auto_generated|q_a [15]) # (!\memoria_inst|altsyncram_component|auto_generated|q_a [12])))

	.dataa(gnd),
	.datab(\banco|regsaidaB [10]),
	.datac(\memoria_inst|altsyncram_component|auto_generated|q_a [12]),
	.datad(\memoria_inst|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\alu|Add0~41_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add0~41 .lut_mask = 16'h33C3;
defparam \alu|Add0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y12_N30
cycloneive_lcell_comb \alu|Add0~38 (
// Equation(s):
// \alu|Add0~38_combout  = \banco|regsaidaB [9] $ (((\memoria_inst|altsyncram_component|auto_generated|q_a [15]) # (!\memoria_inst|altsyncram_component|auto_generated|q_a [12])))

	.dataa(gnd),
	.datab(\banco|regsaidaB [9]),
	.datac(\memoria_inst|altsyncram_component|auto_generated|q_a [15]),
	.datad(\memoria_inst|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\alu|Add0~38_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add0~38 .lut_mask = 16'h3C33;
defparam \alu|Add0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y12_N8
cycloneive_lcell_comb \alu|Add0~35 (
// Equation(s):
// \alu|Add0~35_combout  = \banco|regsaidaB [8] $ (((\memoria_inst|altsyncram_component|auto_generated|q_a [15]) # (!\memoria_inst|altsyncram_component|auto_generated|q_a [12])))

	.dataa(\banco|regsaidaB [8]),
	.datab(gnd),
	.datac(\memoria_inst|altsyncram_component|auto_generated|q_a [15]),
	.datad(\memoria_inst|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\alu|Add0~35_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add0~35 .lut_mask = 16'h5A55;
defparam \alu|Add0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y11_N16
cycloneive_lcell_comb \alu|Add0~32 (
// Equation(s):
// \alu|Add0~32_combout  = \banco|regsaidaB [7] $ (((\memoria_inst|altsyncram_component|auto_generated|q_a [15]) # (!\memoria_inst|altsyncram_component|auto_generated|q_a [12])))

	.dataa(\banco|regsaidaB [7]),
	.datab(gnd),
	.datac(\memoria_inst|altsyncram_component|auto_generated|q_a [12]),
	.datad(\memoria_inst|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\alu|Add0~32_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add0~32 .lut_mask = 16'h55A5;
defparam \alu|Add0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y12_N18
cycloneive_lcell_comb \alu|Add0~29 (
// Equation(s):
// \alu|Add0~29_combout  = \banco|regsaidaB [6] $ (((\memoria_inst|altsyncram_component|auto_generated|q_a [15]) # (!\memoria_inst|altsyncram_component|auto_generated|q_a [12])))

	.dataa(gnd),
	.datab(\banco|regsaidaB [6]),
	.datac(\memoria_inst|altsyncram_component|auto_generated|q_a [15]),
	.datad(\memoria_inst|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\alu|Add0~29_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add0~29 .lut_mask = 16'h3C33;
defparam \alu|Add0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y12_N24
cycloneive_lcell_comb \alu|Add0~26 (
// Equation(s):
// \alu|Add0~26_combout  = \banco|regsaidaB [5] $ (((\memoria_inst|altsyncram_component|auto_generated|q_a [15]) # (!\memoria_inst|altsyncram_component|auto_generated|q_a [12])))

	.dataa(\banco|regsaidaB [5]),
	.datab(gnd),
	.datac(\memoria_inst|altsyncram_component|auto_generated|q_a [15]),
	.datad(\memoria_inst|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\alu|Add0~26_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add0~26 .lut_mask = 16'h5A55;
defparam \alu|Add0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y12_N22
cycloneive_lcell_comb \alu|Add0~23 (
// Equation(s):
// \alu|Add0~23_combout  = \banco|regsaidaB [4] $ (((\memoria_inst|altsyncram_component|auto_generated|q_a [15]) # (!\memoria_inst|altsyncram_component|auto_generated|q_a [12])))

	.dataa(\memoria_inst|altsyncram_component|auto_generated|q_a [15]),
	.datab(\banco|regsaidaB [4]),
	.datac(gnd),
	.datad(\memoria_inst|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\alu|Add0~23_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add0~23 .lut_mask = 16'h6633;
defparam \alu|Add0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y12_N12
cycloneive_lcell_comb \alu|Add0~20 (
// Equation(s):
// \alu|Add0~20_combout  = PC[3] $ (((!\memoria_inst|altsyncram_component|auto_generated|q_a [13]) # (!\memoria_inst|altsyncram_component|auto_generated|q_a [15])))

	.dataa(PC[3]),
	.datab(gnd),
	.datac(\memoria_inst|altsyncram_component|auto_generated|q_a [15]),
	.datad(\memoria_inst|altsyncram_component|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\alu|Add0~20_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add0~20 .lut_mask = 16'hA555;
defparam \alu|Add0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y12_N20
cycloneive_lcell_comb \alu|Add0~19 (
// Equation(s):
// \alu|Add0~19_combout  = \banco|regsaidaB [3] $ (((\memoria_inst|altsyncram_component|auto_generated|q_a [15]) # (!\memoria_inst|altsyncram_component|auto_generated|q_a [12])))

	.dataa(gnd),
	.datab(\banco|regsaidaB [3]),
	.datac(\memoria_inst|altsyncram_component|auto_generated|q_a [15]),
	.datad(\memoria_inst|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\alu|Add0~19_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add0~19 .lut_mask = 16'h3C33;
defparam \alu|Add0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y12_N14
cycloneive_lcell_comb \alu|Add0~16 (
// Equation(s):
// \alu|Add0~16_combout  = PC[2] $ (((!\memoria_inst|altsyncram_component|auto_generated|q_a [13]) # (!\memoria_inst|altsyncram_component|auto_generated|q_a [15])))

	.dataa(\memoria_inst|altsyncram_component|auto_generated|q_a [15]),
	.datab(PC[2]),
	.datac(gnd),
	.datad(\memoria_inst|altsyncram_component|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\alu|Add0~16_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add0~16 .lut_mask = 16'h9933;
defparam \alu|Add0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y13_N8
cycloneive_lcell_comb \banco|registradores_rtl_1_bypass[14]~feeder (
// Equation(s):
// \banco|registradores_rtl_1_bypass[14]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco|registradores_rtl_1_bypass[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores_rtl_1_bypass[14]~feeder .lut_mask = 16'hFFFF;
defparam \banco|registradores_rtl_1_bypass[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y13_N9
dffeas \banco|registradores_rtl_1_bypass[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores_rtl_1_bypass[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_1_bypass [14]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_1_bypass[14] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_1_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y13_N26
cycloneive_lcell_comb \banco|registradores_rtl_1_bypass[13]~feeder (
// Equation(s):
// \banco|registradores_rtl_1_bypass[13]~feeder_combout  = PC[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(PC[2]),
	.cin(gnd),
	.combout(\banco|registradores_rtl_1_bypass[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores_rtl_1_bypass[13]~feeder .lut_mask = 16'hFF00;
defparam \banco|registradores_rtl_1_bypass[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y13_N27
dffeas \banco|registradores_rtl_1_bypass[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores_rtl_1_bypass[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_1_bypass [13]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_1_bypass[13] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_1_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y13_N4
cycloneive_lcell_comb \banco|registradores~5 (
// Equation(s):
// \banco|registradores~5_combout  = (\banco|registradores_rtl_1_bypass [14] & ((\banco|registradores~2_combout  & ((\banco|registradores_rtl_1_bypass [13]))) # (!\banco|registradores~2_combout  & (\banco|registradores_rtl_1|auto_generated|ram_block1a2 )))) 
// # (!\banco|registradores_rtl_1_bypass [14] & (((\banco|registradores_rtl_1_bypass [13]))))

	.dataa(\banco|registradores_rtl_1|auto_generated|ram_block1a2 ),
	.datab(\banco|registradores_rtl_1_bypass [14]),
	.datac(\banco|registradores_rtl_1_bypass [13]),
	.datad(\banco|registradores~2_combout ),
	.cin(gnd),
	.combout(\banco|registradores~5_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~5 .lut_mask = 16'hF0B8;
defparam \banco|registradores~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y13_N5
dffeas \banco|regsaidaB[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\controle|EscReg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|regsaidaB [2]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|regsaidaB[2] .is_wysiwyg = "true";
defparam \banco|regsaidaB[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y12_N4
cycloneive_lcell_comb \alu|Add0~15 (
// Equation(s):
// \alu|Add0~15_combout  = \banco|regsaidaB [2] $ (((\memoria_inst|altsyncram_component|auto_generated|q_a [15]) # (!\memoria_inst|altsyncram_component|auto_generated|q_a [12])))

	.dataa(\banco|regsaidaB [2]),
	.datab(gnd),
	.datac(\memoria_inst|altsyncram_component|auto_generated|q_a [15]),
	.datad(\memoria_inst|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\alu|Add0~15_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add0~15 .lut_mask = 16'h5A55;
defparam \alu|Add0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y12_N16
cycloneive_lcell_comb \alu|Add0~12 (
// Equation(s):
// \alu|Add0~12_combout  = PC[1] $ (((!\memoria_inst|altsyncram_component|auto_generated|q_a [13]) # (!\memoria_inst|altsyncram_component|auto_generated|q_a [15])))

	.dataa(gnd),
	.datab(PC[1]),
	.datac(\memoria_inst|altsyncram_component|auto_generated|q_a [15]),
	.datad(\memoria_inst|altsyncram_component|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\alu|Add0~12_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add0~12 .lut_mask = 16'hC333;
defparam \alu|Add0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y13_N23
dffeas \banco|registradores_rtl_1_bypass[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(PC[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_1_bypass [11]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_1_bypass[11] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_1_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y13_N0
cycloneive_lcell_comb \banco|registradores_rtl_1_bypass[12]~feeder (
// Equation(s):
// \banco|registradores_rtl_1_bypass[12]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco|registradores_rtl_1_bypass[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores_rtl_1_bypass[12]~feeder .lut_mask = 16'hFFFF;
defparam \banco|registradores_rtl_1_bypass[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y13_N1
dffeas \banco|registradores_rtl_1_bypass[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores_rtl_1_bypass[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_1_bypass [12]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_1_bypass[12] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_1_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y13_N6
cycloneive_lcell_comb \banco|registradores~4 (
// Equation(s):
// \banco|registradores~4_combout  = (\banco|registradores~2_combout  & (((\banco|registradores_rtl_1_bypass [11])))) # (!\banco|registradores~2_combout  & ((\banco|registradores_rtl_1_bypass [12] & (\banco|registradores_rtl_1|auto_generated|ram_block1a1 )) 
// # (!\banco|registradores_rtl_1_bypass [12] & ((\banco|registradores_rtl_1_bypass [11])))))

	.dataa(\banco|registradores_rtl_1|auto_generated|ram_block1a1 ),
	.datab(\banco|registradores~2_combout ),
	.datac(\banco|registradores_rtl_1_bypass [11]),
	.datad(\banco|registradores_rtl_1_bypass [12]),
	.cin(gnd),
	.combout(\banco|registradores~4_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~4 .lut_mask = 16'hE2F0;
defparam \banco|registradores~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y13_N7
dffeas \banco|regsaidaB[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\controle|EscReg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|regsaidaB [1]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|regsaidaB[1] .is_wysiwyg = "true";
defparam \banco|regsaidaB[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y12_N6
cycloneive_lcell_comb \alu|Add0~11 (
// Equation(s):
// \alu|Add0~11_combout  = \banco|regsaidaB [1] $ (((\memoria_inst|altsyncram_component|auto_generated|q_a [15]) # (!\memoria_inst|altsyncram_component|auto_generated|q_a [12])))

	.dataa(gnd),
	.datab(\banco|regsaidaB [1]),
	.datac(\memoria_inst|altsyncram_component|auto_generated|q_a [15]),
	.datad(\memoria_inst|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\alu|Add0~11_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add0~11 .lut_mask = 16'h3C33;
defparam \alu|Add0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y12_N12
cycloneive_lcell_comb \alu|Add0~0 (
// Equation(s):
// \alu|Add0~0_combout  = \banco|regsaidaB [0] $ (((\memoria_inst|altsyncram_component|auto_generated|q_a [15]) # (!\memoria_inst|altsyncram_component|auto_generated|q_a [12])))

	.dataa(\banco|regsaidaB [0]),
	.datab(gnd),
	.datac(\memoria_inst|altsyncram_component|auto_generated|q_a [15]),
	.datad(\memoria_inst|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\alu|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add0~0 .lut_mask = 16'h5A55;
defparam \alu|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y12_N14
cycloneive_lcell_comb \alu|Add0~1 (
// Equation(s):
// \alu|Add0~1_combout  = PC[0] $ (((!\memoria_inst|altsyncram_component|auto_generated|q_a [13]) # (!\memoria_inst|altsyncram_component|auto_generated|q_a [15])))

	.dataa(gnd),
	.datab(\memoria_inst|altsyncram_component|auto_generated|q_a [15]),
	.datac(PC[0]),
	.datad(\memoria_inst|altsyncram_component|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\alu|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add0~1 .lut_mask = 16'hC30F;
defparam \alu|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y12_N16
cycloneive_lcell_comb \alu|Add0~3 (
// Equation(s):
// \alu|Add0~3_cout  = CARRY(\memoria_inst|altsyncram_component|auto_generated|q_a [12] $ (\memoria_inst|altsyncram_component|auto_generated|q_a [15]))

	.dataa(\memoria_inst|altsyncram_component|auto_generated|q_a [12]),
	.datab(\memoria_inst|altsyncram_component|auto_generated|q_a [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\alu|Add0~3_cout ));
// synopsys translate_off
defparam \alu|Add0~3 .lut_mask = 16'h0066;
defparam \alu|Add0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y12_N18
cycloneive_lcell_comb \alu|Add0~4 (
// Equation(s):
// \alu|Add0~4_combout  = (\alu|Add0~0_combout  & ((\alu|Add0~1_combout  & ((\alu|Add0~3_cout ) # (GND))) # (!\alu|Add0~1_combout  & (!\alu|Add0~3_cout )))) # (!\alu|Add0~0_combout  & ((\alu|Add0~1_combout  & (!\alu|Add0~3_cout )) # (!\alu|Add0~1_combout  & 
// (\alu|Add0~3_cout  & VCC))))
// \alu|Add0~5  = CARRY((\alu|Add0~0_combout  & ((\alu|Add0~1_combout ) # (!\alu|Add0~3_cout ))) # (!\alu|Add0~0_combout  & (\alu|Add0~1_combout  & !\alu|Add0~3_cout )))

	.dataa(\alu|Add0~0_combout ),
	.datab(\alu|Add0~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~3_cout ),
	.combout(\alu|Add0~4_combout ),
	.cout(\alu|Add0~5 ));
// synopsys translate_off
defparam \alu|Add0~4 .lut_mask = 16'h968E;
defparam \alu|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X106_Y12_N20
cycloneive_lcell_comb \alu|Add0~13 (
// Equation(s):
// \alu|Add0~13_combout  = ((\alu|Add0~12_combout  $ (\alu|Add0~11_combout  $ (!\alu|Add0~5 )))) # (GND)
// \alu|Add0~14  = CARRY((\alu|Add0~12_combout  & (!\alu|Add0~11_combout  & !\alu|Add0~5 )) # (!\alu|Add0~12_combout  & ((!\alu|Add0~5 ) # (!\alu|Add0~11_combout ))))

	.dataa(\alu|Add0~12_combout ),
	.datab(\alu|Add0~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~5 ),
	.combout(\alu|Add0~13_combout ),
	.cout(\alu|Add0~14 ));
// synopsys translate_off
defparam \alu|Add0~13 .lut_mask = 16'h6917;
defparam \alu|Add0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X106_Y12_N22
cycloneive_lcell_comb \alu|Add0~17 (
// Equation(s):
// \alu|Add0~17_combout  = (\alu|Add0~16_combout  & ((\alu|Add0~15_combout  & ((\alu|Add0~14 ) # (GND))) # (!\alu|Add0~15_combout  & (!\alu|Add0~14 )))) # (!\alu|Add0~16_combout  & ((\alu|Add0~15_combout  & (!\alu|Add0~14 )) # (!\alu|Add0~15_combout  & 
// (\alu|Add0~14  & VCC))))
// \alu|Add0~18  = CARRY((\alu|Add0~16_combout  & ((\alu|Add0~15_combout ) # (!\alu|Add0~14 ))) # (!\alu|Add0~16_combout  & (\alu|Add0~15_combout  & !\alu|Add0~14 )))

	.dataa(\alu|Add0~16_combout ),
	.datab(\alu|Add0~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~14 ),
	.combout(\alu|Add0~17_combout ),
	.cout(\alu|Add0~18 ));
// synopsys translate_off
defparam \alu|Add0~17 .lut_mask = 16'h968E;
defparam \alu|Add0~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X106_Y12_N24
cycloneive_lcell_comb \alu|Add0~21 (
// Equation(s):
// \alu|Add0~21_combout  = ((\alu|Add0~20_combout  $ (\alu|Add0~19_combout  $ (!\alu|Add0~18 )))) # (GND)
// \alu|Add0~22  = CARRY((\alu|Add0~20_combout  & (!\alu|Add0~19_combout  & !\alu|Add0~18 )) # (!\alu|Add0~20_combout  & ((!\alu|Add0~18 ) # (!\alu|Add0~19_combout ))))

	.dataa(\alu|Add0~20_combout ),
	.datab(\alu|Add0~19_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~18 ),
	.combout(\alu|Add0~21_combout ),
	.cout(\alu|Add0~22 ));
// synopsys translate_off
defparam \alu|Add0~21 .lut_mask = 16'h6917;
defparam \alu|Add0~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X106_Y12_N26
cycloneive_lcell_comb \alu|Add0~24 (
// Equation(s):
// \alu|Add0~24_combout  = (\memoria_inst|altsyncram_component|auto_generated|q_a [13] & ((\alu|Add0~23_combout  & (!\alu|Add0~22 )) # (!\alu|Add0~23_combout  & (\alu|Add0~22  & VCC)))) # (!\memoria_inst|altsyncram_component|auto_generated|q_a [13] & 
// ((\alu|Add0~23_combout  & ((\alu|Add0~22 ) # (GND))) # (!\alu|Add0~23_combout  & (!\alu|Add0~22 ))))
// \alu|Add0~25  = CARRY((\memoria_inst|altsyncram_component|auto_generated|q_a [13] & (\alu|Add0~23_combout  & !\alu|Add0~22 )) # (!\memoria_inst|altsyncram_component|auto_generated|q_a [13] & ((\alu|Add0~23_combout ) # (!\alu|Add0~22 ))))

	.dataa(\memoria_inst|altsyncram_component|auto_generated|q_a [13]),
	.datab(\alu|Add0~23_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~22 ),
	.combout(\alu|Add0~24_combout ),
	.cout(\alu|Add0~25 ));
// synopsys translate_off
defparam \alu|Add0~24 .lut_mask = 16'h694D;
defparam \alu|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X106_Y12_N28
cycloneive_lcell_comb \alu|Add0~27 (
// Equation(s):
// \alu|Add0~27_combout  = ((\memoria_inst|altsyncram_component|auto_generated|q_a [13] $ (\alu|Add0~26_combout  $ (\alu|Add0~25 )))) # (GND)
// \alu|Add0~28  = CARRY((\memoria_inst|altsyncram_component|auto_generated|q_a [13] & ((!\alu|Add0~25 ) # (!\alu|Add0~26_combout ))) # (!\memoria_inst|altsyncram_component|auto_generated|q_a [13] & (!\alu|Add0~26_combout  & !\alu|Add0~25 )))

	.dataa(\memoria_inst|altsyncram_component|auto_generated|q_a [13]),
	.datab(\alu|Add0~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~25 ),
	.combout(\alu|Add0~27_combout ),
	.cout(\alu|Add0~28 ));
// synopsys translate_off
defparam \alu|Add0~27 .lut_mask = 16'h962B;
defparam \alu|Add0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X106_Y12_N30
cycloneive_lcell_comb \alu|Add0~30 (
// Equation(s):
// \alu|Add0~30_combout  = (\memoria_inst|altsyncram_component|auto_generated|q_a [13] & ((\alu|Add0~29_combout  & (!\alu|Add0~28 )) # (!\alu|Add0~29_combout  & (\alu|Add0~28  & VCC)))) # (!\memoria_inst|altsyncram_component|auto_generated|q_a [13] & 
// ((\alu|Add0~29_combout  & ((\alu|Add0~28 ) # (GND))) # (!\alu|Add0~29_combout  & (!\alu|Add0~28 ))))
// \alu|Add0~31  = CARRY((\memoria_inst|altsyncram_component|auto_generated|q_a [13] & (\alu|Add0~29_combout  & !\alu|Add0~28 )) # (!\memoria_inst|altsyncram_component|auto_generated|q_a [13] & ((\alu|Add0~29_combout ) # (!\alu|Add0~28 ))))

	.dataa(\memoria_inst|altsyncram_component|auto_generated|q_a [13]),
	.datab(\alu|Add0~29_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~28 ),
	.combout(\alu|Add0~30_combout ),
	.cout(\alu|Add0~31 ));
// synopsys translate_off
defparam \alu|Add0~30 .lut_mask = 16'h694D;
defparam \alu|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X106_Y11_N0
cycloneive_lcell_comb \alu|Add0~33 (
// Equation(s):
// \alu|Add0~33_combout  = ((\alu|Add0~32_combout  $ (\memoria_inst|altsyncram_component|auto_generated|q_a [13] $ (\alu|Add0~31 )))) # (GND)
// \alu|Add0~34  = CARRY((\alu|Add0~32_combout  & (\memoria_inst|altsyncram_component|auto_generated|q_a [13] & !\alu|Add0~31 )) # (!\alu|Add0~32_combout  & ((\memoria_inst|altsyncram_component|auto_generated|q_a [13]) # (!\alu|Add0~31 ))))

	.dataa(\alu|Add0~32_combout ),
	.datab(\memoria_inst|altsyncram_component|auto_generated|q_a [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~31 ),
	.combout(\alu|Add0~33_combout ),
	.cout(\alu|Add0~34 ));
// synopsys translate_off
defparam \alu|Add0~33 .lut_mask = 16'h964D;
defparam \alu|Add0~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X106_Y11_N2
cycloneive_lcell_comb \alu|Add0~36 (
// Equation(s):
// \alu|Add0~36_combout  = (\memoria_inst|altsyncram_component|auto_generated|q_a [13] & ((\alu|Add0~35_combout  & (!\alu|Add0~34 )) # (!\alu|Add0~35_combout  & (\alu|Add0~34  & VCC)))) # (!\memoria_inst|altsyncram_component|auto_generated|q_a [13] & 
// ((\alu|Add0~35_combout  & ((\alu|Add0~34 ) # (GND))) # (!\alu|Add0~35_combout  & (!\alu|Add0~34 ))))
// \alu|Add0~37  = CARRY((\memoria_inst|altsyncram_component|auto_generated|q_a [13] & (\alu|Add0~35_combout  & !\alu|Add0~34 )) # (!\memoria_inst|altsyncram_component|auto_generated|q_a [13] & ((\alu|Add0~35_combout ) # (!\alu|Add0~34 ))))

	.dataa(\memoria_inst|altsyncram_component|auto_generated|q_a [13]),
	.datab(\alu|Add0~35_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~34 ),
	.combout(\alu|Add0~36_combout ),
	.cout(\alu|Add0~37 ));
// synopsys translate_off
defparam \alu|Add0~36 .lut_mask = 16'h694D;
defparam \alu|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X106_Y11_N4
cycloneive_lcell_comb \alu|Add0~39 (
// Equation(s):
// \alu|Add0~39_combout  = ((\memoria_inst|altsyncram_component|auto_generated|q_a [13] $ (\alu|Add0~38_combout  $ (\alu|Add0~37 )))) # (GND)
// \alu|Add0~40  = CARRY((\memoria_inst|altsyncram_component|auto_generated|q_a [13] & ((!\alu|Add0~37 ) # (!\alu|Add0~38_combout ))) # (!\memoria_inst|altsyncram_component|auto_generated|q_a [13] & (!\alu|Add0~38_combout  & !\alu|Add0~37 )))

	.dataa(\memoria_inst|altsyncram_component|auto_generated|q_a [13]),
	.datab(\alu|Add0~38_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~37 ),
	.combout(\alu|Add0~39_combout ),
	.cout(\alu|Add0~40 ));
// synopsys translate_off
defparam \alu|Add0~39 .lut_mask = 16'h962B;
defparam \alu|Add0~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X106_Y11_N6
cycloneive_lcell_comb \alu|Add0~42 (
// Equation(s):
// \alu|Add0~42_combout  = (\memoria_inst|altsyncram_component|auto_generated|q_a [13] & ((\alu|Add0~41_combout  & (!\alu|Add0~40 )) # (!\alu|Add0~41_combout  & (\alu|Add0~40  & VCC)))) # (!\memoria_inst|altsyncram_component|auto_generated|q_a [13] & 
// ((\alu|Add0~41_combout  & ((\alu|Add0~40 ) # (GND))) # (!\alu|Add0~41_combout  & (!\alu|Add0~40 ))))
// \alu|Add0~43  = CARRY((\memoria_inst|altsyncram_component|auto_generated|q_a [13] & (\alu|Add0~41_combout  & !\alu|Add0~40 )) # (!\memoria_inst|altsyncram_component|auto_generated|q_a [13] & ((\alu|Add0~41_combout ) # (!\alu|Add0~40 ))))

	.dataa(\memoria_inst|altsyncram_component|auto_generated|q_a [13]),
	.datab(\alu|Add0~41_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~40 ),
	.combout(\alu|Add0~42_combout ),
	.cout(\alu|Add0~43 ));
// synopsys translate_off
defparam \alu|Add0~42 .lut_mask = 16'h694D;
defparam \alu|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X106_Y11_N8
cycloneive_lcell_comb \alu|Add0~45 (
// Equation(s):
// \alu|Add0~45_combout  = ((\alu|Add0~44_combout  $ (\memoria_inst|altsyncram_component|auto_generated|q_a [13] $ (\alu|Add0~43 )))) # (GND)
// \alu|Add0~46  = CARRY((\alu|Add0~44_combout  & (\memoria_inst|altsyncram_component|auto_generated|q_a [13] & !\alu|Add0~43 )) # (!\alu|Add0~44_combout  & ((\memoria_inst|altsyncram_component|auto_generated|q_a [13]) # (!\alu|Add0~43 ))))

	.dataa(\alu|Add0~44_combout ),
	.datab(\memoria_inst|altsyncram_component|auto_generated|q_a [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~43 ),
	.combout(\alu|Add0~45_combout ),
	.cout(\alu|Add0~46 ));
// synopsys translate_off
defparam \alu|Add0~45 .lut_mask = 16'h964D;
defparam \alu|Add0~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X106_Y11_N10
cycloneive_lcell_comb \alu|Add0~48 (
// Equation(s):
// \alu|Add0~48_combout  = (\memoria_inst|altsyncram_component|auto_generated|q_a [13] & ((\alu|Add0~47_combout  & (!\alu|Add0~46 )) # (!\alu|Add0~47_combout  & (\alu|Add0~46  & VCC)))) # (!\memoria_inst|altsyncram_component|auto_generated|q_a [13] & 
// ((\alu|Add0~47_combout  & ((\alu|Add0~46 ) # (GND))) # (!\alu|Add0~47_combout  & (!\alu|Add0~46 ))))
// \alu|Add0~49  = CARRY((\memoria_inst|altsyncram_component|auto_generated|q_a [13] & (\alu|Add0~47_combout  & !\alu|Add0~46 )) # (!\memoria_inst|altsyncram_component|auto_generated|q_a [13] & ((\alu|Add0~47_combout ) # (!\alu|Add0~46 ))))

	.dataa(\memoria_inst|altsyncram_component|auto_generated|q_a [13]),
	.datab(\alu|Add0~47_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~46 ),
	.combout(\alu|Add0~48_combout ),
	.cout(\alu|Add0~49 ));
// synopsys translate_off
defparam \alu|Add0~48 .lut_mask = 16'h694D;
defparam \alu|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X106_Y11_N12
cycloneive_lcell_comb \alu|Add0~51 (
// Equation(s):
// \alu|Add0~51_combout  = ((\memoria_inst|altsyncram_component|auto_generated|q_a [13] $ (\alu|Add0~50_combout  $ (\alu|Add0~49 )))) # (GND)
// \alu|Add0~52  = CARRY((\memoria_inst|altsyncram_component|auto_generated|q_a [13] & ((!\alu|Add0~49 ) # (!\alu|Add0~50_combout ))) # (!\memoria_inst|altsyncram_component|auto_generated|q_a [13] & (!\alu|Add0~50_combout  & !\alu|Add0~49 )))

	.dataa(\memoria_inst|altsyncram_component|auto_generated|q_a [13]),
	.datab(\alu|Add0~50_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~49 ),
	.combout(\alu|Add0~51_combout ),
	.cout(\alu|Add0~52 ));
// synopsys translate_off
defparam \alu|Add0~51 .lut_mask = 16'h962B;
defparam \alu|Add0~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X106_Y11_N14
cycloneive_lcell_comb \alu|Add0~54 (
// Equation(s):
// \alu|Add0~54_combout  = (\alu|Add0~53_combout  & ((\memoria_inst|altsyncram_component|auto_generated|q_a [13] & (!\alu|Add0~52 )) # (!\memoria_inst|altsyncram_component|auto_generated|q_a [13] & ((\alu|Add0~52 ) # (GND))))) # (!\alu|Add0~53_combout  & 
// ((\memoria_inst|altsyncram_component|auto_generated|q_a [13] & (\alu|Add0~52  & VCC)) # (!\memoria_inst|altsyncram_component|auto_generated|q_a [13] & (!\alu|Add0~52 ))))
// \alu|Add0~55  = CARRY((\alu|Add0~53_combout  & ((!\alu|Add0~52 ) # (!\memoria_inst|altsyncram_component|auto_generated|q_a [13]))) # (!\alu|Add0~53_combout  & (!\memoria_inst|altsyncram_component|auto_generated|q_a [13] & !\alu|Add0~52 )))

	.dataa(\alu|Add0~53_combout ),
	.datab(\memoria_inst|altsyncram_component|auto_generated|q_a [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~52 ),
	.combout(\alu|Add0~54_combout ),
	.cout(\alu|Add0~55 ));
// synopsys translate_off
defparam \alu|Add0~54 .lut_mask = 16'h692B;
defparam \alu|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X106_Y11_N16
cycloneive_lcell_comb \alu|Add0~57 (
// Equation(s):
// \alu|Add0~57_combout  = \memoria_inst|altsyncram_component|auto_generated|q_a [13] $ (\alu|Add0~55  $ (\alu|Add0~56_combout ))

	.dataa(\memoria_inst|altsyncram_component|auto_generated|q_a [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Add0~56_combout ),
	.cin(\alu|Add0~55 ),
	.combout(\alu|Add0~57_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add0~57 .lut_mask = 16'hA55A;
defparam \alu|Add0~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X106_Y11_N18
cycloneive_lcell_comb \alu|Mux0~0 (
// Equation(s):
// \alu|Mux0~0_combout  = (\banco|regsaidaB [15] & (((\alu|resultado[1]~2_combout  & \alu|Add0~57_combout )) # (!\alu|Mux11~0_combout ))) # (!\banco|regsaidaB [15] & (((\alu|resultado[1]~2_combout  & \alu|Add0~57_combout ))))

	.dataa(\banco|regsaidaB [15]),
	.datab(\alu|Mux11~0_combout ),
	.datac(\alu|resultado[1]~2_combout ),
	.datad(\alu|Add0~57_combout ),
	.cin(gnd),
	.combout(\alu|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux0~0 .lut_mask = 16'hF222;
defparam \alu|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y15_N22
cycloneive_lcell_comb \alu|Equal0~0 (
// Equation(s):
// \alu|Equal0~0_combout  = (PC[2]) # ((PC[1]) # ((PC[0]) # (PC[3])))

	.dataa(PC[2]),
	.datab(PC[1]),
	.datac(PC[0]),
	.datad(PC[3]),
	.cin(gnd),
	.combout(\alu|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Equal0~0 .lut_mask = 16'hFFFE;
defparam \alu|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y11_N10
cycloneive_lcell_comb \alu|resultado[1]~5 (
// Equation(s):
// \alu|resultado[1]~5_combout  = (!\memoria_inst|altsyncram_component|auto_generated|q_a [13] & !\memoria_inst|altsyncram_component|auto_generated|q_a [12])

	.dataa(\memoria_inst|altsyncram_component|auto_generated|q_a [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(\memoria_inst|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\alu|resultado[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu|resultado[1]~5 .lut_mask = 16'h0055;
defparam \alu|resultado[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y11_N28
cycloneive_lcell_comb \alu|resultado[1]~6 (
// Equation(s):
// \alu|resultado[1]~6_combout  = (((!\alu|Equal0~0_combout  & \alu|resultado[1]~5_combout )) # (!\memoria_inst|altsyncram_component|auto_generated|q_a [14])) # (!\memoria_inst|altsyncram_component|auto_generated|q_a [15])

	.dataa(\alu|Equal0~0_combout ),
	.datab(\memoria_inst|altsyncram_component|auto_generated|q_a [15]),
	.datac(\memoria_inst|altsyncram_component|auto_generated|q_a [14]),
	.datad(\alu|resultado[1]~5_combout ),
	.cin(gnd),
	.combout(\alu|resultado[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \alu|resultado[1]~6 .lut_mask = 16'h7F3F;
defparam \alu|resultado[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y11_N19
dffeas \alu|resultado[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\alu|Mux0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\alu|resultado[1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\alu|resultado [15]),
	.prn(vcc));
// synopsys translate_off
defparam \alu|resultado[15] .is_wysiwyg = "true";
defparam \alu|resultado[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X107_Y11_N29
dffeas \dadoBanco[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|resultado [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dadoBanco[15]),
	.prn(vcc));
// synopsys translate_off
defparam \dadoBanco[15] .is_wysiwyg = "true";
defparam \dadoBanco[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X107_Y11_N31
dffeas \banco|registradores_rtl_1_bypass[37] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(dadoBanco[14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_1_bypass [37]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_1_bypass[37] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_1_bypass[37] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y11_N24
cycloneive_lcell_comb \banco|registradores_rtl_1_bypass[38]~feeder (
// Equation(s):
// \banco|registradores_rtl_1_bypass[38]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco|registradores_rtl_1_bypass[38]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores_rtl_1_bypass[38]~feeder .lut_mask = 16'hFFFF;
defparam \banco|registradores_rtl_1_bypass[38]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y11_N25
dffeas \banco|registradores_rtl_1_bypass[38] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores_rtl_1_bypass[38]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_1_bypass [38]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_1_bypass[38] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_1_bypass[38] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y11_N16
cycloneive_lcell_comb \banco|registradores~19 (
// Equation(s):
// \banco|registradores~19_combout  = (\banco|registradores~2_combout  & (((\banco|registradores_rtl_1_bypass [37])))) # (!\banco|registradores~2_combout  & ((\banco|registradores_rtl_1_bypass [38] & (\banco|registradores_rtl_1|auto_generated|ram_block1a14 
// )) # (!\banco|registradores_rtl_1_bypass [38] & ((\banco|registradores_rtl_1_bypass [37])))))

	.dataa(\banco|registradores_rtl_1|auto_generated|ram_block1a14 ),
	.datab(\banco|registradores~2_combout ),
	.datac(\banco|registradores_rtl_1_bypass [37]),
	.datad(\banco|registradores_rtl_1_bypass [38]),
	.cin(gnd),
	.combout(\banco|registradores~19_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~19 .lut_mask = 16'hE2F0;
defparam \banco|registradores~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y11_N17
dffeas \banco|regsaidaB[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\controle|EscReg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|regsaidaB [14]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|regsaidaB[14] .is_wysiwyg = "true";
defparam \banco|regsaidaB[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y11_N28
cycloneive_lcell_comb \alu|Mux1~0 (
// Equation(s):
// \alu|Mux1~0_combout  = (\banco|regsaidaB [14] & (((\alu|resultado[1]~2_combout  & \alu|Add0~54_combout )) # (!\alu|Mux11~0_combout ))) # (!\banco|regsaidaB [14] & (\alu|resultado[1]~2_combout  & (\alu|Add0~54_combout )))

	.dataa(\banco|regsaidaB [14]),
	.datab(\alu|resultado[1]~2_combout ),
	.datac(\alu|Add0~54_combout ),
	.datad(\alu|Mux11~0_combout ),
	.cin(gnd),
	.combout(\alu|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux1~0 .lut_mask = 16'hC0EA;
defparam \alu|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y11_N29
dffeas \alu|resultado[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\alu|Mux1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\alu|resultado[1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\alu|resultado [14]),
	.prn(vcc));
// synopsys translate_off
defparam \alu|resultado[14] .is_wysiwyg = "true";
defparam \alu|resultado[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X107_Y11_N5
dffeas \dadoBanco[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|resultado [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dadoBanco[14]),
	.prn(vcc));
// synopsys translate_off
defparam \dadoBanco[14] .is_wysiwyg = "true";
defparam \dadoBanco[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y11_N20
cycloneive_lcell_comb \banco|registradores~18 (
// Equation(s):
// \banco|registradores~18_combout  = (\banco|registradores_rtl_1_bypass [36] & ((\banco|registradores~2_combout  & (\banco|registradores_rtl_1_bypass [35])) # (!\banco|registradores~2_combout  & ((\banco|registradores_rtl_1|auto_generated|ram_block1a13 
// ))))) # (!\banco|registradores_rtl_1_bypass [36] & (\banco|registradores_rtl_1_bypass [35]))

	.dataa(\banco|registradores_rtl_1_bypass [35]),
	.datab(\banco|registradores_rtl_1_bypass [36]),
	.datac(\banco|registradores~2_combout ),
	.datad(\banco|registradores_rtl_1|auto_generated|ram_block1a13 ),
	.cin(gnd),
	.combout(\banco|registradores~18_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~18 .lut_mask = 16'hAEA2;
defparam \banco|registradores~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y11_N21
dffeas \banco|regsaidaB[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\controle|EscReg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|regsaidaB [13]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|regsaidaB[13] .is_wysiwyg = "true";
defparam \banco|regsaidaB[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y11_N2
cycloneive_lcell_comb \alu|Mux2~0 (
// Equation(s):
// \alu|Mux2~0_combout  = (\banco|regsaidaB [13] & (((\alu|resultado[1]~2_combout  & \alu|Add0~51_combout )) # (!\alu|Mux11~0_combout ))) # (!\banco|regsaidaB [13] & (\alu|resultado[1]~2_combout  & (\alu|Add0~51_combout )))

	.dataa(\banco|regsaidaB [13]),
	.datab(\alu|resultado[1]~2_combout ),
	.datac(\alu|Add0~51_combout ),
	.datad(\alu|Mux11~0_combout ),
	.cin(gnd),
	.combout(\alu|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux2~0 .lut_mask = 16'hC0EA;
defparam \alu|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y11_N3
dffeas \alu|resultado[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\alu|Mux2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\alu|resultado[1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\alu|resultado [13]),
	.prn(vcc));
// synopsys translate_off
defparam \alu|resultado[13] .is_wysiwyg = "true";
defparam \alu|resultado[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X107_Y11_N15
dffeas \dadoBanco[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|resultado [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dadoBanco[13]),
	.prn(vcc));
// synopsys translate_off
defparam \dadoBanco[13] .is_wysiwyg = "true";
defparam \dadoBanco[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y11_N22
cycloneive_lcell_comb \banco|registradores~17 (
// Equation(s):
// \banco|registradores~17_combout  = (\banco|registradores~2_combout  & (((\banco|registradores_rtl_1_bypass [33])))) # (!\banco|registradores~2_combout  & ((\banco|registradores_rtl_1_bypass [34] & ((\banco|registradores_rtl_1|auto_generated|ram_block1a12 
// ))) # (!\banco|registradores_rtl_1_bypass [34] & (\banco|registradores_rtl_1_bypass [33]))))

	.dataa(\banco|registradores~2_combout ),
	.datab(\banco|registradores_rtl_1_bypass [34]),
	.datac(\banco|registradores_rtl_1_bypass [33]),
	.datad(\banco|registradores_rtl_1|auto_generated|ram_block1a12 ),
	.cin(gnd),
	.combout(\banco|registradores~17_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~17 .lut_mask = 16'hF4B0;
defparam \banco|registradores~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y11_N23
dffeas \banco|regsaidaB[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\controle|EscReg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|regsaidaB [12]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|regsaidaB[12] .is_wysiwyg = "true";
defparam \banco|regsaidaB[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y11_N0
cycloneive_lcell_comb \alu|Mux3~0 (
// Equation(s):
// \alu|Mux3~0_combout  = (\banco|regsaidaB [12] & (((\alu|resultado[1]~2_combout  & \alu|Add0~48_combout )) # (!\alu|Mux11~0_combout ))) # (!\banco|regsaidaB [12] & (\alu|resultado[1]~2_combout  & (\alu|Add0~48_combout )))

	.dataa(\banco|regsaidaB [12]),
	.datab(\alu|resultado[1]~2_combout ),
	.datac(\alu|Add0~48_combout ),
	.datad(\alu|Mux11~0_combout ),
	.cin(gnd),
	.combout(\alu|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux3~0 .lut_mask = 16'hC0EA;
defparam \alu|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y11_N1
dffeas \alu|resultado[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\alu|Mux3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\alu|resultado[1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\alu|resultado [12]),
	.prn(vcc));
// synopsys translate_off
defparam \alu|resultado[12] .is_wysiwyg = "true";
defparam \alu|resultado[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y11_N30
cycloneive_lcell_comb \dadoBanco[12]~feeder (
// Equation(s):
// \dadoBanco[12]~feeder_combout  = \alu|resultado [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|resultado [12]),
	.cin(gnd),
	.combout(\dadoBanco[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dadoBanco[12]~feeder .lut_mask = 16'hFF00;
defparam \dadoBanco[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y11_N31
dffeas \dadoBanco[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\dadoBanco[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dadoBanco[12]),
	.prn(vcc));
// synopsys translate_off
defparam \dadoBanco[12] .is_wysiwyg = "true";
defparam \dadoBanco[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y13_N12
cycloneive_lcell_comb \banco|registradores_rtl_1_bypass[32]~feeder (
// Equation(s):
// \banco|registradores_rtl_1_bypass[32]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco|registradores_rtl_1_bypass[32]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores_rtl_1_bypass[32]~feeder .lut_mask = 16'hFFFF;
defparam \banco|registradores_rtl_1_bypass[32]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y13_N13
dffeas \banco|registradores_rtl_1_bypass[32] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores_rtl_1_bypass[32]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_1_bypass [32]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_1_bypass[32] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_1_bypass[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y13_N16
cycloneive_lcell_comb \banco|registradores~16 (
// Equation(s):
// \banco|registradores~16_combout  = (\banco|registradores~2_combout  & (\banco|registradores_rtl_1_bypass [31])) # (!\banco|registradores~2_combout  & ((\banco|registradores_rtl_1_bypass [32] & ((\banco|registradores_rtl_1|auto_generated|ram_block1a11 ))) 
// # (!\banco|registradores_rtl_1_bypass [32] & (\banco|registradores_rtl_1_bypass [31]))))

	.dataa(\banco|registradores_rtl_1_bypass [31]),
	.datab(\banco|registradores~2_combout ),
	.datac(\banco|registradores_rtl_1|auto_generated|ram_block1a11 ),
	.datad(\banco|registradores_rtl_1_bypass [32]),
	.cin(gnd),
	.combout(\banco|registradores~16_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~16 .lut_mask = 16'hB8AA;
defparam \banco|registradores~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y13_N17
dffeas \banco|regsaidaB[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\controle|EscReg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|regsaidaB [11]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|regsaidaB[11] .is_wysiwyg = "true";
defparam \banco|regsaidaB[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y11_N20
cycloneive_lcell_comb \alu|Mux4~0 (
// Equation(s):
// \alu|Mux4~0_combout  = (\banco|regsaidaB [11] & (((\alu|resultado[1]~2_combout  & \alu|Add0~45_combout )) # (!\alu|Mux11~0_combout ))) # (!\banco|regsaidaB [11] & (\alu|resultado[1]~2_combout  & (\alu|Add0~45_combout )))

	.dataa(\banco|regsaidaB [11]),
	.datab(\alu|resultado[1]~2_combout ),
	.datac(\alu|Add0~45_combout ),
	.datad(\alu|Mux11~0_combout ),
	.cin(gnd),
	.combout(\alu|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux4~0 .lut_mask = 16'hC0EA;
defparam \alu|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y11_N21
dffeas \alu|resultado[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\alu|Mux4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\alu|resultado[1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\alu|resultado [11]),
	.prn(vcc));
// synopsys translate_off
defparam \alu|resultado[11] .is_wysiwyg = "true";
defparam \alu|resultado[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X106_Y11_N9
dffeas \PC[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|resultado [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[11]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[11] .is_wysiwyg = "true";
defparam \PC[11] .power_up = "low";
// synopsys translate_on

// Location: M9K_X104_Y8_N0
cycloneive_ram_block \memoria_inst|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({PC[11],PC[10],PC[9],PC[8],PC[7],PC[6],PC[5],PC[4],PC[3],PC[2],PC[1],PC[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memoria_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file = "memi.hex";
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ALTSYNCRAM";
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 12;
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 2;
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 4095;
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 4096;
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 16;
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 12;
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 2;
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: FF_X103_Y11_N23
dffeas \endRegB[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\endRegB~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(endRegB[3]),
	.prn(vcc));
// synopsys translate_off
defparam \endRegB[3] .is_wysiwyg = "true";
defparam \endRegB[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y11_N22
cycloneive_lcell_comb \endRegB~3 (
// Equation(s):
// \endRegB~3_combout  = (\endRegC~2_combout  & (\memoria_inst|altsyncram_component|auto_generated|q_a [3])) # (!\endRegC~2_combout  & ((endRegB[3])))

	.dataa(gnd),
	.datab(\memoria_inst|altsyncram_component|auto_generated|q_a [3]),
	.datac(endRegB[3]),
	.datad(\endRegC~2_combout ),
	.cin(gnd),
	.combout(\endRegB~3_combout ),
	.cout());
// synopsys translate_off
defparam \endRegB~3 .lut_mask = 16'hCCF0;
defparam \endRegB~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y12_N22
cycloneive_lcell_comb \banco|registradores_rtl_1_bypass[29]~feeder (
// Equation(s):
// \banco|registradores_rtl_1_bypass[29]~feeder_combout  = PC[10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(PC[10]),
	.cin(gnd),
	.combout(\banco|registradores_rtl_1_bypass[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores_rtl_1_bypass[29]~feeder .lut_mask = 16'hFF00;
defparam \banco|registradores_rtl_1_bypass[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y12_N23
dffeas \banco|registradores_rtl_1_bypass[29] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores_rtl_1_bypass[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_1_bypass [29]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_1_bypass[29] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_1_bypass[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y12_N30
cycloneive_lcell_comb \banco|registradores~15 (
// Equation(s):
// \banco|registradores~15_combout  = (\banco|registradores_rtl_1_bypass [30] & ((\banco|registradores~2_combout  & ((\banco|registradores_rtl_1_bypass [29]))) # (!\banco|registradores~2_combout  & (\banco|registradores_rtl_1|auto_generated|ram_block1a10 
// )))) # (!\banco|registradores_rtl_1_bypass [30] & (((\banco|registradores_rtl_1_bypass [29]))))

	.dataa(\banco|registradores_rtl_1_bypass [30]),
	.datab(\banco|registradores_rtl_1|auto_generated|ram_block1a10 ),
	.datac(\banco|registradores_rtl_1_bypass [29]),
	.datad(\banco|registradores~2_combout ),
	.cin(gnd),
	.combout(\banco|registradores~15_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~15 .lut_mask = 16'hF0D8;
defparam \banco|registradores~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y12_N31
dffeas \banco|regsaidaB[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\controle|EscReg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|regsaidaB [10]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|regsaidaB[10] .is_wysiwyg = "true";
defparam \banco|regsaidaB[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y11_N24
cycloneive_lcell_comb \alu|Mux5~0 (
// Equation(s):
// \alu|Mux5~0_combout  = (\banco|regsaidaB [10] & (((\alu|resultado[1]~2_combout  & \alu|Add0~42_combout )) # (!\alu|Mux11~0_combout ))) # (!\banco|regsaidaB [10] & (((\alu|resultado[1]~2_combout  & \alu|Add0~42_combout ))))

	.dataa(\banco|regsaidaB [10]),
	.datab(\alu|Mux11~0_combout ),
	.datac(\alu|resultado[1]~2_combout ),
	.datad(\alu|Add0~42_combout ),
	.cin(gnd),
	.combout(\alu|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux5~0 .lut_mask = 16'hF222;
defparam \alu|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y11_N25
dffeas \alu|resultado[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\alu|Mux5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\alu|resultado[1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\alu|resultado [10]),
	.prn(vcc));
// synopsys translate_off
defparam \alu|resultado[10] .is_wysiwyg = "true";
defparam \alu|resultado[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X106_Y11_N5
dffeas \PC[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|resultado [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[10]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[10] .is_wysiwyg = "true";
defparam \PC[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X103_Y11_N1
dffeas \endRegB[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\endRegB~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(endRegB[2]),
	.prn(vcc));
// synopsys translate_off
defparam \endRegB[2] .is_wysiwyg = "true";
defparam \endRegB[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y11_N0
cycloneive_lcell_comb \endRegB~2 (
// Equation(s):
// \endRegB~2_combout  = (\endRegC~2_combout  & (\memoria_inst|altsyncram_component|auto_generated|q_a [2])) # (!\endRegC~2_combout  & ((endRegB[2])))

	.dataa(\memoria_inst|altsyncram_component|auto_generated|q_a [2]),
	.datab(gnd),
	.datac(endRegB[2]),
	.datad(\endRegC~2_combout ),
	.cin(gnd),
	.combout(\endRegB~2_combout ),
	.cout());
// synopsys translate_off
defparam \endRegB~2 .lut_mask = 16'hAAF0;
defparam \endRegB~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y12_N23
dffeas \banco|registradores_rtl_1_bypass[27] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(PC[9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_1_bypass [27]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_1_bypass[27] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_1_bypass[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y12_N2
cycloneive_lcell_comb \banco|registradores_rtl_1_bypass[28]~feeder (
// Equation(s):
// \banco|registradores_rtl_1_bypass[28]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco|registradores_rtl_1_bypass[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores_rtl_1_bypass[28]~feeder .lut_mask = 16'hFFFF;
defparam \banco|registradores_rtl_1_bypass[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y12_N3
dffeas \banco|registradores_rtl_1_bypass[28] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores_rtl_1_bypass[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_1_bypass [28]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_1_bypass[28] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_1_bypass[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y12_N28
cycloneive_lcell_comb \banco|registradores~14 (
// Equation(s):
// \banco|registradores~14_combout  = (\banco|registradores~2_combout  & (((\banco|registradores_rtl_1_bypass [27])))) # (!\banco|registradores~2_combout  & ((\banco|registradores_rtl_1_bypass [28] & (\banco|registradores_rtl_1|auto_generated|ram_block1a9 )) 
// # (!\banco|registradores_rtl_1_bypass [28] & ((\banco|registradores_rtl_1_bypass [27])))))

	.dataa(\banco|registradores~2_combout ),
	.datab(\banco|registradores_rtl_1|auto_generated|ram_block1a9 ),
	.datac(\banco|registradores_rtl_1_bypass [27]),
	.datad(\banco|registradores_rtl_1_bypass [28]),
	.cin(gnd),
	.combout(\banco|registradores~14_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~14 .lut_mask = 16'hE4F0;
defparam \banco|registradores~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y12_N29
dffeas \banco|regsaidaB[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\controle|EscReg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|regsaidaB [9]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|regsaidaB[9] .is_wysiwyg = "true";
defparam \banco|regsaidaB[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y11_N22
cycloneive_lcell_comb \alu|Mux6~0 (
// Equation(s):
// \alu|Mux6~0_combout  = (\banco|regsaidaB [9] & (((\alu|resultado[1]~2_combout  & \alu|Add0~39_combout )) # (!\alu|Mux11~0_combout ))) # (!\banco|regsaidaB [9] & (\alu|resultado[1]~2_combout  & (\alu|Add0~39_combout )))

	.dataa(\banco|regsaidaB [9]),
	.datab(\alu|resultado[1]~2_combout ),
	.datac(\alu|Add0~39_combout ),
	.datad(\alu|Mux11~0_combout ),
	.cin(gnd),
	.combout(\alu|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux6~0 .lut_mask = 16'hC0EA;
defparam \alu|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y11_N23
dffeas \alu|resultado[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\alu|Mux6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\alu|resultado[1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\alu|resultado [9]),
	.prn(vcc));
// synopsys translate_off
defparam \alu|resultado[9] .is_wysiwyg = "true";
defparam \alu|resultado[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X106_Y11_N7
dffeas \PC[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|resultado [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[9]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[9] .is_wysiwyg = "true";
defparam \PC[9] .power_up = "low";
// synopsys translate_on

// Location: M9K_X104_Y14_N0
cycloneive_ram_block \memoria_inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({PC[11],PC[10],PC[9],PC[8],PC[7],PC[6],PC[5],PC[4],PC[3],PC[2],PC[1],PC[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memoria_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file = "memi.hex";
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ALTSYNCRAM";
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 2;
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 4096;
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 2;
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: FF_X103_Y11_N15
dffeas \endRegB[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\endRegB~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(endRegB[1]),
	.prn(vcc));
// synopsys translate_off
defparam \endRegB[1] .is_wysiwyg = "true";
defparam \endRegB[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y11_N14
cycloneive_lcell_comb \endRegB~1 (
// Equation(s):
// \endRegB~1_combout  = (\endRegC~2_combout  & (\memoria_inst|altsyncram_component|auto_generated|q_a [1])) # (!\endRegC~2_combout  & ((endRegB[1])))

	.dataa(\memoria_inst|altsyncram_component|auto_generated|q_a [1]),
	.datab(gnd),
	.datac(endRegB[1]),
	.datad(\endRegC~2_combout ),
	.cin(gnd),
	.combout(\endRegB~1_combout ),
	.cout());
// synopsys translate_off
defparam \endRegB~1 .lut_mask = 16'hAAF0;
defparam \endRegB~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y12_N10
cycloneive_lcell_comb \banco|registradores~13 (
// Equation(s):
// \banco|registradores~13_combout  = (\banco|registradores~2_combout  & (((\banco|registradores_rtl_1_bypass [25])))) # (!\banco|registradores~2_combout  & ((\banco|registradores_rtl_1_bypass [26] & ((\banco|registradores_rtl_1|auto_generated|ram_block1a8 
// ))) # (!\banco|registradores_rtl_1_bypass [26] & (\banco|registradores_rtl_1_bypass [25]))))

	.dataa(\banco|registradores~2_combout ),
	.datab(\banco|registradores_rtl_1_bypass [26]),
	.datac(\banco|registradores_rtl_1_bypass [25]),
	.datad(\banco|registradores_rtl_1|auto_generated|ram_block1a8 ),
	.cin(gnd),
	.combout(\banco|registradores~13_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~13 .lut_mask = 16'hF4B0;
defparam \banco|registradores~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y12_N11
dffeas \banco|regsaidaB[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\controle|EscReg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|regsaidaB [8]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|regsaidaB[8] .is_wysiwyg = "true";
defparam \banco|regsaidaB[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y11_N26
cycloneive_lcell_comb \alu|Mux7~0 (
// Equation(s):
// \alu|Mux7~0_combout  = (\banco|regsaidaB [8] & (((\alu|resultado[1]~2_combout  & \alu|Add0~36_combout )) # (!\alu|Mux11~0_combout ))) # (!\banco|regsaidaB [8] & (((\alu|resultado[1]~2_combout  & \alu|Add0~36_combout ))))

	.dataa(\banco|regsaidaB [8]),
	.datab(\alu|Mux11~0_combout ),
	.datac(\alu|resultado[1]~2_combout ),
	.datad(\alu|Add0~36_combout ),
	.cin(gnd),
	.combout(\alu|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux7~0 .lut_mask = 16'hF222;
defparam \alu|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y11_N27
dffeas \alu|resultado[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\alu|Mux7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\alu|resultado[1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\alu|resultado [8]),
	.prn(vcc));
// synopsys translate_off
defparam \alu|resultado[8] .is_wysiwyg = "true";
defparam \alu|resultado[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X106_Y11_N11
dffeas \PC[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|resultado [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[8]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[8] .is_wysiwyg = "true";
defparam \PC[8] .power_up = "low";
// synopsys translate_on

// Location: M9K_X104_Y15_N0
cycloneive_ram_block \memoria_inst|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({PC[11],PC[10],PC[9],PC[8],PC[7],PC[6],PC[5],PC[4],PC[3],PC[2],PC[1],PC[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memoria_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a13 .init_file = "memi.hex";
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ALTSYNCRAM";
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 12;
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 2;
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 4095;
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 4096;
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 16;
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 12;
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 2;
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X103_Y11_N10
cycloneive_lcell_comb \endRegC~2 (
// Equation(s):
// \endRegC~2_combout  = ((!\memoria_inst|altsyncram_component|auto_generated|q_a [14] & ((!\memoria_inst|altsyncram_component|auto_generated|q_a [12]) # (!\memoria_inst|altsyncram_component|auto_generated|q_a [13])))) # 
// (!\memoria_inst|altsyncram_component|auto_generated|q_a [15])

	.dataa(\memoria_inst|altsyncram_component|auto_generated|q_a [13]),
	.datab(\memoria_inst|altsyncram_component|auto_generated|q_a [12]),
	.datac(\memoria_inst|altsyncram_component|auto_generated|q_a [15]),
	.datad(\memoria_inst|altsyncram_component|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\endRegC~2_combout ),
	.cout());
// synopsys translate_off
defparam \endRegC~2 .lut_mask = 16'h0F7F;
defparam \endRegC~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y11_N25
dffeas \endRegB[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\endRegB~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(endRegB[0]),
	.prn(vcc));
// synopsys translate_off
defparam \endRegB[0] .is_wysiwyg = "true";
defparam \endRegB[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y11_N24
cycloneive_lcell_comb \endRegB~0 (
// Equation(s):
// \endRegB~0_combout  = (\endRegC~2_combout  & ((\memoria_inst|altsyncram_component|auto_generated|q_a [0]))) # (!\endRegC~2_combout  & (endRegB[0]))

	.dataa(\endRegC~2_combout ),
	.datab(gnd),
	.datac(endRegB[0]),
	.datad(\memoria_inst|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\endRegB~0_combout ),
	.cout());
// synopsys translate_off
defparam \endRegB~0 .lut_mask = 16'hFA50;
defparam \endRegB~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y11_N6
cycloneive_lcell_comb \banco|registradores_rtl_1_bypass[24]~feeder (
// Equation(s):
// \banco|registradores_rtl_1_bypass[24]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco|registradores_rtl_1_bypass[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores_rtl_1_bypass[24]~feeder .lut_mask = 16'hFFFF;
defparam \banco|registradores_rtl_1_bypass[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y11_N7
dffeas \banco|registradores_rtl_1_bypass[24] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores_rtl_1_bypass[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_1_bypass [24]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_1_bypass[24] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_1_bypass[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y11_N0
cycloneive_lcell_comb \banco|registradores~10 (
// Equation(s):
// \banco|registradores~10_combout  = (\banco|registradores~2_combout  & (\banco|registradores_rtl_1_bypass [23])) # (!\banco|registradores~2_combout  & ((\banco|registradores_rtl_1_bypass [24] & ((\banco|registradores_rtl_1|auto_generated|ram_block1a7 ))) # 
// (!\banco|registradores_rtl_1_bypass [24] & (\banco|registradores_rtl_1_bypass [23]))))

	.dataa(\banco|registradores_rtl_1_bypass [23]),
	.datab(\banco|registradores~2_combout ),
	.datac(\banco|registradores_rtl_1|auto_generated|ram_block1a7 ),
	.datad(\banco|registradores_rtl_1_bypass [24]),
	.cin(gnd),
	.combout(\banco|registradores~10_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~10 .lut_mask = 16'hB8AA;
defparam \banco|registradores~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y11_N1
dffeas \banco|regsaidaB[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\controle|EscReg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|regsaidaB [7]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|regsaidaB[7] .is_wysiwyg = "true";
defparam \banco|regsaidaB[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y11_N30
cycloneive_lcell_comb \alu|Mux8~0 (
// Equation(s):
// \alu|Mux8~0_combout  = (\banco|regsaidaB [7] & (((\alu|resultado[1]~2_combout  & \alu|Add0~33_combout )) # (!\alu|Mux11~0_combout ))) # (!\banco|regsaidaB [7] & (((\alu|resultado[1]~2_combout  & \alu|Add0~33_combout ))))

	.dataa(\banco|regsaidaB [7]),
	.datab(\alu|Mux11~0_combout ),
	.datac(\alu|resultado[1]~2_combout ),
	.datad(\alu|Add0~33_combout ),
	.cin(gnd),
	.combout(\alu|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux8~0 .lut_mask = 16'hF222;
defparam \alu|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y11_N31
dffeas \alu|resultado[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\alu|Mux8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\alu|resultado[1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\alu|resultado [7]),
	.prn(vcc));
// synopsys translate_off
defparam \alu|resultado[7] .is_wysiwyg = "true";
defparam \alu|resultado[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X106_Y11_N1
dffeas \PC[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|resultado [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[7]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[7] .is_wysiwyg = "true";
defparam \PC[7] .power_up = "low";
// synopsys translate_on

// Location: M9K_X104_Y13_N0
cycloneive_ram_block \memoria_inst|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({PC[11],PC[10],PC[9],PC[8],PC[7],PC[6],PC[5],PC[4],PC[3],PC[2],PC[1],PC[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memoria_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a10 .init_file = "memi.hex";
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ALTSYNCRAM";
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 12;
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 2;
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 4095;
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 4096;
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 16;
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 12;
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 2;
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X102_Y11_N22
cycloneive_lcell_comb \endRegC[3]~feeder (
// Equation(s):
// \endRegC[3]~feeder_combout  = \memoria_inst|altsyncram_component|auto_generated|q_a [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memoria_inst|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\endRegC[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \endRegC[3]~feeder .lut_mask = 16'hFF00;
defparam \endRegC[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y11_N23
dffeas \endRegC[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\endRegC[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\endRegC~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(endRegC[3]),
	.prn(vcc));
// synopsys translate_off
defparam \endRegC[3] .is_wysiwyg = "true";
defparam \endRegC[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X105_Y11_N11
dffeas \banco|registradores_rtl_1_bypass[21] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(PC[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_1_bypass [21]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_1_bypass[21] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_1_bypass[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y11_N24
cycloneive_lcell_comb \banco|registradores~9 (
// Equation(s):
// \banco|registradores~9_combout  = (\banco|registradores~2_combout  & (((\banco|registradores_rtl_1_bypass [21])))) # (!\banco|registradores~2_combout  & ((\banco|registradores_rtl_1_bypass [22] & (\banco|registradores_rtl_1|auto_generated|ram_block1a6 )) 
// # (!\banco|registradores_rtl_1_bypass [22] & ((\banco|registradores_rtl_1_bypass [21])))))

	.dataa(\banco|registradores~2_combout ),
	.datab(\banco|registradores_rtl_1_bypass [22]),
	.datac(\banco|registradores_rtl_1|auto_generated|ram_block1a6 ),
	.datad(\banco|registradores_rtl_1_bypass [21]),
	.cin(gnd),
	.combout(\banco|registradores~9_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~9 .lut_mask = 16'hFB40;
defparam \banco|registradores~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y11_N25
dffeas \banco|regsaidaB[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\controle|EscReg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|regsaidaB [6]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|regsaidaB[6] .is_wysiwyg = "true";
defparam \banco|regsaidaB[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y11_N8
cycloneive_lcell_comb \alu|Mux9~0 (
// Equation(s):
// \alu|Mux9~0_combout  = (\banco|regsaidaB [6] & (((\alu|resultado[1]~2_combout  & \alu|Add0~30_combout )) # (!\alu|Mux11~0_combout ))) # (!\banco|regsaidaB [6] & (((\alu|resultado[1]~2_combout  & \alu|Add0~30_combout ))))

	.dataa(\banco|regsaidaB [6]),
	.datab(\alu|Mux11~0_combout ),
	.datac(\alu|resultado[1]~2_combout ),
	.datad(\alu|Add0~30_combout ),
	.cin(gnd),
	.combout(\alu|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux9~0 .lut_mask = 16'hF222;
defparam \alu|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y11_N9
dffeas \alu|resultado[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\alu|Mux9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\alu|resultado[1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\alu|resultado [6]),
	.prn(vcc));
// synopsys translate_off
defparam \alu|resultado[6] .is_wysiwyg = "true";
defparam \alu|resultado[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X105_Y11_N27
dffeas \PC[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|resultado [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[6]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[6] .is_wysiwyg = "true";
defparam \PC[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y11_N24
cycloneive_lcell_comb \endRegC[2]~feeder (
// Equation(s):
// \endRegC[2]~feeder_combout  = \memoria_inst|altsyncram_component|auto_generated|q_a [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memoria_inst|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\endRegC[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \endRegC[2]~feeder .lut_mask = 16'hFF00;
defparam \endRegC[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y11_N25
dffeas \endRegC[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\endRegC[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\endRegC~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(endRegC[2]),
	.prn(vcc));
// synopsys translate_off
defparam \endRegC[2] .is_wysiwyg = "true";
defparam \endRegC[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y11_N28
cycloneive_lcell_comb \banco|registradores_rtl_1_bypass[20]~feeder (
// Equation(s):
// \banco|registradores_rtl_1_bypass[20]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco|registradores_rtl_1_bypass[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores_rtl_1_bypass[20]~feeder .lut_mask = 16'hFFFF;
defparam \banco|registradores_rtl_1_bypass[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y11_N29
dffeas \banco|registradores_rtl_1_bypass[20] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores_rtl_1_bypass[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_1_bypass [20]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_1_bypass[20] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_1_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y11_N2
cycloneive_lcell_comb \banco|registradores~8 (
// Equation(s):
// \banco|registradores~8_combout  = (\banco|registradores~2_combout  & (\banco|registradores_rtl_1_bypass [19])) # (!\banco|registradores~2_combout  & ((\banco|registradores_rtl_1_bypass [20] & ((\banco|registradores_rtl_1|auto_generated|ram_block1a5 ))) # 
// (!\banco|registradores_rtl_1_bypass [20] & (\banco|registradores_rtl_1_bypass [19]))))

	.dataa(\banco|registradores~2_combout ),
	.datab(\banco|registradores_rtl_1_bypass [19]),
	.datac(\banco|registradores_rtl_1|auto_generated|ram_block1a5 ),
	.datad(\banco|registradores_rtl_1_bypass [20]),
	.cin(gnd),
	.combout(\banco|registradores~8_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~8 .lut_mask = 16'hD8CC;
defparam \banco|registradores~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y11_N3
dffeas \banco|regsaidaB[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\controle|EscReg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|regsaidaB [5]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|regsaidaB[5] .is_wysiwyg = "true";
defparam \banco|regsaidaB[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y11_N4
cycloneive_lcell_comb \alu|Mux10~0 (
// Equation(s):
// \alu|Mux10~0_combout  = (\banco|regsaidaB [5] & (((\alu|resultado[1]~2_combout  & \alu|Add0~27_combout )) # (!\alu|Mux11~0_combout ))) # (!\banco|regsaidaB [5] & (((\alu|resultado[1]~2_combout  & \alu|Add0~27_combout ))))

	.dataa(\banco|regsaidaB [5]),
	.datab(\alu|Mux11~0_combout ),
	.datac(\alu|resultado[1]~2_combout ),
	.datad(\alu|Add0~27_combout ),
	.cin(gnd),
	.combout(\alu|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux10~0 .lut_mask = 16'hF222;
defparam \alu|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y11_N5
dffeas \alu|resultado[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\alu|Mux10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\alu|resultado[1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\alu|resultado [5]),
	.prn(vcc));
// synopsys translate_off
defparam \alu|resultado[5] .is_wysiwyg = "true";
defparam \alu|resultado[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X105_Y11_N31
dffeas \PC[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|resultado [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[5]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[5] .is_wysiwyg = "true";
defparam \PC[5] .power_up = "low";
// synopsys translate_on

// Location: M9K_X104_Y16_N0
cycloneive_ram_block \memoria_inst|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({PC[11],PC[10],PC[9],PC[8],PC[7],PC[6],PC[5],PC[4],PC[3],PC[2],PC[1],PC[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memoria_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a8 .init_file = "memi.hex";
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ALTSYNCRAM";
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 12;
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 2;
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 4095;
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 4096;
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 16;
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 12;
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 2;
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X102_Y11_N4
cycloneive_lcell_comb \endRegC[1]~feeder (
// Equation(s):
// \endRegC[1]~feeder_combout  = \memoria_inst|altsyncram_component|auto_generated|q_a [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memoria_inst|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\endRegC[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \endRegC[1]~feeder .lut_mask = 16'hFF00;
defparam \endRegC[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y11_N5
dffeas \endRegC[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\endRegC[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\endRegC~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(endRegC[1]),
	.prn(vcc));
// synopsys translate_off
defparam \endRegC[1] .is_wysiwyg = "true";
defparam \endRegC[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y11_N10
cycloneive_lcell_comb \banco|registradores_rtl_1_bypass[18]~feeder (
// Equation(s):
// \banco|registradores_rtl_1_bypass[18]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco|registradores_rtl_1_bypass[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores_rtl_1_bypass[18]~feeder .lut_mask = 16'hFFFF;
defparam \banco|registradores_rtl_1_bypass[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y11_N11
dffeas \banco|registradores_rtl_1_bypass[18] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores_rtl_1_bypass[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_1_bypass [18]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_1_bypass[18] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_1_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y11_N0
cycloneive_lcell_comb \banco|registradores~7 (
// Equation(s):
// \banco|registradores~7_combout  = (\banco|registradores~2_combout  & (\banco|registradores_rtl_1_bypass [17])) # (!\banco|registradores~2_combout  & ((\banco|registradores_rtl_1_bypass [18] & ((\banco|registradores_rtl_1|auto_generated|ram_block1a4 ))) # 
// (!\banco|registradores_rtl_1_bypass [18] & (\banco|registradores_rtl_1_bypass [17]))))

	.dataa(\banco|registradores~2_combout ),
	.datab(\banco|registradores_rtl_1_bypass [17]),
	.datac(\banco|registradores_rtl_1|auto_generated|ram_block1a4 ),
	.datad(\banco|registradores_rtl_1_bypass [18]),
	.cin(gnd),
	.combout(\banco|registradores~7_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~7 .lut_mask = 16'hD8CC;
defparam \banco|registradores~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y11_N1
dffeas \banco|regsaidaB[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\controle|EscReg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|regsaidaB [4]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|regsaidaB[4] .is_wysiwyg = "true";
defparam \banco|regsaidaB[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y11_N22
cycloneive_lcell_comb \alu|Mux11~1 (
// Equation(s):
// \alu|Mux11~1_combout  = (\banco|regsaidaB [4] & (((\alu|resultado[1]~2_combout  & \alu|Add0~24_combout )) # (!\alu|Mux11~0_combout ))) # (!\banco|regsaidaB [4] & (((\alu|resultado[1]~2_combout  & \alu|Add0~24_combout ))))

	.dataa(\banco|regsaidaB [4]),
	.datab(\alu|Mux11~0_combout ),
	.datac(\alu|resultado[1]~2_combout ),
	.datad(\alu|Add0~24_combout ),
	.cin(gnd),
	.combout(\alu|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux11~1 .lut_mask = 16'hF222;
defparam \alu|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y11_N23
dffeas \alu|resultado[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\alu|Mux11~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\alu|resultado[1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\alu|resultado [4]),
	.prn(vcc));
// synopsys translate_off
defparam \alu|resultado[4] .is_wysiwyg = "true";
defparam \alu|resultado[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X105_Y11_N15
dffeas \PC[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|resultado [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[4]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[4] .is_wysiwyg = "true";
defparam \PC[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y11_N26
cycloneive_lcell_comb \controle|EscReg~0 (
// Equation(s):
// \controle|EscReg~0_combout  = (\memoria_inst|altsyncram_component|auto_generated|q_a [13] & ((\memoria_inst|altsyncram_component|auto_generated|q_a [14]) # (\memoria_inst|altsyncram_component|auto_generated|q_a [12]))) # 
// (!\memoria_inst|altsyncram_component|auto_generated|q_a [13] & (\memoria_inst|altsyncram_component|auto_generated|q_a [14] & \memoria_inst|altsyncram_component|auto_generated|q_a [12]))

	.dataa(\memoria_inst|altsyncram_component|auto_generated|q_a [13]),
	.datab(\memoria_inst|altsyncram_component|auto_generated|q_a [14]),
	.datac(gnd),
	.datad(\memoria_inst|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\controle|EscReg~0_combout ),
	.cout());
// synopsys translate_off
defparam \controle|EscReg~0 .lut_mask = 16'hEE88;
defparam \controle|EscReg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y11_N8
cycloneive_lcell_comb \controle|EscReg~1 (
// Equation(s):
// \controle|EscReg~1_combout  = ((\memoria_inst|altsyncram_component|auto_generated|q_a [14] & (\controle|EscReg~q  & \controle|EscReg~0_combout )) # (!\memoria_inst|altsyncram_component|auto_generated|q_a [14] & ((!\controle|EscReg~0_combout )))) # 
// (!\memoria_inst|altsyncram_component|auto_generated|q_a [15])

	.dataa(\memoria_inst|altsyncram_component|auto_generated|q_a [14]),
	.datab(\memoria_inst|altsyncram_component|auto_generated|q_a [15]),
	.datac(\controle|EscReg~q ),
	.datad(\controle|EscReg~0_combout ),
	.cin(gnd),
	.combout(\controle|EscReg~1_combout ),
	.cout());
// synopsys translate_off
defparam \controle|EscReg~1 .lut_mask = 16'hB377;
defparam \controle|EscReg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y11_N9
dffeas \controle|EscReg (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\controle|EscReg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controle|EscReg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controle|EscReg .is_wysiwyg = "true";
defparam \controle|EscReg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y13_N30
cycloneive_lcell_comb \banco|registradores_rtl_1_bypass[15]~feeder (
// Equation(s):
// \banco|registradores_rtl_1_bypass[15]~feeder_combout  = PC[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(PC[3]),
	.cin(gnd),
	.combout(\banco|registradores_rtl_1_bypass[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores_rtl_1_bypass[15]~feeder .lut_mask = 16'hFF00;
defparam \banco|registradores_rtl_1_bypass[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y13_N31
dffeas \banco|registradores_rtl_1_bypass[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores_rtl_1_bypass[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_1_bypass [15]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_1_bypass[15] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_1_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y13_N20
cycloneive_lcell_comb \banco|registradores_rtl_1_bypass[16]~feeder (
// Equation(s):
// \banco|registradores_rtl_1_bypass[16]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco|registradores_rtl_1_bypass[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores_rtl_1_bypass[16]~feeder .lut_mask = 16'hFFFF;
defparam \banco|registradores_rtl_1_bypass[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y13_N21
dffeas \banco|registradores_rtl_1_bypass[16] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores_rtl_1_bypass[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_1_bypass [16]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_1_bypass[16] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_1_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y13_N18
cycloneive_lcell_comb \banco|registradores~6 (
// Equation(s):
// \banco|registradores~6_combout  = (\banco|registradores~2_combout  & (((\banco|registradores_rtl_1_bypass [15])))) # (!\banco|registradores~2_combout  & ((\banco|registradores_rtl_1_bypass [16] & (\banco|registradores_rtl_1|auto_generated|ram_block1a3 )) 
// # (!\banco|registradores_rtl_1_bypass [16] & ((\banco|registradores_rtl_1_bypass [15])))))

	.dataa(\banco|registradores_rtl_1|auto_generated|ram_block1a3 ),
	.datab(\banco|registradores~2_combout ),
	.datac(\banco|registradores_rtl_1_bypass [15]),
	.datad(\banco|registradores_rtl_1_bypass [16]),
	.cin(gnd),
	.combout(\banco|registradores~6_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~6 .lut_mask = 16'hE2F0;
defparam \banco|registradores~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y13_N19
dffeas \banco|regsaidaB[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\controle|EscReg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|regsaidaB [3]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|regsaidaB[3] .is_wysiwyg = "true";
defparam \banco|regsaidaB[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y15_N8
cycloneive_lcell_comb \alu|resultado[1]~3 (
// Equation(s):
// \alu|resultado[1]~3_combout  = (\memoria_inst|altsyncram_component|auto_generated|q_a [15] & (\memoria_inst|altsyncram_component|auto_generated|q_a [13])) # (!\memoria_inst|altsyncram_component|auto_generated|q_a [15] & 
// ((\memoria_inst|altsyncram_component|auto_generated|q_a [13] & (\memoria_inst|altsyncram_component|auto_generated|q_a [12] & \memoria_inst|altsyncram_component|auto_generated|q_a [14])) # (!\memoria_inst|altsyncram_component|auto_generated|q_a [13] & 
// (!\memoria_inst|altsyncram_component|auto_generated|q_a [12]))))

	.dataa(\memoria_inst|altsyncram_component|auto_generated|q_a [15]),
	.datab(\memoria_inst|altsyncram_component|auto_generated|q_a [13]),
	.datac(\memoria_inst|altsyncram_component|auto_generated|q_a [12]),
	.datad(\memoria_inst|altsyncram_component|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\alu|resultado[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu|resultado[1]~3 .lut_mask = 16'hC989;
defparam \alu|resultado[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y15_N2
cycloneive_lcell_comb \alu|resultado[1]~4 (
// Equation(s):
// \alu|resultado[1]~4_combout  = (!\memoria_inst|altsyncram_component|auto_generated|q_a [15] & (((\memoria_inst|altsyncram_component|auto_generated|q_a [12]) # (\memoria_inst|altsyncram_component|auto_generated|q_a [14])) # 
// (!\memoria_inst|altsyncram_component|auto_generated|q_a [13])))

	.dataa(\memoria_inst|altsyncram_component|auto_generated|q_a [15]),
	.datab(\memoria_inst|altsyncram_component|auto_generated|q_a [13]),
	.datac(\memoria_inst|altsyncram_component|auto_generated|q_a [12]),
	.datad(\memoria_inst|altsyncram_component|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\alu|resultado[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu|resultado[1]~4 .lut_mask = 16'h5551;
defparam \alu|resultado[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y15_N28
cycloneive_lcell_comb \alu|Mux12~1 (
// Equation(s):
// \alu|Mux12~1_combout  = (PC[3] & ((\alu|resultado[1]~3_combout ) # ((\banco|regsaidaB [3] & \alu|resultado[1]~4_combout )))) # (!PC[3] & (\alu|resultado[1]~3_combout  & ((\banco|regsaidaB [3]) # (!\alu|resultado[1]~4_combout ))))

	.dataa(PC[3]),
	.datab(\banco|regsaidaB [3]),
	.datac(\alu|resultado[1]~3_combout ),
	.datad(\alu|resultado[1]~4_combout ),
	.cin(gnd),
	.combout(\alu|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux12~1 .lut_mask = 16'hE8F0;
defparam \alu|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y15_N10
cycloneive_lcell_comb \alu|Mux12~2 (
// Equation(s):
// \alu|Mux12~2_combout  = (\memoria_inst|altsyncram_component|auto_generated|q_a [15] & ((\alu|Mux12~1_combout  & (PC[3])) # (!\alu|Mux12~1_combout  & ((\banco|regsaidaB [3]))))) # (!\memoria_inst|altsyncram_component|auto_generated|q_a [15] & 
// (((\alu|Mux12~1_combout ))))

	.dataa(\memoria_inst|altsyncram_component|auto_generated|q_a [15]),
	.datab(PC[3]),
	.datac(\banco|regsaidaB [3]),
	.datad(\alu|Mux12~1_combout ),
	.cin(gnd),
	.combout(\alu|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux12~2 .lut_mask = 16'hDDA0;
defparam \alu|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y12_N10
cycloneive_lcell_comb \alu|LessThan0~3 (
// Equation(s):
// \alu|LessThan0~3_combout  = \banco|regsaidaB [3] $ (PC[3])

	.dataa(\banco|regsaidaB [3]),
	.datab(gnd),
	.datac(PC[3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\alu|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu|LessThan0~3 .lut_mask = 16'h5A5A;
defparam \alu|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y12_N2
cycloneive_lcell_comb \alu|Mux12~0 (
// Equation(s):
// \alu|Mux12~0_combout  = (\alu|LessThan0~3_combout  & ((\alu|Mux14~0_combout ) # ((\alu|resultado[1]~2_combout  & \alu|Add0~21_combout )))) # (!\alu|LessThan0~3_combout  & (\alu|resultado[1]~2_combout  & ((\alu|Add0~21_combout ))))

	.dataa(\alu|LessThan0~3_combout ),
	.datab(\alu|resultado[1]~2_combout ),
	.datac(\alu|Mux14~0_combout ),
	.datad(\alu|Add0~21_combout ),
	.cin(gnd),
	.combout(\alu|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux12~0 .lut_mask = 16'hECA0;
defparam \alu|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y12_N8
cycloneive_lcell_comb \alu|Mux12~3 (
// Equation(s):
// \alu|Mux12~3_combout  = (\alu|Mux12~0_combout ) # ((\alu|Mux12~2_combout  & \alu|Mux14~4_combout ))

	.dataa(\alu|Mux12~2_combout ),
	.datab(gnd),
	.datac(\alu|Mux14~4_combout ),
	.datad(\alu|Mux12~0_combout ),
	.cin(gnd),
	.combout(\alu|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux12~3 .lut_mask = 16'hFFA0;
defparam \alu|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y12_N9
dffeas \alu|resultado[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\alu|Mux12~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\alu|resultado[1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\alu|resultado [3]),
	.prn(vcc));
// synopsys translate_off
defparam \alu|resultado[3] .is_wysiwyg = "true";
defparam \alu|resultado[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X105_Y15_N5
dffeas \PC[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|resultado [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[3]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[3] .is_wysiwyg = "true";
defparam \PC[3] .power_up = "low";
// synopsys translate_on

// Location: M9K_X104_Y12_N0
cycloneive_ram_block \memoria_inst|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({PC[11],PC[10],PC[9],PC[8],PC[7],PC[6],PC[5],PC[4],PC[3],PC[2],PC[1],PC[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memoria_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a12 .init_file = "memi.hex";
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ALTSYNCRAM";
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 12;
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 2;
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 4095;
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 4096;
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 16;
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 12;
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 2;
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X105_Y12_N26
cycloneive_lcell_comb \alu|Mux14~0 (
// Equation(s):
// \alu|Mux14~0_combout  = (!\memoria_inst|altsyncram_component|auto_generated|q_a [13] & ((\memoria_inst|altsyncram_component|auto_generated|q_a [12] & (!\memoria_inst|altsyncram_component|auto_generated|q_a [15] & 
// \memoria_inst|altsyncram_component|auto_generated|q_a [14])) # (!\memoria_inst|altsyncram_component|auto_generated|q_a [12] & (\memoria_inst|altsyncram_component|auto_generated|q_a [15] & !\memoria_inst|altsyncram_component|auto_generated|q_a [14]))))

	.dataa(\memoria_inst|altsyncram_component|auto_generated|q_a [12]),
	.datab(\memoria_inst|altsyncram_component|auto_generated|q_a [15]),
	.datac(\memoria_inst|altsyncram_component|auto_generated|q_a [14]),
	.datad(\memoria_inst|altsyncram_component|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\alu|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux14~0 .lut_mask = 16'h0024;
defparam \alu|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y12_N28
cycloneive_lcell_comb \alu|LessThan0~5 (
// Equation(s):
// \alu|LessThan0~5_combout  = PC[1] $ (\banco|regsaidaB [1])

	.dataa(gnd),
	.datab(PC[1]),
	.datac(\banco|regsaidaB [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\alu|LessThan0~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu|LessThan0~5 .lut_mask = 16'h3C3C;
defparam \alu|LessThan0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y12_N4
cycloneive_lcell_comb \alu|Mux14~1 (
// Equation(s):
// \alu|Mux14~1_combout  = (\alu|Mux14~0_combout  & ((\alu|LessThan0~5_combout ) # ((\alu|resultado[1]~2_combout  & \alu|Add0~13_combout )))) # (!\alu|Mux14~0_combout  & (((\alu|resultado[1]~2_combout  & \alu|Add0~13_combout ))))

	.dataa(\alu|Mux14~0_combout ),
	.datab(\alu|LessThan0~5_combout ),
	.datac(\alu|resultado[1]~2_combout ),
	.datad(\alu|Add0~13_combout ),
	.cin(gnd),
	.combout(\alu|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux14~1 .lut_mask = 16'hF888;
defparam \alu|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y15_N16
cycloneive_lcell_comb \alu|Mux14~2 (
// Equation(s):
// \alu|Mux14~2_combout  = (\banco|regsaidaB [1] & ((\alu|resultado[1]~3_combout ) # ((PC[1] & \alu|resultado[1]~4_combout )))) # (!\banco|regsaidaB [1] & (\alu|resultado[1]~3_combout  & ((PC[1]) # (!\alu|resultado[1]~4_combout ))))

	.dataa(\banco|regsaidaB [1]),
	.datab(PC[1]),
	.datac(\alu|resultado[1]~3_combout ),
	.datad(\alu|resultado[1]~4_combout ),
	.cin(gnd),
	.combout(\alu|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux14~2 .lut_mask = 16'hE8F0;
defparam \alu|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y15_N26
cycloneive_lcell_comb \alu|Mux14~3 (
// Equation(s):
// \alu|Mux14~3_combout  = (\memoria_inst|altsyncram_component|auto_generated|q_a [15] & ((\alu|Mux14~2_combout  & ((PC[1]))) # (!\alu|Mux14~2_combout  & (\banco|regsaidaB [1])))) # (!\memoria_inst|altsyncram_component|auto_generated|q_a [15] & 
// (((\alu|Mux14~2_combout ))))

	.dataa(\banco|regsaidaB [1]),
	.datab(PC[1]),
	.datac(\memoria_inst|altsyncram_component|auto_generated|q_a [15]),
	.datad(\alu|Mux14~2_combout ),
	.cin(gnd),
	.combout(\alu|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux14~3 .lut_mask = 16'hCFA0;
defparam \alu|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y12_N0
cycloneive_lcell_comb \alu|Mux14~5 (
// Equation(s):
// \alu|Mux14~5_combout  = (\alu|Mux14~1_combout ) # ((\alu|Mux14~4_combout  & \alu|Mux14~3_combout ))

	.dataa(\alu|Mux14~4_combout ),
	.datab(gnd),
	.datac(\alu|Mux14~1_combout ),
	.datad(\alu|Mux14~3_combout ),
	.cin(gnd),
	.combout(\alu|Mux14~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux14~5 .lut_mask = 16'hFAF0;
defparam \alu|Mux14~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y12_N1
dffeas \alu|resultado[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\alu|Mux14~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\alu|resultado[1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\alu|resultado [1]),
	.prn(vcc));
// synopsys translate_off
defparam \alu|resultado[1] .is_wysiwyg = "true";
defparam \alu|resultado[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X105_Y15_N1
dffeas \PC[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|resultado [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[1]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[1] .is_wysiwyg = "true";
defparam \PC[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y11_N14
cycloneive_lcell_comb \endRegC[0]~feeder (
// Equation(s):
// \endRegC[0]~feeder_combout  = \memoria_inst|altsyncram_component|auto_generated|q_a [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memoria_inst|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\endRegC[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \endRegC[0]~feeder .lut_mask = 16'hFF00;
defparam \endRegC[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y11_N15
dffeas \endRegC[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\endRegC[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\endRegC~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(endRegC[0]),
	.prn(vcc));
// synopsys translate_off
defparam \endRegC[0] .is_wysiwyg = "true";
defparam \endRegC[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X102_Y11_N13
dffeas \banco|registradores_rtl_1_bypass[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(endRegC[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_1_bypass [1]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_1_bypass[1] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_1_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y11_N16
cycloneive_lcell_comb \banco|registradores_rtl_1_bypass[2]~feeder (
// Equation(s):
// \banco|registradores_rtl_1_bypass[2]~feeder_combout  = \endRegB~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\endRegB~0_combout ),
	.cin(gnd),
	.combout(\banco|registradores_rtl_1_bypass[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores_rtl_1_bypass[2]~feeder .lut_mask = 16'hFF00;
defparam \banco|registradores_rtl_1_bypass[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y11_N17
dffeas \banco|registradores_rtl_1_bypass[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores_rtl_1_bypass[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_1_bypass [2]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_1_bypass[2] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_1_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X102_Y11_N11
dffeas \banco|registradores_rtl_1_bypass[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\endRegB~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_1_bypass [4]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_1_bypass[4] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_1_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X102_Y11_N19
dffeas \banco|registradores_rtl_1_bypass[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(endRegC[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_1_bypass [3]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_1_bypass[3] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_1_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y11_N10
cycloneive_lcell_comb \banco|registradores~0 (
// Equation(s):
// \banco|registradores~0_combout  = (\banco|registradores_rtl_1_bypass [1] & (\banco|registradores_rtl_1_bypass [2] & (\banco|registradores_rtl_1_bypass [4] $ (!\banco|registradores_rtl_1_bypass [3])))) # (!\banco|registradores_rtl_1_bypass [1] & 
// (!\banco|registradores_rtl_1_bypass [2] & (\banco|registradores_rtl_1_bypass [4] $ (!\banco|registradores_rtl_1_bypass [3]))))

	.dataa(\banco|registradores_rtl_1_bypass [1]),
	.datab(\banco|registradores_rtl_1_bypass [2]),
	.datac(\banco|registradores_rtl_1_bypass [4]),
	.datad(\banco|registradores_rtl_1_bypass [3]),
	.cin(gnd),
	.combout(\banco|registradores~0_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~0 .lut_mask = 16'h9009;
defparam \banco|registradores~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y11_N27
dffeas \banco|registradores_rtl_1_bypass[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\endRegB~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_1_bypass [8]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_1_bypass[8] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_1_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X102_Y11_N29
dffeas \banco|registradores_rtl_1_bypass[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(endRegC[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_1_bypass [7]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_1_bypass[7] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_1_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X102_Y11_N17
dffeas \banco|registradores_rtl_1_bypass[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\endRegB~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_1_bypass [6]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_1_bypass[6] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_1_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y11_N24
cycloneive_lcell_comb \banco|registradores_rtl_1_bypass[5]~feeder (
// Equation(s):
// \banco|registradores_rtl_1_bypass[5]~feeder_combout  = endRegC[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(endRegC[2]),
	.cin(gnd),
	.combout(\banco|registradores_rtl_1_bypass[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores_rtl_1_bypass[5]~feeder .lut_mask = 16'hFF00;
defparam \banco|registradores_rtl_1_bypass[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y11_N25
dffeas \banco|registradores_rtl_1_bypass[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores_rtl_1_bypass[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_1_bypass [5]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_1_bypass[5] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_1_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y11_N16
cycloneive_lcell_comb \banco|registradores~1 (
// Equation(s):
// \banco|registradores~1_combout  = (\banco|registradores_rtl_1_bypass [8] & (\banco|registradores_rtl_1_bypass [7] & (\banco|registradores_rtl_1_bypass [6] $ (!\banco|registradores_rtl_1_bypass [5])))) # (!\banco|registradores_rtl_1_bypass [8] & 
// (!\banco|registradores_rtl_1_bypass [7] & (\banco|registradores_rtl_1_bypass [6] $ (!\banco|registradores_rtl_1_bypass [5]))))

	.dataa(\banco|registradores_rtl_1_bypass [8]),
	.datab(\banco|registradores_rtl_1_bypass [7]),
	.datac(\banco|registradores_rtl_1_bypass [6]),
	.datad(\banco|registradores_rtl_1_bypass [5]),
	.cin(gnd),
	.combout(\banco|registradores~1_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~1 .lut_mask = 16'h9009;
defparam \banco|registradores~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y11_N2
cycloneive_lcell_comb \banco|registradores_rtl_1_bypass[0]~feeder (
// Equation(s):
// \banco|registradores_rtl_1_bypass[0]~feeder_combout  = \controle|EscReg~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\controle|EscReg~q ),
	.cin(gnd),
	.combout(\banco|registradores_rtl_1_bypass[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores_rtl_1_bypass[0]~feeder .lut_mask = 16'hFF00;
defparam \banco|registradores_rtl_1_bypass[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y11_N3
dffeas \banco|registradores_rtl_1_bypass[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores_rtl_1_bypass[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_1_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_1_bypass[0] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_1_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y11_N28
cycloneive_lcell_comb \banco|registradores~2 (
// Equation(s):
// \banco|registradores~2_combout  = (\banco|registradores~0_combout  & (\banco|registradores~1_combout  & \banco|registradores_rtl_1_bypass [0]))

	.dataa(\banco|registradores~0_combout ),
	.datab(\banco|registradores~1_combout ),
	.datac(gnd),
	.datad(\banco|registradores_rtl_1_bypass [0]),
	.cin(gnd),
	.combout(\banco|registradores~2_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~2 .lut_mask = 16'h8800;
defparam \banco|registradores~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y13_N28
cycloneive_lcell_comb \banco|registradores_rtl_1_bypass[10]~feeder (
// Equation(s):
// \banco|registradores_rtl_1_bypass[10]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco|registradores_rtl_1_bypass[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores_rtl_1_bypass[10]~feeder .lut_mask = 16'hFFFF;
defparam \banco|registradores_rtl_1_bypass[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y13_N29
dffeas \banco|registradores_rtl_1_bypass[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores_rtl_1_bypass[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_1_bypass [10]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_1_bypass[10] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_1_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X105_Y13_N15
dffeas \banco|registradores_rtl_1_bypass[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(PC[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_1_bypass [9]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_1_bypass[9] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_1_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y13_N24
cycloneive_lcell_comb \banco|registradores~3 (
// Equation(s):
// \banco|registradores~3_combout  = (\banco|registradores~2_combout  & (((\banco|registradores_rtl_1_bypass [9])))) # (!\banco|registradores~2_combout  & ((\banco|registradores_rtl_1_bypass [10] & 
// ((\banco|registradores_rtl_1|auto_generated|ram_block1a0~portbdataout ))) # (!\banco|registradores_rtl_1_bypass [10] & (\banco|registradores_rtl_1_bypass [9]))))

	.dataa(\banco|registradores~2_combout ),
	.datab(\banco|registradores_rtl_1_bypass [10]),
	.datac(\banco|registradores_rtl_1_bypass [9]),
	.datad(\banco|registradores_rtl_1|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\banco|registradores~3_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~3 .lut_mask = 16'hF4B0;
defparam \banco|registradores~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y13_N25
dffeas \banco|regsaidaB[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\controle|EscReg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|regsaidaB [0]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|regsaidaB[0] .is_wysiwyg = "true";
defparam \banco|regsaidaB[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y15_N12
cycloneive_lcell_comb \alu|resultado~1 (
// Equation(s):
// \alu|resultado~1_combout  = (\alu|Equal0~0_combout  & ((\alu|resultado [0]))) # (!\alu|Equal0~0_combout  & (\banco|regsaidaB [0]))

	.dataa(gnd),
	.datab(\banco|regsaidaB [0]),
	.datac(\alu|Equal0~0_combout ),
	.datad(\alu|resultado [0]),
	.cin(gnd),
	.combout(\alu|resultado~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu|resultado~1 .lut_mask = 16'hFC0C;
defparam \alu|resultado~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y15_N26
cycloneive_lcell_comb \alu|Mux15~0 (
// Equation(s):
// \alu|Mux15~0_combout  = (\memoria_inst|altsyncram_component|auto_generated|q_a [14] & (((\memoria_inst|altsyncram_component|auto_generated|q_a [13])))) # (!\memoria_inst|altsyncram_component|auto_generated|q_a [14] & (PC[0] $ (((\banco|regsaidaB [0] & 
// !\memoria_inst|altsyncram_component|auto_generated|q_a [13])))))

	.dataa(PC[0]),
	.datab(\banco|regsaidaB [0]),
	.datac(\memoria_inst|altsyncram_component|auto_generated|q_a [13]),
	.datad(\memoria_inst|altsyncram_component|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\alu|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux15~0 .lut_mask = 16'hF0A6;
defparam \alu|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y15_N12
cycloneive_lcell_comb \alu|Mux15~1 (
// Equation(s):
// \alu|Mux15~1_combout  = (\alu|Mux15~0_combout  & (((\alu|resultado [0]) # (!\memoria_inst|altsyncram_component|auto_generated|q_a [14])))) # (!\alu|Mux15~0_combout  & (\alu|resultado~1_combout  & ((\memoria_inst|altsyncram_component|auto_generated|q_a 
// [14]))))

	.dataa(\alu|resultado~1_combout ),
	.datab(\alu|resultado [0]),
	.datac(\alu|Mux15~0_combout ),
	.datad(\memoria_inst|altsyncram_component|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\alu|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux15~1 .lut_mask = 16'hCAF0;
defparam \alu|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y15_N24
cycloneive_lcell_comb \alu|Mux15~2 (
// Equation(s):
// \alu|Mux15~2_combout  = \memoria_inst|altsyncram_component|auto_generated|q_a [12] $ (\memoria_inst|altsyncram_component|auto_generated|q_a [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(\memoria_inst|altsyncram_component|auto_generated|q_a [12]),
	.datad(\memoria_inst|altsyncram_component|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\alu|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux15~2 .lut_mask = 16'h0FF0;
defparam \alu|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y15_N10
cycloneive_lcell_comb \alu|Add0~6 (
// Equation(s):
// \alu|Add0~6_combout  = (\memoria_inst|altsyncram_component|auto_generated|q_a [14] & (\alu|resultado [0])) # (!\memoria_inst|altsyncram_component|auto_generated|q_a [14] & ((\alu|Add0~4_combout )))

	.dataa(gnd),
	.datab(\alu|resultado [0]),
	.datac(\memoria_inst|altsyncram_component|auto_generated|q_a [14]),
	.datad(\alu|Add0~4_combout ),
	.cin(gnd),
	.combout(\alu|Add0~6_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add0~6 .lut_mask = 16'hCFC0;
defparam \alu|Add0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y15_N4
cycloneive_lcell_comb \alu|resultado[0]~0 (
// Equation(s):
// \alu|resultado[0]~0_combout  = (\alu|Mux15~2_combout  & ((\alu|Add0~6_combout ))) # (!\alu|Mux15~2_combout  & (\alu|Mux15~1_combout ))

	.dataa(\alu|Mux15~1_combout ),
	.datab(\alu|Mux15~2_combout ),
	.datac(gnd),
	.datad(\alu|Add0~6_combout ),
	.cin(gnd),
	.combout(\alu|resultado[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|resultado[0]~0 .lut_mask = 16'hEE22;
defparam \alu|resultado[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y15_N16
cycloneive_lcell_comb \alu|Mux15~5 (
// Equation(s):
// \alu|Mux15~5_combout  = (\memoria_inst|altsyncram_component|auto_generated|q_a [14] & ((PC[0] & ((\banco|regsaidaB [0]) # (!\memoria_inst|altsyncram_component|auto_generated|q_a [13]))) # (!PC[0] & (\banco|regsaidaB [0] & 
// !\memoria_inst|altsyncram_component|auto_generated|q_a [13]))))

	.dataa(PC[0]),
	.datab(\banco|regsaidaB [0]),
	.datac(\memoria_inst|altsyncram_component|auto_generated|q_a [13]),
	.datad(\memoria_inst|altsyncram_component|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\alu|Mux15~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux15~5 .lut_mask = 16'h8E00;
defparam \alu|Mux15~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y15_N2
cycloneive_lcell_comb \alu|Mux15~4 (
// Equation(s):
// \alu|Mux15~4_combout  = (\memoria_inst|altsyncram_component|auto_generated|q_a [14] & (PC[0] $ (\banco|regsaidaB [0] $ (!\memoria_inst|altsyncram_component|auto_generated|q_a [13])))) # (!\memoria_inst|altsyncram_component|auto_generated|q_a [14] & (PC[0] 
// & (\banco|regsaidaB [0] & \memoria_inst|altsyncram_component|auto_generated|q_a [13])))

	.dataa(PC[0]),
	.datab(\banco|regsaidaB [0]),
	.datac(\memoria_inst|altsyncram_component|auto_generated|q_a [13]),
	.datad(\memoria_inst|altsyncram_component|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\alu|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux15~4 .lut_mask = 16'h6980;
defparam \alu|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y15_N6
cycloneive_lcell_comb \alu|Mux15~6 (
// Equation(s):
// \alu|Mux15~6_combout  = (\alu|Mux15~5_combout  & (((!\alu|Mux15~4_combout ) # (!\memoria_inst|altsyncram_component|auto_generated|q_a [12])))) # (!\alu|Mux15~5_combout  & (\memoria_inst|altsyncram_component|auto_generated|q_a [13] & ((\alu|Mux15~4_combout 
// ) # (!\memoria_inst|altsyncram_component|auto_generated|q_a [12]))))

	.dataa(\memoria_inst|altsyncram_component|auto_generated|q_a [13]),
	.datab(\alu|Mux15~5_combout ),
	.datac(\memoria_inst|altsyncram_component|auto_generated|q_a [12]),
	.datad(\alu|Mux15~4_combout ),
	.cin(gnd),
	.combout(\alu|Mux15~6_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux15~6 .lut_mask = 16'h2ECE;
defparam \alu|Mux15~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y11_N18
cycloneive_lcell_comb \alu|Add0~9 (
// Equation(s):
// \alu|Add0~9_combout  = (!\banco|regsaidaB [14] & (!\banco|regsaidaB [13] & (!\banco|regsaidaB [11] & !\banco|regsaidaB [12])))

	.dataa(\banco|regsaidaB [14]),
	.datab(\banco|regsaidaB [13]),
	.datac(\banco|regsaidaB [11]),
	.datad(\banco|regsaidaB [12]),
	.cin(gnd),
	.combout(\alu|Add0~9_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add0~9 .lut_mask = 16'h0001;
defparam \alu|Add0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y11_N4
cycloneive_lcell_comb \alu|Add0~8 (
// Equation(s):
// \alu|Add0~8_combout  = (!\banco|regsaidaB [7] & (!\banco|regsaidaB [10] & (!\banco|regsaidaB [9] & !\banco|regsaidaB [8])))

	.dataa(\banco|regsaidaB [7]),
	.datab(\banco|regsaidaB [10]),
	.datac(\banco|regsaidaB [9]),
	.datad(\banco|regsaidaB [8]),
	.cin(gnd),
	.combout(\alu|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add0~8 .lut_mask = 16'h0001;
defparam \alu|Add0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y11_N2
cycloneive_lcell_comb \alu|Add0~10 (
// Equation(s):
// \alu|Add0~10_combout  = (!\banco|regsaidaB [15] & (\alu|Add0~9_combout  & \alu|Add0~8_combout ))

	.dataa(\banco|regsaidaB [15]),
	.datab(\alu|Add0~9_combout ),
	.datac(gnd),
	.datad(\alu|Add0~8_combout ),
	.cin(gnd),
	.combout(\alu|Add0~10_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add0~10 .lut_mask = 16'h4400;
defparam \alu|Add0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y12_N26
cycloneive_lcell_comb \alu|LessThan0~1 (
// Equation(s):
// \alu|LessThan0~1_combout  = (\banco|regsaidaB [1] & (!\banco|regsaidaB [0] & (PC[1] & PC[0]))) # (!\banco|regsaidaB [1] & ((PC[1]) # ((!\banco|regsaidaB [0] & PC[0]))))

	.dataa(\banco|regsaidaB [0]),
	.datab(\banco|regsaidaB [1]),
	.datac(PC[1]),
	.datad(PC[0]),
	.cin(gnd),
	.combout(\alu|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu|LessThan0~1 .lut_mask = 16'h7130;
defparam \alu|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y12_N16
cycloneive_lcell_comb \alu|LessThan0~2 (
// Equation(s):
// \alu|LessThan0~2_combout  = \banco|regsaidaB [2] $ (PC[2])

	.dataa(gnd),
	.datab(\banco|regsaidaB [2]),
	.datac(gnd),
	.datad(PC[2]),
	.cin(gnd),
	.combout(\alu|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu|LessThan0~2 .lut_mask = 16'h33CC;
defparam \alu|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y12_N4
cycloneive_lcell_comb \alu|LessThan0~0 (
// Equation(s):
// \alu|LessThan0~0_combout  = (\banco|regsaidaB [3] & (!\banco|regsaidaB [2] & (PC[3] & PC[2]))) # (!\banco|regsaidaB [3] & ((PC[3]) # ((!\banco|regsaidaB [2] & PC[2]))))

	.dataa(\banco|regsaidaB [3]),
	.datab(\banco|regsaidaB [2]),
	.datac(PC[3]),
	.datad(PC[2]),
	.cin(gnd),
	.combout(\alu|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|LessThan0~0 .lut_mask = 16'h7150;
defparam \alu|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y12_N0
cycloneive_lcell_comb \alu|LessThan0~4 (
// Equation(s):
// \alu|LessThan0~4_combout  = (\alu|LessThan0~0_combout ) # ((\alu|LessThan0~1_combout  & (!\alu|LessThan0~2_combout  & !\alu|LessThan0~3_combout )))

	.dataa(\alu|LessThan0~1_combout ),
	.datab(\alu|LessThan0~2_combout ),
	.datac(\alu|LessThan0~0_combout ),
	.datad(\alu|LessThan0~3_combout ),
	.cin(gnd),
	.combout(\alu|LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu|LessThan0~4 .lut_mask = 16'hF0F2;
defparam \alu|LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y15_N18
cycloneive_lcell_comb \alu|Add0~7 (
// Equation(s):
// \alu|Add0~7_combout  = (!\banco|regsaidaB [4] & (!\banco|regsaidaB [5] & (!\banco|regsaidaB [6] & !\memoria_inst|altsyncram_component|auto_generated|q_a [14])))

	.dataa(\banco|regsaidaB [4]),
	.datab(\banco|regsaidaB [5]),
	.datac(\banco|regsaidaB [6]),
	.datad(\memoria_inst|altsyncram_component|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\alu|Add0~7_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add0~7 .lut_mask = 16'h0001;
defparam \alu|Add0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y15_N28
cycloneive_lcell_comb \alu|Mux15~3 (
// Equation(s):
// \alu|Mux15~3_combout  = (\alu|Add0~10_combout  & (\alu|LessThan0~4_combout  & \alu|Add0~7_combout ))

	.dataa(\alu|Add0~10_combout ),
	.datab(gnd),
	.datac(\alu|LessThan0~4_combout ),
	.datad(\alu|Add0~7_combout ),
	.cin(gnd),
	.combout(\alu|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux15~3 .lut_mask = 16'hA000;
defparam \alu|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y15_N8
cycloneive_lcell_comb \alu|Mux15~7 (
// Equation(s):
// \alu|Mux15~7_combout  = (\memoria_inst|altsyncram_component|auto_generated|q_a [13] & ((\memoria_inst|altsyncram_component|auto_generated|q_a [12]) # ((\alu|Mux15~5_combout  & !\alu|Mux15~4_combout )))) # 
// (!\memoria_inst|altsyncram_component|auto_generated|q_a [13] & ((\alu|Mux15~5_combout ) # ((\alu|Mux15~4_combout ))))

	.dataa(\memoria_inst|altsyncram_component|auto_generated|q_a [13]),
	.datab(\alu|Mux15~5_combout ),
	.datac(\memoria_inst|altsyncram_component|auto_generated|q_a [12]),
	.datad(\alu|Mux15~4_combout ),
	.cin(gnd),
	.combout(\alu|Mux15~7_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux15~7 .lut_mask = 16'hF5EC;
defparam \alu|Mux15~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y15_N30
cycloneive_lcell_comb \alu|Mux15~8 (
// Equation(s):
// \alu|Mux15~8_combout  = (\alu|Mux15~6_combout  & ((\alu|Mux15~3_combout ) # ((\alu|Mux15~7_combout )))) # (!\alu|Mux15~6_combout  & (((!\alu|Mux15~7_combout  & \alu|Add0~4_combout ))))

	.dataa(\alu|Mux15~6_combout ),
	.datab(\alu|Mux15~3_combout ),
	.datac(\alu|Mux15~7_combout ),
	.datad(\alu|Add0~4_combout ),
	.cin(gnd),
	.combout(\alu|Mux15~8_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux15~8 .lut_mask = 16'hADA8;
defparam \alu|Mux15~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y15_N5
dffeas \alu|resultado[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\alu|resultado[0]~0_combout ),
	.asdata(\alu|Mux15~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\memoria_inst|altsyncram_component|auto_generated|q_a [15]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\alu|resultado [0]),
	.prn(vcc));
// synopsys translate_off
defparam \alu|resultado[0] .is_wysiwyg = "true";
defparam \alu|resultado[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X106_Y12_N15
dffeas \PC[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|resultado [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[0]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[0] .is_wysiwyg = "true";
defparam \PC[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y15_N24
cycloneive_lcell_comb \alu|Mux14~4 (
// Equation(s):
// \alu|Mux14~4_combout  = (\memoria_inst|altsyncram_component|auto_generated|q_a [13] & (((\memoria_inst|altsyncram_component|auto_generated|q_a [12])) # (!\memoria_inst|altsyncram_component|auto_generated|q_a [15]))) # 
// (!\memoria_inst|altsyncram_component|auto_generated|q_a [13] & (((!\memoria_inst|altsyncram_component|auto_generated|q_a [12] & \memoria_inst|altsyncram_component|auto_generated|q_a [14]))))

	.dataa(\memoria_inst|altsyncram_component|auto_generated|q_a [15]),
	.datab(\memoria_inst|altsyncram_component|auto_generated|q_a [13]),
	.datac(\memoria_inst|altsyncram_component|auto_generated|q_a [12]),
	.datad(\memoria_inst|altsyncram_component|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\alu|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux14~4 .lut_mask = 16'hC7C4;
defparam \alu|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y15_N18
cycloneive_lcell_comb \alu|Mux13~1 (
// Equation(s):
// \alu|Mux13~1_combout  = (PC[2] & ((\alu|resultado[1]~3_combout ) # ((\banco|regsaidaB [2] & \alu|resultado[1]~4_combout )))) # (!PC[2] & (\alu|resultado[1]~3_combout  & ((\banco|regsaidaB [2]) # (!\alu|resultado[1]~4_combout ))))

	.dataa(PC[2]),
	.datab(\banco|regsaidaB [2]),
	.datac(\alu|resultado[1]~3_combout ),
	.datad(\alu|resultado[1]~4_combout ),
	.cin(gnd),
	.combout(\alu|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux13~1 .lut_mask = 16'hE8F0;
defparam \alu|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y15_N6
cycloneive_lcell_comb \alu|Mux13~2 (
// Equation(s):
// \alu|Mux13~2_combout  = (\memoria_inst|altsyncram_component|auto_generated|q_a [15] & ((\alu|Mux13~1_combout  & ((PC[2]))) # (!\alu|Mux13~1_combout  & (\banco|regsaidaB [2])))) # (!\memoria_inst|altsyncram_component|auto_generated|q_a [15] & 
// (((\alu|Mux13~1_combout ))))

	.dataa(\memoria_inst|altsyncram_component|auto_generated|q_a [15]),
	.datab(\banco|regsaidaB [2]),
	.datac(PC[2]),
	.datad(\alu|Mux13~1_combout ),
	.cin(gnd),
	.combout(\alu|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux13~2 .lut_mask = 16'hF588;
defparam \alu|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y12_N10
cycloneive_lcell_comb \alu|Mux13~0 (
// Equation(s):
// \alu|Mux13~0_combout  = (\alu|Mux14~0_combout  & ((\alu|LessThan0~2_combout ) # ((\alu|resultado[1]~2_combout  & \alu|Add0~17_combout )))) # (!\alu|Mux14~0_combout  & (\alu|resultado[1]~2_combout  & (\alu|Add0~17_combout )))

	.dataa(\alu|Mux14~0_combout ),
	.datab(\alu|resultado[1]~2_combout ),
	.datac(\alu|Add0~17_combout ),
	.datad(\alu|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\alu|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux13~0 .lut_mask = 16'hEAC0;
defparam \alu|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y12_N6
cycloneive_lcell_comb \alu|Mux13~3 (
// Equation(s):
// \alu|Mux13~3_combout  = (\alu|Mux13~0_combout ) # ((\alu|Mux14~4_combout  & \alu|Mux13~2_combout ))

	.dataa(\alu|Mux14~4_combout ),
	.datab(gnd),
	.datac(\alu|Mux13~2_combout ),
	.datad(\alu|Mux13~0_combout ),
	.cin(gnd),
	.combout(\alu|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux13~3 .lut_mask = 16'hFFA0;
defparam \alu|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y12_N7
dffeas \alu|resultado[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\alu|Mux13~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\alu|resultado[1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\alu|resultado [2]),
	.prn(vcc));
// synopsys translate_off
defparam \alu|resultado[2] .is_wysiwyg = "true";
defparam \alu|resultado[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y15_N20
cycloneive_lcell_comb \conversor0|WideOr6~0 (
// Equation(s):
// \conversor0|WideOr6~0_combout  = (\alu|resultado [2] & (!\alu|resultado [1] & (\alu|resultado [3] $ (!\alu|resultado [0])))) # (!\alu|resultado [2] & (\alu|resultado [0] & (\alu|resultado [3] $ (!\alu|resultado [1]))))

	.dataa(\alu|resultado [2]),
	.datab(\alu|resultado [3]),
	.datac(\alu|resultado [1]),
	.datad(\alu|resultado [0]),
	.cin(gnd),
	.combout(\conversor0|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor0|WideOr6~0 .lut_mask = 16'h4902;
defparam \conversor0|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X69_Y73_N25
dffeas \conversor0|z[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor0|WideOr6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor0|z [0]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor0|z[0] .is_wysiwyg = "true";
defparam \conversor0|z[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y18_N8
cycloneive_lcell_comb \conversor0|WideOr5~0 (
// Equation(s):
// \conversor0|WideOr5~0_combout  = (\alu|resultado [3] & ((\alu|resultado [0] & (\alu|resultado [1])) # (!\alu|resultado [0] & ((\alu|resultado [2]))))) # (!\alu|resultado [3] & (\alu|resultado [2] & (\alu|resultado [0] $ (\alu|resultado [1]))))

	.dataa(\alu|resultado [0]),
	.datab(\alu|resultado [3]),
	.datac(\alu|resultado [1]),
	.datad(\alu|resultado [2]),
	.cin(gnd),
	.combout(\conversor0|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor0|WideOr5~0 .lut_mask = 16'hD680;
defparam \conversor0|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X107_Y73_N25
dffeas \conversor0|z[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor0|WideOr5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor0|z [1]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor0|z[1] .is_wysiwyg = "true";
defparam \conversor0|z[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y15_N30
cycloneive_lcell_comb \conversor0|WideOr4~0 (
// Equation(s):
// \conversor0|WideOr4~0_combout  = (\alu|resultado [2] & (\alu|resultado [3] & ((\alu|resultado [1]) # (!\alu|resultado [0])))) # (!\alu|resultado [2] & (!\alu|resultado [3] & (\alu|resultado [1] & !\alu|resultado [0])))

	.dataa(\alu|resultado [2]),
	.datab(\alu|resultado [3]),
	.datac(\alu|resultado [1]),
	.datad(\alu|resultado [0]),
	.cin(gnd),
	.combout(\conversor0|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor0|WideOr4~0 .lut_mask = 16'h8098;
defparam \conversor0|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X67_Y73_N25
dffeas \conversor0|z[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor0|WideOr4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor0|z [2]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor0|z[2] .is_wysiwyg = "true";
defparam \conversor0|z[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y18_N18
cycloneive_lcell_comb \conversor0|WideOr3~0 (
// Equation(s):
// \conversor0|WideOr3~0_combout  = (\alu|resultado [1] & ((\alu|resultado [0] & ((\alu|resultado [2]))) # (!\alu|resultado [0] & (\alu|resultado [3] & !\alu|resultado [2])))) # (!\alu|resultado [1] & (!\alu|resultado [3] & (\alu|resultado [0] $ 
// (\alu|resultado [2]))))

	.dataa(\alu|resultado [0]),
	.datab(\alu|resultado [1]),
	.datac(\alu|resultado [3]),
	.datad(\alu|resultado [2]),
	.cin(gnd),
	.combout(\conversor0|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor0|WideOr3~0 .lut_mask = 16'h8942;
defparam \conversor0|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X115_Y50_N4
dffeas \conversor0|z[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor0|WideOr3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor0|z [3]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor0|z[3] .is_wysiwyg = "true";
defparam \conversor0|z[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y18_N4
cycloneive_lcell_comb \conversor0|WideOr2~0 (
// Equation(s):
// \conversor0|WideOr2~0_combout  = (\alu|resultado [1] & (\alu|resultado [0] & (!\alu|resultado [3]))) # (!\alu|resultado [1] & ((\alu|resultado [2] & ((!\alu|resultado [3]))) # (!\alu|resultado [2] & (\alu|resultado [0]))))

	.dataa(\alu|resultado [0]),
	.datab(\alu|resultado [1]),
	.datac(\alu|resultado [3]),
	.datad(\alu|resultado [2]),
	.cin(gnd),
	.combout(\conversor0|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor0|WideOr2~0 .lut_mask = 16'h0B2A;
defparam \conversor0|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X115_Y54_N18
dffeas \conversor0|z[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor0|WideOr2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor0|z [4]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor0|z[4] .is_wysiwyg = "true";
defparam \conversor0|z[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y18_N6
cycloneive_lcell_comb \conversor0|WideOr1~0 (
// Equation(s):
// \conversor0|WideOr1~0_combout  = (\alu|resultado [0] & (\alu|resultado [3] $ (((\alu|resultado [1]) # (!\alu|resultado [2]))))) # (!\alu|resultado [0] & (!\alu|resultado [3] & (\alu|resultado [1] & !\alu|resultado [2])))

	.dataa(\alu|resultado [0]),
	.datab(\alu|resultado [3]),
	.datac(\alu|resultado [1]),
	.datad(\alu|resultado [2]),
	.cin(gnd),
	.combout(\conversor0|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor0|WideOr1~0 .lut_mask = 16'h2832;
defparam \conversor0|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X115_Y67_N18
dffeas \conversor0|z[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor0|WideOr1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor0|z [5]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor0|z[5] .is_wysiwyg = "true";
defparam \conversor0|z[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y18_N16
cycloneive_lcell_comb \conversor0|WideOr0~0 (
// Equation(s):
// \conversor0|WideOr0~0_combout  = (\alu|resultado [0] & (!\alu|resultado [3] & (\alu|resultado [1] $ (!\alu|resultado [2])))) # (!\alu|resultado [0] & (!\alu|resultado [1] & (\alu|resultado [3] $ (!\alu|resultado [2]))))

	.dataa(\alu|resultado [0]),
	.datab(\alu|resultado [3]),
	.datac(\alu|resultado [1]),
	.datad(\alu|resultado [2]),
	.cin(gnd),
	.combout(\conversor0|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor0|WideOr0~0 .lut_mask = 16'h2403;
defparam \conversor0|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X115_Y69_N4
dffeas \conversor0|z[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor0|WideOr0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor0|z [6]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor0|z[6] .is_wysiwyg = "true";
defparam \conversor0|z[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y15_N0
cycloneive_lcell_comb \conversor1|WideOr6~0 (
// Equation(s):
// \conversor1|WideOr6~0_combout  = (\alu|resultado [6] & (!\alu|resultado [5] & (\alu|resultado [4] $ (!\alu|resultado [7])))) # (!\alu|resultado [6] & (\alu|resultado [4] & (\alu|resultado [5] $ (!\alu|resultado [7]))))

	.dataa(\alu|resultado [4]),
	.datab(\alu|resultado [5]),
	.datac(\alu|resultado [6]),
	.datad(\alu|resultado [7]),
	.cin(gnd),
	.combout(\conversor1|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor1|WideOr6~0 .lut_mask = 16'h2812;
defparam \conversor1|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X115_Y41_N4
dffeas \conversor1|z[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor1|WideOr6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor1|z [0]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor1|z[0] .is_wysiwyg = "true";
defparam \conversor1|z[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y15_N22
cycloneive_lcell_comb \conversor1|WideOr5~0 (
// Equation(s):
// \conversor1|WideOr5~0_combout  = (\alu|resultado [5] & ((\alu|resultado [4] & ((\alu|resultado [7]))) # (!\alu|resultado [4] & (\alu|resultado [6])))) # (!\alu|resultado [5] & (\alu|resultado [6] & (\alu|resultado [4] $ (\alu|resultado [7]))))

	.dataa(\alu|resultado [4]),
	.datab(\alu|resultado [5]),
	.datac(\alu|resultado [6]),
	.datad(\alu|resultado [7]),
	.cin(gnd),
	.combout(\conversor1|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor1|WideOr5~0 .lut_mask = 16'hD860;
defparam \conversor1|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X115_Y30_N11
dffeas \conversor1|z[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor1|WideOr5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor1|z [1]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor1|z[1] .is_wysiwyg = "true";
defparam \conversor1|z[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y15_N8
cycloneive_lcell_comb \conversor1|WideOr4~0 (
// Equation(s):
// \conversor1|WideOr4~0_combout  = (\alu|resultado [6] & (\alu|resultado [7] & ((\alu|resultado [5]) # (!\alu|resultado [4])))) # (!\alu|resultado [6] & (!\alu|resultado [4] & (\alu|resultado [5] & !\alu|resultado [7])))

	.dataa(\alu|resultado [4]),
	.datab(\alu|resultado [5]),
	.datac(\alu|resultado [6]),
	.datad(\alu|resultado [7]),
	.cin(gnd),
	.combout(\conversor1|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor1|WideOr4~0 .lut_mask = 16'hD004;
defparam \conversor1|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X115_Y25_N25
dffeas \conversor1|z[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor1|WideOr4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor1|z [2]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor1|z[2] .is_wysiwyg = "true";
defparam \conversor1|z[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y15_N18
cycloneive_lcell_comb \conversor1|WideOr3~0 (
// Equation(s):
// \conversor1|WideOr3~0_combout  = (\alu|resultado [5] & ((\alu|resultado [4] & (\alu|resultado [6])) # (!\alu|resultado [4] & (!\alu|resultado [6] & \alu|resultado [7])))) # (!\alu|resultado [5] & (!\alu|resultado [7] & (\alu|resultado [4] $ 
// (\alu|resultado [6]))))

	.dataa(\alu|resultado [4]),
	.datab(\alu|resultado [5]),
	.datac(\alu|resultado [6]),
	.datad(\alu|resultado [7]),
	.cin(gnd),
	.combout(\conversor1|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor1|WideOr3~0 .lut_mask = 16'h8492;
defparam \conversor1|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X115_Y30_N4
dffeas \conversor1|z[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor1|WideOr3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor1|z [3]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor1|z[3] .is_wysiwyg = "true";
defparam \conversor1|z[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y15_N24
cycloneive_lcell_comb \conversor1|WideOr2~0 (
// Equation(s):
// \conversor1|WideOr2~0_combout  = (\alu|resultado [5] & (\alu|resultado [4] & ((!\alu|resultado [7])))) # (!\alu|resultado [5] & ((\alu|resultado [6] & ((!\alu|resultado [7]))) # (!\alu|resultado [6] & (\alu|resultado [4]))))

	.dataa(\alu|resultado [4]),
	.datab(\alu|resultado [5]),
	.datac(\alu|resultado [6]),
	.datad(\alu|resultado [7]),
	.cin(gnd),
	.combout(\conversor1|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor1|WideOr2~0 .lut_mask = 16'h02BA;
defparam \conversor1|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X115_Y20_N11
dffeas \conversor1|z[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor1|WideOr2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor1|z [4]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor1|z[4] .is_wysiwyg = "true";
defparam \conversor1|z[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y15_N10
cycloneive_lcell_comb \conversor1|WideOr1~0 (
// Equation(s):
// \conversor1|WideOr1~0_combout  = (\alu|resultado [4] & (\alu|resultado [7] $ (((\alu|resultado [5]) # (!\alu|resultado [6]))))) # (!\alu|resultado [4] & (\alu|resultado [5] & (!\alu|resultado [6] & !\alu|resultado [7])))

	.dataa(\alu|resultado [4]),
	.datab(\alu|resultado [5]),
	.datac(\alu|resultado [6]),
	.datad(\alu|resultado [7]),
	.cin(gnd),
	.combout(\conversor1|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor1|WideOr1~0 .lut_mask = 16'h208E;
defparam \conversor1|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X115_Y22_N4
dffeas \conversor1|z[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor1|WideOr1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor1|z [5]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor1|z[5] .is_wysiwyg = "true";
defparam \conversor1|z[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y15_N12
cycloneive_lcell_comb \conversor1|WideOr0~0 (
// Equation(s):
// \conversor1|WideOr0~0_combout  = (\alu|resultado [4] & (!\alu|resultado [7] & (\alu|resultado [5] $ (!\alu|resultado [6])))) # (!\alu|resultado [4] & (!\alu|resultado [5] & (\alu|resultado [6] $ (!\alu|resultado [7]))))

	.dataa(\alu|resultado [4]),
	.datab(\alu|resultado [5]),
	.datac(\alu|resultado [6]),
	.datad(\alu|resultado [7]),
	.cin(gnd),
	.combout(\conversor1|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor1|WideOr0~0 .lut_mask = 16'h1083;
defparam \conversor1|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X115_Y28_N11
dffeas \conversor1|z[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor1|WideOr0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor1|z [6]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor1|z[6] .is_wysiwyg = "true";
defparam \conversor1|z[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y15_N24
cycloneive_lcell_comb \conversor2|WideOr6~0 (
// Equation(s):
// \conversor2|WideOr6~0_combout  = (\alu|resultado [11] & (\alu|resultado [8] & (\alu|resultado [9] $ (\alu|resultado [10])))) # (!\alu|resultado [11] & (!\alu|resultado [9] & (\alu|resultado [8] $ (\alu|resultado [10]))))

	.dataa(\alu|resultado [11]),
	.datab(\alu|resultado [9]),
	.datac(\alu|resultado [8]),
	.datad(\alu|resultado [10]),
	.cin(gnd),
	.combout(\conversor2|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor2|WideOr6~0 .lut_mask = 16'h2190;
defparam \conversor2|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X115_Y17_N11
dffeas \conversor2|z[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor2|WideOr6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor2|z [0]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor2|z[0] .is_wysiwyg = "true";
defparam \conversor2|z[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y15_N26
cycloneive_lcell_comb \conversor2|WideOr5~0 (
// Equation(s):
// \conversor2|WideOr5~0_combout  = (\alu|resultado [11] & ((\alu|resultado [8] & (\alu|resultado [9])) # (!\alu|resultado [8] & ((\alu|resultado [10]))))) # (!\alu|resultado [11] & (\alu|resultado [10] & (\alu|resultado [9] $ (\alu|resultado [8]))))

	.dataa(\alu|resultado [11]),
	.datab(\alu|resultado [9]),
	.datac(\alu|resultado [8]),
	.datad(\alu|resultado [10]),
	.cin(gnd),
	.combout(\conversor2|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor2|WideOr5~0 .lut_mask = 16'h9E80;
defparam \conversor2|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X115_Y16_N4
dffeas \conversor2|z[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor2|WideOr5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor2|z [1]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor2|z[1] .is_wysiwyg = "true";
defparam \conversor2|z[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y15_N12
cycloneive_lcell_comb \conversor2|WideOr4~0 (
// Equation(s):
// \conversor2|WideOr4~0_combout  = (\alu|resultado [11] & (\alu|resultado [10] & ((\alu|resultado [9]) # (!\alu|resultado [8])))) # (!\alu|resultado [11] & (\alu|resultado [9] & (!\alu|resultado [8] & !\alu|resultado [10])))

	.dataa(\alu|resultado [11]),
	.datab(\alu|resultado [9]),
	.datac(\alu|resultado [8]),
	.datad(\alu|resultado [10]),
	.cin(gnd),
	.combout(\conversor2|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor2|WideOr4~0 .lut_mask = 16'h8A04;
defparam \conversor2|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X115_Y19_N11
dffeas \conversor2|z[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor2|WideOr4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor2|z [2]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor2|z[2] .is_wysiwyg = "true";
defparam \conversor2|z[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y15_N10
cycloneive_lcell_comb \conversor2|WideOr3~0 (
// Equation(s):
// \conversor2|WideOr3~0_combout  = (\alu|resultado [9] & ((\alu|resultado [8] & ((\alu|resultado [10]))) # (!\alu|resultado [8] & (\alu|resultado [11] & !\alu|resultado [10])))) # (!\alu|resultado [9] & (!\alu|resultado [11] & (\alu|resultado [8] $ 
// (\alu|resultado [10]))))

	.dataa(\alu|resultado [11]),
	.datab(\alu|resultado [9]),
	.datac(\alu|resultado [8]),
	.datad(\alu|resultado [10]),
	.cin(gnd),
	.combout(\conversor2|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor2|WideOr3~0 .lut_mask = 16'hC118;
defparam \conversor2|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X115_Y19_N4
dffeas \conversor2|z[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor2|WideOr3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor2|z [3]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor2|z[3] .is_wysiwyg = "true";
defparam \conversor2|z[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y15_N4
cycloneive_lcell_comb \conversor2|WideOr2~0 (
// Equation(s):
// \conversor2|WideOr2~0_combout  = (\alu|resultado [9] & (!\alu|resultado [11] & (\alu|resultado [8]))) # (!\alu|resultado [9] & ((\alu|resultado [10] & (!\alu|resultado [11])) # (!\alu|resultado [10] & ((\alu|resultado [8])))))

	.dataa(\alu|resultado [11]),
	.datab(\alu|resultado [9]),
	.datac(\alu|resultado [8]),
	.datad(\alu|resultado [10]),
	.cin(gnd),
	.combout(\conversor2|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor2|WideOr2~0 .lut_mask = 16'h5170;
defparam \conversor2|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X115_Y18_N4
dffeas \conversor2|z[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor2|WideOr2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor2|z [4]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor2|z[4] .is_wysiwyg = "true";
defparam \conversor2|z[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y15_N2
cycloneive_lcell_comb \conversor2|WideOr1~0 (
// Equation(s):
// \conversor2|WideOr1~0_combout  = (\alu|resultado [9] & (!\alu|resultado [11] & ((\alu|resultado [8]) # (!\alu|resultado [10])))) # (!\alu|resultado [9] & (\alu|resultado [8] & (\alu|resultado [11] $ (!\alu|resultado [10]))))

	.dataa(\alu|resultado [11]),
	.datab(\alu|resultado [9]),
	.datac(\alu|resultado [8]),
	.datad(\alu|resultado [10]),
	.cin(gnd),
	.combout(\conversor2|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor2|WideOr1~0 .lut_mask = 16'h6054;
defparam \conversor2|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X115_Y20_N4
dffeas \conversor2|z[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor2|WideOr1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor2|z [5]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor2|z[5] .is_wysiwyg = "true";
defparam \conversor2|z[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y15_N20
cycloneive_lcell_comb \conversor2|WideOr0~0 (
// Equation(s):
// \conversor2|WideOr0~0_combout  = (\alu|resultado [8] & (!\alu|resultado [11] & (\alu|resultado [9] $ (!\alu|resultado [10])))) # (!\alu|resultado [8] & (!\alu|resultado [9] & (\alu|resultado [11] $ (!\alu|resultado [10]))))

	.dataa(\alu|resultado [11]),
	.datab(\alu|resultado [9]),
	.datac(\alu|resultado [8]),
	.datad(\alu|resultado [10]),
	.cin(gnd),
	.combout(\conversor2|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor2|WideOr0~0 .lut_mask = 16'h4211;
defparam \conversor2|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X115_Y21_N18
dffeas \conversor2|z[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor2|WideOr0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor2|z [6]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor2|z[6] .is_wysiwyg = "true";
defparam \conversor2|z[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y11_N18
cycloneive_lcell_comb \conversor3|WideOr6~0 (
// Equation(s):
// \conversor3|WideOr6~0_combout  = (\alu|resultado [14] & (!\alu|resultado [13] & (\alu|resultado [15] $ (!\alu|resultado [12])))) # (!\alu|resultado [14] & (\alu|resultado [12] & (\alu|resultado [13] $ (!\alu|resultado [15]))))

	.dataa(\alu|resultado [14]),
	.datab(\alu|resultado [13]),
	.datac(\alu|resultado [15]),
	.datad(\alu|resultado [12]),
	.cin(gnd),
	.combout(\conversor3|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor3|WideOr6~0 .lut_mask = 16'h6102;
defparam \conversor3|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X115_Y25_N18
dffeas \conversor3|z[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor3|WideOr6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor3|z [0]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor3|z[0] .is_wysiwyg = "true";
defparam \conversor3|z[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y11_N10
cycloneive_lcell_comb \conversor3|WideOr5~0 (
// Equation(s):
// \conversor3|WideOr5~0_combout  = (\alu|resultado [15] & ((\alu|resultado [12] & ((\alu|resultado [13]))) # (!\alu|resultado [12] & (\alu|resultado [14])))) # (!\alu|resultado [15] & (\alu|resultado [14] & (\alu|resultado [12] $ (\alu|resultado [13]))))

	.dataa(\alu|resultado [14]),
	.datab(\alu|resultado [12]),
	.datac(\alu|resultado [15]),
	.datad(\alu|resultado [13]),
	.cin(gnd),
	.combout(\conversor3|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor3|WideOr5~0 .lut_mask = 16'hE228;
defparam \conversor3|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X115_Y29_N4
dffeas \conversor3|z[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor3|WideOr5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor3|z [1]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor3|z[1] .is_wysiwyg = "true";
defparam \conversor3|z[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y11_N8
cycloneive_lcell_comb \conversor3|WideOr4~0 (
// Equation(s):
// \conversor3|WideOr4~0_combout  = (\alu|resultado [14] & (\alu|resultado [15] & ((\alu|resultado [13]) # (!\alu|resultado [12])))) # (!\alu|resultado [14] & (!\alu|resultado [12] & (!\alu|resultado [15] & \alu|resultado [13])))

	.dataa(\alu|resultado [14]),
	.datab(\alu|resultado [12]),
	.datac(\alu|resultado [15]),
	.datad(\alu|resultado [13]),
	.cin(gnd),
	.combout(\conversor3|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor3|WideOr4~0 .lut_mask = 16'hA120;
defparam \conversor3|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X100_Y0_N4
dffeas \conversor3|z[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor3|WideOr4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor3|z [2]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor3|z[2] .is_wysiwyg = "true";
defparam \conversor3|z[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y11_N22
cycloneive_lcell_comb \conversor3|WideOr3~0 (
// Equation(s):
// \conversor3|WideOr3~0_combout  = (\alu|resultado [13] & ((\alu|resultado [14] & ((\alu|resultado [12]))) # (!\alu|resultado [14] & (\alu|resultado [15] & !\alu|resultado [12])))) # (!\alu|resultado [13] & (!\alu|resultado [15] & (\alu|resultado [14] $ 
// (\alu|resultado [12]))))

	.dataa(\alu|resultado [14]),
	.datab(\alu|resultado [13]),
	.datac(\alu|resultado [15]),
	.datad(\alu|resultado [12]),
	.cin(gnd),
	.combout(\conversor3|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor3|WideOr3~0 .lut_mask = 16'h8942;
defparam \conversor3|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X111_Y0_N4
dffeas \conversor3|z[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor3|WideOr3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor3|z [3]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor3|z[3] .is_wysiwyg = "true";
defparam \conversor3|z[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y11_N28
cycloneive_lcell_comb \conversor3|WideOr2~0 (
// Equation(s):
// \conversor3|WideOr2~0_combout  = (\alu|resultado [13] & (\alu|resultado [12] & ((!\alu|resultado [15])))) # (!\alu|resultado [13] & ((\alu|resultado [14] & ((!\alu|resultado [15]))) # (!\alu|resultado [14] & (\alu|resultado [12]))))

	.dataa(\alu|resultado [12]),
	.datab(\alu|resultado [14]),
	.datac(\alu|resultado [15]),
	.datad(\alu|resultado [13]),
	.cin(gnd),
	.combout(\conversor3|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor3|WideOr2~0 .lut_mask = 16'h0A2E;
defparam \conversor3|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X105_Y0_N25
dffeas \conversor3|z[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor3|WideOr2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor3|z [4]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor3|z[4] .is_wysiwyg = "true";
defparam \conversor3|z[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y11_N14
cycloneive_lcell_comb \conversor3|WideOr1~0 (
// Equation(s):
// \conversor3|WideOr1~0_combout  = (\alu|resultado [14] & (\alu|resultado [12] & (\alu|resultado [15] $ (\alu|resultado [13])))) # (!\alu|resultado [14] & (!\alu|resultado [15] & ((\alu|resultado [13]) # (\alu|resultado [12]))))

	.dataa(\alu|resultado [14]),
	.datab(\alu|resultado [15]),
	.datac(\alu|resultado [13]),
	.datad(\alu|resultado [12]),
	.cin(gnd),
	.combout(\conversor3|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor3|WideOr1~0 .lut_mask = 16'h3910;
defparam \conversor3|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X105_Y0_N11
dffeas \conversor3|z[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor3|WideOr1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor3|z [5]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor3|z[5] .is_wysiwyg = "true";
defparam \conversor3|z[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y11_N4
cycloneive_lcell_comb \conversor3|WideOr0~0 (
// Equation(s):
// \conversor3|WideOr0~0_combout  = (\alu|resultado [12] & (!\alu|resultado [15] & (\alu|resultado [13] $ (!\alu|resultado [14])))) # (!\alu|resultado [12] & (!\alu|resultado [13] & (\alu|resultado [15] $ (!\alu|resultado [14]))))

	.dataa(\alu|resultado [13]),
	.datab(\alu|resultado [15]),
	.datac(\alu|resultado [14]),
	.datad(\alu|resultado [12]),
	.cin(gnd),
	.combout(\conversor3|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor3|WideOr0~0 .lut_mask = 16'h2141;
defparam \conversor3|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X105_Y0_N4
dffeas \conversor3|z[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor3|WideOr0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor3|z [6]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor3|z[6] .is_wysiwyg = "true";
defparam \conversor3|z[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y12_N20
cycloneive_lcell_comb \conversor4|WideOr6~0 (
// Equation(s):
// \conversor4|WideOr6~0_combout  = (\banco|regsaidaB [3] & (\banco|regsaidaB [0] & (\banco|regsaidaB [2] $ (\banco|regsaidaB [1])))) # (!\banco|regsaidaB [3] & (!\banco|regsaidaB [1] & (\banco|regsaidaB [2] $ (\banco|regsaidaB [0]))))

	.dataa(\banco|regsaidaB [3]),
	.datab(\banco|regsaidaB [2]),
	.datac(\banco|regsaidaB [1]),
	.datad(\banco|regsaidaB [0]),
	.cin(gnd),
	.combout(\conversor4|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor4|WideOr6~0 .lut_mask = 16'h2904;
defparam \conversor4|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X98_Y0_N25
dffeas \conversor4|z[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor4|WideOr6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor4|z [0]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor4|z[0] .is_wysiwyg = "true";
defparam \conversor4|z[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y12_N18
cycloneive_lcell_comb \conversor4|WideOr5~0 (
// Equation(s):
// \conversor4|WideOr5~0_combout  = (\banco|regsaidaB [3] & ((\banco|regsaidaB [0] & ((\banco|regsaidaB [1]))) # (!\banco|regsaidaB [0] & (\banco|regsaidaB [2])))) # (!\banco|regsaidaB [3] & (\banco|regsaidaB [2] & (\banco|regsaidaB [1] $ (\banco|regsaidaB 
// [0]))))

	.dataa(\banco|regsaidaB [3]),
	.datab(\banco|regsaidaB [2]),
	.datac(\banco|regsaidaB [1]),
	.datad(\banco|regsaidaB [0]),
	.cin(gnd),
	.combout(\conversor4|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor4|WideOr5~0 .lut_mask = 16'hA4C8;
defparam \conversor4|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X107_Y0_N11
dffeas \conversor4|z[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor4|WideOr5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor4|z [1]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor4|z[1] .is_wysiwyg = "true";
defparam \conversor4|z[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y13_N28
cycloneive_lcell_comb \conversor4|WideOr4~0 (
// Equation(s):
// \conversor4|WideOr4~0_combout  = (\banco|regsaidaB [2] & (\banco|regsaidaB [3] & ((\banco|regsaidaB [1]) # (!\banco|regsaidaB [0])))) # (!\banco|regsaidaB [2] & (!\banco|regsaidaB [0] & (\banco|regsaidaB [1] & !\banco|regsaidaB [3])))

	.dataa(\banco|regsaidaB [0]),
	.datab(\banco|regsaidaB [1]),
	.datac(\banco|regsaidaB [2]),
	.datad(\banco|regsaidaB [3]),
	.cin(gnd),
	.combout(\conversor4|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor4|WideOr4~0 .lut_mask = 16'hD004;
defparam \conversor4|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X74_Y0_N11
dffeas \conversor4|z[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor4|WideOr4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor4|z [2]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor4|z[2] .is_wysiwyg = "true";
defparam \conversor4|z[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y12_N24
cycloneive_lcell_comb \conversor4|WideOr3~0 (
// Equation(s):
// \conversor4|WideOr3~0_combout  = (\banco|regsaidaB [1] & ((\banco|regsaidaB [2] & ((\banco|regsaidaB [0]))) # (!\banco|regsaidaB [2] & (\banco|regsaidaB [3] & !\banco|regsaidaB [0])))) # (!\banco|regsaidaB [1] & (!\banco|regsaidaB [3] & (\banco|regsaidaB 
// [2] $ (\banco|regsaidaB [0]))))

	.dataa(\banco|regsaidaB [3]),
	.datab(\banco|regsaidaB [2]),
	.datac(\banco|regsaidaB [1]),
	.datad(\banco|regsaidaB [0]),
	.cin(gnd),
	.combout(\conversor4|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor4|WideOr3~0 .lut_mask = 16'hC124;
defparam \conversor4|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X74_Y0_N4
dffeas \conversor4|z[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor4|WideOr3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor4|z [3]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor4|z[3] .is_wysiwyg = "true";
defparam \conversor4|z[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y12_N6
cycloneive_lcell_comb \conversor4|WideOr2~0 (
// Equation(s):
// \conversor4|WideOr2~0_combout  = (\banco|regsaidaB [1] & (!\banco|regsaidaB [3] & ((\banco|regsaidaB [0])))) # (!\banco|regsaidaB [1] & ((\banco|regsaidaB [2] & (!\banco|regsaidaB [3])) # (!\banco|regsaidaB [2] & ((\banco|regsaidaB [0])))))

	.dataa(\banco|regsaidaB [3]),
	.datab(\banco|regsaidaB [2]),
	.datac(\banco|regsaidaB [1]),
	.datad(\banco|regsaidaB [0]),
	.cin(gnd),
	.combout(\conversor4|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor4|WideOr2~0 .lut_mask = 16'h5704;
defparam \conversor4|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X83_Y0_N25
dffeas \conversor4|z[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor4|WideOr2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor4|z [4]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor4|z[4] .is_wysiwyg = "true";
defparam \conversor4|z[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y12_N8
cycloneive_lcell_comb \conversor4|WideOr1~0 (
// Equation(s):
// \conversor4|WideOr1~0_combout  = (\banco|regsaidaB [2] & (\banco|regsaidaB [0] & (\banco|regsaidaB [3] $ (\banco|regsaidaB [1])))) # (!\banco|regsaidaB [2] & (!\banco|regsaidaB [3] & ((\banco|regsaidaB [1]) # (\banco|regsaidaB [0]))))

	.dataa(\banco|regsaidaB [3]),
	.datab(\banco|regsaidaB [2]),
	.datac(\banco|regsaidaB [1]),
	.datad(\banco|regsaidaB [0]),
	.cin(gnd),
	.combout(\conversor4|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor4|WideOr1~0 .lut_mask = 16'h5910;
defparam \conversor4|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X83_Y0_N18
dffeas \conversor4|z[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor4|WideOr1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor4|z [5]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor4|z[5] .is_wysiwyg = "true";
defparam \conversor4|z[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y12_N2
cycloneive_lcell_comb \conversor4|WideOr0~0 (
// Equation(s):
// \conversor4|WideOr0~0_combout  = (\banco|regsaidaB [0] & (!\banco|regsaidaB [3] & (\banco|regsaidaB [2] $ (!\banco|regsaidaB [1])))) # (!\banco|regsaidaB [0] & (!\banco|regsaidaB [1] & (\banco|regsaidaB [3] $ (!\banco|regsaidaB [2]))))

	.dataa(\banco|regsaidaB [3]),
	.datab(\banco|regsaidaB [2]),
	.datac(\banco|regsaidaB [1]),
	.datad(\banco|regsaidaB [0]),
	.cin(gnd),
	.combout(\conversor4|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor4|WideOr0~0 .lut_mask = 16'h4109;
defparam \conversor4|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X79_Y0_N25
dffeas \conversor4|z[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor4|WideOr0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor4|z [6]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor4|z[6] .is_wysiwyg = "true";
defparam \conversor4|z[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y11_N6
cycloneive_lcell_comb \conversor5|WideOr6~0 (
// Equation(s):
// \conversor5|WideOr6~0_combout  = (\banco|regsaidaB [6] & (!\banco|regsaidaB [5] & (\banco|regsaidaB [7] $ (!\banco|regsaidaB [4])))) # (!\banco|regsaidaB [6] & (\banco|regsaidaB [4] & (\banco|regsaidaB [5] $ (!\banco|regsaidaB [7]))))

	.dataa(\banco|regsaidaB [6]),
	.datab(\banco|regsaidaB [5]),
	.datac(\banco|regsaidaB [7]),
	.datad(\banco|regsaidaB [4]),
	.cin(gnd),
	.combout(\conversor5|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor5|WideOr6~0 .lut_mask = 16'h6102;
defparam \conversor5|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X85_Y0_N11
dffeas \conversor5|z[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor5|WideOr6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor5|z [0]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor5|z[0] .is_wysiwyg = "true";
defparam \conversor5|z[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y11_N12
cycloneive_lcell_comb \conversor5|WideOr5~0 (
// Equation(s):
// \conversor5|WideOr5~0_combout  = (\banco|regsaidaB [5] & ((\banco|regsaidaB [4] & ((\banco|regsaidaB [7]))) # (!\banco|regsaidaB [4] & (\banco|regsaidaB [6])))) # (!\banco|regsaidaB [5] & (\banco|regsaidaB [6] & (\banco|regsaidaB [7] $ (\banco|regsaidaB 
// [4]))))

	.dataa(\banco|regsaidaB [6]),
	.datab(\banco|regsaidaB [5]),
	.datac(\banco|regsaidaB [7]),
	.datad(\banco|regsaidaB [4]),
	.cin(gnd),
	.combout(\conversor5|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor5|WideOr5~0 .lut_mask = 16'hC2A8;
defparam \conversor5|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X87_Y0_N18
dffeas \conversor5|z[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor5|WideOr5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor5|z [1]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor5|z[1] .is_wysiwyg = "true";
defparam \conversor5|z[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y11_N26
cycloneive_lcell_comb \conversor5|WideOr4~0 (
// Equation(s):
// \conversor5|WideOr4~0_combout  = (\banco|regsaidaB [6] & (\banco|regsaidaB [7] & ((\banco|regsaidaB [5]) # (!\banco|regsaidaB [4])))) # (!\banco|regsaidaB [6] & (\banco|regsaidaB [5] & (!\banco|regsaidaB [7] & !\banco|regsaidaB [4])))

	.dataa(\banco|regsaidaB [6]),
	.datab(\banco|regsaidaB [5]),
	.datac(\banco|regsaidaB [7]),
	.datad(\banco|regsaidaB [4]),
	.cin(gnd),
	.combout(\conversor5|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor5|WideOr4~0 .lut_mask = 16'h80A4;
defparam \conversor5|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X98_Y0_N18
dffeas \conversor5|z[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor5|WideOr4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor5|z [2]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor5|z[2] .is_wysiwyg = "true";
defparam \conversor5|z[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y12_N28
cycloneive_lcell_comb \conversor5|WideOr3~0 (
// Equation(s):
// \conversor5|WideOr3~0_combout  = (\banco|regsaidaB [5] & ((\banco|regsaidaB [4] & ((\banco|regsaidaB [6]))) # (!\banco|regsaidaB [4] & (\banco|regsaidaB [7] & !\banco|regsaidaB [6])))) # (!\banco|regsaidaB [5] & (!\banco|regsaidaB [7] & (\banco|regsaidaB 
// [4] $ (\banco|regsaidaB [6]))))

	.dataa(\banco|regsaidaB [4]),
	.datab(\banco|regsaidaB [7]),
	.datac(\banco|regsaidaB [5]),
	.datad(\banco|regsaidaB [6]),
	.cin(gnd),
	.combout(\conversor5|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor5|WideOr3~0 .lut_mask = 16'hA142;
defparam \conversor5|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X72_Y0_N4
dffeas \conversor5|z[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor5|WideOr3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor5|z [3]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor5|z[3] .is_wysiwyg = "true";
defparam \conversor5|z[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y12_N26
cycloneive_lcell_comb \conversor5|WideOr2~0 (
// Equation(s):
// \conversor5|WideOr2~0_combout  = (\banco|regsaidaB [5] & (\banco|regsaidaB [4] & (!\banco|regsaidaB [7]))) # (!\banco|regsaidaB [5] & ((\banco|regsaidaB [6] & ((!\banco|regsaidaB [7]))) # (!\banco|regsaidaB [6] & (\banco|regsaidaB [4]))))

	.dataa(\banco|regsaidaB [4]),
	.datab(\banco|regsaidaB [7]),
	.datac(\banco|regsaidaB [5]),
	.datad(\banco|regsaidaB [6]),
	.cin(gnd),
	.combout(\conversor5|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor5|WideOr2~0 .lut_mask = 16'h232A;
defparam \conversor5|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X72_Y0_N11
dffeas \conversor5|z[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor5|WideOr2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor5|z [4]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor5|z[4] .is_wysiwyg = "true";
defparam \conversor5|z[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y12_N12
cycloneive_lcell_comb \conversor5|WideOr1~0 (
// Equation(s):
// \conversor5|WideOr1~0_combout  = (\banco|regsaidaB [4] & (\banco|regsaidaB [7] $ (((\banco|regsaidaB [5]) # (!\banco|regsaidaB [6]))))) # (!\banco|regsaidaB [4] & (!\banco|regsaidaB [7] & (\banco|regsaidaB [5] & !\banco|regsaidaB [6])))

	.dataa(\banco|regsaidaB [4]),
	.datab(\banco|regsaidaB [7]),
	.datac(\banco|regsaidaB [5]),
	.datad(\banco|regsaidaB [6]),
	.cin(gnd),
	.combout(\conversor5|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor5|WideOr1~0 .lut_mask = 16'h2832;
defparam \conversor5|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X79_Y0_N18
dffeas \conversor5|z[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor5|WideOr1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor5|z [5]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor5|z[5] .is_wysiwyg = "true";
defparam \conversor5|z[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y12_N2
cycloneive_lcell_comb \conversor5|WideOr0~0 (
// Equation(s):
// \conversor5|WideOr0~0_combout  = (\banco|regsaidaB [4] & (!\banco|regsaidaB [7] & (\banco|regsaidaB [5] $ (!\banco|regsaidaB [6])))) # (!\banco|regsaidaB [4] & (!\banco|regsaidaB [5] & (\banco|regsaidaB [7] $ (!\banco|regsaidaB [6]))))

	.dataa(\banco|regsaidaB [4]),
	.datab(\banco|regsaidaB [7]),
	.datac(\banco|regsaidaB [5]),
	.datad(\banco|regsaidaB [6]),
	.cin(gnd),
	.combout(\conversor5|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor5|WideOr0~0 .lut_mask = 16'h2403;
defparam \conversor5|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X69_Y0_N4
dffeas \conversor5|z[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor5|WideOr0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor5|z [6]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor5|z[6] .is_wysiwyg = "true";
defparam \conversor5|z[6] .power_up = "low";
// synopsys translate_on

// Location: M9K_X104_Y9_N0
cycloneive_ram_block \memoria_inst|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({PC[11],PC[10],PC[9],PC[8],PC[7],PC[6],PC[5],PC[4],PC[3],PC[2],PC[1],PC[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memoria_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a4 .init_file = "memi.hex";
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ALTSYNCRAM";
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 12;
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 2;
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 4095;
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 4096;
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 16;
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 12;
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 2;
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: FF_X103_Y11_N21
dffeas \endRegA[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\endRegA~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(endRegA[0]),
	.prn(vcc));
// synopsys translate_off
defparam \endRegA[0] .is_wysiwyg = "true";
defparam \endRegA[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y11_N4
cycloneive_lcell_comb \endRegA~0 (
// Equation(s):
// \endRegA~0_combout  = (\memoria_inst|altsyncram_component|auto_generated|q_a [15]) # ((\memoria_inst|altsyncram_component|auto_generated|q_a [14] & \memoria_inst|altsyncram_component|auto_generated|q_a [13]))

	.dataa(\memoria_inst|altsyncram_component|auto_generated|q_a [15]),
	.datab(\memoria_inst|altsyncram_component|auto_generated|q_a [14]),
	.datac(gnd),
	.datad(\memoria_inst|altsyncram_component|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\endRegA~0_combout ),
	.cout());
// synopsys translate_off
defparam \endRegA~0 .lut_mask = 16'hEEAA;
defparam \endRegA~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y11_N20
cycloneive_lcell_comb \endRegA~1 (
// Equation(s):
// \endRegA~1_combout  = (\endRegA~0_combout  & ((endRegA[0]))) # (!\endRegA~0_combout  & (\memoria_inst|altsyncram_component|auto_generated|q_a [4]))

	.dataa(gnd),
	.datab(\memoria_inst|altsyncram_component|auto_generated|q_a [4]),
	.datac(endRegA[0]),
	.datad(\endRegA~0_combout ),
	.cin(gnd),
	.combout(\endRegA~1_combout ),
	.cout());
// synopsys translate_off
defparam \endRegA~1 .lut_mask = 16'hF0CC;
defparam \endRegA~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y11_N7
dffeas \endRegA[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\endRegA~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(endRegA[1]),
	.prn(vcc));
// synopsys translate_off
defparam \endRegA[1] .is_wysiwyg = "true";
defparam \endRegA[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y11_N6
cycloneive_lcell_comb \endRegA~2 (
// Equation(s):
// \endRegA~2_combout  = (\endRegA~0_combout  & ((endRegA[1]))) # (!\endRegA~0_combout  & (\memoria_inst|altsyncram_component|auto_generated|q_a [5]))

	.dataa(gnd),
	.datab(\memoria_inst|altsyncram_component|auto_generated|q_a [5]),
	.datac(endRegA[1]),
	.datad(\endRegA~0_combout ),
	.cin(gnd),
	.combout(\endRegA~2_combout ),
	.cout());
// synopsys translate_off
defparam \endRegA~2 .lut_mask = 16'hF0CC;
defparam \endRegA~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y10_N0
cycloneive_ram_block \memoria_inst|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({PC[11],PC[10],PC[9],PC[8],PC[7],PC[6],PC[5],PC[4],PC[3],PC[2],PC[1],PC[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memoria_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a6 .init_file = "memi.hex";
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ALTSYNCRAM";
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 12;
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 2;
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 4095;
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 4096;
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 16;
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 12;
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 2;
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: FF_X103_Y11_N13
dffeas \endRegA[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\endRegA~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(endRegA[2]),
	.prn(vcc));
// synopsys translate_off
defparam \endRegA[2] .is_wysiwyg = "true";
defparam \endRegA[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y11_N12
cycloneive_lcell_comb \endRegA~3 (
// Equation(s):
// \endRegA~3_combout  = (\endRegA~0_combout  & ((endRegA[2]))) # (!\endRegA~0_combout  & (\memoria_inst|altsyncram_component|auto_generated|q_a [6]))

	.dataa(gnd),
	.datab(\memoria_inst|altsyncram_component|auto_generated|q_a [6]),
	.datac(endRegA[2]),
	.datad(\endRegA~0_combout ),
	.cin(gnd),
	.combout(\endRegA~3_combout ),
	.cout());
// synopsys translate_off
defparam \endRegA~3 .lut_mask = 16'hF0CC;
defparam \endRegA~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y11_N1
dffeas \endRegA[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\endRegA~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(endRegA[3]),
	.prn(vcc));
// synopsys translate_off
defparam \endRegA[3] .is_wysiwyg = "true";
defparam \endRegA[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y11_N0
cycloneive_lcell_comb \endRegA~4 (
// Equation(s):
// \endRegA~4_combout  = (\endRegA~0_combout  & ((endRegA[3]))) # (!\endRegA~0_combout  & (\memoria_inst|altsyncram_component|auto_generated|q_a [7]))

	.dataa(\memoria_inst|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(endRegA[3]),
	.datad(\endRegA~0_combout ),
	.cin(gnd),
	.combout(\endRegA~4_combout ),
	.cout());
// synopsys translate_off
defparam \endRegA~4 .lut_mask = 16'hF0AA;
defparam \endRegA~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y7_N0
cycloneive_ram_block \banco|registradores_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\controle|EscReg~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,PC[7],PC[6],PC[5],PC[4],PC[3],PC[2],PC[1],PC[0]}),
	.portaaddr({endRegC[3],endRegC[2],endRegC[1],endRegC[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\endRegA~4_combout ,\endRegA~3_combout ,\endRegA~2_combout ,\endRegA~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\banco|registradores_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \banco|registradores_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \banco|registradores_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \banco|registradores_rtl_0|auto_generated|ram_block1a0 .init_file = "db/Processador.ram0_Banco_registradores_10cb5bbb.hdl.mif";
defparam \banco|registradores_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \banco|registradores_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "Banco_registradores:banco|altsyncram:registradores_rtl_0|altsyncram_f8n1:auto_generated|ALTSYNCRAM";
defparam \banco|registradores_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \banco|registradores_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \banco|registradores_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \banco|registradores_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 4;
defparam \banco|registradores_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \banco|registradores_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \banco|registradores_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \banco|registradores_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \banco|registradores_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \banco|registradores_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \banco|registradores_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 15;
defparam \banco|registradores_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 16;
defparam \banco|registradores_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \banco|registradores_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \banco|registradores_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \banco|registradores_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \banco|registradores_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 4;
defparam \banco|registradores_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \banco|registradores_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \banco|registradores_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \banco|registradores_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \banco|registradores_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \banco|registradores_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 15;
defparam \banco|registradores_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 16;
defparam \banco|registradores_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 16;
defparam \banco|registradores_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \banco|registradores_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \banco|registradores_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \banco|registradores_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 576'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X103_Y7_N18
cycloneive_lcell_comb \banco|registradores_rtl_0_bypass[15]~feeder (
// Equation(s):
// \banco|registradores_rtl_0_bypass[15]~feeder_combout  = PC[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(PC[3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco|registradores_rtl_0_bypass[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[15]~feeder .lut_mask = 16'hF0F0;
defparam \banco|registradores_rtl_0_bypass[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y7_N19
dffeas \banco|registradores_rtl_0_bypass[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores_rtl_0_bypass[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_0_bypass [15]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y11_N14
cycloneive_lcell_comb \banco|registradores_rtl_0_bypass[5]~feeder (
// Equation(s):
// \banco|registradores_rtl_0_bypass[5]~feeder_combout  = endRegC[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(endRegC[2]),
	.cin(gnd),
	.combout(\banco|registradores_rtl_0_bypass[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[5]~feeder .lut_mask = 16'hFF00;
defparam \banco|registradores_rtl_0_bypass[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y11_N15
dffeas \banco|registradores_rtl_0_bypass[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores_rtl_0_bypass[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_0_bypass [5]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y11_N8
cycloneive_lcell_comb \banco|registradores_rtl_0_bypass[6]~feeder (
// Equation(s):
// \banco|registradores_rtl_0_bypass[6]~feeder_combout  = \endRegA~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\endRegA~3_combout ),
	.cin(gnd),
	.combout(\banco|registradores_rtl_0_bypass[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[6]~feeder .lut_mask = 16'hFF00;
defparam \banco|registradores_rtl_0_bypass[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y11_N9
dffeas \banco|registradores_rtl_0_bypass[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores_rtl_0_bypass[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_0_bypass [6]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[6] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_0_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X102_Y11_N7
dffeas \banco|registradores_rtl_0_bypass[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\endRegA~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_0_bypass [8]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[8] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_0_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X102_Y11_N21
dffeas \banco|registradores_rtl_0_bypass[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(endRegC[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_0_bypass [7]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[7] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_0_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y11_N6
cycloneive_lcell_comb \banco|registradores~12 (
// Equation(s):
// \banco|registradores~12_combout  = (\banco|registradores_rtl_0_bypass [5] & (\banco|registradores_rtl_0_bypass [6] & (\banco|registradores_rtl_0_bypass [8] $ (!\banco|registradores_rtl_0_bypass [7])))) # (!\banco|registradores_rtl_0_bypass [5] & 
// (!\banco|registradores_rtl_0_bypass [6] & (\banco|registradores_rtl_0_bypass [8] $ (!\banco|registradores_rtl_0_bypass [7]))))

	.dataa(\banco|registradores_rtl_0_bypass [5]),
	.datab(\banco|registradores_rtl_0_bypass [6]),
	.datac(\banco|registradores_rtl_0_bypass [8]),
	.datad(\banco|registradores_rtl_0_bypass [7]),
	.cin(gnd),
	.combout(\banco|registradores~12_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~12 .lut_mask = 16'h9009;
defparam \banco|registradores~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y7_N8
cycloneive_lcell_comb \banco|registradores_rtl_0_bypass[16]~feeder (
// Equation(s):
// \banco|registradores_rtl_0_bypass[16]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco|registradores_rtl_0_bypass[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[16]~feeder .lut_mask = 16'hFFFF;
defparam \banco|registradores_rtl_0_bypass[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y7_N9
dffeas \banco|registradores_rtl_0_bypass[16] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores_rtl_0_bypass[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_0_bypass [16]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X103_Y11_N5
dffeas \banco|registradores_rtl_0_bypass[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\endRegA~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_0_bypass [4]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X102_Y11_N27
dffeas \banco|registradores_rtl_0_bypass[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(endRegC[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_0_bypass [1]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X102_Y11_N31
dffeas \banco|registradores_rtl_0_bypass[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(endRegC[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_0_bypass [3]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y11_N2
cycloneive_lcell_comb \banco|registradores_rtl_0_bypass[2]~feeder (
// Equation(s):
// \banco|registradores_rtl_0_bypass[2]~feeder_combout  = \endRegA~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\endRegA~1_combout ),
	.cin(gnd),
	.combout(\banco|registradores_rtl_0_bypass[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[2]~feeder .lut_mask = 16'hFF00;
defparam \banco|registradores_rtl_0_bypass[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y11_N3
dffeas \banco|registradores_rtl_0_bypass[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores_rtl_0_bypass[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_0_bypass [2]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y11_N30
cycloneive_lcell_comb \banco|registradores~11 (
// Equation(s):
// \banco|registradores~11_combout  = (\banco|registradores_rtl_0_bypass [4] & (\banco|registradores_rtl_0_bypass [3] & (\banco|registradores_rtl_0_bypass [1] $ (!\banco|registradores_rtl_0_bypass [2])))) # (!\banco|registradores_rtl_0_bypass [4] & 
// (!\banco|registradores_rtl_0_bypass [3] & (\banco|registradores_rtl_0_bypass [1] $ (!\banco|registradores_rtl_0_bypass [2]))))

	.dataa(\banco|registradores_rtl_0_bypass [4]),
	.datab(\banco|registradores_rtl_0_bypass [1]),
	.datac(\banco|registradores_rtl_0_bypass [3]),
	.datad(\banco|registradores_rtl_0_bypass [2]),
	.cin(gnd),
	.combout(\banco|registradores~11_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~11 .lut_mask = 16'h8421;
defparam \banco|registradores~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y7_N16
cycloneive_lcell_comb \banco|registradores_rtl_0_bypass[0]~feeder (
// Equation(s):
// \banco|registradores_rtl_0_bypass[0]~feeder_combout  = \controle|EscReg~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\controle|EscReg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco|registradores_rtl_0_bypass[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[0]~feeder .lut_mask = 16'hF0F0;
defparam \banco|registradores_rtl_0_bypass[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y7_N17
dffeas \banco|registradores_rtl_0_bypass[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores_rtl_0_bypass[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_0_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y7_N18
cycloneive_lcell_comb \banco|registradores~22 (
// Equation(s):
// \banco|registradores~26  = ((\banco|registradores~12_combout  & (\banco|registradores~11_combout  & \banco|registradores_rtl_0_bypass [0]))) # (!\banco|registradores_rtl_0_bypass [16])

	.dataa(\banco|registradores~12_combout ),
	.datab(\banco|registradores_rtl_0_bypass [16]),
	.datac(\banco|registradores~11_combout ),
	.datad(\banco|registradores_rtl_0_bypass [0]),
	.cin(gnd),
	.combout(\banco|registradores~26 ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~22 .lut_mask = 16'hB333;
defparam \banco|registradores~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y7_N26
cycloneive_lcell_comb \banco|regsaidaA[3]~3 (
// Equation(s):
// \banco|regsaidaA[3]~3_combout  = (\banco|registradores~26  & ((\banco|registradores_rtl_0_bypass [15]))) # (!\banco|registradores~26  & (\banco|registradores_rtl_0|auto_generated|ram_block1a3 ))

	.dataa(\banco|registradores_rtl_0|auto_generated|ram_block1a3 ),
	.datab(\banco|registradores_rtl_0_bypass [15]),
	.datac(gnd),
	.datad(\banco|registradores~26 ),
	.cin(gnd),
	.combout(\banco|regsaidaA[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \banco|regsaidaA[3]~3 .lut_mask = 16'hCCAA;
defparam \banco|regsaidaA[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y11_N18
cycloneive_lcell_comb \imm[3]~feeder (
// Equation(s):
// \imm[3]~feeder_combout  = \memoria_inst|altsyncram_component|auto_generated|q_a [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memoria_inst|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\imm[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \imm[3]~feeder .lut_mask = 16'hFF00;
defparam \imm[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y11_N30
cycloneive_lcell_comb \flagimm~0 (
// Equation(s):
// \flagimm~0_combout  = (\memoria_inst|altsyncram_component|auto_generated|q_a [15] & (!\memoria_inst|altsyncram_component|auto_generated|q_a [14] & ((!\memoria_inst|altsyncram_component|auto_generated|q_a [12]) # 
// (!\memoria_inst|altsyncram_component|auto_generated|q_a [13])))) # (!\memoria_inst|altsyncram_component|auto_generated|q_a [15] & (\memoria_inst|altsyncram_component|auto_generated|q_a [13] & ((\memoria_inst|altsyncram_component|auto_generated|q_a 
// [14]))))

	.dataa(\memoria_inst|altsyncram_component|auto_generated|q_a [13]),
	.datab(\memoria_inst|altsyncram_component|auto_generated|q_a [12]),
	.datac(\memoria_inst|altsyncram_component|auto_generated|q_a [15]),
	.datad(\memoria_inst|altsyncram_component|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\flagimm~0_combout ),
	.cout());
// synopsys translate_off
defparam \flagimm~0 .lut_mask = 16'h0A70;
defparam \flagimm~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y11_N19
dffeas \imm[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\imm[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flagimm~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(imm[3]),
	.prn(vcc));
// synopsys translate_off
defparam \imm[3] .is_wysiwyg = "true";
defparam \imm[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X103_Y11_N31
dffeas flagimm(
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\flagimm~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flagimm~q ),
	.prn(vcc));
// synopsys translate_off
defparam flagimm.is_wysiwyg = "true";
defparam flagimm.power_up = "low";
// synopsys translate_on

// Location: FF_X103_Y7_N27
dffeas \banco|regsaidaA[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|regsaidaA[3]~3_combout ),
	.asdata(imm[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flagimm~q ),
	.ena(!\controle|EscReg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|regsaidaA [3]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|regsaidaA[3] .is_wysiwyg = "true";
defparam \banco|regsaidaA[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y7_N20
cycloneive_lcell_comb \banco|registradores_rtl_0_bypass[10]~feeder (
// Equation(s):
// \banco|registradores_rtl_0_bypass[10]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco|registradores_rtl_0_bypass[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[10]~feeder .lut_mask = 16'hFFFF;
defparam \banco|registradores_rtl_0_bypass[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y7_N21
dffeas \banco|registradores_rtl_0_bypass[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores_rtl_0_bypass[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_0_bypass [10]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[10] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_0_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y7_N14
cycloneive_lcell_comb \banco|registradores~23 (
// Equation(s):
// \banco|registradores~24  = ((\banco|registradores~11_combout  & (\banco|registradores~12_combout  & \banco|registradores_rtl_0_bypass [0]))) # (!\banco|registradores_rtl_0_bypass [10])

	.dataa(\banco|registradores~11_combout ),
	.datab(\banco|registradores_rtl_0_bypass [10]),
	.datac(\banco|registradores~12_combout ),
	.datad(\banco|registradores_rtl_0_bypass [0]),
	.cin(gnd),
	.combout(\banco|registradores~24 ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~23 .lut_mask = 16'hB333;
defparam \banco|registradores~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y7_N14
cycloneive_lcell_comb \banco|registradores_rtl_0_bypass[9]~feeder (
// Equation(s):
// \banco|registradores_rtl_0_bypass[9]~feeder_combout  = PC[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(PC[0]),
	.cin(gnd),
	.combout(\banco|registradores_rtl_0_bypass[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[9]~feeder .lut_mask = 16'hFF00;
defparam \banco|registradores_rtl_0_bypass[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y7_N15
dffeas \banco|registradores_rtl_0_bypass[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores_rtl_0_bypass[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_0_bypass [9]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[9] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_0_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y7_N0
cycloneive_lcell_comb \banco|regsaidaA[0]~0 (
// Equation(s):
// \banco|regsaidaA[0]~0_combout  = (\banco|registradores~24  & (\banco|registradores_rtl_0_bypass [9])) # (!\banco|registradores~24  & ((\banco|registradores_rtl_0|auto_generated|ram_block1a0~portbdataout )))

	.dataa(\banco|registradores~24 ),
	.datab(\banco|registradores_rtl_0_bypass [9]),
	.datac(gnd),
	.datad(\banco|registradores_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\banco|regsaidaA[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \banco|regsaidaA[0]~0 .lut_mask = 16'hDD88;
defparam \banco|regsaidaA[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y10_N20
cycloneive_lcell_comb \imm[0]~feeder (
// Equation(s):
// \imm[0]~feeder_combout  = \memoria_inst|altsyncram_component|auto_generated|q_a [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memoria_inst|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\imm[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \imm[0]~feeder .lut_mask = 16'hFF00;
defparam \imm[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y10_N21
dffeas \imm[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\imm[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flagimm~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(imm[0]),
	.prn(vcc));
// synopsys translate_off
defparam \imm[0] .is_wysiwyg = "true";
defparam \imm[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X103_Y7_N1
dffeas \banco|regsaidaA[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|regsaidaA[0]~0_combout ),
	.asdata(imm[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flagimm~q ),
	.ena(!\controle|EscReg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|regsaidaA [0]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|regsaidaA[0] .is_wysiwyg = "true";
defparam \banco|regsaidaA[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y7_N0
cycloneive_lcell_comb \banco|registradores_rtl_0_bypass[12]~feeder (
// Equation(s):
// \banco|registradores_rtl_0_bypass[12]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco|registradores_rtl_0_bypass[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[12]~feeder .lut_mask = 16'hFFFF;
defparam \banco|registradores_rtl_0_bypass[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y7_N1
dffeas \banco|registradores_rtl_0_bypass[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores_rtl_0_bypass[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_0_bypass [12]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y7_N26
cycloneive_lcell_comb \banco|registradores (
// Equation(s):
// \banco|registradores~combout  = ((\banco|registradores~11_combout  & (\banco|registradores~12_combout  & \banco|registradores_rtl_0_bypass [0]))) # (!\banco|registradores_rtl_0_bypass [12])

	.dataa(\banco|registradores~11_combout ),
	.datab(\banco|registradores_rtl_0_bypass [12]),
	.datac(\banco|registradores~12_combout ),
	.datad(\banco|registradores_rtl_0_bypass [0]),
	.cin(gnd),
	.combout(\banco|registradores~combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores .lut_mask = 16'hB333;
defparam \banco|registradores .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y7_N2
cycloneive_lcell_comb \banco|registradores_rtl_0_bypass[11]~feeder (
// Equation(s):
// \banco|registradores_rtl_0_bypass[11]~feeder_combout  = PC[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(PC[1]),
	.cin(gnd),
	.combout(\banco|registradores_rtl_0_bypass[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[11]~feeder .lut_mask = 16'hFF00;
defparam \banco|registradores_rtl_0_bypass[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y7_N3
dffeas \banco|registradores_rtl_0_bypass[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores_rtl_0_bypass[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_0_bypass [11]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y7_N22
cycloneive_lcell_comb \banco|regsaidaA[1]~1 (
// Equation(s):
// \banco|regsaidaA[1]~1_combout  = (\banco|registradores~combout  & (\banco|registradores_rtl_0_bypass [11])) # (!\banco|registradores~combout  & ((\banco|registradores_rtl_0|auto_generated|ram_block1a1 )))

	.dataa(\banco|registradores~combout ),
	.datab(\banco|registradores_rtl_0_bypass [11]),
	.datac(gnd),
	.datad(\banco|registradores_rtl_0|auto_generated|ram_block1a1 ),
	.cin(gnd),
	.combout(\banco|regsaidaA[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \banco|regsaidaA[1]~1 .lut_mask = 16'hDD88;
defparam \banco|regsaidaA[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y11_N28
cycloneive_lcell_comb \imm[1]~feeder (
// Equation(s):
// \imm[1]~feeder_combout  = \memoria_inst|altsyncram_component|auto_generated|q_a [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(\memoria_inst|altsyncram_component|auto_generated|q_a [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\imm[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \imm[1]~feeder .lut_mask = 16'hF0F0;
defparam \imm[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y11_N29
dffeas \imm[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\imm[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flagimm~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(imm[1]),
	.prn(vcc));
// synopsys translate_off
defparam \imm[1] .is_wysiwyg = "true";
defparam \imm[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X103_Y7_N23
dffeas \banco|regsaidaA[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|regsaidaA[1]~1_combout ),
	.asdata(imm[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flagimm~q ),
	.ena(!\controle|EscReg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|regsaidaA [1]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|regsaidaA[1] .is_wysiwyg = "true";
defparam \banco|regsaidaA[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y7_N24
cycloneive_lcell_comb \banco|registradores_rtl_0_bypass[14]~feeder (
// Equation(s):
// \banco|registradores_rtl_0_bypass[14]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco|registradores_rtl_0_bypass[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[14]~feeder .lut_mask = 16'hFFFF;
defparam \banco|registradores_rtl_0_bypass[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y7_N25
dffeas \banco|registradores_rtl_0_bypass[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores_rtl_0_bypass[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_0_bypass [14]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y7_N10
cycloneive_lcell_comb \banco|registradores~21 (
// Equation(s):
// \banco|registradores~25  = ((\banco|registradores~11_combout  & (\banco|registradores~12_combout  & \banco|registradores_rtl_0_bypass [0]))) # (!\banco|registradores_rtl_0_bypass [14])

	.dataa(\banco|registradores~11_combout ),
	.datab(\banco|registradores_rtl_0_bypass [14]),
	.datac(\banco|registradores~12_combout ),
	.datad(\banco|registradores_rtl_0_bypass [0]),
	.cin(gnd),
	.combout(\banco|registradores~25 ),
	.cout());
// synopsys translate_off
defparam \banco|registradores~21 .lut_mask = 16'hB333;
defparam \banco|registradores~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y7_N20
cycloneive_lcell_comb \banco|registradores_rtl_0_bypass[13]~feeder (
// Equation(s):
// \banco|registradores_rtl_0_bypass[13]~feeder_combout  = PC[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(PC[2]),
	.cin(gnd),
	.combout(\banco|registradores_rtl_0_bypass[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[13]~feeder .lut_mask = 16'hFF00;
defparam \banco|registradores_rtl_0_bypass[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y7_N21
dffeas \banco|registradores_rtl_0_bypass[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores_rtl_0_bypass[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_0_bypass [13]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y7_N12
cycloneive_lcell_comb \banco|regsaidaA[2]~2 (
// Equation(s):
// \banco|regsaidaA[2]~2_combout  = (\banco|registradores~25  & (\banco|registradores_rtl_0_bypass [13])) # (!\banco|registradores~25  & ((\banco|registradores_rtl_0|auto_generated|ram_block1a2 )))

	.dataa(\banco|registradores~25 ),
	.datab(\banco|registradores_rtl_0_bypass [13]),
	.datac(gnd),
	.datad(\banco|registradores_rtl_0|auto_generated|ram_block1a2 ),
	.cin(gnd),
	.combout(\banco|regsaidaA[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \banco|regsaidaA[2]~2 .lut_mask = 16'hDD88;
defparam \banco|regsaidaA[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y10_N14
cycloneive_lcell_comb \imm[2]~feeder (
// Equation(s):
// \imm[2]~feeder_combout  = \memoria_inst|altsyncram_component|auto_generated|q_a [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memoria_inst|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\imm[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \imm[2]~feeder .lut_mask = 16'hFF00;
defparam \imm[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y10_N15
dffeas \imm[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\imm[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flagimm~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(imm[2]),
	.prn(vcc));
// synopsys translate_off
defparam \imm[2] .is_wysiwyg = "true";
defparam \imm[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X103_Y7_N13
dffeas \banco|regsaidaA[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|regsaidaA[2]~2_combout ),
	.asdata(imm[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flagimm~q ),
	.ena(!\controle|EscReg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|regsaidaA [2]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|regsaidaA[2] .is_wysiwyg = "true";
defparam \banco|regsaidaA[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y7_N4
cycloneive_lcell_comb \conversor6|WideOr6~0 (
// Equation(s):
// \conversor6|WideOr6~0_combout  = (\banco|regsaidaA [3] & (\banco|regsaidaA [0] & (\banco|regsaidaA [1] $ (\banco|regsaidaA [2])))) # (!\banco|regsaidaA [3] & (!\banco|regsaidaA [1] & (\banco|regsaidaA [0] $ (\banco|regsaidaA [2]))))

	.dataa(\banco|regsaidaA [3]),
	.datab(\banco|regsaidaA [0]),
	.datac(\banco|regsaidaA [1]),
	.datad(\banco|regsaidaA [2]),
	.cin(gnd),
	.combout(\conversor6|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor6|WideOr6~0 .lut_mask = 16'h0984;
defparam \conversor6|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y0_N25
dffeas \conversor6|z[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor6|WideOr6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor6|z [0]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor6|z[0] .is_wysiwyg = "true";
defparam \conversor6|z[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y7_N6
cycloneive_lcell_comb \conversor6|WideOr5~0 (
// Equation(s):
// \conversor6|WideOr5~0_combout  = (\banco|regsaidaA [1] & ((\banco|regsaidaA [0] & (\banco|regsaidaA [3])) # (!\banco|regsaidaA [0] & ((\banco|regsaidaA [2]))))) # (!\banco|regsaidaA [1] & (\banco|regsaidaA [2] & (\banco|regsaidaA [0] $ (\banco|regsaidaA 
// [3]))))

	.dataa(\banco|regsaidaA [1]),
	.datab(\banco|regsaidaA [0]),
	.datac(\banco|regsaidaA [3]),
	.datad(\banco|regsaidaA [2]),
	.cin(gnd),
	.combout(\conversor6|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor6|WideOr5~0 .lut_mask = 16'hB680;
defparam \conversor6|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X65_Y0_N4
dffeas \conversor6|z[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor6|WideOr5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor6|z [1]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor6|z[1] .is_wysiwyg = "true";
defparam \conversor6|z[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y7_N28
cycloneive_lcell_comb \conversor6|WideOr4~0 (
// Equation(s):
// \conversor6|WideOr4~0_combout  = (\banco|regsaidaA [3] & (\banco|regsaidaA [2] & ((\banco|regsaidaA [1]) # (!\banco|regsaidaA [0])))) # (!\banco|regsaidaA [3] & (\banco|regsaidaA [1] & (!\banco|regsaidaA [0] & !\banco|regsaidaA [2])))

	.dataa(\banco|regsaidaA [1]),
	.datab(\banco|regsaidaA [0]),
	.datac(\banco|regsaidaA [3]),
	.datad(\banco|regsaidaA [2]),
	.cin(gnd),
	.combout(\conversor6|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor6|WideOr4~0 .lut_mask = 16'hB002;
defparam \conversor6|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X65_Y0_N11
dffeas \conversor6|z[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor6|WideOr4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor6|z [2]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor6|z[2] .is_wysiwyg = "true";
defparam \conversor6|z[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y7_N30
cycloneive_lcell_comb \conversor6|WideOr3~0 (
// Equation(s):
// \conversor6|WideOr3~0_combout  = (\banco|regsaidaA [1] & ((\banco|regsaidaA [0] & ((\banco|regsaidaA [2]))) # (!\banco|regsaidaA [0] & (\banco|regsaidaA [3] & !\banco|regsaidaA [2])))) # (!\banco|regsaidaA [1] & (!\banco|regsaidaA [3] & (\banco|regsaidaA 
// [0] $ (\banco|regsaidaA [2]))))

	.dataa(\banco|regsaidaA [3]),
	.datab(\banco|regsaidaA [0]),
	.datac(\banco|regsaidaA [1]),
	.datad(\banco|regsaidaA [2]),
	.cin(gnd),
	.combout(\conversor6|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor6|WideOr3~0 .lut_mask = 16'hC124;
defparam \conversor6|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y0_N18
dffeas \conversor6|z[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor6|WideOr3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor6|z [3]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor6|z[3] .is_wysiwyg = "true";
defparam \conversor6|z[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y7_N24
cycloneive_lcell_comb \conversor6|WideOr2~0 (
// Equation(s):
// \conversor6|WideOr2~0_combout  = (\banco|regsaidaA [1] & (\banco|regsaidaA [0] & (!\banco|regsaidaA [3]))) # (!\banco|regsaidaA [1] & ((\banco|regsaidaA [2] & ((!\banco|regsaidaA [3]))) # (!\banco|regsaidaA [2] & (\banco|regsaidaA [0]))))

	.dataa(\banco|regsaidaA [1]),
	.datab(\banco|regsaidaA [0]),
	.datac(\banco|regsaidaA [3]),
	.datad(\banco|regsaidaA [2]),
	.cin(gnd),
	.combout(\conversor6|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor6|WideOr2~0 .lut_mask = 16'h0D4C;
defparam \conversor6|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X67_Y0_N18
dffeas \conversor6|z[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor6|WideOr2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor6|z [4]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor6|z[4] .is_wysiwyg = "true";
defparam \conversor6|z[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y7_N10
cycloneive_lcell_comb \conversor6|WideOr1~0 (
// Equation(s):
// \conversor6|WideOr1~0_combout  = (\banco|regsaidaA [1] & (!\banco|regsaidaA [3] & ((\banco|regsaidaA [0]) # (!\banco|regsaidaA [2])))) # (!\banco|regsaidaA [1] & (\banco|regsaidaA [0] & (\banco|regsaidaA [3] $ (!\banco|regsaidaA [2]))))

	.dataa(\banco|regsaidaA [1]),
	.datab(\banco|regsaidaA [0]),
	.datac(\banco|regsaidaA [3]),
	.datad(\banco|regsaidaA [2]),
	.cin(gnd),
	.combout(\conversor6|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor6|WideOr1~0 .lut_mask = 16'h480E;
defparam \conversor6|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X67_Y0_N25
dffeas \conversor6|z[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor6|WideOr1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor6|z [5]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor6|z[5] .is_wysiwyg = "true";
defparam \conversor6|z[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y7_N8
cycloneive_lcell_comb \conversor6|WideOr0~0 (
// Equation(s):
// \conversor6|WideOr0~0_combout  = (\banco|regsaidaA [0] & (!\banco|regsaidaA [3] & (\banco|regsaidaA [1] $ (!\banco|regsaidaA [2])))) # (!\banco|regsaidaA [0] & (!\banco|regsaidaA [1] & (\banco|regsaidaA [3] $ (!\banco|regsaidaA [2]))))

	.dataa(\banco|regsaidaA [1]),
	.datab(\banco|regsaidaA [0]),
	.datac(\banco|regsaidaA [3]),
	.datad(\banco|regsaidaA [2]),
	.cin(gnd),
	.combout(\conversor6|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor6|WideOr0~0 .lut_mask = 16'h1805;
defparam \conversor6|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X74_Y0_N25
dffeas \conversor6|z[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor6|WideOr0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor6|z [6]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor6|z[6] .is_wysiwyg = "true";
defparam \conversor6|z[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y7_N16
cycloneive_lcell_comb \banco|registradores_rtl_0_bypass[20]~feeder (
// Equation(s):
// \banco|registradores_rtl_0_bypass[20]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco|registradores_rtl_0_bypass[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[20]~feeder .lut_mask = 16'hFFFF;
defparam \banco|registradores_rtl_0_bypass[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y7_N17
dffeas \banco|registradores_rtl_0_bypass[20] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores_rtl_0_bypass[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_0_bypass [20]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[20] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_0_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y7_N22
cycloneive_lcell_comb \banco|regsaidaA~6 (
// Equation(s):
// \banco|regsaidaA~6_combout  = (\banco|registradores_rtl_0_bypass [20] & (((!\banco|registradores_rtl_0_bypass [0]) # (!\banco|registradores~12_combout )) # (!\banco|registradores~11_combout )))

	.dataa(\banco|registradores~11_combout ),
	.datab(\banco|registradores_rtl_0_bypass [20]),
	.datac(\banco|registradores~12_combout ),
	.datad(\banco|registradores_rtl_0_bypass [0]),
	.cin(gnd),
	.combout(\banco|regsaidaA~6_combout ),
	.cout());
// synopsys translate_off
defparam \banco|regsaidaA~6 .lut_mask = 16'h4CCC;
defparam \banco|regsaidaA~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y7_N4
cycloneive_lcell_comb \banco|registradores_rtl_0_bypass[19]~feeder (
// Equation(s):
// \banco|registradores_rtl_0_bypass[19]~feeder_combout  = PC[5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(PC[5]),
	.cin(gnd),
	.combout(\banco|registradores_rtl_0_bypass[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[19]~feeder .lut_mask = 16'hFF00;
defparam \banco|registradores_rtl_0_bypass[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y7_N5
dffeas \banco|registradores_rtl_0_bypass[19] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores_rtl_0_bypass[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_0_bypass [19]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[19] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_0_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y7_N26
cycloneive_lcell_comb \banco|regsaidaA~7 (
// Equation(s):
// \banco|regsaidaA~7_combout  = (!\flagimm~q  & ((\banco|regsaidaA~6_combout  & ((\banco|registradores_rtl_0|auto_generated|ram_block1a5 ))) # (!\banco|regsaidaA~6_combout  & (\banco|registradores_rtl_0_bypass [19]))))

	.dataa(\banco|regsaidaA~6_combout ),
	.datab(\flagimm~q ),
	.datac(\banco|registradores_rtl_0_bypass [19]),
	.datad(\banco|registradores_rtl_0|auto_generated|ram_block1a5 ),
	.cin(gnd),
	.combout(\banco|regsaidaA~7_combout ),
	.cout());
// synopsys translate_off
defparam \banco|regsaidaA~7 .lut_mask = 16'h3210;
defparam \banco|regsaidaA~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y7_N27
dffeas \banco|regsaidaA[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|regsaidaA~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\controle|EscReg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|regsaidaA [5]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|regsaidaA[5] .is_wysiwyg = "true";
defparam \banco|regsaidaA[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y7_N10
cycloneive_lcell_comb \banco|registradores_rtl_0_bypass[17]~feeder (
// Equation(s):
// \banco|registradores_rtl_0_bypass[17]~feeder_combout  = PC[4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(PC[4]),
	.cin(gnd),
	.combout(\banco|registradores_rtl_0_bypass[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[17]~feeder .lut_mask = 16'hFF00;
defparam \banco|registradores_rtl_0_bypass[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y7_N11
dffeas \banco|registradores_rtl_0_bypass[17] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores_rtl_0_bypass[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_0_bypass [17]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y7_N28
cycloneive_lcell_comb \banco|registradores_rtl_0_bypass[18]~feeder (
// Equation(s):
// \banco|registradores_rtl_0_bypass[18]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco|registradores_rtl_0_bypass[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[18]~feeder .lut_mask = 16'hFFFF;
defparam \banco|registradores_rtl_0_bypass[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y7_N29
dffeas \banco|registradores_rtl_0_bypass[18] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores_rtl_0_bypass[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_0_bypass [18]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[18] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_0_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y7_N6
cycloneive_lcell_comb \banco|regsaidaA~4 (
// Equation(s):
// \banco|regsaidaA~4_combout  = (\banco|registradores_rtl_0_bypass [18] & (((!\banco|registradores_rtl_0_bypass [0]) # (!\banco|registradores~12_combout )) # (!\banco|registradores~11_combout )))

	.dataa(\banco|registradores~11_combout ),
	.datab(\banco|registradores_rtl_0_bypass [18]),
	.datac(\banco|registradores~12_combout ),
	.datad(\banco|registradores_rtl_0_bypass [0]),
	.cin(gnd),
	.combout(\banco|regsaidaA~4_combout ),
	.cout());
// synopsys translate_off
defparam \banco|regsaidaA~4 .lut_mask = 16'h4CCC;
defparam \banco|regsaidaA~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y7_N24
cycloneive_lcell_comb \banco|regsaidaA~5 (
// Equation(s):
// \banco|regsaidaA~5_combout  = (!\flagimm~q  & ((\banco|regsaidaA~4_combout  & ((\banco|registradores_rtl_0|auto_generated|ram_block1a4 ))) # (!\banco|regsaidaA~4_combout  & (\banco|registradores_rtl_0_bypass [17]))))

	.dataa(\banco|registradores_rtl_0_bypass [17]),
	.datab(\flagimm~q ),
	.datac(\banco|regsaidaA~4_combout ),
	.datad(\banco|registradores_rtl_0|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\banco|regsaidaA~5_combout ),
	.cout());
// synopsys translate_off
defparam \banco|regsaidaA~5 .lut_mask = 16'h3202;
defparam \banco|regsaidaA~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y7_N25
dffeas \banco|regsaidaA[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|regsaidaA~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\controle|EscReg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|regsaidaA [4]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|regsaidaA[4] .is_wysiwyg = "true";
defparam \banco|regsaidaA[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y7_N12
cycloneive_lcell_comb \banco|registradores_rtl_0_bypass[23]~feeder (
// Equation(s):
// \banco|registradores_rtl_0_bypass[23]~feeder_combout  = PC[7]

	.dataa(gnd),
	.datab(gnd),
	.datac(PC[7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco|registradores_rtl_0_bypass[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[23]~feeder .lut_mask = 16'hF0F0;
defparam \banco|registradores_rtl_0_bypass[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y7_N13
dffeas \banco|registradores_rtl_0_bypass[23] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores_rtl_0_bypass[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_0_bypass [23]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[23] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_0_bypass[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y7_N12
cycloneive_lcell_comb \banco|registradores_rtl_0_bypass[24]~feeder (
// Equation(s):
// \banco|registradores_rtl_0_bypass[24]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco|registradores_rtl_0_bypass[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[24]~feeder .lut_mask = 16'hFFFF;
defparam \banco|registradores_rtl_0_bypass[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y7_N13
dffeas \banco|registradores_rtl_0_bypass[24] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores_rtl_0_bypass[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_0_bypass [24]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[24] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_0_bypass[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y7_N30
cycloneive_lcell_comb \banco|regsaidaA~10 (
// Equation(s):
// \banco|regsaidaA~10_combout  = (\banco|registradores_rtl_0_bypass [24] & (((!\banco|registradores~11_combout ) # (!\banco|registradores_rtl_0_bypass [0])) # (!\banco|registradores~12_combout )))

	.dataa(\banco|registradores~12_combout ),
	.datab(\banco|registradores_rtl_0_bypass [0]),
	.datac(\banco|registradores~11_combout ),
	.datad(\banco|registradores_rtl_0_bypass [24]),
	.cin(gnd),
	.combout(\banco|regsaidaA~10_combout ),
	.cout());
// synopsys translate_off
defparam \banco|regsaidaA~10 .lut_mask = 16'h7F00;
defparam \banco|regsaidaA~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y7_N22
cycloneive_lcell_comb \banco|regsaidaA~11 (
// Equation(s):
// \banco|regsaidaA~11_combout  = (!\flagimm~q  & ((\banco|regsaidaA~10_combout  & ((\banco|registradores_rtl_0|auto_generated|ram_block1a7 ))) # (!\banco|regsaidaA~10_combout  & (\banco|registradores_rtl_0_bypass [23]))))

	.dataa(\banco|registradores_rtl_0_bypass [23]),
	.datab(\flagimm~q ),
	.datac(\banco|regsaidaA~10_combout ),
	.datad(\banco|registradores_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.combout(\banco|regsaidaA~11_combout ),
	.cout());
// synopsys translate_off
defparam \banco|regsaidaA~11 .lut_mask = 16'h3202;
defparam \banco|regsaidaA~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y7_N23
dffeas \banco|regsaidaA[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|regsaidaA~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\controle|EscReg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|regsaidaA [7]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|regsaidaA[7] .is_wysiwyg = "true";
defparam \banco|regsaidaA[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y7_N6
cycloneive_lcell_comb \banco|registradores_rtl_0_bypass[21]~feeder (
// Equation(s):
// \banco|registradores_rtl_0_bypass[21]~feeder_combout  = PC[6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(PC[6]),
	.cin(gnd),
	.combout(\banco|registradores_rtl_0_bypass[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[21]~feeder .lut_mask = 16'hFF00;
defparam \banco|registradores_rtl_0_bypass[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y7_N7
dffeas \banco|registradores_rtl_0_bypass[21] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores_rtl_0_bypass[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_0_bypass [21]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[21] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_0_bypass[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y7_N4
cycloneive_lcell_comb \banco|registradores_rtl_0_bypass[22]~feeder (
// Equation(s):
// \banco|registradores_rtl_0_bypass[22]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco|registradores_rtl_0_bypass[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[22]~feeder .lut_mask = 16'hFFFF;
defparam \banco|registradores_rtl_0_bypass[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y7_N5
dffeas \banco|registradores_rtl_0_bypass[22] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|registradores_rtl_0_bypass[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|registradores_rtl_0_bypass [22]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|registradores_rtl_0_bypass[22] .is_wysiwyg = "true";
defparam \banco|registradores_rtl_0_bypass[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y7_N2
cycloneive_lcell_comb \banco|regsaidaA~8 (
// Equation(s):
// \banco|regsaidaA~8_combout  = (\banco|registradores_rtl_0_bypass [22] & (((!\banco|registradores_rtl_0_bypass [0]) # (!\banco|registradores~11_combout )) # (!\banco|registradores~12_combout )))

	.dataa(\banco|registradores~12_combout ),
	.datab(\banco|registradores_rtl_0_bypass [22]),
	.datac(\banco|registradores~11_combout ),
	.datad(\banco|registradores_rtl_0_bypass [0]),
	.cin(gnd),
	.combout(\banco|regsaidaA~8_combout ),
	.cout());
// synopsys translate_off
defparam \banco|regsaidaA~8 .lut_mask = 16'h4CCC;
defparam \banco|regsaidaA~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y7_N0
cycloneive_lcell_comb \banco|regsaidaA~9 (
// Equation(s):
// \banco|regsaidaA~9_combout  = (!\flagimm~q  & ((\banco|regsaidaA~8_combout  & ((\banco|registradores_rtl_0|auto_generated|ram_block1a6 ))) # (!\banco|regsaidaA~8_combout  & (\banco|registradores_rtl_0_bypass [21]))))

	.dataa(\banco|registradores_rtl_0_bypass [21]),
	.datab(\flagimm~q ),
	.datac(\banco|regsaidaA~8_combout ),
	.datad(\banco|registradores_rtl_0|auto_generated|ram_block1a6 ),
	.cin(gnd),
	.combout(\banco|regsaidaA~9_combout ),
	.cout());
// synopsys translate_off
defparam \banco|regsaidaA~9 .lut_mask = 16'h3202;
defparam \banco|regsaidaA~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y7_N1
dffeas \banco|regsaidaA[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\banco|regsaidaA~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\controle|EscReg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco|regsaidaA [6]),
	.prn(vcc));
// synopsys translate_off
defparam \banco|regsaidaA[6] .is_wysiwyg = "true";
defparam \banco|regsaidaA[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y7_N28
cycloneive_lcell_comb \conversor7|WideOr6~0 (
// Equation(s):
// \conversor7|WideOr6~0_combout  = (\banco|regsaidaA [7] & (\banco|regsaidaA [4] & (\banco|regsaidaA [5] $ (\banco|regsaidaA [6])))) # (!\banco|regsaidaA [7] & (!\banco|regsaidaA [5] & (\banco|regsaidaA [4] $ (\banco|regsaidaA [6]))))

	.dataa(\banco|regsaidaA [5]),
	.datab(\banco|regsaidaA [4]),
	.datac(\banco|regsaidaA [7]),
	.datad(\banco|regsaidaA [6]),
	.cin(gnd),
	.combout(\conversor7|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor7|WideOr6~0 .lut_mask = 16'h4184;
defparam \conversor7|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X74_Y0_N18
dffeas \conversor7|z[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor7|WideOr6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor7|z [0]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor7|z[0] .is_wysiwyg = "true";
defparam \conversor7|z[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y7_N2
cycloneive_lcell_comb \conversor7|WideOr5~0 (
// Equation(s):
// \conversor7|WideOr5~0_combout  = (\banco|regsaidaA [5] & ((\banco|regsaidaA [4] & (\banco|regsaidaA [7])) # (!\banco|regsaidaA [4] & ((\banco|regsaidaA [6]))))) # (!\banco|regsaidaA [5] & (\banco|regsaidaA [6] & (\banco|regsaidaA [4] $ (\banco|regsaidaA 
// [7]))))

	.dataa(\banco|regsaidaA [5]),
	.datab(\banco|regsaidaA [4]),
	.datac(\banco|regsaidaA [7]),
	.datad(\banco|regsaidaA [6]),
	.cin(gnd),
	.combout(\conversor7|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor7|WideOr5~0 .lut_mask = 16'hB680;
defparam \conversor7|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X67_Y0_N11
dffeas \conversor7|z[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor7|WideOr5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor7|z [1]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor7|z[1] .is_wysiwyg = "true";
defparam \conversor7|z[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y7_N16
cycloneive_lcell_comb \conversor7|WideOr4~0 (
// Equation(s):
// \conversor7|WideOr4~0_combout  = (\banco|regsaidaA [7] & (\banco|regsaidaA [6] & ((\banco|regsaidaA [5]) # (!\banco|regsaidaA [4])))) # (!\banco|regsaidaA [7] & (\banco|regsaidaA [5] & (!\banco|regsaidaA [4] & !\banco|regsaidaA [6])))

	.dataa(\banco|regsaidaA [5]),
	.datab(\banco|regsaidaA [4]),
	.datac(\banco|regsaidaA [7]),
	.datad(\banco|regsaidaA [6]),
	.cin(gnd),
	.combout(\conversor7|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor7|WideOr4~0 .lut_mask = 16'hB002;
defparam \conversor7|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X62_Y0_N25
dffeas \conversor7|z[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor7|WideOr4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor7|z [2]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor7|z[2] .is_wysiwyg = "true";
defparam \conversor7|z[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y7_N30
cycloneive_lcell_comb \conversor7|WideOr3~0 (
// Equation(s):
// \conversor7|WideOr3~0_combout  = (\banco|regsaidaA [5] & ((\banco|regsaidaA [4] & ((\banco|regsaidaA [6]))) # (!\banco|regsaidaA [4] & (\banco|regsaidaA [7] & !\banco|regsaidaA [6])))) # (!\banco|regsaidaA [5] & (!\banco|regsaidaA [7] & (\banco|regsaidaA 
// [4] $ (\banco|regsaidaA [6]))))

	.dataa(\banco|regsaidaA [5]),
	.datab(\banco|regsaidaA [4]),
	.datac(\banco|regsaidaA [7]),
	.datad(\banco|regsaidaA [6]),
	.cin(gnd),
	.combout(\conversor7|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor7|WideOr3~0 .lut_mask = 16'h8924;
defparam \conversor7|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X62_Y0_N18
dffeas \conversor7|z[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor7|WideOr3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor7|z [3]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor7|z[3] .is_wysiwyg = "true";
defparam \conversor7|z[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y7_N8
cycloneive_lcell_comb \conversor7|WideOr2~0 (
// Equation(s):
// \conversor7|WideOr2~0_combout  = (\banco|regsaidaA [5] & (\banco|regsaidaA [4] & (!\banco|regsaidaA [7]))) # (!\banco|regsaidaA [5] & ((\banco|regsaidaA [6] & ((!\banco|regsaidaA [7]))) # (!\banco|regsaidaA [6] & (\banco|regsaidaA [4]))))

	.dataa(\banco|regsaidaA [5]),
	.datab(\banco|regsaidaA [4]),
	.datac(\banco|regsaidaA [7]),
	.datad(\banco|regsaidaA [6]),
	.cin(gnd),
	.combout(\conversor7|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor7|WideOr2~0 .lut_mask = 16'h0D4C;
defparam \conversor7|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X67_Y0_N4
dffeas \conversor7|z[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor7|WideOr2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor7|z [4]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor7|z[4] .is_wysiwyg = "true";
defparam \conversor7|z[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y7_N14
cycloneive_lcell_comb \conversor7|WideOr1~0 (
// Equation(s):
// \conversor7|WideOr1~0_combout  = (\banco|regsaidaA [5] & (!\banco|regsaidaA [7] & ((\banco|regsaidaA [4]) # (!\banco|regsaidaA [6])))) # (!\banco|regsaidaA [5] & (\banco|regsaidaA [4] & (\banco|regsaidaA [7] $ (!\banco|regsaidaA [6]))))

	.dataa(\banco|regsaidaA [5]),
	.datab(\banco|regsaidaA [4]),
	.datac(\banco|regsaidaA [7]),
	.datad(\banco|regsaidaA [6]),
	.cin(gnd),
	.combout(\conversor7|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor7|WideOr1~0 .lut_mask = 16'h480E;
defparam \conversor7|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X69_Y0_N11
dffeas \conversor7|z[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor7|WideOr1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor7|z [5]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor7|z[5] .is_wysiwyg = "true";
defparam \conversor7|z[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y7_N20
cycloneive_lcell_comb \conversor7|WideOr0~0 (
// Equation(s):
// \conversor7|WideOr0~0_combout  = (\banco|regsaidaA [4] & (!\banco|regsaidaA [7] & (\banco|regsaidaA [5] $ (!\banco|regsaidaA [6])))) # (!\banco|regsaidaA [4] & (!\banco|regsaidaA [5] & (\banco|regsaidaA [7] $ (!\banco|regsaidaA [6]))))

	.dataa(\banco|regsaidaA [5]),
	.datab(\banco|regsaidaA [4]),
	.datac(\banco|regsaidaA [7]),
	.datad(\banco|regsaidaA [6]),
	.cin(gnd),
	.combout(\conversor7|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \conversor7|WideOr0~0 .lut_mask = 16'h1805;
defparam \conversor7|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X54_Y0_N25
dffeas \conversor7|z[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\conversor7|WideOr0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conversor7|z [6]),
	.prn(vcc));
// synopsys translate_off
defparam \conversor7|z[6] .is_wysiwyg = "true";
defparam \conversor7|z[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N8
cycloneive_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y53_N15
cycloneive_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y42_N15
cycloneive_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y35_N22
cycloneive_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N8
cycloneive_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

assign HEX0[0] = \HEX0[0]~output_o ;

assign HEX0[1] = \HEX0[1]~output_o ;

assign HEX0[2] = \HEX0[2]~output_o ;

assign HEX0[3] = \HEX0[3]~output_o ;

assign HEX0[4] = \HEX0[4]~output_o ;

assign HEX0[5] = \HEX0[5]~output_o ;

assign HEX0[6] = \HEX0[6]~output_o ;

assign HEX1[0] = \HEX1[0]~output_o ;

assign HEX1[1] = \HEX1[1]~output_o ;

assign HEX1[2] = \HEX1[2]~output_o ;

assign HEX1[3] = \HEX1[3]~output_o ;

assign HEX1[4] = \HEX1[4]~output_o ;

assign HEX1[5] = \HEX1[5]~output_o ;

assign HEX1[6] = \HEX1[6]~output_o ;

assign HEX2[0] = \HEX2[0]~output_o ;

assign HEX2[1] = \HEX2[1]~output_o ;

assign HEX2[2] = \HEX2[2]~output_o ;

assign HEX2[3] = \HEX2[3]~output_o ;

assign HEX2[4] = \HEX2[4]~output_o ;

assign HEX2[5] = \HEX2[5]~output_o ;

assign HEX2[6] = \HEX2[6]~output_o ;

assign HEX3[0] = \HEX3[0]~output_o ;

assign HEX3[1] = \HEX3[1]~output_o ;

assign HEX3[2] = \HEX3[2]~output_o ;

assign HEX3[3] = \HEX3[3]~output_o ;

assign HEX3[4] = \HEX3[4]~output_o ;

assign HEX3[5] = \HEX3[5]~output_o ;

assign HEX3[6] = \HEX3[6]~output_o ;

assign HEX4[0] = \HEX4[0]~output_o ;

assign HEX4[1] = \HEX4[1]~output_o ;

assign HEX4[2] = \HEX4[2]~output_o ;

assign HEX4[3] = \HEX4[3]~output_o ;

assign HEX4[4] = \HEX4[4]~output_o ;

assign HEX4[5] = \HEX4[5]~output_o ;

assign HEX4[6] = \HEX4[6]~output_o ;

assign HEX5[0] = \HEX5[0]~output_o ;

assign HEX5[1] = \HEX5[1]~output_o ;

assign HEX5[2] = \HEX5[2]~output_o ;

assign HEX5[3] = \HEX5[3]~output_o ;

assign HEX5[4] = \HEX5[4]~output_o ;

assign HEX5[5] = \HEX5[5]~output_o ;

assign HEX5[6] = \HEX5[6]~output_o ;

assign HEX6[0] = \HEX6[0]~output_o ;

assign HEX6[1] = \HEX6[1]~output_o ;

assign HEX6[2] = \HEX6[2]~output_o ;

assign HEX6[3] = \HEX6[3]~output_o ;

assign HEX6[4] = \HEX6[4]~output_o ;

assign HEX6[5] = \HEX6[5]~output_o ;

assign HEX6[6] = \HEX6[6]~output_o ;

assign HEX7[0] = \HEX7[0]~output_o ;

assign HEX7[1] = \HEX7[1]~output_o ;

assign HEX7[2] = \HEX7[2]~output_o ;

assign HEX7[3] = \HEX7[3]~output_o ;

assign HEX7[4] = \HEX7[4]~output_o ;

assign HEX7[5] = \HEX7[5]~output_o ;

assign HEX7[6] = \HEX7[6]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
