# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 936 \
    name edge_attr_aggr_0_0_0_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_0_0_0_V \
    op interface \
    ports { edge_attr_aggr_0_0_0_V_address0 { O 6 vector } edge_attr_aggr_0_0_0_V_ce0 { O 1 bit } edge_attr_aggr_0_0_0_V_we0 { O 1 bit } edge_attr_aggr_0_0_0_V_d0 { O 14 vector } edge_attr_aggr_0_0_0_V_q0 { I 14 vector } edge_attr_aggr_0_0_0_V_address1 { O 6 vector } edge_attr_aggr_0_0_0_V_ce1 { O 1 bit } edge_attr_aggr_0_0_0_V_we1 { O 1 bit } edge_attr_aggr_0_0_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_0_0_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 937 \
    name edge_attr_aggr_0_0_1_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_0_0_1_V \
    op interface \
    ports { edge_attr_aggr_0_0_1_V_address0 { O 6 vector } edge_attr_aggr_0_0_1_V_ce0 { O 1 bit } edge_attr_aggr_0_0_1_V_we0 { O 1 bit } edge_attr_aggr_0_0_1_V_d0 { O 14 vector } edge_attr_aggr_0_0_1_V_q0 { I 14 vector } edge_attr_aggr_0_0_1_V_address1 { O 6 vector } edge_attr_aggr_0_0_1_V_ce1 { O 1 bit } edge_attr_aggr_0_0_1_V_we1 { O 1 bit } edge_attr_aggr_0_0_1_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_0_0_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 938 \
    name edge_attr_aggr_0_0_2_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_0_0_2_V \
    op interface \
    ports { edge_attr_aggr_0_0_2_V_address0 { O 6 vector } edge_attr_aggr_0_0_2_V_ce0 { O 1 bit } edge_attr_aggr_0_0_2_V_we0 { O 1 bit } edge_attr_aggr_0_0_2_V_d0 { O 14 vector } edge_attr_aggr_0_0_2_V_q0 { I 14 vector } edge_attr_aggr_0_0_2_V_address1 { O 6 vector } edge_attr_aggr_0_0_2_V_ce1 { O 1 bit } edge_attr_aggr_0_0_2_V_we1 { O 1 bit } edge_attr_aggr_0_0_2_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_0_0_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 939 \
    name edge_attr_aggr_0_0_3_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_0_0_3_V \
    op interface \
    ports { edge_attr_aggr_0_0_3_V_address0 { O 6 vector } edge_attr_aggr_0_0_3_V_ce0 { O 1 bit } edge_attr_aggr_0_0_3_V_we0 { O 1 bit } edge_attr_aggr_0_0_3_V_d0 { O 14 vector } edge_attr_aggr_0_0_3_V_q0 { I 14 vector } edge_attr_aggr_0_0_3_V_address1 { O 6 vector } edge_attr_aggr_0_0_3_V_ce1 { O 1 bit } edge_attr_aggr_0_0_3_V_we1 { O 1 bit } edge_attr_aggr_0_0_3_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_0_0_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 940 \
    name edge_attr_aggr_0_1_0_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_0_1_0_V \
    op interface \
    ports { edge_attr_aggr_0_1_0_V_address0 { O 6 vector } edge_attr_aggr_0_1_0_V_ce0 { O 1 bit } edge_attr_aggr_0_1_0_V_we0 { O 1 bit } edge_attr_aggr_0_1_0_V_d0 { O 14 vector } edge_attr_aggr_0_1_0_V_q0 { I 14 vector } edge_attr_aggr_0_1_0_V_address1 { O 6 vector } edge_attr_aggr_0_1_0_V_ce1 { O 1 bit } edge_attr_aggr_0_1_0_V_we1 { O 1 bit } edge_attr_aggr_0_1_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_0_1_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 941 \
    name edge_attr_aggr_0_1_1_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_0_1_1_V \
    op interface \
    ports { edge_attr_aggr_0_1_1_V_address0 { O 6 vector } edge_attr_aggr_0_1_1_V_ce0 { O 1 bit } edge_attr_aggr_0_1_1_V_we0 { O 1 bit } edge_attr_aggr_0_1_1_V_d0 { O 14 vector } edge_attr_aggr_0_1_1_V_q0 { I 14 vector } edge_attr_aggr_0_1_1_V_address1 { O 6 vector } edge_attr_aggr_0_1_1_V_ce1 { O 1 bit } edge_attr_aggr_0_1_1_V_we1 { O 1 bit } edge_attr_aggr_0_1_1_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_0_1_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 942 \
    name edge_attr_aggr_0_1_2_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_0_1_2_V \
    op interface \
    ports { edge_attr_aggr_0_1_2_V_address0 { O 6 vector } edge_attr_aggr_0_1_2_V_ce0 { O 1 bit } edge_attr_aggr_0_1_2_V_we0 { O 1 bit } edge_attr_aggr_0_1_2_V_d0 { O 14 vector } edge_attr_aggr_0_1_2_V_q0 { I 14 vector } edge_attr_aggr_0_1_2_V_address1 { O 6 vector } edge_attr_aggr_0_1_2_V_ce1 { O 1 bit } edge_attr_aggr_0_1_2_V_we1 { O 1 bit } edge_attr_aggr_0_1_2_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_0_1_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 943 \
    name edge_attr_aggr_0_1_3_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_0_1_3_V \
    op interface \
    ports { edge_attr_aggr_0_1_3_V_address0 { O 6 vector } edge_attr_aggr_0_1_3_V_ce0 { O 1 bit } edge_attr_aggr_0_1_3_V_we0 { O 1 bit } edge_attr_aggr_0_1_3_V_d0 { O 14 vector } edge_attr_aggr_0_1_3_V_q0 { I 14 vector } edge_attr_aggr_0_1_3_V_address1 { O 6 vector } edge_attr_aggr_0_1_3_V_ce1 { O 1 bit } edge_attr_aggr_0_1_3_V_we1 { O 1 bit } edge_attr_aggr_0_1_3_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_0_1_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 944 \
    name edge_attr_aggr_0_2_0_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_0_2_0_V \
    op interface \
    ports { edge_attr_aggr_0_2_0_V_address0 { O 6 vector } edge_attr_aggr_0_2_0_V_ce0 { O 1 bit } edge_attr_aggr_0_2_0_V_we0 { O 1 bit } edge_attr_aggr_0_2_0_V_d0 { O 14 vector } edge_attr_aggr_0_2_0_V_q0 { I 14 vector } edge_attr_aggr_0_2_0_V_address1 { O 6 vector } edge_attr_aggr_0_2_0_V_ce1 { O 1 bit } edge_attr_aggr_0_2_0_V_we1 { O 1 bit } edge_attr_aggr_0_2_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_0_2_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 945 \
    name edge_attr_aggr_0_2_1_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_0_2_1_V \
    op interface \
    ports { edge_attr_aggr_0_2_1_V_address0 { O 6 vector } edge_attr_aggr_0_2_1_V_ce0 { O 1 bit } edge_attr_aggr_0_2_1_V_we0 { O 1 bit } edge_attr_aggr_0_2_1_V_d0 { O 14 vector } edge_attr_aggr_0_2_1_V_q0 { I 14 vector } edge_attr_aggr_0_2_1_V_address1 { O 6 vector } edge_attr_aggr_0_2_1_V_ce1 { O 1 bit } edge_attr_aggr_0_2_1_V_we1 { O 1 bit } edge_attr_aggr_0_2_1_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_0_2_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 946 \
    name edge_attr_aggr_0_2_2_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_0_2_2_V \
    op interface \
    ports { edge_attr_aggr_0_2_2_V_address0 { O 6 vector } edge_attr_aggr_0_2_2_V_ce0 { O 1 bit } edge_attr_aggr_0_2_2_V_we0 { O 1 bit } edge_attr_aggr_0_2_2_V_d0 { O 14 vector } edge_attr_aggr_0_2_2_V_q0 { I 14 vector } edge_attr_aggr_0_2_2_V_address1 { O 6 vector } edge_attr_aggr_0_2_2_V_ce1 { O 1 bit } edge_attr_aggr_0_2_2_V_we1 { O 1 bit } edge_attr_aggr_0_2_2_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_0_2_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 947 \
    name edge_attr_aggr_0_2_3_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_0_2_3_V \
    op interface \
    ports { edge_attr_aggr_0_2_3_V_address0 { O 6 vector } edge_attr_aggr_0_2_3_V_ce0 { O 1 bit } edge_attr_aggr_0_2_3_V_we0 { O 1 bit } edge_attr_aggr_0_2_3_V_d0 { O 14 vector } edge_attr_aggr_0_2_3_V_q0 { I 14 vector } edge_attr_aggr_0_2_3_V_address1 { O 6 vector } edge_attr_aggr_0_2_3_V_ce1 { O 1 bit } edge_attr_aggr_0_2_3_V_we1 { O 1 bit } edge_attr_aggr_0_2_3_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_0_2_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 948 \
    name edge_attr_aggr_0_3_0_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_0_3_0_V \
    op interface \
    ports { edge_attr_aggr_0_3_0_V_address0 { O 6 vector } edge_attr_aggr_0_3_0_V_ce0 { O 1 bit } edge_attr_aggr_0_3_0_V_we0 { O 1 bit } edge_attr_aggr_0_3_0_V_d0 { O 14 vector } edge_attr_aggr_0_3_0_V_q0 { I 14 vector } edge_attr_aggr_0_3_0_V_address1 { O 6 vector } edge_attr_aggr_0_3_0_V_ce1 { O 1 bit } edge_attr_aggr_0_3_0_V_we1 { O 1 bit } edge_attr_aggr_0_3_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_0_3_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 949 \
    name edge_attr_aggr_0_3_1_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_0_3_1_V \
    op interface \
    ports { edge_attr_aggr_0_3_1_V_address0 { O 6 vector } edge_attr_aggr_0_3_1_V_ce0 { O 1 bit } edge_attr_aggr_0_3_1_V_we0 { O 1 bit } edge_attr_aggr_0_3_1_V_d0 { O 14 vector } edge_attr_aggr_0_3_1_V_q0 { I 14 vector } edge_attr_aggr_0_3_1_V_address1 { O 6 vector } edge_attr_aggr_0_3_1_V_ce1 { O 1 bit } edge_attr_aggr_0_3_1_V_we1 { O 1 bit } edge_attr_aggr_0_3_1_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_0_3_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 950 \
    name edge_attr_aggr_0_3_2_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_0_3_2_V \
    op interface \
    ports { edge_attr_aggr_0_3_2_V_address0 { O 6 vector } edge_attr_aggr_0_3_2_V_ce0 { O 1 bit } edge_attr_aggr_0_3_2_V_we0 { O 1 bit } edge_attr_aggr_0_3_2_V_d0 { O 14 vector } edge_attr_aggr_0_3_2_V_q0 { I 14 vector } edge_attr_aggr_0_3_2_V_address1 { O 6 vector } edge_attr_aggr_0_3_2_V_ce1 { O 1 bit } edge_attr_aggr_0_3_2_V_we1 { O 1 bit } edge_attr_aggr_0_3_2_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_0_3_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 951 \
    name edge_attr_aggr_0_3_3_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_0_3_3_V \
    op interface \
    ports { edge_attr_aggr_0_3_3_V_address0 { O 6 vector } edge_attr_aggr_0_3_3_V_ce0 { O 1 bit } edge_attr_aggr_0_3_3_V_we0 { O 1 bit } edge_attr_aggr_0_3_3_V_d0 { O 14 vector } edge_attr_aggr_0_3_3_V_q0 { I 14 vector } edge_attr_aggr_0_3_3_V_address1 { O 6 vector } edge_attr_aggr_0_3_3_V_ce1 { O 1 bit } edge_attr_aggr_0_3_3_V_we1 { O 1 bit } edge_attr_aggr_0_3_3_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_0_3_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 952 \
    name edge_attr_aggr_1_0_0_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_1_0_0_V \
    op interface \
    ports { edge_attr_aggr_1_0_0_V_address0 { O 6 vector } edge_attr_aggr_1_0_0_V_ce0 { O 1 bit } edge_attr_aggr_1_0_0_V_we0 { O 1 bit } edge_attr_aggr_1_0_0_V_d0 { O 14 vector } edge_attr_aggr_1_0_0_V_q0 { I 14 vector } edge_attr_aggr_1_0_0_V_address1 { O 6 vector } edge_attr_aggr_1_0_0_V_ce1 { O 1 bit } edge_attr_aggr_1_0_0_V_we1 { O 1 bit } edge_attr_aggr_1_0_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_1_0_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 953 \
    name edge_attr_aggr_1_0_1_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_1_0_1_V \
    op interface \
    ports { edge_attr_aggr_1_0_1_V_address0 { O 6 vector } edge_attr_aggr_1_0_1_V_ce0 { O 1 bit } edge_attr_aggr_1_0_1_V_we0 { O 1 bit } edge_attr_aggr_1_0_1_V_d0 { O 14 vector } edge_attr_aggr_1_0_1_V_q0 { I 14 vector } edge_attr_aggr_1_0_1_V_address1 { O 6 vector } edge_attr_aggr_1_0_1_V_ce1 { O 1 bit } edge_attr_aggr_1_0_1_V_we1 { O 1 bit } edge_attr_aggr_1_0_1_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_1_0_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 954 \
    name edge_attr_aggr_1_0_2_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_1_0_2_V \
    op interface \
    ports { edge_attr_aggr_1_0_2_V_address0 { O 6 vector } edge_attr_aggr_1_0_2_V_ce0 { O 1 bit } edge_attr_aggr_1_0_2_V_we0 { O 1 bit } edge_attr_aggr_1_0_2_V_d0 { O 14 vector } edge_attr_aggr_1_0_2_V_q0 { I 14 vector } edge_attr_aggr_1_0_2_V_address1 { O 6 vector } edge_attr_aggr_1_0_2_V_ce1 { O 1 bit } edge_attr_aggr_1_0_2_V_we1 { O 1 bit } edge_attr_aggr_1_0_2_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_1_0_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 955 \
    name edge_attr_aggr_1_0_3_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_1_0_3_V \
    op interface \
    ports { edge_attr_aggr_1_0_3_V_address0 { O 6 vector } edge_attr_aggr_1_0_3_V_ce0 { O 1 bit } edge_attr_aggr_1_0_3_V_we0 { O 1 bit } edge_attr_aggr_1_0_3_V_d0 { O 14 vector } edge_attr_aggr_1_0_3_V_q0 { I 14 vector } edge_attr_aggr_1_0_3_V_address1 { O 6 vector } edge_attr_aggr_1_0_3_V_ce1 { O 1 bit } edge_attr_aggr_1_0_3_V_we1 { O 1 bit } edge_attr_aggr_1_0_3_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_1_0_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 956 \
    name edge_attr_aggr_1_1_0_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_1_1_0_V \
    op interface \
    ports { edge_attr_aggr_1_1_0_V_address0 { O 6 vector } edge_attr_aggr_1_1_0_V_ce0 { O 1 bit } edge_attr_aggr_1_1_0_V_we0 { O 1 bit } edge_attr_aggr_1_1_0_V_d0 { O 14 vector } edge_attr_aggr_1_1_0_V_q0 { I 14 vector } edge_attr_aggr_1_1_0_V_address1 { O 6 vector } edge_attr_aggr_1_1_0_V_ce1 { O 1 bit } edge_attr_aggr_1_1_0_V_we1 { O 1 bit } edge_attr_aggr_1_1_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_1_1_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 957 \
    name edge_attr_aggr_1_1_1_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_1_1_1_V \
    op interface \
    ports { edge_attr_aggr_1_1_1_V_address0 { O 6 vector } edge_attr_aggr_1_1_1_V_ce0 { O 1 bit } edge_attr_aggr_1_1_1_V_we0 { O 1 bit } edge_attr_aggr_1_1_1_V_d0 { O 14 vector } edge_attr_aggr_1_1_1_V_q0 { I 14 vector } edge_attr_aggr_1_1_1_V_address1 { O 6 vector } edge_attr_aggr_1_1_1_V_ce1 { O 1 bit } edge_attr_aggr_1_1_1_V_we1 { O 1 bit } edge_attr_aggr_1_1_1_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_1_1_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 958 \
    name edge_attr_aggr_1_1_2_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_1_1_2_V \
    op interface \
    ports { edge_attr_aggr_1_1_2_V_address0 { O 6 vector } edge_attr_aggr_1_1_2_V_ce0 { O 1 bit } edge_attr_aggr_1_1_2_V_we0 { O 1 bit } edge_attr_aggr_1_1_2_V_d0 { O 14 vector } edge_attr_aggr_1_1_2_V_q0 { I 14 vector } edge_attr_aggr_1_1_2_V_address1 { O 6 vector } edge_attr_aggr_1_1_2_V_ce1 { O 1 bit } edge_attr_aggr_1_1_2_V_we1 { O 1 bit } edge_attr_aggr_1_1_2_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_1_1_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 959 \
    name edge_attr_aggr_1_1_3_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_1_1_3_V \
    op interface \
    ports { edge_attr_aggr_1_1_3_V_address0 { O 6 vector } edge_attr_aggr_1_1_3_V_ce0 { O 1 bit } edge_attr_aggr_1_1_3_V_we0 { O 1 bit } edge_attr_aggr_1_1_3_V_d0 { O 14 vector } edge_attr_aggr_1_1_3_V_q0 { I 14 vector } edge_attr_aggr_1_1_3_V_address1 { O 6 vector } edge_attr_aggr_1_1_3_V_ce1 { O 1 bit } edge_attr_aggr_1_1_3_V_we1 { O 1 bit } edge_attr_aggr_1_1_3_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_1_1_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 960 \
    name edge_attr_aggr_1_2_0_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_1_2_0_V \
    op interface \
    ports { edge_attr_aggr_1_2_0_V_address0 { O 6 vector } edge_attr_aggr_1_2_0_V_ce0 { O 1 bit } edge_attr_aggr_1_2_0_V_we0 { O 1 bit } edge_attr_aggr_1_2_0_V_d0 { O 14 vector } edge_attr_aggr_1_2_0_V_q0 { I 14 vector } edge_attr_aggr_1_2_0_V_address1 { O 6 vector } edge_attr_aggr_1_2_0_V_ce1 { O 1 bit } edge_attr_aggr_1_2_0_V_we1 { O 1 bit } edge_attr_aggr_1_2_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_1_2_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 961 \
    name edge_attr_aggr_1_2_1_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_1_2_1_V \
    op interface \
    ports { edge_attr_aggr_1_2_1_V_address0 { O 6 vector } edge_attr_aggr_1_2_1_V_ce0 { O 1 bit } edge_attr_aggr_1_2_1_V_we0 { O 1 bit } edge_attr_aggr_1_2_1_V_d0 { O 14 vector } edge_attr_aggr_1_2_1_V_q0 { I 14 vector } edge_attr_aggr_1_2_1_V_address1 { O 6 vector } edge_attr_aggr_1_2_1_V_ce1 { O 1 bit } edge_attr_aggr_1_2_1_V_we1 { O 1 bit } edge_attr_aggr_1_2_1_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_1_2_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 962 \
    name edge_attr_aggr_1_2_2_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_1_2_2_V \
    op interface \
    ports { edge_attr_aggr_1_2_2_V_address0 { O 6 vector } edge_attr_aggr_1_2_2_V_ce0 { O 1 bit } edge_attr_aggr_1_2_2_V_we0 { O 1 bit } edge_attr_aggr_1_2_2_V_d0 { O 14 vector } edge_attr_aggr_1_2_2_V_q0 { I 14 vector } edge_attr_aggr_1_2_2_V_address1 { O 6 vector } edge_attr_aggr_1_2_2_V_ce1 { O 1 bit } edge_attr_aggr_1_2_2_V_we1 { O 1 bit } edge_attr_aggr_1_2_2_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_1_2_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 963 \
    name edge_attr_aggr_1_2_3_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_1_2_3_V \
    op interface \
    ports { edge_attr_aggr_1_2_3_V_address0 { O 6 vector } edge_attr_aggr_1_2_3_V_ce0 { O 1 bit } edge_attr_aggr_1_2_3_V_we0 { O 1 bit } edge_attr_aggr_1_2_3_V_d0 { O 14 vector } edge_attr_aggr_1_2_3_V_q0 { I 14 vector } edge_attr_aggr_1_2_3_V_address1 { O 6 vector } edge_attr_aggr_1_2_3_V_ce1 { O 1 bit } edge_attr_aggr_1_2_3_V_we1 { O 1 bit } edge_attr_aggr_1_2_3_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_1_2_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 964 \
    name edge_attr_aggr_1_3_0_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_1_3_0_V \
    op interface \
    ports { edge_attr_aggr_1_3_0_V_address0 { O 6 vector } edge_attr_aggr_1_3_0_V_ce0 { O 1 bit } edge_attr_aggr_1_3_0_V_we0 { O 1 bit } edge_attr_aggr_1_3_0_V_d0 { O 14 vector } edge_attr_aggr_1_3_0_V_q0 { I 14 vector } edge_attr_aggr_1_3_0_V_address1 { O 6 vector } edge_attr_aggr_1_3_0_V_ce1 { O 1 bit } edge_attr_aggr_1_3_0_V_we1 { O 1 bit } edge_attr_aggr_1_3_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_1_3_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 965 \
    name edge_attr_aggr_1_3_1_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_1_3_1_V \
    op interface \
    ports { edge_attr_aggr_1_3_1_V_address0 { O 6 vector } edge_attr_aggr_1_3_1_V_ce0 { O 1 bit } edge_attr_aggr_1_3_1_V_we0 { O 1 bit } edge_attr_aggr_1_3_1_V_d0 { O 14 vector } edge_attr_aggr_1_3_1_V_q0 { I 14 vector } edge_attr_aggr_1_3_1_V_address1 { O 6 vector } edge_attr_aggr_1_3_1_V_ce1 { O 1 bit } edge_attr_aggr_1_3_1_V_we1 { O 1 bit } edge_attr_aggr_1_3_1_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_1_3_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 966 \
    name edge_attr_aggr_1_3_2_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_1_3_2_V \
    op interface \
    ports { edge_attr_aggr_1_3_2_V_address0 { O 6 vector } edge_attr_aggr_1_3_2_V_ce0 { O 1 bit } edge_attr_aggr_1_3_2_V_we0 { O 1 bit } edge_attr_aggr_1_3_2_V_d0 { O 14 vector } edge_attr_aggr_1_3_2_V_q0 { I 14 vector } edge_attr_aggr_1_3_2_V_address1 { O 6 vector } edge_attr_aggr_1_3_2_V_ce1 { O 1 bit } edge_attr_aggr_1_3_2_V_we1 { O 1 bit } edge_attr_aggr_1_3_2_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_1_3_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 967 \
    name edge_attr_aggr_1_3_3_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_1_3_3_V \
    op interface \
    ports { edge_attr_aggr_1_3_3_V_address0 { O 6 vector } edge_attr_aggr_1_3_3_V_ce0 { O 1 bit } edge_attr_aggr_1_3_3_V_we0 { O 1 bit } edge_attr_aggr_1_3_3_V_d0 { O 14 vector } edge_attr_aggr_1_3_3_V_q0 { I 14 vector } edge_attr_aggr_1_3_3_V_address1 { O 6 vector } edge_attr_aggr_1_3_3_V_ce1 { O 1 bit } edge_attr_aggr_1_3_3_V_we1 { O 1 bit } edge_attr_aggr_1_3_3_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_1_3_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 968 \
    name edge_attr_aggr_2_0_0_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_2_0_0_V \
    op interface \
    ports { edge_attr_aggr_2_0_0_V_address0 { O 6 vector } edge_attr_aggr_2_0_0_V_ce0 { O 1 bit } edge_attr_aggr_2_0_0_V_we0 { O 1 bit } edge_attr_aggr_2_0_0_V_d0 { O 14 vector } edge_attr_aggr_2_0_0_V_q0 { I 14 vector } edge_attr_aggr_2_0_0_V_address1 { O 6 vector } edge_attr_aggr_2_0_0_V_ce1 { O 1 bit } edge_attr_aggr_2_0_0_V_we1 { O 1 bit } edge_attr_aggr_2_0_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_2_0_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 969 \
    name edge_attr_aggr_2_0_1_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_2_0_1_V \
    op interface \
    ports { edge_attr_aggr_2_0_1_V_address0 { O 6 vector } edge_attr_aggr_2_0_1_V_ce0 { O 1 bit } edge_attr_aggr_2_0_1_V_we0 { O 1 bit } edge_attr_aggr_2_0_1_V_d0 { O 14 vector } edge_attr_aggr_2_0_1_V_q0 { I 14 vector } edge_attr_aggr_2_0_1_V_address1 { O 6 vector } edge_attr_aggr_2_0_1_V_ce1 { O 1 bit } edge_attr_aggr_2_0_1_V_we1 { O 1 bit } edge_attr_aggr_2_0_1_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_2_0_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 970 \
    name edge_attr_aggr_2_0_2_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_2_0_2_V \
    op interface \
    ports { edge_attr_aggr_2_0_2_V_address0 { O 6 vector } edge_attr_aggr_2_0_2_V_ce0 { O 1 bit } edge_attr_aggr_2_0_2_V_we0 { O 1 bit } edge_attr_aggr_2_0_2_V_d0 { O 14 vector } edge_attr_aggr_2_0_2_V_q0 { I 14 vector } edge_attr_aggr_2_0_2_V_address1 { O 6 vector } edge_attr_aggr_2_0_2_V_ce1 { O 1 bit } edge_attr_aggr_2_0_2_V_we1 { O 1 bit } edge_attr_aggr_2_0_2_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_2_0_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 971 \
    name edge_attr_aggr_2_0_3_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_2_0_3_V \
    op interface \
    ports { edge_attr_aggr_2_0_3_V_address0 { O 6 vector } edge_attr_aggr_2_0_3_V_ce0 { O 1 bit } edge_attr_aggr_2_0_3_V_we0 { O 1 bit } edge_attr_aggr_2_0_3_V_d0 { O 14 vector } edge_attr_aggr_2_0_3_V_q0 { I 14 vector } edge_attr_aggr_2_0_3_V_address1 { O 6 vector } edge_attr_aggr_2_0_3_V_ce1 { O 1 bit } edge_attr_aggr_2_0_3_V_we1 { O 1 bit } edge_attr_aggr_2_0_3_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_2_0_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 972 \
    name edge_attr_aggr_2_1_0_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_2_1_0_V \
    op interface \
    ports { edge_attr_aggr_2_1_0_V_address0 { O 6 vector } edge_attr_aggr_2_1_0_V_ce0 { O 1 bit } edge_attr_aggr_2_1_0_V_we0 { O 1 bit } edge_attr_aggr_2_1_0_V_d0 { O 14 vector } edge_attr_aggr_2_1_0_V_q0 { I 14 vector } edge_attr_aggr_2_1_0_V_address1 { O 6 vector } edge_attr_aggr_2_1_0_V_ce1 { O 1 bit } edge_attr_aggr_2_1_0_V_we1 { O 1 bit } edge_attr_aggr_2_1_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_2_1_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 973 \
    name edge_attr_aggr_2_1_1_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_2_1_1_V \
    op interface \
    ports { edge_attr_aggr_2_1_1_V_address0 { O 6 vector } edge_attr_aggr_2_1_1_V_ce0 { O 1 bit } edge_attr_aggr_2_1_1_V_we0 { O 1 bit } edge_attr_aggr_2_1_1_V_d0 { O 14 vector } edge_attr_aggr_2_1_1_V_q0 { I 14 vector } edge_attr_aggr_2_1_1_V_address1 { O 6 vector } edge_attr_aggr_2_1_1_V_ce1 { O 1 bit } edge_attr_aggr_2_1_1_V_we1 { O 1 bit } edge_attr_aggr_2_1_1_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_2_1_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 974 \
    name edge_attr_aggr_2_1_2_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_2_1_2_V \
    op interface \
    ports { edge_attr_aggr_2_1_2_V_address0 { O 6 vector } edge_attr_aggr_2_1_2_V_ce0 { O 1 bit } edge_attr_aggr_2_1_2_V_we0 { O 1 bit } edge_attr_aggr_2_1_2_V_d0 { O 14 vector } edge_attr_aggr_2_1_2_V_q0 { I 14 vector } edge_attr_aggr_2_1_2_V_address1 { O 6 vector } edge_attr_aggr_2_1_2_V_ce1 { O 1 bit } edge_attr_aggr_2_1_2_V_we1 { O 1 bit } edge_attr_aggr_2_1_2_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_2_1_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 975 \
    name edge_attr_aggr_2_1_3_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_2_1_3_V \
    op interface \
    ports { edge_attr_aggr_2_1_3_V_address0 { O 6 vector } edge_attr_aggr_2_1_3_V_ce0 { O 1 bit } edge_attr_aggr_2_1_3_V_we0 { O 1 bit } edge_attr_aggr_2_1_3_V_d0 { O 14 vector } edge_attr_aggr_2_1_3_V_q0 { I 14 vector } edge_attr_aggr_2_1_3_V_address1 { O 6 vector } edge_attr_aggr_2_1_3_V_ce1 { O 1 bit } edge_attr_aggr_2_1_3_V_we1 { O 1 bit } edge_attr_aggr_2_1_3_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_2_1_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 976 \
    name edge_attr_aggr_2_2_0_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_2_2_0_V \
    op interface \
    ports { edge_attr_aggr_2_2_0_V_address0 { O 6 vector } edge_attr_aggr_2_2_0_V_ce0 { O 1 bit } edge_attr_aggr_2_2_0_V_we0 { O 1 bit } edge_attr_aggr_2_2_0_V_d0 { O 14 vector } edge_attr_aggr_2_2_0_V_q0 { I 14 vector } edge_attr_aggr_2_2_0_V_address1 { O 6 vector } edge_attr_aggr_2_2_0_V_ce1 { O 1 bit } edge_attr_aggr_2_2_0_V_we1 { O 1 bit } edge_attr_aggr_2_2_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_2_2_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 977 \
    name edge_attr_aggr_2_2_1_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_2_2_1_V \
    op interface \
    ports { edge_attr_aggr_2_2_1_V_address0 { O 6 vector } edge_attr_aggr_2_2_1_V_ce0 { O 1 bit } edge_attr_aggr_2_2_1_V_we0 { O 1 bit } edge_attr_aggr_2_2_1_V_d0 { O 14 vector } edge_attr_aggr_2_2_1_V_q0 { I 14 vector } edge_attr_aggr_2_2_1_V_address1 { O 6 vector } edge_attr_aggr_2_2_1_V_ce1 { O 1 bit } edge_attr_aggr_2_2_1_V_we1 { O 1 bit } edge_attr_aggr_2_2_1_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_2_2_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 978 \
    name edge_attr_aggr_2_2_2_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_2_2_2_V \
    op interface \
    ports { edge_attr_aggr_2_2_2_V_address0 { O 6 vector } edge_attr_aggr_2_2_2_V_ce0 { O 1 bit } edge_attr_aggr_2_2_2_V_we0 { O 1 bit } edge_attr_aggr_2_2_2_V_d0 { O 14 vector } edge_attr_aggr_2_2_2_V_q0 { I 14 vector } edge_attr_aggr_2_2_2_V_address1 { O 6 vector } edge_attr_aggr_2_2_2_V_ce1 { O 1 bit } edge_attr_aggr_2_2_2_V_we1 { O 1 bit } edge_attr_aggr_2_2_2_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_2_2_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 979 \
    name edge_attr_aggr_2_2_3_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_2_2_3_V \
    op interface \
    ports { edge_attr_aggr_2_2_3_V_address0 { O 6 vector } edge_attr_aggr_2_2_3_V_ce0 { O 1 bit } edge_attr_aggr_2_2_3_V_we0 { O 1 bit } edge_attr_aggr_2_2_3_V_d0 { O 14 vector } edge_attr_aggr_2_2_3_V_q0 { I 14 vector } edge_attr_aggr_2_2_3_V_address1 { O 6 vector } edge_attr_aggr_2_2_3_V_ce1 { O 1 bit } edge_attr_aggr_2_2_3_V_we1 { O 1 bit } edge_attr_aggr_2_2_3_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_2_2_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 980 \
    name edge_attr_aggr_2_3_0_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_2_3_0_V \
    op interface \
    ports { edge_attr_aggr_2_3_0_V_address0 { O 6 vector } edge_attr_aggr_2_3_0_V_ce0 { O 1 bit } edge_attr_aggr_2_3_0_V_we0 { O 1 bit } edge_attr_aggr_2_3_0_V_d0 { O 14 vector } edge_attr_aggr_2_3_0_V_q0 { I 14 vector } edge_attr_aggr_2_3_0_V_address1 { O 6 vector } edge_attr_aggr_2_3_0_V_ce1 { O 1 bit } edge_attr_aggr_2_3_0_V_we1 { O 1 bit } edge_attr_aggr_2_3_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_2_3_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 981 \
    name edge_attr_aggr_2_3_1_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_2_3_1_V \
    op interface \
    ports { edge_attr_aggr_2_3_1_V_address0 { O 6 vector } edge_attr_aggr_2_3_1_V_ce0 { O 1 bit } edge_attr_aggr_2_3_1_V_we0 { O 1 bit } edge_attr_aggr_2_3_1_V_d0 { O 14 vector } edge_attr_aggr_2_3_1_V_q0 { I 14 vector } edge_attr_aggr_2_3_1_V_address1 { O 6 vector } edge_attr_aggr_2_3_1_V_ce1 { O 1 bit } edge_attr_aggr_2_3_1_V_we1 { O 1 bit } edge_attr_aggr_2_3_1_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_2_3_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 982 \
    name edge_attr_aggr_2_3_2_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_2_3_2_V \
    op interface \
    ports { edge_attr_aggr_2_3_2_V_address0 { O 6 vector } edge_attr_aggr_2_3_2_V_ce0 { O 1 bit } edge_attr_aggr_2_3_2_V_we0 { O 1 bit } edge_attr_aggr_2_3_2_V_d0 { O 14 vector } edge_attr_aggr_2_3_2_V_q0 { I 14 vector } edge_attr_aggr_2_3_2_V_address1 { O 6 vector } edge_attr_aggr_2_3_2_V_ce1 { O 1 bit } edge_attr_aggr_2_3_2_V_we1 { O 1 bit } edge_attr_aggr_2_3_2_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_2_3_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 983 \
    name edge_attr_aggr_2_3_3_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_2_3_3_V \
    op interface \
    ports { edge_attr_aggr_2_3_3_V_address0 { O 6 vector } edge_attr_aggr_2_3_3_V_ce0 { O 1 bit } edge_attr_aggr_2_3_3_V_we0 { O 1 bit } edge_attr_aggr_2_3_3_V_d0 { O 14 vector } edge_attr_aggr_2_3_3_V_q0 { I 14 vector } edge_attr_aggr_2_3_3_V_address1 { O 6 vector } edge_attr_aggr_2_3_3_V_ce1 { O 1 bit } edge_attr_aggr_2_3_3_V_we1 { O 1 bit } edge_attr_aggr_2_3_3_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_2_3_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 984 \
    name edge_attr_aggr_3_0_0_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_3_0_0_V \
    op interface \
    ports { edge_attr_aggr_3_0_0_V_address0 { O 6 vector } edge_attr_aggr_3_0_0_V_ce0 { O 1 bit } edge_attr_aggr_3_0_0_V_we0 { O 1 bit } edge_attr_aggr_3_0_0_V_d0 { O 14 vector } edge_attr_aggr_3_0_0_V_q0 { I 14 vector } edge_attr_aggr_3_0_0_V_address1 { O 6 vector } edge_attr_aggr_3_0_0_V_ce1 { O 1 bit } edge_attr_aggr_3_0_0_V_we1 { O 1 bit } edge_attr_aggr_3_0_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_3_0_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 985 \
    name edge_attr_aggr_3_0_1_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_3_0_1_V \
    op interface \
    ports { edge_attr_aggr_3_0_1_V_address0 { O 6 vector } edge_attr_aggr_3_0_1_V_ce0 { O 1 bit } edge_attr_aggr_3_0_1_V_we0 { O 1 bit } edge_attr_aggr_3_0_1_V_d0 { O 14 vector } edge_attr_aggr_3_0_1_V_q0 { I 14 vector } edge_attr_aggr_3_0_1_V_address1 { O 6 vector } edge_attr_aggr_3_0_1_V_ce1 { O 1 bit } edge_attr_aggr_3_0_1_V_we1 { O 1 bit } edge_attr_aggr_3_0_1_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_3_0_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 986 \
    name edge_attr_aggr_3_0_2_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_3_0_2_V \
    op interface \
    ports { edge_attr_aggr_3_0_2_V_address0 { O 6 vector } edge_attr_aggr_3_0_2_V_ce0 { O 1 bit } edge_attr_aggr_3_0_2_V_we0 { O 1 bit } edge_attr_aggr_3_0_2_V_d0 { O 14 vector } edge_attr_aggr_3_0_2_V_q0 { I 14 vector } edge_attr_aggr_3_0_2_V_address1 { O 6 vector } edge_attr_aggr_3_0_2_V_ce1 { O 1 bit } edge_attr_aggr_3_0_2_V_we1 { O 1 bit } edge_attr_aggr_3_0_2_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_3_0_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 987 \
    name edge_attr_aggr_3_0_3_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_3_0_3_V \
    op interface \
    ports { edge_attr_aggr_3_0_3_V_address0 { O 6 vector } edge_attr_aggr_3_0_3_V_ce0 { O 1 bit } edge_attr_aggr_3_0_3_V_we0 { O 1 bit } edge_attr_aggr_3_0_3_V_d0 { O 14 vector } edge_attr_aggr_3_0_3_V_q0 { I 14 vector } edge_attr_aggr_3_0_3_V_address1 { O 6 vector } edge_attr_aggr_3_0_3_V_ce1 { O 1 bit } edge_attr_aggr_3_0_3_V_we1 { O 1 bit } edge_attr_aggr_3_0_3_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_3_0_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 988 \
    name edge_attr_aggr_3_1_0_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_3_1_0_V \
    op interface \
    ports { edge_attr_aggr_3_1_0_V_address0 { O 6 vector } edge_attr_aggr_3_1_0_V_ce0 { O 1 bit } edge_attr_aggr_3_1_0_V_we0 { O 1 bit } edge_attr_aggr_3_1_0_V_d0 { O 14 vector } edge_attr_aggr_3_1_0_V_q0 { I 14 vector } edge_attr_aggr_3_1_0_V_address1 { O 6 vector } edge_attr_aggr_3_1_0_V_ce1 { O 1 bit } edge_attr_aggr_3_1_0_V_we1 { O 1 bit } edge_attr_aggr_3_1_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_3_1_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 989 \
    name edge_attr_aggr_3_1_1_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_3_1_1_V \
    op interface \
    ports { edge_attr_aggr_3_1_1_V_address0 { O 6 vector } edge_attr_aggr_3_1_1_V_ce0 { O 1 bit } edge_attr_aggr_3_1_1_V_we0 { O 1 bit } edge_attr_aggr_3_1_1_V_d0 { O 14 vector } edge_attr_aggr_3_1_1_V_q0 { I 14 vector } edge_attr_aggr_3_1_1_V_address1 { O 6 vector } edge_attr_aggr_3_1_1_V_ce1 { O 1 bit } edge_attr_aggr_3_1_1_V_we1 { O 1 bit } edge_attr_aggr_3_1_1_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_3_1_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 990 \
    name edge_attr_aggr_3_1_2_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_3_1_2_V \
    op interface \
    ports { edge_attr_aggr_3_1_2_V_address0 { O 6 vector } edge_attr_aggr_3_1_2_V_ce0 { O 1 bit } edge_attr_aggr_3_1_2_V_we0 { O 1 bit } edge_attr_aggr_3_1_2_V_d0 { O 14 vector } edge_attr_aggr_3_1_2_V_q0 { I 14 vector } edge_attr_aggr_3_1_2_V_address1 { O 6 vector } edge_attr_aggr_3_1_2_V_ce1 { O 1 bit } edge_attr_aggr_3_1_2_V_we1 { O 1 bit } edge_attr_aggr_3_1_2_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_3_1_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 991 \
    name edge_attr_aggr_3_1_3_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_3_1_3_V \
    op interface \
    ports { edge_attr_aggr_3_1_3_V_address0 { O 6 vector } edge_attr_aggr_3_1_3_V_ce0 { O 1 bit } edge_attr_aggr_3_1_3_V_we0 { O 1 bit } edge_attr_aggr_3_1_3_V_d0 { O 14 vector } edge_attr_aggr_3_1_3_V_q0 { I 14 vector } edge_attr_aggr_3_1_3_V_address1 { O 6 vector } edge_attr_aggr_3_1_3_V_ce1 { O 1 bit } edge_attr_aggr_3_1_3_V_we1 { O 1 bit } edge_attr_aggr_3_1_3_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_3_1_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 992 \
    name edge_attr_aggr_3_2_0_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_3_2_0_V \
    op interface \
    ports { edge_attr_aggr_3_2_0_V_address0 { O 6 vector } edge_attr_aggr_3_2_0_V_ce0 { O 1 bit } edge_attr_aggr_3_2_0_V_we0 { O 1 bit } edge_attr_aggr_3_2_0_V_d0 { O 14 vector } edge_attr_aggr_3_2_0_V_q0 { I 14 vector } edge_attr_aggr_3_2_0_V_address1 { O 6 vector } edge_attr_aggr_3_2_0_V_ce1 { O 1 bit } edge_attr_aggr_3_2_0_V_we1 { O 1 bit } edge_attr_aggr_3_2_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_3_2_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 993 \
    name edge_attr_aggr_3_2_1_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_3_2_1_V \
    op interface \
    ports { edge_attr_aggr_3_2_1_V_address0 { O 6 vector } edge_attr_aggr_3_2_1_V_ce0 { O 1 bit } edge_attr_aggr_3_2_1_V_we0 { O 1 bit } edge_attr_aggr_3_2_1_V_d0 { O 14 vector } edge_attr_aggr_3_2_1_V_q0 { I 14 vector } edge_attr_aggr_3_2_1_V_address1 { O 6 vector } edge_attr_aggr_3_2_1_V_ce1 { O 1 bit } edge_attr_aggr_3_2_1_V_we1 { O 1 bit } edge_attr_aggr_3_2_1_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_3_2_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 994 \
    name edge_attr_aggr_3_2_2_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_3_2_2_V \
    op interface \
    ports { edge_attr_aggr_3_2_2_V_address0 { O 6 vector } edge_attr_aggr_3_2_2_V_ce0 { O 1 bit } edge_attr_aggr_3_2_2_V_we0 { O 1 bit } edge_attr_aggr_3_2_2_V_d0 { O 14 vector } edge_attr_aggr_3_2_2_V_q0 { I 14 vector } edge_attr_aggr_3_2_2_V_address1 { O 6 vector } edge_attr_aggr_3_2_2_V_ce1 { O 1 bit } edge_attr_aggr_3_2_2_V_we1 { O 1 bit } edge_attr_aggr_3_2_2_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_3_2_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 995 \
    name edge_attr_aggr_3_2_3_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_3_2_3_V \
    op interface \
    ports { edge_attr_aggr_3_2_3_V_address0 { O 6 vector } edge_attr_aggr_3_2_3_V_ce0 { O 1 bit } edge_attr_aggr_3_2_3_V_we0 { O 1 bit } edge_attr_aggr_3_2_3_V_d0 { O 14 vector } edge_attr_aggr_3_2_3_V_q0 { I 14 vector } edge_attr_aggr_3_2_3_V_address1 { O 6 vector } edge_attr_aggr_3_2_3_V_ce1 { O 1 bit } edge_attr_aggr_3_2_3_V_we1 { O 1 bit } edge_attr_aggr_3_2_3_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_3_2_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 996 \
    name edge_attr_aggr_3_3_0_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_3_3_0_V \
    op interface \
    ports { edge_attr_aggr_3_3_0_V_address0 { O 6 vector } edge_attr_aggr_3_3_0_V_ce0 { O 1 bit } edge_attr_aggr_3_3_0_V_we0 { O 1 bit } edge_attr_aggr_3_3_0_V_d0 { O 14 vector } edge_attr_aggr_3_3_0_V_q0 { I 14 vector } edge_attr_aggr_3_3_0_V_address1 { O 6 vector } edge_attr_aggr_3_3_0_V_ce1 { O 1 bit } edge_attr_aggr_3_3_0_V_we1 { O 1 bit } edge_attr_aggr_3_3_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_3_3_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 997 \
    name edge_attr_aggr_3_3_1_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_3_3_1_V \
    op interface \
    ports { edge_attr_aggr_3_3_1_V_address0 { O 6 vector } edge_attr_aggr_3_3_1_V_ce0 { O 1 bit } edge_attr_aggr_3_3_1_V_we0 { O 1 bit } edge_attr_aggr_3_3_1_V_d0 { O 14 vector } edge_attr_aggr_3_3_1_V_q0 { I 14 vector } edge_attr_aggr_3_3_1_V_address1 { O 6 vector } edge_attr_aggr_3_3_1_V_ce1 { O 1 bit } edge_attr_aggr_3_3_1_V_we1 { O 1 bit } edge_attr_aggr_3_3_1_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_3_3_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 998 \
    name edge_attr_aggr_3_3_2_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_3_3_2_V \
    op interface \
    ports { edge_attr_aggr_3_3_2_V_address0 { O 6 vector } edge_attr_aggr_3_3_2_V_ce0 { O 1 bit } edge_attr_aggr_3_3_2_V_we0 { O 1 bit } edge_attr_aggr_3_3_2_V_d0 { O 14 vector } edge_attr_aggr_3_3_2_V_q0 { I 14 vector } edge_attr_aggr_3_3_2_V_address1 { O 6 vector } edge_attr_aggr_3_3_2_V_ce1 { O 1 bit } edge_attr_aggr_3_3_2_V_we1 { O 1 bit } edge_attr_aggr_3_3_2_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_3_3_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 999 \
    name edge_attr_aggr_3_3_3_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_3_3_3_V \
    op interface \
    ports { edge_attr_aggr_3_3_3_V_address0 { O 6 vector } edge_attr_aggr_3_3_3_V_ce0 { O 1 bit } edge_attr_aggr_3_3_3_V_we0 { O 1 bit } edge_attr_aggr_3_3_3_V_d0 { O 14 vector } edge_attr_aggr_3_3_3_V_q0 { I 14 vector } edge_attr_aggr_3_3_3_V_address1 { O 6 vector } edge_attr_aggr_3_3_3_V_ce1 { O 1 bit } edge_attr_aggr_3_3_3_V_we1 { O 1 bit } edge_attr_aggr_3_3_3_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_3_3_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1000 \
    name edge_attr_aggr_4_0_0_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_4_0_0_V \
    op interface \
    ports { edge_attr_aggr_4_0_0_V_address0 { O 6 vector } edge_attr_aggr_4_0_0_V_ce0 { O 1 bit } edge_attr_aggr_4_0_0_V_we0 { O 1 bit } edge_attr_aggr_4_0_0_V_d0 { O 14 vector } edge_attr_aggr_4_0_0_V_q0 { I 14 vector } edge_attr_aggr_4_0_0_V_address1 { O 6 vector } edge_attr_aggr_4_0_0_V_ce1 { O 1 bit } edge_attr_aggr_4_0_0_V_we1 { O 1 bit } edge_attr_aggr_4_0_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_4_0_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1001 \
    name edge_attr_aggr_4_0_1_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_4_0_1_V \
    op interface \
    ports { edge_attr_aggr_4_0_1_V_address0 { O 6 vector } edge_attr_aggr_4_0_1_V_ce0 { O 1 bit } edge_attr_aggr_4_0_1_V_we0 { O 1 bit } edge_attr_aggr_4_0_1_V_d0 { O 14 vector } edge_attr_aggr_4_0_1_V_q0 { I 14 vector } edge_attr_aggr_4_0_1_V_address1 { O 6 vector } edge_attr_aggr_4_0_1_V_ce1 { O 1 bit } edge_attr_aggr_4_0_1_V_we1 { O 1 bit } edge_attr_aggr_4_0_1_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_4_0_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1002 \
    name edge_attr_aggr_4_0_2_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_4_0_2_V \
    op interface \
    ports { edge_attr_aggr_4_0_2_V_address0 { O 6 vector } edge_attr_aggr_4_0_2_V_ce0 { O 1 bit } edge_attr_aggr_4_0_2_V_we0 { O 1 bit } edge_attr_aggr_4_0_2_V_d0 { O 14 vector } edge_attr_aggr_4_0_2_V_q0 { I 14 vector } edge_attr_aggr_4_0_2_V_address1 { O 6 vector } edge_attr_aggr_4_0_2_V_ce1 { O 1 bit } edge_attr_aggr_4_0_2_V_we1 { O 1 bit } edge_attr_aggr_4_0_2_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_4_0_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1003 \
    name edge_attr_aggr_4_0_3_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_4_0_3_V \
    op interface \
    ports { edge_attr_aggr_4_0_3_V_address0 { O 6 vector } edge_attr_aggr_4_0_3_V_ce0 { O 1 bit } edge_attr_aggr_4_0_3_V_we0 { O 1 bit } edge_attr_aggr_4_0_3_V_d0 { O 14 vector } edge_attr_aggr_4_0_3_V_q0 { I 14 vector } edge_attr_aggr_4_0_3_V_address1 { O 6 vector } edge_attr_aggr_4_0_3_V_ce1 { O 1 bit } edge_attr_aggr_4_0_3_V_we1 { O 1 bit } edge_attr_aggr_4_0_3_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_4_0_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1004 \
    name edge_attr_aggr_4_1_0_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_4_1_0_V \
    op interface \
    ports { edge_attr_aggr_4_1_0_V_address0 { O 6 vector } edge_attr_aggr_4_1_0_V_ce0 { O 1 bit } edge_attr_aggr_4_1_0_V_we0 { O 1 bit } edge_attr_aggr_4_1_0_V_d0 { O 14 vector } edge_attr_aggr_4_1_0_V_q0 { I 14 vector } edge_attr_aggr_4_1_0_V_address1 { O 6 vector } edge_attr_aggr_4_1_0_V_ce1 { O 1 bit } edge_attr_aggr_4_1_0_V_we1 { O 1 bit } edge_attr_aggr_4_1_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_4_1_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1005 \
    name edge_attr_aggr_4_1_1_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_4_1_1_V \
    op interface \
    ports { edge_attr_aggr_4_1_1_V_address0 { O 6 vector } edge_attr_aggr_4_1_1_V_ce0 { O 1 bit } edge_attr_aggr_4_1_1_V_we0 { O 1 bit } edge_attr_aggr_4_1_1_V_d0 { O 14 vector } edge_attr_aggr_4_1_1_V_q0 { I 14 vector } edge_attr_aggr_4_1_1_V_address1 { O 6 vector } edge_attr_aggr_4_1_1_V_ce1 { O 1 bit } edge_attr_aggr_4_1_1_V_we1 { O 1 bit } edge_attr_aggr_4_1_1_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_4_1_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1006 \
    name edge_attr_aggr_4_1_2_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_4_1_2_V \
    op interface \
    ports { edge_attr_aggr_4_1_2_V_address0 { O 6 vector } edge_attr_aggr_4_1_2_V_ce0 { O 1 bit } edge_attr_aggr_4_1_2_V_we0 { O 1 bit } edge_attr_aggr_4_1_2_V_d0 { O 14 vector } edge_attr_aggr_4_1_2_V_q0 { I 14 vector } edge_attr_aggr_4_1_2_V_address1 { O 6 vector } edge_attr_aggr_4_1_2_V_ce1 { O 1 bit } edge_attr_aggr_4_1_2_V_we1 { O 1 bit } edge_attr_aggr_4_1_2_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_4_1_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1007 \
    name edge_attr_aggr_4_1_3_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_4_1_3_V \
    op interface \
    ports { edge_attr_aggr_4_1_3_V_address0 { O 6 vector } edge_attr_aggr_4_1_3_V_ce0 { O 1 bit } edge_attr_aggr_4_1_3_V_we0 { O 1 bit } edge_attr_aggr_4_1_3_V_d0 { O 14 vector } edge_attr_aggr_4_1_3_V_q0 { I 14 vector } edge_attr_aggr_4_1_3_V_address1 { O 6 vector } edge_attr_aggr_4_1_3_V_ce1 { O 1 bit } edge_attr_aggr_4_1_3_V_we1 { O 1 bit } edge_attr_aggr_4_1_3_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_4_1_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1008 \
    name edge_attr_aggr_4_2_0_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_4_2_0_V \
    op interface \
    ports { edge_attr_aggr_4_2_0_V_address0 { O 6 vector } edge_attr_aggr_4_2_0_V_ce0 { O 1 bit } edge_attr_aggr_4_2_0_V_we0 { O 1 bit } edge_attr_aggr_4_2_0_V_d0 { O 14 vector } edge_attr_aggr_4_2_0_V_q0 { I 14 vector } edge_attr_aggr_4_2_0_V_address1 { O 6 vector } edge_attr_aggr_4_2_0_V_ce1 { O 1 bit } edge_attr_aggr_4_2_0_V_we1 { O 1 bit } edge_attr_aggr_4_2_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_4_2_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1009 \
    name edge_attr_aggr_4_2_1_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_4_2_1_V \
    op interface \
    ports { edge_attr_aggr_4_2_1_V_address0 { O 6 vector } edge_attr_aggr_4_2_1_V_ce0 { O 1 bit } edge_attr_aggr_4_2_1_V_we0 { O 1 bit } edge_attr_aggr_4_2_1_V_d0 { O 14 vector } edge_attr_aggr_4_2_1_V_q0 { I 14 vector } edge_attr_aggr_4_2_1_V_address1 { O 6 vector } edge_attr_aggr_4_2_1_V_ce1 { O 1 bit } edge_attr_aggr_4_2_1_V_we1 { O 1 bit } edge_attr_aggr_4_2_1_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_4_2_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1010 \
    name edge_attr_aggr_4_2_2_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_4_2_2_V \
    op interface \
    ports { edge_attr_aggr_4_2_2_V_address0 { O 6 vector } edge_attr_aggr_4_2_2_V_ce0 { O 1 bit } edge_attr_aggr_4_2_2_V_we0 { O 1 bit } edge_attr_aggr_4_2_2_V_d0 { O 14 vector } edge_attr_aggr_4_2_2_V_q0 { I 14 vector } edge_attr_aggr_4_2_2_V_address1 { O 6 vector } edge_attr_aggr_4_2_2_V_ce1 { O 1 bit } edge_attr_aggr_4_2_2_V_we1 { O 1 bit } edge_attr_aggr_4_2_2_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_4_2_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1011 \
    name edge_attr_aggr_4_2_3_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_4_2_3_V \
    op interface \
    ports { edge_attr_aggr_4_2_3_V_address0 { O 6 vector } edge_attr_aggr_4_2_3_V_ce0 { O 1 bit } edge_attr_aggr_4_2_3_V_we0 { O 1 bit } edge_attr_aggr_4_2_3_V_d0 { O 14 vector } edge_attr_aggr_4_2_3_V_q0 { I 14 vector } edge_attr_aggr_4_2_3_V_address1 { O 6 vector } edge_attr_aggr_4_2_3_V_ce1 { O 1 bit } edge_attr_aggr_4_2_3_V_we1 { O 1 bit } edge_attr_aggr_4_2_3_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_4_2_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1012 \
    name edge_attr_aggr_4_3_0_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_4_3_0_V \
    op interface \
    ports { edge_attr_aggr_4_3_0_V_address0 { O 6 vector } edge_attr_aggr_4_3_0_V_ce0 { O 1 bit } edge_attr_aggr_4_3_0_V_we0 { O 1 bit } edge_attr_aggr_4_3_0_V_d0 { O 14 vector } edge_attr_aggr_4_3_0_V_q0 { I 14 vector } edge_attr_aggr_4_3_0_V_address1 { O 6 vector } edge_attr_aggr_4_3_0_V_ce1 { O 1 bit } edge_attr_aggr_4_3_0_V_we1 { O 1 bit } edge_attr_aggr_4_3_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_4_3_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1013 \
    name edge_attr_aggr_4_3_1_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_4_3_1_V \
    op interface \
    ports { edge_attr_aggr_4_3_1_V_address0 { O 6 vector } edge_attr_aggr_4_3_1_V_ce0 { O 1 bit } edge_attr_aggr_4_3_1_V_we0 { O 1 bit } edge_attr_aggr_4_3_1_V_d0 { O 14 vector } edge_attr_aggr_4_3_1_V_q0 { I 14 vector } edge_attr_aggr_4_3_1_V_address1 { O 6 vector } edge_attr_aggr_4_3_1_V_ce1 { O 1 bit } edge_attr_aggr_4_3_1_V_we1 { O 1 bit } edge_attr_aggr_4_3_1_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_4_3_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1014 \
    name edge_attr_aggr_4_3_2_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_4_3_2_V \
    op interface \
    ports { edge_attr_aggr_4_3_2_V_address0 { O 6 vector } edge_attr_aggr_4_3_2_V_ce0 { O 1 bit } edge_attr_aggr_4_3_2_V_we0 { O 1 bit } edge_attr_aggr_4_3_2_V_d0 { O 14 vector } edge_attr_aggr_4_3_2_V_q0 { I 14 vector } edge_attr_aggr_4_3_2_V_address1 { O 6 vector } edge_attr_aggr_4_3_2_V_ce1 { O 1 bit } edge_attr_aggr_4_3_2_V_we1 { O 1 bit } edge_attr_aggr_4_3_2_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_4_3_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1015 \
    name edge_attr_aggr_4_3_3_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_4_3_3_V \
    op interface \
    ports { edge_attr_aggr_4_3_3_V_address0 { O 6 vector } edge_attr_aggr_4_3_3_V_ce0 { O 1 bit } edge_attr_aggr_4_3_3_V_we0 { O 1 bit } edge_attr_aggr_4_3_3_V_d0 { O 14 vector } edge_attr_aggr_4_3_3_V_q0 { I 14 vector } edge_attr_aggr_4_3_3_V_address1 { O 6 vector } edge_attr_aggr_4_3_3_V_ce1 { O 1 bit } edge_attr_aggr_4_3_3_V_we1 { O 1 bit } edge_attr_aggr_4_3_3_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_4_3_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1016 \
    name edge_attr_aggr_5_0_0_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_5_0_0_V \
    op interface \
    ports { edge_attr_aggr_5_0_0_V_address0 { O 6 vector } edge_attr_aggr_5_0_0_V_ce0 { O 1 bit } edge_attr_aggr_5_0_0_V_we0 { O 1 bit } edge_attr_aggr_5_0_0_V_d0 { O 14 vector } edge_attr_aggr_5_0_0_V_q0 { I 14 vector } edge_attr_aggr_5_0_0_V_address1 { O 6 vector } edge_attr_aggr_5_0_0_V_ce1 { O 1 bit } edge_attr_aggr_5_0_0_V_we1 { O 1 bit } edge_attr_aggr_5_0_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_5_0_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1017 \
    name edge_attr_aggr_5_0_1_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_5_0_1_V \
    op interface \
    ports { edge_attr_aggr_5_0_1_V_address0 { O 6 vector } edge_attr_aggr_5_0_1_V_ce0 { O 1 bit } edge_attr_aggr_5_0_1_V_we0 { O 1 bit } edge_attr_aggr_5_0_1_V_d0 { O 14 vector } edge_attr_aggr_5_0_1_V_q0 { I 14 vector } edge_attr_aggr_5_0_1_V_address1 { O 6 vector } edge_attr_aggr_5_0_1_V_ce1 { O 1 bit } edge_attr_aggr_5_0_1_V_we1 { O 1 bit } edge_attr_aggr_5_0_1_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_5_0_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1018 \
    name edge_attr_aggr_5_0_2_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_5_0_2_V \
    op interface \
    ports { edge_attr_aggr_5_0_2_V_address0 { O 6 vector } edge_attr_aggr_5_0_2_V_ce0 { O 1 bit } edge_attr_aggr_5_0_2_V_we0 { O 1 bit } edge_attr_aggr_5_0_2_V_d0 { O 14 vector } edge_attr_aggr_5_0_2_V_q0 { I 14 vector } edge_attr_aggr_5_0_2_V_address1 { O 6 vector } edge_attr_aggr_5_0_2_V_ce1 { O 1 bit } edge_attr_aggr_5_0_2_V_we1 { O 1 bit } edge_attr_aggr_5_0_2_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_5_0_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1019 \
    name edge_attr_aggr_5_0_3_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_5_0_3_V \
    op interface \
    ports { edge_attr_aggr_5_0_3_V_address0 { O 6 vector } edge_attr_aggr_5_0_3_V_ce0 { O 1 bit } edge_attr_aggr_5_0_3_V_we0 { O 1 bit } edge_attr_aggr_5_0_3_V_d0 { O 14 vector } edge_attr_aggr_5_0_3_V_q0 { I 14 vector } edge_attr_aggr_5_0_3_V_address1 { O 6 vector } edge_attr_aggr_5_0_3_V_ce1 { O 1 bit } edge_attr_aggr_5_0_3_V_we1 { O 1 bit } edge_attr_aggr_5_0_3_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_5_0_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1020 \
    name edge_attr_aggr_5_1_0_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_5_1_0_V \
    op interface \
    ports { edge_attr_aggr_5_1_0_V_address0 { O 6 vector } edge_attr_aggr_5_1_0_V_ce0 { O 1 bit } edge_attr_aggr_5_1_0_V_we0 { O 1 bit } edge_attr_aggr_5_1_0_V_d0 { O 14 vector } edge_attr_aggr_5_1_0_V_q0 { I 14 vector } edge_attr_aggr_5_1_0_V_address1 { O 6 vector } edge_attr_aggr_5_1_0_V_ce1 { O 1 bit } edge_attr_aggr_5_1_0_V_we1 { O 1 bit } edge_attr_aggr_5_1_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_5_1_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1021 \
    name edge_attr_aggr_5_1_1_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_5_1_1_V \
    op interface \
    ports { edge_attr_aggr_5_1_1_V_address0 { O 6 vector } edge_attr_aggr_5_1_1_V_ce0 { O 1 bit } edge_attr_aggr_5_1_1_V_we0 { O 1 bit } edge_attr_aggr_5_1_1_V_d0 { O 14 vector } edge_attr_aggr_5_1_1_V_q0 { I 14 vector } edge_attr_aggr_5_1_1_V_address1 { O 6 vector } edge_attr_aggr_5_1_1_V_ce1 { O 1 bit } edge_attr_aggr_5_1_1_V_we1 { O 1 bit } edge_attr_aggr_5_1_1_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_5_1_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1022 \
    name edge_attr_aggr_5_1_2_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_5_1_2_V \
    op interface \
    ports { edge_attr_aggr_5_1_2_V_address0 { O 6 vector } edge_attr_aggr_5_1_2_V_ce0 { O 1 bit } edge_attr_aggr_5_1_2_V_we0 { O 1 bit } edge_attr_aggr_5_1_2_V_d0 { O 14 vector } edge_attr_aggr_5_1_2_V_q0 { I 14 vector } edge_attr_aggr_5_1_2_V_address1 { O 6 vector } edge_attr_aggr_5_1_2_V_ce1 { O 1 bit } edge_attr_aggr_5_1_2_V_we1 { O 1 bit } edge_attr_aggr_5_1_2_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_5_1_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1023 \
    name edge_attr_aggr_5_1_3_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_5_1_3_V \
    op interface \
    ports { edge_attr_aggr_5_1_3_V_address0 { O 6 vector } edge_attr_aggr_5_1_3_V_ce0 { O 1 bit } edge_attr_aggr_5_1_3_V_we0 { O 1 bit } edge_attr_aggr_5_1_3_V_d0 { O 14 vector } edge_attr_aggr_5_1_3_V_q0 { I 14 vector } edge_attr_aggr_5_1_3_V_address1 { O 6 vector } edge_attr_aggr_5_1_3_V_ce1 { O 1 bit } edge_attr_aggr_5_1_3_V_we1 { O 1 bit } edge_attr_aggr_5_1_3_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_5_1_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1024 \
    name edge_attr_aggr_5_2_0_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_5_2_0_V \
    op interface \
    ports { edge_attr_aggr_5_2_0_V_address0 { O 6 vector } edge_attr_aggr_5_2_0_V_ce0 { O 1 bit } edge_attr_aggr_5_2_0_V_we0 { O 1 bit } edge_attr_aggr_5_2_0_V_d0 { O 14 vector } edge_attr_aggr_5_2_0_V_q0 { I 14 vector } edge_attr_aggr_5_2_0_V_address1 { O 6 vector } edge_attr_aggr_5_2_0_V_ce1 { O 1 bit } edge_attr_aggr_5_2_0_V_we1 { O 1 bit } edge_attr_aggr_5_2_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_5_2_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1025 \
    name edge_attr_aggr_5_2_1_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_5_2_1_V \
    op interface \
    ports { edge_attr_aggr_5_2_1_V_address0 { O 6 vector } edge_attr_aggr_5_2_1_V_ce0 { O 1 bit } edge_attr_aggr_5_2_1_V_we0 { O 1 bit } edge_attr_aggr_5_2_1_V_d0 { O 14 vector } edge_attr_aggr_5_2_1_V_q0 { I 14 vector } edge_attr_aggr_5_2_1_V_address1 { O 6 vector } edge_attr_aggr_5_2_1_V_ce1 { O 1 bit } edge_attr_aggr_5_2_1_V_we1 { O 1 bit } edge_attr_aggr_5_2_1_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_5_2_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1026 \
    name edge_attr_aggr_5_2_2_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_5_2_2_V \
    op interface \
    ports { edge_attr_aggr_5_2_2_V_address0 { O 6 vector } edge_attr_aggr_5_2_2_V_ce0 { O 1 bit } edge_attr_aggr_5_2_2_V_we0 { O 1 bit } edge_attr_aggr_5_2_2_V_d0 { O 14 vector } edge_attr_aggr_5_2_2_V_q0 { I 14 vector } edge_attr_aggr_5_2_2_V_address1 { O 6 vector } edge_attr_aggr_5_2_2_V_ce1 { O 1 bit } edge_attr_aggr_5_2_2_V_we1 { O 1 bit } edge_attr_aggr_5_2_2_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_5_2_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1027 \
    name edge_attr_aggr_5_2_3_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_5_2_3_V \
    op interface \
    ports { edge_attr_aggr_5_2_3_V_address0 { O 6 vector } edge_attr_aggr_5_2_3_V_ce0 { O 1 bit } edge_attr_aggr_5_2_3_V_we0 { O 1 bit } edge_attr_aggr_5_2_3_V_d0 { O 14 vector } edge_attr_aggr_5_2_3_V_q0 { I 14 vector } edge_attr_aggr_5_2_3_V_address1 { O 6 vector } edge_attr_aggr_5_2_3_V_ce1 { O 1 bit } edge_attr_aggr_5_2_3_V_we1 { O 1 bit } edge_attr_aggr_5_2_3_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_5_2_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1028 \
    name edge_attr_aggr_5_3_0_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_5_3_0_V \
    op interface \
    ports { edge_attr_aggr_5_3_0_V_address0 { O 6 vector } edge_attr_aggr_5_3_0_V_ce0 { O 1 bit } edge_attr_aggr_5_3_0_V_we0 { O 1 bit } edge_attr_aggr_5_3_0_V_d0 { O 14 vector } edge_attr_aggr_5_3_0_V_q0 { I 14 vector } edge_attr_aggr_5_3_0_V_address1 { O 6 vector } edge_attr_aggr_5_3_0_V_ce1 { O 1 bit } edge_attr_aggr_5_3_0_V_we1 { O 1 bit } edge_attr_aggr_5_3_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_5_3_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1029 \
    name edge_attr_aggr_5_3_1_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_5_3_1_V \
    op interface \
    ports { edge_attr_aggr_5_3_1_V_address0 { O 6 vector } edge_attr_aggr_5_3_1_V_ce0 { O 1 bit } edge_attr_aggr_5_3_1_V_we0 { O 1 bit } edge_attr_aggr_5_3_1_V_d0 { O 14 vector } edge_attr_aggr_5_3_1_V_q0 { I 14 vector } edge_attr_aggr_5_3_1_V_address1 { O 6 vector } edge_attr_aggr_5_3_1_V_ce1 { O 1 bit } edge_attr_aggr_5_3_1_V_we1 { O 1 bit } edge_attr_aggr_5_3_1_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_5_3_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1030 \
    name edge_attr_aggr_5_3_2_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_5_3_2_V \
    op interface \
    ports { edge_attr_aggr_5_3_2_V_address0 { O 6 vector } edge_attr_aggr_5_3_2_V_ce0 { O 1 bit } edge_attr_aggr_5_3_2_V_we0 { O 1 bit } edge_attr_aggr_5_3_2_V_d0 { O 14 vector } edge_attr_aggr_5_3_2_V_q0 { I 14 vector } edge_attr_aggr_5_3_2_V_address1 { O 6 vector } edge_attr_aggr_5_3_2_V_ce1 { O 1 bit } edge_attr_aggr_5_3_2_V_we1 { O 1 bit } edge_attr_aggr_5_3_2_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_5_3_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1031 \
    name edge_attr_aggr_5_3_3_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_5_3_3_V \
    op interface \
    ports { edge_attr_aggr_5_3_3_V_address0 { O 6 vector } edge_attr_aggr_5_3_3_V_ce0 { O 1 bit } edge_attr_aggr_5_3_3_V_we0 { O 1 bit } edge_attr_aggr_5_3_3_V_d0 { O 14 vector } edge_attr_aggr_5_3_3_V_q0 { I 14 vector } edge_attr_aggr_5_3_3_V_address1 { O 6 vector } edge_attr_aggr_5_3_3_V_ce1 { O 1 bit } edge_attr_aggr_5_3_3_V_we1 { O 1 bit } edge_attr_aggr_5_3_3_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_5_3_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1032 \
    name edge_attr_aggr_6_0_0_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_6_0_0_V \
    op interface \
    ports { edge_attr_aggr_6_0_0_V_address0 { O 6 vector } edge_attr_aggr_6_0_0_V_ce0 { O 1 bit } edge_attr_aggr_6_0_0_V_we0 { O 1 bit } edge_attr_aggr_6_0_0_V_d0 { O 14 vector } edge_attr_aggr_6_0_0_V_q0 { I 14 vector } edge_attr_aggr_6_0_0_V_address1 { O 6 vector } edge_attr_aggr_6_0_0_V_ce1 { O 1 bit } edge_attr_aggr_6_0_0_V_we1 { O 1 bit } edge_attr_aggr_6_0_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_6_0_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1033 \
    name edge_attr_aggr_6_0_1_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_6_0_1_V \
    op interface \
    ports { edge_attr_aggr_6_0_1_V_address0 { O 6 vector } edge_attr_aggr_6_0_1_V_ce0 { O 1 bit } edge_attr_aggr_6_0_1_V_we0 { O 1 bit } edge_attr_aggr_6_0_1_V_d0 { O 14 vector } edge_attr_aggr_6_0_1_V_q0 { I 14 vector } edge_attr_aggr_6_0_1_V_address1 { O 6 vector } edge_attr_aggr_6_0_1_V_ce1 { O 1 bit } edge_attr_aggr_6_0_1_V_we1 { O 1 bit } edge_attr_aggr_6_0_1_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_6_0_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1034 \
    name edge_attr_aggr_6_0_2_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_6_0_2_V \
    op interface \
    ports { edge_attr_aggr_6_0_2_V_address0 { O 6 vector } edge_attr_aggr_6_0_2_V_ce0 { O 1 bit } edge_attr_aggr_6_0_2_V_we0 { O 1 bit } edge_attr_aggr_6_0_2_V_d0 { O 14 vector } edge_attr_aggr_6_0_2_V_q0 { I 14 vector } edge_attr_aggr_6_0_2_V_address1 { O 6 vector } edge_attr_aggr_6_0_2_V_ce1 { O 1 bit } edge_attr_aggr_6_0_2_V_we1 { O 1 bit } edge_attr_aggr_6_0_2_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_6_0_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1035 \
    name edge_attr_aggr_6_0_3_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_6_0_3_V \
    op interface \
    ports { edge_attr_aggr_6_0_3_V_address0 { O 6 vector } edge_attr_aggr_6_0_3_V_ce0 { O 1 bit } edge_attr_aggr_6_0_3_V_we0 { O 1 bit } edge_attr_aggr_6_0_3_V_d0 { O 14 vector } edge_attr_aggr_6_0_3_V_q0 { I 14 vector } edge_attr_aggr_6_0_3_V_address1 { O 6 vector } edge_attr_aggr_6_0_3_V_ce1 { O 1 bit } edge_attr_aggr_6_0_3_V_we1 { O 1 bit } edge_attr_aggr_6_0_3_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_6_0_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1036 \
    name edge_attr_aggr_6_1_0_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_6_1_0_V \
    op interface \
    ports { edge_attr_aggr_6_1_0_V_address0 { O 6 vector } edge_attr_aggr_6_1_0_V_ce0 { O 1 bit } edge_attr_aggr_6_1_0_V_we0 { O 1 bit } edge_attr_aggr_6_1_0_V_d0 { O 14 vector } edge_attr_aggr_6_1_0_V_q0 { I 14 vector } edge_attr_aggr_6_1_0_V_address1 { O 6 vector } edge_attr_aggr_6_1_0_V_ce1 { O 1 bit } edge_attr_aggr_6_1_0_V_we1 { O 1 bit } edge_attr_aggr_6_1_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_6_1_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1037 \
    name edge_attr_aggr_6_1_1_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_6_1_1_V \
    op interface \
    ports { edge_attr_aggr_6_1_1_V_address0 { O 6 vector } edge_attr_aggr_6_1_1_V_ce0 { O 1 bit } edge_attr_aggr_6_1_1_V_we0 { O 1 bit } edge_attr_aggr_6_1_1_V_d0 { O 14 vector } edge_attr_aggr_6_1_1_V_q0 { I 14 vector } edge_attr_aggr_6_1_1_V_address1 { O 6 vector } edge_attr_aggr_6_1_1_V_ce1 { O 1 bit } edge_attr_aggr_6_1_1_V_we1 { O 1 bit } edge_attr_aggr_6_1_1_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_6_1_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1038 \
    name edge_attr_aggr_6_1_2_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_6_1_2_V \
    op interface \
    ports { edge_attr_aggr_6_1_2_V_address0 { O 6 vector } edge_attr_aggr_6_1_2_V_ce0 { O 1 bit } edge_attr_aggr_6_1_2_V_we0 { O 1 bit } edge_attr_aggr_6_1_2_V_d0 { O 14 vector } edge_attr_aggr_6_1_2_V_q0 { I 14 vector } edge_attr_aggr_6_1_2_V_address1 { O 6 vector } edge_attr_aggr_6_1_2_V_ce1 { O 1 bit } edge_attr_aggr_6_1_2_V_we1 { O 1 bit } edge_attr_aggr_6_1_2_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_6_1_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1039 \
    name edge_attr_aggr_6_1_3_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_6_1_3_V \
    op interface \
    ports { edge_attr_aggr_6_1_3_V_address0 { O 6 vector } edge_attr_aggr_6_1_3_V_ce0 { O 1 bit } edge_attr_aggr_6_1_3_V_we0 { O 1 bit } edge_attr_aggr_6_1_3_V_d0 { O 14 vector } edge_attr_aggr_6_1_3_V_q0 { I 14 vector } edge_attr_aggr_6_1_3_V_address1 { O 6 vector } edge_attr_aggr_6_1_3_V_ce1 { O 1 bit } edge_attr_aggr_6_1_3_V_we1 { O 1 bit } edge_attr_aggr_6_1_3_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_6_1_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1040 \
    name edge_attr_aggr_6_2_0_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_6_2_0_V \
    op interface \
    ports { edge_attr_aggr_6_2_0_V_address0 { O 6 vector } edge_attr_aggr_6_2_0_V_ce0 { O 1 bit } edge_attr_aggr_6_2_0_V_we0 { O 1 bit } edge_attr_aggr_6_2_0_V_d0 { O 14 vector } edge_attr_aggr_6_2_0_V_q0 { I 14 vector } edge_attr_aggr_6_2_0_V_address1 { O 6 vector } edge_attr_aggr_6_2_0_V_ce1 { O 1 bit } edge_attr_aggr_6_2_0_V_we1 { O 1 bit } edge_attr_aggr_6_2_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_6_2_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1041 \
    name edge_attr_aggr_6_2_1_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_6_2_1_V \
    op interface \
    ports { edge_attr_aggr_6_2_1_V_address0 { O 6 vector } edge_attr_aggr_6_2_1_V_ce0 { O 1 bit } edge_attr_aggr_6_2_1_V_we0 { O 1 bit } edge_attr_aggr_6_2_1_V_d0 { O 14 vector } edge_attr_aggr_6_2_1_V_q0 { I 14 vector } edge_attr_aggr_6_2_1_V_address1 { O 6 vector } edge_attr_aggr_6_2_1_V_ce1 { O 1 bit } edge_attr_aggr_6_2_1_V_we1 { O 1 bit } edge_attr_aggr_6_2_1_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_6_2_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1042 \
    name edge_attr_aggr_6_2_2_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_6_2_2_V \
    op interface \
    ports { edge_attr_aggr_6_2_2_V_address0 { O 6 vector } edge_attr_aggr_6_2_2_V_ce0 { O 1 bit } edge_attr_aggr_6_2_2_V_we0 { O 1 bit } edge_attr_aggr_6_2_2_V_d0 { O 14 vector } edge_attr_aggr_6_2_2_V_q0 { I 14 vector } edge_attr_aggr_6_2_2_V_address1 { O 6 vector } edge_attr_aggr_6_2_2_V_ce1 { O 1 bit } edge_attr_aggr_6_2_2_V_we1 { O 1 bit } edge_attr_aggr_6_2_2_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_6_2_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1043 \
    name edge_attr_aggr_6_2_3_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_6_2_3_V \
    op interface \
    ports { edge_attr_aggr_6_2_3_V_address0 { O 6 vector } edge_attr_aggr_6_2_3_V_ce0 { O 1 bit } edge_attr_aggr_6_2_3_V_we0 { O 1 bit } edge_attr_aggr_6_2_3_V_d0 { O 14 vector } edge_attr_aggr_6_2_3_V_q0 { I 14 vector } edge_attr_aggr_6_2_3_V_address1 { O 6 vector } edge_attr_aggr_6_2_3_V_ce1 { O 1 bit } edge_attr_aggr_6_2_3_V_we1 { O 1 bit } edge_attr_aggr_6_2_3_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_6_2_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1044 \
    name edge_attr_aggr_6_3_0_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_6_3_0_V \
    op interface \
    ports { edge_attr_aggr_6_3_0_V_address0 { O 6 vector } edge_attr_aggr_6_3_0_V_ce0 { O 1 bit } edge_attr_aggr_6_3_0_V_we0 { O 1 bit } edge_attr_aggr_6_3_0_V_d0 { O 14 vector } edge_attr_aggr_6_3_0_V_q0 { I 14 vector } edge_attr_aggr_6_3_0_V_address1 { O 6 vector } edge_attr_aggr_6_3_0_V_ce1 { O 1 bit } edge_attr_aggr_6_3_0_V_we1 { O 1 bit } edge_attr_aggr_6_3_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_6_3_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1045 \
    name edge_attr_aggr_6_3_1_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_6_3_1_V \
    op interface \
    ports { edge_attr_aggr_6_3_1_V_address0 { O 6 vector } edge_attr_aggr_6_3_1_V_ce0 { O 1 bit } edge_attr_aggr_6_3_1_V_we0 { O 1 bit } edge_attr_aggr_6_3_1_V_d0 { O 14 vector } edge_attr_aggr_6_3_1_V_q0 { I 14 vector } edge_attr_aggr_6_3_1_V_address1 { O 6 vector } edge_attr_aggr_6_3_1_V_ce1 { O 1 bit } edge_attr_aggr_6_3_1_V_we1 { O 1 bit } edge_attr_aggr_6_3_1_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_6_3_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1046 \
    name edge_attr_aggr_6_3_2_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_6_3_2_V \
    op interface \
    ports { edge_attr_aggr_6_3_2_V_address0 { O 6 vector } edge_attr_aggr_6_3_2_V_ce0 { O 1 bit } edge_attr_aggr_6_3_2_V_we0 { O 1 bit } edge_attr_aggr_6_3_2_V_d0 { O 14 vector } edge_attr_aggr_6_3_2_V_q0 { I 14 vector } edge_attr_aggr_6_3_2_V_address1 { O 6 vector } edge_attr_aggr_6_3_2_V_ce1 { O 1 bit } edge_attr_aggr_6_3_2_V_we1 { O 1 bit } edge_attr_aggr_6_3_2_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_6_3_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1047 \
    name edge_attr_aggr_6_3_3_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_6_3_3_V \
    op interface \
    ports { edge_attr_aggr_6_3_3_V_address0 { O 6 vector } edge_attr_aggr_6_3_3_V_ce0 { O 1 bit } edge_attr_aggr_6_3_3_V_we0 { O 1 bit } edge_attr_aggr_6_3_3_V_d0 { O 14 vector } edge_attr_aggr_6_3_3_V_q0 { I 14 vector } edge_attr_aggr_6_3_3_V_address1 { O 6 vector } edge_attr_aggr_6_3_3_V_ce1 { O 1 bit } edge_attr_aggr_6_3_3_V_we1 { O 1 bit } edge_attr_aggr_6_3_3_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_6_3_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1048 \
    name edge_attr_aggr_7_0_0_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_7_0_0_V \
    op interface \
    ports { edge_attr_aggr_7_0_0_V_address0 { O 6 vector } edge_attr_aggr_7_0_0_V_ce0 { O 1 bit } edge_attr_aggr_7_0_0_V_we0 { O 1 bit } edge_attr_aggr_7_0_0_V_d0 { O 14 vector } edge_attr_aggr_7_0_0_V_q0 { I 14 vector } edge_attr_aggr_7_0_0_V_address1 { O 6 vector } edge_attr_aggr_7_0_0_V_ce1 { O 1 bit } edge_attr_aggr_7_0_0_V_we1 { O 1 bit } edge_attr_aggr_7_0_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_7_0_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1049 \
    name edge_attr_aggr_7_0_1_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_7_0_1_V \
    op interface \
    ports { edge_attr_aggr_7_0_1_V_address0 { O 6 vector } edge_attr_aggr_7_0_1_V_ce0 { O 1 bit } edge_attr_aggr_7_0_1_V_we0 { O 1 bit } edge_attr_aggr_7_0_1_V_d0 { O 14 vector } edge_attr_aggr_7_0_1_V_q0 { I 14 vector } edge_attr_aggr_7_0_1_V_address1 { O 6 vector } edge_attr_aggr_7_0_1_V_ce1 { O 1 bit } edge_attr_aggr_7_0_1_V_we1 { O 1 bit } edge_attr_aggr_7_0_1_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_7_0_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1050 \
    name edge_attr_aggr_7_0_2_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_7_0_2_V \
    op interface \
    ports { edge_attr_aggr_7_0_2_V_address0 { O 6 vector } edge_attr_aggr_7_0_2_V_ce0 { O 1 bit } edge_attr_aggr_7_0_2_V_we0 { O 1 bit } edge_attr_aggr_7_0_2_V_d0 { O 14 vector } edge_attr_aggr_7_0_2_V_q0 { I 14 vector } edge_attr_aggr_7_0_2_V_address1 { O 6 vector } edge_attr_aggr_7_0_2_V_ce1 { O 1 bit } edge_attr_aggr_7_0_2_V_we1 { O 1 bit } edge_attr_aggr_7_0_2_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_7_0_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1051 \
    name edge_attr_aggr_7_0_3_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_7_0_3_V \
    op interface \
    ports { edge_attr_aggr_7_0_3_V_address0 { O 6 vector } edge_attr_aggr_7_0_3_V_ce0 { O 1 bit } edge_attr_aggr_7_0_3_V_we0 { O 1 bit } edge_attr_aggr_7_0_3_V_d0 { O 14 vector } edge_attr_aggr_7_0_3_V_q0 { I 14 vector } edge_attr_aggr_7_0_3_V_address1 { O 6 vector } edge_attr_aggr_7_0_3_V_ce1 { O 1 bit } edge_attr_aggr_7_0_3_V_we1 { O 1 bit } edge_attr_aggr_7_0_3_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_7_0_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1052 \
    name edge_attr_aggr_7_1_0_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_7_1_0_V \
    op interface \
    ports { edge_attr_aggr_7_1_0_V_address0 { O 6 vector } edge_attr_aggr_7_1_0_V_ce0 { O 1 bit } edge_attr_aggr_7_1_0_V_we0 { O 1 bit } edge_attr_aggr_7_1_0_V_d0 { O 14 vector } edge_attr_aggr_7_1_0_V_q0 { I 14 vector } edge_attr_aggr_7_1_0_V_address1 { O 6 vector } edge_attr_aggr_7_1_0_V_ce1 { O 1 bit } edge_attr_aggr_7_1_0_V_we1 { O 1 bit } edge_attr_aggr_7_1_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_7_1_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1053 \
    name edge_attr_aggr_7_1_1_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_7_1_1_V \
    op interface \
    ports { edge_attr_aggr_7_1_1_V_address0 { O 6 vector } edge_attr_aggr_7_1_1_V_ce0 { O 1 bit } edge_attr_aggr_7_1_1_V_we0 { O 1 bit } edge_attr_aggr_7_1_1_V_d0 { O 14 vector } edge_attr_aggr_7_1_1_V_q0 { I 14 vector } edge_attr_aggr_7_1_1_V_address1 { O 6 vector } edge_attr_aggr_7_1_1_V_ce1 { O 1 bit } edge_attr_aggr_7_1_1_V_we1 { O 1 bit } edge_attr_aggr_7_1_1_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_7_1_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1054 \
    name edge_attr_aggr_7_1_2_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_7_1_2_V \
    op interface \
    ports { edge_attr_aggr_7_1_2_V_address0 { O 6 vector } edge_attr_aggr_7_1_2_V_ce0 { O 1 bit } edge_attr_aggr_7_1_2_V_we0 { O 1 bit } edge_attr_aggr_7_1_2_V_d0 { O 14 vector } edge_attr_aggr_7_1_2_V_q0 { I 14 vector } edge_attr_aggr_7_1_2_V_address1 { O 6 vector } edge_attr_aggr_7_1_2_V_ce1 { O 1 bit } edge_attr_aggr_7_1_2_V_we1 { O 1 bit } edge_attr_aggr_7_1_2_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_7_1_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1055 \
    name edge_attr_aggr_7_1_3_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_7_1_3_V \
    op interface \
    ports { edge_attr_aggr_7_1_3_V_address0 { O 6 vector } edge_attr_aggr_7_1_3_V_ce0 { O 1 bit } edge_attr_aggr_7_1_3_V_we0 { O 1 bit } edge_attr_aggr_7_1_3_V_d0 { O 14 vector } edge_attr_aggr_7_1_3_V_q0 { I 14 vector } edge_attr_aggr_7_1_3_V_address1 { O 6 vector } edge_attr_aggr_7_1_3_V_ce1 { O 1 bit } edge_attr_aggr_7_1_3_V_we1 { O 1 bit } edge_attr_aggr_7_1_3_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_7_1_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1056 \
    name edge_attr_aggr_7_2_0_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_7_2_0_V \
    op interface \
    ports { edge_attr_aggr_7_2_0_V_address0 { O 6 vector } edge_attr_aggr_7_2_0_V_ce0 { O 1 bit } edge_attr_aggr_7_2_0_V_we0 { O 1 bit } edge_attr_aggr_7_2_0_V_d0 { O 14 vector } edge_attr_aggr_7_2_0_V_q0 { I 14 vector } edge_attr_aggr_7_2_0_V_address1 { O 6 vector } edge_attr_aggr_7_2_0_V_ce1 { O 1 bit } edge_attr_aggr_7_2_0_V_we1 { O 1 bit } edge_attr_aggr_7_2_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_7_2_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1057 \
    name edge_attr_aggr_7_2_1_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_7_2_1_V \
    op interface \
    ports { edge_attr_aggr_7_2_1_V_address0 { O 6 vector } edge_attr_aggr_7_2_1_V_ce0 { O 1 bit } edge_attr_aggr_7_2_1_V_we0 { O 1 bit } edge_attr_aggr_7_2_1_V_d0 { O 14 vector } edge_attr_aggr_7_2_1_V_q0 { I 14 vector } edge_attr_aggr_7_2_1_V_address1 { O 6 vector } edge_attr_aggr_7_2_1_V_ce1 { O 1 bit } edge_attr_aggr_7_2_1_V_we1 { O 1 bit } edge_attr_aggr_7_2_1_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_7_2_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1058 \
    name edge_attr_aggr_7_2_2_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_7_2_2_V \
    op interface \
    ports { edge_attr_aggr_7_2_2_V_address0 { O 6 vector } edge_attr_aggr_7_2_2_V_ce0 { O 1 bit } edge_attr_aggr_7_2_2_V_we0 { O 1 bit } edge_attr_aggr_7_2_2_V_d0 { O 14 vector } edge_attr_aggr_7_2_2_V_q0 { I 14 vector } edge_attr_aggr_7_2_2_V_address1 { O 6 vector } edge_attr_aggr_7_2_2_V_ce1 { O 1 bit } edge_attr_aggr_7_2_2_V_we1 { O 1 bit } edge_attr_aggr_7_2_2_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_7_2_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1059 \
    name edge_attr_aggr_7_2_3_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_7_2_3_V \
    op interface \
    ports { edge_attr_aggr_7_2_3_V_address0 { O 6 vector } edge_attr_aggr_7_2_3_V_ce0 { O 1 bit } edge_attr_aggr_7_2_3_V_we0 { O 1 bit } edge_attr_aggr_7_2_3_V_d0 { O 14 vector } edge_attr_aggr_7_2_3_V_q0 { I 14 vector } edge_attr_aggr_7_2_3_V_address1 { O 6 vector } edge_attr_aggr_7_2_3_V_ce1 { O 1 bit } edge_attr_aggr_7_2_3_V_we1 { O 1 bit } edge_attr_aggr_7_2_3_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_7_2_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1060 \
    name edge_attr_aggr_7_3_0_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_7_3_0_V \
    op interface \
    ports { edge_attr_aggr_7_3_0_V_address0 { O 6 vector } edge_attr_aggr_7_3_0_V_ce0 { O 1 bit } edge_attr_aggr_7_3_0_V_we0 { O 1 bit } edge_attr_aggr_7_3_0_V_d0 { O 14 vector } edge_attr_aggr_7_3_0_V_q0 { I 14 vector } edge_attr_aggr_7_3_0_V_address1 { O 6 vector } edge_attr_aggr_7_3_0_V_ce1 { O 1 bit } edge_attr_aggr_7_3_0_V_we1 { O 1 bit } edge_attr_aggr_7_3_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_7_3_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1061 \
    name edge_attr_aggr_7_3_1_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_7_3_1_V \
    op interface \
    ports { edge_attr_aggr_7_3_1_V_address0 { O 6 vector } edge_attr_aggr_7_3_1_V_ce0 { O 1 bit } edge_attr_aggr_7_3_1_V_we0 { O 1 bit } edge_attr_aggr_7_3_1_V_d0 { O 14 vector } edge_attr_aggr_7_3_1_V_q0 { I 14 vector } edge_attr_aggr_7_3_1_V_address1 { O 6 vector } edge_attr_aggr_7_3_1_V_ce1 { O 1 bit } edge_attr_aggr_7_3_1_V_we1 { O 1 bit } edge_attr_aggr_7_3_1_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_7_3_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1062 \
    name edge_attr_aggr_7_3_2_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_7_3_2_V \
    op interface \
    ports { edge_attr_aggr_7_3_2_V_address0 { O 6 vector } edge_attr_aggr_7_3_2_V_ce0 { O 1 bit } edge_attr_aggr_7_3_2_V_we0 { O 1 bit } edge_attr_aggr_7_3_2_V_d0 { O 14 vector } edge_attr_aggr_7_3_2_V_q0 { I 14 vector } edge_attr_aggr_7_3_2_V_address1 { O 6 vector } edge_attr_aggr_7_3_2_V_ce1 { O 1 bit } edge_attr_aggr_7_3_2_V_we1 { O 1 bit } edge_attr_aggr_7_3_2_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_7_3_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1063 \
    name edge_attr_aggr_7_3_3_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_7_3_3_V \
    op interface \
    ports { edge_attr_aggr_7_3_3_V_address0 { O 6 vector } edge_attr_aggr_7_3_3_V_ce0 { O 1 bit } edge_attr_aggr_7_3_3_V_we0 { O 1 bit } edge_attr_aggr_7_3_3_V_d0 { O 14 vector } edge_attr_aggr_7_3_3_V_q0 { I 14 vector } edge_attr_aggr_7_3_3_V_address1 { O 6 vector } edge_attr_aggr_7_3_3_V_ce1 { O 1 bit } edge_attr_aggr_7_3_3_V_we1 { O 1 bit } edge_attr_aggr_7_3_3_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_7_3_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1064 \
    name edge_attr_aggr_8_0_0_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_8_0_0_V \
    op interface \
    ports { edge_attr_aggr_8_0_0_V_address0 { O 6 vector } edge_attr_aggr_8_0_0_V_ce0 { O 1 bit } edge_attr_aggr_8_0_0_V_we0 { O 1 bit } edge_attr_aggr_8_0_0_V_d0 { O 14 vector } edge_attr_aggr_8_0_0_V_q0 { I 14 vector } edge_attr_aggr_8_0_0_V_address1 { O 6 vector } edge_attr_aggr_8_0_0_V_ce1 { O 1 bit } edge_attr_aggr_8_0_0_V_we1 { O 1 bit } edge_attr_aggr_8_0_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_8_0_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1065 \
    name edge_attr_aggr_8_0_1_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_8_0_1_V \
    op interface \
    ports { edge_attr_aggr_8_0_1_V_address0 { O 6 vector } edge_attr_aggr_8_0_1_V_ce0 { O 1 bit } edge_attr_aggr_8_0_1_V_we0 { O 1 bit } edge_attr_aggr_8_0_1_V_d0 { O 14 vector } edge_attr_aggr_8_0_1_V_q0 { I 14 vector } edge_attr_aggr_8_0_1_V_address1 { O 6 vector } edge_attr_aggr_8_0_1_V_ce1 { O 1 bit } edge_attr_aggr_8_0_1_V_we1 { O 1 bit } edge_attr_aggr_8_0_1_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_8_0_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1066 \
    name edge_attr_aggr_8_0_2_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_8_0_2_V \
    op interface \
    ports { edge_attr_aggr_8_0_2_V_address0 { O 6 vector } edge_attr_aggr_8_0_2_V_ce0 { O 1 bit } edge_attr_aggr_8_0_2_V_we0 { O 1 bit } edge_attr_aggr_8_0_2_V_d0 { O 14 vector } edge_attr_aggr_8_0_2_V_q0 { I 14 vector } edge_attr_aggr_8_0_2_V_address1 { O 6 vector } edge_attr_aggr_8_0_2_V_ce1 { O 1 bit } edge_attr_aggr_8_0_2_V_we1 { O 1 bit } edge_attr_aggr_8_0_2_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_8_0_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1067 \
    name edge_attr_aggr_8_0_3_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_8_0_3_V \
    op interface \
    ports { edge_attr_aggr_8_0_3_V_address0 { O 6 vector } edge_attr_aggr_8_0_3_V_ce0 { O 1 bit } edge_attr_aggr_8_0_3_V_we0 { O 1 bit } edge_attr_aggr_8_0_3_V_d0 { O 14 vector } edge_attr_aggr_8_0_3_V_q0 { I 14 vector } edge_attr_aggr_8_0_3_V_address1 { O 6 vector } edge_attr_aggr_8_0_3_V_ce1 { O 1 bit } edge_attr_aggr_8_0_3_V_we1 { O 1 bit } edge_attr_aggr_8_0_3_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_8_0_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1068 \
    name edge_attr_aggr_8_1_0_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_8_1_0_V \
    op interface \
    ports { edge_attr_aggr_8_1_0_V_address0 { O 6 vector } edge_attr_aggr_8_1_0_V_ce0 { O 1 bit } edge_attr_aggr_8_1_0_V_we0 { O 1 bit } edge_attr_aggr_8_1_0_V_d0 { O 14 vector } edge_attr_aggr_8_1_0_V_q0 { I 14 vector } edge_attr_aggr_8_1_0_V_address1 { O 6 vector } edge_attr_aggr_8_1_0_V_ce1 { O 1 bit } edge_attr_aggr_8_1_0_V_we1 { O 1 bit } edge_attr_aggr_8_1_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_8_1_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1069 \
    name edge_attr_aggr_8_1_1_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_8_1_1_V \
    op interface \
    ports { edge_attr_aggr_8_1_1_V_address0 { O 6 vector } edge_attr_aggr_8_1_1_V_ce0 { O 1 bit } edge_attr_aggr_8_1_1_V_we0 { O 1 bit } edge_attr_aggr_8_1_1_V_d0 { O 14 vector } edge_attr_aggr_8_1_1_V_q0 { I 14 vector } edge_attr_aggr_8_1_1_V_address1 { O 6 vector } edge_attr_aggr_8_1_1_V_ce1 { O 1 bit } edge_attr_aggr_8_1_1_V_we1 { O 1 bit } edge_attr_aggr_8_1_1_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_8_1_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1070 \
    name edge_attr_aggr_8_1_2_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_8_1_2_V \
    op interface \
    ports { edge_attr_aggr_8_1_2_V_address0 { O 6 vector } edge_attr_aggr_8_1_2_V_ce0 { O 1 bit } edge_attr_aggr_8_1_2_V_we0 { O 1 bit } edge_attr_aggr_8_1_2_V_d0 { O 14 vector } edge_attr_aggr_8_1_2_V_q0 { I 14 vector } edge_attr_aggr_8_1_2_V_address1 { O 6 vector } edge_attr_aggr_8_1_2_V_ce1 { O 1 bit } edge_attr_aggr_8_1_2_V_we1 { O 1 bit } edge_attr_aggr_8_1_2_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_8_1_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1071 \
    name edge_attr_aggr_8_1_3_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_8_1_3_V \
    op interface \
    ports { edge_attr_aggr_8_1_3_V_address0 { O 6 vector } edge_attr_aggr_8_1_3_V_ce0 { O 1 bit } edge_attr_aggr_8_1_3_V_we0 { O 1 bit } edge_attr_aggr_8_1_3_V_d0 { O 14 vector } edge_attr_aggr_8_1_3_V_q0 { I 14 vector } edge_attr_aggr_8_1_3_V_address1 { O 6 vector } edge_attr_aggr_8_1_3_V_ce1 { O 1 bit } edge_attr_aggr_8_1_3_V_we1 { O 1 bit } edge_attr_aggr_8_1_3_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_8_1_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1072 \
    name edge_attr_aggr_8_2_0_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_8_2_0_V \
    op interface \
    ports { edge_attr_aggr_8_2_0_V_address0 { O 6 vector } edge_attr_aggr_8_2_0_V_ce0 { O 1 bit } edge_attr_aggr_8_2_0_V_we0 { O 1 bit } edge_attr_aggr_8_2_0_V_d0 { O 14 vector } edge_attr_aggr_8_2_0_V_q0 { I 14 vector } edge_attr_aggr_8_2_0_V_address1 { O 6 vector } edge_attr_aggr_8_2_0_V_ce1 { O 1 bit } edge_attr_aggr_8_2_0_V_we1 { O 1 bit } edge_attr_aggr_8_2_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_8_2_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1073 \
    name edge_attr_aggr_8_2_1_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_8_2_1_V \
    op interface \
    ports { edge_attr_aggr_8_2_1_V_address0 { O 6 vector } edge_attr_aggr_8_2_1_V_ce0 { O 1 bit } edge_attr_aggr_8_2_1_V_we0 { O 1 bit } edge_attr_aggr_8_2_1_V_d0 { O 14 vector } edge_attr_aggr_8_2_1_V_q0 { I 14 vector } edge_attr_aggr_8_2_1_V_address1 { O 6 vector } edge_attr_aggr_8_2_1_V_ce1 { O 1 bit } edge_attr_aggr_8_2_1_V_we1 { O 1 bit } edge_attr_aggr_8_2_1_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_8_2_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1074 \
    name edge_attr_aggr_8_2_2_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_8_2_2_V \
    op interface \
    ports { edge_attr_aggr_8_2_2_V_address0 { O 6 vector } edge_attr_aggr_8_2_2_V_ce0 { O 1 bit } edge_attr_aggr_8_2_2_V_we0 { O 1 bit } edge_attr_aggr_8_2_2_V_d0 { O 14 vector } edge_attr_aggr_8_2_2_V_q0 { I 14 vector } edge_attr_aggr_8_2_2_V_address1 { O 6 vector } edge_attr_aggr_8_2_2_V_ce1 { O 1 bit } edge_attr_aggr_8_2_2_V_we1 { O 1 bit } edge_attr_aggr_8_2_2_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_8_2_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1075 \
    name edge_attr_aggr_8_2_3_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_8_2_3_V \
    op interface \
    ports { edge_attr_aggr_8_2_3_V_address0 { O 6 vector } edge_attr_aggr_8_2_3_V_ce0 { O 1 bit } edge_attr_aggr_8_2_3_V_we0 { O 1 bit } edge_attr_aggr_8_2_3_V_d0 { O 14 vector } edge_attr_aggr_8_2_3_V_q0 { I 14 vector } edge_attr_aggr_8_2_3_V_address1 { O 6 vector } edge_attr_aggr_8_2_3_V_ce1 { O 1 bit } edge_attr_aggr_8_2_3_V_we1 { O 1 bit } edge_attr_aggr_8_2_3_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_8_2_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1076 \
    name edge_attr_aggr_8_3_0_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_8_3_0_V \
    op interface \
    ports { edge_attr_aggr_8_3_0_V_address0 { O 6 vector } edge_attr_aggr_8_3_0_V_ce0 { O 1 bit } edge_attr_aggr_8_3_0_V_we0 { O 1 bit } edge_attr_aggr_8_3_0_V_d0 { O 14 vector } edge_attr_aggr_8_3_0_V_q0 { I 14 vector } edge_attr_aggr_8_3_0_V_address1 { O 6 vector } edge_attr_aggr_8_3_0_V_ce1 { O 1 bit } edge_attr_aggr_8_3_0_V_we1 { O 1 bit } edge_attr_aggr_8_3_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_8_3_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1077 \
    name edge_attr_aggr_8_3_1_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_8_3_1_V \
    op interface \
    ports { edge_attr_aggr_8_3_1_V_address0 { O 6 vector } edge_attr_aggr_8_3_1_V_ce0 { O 1 bit } edge_attr_aggr_8_3_1_V_we0 { O 1 bit } edge_attr_aggr_8_3_1_V_d0 { O 14 vector } edge_attr_aggr_8_3_1_V_q0 { I 14 vector } edge_attr_aggr_8_3_1_V_address1 { O 6 vector } edge_attr_aggr_8_3_1_V_ce1 { O 1 bit } edge_attr_aggr_8_3_1_V_we1 { O 1 bit } edge_attr_aggr_8_3_1_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_8_3_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1078 \
    name edge_attr_aggr_8_3_2_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_8_3_2_V \
    op interface \
    ports { edge_attr_aggr_8_3_2_V_address0 { O 6 vector } edge_attr_aggr_8_3_2_V_ce0 { O 1 bit } edge_attr_aggr_8_3_2_V_we0 { O 1 bit } edge_attr_aggr_8_3_2_V_d0 { O 14 vector } edge_attr_aggr_8_3_2_V_q0 { I 14 vector } edge_attr_aggr_8_3_2_V_address1 { O 6 vector } edge_attr_aggr_8_3_2_V_ce1 { O 1 bit } edge_attr_aggr_8_3_2_V_we1 { O 1 bit } edge_attr_aggr_8_3_2_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_8_3_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1079 \
    name edge_attr_aggr_8_3_3_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_8_3_3_V \
    op interface \
    ports { edge_attr_aggr_8_3_3_V_address0 { O 6 vector } edge_attr_aggr_8_3_3_V_ce0 { O 1 bit } edge_attr_aggr_8_3_3_V_we0 { O 1 bit } edge_attr_aggr_8_3_3_V_d0 { O 14 vector } edge_attr_aggr_8_3_3_V_q0 { I 14 vector } edge_attr_aggr_8_3_3_V_address1 { O 6 vector } edge_attr_aggr_8_3_3_V_ce1 { O 1 bit } edge_attr_aggr_8_3_3_V_we1 { O 1 bit } edge_attr_aggr_8_3_3_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_8_3_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1080 \
    name edge_attr_aggr_9_0_0_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_9_0_0_V \
    op interface \
    ports { edge_attr_aggr_9_0_0_V_address0 { O 6 vector } edge_attr_aggr_9_0_0_V_ce0 { O 1 bit } edge_attr_aggr_9_0_0_V_we0 { O 1 bit } edge_attr_aggr_9_0_0_V_d0 { O 14 vector } edge_attr_aggr_9_0_0_V_q0 { I 14 vector } edge_attr_aggr_9_0_0_V_address1 { O 6 vector } edge_attr_aggr_9_0_0_V_ce1 { O 1 bit } edge_attr_aggr_9_0_0_V_we1 { O 1 bit } edge_attr_aggr_9_0_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_9_0_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1081 \
    name edge_attr_aggr_9_0_1_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_9_0_1_V \
    op interface \
    ports { edge_attr_aggr_9_0_1_V_address0 { O 6 vector } edge_attr_aggr_9_0_1_V_ce0 { O 1 bit } edge_attr_aggr_9_0_1_V_we0 { O 1 bit } edge_attr_aggr_9_0_1_V_d0 { O 14 vector } edge_attr_aggr_9_0_1_V_q0 { I 14 vector } edge_attr_aggr_9_0_1_V_address1 { O 6 vector } edge_attr_aggr_9_0_1_V_ce1 { O 1 bit } edge_attr_aggr_9_0_1_V_we1 { O 1 bit } edge_attr_aggr_9_0_1_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_9_0_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1082 \
    name edge_attr_aggr_9_0_2_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_9_0_2_V \
    op interface \
    ports { edge_attr_aggr_9_0_2_V_address0 { O 6 vector } edge_attr_aggr_9_0_2_V_ce0 { O 1 bit } edge_attr_aggr_9_0_2_V_we0 { O 1 bit } edge_attr_aggr_9_0_2_V_d0 { O 14 vector } edge_attr_aggr_9_0_2_V_q0 { I 14 vector } edge_attr_aggr_9_0_2_V_address1 { O 6 vector } edge_attr_aggr_9_0_2_V_ce1 { O 1 bit } edge_attr_aggr_9_0_2_V_we1 { O 1 bit } edge_attr_aggr_9_0_2_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_9_0_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1083 \
    name edge_attr_aggr_9_0_3_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_9_0_3_V \
    op interface \
    ports { edge_attr_aggr_9_0_3_V_address0 { O 6 vector } edge_attr_aggr_9_0_3_V_ce0 { O 1 bit } edge_attr_aggr_9_0_3_V_we0 { O 1 bit } edge_attr_aggr_9_0_3_V_d0 { O 14 vector } edge_attr_aggr_9_0_3_V_q0 { I 14 vector } edge_attr_aggr_9_0_3_V_address1 { O 6 vector } edge_attr_aggr_9_0_3_V_ce1 { O 1 bit } edge_attr_aggr_9_0_3_V_we1 { O 1 bit } edge_attr_aggr_9_0_3_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_9_0_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1084 \
    name edge_attr_aggr_9_1_0_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_9_1_0_V \
    op interface \
    ports { edge_attr_aggr_9_1_0_V_address0 { O 6 vector } edge_attr_aggr_9_1_0_V_ce0 { O 1 bit } edge_attr_aggr_9_1_0_V_we0 { O 1 bit } edge_attr_aggr_9_1_0_V_d0 { O 14 vector } edge_attr_aggr_9_1_0_V_q0 { I 14 vector } edge_attr_aggr_9_1_0_V_address1 { O 6 vector } edge_attr_aggr_9_1_0_V_ce1 { O 1 bit } edge_attr_aggr_9_1_0_V_we1 { O 1 bit } edge_attr_aggr_9_1_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_9_1_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1085 \
    name edge_attr_aggr_9_1_1_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_9_1_1_V \
    op interface \
    ports { edge_attr_aggr_9_1_1_V_address0 { O 6 vector } edge_attr_aggr_9_1_1_V_ce0 { O 1 bit } edge_attr_aggr_9_1_1_V_we0 { O 1 bit } edge_attr_aggr_9_1_1_V_d0 { O 14 vector } edge_attr_aggr_9_1_1_V_q0 { I 14 vector } edge_attr_aggr_9_1_1_V_address1 { O 6 vector } edge_attr_aggr_9_1_1_V_ce1 { O 1 bit } edge_attr_aggr_9_1_1_V_we1 { O 1 bit } edge_attr_aggr_9_1_1_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_9_1_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1086 \
    name edge_attr_aggr_9_1_2_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_9_1_2_V \
    op interface \
    ports { edge_attr_aggr_9_1_2_V_address0 { O 6 vector } edge_attr_aggr_9_1_2_V_ce0 { O 1 bit } edge_attr_aggr_9_1_2_V_we0 { O 1 bit } edge_attr_aggr_9_1_2_V_d0 { O 14 vector } edge_attr_aggr_9_1_2_V_q0 { I 14 vector } edge_attr_aggr_9_1_2_V_address1 { O 6 vector } edge_attr_aggr_9_1_2_V_ce1 { O 1 bit } edge_attr_aggr_9_1_2_V_we1 { O 1 bit } edge_attr_aggr_9_1_2_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_9_1_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1087 \
    name edge_attr_aggr_9_1_3_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_9_1_3_V \
    op interface \
    ports { edge_attr_aggr_9_1_3_V_address0 { O 6 vector } edge_attr_aggr_9_1_3_V_ce0 { O 1 bit } edge_attr_aggr_9_1_3_V_we0 { O 1 bit } edge_attr_aggr_9_1_3_V_d0 { O 14 vector } edge_attr_aggr_9_1_3_V_q0 { I 14 vector } edge_attr_aggr_9_1_3_V_address1 { O 6 vector } edge_attr_aggr_9_1_3_V_ce1 { O 1 bit } edge_attr_aggr_9_1_3_V_we1 { O 1 bit } edge_attr_aggr_9_1_3_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_9_1_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1088 \
    name edge_attr_aggr_9_2_0_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_9_2_0_V \
    op interface \
    ports { edge_attr_aggr_9_2_0_V_address0 { O 6 vector } edge_attr_aggr_9_2_0_V_ce0 { O 1 bit } edge_attr_aggr_9_2_0_V_we0 { O 1 bit } edge_attr_aggr_9_2_0_V_d0 { O 14 vector } edge_attr_aggr_9_2_0_V_q0 { I 14 vector } edge_attr_aggr_9_2_0_V_address1 { O 6 vector } edge_attr_aggr_9_2_0_V_ce1 { O 1 bit } edge_attr_aggr_9_2_0_V_we1 { O 1 bit } edge_attr_aggr_9_2_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_9_2_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1089 \
    name edge_attr_aggr_9_2_1_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_9_2_1_V \
    op interface \
    ports { edge_attr_aggr_9_2_1_V_address0 { O 6 vector } edge_attr_aggr_9_2_1_V_ce0 { O 1 bit } edge_attr_aggr_9_2_1_V_we0 { O 1 bit } edge_attr_aggr_9_2_1_V_d0 { O 14 vector } edge_attr_aggr_9_2_1_V_q0 { I 14 vector } edge_attr_aggr_9_2_1_V_address1 { O 6 vector } edge_attr_aggr_9_2_1_V_ce1 { O 1 bit } edge_attr_aggr_9_2_1_V_we1 { O 1 bit } edge_attr_aggr_9_2_1_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_9_2_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1090 \
    name edge_attr_aggr_9_2_2_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_9_2_2_V \
    op interface \
    ports { edge_attr_aggr_9_2_2_V_address0 { O 6 vector } edge_attr_aggr_9_2_2_V_ce0 { O 1 bit } edge_attr_aggr_9_2_2_V_we0 { O 1 bit } edge_attr_aggr_9_2_2_V_d0 { O 14 vector } edge_attr_aggr_9_2_2_V_q0 { I 14 vector } edge_attr_aggr_9_2_2_V_address1 { O 6 vector } edge_attr_aggr_9_2_2_V_ce1 { O 1 bit } edge_attr_aggr_9_2_2_V_we1 { O 1 bit } edge_attr_aggr_9_2_2_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_9_2_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1091 \
    name edge_attr_aggr_9_2_3_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_9_2_3_V \
    op interface \
    ports { edge_attr_aggr_9_2_3_V_address0 { O 6 vector } edge_attr_aggr_9_2_3_V_ce0 { O 1 bit } edge_attr_aggr_9_2_3_V_we0 { O 1 bit } edge_attr_aggr_9_2_3_V_d0 { O 14 vector } edge_attr_aggr_9_2_3_V_q0 { I 14 vector } edge_attr_aggr_9_2_3_V_address1 { O 6 vector } edge_attr_aggr_9_2_3_V_ce1 { O 1 bit } edge_attr_aggr_9_2_3_V_we1 { O 1 bit } edge_attr_aggr_9_2_3_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_9_2_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1092 \
    name edge_attr_aggr_9_3_0_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_9_3_0_V \
    op interface \
    ports { edge_attr_aggr_9_3_0_V_address0 { O 6 vector } edge_attr_aggr_9_3_0_V_ce0 { O 1 bit } edge_attr_aggr_9_3_0_V_we0 { O 1 bit } edge_attr_aggr_9_3_0_V_d0 { O 14 vector } edge_attr_aggr_9_3_0_V_q0 { I 14 vector } edge_attr_aggr_9_3_0_V_address1 { O 6 vector } edge_attr_aggr_9_3_0_V_ce1 { O 1 bit } edge_attr_aggr_9_3_0_V_we1 { O 1 bit } edge_attr_aggr_9_3_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_9_3_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1093 \
    name edge_attr_aggr_9_3_1_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_9_3_1_V \
    op interface \
    ports { edge_attr_aggr_9_3_1_V_address0 { O 6 vector } edge_attr_aggr_9_3_1_V_ce0 { O 1 bit } edge_attr_aggr_9_3_1_V_we0 { O 1 bit } edge_attr_aggr_9_3_1_V_d0 { O 14 vector } edge_attr_aggr_9_3_1_V_q0 { I 14 vector } edge_attr_aggr_9_3_1_V_address1 { O 6 vector } edge_attr_aggr_9_3_1_V_ce1 { O 1 bit } edge_attr_aggr_9_3_1_V_we1 { O 1 bit } edge_attr_aggr_9_3_1_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_9_3_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1094 \
    name edge_attr_aggr_9_3_2_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_9_3_2_V \
    op interface \
    ports { edge_attr_aggr_9_3_2_V_address0 { O 6 vector } edge_attr_aggr_9_3_2_V_ce0 { O 1 bit } edge_attr_aggr_9_3_2_V_we0 { O 1 bit } edge_attr_aggr_9_3_2_V_d0 { O 14 vector } edge_attr_aggr_9_3_2_V_q0 { I 14 vector } edge_attr_aggr_9_3_2_V_address1 { O 6 vector } edge_attr_aggr_9_3_2_V_ce1 { O 1 bit } edge_attr_aggr_9_3_2_V_we1 { O 1 bit } edge_attr_aggr_9_3_2_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_9_3_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1095 \
    name edge_attr_aggr_9_3_3_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_9_3_3_V \
    op interface \
    ports { edge_attr_aggr_9_3_3_V_address0 { O 6 vector } edge_attr_aggr_9_3_3_V_ce0 { O 1 bit } edge_attr_aggr_9_3_3_V_we0 { O 1 bit } edge_attr_aggr_9_3_3_V_d0 { O 14 vector } edge_attr_aggr_9_3_3_V_q0 { I 14 vector } edge_attr_aggr_9_3_3_V_address1 { O 6 vector } edge_attr_aggr_9_3_3_V_ce1 { O 1 bit } edge_attr_aggr_9_3_3_V_we1 { O 1 bit } edge_attr_aggr_9_3_3_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_9_3_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1096 \
    name edge_attr_aggr_10_0_0_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_10_0_0_V \
    op interface \
    ports { edge_attr_aggr_10_0_0_V_address0 { O 6 vector } edge_attr_aggr_10_0_0_V_ce0 { O 1 bit } edge_attr_aggr_10_0_0_V_we0 { O 1 bit } edge_attr_aggr_10_0_0_V_d0 { O 14 vector } edge_attr_aggr_10_0_0_V_q0 { I 14 vector } edge_attr_aggr_10_0_0_V_address1 { O 6 vector } edge_attr_aggr_10_0_0_V_ce1 { O 1 bit } edge_attr_aggr_10_0_0_V_we1 { O 1 bit } edge_attr_aggr_10_0_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_10_0_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1097 \
    name edge_attr_aggr_10_0_1_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_10_0_1_V \
    op interface \
    ports { edge_attr_aggr_10_0_1_V_address0 { O 6 vector } edge_attr_aggr_10_0_1_V_ce0 { O 1 bit } edge_attr_aggr_10_0_1_V_we0 { O 1 bit } edge_attr_aggr_10_0_1_V_d0 { O 14 vector } edge_attr_aggr_10_0_1_V_q0 { I 14 vector } edge_attr_aggr_10_0_1_V_address1 { O 6 vector } edge_attr_aggr_10_0_1_V_ce1 { O 1 bit } edge_attr_aggr_10_0_1_V_we1 { O 1 bit } edge_attr_aggr_10_0_1_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_10_0_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1098 \
    name edge_attr_aggr_10_0_2_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_10_0_2_V \
    op interface \
    ports { edge_attr_aggr_10_0_2_V_address0 { O 6 vector } edge_attr_aggr_10_0_2_V_ce0 { O 1 bit } edge_attr_aggr_10_0_2_V_we0 { O 1 bit } edge_attr_aggr_10_0_2_V_d0 { O 14 vector } edge_attr_aggr_10_0_2_V_q0 { I 14 vector } edge_attr_aggr_10_0_2_V_address1 { O 6 vector } edge_attr_aggr_10_0_2_V_ce1 { O 1 bit } edge_attr_aggr_10_0_2_V_we1 { O 1 bit } edge_attr_aggr_10_0_2_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_10_0_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1099 \
    name edge_attr_aggr_10_0_3_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_10_0_3_V \
    op interface \
    ports { edge_attr_aggr_10_0_3_V_address0 { O 6 vector } edge_attr_aggr_10_0_3_V_ce0 { O 1 bit } edge_attr_aggr_10_0_3_V_we0 { O 1 bit } edge_attr_aggr_10_0_3_V_d0 { O 14 vector } edge_attr_aggr_10_0_3_V_q0 { I 14 vector } edge_attr_aggr_10_0_3_V_address1 { O 6 vector } edge_attr_aggr_10_0_3_V_ce1 { O 1 bit } edge_attr_aggr_10_0_3_V_we1 { O 1 bit } edge_attr_aggr_10_0_3_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_10_0_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1100 \
    name edge_attr_aggr_10_1_0_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_10_1_0_V \
    op interface \
    ports { edge_attr_aggr_10_1_0_V_address0 { O 6 vector } edge_attr_aggr_10_1_0_V_ce0 { O 1 bit } edge_attr_aggr_10_1_0_V_we0 { O 1 bit } edge_attr_aggr_10_1_0_V_d0 { O 14 vector } edge_attr_aggr_10_1_0_V_q0 { I 14 vector } edge_attr_aggr_10_1_0_V_address1 { O 6 vector } edge_attr_aggr_10_1_0_V_ce1 { O 1 bit } edge_attr_aggr_10_1_0_V_we1 { O 1 bit } edge_attr_aggr_10_1_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_10_1_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1101 \
    name edge_attr_aggr_10_1_1_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_10_1_1_V \
    op interface \
    ports { edge_attr_aggr_10_1_1_V_address0 { O 6 vector } edge_attr_aggr_10_1_1_V_ce0 { O 1 bit } edge_attr_aggr_10_1_1_V_we0 { O 1 bit } edge_attr_aggr_10_1_1_V_d0 { O 14 vector } edge_attr_aggr_10_1_1_V_q0 { I 14 vector } edge_attr_aggr_10_1_1_V_address1 { O 6 vector } edge_attr_aggr_10_1_1_V_ce1 { O 1 bit } edge_attr_aggr_10_1_1_V_we1 { O 1 bit } edge_attr_aggr_10_1_1_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_10_1_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1102 \
    name edge_attr_aggr_10_1_2_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_10_1_2_V \
    op interface \
    ports { edge_attr_aggr_10_1_2_V_address0 { O 6 vector } edge_attr_aggr_10_1_2_V_ce0 { O 1 bit } edge_attr_aggr_10_1_2_V_we0 { O 1 bit } edge_attr_aggr_10_1_2_V_d0 { O 14 vector } edge_attr_aggr_10_1_2_V_q0 { I 14 vector } edge_attr_aggr_10_1_2_V_address1 { O 6 vector } edge_attr_aggr_10_1_2_V_ce1 { O 1 bit } edge_attr_aggr_10_1_2_V_we1 { O 1 bit } edge_attr_aggr_10_1_2_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_10_1_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1103 \
    name edge_attr_aggr_10_1_3_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_10_1_3_V \
    op interface \
    ports { edge_attr_aggr_10_1_3_V_address0 { O 6 vector } edge_attr_aggr_10_1_3_V_ce0 { O 1 bit } edge_attr_aggr_10_1_3_V_we0 { O 1 bit } edge_attr_aggr_10_1_3_V_d0 { O 14 vector } edge_attr_aggr_10_1_3_V_q0 { I 14 vector } edge_attr_aggr_10_1_3_V_address1 { O 6 vector } edge_attr_aggr_10_1_3_V_ce1 { O 1 bit } edge_attr_aggr_10_1_3_V_we1 { O 1 bit } edge_attr_aggr_10_1_3_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_10_1_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1104 \
    name edge_attr_aggr_10_2_0_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_10_2_0_V \
    op interface \
    ports { edge_attr_aggr_10_2_0_V_address0 { O 6 vector } edge_attr_aggr_10_2_0_V_ce0 { O 1 bit } edge_attr_aggr_10_2_0_V_we0 { O 1 bit } edge_attr_aggr_10_2_0_V_d0 { O 14 vector } edge_attr_aggr_10_2_0_V_q0 { I 14 vector } edge_attr_aggr_10_2_0_V_address1 { O 6 vector } edge_attr_aggr_10_2_0_V_ce1 { O 1 bit } edge_attr_aggr_10_2_0_V_we1 { O 1 bit } edge_attr_aggr_10_2_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_10_2_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1105 \
    name edge_attr_aggr_10_2_1_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_10_2_1_V \
    op interface \
    ports { edge_attr_aggr_10_2_1_V_address0 { O 6 vector } edge_attr_aggr_10_2_1_V_ce0 { O 1 bit } edge_attr_aggr_10_2_1_V_we0 { O 1 bit } edge_attr_aggr_10_2_1_V_d0 { O 14 vector } edge_attr_aggr_10_2_1_V_q0 { I 14 vector } edge_attr_aggr_10_2_1_V_address1 { O 6 vector } edge_attr_aggr_10_2_1_V_ce1 { O 1 bit } edge_attr_aggr_10_2_1_V_we1 { O 1 bit } edge_attr_aggr_10_2_1_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_10_2_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1106 \
    name edge_attr_aggr_10_2_2_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_10_2_2_V \
    op interface \
    ports { edge_attr_aggr_10_2_2_V_address0 { O 6 vector } edge_attr_aggr_10_2_2_V_ce0 { O 1 bit } edge_attr_aggr_10_2_2_V_we0 { O 1 bit } edge_attr_aggr_10_2_2_V_d0 { O 14 vector } edge_attr_aggr_10_2_2_V_q0 { I 14 vector } edge_attr_aggr_10_2_2_V_address1 { O 6 vector } edge_attr_aggr_10_2_2_V_ce1 { O 1 bit } edge_attr_aggr_10_2_2_V_we1 { O 1 bit } edge_attr_aggr_10_2_2_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_10_2_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1107 \
    name edge_attr_aggr_10_2_3_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_10_2_3_V \
    op interface \
    ports { edge_attr_aggr_10_2_3_V_address0 { O 6 vector } edge_attr_aggr_10_2_3_V_ce0 { O 1 bit } edge_attr_aggr_10_2_3_V_we0 { O 1 bit } edge_attr_aggr_10_2_3_V_d0 { O 14 vector } edge_attr_aggr_10_2_3_V_q0 { I 14 vector } edge_attr_aggr_10_2_3_V_address1 { O 6 vector } edge_attr_aggr_10_2_3_V_ce1 { O 1 bit } edge_attr_aggr_10_2_3_V_we1 { O 1 bit } edge_attr_aggr_10_2_3_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_10_2_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1108 \
    name edge_attr_aggr_10_3_0_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_10_3_0_V \
    op interface \
    ports { edge_attr_aggr_10_3_0_V_address0 { O 6 vector } edge_attr_aggr_10_3_0_V_ce0 { O 1 bit } edge_attr_aggr_10_3_0_V_we0 { O 1 bit } edge_attr_aggr_10_3_0_V_d0 { O 14 vector } edge_attr_aggr_10_3_0_V_q0 { I 14 vector } edge_attr_aggr_10_3_0_V_address1 { O 6 vector } edge_attr_aggr_10_3_0_V_ce1 { O 1 bit } edge_attr_aggr_10_3_0_V_we1 { O 1 bit } edge_attr_aggr_10_3_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_10_3_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1109 \
    name edge_attr_aggr_10_3_1_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_10_3_1_V \
    op interface \
    ports { edge_attr_aggr_10_3_1_V_address0 { O 6 vector } edge_attr_aggr_10_3_1_V_ce0 { O 1 bit } edge_attr_aggr_10_3_1_V_we0 { O 1 bit } edge_attr_aggr_10_3_1_V_d0 { O 14 vector } edge_attr_aggr_10_3_1_V_q0 { I 14 vector } edge_attr_aggr_10_3_1_V_address1 { O 6 vector } edge_attr_aggr_10_3_1_V_ce1 { O 1 bit } edge_attr_aggr_10_3_1_V_we1 { O 1 bit } edge_attr_aggr_10_3_1_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_10_3_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1110 \
    name edge_attr_aggr_10_3_2_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_10_3_2_V \
    op interface \
    ports { edge_attr_aggr_10_3_2_V_address0 { O 6 vector } edge_attr_aggr_10_3_2_V_ce0 { O 1 bit } edge_attr_aggr_10_3_2_V_we0 { O 1 bit } edge_attr_aggr_10_3_2_V_d0 { O 14 vector } edge_attr_aggr_10_3_2_V_q0 { I 14 vector } edge_attr_aggr_10_3_2_V_address1 { O 6 vector } edge_attr_aggr_10_3_2_V_ce1 { O 1 bit } edge_attr_aggr_10_3_2_V_we1 { O 1 bit } edge_attr_aggr_10_3_2_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_10_3_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1111 \
    name edge_attr_aggr_10_3_3_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_10_3_3_V \
    op interface \
    ports { edge_attr_aggr_10_3_3_V_address0 { O 6 vector } edge_attr_aggr_10_3_3_V_ce0 { O 1 bit } edge_attr_aggr_10_3_3_V_we0 { O 1 bit } edge_attr_aggr_10_3_3_V_d0 { O 14 vector } edge_attr_aggr_10_3_3_V_q0 { I 14 vector } edge_attr_aggr_10_3_3_V_address1 { O 6 vector } edge_attr_aggr_10_3_3_V_ce1 { O 1 bit } edge_attr_aggr_10_3_3_V_we1 { O 1 bit } edge_attr_aggr_10_3_3_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_10_3_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1112 \
    name edge_attr_aggr_11_0_0_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_11_0_0_V \
    op interface \
    ports { edge_attr_aggr_11_0_0_V_address0 { O 6 vector } edge_attr_aggr_11_0_0_V_ce0 { O 1 bit } edge_attr_aggr_11_0_0_V_we0 { O 1 bit } edge_attr_aggr_11_0_0_V_d0 { O 14 vector } edge_attr_aggr_11_0_0_V_q0 { I 14 vector } edge_attr_aggr_11_0_0_V_address1 { O 6 vector } edge_attr_aggr_11_0_0_V_ce1 { O 1 bit } edge_attr_aggr_11_0_0_V_we1 { O 1 bit } edge_attr_aggr_11_0_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_11_0_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1113 \
    name edge_attr_aggr_11_0_1_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_11_0_1_V \
    op interface \
    ports { edge_attr_aggr_11_0_1_V_address0 { O 6 vector } edge_attr_aggr_11_0_1_V_ce0 { O 1 bit } edge_attr_aggr_11_0_1_V_we0 { O 1 bit } edge_attr_aggr_11_0_1_V_d0 { O 14 vector } edge_attr_aggr_11_0_1_V_q0 { I 14 vector } edge_attr_aggr_11_0_1_V_address1 { O 6 vector } edge_attr_aggr_11_0_1_V_ce1 { O 1 bit } edge_attr_aggr_11_0_1_V_we1 { O 1 bit } edge_attr_aggr_11_0_1_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_11_0_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1114 \
    name edge_attr_aggr_11_0_2_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_11_0_2_V \
    op interface \
    ports { edge_attr_aggr_11_0_2_V_address0 { O 6 vector } edge_attr_aggr_11_0_2_V_ce0 { O 1 bit } edge_attr_aggr_11_0_2_V_we0 { O 1 bit } edge_attr_aggr_11_0_2_V_d0 { O 14 vector } edge_attr_aggr_11_0_2_V_q0 { I 14 vector } edge_attr_aggr_11_0_2_V_address1 { O 6 vector } edge_attr_aggr_11_0_2_V_ce1 { O 1 bit } edge_attr_aggr_11_0_2_V_we1 { O 1 bit } edge_attr_aggr_11_0_2_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_11_0_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1115 \
    name edge_attr_aggr_11_0_3_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_11_0_3_V \
    op interface \
    ports { edge_attr_aggr_11_0_3_V_address0 { O 6 vector } edge_attr_aggr_11_0_3_V_ce0 { O 1 bit } edge_attr_aggr_11_0_3_V_we0 { O 1 bit } edge_attr_aggr_11_0_3_V_d0 { O 14 vector } edge_attr_aggr_11_0_3_V_q0 { I 14 vector } edge_attr_aggr_11_0_3_V_address1 { O 6 vector } edge_attr_aggr_11_0_3_V_ce1 { O 1 bit } edge_attr_aggr_11_0_3_V_we1 { O 1 bit } edge_attr_aggr_11_0_3_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_11_0_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1116 \
    name edge_attr_aggr_11_1_0_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_11_1_0_V \
    op interface \
    ports { edge_attr_aggr_11_1_0_V_address0 { O 6 vector } edge_attr_aggr_11_1_0_V_ce0 { O 1 bit } edge_attr_aggr_11_1_0_V_we0 { O 1 bit } edge_attr_aggr_11_1_0_V_d0 { O 14 vector } edge_attr_aggr_11_1_0_V_q0 { I 14 vector } edge_attr_aggr_11_1_0_V_address1 { O 6 vector } edge_attr_aggr_11_1_0_V_ce1 { O 1 bit } edge_attr_aggr_11_1_0_V_we1 { O 1 bit } edge_attr_aggr_11_1_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_11_1_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1117 \
    name edge_attr_aggr_11_1_1_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_11_1_1_V \
    op interface \
    ports { edge_attr_aggr_11_1_1_V_address0 { O 6 vector } edge_attr_aggr_11_1_1_V_ce0 { O 1 bit } edge_attr_aggr_11_1_1_V_we0 { O 1 bit } edge_attr_aggr_11_1_1_V_d0 { O 14 vector } edge_attr_aggr_11_1_1_V_q0 { I 14 vector } edge_attr_aggr_11_1_1_V_address1 { O 6 vector } edge_attr_aggr_11_1_1_V_ce1 { O 1 bit } edge_attr_aggr_11_1_1_V_we1 { O 1 bit } edge_attr_aggr_11_1_1_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_11_1_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1118 \
    name edge_attr_aggr_11_1_2_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_11_1_2_V \
    op interface \
    ports { edge_attr_aggr_11_1_2_V_address0 { O 6 vector } edge_attr_aggr_11_1_2_V_ce0 { O 1 bit } edge_attr_aggr_11_1_2_V_we0 { O 1 bit } edge_attr_aggr_11_1_2_V_d0 { O 14 vector } edge_attr_aggr_11_1_2_V_q0 { I 14 vector } edge_attr_aggr_11_1_2_V_address1 { O 6 vector } edge_attr_aggr_11_1_2_V_ce1 { O 1 bit } edge_attr_aggr_11_1_2_V_we1 { O 1 bit } edge_attr_aggr_11_1_2_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_11_1_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1119 \
    name edge_attr_aggr_11_1_3_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_11_1_3_V \
    op interface \
    ports { edge_attr_aggr_11_1_3_V_address0 { O 6 vector } edge_attr_aggr_11_1_3_V_ce0 { O 1 bit } edge_attr_aggr_11_1_3_V_we0 { O 1 bit } edge_attr_aggr_11_1_3_V_d0 { O 14 vector } edge_attr_aggr_11_1_3_V_q0 { I 14 vector } edge_attr_aggr_11_1_3_V_address1 { O 6 vector } edge_attr_aggr_11_1_3_V_ce1 { O 1 bit } edge_attr_aggr_11_1_3_V_we1 { O 1 bit } edge_attr_aggr_11_1_3_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_11_1_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1120 \
    name edge_attr_aggr_11_2_0_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_11_2_0_V \
    op interface \
    ports { edge_attr_aggr_11_2_0_V_address0 { O 6 vector } edge_attr_aggr_11_2_0_V_ce0 { O 1 bit } edge_attr_aggr_11_2_0_V_we0 { O 1 bit } edge_attr_aggr_11_2_0_V_d0 { O 14 vector } edge_attr_aggr_11_2_0_V_q0 { I 14 vector } edge_attr_aggr_11_2_0_V_address1 { O 6 vector } edge_attr_aggr_11_2_0_V_ce1 { O 1 bit } edge_attr_aggr_11_2_0_V_we1 { O 1 bit } edge_attr_aggr_11_2_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_11_2_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1121 \
    name edge_attr_aggr_11_2_1_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_11_2_1_V \
    op interface \
    ports { edge_attr_aggr_11_2_1_V_address0 { O 6 vector } edge_attr_aggr_11_2_1_V_ce0 { O 1 bit } edge_attr_aggr_11_2_1_V_we0 { O 1 bit } edge_attr_aggr_11_2_1_V_d0 { O 14 vector } edge_attr_aggr_11_2_1_V_q0 { I 14 vector } edge_attr_aggr_11_2_1_V_address1 { O 6 vector } edge_attr_aggr_11_2_1_V_ce1 { O 1 bit } edge_attr_aggr_11_2_1_V_we1 { O 1 bit } edge_attr_aggr_11_2_1_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_11_2_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1122 \
    name edge_attr_aggr_11_2_2_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_11_2_2_V \
    op interface \
    ports { edge_attr_aggr_11_2_2_V_address0 { O 6 vector } edge_attr_aggr_11_2_2_V_ce0 { O 1 bit } edge_attr_aggr_11_2_2_V_we0 { O 1 bit } edge_attr_aggr_11_2_2_V_d0 { O 14 vector } edge_attr_aggr_11_2_2_V_q0 { I 14 vector } edge_attr_aggr_11_2_2_V_address1 { O 6 vector } edge_attr_aggr_11_2_2_V_ce1 { O 1 bit } edge_attr_aggr_11_2_2_V_we1 { O 1 bit } edge_attr_aggr_11_2_2_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_11_2_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1123 \
    name edge_attr_aggr_11_2_3_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_11_2_3_V \
    op interface \
    ports { edge_attr_aggr_11_2_3_V_address0 { O 6 vector } edge_attr_aggr_11_2_3_V_ce0 { O 1 bit } edge_attr_aggr_11_2_3_V_we0 { O 1 bit } edge_attr_aggr_11_2_3_V_d0 { O 14 vector } edge_attr_aggr_11_2_3_V_q0 { I 14 vector } edge_attr_aggr_11_2_3_V_address1 { O 6 vector } edge_attr_aggr_11_2_3_V_ce1 { O 1 bit } edge_attr_aggr_11_2_3_V_we1 { O 1 bit } edge_attr_aggr_11_2_3_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_11_2_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1124 \
    name edge_attr_aggr_11_3_0_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_11_3_0_V \
    op interface \
    ports { edge_attr_aggr_11_3_0_V_address0 { O 6 vector } edge_attr_aggr_11_3_0_V_ce0 { O 1 bit } edge_attr_aggr_11_3_0_V_we0 { O 1 bit } edge_attr_aggr_11_3_0_V_d0 { O 14 vector } edge_attr_aggr_11_3_0_V_q0 { I 14 vector } edge_attr_aggr_11_3_0_V_address1 { O 6 vector } edge_attr_aggr_11_3_0_V_ce1 { O 1 bit } edge_attr_aggr_11_3_0_V_we1 { O 1 bit } edge_attr_aggr_11_3_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_11_3_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1125 \
    name edge_attr_aggr_11_3_1_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_11_3_1_V \
    op interface \
    ports { edge_attr_aggr_11_3_1_V_address0 { O 6 vector } edge_attr_aggr_11_3_1_V_ce0 { O 1 bit } edge_attr_aggr_11_3_1_V_we0 { O 1 bit } edge_attr_aggr_11_3_1_V_d0 { O 14 vector } edge_attr_aggr_11_3_1_V_q0 { I 14 vector } edge_attr_aggr_11_3_1_V_address1 { O 6 vector } edge_attr_aggr_11_3_1_V_ce1 { O 1 bit } edge_attr_aggr_11_3_1_V_we1 { O 1 bit } edge_attr_aggr_11_3_1_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_11_3_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1126 \
    name edge_attr_aggr_11_3_2_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_11_3_2_V \
    op interface \
    ports { edge_attr_aggr_11_3_2_V_address0 { O 6 vector } edge_attr_aggr_11_3_2_V_ce0 { O 1 bit } edge_attr_aggr_11_3_2_V_we0 { O 1 bit } edge_attr_aggr_11_3_2_V_d0 { O 14 vector } edge_attr_aggr_11_3_2_V_q0 { I 14 vector } edge_attr_aggr_11_3_2_V_address1 { O 6 vector } edge_attr_aggr_11_3_2_V_ce1 { O 1 bit } edge_attr_aggr_11_3_2_V_we1 { O 1 bit } edge_attr_aggr_11_3_2_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_11_3_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1127 \
    name edge_attr_aggr_11_3_3_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_11_3_3_V \
    op interface \
    ports { edge_attr_aggr_11_3_3_V_address0 { O 6 vector } edge_attr_aggr_11_3_3_V_ce0 { O 1 bit } edge_attr_aggr_11_3_3_V_we0 { O 1 bit } edge_attr_aggr_11_3_3_V_d0 { O 14 vector } edge_attr_aggr_11_3_3_V_q0 { I 14 vector } edge_attr_aggr_11_3_3_V_address1 { O 6 vector } edge_attr_aggr_11_3_3_V_ce1 { O 1 bit } edge_attr_aggr_11_3_3_V_we1 { O 1 bit } edge_attr_aggr_11_3_3_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_11_3_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1128 \
    name edge_attr_aggr_12_0_0_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_12_0_0_V \
    op interface \
    ports { edge_attr_aggr_12_0_0_V_address0 { O 6 vector } edge_attr_aggr_12_0_0_V_ce0 { O 1 bit } edge_attr_aggr_12_0_0_V_we0 { O 1 bit } edge_attr_aggr_12_0_0_V_d0 { O 14 vector } edge_attr_aggr_12_0_0_V_q0 { I 14 vector } edge_attr_aggr_12_0_0_V_address1 { O 6 vector } edge_attr_aggr_12_0_0_V_ce1 { O 1 bit } edge_attr_aggr_12_0_0_V_we1 { O 1 bit } edge_attr_aggr_12_0_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_12_0_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1129 \
    name edge_attr_aggr_12_0_1_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_12_0_1_V \
    op interface \
    ports { edge_attr_aggr_12_0_1_V_address0 { O 6 vector } edge_attr_aggr_12_0_1_V_ce0 { O 1 bit } edge_attr_aggr_12_0_1_V_we0 { O 1 bit } edge_attr_aggr_12_0_1_V_d0 { O 14 vector } edge_attr_aggr_12_0_1_V_q0 { I 14 vector } edge_attr_aggr_12_0_1_V_address1 { O 6 vector } edge_attr_aggr_12_0_1_V_ce1 { O 1 bit } edge_attr_aggr_12_0_1_V_we1 { O 1 bit } edge_attr_aggr_12_0_1_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_12_0_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1130 \
    name edge_attr_aggr_12_0_2_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_12_0_2_V \
    op interface \
    ports { edge_attr_aggr_12_0_2_V_address0 { O 6 vector } edge_attr_aggr_12_0_2_V_ce0 { O 1 bit } edge_attr_aggr_12_0_2_V_we0 { O 1 bit } edge_attr_aggr_12_0_2_V_d0 { O 14 vector } edge_attr_aggr_12_0_2_V_q0 { I 14 vector } edge_attr_aggr_12_0_2_V_address1 { O 6 vector } edge_attr_aggr_12_0_2_V_ce1 { O 1 bit } edge_attr_aggr_12_0_2_V_we1 { O 1 bit } edge_attr_aggr_12_0_2_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_12_0_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1131 \
    name edge_attr_aggr_12_0_3_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_12_0_3_V \
    op interface \
    ports { edge_attr_aggr_12_0_3_V_address0 { O 6 vector } edge_attr_aggr_12_0_3_V_ce0 { O 1 bit } edge_attr_aggr_12_0_3_V_we0 { O 1 bit } edge_attr_aggr_12_0_3_V_d0 { O 14 vector } edge_attr_aggr_12_0_3_V_q0 { I 14 vector } edge_attr_aggr_12_0_3_V_address1 { O 6 vector } edge_attr_aggr_12_0_3_V_ce1 { O 1 bit } edge_attr_aggr_12_0_3_V_we1 { O 1 bit } edge_attr_aggr_12_0_3_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_12_0_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1132 \
    name edge_attr_aggr_12_1_0_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_12_1_0_V \
    op interface \
    ports { edge_attr_aggr_12_1_0_V_address0 { O 6 vector } edge_attr_aggr_12_1_0_V_ce0 { O 1 bit } edge_attr_aggr_12_1_0_V_we0 { O 1 bit } edge_attr_aggr_12_1_0_V_d0 { O 14 vector } edge_attr_aggr_12_1_0_V_q0 { I 14 vector } edge_attr_aggr_12_1_0_V_address1 { O 6 vector } edge_attr_aggr_12_1_0_V_ce1 { O 1 bit } edge_attr_aggr_12_1_0_V_we1 { O 1 bit } edge_attr_aggr_12_1_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_12_1_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1133 \
    name edge_attr_aggr_12_1_1_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_12_1_1_V \
    op interface \
    ports { edge_attr_aggr_12_1_1_V_address0 { O 6 vector } edge_attr_aggr_12_1_1_V_ce0 { O 1 bit } edge_attr_aggr_12_1_1_V_we0 { O 1 bit } edge_attr_aggr_12_1_1_V_d0 { O 14 vector } edge_attr_aggr_12_1_1_V_q0 { I 14 vector } edge_attr_aggr_12_1_1_V_address1 { O 6 vector } edge_attr_aggr_12_1_1_V_ce1 { O 1 bit } edge_attr_aggr_12_1_1_V_we1 { O 1 bit } edge_attr_aggr_12_1_1_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_12_1_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1134 \
    name edge_attr_aggr_12_1_2_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_12_1_2_V \
    op interface \
    ports { edge_attr_aggr_12_1_2_V_address0 { O 6 vector } edge_attr_aggr_12_1_2_V_ce0 { O 1 bit } edge_attr_aggr_12_1_2_V_we0 { O 1 bit } edge_attr_aggr_12_1_2_V_d0 { O 14 vector } edge_attr_aggr_12_1_2_V_q0 { I 14 vector } edge_attr_aggr_12_1_2_V_address1 { O 6 vector } edge_attr_aggr_12_1_2_V_ce1 { O 1 bit } edge_attr_aggr_12_1_2_V_we1 { O 1 bit } edge_attr_aggr_12_1_2_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_12_1_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1135 \
    name edge_attr_aggr_12_1_3_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_12_1_3_V \
    op interface \
    ports { edge_attr_aggr_12_1_3_V_address0 { O 6 vector } edge_attr_aggr_12_1_3_V_ce0 { O 1 bit } edge_attr_aggr_12_1_3_V_we0 { O 1 bit } edge_attr_aggr_12_1_3_V_d0 { O 14 vector } edge_attr_aggr_12_1_3_V_q0 { I 14 vector } edge_attr_aggr_12_1_3_V_address1 { O 6 vector } edge_attr_aggr_12_1_3_V_ce1 { O 1 bit } edge_attr_aggr_12_1_3_V_we1 { O 1 bit } edge_attr_aggr_12_1_3_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_12_1_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1136 \
    name edge_attr_aggr_12_2_0_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_12_2_0_V \
    op interface \
    ports { edge_attr_aggr_12_2_0_V_address0 { O 6 vector } edge_attr_aggr_12_2_0_V_ce0 { O 1 bit } edge_attr_aggr_12_2_0_V_we0 { O 1 bit } edge_attr_aggr_12_2_0_V_d0 { O 14 vector } edge_attr_aggr_12_2_0_V_q0 { I 14 vector } edge_attr_aggr_12_2_0_V_address1 { O 6 vector } edge_attr_aggr_12_2_0_V_ce1 { O 1 bit } edge_attr_aggr_12_2_0_V_we1 { O 1 bit } edge_attr_aggr_12_2_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_12_2_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1137 \
    name edge_attr_aggr_12_2_1_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_12_2_1_V \
    op interface \
    ports { edge_attr_aggr_12_2_1_V_address0 { O 6 vector } edge_attr_aggr_12_2_1_V_ce0 { O 1 bit } edge_attr_aggr_12_2_1_V_we0 { O 1 bit } edge_attr_aggr_12_2_1_V_d0 { O 14 vector } edge_attr_aggr_12_2_1_V_q0 { I 14 vector } edge_attr_aggr_12_2_1_V_address1 { O 6 vector } edge_attr_aggr_12_2_1_V_ce1 { O 1 bit } edge_attr_aggr_12_2_1_V_we1 { O 1 bit } edge_attr_aggr_12_2_1_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_12_2_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1138 \
    name edge_attr_aggr_12_2_2_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_12_2_2_V \
    op interface \
    ports { edge_attr_aggr_12_2_2_V_address0 { O 6 vector } edge_attr_aggr_12_2_2_V_ce0 { O 1 bit } edge_attr_aggr_12_2_2_V_we0 { O 1 bit } edge_attr_aggr_12_2_2_V_d0 { O 14 vector } edge_attr_aggr_12_2_2_V_q0 { I 14 vector } edge_attr_aggr_12_2_2_V_address1 { O 6 vector } edge_attr_aggr_12_2_2_V_ce1 { O 1 bit } edge_attr_aggr_12_2_2_V_we1 { O 1 bit } edge_attr_aggr_12_2_2_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_12_2_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1139 \
    name edge_attr_aggr_12_2_3_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_12_2_3_V \
    op interface \
    ports { edge_attr_aggr_12_2_3_V_address0 { O 6 vector } edge_attr_aggr_12_2_3_V_ce0 { O 1 bit } edge_attr_aggr_12_2_3_V_we0 { O 1 bit } edge_attr_aggr_12_2_3_V_d0 { O 14 vector } edge_attr_aggr_12_2_3_V_q0 { I 14 vector } edge_attr_aggr_12_2_3_V_address1 { O 6 vector } edge_attr_aggr_12_2_3_V_ce1 { O 1 bit } edge_attr_aggr_12_2_3_V_we1 { O 1 bit } edge_attr_aggr_12_2_3_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_12_2_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1140 \
    name edge_attr_aggr_12_3_0_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_12_3_0_V \
    op interface \
    ports { edge_attr_aggr_12_3_0_V_address0 { O 6 vector } edge_attr_aggr_12_3_0_V_ce0 { O 1 bit } edge_attr_aggr_12_3_0_V_we0 { O 1 bit } edge_attr_aggr_12_3_0_V_d0 { O 14 vector } edge_attr_aggr_12_3_0_V_q0 { I 14 vector } edge_attr_aggr_12_3_0_V_address1 { O 6 vector } edge_attr_aggr_12_3_0_V_ce1 { O 1 bit } edge_attr_aggr_12_3_0_V_we1 { O 1 bit } edge_attr_aggr_12_3_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_12_3_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1141 \
    name edge_attr_aggr_12_3_1_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_12_3_1_V \
    op interface \
    ports { edge_attr_aggr_12_3_1_V_address0 { O 6 vector } edge_attr_aggr_12_3_1_V_ce0 { O 1 bit } edge_attr_aggr_12_3_1_V_we0 { O 1 bit } edge_attr_aggr_12_3_1_V_d0 { O 14 vector } edge_attr_aggr_12_3_1_V_q0 { I 14 vector } edge_attr_aggr_12_3_1_V_address1 { O 6 vector } edge_attr_aggr_12_3_1_V_ce1 { O 1 bit } edge_attr_aggr_12_3_1_V_we1 { O 1 bit } edge_attr_aggr_12_3_1_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_12_3_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1142 \
    name edge_attr_aggr_12_3_2_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_12_3_2_V \
    op interface \
    ports { edge_attr_aggr_12_3_2_V_address0 { O 6 vector } edge_attr_aggr_12_3_2_V_ce0 { O 1 bit } edge_attr_aggr_12_3_2_V_we0 { O 1 bit } edge_attr_aggr_12_3_2_V_d0 { O 14 vector } edge_attr_aggr_12_3_2_V_q0 { I 14 vector } edge_attr_aggr_12_3_2_V_address1 { O 6 vector } edge_attr_aggr_12_3_2_V_ce1 { O 1 bit } edge_attr_aggr_12_3_2_V_we1 { O 1 bit } edge_attr_aggr_12_3_2_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_12_3_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1143 \
    name edge_attr_aggr_12_3_3_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename edge_attr_aggr_12_3_3_V \
    op interface \
    ports { edge_attr_aggr_12_3_3_V_address0 { O 6 vector } edge_attr_aggr_12_3_3_V_ce0 { O 1 bit } edge_attr_aggr_12_3_3_V_we0 { O 1 bit } edge_attr_aggr_12_3_3_V_d0 { O 14 vector } edge_attr_aggr_12_3_3_V_q0 { I 14 vector } edge_attr_aggr_12_3_3_V_address1 { O 6 vector } edge_attr_aggr_12_3_3_V_ce1 { O 1 bit } edge_attr_aggr_12_3_3_V_we1 { O 1 bit } edge_attr_aggr_12_3_3_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_12_3_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1144 \
    name edge_index_cpy3_V_0_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_cpy3_V_0_1 \
    op interface \
    ports { edge_index_cpy3_V_0_1_address0 { O 6 vector } edge_index_cpy3_V_0_1_ce0 { O 1 bit } edge_index_cpy3_V_0_1_q0 { I 14 vector } edge_index_cpy3_V_0_1_address1 { O 6 vector } edge_index_cpy3_V_0_1_ce1 { O 1 bit } edge_index_cpy3_V_0_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_cpy3_V_0_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1145 \
    name edge_index_cpy3_V_0_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_cpy3_V_0_3 \
    op interface \
    ports { edge_index_cpy3_V_0_3_address0 { O 6 vector } edge_index_cpy3_V_0_3_ce0 { O 1 bit } edge_index_cpy3_V_0_3_q0 { I 14 vector } edge_index_cpy3_V_0_3_address1 { O 6 vector } edge_index_cpy3_V_0_3_ce1 { O 1 bit } edge_index_cpy3_V_0_3_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_cpy3_V_0_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1146 \
    name edge_index_cpy3_V_1_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_cpy3_V_1_1 \
    op interface \
    ports { edge_index_cpy3_V_1_1_address0 { O 6 vector } edge_index_cpy3_V_1_1_ce0 { O 1 bit } edge_index_cpy3_V_1_1_q0 { I 14 vector } edge_index_cpy3_V_1_1_address1 { O 6 vector } edge_index_cpy3_V_1_1_ce1 { O 1 bit } edge_index_cpy3_V_1_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_cpy3_V_1_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1147 \
    name edge_index_cpy3_V_1_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_cpy3_V_1_3 \
    op interface \
    ports { edge_index_cpy3_V_1_3_address0 { O 6 vector } edge_index_cpy3_V_1_3_ce0 { O 1 bit } edge_index_cpy3_V_1_3_q0 { I 14 vector } edge_index_cpy3_V_1_3_address1 { O 6 vector } edge_index_cpy3_V_1_3_ce1 { O 1 bit } edge_index_cpy3_V_1_3_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_cpy3_V_1_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1148 \
    name edge_index_cpy3_V_2_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_cpy3_V_2_1 \
    op interface \
    ports { edge_index_cpy3_V_2_1_address0 { O 6 vector } edge_index_cpy3_V_2_1_ce0 { O 1 bit } edge_index_cpy3_V_2_1_q0 { I 14 vector } edge_index_cpy3_V_2_1_address1 { O 6 vector } edge_index_cpy3_V_2_1_ce1 { O 1 bit } edge_index_cpy3_V_2_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_cpy3_V_2_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1149 \
    name edge_index_cpy3_V_2_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_cpy3_V_2_3 \
    op interface \
    ports { edge_index_cpy3_V_2_3_address0 { O 6 vector } edge_index_cpy3_V_2_3_ce0 { O 1 bit } edge_index_cpy3_V_2_3_q0 { I 14 vector } edge_index_cpy3_V_2_3_address1 { O 6 vector } edge_index_cpy3_V_2_3_ce1 { O 1 bit } edge_index_cpy3_V_2_3_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_cpy3_V_2_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1150 \
    name edge_index_cpy3_V_3_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_cpy3_V_3_1 \
    op interface \
    ports { edge_index_cpy3_V_3_1_address0 { O 6 vector } edge_index_cpy3_V_3_1_ce0 { O 1 bit } edge_index_cpy3_V_3_1_q0 { I 14 vector } edge_index_cpy3_V_3_1_address1 { O 6 vector } edge_index_cpy3_V_3_1_ce1 { O 1 bit } edge_index_cpy3_V_3_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_cpy3_V_3_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1151 \
    name edge_index_cpy3_V_3_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_cpy3_V_3_3 \
    op interface \
    ports { edge_index_cpy3_V_3_3_address0 { O 6 vector } edge_index_cpy3_V_3_3_ce0 { O 1 bit } edge_index_cpy3_V_3_3_q0 { I 14 vector } edge_index_cpy3_V_3_3_address1 { O 6 vector } edge_index_cpy3_V_3_3_ce1 { O 1 bit } edge_index_cpy3_V_3_3_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_cpy3_V_3_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1152 \
    name edge_index_cpy3_V_4_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_cpy3_V_4_1 \
    op interface \
    ports { edge_index_cpy3_V_4_1_address0 { O 6 vector } edge_index_cpy3_V_4_1_ce0 { O 1 bit } edge_index_cpy3_V_4_1_q0 { I 14 vector } edge_index_cpy3_V_4_1_address1 { O 6 vector } edge_index_cpy3_V_4_1_ce1 { O 1 bit } edge_index_cpy3_V_4_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_cpy3_V_4_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1153 \
    name edge_index_cpy3_V_4_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_cpy3_V_4_3 \
    op interface \
    ports { edge_index_cpy3_V_4_3_address0 { O 6 vector } edge_index_cpy3_V_4_3_ce0 { O 1 bit } edge_index_cpy3_V_4_3_q0 { I 14 vector } edge_index_cpy3_V_4_3_address1 { O 6 vector } edge_index_cpy3_V_4_3_ce1 { O 1 bit } edge_index_cpy3_V_4_3_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_cpy3_V_4_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1154 \
    name edge_index_cpy3_V_5_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_cpy3_V_5_1 \
    op interface \
    ports { edge_index_cpy3_V_5_1_address0 { O 6 vector } edge_index_cpy3_V_5_1_ce0 { O 1 bit } edge_index_cpy3_V_5_1_q0 { I 14 vector } edge_index_cpy3_V_5_1_address1 { O 6 vector } edge_index_cpy3_V_5_1_ce1 { O 1 bit } edge_index_cpy3_V_5_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_cpy3_V_5_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1155 \
    name edge_index_cpy3_V_5_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_cpy3_V_5_3 \
    op interface \
    ports { edge_index_cpy3_V_5_3_address0 { O 6 vector } edge_index_cpy3_V_5_3_ce0 { O 1 bit } edge_index_cpy3_V_5_3_q0 { I 14 vector } edge_index_cpy3_V_5_3_address1 { O 6 vector } edge_index_cpy3_V_5_3_ce1 { O 1 bit } edge_index_cpy3_V_5_3_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_cpy3_V_5_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1156 \
    name edge_index_cpy3_V_6_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_cpy3_V_6_1 \
    op interface \
    ports { edge_index_cpy3_V_6_1_address0 { O 6 vector } edge_index_cpy3_V_6_1_ce0 { O 1 bit } edge_index_cpy3_V_6_1_q0 { I 14 vector } edge_index_cpy3_V_6_1_address1 { O 6 vector } edge_index_cpy3_V_6_1_ce1 { O 1 bit } edge_index_cpy3_V_6_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_cpy3_V_6_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1157 \
    name edge_index_cpy3_V_6_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_cpy3_V_6_3 \
    op interface \
    ports { edge_index_cpy3_V_6_3_address0 { O 6 vector } edge_index_cpy3_V_6_3_ce0 { O 1 bit } edge_index_cpy3_V_6_3_q0 { I 14 vector } edge_index_cpy3_V_6_3_address1 { O 6 vector } edge_index_cpy3_V_6_3_ce1 { O 1 bit } edge_index_cpy3_V_6_3_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_cpy3_V_6_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1158 \
    name edge_index_cpy3_V_7_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_cpy3_V_7_1 \
    op interface \
    ports { edge_index_cpy3_V_7_1_address0 { O 6 vector } edge_index_cpy3_V_7_1_ce0 { O 1 bit } edge_index_cpy3_V_7_1_q0 { I 14 vector } edge_index_cpy3_V_7_1_address1 { O 6 vector } edge_index_cpy3_V_7_1_ce1 { O 1 bit } edge_index_cpy3_V_7_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_cpy3_V_7_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1159 \
    name edge_index_cpy3_V_7_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_cpy3_V_7_3 \
    op interface \
    ports { edge_index_cpy3_V_7_3_address0 { O 6 vector } edge_index_cpy3_V_7_3_ce0 { O 1 bit } edge_index_cpy3_V_7_3_q0 { I 14 vector } edge_index_cpy3_V_7_3_address1 { O 6 vector } edge_index_cpy3_V_7_3_ce1 { O 1 bit } edge_index_cpy3_V_7_3_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_cpy3_V_7_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1160 \
    name edge_index_cpy3_V_8_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_cpy3_V_8_1 \
    op interface \
    ports { edge_index_cpy3_V_8_1_address0 { O 6 vector } edge_index_cpy3_V_8_1_ce0 { O 1 bit } edge_index_cpy3_V_8_1_q0 { I 14 vector } edge_index_cpy3_V_8_1_address1 { O 6 vector } edge_index_cpy3_V_8_1_ce1 { O 1 bit } edge_index_cpy3_V_8_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_cpy3_V_8_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1161 \
    name edge_index_cpy3_V_8_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_cpy3_V_8_3 \
    op interface \
    ports { edge_index_cpy3_V_8_3_address0 { O 6 vector } edge_index_cpy3_V_8_3_ce0 { O 1 bit } edge_index_cpy3_V_8_3_q0 { I 14 vector } edge_index_cpy3_V_8_3_address1 { O 6 vector } edge_index_cpy3_V_8_3_ce1 { O 1 bit } edge_index_cpy3_V_8_3_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_cpy3_V_8_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1162 \
    name edge_index_cpy3_V_9_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_cpy3_V_9_1 \
    op interface \
    ports { edge_index_cpy3_V_9_1_address0 { O 6 vector } edge_index_cpy3_V_9_1_ce0 { O 1 bit } edge_index_cpy3_V_9_1_q0 { I 14 vector } edge_index_cpy3_V_9_1_address1 { O 6 vector } edge_index_cpy3_V_9_1_ce1 { O 1 bit } edge_index_cpy3_V_9_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_cpy3_V_9_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1163 \
    name edge_index_cpy3_V_9_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_cpy3_V_9_3 \
    op interface \
    ports { edge_index_cpy3_V_9_3_address0 { O 6 vector } edge_index_cpy3_V_9_3_ce0 { O 1 bit } edge_index_cpy3_V_9_3_q0 { I 14 vector } edge_index_cpy3_V_9_3_address1 { O 6 vector } edge_index_cpy3_V_9_3_ce1 { O 1 bit } edge_index_cpy3_V_9_3_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_cpy3_V_9_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1164 \
    name edge_index_cpy3_V_10_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_cpy3_V_10_1 \
    op interface \
    ports { edge_index_cpy3_V_10_1_address0 { O 6 vector } edge_index_cpy3_V_10_1_ce0 { O 1 bit } edge_index_cpy3_V_10_1_q0 { I 14 vector } edge_index_cpy3_V_10_1_address1 { O 6 vector } edge_index_cpy3_V_10_1_ce1 { O 1 bit } edge_index_cpy3_V_10_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_cpy3_V_10_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1165 \
    name edge_index_cpy3_V_10_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_cpy3_V_10_3 \
    op interface \
    ports { edge_index_cpy3_V_10_3_address0 { O 6 vector } edge_index_cpy3_V_10_3_ce0 { O 1 bit } edge_index_cpy3_V_10_3_q0 { I 14 vector } edge_index_cpy3_V_10_3_address1 { O 6 vector } edge_index_cpy3_V_10_3_ce1 { O 1 bit } edge_index_cpy3_V_10_3_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_cpy3_V_10_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1166 \
    name edge_index_cpy3_V_11_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_cpy3_V_11_1 \
    op interface \
    ports { edge_index_cpy3_V_11_1_address0 { O 6 vector } edge_index_cpy3_V_11_1_ce0 { O 1 bit } edge_index_cpy3_V_11_1_q0 { I 14 vector } edge_index_cpy3_V_11_1_address1 { O 6 vector } edge_index_cpy3_V_11_1_ce1 { O 1 bit } edge_index_cpy3_V_11_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_cpy3_V_11_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1167 \
    name edge_index_cpy3_V_11_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_cpy3_V_11_3 \
    op interface \
    ports { edge_index_cpy3_V_11_3_address0 { O 6 vector } edge_index_cpy3_V_11_3_ce0 { O 1 bit } edge_index_cpy3_V_11_3_q0 { I 14 vector } edge_index_cpy3_V_11_3_address1 { O 6 vector } edge_index_cpy3_V_11_3_ce1 { O 1 bit } edge_index_cpy3_V_11_3_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_cpy3_V_11_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1168 \
    name edge_index_cpy3_V_12_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_cpy3_V_12_1 \
    op interface \
    ports { edge_index_cpy3_V_12_1_address0 { O 6 vector } edge_index_cpy3_V_12_1_ce0 { O 1 bit } edge_index_cpy3_V_12_1_q0 { I 14 vector } edge_index_cpy3_V_12_1_address1 { O 6 vector } edge_index_cpy3_V_12_1_ce1 { O 1 bit } edge_index_cpy3_V_12_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_cpy3_V_12_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1169 \
    name edge_index_cpy3_V_12_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_cpy3_V_12_3 \
    op interface \
    ports { edge_index_cpy3_V_12_3_address0 { O 6 vector } edge_index_cpy3_V_12_3_ce0 { O 1 bit } edge_index_cpy3_V_12_3_q0 { I 14 vector } edge_index_cpy3_V_12_3_address1 { O 6 vector } edge_index_cpy3_V_12_3_ce1 { O 1 bit } edge_index_cpy3_V_12_3_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_cpy3_V_12_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1170 \
    name layer7_out_cpy1_V_12_4 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy1_V_12_4 \
    op interface \
    ports { layer7_out_cpy1_V_12_4_address0 { O 6 vector } layer7_out_cpy1_V_12_4_ce0 { O 1 bit } layer7_out_cpy1_V_12_4_q0 { I 14 vector } layer7_out_cpy1_V_12_4_address1 { O 6 vector } layer7_out_cpy1_V_12_4_ce1 { O 1 bit } layer7_out_cpy1_V_12_4_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy1_V_12_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1171 \
    name layer7_out_cpy1_V_12_5 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy1_V_12_5 \
    op interface \
    ports { layer7_out_cpy1_V_12_5_address0 { O 6 vector } layer7_out_cpy1_V_12_5_ce0 { O 1 bit } layer7_out_cpy1_V_12_5_q0 { I 14 vector } layer7_out_cpy1_V_12_5_address1 { O 6 vector } layer7_out_cpy1_V_12_5_ce1 { O 1 bit } layer7_out_cpy1_V_12_5_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy1_V_12_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1172 \
    name layer7_out_cpy1_V_12_6 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy1_V_12_6 \
    op interface \
    ports { layer7_out_cpy1_V_12_6_address0 { O 6 vector } layer7_out_cpy1_V_12_6_ce0 { O 1 bit } layer7_out_cpy1_V_12_6_q0 { I 14 vector } layer7_out_cpy1_V_12_6_address1 { O 6 vector } layer7_out_cpy1_V_12_6_ce1 { O 1 bit } layer7_out_cpy1_V_12_6_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy1_V_12_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1173 \
    name layer7_out_cpy1_V_12_7 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy1_V_12_7 \
    op interface \
    ports { layer7_out_cpy1_V_12_7_address0 { O 6 vector } layer7_out_cpy1_V_12_7_ce0 { O 1 bit } layer7_out_cpy1_V_12_7_q0 { I 14 vector } layer7_out_cpy1_V_12_7_address1 { O 6 vector } layer7_out_cpy1_V_12_7_ce1 { O 1 bit } layer7_out_cpy1_V_12_7_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy1_V_12_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1174 \
    name layer7_out_cpy1_V_11_4 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy1_V_11_4 \
    op interface \
    ports { layer7_out_cpy1_V_11_4_address0 { O 6 vector } layer7_out_cpy1_V_11_4_ce0 { O 1 bit } layer7_out_cpy1_V_11_4_q0 { I 14 vector } layer7_out_cpy1_V_11_4_address1 { O 6 vector } layer7_out_cpy1_V_11_4_ce1 { O 1 bit } layer7_out_cpy1_V_11_4_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy1_V_11_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1175 \
    name layer7_out_cpy1_V_11_5 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy1_V_11_5 \
    op interface \
    ports { layer7_out_cpy1_V_11_5_address0 { O 6 vector } layer7_out_cpy1_V_11_5_ce0 { O 1 bit } layer7_out_cpy1_V_11_5_q0 { I 14 vector } layer7_out_cpy1_V_11_5_address1 { O 6 vector } layer7_out_cpy1_V_11_5_ce1 { O 1 bit } layer7_out_cpy1_V_11_5_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy1_V_11_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1176 \
    name layer7_out_cpy1_V_11_6 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy1_V_11_6 \
    op interface \
    ports { layer7_out_cpy1_V_11_6_address0 { O 6 vector } layer7_out_cpy1_V_11_6_ce0 { O 1 bit } layer7_out_cpy1_V_11_6_q0 { I 14 vector } layer7_out_cpy1_V_11_6_address1 { O 6 vector } layer7_out_cpy1_V_11_6_ce1 { O 1 bit } layer7_out_cpy1_V_11_6_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy1_V_11_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1177 \
    name layer7_out_cpy1_V_11_7 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy1_V_11_7 \
    op interface \
    ports { layer7_out_cpy1_V_11_7_address0 { O 6 vector } layer7_out_cpy1_V_11_7_ce0 { O 1 bit } layer7_out_cpy1_V_11_7_q0 { I 14 vector } layer7_out_cpy1_V_11_7_address1 { O 6 vector } layer7_out_cpy1_V_11_7_ce1 { O 1 bit } layer7_out_cpy1_V_11_7_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy1_V_11_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1178 \
    name layer7_out_cpy1_V_10_4 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy1_V_10_4 \
    op interface \
    ports { layer7_out_cpy1_V_10_4_address0 { O 6 vector } layer7_out_cpy1_V_10_4_ce0 { O 1 bit } layer7_out_cpy1_V_10_4_q0 { I 14 vector } layer7_out_cpy1_V_10_4_address1 { O 6 vector } layer7_out_cpy1_V_10_4_ce1 { O 1 bit } layer7_out_cpy1_V_10_4_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy1_V_10_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1179 \
    name layer7_out_cpy1_V_10_5 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy1_V_10_5 \
    op interface \
    ports { layer7_out_cpy1_V_10_5_address0 { O 6 vector } layer7_out_cpy1_V_10_5_ce0 { O 1 bit } layer7_out_cpy1_V_10_5_q0 { I 14 vector } layer7_out_cpy1_V_10_5_address1 { O 6 vector } layer7_out_cpy1_V_10_5_ce1 { O 1 bit } layer7_out_cpy1_V_10_5_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy1_V_10_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1180 \
    name layer7_out_cpy1_V_10_6 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy1_V_10_6 \
    op interface \
    ports { layer7_out_cpy1_V_10_6_address0 { O 6 vector } layer7_out_cpy1_V_10_6_ce0 { O 1 bit } layer7_out_cpy1_V_10_6_q0 { I 14 vector } layer7_out_cpy1_V_10_6_address1 { O 6 vector } layer7_out_cpy1_V_10_6_ce1 { O 1 bit } layer7_out_cpy1_V_10_6_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy1_V_10_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1181 \
    name layer7_out_cpy1_V_10_7 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy1_V_10_7 \
    op interface \
    ports { layer7_out_cpy1_V_10_7_address0 { O 6 vector } layer7_out_cpy1_V_10_7_ce0 { O 1 bit } layer7_out_cpy1_V_10_7_q0 { I 14 vector } layer7_out_cpy1_V_10_7_address1 { O 6 vector } layer7_out_cpy1_V_10_7_ce1 { O 1 bit } layer7_out_cpy1_V_10_7_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy1_V_10_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1182 \
    name layer7_out_cpy1_V_9_4 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy1_V_9_4 \
    op interface \
    ports { layer7_out_cpy1_V_9_4_address0 { O 6 vector } layer7_out_cpy1_V_9_4_ce0 { O 1 bit } layer7_out_cpy1_V_9_4_q0 { I 14 vector } layer7_out_cpy1_V_9_4_address1 { O 6 vector } layer7_out_cpy1_V_9_4_ce1 { O 1 bit } layer7_out_cpy1_V_9_4_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy1_V_9_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1183 \
    name layer7_out_cpy1_V_9_5 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy1_V_9_5 \
    op interface \
    ports { layer7_out_cpy1_V_9_5_address0 { O 6 vector } layer7_out_cpy1_V_9_5_ce0 { O 1 bit } layer7_out_cpy1_V_9_5_q0 { I 14 vector } layer7_out_cpy1_V_9_5_address1 { O 6 vector } layer7_out_cpy1_V_9_5_ce1 { O 1 bit } layer7_out_cpy1_V_9_5_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy1_V_9_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1184 \
    name layer7_out_cpy1_V_9_6 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy1_V_9_6 \
    op interface \
    ports { layer7_out_cpy1_V_9_6_address0 { O 6 vector } layer7_out_cpy1_V_9_6_ce0 { O 1 bit } layer7_out_cpy1_V_9_6_q0 { I 14 vector } layer7_out_cpy1_V_9_6_address1 { O 6 vector } layer7_out_cpy1_V_9_6_ce1 { O 1 bit } layer7_out_cpy1_V_9_6_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy1_V_9_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1185 \
    name layer7_out_cpy1_V_9_7 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy1_V_9_7 \
    op interface \
    ports { layer7_out_cpy1_V_9_7_address0 { O 6 vector } layer7_out_cpy1_V_9_7_ce0 { O 1 bit } layer7_out_cpy1_V_9_7_q0 { I 14 vector } layer7_out_cpy1_V_9_7_address1 { O 6 vector } layer7_out_cpy1_V_9_7_ce1 { O 1 bit } layer7_out_cpy1_V_9_7_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy1_V_9_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1186 \
    name layer7_out_cpy1_V_8_4 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy1_V_8_4 \
    op interface \
    ports { layer7_out_cpy1_V_8_4_address0 { O 6 vector } layer7_out_cpy1_V_8_4_ce0 { O 1 bit } layer7_out_cpy1_V_8_4_q0 { I 14 vector } layer7_out_cpy1_V_8_4_address1 { O 6 vector } layer7_out_cpy1_V_8_4_ce1 { O 1 bit } layer7_out_cpy1_V_8_4_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy1_V_8_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1187 \
    name layer7_out_cpy1_V_8_5 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy1_V_8_5 \
    op interface \
    ports { layer7_out_cpy1_V_8_5_address0 { O 6 vector } layer7_out_cpy1_V_8_5_ce0 { O 1 bit } layer7_out_cpy1_V_8_5_q0 { I 14 vector } layer7_out_cpy1_V_8_5_address1 { O 6 vector } layer7_out_cpy1_V_8_5_ce1 { O 1 bit } layer7_out_cpy1_V_8_5_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy1_V_8_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1188 \
    name layer7_out_cpy1_V_8_6 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy1_V_8_6 \
    op interface \
    ports { layer7_out_cpy1_V_8_6_address0 { O 6 vector } layer7_out_cpy1_V_8_6_ce0 { O 1 bit } layer7_out_cpy1_V_8_6_q0 { I 14 vector } layer7_out_cpy1_V_8_6_address1 { O 6 vector } layer7_out_cpy1_V_8_6_ce1 { O 1 bit } layer7_out_cpy1_V_8_6_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy1_V_8_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1189 \
    name layer7_out_cpy1_V_8_7 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy1_V_8_7 \
    op interface \
    ports { layer7_out_cpy1_V_8_7_address0 { O 6 vector } layer7_out_cpy1_V_8_7_ce0 { O 1 bit } layer7_out_cpy1_V_8_7_q0 { I 14 vector } layer7_out_cpy1_V_8_7_address1 { O 6 vector } layer7_out_cpy1_V_8_7_ce1 { O 1 bit } layer7_out_cpy1_V_8_7_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy1_V_8_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1190 \
    name layer7_out_cpy1_V_7_4 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy1_V_7_4 \
    op interface \
    ports { layer7_out_cpy1_V_7_4_address0 { O 6 vector } layer7_out_cpy1_V_7_4_ce0 { O 1 bit } layer7_out_cpy1_V_7_4_q0 { I 14 vector } layer7_out_cpy1_V_7_4_address1 { O 6 vector } layer7_out_cpy1_V_7_4_ce1 { O 1 bit } layer7_out_cpy1_V_7_4_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy1_V_7_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1191 \
    name layer7_out_cpy1_V_7_5 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy1_V_7_5 \
    op interface \
    ports { layer7_out_cpy1_V_7_5_address0 { O 6 vector } layer7_out_cpy1_V_7_5_ce0 { O 1 bit } layer7_out_cpy1_V_7_5_q0 { I 14 vector } layer7_out_cpy1_V_7_5_address1 { O 6 vector } layer7_out_cpy1_V_7_5_ce1 { O 1 bit } layer7_out_cpy1_V_7_5_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy1_V_7_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1192 \
    name layer7_out_cpy1_V_7_6 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy1_V_7_6 \
    op interface \
    ports { layer7_out_cpy1_V_7_6_address0 { O 6 vector } layer7_out_cpy1_V_7_6_ce0 { O 1 bit } layer7_out_cpy1_V_7_6_q0 { I 14 vector } layer7_out_cpy1_V_7_6_address1 { O 6 vector } layer7_out_cpy1_V_7_6_ce1 { O 1 bit } layer7_out_cpy1_V_7_6_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy1_V_7_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1193 \
    name layer7_out_cpy1_V_7_7 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy1_V_7_7 \
    op interface \
    ports { layer7_out_cpy1_V_7_7_address0 { O 6 vector } layer7_out_cpy1_V_7_7_ce0 { O 1 bit } layer7_out_cpy1_V_7_7_q0 { I 14 vector } layer7_out_cpy1_V_7_7_address1 { O 6 vector } layer7_out_cpy1_V_7_7_ce1 { O 1 bit } layer7_out_cpy1_V_7_7_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy1_V_7_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1194 \
    name layer7_out_cpy1_V_6_4 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy1_V_6_4 \
    op interface \
    ports { layer7_out_cpy1_V_6_4_address0 { O 6 vector } layer7_out_cpy1_V_6_4_ce0 { O 1 bit } layer7_out_cpy1_V_6_4_q0 { I 14 vector } layer7_out_cpy1_V_6_4_address1 { O 6 vector } layer7_out_cpy1_V_6_4_ce1 { O 1 bit } layer7_out_cpy1_V_6_4_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy1_V_6_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1195 \
    name layer7_out_cpy1_V_6_5 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy1_V_6_5 \
    op interface \
    ports { layer7_out_cpy1_V_6_5_address0 { O 6 vector } layer7_out_cpy1_V_6_5_ce0 { O 1 bit } layer7_out_cpy1_V_6_5_q0 { I 14 vector } layer7_out_cpy1_V_6_5_address1 { O 6 vector } layer7_out_cpy1_V_6_5_ce1 { O 1 bit } layer7_out_cpy1_V_6_5_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy1_V_6_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1196 \
    name layer7_out_cpy1_V_6_6 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy1_V_6_6 \
    op interface \
    ports { layer7_out_cpy1_V_6_6_address0 { O 6 vector } layer7_out_cpy1_V_6_6_ce0 { O 1 bit } layer7_out_cpy1_V_6_6_q0 { I 14 vector } layer7_out_cpy1_V_6_6_address1 { O 6 vector } layer7_out_cpy1_V_6_6_ce1 { O 1 bit } layer7_out_cpy1_V_6_6_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy1_V_6_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1197 \
    name layer7_out_cpy1_V_6_7 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy1_V_6_7 \
    op interface \
    ports { layer7_out_cpy1_V_6_7_address0 { O 6 vector } layer7_out_cpy1_V_6_7_ce0 { O 1 bit } layer7_out_cpy1_V_6_7_q0 { I 14 vector } layer7_out_cpy1_V_6_7_address1 { O 6 vector } layer7_out_cpy1_V_6_7_ce1 { O 1 bit } layer7_out_cpy1_V_6_7_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy1_V_6_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1198 \
    name layer7_out_cpy1_V_5_4 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy1_V_5_4 \
    op interface \
    ports { layer7_out_cpy1_V_5_4_address0 { O 6 vector } layer7_out_cpy1_V_5_4_ce0 { O 1 bit } layer7_out_cpy1_V_5_4_q0 { I 14 vector } layer7_out_cpy1_V_5_4_address1 { O 6 vector } layer7_out_cpy1_V_5_4_ce1 { O 1 bit } layer7_out_cpy1_V_5_4_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy1_V_5_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1199 \
    name layer7_out_cpy1_V_5_5 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy1_V_5_5 \
    op interface \
    ports { layer7_out_cpy1_V_5_5_address0 { O 6 vector } layer7_out_cpy1_V_5_5_ce0 { O 1 bit } layer7_out_cpy1_V_5_5_q0 { I 14 vector } layer7_out_cpy1_V_5_5_address1 { O 6 vector } layer7_out_cpy1_V_5_5_ce1 { O 1 bit } layer7_out_cpy1_V_5_5_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy1_V_5_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1200 \
    name layer7_out_cpy1_V_5_6 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy1_V_5_6 \
    op interface \
    ports { layer7_out_cpy1_V_5_6_address0 { O 6 vector } layer7_out_cpy1_V_5_6_ce0 { O 1 bit } layer7_out_cpy1_V_5_6_q0 { I 14 vector } layer7_out_cpy1_V_5_6_address1 { O 6 vector } layer7_out_cpy1_V_5_6_ce1 { O 1 bit } layer7_out_cpy1_V_5_6_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy1_V_5_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1201 \
    name layer7_out_cpy1_V_5_7 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy1_V_5_7 \
    op interface \
    ports { layer7_out_cpy1_V_5_7_address0 { O 6 vector } layer7_out_cpy1_V_5_7_ce0 { O 1 bit } layer7_out_cpy1_V_5_7_q0 { I 14 vector } layer7_out_cpy1_V_5_7_address1 { O 6 vector } layer7_out_cpy1_V_5_7_ce1 { O 1 bit } layer7_out_cpy1_V_5_7_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy1_V_5_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1202 \
    name layer7_out_cpy1_V_4_4 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy1_V_4_4 \
    op interface \
    ports { layer7_out_cpy1_V_4_4_address0 { O 6 vector } layer7_out_cpy1_V_4_4_ce0 { O 1 bit } layer7_out_cpy1_V_4_4_q0 { I 14 vector } layer7_out_cpy1_V_4_4_address1 { O 6 vector } layer7_out_cpy1_V_4_4_ce1 { O 1 bit } layer7_out_cpy1_V_4_4_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy1_V_4_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1203 \
    name layer7_out_cpy1_V_4_5 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy1_V_4_5 \
    op interface \
    ports { layer7_out_cpy1_V_4_5_address0 { O 6 vector } layer7_out_cpy1_V_4_5_ce0 { O 1 bit } layer7_out_cpy1_V_4_5_q0 { I 14 vector } layer7_out_cpy1_V_4_5_address1 { O 6 vector } layer7_out_cpy1_V_4_5_ce1 { O 1 bit } layer7_out_cpy1_V_4_5_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy1_V_4_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1204 \
    name layer7_out_cpy1_V_4_6 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy1_V_4_6 \
    op interface \
    ports { layer7_out_cpy1_V_4_6_address0 { O 6 vector } layer7_out_cpy1_V_4_6_ce0 { O 1 bit } layer7_out_cpy1_V_4_6_q0 { I 14 vector } layer7_out_cpy1_V_4_6_address1 { O 6 vector } layer7_out_cpy1_V_4_6_ce1 { O 1 bit } layer7_out_cpy1_V_4_6_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy1_V_4_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1205 \
    name layer7_out_cpy1_V_4_7 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy1_V_4_7 \
    op interface \
    ports { layer7_out_cpy1_V_4_7_address0 { O 6 vector } layer7_out_cpy1_V_4_7_ce0 { O 1 bit } layer7_out_cpy1_V_4_7_q0 { I 14 vector } layer7_out_cpy1_V_4_7_address1 { O 6 vector } layer7_out_cpy1_V_4_7_ce1 { O 1 bit } layer7_out_cpy1_V_4_7_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy1_V_4_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1206 \
    name layer7_out_cpy1_V_3_4 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy1_V_3_4 \
    op interface \
    ports { layer7_out_cpy1_V_3_4_address0 { O 6 vector } layer7_out_cpy1_V_3_4_ce0 { O 1 bit } layer7_out_cpy1_V_3_4_q0 { I 14 vector } layer7_out_cpy1_V_3_4_address1 { O 6 vector } layer7_out_cpy1_V_3_4_ce1 { O 1 bit } layer7_out_cpy1_V_3_4_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy1_V_3_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1207 \
    name layer7_out_cpy1_V_3_5 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy1_V_3_5 \
    op interface \
    ports { layer7_out_cpy1_V_3_5_address0 { O 6 vector } layer7_out_cpy1_V_3_5_ce0 { O 1 bit } layer7_out_cpy1_V_3_5_q0 { I 14 vector } layer7_out_cpy1_V_3_5_address1 { O 6 vector } layer7_out_cpy1_V_3_5_ce1 { O 1 bit } layer7_out_cpy1_V_3_5_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy1_V_3_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1208 \
    name layer7_out_cpy1_V_3_6 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy1_V_3_6 \
    op interface \
    ports { layer7_out_cpy1_V_3_6_address0 { O 6 vector } layer7_out_cpy1_V_3_6_ce0 { O 1 bit } layer7_out_cpy1_V_3_6_q0 { I 14 vector } layer7_out_cpy1_V_3_6_address1 { O 6 vector } layer7_out_cpy1_V_3_6_ce1 { O 1 bit } layer7_out_cpy1_V_3_6_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy1_V_3_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1209 \
    name layer7_out_cpy1_V_3_7 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy1_V_3_7 \
    op interface \
    ports { layer7_out_cpy1_V_3_7_address0 { O 6 vector } layer7_out_cpy1_V_3_7_ce0 { O 1 bit } layer7_out_cpy1_V_3_7_q0 { I 14 vector } layer7_out_cpy1_V_3_7_address1 { O 6 vector } layer7_out_cpy1_V_3_7_ce1 { O 1 bit } layer7_out_cpy1_V_3_7_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy1_V_3_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1210 \
    name layer7_out_cpy1_V_2_4 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy1_V_2_4 \
    op interface \
    ports { layer7_out_cpy1_V_2_4_address0 { O 6 vector } layer7_out_cpy1_V_2_4_ce0 { O 1 bit } layer7_out_cpy1_V_2_4_q0 { I 14 vector } layer7_out_cpy1_V_2_4_address1 { O 6 vector } layer7_out_cpy1_V_2_4_ce1 { O 1 bit } layer7_out_cpy1_V_2_4_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy1_V_2_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1211 \
    name layer7_out_cpy1_V_2_5 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy1_V_2_5 \
    op interface \
    ports { layer7_out_cpy1_V_2_5_address0 { O 6 vector } layer7_out_cpy1_V_2_5_ce0 { O 1 bit } layer7_out_cpy1_V_2_5_q0 { I 14 vector } layer7_out_cpy1_V_2_5_address1 { O 6 vector } layer7_out_cpy1_V_2_5_ce1 { O 1 bit } layer7_out_cpy1_V_2_5_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy1_V_2_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1212 \
    name layer7_out_cpy1_V_2_6 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy1_V_2_6 \
    op interface \
    ports { layer7_out_cpy1_V_2_6_address0 { O 6 vector } layer7_out_cpy1_V_2_6_ce0 { O 1 bit } layer7_out_cpy1_V_2_6_q0 { I 14 vector } layer7_out_cpy1_V_2_6_address1 { O 6 vector } layer7_out_cpy1_V_2_6_ce1 { O 1 bit } layer7_out_cpy1_V_2_6_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy1_V_2_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1213 \
    name layer7_out_cpy1_V_2_7 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy1_V_2_7 \
    op interface \
    ports { layer7_out_cpy1_V_2_7_address0 { O 6 vector } layer7_out_cpy1_V_2_7_ce0 { O 1 bit } layer7_out_cpy1_V_2_7_q0 { I 14 vector } layer7_out_cpy1_V_2_7_address1 { O 6 vector } layer7_out_cpy1_V_2_7_ce1 { O 1 bit } layer7_out_cpy1_V_2_7_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy1_V_2_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1214 \
    name layer7_out_cpy1_V_1_4 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy1_V_1_4 \
    op interface \
    ports { layer7_out_cpy1_V_1_4_address0 { O 6 vector } layer7_out_cpy1_V_1_4_ce0 { O 1 bit } layer7_out_cpy1_V_1_4_q0 { I 14 vector } layer7_out_cpy1_V_1_4_address1 { O 6 vector } layer7_out_cpy1_V_1_4_ce1 { O 1 bit } layer7_out_cpy1_V_1_4_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy1_V_1_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1215 \
    name layer7_out_cpy1_V_1_5 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy1_V_1_5 \
    op interface \
    ports { layer7_out_cpy1_V_1_5_address0 { O 6 vector } layer7_out_cpy1_V_1_5_ce0 { O 1 bit } layer7_out_cpy1_V_1_5_q0 { I 14 vector } layer7_out_cpy1_V_1_5_address1 { O 6 vector } layer7_out_cpy1_V_1_5_ce1 { O 1 bit } layer7_out_cpy1_V_1_5_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy1_V_1_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1216 \
    name layer7_out_cpy1_V_1_6 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy1_V_1_6 \
    op interface \
    ports { layer7_out_cpy1_V_1_6_address0 { O 6 vector } layer7_out_cpy1_V_1_6_ce0 { O 1 bit } layer7_out_cpy1_V_1_6_q0 { I 14 vector } layer7_out_cpy1_V_1_6_address1 { O 6 vector } layer7_out_cpy1_V_1_6_ce1 { O 1 bit } layer7_out_cpy1_V_1_6_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy1_V_1_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1217 \
    name layer7_out_cpy1_V_1_7 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy1_V_1_7 \
    op interface \
    ports { layer7_out_cpy1_V_1_7_address0 { O 6 vector } layer7_out_cpy1_V_1_7_ce0 { O 1 bit } layer7_out_cpy1_V_1_7_q0 { I 14 vector } layer7_out_cpy1_V_1_7_address1 { O 6 vector } layer7_out_cpy1_V_1_7_ce1 { O 1 bit } layer7_out_cpy1_V_1_7_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy1_V_1_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1218 \
    name layer7_out_cpy1_V_0_4 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy1_V_0_4 \
    op interface \
    ports { layer7_out_cpy1_V_0_4_address0 { O 6 vector } layer7_out_cpy1_V_0_4_ce0 { O 1 bit } layer7_out_cpy1_V_0_4_q0 { I 14 vector } layer7_out_cpy1_V_0_4_address1 { O 6 vector } layer7_out_cpy1_V_0_4_ce1 { O 1 bit } layer7_out_cpy1_V_0_4_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy1_V_0_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1219 \
    name layer7_out_cpy1_V_0_5 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy1_V_0_5 \
    op interface \
    ports { layer7_out_cpy1_V_0_5_address0 { O 6 vector } layer7_out_cpy1_V_0_5_ce0 { O 1 bit } layer7_out_cpy1_V_0_5_q0 { I 14 vector } layer7_out_cpy1_V_0_5_address1 { O 6 vector } layer7_out_cpy1_V_0_5_ce1 { O 1 bit } layer7_out_cpy1_V_0_5_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy1_V_0_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1220 \
    name layer7_out_cpy1_V_0_6 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy1_V_0_6 \
    op interface \
    ports { layer7_out_cpy1_V_0_6_address0 { O 6 vector } layer7_out_cpy1_V_0_6_ce0 { O 1 bit } layer7_out_cpy1_V_0_6_q0 { I 14 vector } layer7_out_cpy1_V_0_6_address1 { O 6 vector } layer7_out_cpy1_V_0_6_ce1 { O 1 bit } layer7_out_cpy1_V_0_6_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy1_V_0_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1221 \
    name layer7_out_cpy1_V_0_7 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy1_V_0_7 \
    op interface \
    ports { layer7_out_cpy1_V_0_7_address0 { O 6 vector } layer7_out_cpy1_V_0_7_ce0 { O 1 bit } layer7_out_cpy1_V_0_7_q0 { I 14 vector } layer7_out_cpy1_V_0_7_address1 { O 6 vector } layer7_out_cpy1_V_0_7_ce1 { O 1 bit } layer7_out_cpy1_V_0_7_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy1_V_0_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1222 \
    name layer7_out_cpy1_V_12_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy1_V_12_0 \
    op interface \
    ports { layer7_out_cpy1_V_12_0_address0 { O 6 vector } layer7_out_cpy1_V_12_0_ce0 { O 1 bit } layer7_out_cpy1_V_12_0_q0 { I 14 vector } layer7_out_cpy1_V_12_0_address1 { O 6 vector } layer7_out_cpy1_V_12_0_ce1 { O 1 bit } layer7_out_cpy1_V_12_0_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy1_V_12_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1223 \
    name layer7_out_cpy1_V_12_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy1_V_12_1 \
    op interface \
    ports { layer7_out_cpy1_V_12_1_address0 { O 6 vector } layer7_out_cpy1_V_12_1_ce0 { O 1 bit } layer7_out_cpy1_V_12_1_q0 { I 14 vector } layer7_out_cpy1_V_12_1_address1 { O 6 vector } layer7_out_cpy1_V_12_1_ce1 { O 1 bit } layer7_out_cpy1_V_12_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy1_V_12_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1224 \
    name layer7_out_cpy1_V_12_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy1_V_12_2 \
    op interface \
    ports { layer7_out_cpy1_V_12_2_address0 { O 6 vector } layer7_out_cpy1_V_12_2_ce0 { O 1 bit } layer7_out_cpy1_V_12_2_q0 { I 14 vector } layer7_out_cpy1_V_12_2_address1 { O 6 vector } layer7_out_cpy1_V_12_2_ce1 { O 1 bit } layer7_out_cpy1_V_12_2_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy1_V_12_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1225 \
    name layer7_out_cpy1_V_12_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy1_V_12_3 \
    op interface \
    ports { layer7_out_cpy1_V_12_3_address0 { O 6 vector } layer7_out_cpy1_V_12_3_ce0 { O 1 bit } layer7_out_cpy1_V_12_3_q0 { I 14 vector } layer7_out_cpy1_V_12_3_address1 { O 6 vector } layer7_out_cpy1_V_12_3_ce1 { O 1 bit } layer7_out_cpy1_V_12_3_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy1_V_12_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1226 \
    name layer7_out_cpy1_V_11_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy1_V_11_0 \
    op interface \
    ports { layer7_out_cpy1_V_11_0_address0 { O 6 vector } layer7_out_cpy1_V_11_0_ce0 { O 1 bit } layer7_out_cpy1_V_11_0_q0 { I 14 vector } layer7_out_cpy1_V_11_0_address1 { O 6 vector } layer7_out_cpy1_V_11_0_ce1 { O 1 bit } layer7_out_cpy1_V_11_0_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy1_V_11_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1227 \
    name layer7_out_cpy1_V_11_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy1_V_11_1 \
    op interface \
    ports { layer7_out_cpy1_V_11_1_address0 { O 6 vector } layer7_out_cpy1_V_11_1_ce0 { O 1 bit } layer7_out_cpy1_V_11_1_q0 { I 14 vector } layer7_out_cpy1_V_11_1_address1 { O 6 vector } layer7_out_cpy1_V_11_1_ce1 { O 1 bit } layer7_out_cpy1_V_11_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy1_V_11_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1228 \
    name layer7_out_cpy1_V_11_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy1_V_11_2 \
    op interface \
    ports { layer7_out_cpy1_V_11_2_address0 { O 6 vector } layer7_out_cpy1_V_11_2_ce0 { O 1 bit } layer7_out_cpy1_V_11_2_q0 { I 14 vector } layer7_out_cpy1_V_11_2_address1 { O 6 vector } layer7_out_cpy1_V_11_2_ce1 { O 1 bit } layer7_out_cpy1_V_11_2_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy1_V_11_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1229 \
    name layer7_out_cpy1_V_11_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy1_V_11_3 \
    op interface \
    ports { layer7_out_cpy1_V_11_3_address0 { O 6 vector } layer7_out_cpy1_V_11_3_ce0 { O 1 bit } layer7_out_cpy1_V_11_3_q0 { I 14 vector } layer7_out_cpy1_V_11_3_address1 { O 6 vector } layer7_out_cpy1_V_11_3_ce1 { O 1 bit } layer7_out_cpy1_V_11_3_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy1_V_11_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1230 \
    name layer7_out_cpy1_V_10_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy1_V_10_0 \
    op interface \
    ports { layer7_out_cpy1_V_10_0_address0 { O 6 vector } layer7_out_cpy1_V_10_0_ce0 { O 1 bit } layer7_out_cpy1_V_10_0_q0 { I 14 vector } layer7_out_cpy1_V_10_0_address1 { O 6 vector } layer7_out_cpy1_V_10_0_ce1 { O 1 bit } layer7_out_cpy1_V_10_0_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy1_V_10_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1231 \
    name layer7_out_cpy1_V_10_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy1_V_10_1 \
    op interface \
    ports { layer7_out_cpy1_V_10_1_address0 { O 6 vector } layer7_out_cpy1_V_10_1_ce0 { O 1 bit } layer7_out_cpy1_V_10_1_q0 { I 14 vector } layer7_out_cpy1_V_10_1_address1 { O 6 vector } layer7_out_cpy1_V_10_1_ce1 { O 1 bit } layer7_out_cpy1_V_10_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy1_V_10_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1232 \
    name layer7_out_cpy1_V_10_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy1_V_10_2 \
    op interface \
    ports { layer7_out_cpy1_V_10_2_address0 { O 6 vector } layer7_out_cpy1_V_10_2_ce0 { O 1 bit } layer7_out_cpy1_V_10_2_q0 { I 14 vector } layer7_out_cpy1_V_10_2_address1 { O 6 vector } layer7_out_cpy1_V_10_2_ce1 { O 1 bit } layer7_out_cpy1_V_10_2_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy1_V_10_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1233 \
    name layer7_out_cpy1_V_10_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy1_V_10_3 \
    op interface \
    ports { layer7_out_cpy1_V_10_3_address0 { O 6 vector } layer7_out_cpy1_V_10_3_ce0 { O 1 bit } layer7_out_cpy1_V_10_3_q0 { I 14 vector } layer7_out_cpy1_V_10_3_address1 { O 6 vector } layer7_out_cpy1_V_10_3_ce1 { O 1 bit } layer7_out_cpy1_V_10_3_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy1_V_10_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1234 \
    name layer7_out_cpy1_V_9_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy1_V_9_0 \
    op interface \
    ports { layer7_out_cpy1_V_9_0_address0 { O 6 vector } layer7_out_cpy1_V_9_0_ce0 { O 1 bit } layer7_out_cpy1_V_9_0_q0 { I 14 vector } layer7_out_cpy1_V_9_0_address1 { O 6 vector } layer7_out_cpy1_V_9_0_ce1 { O 1 bit } layer7_out_cpy1_V_9_0_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy1_V_9_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1235 \
    name layer7_out_cpy1_V_9_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy1_V_9_1 \
    op interface \
    ports { layer7_out_cpy1_V_9_1_address0 { O 6 vector } layer7_out_cpy1_V_9_1_ce0 { O 1 bit } layer7_out_cpy1_V_9_1_q0 { I 14 vector } layer7_out_cpy1_V_9_1_address1 { O 6 vector } layer7_out_cpy1_V_9_1_ce1 { O 1 bit } layer7_out_cpy1_V_9_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy1_V_9_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1236 \
    name layer7_out_cpy1_V_9_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy1_V_9_2 \
    op interface \
    ports { layer7_out_cpy1_V_9_2_address0 { O 6 vector } layer7_out_cpy1_V_9_2_ce0 { O 1 bit } layer7_out_cpy1_V_9_2_q0 { I 14 vector } layer7_out_cpy1_V_9_2_address1 { O 6 vector } layer7_out_cpy1_V_9_2_ce1 { O 1 bit } layer7_out_cpy1_V_9_2_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy1_V_9_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1237 \
    name layer7_out_cpy1_V_9_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy1_V_9_3 \
    op interface \
    ports { layer7_out_cpy1_V_9_3_address0 { O 6 vector } layer7_out_cpy1_V_9_3_ce0 { O 1 bit } layer7_out_cpy1_V_9_3_q0 { I 14 vector } layer7_out_cpy1_V_9_3_address1 { O 6 vector } layer7_out_cpy1_V_9_3_ce1 { O 1 bit } layer7_out_cpy1_V_9_3_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy1_V_9_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1238 \
    name layer7_out_cpy1_V_8_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy1_V_8_0 \
    op interface \
    ports { layer7_out_cpy1_V_8_0_address0 { O 6 vector } layer7_out_cpy1_V_8_0_ce0 { O 1 bit } layer7_out_cpy1_V_8_0_q0 { I 14 vector } layer7_out_cpy1_V_8_0_address1 { O 6 vector } layer7_out_cpy1_V_8_0_ce1 { O 1 bit } layer7_out_cpy1_V_8_0_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy1_V_8_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1239 \
    name layer7_out_cpy1_V_8_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy1_V_8_1 \
    op interface \
    ports { layer7_out_cpy1_V_8_1_address0 { O 6 vector } layer7_out_cpy1_V_8_1_ce0 { O 1 bit } layer7_out_cpy1_V_8_1_q0 { I 14 vector } layer7_out_cpy1_V_8_1_address1 { O 6 vector } layer7_out_cpy1_V_8_1_ce1 { O 1 bit } layer7_out_cpy1_V_8_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy1_V_8_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1240 \
    name layer7_out_cpy1_V_8_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy1_V_8_2 \
    op interface \
    ports { layer7_out_cpy1_V_8_2_address0 { O 6 vector } layer7_out_cpy1_V_8_2_ce0 { O 1 bit } layer7_out_cpy1_V_8_2_q0 { I 14 vector } layer7_out_cpy1_V_8_2_address1 { O 6 vector } layer7_out_cpy1_V_8_2_ce1 { O 1 bit } layer7_out_cpy1_V_8_2_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy1_V_8_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1241 \
    name layer7_out_cpy1_V_8_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy1_V_8_3 \
    op interface \
    ports { layer7_out_cpy1_V_8_3_address0 { O 6 vector } layer7_out_cpy1_V_8_3_ce0 { O 1 bit } layer7_out_cpy1_V_8_3_q0 { I 14 vector } layer7_out_cpy1_V_8_3_address1 { O 6 vector } layer7_out_cpy1_V_8_3_ce1 { O 1 bit } layer7_out_cpy1_V_8_3_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy1_V_8_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1242 \
    name layer7_out_cpy1_V_7_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy1_V_7_0 \
    op interface \
    ports { layer7_out_cpy1_V_7_0_address0 { O 6 vector } layer7_out_cpy1_V_7_0_ce0 { O 1 bit } layer7_out_cpy1_V_7_0_q0 { I 14 vector } layer7_out_cpy1_V_7_0_address1 { O 6 vector } layer7_out_cpy1_V_7_0_ce1 { O 1 bit } layer7_out_cpy1_V_7_0_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy1_V_7_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1243 \
    name layer7_out_cpy1_V_7_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy1_V_7_1 \
    op interface \
    ports { layer7_out_cpy1_V_7_1_address0 { O 6 vector } layer7_out_cpy1_V_7_1_ce0 { O 1 bit } layer7_out_cpy1_V_7_1_q0 { I 14 vector } layer7_out_cpy1_V_7_1_address1 { O 6 vector } layer7_out_cpy1_V_7_1_ce1 { O 1 bit } layer7_out_cpy1_V_7_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy1_V_7_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1244 \
    name layer7_out_cpy1_V_7_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy1_V_7_2 \
    op interface \
    ports { layer7_out_cpy1_V_7_2_address0 { O 6 vector } layer7_out_cpy1_V_7_2_ce0 { O 1 bit } layer7_out_cpy1_V_7_2_q0 { I 14 vector } layer7_out_cpy1_V_7_2_address1 { O 6 vector } layer7_out_cpy1_V_7_2_ce1 { O 1 bit } layer7_out_cpy1_V_7_2_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy1_V_7_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1245 \
    name layer7_out_cpy1_V_7_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy1_V_7_3 \
    op interface \
    ports { layer7_out_cpy1_V_7_3_address0 { O 6 vector } layer7_out_cpy1_V_7_3_ce0 { O 1 bit } layer7_out_cpy1_V_7_3_q0 { I 14 vector } layer7_out_cpy1_V_7_3_address1 { O 6 vector } layer7_out_cpy1_V_7_3_ce1 { O 1 bit } layer7_out_cpy1_V_7_3_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy1_V_7_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1246 \
    name layer7_out_cpy1_V_6_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy1_V_6_0 \
    op interface \
    ports { layer7_out_cpy1_V_6_0_address0 { O 6 vector } layer7_out_cpy1_V_6_0_ce0 { O 1 bit } layer7_out_cpy1_V_6_0_q0 { I 14 vector } layer7_out_cpy1_V_6_0_address1 { O 6 vector } layer7_out_cpy1_V_6_0_ce1 { O 1 bit } layer7_out_cpy1_V_6_0_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy1_V_6_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1247 \
    name layer7_out_cpy1_V_6_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy1_V_6_1 \
    op interface \
    ports { layer7_out_cpy1_V_6_1_address0 { O 6 vector } layer7_out_cpy1_V_6_1_ce0 { O 1 bit } layer7_out_cpy1_V_6_1_q0 { I 14 vector } layer7_out_cpy1_V_6_1_address1 { O 6 vector } layer7_out_cpy1_V_6_1_ce1 { O 1 bit } layer7_out_cpy1_V_6_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy1_V_6_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1248 \
    name layer7_out_cpy1_V_6_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy1_V_6_2 \
    op interface \
    ports { layer7_out_cpy1_V_6_2_address0 { O 6 vector } layer7_out_cpy1_V_6_2_ce0 { O 1 bit } layer7_out_cpy1_V_6_2_q0 { I 14 vector } layer7_out_cpy1_V_6_2_address1 { O 6 vector } layer7_out_cpy1_V_6_2_ce1 { O 1 bit } layer7_out_cpy1_V_6_2_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy1_V_6_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1249 \
    name layer7_out_cpy1_V_6_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy1_V_6_3 \
    op interface \
    ports { layer7_out_cpy1_V_6_3_address0 { O 6 vector } layer7_out_cpy1_V_6_3_ce0 { O 1 bit } layer7_out_cpy1_V_6_3_q0 { I 14 vector } layer7_out_cpy1_V_6_3_address1 { O 6 vector } layer7_out_cpy1_V_6_3_ce1 { O 1 bit } layer7_out_cpy1_V_6_3_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy1_V_6_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1250 \
    name layer7_out_cpy1_V_5_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy1_V_5_0 \
    op interface \
    ports { layer7_out_cpy1_V_5_0_address0 { O 6 vector } layer7_out_cpy1_V_5_0_ce0 { O 1 bit } layer7_out_cpy1_V_5_0_q0 { I 14 vector } layer7_out_cpy1_V_5_0_address1 { O 6 vector } layer7_out_cpy1_V_5_0_ce1 { O 1 bit } layer7_out_cpy1_V_5_0_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy1_V_5_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1251 \
    name layer7_out_cpy1_V_5_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy1_V_5_1 \
    op interface \
    ports { layer7_out_cpy1_V_5_1_address0 { O 6 vector } layer7_out_cpy1_V_5_1_ce0 { O 1 bit } layer7_out_cpy1_V_5_1_q0 { I 14 vector } layer7_out_cpy1_V_5_1_address1 { O 6 vector } layer7_out_cpy1_V_5_1_ce1 { O 1 bit } layer7_out_cpy1_V_5_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy1_V_5_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1252 \
    name layer7_out_cpy1_V_5_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy1_V_5_2 \
    op interface \
    ports { layer7_out_cpy1_V_5_2_address0 { O 6 vector } layer7_out_cpy1_V_5_2_ce0 { O 1 bit } layer7_out_cpy1_V_5_2_q0 { I 14 vector } layer7_out_cpy1_V_5_2_address1 { O 6 vector } layer7_out_cpy1_V_5_2_ce1 { O 1 bit } layer7_out_cpy1_V_5_2_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy1_V_5_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1253 \
    name layer7_out_cpy1_V_5_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy1_V_5_3 \
    op interface \
    ports { layer7_out_cpy1_V_5_3_address0 { O 6 vector } layer7_out_cpy1_V_5_3_ce0 { O 1 bit } layer7_out_cpy1_V_5_3_q0 { I 14 vector } layer7_out_cpy1_V_5_3_address1 { O 6 vector } layer7_out_cpy1_V_5_3_ce1 { O 1 bit } layer7_out_cpy1_V_5_3_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy1_V_5_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1254 \
    name layer7_out_cpy1_V_4_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy1_V_4_0 \
    op interface \
    ports { layer7_out_cpy1_V_4_0_address0 { O 6 vector } layer7_out_cpy1_V_4_0_ce0 { O 1 bit } layer7_out_cpy1_V_4_0_q0 { I 14 vector } layer7_out_cpy1_V_4_0_address1 { O 6 vector } layer7_out_cpy1_V_4_0_ce1 { O 1 bit } layer7_out_cpy1_V_4_0_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy1_V_4_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1255 \
    name layer7_out_cpy1_V_4_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy1_V_4_1 \
    op interface \
    ports { layer7_out_cpy1_V_4_1_address0 { O 6 vector } layer7_out_cpy1_V_4_1_ce0 { O 1 bit } layer7_out_cpy1_V_4_1_q0 { I 14 vector } layer7_out_cpy1_V_4_1_address1 { O 6 vector } layer7_out_cpy1_V_4_1_ce1 { O 1 bit } layer7_out_cpy1_V_4_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy1_V_4_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1256 \
    name layer7_out_cpy1_V_4_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy1_V_4_2 \
    op interface \
    ports { layer7_out_cpy1_V_4_2_address0 { O 6 vector } layer7_out_cpy1_V_4_2_ce0 { O 1 bit } layer7_out_cpy1_V_4_2_q0 { I 14 vector } layer7_out_cpy1_V_4_2_address1 { O 6 vector } layer7_out_cpy1_V_4_2_ce1 { O 1 bit } layer7_out_cpy1_V_4_2_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy1_V_4_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1257 \
    name layer7_out_cpy1_V_4_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy1_V_4_3 \
    op interface \
    ports { layer7_out_cpy1_V_4_3_address0 { O 6 vector } layer7_out_cpy1_V_4_3_ce0 { O 1 bit } layer7_out_cpy1_V_4_3_q0 { I 14 vector } layer7_out_cpy1_V_4_3_address1 { O 6 vector } layer7_out_cpy1_V_4_3_ce1 { O 1 bit } layer7_out_cpy1_V_4_3_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy1_V_4_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1258 \
    name layer7_out_cpy1_V_3_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy1_V_3_0 \
    op interface \
    ports { layer7_out_cpy1_V_3_0_address0 { O 6 vector } layer7_out_cpy1_V_3_0_ce0 { O 1 bit } layer7_out_cpy1_V_3_0_q0 { I 14 vector } layer7_out_cpy1_V_3_0_address1 { O 6 vector } layer7_out_cpy1_V_3_0_ce1 { O 1 bit } layer7_out_cpy1_V_3_0_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy1_V_3_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1259 \
    name layer7_out_cpy1_V_3_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy1_V_3_1 \
    op interface \
    ports { layer7_out_cpy1_V_3_1_address0 { O 6 vector } layer7_out_cpy1_V_3_1_ce0 { O 1 bit } layer7_out_cpy1_V_3_1_q0 { I 14 vector } layer7_out_cpy1_V_3_1_address1 { O 6 vector } layer7_out_cpy1_V_3_1_ce1 { O 1 bit } layer7_out_cpy1_V_3_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy1_V_3_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1260 \
    name layer7_out_cpy1_V_3_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy1_V_3_2 \
    op interface \
    ports { layer7_out_cpy1_V_3_2_address0 { O 6 vector } layer7_out_cpy1_V_3_2_ce0 { O 1 bit } layer7_out_cpy1_V_3_2_q0 { I 14 vector } layer7_out_cpy1_V_3_2_address1 { O 6 vector } layer7_out_cpy1_V_3_2_ce1 { O 1 bit } layer7_out_cpy1_V_3_2_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy1_V_3_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1261 \
    name layer7_out_cpy1_V_3_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy1_V_3_3 \
    op interface \
    ports { layer7_out_cpy1_V_3_3_address0 { O 6 vector } layer7_out_cpy1_V_3_3_ce0 { O 1 bit } layer7_out_cpy1_V_3_3_q0 { I 14 vector } layer7_out_cpy1_V_3_3_address1 { O 6 vector } layer7_out_cpy1_V_3_3_ce1 { O 1 bit } layer7_out_cpy1_V_3_3_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy1_V_3_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1262 \
    name layer7_out_cpy1_V_2_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy1_V_2_0 \
    op interface \
    ports { layer7_out_cpy1_V_2_0_address0 { O 6 vector } layer7_out_cpy1_V_2_0_ce0 { O 1 bit } layer7_out_cpy1_V_2_0_q0 { I 14 vector } layer7_out_cpy1_V_2_0_address1 { O 6 vector } layer7_out_cpy1_V_2_0_ce1 { O 1 bit } layer7_out_cpy1_V_2_0_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy1_V_2_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1263 \
    name layer7_out_cpy1_V_2_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy1_V_2_1 \
    op interface \
    ports { layer7_out_cpy1_V_2_1_address0 { O 6 vector } layer7_out_cpy1_V_2_1_ce0 { O 1 bit } layer7_out_cpy1_V_2_1_q0 { I 14 vector } layer7_out_cpy1_V_2_1_address1 { O 6 vector } layer7_out_cpy1_V_2_1_ce1 { O 1 bit } layer7_out_cpy1_V_2_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy1_V_2_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1264 \
    name layer7_out_cpy1_V_2_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy1_V_2_2 \
    op interface \
    ports { layer7_out_cpy1_V_2_2_address0 { O 6 vector } layer7_out_cpy1_V_2_2_ce0 { O 1 bit } layer7_out_cpy1_V_2_2_q0 { I 14 vector } layer7_out_cpy1_V_2_2_address1 { O 6 vector } layer7_out_cpy1_V_2_2_ce1 { O 1 bit } layer7_out_cpy1_V_2_2_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy1_V_2_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1265 \
    name layer7_out_cpy1_V_2_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy1_V_2_3 \
    op interface \
    ports { layer7_out_cpy1_V_2_3_address0 { O 6 vector } layer7_out_cpy1_V_2_3_ce0 { O 1 bit } layer7_out_cpy1_V_2_3_q0 { I 14 vector } layer7_out_cpy1_V_2_3_address1 { O 6 vector } layer7_out_cpy1_V_2_3_ce1 { O 1 bit } layer7_out_cpy1_V_2_3_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy1_V_2_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1266 \
    name layer7_out_cpy1_V_1_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy1_V_1_0 \
    op interface \
    ports { layer7_out_cpy1_V_1_0_address0 { O 6 vector } layer7_out_cpy1_V_1_0_ce0 { O 1 bit } layer7_out_cpy1_V_1_0_q0 { I 14 vector } layer7_out_cpy1_V_1_0_address1 { O 6 vector } layer7_out_cpy1_V_1_0_ce1 { O 1 bit } layer7_out_cpy1_V_1_0_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy1_V_1_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1267 \
    name layer7_out_cpy1_V_1_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy1_V_1_1 \
    op interface \
    ports { layer7_out_cpy1_V_1_1_address0 { O 6 vector } layer7_out_cpy1_V_1_1_ce0 { O 1 bit } layer7_out_cpy1_V_1_1_q0 { I 14 vector } layer7_out_cpy1_V_1_1_address1 { O 6 vector } layer7_out_cpy1_V_1_1_ce1 { O 1 bit } layer7_out_cpy1_V_1_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy1_V_1_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1268 \
    name layer7_out_cpy1_V_1_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy1_V_1_2 \
    op interface \
    ports { layer7_out_cpy1_V_1_2_address0 { O 6 vector } layer7_out_cpy1_V_1_2_ce0 { O 1 bit } layer7_out_cpy1_V_1_2_q0 { I 14 vector } layer7_out_cpy1_V_1_2_address1 { O 6 vector } layer7_out_cpy1_V_1_2_ce1 { O 1 bit } layer7_out_cpy1_V_1_2_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy1_V_1_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1269 \
    name layer7_out_cpy1_V_1_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy1_V_1_3 \
    op interface \
    ports { layer7_out_cpy1_V_1_3_address0 { O 6 vector } layer7_out_cpy1_V_1_3_ce0 { O 1 bit } layer7_out_cpy1_V_1_3_q0 { I 14 vector } layer7_out_cpy1_V_1_3_address1 { O 6 vector } layer7_out_cpy1_V_1_3_ce1 { O 1 bit } layer7_out_cpy1_V_1_3_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy1_V_1_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1270 \
    name layer7_out_cpy1_V_0_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy1_V_0_0 \
    op interface \
    ports { layer7_out_cpy1_V_0_0_address0 { O 6 vector } layer7_out_cpy1_V_0_0_ce0 { O 1 bit } layer7_out_cpy1_V_0_0_q0 { I 14 vector } layer7_out_cpy1_V_0_0_address1 { O 6 vector } layer7_out_cpy1_V_0_0_ce1 { O 1 bit } layer7_out_cpy1_V_0_0_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy1_V_0_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1271 \
    name layer7_out_cpy1_V_0_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy1_V_0_1 \
    op interface \
    ports { layer7_out_cpy1_V_0_1_address0 { O 6 vector } layer7_out_cpy1_V_0_1_ce0 { O 1 bit } layer7_out_cpy1_V_0_1_q0 { I 14 vector } layer7_out_cpy1_V_0_1_address1 { O 6 vector } layer7_out_cpy1_V_0_1_ce1 { O 1 bit } layer7_out_cpy1_V_0_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy1_V_0_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1272 \
    name layer7_out_cpy1_V_0_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy1_V_0_2 \
    op interface \
    ports { layer7_out_cpy1_V_0_2_address0 { O 6 vector } layer7_out_cpy1_V_0_2_ce0 { O 1 bit } layer7_out_cpy1_V_0_2_q0 { I 14 vector } layer7_out_cpy1_V_0_2_address1 { O 6 vector } layer7_out_cpy1_V_0_2_ce1 { O 1 bit } layer7_out_cpy1_V_0_2_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy1_V_0_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1273 \
    name layer7_out_cpy1_V_0_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer7_out_cpy1_V_0_3 \
    op interface \
    ports { layer7_out_cpy1_V_0_3_address0 { O 6 vector } layer7_out_cpy1_V_0_3_ce0 { O 1 bit } layer7_out_cpy1_V_0_3_q0 { I 14 vector } layer7_out_cpy1_V_0_3_address1 { O 6 vector } layer7_out_cpy1_V_0_3_ce1 { O 1 bit } layer7_out_cpy1_V_0_3_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_cpy1_V_0_3'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } ap_continue { I 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


