// Seed: 2701231401
module module_0 (
    input wand id_0,
    output wor id_1,
    input tri0 id_2,
    input wire id_3,
    output wor id_4,
    input wor id_5,
    input supply0 id_6,
    output wor id_7,
    input tri0 id_8,
    output tri0 id_9,
    input tri0 id_10
);
  wire id_12;
endmodule
module module_1 (
    output tri0 id_0,
    output supply0 id_1,
    input tri0 id_2,
    input tri1 id_3,
    input wor id_4,
    output tri id_5,
    input wire id_6,
    input wand id_7
    , id_14,
    input tri1 id_8,
    output wand id_9,
    output tri0 id_10,
    input wand id_11,
    output tri id_12
);
  assign id_5 = 1 ? id_4 : 1 ? id_2 : 1 == 1'b0;
  module_0(
      id_8, id_10, id_6, id_7, id_5, id_8, id_6, id_5, id_4, id_10, id_8
  );
endmodule
