{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1678070101145 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1678070101145 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 05 20:35:01 2023 " "Processing started: Sun Mar 05 20:35:01 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1678070101145 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1678070101145 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CountdownNBits -c countdown_nbits --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off CountdownNBits -c countdown_nbits --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1678070101145 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1678070101453 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1678070101453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "countdown_nbits.sv 1 1 " "Found 1 design units, including 1 entities, in source file countdown_nbits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 countdown_nbits " "Found entity 1: countdown_nbits" {  } { { "countdown_nbits.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab2/exp3/countdown_nbits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678070107105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1678070107105 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CLK clk countdown_nbits_tb.sv(5) " "Verilog HDL Declaration information at countdown_nbits_tb.sv(5): object \"CLK\" differs only in case from object \"clk\" in the same scope" {  } { { "countdown_nbits_tb.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab2/exp3/countdown_nbits_tb.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1678070107106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "countdown_nbits_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file countdown_nbits_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 countdown_2bits_tb " "Found entity 1: countdown_2bits_tb" {  } { { "countdown_nbits_tb.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab2/exp3/countdown_nbits_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678070107106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1678070107106 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "countdown_nbits " "Elaborating entity \"countdown_nbits\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1678070107126 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "112 16 countdown_nbits.sv(35) " "Verilog HDL assignment warning at countdown_nbits.sv(35): truncated value with size 112 to match size of target (16)" {  } { { "countdown_nbits.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab2/exp3/countdown_nbits.sv" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1678070107126 "|countdown_nbits"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 countdown_nbits.sv(15) " "Verilog HDL assignment warning at countdown_nbits.sv(15): truncated value with size 32 to match size of target (6)" {  } { { "countdown_nbits.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab2/exp3/countdown_nbits.sv" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1678070107126 "|countdown_nbits"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 countdown_nbits.sv(42) " "Verilog HDL assignment warning at countdown_nbits.sv(42): truncated value with size 32 to match size of target (6)" {  } { { "countdown_nbits.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab2/exp3/countdown_nbits.sv" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1678070107126 "|countdown_nbits"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 countdown_nbits.sv(52) " "Verilog HDL assignment warning at countdown_nbits.sv(52): truncated value with size 32 to match size of target (6)" {  } { { "countdown_nbits.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab2/exp3/countdown_nbits.sv" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1678070107127 "|countdown_nbits"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 countdown_nbits.sv(59) " "Verilog HDL assignment warning at countdown_nbits.sv(59): truncated value with size 32 to match size of target (6)" {  } { { "countdown_nbits.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab2/exp3/countdown_nbits.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1678070107127 "|countdown_nbits"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "countdown_nbits.sv(61) " "Verilog HDL or VHDL warning at the countdown_nbits.sv(61): index expression is not wide enough to address all of the elements in the array" {  } { { "countdown_nbits.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab2/exp3/countdown_nbits.sv" 61 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Design Software" 0 -1 1678070107127 "|countdown_nbits"}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab2/exp3/output_files/countdown_nbits.map.smsg " "Generated suppressed messages file C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab2/exp3/output_files/countdown_nbits.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1678070107170 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4771 " "Peak virtual memory: 4771 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1678070107176 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 05 20:35:07 2023 " "Processing ended: Sun Mar 05 20:35:07 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1678070107176 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1678070107176 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1678070107176 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1678070107176 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 7 s " "Quartus Prime Flow was successful. 0 errors, 7 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1678070107759 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1678070108108 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1678070108108 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 05 20:35:07 2023 " "Processing started: Sun Mar 05 20:35:07 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1678070108108 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1678070108108 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim CountdownNBits countdown_nbits " "Command: quartus_sh -t c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim CountdownNBits countdown_nbits" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1678070108108 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim CountdownNBits countdown_nbits " "Quartus(args): --rtl_sim CountdownNBits countdown_nbits" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1678070108108 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1678070108285 ""}
{ "Info" "0" "" "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" 0 0 "Shell" 0 0 1678070108364 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Shell" 0 0 1678070108365 ""}
{ "Warning" "0" "" "Warning: File countdown_nbits_run_msim_rtl_verilog.do already exists - backing up current file as countdown_nbits_run_msim_rtl_verilog.do.bak11" {  } {  } 0 0 "Warning: File countdown_nbits_run_msim_rtl_verilog.do already exists - backing up current file as countdown_nbits_run_msim_rtl_verilog.do.bak11" 0 0 "Shell" 0 0 1678070108426 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab2/exp3/simulation/modelsim/countdown_nbits_run_msim_rtl_verilog.do" {  } { { "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab2/exp3/simulation/modelsim/countdown_nbits_run_msim_rtl_verilog.do" "0" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab2/exp3/simulation/modelsim/countdown_nbits_run_msim_rtl_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab2/exp3/simulation/modelsim/countdown_nbits_run_msim_rtl_verilog.do" 0 0 "Shell" 0 0 1678070108433 ""}
{ "Info" "0" "" "Info: Spawning ModelSim-Altera Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim-Altera Simulation software " 0 0 "Shell" 0 0 1678070108433 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim-Altera Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim-Altera Simulation software" 0 0 "Shell" 0 0 1678070108437 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1678070108437 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab2/exp3/countdown_nbits_nativelink_simulation.rpt" {  } { { "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab2/exp3/countdown_nbits_nativelink_simulation.rpt" "0" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab2/exp3/countdown_nbits_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab2/exp3/countdown_nbits_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1678070108437 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1678070108437 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 1  Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4769 " "Peak virtual memory: 4769 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1678070108437 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 05 20:35:08 2023 " "Processing ended: Sun Mar 05 20:35:08 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1678070108437 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1678070108437 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1678070108437 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1678070108437 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 8 s " "Quartus Prime Flow was successful. 0 errors, 8 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1678070185371 ""}
