
proj_OLED_SSD1306_F411.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006a84  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00004b4c  08006c24  08006c24  00007c24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b770  0800b770  0000d068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800b770  0800b770  0000c770  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b778  0800b778  0000d068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b778  0800b778  0000c778  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b77c  0800b77c  0000c77c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  0800b780  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000614  20000068  0800b7e8  0000d068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000067c  0800b7e8  0000d67c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000d068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ca97  00000000  00000000  0000d098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000231a  00000000  00000000  00019b2f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b98  00000000  00000000  0001be50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000008e2  00000000  00000000  0001c9e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017a35  00000000  00000000  0001d2ca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000fd1c  00000000  00000000  00034cff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008b0fd  00000000  00000000  00044a1b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000cfb18  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003ad4  00000000  00000000  000cfb5c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000057  00000000  00000000  000d3630  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000068 	.word	0x20000068
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08006c0c 	.word	0x08006c0c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000006c 	.word	0x2000006c
 80001dc:	08006c0c 	.word	0x08006c0c

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__aeabi_d2iz>:
 8000a1c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a20:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a24:	d215      	bcs.n	8000a52 <__aeabi_d2iz+0x36>
 8000a26:	d511      	bpl.n	8000a4c <__aeabi_d2iz+0x30>
 8000a28:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a2c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a30:	d912      	bls.n	8000a58 <__aeabi_d2iz+0x3c>
 8000a32:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a36:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a3a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a3e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a42:	fa23 f002 	lsr.w	r0, r3, r2
 8000a46:	bf18      	it	ne
 8000a48:	4240      	negne	r0, r0
 8000a4a:	4770      	bx	lr
 8000a4c:	f04f 0000 	mov.w	r0, #0
 8000a50:	4770      	bx	lr
 8000a52:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a56:	d105      	bne.n	8000a64 <__aeabi_d2iz+0x48>
 8000a58:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a5c:	bf08      	it	eq
 8000a5e:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a62:	4770      	bx	lr
 8000a64:	f04f 0000 	mov.w	r0, #0
 8000a68:	4770      	bx	lr
 8000a6a:	bf00      	nop

08000a6c <__aeabi_uldivmod>:
 8000a6c:	b953      	cbnz	r3, 8000a84 <__aeabi_uldivmod+0x18>
 8000a6e:	b94a      	cbnz	r2, 8000a84 <__aeabi_uldivmod+0x18>
 8000a70:	2900      	cmp	r1, #0
 8000a72:	bf08      	it	eq
 8000a74:	2800      	cmpeq	r0, #0
 8000a76:	bf1c      	itt	ne
 8000a78:	f04f 31ff 	movne.w	r1, #4294967295
 8000a7c:	f04f 30ff 	movne.w	r0, #4294967295
 8000a80:	f000 b988 	b.w	8000d94 <__aeabi_idiv0>
 8000a84:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a88:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000a8c:	f000 f806 	bl	8000a9c <__udivmoddi4>
 8000a90:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000a94:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000a98:	b004      	add	sp, #16
 8000a9a:	4770      	bx	lr

08000a9c <__udivmoddi4>:
 8000a9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000aa0:	9d08      	ldr	r5, [sp, #32]
 8000aa2:	468e      	mov	lr, r1
 8000aa4:	4604      	mov	r4, r0
 8000aa6:	4688      	mov	r8, r1
 8000aa8:	2b00      	cmp	r3, #0
 8000aaa:	d14a      	bne.n	8000b42 <__udivmoddi4+0xa6>
 8000aac:	428a      	cmp	r2, r1
 8000aae:	4617      	mov	r7, r2
 8000ab0:	d962      	bls.n	8000b78 <__udivmoddi4+0xdc>
 8000ab2:	fab2 f682 	clz	r6, r2
 8000ab6:	b14e      	cbz	r6, 8000acc <__udivmoddi4+0x30>
 8000ab8:	f1c6 0320 	rsb	r3, r6, #32
 8000abc:	fa01 f806 	lsl.w	r8, r1, r6
 8000ac0:	fa20 f303 	lsr.w	r3, r0, r3
 8000ac4:	40b7      	lsls	r7, r6
 8000ac6:	ea43 0808 	orr.w	r8, r3, r8
 8000aca:	40b4      	lsls	r4, r6
 8000acc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ad0:	fa1f fc87 	uxth.w	ip, r7
 8000ad4:	fbb8 f1fe 	udiv	r1, r8, lr
 8000ad8:	0c23      	lsrs	r3, r4, #16
 8000ada:	fb0e 8811 	mls	r8, lr, r1, r8
 8000ade:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000ae2:	fb01 f20c 	mul.w	r2, r1, ip
 8000ae6:	429a      	cmp	r2, r3
 8000ae8:	d909      	bls.n	8000afe <__udivmoddi4+0x62>
 8000aea:	18fb      	adds	r3, r7, r3
 8000aec:	f101 30ff 	add.w	r0, r1, #4294967295
 8000af0:	f080 80ea 	bcs.w	8000cc8 <__udivmoddi4+0x22c>
 8000af4:	429a      	cmp	r2, r3
 8000af6:	f240 80e7 	bls.w	8000cc8 <__udivmoddi4+0x22c>
 8000afa:	3902      	subs	r1, #2
 8000afc:	443b      	add	r3, r7
 8000afe:	1a9a      	subs	r2, r3, r2
 8000b00:	b2a3      	uxth	r3, r4
 8000b02:	fbb2 f0fe 	udiv	r0, r2, lr
 8000b06:	fb0e 2210 	mls	r2, lr, r0, r2
 8000b0a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000b0e:	fb00 fc0c 	mul.w	ip, r0, ip
 8000b12:	459c      	cmp	ip, r3
 8000b14:	d909      	bls.n	8000b2a <__udivmoddi4+0x8e>
 8000b16:	18fb      	adds	r3, r7, r3
 8000b18:	f100 32ff 	add.w	r2, r0, #4294967295
 8000b1c:	f080 80d6 	bcs.w	8000ccc <__udivmoddi4+0x230>
 8000b20:	459c      	cmp	ip, r3
 8000b22:	f240 80d3 	bls.w	8000ccc <__udivmoddi4+0x230>
 8000b26:	443b      	add	r3, r7
 8000b28:	3802      	subs	r0, #2
 8000b2a:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000b2e:	eba3 030c 	sub.w	r3, r3, ip
 8000b32:	2100      	movs	r1, #0
 8000b34:	b11d      	cbz	r5, 8000b3e <__udivmoddi4+0xa2>
 8000b36:	40f3      	lsrs	r3, r6
 8000b38:	2200      	movs	r2, #0
 8000b3a:	e9c5 3200 	strd	r3, r2, [r5]
 8000b3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b42:	428b      	cmp	r3, r1
 8000b44:	d905      	bls.n	8000b52 <__udivmoddi4+0xb6>
 8000b46:	b10d      	cbz	r5, 8000b4c <__udivmoddi4+0xb0>
 8000b48:	e9c5 0100 	strd	r0, r1, [r5]
 8000b4c:	2100      	movs	r1, #0
 8000b4e:	4608      	mov	r0, r1
 8000b50:	e7f5      	b.n	8000b3e <__udivmoddi4+0xa2>
 8000b52:	fab3 f183 	clz	r1, r3
 8000b56:	2900      	cmp	r1, #0
 8000b58:	d146      	bne.n	8000be8 <__udivmoddi4+0x14c>
 8000b5a:	4573      	cmp	r3, lr
 8000b5c:	d302      	bcc.n	8000b64 <__udivmoddi4+0xc8>
 8000b5e:	4282      	cmp	r2, r0
 8000b60:	f200 8105 	bhi.w	8000d6e <__udivmoddi4+0x2d2>
 8000b64:	1a84      	subs	r4, r0, r2
 8000b66:	eb6e 0203 	sbc.w	r2, lr, r3
 8000b6a:	2001      	movs	r0, #1
 8000b6c:	4690      	mov	r8, r2
 8000b6e:	2d00      	cmp	r5, #0
 8000b70:	d0e5      	beq.n	8000b3e <__udivmoddi4+0xa2>
 8000b72:	e9c5 4800 	strd	r4, r8, [r5]
 8000b76:	e7e2      	b.n	8000b3e <__udivmoddi4+0xa2>
 8000b78:	2a00      	cmp	r2, #0
 8000b7a:	f000 8090 	beq.w	8000c9e <__udivmoddi4+0x202>
 8000b7e:	fab2 f682 	clz	r6, r2
 8000b82:	2e00      	cmp	r6, #0
 8000b84:	f040 80a4 	bne.w	8000cd0 <__udivmoddi4+0x234>
 8000b88:	1a8a      	subs	r2, r1, r2
 8000b8a:	0c03      	lsrs	r3, r0, #16
 8000b8c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000b90:	b280      	uxth	r0, r0
 8000b92:	b2bc      	uxth	r4, r7
 8000b94:	2101      	movs	r1, #1
 8000b96:	fbb2 fcfe 	udiv	ip, r2, lr
 8000b9a:	fb0e 221c 	mls	r2, lr, ip, r2
 8000b9e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000ba2:	fb04 f20c 	mul.w	r2, r4, ip
 8000ba6:	429a      	cmp	r2, r3
 8000ba8:	d907      	bls.n	8000bba <__udivmoddi4+0x11e>
 8000baa:	18fb      	adds	r3, r7, r3
 8000bac:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000bb0:	d202      	bcs.n	8000bb8 <__udivmoddi4+0x11c>
 8000bb2:	429a      	cmp	r2, r3
 8000bb4:	f200 80e0 	bhi.w	8000d78 <__udivmoddi4+0x2dc>
 8000bb8:	46c4      	mov	ip, r8
 8000bba:	1a9b      	subs	r3, r3, r2
 8000bbc:	fbb3 f2fe 	udiv	r2, r3, lr
 8000bc0:	fb0e 3312 	mls	r3, lr, r2, r3
 8000bc4:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000bc8:	fb02 f404 	mul.w	r4, r2, r4
 8000bcc:	429c      	cmp	r4, r3
 8000bce:	d907      	bls.n	8000be0 <__udivmoddi4+0x144>
 8000bd0:	18fb      	adds	r3, r7, r3
 8000bd2:	f102 30ff 	add.w	r0, r2, #4294967295
 8000bd6:	d202      	bcs.n	8000bde <__udivmoddi4+0x142>
 8000bd8:	429c      	cmp	r4, r3
 8000bda:	f200 80ca 	bhi.w	8000d72 <__udivmoddi4+0x2d6>
 8000bde:	4602      	mov	r2, r0
 8000be0:	1b1b      	subs	r3, r3, r4
 8000be2:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000be6:	e7a5      	b.n	8000b34 <__udivmoddi4+0x98>
 8000be8:	f1c1 0620 	rsb	r6, r1, #32
 8000bec:	408b      	lsls	r3, r1
 8000bee:	fa22 f706 	lsr.w	r7, r2, r6
 8000bf2:	431f      	orrs	r7, r3
 8000bf4:	fa0e f401 	lsl.w	r4, lr, r1
 8000bf8:	fa20 f306 	lsr.w	r3, r0, r6
 8000bfc:	fa2e fe06 	lsr.w	lr, lr, r6
 8000c00:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000c04:	4323      	orrs	r3, r4
 8000c06:	fa00 f801 	lsl.w	r8, r0, r1
 8000c0a:	fa1f fc87 	uxth.w	ip, r7
 8000c0e:	fbbe f0f9 	udiv	r0, lr, r9
 8000c12:	0c1c      	lsrs	r4, r3, #16
 8000c14:	fb09 ee10 	mls	lr, r9, r0, lr
 8000c18:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000c1c:	fb00 fe0c 	mul.w	lr, r0, ip
 8000c20:	45a6      	cmp	lr, r4
 8000c22:	fa02 f201 	lsl.w	r2, r2, r1
 8000c26:	d909      	bls.n	8000c3c <__udivmoddi4+0x1a0>
 8000c28:	193c      	adds	r4, r7, r4
 8000c2a:	f100 3aff 	add.w	sl, r0, #4294967295
 8000c2e:	f080 809c 	bcs.w	8000d6a <__udivmoddi4+0x2ce>
 8000c32:	45a6      	cmp	lr, r4
 8000c34:	f240 8099 	bls.w	8000d6a <__udivmoddi4+0x2ce>
 8000c38:	3802      	subs	r0, #2
 8000c3a:	443c      	add	r4, r7
 8000c3c:	eba4 040e 	sub.w	r4, r4, lr
 8000c40:	fa1f fe83 	uxth.w	lr, r3
 8000c44:	fbb4 f3f9 	udiv	r3, r4, r9
 8000c48:	fb09 4413 	mls	r4, r9, r3, r4
 8000c4c:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000c50:	fb03 fc0c 	mul.w	ip, r3, ip
 8000c54:	45a4      	cmp	ip, r4
 8000c56:	d908      	bls.n	8000c6a <__udivmoddi4+0x1ce>
 8000c58:	193c      	adds	r4, r7, r4
 8000c5a:	f103 3eff 	add.w	lr, r3, #4294967295
 8000c5e:	f080 8082 	bcs.w	8000d66 <__udivmoddi4+0x2ca>
 8000c62:	45a4      	cmp	ip, r4
 8000c64:	d97f      	bls.n	8000d66 <__udivmoddi4+0x2ca>
 8000c66:	3b02      	subs	r3, #2
 8000c68:	443c      	add	r4, r7
 8000c6a:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000c6e:	eba4 040c 	sub.w	r4, r4, ip
 8000c72:	fba0 ec02 	umull	lr, ip, r0, r2
 8000c76:	4564      	cmp	r4, ip
 8000c78:	4673      	mov	r3, lr
 8000c7a:	46e1      	mov	r9, ip
 8000c7c:	d362      	bcc.n	8000d44 <__udivmoddi4+0x2a8>
 8000c7e:	d05f      	beq.n	8000d40 <__udivmoddi4+0x2a4>
 8000c80:	b15d      	cbz	r5, 8000c9a <__udivmoddi4+0x1fe>
 8000c82:	ebb8 0203 	subs.w	r2, r8, r3
 8000c86:	eb64 0409 	sbc.w	r4, r4, r9
 8000c8a:	fa04 f606 	lsl.w	r6, r4, r6
 8000c8e:	fa22 f301 	lsr.w	r3, r2, r1
 8000c92:	431e      	orrs	r6, r3
 8000c94:	40cc      	lsrs	r4, r1
 8000c96:	e9c5 6400 	strd	r6, r4, [r5]
 8000c9a:	2100      	movs	r1, #0
 8000c9c:	e74f      	b.n	8000b3e <__udivmoddi4+0xa2>
 8000c9e:	fbb1 fcf2 	udiv	ip, r1, r2
 8000ca2:	0c01      	lsrs	r1, r0, #16
 8000ca4:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000ca8:	b280      	uxth	r0, r0
 8000caa:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000cae:	463b      	mov	r3, r7
 8000cb0:	4638      	mov	r0, r7
 8000cb2:	463c      	mov	r4, r7
 8000cb4:	46b8      	mov	r8, r7
 8000cb6:	46be      	mov	lr, r7
 8000cb8:	2620      	movs	r6, #32
 8000cba:	fbb1 f1f7 	udiv	r1, r1, r7
 8000cbe:	eba2 0208 	sub.w	r2, r2, r8
 8000cc2:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000cc6:	e766      	b.n	8000b96 <__udivmoddi4+0xfa>
 8000cc8:	4601      	mov	r1, r0
 8000cca:	e718      	b.n	8000afe <__udivmoddi4+0x62>
 8000ccc:	4610      	mov	r0, r2
 8000cce:	e72c      	b.n	8000b2a <__udivmoddi4+0x8e>
 8000cd0:	f1c6 0220 	rsb	r2, r6, #32
 8000cd4:	fa2e f302 	lsr.w	r3, lr, r2
 8000cd8:	40b7      	lsls	r7, r6
 8000cda:	40b1      	lsls	r1, r6
 8000cdc:	fa20 f202 	lsr.w	r2, r0, r2
 8000ce0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ce4:	430a      	orrs	r2, r1
 8000ce6:	fbb3 f8fe 	udiv	r8, r3, lr
 8000cea:	b2bc      	uxth	r4, r7
 8000cec:	fb0e 3318 	mls	r3, lr, r8, r3
 8000cf0:	0c11      	lsrs	r1, r2, #16
 8000cf2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000cf6:	fb08 f904 	mul.w	r9, r8, r4
 8000cfa:	40b0      	lsls	r0, r6
 8000cfc:	4589      	cmp	r9, r1
 8000cfe:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000d02:	b280      	uxth	r0, r0
 8000d04:	d93e      	bls.n	8000d84 <__udivmoddi4+0x2e8>
 8000d06:	1879      	adds	r1, r7, r1
 8000d08:	f108 3cff 	add.w	ip, r8, #4294967295
 8000d0c:	d201      	bcs.n	8000d12 <__udivmoddi4+0x276>
 8000d0e:	4589      	cmp	r9, r1
 8000d10:	d81f      	bhi.n	8000d52 <__udivmoddi4+0x2b6>
 8000d12:	eba1 0109 	sub.w	r1, r1, r9
 8000d16:	fbb1 f9fe 	udiv	r9, r1, lr
 8000d1a:	fb09 f804 	mul.w	r8, r9, r4
 8000d1e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000d22:	b292      	uxth	r2, r2
 8000d24:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000d28:	4542      	cmp	r2, r8
 8000d2a:	d229      	bcs.n	8000d80 <__udivmoddi4+0x2e4>
 8000d2c:	18ba      	adds	r2, r7, r2
 8000d2e:	f109 31ff 	add.w	r1, r9, #4294967295
 8000d32:	d2c4      	bcs.n	8000cbe <__udivmoddi4+0x222>
 8000d34:	4542      	cmp	r2, r8
 8000d36:	d2c2      	bcs.n	8000cbe <__udivmoddi4+0x222>
 8000d38:	f1a9 0102 	sub.w	r1, r9, #2
 8000d3c:	443a      	add	r2, r7
 8000d3e:	e7be      	b.n	8000cbe <__udivmoddi4+0x222>
 8000d40:	45f0      	cmp	r8, lr
 8000d42:	d29d      	bcs.n	8000c80 <__udivmoddi4+0x1e4>
 8000d44:	ebbe 0302 	subs.w	r3, lr, r2
 8000d48:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000d4c:	3801      	subs	r0, #1
 8000d4e:	46e1      	mov	r9, ip
 8000d50:	e796      	b.n	8000c80 <__udivmoddi4+0x1e4>
 8000d52:	eba7 0909 	sub.w	r9, r7, r9
 8000d56:	4449      	add	r1, r9
 8000d58:	f1a8 0c02 	sub.w	ip, r8, #2
 8000d5c:	fbb1 f9fe 	udiv	r9, r1, lr
 8000d60:	fb09 f804 	mul.w	r8, r9, r4
 8000d64:	e7db      	b.n	8000d1e <__udivmoddi4+0x282>
 8000d66:	4673      	mov	r3, lr
 8000d68:	e77f      	b.n	8000c6a <__udivmoddi4+0x1ce>
 8000d6a:	4650      	mov	r0, sl
 8000d6c:	e766      	b.n	8000c3c <__udivmoddi4+0x1a0>
 8000d6e:	4608      	mov	r0, r1
 8000d70:	e6fd      	b.n	8000b6e <__udivmoddi4+0xd2>
 8000d72:	443b      	add	r3, r7
 8000d74:	3a02      	subs	r2, #2
 8000d76:	e733      	b.n	8000be0 <__udivmoddi4+0x144>
 8000d78:	f1ac 0c02 	sub.w	ip, ip, #2
 8000d7c:	443b      	add	r3, r7
 8000d7e:	e71c      	b.n	8000bba <__udivmoddi4+0x11e>
 8000d80:	4649      	mov	r1, r9
 8000d82:	e79c      	b.n	8000cbe <__udivmoddi4+0x222>
 8000d84:	eba1 0109 	sub.w	r1, r1, r9
 8000d88:	46c4      	mov	ip, r8
 8000d8a:	fbb1 f9fe 	udiv	r9, r1, lr
 8000d8e:	fb09 f804 	mul.w	r8, r9, r4
 8000d92:	e7c4      	b.n	8000d1e <__udivmoddi4+0x282>

08000d94 <__aeabi_idiv0>:
 8000d94:	4770      	bx	lr
 8000d96:	bf00      	nop

08000d98 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000d98:	b580      	push	{r7, lr}
 8000d9a:	b08a      	sub	sp, #40	@ 0x28
 8000d9c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d9e:	f107 0314 	add.w	r3, r7, #20
 8000da2:	2200      	movs	r2, #0
 8000da4:	601a      	str	r2, [r3, #0]
 8000da6:	605a      	str	r2, [r3, #4]
 8000da8:	609a      	str	r2, [r3, #8]
 8000daa:	60da      	str	r2, [r3, #12]
 8000dac:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000dae:	2300      	movs	r3, #0
 8000db0:	613b      	str	r3, [r7, #16]
 8000db2:	4b2d      	ldr	r3, [pc, #180]	@ (8000e68 <MX_GPIO_Init+0xd0>)
 8000db4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000db6:	4a2c      	ldr	r2, [pc, #176]	@ (8000e68 <MX_GPIO_Init+0xd0>)
 8000db8:	f043 0304 	orr.w	r3, r3, #4
 8000dbc:	6313      	str	r3, [r2, #48]	@ 0x30
 8000dbe:	4b2a      	ldr	r3, [pc, #168]	@ (8000e68 <MX_GPIO_Init+0xd0>)
 8000dc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dc2:	f003 0304 	and.w	r3, r3, #4
 8000dc6:	613b      	str	r3, [r7, #16]
 8000dc8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000dca:	2300      	movs	r3, #0
 8000dcc:	60fb      	str	r3, [r7, #12]
 8000dce:	4b26      	ldr	r3, [pc, #152]	@ (8000e68 <MX_GPIO_Init+0xd0>)
 8000dd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dd2:	4a25      	ldr	r2, [pc, #148]	@ (8000e68 <MX_GPIO_Init+0xd0>)
 8000dd4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000dd8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000dda:	4b23      	ldr	r3, [pc, #140]	@ (8000e68 <MX_GPIO_Init+0xd0>)
 8000ddc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dde:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000de2:	60fb      	str	r3, [r7, #12]
 8000de4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000de6:	2300      	movs	r3, #0
 8000de8:	60bb      	str	r3, [r7, #8]
 8000dea:	4b1f      	ldr	r3, [pc, #124]	@ (8000e68 <MX_GPIO_Init+0xd0>)
 8000dec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dee:	4a1e      	ldr	r2, [pc, #120]	@ (8000e68 <MX_GPIO_Init+0xd0>)
 8000df0:	f043 0301 	orr.w	r3, r3, #1
 8000df4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000df6:	4b1c      	ldr	r3, [pc, #112]	@ (8000e68 <MX_GPIO_Init+0xd0>)
 8000df8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dfa:	f003 0301 	and.w	r3, r3, #1
 8000dfe:	60bb      	str	r3, [r7, #8]
 8000e00:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e02:	2300      	movs	r3, #0
 8000e04:	607b      	str	r3, [r7, #4]
 8000e06:	4b18      	ldr	r3, [pc, #96]	@ (8000e68 <MX_GPIO_Init+0xd0>)
 8000e08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e0a:	4a17      	ldr	r2, [pc, #92]	@ (8000e68 <MX_GPIO_Init+0xd0>)
 8000e0c:	f043 0302 	orr.w	r3, r3, #2
 8000e10:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e12:	4b15      	ldr	r3, [pc, #84]	@ (8000e68 <MX_GPIO_Init+0xd0>)
 8000e14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e16:	f003 0302 	and.w	r3, r3, #2
 8000e1a:	607b      	str	r3, [r7, #4]
 8000e1c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000e1e:	2200      	movs	r2, #0
 8000e20:	2120      	movs	r1, #32
 8000e22:	4812      	ldr	r0, [pc, #72]	@ (8000e6c <MX_GPIO_Init+0xd4>)
 8000e24:	f000 fdfc 	bl	8001a20 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000e28:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000e2c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000e2e:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000e32:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e34:	2300      	movs	r3, #0
 8000e36:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000e38:	f107 0314 	add.w	r3, r7, #20
 8000e3c:	4619      	mov	r1, r3
 8000e3e:	480c      	ldr	r0, [pc, #48]	@ (8000e70 <MX_GPIO_Init+0xd8>)
 8000e40:	f000 fc6a 	bl	8001718 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000e44:	2320      	movs	r3, #32
 8000e46:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e48:	2301      	movs	r3, #1
 8000e4a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e4c:	2300      	movs	r3, #0
 8000e4e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e50:	2300      	movs	r3, #0
 8000e52:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000e54:	f107 0314 	add.w	r3, r7, #20
 8000e58:	4619      	mov	r1, r3
 8000e5a:	4804      	ldr	r0, [pc, #16]	@ (8000e6c <MX_GPIO_Init+0xd4>)
 8000e5c:	f000 fc5c 	bl	8001718 <HAL_GPIO_Init>

}
 8000e60:	bf00      	nop
 8000e62:	3728      	adds	r7, #40	@ 0x28
 8000e64:	46bd      	mov	sp, r7
 8000e66:	bd80      	pop	{r7, pc}
 8000e68:	40023800 	.word	0x40023800
 8000e6c:	40020000 	.word	0x40020000
 8000e70:	40020800 	.word	0x40020800

08000e74 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000e74:	b580      	push	{r7, lr}
 8000e76:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000e78:	4b12      	ldr	r3, [pc, #72]	@ (8000ec4 <MX_I2C1_Init+0x50>)
 8000e7a:	4a13      	ldr	r2, [pc, #76]	@ (8000ec8 <MX_I2C1_Init+0x54>)
 8000e7c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000e7e:	4b11      	ldr	r3, [pc, #68]	@ (8000ec4 <MX_I2C1_Init+0x50>)
 8000e80:	4a12      	ldr	r2, [pc, #72]	@ (8000ecc <MX_I2C1_Init+0x58>)
 8000e82:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000e84:	4b0f      	ldr	r3, [pc, #60]	@ (8000ec4 <MX_I2C1_Init+0x50>)
 8000e86:	2200      	movs	r2, #0
 8000e88:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000e8a:	4b0e      	ldr	r3, [pc, #56]	@ (8000ec4 <MX_I2C1_Init+0x50>)
 8000e8c:	2200      	movs	r2, #0
 8000e8e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000e90:	4b0c      	ldr	r3, [pc, #48]	@ (8000ec4 <MX_I2C1_Init+0x50>)
 8000e92:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000e96:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000e98:	4b0a      	ldr	r3, [pc, #40]	@ (8000ec4 <MX_I2C1_Init+0x50>)
 8000e9a:	2200      	movs	r2, #0
 8000e9c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000e9e:	4b09      	ldr	r3, [pc, #36]	@ (8000ec4 <MX_I2C1_Init+0x50>)
 8000ea0:	2200      	movs	r2, #0
 8000ea2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000ea4:	4b07      	ldr	r3, [pc, #28]	@ (8000ec4 <MX_I2C1_Init+0x50>)
 8000ea6:	2200      	movs	r2, #0
 8000ea8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000eaa:	4b06      	ldr	r3, [pc, #24]	@ (8000ec4 <MX_I2C1_Init+0x50>)
 8000eac:	2200      	movs	r2, #0
 8000eae:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000eb0:	4804      	ldr	r0, [pc, #16]	@ (8000ec4 <MX_I2C1_Init+0x50>)
 8000eb2:	f000 fdcf 	bl	8001a54 <HAL_I2C_Init>
 8000eb6:	4603      	mov	r3, r0
 8000eb8:	2b00      	cmp	r3, #0
 8000eba:	d001      	beq.n	8000ec0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000ebc:	f000 f91e 	bl	80010fc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000ec0:	bf00      	nop
 8000ec2:	bd80      	pop	{r7, pc}
 8000ec4:	20000084 	.word	0x20000084
 8000ec8:	40005400 	.word	0x40005400
 8000ecc:	000186a0 	.word	0x000186a0

08000ed0 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000ed0:	b580      	push	{r7, lr}
 8000ed2:	b08a      	sub	sp, #40	@ 0x28
 8000ed4:	af00      	add	r7, sp, #0
 8000ed6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ed8:	f107 0314 	add.w	r3, r7, #20
 8000edc:	2200      	movs	r2, #0
 8000ede:	601a      	str	r2, [r3, #0]
 8000ee0:	605a      	str	r2, [r3, #4]
 8000ee2:	609a      	str	r2, [r3, #8]
 8000ee4:	60da      	str	r2, [r3, #12]
 8000ee6:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	681b      	ldr	r3, [r3, #0]
 8000eec:	4a19      	ldr	r2, [pc, #100]	@ (8000f54 <HAL_I2C_MspInit+0x84>)
 8000eee:	4293      	cmp	r3, r2
 8000ef0:	d12b      	bne.n	8000f4a <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ef2:	2300      	movs	r3, #0
 8000ef4:	613b      	str	r3, [r7, #16]
 8000ef6:	4b18      	ldr	r3, [pc, #96]	@ (8000f58 <HAL_I2C_MspInit+0x88>)
 8000ef8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000efa:	4a17      	ldr	r2, [pc, #92]	@ (8000f58 <HAL_I2C_MspInit+0x88>)
 8000efc:	f043 0302 	orr.w	r3, r3, #2
 8000f00:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f02:	4b15      	ldr	r3, [pc, #84]	@ (8000f58 <HAL_I2C_MspInit+0x88>)
 8000f04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f06:	f003 0302 	and.w	r3, r3, #2
 8000f0a:	613b      	str	r3, [r7, #16]
 8000f0c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000f0e:	23c0      	movs	r3, #192	@ 0xc0
 8000f10:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000f12:	2312      	movs	r3, #18
 8000f14:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f16:	2300      	movs	r3, #0
 8000f18:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f1a:	2303      	movs	r3, #3
 8000f1c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000f1e:	2304      	movs	r3, #4
 8000f20:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f22:	f107 0314 	add.w	r3, r7, #20
 8000f26:	4619      	mov	r1, r3
 8000f28:	480c      	ldr	r0, [pc, #48]	@ (8000f5c <HAL_I2C_MspInit+0x8c>)
 8000f2a:	f000 fbf5 	bl	8001718 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000f2e:	2300      	movs	r3, #0
 8000f30:	60fb      	str	r3, [r7, #12]
 8000f32:	4b09      	ldr	r3, [pc, #36]	@ (8000f58 <HAL_I2C_MspInit+0x88>)
 8000f34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f36:	4a08      	ldr	r2, [pc, #32]	@ (8000f58 <HAL_I2C_MspInit+0x88>)
 8000f38:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000f3c:	6413      	str	r3, [r2, #64]	@ 0x40
 8000f3e:	4b06      	ldr	r3, [pc, #24]	@ (8000f58 <HAL_I2C_MspInit+0x88>)
 8000f40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f42:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000f46:	60fb      	str	r3, [r7, #12]
 8000f48:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000f4a:	bf00      	nop
 8000f4c:	3728      	adds	r7, #40	@ 0x28
 8000f4e:	46bd      	mov	sp, r7
 8000f50:	bd80      	pop	{r7, pc}
 8000f52:	bf00      	nop
 8000f54:	40005400 	.word	0x40005400
 8000f58:	40023800 	.word	0x40023800
 8000f5c:	40020400 	.word	0x40020400

08000f60 <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file, char *ptr, int len)
{
 8000f60:	b580      	push	{r7, lr}
 8000f62:	b084      	sub	sp, #16
 8000f64:	af00      	add	r7, sp, #0
 8000f66:	60f8      	str	r0, [r7, #12]
 8000f68:	60b9      	str	r1, [r7, #8]
 8000f6a:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t *)ptr, len, HAL_MAX_DELAY);
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	b29a      	uxth	r2, r3
 8000f70:	f04f 33ff 	mov.w	r3, #4294967295
 8000f74:	68b9      	ldr	r1, [r7, #8]
 8000f76:	4804      	ldr	r0, [pc, #16]	@ (8000f88 <_write+0x28>)
 8000f78:	f002 f830 	bl	8002fdc <HAL_UART_Transmit>
	return len;
 8000f7c:	687b      	ldr	r3, [r7, #4]
}
 8000f7e:	4618      	mov	r0, r3
 8000f80:	3710      	adds	r7, #16
 8000f82:	46bd      	mov	sp, r7
 8000f84:	bd80      	pop	{r7, pc}
 8000f86:	bf00      	nop
 8000f88:	200000dc 	.word	0x200000dc

08000f8c <I2C_Scan>:

void I2C_Scan(void)
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b082      	sub	sp, #8
 8000f90:	af00      	add	r7, sp, #0
    printf("Scanning I2C...\r\n");
 8000f92:	4812      	ldr	r0, [pc, #72]	@ (8000fdc <I2C_Scan+0x50>)
 8000f94:	f004 f878 	bl	8005088 <puts>

    for (uint8_t addr = 1; addr < 128; addr++)
 8000f98:	2301      	movs	r3, #1
 8000f9a:	71fb      	strb	r3, [r7, #7]
 8000f9c:	e013      	b.n	8000fc6 <I2C_Scan+0x3a>
    {
        if (HAL_I2C_IsDeviceReady(&hi2c1, addr << 1, 1, 10) == HAL_OK)
 8000f9e:	79fb      	ldrb	r3, [r7, #7]
 8000fa0:	b29b      	uxth	r3, r3
 8000fa2:	005b      	lsls	r3, r3, #1
 8000fa4:	b299      	uxth	r1, r3
 8000fa6:	230a      	movs	r3, #10
 8000fa8:	2201      	movs	r2, #1
 8000faa:	480d      	ldr	r0, [pc, #52]	@ (8000fe0 <I2C_Scan+0x54>)
 8000fac:	f000 ff90 	bl	8001ed0 <HAL_I2C_IsDeviceReady>
 8000fb0:	4603      	mov	r3, r0
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	d104      	bne.n	8000fc0 <I2C_Scan+0x34>
        {
            printf("Found device at 0x%02X\r\n", addr);
 8000fb6:	79fb      	ldrb	r3, [r7, #7]
 8000fb8:	4619      	mov	r1, r3
 8000fba:	480a      	ldr	r0, [pc, #40]	@ (8000fe4 <I2C_Scan+0x58>)
 8000fbc:	f003 fffc 	bl	8004fb8 <iprintf>
    for (uint8_t addr = 1; addr < 128; addr++)
 8000fc0:	79fb      	ldrb	r3, [r7, #7]
 8000fc2:	3301      	adds	r3, #1
 8000fc4:	71fb      	strb	r3, [r7, #7]
 8000fc6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	dae7      	bge.n	8000f9e <I2C_Scan+0x12>
        }
    }

    printf("Scan done.\r\n");
 8000fce:	4806      	ldr	r0, [pc, #24]	@ (8000fe8 <I2C_Scan+0x5c>)
 8000fd0:	f004 f85a 	bl	8005088 <puts>
}
 8000fd4:	bf00      	nop
 8000fd6:	3708      	adds	r7, #8
 8000fd8:	46bd      	mov	sp, r7
 8000fda:	bd80      	pop	{r7, pc}
 8000fdc:	08006c24 	.word	0x08006c24
 8000fe0:	20000084 	.word	0x20000084
 8000fe4:	08006c38 	.word	0x08006c38
 8000fe8:	08006c54 	.word	0x08006c54

08000fec <ssd1306_test>:

void ssd1306_test() {
 8000fec:	b580      	push	{r7, lr}
 8000fee:	af00      	add	r7, sp, #0
	ssd1306_TestAll();
 8000ff0:	f003 fec2 	bl	8004d78 <ssd1306_TestAll>
	HAL_Delay(150);
 8000ff4:	2096      	movs	r0, #150	@ 0x96
 8000ff6:	f000 fa85 	bl	8001504 <HAL_Delay>
}
 8000ffa:	bf00      	nop
 8000ffc:	bd80      	pop	{r7, pc}
	...

08001000 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001000:	b580      	push	{r7, lr}
 8001002:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001004:	f000 fa0c 	bl	8001420 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001008:	f000 f810 	bl	800102c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800100c:	f7ff fec4 	bl	8000d98 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001010:	f000 f96a 	bl	80012e8 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8001014:	f7ff ff2e 	bl	8000e74 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  I2C_Scan();
 8001018:	f7ff ffb8 	bl	8000f8c <I2C_Scan>
  printf("System Initialized Successfully...\r\n");
 800101c:	4802      	ldr	r0, [pc, #8]	@ (8001028 <main+0x28>)
 800101e:	f004 f833 	bl	8005088 <puts>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  ssd1306_test();
 8001022:	f7ff ffe3 	bl	8000fec <ssd1306_test>
 8001026:	e7fc      	b.n	8001022 <main+0x22>
 8001028:	08006c60 	.word	0x08006c60

0800102c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800102c:	b580      	push	{r7, lr}
 800102e:	b094      	sub	sp, #80	@ 0x50
 8001030:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001032:	f107 0320 	add.w	r3, r7, #32
 8001036:	2230      	movs	r2, #48	@ 0x30
 8001038:	2100      	movs	r1, #0
 800103a:	4618      	mov	r0, r3
 800103c:	f004 f954 	bl	80052e8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001040:	f107 030c 	add.w	r3, r7, #12
 8001044:	2200      	movs	r2, #0
 8001046:	601a      	str	r2, [r3, #0]
 8001048:	605a      	str	r2, [r3, #4]
 800104a:	609a      	str	r2, [r3, #8]
 800104c:	60da      	str	r2, [r3, #12]
 800104e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001050:	2300      	movs	r3, #0
 8001052:	60bb      	str	r3, [r7, #8]
 8001054:	4b27      	ldr	r3, [pc, #156]	@ (80010f4 <SystemClock_Config+0xc8>)
 8001056:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001058:	4a26      	ldr	r2, [pc, #152]	@ (80010f4 <SystemClock_Config+0xc8>)
 800105a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800105e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001060:	4b24      	ldr	r3, [pc, #144]	@ (80010f4 <SystemClock_Config+0xc8>)
 8001062:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001064:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001068:	60bb      	str	r3, [r7, #8]
 800106a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800106c:	2300      	movs	r3, #0
 800106e:	607b      	str	r3, [r7, #4]
 8001070:	4b21      	ldr	r3, [pc, #132]	@ (80010f8 <SystemClock_Config+0xcc>)
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	4a20      	ldr	r2, [pc, #128]	@ (80010f8 <SystemClock_Config+0xcc>)
 8001076:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800107a:	6013      	str	r3, [r2, #0]
 800107c:	4b1e      	ldr	r3, [pc, #120]	@ (80010f8 <SystemClock_Config+0xcc>)
 800107e:	681b      	ldr	r3, [r3, #0]
 8001080:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001084:	607b      	str	r3, [r7, #4]
 8001086:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001088:	2302      	movs	r3, #2
 800108a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800108c:	2301      	movs	r3, #1
 800108e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001090:	2310      	movs	r3, #16
 8001092:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001094:	2302      	movs	r3, #2
 8001096:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001098:	2300      	movs	r3, #0
 800109a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 800109c:	2308      	movs	r3, #8
 800109e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 80010a0:	2364      	movs	r3, #100	@ 0x64
 80010a2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80010a4:	2302      	movs	r3, #2
 80010a6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80010a8:	2304      	movs	r3, #4
 80010aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80010ac:	f107 0320 	add.w	r3, r7, #32
 80010b0:	4618      	mov	r0, r3
 80010b2:	f001 faab 	bl	800260c <HAL_RCC_OscConfig>
 80010b6:	4603      	mov	r3, r0
 80010b8:	2b00      	cmp	r3, #0
 80010ba:	d001      	beq.n	80010c0 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80010bc:	f000 f81e 	bl	80010fc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80010c0:	230f      	movs	r3, #15
 80010c2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80010c4:	2302      	movs	r3, #2
 80010c6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80010c8:	2300      	movs	r3, #0
 80010ca:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80010cc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80010d0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80010d2:	2300      	movs	r3, #0
 80010d4:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80010d6:	f107 030c 	add.w	r3, r7, #12
 80010da:	2103      	movs	r1, #3
 80010dc:	4618      	mov	r0, r3
 80010de:	f001 fd0d 	bl	8002afc <HAL_RCC_ClockConfig>
 80010e2:	4603      	mov	r3, r0
 80010e4:	2b00      	cmp	r3, #0
 80010e6:	d001      	beq.n	80010ec <SystemClock_Config+0xc0>
  {
    Error_Handler();
 80010e8:	f000 f808 	bl	80010fc <Error_Handler>
  }
}
 80010ec:	bf00      	nop
 80010ee:	3750      	adds	r7, #80	@ 0x50
 80010f0:	46bd      	mov	sp, r7
 80010f2:	bd80      	pop	{r7, pc}
 80010f4:	40023800 	.word	0x40023800
 80010f8:	40007000 	.word	0x40007000

080010fc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80010fc:	b480      	push	{r7}
 80010fe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001100:	b672      	cpsid	i
}
 8001102:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001104:	bf00      	nop
 8001106:	e7fd      	b.n	8001104 <Error_Handler+0x8>

08001108 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001108:	b580      	push	{r7, lr}
 800110a:	b082      	sub	sp, #8
 800110c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800110e:	2300      	movs	r3, #0
 8001110:	607b      	str	r3, [r7, #4]
 8001112:	4b10      	ldr	r3, [pc, #64]	@ (8001154 <HAL_MspInit+0x4c>)
 8001114:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001116:	4a0f      	ldr	r2, [pc, #60]	@ (8001154 <HAL_MspInit+0x4c>)
 8001118:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800111c:	6453      	str	r3, [r2, #68]	@ 0x44
 800111e:	4b0d      	ldr	r3, [pc, #52]	@ (8001154 <HAL_MspInit+0x4c>)
 8001120:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001122:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001126:	607b      	str	r3, [r7, #4]
 8001128:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800112a:	2300      	movs	r3, #0
 800112c:	603b      	str	r3, [r7, #0]
 800112e:	4b09      	ldr	r3, [pc, #36]	@ (8001154 <HAL_MspInit+0x4c>)
 8001130:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001132:	4a08      	ldr	r2, [pc, #32]	@ (8001154 <HAL_MspInit+0x4c>)
 8001134:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001138:	6413      	str	r3, [r2, #64]	@ 0x40
 800113a:	4b06      	ldr	r3, [pc, #24]	@ (8001154 <HAL_MspInit+0x4c>)
 800113c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800113e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001142:	603b      	str	r3, [r7, #0]
 8001144:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001146:	2007      	movs	r0, #7
 8001148:	f000 fab2 	bl	80016b0 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800114c:	bf00      	nop
 800114e:	3708      	adds	r7, #8
 8001150:	46bd      	mov	sp, r7
 8001152:	bd80      	pop	{r7, pc}
 8001154:	40023800 	.word	0x40023800

08001158 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001158:	b480      	push	{r7}
 800115a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800115c:	bf00      	nop
 800115e:	e7fd      	b.n	800115c <NMI_Handler+0x4>

08001160 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001160:	b480      	push	{r7}
 8001162:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001164:	bf00      	nop
 8001166:	e7fd      	b.n	8001164 <HardFault_Handler+0x4>

08001168 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001168:	b480      	push	{r7}
 800116a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800116c:	bf00      	nop
 800116e:	e7fd      	b.n	800116c <MemManage_Handler+0x4>

08001170 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001170:	b480      	push	{r7}
 8001172:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001174:	bf00      	nop
 8001176:	e7fd      	b.n	8001174 <BusFault_Handler+0x4>

08001178 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001178:	b480      	push	{r7}
 800117a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800117c:	bf00      	nop
 800117e:	e7fd      	b.n	800117c <UsageFault_Handler+0x4>

08001180 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001180:	b480      	push	{r7}
 8001182:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001184:	bf00      	nop
 8001186:	46bd      	mov	sp, r7
 8001188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800118c:	4770      	bx	lr

0800118e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800118e:	b480      	push	{r7}
 8001190:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001192:	bf00      	nop
 8001194:	46bd      	mov	sp, r7
 8001196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800119a:	4770      	bx	lr

0800119c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800119c:	b480      	push	{r7}
 800119e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80011a0:	bf00      	nop
 80011a2:	46bd      	mov	sp, r7
 80011a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a8:	4770      	bx	lr

080011aa <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80011aa:	b580      	push	{r7, lr}
 80011ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80011ae:	f000 f989 	bl	80014c4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80011b2:	bf00      	nop
 80011b4:	bd80      	pop	{r7, pc}

080011b6 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80011b6:	b580      	push	{r7, lr}
 80011b8:	b086      	sub	sp, #24
 80011ba:	af00      	add	r7, sp, #0
 80011bc:	60f8      	str	r0, [r7, #12]
 80011be:	60b9      	str	r1, [r7, #8]
 80011c0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80011c2:	2300      	movs	r3, #0
 80011c4:	617b      	str	r3, [r7, #20]
 80011c6:	e00a      	b.n	80011de <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80011c8:	f3af 8000 	nop.w
 80011cc:	4601      	mov	r1, r0
 80011ce:	68bb      	ldr	r3, [r7, #8]
 80011d0:	1c5a      	adds	r2, r3, #1
 80011d2:	60ba      	str	r2, [r7, #8]
 80011d4:	b2ca      	uxtb	r2, r1
 80011d6:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80011d8:	697b      	ldr	r3, [r7, #20]
 80011da:	3301      	adds	r3, #1
 80011dc:	617b      	str	r3, [r7, #20]
 80011de:	697a      	ldr	r2, [r7, #20]
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	429a      	cmp	r2, r3
 80011e4:	dbf0      	blt.n	80011c8 <_read+0x12>
  }

  return len;
 80011e6:	687b      	ldr	r3, [r7, #4]
}
 80011e8:	4618      	mov	r0, r3
 80011ea:	3718      	adds	r7, #24
 80011ec:	46bd      	mov	sp, r7
 80011ee:	bd80      	pop	{r7, pc}

080011f0 <_close>:
  }
  return len;
}

int _close(int file)
{
 80011f0:	b480      	push	{r7}
 80011f2:	b083      	sub	sp, #12
 80011f4:	af00      	add	r7, sp, #0
 80011f6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80011f8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80011fc:	4618      	mov	r0, r3
 80011fe:	370c      	adds	r7, #12
 8001200:	46bd      	mov	sp, r7
 8001202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001206:	4770      	bx	lr

08001208 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001208:	b480      	push	{r7}
 800120a:	b083      	sub	sp, #12
 800120c:	af00      	add	r7, sp, #0
 800120e:	6078      	str	r0, [r7, #4]
 8001210:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001212:	683b      	ldr	r3, [r7, #0]
 8001214:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001218:	605a      	str	r2, [r3, #4]
  return 0;
 800121a:	2300      	movs	r3, #0
}
 800121c:	4618      	mov	r0, r3
 800121e:	370c      	adds	r7, #12
 8001220:	46bd      	mov	sp, r7
 8001222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001226:	4770      	bx	lr

08001228 <_isatty>:

int _isatty(int file)
{
 8001228:	b480      	push	{r7}
 800122a:	b083      	sub	sp, #12
 800122c:	af00      	add	r7, sp, #0
 800122e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001230:	2301      	movs	r3, #1
}
 8001232:	4618      	mov	r0, r3
 8001234:	370c      	adds	r7, #12
 8001236:	46bd      	mov	sp, r7
 8001238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800123c:	4770      	bx	lr

0800123e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800123e:	b480      	push	{r7}
 8001240:	b085      	sub	sp, #20
 8001242:	af00      	add	r7, sp, #0
 8001244:	60f8      	str	r0, [r7, #12]
 8001246:	60b9      	str	r1, [r7, #8]
 8001248:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800124a:	2300      	movs	r3, #0
}
 800124c:	4618      	mov	r0, r3
 800124e:	3714      	adds	r7, #20
 8001250:	46bd      	mov	sp, r7
 8001252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001256:	4770      	bx	lr

08001258 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001258:	b580      	push	{r7, lr}
 800125a:	b086      	sub	sp, #24
 800125c:	af00      	add	r7, sp, #0
 800125e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001260:	4a14      	ldr	r2, [pc, #80]	@ (80012b4 <_sbrk+0x5c>)
 8001262:	4b15      	ldr	r3, [pc, #84]	@ (80012b8 <_sbrk+0x60>)
 8001264:	1ad3      	subs	r3, r2, r3
 8001266:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001268:	697b      	ldr	r3, [r7, #20]
 800126a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800126c:	4b13      	ldr	r3, [pc, #76]	@ (80012bc <_sbrk+0x64>)
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	2b00      	cmp	r3, #0
 8001272:	d102      	bne.n	800127a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001274:	4b11      	ldr	r3, [pc, #68]	@ (80012bc <_sbrk+0x64>)
 8001276:	4a12      	ldr	r2, [pc, #72]	@ (80012c0 <_sbrk+0x68>)
 8001278:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800127a:	4b10      	ldr	r3, [pc, #64]	@ (80012bc <_sbrk+0x64>)
 800127c:	681a      	ldr	r2, [r3, #0]
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	4413      	add	r3, r2
 8001282:	693a      	ldr	r2, [r7, #16]
 8001284:	429a      	cmp	r2, r3
 8001286:	d207      	bcs.n	8001298 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001288:	f004 f87c 	bl	8005384 <__errno>
 800128c:	4603      	mov	r3, r0
 800128e:	220c      	movs	r2, #12
 8001290:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001292:	f04f 33ff 	mov.w	r3, #4294967295
 8001296:	e009      	b.n	80012ac <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001298:	4b08      	ldr	r3, [pc, #32]	@ (80012bc <_sbrk+0x64>)
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800129e:	4b07      	ldr	r3, [pc, #28]	@ (80012bc <_sbrk+0x64>)
 80012a0:	681a      	ldr	r2, [r3, #0]
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	4413      	add	r3, r2
 80012a6:	4a05      	ldr	r2, [pc, #20]	@ (80012bc <_sbrk+0x64>)
 80012a8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80012aa:	68fb      	ldr	r3, [r7, #12]
}
 80012ac:	4618      	mov	r0, r3
 80012ae:	3718      	adds	r7, #24
 80012b0:	46bd      	mov	sp, r7
 80012b2:	bd80      	pop	{r7, pc}
 80012b4:	20020000 	.word	0x20020000
 80012b8:	00000400 	.word	0x00000400
 80012bc:	200000d8 	.word	0x200000d8
 80012c0:	20000680 	.word	0x20000680

080012c4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80012c4:	b480      	push	{r7}
 80012c6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80012c8:	4b06      	ldr	r3, [pc, #24]	@ (80012e4 <SystemInit+0x20>)
 80012ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80012ce:	4a05      	ldr	r2, [pc, #20]	@ (80012e4 <SystemInit+0x20>)
 80012d0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80012d4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80012d8:	bf00      	nop
 80012da:	46bd      	mov	sp, r7
 80012dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e0:	4770      	bx	lr
 80012e2:	bf00      	nop
 80012e4:	e000ed00 	.word	0xe000ed00

080012e8 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80012e8:	b580      	push	{r7, lr}
 80012ea:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80012ec:	4b11      	ldr	r3, [pc, #68]	@ (8001334 <MX_USART2_UART_Init+0x4c>)
 80012ee:	4a12      	ldr	r2, [pc, #72]	@ (8001338 <MX_USART2_UART_Init+0x50>)
 80012f0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80012f2:	4b10      	ldr	r3, [pc, #64]	@ (8001334 <MX_USART2_UART_Init+0x4c>)
 80012f4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80012f8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80012fa:	4b0e      	ldr	r3, [pc, #56]	@ (8001334 <MX_USART2_UART_Init+0x4c>)
 80012fc:	2200      	movs	r2, #0
 80012fe:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001300:	4b0c      	ldr	r3, [pc, #48]	@ (8001334 <MX_USART2_UART_Init+0x4c>)
 8001302:	2200      	movs	r2, #0
 8001304:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001306:	4b0b      	ldr	r3, [pc, #44]	@ (8001334 <MX_USART2_UART_Init+0x4c>)
 8001308:	2200      	movs	r2, #0
 800130a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800130c:	4b09      	ldr	r3, [pc, #36]	@ (8001334 <MX_USART2_UART_Init+0x4c>)
 800130e:	220c      	movs	r2, #12
 8001310:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001312:	4b08      	ldr	r3, [pc, #32]	@ (8001334 <MX_USART2_UART_Init+0x4c>)
 8001314:	2200      	movs	r2, #0
 8001316:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001318:	4b06      	ldr	r3, [pc, #24]	@ (8001334 <MX_USART2_UART_Init+0x4c>)
 800131a:	2200      	movs	r2, #0
 800131c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800131e:	4805      	ldr	r0, [pc, #20]	@ (8001334 <MX_USART2_UART_Init+0x4c>)
 8001320:	f001 fe0c 	bl	8002f3c <HAL_UART_Init>
 8001324:	4603      	mov	r3, r0
 8001326:	2b00      	cmp	r3, #0
 8001328:	d001      	beq.n	800132e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800132a:	f7ff fee7 	bl	80010fc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800132e:	bf00      	nop
 8001330:	bd80      	pop	{r7, pc}
 8001332:	bf00      	nop
 8001334:	200000dc 	.word	0x200000dc
 8001338:	40004400 	.word	0x40004400

0800133c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800133c:	b580      	push	{r7, lr}
 800133e:	b08a      	sub	sp, #40	@ 0x28
 8001340:	af00      	add	r7, sp, #0
 8001342:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001344:	f107 0314 	add.w	r3, r7, #20
 8001348:	2200      	movs	r2, #0
 800134a:	601a      	str	r2, [r3, #0]
 800134c:	605a      	str	r2, [r3, #4]
 800134e:	609a      	str	r2, [r3, #8]
 8001350:	60da      	str	r2, [r3, #12]
 8001352:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	4a19      	ldr	r2, [pc, #100]	@ (80013c0 <HAL_UART_MspInit+0x84>)
 800135a:	4293      	cmp	r3, r2
 800135c:	d12b      	bne.n	80013b6 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800135e:	2300      	movs	r3, #0
 8001360:	613b      	str	r3, [r7, #16]
 8001362:	4b18      	ldr	r3, [pc, #96]	@ (80013c4 <HAL_UART_MspInit+0x88>)
 8001364:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001366:	4a17      	ldr	r2, [pc, #92]	@ (80013c4 <HAL_UART_MspInit+0x88>)
 8001368:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800136c:	6413      	str	r3, [r2, #64]	@ 0x40
 800136e:	4b15      	ldr	r3, [pc, #84]	@ (80013c4 <HAL_UART_MspInit+0x88>)
 8001370:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001372:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001376:	613b      	str	r3, [r7, #16]
 8001378:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800137a:	2300      	movs	r3, #0
 800137c:	60fb      	str	r3, [r7, #12]
 800137e:	4b11      	ldr	r3, [pc, #68]	@ (80013c4 <HAL_UART_MspInit+0x88>)
 8001380:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001382:	4a10      	ldr	r2, [pc, #64]	@ (80013c4 <HAL_UART_MspInit+0x88>)
 8001384:	f043 0301 	orr.w	r3, r3, #1
 8001388:	6313      	str	r3, [r2, #48]	@ 0x30
 800138a:	4b0e      	ldr	r3, [pc, #56]	@ (80013c4 <HAL_UART_MspInit+0x88>)
 800138c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800138e:	f003 0301 	and.w	r3, r3, #1
 8001392:	60fb      	str	r3, [r7, #12]
 8001394:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001396:	230c      	movs	r3, #12
 8001398:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800139a:	2302      	movs	r3, #2
 800139c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800139e:	2300      	movs	r3, #0
 80013a0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013a2:	2303      	movs	r3, #3
 80013a4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80013a6:	2307      	movs	r3, #7
 80013a8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013aa:	f107 0314 	add.w	r3, r7, #20
 80013ae:	4619      	mov	r1, r3
 80013b0:	4805      	ldr	r0, [pc, #20]	@ (80013c8 <HAL_UART_MspInit+0x8c>)
 80013b2:	f000 f9b1 	bl	8001718 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80013b6:	bf00      	nop
 80013b8:	3728      	adds	r7, #40	@ 0x28
 80013ba:	46bd      	mov	sp, r7
 80013bc:	bd80      	pop	{r7, pc}
 80013be:	bf00      	nop
 80013c0:	40004400 	.word	0x40004400
 80013c4:	40023800 	.word	0x40023800
 80013c8:	40020000 	.word	0x40020000

080013cc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80013cc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001404 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80013d0:	f7ff ff78 	bl	80012c4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80013d4:	480c      	ldr	r0, [pc, #48]	@ (8001408 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80013d6:	490d      	ldr	r1, [pc, #52]	@ (800140c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80013d8:	4a0d      	ldr	r2, [pc, #52]	@ (8001410 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80013da:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80013dc:	e002      	b.n	80013e4 <LoopCopyDataInit>

080013de <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80013de:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80013e0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80013e2:	3304      	adds	r3, #4

080013e4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80013e4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80013e6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80013e8:	d3f9      	bcc.n	80013de <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80013ea:	4a0a      	ldr	r2, [pc, #40]	@ (8001414 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80013ec:	4c0a      	ldr	r4, [pc, #40]	@ (8001418 <LoopFillZerobss+0x22>)
  movs r3, #0
 80013ee:	2300      	movs	r3, #0
  b LoopFillZerobss
 80013f0:	e001      	b.n	80013f6 <LoopFillZerobss>

080013f2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80013f2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80013f4:	3204      	adds	r2, #4

080013f6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80013f6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80013f8:	d3fb      	bcc.n	80013f2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80013fa:	f003 ffc9 	bl	8005390 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80013fe:	f7ff fdff 	bl	8001000 <main>
  bx  lr    
 8001402:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001404:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001408:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800140c:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8001410:	0800b780 	.word	0x0800b780
  ldr r2, =_sbss
 8001414:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8001418:	2000067c 	.word	0x2000067c

0800141c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800141c:	e7fe      	b.n	800141c <ADC_IRQHandler>
	...

08001420 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001420:	b580      	push	{r7, lr}
 8001422:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001424:	4b0e      	ldr	r3, [pc, #56]	@ (8001460 <HAL_Init+0x40>)
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	4a0d      	ldr	r2, [pc, #52]	@ (8001460 <HAL_Init+0x40>)
 800142a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800142e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001430:	4b0b      	ldr	r3, [pc, #44]	@ (8001460 <HAL_Init+0x40>)
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	4a0a      	ldr	r2, [pc, #40]	@ (8001460 <HAL_Init+0x40>)
 8001436:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800143a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800143c:	4b08      	ldr	r3, [pc, #32]	@ (8001460 <HAL_Init+0x40>)
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	4a07      	ldr	r2, [pc, #28]	@ (8001460 <HAL_Init+0x40>)
 8001442:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001446:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001448:	2003      	movs	r0, #3
 800144a:	f000 f931 	bl	80016b0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800144e:	2000      	movs	r0, #0
 8001450:	f000 f808 	bl	8001464 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001454:	f7ff fe58 	bl	8001108 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001458:	2300      	movs	r3, #0
}
 800145a:	4618      	mov	r0, r3
 800145c:	bd80      	pop	{r7, pc}
 800145e:	bf00      	nop
 8001460:	40023c00 	.word	0x40023c00

08001464 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001464:	b580      	push	{r7, lr}
 8001466:	b082      	sub	sp, #8
 8001468:	af00      	add	r7, sp, #0
 800146a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800146c:	4b12      	ldr	r3, [pc, #72]	@ (80014b8 <HAL_InitTick+0x54>)
 800146e:	681a      	ldr	r2, [r3, #0]
 8001470:	4b12      	ldr	r3, [pc, #72]	@ (80014bc <HAL_InitTick+0x58>)
 8001472:	781b      	ldrb	r3, [r3, #0]
 8001474:	4619      	mov	r1, r3
 8001476:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800147a:	fbb3 f3f1 	udiv	r3, r3, r1
 800147e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001482:	4618      	mov	r0, r3
 8001484:	f000 f93b 	bl	80016fe <HAL_SYSTICK_Config>
 8001488:	4603      	mov	r3, r0
 800148a:	2b00      	cmp	r3, #0
 800148c:	d001      	beq.n	8001492 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800148e:	2301      	movs	r3, #1
 8001490:	e00e      	b.n	80014b0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	2b0f      	cmp	r3, #15
 8001496:	d80a      	bhi.n	80014ae <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001498:	2200      	movs	r2, #0
 800149a:	6879      	ldr	r1, [r7, #4]
 800149c:	f04f 30ff 	mov.w	r0, #4294967295
 80014a0:	f000 f911 	bl	80016c6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80014a4:	4a06      	ldr	r2, [pc, #24]	@ (80014c0 <HAL_InitTick+0x5c>)
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80014aa:	2300      	movs	r3, #0
 80014ac:	e000      	b.n	80014b0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80014ae:	2301      	movs	r3, #1
}
 80014b0:	4618      	mov	r0, r3
 80014b2:	3708      	adds	r7, #8
 80014b4:	46bd      	mov	sp, r7
 80014b6:	bd80      	pop	{r7, pc}
 80014b8:	20000000 	.word	0x20000000
 80014bc:	20000008 	.word	0x20000008
 80014c0:	20000004 	.word	0x20000004

080014c4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80014c4:	b480      	push	{r7}
 80014c6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80014c8:	4b06      	ldr	r3, [pc, #24]	@ (80014e4 <HAL_IncTick+0x20>)
 80014ca:	781b      	ldrb	r3, [r3, #0]
 80014cc:	461a      	mov	r2, r3
 80014ce:	4b06      	ldr	r3, [pc, #24]	@ (80014e8 <HAL_IncTick+0x24>)
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	4413      	add	r3, r2
 80014d4:	4a04      	ldr	r2, [pc, #16]	@ (80014e8 <HAL_IncTick+0x24>)
 80014d6:	6013      	str	r3, [r2, #0]
}
 80014d8:	bf00      	nop
 80014da:	46bd      	mov	sp, r7
 80014dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e0:	4770      	bx	lr
 80014e2:	bf00      	nop
 80014e4:	20000008 	.word	0x20000008
 80014e8:	20000124 	.word	0x20000124

080014ec <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80014ec:	b480      	push	{r7}
 80014ee:	af00      	add	r7, sp, #0
  return uwTick;
 80014f0:	4b03      	ldr	r3, [pc, #12]	@ (8001500 <HAL_GetTick+0x14>)
 80014f2:	681b      	ldr	r3, [r3, #0]
}
 80014f4:	4618      	mov	r0, r3
 80014f6:	46bd      	mov	sp, r7
 80014f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014fc:	4770      	bx	lr
 80014fe:	bf00      	nop
 8001500:	20000124 	.word	0x20000124

08001504 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001504:	b580      	push	{r7, lr}
 8001506:	b084      	sub	sp, #16
 8001508:	af00      	add	r7, sp, #0
 800150a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800150c:	f7ff ffee 	bl	80014ec <HAL_GetTick>
 8001510:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001516:	68fb      	ldr	r3, [r7, #12]
 8001518:	f1b3 3fff 	cmp.w	r3, #4294967295
 800151c:	d005      	beq.n	800152a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800151e:	4b0a      	ldr	r3, [pc, #40]	@ (8001548 <HAL_Delay+0x44>)
 8001520:	781b      	ldrb	r3, [r3, #0]
 8001522:	461a      	mov	r2, r3
 8001524:	68fb      	ldr	r3, [r7, #12]
 8001526:	4413      	add	r3, r2
 8001528:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800152a:	bf00      	nop
 800152c:	f7ff ffde 	bl	80014ec <HAL_GetTick>
 8001530:	4602      	mov	r2, r0
 8001532:	68bb      	ldr	r3, [r7, #8]
 8001534:	1ad3      	subs	r3, r2, r3
 8001536:	68fa      	ldr	r2, [r7, #12]
 8001538:	429a      	cmp	r2, r3
 800153a:	d8f7      	bhi.n	800152c <HAL_Delay+0x28>
  {
  }
}
 800153c:	bf00      	nop
 800153e:	bf00      	nop
 8001540:	3710      	adds	r7, #16
 8001542:	46bd      	mov	sp, r7
 8001544:	bd80      	pop	{r7, pc}
 8001546:	bf00      	nop
 8001548:	20000008 	.word	0x20000008

0800154c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800154c:	b480      	push	{r7}
 800154e:	b085      	sub	sp, #20
 8001550:	af00      	add	r7, sp, #0
 8001552:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	f003 0307 	and.w	r3, r3, #7
 800155a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800155c:	4b0c      	ldr	r3, [pc, #48]	@ (8001590 <__NVIC_SetPriorityGrouping+0x44>)
 800155e:	68db      	ldr	r3, [r3, #12]
 8001560:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001562:	68ba      	ldr	r2, [r7, #8]
 8001564:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001568:	4013      	ands	r3, r2
 800156a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800156c:	68fb      	ldr	r3, [r7, #12]
 800156e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001570:	68bb      	ldr	r3, [r7, #8]
 8001572:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001574:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001578:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800157c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800157e:	4a04      	ldr	r2, [pc, #16]	@ (8001590 <__NVIC_SetPriorityGrouping+0x44>)
 8001580:	68bb      	ldr	r3, [r7, #8]
 8001582:	60d3      	str	r3, [r2, #12]
}
 8001584:	bf00      	nop
 8001586:	3714      	adds	r7, #20
 8001588:	46bd      	mov	sp, r7
 800158a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800158e:	4770      	bx	lr
 8001590:	e000ed00 	.word	0xe000ed00

08001594 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001594:	b480      	push	{r7}
 8001596:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001598:	4b04      	ldr	r3, [pc, #16]	@ (80015ac <__NVIC_GetPriorityGrouping+0x18>)
 800159a:	68db      	ldr	r3, [r3, #12]
 800159c:	0a1b      	lsrs	r3, r3, #8
 800159e:	f003 0307 	and.w	r3, r3, #7
}
 80015a2:	4618      	mov	r0, r3
 80015a4:	46bd      	mov	sp, r7
 80015a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015aa:	4770      	bx	lr
 80015ac:	e000ed00 	.word	0xe000ed00

080015b0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80015b0:	b480      	push	{r7}
 80015b2:	b083      	sub	sp, #12
 80015b4:	af00      	add	r7, sp, #0
 80015b6:	4603      	mov	r3, r0
 80015b8:	6039      	str	r1, [r7, #0]
 80015ba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80015bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	db0a      	blt.n	80015da <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015c4:	683b      	ldr	r3, [r7, #0]
 80015c6:	b2da      	uxtb	r2, r3
 80015c8:	490c      	ldr	r1, [pc, #48]	@ (80015fc <__NVIC_SetPriority+0x4c>)
 80015ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015ce:	0112      	lsls	r2, r2, #4
 80015d0:	b2d2      	uxtb	r2, r2
 80015d2:	440b      	add	r3, r1
 80015d4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80015d8:	e00a      	b.n	80015f0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015da:	683b      	ldr	r3, [r7, #0]
 80015dc:	b2da      	uxtb	r2, r3
 80015de:	4908      	ldr	r1, [pc, #32]	@ (8001600 <__NVIC_SetPriority+0x50>)
 80015e0:	79fb      	ldrb	r3, [r7, #7]
 80015e2:	f003 030f 	and.w	r3, r3, #15
 80015e6:	3b04      	subs	r3, #4
 80015e8:	0112      	lsls	r2, r2, #4
 80015ea:	b2d2      	uxtb	r2, r2
 80015ec:	440b      	add	r3, r1
 80015ee:	761a      	strb	r2, [r3, #24]
}
 80015f0:	bf00      	nop
 80015f2:	370c      	adds	r7, #12
 80015f4:	46bd      	mov	sp, r7
 80015f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015fa:	4770      	bx	lr
 80015fc:	e000e100 	.word	0xe000e100
 8001600:	e000ed00 	.word	0xe000ed00

08001604 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001604:	b480      	push	{r7}
 8001606:	b089      	sub	sp, #36	@ 0x24
 8001608:	af00      	add	r7, sp, #0
 800160a:	60f8      	str	r0, [r7, #12]
 800160c:	60b9      	str	r1, [r7, #8]
 800160e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001610:	68fb      	ldr	r3, [r7, #12]
 8001612:	f003 0307 	and.w	r3, r3, #7
 8001616:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001618:	69fb      	ldr	r3, [r7, #28]
 800161a:	f1c3 0307 	rsb	r3, r3, #7
 800161e:	2b04      	cmp	r3, #4
 8001620:	bf28      	it	cs
 8001622:	2304      	movcs	r3, #4
 8001624:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001626:	69fb      	ldr	r3, [r7, #28]
 8001628:	3304      	adds	r3, #4
 800162a:	2b06      	cmp	r3, #6
 800162c:	d902      	bls.n	8001634 <NVIC_EncodePriority+0x30>
 800162e:	69fb      	ldr	r3, [r7, #28]
 8001630:	3b03      	subs	r3, #3
 8001632:	e000      	b.n	8001636 <NVIC_EncodePriority+0x32>
 8001634:	2300      	movs	r3, #0
 8001636:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001638:	f04f 32ff 	mov.w	r2, #4294967295
 800163c:	69bb      	ldr	r3, [r7, #24]
 800163e:	fa02 f303 	lsl.w	r3, r2, r3
 8001642:	43da      	mvns	r2, r3
 8001644:	68bb      	ldr	r3, [r7, #8]
 8001646:	401a      	ands	r2, r3
 8001648:	697b      	ldr	r3, [r7, #20]
 800164a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800164c:	f04f 31ff 	mov.w	r1, #4294967295
 8001650:	697b      	ldr	r3, [r7, #20]
 8001652:	fa01 f303 	lsl.w	r3, r1, r3
 8001656:	43d9      	mvns	r1, r3
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800165c:	4313      	orrs	r3, r2
         );
}
 800165e:	4618      	mov	r0, r3
 8001660:	3724      	adds	r7, #36	@ 0x24
 8001662:	46bd      	mov	sp, r7
 8001664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001668:	4770      	bx	lr
	...

0800166c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800166c:	b580      	push	{r7, lr}
 800166e:	b082      	sub	sp, #8
 8001670:	af00      	add	r7, sp, #0
 8001672:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	3b01      	subs	r3, #1
 8001678:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800167c:	d301      	bcc.n	8001682 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800167e:	2301      	movs	r3, #1
 8001680:	e00f      	b.n	80016a2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001682:	4a0a      	ldr	r2, [pc, #40]	@ (80016ac <SysTick_Config+0x40>)
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	3b01      	subs	r3, #1
 8001688:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800168a:	210f      	movs	r1, #15
 800168c:	f04f 30ff 	mov.w	r0, #4294967295
 8001690:	f7ff ff8e 	bl	80015b0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001694:	4b05      	ldr	r3, [pc, #20]	@ (80016ac <SysTick_Config+0x40>)
 8001696:	2200      	movs	r2, #0
 8001698:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800169a:	4b04      	ldr	r3, [pc, #16]	@ (80016ac <SysTick_Config+0x40>)
 800169c:	2207      	movs	r2, #7
 800169e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80016a0:	2300      	movs	r3, #0
}
 80016a2:	4618      	mov	r0, r3
 80016a4:	3708      	adds	r7, #8
 80016a6:	46bd      	mov	sp, r7
 80016a8:	bd80      	pop	{r7, pc}
 80016aa:	bf00      	nop
 80016ac:	e000e010 	.word	0xe000e010

080016b0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80016b0:	b580      	push	{r7, lr}
 80016b2:	b082      	sub	sp, #8
 80016b4:	af00      	add	r7, sp, #0
 80016b6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80016b8:	6878      	ldr	r0, [r7, #4]
 80016ba:	f7ff ff47 	bl	800154c <__NVIC_SetPriorityGrouping>
}
 80016be:	bf00      	nop
 80016c0:	3708      	adds	r7, #8
 80016c2:	46bd      	mov	sp, r7
 80016c4:	bd80      	pop	{r7, pc}

080016c6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80016c6:	b580      	push	{r7, lr}
 80016c8:	b086      	sub	sp, #24
 80016ca:	af00      	add	r7, sp, #0
 80016cc:	4603      	mov	r3, r0
 80016ce:	60b9      	str	r1, [r7, #8]
 80016d0:	607a      	str	r2, [r7, #4]
 80016d2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80016d4:	2300      	movs	r3, #0
 80016d6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80016d8:	f7ff ff5c 	bl	8001594 <__NVIC_GetPriorityGrouping>
 80016dc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80016de:	687a      	ldr	r2, [r7, #4]
 80016e0:	68b9      	ldr	r1, [r7, #8]
 80016e2:	6978      	ldr	r0, [r7, #20]
 80016e4:	f7ff ff8e 	bl	8001604 <NVIC_EncodePriority>
 80016e8:	4602      	mov	r2, r0
 80016ea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80016ee:	4611      	mov	r1, r2
 80016f0:	4618      	mov	r0, r3
 80016f2:	f7ff ff5d 	bl	80015b0 <__NVIC_SetPriority>
}
 80016f6:	bf00      	nop
 80016f8:	3718      	adds	r7, #24
 80016fa:	46bd      	mov	sp, r7
 80016fc:	bd80      	pop	{r7, pc}

080016fe <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80016fe:	b580      	push	{r7, lr}
 8001700:	b082      	sub	sp, #8
 8001702:	af00      	add	r7, sp, #0
 8001704:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001706:	6878      	ldr	r0, [r7, #4]
 8001708:	f7ff ffb0 	bl	800166c <SysTick_Config>
 800170c:	4603      	mov	r3, r0
}
 800170e:	4618      	mov	r0, r3
 8001710:	3708      	adds	r7, #8
 8001712:	46bd      	mov	sp, r7
 8001714:	bd80      	pop	{r7, pc}
	...

08001718 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001718:	b480      	push	{r7}
 800171a:	b089      	sub	sp, #36	@ 0x24
 800171c:	af00      	add	r7, sp, #0
 800171e:	6078      	str	r0, [r7, #4]
 8001720:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001722:	2300      	movs	r3, #0
 8001724:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001726:	2300      	movs	r3, #0
 8001728:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800172a:	2300      	movs	r3, #0
 800172c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800172e:	2300      	movs	r3, #0
 8001730:	61fb      	str	r3, [r7, #28]
 8001732:	e159      	b.n	80019e8 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001734:	2201      	movs	r2, #1
 8001736:	69fb      	ldr	r3, [r7, #28]
 8001738:	fa02 f303 	lsl.w	r3, r2, r3
 800173c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800173e:	683b      	ldr	r3, [r7, #0]
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	697a      	ldr	r2, [r7, #20]
 8001744:	4013      	ands	r3, r2
 8001746:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001748:	693a      	ldr	r2, [r7, #16]
 800174a:	697b      	ldr	r3, [r7, #20]
 800174c:	429a      	cmp	r2, r3
 800174e:	f040 8148 	bne.w	80019e2 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001752:	683b      	ldr	r3, [r7, #0]
 8001754:	685b      	ldr	r3, [r3, #4]
 8001756:	f003 0303 	and.w	r3, r3, #3
 800175a:	2b01      	cmp	r3, #1
 800175c:	d005      	beq.n	800176a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800175e:	683b      	ldr	r3, [r7, #0]
 8001760:	685b      	ldr	r3, [r3, #4]
 8001762:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001766:	2b02      	cmp	r3, #2
 8001768:	d130      	bne.n	80017cc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	689b      	ldr	r3, [r3, #8]
 800176e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001770:	69fb      	ldr	r3, [r7, #28]
 8001772:	005b      	lsls	r3, r3, #1
 8001774:	2203      	movs	r2, #3
 8001776:	fa02 f303 	lsl.w	r3, r2, r3
 800177a:	43db      	mvns	r3, r3
 800177c:	69ba      	ldr	r2, [r7, #24]
 800177e:	4013      	ands	r3, r2
 8001780:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001782:	683b      	ldr	r3, [r7, #0]
 8001784:	68da      	ldr	r2, [r3, #12]
 8001786:	69fb      	ldr	r3, [r7, #28]
 8001788:	005b      	lsls	r3, r3, #1
 800178a:	fa02 f303 	lsl.w	r3, r2, r3
 800178e:	69ba      	ldr	r2, [r7, #24]
 8001790:	4313      	orrs	r3, r2
 8001792:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	69ba      	ldr	r2, [r7, #24]
 8001798:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	685b      	ldr	r3, [r3, #4]
 800179e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80017a0:	2201      	movs	r2, #1
 80017a2:	69fb      	ldr	r3, [r7, #28]
 80017a4:	fa02 f303 	lsl.w	r3, r2, r3
 80017a8:	43db      	mvns	r3, r3
 80017aa:	69ba      	ldr	r2, [r7, #24]
 80017ac:	4013      	ands	r3, r2
 80017ae:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80017b0:	683b      	ldr	r3, [r7, #0]
 80017b2:	685b      	ldr	r3, [r3, #4]
 80017b4:	091b      	lsrs	r3, r3, #4
 80017b6:	f003 0201 	and.w	r2, r3, #1
 80017ba:	69fb      	ldr	r3, [r7, #28]
 80017bc:	fa02 f303 	lsl.w	r3, r2, r3
 80017c0:	69ba      	ldr	r2, [r7, #24]
 80017c2:	4313      	orrs	r3, r2
 80017c4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	69ba      	ldr	r2, [r7, #24]
 80017ca:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80017cc:	683b      	ldr	r3, [r7, #0]
 80017ce:	685b      	ldr	r3, [r3, #4]
 80017d0:	f003 0303 	and.w	r3, r3, #3
 80017d4:	2b03      	cmp	r3, #3
 80017d6:	d017      	beq.n	8001808 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	68db      	ldr	r3, [r3, #12]
 80017dc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80017de:	69fb      	ldr	r3, [r7, #28]
 80017e0:	005b      	lsls	r3, r3, #1
 80017e2:	2203      	movs	r2, #3
 80017e4:	fa02 f303 	lsl.w	r3, r2, r3
 80017e8:	43db      	mvns	r3, r3
 80017ea:	69ba      	ldr	r2, [r7, #24]
 80017ec:	4013      	ands	r3, r2
 80017ee:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80017f0:	683b      	ldr	r3, [r7, #0]
 80017f2:	689a      	ldr	r2, [r3, #8]
 80017f4:	69fb      	ldr	r3, [r7, #28]
 80017f6:	005b      	lsls	r3, r3, #1
 80017f8:	fa02 f303 	lsl.w	r3, r2, r3
 80017fc:	69ba      	ldr	r2, [r7, #24]
 80017fe:	4313      	orrs	r3, r2
 8001800:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	69ba      	ldr	r2, [r7, #24]
 8001806:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001808:	683b      	ldr	r3, [r7, #0]
 800180a:	685b      	ldr	r3, [r3, #4]
 800180c:	f003 0303 	and.w	r3, r3, #3
 8001810:	2b02      	cmp	r3, #2
 8001812:	d123      	bne.n	800185c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001814:	69fb      	ldr	r3, [r7, #28]
 8001816:	08da      	lsrs	r2, r3, #3
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	3208      	adds	r2, #8
 800181c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001820:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001822:	69fb      	ldr	r3, [r7, #28]
 8001824:	f003 0307 	and.w	r3, r3, #7
 8001828:	009b      	lsls	r3, r3, #2
 800182a:	220f      	movs	r2, #15
 800182c:	fa02 f303 	lsl.w	r3, r2, r3
 8001830:	43db      	mvns	r3, r3
 8001832:	69ba      	ldr	r2, [r7, #24]
 8001834:	4013      	ands	r3, r2
 8001836:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001838:	683b      	ldr	r3, [r7, #0]
 800183a:	691a      	ldr	r2, [r3, #16]
 800183c:	69fb      	ldr	r3, [r7, #28]
 800183e:	f003 0307 	and.w	r3, r3, #7
 8001842:	009b      	lsls	r3, r3, #2
 8001844:	fa02 f303 	lsl.w	r3, r2, r3
 8001848:	69ba      	ldr	r2, [r7, #24]
 800184a:	4313      	orrs	r3, r2
 800184c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800184e:	69fb      	ldr	r3, [r7, #28]
 8001850:	08da      	lsrs	r2, r3, #3
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	3208      	adds	r2, #8
 8001856:	69b9      	ldr	r1, [r7, #24]
 8001858:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001862:	69fb      	ldr	r3, [r7, #28]
 8001864:	005b      	lsls	r3, r3, #1
 8001866:	2203      	movs	r2, #3
 8001868:	fa02 f303 	lsl.w	r3, r2, r3
 800186c:	43db      	mvns	r3, r3
 800186e:	69ba      	ldr	r2, [r7, #24]
 8001870:	4013      	ands	r3, r2
 8001872:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001874:	683b      	ldr	r3, [r7, #0]
 8001876:	685b      	ldr	r3, [r3, #4]
 8001878:	f003 0203 	and.w	r2, r3, #3
 800187c:	69fb      	ldr	r3, [r7, #28]
 800187e:	005b      	lsls	r3, r3, #1
 8001880:	fa02 f303 	lsl.w	r3, r2, r3
 8001884:	69ba      	ldr	r2, [r7, #24]
 8001886:	4313      	orrs	r3, r2
 8001888:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	69ba      	ldr	r2, [r7, #24]
 800188e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001890:	683b      	ldr	r3, [r7, #0]
 8001892:	685b      	ldr	r3, [r3, #4]
 8001894:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001898:	2b00      	cmp	r3, #0
 800189a:	f000 80a2 	beq.w	80019e2 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800189e:	2300      	movs	r3, #0
 80018a0:	60fb      	str	r3, [r7, #12]
 80018a2:	4b57      	ldr	r3, [pc, #348]	@ (8001a00 <HAL_GPIO_Init+0x2e8>)
 80018a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018a6:	4a56      	ldr	r2, [pc, #344]	@ (8001a00 <HAL_GPIO_Init+0x2e8>)
 80018a8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80018ac:	6453      	str	r3, [r2, #68]	@ 0x44
 80018ae:	4b54      	ldr	r3, [pc, #336]	@ (8001a00 <HAL_GPIO_Init+0x2e8>)
 80018b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018b2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80018b6:	60fb      	str	r3, [r7, #12]
 80018b8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80018ba:	4a52      	ldr	r2, [pc, #328]	@ (8001a04 <HAL_GPIO_Init+0x2ec>)
 80018bc:	69fb      	ldr	r3, [r7, #28]
 80018be:	089b      	lsrs	r3, r3, #2
 80018c0:	3302      	adds	r3, #2
 80018c2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80018c6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80018c8:	69fb      	ldr	r3, [r7, #28]
 80018ca:	f003 0303 	and.w	r3, r3, #3
 80018ce:	009b      	lsls	r3, r3, #2
 80018d0:	220f      	movs	r2, #15
 80018d2:	fa02 f303 	lsl.w	r3, r2, r3
 80018d6:	43db      	mvns	r3, r3
 80018d8:	69ba      	ldr	r2, [r7, #24]
 80018da:	4013      	ands	r3, r2
 80018dc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	4a49      	ldr	r2, [pc, #292]	@ (8001a08 <HAL_GPIO_Init+0x2f0>)
 80018e2:	4293      	cmp	r3, r2
 80018e4:	d019      	beq.n	800191a <HAL_GPIO_Init+0x202>
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	4a48      	ldr	r2, [pc, #288]	@ (8001a0c <HAL_GPIO_Init+0x2f4>)
 80018ea:	4293      	cmp	r3, r2
 80018ec:	d013      	beq.n	8001916 <HAL_GPIO_Init+0x1fe>
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	4a47      	ldr	r2, [pc, #284]	@ (8001a10 <HAL_GPIO_Init+0x2f8>)
 80018f2:	4293      	cmp	r3, r2
 80018f4:	d00d      	beq.n	8001912 <HAL_GPIO_Init+0x1fa>
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	4a46      	ldr	r2, [pc, #280]	@ (8001a14 <HAL_GPIO_Init+0x2fc>)
 80018fa:	4293      	cmp	r3, r2
 80018fc:	d007      	beq.n	800190e <HAL_GPIO_Init+0x1f6>
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	4a45      	ldr	r2, [pc, #276]	@ (8001a18 <HAL_GPIO_Init+0x300>)
 8001902:	4293      	cmp	r3, r2
 8001904:	d101      	bne.n	800190a <HAL_GPIO_Init+0x1f2>
 8001906:	2304      	movs	r3, #4
 8001908:	e008      	b.n	800191c <HAL_GPIO_Init+0x204>
 800190a:	2307      	movs	r3, #7
 800190c:	e006      	b.n	800191c <HAL_GPIO_Init+0x204>
 800190e:	2303      	movs	r3, #3
 8001910:	e004      	b.n	800191c <HAL_GPIO_Init+0x204>
 8001912:	2302      	movs	r3, #2
 8001914:	e002      	b.n	800191c <HAL_GPIO_Init+0x204>
 8001916:	2301      	movs	r3, #1
 8001918:	e000      	b.n	800191c <HAL_GPIO_Init+0x204>
 800191a:	2300      	movs	r3, #0
 800191c:	69fa      	ldr	r2, [r7, #28]
 800191e:	f002 0203 	and.w	r2, r2, #3
 8001922:	0092      	lsls	r2, r2, #2
 8001924:	4093      	lsls	r3, r2
 8001926:	69ba      	ldr	r2, [r7, #24]
 8001928:	4313      	orrs	r3, r2
 800192a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800192c:	4935      	ldr	r1, [pc, #212]	@ (8001a04 <HAL_GPIO_Init+0x2ec>)
 800192e:	69fb      	ldr	r3, [r7, #28]
 8001930:	089b      	lsrs	r3, r3, #2
 8001932:	3302      	adds	r3, #2
 8001934:	69ba      	ldr	r2, [r7, #24]
 8001936:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800193a:	4b38      	ldr	r3, [pc, #224]	@ (8001a1c <HAL_GPIO_Init+0x304>)
 800193c:	689b      	ldr	r3, [r3, #8]
 800193e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001940:	693b      	ldr	r3, [r7, #16]
 8001942:	43db      	mvns	r3, r3
 8001944:	69ba      	ldr	r2, [r7, #24]
 8001946:	4013      	ands	r3, r2
 8001948:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800194a:	683b      	ldr	r3, [r7, #0]
 800194c:	685b      	ldr	r3, [r3, #4]
 800194e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001952:	2b00      	cmp	r3, #0
 8001954:	d003      	beq.n	800195e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001956:	69ba      	ldr	r2, [r7, #24]
 8001958:	693b      	ldr	r3, [r7, #16]
 800195a:	4313      	orrs	r3, r2
 800195c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800195e:	4a2f      	ldr	r2, [pc, #188]	@ (8001a1c <HAL_GPIO_Init+0x304>)
 8001960:	69bb      	ldr	r3, [r7, #24]
 8001962:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001964:	4b2d      	ldr	r3, [pc, #180]	@ (8001a1c <HAL_GPIO_Init+0x304>)
 8001966:	68db      	ldr	r3, [r3, #12]
 8001968:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800196a:	693b      	ldr	r3, [r7, #16]
 800196c:	43db      	mvns	r3, r3
 800196e:	69ba      	ldr	r2, [r7, #24]
 8001970:	4013      	ands	r3, r2
 8001972:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001974:	683b      	ldr	r3, [r7, #0]
 8001976:	685b      	ldr	r3, [r3, #4]
 8001978:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800197c:	2b00      	cmp	r3, #0
 800197e:	d003      	beq.n	8001988 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001980:	69ba      	ldr	r2, [r7, #24]
 8001982:	693b      	ldr	r3, [r7, #16]
 8001984:	4313      	orrs	r3, r2
 8001986:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001988:	4a24      	ldr	r2, [pc, #144]	@ (8001a1c <HAL_GPIO_Init+0x304>)
 800198a:	69bb      	ldr	r3, [r7, #24]
 800198c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800198e:	4b23      	ldr	r3, [pc, #140]	@ (8001a1c <HAL_GPIO_Init+0x304>)
 8001990:	685b      	ldr	r3, [r3, #4]
 8001992:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001994:	693b      	ldr	r3, [r7, #16]
 8001996:	43db      	mvns	r3, r3
 8001998:	69ba      	ldr	r2, [r7, #24]
 800199a:	4013      	ands	r3, r2
 800199c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800199e:	683b      	ldr	r3, [r7, #0]
 80019a0:	685b      	ldr	r3, [r3, #4]
 80019a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d003      	beq.n	80019b2 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80019aa:	69ba      	ldr	r2, [r7, #24]
 80019ac:	693b      	ldr	r3, [r7, #16]
 80019ae:	4313      	orrs	r3, r2
 80019b0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80019b2:	4a1a      	ldr	r2, [pc, #104]	@ (8001a1c <HAL_GPIO_Init+0x304>)
 80019b4:	69bb      	ldr	r3, [r7, #24]
 80019b6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80019b8:	4b18      	ldr	r3, [pc, #96]	@ (8001a1c <HAL_GPIO_Init+0x304>)
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80019be:	693b      	ldr	r3, [r7, #16]
 80019c0:	43db      	mvns	r3, r3
 80019c2:	69ba      	ldr	r2, [r7, #24]
 80019c4:	4013      	ands	r3, r2
 80019c6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80019c8:	683b      	ldr	r3, [r7, #0]
 80019ca:	685b      	ldr	r3, [r3, #4]
 80019cc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d003      	beq.n	80019dc <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80019d4:	69ba      	ldr	r2, [r7, #24]
 80019d6:	693b      	ldr	r3, [r7, #16]
 80019d8:	4313      	orrs	r3, r2
 80019da:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80019dc:	4a0f      	ldr	r2, [pc, #60]	@ (8001a1c <HAL_GPIO_Init+0x304>)
 80019de:	69bb      	ldr	r3, [r7, #24]
 80019e0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80019e2:	69fb      	ldr	r3, [r7, #28]
 80019e4:	3301      	adds	r3, #1
 80019e6:	61fb      	str	r3, [r7, #28]
 80019e8:	69fb      	ldr	r3, [r7, #28]
 80019ea:	2b0f      	cmp	r3, #15
 80019ec:	f67f aea2 	bls.w	8001734 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80019f0:	bf00      	nop
 80019f2:	bf00      	nop
 80019f4:	3724      	adds	r7, #36	@ 0x24
 80019f6:	46bd      	mov	sp, r7
 80019f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019fc:	4770      	bx	lr
 80019fe:	bf00      	nop
 8001a00:	40023800 	.word	0x40023800
 8001a04:	40013800 	.word	0x40013800
 8001a08:	40020000 	.word	0x40020000
 8001a0c:	40020400 	.word	0x40020400
 8001a10:	40020800 	.word	0x40020800
 8001a14:	40020c00 	.word	0x40020c00
 8001a18:	40021000 	.word	0x40021000
 8001a1c:	40013c00 	.word	0x40013c00

08001a20 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001a20:	b480      	push	{r7}
 8001a22:	b083      	sub	sp, #12
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	6078      	str	r0, [r7, #4]
 8001a28:	460b      	mov	r3, r1
 8001a2a:	807b      	strh	r3, [r7, #2]
 8001a2c:	4613      	mov	r3, r2
 8001a2e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001a30:	787b      	ldrb	r3, [r7, #1]
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d003      	beq.n	8001a3e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001a36:	887a      	ldrh	r2, [r7, #2]
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001a3c:	e003      	b.n	8001a46 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001a3e:	887b      	ldrh	r3, [r7, #2]
 8001a40:	041a      	lsls	r2, r3, #16
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	619a      	str	r2, [r3, #24]
}
 8001a46:	bf00      	nop
 8001a48:	370c      	adds	r7, #12
 8001a4a:	46bd      	mov	sp, r7
 8001a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a50:	4770      	bx	lr
	...

08001a54 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001a54:	b580      	push	{r7, lr}
 8001a56:	b084      	sub	sp, #16
 8001a58:	af00      	add	r7, sp, #0
 8001a5a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	d101      	bne.n	8001a66 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001a62:	2301      	movs	r3, #1
 8001a64:	e12b      	b.n	8001cbe <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001a6c:	b2db      	uxtb	r3, r3
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d106      	bne.n	8001a80 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	2200      	movs	r2, #0
 8001a76:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001a7a:	6878      	ldr	r0, [r7, #4]
 8001a7c:	f7ff fa28 	bl	8000ed0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	2224      	movs	r2, #36	@ 0x24
 8001a84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	681a      	ldr	r2, [r3, #0]
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	f022 0201 	bic.w	r2, r2, #1
 8001a96:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	681a      	ldr	r2, [r3, #0]
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001aa6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	681a      	ldr	r2, [r3, #0]
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001ab6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001ab8:	f001 fa18 	bl	8002eec <HAL_RCC_GetPCLK1Freq>
 8001abc:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	685b      	ldr	r3, [r3, #4]
 8001ac2:	4a81      	ldr	r2, [pc, #516]	@ (8001cc8 <HAL_I2C_Init+0x274>)
 8001ac4:	4293      	cmp	r3, r2
 8001ac6:	d807      	bhi.n	8001ad8 <HAL_I2C_Init+0x84>
 8001ac8:	68fb      	ldr	r3, [r7, #12]
 8001aca:	4a80      	ldr	r2, [pc, #512]	@ (8001ccc <HAL_I2C_Init+0x278>)
 8001acc:	4293      	cmp	r3, r2
 8001ace:	bf94      	ite	ls
 8001ad0:	2301      	movls	r3, #1
 8001ad2:	2300      	movhi	r3, #0
 8001ad4:	b2db      	uxtb	r3, r3
 8001ad6:	e006      	b.n	8001ae6 <HAL_I2C_Init+0x92>
 8001ad8:	68fb      	ldr	r3, [r7, #12]
 8001ada:	4a7d      	ldr	r2, [pc, #500]	@ (8001cd0 <HAL_I2C_Init+0x27c>)
 8001adc:	4293      	cmp	r3, r2
 8001ade:	bf94      	ite	ls
 8001ae0:	2301      	movls	r3, #1
 8001ae2:	2300      	movhi	r3, #0
 8001ae4:	b2db      	uxtb	r3, r3
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d001      	beq.n	8001aee <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8001aea:	2301      	movs	r3, #1
 8001aec:	e0e7      	b.n	8001cbe <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001aee:	68fb      	ldr	r3, [r7, #12]
 8001af0:	4a78      	ldr	r2, [pc, #480]	@ (8001cd4 <HAL_I2C_Init+0x280>)
 8001af2:	fba2 2303 	umull	r2, r3, r2, r3
 8001af6:	0c9b      	lsrs	r3, r3, #18
 8001af8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	685b      	ldr	r3, [r3, #4]
 8001b00:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	68ba      	ldr	r2, [r7, #8]
 8001b0a:	430a      	orrs	r2, r1
 8001b0c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	6a1b      	ldr	r3, [r3, #32]
 8001b14:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	685b      	ldr	r3, [r3, #4]
 8001b1c:	4a6a      	ldr	r2, [pc, #424]	@ (8001cc8 <HAL_I2C_Init+0x274>)
 8001b1e:	4293      	cmp	r3, r2
 8001b20:	d802      	bhi.n	8001b28 <HAL_I2C_Init+0xd4>
 8001b22:	68bb      	ldr	r3, [r7, #8]
 8001b24:	3301      	adds	r3, #1
 8001b26:	e009      	b.n	8001b3c <HAL_I2C_Init+0xe8>
 8001b28:	68bb      	ldr	r3, [r7, #8]
 8001b2a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8001b2e:	fb02 f303 	mul.w	r3, r2, r3
 8001b32:	4a69      	ldr	r2, [pc, #420]	@ (8001cd8 <HAL_I2C_Init+0x284>)
 8001b34:	fba2 2303 	umull	r2, r3, r2, r3
 8001b38:	099b      	lsrs	r3, r3, #6
 8001b3a:	3301      	adds	r3, #1
 8001b3c:	687a      	ldr	r2, [r7, #4]
 8001b3e:	6812      	ldr	r2, [r2, #0]
 8001b40:	430b      	orrs	r3, r1
 8001b42:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	69db      	ldr	r3, [r3, #28]
 8001b4a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8001b4e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	685b      	ldr	r3, [r3, #4]
 8001b56:	495c      	ldr	r1, [pc, #368]	@ (8001cc8 <HAL_I2C_Init+0x274>)
 8001b58:	428b      	cmp	r3, r1
 8001b5a:	d819      	bhi.n	8001b90 <HAL_I2C_Init+0x13c>
 8001b5c:	68fb      	ldr	r3, [r7, #12]
 8001b5e:	1e59      	subs	r1, r3, #1
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	685b      	ldr	r3, [r3, #4]
 8001b64:	005b      	lsls	r3, r3, #1
 8001b66:	fbb1 f3f3 	udiv	r3, r1, r3
 8001b6a:	1c59      	adds	r1, r3, #1
 8001b6c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8001b70:	400b      	ands	r3, r1
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d00a      	beq.n	8001b8c <HAL_I2C_Init+0x138>
 8001b76:	68fb      	ldr	r3, [r7, #12]
 8001b78:	1e59      	subs	r1, r3, #1
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	685b      	ldr	r3, [r3, #4]
 8001b7e:	005b      	lsls	r3, r3, #1
 8001b80:	fbb1 f3f3 	udiv	r3, r1, r3
 8001b84:	3301      	adds	r3, #1
 8001b86:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001b8a:	e051      	b.n	8001c30 <HAL_I2C_Init+0x1dc>
 8001b8c:	2304      	movs	r3, #4
 8001b8e:	e04f      	b.n	8001c30 <HAL_I2C_Init+0x1dc>
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	689b      	ldr	r3, [r3, #8]
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	d111      	bne.n	8001bbc <HAL_I2C_Init+0x168>
 8001b98:	68fb      	ldr	r3, [r7, #12]
 8001b9a:	1e58      	subs	r0, r3, #1
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	6859      	ldr	r1, [r3, #4]
 8001ba0:	460b      	mov	r3, r1
 8001ba2:	005b      	lsls	r3, r3, #1
 8001ba4:	440b      	add	r3, r1
 8001ba6:	fbb0 f3f3 	udiv	r3, r0, r3
 8001baa:	3301      	adds	r3, #1
 8001bac:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	bf0c      	ite	eq
 8001bb4:	2301      	moveq	r3, #1
 8001bb6:	2300      	movne	r3, #0
 8001bb8:	b2db      	uxtb	r3, r3
 8001bba:	e012      	b.n	8001be2 <HAL_I2C_Init+0x18e>
 8001bbc:	68fb      	ldr	r3, [r7, #12]
 8001bbe:	1e58      	subs	r0, r3, #1
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	6859      	ldr	r1, [r3, #4]
 8001bc4:	460b      	mov	r3, r1
 8001bc6:	009b      	lsls	r3, r3, #2
 8001bc8:	440b      	add	r3, r1
 8001bca:	0099      	lsls	r1, r3, #2
 8001bcc:	440b      	add	r3, r1
 8001bce:	fbb0 f3f3 	udiv	r3, r0, r3
 8001bd2:	3301      	adds	r3, #1
 8001bd4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	bf0c      	ite	eq
 8001bdc:	2301      	moveq	r3, #1
 8001bde:	2300      	movne	r3, #0
 8001be0:	b2db      	uxtb	r3, r3
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d001      	beq.n	8001bea <HAL_I2C_Init+0x196>
 8001be6:	2301      	movs	r3, #1
 8001be8:	e022      	b.n	8001c30 <HAL_I2C_Init+0x1dc>
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	689b      	ldr	r3, [r3, #8]
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d10e      	bne.n	8001c10 <HAL_I2C_Init+0x1bc>
 8001bf2:	68fb      	ldr	r3, [r7, #12]
 8001bf4:	1e58      	subs	r0, r3, #1
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	6859      	ldr	r1, [r3, #4]
 8001bfa:	460b      	mov	r3, r1
 8001bfc:	005b      	lsls	r3, r3, #1
 8001bfe:	440b      	add	r3, r1
 8001c00:	fbb0 f3f3 	udiv	r3, r0, r3
 8001c04:	3301      	adds	r3, #1
 8001c06:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001c0a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001c0e:	e00f      	b.n	8001c30 <HAL_I2C_Init+0x1dc>
 8001c10:	68fb      	ldr	r3, [r7, #12]
 8001c12:	1e58      	subs	r0, r3, #1
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	6859      	ldr	r1, [r3, #4]
 8001c18:	460b      	mov	r3, r1
 8001c1a:	009b      	lsls	r3, r3, #2
 8001c1c:	440b      	add	r3, r1
 8001c1e:	0099      	lsls	r1, r3, #2
 8001c20:	440b      	add	r3, r1
 8001c22:	fbb0 f3f3 	udiv	r3, r0, r3
 8001c26:	3301      	adds	r3, #1
 8001c28:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001c2c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001c30:	6879      	ldr	r1, [r7, #4]
 8001c32:	6809      	ldr	r1, [r1, #0]
 8001c34:	4313      	orrs	r3, r2
 8001c36:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	69da      	ldr	r2, [r3, #28]
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	6a1b      	ldr	r3, [r3, #32]
 8001c4a:	431a      	orrs	r2, r3
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	430a      	orrs	r2, r1
 8001c52:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	689b      	ldr	r3, [r3, #8]
 8001c5a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8001c5e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8001c62:	687a      	ldr	r2, [r7, #4]
 8001c64:	6911      	ldr	r1, [r2, #16]
 8001c66:	687a      	ldr	r2, [r7, #4]
 8001c68:	68d2      	ldr	r2, [r2, #12]
 8001c6a:	4311      	orrs	r1, r2
 8001c6c:	687a      	ldr	r2, [r7, #4]
 8001c6e:	6812      	ldr	r2, [r2, #0]
 8001c70:	430b      	orrs	r3, r1
 8001c72:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	68db      	ldr	r3, [r3, #12]
 8001c7a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	695a      	ldr	r2, [r3, #20]
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	699b      	ldr	r3, [r3, #24]
 8001c86:	431a      	orrs	r2, r3
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	430a      	orrs	r2, r1
 8001c8e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	681a      	ldr	r2, [r3, #0]
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	f042 0201 	orr.w	r2, r2, #1
 8001c9e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	2200      	movs	r2, #0
 8001ca4:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	2220      	movs	r2, #32
 8001caa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	2200      	movs	r2, #0
 8001cb2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	2200      	movs	r2, #0
 8001cb8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8001cbc:	2300      	movs	r3, #0
}
 8001cbe:	4618      	mov	r0, r3
 8001cc0:	3710      	adds	r7, #16
 8001cc2:	46bd      	mov	sp, r7
 8001cc4:	bd80      	pop	{r7, pc}
 8001cc6:	bf00      	nop
 8001cc8:	000186a0 	.word	0x000186a0
 8001ccc:	001e847f 	.word	0x001e847f
 8001cd0:	003d08ff 	.word	0x003d08ff
 8001cd4:	431bde83 	.word	0x431bde83
 8001cd8:	10624dd3 	.word	0x10624dd3

08001cdc <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001cdc:	b580      	push	{r7, lr}
 8001cde:	b088      	sub	sp, #32
 8001ce0:	af02      	add	r7, sp, #8
 8001ce2:	60f8      	str	r0, [r7, #12]
 8001ce4:	4608      	mov	r0, r1
 8001ce6:	4611      	mov	r1, r2
 8001ce8:	461a      	mov	r2, r3
 8001cea:	4603      	mov	r3, r0
 8001cec:	817b      	strh	r3, [r7, #10]
 8001cee:	460b      	mov	r3, r1
 8001cf0:	813b      	strh	r3, [r7, #8]
 8001cf2:	4613      	mov	r3, r2
 8001cf4:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8001cf6:	f7ff fbf9 	bl	80014ec <HAL_GetTick>
 8001cfa:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001cfc:	68fb      	ldr	r3, [r7, #12]
 8001cfe:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001d02:	b2db      	uxtb	r3, r3
 8001d04:	2b20      	cmp	r3, #32
 8001d06:	f040 80d9 	bne.w	8001ebc <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001d0a:	697b      	ldr	r3, [r7, #20]
 8001d0c:	9300      	str	r3, [sp, #0]
 8001d0e:	2319      	movs	r3, #25
 8001d10:	2201      	movs	r2, #1
 8001d12:	496d      	ldr	r1, [pc, #436]	@ (8001ec8 <HAL_I2C_Mem_Write+0x1ec>)
 8001d14:	68f8      	ldr	r0, [r7, #12]
 8001d16:	f000 fa9f 	bl	8002258 <I2C_WaitOnFlagUntilTimeout>
 8001d1a:	4603      	mov	r3, r0
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d001      	beq.n	8001d24 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8001d20:	2302      	movs	r3, #2
 8001d22:	e0cc      	b.n	8001ebe <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001d24:	68fb      	ldr	r3, [r7, #12]
 8001d26:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001d2a:	2b01      	cmp	r3, #1
 8001d2c:	d101      	bne.n	8001d32 <HAL_I2C_Mem_Write+0x56>
 8001d2e:	2302      	movs	r3, #2
 8001d30:	e0c5      	b.n	8001ebe <HAL_I2C_Mem_Write+0x1e2>
 8001d32:	68fb      	ldr	r3, [r7, #12]
 8001d34:	2201      	movs	r2, #1
 8001d36:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001d3a:	68fb      	ldr	r3, [r7, #12]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	f003 0301 	and.w	r3, r3, #1
 8001d44:	2b01      	cmp	r3, #1
 8001d46:	d007      	beq.n	8001d58 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	681a      	ldr	r2, [r3, #0]
 8001d4e:	68fb      	ldr	r3, [r7, #12]
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	f042 0201 	orr.w	r2, r2, #1
 8001d56:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001d58:	68fb      	ldr	r3, [r7, #12]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	681a      	ldr	r2, [r3, #0]
 8001d5e:	68fb      	ldr	r3, [r7, #12]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001d66:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001d68:	68fb      	ldr	r3, [r7, #12]
 8001d6a:	2221      	movs	r2, #33	@ 0x21
 8001d6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001d70:	68fb      	ldr	r3, [r7, #12]
 8001d72:	2240      	movs	r2, #64	@ 0x40
 8001d74:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001d78:	68fb      	ldr	r3, [r7, #12]
 8001d7a:	2200      	movs	r2, #0
 8001d7c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001d7e:	68fb      	ldr	r3, [r7, #12]
 8001d80:	6a3a      	ldr	r2, [r7, #32]
 8001d82:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8001d84:	68fb      	ldr	r3, [r7, #12]
 8001d86:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8001d88:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001d8a:	68fb      	ldr	r3, [r7, #12]
 8001d8c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001d8e:	b29a      	uxth	r2, r3
 8001d90:	68fb      	ldr	r3, [r7, #12]
 8001d92:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001d94:	68fb      	ldr	r3, [r7, #12]
 8001d96:	4a4d      	ldr	r2, [pc, #308]	@ (8001ecc <HAL_I2C_Mem_Write+0x1f0>)
 8001d98:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001d9a:	88f8      	ldrh	r0, [r7, #6]
 8001d9c:	893a      	ldrh	r2, [r7, #8]
 8001d9e:	8979      	ldrh	r1, [r7, #10]
 8001da0:	697b      	ldr	r3, [r7, #20]
 8001da2:	9301      	str	r3, [sp, #4]
 8001da4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001da6:	9300      	str	r3, [sp, #0]
 8001da8:	4603      	mov	r3, r0
 8001daa:	68f8      	ldr	r0, [r7, #12]
 8001dac:	f000 f9be 	bl	800212c <I2C_RequestMemoryWrite>
 8001db0:	4603      	mov	r3, r0
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d052      	beq.n	8001e5c <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8001db6:	2301      	movs	r3, #1
 8001db8:	e081      	b.n	8001ebe <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001dba:	697a      	ldr	r2, [r7, #20]
 8001dbc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001dbe:	68f8      	ldr	r0, [r7, #12]
 8001dc0:	f000 fb64 	bl	800248c <I2C_WaitOnTXEFlagUntilTimeout>
 8001dc4:	4603      	mov	r3, r0
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d00d      	beq.n	8001de6 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001dca:	68fb      	ldr	r3, [r7, #12]
 8001dcc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dce:	2b04      	cmp	r3, #4
 8001dd0:	d107      	bne.n	8001de2 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001dd2:	68fb      	ldr	r3, [r7, #12]
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	681a      	ldr	r2, [r3, #0]
 8001dd8:	68fb      	ldr	r3, [r7, #12]
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001de0:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8001de2:	2301      	movs	r3, #1
 8001de4:	e06b      	b.n	8001ebe <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001de6:	68fb      	ldr	r3, [r7, #12]
 8001de8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001dea:	781a      	ldrb	r2, [r3, #0]
 8001dec:	68fb      	ldr	r3, [r7, #12]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001df2:	68fb      	ldr	r3, [r7, #12]
 8001df4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001df6:	1c5a      	adds	r2, r3, #1
 8001df8:	68fb      	ldr	r3, [r7, #12]
 8001dfa:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8001dfc:	68fb      	ldr	r3, [r7, #12]
 8001dfe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001e00:	3b01      	subs	r3, #1
 8001e02:	b29a      	uxth	r2, r3
 8001e04:	68fb      	ldr	r3, [r7, #12]
 8001e06:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8001e08:	68fb      	ldr	r3, [r7, #12]
 8001e0a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001e0c:	b29b      	uxth	r3, r3
 8001e0e:	3b01      	subs	r3, #1
 8001e10:	b29a      	uxth	r2, r3
 8001e12:	68fb      	ldr	r3, [r7, #12]
 8001e14:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8001e16:	68fb      	ldr	r3, [r7, #12]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	695b      	ldr	r3, [r3, #20]
 8001e1c:	f003 0304 	and.w	r3, r3, #4
 8001e20:	2b04      	cmp	r3, #4
 8001e22:	d11b      	bne.n	8001e5c <HAL_I2C_Mem_Write+0x180>
 8001e24:	68fb      	ldr	r3, [r7, #12]
 8001e26:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d017      	beq.n	8001e5c <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001e2c:	68fb      	ldr	r3, [r7, #12]
 8001e2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e30:	781a      	ldrb	r2, [r3, #0]
 8001e32:	68fb      	ldr	r3, [r7, #12]
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8001e38:	68fb      	ldr	r3, [r7, #12]
 8001e3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e3c:	1c5a      	adds	r2, r3, #1
 8001e3e:	68fb      	ldr	r3, [r7, #12]
 8001e40:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8001e42:	68fb      	ldr	r3, [r7, #12]
 8001e44:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001e46:	3b01      	subs	r3, #1
 8001e48:	b29a      	uxth	r2, r3
 8001e4a:	68fb      	ldr	r3, [r7, #12]
 8001e4c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8001e4e:	68fb      	ldr	r3, [r7, #12]
 8001e50:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001e52:	b29b      	uxth	r3, r3
 8001e54:	3b01      	subs	r3, #1
 8001e56:	b29a      	uxth	r2, r3
 8001e58:	68fb      	ldr	r3, [r7, #12]
 8001e5a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8001e5c:	68fb      	ldr	r3, [r7, #12]
 8001e5e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d1aa      	bne.n	8001dba <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001e64:	697a      	ldr	r2, [r7, #20]
 8001e66:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001e68:	68f8      	ldr	r0, [r7, #12]
 8001e6a:	f000 fb57 	bl	800251c <I2C_WaitOnBTFFlagUntilTimeout>
 8001e6e:	4603      	mov	r3, r0
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	d00d      	beq.n	8001e90 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001e74:	68fb      	ldr	r3, [r7, #12]
 8001e76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e78:	2b04      	cmp	r3, #4
 8001e7a:	d107      	bne.n	8001e8c <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001e7c:	68fb      	ldr	r3, [r7, #12]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	681a      	ldr	r2, [r3, #0]
 8001e82:	68fb      	ldr	r3, [r7, #12]
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001e8a:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8001e8c:	2301      	movs	r3, #1
 8001e8e:	e016      	b.n	8001ebe <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001e90:	68fb      	ldr	r3, [r7, #12]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	681a      	ldr	r2, [r3, #0]
 8001e96:	68fb      	ldr	r3, [r7, #12]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001e9e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	2220      	movs	r2, #32
 8001ea4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001ea8:	68fb      	ldr	r3, [r7, #12]
 8001eaa:	2200      	movs	r2, #0
 8001eac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	2200      	movs	r2, #0
 8001eb4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8001eb8:	2300      	movs	r3, #0
 8001eba:	e000      	b.n	8001ebe <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8001ebc:	2302      	movs	r3, #2
  }
}
 8001ebe:	4618      	mov	r0, r3
 8001ec0:	3718      	adds	r7, #24
 8001ec2:	46bd      	mov	sp, r7
 8001ec4:	bd80      	pop	{r7, pc}
 8001ec6:	bf00      	nop
 8001ec8:	00100002 	.word	0x00100002
 8001ecc:	ffff0000 	.word	0xffff0000

08001ed0 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8001ed0:	b580      	push	{r7, lr}
 8001ed2:	b08a      	sub	sp, #40	@ 0x28
 8001ed4:	af02      	add	r7, sp, #8
 8001ed6:	60f8      	str	r0, [r7, #12]
 8001ed8:	607a      	str	r2, [r7, #4]
 8001eda:	603b      	str	r3, [r7, #0]
 8001edc:	460b      	mov	r3, r1
 8001ede:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8001ee0:	f7ff fb04 	bl	80014ec <HAL_GetTick>
 8001ee4:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 8001ee6:	2300      	movs	r3, #0
 8001ee8:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001eea:	68fb      	ldr	r3, [r7, #12]
 8001eec:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001ef0:	b2db      	uxtb	r3, r3
 8001ef2:	2b20      	cmp	r3, #32
 8001ef4:	f040 8111 	bne.w	800211a <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001ef8:	69fb      	ldr	r3, [r7, #28]
 8001efa:	9300      	str	r3, [sp, #0]
 8001efc:	2319      	movs	r3, #25
 8001efe:	2201      	movs	r2, #1
 8001f00:	4988      	ldr	r1, [pc, #544]	@ (8002124 <HAL_I2C_IsDeviceReady+0x254>)
 8001f02:	68f8      	ldr	r0, [r7, #12]
 8001f04:	f000 f9a8 	bl	8002258 <I2C_WaitOnFlagUntilTimeout>
 8001f08:	4603      	mov	r3, r0
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d001      	beq.n	8001f12 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8001f0e:	2302      	movs	r3, #2
 8001f10:	e104      	b.n	800211c <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001f12:	68fb      	ldr	r3, [r7, #12]
 8001f14:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001f18:	2b01      	cmp	r3, #1
 8001f1a:	d101      	bne.n	8001f20 <HAL_I2C_IsDeviceReady+0x50>
 8001f1c:	2302      	movs	r3, #2
 8001f1e:	e0fd      	b.n	800211c <HAL_I2C_IsDeviceReady+0x24c>
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	2201      	movs	r2, #1
 8001f24:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	f003 0301 	and.w	r3, r3, #1
 8001f32:	2b01      	cmp	r3, #1
 8001f34:	d007      	beq.n	8001f46 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001f36:	68fb      	ldr	r3, [r7, #12]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	681a      	ldr	r2, [r3, #0]
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	f042 0201 	orr.w	r2, r2, #1
 8001f44:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001f46:	68fb      	ldr	r3, [r7, #12]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	681a      	ldr	r2, [r3, #0]
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001f54:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001f56:	68fb      	ldr	r3, [r7, #12]
 8001f58:	2224      	movs	r2, #36	@ 0x24
 8001f5a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001f5e:	68fb      	ldr	r3, [r7, #12]
 8001f60:	2200      	movs	r2, #0
 8001f62:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001f64:	68fb      	ldr	r3, [r7, #12]
 8001f66:	4a70      	ldr	r2, [pc, #448]	@ (8002128 <HAL_I2C_IsDeviceReady+0x258>)
 8001f68:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001f6a:	68fb      	ldr	r3, [r7, #12]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	681a      	ldr	r2, [r3, #0]
 8001f70:	68fb      	ldr	r3, [r7, #12]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001f78:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8001f7a:	69fb      	ldr	r3, [r7, #28]
 8001f7c:	9300      	str	r3, [sp, #0]
 8001f7e:	683b      	ldr	r3, [r7, #0]
 8001f80:	2200      	movs	r2, #0
 8001f82:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8001f86:	68f8      	ldr	r0, [r7, #12]
 8001f88:	f000 f966 	bl	8002258 <I2C_WaitOnFlagUntilTimeout>
 8001f8c:	4603      	mov	r3, r0
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d00d      	beq.n	8001fae <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8001f92:	68fb      	ldr	r3, [r7, #12]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f9c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001fa0:	d103      	bne.n	8001faa <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8001fa2:	68fb      	ldr	r3, [r7, #12]
 8001fa4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001fa8:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 8001faa:	2303      	movs	r3, #3
 8001fac:	e0b6      	b.n	800211c <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8001fae:	897b      	ldrh	r3, [r7, #10]
 8001fb0:	b2db      	uxtb	r3, r3
 8001fb2:	461a      	mov	r2, r3
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8001fbc:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8001fbe:	f7ff fa95 	bl	80014ec <HAL_GetTick>
 8001fc2:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8001fc4:	68fb      	ldr	r3, [r7, #12]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	695b      	ldr	r3, [r3, #20]
 8001fca:	f003 0302 	and.w	r3, r3, #2
 8001fce:	2b02      	cmp	r3, #2
 8001fd0:	bf0c      	ite	eq
 8001fd2:	2301      	moveq	r3, #1
 8001fd4:	2300      	movne	r3, #0
 8001fd6:	b2db      	uxtb	r3, r3
 8001fd8:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8001fda:	68fb      	ldr	r3, [r7, #12]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	695b      	ldr	r3, [r3, #20]
 8001fe0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001fe4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001fe8:	bf0c      	ite	eq
 8001fea:	2301      	moveq	r3, #1
 8001fec:	2300      	movne	r3, #0
 8001fee:	b2db      	uxtb	r3, r3
 8001ff0:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8001ff2:	e025      	b.n	8002040 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8001ff4:	f7ff fa7a 	bl	80014ec <HAL_GetTick>
 8001ff8:	4602      	mov	r2, r0
 8001ffa:	69fb      	ldr	r3, [r7, #28]
 8001ffc:	1ad3      	subs	r3, r2, r3
 8001ffe:	683a      	ldr	r2, [r7, #0]
 8002000:	429a      	cmp	r2, r3
 8002002:	d302      	bcc.n	800200a <HAL_I2C_IsDeviceReady+0x13a>
 8002004:	683b      	ldr	r3, [r7, #0]
 8002006:	2b00      	cmp	r3, #0
 8002008:	d103      	bne.n	8002012 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 800200a:	68fb      	ldr	r3, [r7, #12]
 800200c:	22a0      	movs	r2, #160	@ 0xa0
 800200e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8002012:	68fb      	ldr	r3, [r7, #12]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	695b      	ldr	r3, [r3, #20]
 8002018:	f003 0302 	and.w	r3, r3, #2
 800201c:	2b02      	cmp	r3, #2
 800201e:	bf0c      	ite	eq
 8002020:	2301      	moveq	r3, #1
 8002022:	2300      	movne	r3, #0
 8002024:	b2db      	uxtb	r3, r3
 8002026:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	695b      	ldr	r3, [r3, #20]
 800202e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002032:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002036:	bf0c      	ite	eq
 8002038:	2301      	moveq	r3, #1
 800203a:	2300      	movne	r3, #0
 800203c:	b2db      	uxtb	r3, r3
 800203e:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8002040:	68fb      	ldr	r3, [r7, #12]
 8002042:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002046:	b2db      	uxtb	r3, r3
 8002048:	2ba0      	cmp	r3, #160	@ 0xa0
 800204a:	d005      	beq.n	8002058 <HAL_I2C_IsDeviceReady+0x188>
 800204c:	7dfb      	ldrb	r3, [r7, #23]
 800204e:	2b00      	cmp	r3, #0
 8002050:	d102      	bne.n	8002058 <HAL_I2C_IsDeviceReady+0x188>
 8002052:	7dbb      	ldrb	r3, [r7, #22]
 8002054:	2b00      	cmp	r3, #0
 8002056:	d0cd      	beq.n	8001ff4 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8002058:	68fb      	ldr	r3, [r7, #12]
 800205a:	2220      	movs	r2, #32
 800205c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8002060:	68fb      	ldr	r3, [r7, #12]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	695b      	ldr	r3, [r3, #20]
 8002066:	f003 0302 	and.w	r3, r3, #2
 800206a:	2b02      	cmp	r3, #2
 800206c:	d129      	bne.n	80020c2 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800206e:	68fb      	ldr	r3, [r7, #12]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	681a      	ldr	r2, [r3, #0]
 8002074:	68fb      	ldr	r3, [r7, #12]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800207c:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800207e:	2300      	movs	r3, #0
 8002080:	613b      	str	r3, [r7, #16]
 8002082:	68fb      	ldr	r3, [r7, #12]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	695b      	ldr	r3, [r3, #20]
 8002088:	613b      	str	r3, [r7, #16]
 800208a:	68fb      	ldr	r3, [r7, #12]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	699b      	ldr	r3, [r3, #24]
 8002090:	613b      	str	r3, [r7, #16]
 8002092:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002094:	69fb      	ldr	r3, [r7, #28]
 8002096:	9300      	str	r3, [sp, #0]
 8002098:	2319      	movs	r3, #25
 800209a:	2201      	movs	r2, #1
 800209c:	4921      	ldr	r1, [pc, #132]	@ (8002124 <HAL_I2C_IsDeviceReady+0x254>)
 800209e:	68f8      	ldr	r0, [r7, #12]
 80020a0:	f000 f8da 	bl	8002258 <I2C_WaitOnFlagUntilTimeout>
 80020a4:	4603      	mov	r3, r0
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d001      	beq.n	80020ae <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 80020aa:	2301      	movs	r3, #1
 80020ac:	e036      	b.n	800211c <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 80020ae:	68fb      	ldr	r3, [r7, #12]
 80020b0:	2220      	movs	r2, #32
 80020b2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80020b6:	68fb      	ldr	r3, [r7, #12]
 80020b8:	2200      	movs	r2, #0
 80020ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 80020be:	2300      	movs	r3, #0
 80020c0:	e02c      	b.n	800211c <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80020c2:	68fb      	ldr	r3, [r7, #12]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	681a      	ldr	r2, [r3, #0]
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80020d0:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80020d2:	68fb      	ldr	r3, [r7, #12]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80020da:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80020dc:	69fb      	ldr	r3, [r7, #28]
 80020de:	9300      	str	r3, [sp, #0]
 80020e0:	2319      	movs	r3, #25
 80020e2:	2201      	movs	r2, #1
 80020e4:	490f      	ldr	r1, [pc, #60]	@ (8002124 <HAL_I2C_IsDeviceReady+0x254>)
 80020e6:	68f8      	ldr	r0, [r7, #12]
 80020e8:	f000 f8b6 	bl	8002258 <I2C_WaitOnFlagUntilTimeout>
 80020ec:	4603      	mov	r3, r0
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d001      	beq.n	80020f6 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 80020f2:	2301      	movs	r3, #1
 80020f4:	e012      	b.n	800211c <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 80020f6:	69bb      	ldr	r3, [r7, #24]
 80020f8:	3301      	adds	r3, #1
 80020fa:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 80020fc:	69ba      	ldr	r2, [r7, #24]
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	429a      	cmp	r2, r3
 8002102:	f4ff af32 	bcc.w	8001f6a <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8002106:	68fb      	ldr	r3, [r7, #12]
 8002108:	2220      	movs	r2, #32
 800210a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800210e:	68fb      	ldr	r3, [r7, #12]
 8002110:	2200      	movs	r2, #0
 8002112:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8002116:	2301      	movs	r3, #1
 8002118:	e000      	b.n	800211c <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 800211a:	2302      	movs	r3, #2
  }
}
 800211c:	4618      	mov	r0, r3
 800211e:	3720      	adds	r7, #32
 8002120:	46bd      	mov	sp, r7
 8002122:	bd80      	pop	{r7, pc}
 8002124:	00100002 	.word	0x00100002
 8002128:	ffff0000 	.word	0xffff0000

0800212c <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800212c:	b580      	push	{r7, lr}
 800212e:	b088      	sub	sp, #32
 8002130:	af02      	add	r7, sp, #8
 8002132:	60f8      	str	r0, [r7, #12]
 8002134:	4608      	mov	r0, r1
 8002136:	4611      	mov	r1, r2
 8002138:	461a      	mov	r2, r3
 800213a:	4603      	mov	r3, r0
 800213c:	817b      	strh	r3, [r7, #10]
 800213e:	460b      	mov	r3, r1
 8002140:	813b      	strh	r3, [r7, #8]
 8002142:	4613      	mov	r3, r2
 8002144:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002146:	68fb      	ldr	r3, [r7, #12]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	681a      	ldr	r2, [r3, #0]
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002154:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002156:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002158:	9300      	str	r3, [sp, #0]
 800215a:	6a3b      	ldr	r3, [r7, #32]
 800215c:	2200      	movs	r2, #0
 800215e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002162:	68f8      	ldr	r0, [r7, #12]
 8002164:	f000 f878 	bl	8002258 <I2C_WaitOnFlagUntilTimeout>
 8002168:	4603      	mov	r3, r0
 800216a:	2b00      	cmp	r3, #0
 800216c:	d00d      	beq.n	800218a <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800216e:	68fb      	ldr	r3, [r7, #12]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002178:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800217c:	d103      	bne.n	8002186 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800217e:	68fb      	ldr	r3, [r7, #12]
 8002180:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002184:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002186:	2303      	movs	r3, #3
 8002188:	e05f      	b.n	800224a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800218a:	897b      	ldrh	r3, [r7, #10]
 800218c:	b2db      	uxtb	r3, r3
 800218e:	461a      	mov	r2, r3
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002198:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800219a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800219c:	6a3a      	ldr	r2, [r7, #32]
 800219e:	492d      	ldr	r1, [pc, #180]	@ (8002254 <I2C_RequestMemoryWrite+0x128>)
 80021a0:	68f8      	ldr	r0, [r7, #12]
 80021a2:	f000 f8d3 	bl	800234c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80021a6:	4603      	mov	r3, r0
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d001      	beq.n	80021b0 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80021ac:	2301      	movs	r3, #1
 80021ae:	e04c      	b.n	800224a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80021b0:	2300      	movs	r3, #0
 80021b2:	617b      	str	r3, [r7, #20]
 80021b4:	68fb      	ldr	r3, [r7, #12]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	695b      	ldr	r3, [r3, #20]
 80021ba:	617b      	str	r3, [r7, #20]
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	699b      	ldr	r3, [r3, #24]
 80021c2:	617b      	str	r3, [r7, #20]
 80021c4:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80021c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80021c8:	6a39      	ldr	r1, [r7, #32]
 80021ca:	68f8      	ldr	r0, [r7, #12]
 80021cc:	f000 f95e 	bl	800248c <I2C_WaitOnTXEFlagUntilTimeout>
 80021d0:	4603      	mov	r3, r0
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d00d      	beq.n	80021f2 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80021d6:	68fb      	ldr	r3, [r7, #12]
 80021d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021da:	2b04      	cmp	r3, #4
 80021dc:	d107      	bne.n	80021ee <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	681a      	ldr	r2, [r3, #0]
 80021e4:	68fb      	ldr	r3, [r7, #12]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80021ec:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80021ee:	2301      	movs	r3, #1
 80021f0:	e02b      	b.n	800224a <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80021f2:	88fb      	ldrh	r3, [r7, #6]
 80021f4:	2b01      	cmp	r3, #1
 80021f6:	d105      	bne.n	8002204 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80021f8:	893b      	ldrh	r3, [r7, #8]
 80021fa:	b2da      	uxtb	r2, r3
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	611a      	str	r2, [r3, #16]
 8002202:	e021      	b.n	8002248 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8002204:	893b      	ldrh	r3, [r7, #8]
 8002206:	0a1b      	lsrs	r3, r3, #8
 8002208:	b29b      	uxth	r3, r3
 800220a:	b2da      	uxtb	r2, r3
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002212:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002214:	6a39      	ldr	r1, [r7, #32]
 8002216:	68f8      	ldr	r0, [r7, #12]
 8002218:	f000 f938 	bl	800248c <I2C_WaitOnTXEFlagUntilTimeout>
 800221c:	4603      	mov	r3, r0
 800221e:	2b00      	cmp	r3, #0
 8002220:	d00d      	beq.n	800223e <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002226:	2b04      	cmp	r3, #4
 8002228:	d107      	bne.n	800223a <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800222a:	68fb      	ldr	r3, [r7, #12]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	681a      	ldr	r2, [r3, #0]
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002238:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800223a:	2301      	movs	r3, #1
 800223c:	e005      	b.n	800224a <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800223e:	893b      	ldrh	r3, [r7, #8]
 8002240:	b2da      	uxtb	r2, r3
 8002242:	68fb      	ldr	r3, [r7, #12]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8002248:	2300      	movs	r3, #0
}
 800224a:	4618      	mov	r0, r3
 800224c:	3718      	adds	r7, #24
 800224e:	46bd      	mov	sp, r7
 8002250:	bd80      	pop	{r7, pc}
 8002252:	bf00      	nop
 8002254:	00010002 	.word	0x00010002

08002258 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002258:	b580      	push	{r7, lr}
 800225a:	b084      	sub	sp, #16
 800225c:	af00      	add	r7, sp, #0
 800225e:	60f8      	str	r0, [r7, #12]
 8002260:	60b9      	str	r1, [r7, #8]
 8002262:	603b      	str	r3, [r7, #0]
 8002264:	4613      	mov	r3, r2
 8002266:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002268:	e048      	b.n	80022fc <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800226a:	683b      	ldr	r3, [r7, #0]
 800226c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002270:	d044      	beq.n	80022fc <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002272:	f7ff f93b 	bl	80014ec <HAL_GetTick>
 8002276:	4602      	mov	r2, r0
 8002278:	69bb      	ldr	r3, [r7, #24]
 800227a:	1ad3      	subs	r3, r2, r3
 800227c:	683a      	ldr	r2, [r7, #0]
 800227e:	429a      	cmp	r2, r3
 8002280:	d302      	bcc.n	8002288 <I2C_WaitOnFlagUntilTimeout+0x30>
 8002282:	683b      	ldr	r3, [r7, #0]
 8002284:	2b00      	cmp	r3, #0
 8002286:	d139      	bne.n	80022fc <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002288:	68bb      	ldr	r3, [r7, #8]
 800228a:	0c1b      	lsrs	r3, r3, #16
 800228c:	b2db      	uxtb	r3, r3
 800228e:	2b01      	cmp	r3, #1
 8002290:	d10d      	bne.n	80022ae <I2C_WaitOnFlagUntilTimeout+0x56>
 8002292:	68fb      	ldr	r3, [r7, #12]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	695b      	ldr	r3, [r3, #20]
 8002298:	43da      	mvns	r2, r3
 800229a:	68bb      	ldr	r3, [r7, #8]
 800229c:	4013      	ands	r3, r2
 800229e:	b29b      	uxth	r3, r3
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	bf0c      	ite	eq
 80022a4:	2301      	moveq	r3, #1
 80022a6:	2300      	movne	r3, #0
 80022a8:	b2db      	uxtb	r3, r3
 80022aa:	461a      	mov	r2, r3
 80022ac:	e00c      	b.n	80022c8 <I2C_WaitOnFlagUntilTimeout+0x70>
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	699b      	ldr	r3, [r3, #24]
 80022b4:	43da      	mvns	r2, r3
 80022b6:	68bb      	ldr	r3, [r7, #8]
 80022b8:	4013      	ands	r3, r2
 80022ba:	b29b      	uxth	r3, r3
 80022bc:	2b00      	cmp	r3, #0
 80022be:	bf0c      	ite	eq
 80022c0:	2301      	moveq	r3, #1
 80022c2:	2300      	movne	r3, #0
 80022c4:	b2db      	uxtb	r3, r3
 80022c6:	461a      	mov	r2, r3
 80022c8:	79fb      	ldrb	r3, [r7, #7]
 80022ca:	429a      	cmp	r2, r3
 80022cc:	d116      	bne.n	80022fc <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80022ce:	68fb      	ldr	r3, [r7, #12]
 80022d0:	2200      	movs	r2, #0
 80022d2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	2220      	movs	r2, #32
 80022d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	2200      	movs	r2, #0
 80022e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022e8:	f043 0220 	orr.w	r2, r3, #32
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	2200      	movs	r2, #0
 80022f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80022f8:	2301      	movs	r3, #1
 80022fa:	e023      	b.n	8002344 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80022fc:	68bb      	ldr	r3, [r7, #8]
 80022fe:	0c1b      	lsrs	r3, r3, #16
 8002300:	b2db      	uxtb	r3, r3
 8002302:	2b01      	cmp	r3, #1
 8002304:	d10d      	bne.n	8002322 <I2C_WaitOnFlagUntilTimeout+0xca>
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	695b      	ldr	r3, [r3, #20]
 800230c:	43da      	mvns	r2, r3
 800230e:	68bb      	ldr	r3, [r7, #8]
 8002310:	4013      	ands	r3, r2
 8002312:	b29b      	uxth	r3, r3
 8002314:	2b00      	cmp	r3, #0
 8002316:	bf0c      	ite	eq
 8002318:	2301      	moveq	r3, #1
 800231a:	2300      	movne	r3, #0
 800231c:	b2db      	uxtb	r3, r3
 800231e:	461a      	mov	r2, r3
 8002320:	e00c      	b.n	800233c <I2C_WaitOnFlagUntilTimeout+0xe4>
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	699b      	ldr	r3, [r3, #24]
 8002328:	43da      	mvns	r2, r3
 800232a:	68bb      	ldr	r3, [r7, #8]
 800232c:	4013      	ands	r3, r2
 800232e:	b29b      	uxth	r3, r3
 8002330:	2b00      	cmp	r3, #0
 8002332:	bf0c      	ite	eq
 8002334:	2301      	moveq	r3, #1
 8002336:	2300      	movne	r3, #0
 8002338:	b2db      	uxtb	r3, r3
 800233a:	461a      	mov	r2, r3
 800233c:	79fb      	ldrb	r3, [r7, #7]
 800233e:	429a      	cmp	r2, r3
 8002340:	d093      	beq.n	800226a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002342:	2300      	movs	r3, #0
}
 8002344:	4618      	mov	r0, r3
 8002346:	3710      	adds	r7, #16
 8002348:	46bd      	mov	sp, r7
 800234a:	bd80      	pop	{r7, pc}

0800234c <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800234c:	b580      	push	{r7, lr}
 800234e:	b084      	sub	sp, #16
 8002350:	af00      	add	r7, sp, #0
 8002352:	60f8      	str	r0, [r7, #12]
 8002354:	60b9      	str	r1, [r7, #8]
 8002356:	607a      	str	r2, [r7, #4]
 8002358:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800235a:	e071      	b.n	8002440 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	695b      	ldr	r3, [r3, #20]
 8002362:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002366:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800236a:	d123      	bne.n	80023b4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	681a      	ldr	r2, [r3, #0]
 8002372:	68fb      	ldr	r3, [r7, #12]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800237a:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002384:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	2200      	movs	r2, #0
 800238a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	2220      	movs	r2, #32
 8002390:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	2200      	movs	r2, #0
 8002398:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023a0:	f043 0204 	orr.w	r2, r3, #4
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	2200      	movs	r2, #0
 80023ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80023b0:	2301      	movs	r3, #1
 80023b2:	e067      	b.n	8002484 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80023ba:	d041      	beq.n	8002440 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80023bc:	f7ff f896 	bl	80014ec <HAL_GetTick>
 80023c0:	4602      	mov	r2, r0
 80023c2:	683b      	ldr	r3, [r7, #0]
 80023c4:	1ad3      	subs	r3, r2, r3
 80023c6:	687a      	ldr	r2, [r7, #4]
 80023c8:	429a      	cmp	r2, r3
 80023ca:	d302      	bcc.n	80023d2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d136      	bne.n	8002440 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80023d2:	68bb      	ldr	r3, [r7, #8]
 80023d4:	0c1b      	lsrs	r3, r3, #16
 80023d6:	b2db      	uxtb	r3, r3
 80023d8:	2b01      	cmp	r3, #1
 80023da:	d10c      	bne.n	80023f6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	695b      	ldr	r3, [r3, #20]
 80023e2:	43da      	mvns	r2, r3
 80023e4:	68bb      	ldr	r3, [r7, #8]
 80023e6:	4013      	ands	r3, r2
 80023e8:	b29b      	uxth	r3, r3
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	bf14      	ite	ne
 80023ee:	2301      	movne	r3, #1
 80023f0:	2300      	moveq	r3, #0
 80023f2:	b2db      	uxtb	r3, r3
 80023f4:	e00b      	b.n	800240e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	699b      	ldr	r3, [r3, #24]
 80023fc:	43da      	mvns	r2, r3
 80023fe:	68bb      	ldr	r3, [r7, #8]
 8002400:	4013      	ands	r3, r2
 8002402:	b29b      	uxth	r3, r3
 8002404:	2b00      	cmp	r3, #0
 8002406:	bf14      	ite	ne
 8002408:	2301      	movne	r3, #1
 800240a:	2300      	moveq	r3, #0
 800240c:	b2db      	uxtb	r3, r3
 800240e:	2b00      	cmp	r3, #0
 8002410:	d016      	beq.n	8002440 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	2200      	movs	r2, #0
 8002416:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	2220      	movs	r2, #32
 800241c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	2200      	movs	r2, #0
 8002424:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800242c:	f043 0220 	orr.w	r2, r3, #32
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	2200      	movs	r2, #0
 8002438:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800243c:	2301      	movs	r3, #1
 800243e:	e021      	b.n	8002484 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002440:	68bb      	ldr	r3, [r7, #8]
 8002442:	0c1b      	lsrs	r3, r3, #16
 8002444:	b2db      	uxtb	r3, r3
 8002446:	2b01      	cmp	r3, #1
 8002448:	d10c      	bne.n	8002464 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800244a:	68fb      	ldr	r3, [r7, #12]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	695b      	ldr	r3, [r3, #20]
 8002450:	43da      	mvns	r2, r3
 8002452:	68bb      	ldr	r3, [r7, #8]
 8002454:	4013      	ands	r3, r2
 8002456:	b29b      	uxth	r3, r3
 8002458:	2b00      	cmp	r3, #0
 800245a:	bf14      	ite	ne
 800245c:	2301      	movne	r3, #1
 800245e:	2300      	moveq	r3, #0
 8002460:	b2db      	uxtb	r3, r3
 8002462:	e00b      	b.n	800247c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	699b      	ldr	r3, [r3, #24]
 800246a:	43da      	mvns	r2, r3
 800246c:	68bb      	ldr	r3, [r7, #8]
 800246e:	4013      	ands	r3, r2
 8002470:	b29b      	uxth	r3, r3
 8002472:	2b00      	cmp	r3, #0
 8002474:	bf14      	ite	ne
 8002476:	2301      	movne	r3, #1
 8002478:	2300      	moveq	r3, #0
 800247a:	b2db      	uxtb	r3, r3
 800247c:	2b00      	cmp	r3, #0
 800247e:	f47f af6d 	bne.w	800235c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8002482:	2300      	movs	r3, #0
}
 8002484:	4618      	mov	r0, r3
 8002486:	3710      	adds	r7, #16
 8002488:	46bd      	mov	sp, r7
 800248a:	bd80      	pop	{r7, pc}

0800248c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800248c:	b580      	push	{r7, lr}
 800248e:	b084      	sub	sp, #16
 8002490:	af00      	add	r7, sp, #0
 8002492:	60f8      	str	r0, [r7, #12]
 8002494:	60b9      	str	r1, [r7, #8]
 8002496:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002498:	e034      	b.n	8002504 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800249a:	68f8      	ldr	r0, [r7, #12]
 800249c:	f000 f886 	bl	80025ac <I2C_IsAcknowledgeFailed>
 80024a0:	4603      	mov	r3, r0
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d001      	beq.n	80024aa <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80024a6:	2301      	movs	r3, #1
 80024a8:	e034      	b.n	8002514 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80024aa:	68bb      	ldr	r3, [r7, #8]
 80024ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80024b0:	d028      	beq.n	8002504 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80024b2:	f7ff f81b 	bl	80014ec <HAL_GetTick>
 80024b6:	4602      	mov	r2, r0
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	1ad3      	subs	r3, r2, r3
 80024bc:	68ba      	ldr	r2, [r7, #8]
 80024be:	429a      	cmp	r2, r3
 80024c0:	d302      	bcc.n	80024c8 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80024c2:	68bb      	ldr	r3, [r7, #8]
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d11d      	bne.n	8002504 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	695b      	ldr	r3, [r3, #20]
 80024ce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80024d2:	2b80      	cmp	r3, #128	@ 0x80
 80024d4:	d016      	beq.n	8002504 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	2200      	movs	r2, #0
 80024da:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	2220      	movs	r2, #32
 80024e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	2200      	movs	r2, #0
 80024e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024f0:	f043 0220 	orr.w	r2, r3, #32
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	2200      	movs	r2, #0
 80024fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002500:	2301      	movs	r3, #1
 8002502:	e007      	b.n	8002514 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	695b      	ldr	r3, [r3, #20]
 800250a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800250e:	2b80      	cmp	r3, #128	@ 0x80
 8002510:	d1c3      	bne.n	800249a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002512:	2300      	movs	r3, #0
}
 8002514:	4618      	mov	r0, r3
 8002516:	3710      	adds	r7, #16
 8002518:	46bd      	mov	sp, r7
 800251a:	bd80      	pop	{r7, pc}

0800251c <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800251c:	b580      	push	{r7, lr}
 800251e:	b084      	sub	sp, #16
 8002520:	af00      	add	r7, sp, #0
 8002522:	60f8      	str	r0, [r7, #12]
 8002524:	60b9      	str	r1, [r7, #8]
 8002526:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002528:	e034      	b.n	8002594 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800252a:	68f8      	ldr	r0, [r7, #12]
 800252c:	f000 f83e 	bl	80025ac <I2C_IsAcknowledgeFailed>
 8002530:	4603      	mov	r3, r0
 8002532:	2b00      	cmp	r3, #0
 8002534:	d001      	beq.n	800253a <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002536:	2301      	movs	r3, #1
 8002538:	e034      	b.n	80025a4 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800253a:	68bb      	ldr	r3, [r7, #8]
 800253c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002540:	d028      	beq.n	8002594 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002542:	f7fe ffd3 	bl	80014ec <HAL_GetTick>
 8002546:	4602      	mov	r2, r0
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	1ad3      	subs	r3, r2, r3
 800254c:	68ba      	ldr	r2, [r7, #8]
 800254e:	429a      	cmp	r2, r3
 8002550:	d302      	bcc.n	8002558 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002552:	68bb      	ldr	r3, [r7, #8]
 8002554:	2b00      	cmp	r3, #0
 8002556:	d11d      	bne.n	8002594 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	695b      	ldr	r3, [r3, #20]
 800255e:	f003 0304 	and.w	r3, r3, #4
 8002562:	2b04      	cmp	r3, #4
 8002564:	d016      	beq.n	8002594 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002566:	68fb      	ldr	r3, [r7, #12]
 8002568:	2200      	movs	r2, #0
 800256a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	2220      	movs	r2, #32
 8002570:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	2200      	movs	r2, #0
 8002578:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002580:	f043 0220 	orr.w	r2, r3, #32
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	2200      	movs	r2, #0
 800258c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002590:	2301      	movs	r3, #1
 8002592:	e007      	b.n	80025a4 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	695b      	ldr	r3, [r3, #20]
 800259a:	f003 0304 	and.w	r3, r3, #4
 800259e:	2b04      	cmp	r3, #4
 80025a0:	d1c3      	bne.n	800252a <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80025a2:	2300      	movs	r3, #0
}
 80025a4:	4618      	mov	r0, r3
 80025a6:	3710      	adds	r7, #16
 80025a8:	46bd      	mov	sp, r7
 80025aa:	bd80      	pop	{r7, pc}

080025ac <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80025ac:	b480      	push	{r7}
 80025ae:	b083      	sub	sp, #12
 80025b0:	af00      	add	r7, sp, #0
 80025b2:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	695b      	ldr	r3, [r3, #20]
 80025ba:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80025be:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80025c2:	d11b      	bne.n	80025fc <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80025cc:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	2200      	movs	r2, #0
 80025d2:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	2220      	movs	r2, #32
 80025d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	2200      	movs	r2, #0
 80025e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025e8:	f043 0204 	orr.w	r2, r3, #4
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	2200      	movs	r2, #0
 80025f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80025f8:	2301      	movs	r3, #1
 80025fa:	e000      	b.n	80025fe <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80025fc:	2300      	movs	r3, #0
}
 80025fe:	4618      	mov	r0, r3
 8002600:	370c      	adds	r7, #12
 8002602:	46bd      	mov	sp, r7
 8002604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002608:	4770      	bx	lr
	...

0800260c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800260c:	b580      	push	{r7, lr}
 800260e:	b086      	sub	sp, #24
 8002610:	af00      	add	r7, sp, #0
 8002612:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	2b00      	cmp	r3, #0
 8002618:	d101      	bne.n	800261e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800261a:	2301      	movs	r3, #1
 800261c:	e267      	b.n	8002aee <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	f003 0301 	and.w	r3, r3, #1
 8002626:	2b00      	cmp	r3, #0
 8002628:	d075      	beq.n	8002716 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800262a:	4b88      	ldr	r3, [pc, #544]	@ (800284c <HAL_RCC_OscConfig+0x240>)
 800262c:	689b      	ldr	r3, [r3, #8]
 800262e:	f003 030c 	and.w	r3, r3, #12
 8002632:	2b04      	cmp	r3, #4
 8002634:	d00c      	beq.n	8002650 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002636:	4b85      	ldr	r3, [pc, #532]	@ (800284c <HAL_RCC_OscConfig+0x240>)
 8002638:	689b      	ldr	r3, [r3, #8]
 800263a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800263e:	2b08      	cmp	r3, #8
 8002640:	d112      	bne.n	8002668 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002642:	4b82      	ldr	r3, [pc, #520]	@ (800284c <HAL_RCC_OscConfig+0x240>)
 8002644:	685b      	ldr	r3, [r3, #4]
 8002646:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800264a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800264e:	d10b      	bne.n	8002668 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002650:	4b7e      	ldr	r3, [pc, #504]	@ (800284c <HAL_RCC_OscConfig+0x240>)
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002658:	2b00      	cmp	r3, #0
 800265a:	d05b      	beq.n	8002714 <HAL_RCC_OscConfig+0x108>
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	685b      	ldr	r3, [r3, #4]
 8002660:	2b00      	cmp	r3, #0
 8002662:	d157      	bne.n	8002714 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002664:	2301      	movs	r3, #1
 8002666:	e242      	b.n	8002aee <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	685b      	ldr	r3, [r3, #4]
 800266c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002670:	d106      	bne.n	8002680 <HAL_RCC_OscConfig+0x74>
 8002672:	4b76      	ldr	r3, [pc, #472]	@ (800284c <HAL_RCC_OscConfig+0x240>)
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	4a75      	ldr	r2, [pc, #468]	@ (800284c <HAL_RCC_OscConfig+0x240>)
 8002678:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800267c:	6013      	str	r3, [r2, #0]
 800267e:	e01d      	b.n	80026bc <HAL_RCC_OscConfig+0xb0>
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	685b      	ldr	r3, [r3, #4]
 8002684:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002688:	d10c      	bne.n	80026a4 <HAL_RCC_OscConfig+0x98>
 800268a:	4b70      	ldr	r3, [pc, #448]	@ (800284c <HAL_RCC_OscConfig+0x240>)
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	4a6f      	ldr	r2, [pc, #444]	@ (800284c <HAL_RCC_OscConfig+0x240>)
 8002690:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002694:	6013      	str	r3, [r2, #0]
 8002696:	4b6d      	ldr	r3, [pc, #436]	@ (800284c <HAL_RCC_OscConfig+0x240>)
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	4a6c      	ldr	r2, [pc, #432]	@ (800284c <HAL_RCC_OscConfig+0x240>)
 800269c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80026a0:	6013      	str	r3, [r2, #0]
 80026a2:	e00b      	b.n	80026bc <HAL_RCC_OscConfig+0xb0>
 80026a4:	4b69      	ldr	r3, [pc, #420]	@ (800284c <HAL_RCC_OscConfig+0x240>)
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	4a68      	ldr	r2, [pc, #416]	@ (800284c <HAL_RCC_OscConfig+0x240>)
 80026aa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80026ae:	6013      	str	r3, [r2, #0]
 80026b0:	4b66      	ldr	r3, [pc, #408]	@ (800284c <HAL_RCC_OscConfig+0x240>)
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	4a65      	ldr	r2, [pc, #404]	@ (800284c <HAL_RCC_OscConfig+0x240>)
 80026b6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80026ba:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	685b      	ldr	r3, [r3, #4]
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d013      	beq.n	80026ec <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026c4:	f7fe ff12 	bl	80014ec <HAL_GetTick>
 80026c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80026ca:	e008      	b.n	80026de <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80026cc:	f7fe ff0e 	bl	80014ec <HAL_GetTick>
 80026d0:	4602      	mov	r2, r0
 80026d2:	693b      	ldr	r3, [r7, #16]
 80026d4:	1ad3      	subs	r3, r2, r3
 80026d6:	2b64      	cmp	r3, #100	@ 0x64
 80026d8:	d901      	bls.n	80026de <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80026da:	2303      	movs	r3, #3
 80026dc:	e207      	b.n	8002aee <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80026de:	4b5b      	ldr	r3, [pc, #364]	@ (800284c <HAL_RCC_OscConfig+0x240>)
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d0f0      	beq.n	80026cc <HAL_RCC_OscConfig+0xc0>
 80026ea:	e014      	b.n	8002716 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026ec:	f7fe fefe 	bl	80014ec <HAL_GetTick>
 80026f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80026f2:	e008      	b.n	8002706 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80026f4:	f7fe fefa 	bl	80014ec <HAL_GetTick>
 80026f8:	4602      	mov	r2, r0
 80026fa:	693b      	ldr	r3, [r7, #16]
 80026fc:	1ad3      	subs	r3, r2, r3
 80026fe:	2b64      	cmp	r3, #100	@ 0x64
 8002700:	d901      	bls.n	8002706 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002702:	2303      	movs	r3, #3
 8002704:	e1f3      	b.n	8002aee <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002706:	4b51      	ldr	r3, [pc, #324]	@ (800284c <HAL_RCC_OscConfig+0x240>)
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800270e:	2b00      	cmp	r3, #0
 8002710:	d1f0      	bne.n	80026f4 <HAL_RCC_OscConfig+0xe8>
 8002712:	e000      	b.n	8002716 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002714:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	f003 0302 	and.w	r3, r3, #2
 800271e:	2b00      	cmp	r3, #0
 8002720:	d063      	beq.n	80027ea <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002722:	4b4a      	ldr	r3, [pc, #296]	@ (800284c <HAL_RCC_OscConfig+0x240>)
 8002724:	689b      	ldr	r3, [r3, #8]
 8002726:	f003 030c 	and.w	r3, r3, #12
 800272a:	2b00      	cmp	r3, #0
 800272c:	d00b      	beq.n	8002746 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800272e:	4b47      	ldr	r3, [pc, #284]	@ (800284c <HAL_RCC_OscConfig+0x240>)
 8002730:	689b      	ldr	r3, [r3, #8]
 8002732:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002736:	2b08      	cmp	r3, #8
 8002738:	d11c      	bne.n	8002774 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800273a:	4b44      	ldr	r3, [pc, #272]	@ (800284c <HAL_RCC_OscConfig+0x240>)
 800273c:	685b      	ldr	r3, [r3, #4]
 800273e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002742:	2b00      	cmp	r3, #0
 8002744:	d116      	bne.n	8002774 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002746:	4b41      	ldr	r3, [pc, #260]	@ (800284c <HAL_RCC_OscConfig+0x240>)
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	f003 0302 	and.w	r3, r3, #2
 800274e:	2b00      	cmp	r3, #0
 8002750:	d005      	beq.n	800275e <HAL_RCC_OscConfig+0x152>
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	68db      	ldr	r3, [r3, #12]
 8002756:	2b01      	cmp	r3, #1
 8002758:	d001      	beq.n	800275e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800275a:	2301      	movs	r3, #1
 800275c:	e1c7      	b.n	8002aee <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800275e:	4b3b      	ldr	r3, [pc, #236]	@ (800284c <HAL_RCC_OscConfig+0x240>)
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	691b      	ldr	r3, [r3, #16]
 800276a:	00db      	lsls	r3, r3, #3
 800276c:	4937      	ldr	r1, [pc, #220]	@ (800284c <HAL_RCC_OscConfig+0x240>)
 800276e:	4313      	orrs	r3, r2
 8002770:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002772:	e03a      	b.n	80027ea <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	68db      	ldr	r3, [r3, #12]
 8002778:	2b00      	cmp	r3, #0
 800277a:	d020      	beq.n	80027be <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800277c:	4b34      	ldr	r3, [pc, #208]	@ (8002850 <HAL_RCC_OscConfig+0x244>)
 800277e:	2201      	movs	r2, #1
 8002780:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002782:	f7fe feb3 	bl	80014ec <HAL_GetTick>
 8002786:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002788:	e008      	b.n	800279c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800278a:	f7fe feaf 	bl	80014ec <HAL_GetTick>
 800278e:	4602      	mov	r2, r0
 8002790:	693b      	ldr	r3, [r7, #16]
 8002792:	1ad3      	subs	r3, r2, r3
 8002794:	2b02      	cmp	r3, #2
 8002796:	d901      	bls.n	800279c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002798:	2303      	movs	r3, #3
 800279a:	e1a8      	b.n	8002aee <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800279c:	4b2b      	ldr	r3, [pc, #172]	@ (800284c <HAL_RCC_OscConfig+0x240>)
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	f003 0302 	and.w	r3, r3, #2
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d0f0      	beq.n	800278a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80027a8:	4b28      	ldr	r3, [pc, #160]	@ (800284c <HAL_RCC_OscConfig+0x240>)
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	691b      	ldr	r3, [r3, #16]
 80027b4:	00db      	lsls	r3, r3, #3
 80027b6:	4925      	ldr	r1, [pc, #148]	@ (800284c <HAL_RCC_OscConfig+0x240>)
 80027b8:	4313      	orrs	r3, r2
 80027ba:	600b      	str	r3, [r1, #0]
 80027bc:	e015      	b.n	80027ea <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80027be:	4b24      	ldr	r3, [pc, #144]	@ (8002850 <HAL_RCC_OscConfig+0x244>)
 80027c0:	2200      	movs	r2, #0
 80027c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027c4:	f7fe fe92 	bl	80014ec <HAL_GetTick>
 80027c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80027ca:	e008      	b.n	80027de <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80027cc:	f7fe fe8e 	bl	80014ec <HAL_GetTick>
 80027d0:	4602      	mov	r2, r0
 80027d2:	693b      	ldr	r3, [r7, #16]
 80027d4:	1ad3      	subs	r3, r2, r3
 80027d6:	2b02      	cmp	r3, #2
 80027d8:	d901      	bls.n	80027de <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80027da:	2303      	movs	r3, #3
 80027dc:	e187      	b.n	8002aee <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80027de:	4b1b      	ldr	r3, [pc, #108]	@ (800284c <HAL_RCC_OscConfig+0x240>)
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	f003 0302 	and.w	r3, r3, #2
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d1f0      	bne.n	80027cc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	f003 0308 	and.w	r3, r3, #8
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d036      	beq.n	8002864 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	695b      	ldr	r3, [r3, #20]
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d016      	beq.n	800282c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80027fe:	4b15      	ldr	r3, [pc, #84]	@ (8002854 <HAL_RCC_OscConfig+0x248>)
 8002800:	2201      	movs	r2, #1
 8002802:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002804:	f7fe fe72 	bl	80014ec <HAL_GetTick>
 8002808:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800280a:	e008      	b.n	800281e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800280c:	f7fe fe6e 	bl	80014ec <HAL_GetTick>
 8002810:	4602      	mov	r2, r0
 8002812:	693b      	ldr	r3, [r7, #16]
 8002814:	1ad3      	subs	r3, r2, r3
 8002816:	2b02      	cmp	r3, #2
 8002818:	d901      	bls.n	800281e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800281a:	2303      	movs	r3, #3
 800281c:	e167      	b.n	8002aee <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800281e:	4b0b      	ldr	r3, [pc, #44]	@ (800284c <HAL_RCC_OscConfig+0x240>)
 8002820:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002822:	f003 0302 	and.w	r3, r3, #2
 8002826:	2b00      	cmp	r3, #0
 8002828:	d0f0      	beq.n	800280c <HAL_RCC_OscConfig+0x200>
 800282a:	e01b      	b.n	8002864 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800282c:	4b09      	ldr	r3, [pc, #36]	@ (8002854 <HAL_RCC_OscConfig+0x248>)
 800282e:	2200      	movs	r2, #0
 8002830:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002832:	f7fe fe5b 	bl	80014ec <HAL_GetTick>
 8002836:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002838:	e00e      	b.n	8002858 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800283a:	f7fe fe57 	bl	80014ec <HAL_GetTick>
 800283e:	4602      	mov	r2, r0
 8002840:	693b      	ldr	r3, [r7, #16]
 8002842:	1ad3      	subs	r3, r2, r3
 8002844:	2b02      	cmp	r3, #2
 8002846:	d907      	bls.n	8002858 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002848:	2303      	movs	r3, #3
 800284a:	e150      	b.n	8002aee <HAL_RCC_OscConfig+0x4e2>
 800284c:	40023800 	.word	0x40023800
 8002850:	42470000 	.word	0x42470000
 8002854:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002858:	4b88      	ldr	r3, [pc, #544]	@ (8002a7c <HAL_RCC_OscConfig+0x470>)
 800285a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800285c:	f003 0302 	and.w	r3, r3, #2
 8002860:	2b00      	cmp	r3, #0
 8002862:	d1ea      	bne.n	800283a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	f003 0304 	and.w	r3, r3, #4
 800286c:	2b00      	cmp	r3, #0
 800286e:	f000 8097 	beq.w	80029a0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002872:	2300      	movs	r3, #0
 8002874:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002876:	4b81      	ldr	r3, [pc, #516]	@ (8002a7c <HAL_RCC_OscConfig+0x470>)
 8002878:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800287a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800287e:	2b00      	cmp	r3, #0
 8002880:	d10f      	bne.n	80028a2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002882:	2300      	movs	r3, #0
 8002884:	60bb      	str	r3, [r7, #8]
 8002886:	4b7d      	ldr	r3, [pc, #500]	@ (8002a7c <HAL_RCC_OscConfig+0x470>)
 8002888:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800288a:	4a7c      	ldr	r2, [pc, #496]	@ (8002a7c <HAL_RCC_OscConfig+0x470>)
 800288c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002890:	6413      	str	r3, [r2, #64]	@ 0x40
 8002892:	4b7a      	ldr	r3, [pc, #488]	@ (8002a7c <HAL_RCC_OscConfig+0x470>)
 8002894:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002896:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800289a:	60bb      	str	r3, [r7, #8]
 800289c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800289e:	2301      	movs	r3, #1
 80028a0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80028a2:	4b77      	ldr	r3, [pc, #476]	@ (8002a80 <HAL_RCC_OscConfig+0x474>)
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d118      	bne.n	80028e0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80028ae:	4b74      	ldr	r3, [pc, #464]	@ (8002a80 <HAL_RCC_OscConfig+0x474>)
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	4a73      	ldr	r2, [pc, #460]	@ (8002a80 <HAL_RCC_OscConfig+0x474>)
 80028b4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80028b8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80028ba:	f7fe fe17 	bl	80014ec <HAL_GetTick>
 80028be:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80028c0:	e008      	b.n	80028d4 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80028c2:	f7fe fe13 	bl	80014ec <HAL_GetTick>
 80028c6:	4602      	mov	r2, r0
 80028c8:	693b      	ldr	r3, [r7, #16]
 80028ca:	1ad3      	subs	r3, r2, r3
 80028cc:	2b02      	cmp	r3, #2
 80028ce:	d901      	bls.n	80028d4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80028d0:	2303      	movs	r3, #3
 80028d2:	e10c      	b.n	8002aee <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80028d4:	4b6a      	ldr	r3, [pc, #424]	@ (8002a80 <HAL_RCC_OscConfig+0x474>)
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d0f0      	beq.n	80028c2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	689b      	ldr	r3, [r3, #8]
 80028e4:	2b01      	cmp	r3, #1
 80028e6:	d106      	bne.n	80028f6 <HAL_RCC_OscConfig+0x2ea>
 80028e8:	4b64      	ldr	r3, [pc, #400]	@ (8002a7c <HAL_RCC_OscConfig+0x470>)
 80028ea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80028ec:	4a63      	ldr	r2, [pc, #396]	@ (8002a7c <HAL_RCC_OscConfig+0x470>)
 80028ee:	f043 0301 	orr.w	r3, r3, #1
 80028f2:	6713      	str	r3, [r2, #112]	@ 0x70
 80028f4:	e01c      	b.n	8002930 <HAL_RCC_OscConfig+0x324>
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	689b      	ldr	r3, [r3, #8]
 80028fa:	2b05      	cmp	r3, #5
 80028fc:	d10c      	bne.n	8002918 <HAL_RCC_OscConfig+0x30c>
 80028fe:	4b5f      	ldr	r3, [pc, #380]	@ (8002a7c <HAL_RCC_OscConfig+0x470>)
 8002900:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002902:	4a5e      	ldr	r2, [pc, #376]	@ (8002a7c <HAL_RCC_OscConfig+0x470>)
 8002904:	f043 0304 	orr.w	r3, r3, #4
 8002908:	6713      	str	r3, [r2, #112]	@ 0x70
 800290a:	4b5c      	ldr	r3, [pc, #368]	@ (8002a7c <HAL_RCC_OscConfig+0x470>)
 800290c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800290e:	4a5b      	ldr	r2, [pc, #364]	@ (8002a7c <HAL_RCC_OscConfig+0x470>)
 8002910:	f043 0301 	orr.w	r3, r3, #1
 8002914:	6713      	str	r3, [r2, #112]	@ 0x70
 8002916:	e00b      	b.n	8002930 <HAL_RCC_OscConfig+0x324>
 8002918:	4b58      	ldr	r3, [pc, #352]	@ (8002a7c <HAL_RCC_OscConfig+0x470>)
 800291a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800291c:	4a57      	ldr	r2, [pc, #348]	@ (8002a7c <HAL_RCC_OscConfig+0x470>)
 800291e:	f023 0301 	bic.w	r3, r3, #1
 8002922:	6713      	str	r3, [r2, #112]	@ 0x70
 8002924:	4b55      	ldr	r3, [pc, #340]	@ (8002a7c <HAL_RCC_OscConfig+0x470>)
 8002926:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002928:	4a54      	ldr	r2, [pc, #336]	@ (8002a7c <HAL_RCC_OscConfig+0x470>)
 800292a:	f023 0304 	bic.w	r3, r3, #4
 800292e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	689b      	ldr	r3, [r3, #8]
 8002934:	2b00      	cmp	r3, #0
 8002936:	d015      	beq.n	8002964 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002938:	f7fe fdd8 	bl	80014ec <HAL_GetTick>
 800293c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800293e:	e00a      	b.n	8002956 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002940:	f7fe fdd4 	bl	80014ec <HAL_GetTick>
 8002944:	4602      	mov	r2, r0
 8002946:	693b      	ldr	r3, [r7, #16]
 8002948:	1ad3      	subs	r3, r2, r3
 800294a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800294e:	4293      	cmp	r3, r2
 8002950:	d901      	bls.n	8002956 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002952:	2303      	movs	r3, #3
 8002954:	e0cb      	b.n	8002aee <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002956:	4b49      	ldr	r3, [pc, #292]	@ (8002a7c <HAL_RCC_OscConfig+0x470>)
 8002958:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800295a:	f003 0302 	and.w	r3, r3, #2
 800295e:	2b00      	cmp	r3, #0
 8002960:	d0ee      	beq.n	8002940 <HAL_RCC_OscConfig+0x334>
 8002962:	e014      	b.n	800298e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002964:	f7fe fdc2 	bl	80014ec <HAL_GetTick>
 8002968:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800296a:	e00a      	b.n	8002982 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800296c:	f7fe fdbe 	bl	80014ec <HAL_GetTick>
 8002970:	4602      	mov	r2, r0
 8002972:	693b      	ldr	r3, [r7, #16]
 8002974:	1ad3      	subs	r3, r2, r3
 8002976:	f241 3288 	movw	r2, #5000	@ 0x1388
 800297a:	4293      	cmp	r3, r2
 800297c:	d901      	bls.n	8002982 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800297e:	2303      	movs	r3, #3
 8002980:	e0b5      	b.n	8002aee <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002982:	4b3e      	ldr	r3, [pc, #248]	@ (8002a7c <HAL_RCC_OscConfig+0x470>)
 8002984:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002986:	f003 0302 	and.w	r3, r3, #2
 800298a:	2b00      	cmp	r3, #0
 800298c:	d1ee      	bne.n	800296c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800298e:	7dfb      	ldrb	r3, [r7, #23]
 8002990:	2b01      	cmp	r3, #1
 8002992:	d105      	bne.n	80029a0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002994:	4b39      	ldr	r3, [pc, #228]	@ (8002a7c <HAL_RCC_OscConfig+0x470>)
 8002996:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002998:	4a38      	ldr	r2, [pc, #224]	@ (8002a7c <HAL_RCC_OscConfig+0x470>)
 800299a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800299e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	699b      	ldr	r3, [r3, #24]
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	f000 80a1 	beq.w	8002aec <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80029aa:	4b34      	ldr	r3, [pc, #208]	@ (8002a7c <HAL_RCC_OscConfig+0x470>)
 80029ac:	689b      	ldr	r3, [r3, #8]
 80029ae:	f003 030c 	and.w	r3, r3, #12
 80029b2:	2b08      	cmp	r3, #8
 80029b4:	d05c      	beq.n	8002a70 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	699b      	ldr	r3, [r3, #24]
 80029ba:	2b02      	cmp	r3, #2
 80029bc:	d141      	bne.n	8002a42 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80029be:	4b31      	ldr	r3, [pc, #196]	@ (8002a84 <HAL_RCC_OscConfig+0x478>)
 80029c0:	2200      	movs	r2, #0
 80029c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029c4:	f7fe fd92 	bl	80014ec <HAL_GetTick>
 80029c8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80029ca:	e008      	b.n	80029de <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80029cc:	f7fe fd8e 	bl	80014ec <HAL_GetTick>
 80029d0:	4602      	mov	r2, r0
 80029d2:	693b      	ldr	r3, [r7, #16]
 80029d4:	1ad3      	subs	r3, r2, r3
 80029d6:	2b02      	cmp	r3, #2
 80029d8:	d901      	bls.n	80029de <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80029da:	2303      	movs	r3, #3
 80029dc:	e087      	b.n	8002aee <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80029de:	4b27      	ldr	r3, [pc, #156]	@ (8002a7c <HAL_RCC_OscConfig+0x470>)
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d1f0      	bne.n	80029cc <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	69da      	ldr	r2, [r3, #28]
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	6a1b      	ldr	r3, [r3, #32]
 80029f2:	431a      	orrs	r2, r3
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029f8:	019b      	lsls	r3, r3, #6
 80029fa:	431a      	orrs	r2, r3
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a00:	085b      	lsrs	r3, r3, #1
 8002a02:	3b01      	subs	r3, #1
 8002a04:	041b      	lsls	r3, r3, #16
 8002a06:	431a      	orrs	r2, r3
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a0c:	061b      	lsls	r3, r3, #24
 8002a0e:	491b      	ldr	r1, [pc, #108]	@ (8002a7c <HAL_RCC_OscConfig+0x470>)
 8002a10:	4313      	orrs	r3, r2
 8002a12:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002a14:	4b1b      	ldr	r3, [pc, #108]	@ (8002a84 <HAL_RCC_OscConfig+0x478>)
 8002a16:	2201      	movs	r2, #1
 8002a18:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a1a:	f7fe fd67 	bl	80014ec <HAL_GetTick>
 8002a1e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002a20:	e008      	b.n	8002a34 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a22:	f7fe fd63 	bl	80014ec <HAL_GetTick>
 8002a26:	4602      	mov	r2, r0
 8002a28:	693b      	ldr	r3, [r7, #16]
 8002a2a:	1ad3      	subs	r3, r2, r3
 8002a2c:	2b02      	cmp	r3, #2
 8002a2e:	d901      	bls.n	8002a34 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002a30:	2303      	movs	r3, #3
 8002a32:	e05c      	b.n	8002aee <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002a34:	4b11      	ldr	r3, [pc, #68]	@ (8002a7c <HAL_RCC_OscConfig+0x470>)
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d0f0      	beq.n	8002a22 <HAL_RCC_OscConfig+0x416>
 8002a40:	e054      	b.n	8002aec <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a42:	4b10      	ldr	r3, [pc, #64]	@ (8002a84 <HAL_RCC_OscConfig+0x478>)
 8002a44:	2200      	movs	r2, #0
 8002a46:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a48:	f7fe fd50 	bl	80014ec <HAL_GetTick>
 8002a4c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002a4e:	e008      	b.n	8002a62 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a50:	f7fe fd4c 	bl	80014ec <HAL_GetTick>
 8002a54:	4602      	mov	r2, r0
 8002a56:	693b      	ldr	r3, [r7, #16]
 8002a58:	1ad3      	subs	r3, r2, r3
 8002a5a:	2b02      	cmp	r3, #2
 8002a5c:	d901      	bls.n	8002a62 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002a5e:	2303      	movs	r3, #3
 8002a60:	e045      	b.n	8002aee <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002a62:	4b06      	ldr	r3, [pc, #24]	@ (8002a7c <HAL_RCC_OscConfig+0x470>)
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d1f0      	bne.n	8002a50 <HAL_RCC_OscConfig+0x444>
 8002a6e:	e03d      	b.n	8002aec <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	699b      	ldr	r3, [r3, #24]
 8002a74:	2b01      	cmp	r3, #1
 8002a76:	d107      	bne.n	8002a88 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002a78:	2301      	movs	r3, #1
 8002a7a:	e038      	b.n	8002aee <HAL_RCC_OscConfig+0x4e2>
 8002a7c:	40023800 	.word	0x40023800
 8002a80:	40007000 	.word	0x40007000
 8002a84:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002a88:	4b1b      	ldr	r3, [pc, #108]	@ (8002af8 <HAL_RCC_OscConfig+0x4ec>)
 8002a8a:	685b      	ldr	r3, [r3, #4]
 8002a8c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	699b      	ldr	r3, [r3, #24]
 8002a92:	2b01      	cmp	r3, #1
 8002a94:	d028      	beq.n	8002ae8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002aa0:	429a      	cmp	r2, r3
 8002aa2:	d121      	bne.n	8002ae8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002aae:	429a      	cmp	r2, r3
 8002ab0:	d11a      	bne.n	8002ae8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002ab2:	68fa      	ldr	r2, [r7, #12]
 8002ab4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002ab8:	4013      	ands	r3, r2
 8002aba:	687a      	ldr	r2, [r7, #4]
 8002abc:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002abe:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002ac0:	4293      	cmp	r3, r2
 8002ac2:	d111      	bne.n	8002ae8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ace:	085b      	lsrs	r3, r3, #1
 8002ad0:	3b01      	subs	r3, #1
 8002ad2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002ad4:	429a      	cmp	r2, r3
 8002ad6:	d107      	bne.n	8002ae8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ae2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002ae4:	429a      	cmp	r2, r3
 8002ae6:	d001      	beq.n	8002aec <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002ae8:	2301      	movs	r3, #1
 8002aea:	e000      	b.n	8002aee <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002aec:	2300      	movs	r3, #0
}
 8002aee:	4618      	mov	r0, r3
 8002af0:	3718      	adds	r7, #24
 8002af2:	46bd      	mov	sp, r7
 8002af4:	bd80      	pop	{r7, pc}
 8002af6:	bf00      	nop
 8002af8:	40023800 	.word	0x40023800

08002afc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002afc:	b580      	push	{r7, lr}
 8002afe:	b084      	sub	sp, #16
 8002b00:	af00      	add	r7, sp, #0
 8002b02:	6078      	str	r0, [r7, #4]
 8002b04:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d101      	bne.n	8002b10 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002b0c:	2301      	movs	r3, #1
 8002b0e:	e0cc      	b.n	8002caa <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002b10:	4b68      	ldr	r3, [pc, #416]	@ (8002cb4 <HAL_RCC_ClockConfig+0x1b8>)
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	f003 0307 	and.w	r3, r3, #7
 8002b18:	683a      	ldr	r2, [r7, #0]
 8002b1a:	429a      	cmp	r2, r3
 8002b1c:	d90c      	bls.n	8002b38 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b1e:	4b65      	ldr	r3, [pc, #404]	@ (8002cb4 <HAL_RCC_ClockConfig+0x1b8>)
 8002b20:	683a      	ldr	r2, [r7, #0]
 8002b22:	b2d2      	uxtb	r2, r2
 8002b24:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b26:	4b63      	ldr	r3, [pc, #396]	@ (8002cb4 <HAL_RCC_ClockConfig+0x1b8>)
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	f003 0307 	and.w	r3, r3, #7
 8002b2e:	683a      	ldr	r2, [r7, #0]
 8002b30:	429a      	cmp	r2, r3
 8002b32:	d001      	beq.n	8002b38 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002b34:	2301      	movs	r3, #1
 8002b36:	e0b8      	b.n	8002caa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	f003 0302 	and.w	r3, r3, #2
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d020      	beq.n	8002b86 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	f003 0304 	and.w	r3, r3, #4
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d005      	beq.n	8002b5c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002b50:	4b59      	ldr	r3, [pc, #356]	@ (8002cb8 <HAL_RCC_ClockConfig+0x1bc>)
 8002b52:	689b      	ldr	r3, [r3, #8]
 8002b54:	4a58      	ldr	r2, [pc, #352]	@ (8002cb8 <HAL_RCC_ClockConfig+0x1bc>)
 8002b56:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002b5a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	f003 0308 	and.w	r3, r3, #8
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d005      	beq.n	8002b74 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002b68:	4b53      	ldr	r3, [pc, #332]	@ (8002cb8 <HAL_RCC_ClockConfig+0x1bc>)
 8002b6a:	689b      	ldr	r3, [r3, #8]
 8002b6c:	4a52      	ldr	r2, [pc, #328]	@ (8002cb8 <HAL_RCC_ClockConfig+0x1bc>)
 8002b6e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002b72:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002b74:	4b50      	ldr	r3, [pc, #320]	@ (8002cb8 <HAL_RCC_ClockConfig+0x1bc>)
 8002b76:	689b      	ldr	r3, [r3, #8]
 8002b78:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	689b      	ldr	r3, [r3, #8]
 8002b80:	494d      	ldr	r1, [pc, #308]	@ (8002cb8 <HAL_RCC_ClockConfig+0x1bc>)
 8002b82:	4313      	orrs	r3, r2
 8002b84:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	f003 0301 	and.w	r3, r3, #1
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d044      	beq.n	8002c1c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	685b      	ldr	r3, [r3, #4]
 8002b96:	2b01      	cmp	r3, #1
 8002b98:	d107      	bne.n	8002baa <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b9a:	4b47      	ldr	r3, [pc, #284]	@ (8002cb8 <HAL_RCC_ClockConfig+0x1bc>)
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d119      	bne.n	8002bda <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002ba6:	2301      	movs	r3, #1
 8002ba8:	e07f      	b.n	8002caa <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	685b      	ldr	r3, [r3, #4]
 8002bae:	2b02      	cmp	r3, #2
 8002bb0:	d003      	beq.n	8002bba <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002bb6:	2b03      	cmp	r3, #3
 8002bb8:	d107      	bne.n	8002bca <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002bba:	4b3f      	ldr	r3, [pc, #252]	@ (8002cb8 <HAL_RCC_ClockConfig+0x1bc>)
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d109      	bne.n	8002bda <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002bc6:	2301      	movs	r3, #1
 8002bc8:	e06f      	b.n	8002caa <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002bca:	4b3b      	ldr	r3, [pc, #236]	@ (8002cb8 <HAL_RCC_ClockConfig+0x1bc>)
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	f003 0302 	and.w	r3, r3, #2
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d101      	bne.n	8002bda <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002bd6:	2301      	movs	r3, #1
 8002bd8:	e067      	b.n	8002caa <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002bda:	4b37      	ldr	r3, [pc, #220]	@ (8002cb8 <HAL_RCC_ClockConfig+0x1bc>)
 8002bdc:	689b      	ldr	r3, [r3, #8]
 8002bde:	f023 0203 	bic.w	r2, r3, #3
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	685b      	ldr	r3, [r3, #4]
 8002be6:	4934      	ldr	r1, [pc, #208]	@ (8002cb8 <HAL_RCC_ClockConfig+0x1bc>)
 8002be8:	4313      	orrs	r3, r2
 8002bea:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002bec:	f7fe fc7e 	bl	80014ec <HAL_GetTick>
 8002bf0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002bf2:	e00a      	b.n	8002c0a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002bf4:	f7fe fc7a 	bl	80014ec <HAL_GetTick>
 8002bf8:	4602      	mov	r2, r0
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	1ad3      	subs	r3, r2, r3
 8002bfe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c02:	4293      	cmp	r3, r2
 8002c04:	d901      	bls.n	8002c0a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002c06:	2303      	movs	r3, #3
 8002c08:	e04f      	b.n	8002caa <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c0a:	4b2b      	ldr	r3, [pc, #172]	@ (8002cb8 <HAL_RCC_ClockConfig+0x1bc>)
 8002c0c:	689b      	ldr	r3, [r3, #8]
 8002c0e:	f003 020c 	and.w	r2, r3, #12
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	685b      	ldr	r3, [r3, #4]
 8002c16:	009b      	lsls	r3, r3, #2
 8002c18:	429a      	cmp	r2, r3
 8002c1a:	d1eb      	bne.n	8002bf4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002c1c:	4b25      	ldr	r3, [pc, #148]	@ (8002cb4 <HAL_RCC_ClockConfig+0x1b8>)
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	f003 0307 	and.w	r3, r3, #7
 8002c24:	683a      	ldr	r2, [r7, #0]
 8002c26:	429a      	cmp	r2, r3
 8002c28:	d20c      	bcs.n	8002c44 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c2a:	4b22      	ldr	r3, [pc, #136]	@ (8002cb4 <HAL_RCC_ClockConfig+0x1b8>)
 8002c2c:	683a      	ldr	r2, [r7, #0]
 8002c2e:	b2d2      	uxtb	r2, r2
 8002c30:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c32:	4b20      	ldr	r3, [pc, #128]	@ (8002cb4 <HAL_RCC_ClockConfig+0x1b8>)
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	f003 0307 	and.w	r3, r3, #7
 8002c3a:	683a      	ldr	r2, [r7, #0]
 8002c3c:	429a      	cmp	r2, r3
 8002c3e:	d001      	beq.n	8002c44 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002c40:	2301      	movs	r3, #1
 8002c42:	e032      	b.n	8002caa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	f003 0304 	and.w	r3, r3, #4
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d008      	beq.n	8002c62 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002c50:	4b19      	ldr	r3, [pc, #100]	@ (8002cb8 <HAL_RCC_ClockConfig+0x1bc>)
 8002c52:	689b      	ldr	r3, [r3, #8]
 8002c54:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	68db      	ldr	r3, [r3, #12]
 8002c5c:	4916      	ldr	r1, [pc, #88]	@ (8002cb8 <HAL_RCC_ClockConfig+0x1bc>)
 8002c5e:	4313      	orrs	r3, r2
 8002c60:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	f003 0308 	and.w	r3, r3, #8
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d009      	beq.n	8002c82 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002c6e:	4b12      	ldr	r3, [pc, #72]	@ (8002cb8 <HAL_RCC_ClockConfig+0x1bc>)
 8002c70:	689b      	ldr	r3, [r3, #8]
 8002c72:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	691b      	ldr	r3, [r3, #16]
 8002c7a:	00db      	lsls	r3, r3, #3
 8002c7c:	490e      	ldr	r1, [pc, #56]	@ (8002cb8 <HAL_RCC_ClockConfig+0x1bc>)
 8002c7e:	4313      	orrs	r3, r2
 8002c80:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002c82:	f000 f821 	bl	8002cc8 <HAL_RCC_GetSysClockFreq>
 8002c86:	4602      	mov	r2, r0
 8002c88:	4b0b      	ldr	r3, [pc, #44]	@ (8002cb8 <HAL_RCC_ClockConfig+0x1bc>)
 8002c8a:	689b      	ldr	r3, [r3, #8]
 8002c8c:	091b      	lsrs	r3, r3, #4
 8002c8e:	f003 030f 	and.w	r3, r3, #15
 8002c92:	490a      	ldr	r1, [pc, #40]	@ (8002cbc <HAL_RCC_ClockConfig+0x1c0>)
 8002c94:	5ccb      	ldrb	r3, [r1, r3]
 8002c96:	fa22 f303 	lsr.w	r3, r2, r3
 8002c9a:	4a09      	ldr	r2, [pc, #36]	@ (8002cc0 <HAL_RCC_ClockConfig+0x1c4>)
 8002c9c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002c9e:	4b09      	ldr	r3, [pc, #36]	@ (8002cc4 <HAL_RCC_ClockConfig+0x1c8>)
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	4618      	mov	r0, r3
 8002ca4:	f7fe fbde 	bl	8001464 <HAL_InitTick>

  return HAL_OK;
 8002ca8:	2300      	movs	r3, #0
}
 8002caa:	4618      	mov	r0, r3
 8002cac:	3710      	adds	r7, #16
 8002cae:	46bd      	mov	sp, r7
 8002cb0:	bd80      	pop	{r7, pc}
 8002cb2:	bf00      	nop
 8002cb4:	40023c00 	.word	0x40023c00
 8002cb8:	40023800 	.word	0x40023800
 8002cbc:	08006d40 	.word	0x08006d40
 8002cc0:	20000000 	.word	0x20000000
 8002cc4:	20000004 	.word	0x20000004

08002cc8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002cc8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002ccc:	b094      	sub	sp, #80	@ 0x50
 8002cce:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002cd0:	2300      	movs	r3, #0
 8002cd2:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8002cd4:	2300      	movs	r3, #0
 8002cd6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8002cd8:	2300      	movs	r3, #0
 8002cda:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8002cdc:	2300      	movs	r3, #0
 8002cde:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002ce0:	4b79      	ldr	r3, [pc, #484]	@ (8002ec8 <HAL_RCC_GetSysClockFreq+0x200>)
 8002ce2:	689b      	ldr	r3, [r3, #8]
 8002ce4:	f003 030c 	and.w	r3, r3, #12
 8002ce8:	2b08      	cmp	r3, #8
 8002cea:	d00d      	beq.n	8002d08 <HAL_RCC_GetSysClockFreq+0x40>
 8002cec:	2b08      	cmp	r3, #8
 8002cee:	f200 80e1 	bhi.w	8002eb4 <HAL_RCC_GetSysClockFreq+0x1ec>
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d002      	beq.n	8002cfc <HAL_RCC_GetSysClockFreq+0x34>
 8002cf6:	2b04      	cmp	r3, #4
 8002cf8:	d003      	beq.n	8002d02 <HAL_RCC_GetSysClockFreq+0x3a>
 8002cfa:	e0db      	b.n	8002eb4 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002cfc:	4b73      	ldr	r3, [pc, #460]	@ (8002ecc <HAL_RCC_GetSysClockFreq+0x204>)
 8002cfe:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002d00:	e0db      	b.n	8002eba <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002d02:	4b73      	ldr	r3, [pc, #460]	@ (8002ed0 <HAL_RCC_GetSysClockFreq+0x208>)
 8002d04:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002d06:	e0d8      	b.n	8002eba <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002d08:	4b6f      	ldr	r3, [pc, #444]	@ (8002ec8 <HAL_RCC_GetSysClockFreq+0x200>)
 8002d0a:	685b      	ldr	r3, [r3, #4]
 8002d0c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002d10:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002d12:	4b6d      	ldr	r3, [pc, #436]	@ (8002ec8 <HAL_RCC_GetSysClockFreq+0x200>)
 8002d14:	685b      	ldr	r3, [r3, #4]
 8002d16:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d063      	beq.n	8002de6 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002d1e:	4b6a      	ldr	r3, [pc, #424]	@ (8002ec8 <HAL_RCC_GetSysClockFreq+0x200>)
 8002d20:	685b      	ldr	r3, [r3, #4]
 8002d22:	099b      	lsrs	r3, r3, #6
 8002d24:	2200      	movs	r2, #0
 8002d26:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002d28:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8002d2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002d2c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002d30:	633b      	str	r3, [r7, #48]	@ 0x30
 8002d32:	2300      	movs	r3, #0
 8002d34:	637b      	str	r3, [r7, #52]	@ 0x34
 8002d36:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8002d3a:	4622      	mov	r2, r4
 8002d3c:	462b      	mov	r3, r5
 8002d3e:	f04f 0000 	mov.w	r0, #0
 8002d42:	f04f 0100 	mov.w	r1, #0
 8002d46:	0159      	lsls	r1, r3, #5
 8002d48:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002d4c:	0150      	lsls	r0, r2, #5
 8002d4e:	4602      	mov	r2, r0
 8002d50:	460b      	mov	r3, r1
 8002d52:	4621      	mov	r1, r4
 8002d54:	1a51      	subs	r1, r2, r1
 8002d56:	6139      	str	r1, [r7, #16]
 8002d58:	4629      	mov	r1, r5
 8002d5a:	eb63 0301 	sbc.w	r3, r3, r1
 8002d5e:	617b      	str	r3, [r7, #20]
 8002d60:	f04f 0200 	mov.w	r2, #0
 8002d64:	f04f 0300 	mov.w	r3, #0
 8002d68:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002d6c:	4659      	mov	r1, fp
 8002d6e:	018b      	lsls	r3, r1, #6
 8002d70:	4651      	mov	r1, sl
 8002d72:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002d76:	4651      	mov	r1, sl
 8002d78:	018a      	lsls	r2, r1, #6
 8002d7a:	4651      	mov	r1, sl
 8002d7c:	ebb2 0801 	subs.w	r8, r2, r1
 8002d80:	4659      	mov	r1, fp
 8002d82:	eb63 0901 	sbc.w	r9, r3, r1
 8002d86:	f04f 0200 	mov.w	r2, #0
 8002d8a:	f04f 0300 	mov.w	r3, #0
 8002d8e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002d92:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002d96:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002d9a:	4690      	mov	r8, r2
 8002d9c:	4699      	mov	r9, r3
 8002d9e:	4623      	mov	r3, r4
 8002da0:	eb18 0303 	adds.w	r3, r8, r3
 8002da4:	60bb      	str	r3, [r7, #8]
 8002da6:	462b      	mov	r3, r5
 8002da8:	eb49 0303 	adc.w	r3, r9, r3
 8002dac:	60fb      	str	r3, [r7, #12]
 8002dae:	f04f 0200 	mov.w	r2, #0
 8002db2:	f04f 0300 	mov.w	r3, #0
 8002db6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002dba:	4629      	mov	r1, r5
 8002dbc:	024b      	lsls	r3, r1, #9
 8002dbe:	4621      	mov	r1, r4
 8002dc0:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002dc4:	4621      	mov	r1, r4
 8002dc6:	024a      	lsls	r2, r1, #9
 8002dc8:	4610      	mov	r0, r2
 8002dca:	4619      	mov	r1, r3
 8002dcc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002dce:	2200      	movs	r2, #0
 8002dd0:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002dd2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002dd4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002dd8:	f7fd fe48 	bl	8000a6c <__aeabi_uldivmod>
 8002ddc:	4602      	mov	r2, r0
 8002dde:	460b      	mov	r3, r1
 8002de0:	4613      	mov	r3, r2
 8002de2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002de4:	e058      	b.n	8002e98 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002de6:	4b38      	ldr	r3, [pc, #224]	@ (8002ec8 <HAL_RCC_GetSysClockFreq+0x200>)
 8002de8:	685b      	ldr	r3, [r3, #4]
 8002dea:	099b      	lsrs	r3, r3, #6
 8002dec:	2200      	movs	r2, #0
 8002dee:	4618      	mov	r0, r3
 8002df0:	4611      	mov	r1, r2
 8002df2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002df6:	623b      	str	r3, [r7, #32]
 8002df8:	2300      	movs	r3, #0
 8002dfa:	627b      	str	r3, [r7, #36]	@ 0x24
 8002dfc:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002e00:	4642      	mov	r2, r8
 8002e02:	464b      	mov	r3, r9
 8002e04:	f04f 0000 	mov.w	r0, #0
 8002e08:	f04f 0100 	mov.w	r1, #0
 8002e0c:	0159      	lsls	r1, r3, #5
 8002e0e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002e12:	0150      	lsls	r0, r2, #5
 8002e14:	4602      	mov	r2, r0
 8002e16:	460b      	mov	r3, r1
 8002e18:	4641      	mov	r1, r8
 8002e1a:	ebb2 0a01 	subs.w	sl, r2, r1
 8002e1e:	4649      	mov	r1, r9
 8002e20:	eb63 0b01 	sbc.w	fp, r3, r1
 8002e24:	f04f 0200 	mov.w	r2, #0
 8002e28:	f04f 0300 	mov.w	r3, #0
 8002e2c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002e30:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002e34:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002e38:	ebb2 040a 	subs.w	r4, r2, sl
 8002e3c:	eb63 050b 	sbc.w	r5, r3, fp
 8002e40:	f04f 0200 	mov.w	r2, #0
 8002e44:	f04f 0300 	mov.w	r3, #0
 8002e48:	00eb      	lsls	r3, r5, #3
 8002e4a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002e4e:	00e2      	lsls	r2, r4, #3
 8002e50:	4614      	mov	r4, r2
 8002e52:	461d      	mov	r5, r3
 8002e54:	4643      	mov	r3, r8
 8002e56:	18e3      	adds	r3, r4, r3
 8002e58:	603b      	str	r3, [r7, #0]
 8002e5a:	464b      	mov	r3, r9
 8002e5c:	eb45 0303 	adc.w	r3, r5, r3
 8002e60:	607b      	str	r3, [r7, #4]
 8002e62:	f04f 0200 	mov.w	r2, #0
 8002e66:	f04f 0300 	mov.w	r3, #0
 8002e6a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002e6e:	4629      	mov	r1, r5
 8002e70:	028b      	lsls	r3, r1, #10
 8002e72:	4621      	mov	r1, r4
 8002e74:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002e78:	4621      	mov	r1, r4
 8002e7a:	028a      	lsls	r2, r1, #10
 8002e7c:	4610      	mov	r0, r2
 8002e7e:	4619      	mov	r1, r3
 8002e80:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002e82:	2200      	movs	r2, #0
 8002e84:	61bb      	str	r3, [r7, #24]
 8002e86:	61fa      	str	r2, [r7, #28]
 8002e88:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002e8c:	f7fd fdee 	bl	8000a6c <__aeabi_uldivmod>
 8002e90:	4602      	mov	r2, r0
 8002e92:	460b      	mov	r3, r1
 8002e94:	4613      	mov	r3, r2
 8002e96:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002e98:	4b0b      	ldr	r3, [pc, #44]	@ (8002ec8 <HAL_RCC_GetSysClockFreq+0x200>)
 8002e9a:	685b      	ldr	r3, [r3, #4]
 8002e9c:	0c1b      	lsrs	r3, r3, #16
 8002e9e:	f003 0303 	and.w	r3, r3, #3
 8002ea2:	3301      	adds	r3, #1
 8002ea4:	005b      	lsls	r3, r3, #1
 8002ea6:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8002ea8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002eaa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002eac:	fbb2 f3f3 	udiv	r3, r2, r3
 8002eb0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002eb2:	e002      	b.n	8002eba <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002eb4:	4b05      	ldr	r3, [pc, #20]	@ (8002ecc <HAL_RCC_GetSysClockFreq+0x204>)
 8002eb6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002eb8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002eba:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8002ebc:	4618      	mov	r0, r3
 8002ebe:	3750      	adds	r7, #80	@ 0x50
 8002ec0:	46bd      	mov	sp, r7
 8002ec2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002ec6:	bf00      	nop
 8002ec8:	40023800 	.word	0x40023800
 8002ecc:	00f42400 	.word	0x00f42400
 8002ed0:	007a1200 	.word	0x007a1200

08002ed4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002ed4:	b480      	push	{r7}
 8002ed6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002ed8:	4b03      	ldr	r3, [pc, #12]	@ (8002ee8 <HAL_RCC_GetHCLKFreq+0x14>)
 8002eda:	681b      	ldr	r3, [r3, #0]
}
 8002edc:	4618      	mov	r0, r3
 8002ede:	46bd      	mov	sp, r7
 8002ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ee4:	4770      	bx	lr
 8002ee6:	bf00      	nop
 8002ee8:	20000000 	.word	0x20000000

08002eec <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002eec:	b580      	push	{r7, lr}
 8002eee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002ef0:	f7ff fff0 	bl	8002ed4 <HAL_RCC_GetHCLKFreq>
 8002ef4:	4602      	mov	r2, r0
 8002ef6:	4b05      	ldr	r3, [pc, #20]	@ (8002f0c <HAL_RCC_GetPCLK1Freq+0x20>)
 8002ef8:	689b      	ldr	r3, [r3, #8]
 8002efa:	0a9b      	lsrs	r3, r3, #10
 8002efc:	f003 0307 	and.w	r3, r3, #7
 8002f00:	4903      	ldr	r1, [pc, #12]	@ (8002f10 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002f02:	5ccb      	ldrb	r3, [r1, r3]
 8002f04:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002f08:	4618      	mov	r0, r3
 8002f0a:	bd80      	pop	{r7, pc}
 8002f0c:	40023800 	.word	0x40023800
 8002f10:	08006d50 	.word	0x08006d50

08002f14 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002f14:	b580      	push	{r7, lr}
 8002f16:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002f18:	f7ff ffdc 	bl	8002ed4 <HAL_RCC_GetHCLKFreq>
 8002f1c:	4602      	mov	r2, r0
 8002f1e:	4b05      	ldr	r3, [pc, #20]	@ (8002f34 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002f20:	689b      	ldr	r3, [r3, #8]
 8002f22:	0b5b      	lsrs	r3, r3, #13
 8002f24:	f003 0307 	and.w	r3, r3, #7
 8002f28:	4903      	ldr	r1, [pc, #12]	@ (8002f38 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002f2a:	5ccb      	ldrb	r3, [r1, r3]
 8002f2c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002f30:	4618      	mov	r0, r3
 8002f32:	bd80      	pop	{r7, pc}
 8002f34:	40023800 	.word	0x40023800
 8002f38:	08006d50 	.word	0x08006d50

08002f3c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002f3c:	b580      	push	{r7, lr}
 8002f3e:	b082      	sub	sp, #8
 8002f40:	af00      	add	r7, sp, #0
 8002f42:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d101      	bne.n	8002f4e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002f4a:	2301      	movs	r3, #1
 8002f4c:	e042      	b.n	8002fd4 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002f54:	b2db      	uxtb	r3, r3
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d106      	bne.n	8002f68 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	2200      	movs	r2, #0
 8002f5e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002f62:	6878      	ldr	r0, [r7, #4]
 8002f64:	f7fe f9ea 	bl	800133c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	2224      	movs	r2, #36	@ 0x24
 8002f6c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	68da      	ldr	r2, [r3, #12]
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002f7e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002f80:	6878      	ldr	r0, [r7, #4]
 8002f82:	f000 f973 	bl	800326c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	691a      	ldr	r2, [r3, #16]
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002f94:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	695a      	ldr	r2, [r3, #20]
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002fa4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	68da      	ldr	r2, [r3, #12]
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002fb4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	2200      	movs	r2, #0
 8002fba:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	2220      	movs	r2, #32
 8002fc0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	2220      	movs	r2, #32
 8002fc8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	2200      	movs	r2, #0
 8002fd0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002fd2:	2300      	movs	r3, #0
}
 8002fd4:	4618      	mov	r0, r3
 8002fd6:	3708      	adds	r7, #8
 8002fd8:	46bd      	mov	sp, r7
 8002fda:	bd80      	pop	{r7, pc}

08002fdc <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002fdc:	b580      	push	{r7, lr}
 8002fde:	b08a      	sub	sp, #40	@ 0x28
 8002fe0:	af02      	add	r7, sp, #8
 8002fe2:	60f8      	str	r0, [r7, #12]
 8002fe4:	60b9      	str	r1, [r7, #8]
 8002fe6:	603b      	str	r3, [r7, #0]
 8002fe8:	4613      	mov	r3, r2
 8002fea:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002fec:	2300      	movs	r3, #0
 8002fee:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002ff6:	b2db      	uxtb	r3, r3
 8002ff8:	2b20      	cmp	r3, #32
 8002ffa:	d175      	bne.n	80030e8 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002ffc:	68bb      	ldr	r3, [r7, #8]
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d002      	beq.n	8003008 <HAL_UART_Transmit+0x2c>
 8003002:	88fb      	ldrh	r3, [r7, #6]
 8003004:	2b00      	cmp	r3, #0
 8003006:	d101      	bne.n	800300c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003008:	2301      	movs	r3, #1
 800300a:	e06e      	b.n	80030ea <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	2200      	movs	r2, #0
 8003010:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	2221      	movs	r2, #33	@ 0x21
 8003016:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800301a:	f7fe fa67 	bl	80014ec <HAL_GetTick>
 800301e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	88fa      	ldrh	r2, [r7, #6]
 8003024:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	88fa      	ldrh	r2, [r7, #6]
 800302a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	689b      	ldr	r3, [r3, #8]
 8003030:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003034:	d108      	bne.n	8003048 <HAL_UART_Transmit+0x6c>
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	691b      	ldr	r3, [r3, #16]
 800303a:	2b00      	cmp	r3, #0
 800303c:	d104      	bne.n	8003048 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800303e:	2300      	movs	r3, #0
 8003040:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003042:	68bb      	ldr	r3, [r7, #8]
 8003044:	61bb      	str	r3, [r7, #24]
 8003046:	e003      	b.n	8003050 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003048:	68bb      	ldr	r3, [r7, #8]
 800304a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800304c:	2300      	movs	r3, #0
 800304e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003050:	e02e      	b.n	80030b0 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003052:	683b      	ldr	r3, [r7, #0]
 8003054:	9300      	str	r3, [sp, #0]
 8003056:	697b      	ldr	r3, [r7, #20]
 8003058:	2200      	movs	r2, #0
 800305a:	2180      	movs	r1, #128	@ 0x80
 800305c:	68f8      	ldr	r0, [r7, #12]
 800305e:	f000 f848 	bl	80030f2 <UART_WaitOnFlagUntilTimeout>
 8003062:	4603      	mov	r3, r0
 8003064:	2b00      	cmp	r3, #0
 8003066:	d005      	beq.n	8003074 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	2220      	movs	r2, #32
 800306c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8003070:	2303      	movs	r3, #3
 8003072:	e03a      	b.n	80030ea <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003074:	69fb      	ldr	r3, [r7, #28]
 8003076:	2b00      	cmp	r3, #0
 8003078:	d10b      	bne.n	8003092 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800307a:	69bb      	ldr	r3, [r7, #24]
 800307c:	881b      	ldrh	r3, [r3, #0]
 800307e:	461a      	mov	r2, r3
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003088:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800308a:	69bb      	ldr	r3, [r7, #24]
 800308c:	3302      	adds	r3, #2
 800308e:	61bb      	str	r3, [r7, #24]
 8003090:	e007      	b.n	80030a2 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003092:	69fb      	ldr	r3, [r7, #28]
 8003094:	781a      	ldrb	r2, [r3, #0]
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800309c:	69fb      	ldr	r3, [r7, #28]
 800309e:	3301      	adds	r3, #1
 80030a0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80030a6:	b29b      	uxth	r3, r3
 80030a8:	3b01      	subs	r3, #1
 80030aa:	b29a      	uxth	r2, r3
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80030b4:	b29b      	uxth	r3, r3
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d1cb      	bne.n	8003052 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80030ba:	683b      	ldr	r3, [r7, #0]
 80030bc:	9300      	str	r3, [sp, #0]
 80030be:	697b      	ldr	r3, [r7, #20]
 80030c0:	2200      	movs	r2, #0
 80030c2:	2140      	movs	r1, #64	@ 0x40
 80030c4:	68f8      	ldr	r0, [r7, #12]
 80030c6:	f000 f814 	bl	80030f2 <UART_WaitOnFlagUntilTimeout>
 80030ca:	4603      	mov	r3, r0
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d005      	beq.n	80030dc <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	2220      	movs	r2, #32
 80030d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80030d8:	2303      	movs	r3, #3
 80030da:	e006      	b.n	80030ea <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	2220      	movs	r2, #32
 80030e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80030e4:	2300      	movs	r3, #0
 80030e6:	e000      	b.n	80030ea <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80030e8:	2302      	movs	r3, #2
  }
}
 80030ea:	4618      	mov	r0, r3
 80030ec:	3720      	adds	r7, #32
 80030ee:	46bd      	mov	sp, r7
 80030f0:	bd80      	pop	{r7, pc}

080030f2 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80030f2:	b580      	push	{r7, lr}
 80030f4:	b086      	sub	sp, #24
 80030f6:	af00      	add	r7, sp, #0
 80030f8:	60f8      	str	r0, [r7, #12]
 80030fa:	60b9      	str	r1, [r7, #8]
 80030fc:	603b      	str	r3, [r7, #0]
 80030fe:	4613      	mov	r3, r2
 8003100:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003102:	e03b      	b.n	800317c <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003104:	6a3b      	ldr	r3, [r7, #32]
 8003106:	f1b3 3fff 	cmp.w	r3, #4294967295
 800310a:	d037      	beq.n	800317c <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800310c:	f7fe f9ee 	bl	80014ec <HAL_GetTick>
 8003110:	4602      	mov	r2, r0
 8003112:	683b      	ldr	r3, [r7, #0]
 8003114:	1ad3      	subs	r3, r2, r3
 8003116:	6a3a      	ldr	r2, [r7, #32]
 8003118:	429a      	cmp	r2, r3
 800311a:	d302      	bcc.n	8003122 <UART_WaitOnFlagUntilTimeout+0x30>
 800311c:	6a3b      	ldr	r3, [r7, #32]
 800311e:	2b00      	cmp	r3, #0
 8003120:	d101      	bne.n	8003126 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003122:	2303      	movs	r3, #3
 8003124:	e03a      	b.n	800319c <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	68db      	ldr	r3, [r3, #12]
 800312c:	f003 0304 	and.w	r3, r3, #4
 8003130:	2b00      	cmp	r3, #0
 8003132:	d023      	beq.n	800317c <UART_WaitOnFlagUntilTimeout+0x8a>
 8003134:	68bb      	ldr	r3, [r7, #8]
 8003136:	2b80      	cmp	r3, #128	@ 0x80
 8003138:	d020      	beq.n	800317c <UART_WaitOnFlagUntilTimeout+0x8a>
 800313a:	68bb      	ldr	r3, [r7, #8]
 800313c:	2b40      	cmp	r3, #64	@ 0x40
 800313e:	d01d      	beq.n	800317c <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	f003 0308 	and.w	r3, r3, #8
 800314a:	2b08      	cmp	r3, #8
 800314c:	d116      	bne.n	800317c <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800314e:	2300      	movs	r3, #0
 8003150:	617b      	str	r3, [r7, #20]
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	617b      	str	r3, [r7, #20]
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	685b      	ldr	r3, [r3, #4]
 8003160:	617b      	str	r3, [r7, #20]
 8003162:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003164:	68f8      	ldr	r0, [r7, #12]
 8003166:	f000 f81d 	bl	80031a4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	2208      	movs	r2, #8
 800316e:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	2200      	movs	r2, #0
 8003174:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003178:	2301      	movs	r3, #1
 800317a:	e00f      	b.n	800319c <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	681a      	ldr	r2, [r3, #0]
 8003182:	68bb      	ldr	r3, [r7, #8]
 8003184:	4013      	ands	r3, r2
 8003186:	68ba      	ldr	r2, [r7, #8]
 8003188:	429a      	cmp	r2, r3
 800318a:	bf0c      	ite	eq
 800318c:	2301      	moveq	r3, #1
 800318e:	2300      	movne	r3, #0
 8003190:	b2db      	uxtb	r3, r3
 8003192:	461a      	mov	r2, r3
 8003194:	79fb      	ldrb	r3, [r7, #7]
 8003196:	429a      	cmp	r2, r3
 8003198:	d0b4      	beq.n	8003104 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800319a:	2300      	movs	r3, #0
}
 800319c:	4618      	mov	r0, r3
 800319e:	3718      	adds	r7, #24
 80031a0:	46bd      	mov	sp, r7
 80031a2:	bd80      	pop	{r7, pc}

080031a4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80031a4:	b480      	push	{r7}
 80031a6:	b095      	sub	sp, #84	@ 0x54
 80031a8:	af00      	add	r7, sp, #0
 80031aa:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	330c      	adds	r3, #12
 80031b2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80031b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80031b6:	e853 3f00 	ldrex	r3, [r3]
 80031ba:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80031bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80031be:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80031c2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	330c      	adds	r3, #12
 80031ca:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80031cc:	643a      	str	r2, [r7, #64]	@ 0x40
 80031ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80031d0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80031d2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80031d4:	e841 2300 	strex	r3, r2, [r1]
 80031d8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80031da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d1e5      	bne.n	80031ac <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	3314      	adds	r3, #20
 80031e6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80031e8:	6a3b      	ldr	r3, [r7, #32]
 80031ea:	e853 3f00 	ldrex	r3, [r3]
 80031ee:	61fb      	str	r3, [r7, #28]
   return(result);
 80031f0:	69fb      	ldr	r3, [r7, #28]
 80031f2:	f023 0301 	bic.w	r3, r3, #1
 80031f6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	3314      	adds	r3, #20
 80031fe:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003200:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003202:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003204:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003206:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003208:	e841 2300 	strex	r3, r2, [r1]
 800320c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800320e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003210:	2b00      	cmp	r3, #0
 8003212:	d1e5      	bne.n	80031e0 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003218:	2b01      	cmp	r3, #1
 800321a:	d119      	bne.n	8003250 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	330c      	adds	r3, #12
 8003222:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	e853 3f00 	ldrex	r3, [r3]
 800322a:	60bb      	str	r3, [r7, #8]
   return(result);
 800322c:	68bb      	ldr	r3, [r7, #8]
 800322e:	f023 0310 	bic.w	r3, r3, #16
 8003232:	647b      	str	r3, [r7, #68]	@ 0x44
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	330c      	adds	r3, #12
 800323a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800323c:	61ba      	str	r2, [r7, #24]
 800323e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003240:	6979      	ldr	r1, [r7, #20]
 8003242:	69ba      	ldr	r2, [r7, #24]
 8003244:	e841 2300 	strex	r3, r2, [r1]
 8003248:	613b      	str	r3, [r7, #16]
   return(result);
 800324a:	693b      	ldr	r3, [r7, #16]
 800324c:	2b00      	cmp	r3, #0
 800324e:	d1e5      	bne.n	800321c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	2220      	movs	r2, #32
 8003254:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	2200      	movs	r2, #0
 800325c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800325e:	bf00      	nop
 8003260:	3754      	adds	r7, #84	@ 0x54
 8003262:	46bd      	mov	sp, r7
 8003264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003268:	4770      	bx	lr
	...

0800326c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800326c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003270:	b0c0      	sub	sp, #256	@ 0x100
 8003272:	af00      	add	r7, sp, #0
 8003274:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003278:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	691b      	ldr	r3, [r3, #16]
 8003280:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8003284:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003288:	68d9      	ldr	r1, [r3, #12]
 800328a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800328e:	681a      	ldr	r2, [r3, #0]
 8003290:	ea40 0301 	orr.w	r3, r0, r1
 8003294:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003296:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800329a:	689a      	ldr	r2, [r3, #8]
 800329c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80032a0:	691b      	ldr	r3, [r3, #16]
 80032a2:	431a      	orrs	r2, r3
 80032a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80032a8:	695b      	ldr	r3, [r3, #20]
 80032aa:	431a      	orrs	r2, r3
 80032ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80032b0:	69db      	ldr	r3, [r3, #28]
 80032b2:	4313      	orrs	r3, r2
 80032b4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80032b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	68db      	ldr	r3, [r3, #12]
 80032c0:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80032c4:	f021 010c 	bic.w	r1, r1, #12
 80032c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80032cc:	681a      	ldr	r2, [r3, #0]
 80032ce:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80032d2:	430b      	orrs	r3, r1
 80032d4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80032d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	695b      	ldr	r3, [r3, #20]
 80032de:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80032e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80032e6:	6999      	ldr	r1, [r3, #24]
 80032e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80032ec:	681a      	ldr	r2, [r3, #0]
 80032ee:	ea40 0301 	orr.w	r3, r0, r1
 80032f2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80032f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80032f8:	681a      	ldr	r2, [r3, #0]
 80032fa:	4b8f      	ldr	r3, [pc, #572]	@ (8003538 <UART_SetConfig+0x2cc>)
 80032fc:	429a      	cmp	r2, r3
 80032fe:	d005      	beq.n	800330c <UART_SetConfig+0xa0>
 8003300:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003304:	681a      	ldr	r2, [r3, #0]
 8003306:	4b8d      	ldr	r3, [pc, #564]	@ (800353c <UART_SetConfig+0x2d0>)
 8003308:	429a      	cmp	r2, r3
 800330a:	d104      	bne.n	8003316 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800330c:	f7ff fe02 	bl	8002f14 <HAL_RCC_GetPCLK2Freq>
 8003310:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8003314:	e003      	b.n	800331e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003316:	f7ff fde9 	bl	8002eec <HAL_RCC_GetPCLK1Freq>
 800331a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800331e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003322:	69db      	ldr	r3, [r3, #28]
 8003324:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003328:	f040 810c 	bne.w	8003544 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800332c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003330:	2200      	movs	r2, #0
 8003332:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003336:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800333a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800333e:	4622      	mov	r2, r4
 8003340:	462b      	mov	r3, r5
 8003342:	1891      	adds	r1, r2, r2
 8003344:	65b9      	str	r1, [r7, #88]	@ 0x58
 8003346:	415b      	adcs	r3, r3
 8003348:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800334a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800334e:	4621      	mov	r1, r4
 8003350:	eb12 0801 	adds.w	r8, r2, r1
 8003354:	4629      	mov	r1, r5
 8003356:	eb43 0901 	adc.w	r9, r3, r1
 800335a:	f04f 0200 	mov.w	r2, #0
 800335e:	f04f 0300 	mov.w	r3, #0
 8003362:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003366:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800336a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800336e:	4690      	mov	r8, r2
 8003370:	4699      	mov	r9, r3
 8003372:	4623      	mov	r3, r4
 8003374:	eb18 0303 	adds.w	r3, r8, r3
 8003378:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800337c:	462b      	mov	r3, r5
 800337e:	eb49 0303 	adc.w	r3, r9, r3
 8003382:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003386:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800338a:	685b      	ldr	r3, [r3, #4]
 800338c:	2200      	movs	r2, #0
 800338e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003392:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8003396:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800339a:	460b      	mov	r3, r1
 800339c:	18db      	adds	r3, r3, r3
 800339e:	653b      	str	r3, [r7, #80]	@ 0x50
 80033a0:	4613      	mov	r3, r2
 80033a2:	eb42 0303 	adc.w	r3, r2, r3
 80033a6:	657b      	str	r3, [r7, #84]	@ 0x54
 80033a8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80033ac:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80033b0:	f7fd fb5c 	bl	8000a6c <__aeabi_uldivmod>
 80033b4:	4602      	mov	r2, r0
 80033b6:	460b      	mov	r3, r1
 80033b8:	4b61      	ldr	r3, [pc, #388]	@ (8003540 <UART_SetConfig+0x2d4>)
 80033ba:	fba3 2302 	umull	r2, r3, r3, r2
 80033be:	095b      	lsrs	r3, r3, #5
 80033c0:	011c      	lsls	r4, r3, #4
 80033c2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80033c6:	2200      	movs	r2, #0
 80033c8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80033cc:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80033d0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80033d4:	4642      	mov	r2, r8
 80033d6:	464b      	mov	r3, r9
 80033d8:	1891      	adds	r1, r2, r2
 80033da:	64b9      	str	r1, [r7, #72]	@ 0x48
 80033dc:	415b      	adcs	r3, r3
 80033de:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80033e0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80033e4:	4641      	mov	r1, r8
 80033e6:	eb12 0a01 	adds.w	sl, r2, r1
 80033ea:	4649      	mov	r1, r9
 80033ec:	eb43 0b01 	adc.w	fp, r3, r1
 80033f0:	f04f 0200 	mov.w	r2, #0
 80033f4:	f04f 0300 	mov.w	r3, #0
 80033f8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80033fc:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003400:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003404:	4692      	mov	sl, r2
 8003406:	469b      	mov	fp, r3
 8003408:	4643      	mov	r3, r8
 800340a:	eb1a 0303 	adds.w	r3, sl, r3
 800340e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003412:	464b      	mov	r3, r9
 8003414:	eb4b 0303 	adc.w	r3, fp, r3
 8003418:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800341c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003420:	685b      	ldr	r3, [r3, #4]
 8003422:	2200      	movs	r2, #0
 8003424:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003428:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800342c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003430:	460b      	mov	r3, r1
 8003432:	18db      	adds	r3, r3, r3
 8003434:	643b      	str	r3, [r7, #64]	@ 0x40
 8003436:	4613      	mov	r3, r2
 8003438:	eb42 0303 	adc.w	r3, r2, r3
 800343c:	647b      	str	r3, [r7, #68]	@ 0x44
 800343e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8003442:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8003446:	f7fd fb11 	bl	8000a6c <__aeabi_uldivmod>
 800344a:	4602      	mov	r2, r0
 800344c:	460b      	mov	r3, r1
 800344e:	4611      	mov	r1, r2
 8003450:	4b3b      	ldr	r3, [pc, #236]	@ (8003540 <UART_SetConfig+0x2d4>)
 8003452:	fba3 2301 	umull	r2, r3, r3, r1
 8003456:	095b      	lsrs	r3, r3, #5
 8003458:	2264      	movs	r2, #100	@ 0x64
 800345a:	fb02 f303 	mul.w	r3, r2, r3
 800345e:	1acb      	subs	r3, r1, r3
 8003460:	00db      	lsls	r3, r3, #3
 8003462:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8003466:	4b36      	ldr	r3, [pc, #216]	@ (8003540 <UART_SetConfig+0x2d4>)
 8003468:	fba3 2302 	umull	r2, r3, r3, r2
 800346c:	095b      	lsrs	r3, r3, #5
 800346e:	005b      	lsls	r3, r3, #1
 8003470:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8003474:	441c      	add	r4, r3
 8003476:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800347a:	2200      	movs	r2, #0
 800347c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003480:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8003484:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8003488:	4642      	mov	r2, r8
 800348a:	464b      	mov	r3, r9
 800348c:	1891      	adds	r1, r2, r2
 800348e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003490:	415b      	adcs	r3, r3
 8003492:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003494:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8003498:	4641      	mov	r1, r8
 800349a:	1851      	adds	r1, r2, r1
 800349c:	6339      	str	r1, [r7, #48]	@ 0x30
 800349e:	4649      	mov	r1, r9
 80034a0:	414b      	adcs	r3, r1
 80034a2:	637b      	str	r3, [r7, #52]	@ 0x34
 80034a4:	f04f 0200 	mov.w	r2, #0
 80034a8:	f04f 0300 	mov.w	r3, #0
 80034ac:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80034b0:	4659      	mov	r1, fp
 80034b2:	00cb      	lsls	r3, r1, #3
 80034b4:	4651      	mov	r1, sl
 80034b6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80034ba:	4651      	mov	r1, sl
 80034bc:	00ca      	lsls	r2, r1, #3
 80034be:	4610      	mov	r0, r2
 80034c0:	4619      	mov	r1, r3
 80034c2:	4603      	mov	r3, r0
 80034c4:	4642      	mov	r2, r8
 80034c6:	189b      	adds	r3, r3, r2
 80034c8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80034cc:	464b      	mov	r3, r9
 80034ce:	460a      	mov	r2, r1
 80034d0:	eb42 0303 	adc.w	r3, r2, r3
 80034d4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80034d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80034dc:	685b      	ldr	r3, [r3, #4]
 80034de:	2200      	movs	r2, #0
 80034e0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80034e4:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80034e8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80034ec:	460b      	mov	r3, r1
 80034ee:	18db      	adds	r3, r3, r3
 80034f0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80034f2:	4613      	mov	r3, r2
 80034f4:	eb42 0303 	adc.w	r3, r2, r3
 80034f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80034fa:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80034fe:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8003502:	f7fd fab3 	bl	8000a6c <__aeabi_uldivmod>
 8003506:	4602      	mov	r2, r0
 8003508:	460b      	mov	r3, r1
 800350a:	4b0d      	ldr	r3, [pc, #52]	@ (8003540 <UART_SetConfig+0x2d4>)
 800350c:	fba3 1302 	umull	r1, r3, r3, r2
 8003510:	095b      	lsrs	r3, r3, #5
 8003512:	2164      	movs	r1, #100	@ 0x64
 8003514:	fb01 f303 	mul.w	r3, r1, r3
 8003518:	1ad3      	subs	r3, r2, r3
 800351a:	00db      	lsls	r3, r3, #3
 800351c:	3332      	adds	r3, #50	@ 0x32
 800351e:	4a08      	ldr	r2, [pc, #32]	@ (8003540 <UART_SetConfig+0x2d4>)
 8003520:	fba2 2303 	umull	r2, r3, r2, r3
 8003524:	095b      	lsrs	r3, r3, #5
 8003526:	f003 0207 	and.w	r2, r3, #7
 800352a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	4422      	add	r2, r4
 8003532:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003534:	e106      	b.n	8003744 <UART_SetConfig+0x4d8>
 8003536:	bf00      	nop
 8003538:	40011000 	.word	0x40011000
 800353c:	40011400 	.word	0x40011400
 8003540:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003544:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003548:	2200      	movs	r2, #0
 800354a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800354e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8003552:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8003556:	4642      	mov	r2, r8
 8003558:	464b      	mov	r3, r9
 800355a:	1891      	adds	r1, r2, r2
 800355c:	6239      	str	r1, [r7, #32]
 800355e:	415b      	adcs	r3, r3
 8003560:	627b      	str	r3, [r7, #36]	@ 0x24
 8003562:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003566:	4641      	mov	r1, r8
 8003568:	1854      	adds	r4, r2, r1
 800356a:	4649      	mov	r1, r9
 800356c:	eb43 0501 	adc.w	r5, r3, r1
 8003570:	f04f 0200 	mov.w	r2, #0
 8003574:	f04f 0300 	mov.w	r3, #0
 8003578:	00eb      	lsls	r3, r5, #3
 800357a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800357e:	00e2      	lsls	r2, r4, #3
 8003580:	4614      	mov	r4, r2
 8003582:	461d      	mov	r5, r3
 8003584:	4643      	mov	r3, r8
 8003586:	18e3      	adds	r3, r4, r3
 8003588:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800358c:	464b      	mov	r3, r9
 800358e:	eb45 0303 	adc.w	r3, r5, r3
 8003592:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003596:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800359a:	685b      	ldr	r3, [r3, #4]
 800359c:	2200      	movs	r2, #0
 800359e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80035a2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80035a6:	f04f 0200 	mov.w	r2, #0
 80035aa:	f04f 0300 	mov.w	r3, #0
 80035ae:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80035b2:	4629      	mov	r1, r5
 80035b4:	008b      	lsls	r3, r1, #2
 80035b6:	4621      	mov	r1, r4
 80035b8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80035bc:	4621      	mov	r1, r4
 80035be:	008a      	lsls	r2, r1, #2
 80035c0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80035c4:	f7fd fa52 	bl	8000a6c <__aeabi_uldivmod>
 80035c8:	4602      	mov	r2, r0
 80035ca:	460b      	mov	r3, r1
 80035cc:	4b60      	ldr	r3, [pc, #384]	@ (8003750 <UART_SetConfig+0x4e4>)
 80035ce:	fba3 2302 	umull	r2, r3, r3, r2
 80035d2:	095b      	lsrs	r3, r3, #5
 80035d4:	011c      	lsls	r4, r3, #4
 80035d6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80035da:	2200      	movs	r2, #0
 80035dc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80035e0:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80035e4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80035e8:	4642      	mov	r2, r8
 80035ea:	464b      	mov	r3, r9
 80035ec:	1891      	adds	r1, r2, r2
 80035ee:	61b9      	str	r1, [r7, #24]
 80035f0:	415b      	adcs	r3, r3
 80035f2:	61fb      	str	r3, [r7, #28]
 80035f4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80035f8:	4641      	mov	r1, r8
 80035fa:	1851      	adds	r1, r2, r1
 80035fc:	6139      	str	r1, [r7, #16]
 80035fe:	4649      	mov	r1, r9
 8003600:	414b      	adcs	r3, r1
 8003602:	617b      	str	r3, [r7, #20]
 8003604:	f04f 0200 	mov.w	r2, #0
 8003608:	f04f 0300 	mov.w	r3, #0
 800360c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003610:	4659      	mov	r1, fp
 8003612:	00cb      	lsls	r3, r1, #3
 8003614:	4651      	mov	r1, sl
 8003616:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800361a:	4651      	mov	r1, sl
 800361c:	00ca      	lsls	r2, r1, #3
 800361e:	4610      	mov	r0, r2
 8003620:	4619      	mov	r1, r3
 8003622:	4603      	mov	r3, r0
 8003624:	4642      	mov	r2, r8
 8003626:	189b      	adds	r3, r3, r2
 8003628:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800362c:	464b      	mov	r3, r9
 800362e:	460a      	mov	r2, r1
 8003630:	eb42 0303 	adc.w	r3, r2, r3
 8003634:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003638:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800363c:	685b      	ldr	r3, [r3, #4]
 800363e:	2200      	movs	r2, #0
 8003640:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003642:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8003644:	f04f 0200 	mov.w	r2, #0
 8003648:	f04f 0300 	mov.w	r3, #0
 800364c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8003650:	4649      	mov	r1, r9
 8003652:	008b      	lsls	r3, r1, #2
 8003654:	4641      	mov	r1, r8
 8003656:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800365a:	4641      	mov	r1, r8
 800365c:	008a      	lsls	r2, r1, #2
 800365e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8003662:	f7fd fa03 	bl	8000a6c <__aeabi_uldivmod>
 8003666:	4602      	mov	r2, r0
 8003668:	460b      	mov	r3, r1
 800366a:	4611      	mov	r1, r2
 800366c:	4b38      	ldr	r3, [pc, #224]	@ (8003750 <UART_SetConfig+0x4e4>)
 800366e:	fba3 2301 	umull	r2, r3, r3, r1
 8003672:	095b      	lsrs	r3, r3, #5
 8003674:	2264      	movs	r2, #100	@ 0x64
 8003676:	fb02 f303 	mul.w	r3, r2, r3
 800367a:	1acb      	subs	r3, r1, r3
 800367c:	011b      	lsls	r3, r3, #4
 800367e:	3332      	adds	r3, #50	@ 0x32
 8003680:	4a33      	ldr	r2, [pc, #204]	@ (8003750 <UART_SetConfig+0x4e4>)
 8003682:	fba2 2303 	umull	r2, r3, r2, r3
 8003686:	095b      	lsrs	r3, r3, #5
 8003688:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800368c:	441c      	add	r4, r3
 800368e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003692:	2200      	movs	r2, #0
 8003694:	673b      	str	r3, [r7, #112]	@ 0x70
 8003696:	677a      	str	r2, [r7, #116]	@ 0x74
 8003698:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800369c:	4642      	mov	r2, r8
 800369e:	464b      	mov	r3, r9
 80036a0:	1891      	adds	r1, r2, r2
 80036a2:	60b9      	str	r1, [r7, #8]
 80036a4:	415b      	adcs	r3, r3
 80036a6:	60fb      	str	r3, [r7, #12]
 80036a8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80036ac:	4641      	mov	r1, r8
 80036ae:	1851      	adds	r1, r2, r1
 80036b0:	6039      	str	r1, [r7, #0]
 80036b2:	4649      	mov	r1, r9
 80036b4:	414b      	adcs	r3, r1
 80036b6:	607b      	str	r3, [r7, #4]
 80036b8:	f04f 0200 	mov.w	r2, #0
 80036bc:	f04f 0300 	mov.w	r3, #0
 80036c0:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80036c4:	4659      	mov	r1, fp
 80036c6:	00cb      	lsls	r3, r1, #3
 80036c8:	4651      	mov	r1, sl
 80036ca:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80036ce:	4651      	mov	r1, sl
 80036d0:	00ca      	lsls	r2, r1, #3
 80036d2:	4610      	mov	r0, r2
 80036d4:	4619      	mov	r1, r3
 80036d6:	4603      	mov	r3, r0
 80036d8:	4642      	mov	r2, r8
 80036da:	189b      	adds	r3, r3, r2
 80036dc:	66bb      	str	r3, [r7, #104]	@ 0x68
 80036de:	464b      	mov	r3, r9
 80036e0:	460a      	mov	r2, r1
 80036e2:	eb42 0303 	adc.w	r3, r2, r3
 80036e6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80036e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80036ec:	685b      	ldr	r3, [r3, #4]
 80036ee:	2200      	movs	r2, #0
 80036f0:	663b      	str	r3, [r7, #96]	@ 0x60
 80036f2:	667a      	str	r2, [r7, #100]	@ 0x64
 80036f4:	f04f 0200 	mov.w	r2, #0
 80036f8:	f04f 0300 	mov.w	r3, #0
 80036fc:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8003700:	4649      	mov	r1, r9
 8003702:	008b      	lsls	r3, r1, #2
 8003704:	4641      	mov	r1, r8
 8003706:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800370a:	4641      	mov	r1, r8
 800370c:	008a      	lsls	r2, r1, #2
 800370e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8003712:	f7fd f9ab 	bl	8000a6c <__aeabi_uldivmod>
 8003716:	4602      	mov	r2, r0
 8003718:	460b      	mov	r3, r1
 800371a:	4b0d      	ldr	r3, [pc, #52]	@ (8003750 <UART_SetConfig+0x4e4>)
 800371c:	fba3 1302 	umull	r1, r3, r3, r2
 8003720:	095b      	lsrs	r3, r3, #5
 8003722:	2164      	movs	r1, #100	@ 0x64
 8003724:	fb01 f303 	mul.w	r3, r1, r3
 8003728:	1ad3      	subs	r3, r2, r3
 800372a:	011b      	lsls	r3, r3, #4
 800372c:	3332      	adds	r3, #50	@ 0x32
 800372e:	4a08      	ldr	r2, [pc, #32]	@ (8003750 <UART_SetConfig+0x4e4>)
 8003730:	fba2 2303 	umull	r2, r3, r2, r3
 8003734:	095b      	lsrs	r3, r3, #5
 8003736:	f003 020f 	and.w	r2, r3, #15
 800373a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	4422      	add	r2, r4
 8003742:	609a      	str	r2, [r3, #8]
}
 8003744:	bf00      	nop
 8003746:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800374a:	46bd      	mov	sp, r7
 800374c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003750:	51eb851f 	.word	0x51eb851f

08003754 <ssd1306_Reset>:
#include <stdlib.h>
#include <string.h>  // For memcpy

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 8003754:	b480      	push	{r7}
 8003756:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 8003758:	bf00      	nop
 800375a:	46bd      	mov	sp, r7
 800375c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003760:	4770      	bx	lr
	...

08003764 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 8003764:	b580      	push	{r7, lr}
 8003766:	b086      	sub	sp, #24
 8003768:	af04      	add	r7, sp, #16
 800376a:	4603      	mov	r3, r0
 800376c:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 800376e:	f04f 33ff 	mov.w	r3, #4294967295
 8003772:	9302      	str	r3, [sp, #8]
 8003774:	2301      	movs	r3, #1
 8003776:	9301      	str	r3, [sp, #4]
 8003778:	1dfb      	adds	r3, r7, #7
 800377a:	9300      	str	r3, [sp, #0]
 800377c:	2301      	movs	r3, #1
 800377e:	2200      	movs	r2, #0
 8003780:	2178      	movs	r1, #120	@ 0x78
 8003782:	4803      	ldr	r0, [pc, #12]	@ (8003790 <ssd1306_WriteCommand+0x2c>)
 8003784:	f7fe faaa 	bl	8001cdc <HAL_I2C_Mem_Write>
}
 8003788:	bf00      	nop
 800378a:	3708      	adds	r7, #8
 800378c:	46bd      	mov	sp, r7
 800378e:	bd80      	pop	{r7, pc}
 8003790:	20000084 	.word	0x20000084

08003794 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 8003794:	b580      	push	{r7, lr}
 8003796:	b086      	sub	sp, #24
 8003798:	af04      	add	r7, sp, #16
 800379a:	6078      	str	r0, [r7, #4]
 800379c:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 800379e:	683b      	ldr	r3, [r7, #0]
 80037a0:	b29b      	uxth	r3, r3
 80037a2:	f04f 32ff 	mov.w	r2, #4294967295
 80037a6:	9202      	str	r2, [sp, #8]
 80037a8:	9301      	str	r3, [sp, #4]
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	9300      	str	r3, [sp, #0]
 80037ae:	2301      	movs	r3, #1
 80037b0:	2240      	movs	r2, #64	@ 0x40
 80037b2:	2178      	movs	r1, #120	@ 0x78
 80037b4:	4803      	ldr	r0, [pc, #12]	@ (80037c4 <ssd1306_WriteData+0x30>)
 80037b6:	f7fe fa91 	bl	8001cdc <HAL_I2C_Mem_Write>
}
 80037ba:	bf00      	nop
 80037bc:	3708      	adds	r7, #8
 80037be:	46bd      	mov	sp, r7
 80037c0:	bd80      	pop	{r7, pc}
 80037c2:	bf00      	nop
 80037c4:	20000084 	.word	0x20000084

080037c8 <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 80037c8:	b580      	push	{r7, lr}
 80037ca:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 80037cc:	f7ff ffc2 	bl	8003754 <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 80037d0:	2064      	movs	r0, #100	@ 0x64
 80037d2:	f7fd fe97 	bl	8001504 <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 80037d6:	2000      	movs	r0, #0
 80037d8:	f000 ff7a 	bl	80046d0 <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 80037dc:	2020      	movs	r0, #32
 80037de:	f7ff ffc1 	bl	8003764 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 80037e2:	2000      	movs	r0, #0
 80037e4:	f7ff ffbe 	bl	8003764 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 80037e8:	20b0      	movs	r0, #176	@ 0xb0
 80037ea:	f7ff ffbb 	bl	8003764 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 80037ee:	20c8      	movs	r0, #200	@ 0xc8
 80037f0:	f7ff ffb8 	bl	8003764 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 80037f4:	2000      	movs	r0, #0
 80037f6:	f7ff ffb5 	bl	8003764 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 80037fa:	2010      	movs	r0, #16
 80037fc:	f7ff ffb2 	bl	8003764 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 8003800:	2040      	movs	r0, #64	@ 0x40
 8003802:	f7ff ffaf 	bl	8003764 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 8003806:	20ff      	movs	r0, #255	@ 0xff
 8003808:	f000 ff4f 	bl	80046aa <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 800380c:	20a1      	movs	r0, #161	@ 0xa1
 800380e:	f7ff ffa9 	bl	8003764 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 8003812:	20a6      	movs	r0, #166	@ 0xa6
 8003814:	f7ff ffa6 	bl	8003764 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8003818:	20a8      	movs	r0, #168	@ 0xa8
 800381a:	f7ff ffa3 	bl	8003764 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 800381e:	203f      	movs	r0, #63	@ 0x3f
 8003820:	f7ff ffa0 	bl	8003764 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8003824:	20a4      	movs	r0, #164	@ 0xa4
 8003826:	f7ff ff9d 	bl	8003764 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 800382a:	20d3      	movs	r0, #211	@ 0xd3
 800382c:	f7ff ff9a 	bl	8003764 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 8003830:	2000      	movs	r0, #0
 8003832:	f7ff ff97 	bl	8003764 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 8003836:	20d5      	movs	r0, #213	@ 0xd5
 8003838:	f7ff ff94 	bl	8003764 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 800383c:	20f0      	movs	r0, #240	@ 0xf0
 800383e:	f7ff ff91 	bl	8003764 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 8003842:	20d9      	movs	r0, #217	@ 0xd9
 8003844:	f7ff ff8e 	bl	8003764 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 8003848:	2022      	movs	r0, #34	@ 0x22
 800384a:	f7ff ff8b 	bl	8003764 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 800384e:	20da      	movs	r0, #218	@ 0xda
 8003850:	f7ff ff88 	bl	8003764 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 8003854:	2012      	movs	r0, #18
 8003856:	f7ff ff85 	bl	8003764 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 800385a:	20db      	movs	r0, #219	@ 0xdb
 800385c:	f7ff ff82 	bl	8003764 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 8003860:	2020      	movs	r0, #32
 8003862:	f7ff ff7f 	bl	8003764 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 8003866:	208d      	movs	r0, #141	@ 0x8d
 8003868:	f7ff ff7c 	bl	8003764 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 800386c:	2014      	movs	r0, #20
 800386e:	f7ff ff79 	bl	8003764 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 8003872:	2001      	movs	r0, #1
 8003874:	f000 ff2c 	bl	80046d0 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 8003878:	2000      	movs	r0, #0
 800387a:	f000 f80f 	bl	800389c <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 800387e:	f000 f825 	bl	80038cc <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 8003882:	4b05      	ldr	r3, [pc, #20]	@ (8003898 <ssd1306_Init+0xd0>)
 8003884:	2200      	movs	r2, #0
 8003886:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8003888:	4b03      	ldr	r3, [pc, #12]	@ (8003898 <ssd1306_Init+0xd0>)
 800388a:	2200      	movs	r2, #0
 800388c:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 800388e:	4b02      	ldr	r3, [pc, #8]	@ (8003898 <ssd1306_Init+0xd0>)
 8003890:	2201      	movs	r2, #1
 8003892:	711a      	strb	r2, [r3, #4]
}
 8003894:	bf00      	nop
 8003896:	bd80      	pop	{r7, pc}
 8003898:	20000528 	.word	0x20000528

0800389c <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 800389c:	b580      	push	{r7, lr}
 800389e:	b082      	sub	sp, #8
 80038a0:	af00      	add	r7, sp, #0
 80038a2:	4603      	mov	r3, r0
 80038a4:	71fb      	strb	r3, [r7, #7]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 80038a6:	79fb      	ldrb	r3, [r7, #7]
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d101      	bne.n	80038b0 <ssd1306_Fill+0x14>
 80038ac:	2300      	movs	r3, #0
 80038ae:	e000      	b.n	80038b2 <ssd1306_Fill+0x16>
 80038b0:	23ff      	movs	r3, #255	@ 0xff
 80038b2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80038b6:	4619      	mov	r1, r3
 80038b8:	4803      	ldr	r0, [pc, #12]	@ (80038c8 <ssd1306_Fill+0x2c>)
 80038ba:	f001 fd15 	bl	80052e8 <memset>
}
 80038be:	bf00      	nop
 80038c0:	3708      	adds	r7, #8
 80038c2:	46bd      	mov	sp, r7
 80038c4:	bd80      	pop	{r7, pc}
 80038c6:	bf00      	nop
 80038c8:	20000128 	.word	0x20000128

080038cc <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 80038cc:	b580      	push	{r7, lr}
 80038ce:	b082      	sub	sp, #8
 80038d0:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 80038d2:	2300      	movs	r3, #0
 80038d4:	71fb      	strb	r3, [r7, #7]
 80038d6:	e016      	b.n	8003906 <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 80038d8:	79fb      	ldrb	r3, [r7, #7]
 80038da:	3b50      	subs	r3, #80	@ 0x50
 80038dc:	b2db      	uxtb	r3, r3
 80038de:	4618      	mov	r0, r3
 80038e0:	f7ff ff40 	bl	8003764 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 80038e4:	2000      	movs	r0, #0
 80038e6:	f7ff ff3d 	bl	8003764 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 80038ea:	2010      	movs	r0, #16
 80038ec:	f7ff ff3a 	bl	8003764 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 80038f0:	79fb      	ldrb	r3, [r7, #7]
 80038f2:	01db      	lsls	r3, r3, #7
 80038f4:	4a08      	ldr	r2, [pc, #32]	@ (8003918 <ssd1306_UpdateScreen+0x4c>)
 80038f6:	4413      	add	r3, r2
 80038f8:	2180      	movs	r1, #128	@ 0x80
 80038fa:	4618      	mov	r0, r3
 80038fc:	f7ff ff4a 	bl	8003794 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8003900:	79fb      	ldrb	r3, [r7, #7]
 8003902:	3301      	adds	r3, #1
 8003904:	71fb      	strb	r3, [r7, #7]
 8003906:	79fb      	ldrb	r3, [r7, #7]
 8003908:	2b07      	cmp	r3, #7
 800390a:	d9e5      	bls.n	80038d8 <ssd1306_UpdateScreen+0xc>
    }
}
 800390c:	bf00      	nop
 800390e:	bf00      	nop
 8003910:	3708      	adds	r7, #8
 8003912:	46bd      	mov	sp, r7
 8003914:	bd80      	pop	{r7, pc}
 8003916:	bf00      	nop
 8003918:	20000128 	.word	0x20000128

0800391c <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 800391c:	b480      	push	{r7}
 800391e:	b083      	sub	sp, #12
 8003920:	af00      	add	r7, sp, #0
 8003922:	4603      	mov	r3, r0
 8003924:	71fb      	strb	r3, [r7, #7]
 8003926:	460b      	mov	r3, r1
 8003928:	71bb      	strb	r3, [r7, #6]
 800392a:	4613      	mov	r3, r2
 800392c:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 800392e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003932:	2b00      	cmp	r3, #0
 8003934:	db3d      	blt.n	80039b2 <ssd1306_DrawPixel+0x96>
 8003936:	79bb      	ldrb	r3, [r7, #6]
 8003938:	2b3f      	cmp	r3, #63	@ 0x3f
 800393a:	d83a      	bhi.n	80039b2 <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 800393c:	797b      	ldrb	r3, [r7, #5]
 800393e:	2b01      	cmp	r3, #1
 8003940:	d11a      	bne.n	8003978 <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8003942:	79fa      	ldrb	r2, [r7, #7]
 8003944:	79bb      	ldrb	r3, [r7, #6]
 8003946:	08db      	lsrs	r3, r3, #3
 8003948:	b2d8      	uxtb	r0, r3
 800394a:	4603      	mov	r3, r0
 800394c:	01db      	lsls	r3, r3, #7
 800394e:	4413      	add	r3, r2
 8003950:	4a1b      	ldr	r2, [pc, #108]	@ (80039c0 <ssd1306_DrawPixel+0xa4>)
 8003952:	5cd3      	ldrb	r3, [r2, r3]
 8003954:	b25a      	sxtb	r2, r3
 8003956:	79bb      	ldrb	r3, [r7, #6]
 8003958:	f003 0307 	and.w	r3, r3, #7
 800395c:	2101      	movs	r1, #1
 800395e:	fa01 f303 	lsl.w	r3, r1, r3
 8003962:	b25b      	sxtb	r3, r3
 8003964:	4313      	orrs	r3, r2
 8003966:	b259      	sxtb	r1, r3
 8003968:	79fa      	ldrb	r2, [r7, #7]
 800396a:	4603      	mov	r3, r0
 800396c:	01db      	lsls	r3, r3, #7
 800396e:	4413      	add	r3, r2
 8003970:	b2c9      	uxtb	r1, r1
 8003972:	4a13      	ldr	r2, [pc, #76]	@ (80039c0 <ssd1306_DrawPixel+0xa4>)
 8003974:	54d1      	strb	r1, [r2, r3]
 8003976:	e01d      	b.n	80039b4 <ssd1306_DrawPixel+0x98>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8003978:	79fa      	ldrb	r2, [r7, #7]
 800397a:	79bb      	ldrb	r3, [r7, #6]
 800397c:	08db      	lsrs	r3, r3, #3
 800397e:	b2d8      	uxtb	r0, r3
 8003980:	4603      	mov	r3, r0
 8003982:	01db      	lsls	r3, r3, #7
 8003984:	4413      	add	r3, r2
 8003986:	4a0e      	ldr	r2, [pc, #56]	@ (80039c0 <ssd1306_DrawPixel+0xa4>)
 8003988:	5cd3      	ldrb	r3, [r2, r3]
 800398a:	b25a      	sxtb	r2, r3
 800398c:	79bb      	ldrb	r3, [r7, #6]
 800398e:	f003 0307 	and.w	r3, r3, #7
 8003992:	2101      	movs	r1, #1
 8003994:	fa01 f303 	lsl.w	r3, r1, r3
 8003998:	b25b      	sxtb	r3, r3
 800399a:	43db      	mvns	r3, r3
 800399c:	b25b      	sxtb	r3, r3
 800399e:	4013      	ands	r3, r2
 80039a0:	b259      	sxtb	r1, r3
 80039a2:	79fa      	ldrb	r2, [r7, #7]
 80039a4:	4603      	mov	r3, r0
 80039a6:	01db      	lsls	r3, r3, #7
 80039a8:	4413      	add	r3, r2
 80039aa:	b2c9      	uxtb	r1, r1
 80039ac:	4a04      	ldr	r2, [pc, #16]	@ (80039c0 <ssd1306_DrawPixel+0xa4>)
 80039ae:	54d1      	strb	r1, [r2, r3]
 80039b0:	e000      	b.n	80039b4 <ssd1306_DrawPixel+0x98>
        return;
 80039b2:	bf00      	nop
    }
}
 80039b4:	370c      	adds	r7, #12
 80039b6:	46bd      	mov	sp, r7
 80039b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039bc:	4770      	bx	lr
 80039be:	bf00      	nop
 80039c0:	20000128 	.word	0x20000128

080039c4 <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 80039c4:	b590      	push	{r4, r7, lr}
 80039c6:	b089      	sub	sp, #36	@ 0x24
 80039c8:	af00      	add	r7, sp, #0
 80039ca:	4604      	mov	r4, r0
 80039cc:	4638      	mov	r0, r7
 80039ce:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 80039d2:	4623      	mov	r3, r4
 80039d4:	73fb      	strb	r3, [r7, #15]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 80039d6:	7bfb      	ldrb	r3, [r7, #15]
 80039d8:	2b1f      	cmp	r3, #31
 80039da:	d902      	bls.n	80039e2 <ssd1306_WriteChar+0x1e>
 80039dc:	7bfb      	ldrb	r3, [r7, #15]
 80039de:	2b7e      	cmp	r3, #126	@ 0x7e
 80039e0:	d901      	bls.n	80039e6 <ssd1306_WriteChar+0x22>
        return 0;
 80039e2:	2300      	movs	r3, #0
 80039e4:	e079      	b.n	8003ada <ssd1306_WriteChar+0x116>
    
    // Char width is not equal to font width for proportional font
    const uint8_t char_width = Font.char_width ? Font.char_width[ch-32] : Font.width;
 80039e6:	68bb      	ldr	r3, [r7, #8]
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d005      	beq.n	80039f8 <ssd1306_WriteChar+0x34>
 80039ec:	68ba      	ldr	r2, [r7, #8]
 80039ee:	7bfb      	ldrb	r3, [r7, #15]
 80039f0:	3b20      	subs	r3, #32
 80039f2:	4413      	add	r3, r2
 80039f4:	781b      	ldrb	r3, [r3, #0]
 80039f6:	e000      	b.n	80039fa <ssd1306_WriteChar+0x36>
 80039f8:	783b      	ldrb	r3, [r7, #0]
 80039fa:	75fb      	strb	r3, [r7, #23]
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 80039fc:	4b39      	ldr	r3, [pc, #228]	@ (8003ae4 <ssd1306_WriteChar+0x120>)
 80039fe:	881b      	ldrh	r3, [r3, #0]
 8003a00:	461a      	mov	r2, r3
 8003a02:	7dfb      	ldrb	r3, [r7, #23]
 8003a04:	4413      	add	r3, r2
 8003a06:	2b80      	cmp	r3, #128	@ 0x80
 8003a08:	dc06      	bgt.n	8003a18 <ssd1306_WriteChar+0x54>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.height))
 8003a0a:	4b36      	ldr	r3, [pc, #216]	@ (8003ae4 <ssd1306_WriteChar+0x120>)
 8003a0c:	885b      	ldrh	r3, [r3, #2]
 8003a0e:	461a      	mov	r2, r3
 8003a10:	787b      	ldrb	r3, [r7, #1]
 8003a12:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 8003a14:	2b40      	cmp	r3, #64	@ 0x40
 8003a16:	dd01      	ble.n	8003a1c <ssd1306_WriteChar+0x58>
    {
        // Not enough space on current line
        return 0;
 8003a18:	2300      	movs	r3, #0
 8003a1a:	e05e      	b.n	8003ada <ssd1306_WriteChar+0x116>
    }
    
    // Use the font to write
    for(i = 0; i < Font.height; i++) {
 8003a1c:	2300      	movs	r3, #0
 8003a1e:	61fb      	str	r3, [r7, #28]
 8003a20:	e04d      	b.n	8003abe <ssd1306_WriteChar+0xfa>
        b = Font.data[(ch - 32) * Font.height + i];
 8003a22:	687a      	ldr	r2, [r7, #4]
 8003a24:	7bfb      	ldrb	r3, [r7, #15]
 8003a26:	3b20      	subs	r3, #32
 8003a28:	7879      	ldrb	r1, [r7, #1]
 8003a2a:	fb01 f303 	mul.w	r3, r1, r3
 8003a2e:	4619      	mov	r1, r3
 8003a30:	69fb      	ldr	r3, [r7, #28]
 8003a32:	440b      	add	r3, r1
 8003a34:	005b      	lsls	r3, r3, #1
 8003a36:	4413      	add	r3, r2
 8003a38:	881b      	ldrh	r3, [r3, #0]
 8003a3a:	613b      	str	r3, [r7, #16]
        for(j = 0; j < char_width; j++) {
 8003a3c:	2300      	movs	r3, #0
 8003a3e:	61bb      	str	r3, [r7, #24]
 8003a40:	e036      	b.n	8003ab0 <ssd1306_WriteChar+0xec>
            if((b << j) & 0x8000)  {
 8003a42:	693a      	ldr	r2, [r7, #16]
 8003a44:	69bb      	ldr	r3, [r7, #24]
 8003a46:	fa02 f303 	lsl.w	r3, r2, r3
 8003a4a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d013      	beq.n	8003a7a <ssd1306_WriteChar+0xb6>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8003a52:	4b24      	ldr	r3, [pc, #144]	@ (8003ae4 <ssd1306_WriteChar+0x120>)
 8003a54:	881b      	ldrh	r3, [r3, #0]
 8003a56:	b2da      	uxtb	r2, r3
 8003a58:	69bb      	ldr	r3, [r7, #24]
 8003a5a:	b2db      	uxtb	r3, r3
 8003a5c:	4413      	add	r3, r2
 8003a5e:	b2d8      	uxtb	r0, r3
 8003a60:	4b20      	ldr	r3, [pc, #128]	@ (8003ae4 <ssd1306_WriteChar+0x120>)
 8003a62:	885b      	ldrh	r3, [r3, #2]
 8003a64:	b2da      	uxtb	r2, r3
 8003a66:	69fb      	ldr	r3, [r7, #28]
 8003a68:	b2db      	uxtb	r3, r3
 8003a6a:	4413      	add	r3, r2
 8003a6c:	b2db      	uxtb	r3, r3
 8003a6e:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8003a72:	4619      	mov	r1, r3
 8003a74:	f7ff ff52 	bl	800391c <ssd1306_DrawPixel>
 8003a78:	e017      	b.n	8003aaa <ssd1306_WriteChar+0xe6>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8003a7a:	4b1a      	ldr	r3, [pc, #104]	@ (8003ae4 <ssd1306_WriteChar+0x120>)
 8003a7c:	881b      	ldrh	r3, [r3, #0]
 8003a7e:	b2da      	uxtb	r2, r3
 8003a80:	69bb      	ldr	r3, [r7, #24]
 8003a82:	b2db      	uxtb	r3, r3
 8003a84:	4413      	add	r3, r2
 8003a86:	b2d8      	uxtb	r0, r3
 8003a88:	4b16      	ldr	r3, [pc, #88]	@ (8003ae4 <ssd1306_WriteChar+0x120>)
 8003a8a:	885b      	ldrh	r3, [r3, #2]
 8003a8c:	b2da      	uxtb	r2, r3
 8003a8e:	69fb      	ldr	r3, [r7, #28]
 8003a90:	b2db      	uxtb	r3, r3
 8003a92:	4413      	add	r3, r2
 8003a94:	b2d9      	uxtb	r1, r3
 8003a96:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	bf0c      	ite	eq
 8003a9e:	2301      	moveq	r3, #1
 8003aa0:	2300      	movne	r3, #0
 8003aa2:	b2db      	uxtb	r3, r3
 8003aa4:	461a      	mov	r2, r3
 8003aa6:	f7ff ff39 	bl	800391c <ssd1306_DrawPixel>
        for(j = 0; j < char_width; j++) {
 8003aaa:	69bb      	ldr	r3, [r7, #24]
 8003aac:	3301      	adds	r3, #1
 8003aae:	61bb      	str	r3, [r7, #24]
 8003ab0:	7dfb      	ldrb	r3, [r7, #23]
 8003ab2:	69ba      	ldr	r2, [r7, #24]
 8003ab4:	429a      	cmp	r2, r3
 8003ab6:	d3c4      	bcc.n	8003a42 <ssd1306_WriteChar+0x7e>
    for(i = 0; i < Font.height; i++) {
 8003ab8:	69fb      	ldr	r3, [r7, #28]
 8003aba:	3301      	adds	r3, #1
 8003abc:	61fb      	str	r3, [r7, #28]
 8003abe:	787b      	ldrb	r3, [r7, #1]
 8003ac0:	461a      	mov	r2, r3
 8003ac2:	69fb      	ldr	r3, [r7, #28]
 8003ac4:	4293      	cmp	r3, r2
 8003ac6:	d3ac      	bcc.n	8003a22 <ssd1306_WriteChar+0x5e>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += char_width;
 8003ac8:	4b06      	ldr	r3, [pc, #24]	@ (8003ae4 <ssd1306_WriteChar+0x120>)
 8003aca:	881a      	ldrh	r2, [r3, #0]
 8003acc:	7dfb      	ldrb	r3, [r7, #23]
 8003ace:	b29b      	uxth	r3, r3
 8003ad0:	4413      	add	r3, r2
 8003ad2:	b29a      	uxth	r2, r3
 8003ad4:	4b03      	ldr	r3, [pc, #12]	@ (8003ae4 <ssd1306_WriteChar+0x120>)
 8003ad6:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 8003ad8:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ada:	4618      	mov	r0, r3
 8003adc:	3724      	adds	r7, #36	@ 0x24
 8003ade:	46bd      	mov	sp, r7
 8003ae0:	bd90      	pop	{r4, r7, pc}
 8003ae2:	bf00      	nop
 8003ae4:	20000528 	.word	0x20000528

08003ae8 <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8003ae8:	b580      	push	{r7, lr}
 8003aea:	b086      	sub	sp, #24
 8003aec:	af02      	add	r7, sp, #8
 8003aee:	60f8      	str	r0, [r7, #12]
 8003af0:	4638      	mov	r0, r7
 8003af2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    while (*str) {
 8003af6:	e013      	b.n	8003b20 <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	7818      	ldrb	r0, [r3, #0]
 8003afc:	7e3b      	ldrb	r3, [r7, #24]
 8003afe:	9300      	str	r3, [sp, #0]
 8003b00:	463b      	mov	r3, r7
 8003b02:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003b04:	f7ff ff5e 	bl	80039c4 <ssd1306_WriteChar>
 8003b08:	4603      	mov	r3, r0
 8003b0a:	461a      	mov	r2, r3
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	781b      	ldrb	r3, [r3, #0]
 8003b10:	429a      	cmp	r2, r3
 8003b12:	d002      	beq.n	8003b1a <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	781b      	ldrb	r3, [r3, #0]
 8003b18:	e008      	b.n	8003b2c <ssd1306_WriteString+0x44>
        }
        str++;
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	3301      	adds	r3, #1
 8003b1e:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	781b      	ldrb	r3, [r3, #0]
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d1e7      	bne.n	8003af8 <ssd1306_WriteString+0x10>
    }
    
    // Everything ok
    return *str;
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	781b      	ldrb	r3, [r3, #0]
}
 8003b2c:	4618      	mov	r0, r3
 8003b2e:	3710      	adds	r7, #16
 8003b30:	46bd      	mov	sp, r7
 8003b32:	bd80      	pop	{r7, pc}

08003b34 <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 8003b34:	b480      	push	{r7}
 8003b36:	b083      	sub	sp, #12
 8003b38:	af00      	add	r7, sp, #0
 8003b3a:	4603      	mov	r3, r0
 8003b3c:	460a      	mov	r2, r1
 8003b3e:	71fb      	strb	r3, [r7, #7]
 8003b40:	4613      	mov	r3, r2
 8003b42:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 8003b44:	79fb      	ldrb	r3, [r7, #7]
 8003b46:	b29a      	uxth	r2, r3
 8003b48:	4b05      	ldr	r3, [pc, #20]	@ (8003b60 <ssd1306_SetCursor+0x2c>)
 8003b4a:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 8003b4c:	79bb      	ldrb	r3, [r7, #6]
 8003b4e:	b29a      	uxth	r2, r3
 8003b50:	4b03      	ldr	r3, [pc, #12]	@ (8003b60 <ssd1306_SetCursor+0x2c>)
 8003b52:	805a      	strh	r2, [r3, #2]
}
 8003b54:	bf00      	nop
 8003b56:	370c      	adds	r7, #12
 8003b58:	46bd      	mov	sp, r7
 8003b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b5e:	4770      	bx	lr
 8003b60:	20000528 	.word	0x20000528

08003b64 <ssd1306_Line>:

/* Draw line by Bresenhem's algorithm */
void ssd1306_Line(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSD1306_COLOR color) {
 8003b64:	b590      	push	{r4, r7, lr}
 8003b66:	b089      	sub	sp, #36	@ 0x24
 8003b68:	af00      	add	r7, sp, #0
 8003b6a:	4604      	mov	r4, r0
 8003b6c:	4608      	mov	r0, r1
 8003b6e:	4611      	mov	r1, r2
 8003b70:	461a      	mov	r2, r3
 8003b72:	4623      	mov	r3, r4
 8003b74:	71fb      	strb	r3, [r7, #7]
 8003b76:	4603      	mov	r3, r0
 8003b78:	71bb      	strb	r3, [r7, #6]
 8003b7a:	460b      	mov	r3, r1
 8003b7c:	717b      	strb	r3, [r7, #5]
 8003b7e:	4613      	mov	r3, r2
 8003b80:	713b      	strb	r3, [r7, #4]
    int32_t deltaX = abs(x2 - x1);
 8003b82:	797a      	ldrb	r2, [r7, #5]
 8003b84:	79fb      	ldrb	r3, [r7, #7]
 8003b86:	1ad3      	subs	r3, r2, r3
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	bfb8      	it	lt
 8003b8c:	425b      	neglt	r3, r3
 8003b8e:	61bb      	str	r3, [r7, #24]
    int32_t deltaY = abs(y2 - y1);
 8003b90:	793a      	ldrb	r2, [r7, #4]
 8003b92:	79bb      	ldrb	r3, [r7, #6]
 8003b94:	1ad3      	subs	r3, r2, r3
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	bfb8      	it	lt
 8003b9a:	425b      	neglt	r3, r3
 8003b9c:	617b      	str	r3, [r7, #20]
    int32_t signX = ((x1 < x2) ? 1 : -1);
 8003b9e:	79fa      	ldrb	r2, [r7, #7]
 8003ba0:	797b      	ldrb	r3, [r7, #5]
 8003ba2:	429a      	cmp	r2, r3
 8003ba4:	d201      	bcs.n	8003baa <ssd1306_Line+0x46>
 8003ba6:	2301      	movs	r3, #1
 8003ba8:	e001      	b.n	8003bae <ssd1306_Line+0x4a>
 8003baa:	f04f 33ff 	mov.w	r3, #4294967295
 8003bae:	613b      	str	r3, [r7, #16]
    int32_t signY = ((y1 < y2) ? 1 : -1);
 8003bb0:	79ba      	ldrb	r2, [r7, #6]
 8003bb2:	793b      	ldrb	r3, [r7, #4]
 8003bb4:	429a      	cmp	r2, r3
 8003bb6:	d201      	bcs.n	8003bbc <ssd1306_Line+0x58>
 8003bb8:	2301      	movs	r3, #1
 8003bba:	e001      	b.n	8003bc0 <ssd1306_Line+0x5c>
 8003bbc:	f04f 33ff 	mov.w	r3, #4294967295
 8003bc0:	60fb      	str	r3, [r7, #12]
    int32_t error = deltaX - deltaY;
 8003bc2:	69ba      	ldr	r2, [r7, #24]
 8003bc4:	697b      	ldr	r3, [r7, #20]
 8003bc6:	1ad3      	subs	r3, r2, r3
 8003bc8:	61fb      	str	r3, [r7, #28]
    int32_t error2;
    
    ssd1306_DrawPixel(x2, y2, color);
 8003bca:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8003bce:	7939      	ldrb	r1, [r7, #4]
 8003bd0:	797b      	ldrb	r3, [r7, #5]
 8003bd2:	4618      	mov	r0, r3
 8003bd4:	f7ff fea2 	bl	800391c <ssd1306_DrawPixel>

    while((x1 != x2) || (y1 != y2)) {
 8003bd8:	e024      	b.n	8003c24 <ssd1306_Line+0xc0>
        ssd1306_DrawPixel(x1, y1, color);
 8003bda:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8003bde:	79b9      	ldrb	r1, [r7, #6]
 8003be0:	79fb      	ldrb	r3, [r7, #7]
 8003be2:	4618      	mov	r0, r3
 8003be4:	f7ff fe9a 	bl	800391c <ssd1306_DrawPixel>
        error2 = error * 2;
 8003be8:	69fb      	ldr	r3, [r7, #28]
 8003bea:	005b      	lsls	r3, r3, #1
 8003bec:	60bb      	str	r3, [r7, #8]
        if(error2 > -deltaY) {
 8003bee:	697b      	ldr	r3, [r7, #20]
 8003bf0:	425b      	negs	r3, r3
 8003bf2:	68ba      	ldr	r2, [r7, #8]
 8003bf4:	429a      	cmp	r2, r3
 8003bf6:	dd08      	ble.n	8003c0a <ssd1306_Line+0xa6>
            error -= deltaY;
 8003bf8:	69fa      	ldr	r2, [r7, #28]
 8003bfa:	697b      	ldr	r3, [r7, #20]
 8003bfc:	1ad3      	subs	r3, r2, r3
 8003bfe:	61fb      	str	r3, [r7, #28]
            x1 += signX;
 8003c00:	693b      	ldr	r3, [r7, #16]
 8003c02:	b2da      	uxtb	r2, r3
 8003c04:	79fb      	ldrb	r3, [r7, #7]
 8003c06:	4413      	add	r3, r2
 8003c08:	71fb      	strb	r3, [r7, #7]
        }
        
        if(error2 < deltaX) {
 8003c0a:	68ba      	ldr	r2, [r7, #8]
 8003c0c:	69bb      	ldr	r3, [r7, #24]
 8003c0e:	429a      	cmp	r2, r3
 8003c10:	da08      	bge.n	8003c24 <ssd1306_Line+0xc0>
            error += deltaX;
 8003c12:	69fa      	ldr	r2, [r7, #28]
 8003c14:	69bb      	ldr	r3, [r7, #24]
 8003c16:	4413      	add	r3, r2
 8003c18:	61fb      	str	r3, [r7, #28]
            y1 += signY;
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	b2da      	uxtb	r2, r3
 8003c1e:	79bb      	ldrb	r3, [r7, #6]
 8003c20:	4413      	add	r3, r2
 8003c22:	71bb      	strb	r3, [r7, #6]
    while((x1 != x2) || (y1 != y2)) {
 8003c24:	79fa      	ldrb	r2, [r7, #7]
 8003c26:	797b      	ldrb	r3, [r7, #5]
 8003c28:	429a      	cmp	r2, r3
 8003c2a:	d1d6      	bne.n	8003bda <ssd1306_Line+0x76>
 8003c2c:	79ba      	ldrb	r2, [r7, #6]
 8003c2e:	793b      	ldrb	r3, [r7, #4]
 8003c30:	429a      	cmp	r2, r3
 8003c32:	d1d2      	bne.n	8003bda <ssd1306_Line+0x76>
        }
    }
    return;
 8003c34:	bf00      	nop
}
 8003c36:	3724      	adds	r7, #36	@ 0x24
 8003c38:	46bd      	mov	sp, r7
 8003c3a:	bd90      	pop	{r4, r7, pc}

08003c3c <ssd1306_Polyline>:

/* Draw polyline */
void ssd1306_Polyline(const SSD1306_VERTEX *par_vertex, uint16_t par_size, SSD1306_COLOR color) {
 8003c3c:	b590      	push	{r4, r7, lr}
 8003c3e:	b087      	sub	sp, #28
 8003c40:	af02      	add	r7, sp, #8
 8003c42:	6078      	str	r0, [r7, #4]
 8003c44:	460b      	mov	r3, r1
 8003c46:	807b      	strh	r3, [r7, #2]
 8003c48:	4613      	mov	r3, r2
 8003c4a:	707b      	strb	r3, [r7, #1]
    uint16_t i;
    if(par_vertex == NULL) {
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d02a      	beq.n	8003ca8 <ssd1306_Polyline+0x6c>
        return;
    }

    for(i = 1; i < par_size; i++) {
 8003c52:	2301      	movs	r3, #1
 8003c54:	81fb      	strh	r3, [r7, #14]
 8003c56:	e022      	b.n	8003c9e <ssd1306_Polyline+0x62>
        ssd1306_Line(par_vertex[i - 1].x, par_vertex[i - 1].y, par_vertex[i].x, par_vertex[i].y, color);
 8003c58:	89fb      	ldrh	r3, [r7, #14]
 8003c5a:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8003c5e:	3b01      	subs	r3, #1
 8003c60:	005b      	lsls	r3, r3, #1
 8003c62:	687a      	ldr	r2, [r7, #4]
 8003c64:	4413      	add	r3, r2
 8003c66:	7818      	ldrb	r0, [r3, #0]
 8003c68:	89fb      	ldrh	r3, [r7, #14]
 8003c6a:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8003c6e:	3b01      	subs	r3, #1
 8003c70:	005b      	lsls	r3, r3, #1
 8003c72:	687a      	ldr	r2, [r7, #4]
 8003c74:	4413      	add	r3, r2
 8003c76:	7859      	ldrb	r1, [r3, #1]
 8003c78:	89fb      	ldrh	r3, [r7, #14]
 8003c7a:	005b      	lsls	r3, r3, #1
 8003c7c:	687a      	ldr	r2, [r7, #4]
 8003c7e:	4413      	add	r3, r2
 8003c80:	781c      	ldrb	r4, [r3, #0]
 8003c82:	89fb      	ldrh	r3, [r7, #14]
 8003c84:	005b      	lsls	r3, r3, #1
 8003c86:	687a      	ldr	r2, [r7, #4]
 8003c88:	4413      	add	r3, r2
 8003c8a:	785a      	ldrb	r2, [r3, #1]
 8003c8c:	787b      	ldrb	r3, [r7, #1]
 8003c8e:	9300      	str	r3, [sp, #0]
 8003c90:	4613      	mov	r3, r2
 8003c92:	4622      	mov	r2, r4
 8003c94:	f7ff ff66 	bl	8003b64 <ssd1306_Line>
    for(i = 1; i < par_size; i++) {
 8003c98:	89fb      	ldrh	r3, [r7, #14]
 8003c9a:	3301      	adds	r3, #1
 8003c9c:	81fb      	strh	r3, [r7, #14]
 8003c9e:	89fa      	ldrh	r2, [r7, #14]
 8003ca0:	887b      	ldrh	r3, [r7, #2]
 8003ca2:	429a      	cmp	r2, r3
 8003ca4:	d3d8      	bcc.n	8003c58 <ssd1306_Polyline+0x1c>
    }

    return;
 8003ca6:	e000      	b.n	8003caa <ssd1306_Polyline+0x6e>
        return;
 8003ca8:	bf00      	nop
}
 8003caa:	3714      	adds	r7, #20
 8003cac:	46bd      	mov	sp, r7
 8003cae:	bd90      	pop	{r4, r7, pc}

08003cb0 <ssd1306_DegToRad>:

/* Convert Degrees to Radians */
static float ssd1306_DegToRad(float par_deg) {
 8003cb0:	b480      	push	{r7}
 8003cb2:	b083      	sub	sp, #12
 8003cb4:	af00      	add	r7, sp, #0
 8003cb6:	ed87 0a01 	vstr	s0, [r7, #4]
    return par_deg * (3.14f / 180.0f);
 8003cba:	edd7 7a01 	vldr	s15, [r7, #4]
 8003cbe:	ed9f 7a05 	vldr	s14, [pc, #20]	@ 8003cd4 <ssd1306_DegToRad+0x24>
 8003cc2:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 8003cc6:	eeb0 0a67 	vmov.f32	s0, s15
 8003cca:	370c      	adds	r7, #12
 8003ccc:	46bd      	mov	sp, r7
 8003cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd2:	4770      	bx	lr
 8003cd4:	3c8ee7a7 	.word	0x3c8ee7a7

08003cd8 <ssd1306_NormalizeTo0_360>:

/* Normalize degree to [0;360] */
static uint16_t ssd1306_NormalizeTo0_360(uint16_t par_deg) {
 8003cd8:	b480      	push	{r7}
 8003cda:	b085      	sub	sp, #20
 8003cdc:	af00      	add	r7, sp, #0
 8003cde:	4603      	mov	r3, r0
 8003ce0:	80fb      	strh	r3, [r7, #6]
    uint16_t loc_angle;
    if(par_deg <= 360) {
 8003ce2:	88fb      	ldrh	r3, [r7, #6]
 8003ce4:	f5b3 7fb4 	cmp.w	r3, #360	@ 0x168
 8003ce8:	d802      	bhi.n	8003cf0 <ssd1306_NormalizeTo0_360+0x18>
        loc_angle = par_deg;
 8003cea:	88fb      	ldrh	r3, [r7, #6]
 8003cec:	81fb      	strh	r3, [r7, #14]
 8003cee:	e013      	b.n	8003d18 <ssd1306_NormalizeTo0_360+0x40>
    } else {
        loc_angle = par_deg % 360;
 8003cf0:	88fb      	ldrh	r3, [r7, #6]
 8003cf2:	08da      	lsrs	r2, r3, #3
 8003cf4:	490c      	ldr	r1, [pc, #48]	@ (8003d28 <ssd1306_NormalizeTo0_360+0x50>)
 8003cf6:	fba1 1202 	umull	r1, r2, r1, r2
 8003cfa:	0892      	lsrs	r2, r2, #2
 8003cfc:	f44f 71b4 	mov.w	r1, #360	@ 0x168
 8003d00:	fb01 f202 	mul.w	r2, r1, r2
 8003d04:	1a9b      	subs	r3, r3, r2
 8003d06:	81fb      	strh	r3, [r7, #14]
        loc_angle = (loc_angle ? loc_angle : 360);
 8003d08:	89fb      	ldrh	r3, [r7, #14]
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d001      	beq.n	8003d12 <ssd1306_NormalizeTo0_360+0x3a>
 8003d0e:	89fb      	ldrh	r3, [r7, #14]
 8003d10:	e001      	b.n	8003d16 <ssd1306_NormalizeTo0_360+0x3e>
 8003d12:	f44f 73b4 	mov.w	r3, #360	@ 0x168
 8003d16:	81fb      	strh	r3, [r7, #14]
    }
    return loc_angle;
 8003d18:	89fb      	ldrh	r3, [r7, #14]
}
 8003d1a:	4618      	mov	r0, r3
 8003d1c:	3714      	adds	r7, #20
 8003d1e:	46bd      	mov	sp, r7
 8003d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d24:	4770      	bx	lr
 8003d26:	bf00      	nop
 8003d28:	16c16c17 	.word	0x16c16c17

08003d2c <ssd1306_DrawArc>:
/*
 * DrawArc. Draw angle is beginning from 4 quart of trigonometric circle (3pi/2)
 * start_angle in degree
 * sweep in degree
 */
void ssd1306_DrawArc(uint8_t x, uint8_t y, uint8_t radius, uint16_t start_angle, uint16_t sweep, SSD1306_COLOR color) {
 8003d2c:	b590      	push	{r4, r7, lr}
 8003d2e:	b08d      	sub	sp, #52	@ 0x34
 8003d30:	af02      	add	r7, sp, #8
 8003d32:	4604      	mov	r4, r0
 8003d34:	4608      	mov	r0, r1
 8003d36:	4611      	mov	r1, r2
 8003d38:	461a      	mov	r2, r3
 8003d3a:	4623      	mov	r3, r4
 8003d3c:	73fb      	strb	r3, [r7, #15]
 8003d3e:	4603      	mov	r3, r0
 8003d40:	73bb      	strb	r3, [r7, #14]
 8003d42:	460b      	mov	r3, r1
 8003d44:	737b      	strb	r3, [r7, #13]
 8003d46:	4613      	mov	r3, r2
 8003d48:	817b      	strh	r3, [r7, #10]
    uint8_t yp1,yp2;
    uint32_t count;
    uint32_t loc_sweep;
    float rad;
    
    loc_sweep = ssd1306_NormalizeTo0_360(sweep);
 8003d4a:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8003d4c:	4618      	mov	r0, r3
 8003d4e:	f7ff ffc3 	bl	8003cd8 <ssd1306_NormalizeTo0_360>
 8003d52:	4603      	mov	r3, r0
 8003d54:	61fb      	str	r3, [r7, #28]
    
    count = (ssd1306_NormalizeTo0_360(start_angle) * CIRCLE_APPROXIMATION_SEGMENTS) / 360;
 8003d56:	897b      	ldrh	r3, [r7, #10]
 8003d58:	4618      	mov	r0, r3
 8003d5a:	f7ff ffbd 	bl	8003cd8 <ssd1306_NormalizeTo0_360>
 8003d5e:	4603      	mov	r3, r0
 8003d60:	461a      	mov	r2, r3
 8003d62:	4b63      	ldr	r3, [pc, #396]	@ (8003ef0 <ssd1306_DrawArc+0x1c4>)
 8003d64:	781b      	ldrb	r3, [r3, #0]
 8003d66:	fb02 f303 	mul.w	r3, r2, r3
 8003d6a:	4a62      	ldr	r2, [pc, #392]	@ (8003ef4 <ssd1306_DrawArc+0x1c8>)
 8003d6c:	fb82 1203 	smull	r1, r2, r2, r3
 8003d70:	441a      	add	r2, r3
 8003d72:	1212      	asrs	r2, r2, #8
 8003d74:	17db      	asrs	r3, r3, #31
 8003d76:	1ad3      	subs	r3, r2, r3
 8003d78:	627b      	str	r3, [r7, #36]	@ 0x24
    approx_segments = (loc_sweep * CIRCLE_APPROXIMATION_SEGMENTS) / 360;
 8003d7a:	4b5d      	ldr	r3, [pc, #372]	@ (8003ef0 <ssd1306_DrawArc+0x1c4>)
 8003d7c:	781b      	ldrb	r3, [r3, #0]
 8003d7e:	461a      	mov	r2, r3
 8003d80:	69fb      	ldr	r3, [r7, #28]
 8003d82:	fb02 f303 	mul.w	r3, r2, r3
 8003d86:	08db      	lsrs	r3, r3, #3
 8003d88:	4a5b      	ldr	r2, [pc, #364]	@ (8003ef8 <ssd1306_DrawArc+0x1cc>)
 8003d8a:	fba2 2303 	umull	r2, r3, r2, r3
 8003d8e:	089b      	lsrs	r3, r3, #2
 8003d90:	61bb      	str	r3, [r7, #24]
    approx_degree = loc_sweep / (float)approx_segments;
 8003d92:	69fb      	ldr	r3, [r7, #28]
 8003d94:	ee07 3a90 	vmov	s15, r3
 8003d98:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003d9c:	69bb      	ldr	r3, [r7, #24]
 8003d9e:	ee07 3a90 	vmov	s15, r3
 8003da2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003da6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003daa:	edc7 7a05 	vstr	s15, [r7, #20]
    while(count < approx_segments)
 8003dae:	e096      	b.n	8003ede <ssd1306_DrawArc+0x1b2>
    {
        rad = ssd1306_DegToRad(count*approx_degree);
 8003db0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003db2:	ee07 3a90 	vmov	s15, r3
 8003db6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003dba:	edd7 7a05 	vldr	s15, [r7, #20]
 8003dbe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003dc2:	eeb0 0a67 	vmov.f32	s0, s15
 8003dc6:	f7ff ff73 	bl	8003cb0 <ssd1306_DegToRad>
 8003dca:	ed87 0a08 	vstr	s0, [r7, #32]
        xp1 = x + (int8_t)(sinf(rad)*radius);
 8003dce:	ed97 0a08 	vldr	s0, [r7, #32]
 8003dd2:	f002 f9eb 	bl	80061ac <sinf>
 8003dd6:	eeb0 7a40 	vmov.f32	s14, s0
 8003dda:	7b7b      	ldrb	r3, [r7, #13]
 8003ddc:	ee07 3a90 	vmov	s15, r3
 8003de0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003de4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003de8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003dec:	edc7 7a01 	vstr	s15, [r7, #4]
 8003df0:	793b      	ldrb	r3, [r7, #4]
 8003df2:	b25b      	sxtb	r3, r3
 8003df4:	b2da      	uxtb	r2, r3
 8003df6:	7bfb      	ldrb	r3, [r7, #15]
 8003df8:	4413      	add	r3, r2
 8003dfa:	74fb      	strb	r3, [r7, #19]
        yp1 = y + (int8_t)(cosf(rad)*radius);    
 8003dfc:	ed97 0a08 	vldr	s0, [r7, #32]
 8003e00:	f002 f990 	bl	8006124 <cosf>
 8003e04:	eeb0 7a40 	vmov.f32	s14, s0
 8003e08:	7b7b      	ldrb	r3, [r7, #13]
 8003e0a:	ee07 3a90 	vmov	s15, r3
 8003e0e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003e12:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003e16:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003e1a:	edc7 7a01 	vstr	s15, [r7, #4]
 8003e1e:	793b      	ldrb	r3, [r7, #4]
 8003e20:	b25b      	sxtb	r3, r3
 8003e22:	b2da      	uxtb	r2, r3
 8003e24:	7bbb      	ldrb	r3, [r7, #14]
 8003e26:	4413      	add	r3, r2
 8003e28:	74bb      	strb	r3, [r7, #18]
        count++;
 8003e2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e2c:	3301      	adds	r3, #1
 8003e2e:	627b      	str	r3, [r7, #36]	@ 0x24
        if(count != approx_segments) {
 8003e30:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003e32:	69bb      	ldr	r3, [r7, #24]
 8003e34:	429a      	cmp	r2, r3
 8003e36:	d00f      	beq.n	8003e58 <ssd1306_DrawArc+0x12c>
            rad = ssd1306_DegToRad(count*approx_degree);
 8003e38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e3a:	ee07 3a90 	vmov	s15, r3
 8003e3e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003e42:	edd7 7a05 	vldr	s15, [r7, #20]
 8003e46:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003e4a:	eeb0 0a67 	vmov.f32	s0, s15
 8003e4e:	f7ff ff2f 	bl	8003cb0 <ssd1306_DegToRad>
 8003e52:	ed87 0a08 	vstr	s0, [r7, #32]
 8003e56:	e00a      	b.n	8003e6e <ssd1306_DrawArc+0x142>
        } else {
            rad = ssd1306_DegToRad(loc_sweep);
 8003e58:	69fb      	ldr	r3, [r7, #28]
 8003e5a:	ee07 3a90 	vmov	s15, r3
 8003e5e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003e62:	eeb0 0a67 	vmov.f32	s0, s15
 8003e66:	f7ff ff23 	bl	8003cb0 <ssd1306_DegToRad>
 8003e6a:	ed87 0a08 	vstr	s0, [r7, #32]
        }
        xp2 = x + (int8_t)(sinf(rad)*radius);
 8003e6e:	ed97 0a08 	vldr	s0, [r7, #32]
 8003e72:	f002 f99b 	bl	80061ac <sinf>
 8003e76:	eeb0 7a40 	vmov.f32	s14, s0
 8003e7a:	7b7b      	ldrb	r3, [r7, #13]
 8003e7c:	ee07 3a90 	vmov	s15, r3
 8003e80:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003e84:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003e88:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003e8c:	edc7 7a01 	vstr	s15, [r7, #4]
 8003e90:	793b      	ldrb	r3, [r7, #4]
 8003e92:	b25b      	sxtb	r3, r3
 8003e94:	b2da      	uxtb	r2, r3
 8003e96:	7bfb      	ldrb	r3, [r7, #15]
 8003e98:	4413      	add	r3, r2
 8003e9a:	747b      	strb	r3, [r7, #17]
        yp2 = y + (int8_t)(cosf(rad)*radius);    
 8003e9c:	ed97 0a08 	vldr	s0, [r7, #32]
 8003ea0:	f002 f940 	bl	8006124 <cosf>
 8003ea4:	eeb0 7a40 	vmov.f32	s14, s0
 8003ea8:	7b7b      	ldrb	r3, [r7, #13]
 8003eaa:	ee07 3a90 	vmov	s15, r3
 8003eae:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003eb2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003eb6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003eba:	edc7 7a01 	vstr	s15, [r7, #4]
 8003ebe:	793b      	ldrb	r3, [r7, #4]
 8003ec0:	b25b      	sxtb	r3, r3
 8003ec2:	b2da      	uxtb	r2, r3
 8003ec4:	7bbb      	ldrb	r3, [r7, #14]
 8003ec6:	4413      	add	r3, r2
 8003ec8:	743b      	strb	r3, [r7, #16]
        ssd1306_Line(xp1,yp1,xp2,yp2,color);
 8003eca:	7c3c      	ldrb	r4, [r7, #16]
 8003ecc:	7c7a      	ldrb	r2, [r7, #17]
 8003ece:	7cb9      	ldrb	r1, [r7, #18]
 8003ed0:	7cf8      	ldrb	r0, [r7, #19]
 8003ed2:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 8003ed6:	9300      	str	r3, [sp, #0]
 8003ed8:	4623      	mov	r3, r4
 8003eda:	f7ff fe43 	bl	8003b64 <ssd1306_Line>
    while(count < approx_segments)
 8003ede:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003ee0:	69bb      	ldr	r3, [r7, #24]
 8003ee2:	429a      	cmp	r2, r3
 8003ee4:	f4ff af64 	bcc.w	8003db0 <ssd1306_DrawArc+0x84>
    }
    
    return;
 8003ee8:	bf00      	nop
}
 8003eea:	372c      	adds	r7, #44	@ 0x2c
 8003eec:	46bd      	mov	sp, r7
 8003eee:	bd90      	pop	{r4, r7, pc}
 8003ef0:	08006d58 	.word	0x08006d58
 8003ef4:	b60b60b7 	.word	0xb60b60b7
 8003ef8:	16c16c17 	.word	0x16c16c17

08003efc <ssd1306_DrawArcWithRadiusLine>:
 * Draw arc with radius line
 * Angle is beginning from 4 quart of trigonometric circle (3pi/2)
 * start_angle: start angle in degree
 * sweep: finish angle in degree
 */
void ssd1306_DrawArcWithRadiusLine(uint8_t x, uint8_t y, uint8_t radius, uint16_t start_angle, uint16_t sweep, SSD1306_COLOR color) {
 8003efc:	b590      	push	{r4, r7, lr}
 8003efe:	b08f      	sub	sp, #60	@ 0x3c
 8003f00:	af02      	add	r7, sp, #8
 8003f02:	4604      	mov	r4, r0
 8003f04:	4608      	mov	r0, r1
 8003f06:	4611      	mov	r1, r2
 8003f08:	461a      	mov	r2, r3
 8003f0a:	4623      	mov	r3, r4
 8003f0c:	73fb      	strb	r3, [r7, #15]
 8003f0e:	4603      	mov	r3, r0
 8003f10:	73bb      	strb	r3, [r7, #14]
 8003f12:	460b      	mov	r3, r1
 8003f14:	737b      	strb	r3, [r7, #13]
 8003f16:	4613      	mov	r3, r2
 8003f18:	817b      	strh	r3, [r7, #10]
    const uint32_t CIRCLE_APPROXIMATION_SEGMENTS = 36;
 8003f1a:	2324      	movs	r3, #36	@ 0x24
 8003f1c:	623b      	str	r3, [r7, #32]
    float approx_degree;
    uint32_t approx_segments;
    uint8_t xp1;
    uint8_t xp2 = 0;
 8003f1e:	2300      	movs	r3, #0
 8003f20:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    uint8_t yp1;
    uint8_t yp2 = 0;
 8003f24:	2300      	movs	r3, #0
 8003f26:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
    uint32_t count;
    uint32_t loc_sweep;
    float rad;
    
    loc_sweep = ssd1306_NormalizeTo0_360(sweep);
 8003f2a:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8003f2e:	4618      	mov	r0, r3
 8003f30:	f7ff fed2 	bl	8003cd8 <ssd1306_NormalizeTo0_360>
 8003f34:	4603      	mov	r3, r0
 8003f36:	61fb      	str	r3, [r7, #28]
    
    count = (ssd1306_NormalizeTo0_360(start_angle) * CIRCLE_APPROXIMATION_SEGMENTS) / 360;
 8003f38:	897b      	ldrh	r3, [r7, #10]
 8003f3a:	4618      	mov	r0, r3
 8003f3c:	f7ff fecc 	bl	8003cd8 <ssd1306_NormalizeTo0_360>
 8003f40:	4603      	mov	r3, r0
 8003f42:	461a      	mov	r2, r3
 8003f44:	6a3b      	ldr	r3, [r7, #32]
 8003f46:	fb02 f303 	mul.w	r3, r2, r3
 8003f4a:	08db      	lsrs	r3, r3, #3
 8003f4c:	4a8a      	ldr	r2, [pc, #552]	@ (8004178 <ssd1306_DrawArcWithRadiusLine+0x27c>)
 8003f4e:	fba2 2303 	umull	r2, r3, r2, r3
 8003f52:	089b      	lsrs	r3, r3, #2
 8003f54:	62bb      	str	r3, [r7, #40]	@ 0x28
    approx_segments = (loc_sweep * CIRCLE_APPROXIMATION_SEGMENTS) / 360;
 8003f56:	69fb      	ldr	r3, [r7, #28]
 8003f58:	6a3a      	ldr	r2, [r7, #32]
 8003f5a:	fb02 f303 	mul.w	r3, r2, r3
 8003f5e:	08db      	lsrs	r3, r3, #3
 8003f60:	4a85      	ldr	r2, [pc, #532]	@ (8004178 <ssd1306_DrawArcWithRadiusLine+0x27c>)
 8003f62:	fba2 2303 	umull	r2, r3, r2, r3
 8003f66:	089b      	lsrs	r3, r3, #2
 8003f68:	61bb      	str	r3, [r7, #24]
    approx_degree = loc_sweep / (float)approx_segments;
 8003f6a:	69fb      	ldr	r3, [r7, #28]
 8003f6c:	ee07 3a90 	vmov	s15, r3
 8003f70:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003f74:	69bb      	ldr	r3, [r7, #24]
 8003f76:	ee07 3a90 	vmov	s15, r3
 8003f7a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003f7e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003f82:	edc7 7a05 	vstr	s15, [r7, #20]

    rad = ssd1306_DegToRad(count*approx_degree);
 8003f86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f88:	ee07 3a90 	vmov	s15, r3
 8003f8c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003f90:	edd7 7a05 	vldr	s15, [r7, #20]
 8003f94:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003f98:	eeb0 0a67 	vmov.f32	s0, s15
 8003f9c:	f7ff fe88 	bl	8003cb0 <ssd1306_DegToRad>
 8003fa0:	ed87 0a09 	vstr	s0, [r7, #36]	@ 0x24
    uint8_t first_point_x = x + (int8_t)(sinf(rad)*radius);
 8003fa4:	ed97 0a09 	vldr	s0, [r7, #36]	@ 0x24
 8003fa8:	f002 f900 	bl	80061ac <sinf>
 8003fac:	eeb0 7a40 	vmov.f32	s14, s0
 8003fb0:	7b7b      	ldrb	r3, [r7, #13]
 8003fb2:	ee07 3a90 	vmov	s15, r3
 8003fb6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003fba:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003fbe:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003fc2:	edc7 7a01 	vstr	s15, [r7, #4]
 8003fc6:	793b      	ldrb	r3, [r7, #4]
 8003fc8:	b25b      	sxtb	r3, r3
 8003fca:	b2da      	uxtb	r2, r3
 8003fcc:	7bfb      	ldrb	r3, [r7, #15]
 8003fce:	4413      	add	r3, r2
 8003fd0:	74fb      	strb	r3, [r7, #19]
    uint8_t first_point_y = y + (int8_t)(cosf(rad)*radius);   
 8003fd2:	ed97 0a09 	vldr	s0, [r7, #36]	@ 0x24
 8003fd6:	f002 f8a5 	bl	8006124 <cosf>
 8003fda:	eeb0 7a40 	vmov.f32	s14, s0
 8003fde:	7b7b      	ldrb	r3, [r7, #13]
 8003fe0:	ee07 3a90 	vmov	s15, r3
 8003fe4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003fe8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003fec:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003ff0:	edc7 7a01 	vstr	s15, [r7, #4]
 8003ff4:	793b      	ldrb	r3, [r7, #4]
 8003ff6:	b25b      	sxtb	r3, r3
 8003ff8:	b2da      	uxtb	r2, r3
 8003ffa:	7bbb      	ldrb	r3, [r7, #14]
 8003ffc:	4413      	add	r3, r2
 8003ffe:	74bb      	strb	r3, [r7, #18]
    while (count < approx_segments) {
 8004000:	e09a      	b.n	8004138 <ssd1306_DrawArcWithRadiusLine+0x23c>
        rad = ssd1306_DegToRad(count*approx_degree);
 8004002:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004004:	ee07 3a90 	vmov	s15, r3
 8004008:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800400c:	edd7 7a05 	vldr	s15, [r7, #20]
 8004010:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004014:	eeb0 0a67 	vmov.f32	s0, s15
 8004018:	f7ff fe4a 	bl	8003cb0 <ssd1306_DegToRad>
 800401c:	ed87 0a09 	vstr	s0, [r7, #36]	@ 0x24
        xp1 = x + (int8_t)(sinf(rad)*radius);
 8004020:	ed97 0a09 	vldr	s0, [r7, #36]	@ 0x24
 8004024:	f002 f8c2 	bl	80061ac <sinf>
 8004028:	eeb0 7a40 	vmov.f32	s14, s0
 800402c:	7b7b      	ldrb	r3, [r7, #13]
 800402e:	ee07 3a90 	vmov	s15, r3
 8004032:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004036:	ee67 7a27 	vmul.f32	s15, s14, s15
 800403a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800403e:	edc7 7a01 	vstr	s15, [r7, #4]
 8004042:	793b      	ldrb	r3, [r7, #4]
 8004044:	b25b      	sxtb	r3, r3
 8004046:	b2da      	uxtb	r2, r3
 8004048:	7bfb      	ldrb	r3, [r7, #15]
 800404a:	4413      	add	r3, r2
 800404c:	747b      	strb	r3, [r7, #17]
        yp1 = y + (int8_t)(cosf(rad)*radius);    
 800404e:	ed97 0a09 	vldr	s0, [r7, #36]	@ 0x24
 8004052:	f002 f867 	bl	8006124 <cosf>
 8004056:	eeb0 7a40 	vmov.f32	s14, s0
 800405a:	7b7b      	ldrb	r3, [r7, #13]
 800405c:	ee07 3a90 	vmov	s15, r3
 8004060:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004064:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004068:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800406c:	edc7 7a01 	vstr	s15, [r7, #4]
 8004070:	793b      	ldrb	r3, [r7, #4]
 8004072:	b25b      	sxtb	r3, r3
 8004074:	b2da      	uxtb	r2, r3
 8004076:	7bbb      	ldrb	r3, [r7, #14]
 8004078:	4413      	add	r3, r2
 800407a:	743b      	strb	r3, [r7, #16]
        count++;
 800407c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800407e:	3301      	adds	r3, #1
 8004080:	62bb      	str	r3, [r7, #40]	@ 0x28
        if (count != approx_segments) {
 8004082:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004084:	69bb      	ldr	r3, [r7, #24]
 8004086:	429a      	cmp	r2, r3
 8004088:	d00f      	beq.n	80040aa <ssd1306_DrawArcWithRadiusLine+0x1ae>
            rad = ssd1306_DegToRad(count*approx_degree);
 800408a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800408c:	ee07 3a90 	vmov	s15, r3
 8004090:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004094:	edd7 7a05 	vldr	s15, [r7, #20]
 8004098:	ee67 7a27 	vmul.f32	s15, s14, s15
 800409c:	eeb0 0a67 	vmov.f32	s0, s15
 80040a0:	f7ff fe06 	bl	8003cb0 <ssd1306_DegToRad>
 80040a4:	ed87 0a09 	vstr	s0, [r7, #36]	@ 0x24
 80040a8:	e00a      	b.n	80040c0 <ssd1306_DrawArcWithRadiusLine+0x1c4>
        } else {
            rad = ssd1306_DegToRad(loc_sweep);
 80040aa:	69fb      	ldr	r3, [r7, #28]
 80040ac:	ee07 3a90 	vmov	s15, r3
 80040b0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80040b4:	eeb0 0a67 	vmov.f32	s0, s15
 80040b8:	f7ff fdfa 	bl	8003cb0 <ssd1306_DegToRad>
 80040bc:	ed87 0a09 	vstr	s0, [r7, #36]	@ 0x24
        }
        xp2 = x + (int8_t)(sinf(rad)*radius);
 80040c0:	ed97 0a09 	vldr	s0, [r7, #36]	@ 0x24
 80040c4:	f002 f872 	bl	80061ac <sinf>
 80040c8:	eeb0 7a40 	vmov.f32	s14, s0
 80040cc:	7b7b      	ldrb	r3, [r7, #13]
 80040ce:	ee07 3a90 	vmov	s15, r3
 80040d2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80040d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80040da:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80040de:	edc7 7a01 	vstr	s15, [r7, #4]
 80040e2:	793b      	ldrb	r3, [r7, #4]
 80040e4:	b25b      	sxtb	r3, r3
 80040e6:	b2da      	uxtb	r2, r3
 80040e8:	7bfb      	ldrb	r3, [r7, #15]
 80040ea:	4413      	add	r3, r2
 80040ec:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        yp2 = y + (int8_t)(cosf(rad)*radius);    
 80040f0:	ed97 0a09 	vldr	s0, [r7, #36]	@ 0x24
 80040f4:	f002 f816 	bl	8006124 <cosf>
 80040f8:	eeb0 7a40 	vmov.f32	s14, s0
 80040fc:	7b7b      	ldrb	r3, [r7, #13]
 80040fe:	ee07 3a90 	vmov	s15, r3
 8004102:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004106:	ee67 7a27 	vmul.f32	s15, s14, s15
 800410a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800410e:	edc7 7a01 	vstr	s15, [r7, #4]
 8004112:	793b      	ldrb	r3, [r7, #4]
 8004114:	b25b      	sxtb	r3, r3
 8004116:	b2da      	uxtb	r2, r3
 8004118:	7bbb      	ldrb	r3, [r7, #14]
 800411a:	4413      	add	r3, r2
 800411c:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
        ssd1306_Line(xp1,yp1,xp2,yp2,color);
 8004120:	f897 402e 	ldrb.w	r4, [r7, #46]	@ 0x2e
 8004124:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8004128:	7c39      	ldrb	r1, [r7, #16]
 800412a:	7c78      	ldrb	r0, [r7, #17]
 800412c:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 8004130:	9300      	str	r3, [sp, #0]
 8004132:	4623      	mov	r3, r4
 8004134:	f7ff fd16 	bl	8003b64 <ssd1306_Line>
    while (count < approx_segments) {
 8004138:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800413a:	69bb      	ldr	r3, [r7, #24]
 800413c:	429a      	cmp	r2, r3
 800413e:	f4ff af60 	bcc.w	8004002 <ssd1306_DrawArcWithRadiusLine+0x106>
    }
    
    // Radius line
    ssd1306_Line(x,y,first_point_x,first_point_y,color);
 8004142:	7cbc      	ldrb	r4, [r7, #18]
 8004144:	7cfa      	ldrb	r2, [r7, #19]
 8004146:	7bb9      	ldrb	r1, [r7, #14]
 8004148:	7bf8      	ldrb	r0, [r7, #15]
 800414a:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 800414e:	9300      	str	r3, [sp, #0]
 8004150:	4623      	mov	r3, r4
 8004152:	f7ff fd07 	bl	8003b64 <ssd1306_Line>
    ssd1306_Line(x,y,xp2,yp2,color);
 8004156:	f897 402e 	ldrb.w	r4, [r7, #46]	@ 0x2e
 800415a:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800415e:	7bb9      	ldrb	r1, [r7, #14]
 8004160:	7bf8      	ldrb	r0, [r7, #15]
 8004162:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 8004166:	9300      	str	r3, [sp, #0]
 8004168:	4623      	mov	r3, r4
 800416a:	f7ff fcfb 	bl	8003b64 <ssd1306_Line>
    return;
 800416e:	bf00      	nop
}
 8004170:	3734      	adds	r7, #52	@ 0x34
 8004172:	46bd      	mov	sp, r7
 8004174:	bd90      	pop	{r4, r7, pc}
 8004176:	bf00      	nop
 8004178:	16c16c17 	.word	0x16c16c17

0800417c <ssd1306_DrawCircle>:

/* Draw circle by Bresenhem's algorithm */
void ssd1306_DrawCircle(uint8_t par_x,uint8_t par_y,uint8_t par_r,SSD1306_COLOR par_color) {
 800417c:	b590      	push	{r4, r7, lr}
 800417e:	b087      	sub	sp, #28
 8004180:	af00      	add	r7, sp, #0
 8004182:	4604      	mov	r4, r0
 8004184:	4608      	mov	r0, r1
 8004186:	4611      	mov	r1, r2
 8004188:	461a      	mov	r2, r3
 800418a:	4623      	mov	r3, r4
 800418c:	71fb      	strb	r3, [r7, #7]
 800418e:	4603      	mov	r3, r0
 8004190:	71bb      	strb	r3, [r7, #6]
 8004192:	460b      	mov	r3, r1
 8004194:	717b      	strb	r3, [r7, #5]
 8004196:	4613      	mov	r3, r2
 8004198:	713b      	strb	r3, [r7, #4]
    int32_t x = -par_r;
 800419a:	797b      	ldrb	r3, [r7, #5]
 800419c:	425b      	negs	r3, r3
 800419e:	617b      	str	r3, [r7, #20]
    int32_t y = 0;
 80041a0:	2300      	movs	r3, #0
 80041a2:	613b      	str	r3, [r7, #16]
    int32_t err = 2 - 2 * par_r;
 80041a4:	797b      	ldrb	r3, [r7, #5]
 80041a6:	f1c3 0301 	rsb	r3, r3, #1
 80041aa:	005b      	lsls	r3, r3, #1
 80041ac:	60fb      	str	r3, [r7, #12]
    int32_t e2;

    if (par_x >= SSD1306_WIDTH || par_y >= SSD1306_HEIGHT) {
 80041ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	db65      	blt.n	8004282 <ssd1306_DrawCircle+0x106>
 80041b6:	79bb      	ldrb	r3, [r7, #6]
 80041b8:	2b3f      	cmp	r3, #63	@ 0x3f
 80041ba:	d862      	bhi.n	8004282 <ssd1306_DrawCircle+0x106>
        return;
    }

    do {
        ssd1306_DrawPixel(par_x - x, par_y + y, par_color);
 80041bc:	697b      	ldr	r3, [r7, #20]
 80041be:	b2db      	uxtb	r3, r3
 80041c0:	79fa      	ldrb	r2, [r7, #7]
 80041c2:	1ad3      	subs	r3, r2, r3
 80041c4:	b2d8      	uxtb	r0, r3
 80041c6:	693b      	ldr	r3, [r7, #16]
 80041c8:	b2da      	uxtb	r2, r3
 80041ca:	79bb      	ldrb	r3, [r7, #6]
 80041cc:	4413      	add	r3, r2
 80041ce:	b2db      	uxtb	r3, r3
 80041d0:	793a      	ldrb	r2, [r7, #4]
 80041d2:	4619      	mov	r1, r3
 80041d4:	f7ff fba2 	bl	800391c <ssd1306_DrawPixel>
        ssd1306_DrawPixel(par_x + x, par_y + y, par_color);
 80041d8:	697b      	ldr	r3, [r7, #20]
 80041da:	b2da      	uxtb	r2, r3
 80041dc:	79fb      	ldrb	r3, [r7, #7]
 80041de:	4413      	add	r3, r2
 80041e0:	b2d8      	uxtb	r0, r3
 80041e2:	693b      	ldr	r3, [r7, #16]
 80041e4:	b2da      	uxtb	r2, r3
 80041e6:	79bb      	ldrb	r3, [r7, #6]
 80041e8:	4413      	add	r3, r2
 80041ea:	b2db      	uxtb	r3, r3
 80041ec:	793a      	ldrb	r2, [r7, #4]
 80041ee:	4619      	mov	r1, r3
 80041f0:	f7ff fb94 	bl	800391c <ssd1306_DrawPixel>
        ssd1306_DrawPixel(par_x + x, par_y - y, par_color);
 80041f4:	697b      	ldr	r3, [r7, #20]
 80041f6:	b2da      	uxtb	r2, r3
 80041f8:	79fb      	ldrb	r3, [r7, #7]
 80041fa:	4413      	add	r3, r2
 80041fc:	b2d8      	uxtb	r0, r3
 80041fe:	693b      	ldr	r3, [r7, #16]
 8004200:	b2db      	uxtb	r3, r3
 8004202:	79ba      	ldrb	r2, [r7, #6]
 8004204:	1ad3      	subs	r3, r2, r3
 8004206:	b2db      	uxtb	r3, r3
 8004208:	793a      	ldrb	r2, [r7, #4]
 800420a:	4619      	mov	r1, r3
 800420c:	f7ff fb86 	bl	800391c <ssd1306_DrawPixel>
        ssd1306_DrawPixel(par_x - x, par_y - y, par_color);
 8004210:	697b      	ldr	r3, [r7, #20]
 8004212:	b2db      	uxtb	r3, r3
 8004214:	79fa      	ldrb	r2, [r7, #7]
 8004216:	1ad3      	subs	r3, r2, r3
 8004218:	b2d8      	uxtb	r0, r3
 800421a:	693b      	ldr	r3, [r7, #16]
 800421c:	b2db      	uxtb	r3, r3
 800421e:	79ba      	ldrb	r2, [r7, #6]
 8004220:	1ad3      	subs	r3, r2, r3
 8004222:	b2db      	uxtb	r3, r3
 8004224:	793a      	ldrb	r2, [r7, #4]
 8004226:	4619      	mov	r1, r3
 8004228:	f7ff fb78 	bl	800391c <ssd1306_DrawPixel>
        e2 = err;
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	60bb      	str	r3, [r7, #8]

        if (e2 <= y) {
 8004230:	68ba      	ldr	r2, [r7, #8]
 8004232:	693b      	ldr	r3, [r7, #16]
 8004234:	429a      	cmp	r2, r3
 8004236:	dc13      	bgt.n	8004260 <ssd1306_DrawCircle+0xe4>
            y++;
 8004238:	693b      	ldr	r3, [r7, #16]
 800423a:	3301      	adds	r3, #1
 800423c:	613b      	str	r3, [r7, #16]
            err = err + (y * 2 + 1);
 800423e:	693b      	ldr	r3, [r7, #16]
 8004240:	005b      	lsls	r3, r3, #1
 8004242:	3301      	adds	r3, #1
 8004244:	68fa      	ldr	r2, [r7, #12]
 8004246:	4413      	add	r3, r2
 8004248:	60fb      	str	r3, [r7, #12]
            if(-x == y && e2 <= x) {
 800424a:	697b      	ldr	r3, [r7, #20]
 800424c:	425b      	negs	r3, r3
 800424e:	693a      	ldr	r2, [r7, #16]
 8004250:	429a      	cmp	r2, r3
 8004252:	d105      	bne.n	8004260 <ssd1306_DrawCircle+0xe4>
 8004254:	68ba      	ldr	r2, [r7, #8]
 8004256:	697b      	ldr	r3, [r7, #20]
 8004258:	429a      	cmp	r2, r3
 800425a:	dc01      	bgt.n	8004260 <ssd1306_DrawCircle+0xe4>
                e2 = 0;
 800425c:	2300      	movs	r3, #0
 800425e:	60bb      	str	r3, [r7, #8]
            }
        }

        if (e2 > x) {
 8004260:	68ba      	ldr	r2, [r7, #8]
 8004262:	697b      	ldr	r3, [r7, #20]
 8004264:	429a      	cmp	r2, r3
 8004266:	dd08      	ble.n	800427a <ssd1306_DrawCircle+0xfe>
            x++;
 8004268:	697b      	ldr	r3, [r7, #20]
 800426a:	3301      	adds	r3, #1
 800426c:	617b      	str	r3, [r7, #20]
            err = err + (x * 2 + 1);
 800426e:	697b      	ldr	r3, [r7, #20]
 8004270:	005b      	lsls	r3, r3, #1
 8004272:	3301      	adds	r3, #1
 8004274:	68fa      	ldr	r2, [r7, #12]
 8004276:	4413      	add	r3, r2
 8004278:	60fb      	str	r3, [r7, #12]
        }
    } while (x <= 0);
 800427a:	697b      	ldr	r3, [r7, #20]
 800427c:	2b00      	cmp	r3, #0
 800427e:	dd9d      	ble.n	80041bc <ssd1306_DrawCircle+0x40>

    return;
 8004280:	e000      	b.n	8004284 <ssd1306_DrawCircle+0x108>
        return;
 8004282:	bf00      	nop
}
 8004284:	371c      	adds	r7, #28
 8004286:	46bd      	mov	sp, r7
 8004288:	bd90      	pop	{r4, r7, pc}

0800428a <ssd1306_FillCircle>:

/* Draw filled circle. Pixel positions calculated using Bresenham's algorithm */
void ssd1306_FillCircle(uint8_t par_x,uint8_t par_y,uint8_t par_r,SSD1306_COLOR par_color) {
 800428a:	b590      	push	{r4, r7, lr}
 800428c:	b089      	sub	sp, #36	@ 0x24
 800428e:	af00      	add	r7, sp, #0
 8004290:	4604      	mov	r4, r0
 8004292:	4608      	mov	r0, r1
 8004294:	4611      	mov	r1, r2
 8004296:	461a      	mov	r2, r3
 8004298:	4623      	mov	r3, r4
 800429a:	71fb      	strb	r3, [r7, #7]
 800429c:	4603      	mov	r3, r0
 800429e:	71bb      	strb	r3, [r7, #6]
 80042a0:	460b      	mov	r3, r1
 80042a2:	717b      	strb	r3, [r7, #5]
 80042a4:	4613      	mov	r3, r2
 80042a6:	713b      	strb	r3, [r7, #4]
    int32_t x = -par_r;
 80042a8:	797b      	ldrb	r3, [r7, #5]
 80042aa:	425b      	negs	r3, r3
 80042ac:	61fb      	str	r3, [r7, #28]
    int32_t y = 0;
 80042ae:	2300      	movs	r3, #0
 80042b0:	61bb      	str	r3, [r7, #24]
    int32_t err = 2 - 2 * par_r;
 80042b2:	797b      	ldrb	r3, [r7, #5]
 80042b4:	f1c3 0301 	rsb	r3, r3, #1
 80042b8:	005b      	lsls	r3, r3, #1
 80042ba:	617b      	str	r3, [r7, #20]
    int32_t e2;

    if (par_x >= SSD1306_WIDTH || par_y >= SSD1306_HEIGHT) {
 80042bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	db51      	blt.n	8004368 <ssd1306_FillCircle+0xde>
 80042c4:	79bb      	ldrb	r3, [r7, #6]
 80042c6:	2b3f      	cmp	r3, #63	@ 0x3f
 80042c8:	d84e      	bhi.n	8004368 <ssd1306_FillCircle+0xde>
        return;
    }

    do {
        for (uint8_t _y = (par_y + y); _y >= (par_y - y); _y--) {
 80042ca:	69bb      	ldr	r3, [r7, #24]
 80042cc:	b2da      	uxtb	r2, r3
 80042ce:	79bb      	ldrb	r3, [r7, #6]
 80042d0:	4413      	add	r3, r2
 80042d2:	73fb      	strb	r3, [r7, #15]
 80042d4:	e017      	b.n	8004306 <ssd1306_FillCircle+0x7c>
            for (uint8_t _x = (par_x - x); _x >= (par_x + x); _x--) {
 80042d6:	69fb      	ldr	r3, [r7, #28]
 80042d8:	b2db      	uxtb	r3, r3
 80042da:	79fa      	ldrb	r2, [r7, #7]
 80042dc:	1ad3      	subs	r3, r2, r3
 80042de:	73bb      	strb	r3, [r7, #14]
 80042e0:	e008      	b.n	80042f4 <ssd1306_FillCircle+0x6a>
                ssd1306_DrawPixel(_x, _y, par_color);
 80042e2:	793a      	ldrb	r2, [r7, #4]
 80042e4:	7bf9      	ldrb	r1, [r7, #15]
 80042e6:	7bbb      	ldrb	r3, [r7, #14]
 80042e8:	4618      	mov	r0, r3
 80042ea:	f7ff fb17 	bl	800391c <ssd1306_DrawPixel>
            for (uint8_t _x = (par_x - x); _x >= (par_x + x); _x--) {
 80042ee:	7bbb      	ldrb	r3, [r7, #14]
 80042f0:	3b01      	subs	r3, #1
 80042f2:	73bb      	strb	r3, [r7, #14]
 80042f4:	7bba      	ldrb	r2, [r7, #14]
 80042f6:	79f9      	ldrb	r1, [r7, #7]
 80042f8:	69fb      	ldr	r3, [r7, #28]
 80042fa:	440b      	add	r3, r1
 80042fc:	429a      	cmp	r2, r3
 80042fe:	daf0      	bge.n	80042e2 <ssd1306_FillCircle+0x58>
        for (uint8_t _y = (par_y + y); _y >= (par_y - y); _y--) {
 8004300:	7bfb      	ldrb	r3, [r7, #15]
 8004302:	3b01      	subs	r3, #1
 8004304:	73fb      	strb	r3, [r7, #15]
 8004306:	7bfa      	ldrb	r2, [r7, #15]
 8004308:	79b9      	ldrb	r1, [r7, #6]
 800430a:	69bb      	ldr	r3, [r7, #24]
 800430c:	1acb      	subs	r3, r1, r3
 800430e:	429a      	cmp	r2, r3
 8004310:	dae1      	bge.n	80042d6 <ssd1306_FillCircle+0x4c>
            }
        }

        e2 = err;
 8004312:	697b      	ldr	r3, [r7, #20]
 8004314:	613b      	str	r3, [r7, #16]
        if (e2 <= y) {
 8004316:	693a      	ldr	r2, [r7, #16]
 8004318:	69bb      	ldr	r3, [r7, #24]
 800431a:	429a      	cmp	r2, r3
 800431c:	dc13      	bgt.n	8004346 <ssd1306_FillCircle+0xbc>
            y++;
 800431e:	69bb      	ldr	r3, [r7, #24]
 8004320:	3301      	adds	r3, #1
 8004322:	61bb      	str	r3, [r7, #24]
            err = err + (y * 2 + 1);
 8004324:	69bb      	ldr	r3, [r7, #24]
 8004326:	005b      	lsls	r3, r3, #1
 8004328:	3301      	adds	r3, #1
 800432a:	697a      	ldr	r2, [r7, #20]
 800432c:	4413      	add	r3, r2
 800432e:	617b      	str	r3, [r7, #20]
            if (-x == y && e2 <= x) {
 8004330:	69fb      	ldr	r3, [r7, #28]
 8004332:	425b      	negs	r3, r3
 8004334:	69ba      	ldr	r2, [r7, #24]
 8004336:	429a      	cmp	r2, r3
 8004338:	d105      	bne.n	8004346 <ssd1306_FillCircle+0xbc>
 800433a:	693a      	ldr	r2, [r7, #16]
 800433c:	69fb      	ldr	r3, [r7, #28]
 800433e:	429a      	cmp	r2, r3
 8004340:	dc01      	bgt.n	8004346 <ssd1306_FillCircle+0xbc>
                e2 = 0;
 8004342:	2300      	movs	r3, #0
 8004344:	613b      	str	r3, [r7, #16]
            }
        }

        if (e2 > x) {
 8004346:	693a      	ldr	r2, [r7, #16]
 8004348:	69fb      	ldr	r3, [r7, #28]
 800434a:	429a      	cmp	r2, r3
 800434c:	dd08      	ble.n	8004360 <ssd1306_FillCircle+0xd6>
            x++;
 800434e:	69fb      	ldr	r3, [r7, #28]
 8004350:	3301      	adds	r3, #1
 8004352:	61fb      	str	r3, [r7, #28]
            err = err + (x * 2 + 1);
 8004354:	69fb      	ldr	r3, [r7, #28]
 8004356:	005b      	lsls	r3, r3, #1
 8004358:	3301      	adds	r3, #1
 800435a:	697a      	ldr	r2, [r7, #20]
 800435c:	4413      	add	r3, r2
 800435e:	617b      	str	r3, [r7, #20]
        }
    } while (x <= 0);
 8004360:	69fb      	ldr	r3, [r7, #28]
 8004362:	2b00      	cmp	r3, #0
 8004364:	ddb1      	ble.n	80042ca <ssd1306_FillCircle+0x40>

    return;
 8004366:	e000      	b.n	800436a <ssd1306_FillCircle+0xe0>
        return;
 8004368:	bf00      	nop
}
 800436a:	3724      	adds	r7, #36	@ 0x24
 800436c:	46bd      	mov	sp, r7
 800436e:	bd90      	pop	{r4, r7, pc}

08004370 <ssd1306_DrawRectangle>:

/* Draw a rectangle */
void ssd1306_DrawRectangle(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSD1306_COLOR color) {
 8004370:	b590      	push	{r4, r7, lr}
 8004372:	b085      	sub	sp, #20
 8004374:	af02      	add	r7, sp, #8
 8004376:	4604      	mov	r4, r0
 8004378:	4608      	mov	r0, r1
 800437a:	4611      	mov	r1, r2
 800437c:	461a      	mov	r2, r3
 800437e:	4623      	mov	r3, r4
 8004380:	71fb      	strb	r3, [r7, #7]
 8004382:	4603      	mov	r3, r0
 8004384:	71bb      	strb	r3, [r7, #6]
 8004386:	460b      	mov	r3, r1
 8004388:	717b      	strb	r3, [r7, #5]
 800438a:	4613      	mov	r3, r2
 800438c:	713b      	strb	r3, [r7, #4]
    ssd1306_Line(x1,y1,x2,y1,color);
 800438e:	79bc      	ldrb	r4, [r7, #6]
 8004390:	797a      	ldrb	r2, [r7, #5]
 8004392:	79b9      	ldrb	r1, [r7, #6]
 8004394:	79f8      	ldrb	r0, [r7, #7]
 8004396:	7e3b      	ldrb	r3, [r7, #24]
 8004398:	9300      	str	r3, [sp, #0]
 800439a:	4623      	mov	r3, r4
 800439c:	f7ff fbe2 	bl	8003b64 <ssd1306_Line>
    ssd1306_Line(x2,y1,x2,y2,color);
 80043a0:	793c      	ldrb	r4, [r7, #4]
 80043a2:	797a      	ldrb	r2, [r7, #5]
 80043a4:	79b9      	ldrb	r1, [r7, #6]
 80043a6:	7978      	ldrb	r0, [r7, #5]
 80043a8:	7e3b      	ldrb	r3, [r7, #24]
 80043aa:	9300      	str	r3, [sp, #0]
 80043ac:	4623      	mov	r3, r4
 80043ae:	f7ff fbd9 	bl	8003b64 <ssd1306_Line>
    ssd1306_Line(x2,y2,x1,y2,color);
 80043b2:	793c      	ldrb	r4, [r7, #4]
 80043b4:	79fa      	ldrb	r2, [r7, #7]
 80043b6:	7939      	ldrb	r1, [r7, #4]
 80043b8:	7978      	ldrb	r0, [r7, #5]
 80043ba:	7e3b      	ldrb	r3, [r7, #24]
 80043bc:	9300      	str	r3, [sp, #0]
 80043be:	4623      	mov	r3, r4
 80043c0:	f7ff fbd0 	bl	8003b64 <ssd1306_Line>
    ssd1306_Line(x1,y2,x1,y1,color);
 80043c4:	79bc      	ldrb	r4, [r7, #6]
 80043c6:	79fa      	ldrb	r2, [r7, #7]
 80043c8:	7939      	ldrb	r1, [r7, #4]
 80043ca:	79f8      	ldrb	r0, [r7, #7]
 80043cc:	7e3b      	ldrb	r3, [r7, #24]
 80043ce:	9300      	str	r3, [sp, #0]
 80043d0:	4623      	mov	r3, r4
 80043d2:	f7ff fbc7 	bl	8003b64 <ssd1306_Line>

    return;
 80043d6:	bf00      	nop
}
 80043d8:	370c      	adds	r7, #12
 80043da:	46bd      	mov	sp, r7
 80043dc:	bd90      	pop	{r4, r7, pc}

080043de <ssd1306_FillRectangle>:

/* Draw a filled rectangle */
void ssd1306_FillRectangle(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSD1306_COLOR color) {
 80043de:	b590      	push	{r4, r7, lr}
 80043e0:	b085      	sub	sp, #20
 80043e2:	af00      	add	r7, sp, #0
 80043e4:	4604      	mov	r4, r0
 80043e6:	4608      	mov	r0, r1
 80043e8:	4611      	mov	r1, r2
 80043ea:	461a      	mov	r2, r3
 80043ec:	4623      	mov	r3, r4
 80043ee:	71fb      	strb	r3, [r7, #7]
 80043f0:	4603      	mov	r3, r0
 80043f2:	71bb      	strb	r3, [r7, #6]
 80043f4:	460b      	mov	r3, r1
 80043f6:	717b      	strb	r3, [r7, #5]
 80043f8:	4613      	mov	r3, r2
 80043fa:	713b      	strb	r3, [r7, #4]
    uint8_t x_start = ((x1<=x2) ? x1 : x2);
 80043fc:	79fa      	ldrb	r2, [r7, #7]
 80043fe:	797b      	ldrb	r3, [r7, #5]
 8004400:	4293      	cmp	r3, r2
 8004402:	bf28      	it	cs
 8004404:	4613      	movcs	r3, r2
 8004406:	737b      	strb	r3, [r7, #13]
    uint8_t x_end   = ((x1<=x2) ? x2 : x1);
 8004408:	797a      	ldrb	r2, [r7, #5]
 800440a:	79fb      	ldrb	r3, [r7, #7]
 800440c:	4293      	cmp	r3, r2
 800440e:	bf38      	it	cc
 8004410:	4613      	movcc	r3, r2
 8004412:	733b      	strb	r3, [r7, #12]
    uint8_t y_start = ((y1<=y2) ? y1 : y2);
 8004414:	79ba      	ldrb	r2, [r7, #6]
 8004416:	793b      	ldrb	r3, [r7, #4]
 8004418:	4293      	cmp	r3, r2
 800441a:	bf28      	it	cs
 800441c:	4613      	movcs	r3, r2
 800441e:	72fb      	strb	r3, [r7, #11]
    uint8_t y_end   = ((y1<=y2) ? y2 : y1);
 8004420:	793a      	ldrb	r2, [r7, #4]
 8004422:	79bb      	ldrb	r3, [r7, #6]
 8004424:	4293      	cmp	r3, r2
 8004426:	bf38      	it	cc
 8004428:	4613      	movcc	r3, r2
 800442a:	72bb      	strb	r3, [r7, #10]

    for (uint8_t y= y_start; (y<= y_end)&&(y<SSD1306_HEIGHT); y++) {
 800442c:	7afb      	ldrb	r3, [r7, #11]
 800442e:	73fb      	strb	r3, [r7, #15]
 8004430:	e017      	b.n	8004462 <ssd1306_FillRectangle+0x84>
        for (uint8_t x= x_start; (x<= x_end)&&(x<SSD1306_WIDTH); x++) {
 8004432:	7b7b      	ldrb	r3, [r7, #13]
 8004434:	73bb      	strb	r3, [r7, #14]
 8004436:	e009      	b.n	800444c <ssd1306_FillRectangle+0x6e>
            ssd1306_DrawPixel(x, y, color);
 8004438:	f897 2020 	ldrb.w	r2, [r7, #32]
 800443c:	7bf9      	ldrb	r1, [r7, #15]
 800443e:	7bbb      	ldrb	r3, [r7, #14]
 8004440:	4618      	mov	r0, r3
 8004442:	f7ff fa6b 	bl	800391c <ssd1306_DrawPixel>
        for (uint8_t x= x_start; (x<= x_end)&&(x<SSD1306_WIDTH); x++) {
 8004446:	7bbb      	ldrb	r3, [r7, #14]
 8004448:	3301      	adds	r3, #1
 800444a:	73bb      	strb	r3, [r7, #14]
 800444c:	7bba      	ldrb	r2, [r7, #14]
 800444e:	7b3b      	ldrb	r3, [r7, #12]
 8004450:	429a      	cmp	r2, r3
 8004452:	d803      	bhi.n	800445c <ssd1306_FillRectangle+0x7e>
 8004454:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004458:	2b00      	cmp	r3, #0
 800445a:	daed      	bge.n	8004438 <ssd1306_FillRectangle+0x5a>
    for (uint8_t y= y_start; (y<= y_end)&&(y<SSD1306_HEIGHT); y++) {
 800445c:	7bfb      	ldrb	r3, [r7, #15]
 800445e:	3301      	adds	r3, #1
 8004460:	73fb      	strb	r3, [r7, #15]
 8004462:	7bfa      	ldrb	r2, [r7, #15]
 8004464:	7abb      	ldrb	r3, [r7, #10]
 8004466:	429a      	cmp	r2, r3
 8004468:	d803      	bhi.n	8004472 <ssd1306_FillRectangle+0x94>
 800446a:	7bfb      	ldrb	r3, [r7, #15]
 800446c:	2b3f      	cmp	r3, #63	@ 0x3f
 800446e:	d9e0      	bls.n	8004432 <ssd1306_FillRectangle+0x54>
        }
    }
    return;
 8004470:	bf00      	nop
 8004472:	bf00      	nop
}
 8004474:	3714      	adds	r7, #20
 8004476:	46bd      	mov	sp, r7
 8004478:	bd90      	pop	{r4, r7, pc}
	...

0800447c <ssd1306_InvertRectangle>:

SSD1306_Error_t ssd1306_InvertRectangle(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2) {
 800447c:	b490      	push	{r4, r7}
 800447e:	b086      	sub	sp, #24
 8004480:	af00      	add	r7, sp, #0
 8004482:	4604      	mov	r4, r0
 8004484:	4608      	mov	r0, r1
 8004486:	4611      	mov	r1, r2
 8004488:	461a      	mov	r2, r3
 800448a:	4623      	mov	r3, r4
 800448c:	71fb      	strb	r3, [r7, #7]
 800448e:	4603      	mov	r3, r0
 8004490:	71bb      	strb	r3, [r7, #6]
 8004492:	460b      	mov	r3, r1
 8004494:	717b      	strb	r3, [r7, #5]
 8004496:	4613      	mov	r3, r2
 8004498:	713b      	strb	r3, [r7, #4]
  if ((x2 >= SSD1306_WIDTH) || (y2 >= SSD1306_HEIGHT)) {
 800449a:	f997 3005 	ldrsb.w	r3, [r7, #5]
 800449e:	2b00      	cmp	r3, #0
 80044a0:	db02      	blt.n	80044a8 <ssd1306_InvertRectangle+0x2c>
 80044a2:	793b      	ldrb	r3, [r7, #4]
 80044a4:	2b3f      	cmp	r3, #63	@ 0x3f
 80044a6:	d901      	bls.n	80044ac <ssd1306_InvertRectangle+0x30>
    return SSD1306_ERR;
 80044a8:	2301      	movs	r3, #1
 80044aa:	e09c      	b.n	80045e6 <ssd1306_InvertRectangle+0x16a>
  }
  if ((x1 > x2) || (y1 > y2)) {
 80044ac:	79fa      	ldrb	r2, [r7, #7]
 80044ae:	797b      	ldrb	r3, [r7, #5]
 80044b0:	429a      	cmp	r2, r3
 80044b2:	d803      	bhi.n	80044bc <ssd1306_InvertRectangle+0x40>
 80044b4:	79ba      	ldrb	r2, [r7, #6]
 80044b6:	793b      	ldrb	r3, [r7, #4]
 80044b8:	429a      	cmp	r2, r3
 80044ba:	d901      	bls.n	80044c0 <ssd1306_InvertRectangle+0x44>
    return SSD1306_ERR;
 80044bc:	2301      	movs	r3, #1
 80044be:	e092      	b.n	80045e6 <ssd1306_InvertRectangle+0x16a>
  }
  uint32_t i;
  if ((y1 / 8) != (y2 / 8)) {
 80044c0:	79bb      	ldrb	r3, [r7, #6]
 80044c2:	08db      	lsrs	r3, r3, #3
 80044c4:	b2da      	uxtb	r2, r3
 80044c6:	793b      	ldrb	r3, [r7, #4]
 80044c8:	08db      	lsrs	r3, r3, #3
 80044ca:	b2db      	uxtb	r3, r3
 80044cc:	429a      	cmp	r2, r3
 80044ce:	d057      	beq.n	8004580 <ssd1306_InvertRectangle+0x104>
    /* if rectangle doesn't lie on one 8px row */
    for (uint32_t x = x1; x <= x2; x++) {
 80044d0:	79fb      	ldrb	r3, [r7, #7]
 80044d2:	613b      	str	r3, [r7, #16]
 80044d4:	e04f      	b.n	8004576 <ssd1306_InvertRectangle+0xfa>
      i = x + (y1 / 8) * SSD1306_WIDTH;
 80044d6:	79bb      	ldrb	r3, [r7, #6]
 80044d8:	08db      	lsrs	r3, r3, #3
 80044da:	b2db      	uxtb	r3, r3
 80044dc:	01db      	lsls	r3, r3, #7
 80044de:	461a      	mov	r2, r3
 80044e0:	693b      	ldr	r3, [r7, #16]
 80044e2:	4413      	add	r3, r2
 80044e4:	617b      	str	r3, [r7, #20]
      SSD1306_Buffer[i] ^= 0xFF << (y1 % 8);
 80044e6:	4a42      	ldr	r2, [pc, #264]	@ (80045f0 <ssd1306_InvertRectangle+0x174>)
 80044e8:	697b      	ldr	r3, [r7, #20]
 80044ea:	4413      	add	r3, r2
 80044ec:	781b      	ldrb	r3, [r3, #0]
 80044ee:	b25a      	sxtb	r2, r3
 80044f0:	79bb      	ldrb	r3, [r7, #6]
 80044f2:	f003 0307 	and.w	r3, r3, #7
 80044f6:	21ff      	movs	r1, #255	@ 0xff
 80044f8:	fa01 f303 	lsl.w	r3, r1, r3
 80044fc:	b25b      	sxtb	r3, r3
 80044fe:	4053      	eors	r3, r2
 8004500:	b25b      	sxtb	r3, r3
 8004502:	b2d9      	uxtb	r1, r3
 8004504:	4a3a      	ldr	r2, [pc, #232]	@ (80045f0 <ssd1306_InvertRectangle+0x174>)
 8004506:	697b      	ldr	r3, [r7, #20]
 8004508:	4413      	add	r3, r2
 800450a:	460a      	mov	r2, r1
 800450c:	701a      	strb	r2, [r3, #0]
      i += SSD1306_WIDTH;
 800450e:	697b      	ldr	r3, [r7, #20]
 8004510:	3380      	adds	r3, #128	@ 0x80
 8004512:	617b      	str	r3, [r7, #20]
      for (; i < x + (y2 / 8) * SSD1306_WIDTH; i += SSD1306_WIDTH) {
 8004514:	e00d      	b.n	8004532 <ssd1306_InvertRectangle+0xb6>
        SSD1306_Buffer[i] ^= 0xFF;
 8004516:	4a36      	ldr	r2, [pc, #216]	@ (80045f0 <ssd1306_InvertRectangle+0x174>)
 8004518:	697b      	ldr	r3, [r7, #20]
 800451a:	4413      	add	r3, r2
 800451c:	781b      	ldrb	r3, [r3, #0]
 800451e:	43db      	mvns	r3, r3
 8004520:	b2d9      	uxtb	r1, r3
 8004522:	4a33      	ldr	r2, [pc, #204]	@ (80045f0 <ssd1306_InvertRectangle+0x174>)
 8004524:	697b      	ldr	r3, [r7, #20]
 8004526:	4413      	add	r3, r2
 8004528:	460a      	mov	r2, r1
 800452a:	701a      	strb	r2, [r3, #0]
      for (; i < x + (y2 / 8) * SSD1306_WIDTH; i += SSD1306_WIDTH) {
 800452c:	697b      	ldr	r3, [r7, #20]
 800452e:	3380      	adds	r3, #128	@ 0x80
 8004530:	617b      	str	r3, [r7, #20]
 8004532:	793b      	ldrb	r3, [r7, #4]
 8004534:	08db      	lsrs	r3, r3, #3
 8004536:	b2db      	uxtb	r3, r3
 8004538:	01db      	lsls	r3, r3, #7
 800453a:	461a      	mov	r2, r3
 800453c:	693b      	ldr	r3, [r7, #16]
 800453e:	4413      	add	r3, r2
 8004540:	697a      	ldr	r2, [r7, #20]
 8004542:	429a      	cmp	r2, r3
 8004544:	d3e7      	bcc.n	8004516 <ssd1306_InvertRectangle+0x9a>
      }
      SSD1306_Buffer[i] ^= 0xFF >> (7 - (y2 % 8));
 8004546:	4a2a      	ldr	r2, [pc, #168]	@ (80045f0 <ssd1306_InvertRectangle+0x174>)
 8004548:	697b      	ldr	r3, [r7, #20]
 800454a:	4413      	add	r3, r2
 800454c:	781b      	ldrb	r3, [r3, #0]
 800454e:	b25a      	sxtb	r2, r3
 8004550:	793b      	ldrb	r3, [r7, #4]
 8004552:	43db      	mvns	r3, r3
 8004554:	f003 0307 	and.w	r3, r3, #7
 8004558:	21ff      	movs	r1, #255	@ 0xff
 800455a:	fa41 f303 	asr.w	r3, r1, r3
 800455e:	b25b      	sxtb	r3, r3
 8004560:	4053      	eors	r3, r2
 8004562:	b25b      	sxtb	r3, r3
 8004564:	b2d9      	uxtb	r1, r3
 8004566:	4a22      	ldr	r2, [pc, #136]	@ (80045f0 <ssd1306_InvertRectangle+0x174>)
 8004568:	697b      	ldr	r3, [r7, #20]
 800456a:	4413      	add	r3, r2
 800456c:	460a      	mov	r2, r1
 800456e:	701a      	strb	r2, [r3, #0]
    for (uint32_t x = x1; x <= x2; x++) {
 8004570:	693b      	ldr	r3, [r7, #16]
 8004572:	3301      	adds	r3, #1
 8004574:	613b      	str	r3, [r7, #16]
 8004576:	797b      	ldrb	r3, [r7, #5]
 8004578:	693a      	ldr	r2, [r7, #16]
 800457a:	429a      	cmp	r2, r3
 800457c:	d9ab      	bls.n	80044d6 <ssd1306_InvertRectangle+0x5a>
 800457e:	e031      	b.n	80045e4 <ssd1306_InvertRectangle+0x168>
    }
  } else {
    /* if rectangle lies on one 8px row */
    const uint8_t mask = (0xFF << (y1 % 8)) & (0xFF >> (7 - (y2 % 8)));
 8004580:	79bb      	ldrb	r3, [r7, #6]
 8004582:	f003 0307 	and.w	r3, r3, #7
 8004586:	22ff      	movs	r2, #255	@ 0xff
 8004588:	fa02 f303 	lsl.w	r3, r2, r3
 800458c:	b25a      	sxtb	r2, r3
 800458e:	793b      	ldrb	r3, [r7, #4]
 8004590:	43db      	mvns	r3, r3
 8004592:	f003 0307 	and.w	r3, r3, #7
 8004596:	21ff      	movs	r1, #255	@ 0xff
 8004598:	fa41 f303 	asr.w	r3, r1, r3
 800459c:	b25b      	sxtb	r3, r3
 800459e:	4013      	ands	r3, r2
 80045a0:	b25b      	sxtb	r3, r3
 80045a2:	73fb      	strb	r3, [r7, #15]
    for (i = x1 + (y1 / 8) * SSD1306_WIDTH;
 80045a4:	79fa      	ldrb	r2, [r7, #7]
 80045a6:	79bb      	ldrb	r3, [r7, #6]
 80045a8:	08db      	lsrs	r3, r3, #3
 80045aa:	b2db      	uxtb	r3, r3
 80045ac:	01db      	lsls	r3, r3, #7
 80045ae:	4413      	add	r3, r2
 80045b0:	617b      	str	r3, [r7, #20]
 80045b2:	e00e      	b.n	80045d2 <ssd1306_InvertRectangle+0x156>
         i <= (uint32_t)x2 + (y2 / 8) * SSD1306_WIDTH; i++) {
      SSD1306_Buffer[i] ^= mask;
 80045b4:	4a0e      	ldr	r2, [pc, #56]	@ (80045f0 <ssd1306_InvertRectangle+0x174>)
 80045b6:	697b      	ldr	r3, [r7, #20]
 80045b8:	4413      	add	r3, r2
 80045ba:	781a      	ldrb	r2, [r3, #0]
 80045bc:	7bfb      	ldrb	r3, [r7, #15]
 80045be:	4053      	eors	r3, r2
 80045c0:	b2d9      	uxtb	r1, r3
 80045c2:	4a0b      	ldr	r2, [pc, #44]	@ (80045f0 <ssd1306_InvertRectangle+0x174>)
 80045c4:	697b      	ldr	r3, [r7, #20]
 80045c6:	4413      	add	r3, r2
 80045c8:	460a      	mov	r2, r1
 80045ca:	701a      	strb	r2, [r3, #0]
         i <= (uint32_t)x2 + (y2 / 8) * SSD1306_WIDTH; i++) {
 80045cc:	697b      	ldr	r3, [r7, #20]
 80045ce:	3301      	adds	r3, #1
 80045d0:	617b      	str	r3, [r7, #20]
 80045d2:	797b      	ldrb	r3, [r7, #5]
 80045d4:	793a      	ldrb	r2, [r7, #4]
 80045d6:	08d2      	lsrs	r2, r2, #3
 80045d8:	b2d2      	uxtb	r2, r2
 80045da:	01d2      	lsls	r2, r2, #7
 80045dc:	4413      	add	r3, r2
 80045de:	697a      	ldr	r2, [r7, #20]
 80045e0:	429a      	cmp	r2, r3
 80045e2:	d9e7      	bls.n	80045b4 <ssd1306_InvertRectangle+0x138>
    }
  }
  return SSD1306_OK;
 80045e4:	2300      	movs	r3, #0
}
 80045e6:	4618      	mov	r0, r3
 80045e8:	3718      	adds	r7, #24
 80045ea:	46bd      	mov	sp, r7
 80045ec:	bc90      	pop	{r4, r7}
 80045ee:	4770      	bx	lr
 80045f0:	20000128 	.word	0x20000128

080045f4 <ssd1306_DrawBitmap>:

/* Draw a bitmap */
void ssd1306_DrawBitmap(uint8_t x, uint8_t y, const unsigned char* bitmap, uint8_t w, uint8_t h, SSD1306_COLOR color) {
 80045f4:	b580      	push	{r7, lr}
 80045f6:	b084      	sub	sp, #16
 80045f8:	af00      	add	r7, sp, #0
 80045fa:	603a      	str	r2, [r7, #0]
 80045fc:	461a      	mov	r2, r3
 80045fe:	4603      	mov	r3, r0
 8004600:	71fb      	strb	r3, [r7, #7]
 8004602:	460b      	mov	r3, r1
 8004604:	71bb      	strb	r3, [r7, #6]
 8004606:	4613      	mov	r3, r2
 8004608:	717b      	strb	r3, [r7, #5]
    int16_t byteWidth = (w + 7) / 8; // Bitmap scanline pad = whole byte
 800460a:	797b      	ldrb	r3, [r7, #5]
 800460c:	3307      	adds	r3, #7
 800460e:	2b00      	cmp	r3, #0
 8004610:	da00      	bge.n	8004614 <ssd1306_DrawBitmap+0x20>
 8004612:	3307      	adds	r3, #7
 8004614:	10db      	asrs	r3, r3, #3
 8004616:	817b      	strh	r3, [r7, #10]
    uint8_t byte = 0;
 8004618:	2300      	movs	r3, #0
 800461a:	73fb      	strb	r3, [r7, #15]

    if (x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 800461c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004620:	2b00      	cmp	r3, #0
 8004622:	db3e      	blt.n	80046a2 <ssd1306_DrawBitmap+0xae>
 8004624:	79bb      	ldrb	r3, [r7, #6]
 8004626:	2b3f      	cmp	r3, #63	@ 0x3f
 8004628:	d83b      	bhi.n	80046a2 <ssd1306_DrawBitmap+0xae>
        return;
    }

    for (uint8_t j = 0; j < h; j++, y++) {
 800462a:	2300      	movs	r3, #0
 800462c:	73bb      	strb	r3, [r7, #14]
 800462e:	e033      	b.n	8004698 <ssd1306_DrawBitmap+0xa4>
        for (uint8_t i = 0; i < w; i++) {
 8004630:	2300      	movs	r3, #0
 8004632:	737b      	strb	r3, [r7, #13]
 8004634:	e026      	b.n	8004684 <ssd1306_DrawBitmap+0x90>
            if (i & 7) {
 8004636:	7b7b      	ldrb	r3, [r7, #13]
 8004638:	f003 0307 	and.w	r3, r3, #7
 800463c:	2b00      	cmp	r3, #0
 800463e:	d003      	beq.n	8004648 <ssd1306_DrawBitmap+0x54>
                byte <<= 1;
 8004640:	7bfb      	ldrb	r3, [r7, #15]
 8004642:	005b      	lsls	r3, r3, #1
 8004644:	73fb      	strb	r3, [r7, #15]
 8004646:	e00d      	b.n	8004664 <ssd1306_DrawBitmap+0x70>
            } else {
                byte = (*(const unsigned char *)(&bitmap[j * byteWidth + i / 8]));
 8004648:	7bbb      	ldrb	r3, [r7, #14]
 800464a:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 800464e:	fb02 f303 	mul.w	r3, r2, r3
 8004652:	7b7a      	ldrb	r2, [r7, #13]
 8004654:	08d2      	lsrs	r2, r2, #3
 8004656:	b2d2      	uxtb	r2, r2
 8004658:	4413      	add	r3, r2
 800465a:	461a      	mov	r2, r3
 800465c:	683b      	ldr	r3, [r7, #0]
 800465e:	4413      	add	r3, r2
 8004660:	781b      	ldrb	r3, [r3, #0]
 8004662:	73fb      	strb	r3, [r7, #15]
            }

            if (byte & 0x80) {
 8004664:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004668:	2b00      	cmp	r3, #0
 800466a:	da08      	bge.n	800467e <ssd1306_DrawBitmap+0x8a>
                ssd1306_DrawPixel(x + i, y, color);
 800466c:	79fa      	ldrb	r2, [r7, #7]
 800466e:	7b7b      	ldrb	r3, [r7, #13]
 8004670:	4413      	add	r3, r2
 8004672:	b2db      	uxtb	r3, r3
 8004674:	7f3a      	ldrb	r2, [r7, #28]
 8004676:	79b9      	ldrb	r1, [r7, #6]
 8004678:	4618      	mov	r0, r3
 800467a:	f7ff f94f 	bl	800391c <ssd1306_DrawPixel>
        for (uint8_t i = 0; i < w; i++) {
 800467e:	7b7b      	ldrb	r3, [r7, #13]
 8004680:	3301      	adds	r3, #1
 8004682:	737b      	strb	r3, [r7, #13]
 8004684:	7b7a      	ldrb	r2, [r7, #13]
 8004686:	797b      	ldrb	r3, [r7, #5]
 8004688:	429a      	cmp	r2, r3
 800468a:	d3d4      	bcc.n	8004636 <ssd1306_DrawBitmap+0x42>
    for (uint8_t j = 0; j < h; j++, y++) {
 800468c:	7bbb      	ldrb	r3, [r7, #14]
 800468e:	3301      	adds	r3, #1
 8004690:	73bb      	strb	r3, [r7, #14]
 8004692:	79bb      	ldrb	r3, [r7, #6]
 8004694:	3301      	adds	r3, #1
 8004696:	71bb      	strb	r3, [r7, #6]
 8004698:	7bba      	ldrb	r2, [r7, #14]
 800469a:	7e3b      	ldrb	r3, [r7, #24]
 800469c:	429a      	cmp	r2, r3
 800469e:	d3c7      	bcc.n	8004630 <ssd1306_DrawBitmap+0x3c>
            }
        }
    }
    return;
 80046a0:	e000      	b.n	80046a4 <ssd1306_DrawBitmap+0xb0>
        return;
 80046a2:	bf00      	nop
}
 80046a4:	3710      	adds	r7, #16
 80046a6:	46bd      	mov	sp, r7
 80046a8:	bd80      	pop	{r7, pc}

080046aa <ssd1306_SetContrast>:

void ssd1306_SetContrast(const uint8_t value) {
 80046aa:	b580      	push	{r7, lr}
 80046ac:	b084      	sub	sp, #16
 80046ae:	af00      	add	r7, sp, #0
 80046b0:	4603      	mov	r3, r0
 80046b2:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 80046b4:	2381      	movs	r3, #129	@ 0x81
 80046b6:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 80046b8:	7bfb      	ldrb	r3, [r7, #15]
 80046ba:	4618      	mov	r0, r3
 80046bc:	f7ff f852 	bl	8003764 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 80046c0:	79fb      	ldrb	r3, [r7, #7]
 80046c2:	4618      	mov	r0, r3
 80046c4:	f7ff f84e 	bl	8003764 <ssd1306_WriteCommand>
}
 80046c8:	bf00      	nop
 80046ca:	3710      	adds	r7, #16
 80046cc:	46bd      	mov	sp, r7
 80046ce:	bd80      	pop	{r7, pc}

080046d0 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 80046d0:	b580      	push	{r7, lr}
 80046d2:	b084      	sub	sp, #16
 80046d4:	af00      	add	r7, sp, #0
 80046d6:	4603      	mov	r3, r0
 80046d8:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 80046da:	79fb      	ldrb	r3, [r7, #7]
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d005      	beq.n	80046ec <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 80046e0:	23af      	movs	r3, #175	@ 0xaf
 80046e2:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 80046e4:	4b08      	ldr	r3, [pc, #32]	@ (8004708 <ssd1306_SetDisplayOn+0x38>)
 80046e6:	2201      	movs	r2, #1
 80046e8:	715a      	strb	r2, [r3, #5]
 80046ea:	e004      	b.n	80046f6 <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 80046ec:	23ae      	movs	r3, #174	@ 0xae
 80046ee:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 80046f0:	4b05      	ldr	r3, [pc, #20]	@ (8004708 <ssd1306_SetDisplayOn+0x38>)
 80046f2:	2200      	movs	r2, #0
 80046f4:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 80046f6:	7bfb      	ldrb	r3, [r7, #15]
 80046f8:	4618      	mov	r0, r3
 80046fa:	f7ff f833 	bl	8003764 <ssd1306_WriteCommand>
}
 80046fe:	bf00      	nop
 8004700:	3710      	adds	r7, #16
 8004702:	46bd      	mov	sp, r7
 8004704:	bd80      	pop	{r7, pc}
 8004706:	bf00      	nop
 8004708:	20000528 	.word	0x20000528

0800470c <ssd1306_TestBorder>:
0x00, 0x03, 0xFF, 0x00, 0x00, 0xFF, 0xC0, 0x00, 0x00, 0x00, 0xFF, 0x00, 0x00, 0xFF, 0x00, 0x00,
0x00, 0x00, 0x3F, 0x00, 0x00, 0xFC, 0x00, 0x00, 0x00, 0x00, 0x0F, 0x00, 0x00, 0xF0, 0x00, 0x00,
0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
};

void ssd1306_TestBorder() {
 800470c:	b580      	push	{r7, lr}
 800470e:	b082      	sub	sp, #8
 8004710:	af00      	add	r7, sp, #0
    ssd1306_Fill(Black);
 8004712:	2000      	movs	r0, #0
 8004714:	f7ff f8c2 	bl	800389c <ssd1306_Fill>
   
    uint8_t x = 0;
 8004718:	2300      	movs	r3, #0
 800471a:	71fb      	strb	r3, [r7, #7]
    uint8_t y = 0;
 800471c:	2300      	movs	r3, #0
 800471e:	71bb      	strb	r3, [r7, #6]
    do {
        ssd1306_DrawPixel(x, y, Black);
 8004720:	79b9      	ldrb	r1, [r7, #6]
 8004722:	79fb      	ldrb	r3, [r7, #7]
 8004724:	2200      	movs	r2, #0
 8004726:	4618      	mov	r0, r3
 8004728:	f7ff f8f8 	bl	800391c <ssd1306_DrawPixel>

        if((y == 0) && (x < (SSD1306_WIDTH-1)))
 800472c:	79bb      	ldrb	r3, [r7, #6]
 800472e:	2b00      	cmp	r3, #0
 8004730:	d106      	bne.n	8004740 <ssd1306_TestBorder+0x34>
 8004732:	79fb      	ldrb	r3, [r7, #7]
 8004734:	2b7e      	cmp	r3, #126	@ 0x7e
 8004736:	d803      	bhi.n	8004740 <ssd1306_TestBorder+0x34>
            x++;
 8004738:	79fb      	ldrb	r3, [r7, #7]
 800473a:	3301      	adds	r3, #1
 800473c:	71fb      	strb	r3, [r7, #7]
 800473e:	e016      	b.n	800476e <ssd1306_TestBorder+0x62>
        else if((x == (SSD1306_WIDTH-1)) && (y < (SSD1306_HEIGHT-1)))
 8004740:	79fb      	ldrb	r3, [r7, #7]
 8004742:	2b7f      	cmp	r3, #127	@ 0x7f
 8004744:	d106      	bne.n	8004754 <ssd1306_TestBorder+0x48>
 8004746:	79bb      	ldrb	r3, [r7, #6]
 8004748:	2b3e      	cmp	r3, #62	@ 0x3e
 800474a:	d803      	bhi.n	8004754 <ssd1306_TestBorder+0x48>
            y++;
 800474c:	79bb      	ldrb	r3, [r7, #6]
 800474e:	3301      	adds	r3, #1
 8004750:	71bb      	strb	r3, [r7, #6]
 8004752:	e00c      	b.n	800476e <ssd1306_TestBorder+0x62>
        else if((y == (SSD1306_HEIGHT-1)) && (x > 0)) 
 8004754:	79bb      	ldrb	r3, [r7, #6]
 8004756:	2b3f      	cmp	r3, #63	@ 0x3f
 8004758:	d106      	bne.n	8004768 <ssd1306_TestBorder+0x5c>
 800475a:	79fb      	ldrb	r3, [r7, #7]
 800475c:	2b00      	cmp	r3, #0
 800475e:	d003      	beq.n	8004768 <ssd1306_TestBorder+0x5c>
            x--;
 8004760:	79fb      	ldrb	r3, [r7, #7]
 8004762:	3b01      	subs	r3, #1
 8004764:	71fb      	strb	r3, [r7, #7]
 8004766:	e002      	b.n	800476e <ssd1306_TestBorder+0x62>
        else
            y--;
 8004768:	79bb      	ldrb	r3, [r7, #6]
 800476a:	3b01      	subs	r3, #1
 800476c:	71bb      	strb	r3, [r7, #6]

        ssd1306_DrawPixel(x, y, White);
 800476e:	79b9      	ldrb	r1, [r7, #6]
 8004770:	79fb      	ldrb	r3, [r7, #7]
 8004772:	2201      	movs	r2, #1
 8004774:	4618      	mov	r0, r3
 8004776:	f7ff f8d1 	bl	800391c <ssd1306_DrawPixel>
        ssd1306_UpdateScreen();
 800477a:	f7ff f8a7 	bl	80038cc <ssd1306_UpdateScreen>
    
        HAL_Delay(5);
 800477e:	2005      	movs	r0, #5
 8004780:	f7fc fec0 	bl	8001504 <HAL_Delay>
    } while(x > 0 || y > 0);
 8004784:	79fb      	ldrb	r3, [r7, #7]
 8004786:	2b00      	cmp	r3, #0
 8004788:	d1ca      	bne.n	8004720 <ssd1306_TestBorder+0x14>
 800478a:	79bb      	ldrb	r3, [r7, #6]
 800478c:	2b00      	cmp	r3, #0
 800478e:	d1c7      	bne.n	8004720 <ssd1306_TestBorder+0x14>
   
    HAL_Delay(1000);
 8004790:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8004794:	f7fc feb6 	bl	8001504 <HAL_Delay>
}
 8004798:	bf00      	nop
 800479a:	3708      	adds	r7, #8
 800479c:	46bd      	mov	sp, r7
 800479e:	bd80      	pop	{r7, pc}

080047a0 <ssd1306_TestFonts1>:

void ssd1306_TestFonts1() {
 80047a0:	b580      	push	{r7, lr}
 80047a2:	b084      	sub	sp, #16
 80047a4:	af02      	add	r7, sp, #8
    uint8_t y = 0;
 80047a6:	2300      	movs	r3, #0
 80047a8:	71fb      	strb	r3, [r7, #7]
    ssd1306_Fill(Black);
 80047aa:	2000      	movs	r0, #0
 80047ac:	f7ff f876 	bl	800389c <ssd1306_Fill>

    #ifdef SSD1306_INCLUDE_FONT_16x26
    ssd1306_SetCursor(2, y);
 80047b0:	79fb      	ldrb	r3, [r7, #7]
 80047b2:	4619      	mov	r1, r3
 80047b4:	2002      	movs	r0, #2
 80047b6:	f7ff f9bd 	bl	8003b34 <ssd1306_SetCursor>
    ssd1306_WriteString("Font 16x26", Font_16x26, White);
 80047ba:	4b1d      	ldr	r3, [pc, #116]	@ (8004830 <ssd1306_TestFonts1+0x90>)
 80047bc:	2201      	movs	r2, #1
 80047be:	9200      	str	r2, [sp, #0]
 80047c0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80047c2:	481c      	ldr	r0, [pc, #112]	@ (8004834 <ssd1306_TestFonts1+0x94>)
 80047c4:	f7ff f990 	bl	8003ae8 <ssd1306_WriteString>
    y += 26;
 80047c8:	79fb      	ldrb	r3, [r7, #7]
 80047ca:	331a      	adds	r3, #26
 80047cc:	71fb      	strb	r3, [r7, #7]
    #endif

    #ifdef SSD1306_INCLUDE_FONT_11x18
    ssd1306_SetCursor(2, y);
 80047ce:	79fb      	ldrb	r3, [r7, #7]
 80047d0:	4619      	mov	r1, r3
 80047d2:	2002      	movs	r0, #2
 80047d4:	f7ff f9ae 	bl	8003b34 <ssd1306_SetCursor>
    ssd1306_WriteString("Font 11x18", Font_11x18, White);
 80047d8:	4b17      	ldr	r3, [pc, #92]	@ (8004838 <ssd1306_TestFonts1+0x98>)
 80047da:	2201      	movs	r2, #1
 80047dc:	9200      	str	r2, [sp, #0]
 80047de:	cb0e      	ldmia	r3, {r1, r2, r3}
 80047e0:	4816      	ldr	r0, [pc, #88]	@ (800483c <ssd1306_TestFonts1+0x9c>)
 80047e2:	f7ff f981 	bl	8003ae8 <ssd1306_WriteString>
    y += 18;
 80047e6:	79fb      	ldrb	r3, [r7, #7]
 80047e8:	3312      	adds	r3, #18
 80047ea:	71fb      	strb	r3, [r7, #7]
    #endif

    #ifdef SSD1306_INCLUDE_FONT_7x10
    ssd1306_SetCursor(2, y);
 80047ec:	79fb      	ldrb	r3, [r7, #7]
 80047ee:	4619      	mov	r1, r3
 80047f0:	2002      	movs	r0, #2
 80047f2:	f7ff f99f 	bl	8003b34 <ssd1306_SetCursor>
    ssd1306_WriteString("Font 7x10", Font_7x10, White);
 80047f6:	4b12      	ldr	r3, [pc, #72]	@ (8004840 <ssd1306_TestFonts1+0xa0>)
 80047f8:	2201      	movs	r2, #1
 80047fa:	9200      	str	r2, [sp, #0]
 80047fc:	cb0e      	ldmia	r3, {r1, r2, r3}
 80047fe:	4811      	ldr	r0, [pc, #68]	@ (8004844 <ssd1306_TestFonts1+0xa4>)
 8004800:	f7ff f972 	bl	8003ae8 <ssd1306_WriteString>
    y += 10;
 8004804:	79fb      	ldrb	r3, [r7, #7]
 8004806:	330a      	adds	r3, #10
 8004808:	71fb      	strb	r3, [r7, #7]
    #endif

    #ifdef SSD1306_INCLUDE_FONT_6x8
    ssd1306_SetCursor(2, y);
 800480a:	79fb      	ldrb	r3, [r7, #7]
 800480c:	4619      	mov	r1, r3
 800480e:	2002      	movs	r0, #2
 8004810:	f7ff f990 	bl	8003b34 <ssd1306_SetCursor>
    ssd1306_WriteString("Font 6x8", Font_6x8, White);
 8004814:	4b0c      	ldr	r3, [pc, #48]	@ (8004848 <ssd1306_TestFonts1+0xa8>)
 8004816:	2201      	movs	r2, #1
 8004818:	9200      	str	r2, [sp, #0]
 800481a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800481c:	480b      	ldr	r0, [pc, #44]	@ (800484c <ssd1306_TestFonts1+0xac>)
 800481e:	f7ff f963 	bl	8003ae8 <ssd1306_WriteString>
    #endif

    ssd1306_UpdateScreen();
 8004822:	f7ff f853 	bl	80038cc <ssd1306_UpdateScreen>
}
 8004826:	bf00      	nop
 8004828:	3708      	adds	r7, #8
 800482a:	46bd      	mov	sp, r7
 800482c:	bd80      	pop	{r7, pc}
 800482e:	bf00      	nop
 8004830:	0800ad54 	.word	0x0800ad54
 8004834:	08006c84 	.word	0x08006c84
 8004838:	0800ad48 	.word	0x0800ad48
 800483c:	08006c90 	.word	0x08006c90
 8004840:	0800ad3c 	.word	0x0800ad3c
 8004844:	08006c9c 	.word	0x08006c9c
 8004848:	0800ad30 	.word	0x0800ad30
 800484c:	08006ca8 	.word	0x08006ca8

08004850 <ssd1306_TestFonts2>:

/*
 * This test shows how an 128x64 px OLED can replace a 0802 LCD.
 */
void ssd1306_TestFonts2() {
 8004850:	b590      	push	{r4, r7, lr}
 8004852:	b085      	sub	sp, #20
 8004854:	af02      	add	r7, sp, #8
#ifdef SSD1306_INCLUDE_FONT_16x24
    uint8_t x1, y1, x2, y2;

    ssd1306_Fill(Black);
 8004856:	2000      	movs	r0, #0
 8004858:	f7ff f820 	bl	800389c <ssd1306_Fill>

    ssd1306_SetCursor(0, 4);
 800485c:	2104      	movs	r1, #4
 800485e:	2000      	movs	r0, #0
 8004860:	f7ff f968 	bl	8003b34 <ssd1306_SetCursor>
    ssd1306_WriteString("18.092.5", Font_16x24, White);
 8004864:	4b14      	ldr	r3, [pc, #80]	@ (80048b8 <ssd1306_TestFonts2+0x68>)
 8004866:	2201      	movs	r2, #1
 8004868:	9200      	str	r2, [sp, #0]
 800486a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800486c:	4813      	ldr	r0, [pc, #76]	@ (80048bc <ssd1306_TestFonts2+0x6c>)
 800486e:	f7ff f93b 	bl	8003ae8 <ssd1306_WriteString>
    ssd1306_SetCursor(0, 4+24+8);
 8004872:	2124      	movs	r1, #36	@ 0x24
 8004874:	2000      	movs	r0, #0
 8004876:	f7ff f95d 	bl	8003b34 <ssd1306_SetCursor>
    ssd1306_WriteString("RIT+1000", Font_16x24, White);
 800487a:	4b0f      	ldr	r3, [pc, #60]	@ (80048b8 <ssd1306_TestFonts2+0x68>)
 800487c:	2201      	movs	r2, #1
 800487e:	9200      	str	r2, [sp, #0]
 8004880:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004882:	480f      	ldr	r0, [pc, #60]	@ (80048c0 <ssd1306_TestFonts2+0x70>)
 8004884:	f7ff f930 	bl	8003ae8 <ssd1306_WriteString>

    // underline
    x1 = 6*16;
 8004888:	2360      	movs	r3, #96	@ 0x60
 800488a:	71fb      	strb	r3, [r7, #7]
    y1 = 4+24+8+24;
 800488c:	233c      	movs	r3, #60	@ 0x3c
 800488e:	71bb      	strb	r3, [r7, #6]
    x2 = x1+16;
 8004890:	79fb      	ldrb	r3, [r7, #7]
 8004892:	3310      	adds	r3, #16
 8004894:	717b      	strb	r3, [r7, #5]
    y2 = y1+2;
 8004896:	79bb      	ldrb	r3, [r7, #6]
 8004898:	3302      	adds	r3, #2
 800489a:	713b      	strb	r3, [r7, #4]
    ssd1306_FillRectangle(x1, y1, x2, y2, White);
 800489c:	793b      	ldrb	r3, [r7, #4]
 800489e:	797a      	ldrb	r2, [r7, #5]
 80048a0:	79b9      	ldrb	r1, [r7, #6]
 80048a2:	79f8      	ldrb	r0, [r7, #7]
 80048a4:	2401      	movs	r4, #1
 80048a6:	9400      	str	r4, [sp, #0]
 80048a8:	f7ff fd99 	bl	80043de <ssd1306_FillRectangle>

    ssd1306_UpdateScreen();
 80048ac:	f7ff f80e 	bl	80038cc <ssd1306_UpdateScreen>
#endif
}
 80048b0:	bf00      	nop
 80048b2:	370c      	adds	r7, #12
 80048b4:	46bd      	mov	sp, r7
 80048b6:	bd90      	pop	{r4, r7, pc}
 80048b8:	0800ad60 	.word	0x0800ad60
 80048bc:	08006cb4 	.word	0x08006cb4
 80048c0:	08006cc0 	.word	0x08006cc0

080048c4 <ssd1306_TestFonts3>:

/*
 * Test of proportional (non-monospaced) font.
 */
void ssd1306_TestFonts3() {
 80048c4:	b580      	push	{r7, lr}
 80048c6:	b082      	sub	sp, #8
 80048c8:	af02      	add	r7, sp, #8
    ssd1306_Fill(Black);
 80048ca:	2000      	movs	r0, #0
 80048cc:	f7fe ffe6 	bl	800389c <ssd1306_Fill>
    ssd1306_SetCursor(4, 24);
    ssd1306_WriteString("text... Sweet!", Font_16x15, White);
    ssd1306_SetCursor(4, 44);
    ssd1306_WriteString("3.1415  04:20", Font_16x15, White);
#elif defined(SSD1306_INCLUDE_FONT_11x18)
    ssd1306_SetCursor(4, 4);
 80048d0:	2104      	movs	r1, #4
 80048d2:	2004      	movs	r0, #4
 80048d4:	f7ff f92e 	bl	8003b34 <ssd1306_SetCursor>
    ssd1306_WriteString("Skip test", Font_11x18, White);
 80048d8:	4b10      	ldr	r3, [pc, #64]	@ (800491c <ssd1306_TestFonts3+0x58>)
 80048da:	2201      	movs	r2, #1
 80048dc:	9200      	str	r2, [sp, #0]
 80048de:	cb0e      	ldmia	r3, {r1, r2, r3}
 80048e0:	480f      	ldr	r0, [pc, #60]	@ (8004920 <ssd1306_TestFonts3+0x5c>)
 80048e2:	f7ff f901 	bl	8003ae8 <ssd1306_WriteString>
    ssd1306_SetCursor(4, 24);
 80048e6:	2118      	movs	r1, #24
 80048e8:	2004      	movs	r0, #4
 80048ea:	f7ff f923 	bl	8003b34 <ssd1306_SetCursor>
    ssd1306_WriteString("Font not", Font_11x18, White);
 80048ee:	4b0b      	ldr	r3, [pc, #44]	@ (800491c <ssd1306_TestFonts3+0x58>)
 80048f0:	2201      	movs	r2, #1
 80048f2:	9200      	str	r2, [sp, #0]
 80048f4:	cb0e      	ldmia	r3, {r1, r2, r3}
 80048f6:	480b      	ldr	r0, [pc, #44]	@ (8004924 <ssd1306_TestFonts3+0x60>)
 80048f8:	f7ff f8f6 	bl	8003ae8 <ssd1306_WriteString>
    ssd1306_SetCursor(4, 44);
 80048fc:	212c      	movs	r1, #44	@ 0x2c
 80048fe:	2004      	movs	r0, #4
 8004900:	f7ff f918 	bl	8003b34 <ssd1306_SetCursor>
    ssd1306_WriteString("included!", Font_11x18, White);
 8004904:	4b05      	ldr	r3, [pc, #20]	@ (800491c <ssd1306_TestFonts3+0x58>)
 8004906:	2201      	movs	r2, #1
 8004908:	9200      	str	r2, [sp, #0]
 800490a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800490c:	4806      	ldr	r0, [pc, #24]	@ (8004928 <ssd1306_TestFonts3+0x64>)
 800490e:	f7ff f8eb 	bl	8003ae8 <ssd1306_WriteString>
#endif
    ssd1306_UpdateScreen();
 8004912:	f7fe ffdb 	bl	80038cc <ssd1306_UpdateScreen>
}
 8004916:	bf00      	nop
 8004918:	46bd      	mov	sp, r7
 800491a:	bd80      	pop	{r7, pc}
 800491c:	0800ad48 	.word	0x0800ad48
 8004920:	08006ccc 	.word	0x08006ccc
 8004924:	08006cd8 	.word	0x08006cd8
 8004928:	08006ce4 	.word	0x08006ce4

0800492c <ssd1306_TestFPS>:

void ssd1306_TestFPS() {
 800492c:	b5b0      	push	{r4, r5, r7, lr}
 800492e:	b09a      	sub	sp, #104	@ 0x68
 8004930:	af02      	add	r7, sp, #8
    ssd1306_Fill(White);
 8004932:	2001      	movs	r0, #1
 8004934:	f7fe ffb2 	bl	800389c <ssd1306_Fill>
   
    uint32_t start = HAL_GetTick();
 8004938:	f7fc fdd8 	bl	80014ec <HAL_GetTick>
 800493c:	65b8      	str	r0, [r7, #88]	@ 0x58
    uint32_t end = start;
 800493e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004940:	657b      	str	r3, [r7, #84]	@ 0x54
    int fps = 0;
 8004942:	2300      	movs	r3, #0
 8004944:	65fb      	str	r3, [r7, #92]	@ 0x5c
    char message[] = "ABCDEFGHIJK";
 8004946:	4a45      	ldr	r2, [pc, #276]	@ (8004a5c <ssd1306_TestFPS+0x130>)
 8004948:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 800494c:	ca07      	ldmia	r2, {r0, r1, r2}
 800494e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
   
    ssd1306_SetCursor(2,0);
 8004952:	2100      	movs	r1, #0
 8004954:	2002      	movs	r0, #2
 8004956:	f7ff f8ed 	bl	8003b34 <ssd1306_SetCursor>
    ssd1306_WriteString("Testing...", Font_11x18, Black);
 800495a:	4b41      	ldr	r3, [pc, #260]	@ (8004a60 <ssd1306_TestFPS+0x134>)
 800495c:	2200      	movs	r2, #0
 800495e:	9200      	str	r2, [sp, #0]
 8004960:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004962:	4840      	ldr	r0, [pc, #256]	@ (8004a64 <ssd1306_TestFPS+0x138>)
 8004964:	f7ff f8c0 	bl	8003ae8 <ssd1306_WriteString>
    ssd1306_SetCursor(2, 18*2);
 8004968:	2124      	movs	r1, #36	@ 0x24
 800496a:	2002      	movs	r0, #2
 800496c:	f7ff f8e2 	bl	8003b34 <ssd1306_SetCursor>
    ssd1306_WriteString("0123456789A", Font_11x18, Black);
 8004970:	4b3b      	ldr	r3, [pc, #236]	@ (8004a60 <ssd1306_TestFPS+0x134>)
 8004972:	2200      	movs	r2, #0
 8004974:	9200      	str	r2, [sp, #0]
 8004976:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004978:	483b      	ldr	r0, [pc, #236]	@ (8004a68 <ssd1306_TestFPS+0x13c>)
 800497a:	f7ff f8b5 	bl	8003ae8 <ssd1306_WriteString>
   
    do {
        ssd1306_SetCursor(2, 18);
 800497e:	2112      	movs	r1, #18
 8004980:	2002      	movs	r0, #2
 8004982:	f7ff f8d7 	bl	8003b34 <ssd1306_SetCursor>
        ssd1306_WriteString(message, Font_11x18, Black);
 8004986:	4b36      	ldr	r3, [pc, #216]	@ (8004a60 <ssd1306_TestFPS+0x134>)
 8004988:	f107 0044 	add.w	r0, r7, #68	@ 0x44
 800498c:	2200      	movs	r2, #0
 800498e:	9200      	str	r2, [sp, #0]
 8004990:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004992:	f7ff f8a9 	bl	8003ae8 <ssd1306_WriteString>
        ssd1306_UpdateScreen();
 8004996:	f7fe ff99 	bl	80038cc <ssd1306_UpdateScreen>
       
        char ch = message[0];
 800499a:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 800499e:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
        memmove(message, message+1, sizeof(message)-2);
 80049a2:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 80049a6:	3301      	adds	r3, #1
 80049a8:	f107 0044 	add.w	r0, r7, #68	@ 0x44
 80049ac:	220a      	movs	r2, #10
 80049ae:	4619      	mov	r1, r3
 80049b0:	f000 fc80 	bl	80052b4 <memmove>
        message[sizeof(message)-2] = ch;
 80049b4:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 80049b8:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e

        fps++;
 80049bc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80049be:	3301      	adds	r3, #1
 80049c0:	65fb      	str	r3, [r7, #92]	@ 0x5c
        end = HAL_GetTick();
 80049c2:	f7fc fd93 	bl	80014ec <HAL_GetTick>
 80049c6:	6578      	str	r0, [r7, #84]	@ 0x54
    } while((end - start) < 5000);
 80049c8:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80049ca:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80049cc:	1ad3      	subs	r3, r2, r3
 80049ce:	f241 3287 	movw	r2, #4999	@ 0x1387
 80049d2:	4293      	cmp	r3, r2
 80049d4:	d9d3      	bls.n	800497e <ssd1306_TestFPS+0x52>
   
    HAL_Delay(5000);
 80049d6:	f241 3088 	movw	r0, #5000	@ 0x1388
 80049da:	f7fc fd93 	bl	8001504 <HAL_Delay>

    char buff[64];
    fps = (float)fps / ((end - start) / 1000.0);
 80049de:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80049e0:	ee07 3a90 	vmov	s15, r3
 80049e4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80049e8:	ee17 0a90 	vmov	r0, s15
 80049ec:	f7fb fdac 	bl	8000548 <__aeabi_f2d>
 80049f0:	4604      	mov	r4, r0
 80049f2:	460d      	mov	r5, r1
 80049f4:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80049f6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80049f8:	1ad3      	subs	r3, r2, r3
 80049fa:	4618      	mov	r0, r3
 80049fc:	f7fb fd82 	bl	8000504 <__aeabi_ui2d>
 8004a00:	f04f 0200 	mov.w	r2, #0
 8004a04:	4b19      	ldr	r3, [pc, #100]	@ (8004a6c <ssd1306_TestFPS+0x140>)
 8004a06:	f7fb ff21 	bl	800084c <__aeabi_ddiv>
 8004a0a:	4602      	mov	r2, r0
 8004a0c:	460b      	mov	r3, r1
 8004a0e:	4620      	mov	r0, r4
 8004a10:	4629      	mov	r1, r5
 8004a12:	f7fb ff1b 	bl	800084c <__aeabi_ddiv>
 8004a16:	4602      	mov	r2, r0
 8004a18:	460b      	mov	r3, r1
 8004a1a:	4610      	mov	r0, r2
 8004a1c:	4619      	mov	r1, r3
 8004a1e:	f7fb fffd 	bl	8000a1c <__aeabi_d2iz>
 8004a22:	4603      	mov	r3, r0
 8004a24:	65fb      	str	r3, [r7, #92]	@ 0x5c
    snprintf(buff, sizeof(buff), "~%d FPS", fps);
 8004a26:	1d38      	adds	r0, r7, #4
 8004a28:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004a2a:	4a11      	ldr	r2, [pc, #68]	@ (8004a70 <ssd1306_TestFPS+0x144>)
 8004a2c:	2140      	movs	r1, #64	@ 0x40
 8004a2e:	f000 fb33 	bl	8005098 <sniprintf>
   
    ssd1306_Fill(White);
 8004a32:	2001      	movs	r0, #1
 8004a34:	f7fe ff32 	bl	800389c <ssd1306_Fill>
    ssd1306_SetCursor(2, 2);
 8004a38:	2102      	movs	r1, #2
 8004a3a:	2002      	movs	r0, #2
 8004a3c:	f7ff f87a 	bl	8003b34 <ssd1306_SetCursor>
    ssd1306_WriteString(buff, Font_11x18, Black);
 8004a40:	4b07      	ldr	r3, [pc, #28]	@ (8004a60 <ssd1306_TestFPS+0x134>)
 8004a42:	1d38      	adds	r0, r7, #4
 8004a44:	2200      	movs	r2, #0
 8004a46:	9200      	str	r2, [sp, #0]
 8004a48:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004a4a:	f7ff f84d 	bl	8003ae8 <ssd1306_WriteString>
    ssd1306_UpdateScreen();
 8004a4e:	f7fe ff3d 	bl	80038cc <ssd1306_UpdateScreen>
}
 8004a52:	bf00      	nop
 8004a54:	3760      	adds	r7, #96	@ 0x60
 8004a56:	46bd      	mov	sp, r7
 8004a58:	bdb0      	pop	{r4, r5, r7, pc}
 8004a5a:	bf00      	nop
 8004a5c:	08006d10 	.word	0x08006d10
 8004a60:	0800ad48 	.word	0x0800ad48
 8004a64:	08006cf0 	.word	0x08006cf0
 8004a68:	08006cfc 	.word	0x08006cfc
 8004a6c:	408f4000 	.word	0x408f4000
 8004a70:	08006d08 	.word	0x08006d08

08004a74 <ssd1306_TestLine>:

void ssd1306_TestLine() {
 8004a74:	b580      	push	{r7, lr}
 8004a76:	b082      	sub	sp, #8
 8004a78:	af02      	add	r7, sp, #8

  ssd1306_Line(1,1,SSD1306_WIDTH - 1,SSD1306_HEIGHT - 1,White);
 8004a7a:	2301      	movs	r3, #1
 8004a7c:	9300      	str	r3, [sp, #0]
 8004a7e:	233f      	movs	r3, #63	@ 0x3f
 8004a80:	227f      	movs	r2, #127	@ 0x7f
 8004a82:	2101      	movs	r1, #1
 8004a84:	2001      	movs	r0, #1
 8004a86:	f7ff f86d 	bl	8003b64 <ssd1306_Line>
  ssd1306_Line(SSD1306_WIDTH - 1,1,1,SSD1306_HEIGHT - 1,White);
 8004a8a:	2301      	movs	r3, #1
 8004a8c:	9300      	str	r3, [sp, #0]
 8004a8e:	233f      	movs	r3, #63	@ 0x3f
 8004a90:	2201      	movs	r2, #1
 8004a92:	2101      	movs	r1, #1
 8004a94:	207f      	movs	r0, #127	@ 0x7f
 8004a96:	f7ff f865 	bl	8003b64 <ssd1306_Line>
  ssd1306_UpdateScreen();
 8004a9a:	f7fe ff17 	bl	80038cc <ssd1306_UpdateScreen>
  return;
 8004a9e:	bf00      	nop
}
 8004aa0:	46bd      	mov	sp, r7
 8004aa2:	bd80      	pop	{r7, pc}

08004aa4 <ssd1306_TestRectangle>:

void ssd1306_TestRectangle() {
 8004aa4:	b590      	push	{r4, r7, lr}
 8004aa6:	b085      	sub	sp, #20
 8004aa8:	af02      	add	r7, sp, #8
  uint32_t delta;

  for(delta = 0; delta < 5; delta ++) {
 8004aaa:	2300      	movs	r3, #0
 8004aac:	607b      	str	r3, [r7, #4]
 8004aae:	e028      	b.n	8004b02 <ssd1306_TestRectangle+0x5e>
    ssd1306_DrawRectangle(1 + (5*delta),1 + (5*delta) ,SSD1306_WIDTH-1 - (5*delta),SSD1306_HEIGHT-1 - (5*delta),White);
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	b2db      	uxtb	r3, r3
 8004ab4:	461a      	mov	r2, r3
 8004ab6:	0092      	lsls	r2, r2, #2
 8004ab8:	4413      	add	r3, r2
 8004aba:	b2db      	uxtb	r3, r3
 8004abc:	3301      	adds	r3, #1
 8004abe:	b2d8      	uxtb	r0, r3
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	b2db      	uxtb	r3, r3
 8004ac4:	461a      	mov	r2, r3
 8004ac6:	0092      	lsls	r2, r2, #2
 8004ac8:	4413      	add	r3, r2
 8004aca:	b2db      	uxtb	r3, r3
 8004acc:	3301      	adds	r3, #1
 8004ace:	b2d9      	uxtb	r1, r3
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	b2db      	uxtb	r3, r3
 8004ad4:	461a      	mov	r2, r3
 8004ad6:	0092      	lsls	r2, r2, #2
 8004ad8:	4413      	add	r3, r2
 8004ada:	b2db      	uxtb	r3, r3
 8004adc:	f1c3 037f 	rsb	r3, r3, #127	@ 0x7f
 8004ae0:	b2da      	uxtb	r2, r3
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	b2db      	uxtb	r3, r3
 8004ae6:	461c      	mov	r4, r3
 8004ae8:	00a4      	lsls	r4, r4, #2
 8004aea:	4423      	add	r3, r4
 8004aec:	b2db      	uxtb	r3, r3
 8004aee:	f1c3 033f 	rsb	r3, r3, #63	@ 0x3f
 8004af2:	b2db      	uxtb	r3, r3
 8004af4:	2401      	movs	r4, #1
 8004af6:	9400      	str	r4, [sp, #0]
 8004af8:	f7ff fc3a 	bl	8004370 <ssd1306_DrawRectangle>
  for(delta = 0; delta < 5; delta ++) {
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	3301      	adds	r3, #1
 8004b00:	607b      	str	r3, [r7, #4]
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	2b04      	cmp	r3, #4
 8004b06:	d9d3      	bls.n	8004ab0 <ssd1306_TestRectangle+0xc>
  }
  ssd1306_UpdateScreen();
 8004b08:	f7fe fee0 	bl	80038cc <ssd1306_UpdateScreen>
  return;
 8004b0c:	bf00      	nop
}
 8004b0e:	370c      	adds	r7, #12
 8004b10:	46bd      	mov	sp, r7
 8004b12:	bd90      	pop	{r4, r7, pc}

08004b14 <ssd1306_TestRectangleFill>:

void ssd1306_TestRectangleFill() {
 8004b14:	b580      	push	{r7, lr}
 8004b16:	b082      	sub	sp, #8
 8004b18:	af02      	add	r7, sp, #8
  ssd1306_FillRectangle(31, 1, 65, 35, White);
 8004b1a:	2301      	movs	r3, #1
 8004b1c:	9300      	str	r3, [sp, #0]
 8004b1e:	2323      	movs	r3, #35	@ 0x23
 8004b20:	2241      	movs	r2, #65	@ 0x41
 8004b22:	2101      	movs	r1, #1
 8004b24:	201f      	movs	r0, #31
 8004b26:	f7ff fc5a 	bl	80043de <ssd1306_FillRectangle>
  ssd1306_FillRectangle(10, 45, 70, 60, White);
 8004b2a:	2301      	movs	r3, #1
 8004b2c:	9300      	str	r3, [sp, #0]
 8004b2e:	233c      	movs	r3, #60	@ 0x3c
 8004b30:	2246      	movs	r2, #70	@ 0x46
 8004b32:	212d      	movs	r1, #45	@ 0x2d
 8004b34:	200a      	movs	r0, #10
 8004b36:	f7ff fc52 	bl	80043de <ssd1306_FillRectangle>
  ssd1306_FillRectangle(75, 10, 100, 45, White);
 8004b3a:	2301      	movs	r3, #1
 8004b3c:	9300      	str	r3, [sp, #0]
 8004b3e:	232d      	movs	r3, #45	@ 0x2d
 8004b40:	2264      	movs	r2, #100	@ 0x64
 8004b42:	210a      	movs	r1, #10
 8004b44:	204b      	movs	r0, #75	@ 0x4b
 8004b46:	f7ff fc4a 	bl	80043de <ssd1306_FillRectangle>
  ssd1306_FillRectangle(55, 30, 80, 55, Black);
 8004b4a:	2300      	movs	r3, #0
 8004b4c:	9300      	str	r3, [sp, #0]
 8004b4e:	2337      	movs	r3, #55	@ 0x37
 8004b50:	2250      	movs	r2, #80	@ 0x50
 8004b52:	211e      	movs	r1, #30
 8004b54:	2037      	movs	r0, #55	@ 0x37
 8004b56:	f7ff fc42 	bl	80043de <ssd1306_FillRectangle>
  ssd1306_UpdateScreen();
 8004b5a:	f7fe feb7 	bl	80038cc <ssd1306_UpdateScreen>
}
 8004b5e:	bf00      	nop
 8004b60:	46bd      	mov	sp, r7
 8004b62:	bd80      	pop	{r7, pc}

08004b64 <ssd1306_TestRectangleInvert>:

void ssd1306_TestRectangleInvert() {
 8004b64:	b580      	push	{r7, lr}
 8004b66:	b082      	sub	sp, #8
 8004b68:	af02      	add	r7, sp, #8
#ifdef SSD1306_INCLUDE_FONT_11x18
  ssd1306_SetCursor(2, 0);
 8004b6a:	2100      	movs	r1, #0
 8004b6c:	2002      	movs	r0, #2
 8004b6e:	f7fe ffe1 	bl	8003b34 <ssd1306_SetCursor>
  ssd1306_WriteString("Black", Font_11x18, White);
 8004b72:	4b27      	ldr	r3, [pc, #156]	@ (8004c10 <ssd1306_TestRectangleInvert+0xac>)
 8004b74:	2201      	movs	r2, #1
 8004b76:	9200      	str	r2, [sp, #0]
 8004b78:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004b7a:	4826      	ldr	r0, [pc, #152]	@ (8004c14 <ssd1306_TestRectangleInvert+0xb0>)
 8004b7c:	f7fe ffb4 	bl	8003ae8 <ssd1306_WriteString>
  ssd1306_SetCursor(2, 20);
 8004b80:	2114      	movs	r1, #20
 8004b82:	2002      	movs	r0, #2
 8004b84:	f7fe ffd6 	bl	8003b34 <ssd1306_SetCursor>
  ssd1306_WriteString("on", Font_11x18, White);
 8004b88:	4b21      	ldr	r3, [pc, #132]	@ (8004c10 <ssd1306_TestRectangleInvert+0xac>)
 8004b8a:	2201      	movs	r2, #1
 8004b8c:	9200      	str	r2, [sp, #0]
 8004b8e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004b90:	4821      	ldr	r0, [pc, #132]	@ (8004c18 <ssd1306_TestRectangleInvert+0xb4>)
 8004b92:	f7fe ffa9 	bl	8003ae8 <ssd1306_WriteString>
  ssd1306_SetCursor(2, 40);
 8004b96:	2128      	movs	r1, #40	@ 0x28
 8004b98:	2002      	movs	r0, #2
 8004b9a:	f7fe ffcb 	bl	8003b34 <ssd1306_SetCursor>
  ssd1306_WriteString("White", Font_11x18, White);
 8004b9e:	4b1c      	ldr	r3, [pc, #112]	@ (8004c10 <ssd1306_TestRectangleInvert+0xac>)
 8004ba0:	2201      	movs	r2, #1
 8004ba2:	9200      	str	r2, [sp, #0]
 8004ba4:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004ba6:	481d      	ldr	r0, [pc, #116]	@ (8004c1c <ssd1306_TestRectangleInvert+0xb8>)
 8004ba8:	f7fe ff9e 	bl	8003ae8 <ssd1306_WriteString>
  ssd1306_SetCursor(66, 0);
 8004bac:	2100      	movs	r1, #0
 8004bae:	2042      	movs	r0, #66	@ 0x42
 8004bb0:	f7fe ffc0 	bl	8003b34 <ssd1306_SetCursor>
  ssd1306_WriteString("White", Font_11x18, White);
 8004bb4:	4b16      	ldr	r3, [pc, #88]	@ (8004c10 <ssd1306_TestRectangleInvert+0xac>)
 8004bb6:	2201      	movs	r2, #1
 8004bb8:	9200      	str	r2, [sp, #0]
 8004bba:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004bbc:	4817      	ldr	r0, [pc, #92]	@ (8004c1c <ssd1306_TestRectangleInvert+0xb8>)
 8004bbe:	f7fe ff93 	bl	8003ae8 <ssd1306_WriteString>
  ssd1306_SetCursor(66, 20);
 8004bc2:	2114      	movs	r1, #20
 8004bc4:	2042      	movs	r0, #66	@ 0x42
 8004bc6:	f7fe ffb5 	bl	8003b34 <ssd1306_SetCursor>
  ssd1306_WriteString("on", Font_11x18, White);
 8004bca:	4b11      	ldr	r3, [pc, #68]	@ (8004c10 <ssd1306_TestRectangleInvert+0xac>)
 8004bcc:	2201      	movs	r2, #1
 8004bce:	9200      	str	r2, [sp, #0]
 8004bd0:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004bd2:	4811      	ldr	r0, [pc, #68]	@ (8004c18 <ssd1306_TestRectangleInvert+0xb4>)
 8004bd4:	f7fe ff88 	bl	8003ae8 <ssd1306_WriteString>
  ssd1306_SetCursor(66, 40);
 8004bd8:	2128      	movs	r1, #40	@ 0x28
 8004bda:	2042      	movs	r0, #66	@ 0x42
 8004bdc:	f7fe ffaa 	bl	8003b34 <ssd1306_SetCursor>
  ssd1306_WriteString("Black", Font_11x18, White);
 8004be0:	4b0b      	ldr	r3, [pc, #44]	@ (8004c10 <ssd1306_TestRectangleInvert+0xac>)
 8004be2:	2201      	movs	r2, #1
 8004be4:	9200      	str	r2, [sp, #0]
 8004be6:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004be8:	480a      	ldr	r0, [pc, #40]	@ (8004c14 <ssd1306_TestRectangleInvert+0xb0>)
 8004bea:	f7fe ff7d 	bl	8003ae8 <ssd1306_WriteString>
#else
  ssd1306_FillCircle(32, 32, 20, White);
  ssd1306_FillCircle(96, 32, 20, White);
#endif
  ssd1306_InvertRectangle(0,0,63,63);
 8004bee:	233f      	movs	r3, #63	@ 0x3f
 8004bf0:	223f      	movs	r2, #63	@ 0x3f
 8004bf2:	2100      	movs	r1, #0
 8004bf4:	2000      	movs	r0, #0
 8004bf6:	f7ff fc41 	bl	800447c <ssd1306_InvertRectangle>
  /* Test rectangle lies on one 8px page */
  ssd1306_InvertRectangle(2,58,125,60);
 8004bfa:	233c      	movs	r3, #60	@ 0x3c
 8004bfc:	227d      	movs	r2, #125	@ 0x7d
 8004bfe:	213a      	movs	r1, #58	@ 0x3a
 8004c00:	2002      	movs	r0, #2
 8004c02:	f7ff fc3b 	bl	800447c <ssd1306_InvertRectangle>
  ssd1306_UpdateScreen();
 8004c06:	f7fe fe61 	bl	80038cc <ssd1306_UpdateScreen>
}
 8004c0a:	bf00      	nop
 8004c0c:	46bd      	mov	sp, r7
 8004c0e:	bd80      	pop	{r7, pc}
 8004c10:	0800ad48 	.word	0x0800ad48
 8004c14:	08006d1c 	.word	0x08006d1c
 8004c18:	08006d24 	.word	0x08006d24
 8004c1c:	08006d28 	.word	0x08006d28

08004c20 <ssd1306_TestCircle>:

void ssd1306_TestCircle() {
 8004c20:	b580      	push	{r7, lr}
 8004c22:	b082      	sub	sp, #8
 8004c24:	af00      	add	r7, sp, #0
  uint32_t delta;

  for(delta = 0; delta < 5; delta ++) {
 8004c26:	2300      	movs	r3, #0
 8004c28:	607b      	str	r3, [r7, #4]
 8004c2a:	e010      	b.n	8004c4e <ssd1306_TestCircle+0x2e>
    ssd1306_DrawCircle(20*delta+30, 15, 10, White);
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	b2db      	uxtb	r3, r3
 8004c30:	461a      	mov	r2, r3
 8004c32:	0092      	lsls	r2, r2, #2
 8004c34:	4413      	add	r3, r2
 8004c36:	009b      	lsls	r3, r3, #2
 8004c38:	b2db      	uxtb	r3, r3
 8004c3a:	331e      	adds	r3, #30
 8004c3c:	b2d8      	uxtb	r0, r3
 8004c3e:	2301      	movs	r3, #1
 8004c40:	220a      	movs	r2, #10
 8004c42:	210f      	movs	r1, #15
 8004c44:	f7ff fa9a 	bl	800417c <ssd1306_DrawCircle>
  for(delta = 0; delta < 5; delta ++) {
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	3301      	adds	r3, #1
 8004c4c:	607b      	str	r3, [r7, #4]
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	2b04      	cmp	r3, #4
 8004c52:	d9eb      	bls.n	8004c2c <ssd1306_TestCircle+0xc>
  }

  for(delta = 0; delta < 5; delta ++) {
 8004c54:	2300      	movs	r3, #0
 8004c56:	607b      	str	r3, [r7, #4]
 8004c58:	e011      	b.n	8004c7e <ssd1306_TestCircle+0x5e>
    ssd1306_FillCircle(23*delta+15, 40, 10, White);
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	b2db      	uxtb	r3, r3
 8004c5e:	461a      	mov	r2, r3
 8004c60:	0052      	lsls	r2, r2, #1
 8004c62:	441a      	add	r2, r3
 8004c64:	00d2      	lsls	r2, r2, #3
 8004c66:	1ad3      	subs	r3, r2, r3
 8004c68:	b2db      	uxtb	r3, r3
 8004c6a:	330f      	adds	r3, #15
 8004c6c:	b2d8      	uxtb	r0, r3
 8004c6e:	2301      	movs	r3, #1
 8004c70:	220a      	movs	r2, #10
 8004c72:	2128      	movs	r1, #40	@ 0x28
 8004c74:	f7ff fb09 	bl	800428a <ssd1306_FillCircle>
  for(delta = 0; delta < 5; delta ++) {
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	3301      	adds	r3, #1
 8004c7c:	607b      	str	r3, [r7, #4]
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	2b04      	cmp	r3, #4
 8004c82:	d9ea      	bls.n	8004c5a <ssd1306_TestCircle+0x3a>
  }

  ssd1306_UpdateScreen();
 8004c84:	f7fe fe22 	bl	80038cc <ssd1306_UpdateScreen>
  return;
 8004c88:	bf00      	nop
}
 8004c8a:	3708      	adds	r7, #8
 8004c8c:	46bd      	mov	sp, r7
 8004c8e:	bd80      	pop	{r7, pc}

08004c90 <ssd1306_TestArc>:

void ssd1306_TestArc() {
 8004c90:	b580      	push	{r7, lr}
 8004c92:	b082      	sub	sp, #8
 8004c94:	af02      	add	r7, sp, #8
  ssd1306_DrawArc(30, 30, 30, 20, 270, White);
 8004c96:	2301      	movs	r3, #1
 8004c98:	9301      	str	r3, [sp, #4]
 8004c9a:	f44f 7387 	mov.w	r3, #270	@ 0x10e
 8004c9e:	9300      	str	r3, [sp, #0]
 8004ca0:	2314      	movs	r3, #20
 8004ca2:	221e      	movs	r2, #30
 8004ca4:	211e      	movs	r1, #30
 8004ca6:	201e      	movs	r0, #30
 8004ca8:	f7ff f840 	bl	8003d2c <ssd1306_DrawArc>
  ssd1306_DrawArcWithRadiusLine(80, 55, 10, 30, 270, White);
 8004cac:	2301      	movs	r3, #1
 8004cae:	9301      	str	r3, [sp, #4]
 8004cb0:	f44f 7387 	mov.w	r3, #270	@ 0x10e
 8004cb4:	9300      	str	r3, [sp, #0]
 8004cb6:	231e      	movs	r3, #30
 8004cb8:	220a      	movs	r2, #10
 8004cba:	2137      	movs	r1, #55	@ 0x37
 8004cbc:	2050      	movs	r0, #80	@ 0x50
 8004cbe:	f7ff f91d 	bl	8003efc <ssd1306_DrawArcWithRadiusLine>
  ssd1306_UpdateScreen();
 8004cc2:	f7fe fe03 	bl	80038cc <ssd1306_UpdateScreen>
  return;
 8004cc6:	bf00      	nop
}
 8004cc8:	46bd      	mov	sp, r7
 8004cca:	bd80      	pop	{r7, pc}

08004ccc <ssd1306_TestPolyline>:

void ssd1306_TestPolyline() {
 8004ccc:	b590      	push	{r4, r7, lr}
 8004cce:	b085      	sub	sp, #20
 8004cd0:	af00      	add	r7, sp, #0
  SSD1306_VERTEX loc_vertex[] =
 8004cd2:	4b08      	ldr	r3, [pc, #32]	@ (8004cf4 <ssd1306_TestPolyline+0x28>)
 8004cd4:	463c      	mov	r4, r7
 8004cd6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004cd8:	c407      	stmia	r4!, {r0, r1, r2}
 8004cda:	8023      	strh	r3, [r4, #0]
      {45,16},
      {50,10},
      {53,16}
  };

  ssd1306_Polyline(loc_vertex,sizeof(loc_vertex)/sizeof(loc_vertex[0]),White);
 8004cdc:	463b      	mov	r3, r7
 8004cde:	2201      	movs	r2, #1
 8004ce0:	2107      	movs	r1, #7
 8004ce2:	4618      	mov	r0, r3
 8004ce4:	f7fe ffaa 	bl	8003c3c <ssd1306_Polyline>
  ssd1306_UpdateScreen();
 8004ce8:	f7fe fdf0 	bl	80038cc <ssd1306_UpdateScreen>
  return;
 8004cec:	bf00      	nop
}
 8004cee:	3714      	adds	r7, #20
 8004cf0:	46bd      	mov	sp, r7
 8004cf2:	bd90      	pop	{r4, r7, pc}
 8004cf4:	08006d30 	.word	0x08006d30

08004cf8 <ssd1306_TestDrawBitmap>:

void ssd1306_TestDrawBitmap()
{
 8004cf8:	b580      	push	{r7, lr}
 8004cfa:	b082      	sub	sp, #8
 8004cfc:	af02      	add	r7, sp, #8
    ssd1306_Fill(White);
 8004cfe:	2001      	movs	r0, #1
 8004d00:	f7fe fdcc 	bl	800389c <ssd1306_Fill>
    ssd1306_DrawBitmap(0,0,garfield_128x64,128,64,Black);
 8004d04:	2300      	movs	r3, #0
 8004d06:	9301      	str	r3, [sp, #4]
 8004d08:	2340      	movs	r3, #64	@ 0x40
 8004d0a:	9300      	str	r3, [sp, #0]
 8004d0c:	2380      	movs	r3, #128	@ 0x80
 8004d0e:	4a18      	ldr	r2, [pc, #96]	@ (8004d70 <ssd1306_TestDrawBitmap+0x78>)
 8004d10:	2100      	movs	r1, #0
 8004d12:	2000      	movs	r0, #0
 8004d14:	f7ff fc6e 	bl	80045f4 <ssd1306_DrawBitmap>
    ssd1306_UpdateScreen();
 8004d18:	f7fe fdd8 	bl	80038cc <ssd1306_UpdateScreen>
    HAL_Delay(3000);
 8004d1c:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8004d20:	f7fc fbf0 	bl	8001504 <HAL_Delay>
    ssd1306_Fill(Black);
 8004d24:	2000      	movs	r0, #0
 8004d26:	f7fe fdb9 	bl	800389c <ssd1306_Fill>
    ssd1306_DrawBitmap(32,0,github_logo_64x64,64,64,White);
 8004d2a:	2301      	movs	r3, #1
 8004d2c:	9301      	str	r3, [sp, #4]
 8004d2e:	2340      	movs	r3, #64	@ 0x40
 8004d30:	9300      	str	r3, [sp, #0]
 8004d32:	2340      	movs	r3, #64	@ 0x40
 8004d34:	4a0f      	ldr	r2, [pc, #60]	@ (8004d74 <ssd1306_TestDrawBitmap+0x7c>)
 8004d36:	2100      	movs	r1, #0
 8004d38:	2020      	movs	r0, #32
 8004d3a:	f7ff fc5b 	bl	80045f4 <ssd1306_DrawBitmap>
    ssd1306_UpdateScreen();
 8004d3e:	f7fe fdc5 	bl	80038cc <ssd1306_UpdateScreen>
    HAL_Delay(3000);
 8004d42:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8004d46:	f7fc fbdd 	bl	8001504 <HAL_Delay>
    ssd1306_Fill(White);
 8004d4a:	2001      	movs	r0, #1
 8004d4c:	f7fe fda6 	bl	800389c <ssd1306_Fill>
    ssd1306_DrawBitmap(32,0,github_logo_64x64,64,64,Black);
 8004d50:	2300      	movs	r3, #0
 8004d52:	9301      	str	r3, [sp, #4]
 8004d54:	2340      	movs	r3, #64	@ 0x40
 8004d56:	9300      	str	r3, [sp, #0]
 8004d58:	2340      	movs	r3, #64	@ 0x40
 8004d5a:	4a06      	ldr	r2, [pc, #24]	@ (8004d74 <ssd1306_TestDrawBitmap+0x7c>)
 8004d5c:	2100      	movs	r1, #0
 8004d5e:	2020      	movs	r0, #32
 8004d60:	f7ff fc48 	bl	80045f4 <ssd1306_DrawBitmap>
    ssd1306_UpdateScreen();
 8004d64:	f7fe fdb2 	bl	80038cc <ssd1306_UpdateScreen>
}
 8004d68:	bf00      	nop
 8004d6a:	46bd      	mov	sp, r7
 8004d6c:	bd80      	pop	{r7, pc}
 8004d6e:	bf00      	nop
 8004d70:	0800ad6c 	.word	0x0800ad6c
 8004d74:	0800b16c 	.word	0x0800b16c

08004d78 <ssd1306_TestAll>:

void ssd1306_TestAll() {
 8004d78:	b580      	push	{r7, lr}
 8004d7a:	af00      	add	r7, sp, #0
    ssd1306_Init();
 8004d7c:	f7fe fd24 	bl	80037c8 <ssd1306_Init>

    ssd1306_TestFPS();
 8004d80:	f7ff fdd4 	bl	800492c <ssd1306_TestFPS>
    HAL_Delay(3000);
 8004d84:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8004d88:	f7fc fbbc 	bl	8001504 <HAL_Delay>
    ssd1306_TestBorder();
 8004d8c:	f7ff fcbe 	bl	800470c <ssd1306_TestBorder>
    ssd1306_TestFonts1();
 8004d90:	f7ff fd06 	bl	80047a0 <ssd1306_TestFonts1>
    HAL_Delay(3000);
 8004d94:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8004d98:	f7fc fbb4 	bl	8001504 <HAL_Delay>
    ssd1306_TestFonts2();
 8004d9c:	f7ff fd58 	bl	8004850 <ssd1306_TestFonts2>
    HAL_Delay(3000);
 8004da0:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8004da4:	f7fc fbae 	bl	8001504 <HAL_Delay>
    ssd1306_TestFonts3();
 8004da8:	f7ff fd8c 	bl	80048c4 <ssd1306_TestFonts3>
    HAL_Delay(3000);
 8004dac:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8004db0:	f7fc fba8 	bl	8001504 <HAL_Delay>
    ssd1306_Fill(Black);
 8004db4:	2000      	movs	r0, #0
 8004db6:	f7fe fd71 	bl	800389c <ssd1306_Fill>
    ssd1306_TestRectangle();
 8004dba:	f7ff fe73 	bl	8004aa4 <ssd1306_TestRectangle>
    ssd1306_TestLine();
 8004dbe:	f7ff fe59 	bl	8004a74 <ssd1306_TestLine>
    HAL_Delay(3000);
 8004dc2:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8004dc6:	f7fc fb9d 	bl	8001504 <HAL_Delay>
    ssd1306_Fill(Black);
 8004dca:	2000      	movs	r0, #0
 8004dcc:	f7fe fd66 	bl	800389c <ssd1306_Fill>
    ssd1306_TestRectangleFill();
 8004dd0:	f7ff fea0 	bl	8004b14 <ssd1306_TestRectangleFill>
    HAL_Delay(3000);
 8004dd4:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8004dd8:	f7fc fb94 	bl	8001504 <HAL_Delay>
    ssd1306_Fill(Black);
 8004ddc:	2000      	movs	r0, #0
 8004dde:	f7fe fd5d 	bl	800389c <ssd1306_Fill>
    ssd1306_TestRectangleInvert();
 8004de2:	f7ff febf 	bl	8004b64 <ssd1306_TestRectangleInvert>
    HAL_Delay(3000);
 8004de6:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8004dea:	f7fc fb8b 	bl	8001504 <HAL_Delay>
    ssd1306_Fill(Black);
 8004dee:	2000      	movs	r0, #0
 8004df0:	f7fe fd54 	bl	800389c <ssd1306_Fill>
    ssd1306_TestPolyline();
 8004df4:	f7ff ff6a 	bl	8004ccc <ssd1306_TestPolyline>
    HAL_Delay(3000);
 8004df8:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8004dfc:	f7fc fb82 	bl	8001504 <HAL_Delay>
    ssd1306_Fill(Black);
 8004e00:	2000      	movs	r0, #0
 8004e02:	f7fe fd4b 	bl	800389c <ssd1306_Fill>
    ssd1306_TestArc();
 8004e06:	f7ff ff43 	bl	8004c90 <ssd1306_TestArc>
    HAL_Delay(3000);
 8004e0a:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8004e0e:	f7fc fb79 	bl	8001504 <HAL_Delay>
    ssd1306_Fill(Black);
 8004e12:	2000      	movs	r0, #0
 8004e14:	f7fe fd42 	bl	800389c <ssd1306_Fill>
    ssd1306_TestCircle();
 8004e18:	f7ff ff02 	bl	8004c20 <ssd1306_TestCircle>
    HAL_Delay(3000);
 8004e1c:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8004e20:	f7fc fb70 	bl	8001504 <HAL_Delay>
    ssd1306_TestDrawBitmap();
 8004e24:	f7ff ff68 	bl	8004cf8 <ssd1306_TestDrawBitmap>
    HAL_Delay(3000);
 8004e28:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8004e2c:	f7fc fb6a 	bl	8001504 <HAL_Delay>
}
 8004e30:	bf00      	nop
 8004e32:	bd80      	pop	{r7, pc}

08004e34 <std>:
 8004e34:	2300      	movs	r3, #0
 8004e36:	b510      	push	{r4, lr}
 8004e38:	4604      	mov	r4, r0
 8004e3a:	e9c0 3300 	strd	r3, r3, [r0]
 8004e3e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004e42:	6083      	str	r3, [r0, #8]
 8004e44:	8181      	strh	r1, [r0, #12]
 8004e46:	6643      	str	r3, [r0, #100]	@ 0x64
 8004e48:	81c2      	strh	r2, [r0, #14]
 8004e4a:	6183      	str	r3, [r0, #24]
 8004e4c:	4619      	mov	r1, r3
 8004e4e:	2208      	movs	r2, #8
 8004e50:	305c      	adds	r0, #92	@ 0x5c
 8004e52:	f000 fa49 	bl	80052e8 <memset>
 8004e56:	4b0d      	ldr	r3, [pc, #52]	@ (8004e8c <std+0x58>)
 8004e58:	6263      	str	r3, [r4, #36]	@ 0x24
 8004e5a:	4b0d      	ldr	r3, [pc, #52]	@ (8004e90 <std+0x5c>)
 8004e5c:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004e5e:	4b0d      	ldr	r3, [pc, #52]	@ (8004e94 <std+0x60>)
 8004e60:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004e62:	4b0d      	ldr	r3, [pc, #52]	@ (8004e98 <std+0x64>)
 8004e64:	6323      	str	r3, [r4, #48]	@ 0x30
 8004e66:	4b0d      	ldr	r3, [pc, #52]	@ (8004e9c <std+0x68>)
 8004e68:	6224      	str	r4, [r4, #32]
 8004e6a:	429c      	cmp	r4, r3
 8004e6c:	d006      	beq.n	8004e7c <std+0x48>
 8004e6e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8004e72:	4294      	cmp	r4, r2
 8004e74:	d002      	beq.n	8004e7c <std+0x48>
 8004e76:	33d0      	adds	r3, #208	@ 0xd0
 8004e78:	429c      	cmp	r4, r3
 8004e7a:	d105      	bne.n	8004e88 <std+0x54>
 8004e7c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004e80:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004e84:	f000 baa8 	b.w	80053d8 <__retarget_lock_init_recursive>
 8004e88:	bd10      	pop	{r4, pc}
 8004e8a:	bf00      	nop
 8004e8c:	08005105 	.word	0x08005105
 8004e90:	08005127 	.word	0x08005127
 8004e94:	0800515f 	.word	0x0800515f
 8004e98:	08005183 	.word	0x08005183
 8004e9c:	20000530 	.word	0x20000530

08004ea0 <stdio_exit_handler>:
 8004ea0:	4a02      	ldr	r2, [pc, #8]	@ (8004eac <stdio_exit_handler+0xc>)
 8004ea2:	4903      	ldr	r1, [pc, #12]	@ (8004eb0 <stdio_exit_handler+0x10>)
 8004ea4:	4803      	ldr	r0, [pc, #12]	@ (8004eb4 <stdio_exit_handler+0x14>)
 8004ea6:	f000 b869 	b.w	8004f7c <_fwalk_sglue>
 8004eaa:	bf00      	nop
 8004eac:	2000000c 	.word	0x2000000c
 8004eb0:	08005f41 	.word	0x08005f41
 8004eb4:	2000001c 	.word	0x2000001c

08004eb8 <cleanup_stdio>:
 8004eb8:	6841      	ldr	r1, [r0, #4]
 8004eba:	4b0c      	ldr	r3, [pc, #48]	@ (8004eec <cleanup_stdio+0x34>)
 8004ebc:	4299      	cmp	r1, r3
 8004ebe:	b510      	push	{r4, lr}
 8004ec0:	4604      	mov	r4, r0
 8004ec2:	d001      	beq.n	8004ec8 <cleanup_stdio+0x10>
 8004ec4:	f001 f83c 	bl	8005f40 <_fflush_r>
 8004ec8:	68a1      	ldr	r1, [r4, #8]
 8004eca:	4b09      	ldr	r3, [pc, #36]	@ (8004ef0 <cleanup_stdio+0x38>)
 8004ecc:	4299      	cmp	r1, r3
 8004ece:	d002      	beq.n	8004ed6 <cleanup_stdio+0x1e>
 8004ed0:	4620      	mov	r0, r4
 8004ed2:	f001 f835 	bl	8005f40 <_fflush_r>
 8004ed6:	68e1      	ldr	r1, [r4, #12]
 8004ed8:	4b06      	ldr	r3, [pc, #24]	@ (8004ef4 <cleanup_stdio+0x3c>)
 8004eda:	4299      	cmp	r1, r3
 8004edc:	d004      	beq.n	8004ee8 <cleanup_stdio+0x30>
 8004ede:	4620      	mov	r0, r4
 8004ee0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004ee4:	f001 b82c 	b.w	8005f40 <_fflush_r>
 8004ee8:	bd10      	pop	{r4, pc}
 8004eea:	bf00      	nop
 8004eec:	20000530 	.word	0x20000530
 8004ef0:	20000598 	.word	0x20000598
 8004ef4:	20000600 	.word	0x20000600

08004ef8 <global_stdio_init.part.0>:
 8004ef8:	b510      	push	{r4, lr}
 8004efa:	4b0b      	ldr	r3, [pc, #44]	@ (8004f28 <global_stdio_init.part.0+0x30>)
 8004efc:	4c0b      	ldr	r4, [pc, #44]	@ (8004f2c <global_stdio_init.part.0+0x34>)
 8004efe:	4a0c      	ldr	r2, [pc, #48]	@ (8004f30 <global_stdio_init.part.0+0x38>)
 8004f00:	601a      	str	r2, [r3, #0]
 8004f02:	4620      	mov	r0, r4
 8004f04:	2200      	movs	r2, #0
 8004f06:	2104      	movs	r1, #4
 8004f08:	f7ff ff94 	bl	8004e34 <std>
 8004f0c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8004f10:	2201      	movs	r2, #1
 8004f12:	2109      	movs	r1, #9
 8004f14:	f7ff ff8e 	bl	8004e34 <std>
 8004f18:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8004f1c:	2202      	movs	r2, #2
 8004f1e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004f22:	2112      	movs	r1, #18
 8004f24:	f7ff bf86 	b.w	8004e34 <std>
 8004f28:	20000668 	.word	0x20000668
 8004f2c:	20000530 	.word	0x20000530
 8004f30:	08004ea1 	.word	0x08004ea1

08004f34 <__sfp_lock_acquire>:
 8004f34:	4801      	ldr	r0, [pc, #4]	@ (8004f3c <__sfp_lock_acquire+0x8>)
 8004f36:	f000 ba50 	b.w	80053da <__retarget_lock_acquire_recursive>
 8004f3a:	bf00      	nop
 8004f3c:	20000671 	.word	0x20000671

08004f40 <__sfp_lock_release>:
 8004f40:	4801      	ldr	r0, [pc, #4]	@ (8004f48 <__sfp_lock_release+0x8>)
 8004f42:	f000 ba4b 	b.w	80053dc <__retarget_lock_release_recursive>
 8004f46:	bf00      	nop
 8004f48:	20000671 	.word	0x20000671

08004f4c <__sinit>:
 8004f4c:	b510      	push	{r4, lr}
 8004f4e:	4604      	mov	r4, r0
 8004f50:	f7ff fff0 	bl	8004f34 <__sfp_lock_acquire>
 8004f54:	6a23      	ldr	r3, [r4, #32]
 8004f56:	b11b      	cbz	r3, 8004f60 <__sinit+0x14>
 8004f58:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004f5c:	f7ff bff0 	b.w	8004f40 <__sfp_lock_release>
 8004f60:	4b04      	ldr	r3, [pc, #16]	@ (8004f74 <__sinit+0x28>)
 8004f62:	6223      	str	r3, [r4, #32]
 8004f64:	4b04      	ldr	r3, [pc, #16]	@ (8004f78 <__sinit+0x2c>)
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d1f5      	bne.n	8004f58 <__sinit+0xc>
 8004f6c:	f7ff ffc4 	bl	8004ef8 <global_stdio_init.part.0>
 8004f70:	e7f2      	b.n	8004f58 <__sinit+0xc>
 8004f72:	bf00      	nop
 8004f74:	08004eb9 	.word	0x08004eb9
 8004f78:	20000668 	.word	0x20000668

08004f7c <_fwalk_sglue>:
 8004f7c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004f80:	4607      	mov	r7, r0
 8004f82:	4688      	mov	r8, r1
 8004f84:	4614      	mov	r4, r2
 8004f86:	2600      	movs	r6, #0
 8004f88:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004f8c:	f1b9 0901 	subs.w	r9, r9, #1
 8004f90:	d505      	bpl.n	8004f9e <_fwalk_sglue+0x22>
 8004f92:	6824      	ldr	r4, [r4, #0]
 8004f94:	2c00      	cmp	r4, #0
 8004f96:	d1f7      	bne.n	8004f88 <_fwalk_sglue+0xc>
 8004f98:	4630      	mov	r0, r6
 8004f9a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004f9e:	89ab      	ldrh	r3, [r5, #12]
 8004fa0:	2b01      	cmp	r3, #1
 8004fa2:	d907      	bls.n	8004fb4 <_fwalk_sglue+0x38>
 8004fa4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004fa8:	3301      	adds	r3, #1
 8004faa:	d003      	beq.n	8004fb4 <_fwalk_sglue+0x38>
 8004fac:	4629      	mov	r1, r5
 8004fae:	4638      	mov	r0, r7
 8004fb0:	47c0      	blx	r8
 8004fb2:	4306      	orrs	r6, r0
 8004fb4:	3568      	adds	r5, #104	@ 0x68
 8004fb6:	e7e9      	b.n	8004f8c <_fwalk_sglue+0x10>

08004fb8 <iprintf>:
 8004fb8:	b40f      	push	{r0, r1, r2, r3}
 8004fba:	b507      	push	{r0, r1, r2, lr}
 8004fbc:	4906      	ldr	r1, [pc, #24]	@ (8004fd8 <iprintf+0x20>)
 8004fbe:	ab04      	add	r3, sp, #16
 8004fc0:	6808      	ldr	r0, [r1, #0]
 8004fc2:	f853 2b04 	ldr.w	r2, [r3], #4
 8004fc6:	6881      	ldr	r1, [r0, #8]
 8004fc8:	9301      	str	r3, [sp, #4]
 8004fca:	f000 fc91 	bl	80058f0 <_vfiprintf_r>
 8004fce:	b003      	add	sp, #12
 8004fd0:	f85d eb04 	ldr.w	lr, [sp], #4
 8004fd4:	b004      	add	sp, #16
 8004fd6:	4770      	bx	lr
 8004fd8:	20000018 	.word	0x20000018

08004fdc <_puts_r>:
 8004fdc:	6a03      	ldr	r3, [r0, #32]
 8004fde:	b570      	push	{r4, r5, r6, lr}
 8004fe0:	6884      	ldr	r4, [r0, #8]
 8004fe2:	4605      	mov	r5, r0
 8004fe4:	460e      	mov	r6, r1
 8004fe6:	b90b      	cbnz	r3, 8004fec <_puts_r+0x10>
 8004fe8:	f7ff ffb0 	bl	8004f4c <__sinit>
 8004fec:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004fee:	07db      	lsls	r3, r3, #31
 8004ff0:	d405      	bmi.n	8004ffe <_puts_r+0x22>
 8004ff2:	89a3      	ldrh	r3, [r4, #12]
 8004ff4:	0598      	lsls	r0, r3, #22
 8004ff6:	d402      	bmi.n	8004ffe <_puts_r+0x22>
 8004ff8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004ffa:	f000 f9ee 	bl	80053da <__retarget_lock_acquire_recursive>
 8004ffe:	89a3      	ldrh	r3, [r4, #12]
 8005000:	0719      	lsls	r1, r3, #28
 8005002:	d502      	bpl.n	800500a <_puts_r+0x2e>
 8005004:	6923      	ldr	r3, [r4, #16]
 8005006:	2b00      	cmp	r3, #0
 8005008:	d135      	bne.n	8005076 <_puts_r+0x9a>
 800500a:	4621      	mov	r1, r4
 800500c:	4628      	mov	r0, r5
 800500e:	f000 f8fb 	bl	8005208 <__swsetup_r>
 8005012:	b380      	cbz	r0, 8005076 <_puts_r+0x9a>
 8005014:	f04f 35ff 	mov.w	r5, #4294967295
 8005018:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800501a:	07da      	lsls	r2, r3, #31
 800501c:	d405      	bmi.n	800502a <_puts_r+0x4e>
 800501e:	89a3      	ldrh	r3, [r4, #12]
 8005020:	059b      	lsls	r3, r3, #22
 8005022:	d402      	bmi.n	800502a <_puts_r+0x4e>
 8005024:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005026:	f000 f9d9 	bl	80053dc <__retarget_lock_release_recursive>
 800502a:	4628      	mov	r0, r5
 800502c:	bd70      	pop	{r4, r5, r6, pc}
 800502e:	2b00      	cmp	r3, #0
 8005030:	da04      	bge.n	800503c <_puts_r+0x60>
 8005032:	69a2      	ldr	r2, [r4, #24]
 8005034:	429a      	cmp	r2, r3
 8005036:	dc17      	bgt.n	8005068 <_puts_r+0x8c>
 8005038:	290a      	cmp	r1, #10
 800503a:	d015      	beq.n	8005068 <_puts_r+0x8c>
 800503c:	6823      	ldr	r3, [r4, #0]
 800503e:	1c5a      	adds	r2, r3, #1
 8005040:	6022      	str	r2, [r4, #0]
 8005042:	7019      	strb	r1, [r3, #0]
 8005044:	68a3      	ldr	r3, [r4, #8]
 8005046:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800504a:	3b01      	subs	r3, #1
 800504c:	60a3      	str	r3, [r4, #8]
 800504e:	2900      	cmp	r1, #0
 8005050:	d1ed      	bne.n	800502e <_puts_r+0x52>
 8005052:	2b00      	cmp	r3, #0
 8005054:	da11      	bge.n	800507a <_puts_r+0x9e>
 8005056:	4622      	mov	r2, r4
 8005058:	210a      	movs	r1, #10
 800505a:	4628      	mov	r0, r5
 800505c:	f000 f895 	bl	800518a <__swbuf_r>
 8005060:	3001      	adds	r0, #1
 8005062:	d0d7      	beq.n	8005014 <_puts_r+0x38>
 8005064:	250a      	movs	r5, #10
 8005066:	e7d7      	b.n	8005018 <_puts_r+0x3c>
 8005068:	4622      	mov	r2, r4
 800506a:	4628      	mov	r0, r5
 800506c:	f000 f88d 	bl	800518a <__swbuf_r>
 8005070:	3001      	adds	r0, #1
 8005072:	d1e7      	bne.n	8005044 <_puts_r+0x68>
 8005074:	e7ce      	b.n	8005014 <_puts_r+0x38>
 8005076:	3e01      	subs	r6, #1
 8005078:	e7e4      	b.n	8005044 <_puts_r+0x68>
 800507a:	6823      	ldr	r3, [r4, #0]
 800507c:	1c5a      	adds	r2, r3, #1
 800507e:	6022      	str	r2, [r4, #0]
 8005080:	220a      	movs	r2, #10
 8005082:	701a      	strb	r2, [r3, #0]
 8005084:	e7ee      	b.n	8005064 <_puts_r+0x88>
	...

08005088 <puts>:
 8005088:	4b02      	ldr	r3, [pc, #8]	@ (8005094 <puts+0xc>)
 800508a:	4601      	mov	r1, r0
 800508c:	6818      	ldr	r0, [r3, #0]
 800508e:	f7ff bfa5 	b.w	8004fdc <_puts_r>
 8005092:	bf00      	nop
 8005094:	20000018 	.word	0x20000018

08005098 <sniprintf>:
 8005098:	b40c      	push	{r2, r3}
 800509a:	b530      	push	{r4, r5, lr}
 800509c:	4b18      	ldr	r3, [pc, #96]	@ (8005100 <sniprintf+0x68>)
 800509e:	1e0c      	subs	r4, r1, #0
 80050a0:	681d      	ldr	r5, [r3, #0]
 80050a2:	b09d      	sub	sp, #116	@ 0x74
 80050a4:	da08      	bge.n	80050b8 <sniprintf+0x20>
 80050a6:	238b      	movs	r3, #139	@ 0x8b
 80050a8:	602b      	str	r3, [r5, #0]
 80050aa:	f04f 30ff 	mov.w	r0, #4294967295
 80050ae:	b01d      	add	sp, #116	@ 0x74
 80050b0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80050b4:	b002      	add	sp, #8
 80050b6:	4770      	bx	lr
 80050b8:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80050bc:	f8ad 3014 	strh.w	r3, [sp, #20]
 80050c0:	f04f 0300 	mov.w	r3, #0
 80050c4:	931b      	str	r3, [sp, #108]	@ 0x6c
 80050c6:	bf14      	ite	ne
 80050c8:	f104 33ff 	addne.w	r3, r4, #4294967295
 80050cc:	4623      	moveq	r3, r4
 80050ce:	9304      	str	r3, [sp, #16]
 80050d0:	9307      	str	r3, [sp, #28]
 80050d2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80050d6:	9002      	str	r0, [sp, #8]
 80050d8:	9006      	str	r0, [sp, #24]
 80050da:	f8ad 3016 	strh.w	r3, [sp, #22]
 80050de:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80050e0:	ab21      	add	r3, sp, #132	@ 0x84
 80050e2:	a902      	add	r1, sp, #8
 80050e4:	4628      	mov	r0, r5
 80050e6:	9301      	str	r3, [sp, #4]
 80050e8:	f000 fadc 	bl	80056a4 <_svfiprintf_r>
 80050ec:	1c43      	adds	r3, r0, #1
 80050ee:	bfbc      	itt	lt
 80050f0:	238b      	movlt	r3, #139	@ 0x8b
 80050f2:	602b      	strlt	r3, [r5, #0]
 80050f4:	2c00      	cmp	r4, #0
 80050f6:	d0da      	beq.n	80050ae <sniprintf+0x16>
 80050f8:	9b02      	ldr	r3, [sp, #8]
 80050fa:	2200      	movs	r2, #0
 80050fc:	701a      	strb	r2, [r3, #0]
 80050fe:	e7d6      	b.n	80050ae <sniprintf+0x16>
 8005100:	20000018 	.word	0x20000018

08005104 <__sread>:
 8005104:	b510      	push	{r4, lr}
 8005106:	460c      	mov	r4, r1
 8005108:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800510c:	f000 f916 	bl	800533c <_read_r>
 8005110:	2800      	cmp	r0, #0
 8005112:	bfab      	itete	ge
 8005114:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005116:	89a3      	ldrhlt	r3, [r4, #12]
 8005118:	181b      	addge	r3, r3, r0
 800511a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800511e:	bfac      	ite	ge
 8005120:	6563      	strge	r3, [r4, #84]	@ 0x54
 8005122:	81a3      	strhlt	r3, [r4, #12]
 8005124:	bd10      	pop	{r4, pc}

08005126 <__swrite>:
 8005126:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800512a:	461f      	mov	r7, r3
 800512c:	898b      	ldrh	r3, [r1, #12]
 800512e:	05db      	lsls	r3, r3, #23
 8005130:	4605      	mov	r5, r0
 8005132:	460c      	mov	r4, r1
 8005134:	4616      	mov	r6, r2
 8005136:	d505      	bpl.n	8005144 <__swrite+0x1e>
 8005138:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800513c:	2302      	movs	r3, #2
 800513e:	2200      	movs	r2, #0
 8005140:	f000 f8ea 	bl	8005318 <_lseek_r>
 8005144:	89a3      	ldrh	r3, [r4, #12]
 8005146:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800514a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800514e:	81a3      	strh	r3, [r4, #12]
 8005150:	4632      	mov	r2, r6
 8005152:	463b      	mov	r3, r7
 8005154:	4628      	mov	r0, r5
 8005156:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800515a:	f000 b901 	b.w	8005360 <_write_r>

0800515e <__sseek>:
 800515e:	b510      	push	{r4, lr}
 8005160:	460c      	mov	r4, r1
 8005162:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005166:	f000 f8d7 	bl	8005318 <_lseek_r>
 800516a:	1c43      	adds	r3, r0, #1
 800516c:	89a3      	ldrh	r3, [r4, #12]
 800516e:	bf15      	itete	ne
 8005170:	6560      	strne	r0, [r4, #84]	@ 0x54
 8005172:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8005176:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800517a:	81a3      	strheq	r3, [r4, #12]
 800517c:	bf18      	it	ne
 800517e:	81a3      	strhne	r3, [r4, #12]
 8005180:	bd10      	pop	{r4, pc}

08005182 <__sclose>:
 8005182:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005186:	f000 b8b7 	b.w	80052f8 <_close_r>

0800518a <__swbuf_r>:
 800518a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800518c:	460e      	mov	r6, r1
 800518e:	4614      	mov	r4, r2
 8005190:	4605      	mov	r5, r0
 8005192:	b118      	cbz	r0, 800519c <__swbuf_r+0x12>
 8005194:	6a03      	ldr	r3, [r0, #32]
 8005196:	b90b      	cbnz	r3, 800519c <__swbuf_r+0x12>
 8005198:	f7ff fed8 	bl	8004f4c <__sinit>
 800519c:	69a3      	ldr	r3, [r4, #24]
 800519e:	60a3      	str	r3, [r4, #8]
 80051a0:	89a3      	ldrh	r3, [r4, #12]
 80051a2:	071a      	lsls	r2, r3, #28
 80051a4:	d501      	bpl.n	80051aa <__swbuf_r+0x20>
 80051a6:	6923      	ldr	r3, [r4, #16]
 80051a8:	b943      	cbnz	r3, 80051bc <__swbuf_r+0x32>
 80051aa:	4621      	mov	r1, r4
 80051ac:	4628      	mov	r0, r5
 80051ae:	f000 f82b 	bl	8005208 <__swsetup_r>
 80051b2:	b118      	cbz	r0, 80051bc <__swbuf_r+0x32>
 80051b4:	f04f 37ff 	mov.w	r7, #4294967295
 80051b8:	4638      	mov	r0, r7
 80051ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80051bc:	6823      	ldr	r3, [r4, #0]
 80051be:	6922      	ldr	r2, [r4, #16]
 80051c0:	1a98      	subs	r0, r3, r2
 80051c2:	6963      	ldr	r3, [r4, #20]
 80051c4:	b2f6      	uxtb	r6, r6
 80051c6:	4283      	cmp	r3, r0
 80051c8:	4637      	mov	r7, r6
 80051ca:	dc05      	bgt.n	80051d8 <__swbuf_r+0x4e>
 80051cc:	4621      	mov	r1, r4
 80051ce:	4628      	mov	r0, r5
 80051d0:	f000 feb6 	bl	8005f40 <_fflush_r>
 80051d4:	2800      	cmp	r0, #0
 80051d6:	d1ed      	bne.n	80051b4 <__swbuf_r+0x2a>
 80051d8:	68a3      	ldr	r3, [r4, #8]
 80051da:	3b01      	subs	r3, #1
 80051dc:	60a3      	str	r3, [r4, #8]
 80051de:	6823      	ldr	r3, [r4, #0]
 80051e0:	1c5a      	adds	r2, r3, #1
 80051e2:	6022      	str	r2, [r4, #0]
 80051e4:	701e      	strb	r6, [r3, #0]
 80051e6:	6962      	ldr	r2, [r4, #20]
 80051e8:	1c43      	adds	r3, r0, #1
 80051ea:	429a      	cmp	r2, r3
 80051ec:	d004      	beq.n	80051f8 <__swbuf_r+0x6e>
 80051ee:	89a3      	ldrh	r3, [r4, #12]
 80051f0:	07db      	lsls	r3, r3, #31
 80051f2:	d5e1      	bpl.n	80051b8 <__swbuf_r+0x2e>
 80051f4:	2e0a      	cmp	r6, #10
 80051f6:	d1df      	bne.n	80051b8 <__swbuf_r+0x2e>
 80051f8:	4621      	mov	r1, r4
 80051fa:	4628      	mov	r0, r5
 80051fc:	f000 fea0 	bl	8005f40 <_fflush_r>
 8005200:	2800      	cmp	r0, #0
 8005202:	d0d9      	beq.n	80051b8 <__swbuf_r+0x2e>
 8005204:	e7d6      	b.n	80051b4 <__swbuf_r+0x2a>
	...

08005208 <__swsetup_r>:
 8005208:	b538      	push	{r3, r4, r5, lr}
 800520a:	4b29      	ldr	r3, [pc, #164]	@ (80052b0 <__swsetup_r+0xa8>)
 800520c:	4605      	mov	r5, r0
 800520e:	6818      	ldr	r0, [r3, #0]
 8005210:	460c      	mov	r4, r1
 8005212:	b118      	cbz	r0, 800521c <__swsetup_r+0x14>
 8005214:	6a03      	ldr	r3, [r0, #32]
 8005216:	b90b      	cbnz	r3, 800521c <__swsetup_r+0x14>
 8005218:	f7ff fe98 	bl	8004f4c <__sinit>
 800521c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005220:	0719      	lsls	r1, r3, #28
 8005222:	d422      	bmi.n	800526a <__swsetup_r+0x62>
 8005224:	06da      	lsls	r2, r3, #27
 8005226:	d407      	bmi.n	8005238 <__swsetup_r+0x30>
 8005228:	2209      	movs	r2, #9
 800522a:	602a      	str	r2, [r5, #0]
 800522c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005230:	81a3      	strh	r3, [r4, #12]
 8005232:	f04f 30ff 	mov.w	r0, #4294967295
 8005236:	e033      	b.n	80052a0 <__swsetup_r+0x98>
 8005238:	0758      	lsls	r0, r3, #29
 800523a:	d512      	bpl.n	8005262 <__swsetup_r+0x5a>
 800523c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800523e:	b141      	cbz	r1, 8005252 <__swsetup_r+0x4a>
 8005240:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005244:	4299      	cmp	r1, r3
 8005246:	d002      	beq.n	800524e <__swsetup_r+0x46>
 8005248:	4628      	mov	r0, r5
 800524a:	f000 f8d7 	bl	80053fc <_free_r>
 800524e:	2300      	movs	r3, #0
 8005250:	6363      	str	r3, [r4, #52]	@ 0x34
 8005252:	89a3      	ldrh	r3, [r4, #12]
 8005254:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8005258:	81a3      	strh	r3, [r4, #12]
 800525a:	2300      	movs	r3, #0
 800525c:	6063      	str	r3, [r4, #4]
 800525e:	6923      	ldr	r3, [r4, #16]
 8005260:	6023      	str	r3, [r4, #0]
 8005262:	89a3      	ldrh	r3, [r4, #12]
 8005264:	f043 0308 	orr.w	r3, r3, #8
 8005268:	81a3      	strh	r3, [r4, #12]
 800526a:	6923      	ldr	r3, [r4, #16]
 800526c:	b94b      	cbnz	r3, 8005282 <__swsetup_r+0x7a>
 800526e:	89a3      	ldrh	r3, [r4, #12]
 8005270:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8005274:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005278:	d003      	beq.n	8005282 <__swsetup_r+0x7a>
 800527a:	4621      	mov	r1, r4
 800527c:	4628      	mov	r0, r5
 800527e:	f000 fead 	bl	8005fdc <__smakebuf_r>
 8005282:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005286:	f013 0201 	ands.w	r2, r3, #1
 800528a:	d00a      	beq.n	80052a2 <__swsetup_r+0x9a>
 800528c:	2200      	movs	r2, #0
 800528e:	60a2      	str	r2, [r4, #8]
 8005290:	6962      	ldr	r2, [r4, #20]
 8005292:	4252      	negs	r2, r2
 8005294:	61a2      	str	r2, [r4, #24]
 8005296:	6922      	ldr	r2, [r4, #16]
 8005298:	b942      	cbnz	r2, 80052ac <__swsetup_r+0xa4>
 800529a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800529e:	d1c5      	bne.n	800522c <__swsetup_r+0x24>
 80052a0:	bd38      	pop	{r3, r4, r5, pc}
 80052a2:	0799      	lsls	r1, r3, #30
 80052a4:	bf58      	it	pl
 80052a6:	6962      	ldrpl	r2, [r4, #20]
 80052a8:	60a2      	str	r2, [r4, #8]
 80052aa:	e7f4      	b.n	8005296 <__swsetup_r+0x8e>
 80052ac:	2000      	movs	r0, #0
 80052ae:	e7f7      	b.n	80052a0 <__swsetup_r+0x98>
 80052b0:	20000018 	.word	0x20000018

080052b4 <memmove>:
 80052b4:	4288      	cmp	r0, r1
 80052b6:	b510      	push	{r4, lr}
 80052b8:	eb01 0402 	add.w	r4, r1, r2
 80052bc:	d902      	bls.n	80052c4 <memmove+0x10>
 80052be:	4284      	cmp	r4, r0
 80052c0:	4623      	mov	r3, r4
 80052c2:	d807      	bhi.n	80052d4 <memmove+0x20>
 80052c4:	1e43      	subs	r3, r0, #1
 80052c6:	42a1      	cmp	r1, r4
 80052c8:	d008      	beq.n	80052dc <memmove+0x28>
 80052ca:	f811 2b01 	ldrb.w	r2, [r1], #1
 80052ce:	f803 2f01 	strb.w	r2, [r3, #1]!
 80052d2:	e7f8      	b.n	80052c6 <memmove+0x12>
 80052d4:	4402      	add	r2, r0
 80052d6:	4601      	mov	r1, r0
 80052d8:	428a      	cmp	r2, r1
 80052da:	d100      	bne.n	80052de <memmove+0x2a>
 80052dc:	bd10      	pop	{r4, pc}
 80052de:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80052e2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80052e6:	e7f7      	b.n	80052d8 <memmove+0x24>

080052e8 <memset>:
 80052e8:	4402      	add	r2, r0
 80052ea:	4603      	mov	r3, r0
 80052ec:	4293      	cmp	r3, r2
 80052ee:	d100      	bne.n	80052f2 <memset+0xa>
 80052f0:	4770      	bx	lr
 80052f2:	f803 1b01 	strb.w	r1, [r3], #1
 80052f6:	e7f9      	b.n	80052ec <memset+0x4>

080052f8 <_close_r>:
 80052f8:	b538      	push	{r3, r4, r5, lr}
 80052fa:	4d06      	ldr	r5, [pc, #24]	@ (8005314 <_close_r+0x1c>)
 80052fc:	2300      	movs	r3, #0
 80052fe:	4604      	mov	r4, r0
 8005300:	4608      	mov	r0, r1
 8005302:	602b      	str	r3, [r5, #0]
 8005304:	f7fb ff74 	bl	80011f0 <_close>
 8005308:	1c43      	adds	r3, r0, #1
 800530a:	d102      	bne.n	8005312 <_close_r+0x1a>
 800530c:	682b      	ldr	r3, [r5, #0]
 800530e:	b103      	cbz	r3, 8005312 <_close_r+0x1a>
 8005310:	6023      	str	r3, [r4, #0]
 8005312:	bd38      	pop	{r3, r4, r5, pc}
 8005314:	2000066c 	.word	0x2000066c

08005318 <_lseek_r>:
 8005318:	b538      	push	{r3, r4, r5, lr}
 800531a:	4d07      	ldr	r5, [pc, #28]	@ (8005338 <_lseek_r+0x20>)
 800531c:	4604      	mov	r4, r0
 800531e:	4608      	mov	r0, r1
 8005320:	4611      	mov	r1, r2
 8005322:	2200      	movs	r2, #0
 8005324:	602a      	str	r2, [r5, #0]
 8005326:	461a      	mov	r2, r3
 8005328:	f7fb ff89 	bl	800123e <_lseek>
 800532c:	1c43      	adds	r3, r0, #1
 800532e:	d102      	bne.n	8005336 <_lseek_r+0x1e>
 8005330:	682b      	ldr	r3, [r5, #0]
 8005332:	b103      	cbz	r3, 8005336 <_lseek_r+0x1e>
 8005334:	6023      	str	r3, [r4, #0]
 8005336:	bd38      	pop	{r3, r4, r5, pc}
 8005338:	2000066c 	.word	0x2000066c

0800533c <_read_r>:
 800533c:	b538      	push	{r3, r4, r5, lr}
 800533e:	4d07      	ldr	r5, [pc, #28]	@ (800535c <_read_r+0x20>)
 8005340:	4604      	mov	r4, r0
 8005342:	4608      	mov	r0, r1
 8005344:	4611      	mov	r1, r2
 8005346:	2200      	movs	r2, #0
 8005348:	602a      	str	r2, [r5, #0]
 800534a:	461a      	mov	r2, r3
 800534c:	f7fb ff33 	bl	80011b6 <_read>
 8005350:	1c43      	adds	r3, r0, #1
 8005352:	d102      	bne.n	800535a <_read_r+0x1e>
 8005354:	682b      	ldr	r3, [r5, #0]
 8005356:	b103      	cbz	r3, 800535a <_read_r+0x1e>
 8005358:	6023      	str	r3, [r4, #0]
 800535a:	bd38      	pop	{r3, r4, r5, pc}
 800535c:	2000066c 	.word	0x2000066c

08005360 <_write_r>:
 8005360:	b538      	push	{r3, r4, r5, lr}
 8005362:	4d07      	ldr	r5, [pc, #28]	@ (8005380 <_write_r+0x20>)
 8005364:	4604      	mov	r4, r0
 8005366:	4608      	mov	r0, r1
 8005368:	4611      	mov	r1, r2
 800536a:	2200      	movs	r2, #0
 800536c:	602a      	str	r2, [r5, #0]
 800536e:	461a      	mov	r2, r3
 8005370:	f7fb fdf6 	bl	8000f60 <_write>
 8005374:	1c43      	adds	r3, r0, #1
 8005376:	d102      	bne.n	800537e <_write_r+0x1e>
 8005378:	682b      	ldr	r3, [r5, #0]
 800537a:	b103      	cbz	r3, 800537e <_write_r+0x1e>
 800537c:	6023      	str	r3, [r4, #0]
 800537e:	bd38      	pop	{r3, r4, r5, pc}
 8005380:	2000066c 	.word	0x2000066c

08005384 <__errno>:
 8005384:	4b01      	ldr	r3, [pc, #4]	@ (800538c <__errno+0x8>)
 8005386:	6818      	ldr	r0, [r3, #0]
 8005388:	4770      	bx	lr
 800538a:	bf00      	nop
 800538c:	20000018 	.word	0x20000018

08005390 <__libc_init_array>:
 8005390:	b570      	push	{r4, r5, r6, lr}
 8005392:	4d0d      	ldr	r5, [pc, #52]	@ (80053c8 <__libc_init_array+0x38>)
 8005394:	4c0d      	ldr	r4, [pc, #52]	@ (80053cc <__libc_init_array+0x3c>)
 8005396:	1b64      	subs	r4, r4, r5
 8005398:	10a4      	asrs	r4, r4, #2
 800539a:	2600      	movs	r6, #0
 800539c:	42a6      	cmp	r6, r4
 800539e:	d109      	bne.n	80053b4 <__libc_init_array+0x24>
 80053a0:	4d0b      	ldr	r5, [pc, #44]	@ (80053d0 <__libc_init_array+0x40>)
 80053a2:	4c0c      	ldr	r4, [pc, #48]	@ (80053d4 <__libc_init_array+0x44>)
 80053a4:	f001 fc32 	bl	8006c0c <_init>
 80053a8:	1b64      	subs	r4, r4, r5
 80053aa:	10a4      	asrs	r4, r4, #2
 80053ac:	2600      	movs	r6, #0
 80053ae:	42a6      	cmp	r6, r4
 80053b0:	d105      	bne.n	80053be <__libc_init_array+0x2e>
 80053b2:	bd70      	pop	{r4, r5, r6, pc}
 80053b4:	f855 3b04 	ldr.w	r3, [r5], #4
 80053b8:	4798      	blx	r3
 80053ba:	3601      	adds	r6, #1
 80053bc:	e7ee      	b.n	800539c <__libc_init_array+0xc>
 80053be:	f855 3b04 	ldr.w	r3, [r5], #4
 80053c2:	4798      	blx	r3
 80053c4:	3601      	adds	r6, #1
 80053c6:	e7f2      	b.n	80053ae <__libc_init_array+0x1e>
 80053c8:	0800b778 	.word	0x0800b778
 80053cc:	0800b778 	.word	0x0800b778
 80053d0:	0800b778 	.word	0x0800b778
 80053d4:	0800b77c 	.word	0x0800b77c

080053d8 <__retarget_lock_init_recursive>:
 80053d8:	4770      	bx	lr

080053da <__retarget_lock_acquire_recursive>:
 80053da:	4770      	bx	lr

080053dc <__retarget_lock_release_recursive>:
 80053dc:	4770      	bx	lr

080053de <memcpy>:
 80053de:	440a      	add	r2, r1
 80053e0:	4291      	cmp	r1, r2
 80053e2:	f100 33ff 	add.w	r3, r0, #4294967295
 80053e6:	d100      	bne.n	80053ea <memcpy+0xc>
 80053e8:	4770      	bx	lr
 80053ea:	b510      	push	{r4, lr}
 80053ec:	f811 4b01 	ldrb.w	r4, [r1], #1
 80053f0:	f803 4f01 	strb.w	r4, [r3, #1]!
 80053f4:	4291      	cmp	r1, r2
 80053f6:	d1f9      	bne.n	80053ec <memcpy+0xe>
 80053f8:	bd10      	pop	{r4, pc}
	...

080053fc <_free_r>:
 80053fc:	b538      	push	{r3, r4, r5, lr}
 80053fe:	4605      	mov	r5, r0
 8005400:	2900      	cmp	r1, #0
 8005402:	d041      	beq.n	8005488 <_free_r+0x8c>
 8005404:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005408:	1f0c      	subs	r4, r1, #4
 800540a:	2b00      	cmp	r3, #0
 800540c:	bfb8      	it	lt
 800540e:	18e4      	addlt	r4, r4, r3
 8005410:	f000 f8e0 	bl	80055d4 <__malloc_lock>
 8005414:	4a1d      	ldr	r2, [pc, #116]	@ (800548c <_free_r+0x90>)
 8005416:	6813      	ldr	r3, [r2, #0]
 8005418:	b933      	cbnz	r3, 8005428 <_free_r+0x2c>
 800541a:	6063      	str	r3, [r4, #4]
 800541c:	6014      	str	r4, [r2, #0]
 800541e:	4628      	mov	r0, r5
 8005420:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005424:	f000 b8dc 	b.w	80055e0 <__malloc_unlock>
 8005428:	42a3      	cmp	r3, r4
 800542a:	d908      	bls.n	800543e <_free_r+0x42>
 800542c:	6820      	ldr	r0, [r4, #0]
 800542e:	1821      	adds	r1, r4, r0
 8005430:	428b      	cmp	r3, r1
 8005432:	bf01      	itttt	eq
 8005434:	6819      	ldreq	r1, [r3, #0]
 8005436:	685b      	ldreq	r3, [r3, #4]
 8005438:	1809      	addeq	r1, r1, r0
 800543a:	6021      	streq	r1, [r4, #0]
 800543c:	e7ed      	b.n	800541a <_free_r+0x1e>
 800543e:	461a      	mov	r2, r3
 8005440:	685b      	ldr	r3, [r3, #4]
 8005442:	b10b      	cbz	r3, 8005448 <_free_r+0x4c>
 8005444:	42a3      	cmp	r3, r4
 8005446:	d9fa      	bls.n	800543e <_free_r+0x42>
 8005448:	6811      	ldr	r1, [r2, #0]
 800544a:	1850      	adds	r0, r2, r1
 800544c:	42a0      	cmp	r0, r4
 800544e:	d10b      	bne.n	8005468 <_free_r+0x6c>
 8005450:	6820      	ldr	r0, [r4, #0]
 8005452:	4401      	add	r1, r0
 8005454:	1850      	adds	r0, r2, r1
 8005456:	4283      	cmp	r3, r0
 8005458:	6011      	str	r1, [r2, #0]
 800545a:	d1e0      	bne.n	800541e <_free_r+0x22>
 800545c:	6818      	ldr	r0, [r3, #0]
 800545e:	685b      	ldr	r3, [r3, #4]
 8005460:	6053      	str	r3, [r2, #4]
 8005462:	4408      	add	r0, r1
 8005464:	6010      	str	r0, [r2, #0]
 8005466:	e7da      	b.n	800541e <_free_r+0x22>
 8005468:	d902      	bls.n	8005470 <_free_r+0x74>
 800546a:	230c      	movs	r3, #12
 800546c:	602b      	str	r3, [r5, #0]
 800546e:	e7d6      	b.n	800541e <_free_r+0x22>
 8005470:	6820      	ldr	r0, [r4, #0]
 8005472:	1821      	adds	r1, r4, r0
 8005474:	428b      	cmp	r3, r1
 8005476:	bf04      	itt	eq
 8005478:	6819      	ldreq	r1, [r3, #0]
 800547a:	685b      	ldreq	r3, [r3, #4]
 800547c:	6063      	str	r3, [r4, #4]
 800547e:	bf04      	itt	eq
 8005480:	1809      	addeq	r1, r1, r0
 8005482:	6021      	streq	r1, [r4, #0]
 8005484:	6054      	str	r4, [r2, #4]
 8005486:	e7ca      	b.n	800541e <_free_r+0x22>
 8005488:	bd38      	pop	{r3, r4, r5, pc}
 800548a:	bf00      	nop
 800548c:	20000678 	.word	0x20000678

08005490 <sbrk_aligned>:
 8005490:	b570      	push	{r4, r5, r6, lr}
 8005492:	4e0f      	ldr	r6, [pc, #60]	@ (80054d0 <sbrk_aligned+0x40>)
 8005494:	460c      	mov	r4, r1
 8005496:	6831      	ldr	r1, [r6, #0]
 8005498:	4605      	mov	r5, r0
 800549a:	b911      	cbnz	r1, 80054a2 <sbrk_aligned+0x12>
 800549c:	f000 fdfc 	bl	8006098 <_sbrk_r>
 80054a0:	6030      	str	r0, [r6, #0]
 80054a2:	4621      	mov	r1, r4
 80054a4:	4628      	mov	r0, r5
 80054a6:	f000 fdf7 	bl	8006098 <_sbrk_r>
 80054aa:	1c43      	adds	r3, r0, #1
 80054ac:	d103      	bne.n	80054b6 <sbrk_aligned+0x26>
 80054ae:	f04f 34ff 	mov.w	r4, #4294967295
 80054b2:	4620      	mov	r0, r4
 80054b4:	bd70      	pop	{r4, r5, r6, pc}
 80054b6:	1cc4      	adds	r4, r0, #3
 80054b8:	f024 0403 	bic.w	r4, r4, #3
 80054bc:	42a0      	cmp	r0, r4
 80054be:	d0f8      	beq.n	80054b2 <sbrk_aligned+0x22>
 80054c0:	1a21      	subs	r1, r4, r0
 80054c2:	4628      	mov	r0, r5
 80054c4:	f000 fde8 	bl	8006098 <_sbrk_r>
 80054c8:	3001      	adds	r0, #1
 80054ca:	d1f2      	bne.n	80054b2 <sbrk_aligned+0x22>
 80054cc:	e7ef      	b.n	80054ae <sbrk_aligned+0x1e>
 80054ce:	bf00      	nop
 80054d0:	20000674 	.word	0x20000674

080054d4 <_malloc_r>:
 80054d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80054d8:	1ccd      	adds	r5, r1, #3
 80054da:	f025 0503 	bic.w	r5, r5, #3
 80054de:	3508      	adds	r5, #8
 80054e0:	2d0c      	cmp	r5, #12
 80054e2:	bf38      	it	cc
 80054e4:	250c      	movcc	r5, #12
 80054e6:	2d00      	cmp	r5, #0
 80054e8:	4606      	mov	r6, r0
 80054ea:	db01      	blt.n	80054f0 <_malloc_r+0x1c>
 80054ec:	42a9      	cmp	r1, r5
 80054ee:	d904      	bls.n	80054fa <_malloc_r+0x26>
 80054f0:	230c      	movs	r3, #12
 80054f2:	6033      	str	r3, [r6, #0]
 80054f4:	2000      	movs	r0, #0
 80054f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80054fa:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80055d0 <_malloc_r+0xfc>
 80054fe:	f000 f869 	bl	80055d4 <__malloc_lock>
 8005502:	f8d8 3000 	ldr.w	r3, [r8]
 8005506:	461c      	mov	r4, r3
 8005508:	bb44      	cbnz	r4, 800555c <_malloc_r+0x88>
 800550a:	4629      	mov	r1, r5
 800550c:	4630      	mov	r0, r6
 800550e:	f7ff ffbf 	bl	8005490 <sbrk_aligned>
 8005512:	1c43      	adds	r3, r0, #1
 8005514:	4604      	mov	r4, r0
 8005516:	d158      	bne.n	80055ca <_malloc_r+0xf6>
 8005518:	f8d8 4000 	ldr.w	r4, [r8]
 800551c:	4627      	mov	r7, r4
 800551e:	2f00      	cmp	r7, #0
 8005520:	d143      	bne.n	80055aa <_malloc_r+0xd6>
 8005522:	2c00      	cmp	r4, #0
 8005524:	d04b      	beq.n	80055be <_malloc_r+0xea>
 8005526:	6823      	ldr	r3, [r4, #0]
 8005528:	4639      	mov	r1, r7
 800552a:	4630      	mov	r0, r6
 800552c:	eb04 0903 	add.w	r9, r4, r3
 8005530:	f000 fdb2 	bl	8006098 <_sbrk_r>
 8005534:	4581      	cmp	r9, r0
 8005536:	d142      	bne.n	80055be <_malloc_r+0xea>
 8005538:	6821      	ldr	r1, [r4, #0]
 800553a:	1a6d      	subs	r5, r5, r1
 800553c:	4629      	mov	r1, r5
 800553e:	4630      	mov	r0, r6
 8005540:	f7ff ffa6 	bl	8005490 <sbrk_aligned>
 8005544:	3001      	adds	r0, #1
 8005546:	d03a      	beq.n	80055be <_malloc_r+0xea>
 8005548:	6823      	ldr	r3, [r4, #0]
 800554a:	442b      	add	r3, r5
 800554c:	6023      	str	r3, [r4, #0]
 800554e:	f8d8 3000 	ldr.w	r3, [r8]
 8005552:	685a      	ldr	r2, [r3, #4]
 8005554:	bb62      	cbnz	r2, 80055b0 <_malloc_r+0xdc>
 8005556:	f8c8 7000 	str.w	r7, [r8]
 800555a:	e00f      	b.n	800557c <_malloc_r+0xa8>
 800555c:	6822      	ldr	r2, [r4, #0]
 800555e:	1b52      	subs	r2, r2, r5
 8005560:	d420      	bmi.n	80055a4 <_malloc_r+0xd0>
 8005562:	2a0b      	cmp	r2, #11
 8005564:	d917      	bls.n	8005596 <_malloc_r+0xc2>
 8005566:	1961      	adds	r1, r4, r5
 8005568:	42a3      	cmp	r3, r4
 800556a:	6025      	str	r5, [r4, #0]
 800556c:	bf18      	it	ne
 800556e:	6059      	strne	r1, [r3, #4]
 8005570:	6863      	ldr	r3, [r4, #4]
 8005572:	bf08      	it	eq
 8005574:	f8c8 1000 	streq.w	r1, [r8]
 8005578:	5162      	str	r2, [r4, r5]
 800557a:	604b      	str	r3, [r1, #4]
 800557c:	4630      	mov	r0, r6
 800557e:	f000 f82f 	bl	80055e0 <__malloc_unlock>
 8005582:	f104 000b 	add.w	r0, r4, #11
 8005586:	1d23      	adds	r3, r4, #4
 8005588:	f020 0007 	bic.w	r0, r0, #7
 800558c:	1ac2      	subs	r2, r0, r3
 800558e:	bf1c      	itt	ne
 8005590:	1a1b      	subne	r3, r3, r0
 8005592:	50a3      	strne	r3, [r4, r2]
 8005594:	e7af      	b.n	80054f6 <_malloc_r+0x22>
 8005596:	6862      	ldr	r2, [r4, #4]
 8005598:	42a3      	cmp	r3, r4
 800559a:	bf0c      	ite	eq
 800559c:	f8c8 2000 	streq.w	r2, [r8]
 80055a0:	605a      	strne	r2, [r3, #4]
 80055a2:	e7eb      	b.n	800557c <_malloc_r+0xa8>
 80055a4:	4623      	mov	r3, r4
 80055a6:	6864      	ldr	r4, [r4, #4]
 80055a8:	e7ae      	b.n	8005508 <_malloc_r+0x34>
 80055aa:	463c      	mov	r4, r7
 80055ac:	687f      	ldr	r7, [r7, #4]
 80055ae:	e7b6      	b.n	800551e <_malloc_r+0x4a>
 80055b0:	461a      	mov	r2, r3
 80055b2:	685b      	ldr	r3, [r3, #4]
 80055b4:	42a3      	cmp	r3, r4
 80055b6:	d1fb      	bne.n	80055b0 <_malloc_r+0xdc>
 80055b8:	2300      	movs	r3, #0
 80055ba:	6053      	str	r3, [r2, #4]
 80055bc:	e7de      	b.n	800557c <_malloc_r+0xa8>
 80055be:	230c      	movs	r3, #12
 80055c0:	6033      	str	r3, [r6, #0]
 80055c2:	4630      	mov	r0, r6
 80055c4:	f000 f80c 	bl	80055e0 <__malloc_unlock>
 80055c8:	e794      	b.n	80054f4 <_malloc_r+0x20>
 80055ca:	6005      	str	r5, [r0, #0]
 80055cc:	e7d6      	b.n	800557c <_malloc_r+0xa8>
 80055ce:	bf00      	nop
 80055d0:	20000678 	.word	0x20000678

080055d4 <__malloc_lock>:
 80055d4:	4801      	ldr	r0, [pc, #4]	@ (80055dc <__malloc_lock+0x8>)
 80055d6:	f7ff bf00 	b.w	80053da <__retarget_lock_acquire_recursive>
 80055da:	bf00      	nop
 80055dc:	20000670 	.word	0x20000670

080055e0 <__malloc_unlock>:
 80055e0:	4801      	ldr	r0, [pc, #4]	@ (80055e8 <__malloc_unlock+0x8>)
 80055e2:	f7ff befb 	b.w	80053dc <__retarget_lock_release_recursive>
 80055e6:	bf00      	nop
 80055e8:	20000670 	.word	0x20000670

080055ec <__ssputs_r>:
 80055ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80055f0:	688e      	ldr	r6, [r1, #8]
 80055f2:	461f      	mov	r7, r3
 80055f4:	42be      	cmp	r6, r7
 80055f6:	680b      	ldr	r3, [r1, #0]
 80055f8:	4682      	mov	sl, r0
 80055fa:	460c      	mov	r4, r1
 80055fc:	4690      	mov	r8, r2
 80055fe:	d82d      	bhi.n	800565c <__ssputs_r+0x70>
 8005600:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005604:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8005608:	d026      	beq.n	8005658 <__ssputs_r+0x6c>
 800560a:	6965      	ldr	r5, [r4, #20]
 800560c:	6909      	ldr	r1, [r1, #16]
 800560e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005612:	eba3 0901 	sub.w	r9, r3, r1
 8005616:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800561a:	1c7b      	adds	r3, r7, #1
 800561c:	444b      	add	r3, r9
 800561e:	106d      	asrs	r5, r5, #1
 8005620:	429d      	cmp	r5, r3
 8005622:	bf38      	it	cc
 8005624:	461d      	movcc	r5, r3
 8005626:	0553      	lsls	r3, r2, #21
 8005628:	d527      	bpl.n	800567a <__ssputs_r+0x8e>
 800562a:	4629      	mov	r1, r5
 800562c:	f7ff ff52 	bl	80054d4 <_malloc_r>
 8005630:	4606      	mov	r6, r0
 8005632:	b360      	cbz	r0, 800568e <__ssputs_r+0xa2>
 8005634:	6921      	ldr	r1, [r4, #16]
 8005636:	464a      	mov	r2, r9
 8005638:	f7ff fed1 	bl	80053de <memcpy>
 800563c:	89a3      	ldrh	r3, [r4, #12]
 800563e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8005642:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005646:	81a3      	strh	r3, [r4, #12]
 8005648:	6126      	str	r6, [r4, #16]
 800564a:	6165      	str	r5, [r4, #20]
 800564c:	444e      	add	r6, r9
 800564e:	eba5 0509 	sub.w	r5, r5, r9
 8005652:	6026      	str	r6, [r4, #0]
 8005654:	60a5      	str	r5, [r4, #8]
 8005656:	463e      	mov	r6, r7
 8005658:	42be      	cmp	r6, r7
 800565a:	d900      	bls.n	800565e <__ssputs_r+0x72>
 800565c:	463e      	mov	r6, r7
 800565e:	6820      	ldr	r0, [r4, #0]
 8005660:	4632      	mov	r2, r6
 8005662:	4641      	mov	r1, r8
 8005664:	f7ff fe26 	bl	80052b4 <memmove>
 8005668:	68a3      	ldr	r3, [r4, #8]
 800566a:	1b9b      	subs	r3, r3, r6
 800566c:	60a3      	str	r3, [r4, #8]
 800566e:	6823      	ldr	r3, [r4, #0]
 8005670:	4433      	add	r3, r6
 8005672:	6023      	str	r3, [r4, #0]
 8005674:	2000      	movs	r0, #0
 8005676:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800567a:	462a      	mov	r2, r5
 800567c:	f000 fd1c 	bl	80060b8 <_realloc_r>
 8005680:	4606      	mov	r6, r0
 8005682:	2800      	cmp	r0, #0
 8005684:	d1e0      	bne.n	8005648 <__ssputs_r+0x5c>
 8005686:	6921      	ldr	r1, [r4, #16]
 8005688:	4650      	mov	r0, sl
 800568a:	f7ff feb7 	bl	80053fc <_free_r>
 800568e:	230c      	movs	r3, #12
 8005690:	f8ca 3000 	str.w	r3, [sl]
 8005694:	89a3      	ldrh	r3, [r4, #12]
 8005696:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800569a:	81a3      	strh	r3, [r4, #12]
 800569c:	f04f 30ff 	mov.w	r0, #4294967295
 80056a0:	e7e9      	b.n	8005676 <__ssputs_r+0x8a>
	...

080056a4 <_svfiprintf_r>:
 80056a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80056a8:	4698      	mov	r8, r3
 80056aa:	898b      	ldrh	r3, [r1, #12]
 80056ac:	061b      	lsls	r3, r3, #24
 80056ae:	b09d      	sub	sp, #116	@ 0x74
 80056b0:	4607      	mov	r7, r0
 80056b2:	460d      	mov	r5, r1
 80056b4:	4614      	mov	r4, r2
 80056b6:	d510      	bpl.n	80056da <_svfiprintf_r+0x36>
 80056b8:	690b      	ldr	r3, [r1, #16]
 80056ba:	b973      	cbnz	r3, 80056da <_svfiprintf_r+0x36>
 80056bc:	2140      	movs	r1, #64	@ 0x40
 80056be:	f7ff ff09 	bl	80054d4 <_malloc_r>
 80056c2:	6028      	str	r0, [r5, #0]
 80056c4:	6128      	str	r0, [r5, #16]
 80056c6:	b930      	cbnz	r0, 80056d6 <_svfiprintf_r+0x32>
 80056c8:	230c      	movs	r3, #12
 80056ca:	603b      	str	r3, [r7, #0]
 80056cc:	f04f 30ff 	mov.w	r0, #4294967295
 80056d0:	b01d      	add	sp, #116	@ 0x74
 80056d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80056d6:	2340      	movs	r3, #64	@ 0x40
 80056d8:	616b      	str	r3, [r5, #20]
 80056da:	2300      	movs	r3, #0
 80056dc:	9309      	str	r3, [sp, #36]	@ 0x24
 80056de:	2320      	movs	r3, #32
 80056e0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80056e4:	f8cd 800c 	str.w	r8, [sp, #12]
 80056e8:	2330      	movs	r3, #48	@ 0x30
 80056ea:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8005888 <_svfiprintf_r+0x1e4>
 80056ee:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80056f2:	f04f 0901 	mov.w	r9, #1
 80056f6:	4623      	mov	r3, r4
 80056f8:	469a      	mov	sl, r3
 80056fa:	f813 2b01 	ldrb.w	r2, [r3], #1
 80056fe:	b10a      	cbz	r2, 8005704 <_svfiprintf_r+0x60>
 8005700:	2a25      	cmp	r2, #37	@ 0x25
 8005702:	d1f9      	bne.n	80056f8 <_svfiprintf_r+0x54>
 8005704:	ebba 0b04 	subs.w	fp, sl, r4
 8005708:	d00b      	beq.n	8005722 <_svfiprintf_r+0x7e>
 800570a:	465b      	mov	r3, fp
 800570c:	4622      	mov	r2, r4
 800570e:	4629      	mov	r1, r5
 8005710:	4638      	mov	r0, r7
 8005712:	f7ff ff6b 	bl	80055ec <__ssputs_r>
 8005716:	3001      	adds	r0, #1
 8005718:	f000 80a7 	beq.w	800586a <_svfiprintf_r+0x1c6>
 800571c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800571e:	445a      	add	r2, fp
 8005720:	9209      	str	r2, [sp, #36]	@ 0x24
 8005722:	f89a 3000 	ldrb.w	r3, [sl]
 8005726:	2b00      	cmp	r3, #0
 8005728:	f000 809f 	beq.w	800586a <_svfiprintf_r+0x1c6>
 800572c:	2300      	movs	r3, #0
 800572e:	f04f 32ff 	mov.w	r2, #4294967295
 8005732:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005736:	f10a 0a01 	add.w	sl, sl, #1
 800573a:	9304      	str	r3, [sp, #16]
 800573c:	9307      	str	r3, [sp, #28]
 800573e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005742:	931a      	str	r3, [sp, #104]	@ 0x68
 8005744:	4654      	mov	r4, sl
 8005746:	2205      	movs	r2, #5
 8005748:	f814 1b01 	ldrb.w	r1, [r4], #1
 800574c:	484e      	ldr	r0, [pc, #312]	@ (8005888 <_svfiprintf_r+0x1e4>)
 800574e:	f7fa fd47 	bl	80001e0 <memchr>
 8005752:	9a04      	ldr	r2, [sp, #16]
 8005754:	b9d8      	cbnz	r0, 800578e <_svfiprintf_r+0xea>
 8005756:	06d0      	lsls	r0, r2, #27
 8005758:	bf44      	itt	mi
 800575a:	2320      	movmi	r3, #32
 800575c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005760:	0711      	lsls	r1, r2, #28
 8005762:	bf44      	itt	mi
 8005764:	232b      	movmi	r3, #43	@ 0x2b
 8005766:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800576a:	f89a 3000 	ldrb.w	r3, [sl]
 800576e:	2b2a      	cmp	r3, #42	@ 0x2a
 8005770:	d015      	beq.n	800579e <_svfiprintf_r+0xfa>
 8005772:	9a07      	ldr	r2, [sp, #28]
 8005774:	4654      	mov	r4, sl
 8005776:	2000      	movs	r0, #0
 8005778:	f04f 0c0a 	mov.w	ip, #10
 800577c:	4621      	mov	r1, r4
 800577e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005782:	3b30      	subs	r3, #48	@ 0x30
 8005784:	2b09      	cmp	r3, #9
 8005786:	d94b      	bls.n	8005820 <_svfiprintf_r+0x17c>
 8005788:	b1b0      	cbz	r0, 80057b8 <_svfiprintf_r+0x114>
 800578a:	9207      	str	r2, [sp, #28]
 800578c:	e014      	b.n	80057b8 <_svfiprintf_r+0x114>
 800578e:	eba0 0308 	sub.w	r3, r0, r8
 8005792:	fa09 f303 	lsl.w	r3, r9, r3
 8005796:	4313      	orrs	r3, r2
 8005798:	9304      	str	r3, [sp, #16]
 800579a:	46a2      	mov	sl, r4
 800579c:	e7d2      	b.n	8005744 <_svfiprintf_r+0xa0>
 800579e:	9b03      	ldr	r3, [sp, #12]
 80057a0:	1d19      	adds	r1, r3, #4
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	9103      	str	r1, [sp, #12]
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	bfbb      	ittet	lt
 80057aa:	425b      	neglt	r3, r3
 80057ac:	f042 0202 	orrlt.w	r2, r2, #2
 80057b0:	9307      	strge	r3, [sp, #28]
 80057b2:	9307      	strlt	r3, [sp, #28]
 80057b4:	bfb8      	it	lt
 80057b6:	9204      	strlt	r2, [sp, #16]
 80057b8:	7823      	ldrb	r3, [r4, #0]
 80057ba:	2b2e      	cmp	r3, #46	@ 0x2e
 80057bc:	d10a      	bne.n	80057d4 <_svfiprintf_r+0x130>
 80057be:	7863      	ldrb	r3, [r4, #1]
 80057c0:	2b2a      	cmp	r3, #42	@ 0x2a
 80057c2:	d132      	bne.n	800582a <_svfiprintf_r+0x186>
 80057c4:	9b03      	ldr	r3, [sp, #12]
 80057c6:	1d1a      	adds	r2, r3, #4
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	9203      	str	r2, [sp, #12]
 80057cc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80057d0:	3402      	adds	r4, #2
 80057d2:	9305      	str	r3, [sp, #20]
 80057d4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8005898 <_svfiprintf_r+0x1f4>
 80057d8:	7821      	ldrb	r1, [r4, #0]
 80057da:	2203      	movs	r2, #3
 80057dc:	4650      	mov	r0, sl
 80057de:	f7fa fcff 	bl	80001e0 <memchr>
 80057e2:	b138      	cbz	r0, 80057f4 <_svfiprintf_r+0x150>
 80057e4:	9b04      	ldr	r3, [sp, #16]
 80057e6:	eba0 000a 	sub.w	r0, r0, sl
 80057ea:	2240      	movs	r2, #64	@ 0x40
 80057ec:	4082      	lsls	r2, r0
 80057ee:	4313      	orrs	r3, r2
 80057f0:	3401      	adds	r4, #1
 80057f2:	9304      	str	r3, [sp, #16]
 80057f4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80057f8:	4824      	ldr	r0, [pc, #144]	@ (800588c <_svfiprintf_r+0x1e8>)
 80057fa:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80057fe:	2206      	movs	r2, #6
 8005800:	f7fa fcee 	bl	80001e0 <memchr>
 8005804:	2800      	cmp	r0, #0
 8005806:	d036      	beq.n	8005876 <_svfiprintf_r+0x1d2>
 8005808:	4b21      	ldr	r3, [pc, #132]	@ (8005890 <_svfiprintf_r+0x1ec>)
 800580a:	bb1b      	cbnz	r3, 8005854 <_svfiprintf_r+0x1b0>
 800580c:	9b03      	ldr	r3, [sp, #12]
 800580e:	3307      	adds	r3, #7
 8005810:	f023 0307 	bic.w	r3, r3, #7
 8005814:	3308      	adds	r3, #8
 8005816:	9303      	str	r3, [sp, #12]
 8005818:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800581a:	4433      	add	r3, r6
 800581c:	9309      	str	r3, [sp, #36]	@ 0x24
 800581e:	e76a      	b.n	80056f6 <_svfiprintf_r+0x52>
 8005820:	fb0c 3202 	mla	r2, ip, r2, r3
 8005824:	460c      	mov	r4, r1
 8005826:	2001      	movs	r0, #1
 8005828:	e7a8      	b.n	800577c <_svfiprintf_r+0xd8>
 800582a:	2300      	movs	r3, #0
 800582c:	3401      	adds	r4, #1
 800582e:	9305      	str	r3, [sp, #20]
 8005830:	4619      	mov	r1, r3
 8005832:	f04f 0c0a 	mov.w	ip, #10
 8005836:	4620      	mov	r0, r4
 8005838:	f810 2b01 	ldrb.w	r2, [r0], #1
 800583c:	3a30      	subs	r2, #48	@ 0x30
 800583e:	2a09      	cmp	r2, #9
 8005840:	d903      	bls.n	800584a <_svfiprintf_r+0x1a6>
 8005842:	2b00      	cmp	r3, #0
 8005844:	d0c6      	beq.n	80057d4 <_svfiprintf_r+0x130>
 8005846:	9105      	str	r1, [sp, #20]
 8005848:	e7c4      	b.n	80057d4 <_svfiprintf_r+0x130>
 800584a:	fb0c 2101 	mla	r1, ip, r1, r2
 800584e:	4604      	mov	r4, r0
 8005850:	2301      	movs	r3, #1
 8005852:	e7f0      	b.n	8005836 <_svfiprintf_r+0x192>
 8005854:	ab03      	add	r3, sp, #12
 8005856:	9300      	str	r3, [sp, #0]
 8005858:	462a      	mov	r2, r5
 800585a:	4b0e      	ldr	r3, [pc, #56]	@ (8005894 <_svfiprintf_r+0x1f0>)
 800585c:	a904      	add	r1, sp, #16
 800585e:	4638      	mov	r0, r7
 8005860:	f3af 8000 	nop.w
 8005864:	1c42      	adds	r2, r0, #1
 8005866:	4606      	mov	r6, r0
 8005868:	d1d6      	bne.n	8005818 <_svfiprintf_r+0x174>
 800586a:	89ab      	ldrh	r3, [r5, #12]
 800586c:	065b      	lsls	r3, r3, #25
 800586e:	f53f af2d 	bmi.w	80056cc <_svfiprintf_r+0x28>
 8005872:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005874:	e72c      	b.n	80056d0 <_svfiprintf_r+0x2c>
 8005876:	ab03      	add	r3, sp, #12
 8005878:	9300      	str	r3, [sp, #0]
 800587a:	462a      	mov	r2, r5
 800587c:	4b05      	ldr	r3, [pc, #20]	@ (8005894 <_svfiprintf_r+0x1f0>)
 800587e:	a904      	add	r1, sp, #16
 8005880:	4638      	mov	r0, r7
 8005882:	f000 f9bb 	bl	8005bfc <_printf_i>
 8005886:	e7ed      	b.n	8005864 <_svfiprintf_r+0x1c0>
 8005888:	0800b36c 	.word	0x0800b36c
 800588c:	0800b376 	.word	0x0800b376
 8005890:	00000000 	.word	0x00000000
 8005894:	080055ed 	.word	0x080055ed
 8005898:	0800b372 	.word	0x0800b372

0800589c <__sfputc_r>:
 800589c:	6893      	ldr	r3, [r2, #8]
 800589e:	3b01      	subs	r3, #1
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	b410      	push	{r4}
 80058a4:	6093      	str	r3, [r2, #8]
 80058a6:	da08      	bge.n	80058ba <__sfputc_r+0x1e>
 80058a8:	6994      	ldr	r4, [r2, #24]
 80058aa:	42a3      	cmp	r3, r4
 80058ac:	db01      	blt.n	80058b2 <__sfputc_r+0x16>
 80058ae:	290a      	cmp	r1, #10
 80058b0:	d103      	bne.n	80058ba <__sfputc_r+0x1e>
 80058b2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80058b6:	f7ff bc68 	b.w	800518a <__swbuf_r>
 80058ba:	6813      	ldr	r3, [r2, #0]
 80058bc:	1c58      	adds	r0, r3, #1
 80058be:	6010      	str	r0, [r2, #0]
 80058c0:	7019      	strb	r1, [r3, #0]
 80058c2:	4608      	mov	r0, r1
 80058c4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80058c8:	4770      	bx	lr

080058ca <__sfputs_r>:
 80058ca:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80058cc:	4606      	mov	r6, r0
 80058ce:	460f      	mov	r7, r1
 80058d0:	4614      	mov	r4, r2
 80058d2:	18d5      	adds	r5, r2, r3
 80058d4:	42ac      	cmp	r4, r5
 80058d6:	d101      	bne.n	80058dc <__sfputs_r+0x12>
 80058d8:	2000      	movs	r0, #0
 80058da:	e007      	b.n	80058ec <__sfputs_r+0x22>
 80058dc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80058e0:	463a      	mov	r2, r7
 80058e2:	4630      	mov	r0, r6
 80058e4:	f7ff ffda 	bl	800589c <__sfputc_r>
 80058e8:	1c43      	adds	r3, r0, #1
 80058ea:	d1f3      	bne.n	80058d4 <__sfputs_r+0xa>
 80058ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080058f0 <_vfiprintf_r>:
 80058f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80058f4:	460d      	mov	r5, r1
 80058f6:	b09d      	sub	sp, #116	@ 0x74
 80058f8:	4614      	mov	r4, r2
 80058fa:	4698      	mov	r8, r3
 80058fc:	4606      	mov	r6, r0
 80058fe:	b118      	cbz	r0, 8005908 <_vfiprintf_r+0x18>
 8005900:	6a03      	ldr	r3, [r0, #32]
 8005902:	b90b      	cbnz	r3, 8005908 <_vfiprintf_r+0x18>
 8005904:	f7ff fb22 	bl	8004f4c <__sinit>
 8005908:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800590a:	07d9      	lsls	r1, r3, #31
 800590c:	d405      	bmi.n	800591a <_vfiprintf_r+0x2a>
 800590e:	89ab      	ldrh	r3, [r5, #12]
 8005910:	059a      	lsls	r2, r3, #22
 8005912:	d402      	bmi.n	800591a <_vfiprintf_r+0x2a>
 8005914:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005916:	f7ff fd60 	bl	80053da <__retarget_lock_acquire_recursive>
 800591a:	89ab      	ldrh	r3, [r5, #12]
 800591c:	071b      	lsls	r3, r3, #28
 800591e:	d501      	bpl.n	8005924 <_vfiprintf_r+0x34>
 8005920:	692b      	ldr	r3, [r5, #16]
 8005922:	b99b      	cbnz	r3, 800594c <_vfiprintf_r+0x5c>
 8005924:	4629      	mov	r1, r5
 8005926:	4630      	mov	r0, r6
 8005928:	f7ff fc6e 	bl	8005208 <__swsetup_r>
 800592c:	b170      	cbz	r0, 800594c <_vfiprintf_r+0x5c>
 800592e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005930:	07dc      	lsls	r4, r3, #31
 8005932:	d504      	bpl.n	800593e <_vfiprintf_r+0x4e>
 8005934:	f04f 30ff 	mov.w	r0, #4294967295
 8005938:	b01d      	add	sp, #116	@ 0x74
 800593a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800593e:	89ab      	ldrh	r3, [r5, #12]
 8005940:	0598      	lsls	r0, r3, #22
 8005942:	d4f7      	bmi.n	8005934 <_vfiprintf_r+0x44>
 8005944:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005946:	f7ff fd49 	bl	80053dc <__retarget_lock_release_recursive>
 800594a:	e7f3      	b.n	8005934 <_vfiprintf_r+0x44>
 800594c:	2300      	movs	r3, #0
 800594e:	9309      	str	r3, [sp, #36]	@ 0x24
 8005950:	2320      	movs	r3, #32
 8005952:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005956:	f8cd 800c 	str.w	r8, [sp, #12]
 800595a:	2330      	movs	r3, #48	@ 0x30
 800595c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8005b0c <_vfiprintf_r+0x21c>
 8005960:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005964:	f04f 0901 	mov.w	r9, #1
 8005968:	4623      	mov	r3, r4
 800596a:	469a      	mov	sl, r3
 800596c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005970:	b10a      	cbz	r2, 8005976 <_vfiprintf_r+0x86>
 8005972:	2a25      	cmp	r2, #37	@ 0x25
 8005974:	d1f9      	bne.n	800596a <_vfiprintf_r+0x7a>
 8005976:	ebba 0b04 	subs.w	fp, sl, r4
 800597a:	d00b      	beq.n	8005994 <_vfiprintf_r+0xa4>
 800597c:	465b      	mov	r3, fp
 800597e:	4622      	mov	r2, r4
 8005980:	4629      	mov	r1, r5
 8005982:	4630      	mov	r0, r6
 8005984:	f7ff ffa1 	bl	80058ca <__sfputs_r>
 8005988:	3001      	adds	r0, #1
 800598a:	f000 80a7 	beq.w	8005adc <_vfiprintf_r+0x1ec>
 800598e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005990:	445a      	add	r2, fp
 8005992:	9209      	str	r2, [sp, #36]	@ 0x24
 8005994:	f89a 3000 	ldrb.w	r3, [sl]
 8005998:	2b00      	cmp	r3, #0
 800599a:	f000 809f 	beq.w	8005adc <_vfiprintf_r+0x1ec>
 800599e:	2300      	movs	r3, #0
 80059a0:	f04f 32ff 	mov.w	r2, #4294967295
 80059a4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80059a8:	f10a 0a01 	add.w	sl, sl, #1
 80059ac:	9304      	str	r3, [sp, #16]
 80059ae:	9307      	str	r3, [sp, #28]
 80059b0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80059b4:	931a      	str	r3, [sp, #104]	@ 0x68
 80059b6:	4654      	mov	r4, sl
 80059b8:	2205      	movs	r2, #5
 80059ba:	f814 1b01 	ldrb.w	r1, [r4], #1
 80059be:	4853      	ldr	r0, [pc, #332]	@ (8005b0c <_vfiprintf_r+0x21c>)
 80059c0:	f7fa fc0e 	bl	80001e0 <memchr>
 80059c4:	9a04      	ldr	r2, [sp, #16]
 80059c6:	b9d8      	cbnz	r0, 8005a00 <_vfiprintf_r+0x110>
 80059c8:	06d1      	lsls	r1, r2, #27
 80059ca:	bf44      	itt	mi
 80059cc:	2320      	movmi	r3, #32
 80059ce:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80059d2:	0713      	lsls	r3, r2, #28
 80059d4:	bf44      	itt	mi
 80059d6:	232b      	movmi	r3, #43	@ 0x2b
 80059d8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80059dc:	f89a 3000 	ldrb.w	r3, [sl]
 80059e0:	2b2a      	cmp	r3, #42	@ 0x2a
 80059e2:	d015      	beq.n	8005a10 <_vfiprintf_r+0x120>
 80059e4:	9a07      	ldr	r2, [sp, #28]
 80059e6:	4654      	mov	r4, sl
 80059e8:	2000      	movs	r0, #0
 80059ea:	f04f 0c0a 	mov.w	ip, #10
 80059ee:	4621      	mov	r1, r4
 80059f0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80059f4:	3b30      	subs	r3, #48	@ 0x30
 80059f6:	2b09      	cmp	r3, #9
 80059f8:	d94b      	bls.n	8005a92 <_vfiprintf_r+0x1a2>
 80059fa:	b1b0      	cbz	r0, 8005a2a <_vfiprintf_r+0x13a>
 80059fc:	9207      	str	r2, [sp, #28]
 80059fe:	e014      	b.n	8005a2a <_vfiprintf_r+0x13a>
 8005a00:	eba0 0308 	sub.w	r3, r0, r8
 8005a04:	fa09 f303 	lsl.w	r3, r9, r3
 8005a08:	4313      	orrs	r3, r2
 8005a0a:	9304      	str	r3, [sp, #16]
 8005a0c:	46a2      	mov	sl, r4
 8005a0e:	e7d2      	b.n	80059b6 <_vfiprintf_r+0xc6>
 8005a10:	9b03      	ldr	r3, [sp, #12]
 8005a12:	1d19      	adds	r1, r3, #4
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	9103      	str	r1, [sp, #12]
 8005a18:	2b00      	cmp	r3, #0
 8005a1a:	bfbb      	ittet	lt
 8005a1c:	425b      	neglt	r3, r3
 8005a1e:	f042 0202 	orrlt.w	r2, r2, #2
 8005a22:	9307      	strge	r3, [sp, #28]
 8005a24:	9307      	strlt	r3, [sp, #28]
 8005a26:	bfb8      	it	lt
 8005a28:	9204      	strlt	r2, [sp, #16]
 8005a2a:	7823      	ldrb	r3, [r4, #0]
 8005a2c:	2b2e      	cmp	r3, #46	@ 0x2e
 8005a2e:	d10a      	bne.n	8005a46 <_vfiprintf_r+0x156>
 8005a30:	7863      	ldrb	r3, [r4, #1]
 8005a32:	2b2a      	cmp	r3, #42	@ 0x2a
 8005a34:	d132      	bne.n	8005a9c <_vfiprintf_r+0x1ac>
 8005a36:	9b03      	ldr	r3, [sp, #12]
 8005a38:	1d1a      	adds	r2, r3, #4
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	9203      	str	r2, [sp, #12]
 8005a3e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005a42:	3402      	adds	r4, #2
 8005a44:	9305      	str	r3, [sp, #20]
 8005a46:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8005b1c <_vfiprintf_r+0x22c>
 8005a4a:	7821      	ldrb	r1, [r4, #0]
 8005a4c:	2203      	movs	r2, #3
 8005a4e:	4650      	mov	r0, sl
 8005a50:	f7fa fbc6 	bl	80001e0 <memchr>
 8005a54:	b138      	cbz	r0, 8005a66 <_vfiprintf_r+0x176>
 8005a56:	9b04      	ldr	r3, [sp, #16]
 8005a58:	eba0 000a 	sub.w	r0, r0, sl
 8005a5c:	2240      	movs	r2, #64	@ 0x40
 8005a5e:	4082      	lsls	r2, r0
 8005a60:	4313      	orrs	r3, r2
 8005a62:	3401      	adds	r4, #1
 8005a64:	9304      	str	r3, [sp, #16]
 8005a66:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005a6a:	4829      	ldr	r0, [pc, #164]	@ (8005b10 <_vfiprintf_r+0x220>)
 8005a6c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005a70:	2206      	movs	r2, #6
 8005a72:	f7fa fbb5 	bl	80001e0 <memchr>
 8005a76:	2800      	cmp	r0, #0
 8005a78:	d03f      	beq.n	8005afa <_vfiprintf_r+0x20a>
 8005a7a:	4b26      	ldr	r3, [pc, #152]	@ (8005b14 <_vfiprintf_r+0x224>)
 8005a7c:	bb1b      	cbnz	r3, 8005ac6 <_vfiprintf_r+0x1d6>
 8005a7e:	9b03      	ldr	r3, [sp, #12]
 8005a80:	3307      	adds	r3, #7
 8005a82:	f023 0307 	bic.w	r3, r3, #7
 8005a86:	3308      	adds	r3, #8
 8005a88:	9303      	str	r3, [sp, #12]
 8005a8a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005a8c:	443b      	add	r3, r7
 8005a8e:	9309      	str	r3, [sp, #36]	@ 0x24
 8005a90:	e76a      	b.n	8005968 <_vfiprintf_r+0x78>
 8005a92:	fb0c 3202 	mla	r2, ip, r2, r3
 8005a96:	460c      	mov	r4, r1
 8005a98:	2001      	movs	r0, #1
 8005a9a:	e7a8      	b.n	80059ee <_vfiprintf_r+0xfe>
 8005a9c:	2300      	movs	r3, #0
 8005a9e:	3401      	adds	r4, #1
 8005aa0:	9305      	str	r3, [sp, #20]
 8005aa2:	4619      	mov	r1, r3
 8005aa4:	f04f 0c0a 	mov.w	ip, #10
 8005aa8:	4620      	mov	r0, r4
 8005aaa:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005aae:	3a30      	subs	r2, #48	@ 0x30
 8005ab0:	2a09      	cmp	r2, #9
 8005ab2:	d903      	bls.n	8005abc <_vfiprintf_r+0x1cc>
 8005ab4:	2b00      	cmp	r3, #0
 8005ab6:	d0c6      	beq.n	8005a46 <_vfiprintf_r+0x156>
 8005ab8:	9105      	str	r1, [sp, #20]
 8005aba:	e7c4      	b.n	8005a46 <_vfiprintf_r+0x156>
 8005abc:	fb0c 2101 	mla	r1, ip, r1, r2
 8005ac0:	4604      	mov	r4, r0
 8005ac2:	2301      	movs	r3, #1
 8005ac4:	e7f0      	b.n	8005aa8 <_vfiprintf_r+0x1b8>
 8005ac6:	ab03      	add	r3, sp, #12
 8005ac8:	9300      	str	r3, [sp, #0]
 8005aca:	462a      	mov	r2, r5
 8005acc:	4b12      	ldr	r3, [pc, #72]	@ (8005b18 <_vfiprintf_r+0x228>)
 8005ace:	a904      	add	r1, sp, #16
 8005ad0:	4630      	mov	r0, r6
 8005ad2:	f3af 8000 	nop.w
 8005ad6:	4607      	mov	r7, r0
 8005ad8:	1c78      	adds	r0, r7, #1
 8005ada:	d1d6      	bne.n	8005a8a <_vfiprintf_r+0x19a>
 8005adc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005ade:	07d9      	lsls	r1, r3, #31
 8005ae0:	d405      	bmi.n	8005aee <_vfiprintf_r+0x1fe>
 8005ae2:	89ab      	ldrh	r3, [r5, #12]
 8005ae4:	059a      	lsls	r2, r3, #22
 8005ae6:	d402      	bmi.n	8005aee <_vfiprintf_r+0x1fe>
 8005ae8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005aea:	f7ff fc77 	bl	80053dc <__retarget_lock_release_recursive>
 8005aee:	89ab      	ldrh	r3, [r5, #12]
 8005af0:	065b      	lsls	r3, r3, #25
 8005af2:	f53f af1f 	bmi.w	8005934 <_vfiprintf_r+0x44>
 8005af6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005af8:	e71e      	b.n	8005938 <_vfiprintf_r+0x48>
 8005afa:	ab03      	add	r3, sp, #12
 8005afc:	9300      	str	r3, [sp, #0]
 8005afe:	462a      	mov	r2, r5
 8005b00:	4b05      	ldr	r3, [pc, #20]	@ (8005b18 <_vfiprintf_r+0x228>)
 8005b02:	a904      	add	r1, sp, #16
 8005b04:	4630      	mov	r0, r6
 8005b06:	f000 f879 	bl	8005bfc <_printf_i>
 8005b0a:	e7e4      	b.n	8005ad6 <_vfiprintf_r+0x1e6>
 8005b0c:	0800b36c 	.word	0x0800b36c
 8005b10:	0800b376 	.word	0x0800b376
 8005b14:	00000000 	.word	0x00000000
 8005b18:	080058cb 	.word	0x080058cb
 8005b1c:	0800b372 	.word	0x0800b372

08005b20 <_printf_common>:
 8005b20:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005b24:	4616      	mov	r6, r2
 8005b26:	4698      	mov	r8, r3
 8005b28:	688a      	ldr	r2, [r1, #8]
 8005b2a:	690b      	ldr	r3, [r1, #16]
 8005b2c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005b30:	4293      	cmp	r3, r2
 8005b32:	bfb8      	it	lt
 8005b34:	4613      	movlt	r3, r2
 8005b36:	6033      	str	r3, [r6, #0]
 8005b38:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005b3c:	4607      	mov	r7, r0
 8005b3e:	460c      	mov	r4, r1
 8005b40:	b10a      	cbz	r2, 8005b46 <_printf_common+0x26>
 8005b42:	3301      	adds	r3, #1
 8005b44:	6033      	str	r3, [r6, #0]
 8005b46:	6823      	ldr	r3, [r4, #0]
 8005b48:	0699      	lsls	r1, r3, #26
 8005b4a:	bf42      	ittt	mi
 8005b4c:	6833      	ldrmi	r3, [r6, #0]
 8005b4e:	3302      	addmi	r3, #2
 8005b50:	6033      	strmi	r3, [r6, #0]
 8005b52:	6825      	ldr	r5, [r4, #0]
 8005b54:	f015 0506 	ands.w	r5, r5, #6
 8005b58:	d106      	bne.n	8005b68 <_printf_common+0x48>
 8005b5a:	f104 0a19 	add.w	sl, r4, #25
 8005b5e:	68e3      	ldr	r3, [r4, #12]
 8005b60:	6832      	ldr	r2, [r6, #0]
 8005b62:	1a9b      	subs	r3, r3, r2
 8005b64:	42ab      	cmp	r3, r5
 8005b66:	dc26      	bgt.n	8005bb6 <_printf_common+0x96>
 8005b68:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005b6c:	6822      	ldr	r2, [r4, #0]
 8005b6e:	3b00      	subs	r3, #0
 8005b70:	bf18      	it	ne
 8005b72:	2301      	movne	r3, #1
 8005b74:	0692      	lsls	r2, r2, #26
 8005b76:	d42b      	bmi.n	8005bd0 <_printf_common+0xb0>
 8005b78:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005b7c:	4641      	mov	r1, r8
 8005b7e:	4638      	mov	r0, r7
 8005b80:	47c8      	blx	r9
 8005b82:	3001      	adds	r0, #1
 8005b84:	d01e      	beq.n	8005bc4 <_printf_common+0xa4>
 8005b86:	6823      	ldr	r3, [r4, #0]
 8005b88:	6922      	ldr	r2, [r4, #16]
 8005b8a:	f003 0306 	and.w	r3, r3, #6
 8005b8e:	2b04      	cmp	r3, #4
 8005b90:	bf02      	ittt	eq
 8005b92:	68e5      	ldreq	r5, [r4, #12]
 8005b94:	6833      	ldreq	r3, [r6, #0]
 8005b96:	1aed      	subeq	r5, r5, r3
 8005b98:	68a3      	ldr	r3, [r4, #8]
 8005b9a:	bf0c      	ite	eq
 8005b9c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005ba0:	2500      	movne	r5, #0
 8005ba2:	4293      	cmp	r3, r2
 8005ba4:	bfc4      	itt	gt
 8005ba6:	1a9b      	subgt	r3, r3, r2
 8005ba8:	18ed      	addgt	r5, r5, r3
 8005baa:	2600      	movs	r6, #0
 8005bac:	341a      	adds	r4, #26
 8005bae:	42b5      	cmp	r5, r6
 8005bb0:	d11a      	bne.n	8005be8 <_printf_common+0xc8>
 8005bb2:	2000      	movs	r0, #0
 8005bb4:	e008      	b.n	8005bc8 <_printf_common+0xa8>
 8005bb6:	2301      	movs	r3, #1
 8005bb8:	4652      	mov	r2, sl
 8005bba:	4641      	mov	r1, r8
 8005bbc:	4638      	mov	r0, r7
 8005bbe:	47c8      	blx	r9
 8005bc0:	3001      	adds	r0, #1
 8005bc2:	d103      	bne.n	8005bcc <_printf_common+0xac>
 8005bc4:	f04f 30ff 	mov.w	r0, #4294967295
 8005bc8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005bcc:	3501      	adds	r5, #1
 8005bce:	e7c6      	b.n	8005b5e <_printf_common+0x3e>
 8005bd0:	18e1      	adds	r1, r4, r3
 8005bd2:	1c5a      	adds	r2, r3, #1
 8005bd4:	2030      	movs	r0, #48	@ 0x30
 8005bd6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005bda:	4422      	add	r2, r4
 8005bdc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005be0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005be4:	3302      	adds	r3, #2
 8005be6:	e7c7      	b.n	8005b78 <_printf_common+0x58>
 8005be8:	2301      	movs	r3, #1
 8005bea:	4622      	mov	r2, r4
 8005bec:	4641      	mov	r1, r8
 8005bee:	4638      	mov	r0, r7
 8005bf0:	47c8      	blx	r9
 8005bf2:	3001      	adds	r0, #1
 8005bf4:	d0e6      	beq.n	8005bc4 <_printf_common+0xa4>
 8005bf6:	3601      	adds	r6, #1
 8005bf8:	e7d9      	b.n	8005bae <_printf_common+0x8e>
	...

08005bfc <_printf_i>:
 8005bfc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005c00:	7e0f      	ldrb	r7, [r1, #24]
 8005c02:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005c04:	2f78      	cmp	r7, #120	@ 0x78
 8005c06:	4691      	mov	r9, r2
 8005c08:	4680      	mov	r8, r0
 8005c0a:	460c      	mov	r4, r1
 8005c0c:	469a      	mov	sl, r3
 8005c0e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005c12:	d807      	bhi.n	8005c24 <_printf_i+0x28>
 8005c14:	2f62      	cmp	r7, #98	@ 0x62
 8005c16:	d80a      	bhi.n	8005c2e <_printf_i+0x32>
 8005c18:	2f00      	cmp	r7, #0
 8005c1a:	f000 80d1 	beq.w	8005dc0 <_printf_i+0x1c4>
 8005c1e:	2f58      	cmp	r7, #88	@ 0x58
 8005c20:	f000 80b8 	beq.w	8005d94 <_printf_i+0x198>
 8005c24:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005c28:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005c2c:	e03a      	b.n	8005ca4 <_printf_i+0xa8>
 8005c2e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005c32:	2b15      	cmp	r3, #21
 8005c34:	d8f6      	bhi.n	8005c24 <_printf_i+0x28>
 8005c36:	a101      	add	r1, pc, #4	@ (adr r1, 8005c3c <_printf_i+0x40>)
 8005c38:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005c3c:	08005c95 	.word	0x08005c95
 8005c40:	08005ca9 	.word	0x08005ca9
 8005c44:	08005c25 	.word	0x08005c25
 8005c48:	08005c25 	.word	0x08005c25
 8005c4c:	08005c25 	.word	0x08005c25
 8005c50:	08005c25 	.word	0x08005c25
 8005c54:	08005ca9 	.word	0x08005ca9
 8005c58:	08005c25 	.word	0x08005c25
 8005c5c:	08005c25 	.word	0x08005c25
 8005c60:	08005c25 	.word	0x08005c25
 8005c64:	08005c25 	.word	0x08005c25
 8005c68:	08005da7 	.word	0x08005da7
 8005c6c:	08005cd3 	.word	0x08005cd3
 8005c70:	08005d61 	.word	0x08005d61
 8005c74:	08005c25 	.word	0x08005c25
 8005c78:	08005c25 	.word	0x08005c25
 8005c7c:	08005dc9 	.word	0x08005dc9
 8005c80:	08005c25 	.word	0x08005c25
 8005c84:	08005cd3 	.word	0x08005cd3
 8005c88:	08005c25 	.word	0x08005c25
 8005c8c:	08005c25 	.word	0x08005c25
 8005c90:	08005d69 	.word	0x08005d69
 8005c94:	6833      	ldr	r3, [r6, #0]
 8005c96:	1d1a      	adds	r2, r3, #4
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	6032      	str	r2, [r6, #0]
 8005c9c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005ca0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005ca4:	2301      	movs	r3, #1
 8005ca6:	e09c      	b.n	8005de2 <_printf_i+0x1e6>
 8005ca8:	6833      	ldr	r3, [r6, #0]
 8005caa:	6820      	ldr	r0, [r4, #0]
 8005cac:	1d19      	adds	r1, r3, #4
 8005cae:	6031      	str	r1, [r6, #0]
 8005cb0:	0606      	lsls	r6, r0, #24
 8005cb2:	d501      	bpl.n	8005cb8 <_printf_i+0xbc>
 8005cb4:	681d      	ldr	r5, [r3, #0]
 8005cb6:	e003      	b.n	8005cc0 <_printf_i+0xc4>
 8005cb8:	0645      	lsls	r5, r0, #25
 8005cba:	d5fb      	bpl.n	8005cb4 <_printf_i+0xb8>
 8005cbc:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005cc0:	2d00      	cmp	r5, #0
 8005cc2:	da03      	bge.n	8005ccc <_printf_i+0xd0>
 8005cc4:	232d      	movs	r3, #45	@ 0x2d
 8005cc6:	426d      	negs	r5, r5
 8005cc8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005ccc:	4858      	ldr	r0, [pc, #352]	@ (8005e30 <_printf_i+0x234>)
 8005cce:	230a      	movs	r3, #10
 8005cd0:	e011      	b.n	8005cf6 <_printf_i+0xfa>
 8005cd2:	6821      	ldr	r1, [r4, #0]
 8005cd4:	6833      	ldr	r3, [r6, #0]
 8005cd6:	0608      	lsls	r0, r1, #24
 8005cd8:	f853 5b04 	ldr.w	r5, [r3], #4
 8005cdc:	d402      	bmi.n	8005ce4 <_printf_i+0xe8>
 8005cde:	0649      	lsls	r1, r1, #25
 8005ce0:	bf48      	it	mi
 8005ce2:	b2ad      	uxthmi	r5, r5
 8005ce4:	2f6f      	cmp	r7, #111	@ 0x6f
 8005ce6:	4852      	ldr	r0, [pc, #328]	@ (8005e30 <_printf_i+0x234>)
 8005ce8:	6033      	str	r3, [r6, #0]
 8005cea:	bf14      	ite	ne
 8005cec:	230a      	movne	r3, #10
 8005cee:	2308      	moveq	r3, #8
 8005cf0:	2100      	movs	r1, #0
 8005cf2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005cf6:	6866      	ldr	r6, [r4, #4]
 8005cf8:	60a6      	str	r6, [r4, #8]
 8005cfa:	2e00      	cmp	r6, #0
 8005cfc:	db05      	blt.n	8005d0a <_printf_i+0x10e>
 8005cfe:	6821      	ldr	r1, [r4, #0]
 8005d00:	432e      	orrs	r6, r5
 8005d02:	f021 0104 	bic.w	r1, r1, #4
 8005d06:	6021      	str	r1, [r4, #0]
 8005d08:	d04b      	beq.n	8005da2 <_printf_i+0x1a6>
 8005d0a:	4616      	mov	r6, r2
 8005d0c:	fbb5 f1f3 	udiv	r1, r5, r3
 8005d10:	fb03 5711 	mls	r7, r3, r1, r5
 8005d14:	5dc7      	ldrb	r7, [r0, r7]
 8005d16:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005d1a:	462f      	mov	r7, r5
 8005d1c:	42bb      	cmp	r3, r7
 8005d1e:	460d      	mov	r5, r1
 8005d20:	d9f4      	bls.n	8005d0c <_printf_i+0x110>
 8005d22:	2b08      	cmp	r3, #8
 8005d24:	d10b      	bne.n	8005d3e <_printf_i+0x142>
 8005d26:	6823      	ldr	r3, [r4, #0]
 8005d28:	07df      	lsls	r7, r3, #31
 8005d2a:	d508      	bpl.n	8005d3e <_printf_i+0x142>
 8005d2c:	6923      	ldr	r3, [r4, #16]
 8005d2e:	6861      	ldr	r1, [r4, #4]
 8005d30:	4299      	cmp	r1, r3
 8005d32:	bfde      	ittt	le
 8005d34:	2330      	movle	r3, #48	@ 0x30
 8005d36:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005d3a:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005d3e:	1b92      	subs	r2, r2, r6
 8005d40:	6122      	str	r2, [r4, #16]
 8005d42:	f8cd a000 	str.w	sl, [sp]
 8005d46:	464b      	mov	r3, r9
 8005d48:	aa03      	add	r2, sp, #12
 8005d4a:	4621      	mov	r1, r4
 8005d4c:	4640      	mov	r0, r8
 8005d4e:	f7ff fee7 	bl	8005b20 <_printf_common>
 8005d52:	3001      	adds	r0, #1
 8005d54:	d14a      	bne.n	8005dec <_printf_i+0x1f0>
 8005d56:	f04f 30ff 	mov.w	r0, #4294967295
 8005d5a:	b004      	add	sp, #16
 8005d5c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005d60:	6823      	ldr	r3, [r4, #0]
 8005d62:	f043 0320 	orr.w	r3, r3, #32
 8005d66:	6023      	str	r3, [r4, #0]
 8005d68:	4832      	ldr	r0, [pc, #200]	@ (8005e34 <_printf_i+0x238>)
 8005d6a:	2778      	movs	r7, #120	@ 0x78
 8005d6c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005d70:	6823      	ldr	r3, [r4, #0]
 8005d72:	6831      	ldr	r1, [r6, #0]
 8005d74:	061f      	lsls	r7, r3, #24
 8005d76:	f851 5b04 	ldr.w	r5, [r1], #4
 8005d7a:	d402      	bmi.n	8005d82 <_printf_i+0x186>
 8005d7c:	065f      	lsls	r7, r3, #25
 8005d7e:	bf48      	it	mi
 8005d80:	b2ad      	uxthmi	r5, r5
 8005d82:	6031      	str	r1, [r6, #0]
 8005d84:	07d9      	lsls	r1, r3, #31
 8005d86:	bf44      	itt	mi
 8005d88:	f043 0320 	orrmi.w	r3, r3, #32
 8005d8c:	6023      	strmi	r3, [r4, #0]
 8005d8e:	b11d      	cbz	r5, 8005d98 <_printf_i+0x19c>
 8005d90:	2310      	movs	r3, #16
 8005d92:	e7ad      	b.n	8005cf0 <_printf_i+0xf4>
 8005d94:	4826      	ldr	r0, [pc, #152]	@ (8005e30 <_printf_i+0x234>)
 8005d96:	e7e9      	b.n	8005d6c <_printf_i+0x170>
 8005d98:	6823      	ldr	r3, [r4, #0]
 8005d9a:	f023 0320 	bic.w	r3, r3, #32
 8005d9e:	6023      	str	r3, [r4, #0]
 8005da0:	e7f6      	b.n	8005d90 <_printf_i+0x194>
 8005da2:	4616      	mov	r6, r2
 8005da4:	e7bd      	b.n	8005d22 <_printf_i+0x126>
 8005da6:	6833      	ldr	r3, [r6, #0]
 8005da8:	6825      	ldr	r5, [r4, #0]
 8005daa:	6961      	ldr	r1, [r4, #20]
 8005dac:	1d18      	adds	r0, r3, #4
 8005dae:	6030      	str	r0, [r6, #0]
 8005db0:	062e      	lsls	r6, r5, #24
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	d501      	bpl.n	8005dba <_printf_i+0x1be>
 8005db6:	6019      	str	r1, [r3, #0]
 8005db8:	e002      	b.n	8005dc0 <_printf_i+0x1c4>
 8005dba:	0668      	lsls	r0, r5, #25
 8005dbc:	d5fb      	bpl.n	8005db6 <_printf_i+0x1ba>
 8005dbe:	8019      	strh	r1, [r3, #0]
 8005dc0:	2300      	movs	r3, #0
 8005dc2:	6123      	str	r3, [r4, #16]
 8005dc4:	4616      	mov	r6, r2
 8005dc6:	e7bc      	b.n	8005d42 <_printf_i+0x146>
 8005dc8:	6833      	ldr	r3, [r6, #0]
 8005dca:	1d1a      	adds	r2, r3, #4
 8005dcc:	6032      	str	r2, [r6, #0]
 8005dce:	681e      	ldr	r6, [r3, #0]
 8005dd0:	6862      	ldr	r2, [r4, #4]
 8005dd2:	2100      	movs	r1, #0
 8005dd4:	4630      	mov	r0, r6
 8005dd6:	f7fa fa03 	bl	80001e0 <memchr>
 8005dda:	b108      	cbz	r0, 8005de0 <_printf_i+0x1e4>
 8005ddc:	1b80      	subs	r0, r0, r6
 8005dde:	6060      	str	r0, [r4, #4]
 8005de0:	6863      	ldr	r3, [r4, #4]
 8005de2:	6123      	str	r3, [r4, #16]
 8005de4:	2300      	movs	r3, #0
 8005de6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005dea:	e7aa      	b.n	8005d42 <_printf_i+0x146>
 8005dec:	6923      	ldr	r3, [r4, #16]
 8005dee:	4632      	mov	r2, r6
 8005df0:	4649      	mov	r1, r9
 8005df2:	4640      	mov	r0, r8
 8005df4:	47d0      	blx	sl
 8005df6:	3001      	adds	r0, #1
 8005df8:	d0ad      	beq.n	8005d56 <_printf_i+0x15a>
 8005dfa:	6823      	ldr	r3, [r4, #0]
 8005dfc:	079b      	lsls	r3, r3, #30
 8005dfe:	d413      	bmi.n	8005e28 <_printf_i+0x22c>
 8005e00:	68e0      	ldr	r0, [r4, #12]
 8005e02:	9b03      	ldr	r3, [sp, #12]
 8005e04:	4298      	cmp	r0, r3
 8005e06:	bfb8      	it	lt
 8005e08:	4618      	movlt	r0, r3
 8005e0a:	e7a6      	b.n	8005d5a <_printf_i+0x15e>
 8005e0c:	2301      	movs	r3, #1
 8005e0e:	4632      	mov	r2, r6
 8005e10:	4649      	mov	r1, r9
 8005e12:	4640      	mov	r0, r8
 8005e14:	47d0      	blx	sl
 8005e16:	3001      	adds	r0, #1
 8005e18:	d09d      	beq.n	8005d56 <_printf_i+0x15a>
 8005e1a:	3501      	adds	r5, #1
 8005e1c:	68e3      	ldr	r3, [r4, #12]
 8005e1e:	9903      	ldr	r1, [sp, #12]
 8005e20:	1a5b      	subs	r3, r3, r1
 8005e22:	42ab      	cmp	r3, r5
 8005e24:	dcf2      	bgt.n	8005e0c <_printf_i+0x210>
 8005e26:	e7eb      	b.n	8005e00 <_printf_i+0x204>
 8005e28:	2500      	movs	r5, #0
 8005e2a:	f104 0619 	add.w	r6, r4, #25
 8005e2e:	e7f5      	b.n	8005e1c <_printf_i+0x220>
 8005e30:	0800b37d 	.word	0x0800b37d
 8005e34:	0800b38e 	.word	0x0800b38e

08005e38 <__sflush_r>:
 8005e38:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005e3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005e40:	0716      	lsls	r6, r2, #28
 8005e42:	4605      	mov	r5, r0
 8005e44:	460c      	mov	r4, r1
 8005e46:	d454      	bmi.n	8005ef2 <__sflush_r+0xba>
 8005e48:	684b      	ldr	r3, [r1, #4]
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	dc02      	bgt.n	8005e54 <__sflush_r+0x1c>
 8005e4e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	dd48      	ble.n	8005ee6 <__sflush_r+0xae>
 8005e54:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005e56:	2e00      	cmp	r6, #0
 8005e58:	d045      	beq.n	8005ee6 <__sflush_r+0xae>
 8005e5a:	2300      	movs	r3, #0
 8005e5c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8005e60:	682f      	ldr	r7, [r5, #0]
 8005e62:	6a21      	ldr	r1, [r4, #32]
 8005e64:	602b      	str	r3, [r5, #0]
 8005e66:	d030      	beq.n	8005eca <__sflush_r+0x92>
 8005e68:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8005e6a:	89a3      	ldrh	r3, [r4, #12]
 8005e6c:	0759      	lsls	r1, r3, #29
 8005e6e:	d505      	bpl.n	8005e7c <__sflush_r+0x44>
 8005e70:	6863      	ldr	r3, [r4, #4]
 8005e72:	1ad2      	subs	r2, r2, r3
 8005e74:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8005e76:	b10b      	cbz	r3, 8005e7c <__sflush_r+0x44>
 8005e78:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8005e7a:	1ad2      	subs	r2, r2, r3
 8005e7c:	2300      	movs	r3, #0
 8005e7e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005e80:	6a21      	ldr	r1, [r4, #32]
 8005e82:	4628      	mov	r0, r5
 8005e84:	47b0      	blx	r6
 8005e86:	1c43      	adds	r3, r0, #1
 8005e88:	89a3      	ldrh	r3, [r4, #12]
 8005e8a:	d106      	bne.n	8005e9a <__sflush_r+0x62>
 8005e8c:	6829      	ldr	r1, [r5, #0]
 8005e8e:	291d      	cmp	r1, #29
 8005e90:	d82b      	bhi.n	8005eea <__sflush_r+0xb2>
 8005e92:	4a2a      	ldr	r2, [pc, #168]	@ (8005f3c <__sflush_r+0x104>)
 8005e94:	40ca      	lsrs	r2, r1
 8005e96:	07d6      	lsls	r6, r2, #31
 8005e98:	d527      	bpl.n	8005eea <__sflush_r+0xb2>
 8005e9a:	2200      	movs	r2, #0
 8005e9c:	6062      	str	r2, [r4, #4]
 8005e9e:	04d9      	lsls	r1, r3, #19
 8005ea0:	6922      	ldr	r2, [r4, #16]
 8005ea2:	6022      	str	r2, [r4, #0]
 8005ea4:	d504      	bpl.n	8005eb0 <__sflush_r+0x78>
 8005ea6:	1c42      	adds	r2, r0, #1
 8005ea8:	d101      	bne.n	8005eae <__sflush_r+0x76>
 8005eaa:	682b      	ldr	r3, [r5, #0]
 8005eac:	b903      	cbnz	r3, 8005eb0 <__sflush_r+0x78>
 8005eae:	6560      	str	r0, [r4, #84]	@ 0x54
 8005eb0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005eb2:	602f      	str	r7, [r5, #0]
 8005eb4:	b1b9      	cbz	r1, 8005ee6 <__sflush_r+0xae>
 8005eb6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005eba:	4299      	cmp	r1, r3
 8005ebc:	d002      	beq.n	8005ec4 <__sflush_r+0x8c>
 8005ebe:	4628      	mov	r0, r5
 8005ec0:	f7ff fa9c 	bl	80053fc <_free_r>
 8005ec4:	2300      	movs	r3, #0
 8005ec6:	6363      	str	r3, [r4, #52]	@ 0x34
 8005ec8:	e00d      	b.n	8005ee6 <__sflush_r+0xae>
 8005eca:	2301      	movs	r3, #1
 8005ecc:	4628      	mov	r0, r5
 8005ece:	47b0      	blx	r6
 8005ed0:	4602      	mov	r2, r0
 8005ed2:	1c50      	adds	r0, r2, #1
 8005ed4:	d1c9      	bne.n	8005e6a <__sflush_r+0x32>
 8005ed6:	682b      	ldr	r3, [r5, #0]
 8005ed8:	2b00      	cmp	r3, #0
 8005eda:	d0c6      	beq.n	8005e6a <__sflush_r+0x32>
 8005edc:	2b1d      	cmp	r3, #29
 8005ede:	d001      	beq.n	8005ee4 <__sflush_r+0xac>
 8005ee0:	2b16      	cmp	r3, #22
 8005ee2:	d11e      	bne.n	8005f22 <__sflush_r+0xea>
 8005ee4:	602f      	str	r7, [r5, #0]
 8005ee6:	2000      	movs	r0, #0
 8005ee8:	e022      	b.n	8005f30 <__sflush_r+0xf8>
 8005eea:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005eee:	b21b      	sxth	r3, r3
 8005ef0:	e01b      	b.n	8005f2a <__sflush_r+0xf2>
 8005ef2:	690f      	ldr	r7, [r1, #16]
 8005ef4:	2f00      	cmp	r7, #0
 8005ef6:	d0f6      	beq.n	8005ee6 <__sflush_r+0xae>
 8005ef8:	0793      	lsls	r3, r2, #30
 8005efa:	680e      	ldr	r6, [r1, #0]
 8005efc:	bf08      	it	eq
 8005efe:	694b      	ldreq	r3, [r1, #20]
 8005f00:	600f      	str	r7, [r1, #0]
 8005f02:	bf18      	it	ne
 8005f04:	2300      	movne	r3, #0
 8005f06:	eba6 0807 	sub.w	r8, r6, r7
 8005f0a:	608b      	str	r3, [r1, #8]
 8005f0c:	f1b8 0f00 	cmp.w	r8, #0
 8005f10:	dde9      	ble.n	8005ee6 <__sflush_r+0xae>
 8005f12:	6a21      	ldr	r1, [r4, #32]
 8005f14:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8005f16:	4643      	mov	r3, r8
 8005f18:	463a      	mov	r2, r7
 8005f1a:	4628      	mov	r0, r5
 8005f1c:	47b0      	blx	r6
 8005f1e:	2800      	cmp	r0, #0
 8005f20:	dc08      	bgt.n	8005f34 <__sflush_r+0xfc>
 8005f22:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005f26:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005f2a:	81a3      	strh	r3, [r4, #12]
 8005f2c:	f04f 30ff 	mov.w	r0, #4294967295
 8005f30:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005f34:	4407      	add	r7, r0
 8005f36:	eba8 0800 	sub.w	r8, r8, r0
 8005f3a:	e7e7      	b.n	8005f0c <__sflush_r+0xd4>
 8005f3c:	20400001 	.word	0x20400001

08005f40 <_fflush_r>:
 8005f40:	b538      	push	{r3, r4, r5, lr}
 8005f42:	690b      	ldr	r3, [r1, #16]
 8005f44:	4605      	mov	r5, r0
 8005f46:	460c      	mov	r4, r1
 8005f48:	b913      	cbnz	r3, 8005f50 <_fflush_r+0x10>
 8005f4a:	2500      	movs	r5, #0
 8005f4c:	4628      	mov	r0, r5
 8005f4e:	bd38      	pop	{r3, r4, r5, pc}
 8005f50:	b118      	cbz	r0, 8005f5a <_fflush_r+0x1a>
 8005f52:	6a03      	ldr	r3, [r0, #32]
 8005f54:	b90b      	cbnz	r3, 8005f5a <_fflush_r+0x1a>
 8005f56:	f7fe fff9 	bl	8004f4c <__sinit>
 8005f5a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	d0f3      	beq.n	8005f4a <_fflush_r+0xa>
 8005f62:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005f64:	07d0      	lsls	r0, r2, #31
 8005f66:	d404      	bmi.n	8005f72 <_fflush_r+0x32>
 8005f68:	0599      	lsls	r1, r3, #22
 8005f6a:	d402      	bmi.n	8005f72 <_fflush_r+0x32>
 8005f6c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005f6e:	f7ff fa34 	bl	80053da <__retarget_lock_acquire_recursive>
 8005f72:	4628      	mov	r0, r5
 8005f74:	4621      	mov	r1, r4
 8005f76:	f7ff ff5f 	bl	8005e38 <__sflush_r>
 8005f7a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005f7c:	07da      	lsls	r2, r3, #31
 8005f7e:	4605      	mov	r5, r0
 8005f80:	d4e4      	bmi.n	8005f4c <_fflush_r+0xc>
 8005f82:	89a3      	ldrh	r3, [r4, #12]
 8005f84:	059b      	lsls	r3, r3, #22
 8005f86:	d4e1      	bmi.n	8005f4c <_fflush_r+0xc>
 8005f88:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005f8a:	f7ff fa27 	bl	80053dc <__retarget_lock_release_recursive>
 8005f8e:	e7dd      	b.n	8005f4c <_fflush_r+0xc>

08005f90 <__swhatbuf_r>:
 8005f90:	b570      	push	{r4, r5, r6, lr}
 8005f92:	460c      	mov	r4, r1
 8005f94:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005f98:	2900      	cmp	r1, #0
 8005f9a:	b096      	sub	sp, #88	@ 0x58
 8005f9c:	4615      	mov	r5, r2
 8005f9e:	461e      	mov	r6, r3
 8005fa0:	da0d      	bge.n	8005fbe <__swhatbuf_r+0x2e>
 8005fa2:	89a3      	ldrh	r3, [r4, #12]
 8005fa4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8005fa8:	f04f 0100 	mov.w	r1, #0
 8005fac:	bf14      	ite	ne
 8005fae:	2340      	movne	r3, #64	@ 0x40
 8005fb0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8005fb4:	2000      	movs	r0, #0
 8005fb6:	6031      	str	r1, [r6, #0]
 8005fb8:	602b      	str	r3, [r5, #0]
 8005fba:	b016      	add	sp, #88	@ 0x58
 8005fbc:	bd70      	pop	{r4, r5, r6, pc}
 8005fbe:	466a      	mov	r2, sp
 8005fc0:	f000 f848 	bl	8006054 <_fstat_r>
 8005fc4:	2800      	cmp	r0, #0
 8005fc6:	dbec      	blt.n	8005fa2 <__swhatbuf_r+0x12>
 8005fc8:	9901      	ldr	r1, [sp, #4]
 8005fca:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8005fce:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8005fd2:	4259      	negs	r1, r3
 8005fd4:	4159      	adcs	r1, r3
 8005fd6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005fda:	e7eb      	b.n	8005fb4 <__swhatbuf_r+0x24>

08005fdc <__smakebuf_r>:
 8005fdc:	898b      	ldrh	r3, [r1, #12]
 8005fde:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005fe0:	079d      	lsls	r5, r3, #30
 8005fe2:	4606      	mov	r6, r0
 8005fe4:	460c      	mov	r4, r1
 8005fe6:	d507      	bpl.n	8005ff8 <__smakebuf_r+0x1c>
 8005fe8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8005fec:	6023      	str	r3, [r4, #0]
 8005fee:	6123      	str	r3, [r4, #16]
 8005ff0:	2301      	movs	r3, #1
 8005ff2:	6163      	str	r3, [r4, #20]
 8005ff4:	b003      	add	sp, #12
 8005ff6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005ff8:	ab01      	add	r3, sp, #4
 8005ffa:	466a      	mov	r2, sp
 8005ffc:	f7ff ffc8 	bl	8005f90 <__swhatbuf_r>
 8006000:	9f00      	ldr	r7, [sp, #0]
 8006002:	4605      	mov	r5, r0
 8006004:	4639      	mov	r1, r7
 8006006:	4630      	mov	r0, r6
 8006008:	f7ff fa64 	bl	80054d4 <_malloc_r>
 800600c:	b948      	cbnz	r0, 8006022 <__smakebuf_r+0x46>
 800600e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006012:	059a      	lsls	r2, r3, #22
 8006014:	d4ee      	bmi.n	8005ff4 <__smakebuf_r+0x18>
 8006016:	f023 0303 	bic.w	r3, r3, #3
 800601a:	f043 0302 	orr.w	r3, r3, #2
 800601e:	81a3      	strh	r3, [r4, #12]
 8006020:	e7e2      	b.n	8005fe8 <__smakebuf_r+0xc>
 8006022:	89a3      	ldrh	r3, [r4, #12]
 8006024:	6020      	str	r0, [r4, #0]
 8006026:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800602a:	81a3      	strh	r3, [r4, #12]
 800602c:	9b01      	ldr	r3, [sp, #4]
 800602e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8006032:	b15b      	cbz	r3, 800604c <__smakebuf_r+0x70>
 8006034:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006038:	4630      	mov	r0, r6
 800603a:	f000 f81d 	bl	8006078 <_isatty_r>
 800603e:	b128      	cbz	r0, 800604c <__smakebuf_r+0x70>
 8006040:	89a3      	ldrh	r3, [r4, #12]
 8006042:	f023 0303 	bic.w	r3, r3, #3
 8006046:	f043 0301 	orr.w	r3, r3, #1
 800604a:	81a3      	strh	r3, [r4, #12]
 800604c:	89a3      	ldrh	r3, [r4, #12]
 800604e:	431d      	orrs	r5, r3
 8006050:	81a5      	strh	r5, [r4, #12]
 8006052:	e7cf      	b.n	8005ff4 <__smakebuf_r+0x18>

08006054 <_fstat_r>:
 8006054:	b538      	push	{r3, r4, r5, lr}
 8006056:	4d07      	ldr	r5, [pc, #28]	@ (8006074 <_fstat_r+0x20>)
 8006058:	2300      	movs	r3, #0
 800605a:	4604      	mov	r4, r0
 800605c:	4608      	mov	r0, r1
 800605e:	4611      	mov	r1, r2
 8006060:	602b      	str	r3, [r5, #0]
 8006062:	f7fb f8d1 	bl	8001208 <_fstat>
 8006066:	1c43      	adds	r3, r0, #1
 8006068:	d102      	bne.n	8006070 <_fstat_r+0x1c>
 800606a:	682b      	ldr	r3, [r5, #0]
 800606c:	b103      	cbz	r3, 8006070 <_fstat_r+0x1c>
 800606e:	6023      	str	r3, [r4, #0]
 8006070:	bd38      	pop	{r3, r4, r5, pc}
 8006072:	bf00      	nop
 8006074:	2000066c 	.word	0x2000066c

08006078 <_isatty_r>:
 8006078:	b538      	push	{r3, r4, r5, lr}
 800607a:	4d06      	ldr	r5, [pc, #24]	@ (8006094 <_isatty_r+0x1c>)
 800607c:	2300      	movs	r3, #0
 800607e:	4604      	mov	r4, r0
 8006080:	4608      	mov	r0, r1
 8006082:	602b      	str	r3, [r5, #0]
 8006084:	f7fb f8d0 	bl	8001228 <_isatty>
 8006088:	1c43      	adds	r3, r0, #1
 800608a:	d102      	bne.n	8006092 <_isatty_r+0x1a>
 800608c:	682b      	ldr	r3, [r5, #0]
 800608e:	b103      	cbz	r3, 8006092 <_isatty_r+0x1a>
 8006090:	6023      	str	r3, [r4, #0]
 8006092:	bd38      	pop	{r3, r4, r5, pc}
 8006094:	2000066c 	.word	0x2000066c

08006098 <_sbrk_r>:
 8006098:	b538      	push	{r3, r4, r5, lr}
 800609a:	4d06      	ldr	r5, [pc, #24]	@ (80060b4 <_sbrk_r+0x1c>)
 800609c:	2300      	movs	r3, #0
 800609e:	4604      	mov	r4, r0
 80060a0:	4608      	mov	r0, r1
 80060a2:	602b      	str	r3, [r5, #0]
 80060a4:	f7fb f8d8 	bl	8001258 <_sbrk>
 80060a8:	1c43      	adds	r3, r0, #1
 80060aa:	d102      	bne.n	80060b2 <_sbrk_r+0x1a>
 80060ac:	682b      	ldr	r3, [r5, #0]
 80060ae:	b103      	cbz	r3, 80060b2 <_sbrk_r+0x1a>
 80060b0:	6023      	str	r3, [r4, #0]
 80060b2:	bd38      	pop	{r3, r4, r5, pc}
 80060b4:	2000066c 	.word	0x2000066c

080060b8 <_realloc_r>:
 80060b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80060bc:	4607      	mov	r7, r0
 80060be:	4614      	mov	r4, r2
 80060c0:	460d      	mov	r5, r1
 80060c2:	b921      	cbnz	r1, 80060ce <_realloc_r+0x16>
 80060c4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80060c8:	4611      	mov	r1, r2
 80060ca:	f7ff ba03 	b.w	80054d4 <_malloc_r>
 80060ce:	b92a      	cbnz	r2, 80060dc <_realloc_r+0x24>
 80060d0:	f7ff f994 	bl	80053fc <_free_r>
 80060d4:	4625      	mov	r5, r4
 80060d6:	4628      	mov	r0, r5
 80060d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80060dc:	f000 f81a 	bl	8006114 <_malloc_usable_size_r>
 80060e0:	4284      	cmp	r4, r0
 80060e2:	4606      	mov	r6, r0
 80060e4:	d802      	bhi.n	80060ec <_realloc_r+0x34>
 80060e6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80060ea:	d8f4      	bhi.n	80060d6 <_realloc_r+0x1e>
 80060ec:	4621      	mov	r1, r4
 80060ee:	4638      	mov	r0, r7
 80060f0:	f7ff f9f0 	bl	80054d4 <_malloc_r>
 80060f4:	4680      	mov	r8, r0
 80060f6:	b908      	cbnz	r0, 80060fc <_realloc_r+0x44>
 80060f8:	4645      	mov	r5, r8
 80060fa:	e7ec      	b.n	80060d6 <_realloc_r+0x1e>
 80060fc:	42b4      	cmp	r4, r6
 80060fe:	4622      	mov	r2, r4
 8006100:	4629      	mov	r1, r5
 8006102:	bf28      	it	cs
 8006104:	4632      	movcs	r2, r6
 8006106:	f7ff f96a 	bl	80053de <memcpy>
 800610a:	4629      	mov	r1, r5
 800610c:	4638      	mov	r0, r7
 800610e:	f7ff f975 	bl	80053fc <_free_r>
 8006112:	e7f1      	b.n	80060f8 <_realloc_r+0x40>

08006114 <_malloc_usable_size_r>:
 8006114:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006118:	1f18      	subs	r0, r3, #4
 800611a:	2b00      	cmp	r3, #0
 800611c:	bfbc      	itt	lt
 800611e:	580b      	ldrlt	r3, [r1, r0]
 8006120:	18c0      	addlt	r0, r0, r3
 8006122:	4770      	bx	lr

08006124 <cosf>:
 8006124:	ee10 3a10 	vmov	r3, s0
 8006128:	b507      	push	{r0, r1, r2, lr}
 800612a:	4a1e      	ldr	r2, [pc, #120]	@ (80061a4 <cosf+0x80>)
 800612c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006130:	4293      	cmp	r3, r2
 8006132:	d806      	bhi.n	8006142 <cosf+0x1e>
 8006134:	eddf 0a1c 	vldr	s1, [pc, #112]	@ 80061a8 <cosf+0x84>
 8006138:	b003      	add	sp, #12
 800613a:	f85d eb04 	ldr.w	lr, [sp], #4
 800613e:	f000 b87b 	b.w	8006238 <__kernel_cosf>
 8006142:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8006146:	d304      	bcc.n	8006152 <cosf+0x2e>
 8006148:	ee30 0a40 	vsub.f32	s0, s0, s0
 800614c:	b003      	add	sp, #12
 800614e:	f85d fb04 	ldr.w	pc, [sp], #4
 8006152:	4668      	mov	r0, sp
 8006154:	f000 f910 	bl	8006378 <__ieee754_rem_pio2f>
 8006158:	f000 0003 	and.w	r0, r0, #3
 800615c:	2801      	cmp	r0, #1
 800615e:	d009      	beq.n	8006174 <cosf+0x50>
 8006160:	2802      	cmp	r0, #2
 8006162:	d010      	beq.n	8006186 <cosf+0x62>
 8006164:	b9b0      	cbnz	r0, 8006194 <cosf+0x70>
 8006166:	eddd 0a01 	vldr	s1, [sp, #4]
 800616a:	ed9d 0a00 	vldr	s0, [sp]
 800616e:	f000 f863 	bl	8006238 <__kernel_cosf>
 8006172:	e7eb      	b.n	800614c <cosf+0x28>
 8006174:	eddd 0a01 	vldr	s1, [sp, #4]
 8006178:	ed9d 0a00 	vldr	s0, [sp]
 800617c:	f000 f8b4 	bl	80062e8 <__kernel_sinf>
 8006180:	eeb1 0a40 	vneg.f32	s0, s0
 8006184:	e7e2      	b.n	800614c <cosf+0x28>
 8006186:	eddd 0a01 	vldr	s1, [sp, #4]
 800618a:	ed9d 0a00 	vldr	s0, [sp]
 800618e:	f000 f853 	bl	8006238 <__kernel_cosf>
 8006192:	e7f5      	b.n	8006180 <cosf+0x5c>
 8006194:	eddd 0a01 	vldr	s1, [sp, #4]
 8006198:	ed9d 0a00 	vldr	s0, [sp]
 800619c:	2001      	movs	r0, #1
 800619e:	f000 f8a3 	bl	80062e8 <__kernel_sinf>
 80061a2:	e7d3      	b.n	800614c <cosf+0x28>
 80061a4:	3f490fd8 	.word	0x3f490fd8
 80061a8:	00000000 	.word	0x00000000

080061ac <sinf>:
 80061ac:	ee10 3a10 	vmov	r3, s0
 80061b0:	b507      	push	{r0, r1, r2, lr}
 80061b2:	4a1f      	ldr	r2, [pc, #124]	@ (8006230 <sinf+0x84>)
 80061b4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80061b8:	4293      	cmp	r3, r2
 80061ba:	d807      	bhi.n	80061cc <sinf+0x20>
 80061bc:	eddf 0a1d 	vldr	s1, [pc, #116]	@ 8006234 <sinf+0x88>
 80061c0:	2000      	movs	r0, #0
 80061c2:	b003      	add	sp, #12
 80061c4:	f85d eb04 	ldr.w	lr, [sp], #4
 80061c8:	f000 b88e 	b.w	80062e8 <__kernel_sinf>
 80061cc:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 80061d0:	d304      	bcc.n	80061dc <sinf+0x30>
 80061d2:	ee30 0a40 	vsub.f32	s0, s0, s0
 80061d6:	b003      	add	sp, #12
 80061d8:	f85d fb04 	ldr.w	pc, [sp], #4
 80061dc:	4668      	mov	r0, sp
 80061de:	f000 f8cb 	bl	8006378 <__ieee754_rem_pio2f>
 80061e2:	f000 0003 	and.w	r0, r0, #3
 80061e6:	2801      	cmp	r0, #1
 80061e8:	d00a      	beq.n	8006200 <sinf+0x54>
 80061ea:	2802      	cmp	r0, #2
 80061ec:	d00f      	beq.n	800620e <sinf+0x62>
 80061ee:	b9c0      	cbnz	r0, 8006222 <sinf+0x76>
 80061f0:	eddd 0a01 	vldr	s1, [sp, #4]
 80061f4:	ed9d 0a00 	vldr	s0, [sp]
 80061f8:	2001      	movs	r0, #1
 80061fa:	f000 f875 	bl	80062e8 <__kernel_sinf>
 80061fe:	e7ea      	b.n	80061d6 <sinf+0x2a>
 8006200:	eddd 0a01 	vldr	s1, [sp, #4]
 8006204:	ed9d 0a00 	vldr	s0, [sp]
 8006208:	f000 f816 	bl	8006238 <__kernel_cosf>
 800620c:	e7e3      	b.n	80061d6 <sinf+0x2a>
 800620e:	eddd 0a01 	vldr	s1, [sp, #4]
 8006212:	ed9d 0a00 	vldr	s0, [sp]
 8006216:	2001      	movs	r0, #1
 8006218:	f000 f866 	bl	80062e8 <__kernel_sinf>
 800621c:	eeb1 0a40 	vneg.f32	s0, s0
 8006220:	e7d9      	b.n	80061d6 <sinf+0x2a>
 8006222:	eddd 0a01 	vldr	s1, [sp, #4]
 8006226:	ed9d 0a00 	vldr	s0, [sp]
 800622a:	f000 f805 	bl	8006238 <__kernel_cosf>
 800622e:	e7f5      	b.n	800621c <sinf+0x70>
 8006230:	3f490fd8 	.word	0x3f490fd8
 8006234:	00000000 	.word	0x00000000

08006238 <__kernel_cosf>:
 8006238:	ee10 3a10 	vmov	r3, s0
 800623c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006240:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 8006244:	eef0 6a40 	vmov.f32	s13, s0
 8006248:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800624c:	d204      	bcs.n	8006258 <__kernel_cosf+0x20>
 800624e:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 8006252:	ee17 2a90 	vmov	r2, s15
 8006256:	b342      	cbz	r2, 80062aa <__kernel_cosf+0x72>
 8006258:	ee26 7aa6 	vmul.f32	s14, s13, s13
 800625c:	eddf 7a1a 	vldr	s15, [pc, #104]	@ 80062c8 <__kernel_cosf+0x90>
 8006260:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 80062cc <__kernel_cosf+0x94>
 8006264:	4a1a      	ldr	r2, [pc, #104]	@ (80062d0 <__kernel_cosf+0x98>)
 8006266:	eea7 6a27 	vfma.f32	s12, s14, s15
 800626a:	4293      	cmp	r3, r2
 800626c:	eddf 7a19 	vldr	s15, [pc, #100]	@ 80062d4 <__kernel_cosf+0x9c>
 8006270:	eee6 7a07 	vfma.f32	s15, s12, s14
 8006274:	ed9f 6a18 	vldr	s12, [pc, #96]	@ 80062d8 <__kernel_cosf+0xa0>
 8006278:	eea7 6a87 	vfma.f32	s12, s15, s14
 800627c:	eddf 7a17 	vldr	s15, [pc, #92]	@ 80062dc <__kernel_cosf+0xa4>
 8006280:	eee6 7a07 	vfma.f32	s15, s12, s14
 8006284:	ed9f 6a16 	vldr	s12, [pc, #88]	@ 80062e0 <__kernel_cosf+0xa8>
 8006288:	eea7 6a87 	vfma.f32	s12, s15, s14
 800628c:	ee60 0ae6 	vnmul.f32	s1, s1, s13
 8006290:	ee26 6a07 	vmul.f32	s12, s12, s14
 8006294:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8006298:	eee7 0a06 	vfma.f32	s1, s14, s12
 800629c:	ee67 7a27 	vmul.f32	s15, s14, s15
 80062a0:	d804      	bhi.n	80062ac <__kernel_cosf+0x74>
 80062a2:	ee77 7ae0 	vsub.f32	s15, s15, s1
 80062a6:	ee30 0a67 	vsub.f32	s0, s0, s15
 80062aa:	4770      	bx	lr
 80062ac:	4a0d      	ldr	r2, [pc, #52]	@ (80062e4 <__kernel_cosf+0xac>)
 80062ae:	4293      	cmp	r3, r2
 80062b0:	bf9a      	itte	ls
 80062b2:	f103 437f 	addls.w	r3, r3, #4278190080	@ 0xff000000
 80062b6:	ee07 3a10 	vmovls	s14, r3
 80062ba:	eeb5 7a02 	vmovhi.f32	s14, #82	@ 0x3e900000  0.2812500
 80062be:	ee30 0a47 	vsub.f32	s0, s0, s14
 80062c2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80062c6:	e7ec      	b.n	80062a2 <__kernel_cosf+0x6a>
 80062c8:	ad47d74e 	.word	0xad47d74e
 80062cc:	310f74f6 	.word	0x310f74f6
 80062d0:	3e999999 	.word	0x3e999999
 80062d4:	b493f27c 	.word	0xb493f27c
 80062d8:	37d00d01 	.word	0x37d00d01
 80062dc:	bab60b61 	.word	0xbab60b61
 80062e0:	3d2aaaab 	.word	0x3d2aaaab
 80062e4:	3f480000 	.word	0x3f480000

080062e8 <__kernel_sinf>:
 80062e8:	ee10 3a10 	vmov	r3, s0
 80062ec:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80062f0:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 80062f4:	d204      	bcs.n	8006300 <__kernel_sinf+0x18>
 80062f6:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 80062fa:	ee17 3a90 	vmov	r3, s15
 80062fe:	b35b      	cbz	r3, 8006358 <__kernel_sinf+0x70>
 8006300:	ee20 7a00 	vmul.f32	s14, s0, s0
 8006304:	eddf 7a15 	vldr	s15, [pc, #84]	@ 800635c <__kernel_sinf+0x74>
 8006308:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 8006360 <__kernel_sinf+0x78>
 800630c:	eea7 6a27 	vfma.f32	s12, s14, s15
 8006310:	eddf 7a14 	vldr	s15, [pc, #80]	@ 8006364 <__kernel_sinf+0x7c>
 8006314:	eee6 7a07 	vfma.f32	s15, s12, s14
 8006318:	ed9f 6a13 	vldr	s12, [pc, #76]	@ 8006368 <__kernel_sinf+0x80>
 800631c:	eea7 6a87 	vfma.f32	s12, s15, s14
 8006320:	eddf 7a12 	vldr	s15, [pc, #72]	@ 800636c <__kernel_sinf+0x84>
 8006324:	ee60 6a07 	vmul.f32	s13, s0, s14
 8006328:	eee6 7a07 	vfma.f32	s15, s12, s14
 800632c:	b930      	cbnz	r0, 800633c <__kernel_sinf+0x54>
 800632e:	ed9f 6a10 	vldr	s12, [pc, #64]	@ 8006370 <__kernel_sinf+0x88>
 8006332:	eea7 6a27 	vfma.f32	s12, s14, s15
 8006336:	eea6 0a26 	vfma.f32	s0, s12, s13
 800633a:	4770      	bx	lr
 800633c:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 8006340:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 8006344:	eee0 7a86 	vfma.f32	s15, s1, s12
 8006348:	eed7 0a87 	vfnms.f32	s1, s15, s14
 800634c:	eddf 7a09 	vldr	s15, [pc, #36]	@ 8006374 <__kernel_sinf+0x8c>
 8006350:	eee6 0aa7 	vfma.f32	s1, s13, s15
 8006354:	ee30 0a60 	vsub.f32	s0, s0, s1
 8006358:	4770      	bx	lr
 800635a:	bf00      	nop
 800635c:	2f2ec9d3 	.word	0x2f2ec9d3
 8006360:	b2d72f34 	.word	0xb2d72f34
 8006364:	3638ef1b 	.word	0x3638ef1b
 8006368:	b9500d01 	.word	0xb9500d01
 800636c:	3c088889 	.word	0x3c088889
 8006370:	be2aaaab 	.word	0xbe2aaaab
 8006374:	3e2aaaab 	.word	0x3e2aaaab

08006378 <__ieee754_rem_pio2f>:
 8006378:	b5f0      	push	{r4, r5, r6, r7, lr}
 800637a:	ee10 6a10 	vmov	r6, s0
 800637e:	4b88      	ldr	r3, [pc, #544]	@ (80065a0 <__ieee754_rem_pio2f+0x228>)
 8006380:	f026 4500 	bic.w	r5, r6, #2147483648	@ 0x80000000
 8006384:	429d      	cmp	r5, r3
 8006386:	b087      	sub	sp, #28
 8006388:	4604      	mov	r4, r0
 800638a:	d805      	bhi.n	8006398 <__ieee754_rem_pio2f+0x20>
 800638c:	2300      	movs	r3, #0
 800638e:	ed80 0a00 	vstr	s0, [r0]
 8006392:	6043      	str	r3, [r0, #4]
 8006394:	2000      	movs	r0, #0
 8006396:	e022      	b.n	80063de <__ieee754_rem_pio2f+0x66>
 8006398:	4b82      	ldr	r3, [pc, #520]	@ (80065a4 <__ieee754_rem_pio2f+0x22c>)
 800639a:	429d      	cmp	r5, r3
 800639c:	d83a      	bhi.n	8006414 <__ieee754_rem_pio2f+0x9c>
 800639e:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 80063a2:	2e00      	cmp	r6, #0
 80063a4:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 80065a8 <__ieee754_rem_pio2f+0x230>
 80063a8:	4a80      	ldr	r2, [pc, #512]	@ (80065ac <__ieee754_rem_pio2f+0x234>)
 80063aa:	f023 030f 	bic.w	r3, r3, #15
 80063ae:	dd18      	ble.n	80063e2 <__ieee754_rem_pio2f+0x6a>
 80063b0:	4293      	cmp	r3, r2
 80063b2:	ee70 7a47 	vsub.f32	s15, s0, s14
 80063b6:	bf09      	itett	eq
 80063b8:	ed9f 7a7d 	vldreq	s14, [pc, #500]	@ 80065b0 <__ieee754_rem_pio2f+0x238>
 80063bc:	eddf 6a7d 	vldrne	s13, [pc, #500]	@ 80065b4 <__ieee754_rem_pio2f+0x23c>
 80063c0:	eddf 6a7d 	vldreq	s13, [pc, #500]	@ 80065b8 <__ieee754_rem_pio2f+0x240>
 80063c4:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 80063c8:	ee37 7ae6 	vsub.f32	s14, s15, s13
 80063cc:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80063d0:	ed80 7a00 	vstr	s14, [r0]
 80063d4:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80063d8:	edc0 7a01 	vstr	s15, [r0, #4]
 80063dc:	2001      	movs	r0, #1
 80063de:	b007      	add	sp, #28
 80063e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80063e2:	4293      	cmp	r3, r2
 80063e4:	ee70 7a07 	vadd.f32	s15, s0, s14
 80063e8:	bf09      	itett	eq
 80063ea:	ed9f 7a71 	vldreq	s14, [pc, #452]	@ 80065b0 <__ieee754_rem_pio2f+0x238>
 80063ee:	eddf 6a71 	vldrne	s13, [pc, #452]	@ 80065b4 <__ieee754_rem_pio2f+0x23c>
 80063f2:	eddf 6a71 	vldreq	s13, [pc, #452]	@ 80065b8 <__ieee754_rem_pio2f+0x240>
 80063f6:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 80063fa:	ee37 7aa6 	vadd.f32	s14, s15, s13
 80063fe:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006402:	ed80 7a00 	vstr	s14, [r0]
 8006406:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800640a:	edc0 7a01 	vstr	s15, [r0, #4]
 800640e:	f04f 30ff 	mov.w	r0, #4294967295
 8006412:	e7e4      	b.n	80063de <__ieee754_rem_pio2f+0x66>
 8006414:	4b69      	ldr	r3, [pc, #420]	@ (80065bc <__ieee754_rem_pio2f+0x244>)
 8006416:	429d      	cmp	r5, r3
 8006418:	d873      	bhi.n	8006502 <__ieee754_rem_pio2f+0x18a>
 800641a:	f000 f8dd 	bl	80065d8 <fabsf>
 800641e:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 80065c0 <__ieee754_rem_pio2f+0x248>
 8006422:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8006426:	eee0 7a07 	vfma.f32	s15, s0, s14
 800642a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800642e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8006432:	ee17 0a90 	vmov	r0, s15
 8006436:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 80065a8 <__ieee754_rem_pio2f+0x230>
 800643a:	eea7 0a67 	vfms.f32	s0, s14, s15
 800643e:	281f      	cmp	r0, #31
 8006440:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 80065b4 <__ieee754_rem_pio2f+0x23c>
 8006444:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006448:	eeb1 6a47 	vneg.f32	s12, s14
 800644c:	ee70 6a67 	vsub.f32	s13, s0, s15
 8006450:	ee16 1a90 	vmov	r1, s13
 8006454:	dc09      	bgt.n	800646a <__ieee754_rem_pio2f+0xf2>
 8006456:	4a5b      	ldr	r2, [pc, #364]	@ (80065c4 <__ieee754_rem_pio2f+0x24c>)
 8006458:	1e47      	subs	r7, r0, #1
 800645a:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 800645e:	f852 2027 	ldr.w	r2, [r2, r7, lsl #2]
 8006462:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8006466:	4293      	cmp	r3, r2
 8006468:	d107      	bne.n	800647a <__ieee754_rem_pio2f+0x102>
 800646a:	f3c1 52c7 	ubfx	r2, r1, #23, #8
 800646e:	ebc2 52d5 	rsb	r2, r2, r5, lsr #23
 8006472:	2a08      	cmp	r2, #8
 8006474:	ea4f 53e5 	mov.w	r3, r5, asr #23
 8006478:	dc14      	bgt.n	80064a4 <__ieee754_rem_pio2f+0x12c>
 800647a:	6021      	str	r1, [r4, #0]
 800647c:	ed94 7a00 	vldr	s14, [r4]
 8006480:	ee30 0a47 	vsub.f32	s0, s0, s14
 8006484:	2e00      	cmp	r6, #0
 8006486:	ee30 0a67 	vsub.f32	s0, s0, s15
 800648a:	ed84 0a01 	vstr	s0, [r4, #4]
 800648e:	daa6      	bge.n	80063de <__ieee754_rem_pio2f+0x66>
 8006490:	eeb1 7a47 	vneg.f32	s14, s14
 8006494:	eeb1 0a40 	vneg.f32	s0, s0
 8006498:	ed84 7a00 	vstr	s14, [r4]
 800649c:	ed84 0a01 	vstr	s0, [r4, #4]
 80064a0:	4240      	negs	r0, r0
 80064a2:	e79c      	b.n	80063de <__ieee754_rem_pio2f+0x66>
 80064a4:	eddf 5a42 	vldr	s11, [pc, #264]	@ 80065b0 <__ieee754_rem_pio2f+0x238>
 80064a8:	eef0 6a40 	vmov.f32	s13, s0
 80064ac:	eee6 6a25 	vfma.f32	s13, s12, s11
 80064b0:	ee70 7a66 	vsub.f32	s15, s0, s13
 80064b4:	eee6 7a25 	vfma.f32	s15, s12, s11
 80064b8:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 80065b8 <__ieee754_rem_pio2f+0x240>
 80064bc:	eed7 7a25 	vfnms.f32	s15, s14, s11
 80064c0:	ee76 5ae7 	vsub.f32	s11, s13, s15
 80064c4:	ee15 2a90 	vmov	r2, s11
 80064c8:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 80064cc:	1a5b      	subs	r3, r3, r1
 80064ce:	2b19      	cmp	r3, #25
 80064d0:	dc04      	bgt.n	80064dc <__ieee754_rem_pio2f+0x164>
 80064d2:	edc4 5a00 	vstr	s11, [r4]
 80064d6:	eeb0 0a66 	vmov.f32	s0, s13
 80064da:	e7cf      	b.n	800647c <__ieee754_rem_pio2f+0x104>
 80064dc:	eddf 5a3a 	vldr	s11, [pc, #232]	@ 80065c8 <__ieee754_rem_pio2f+0x250>
 80064e0:	eeb0 0a66 	vmov.f32	s0, s13
 80064e4:	eea6 0a25 	vfma.f32	s0, s12, s11
 80064e8:	ee76 7ac0 	vsub.f32	s15, s13, s0
 80064ec:	eddf 6a37 	vldr	s13, [pc, #220]	@ 80065cc <__ieee754_rem_pio2f+0x254>
 80064f0:	eee6 7a25 	vfma.f32	s15, s12, s11
 80064f4:	eed7 7a26 	vfnms.f32	s15, s14, s13
 80064f8:	ee30 7a67 	vsub.f32	s14, s0, s15
 80064fc:	ed84 7a00 	vstr	s14, [r4]
 8006500:	e7bc      	b.n	800647c <__ieee754_rem_pio2f+0x104>
 8006502:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 8006506:	d306      	bcc.n	8006516 <__ieee754_rem_pio2f+0x19e>
 8006508:	ee70 7a40 	vsub.f32	s15, s0, s0
 800650c:	edc0 7a01 	vstr	s15, [r0, #4]
 8006510:	edc0 7a00 	vstr	s15, [r0]
 8006514:	e73e      	b.n	8006394 <__ieee754_rem_pio2f+0x1c>
 8006516:	15ea      	asrs	r2, r5, #23
 8006518:	3a86      	subs	r2, #134	@ 0x86
 800651a:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 800651e:	ee07 3a90 	vmov	s15, r3
 8006522:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8006526:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 80065d0 <__ieee754_rem_pio2f+0x258>
 800652a:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800652e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006532:	ed8d 7a03 	vstr	s14, [sp, #12]
 8006536:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800653a:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800653e:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8006542:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006546:	ed8d 7a04 	vstr	s14, [sp, #16]
 800654a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800654e:	eef5 7a40 	vcmp.f32	s15, #0.0
 8006552:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006556:	edcd 7a05 	vstr	s15, [sp, #20]
 800655a:	d11e      	bne.n	800659a <__ieee754_rem_pio2f+0x222>
 800655c:	eeb5 7a40 	vcmp.f32	s14, #0.0
 8006560:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006564:	bf0c      	ite	eq
 8006566:	2301      	moveq	r3, #1
 8006568:	2302      	movne	r3, #2
 800656a:	491a      	ldr	r1, [pc, #104]	@ (80065d4 <__ieee754_rem_pio2f+0x25c>)
 800656c:	9101      	str	r1, [sp, #4]
 800656e:	2102      	movs	r1, #2
 8006570:	9100      	str	r1, [sp, #0]
 8006572:	a803      	add	r0, sp, #12
 8006574:	4621      	mov	r1, r4
 8006576:	f000 f837 	bl	80065e8 <__kernel_rem_pio2f>
 800657a:	2e00      	cmp	r6, #0
 800657c:	f6bf af2f 	bge.w	80063de <__ieee754_rem_pio2f+0x66>
 8006580:	edd4 7a00 	vldr	s15, [r4]
 8006584:	eef1 7a67 	vneg.f32	s15, s15
 8006588:	edc4 7a00 	vstr	s15, [r4]
 800658c:	edd4 7a01 	vldr	s15, [r4, #4]
 8006590:	eef1 7a67 	vneg.f32	s15, s15
 8006594:	edc4 7a01 	vstr	s15, [r4, #4]
 8006598:	e782      	b.n	80064a0 <__ieee754_rem_pio2f+0x128>
 800659a:	2303      	movs	r3, #3
 800659c:	e7e5      	b.n	800656a <__ieee754_rem_pio2f+0x1f2>
 800659e:	bf00      	nop
 80065a0:	3f490fd8 	.word	0x3f490fd8
 80065a4:	4016cbe3 	.word	0x4016cbe3
 80065a8:	3fc90f80 	.word	0x3fc90f80
 80065ac:	3fc90fd0 	.word	0x3fc90fd0
 80065b0:	37354400 	.word	0x37354400
 80065b4:	37354443 	.word	0x37354443
 80065b8:	2e85a308 	.word	0x2e85a308
 80065bc:	43490f80 	.word	0x43490f80
 80065c0:	3f22f984 	.word	0x3f22f984
 80065c4:	0800b3a0 	.word	0x0800b3a0
 80065c8:	2e85a300 	.word	0x2e85a300
 80065cc:	248d3132 	.word	0x248d3132
 80065d0:	43800000 	.word	0x43800000
 80065d4:	0800b420 	.word	0x0800b420

080065d8 <fabsf>:
 80065d8:	ee10 3a10 	vmov	r3, s0
 80065dc:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80065e0:	ee00 3a10 	vmov	s0, r3
 80065e4:	4770      	bx	lr
	...

080065e8 <__kernel_rem_pio2f>:
 80065e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80065ec:	ed2d 8b04 	vpush	{d8-d9}
 80065f0:	b0d9      	sub	sp, #356	@ 0x164
 80065f2:	4690      	mov	r8, r2
 80065f4:	9001      	str	r0, [sp, #4]
 80065f6:	4ab6      	ldr	r2, [pc, #728]	@ (80068d0 <__kernel_rem_pio2f+0x2e8>)
 80065f8:	9866      	ldr	r0, [sp, #408]	@ 0x198
 80065fa:	f118 0f04 	cmn.w	r8, #4
 80065fe:	f852 a020 	ldr.w	sl, [r2, r0, lsl #2]
 8006602:	460f      	mov	r7, r1
 8006604:	f103 3bff 	add.w	fp, r3, #4294967295
 8006608:	db26      	blt.n	8006658 <__kernel_rem_pio2f+0x70>
 800660a:	f1b8 0203 	subs.w	r2, r8, #3
 800660e:	bf48      	it	mi
 8006610:	f108 0204 	addmi.w	r2, r8, #4
 8006614:	10d2      	asrs	r2, r2, #3
 8006616:	1c55      	adds	r5, r2, #1
 8006618:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 800661a:	ed9f 7ab1 	vldr	s14, [pc, #708]	@ 80068e0 <__kernel_rem_pio2f+0x2f8>
 800661e:	00e8      	lsls	r0, r5, #3
 8006620:	eba2 060b 	sub.w	r6, r2, fp
 8006624:	9002      	str	r0, [sp, #8]
 8006626:	eba8 05c5 	sub.w	r5, r8, r5, lsl #3
 800662a:	eb0a 0c0b 	add.w	ip, sl, fp
 800662e:	ac1c      	add	r4, sp, #112	@ 0x70
 8006630:	eb01 0e86 	add.w	lr, r1, r6, lsl #2
 8006634:	2000      	movs	r0, #0
 8006636:	4560      	cmp	r0, ip
 8006638:	dd10      	ble.n	800665c <__kernel_rem_pio2f+0x74>
 800663a:	a91c      	add	r1, sp, #112	@ 0x70
 800663c:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 8006640:	f50d 7988 	add.w	r9, sp, #272	@ 0x110
 8006644:	2600      	movs	r6, #0
 8006646:	4556      	cmp	r6, sl
 8006648:	dc24      	bgt.n	8006694 <__kernel_rem_pio2f+0xac>
 800664a:	f8dd e004 	ldr.w	lr, [sp, #4]
 800664e:	eddf 7aa4 	vldr	s15, [pc, #656]	@ 80068e0 <__kernel_rem_pio2f+0x2f8>
 8006652:	4684      	mov	ip, r0
 8006654:	2400      	movs	r4, #0
 8006656:	e016      	b.n	8006686 <__kernel_rem_pio2f+0x9e>
 8006658:	2200      	movs	r2, #0
 800665a:	e7dc      	b.n	8006616 <__kernel_rem_pio2f+0x2e>
 800665c:	42c6      	cmn	r6, r0
 800665e:	bf5d      	ittte	pl
 8006660:	f85e 1020 	ldrpl.w	r1, [lr, r0, lsl #2]
 8006664:	ee07 1a90 	vmovpl	s15, r1
 8006668:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 800666c:	eef0 7a47 	vmovmi.f32	s15, s14
 8006670:	ece4 7a01 	vstmia	r4!, {s15}
 8006674:	3001      	adds	r0, #1
 8006676:	e7de      	b.n	8006636 <__kernel_rem_pio2f+0x4e>
 8006678:	ecfe 6a01 	vldmia	lr!, {s13}
 800667c:	ed3c 7a01 	vldmdb	ip!, {s14}
 8006680:	eee6 7a87 	vfma.f32	s15, s13, s14
 8006684:	3401      	adds	r4, #1
 8006686:	455c      	cmp	r4, fp
 8006688:	ddf6      	ble.n	8006678 <__kernel_rem_pio2f+0x90>
 800668a:	ece9 7a01 	vstmia	r9!, {s15}
 800668e:	3601      	adds	r6, #1
 8006690:	3004      	adds	r0, #4
 8006692:	e7d8      	b.n	8006646 <__kernel_rem_pio2f+0x5e>
 8006694:	a908      	add	r1, sp, #32
 8006696:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800669a:	9104      	str	r1, [sp, #16]
 800669c:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 800669e:	eddf 8a8f 	vldr	s17, [pc, #572]	@ 80068dc <__kernel_rem_pio2f+0x2f4>
 80066a2:	ed9f 9a8d 	vldr	s18, [pc, #564]	@ 80068d8 <__kernel_rem_pio2f+0x2f0>
 80066a6:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 80066aa:	9203      	str	r2, [sp, #12]
 80066ac:	4654      	mov	r4, sl
 80066ae:	00a2      	lsls	r2, r4, #2
 80066b0:	9205      	str	r2, [sp, #20]
 80066b2:	aa58      	add	r2, sp, #352	@ 0x160
 80066b4:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 80066b8:	ed12 0a14 	vldr	s0, [r2, #-80]	@ 0xffffffb0
 80066bc:	a944      	add	r1, sp, #272	@ 0x110
 80066be:	aa08      	add	r2, sp, #32
 80066c0:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 80066c4:	4694      	mov	ip, r2
 80066c6:	4626      	mov	r6, r4
 80066c8:	2e00      	cmp	r6, #0
 80066ca:	dc4c      	bgt.n	8006766 <__kernel_rem_pio2f+0x17e>
 80066cc:	4628      	mov	r0, r5
 80066ce:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80066d2:	f000 f9f1 	bl	8006ab8 <scalbnf>
 80066d6:	eeb0 8a40 	vmov.f32	s16, s0
 80066da:	eeb4 0a00 	vmov.f32	s0, #64	@ 0x3e000000  0.125
 80066de:	ee28 0a00 	vmul.f32	s0, s16, s0
 80066e2:	f000 fa4f 	bl	8006b84 <floorf>
 80066e6:	eef2 7a00 	vmov.f32	s15, #32	@ 0x41000000  8.0
 80066ea:	eea0 8a67 	vfms.f32	s16, s0, s15
 80066ee:	2d00      	cmp	r5, #0
 80066f0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80066f4:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 80066f8:	ee17 9a90 	vmov	r9, s15
 80066fc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006700:	ee38 8a67 	vsub.f32	s16, s16, s15
 8006704:	dd41      	ble.n	800678a <__kernel_rem_pio2f+0x1a2>
 8006706:	f104 3cff 	add.w	ip, r4, #4294967295
 800670a:	a908      	add	r1, sp, #32
 800670c:	f1c5 0e08 	rsb	lr, r5, #8
 8006710:	f851 602c 	ldr.w	r6, [r1, ip, lsl #2]
 8006714:	fa46 f00e 	asr.w	r0, r6, lr
 8006718:	4481      	add	r9, r0
 800671a:	fa00 f00e 	lsl.w	r0, r0, lr
 800671e:	1a36      	subs	r6, r6, r0
 8006720:	f1c5 0007 	rsb	r0, r5, #7
 8006724:	f841 602c 	str.w	r6, [r1, ip, lsl #2]
 8006728:	4106      	asrs	r6, r0
 800672a:	2e00      	cmp	r6, #0
 800672c:	dd3c      	ble.n	80067a8 <__kernel_rem_pio2f+0x1c0>
 800672e:	f04f 0e00 	mov.w	lr, #0
 8006732:	f109 0901 	add.w	r9, r9, #1
 8006736:	4670      	mov	r0, lr
 8006738:	4574      	cmp	r4, lr
 800673a:	dc68      	bgt.n	800680e <__kernel_rem_pio2f+0x226>
 800673c:	2d00      	cmp	r5, #0
 800673e:	dd03      	ble.n	8006748 <__kernel_rem_pio2f+0x160>
 8006740:	2d01      	cmp	r5, #1
 8006742:	d074      	beq.n	800682e <__kernel_rem_pio2f+0x246>
 8006744:	2d02      	cmp	r5, #2
 8006746:	d07d      	beq.n	8006844 <__kernel_rem_pio2f+0x25c>
 8006748:	2e02      	cmp	r6, #2
 800674a:	d12d      	bne.n	80067a8 <__kernel_rem_pio2f+0x1c0>
 800674c:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8006750:	ee30 8a48 	vsub.f32	s16, s0, s16
 8006754:	b340      	cbz	r0, 80067a8 <__kernel_rem_pio2f+0x1c0>
 8006756:	4628      	mov	r0, r5
 8006758:	9306      	str	r3, [sp, #24]
 800675a:	f000 f9ad 	bl	8006ab8 <scalbnf>
 800675e:	9b06      	ldr	r3, [sp, #24]
 8006760:	ee38 8a40 	vsub.f32	s16, s16, s0
 8006764:	e020      	b.n	80067a8 <__kernel_rem_pio2f+0x1c0>
 8006766:	ee60 7a28 	vmul.f32	s15, s0, s17
 800676a:	3e01      	subs	r6, #1
 800676c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8006770:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006774:	eea7 0ac9 	vfms.f32	s0, s15, s18
 8006778:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800677c:	ecac 0a01 	vstmia	ip!, {s0}
 8006780:	ed30 0a01 	vldmdb	r0!, {s0}
 8006784:	ee37 0a80 	vadd.f32	s0, s15, s0
 8006788:	e79e      	b.n	80066c8 <__kernel_rem_pio2f+0xe0>
 800678a:	d105      	bne.n	8006798 <__kernel_rem_pio2f+0x1b0>
 800678c:	1e60      	subs	r0, r4, #1
 800678e:	a908      	add	r1, sp, #32
 8006790:	f851 6020 	ldr.w	r6, [r1, r0, lsl #2]
 8006794:	11f6      	asrs	r6, r6, #7
 8006796:	e7c8      	b.n	800672a <__kernel_rem_pio2f+0x142>
 8006798:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800679c:	eeb4 8ae7 	vcmpe.f32	s16, s15
 80067a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80067a4:	da31      	bge.n	800680a <__kernel_rem_pio2f+0x222>
 80067a6:	2600      	movs	r6, #0
 80067a8:	eeb5 8a40 	vcmp.f32	s16, #0.0
 80067ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80067b0:	f040 8098 	bne.w	80068e4 <__kernel_rem_pio2f+0x2fc>
 80067b4:	1e60      	subs	r0, r4, #1
 80067b6:	2200      	movs	r2, #0
 80067b8:	4550      	cmp	r0, sl
 80067ba:	da4b      	bge.n	8006854 <__kernel_rem_pio2f+0x26c>
 80067bc:	2a00      	cmp	r2, #0
 80067be:	d065      	beq.n	800688c <__kernel_rem_pio2f+0x2a4>
 80067c0:	3c01      	subs	r4, #1
 80067c2:	ab08      	add	r3, sp, #32
 80067c4:	3d08      	subs	r5, #8
 80067c6:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	d0f8      	beq.n	80067c0 <__kernel_rem_pio2f+0x1d8>
 80067ce:	4628      	mov	r0, r5
 80067d0:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 80067d4:	f000 f970 	bl	8006ab8 <scalbnf>
 80067d8:	1c63      	adds	r3, r4, #1
 80067da:	aa44      	add	r2, sp, #272	@ 0x110
 80067dc:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 80068dc <__kernel_rem_pio2f+0x2f4>
 80067e0:	0099      	lsls	r1, r3, #2
 80067e2:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 80067e6:	4623      	mov	r3, r4
 80067e8:	2b00      	cmp	r3, #0
 80067ea:	f280 80a9 	bge.w	8006940 <__kernel_rem_pio2f+0x358>
 80067ee:	4623      	mov	r3, r4
 80067f0:	2b00      	cmp	r3, #0
 80067f2:	f2c0 80c7 	blt.w	8006984 <__kernel_rem_pio2f+0x39c>
 80067f6:	aa44      	add	r2, sp, #272	@ 0x110
 80067f8:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 80067fc:	f8df c0d4 	ldr.w	ip, [pc, #212]	@ 80068d4 <__kernel_rem_pio2f+0x2ec>
 8006800:	eddf 7a37 	vldr	s15, [pc, #220]	@ 80068e0 <__kernel_rem_pio2f+0x2f8>
 8006804:	2000      	movs	r0, #0
 8006806:	1ae2      	subs	r2, r4, r3
 8006808:	e0b1      	b.n	800696e <__kernel_rem_pio2f+0x386>
 800680a:	2602      	movs	r6, #2
 800680c:	e78f      	b.n	800672e <__kernel_rem_pio2f+0x146>
 800680e:	f852 1b04 	ldr.w	r1, [r2], #4
 8006812:	b948      	cbnz	r0, 8006828 <__kernel_rem_pio2f+0x240>
 8006814:	b121      	cbz	r1, 8006820 <__kernel_rem_pio2f+0x238>
 8006816:	f5c1 7180 	rsb	r1, r1, #256	@ 0x100
 800681a:	f842 1c04 	str.w	r1, [r2, #-4]
 800681e:	2101      	movs	r1, #1
 8006820:	f10e 0e01 	add.w	lr, lr, #1
 8006824:	4608      	mov	r0, r1
 8006826:	e787      	b.n	8006738 <__kernel_rem_pio2f+0x150>
 8006828:	f1c1 01ff 	rsb	r1, r1, #255	@ 0xff
 800682c:	e7f5      	b.n	800681a <__kernel_rem_pio2f+0x232>
 800682e:	f104 3cff 	add.w	ip, r4, #4294967295
 8006832:	aa08      	add	r2, sp, #32
 8006834:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 8006838:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800683c:	a908      	add	r1, sp, #32
 800683e:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 8006842:	e781      	b.n	8006748 <__kernel_rem_pio2f+0x160>
 8006844:	f104 3cff 	add.w	ip, r4, #4294967295
 8006848:	aa08      	add	r2, sp, #32
 800684a:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 800684e:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8006852:	e7f3      	b.n	800683c <__kernel_rem_pio2f+0x254>
 8006854:	a908      	add	r1, sp, #32
 8006856:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 800685a:	3801      	subs	r0, #1
 800685c:	430a      	orrs	r2, r1
 800685e:	e7ab      	b.n	80067b8 <__kernel_rem_pio2f+0x1d0>
 8006860:	3201      	adds	r2, #1
 8006862:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 8006866:	2e00      	cmp	r6, #0
 8006868:	d0fa      	beq.n	8006860 <__kernel_rem_pio2f+0x278>
 800686a:	9905      	ldr	r1, [sp, #20]
 800686c:	f501 71b0 	add.w	r1, r1, #352	@ 0x160
 8006870:	eb0d 0001 	add.w	r0, sp, r1
 8006874:	18e6      	adds	r6, r4, r3
 8006876:	a91c      	add	r1, sp, #112	@ 0x70
 8006878:	f104 0c01 	add.w	ip, r4, #1
 800687c:	384c      	subs	r0, #76	@ 0x4c
 800687e:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 8006882:	4422      	add	r2, r4
 8006884:	4562      	cmp	r2, ip
 8006886:	da04      	bge.n	8006892 <__kernel_rem_pio2f+0x2aa>
 8006888:	4614      	mov	r4, r2
 800688a:	e710      	b.n	80066ae <__kernel_rem_pio2f+0xc6>
 800688c:	9804      	ldr	r0, [sp, #16]
 800688e:	2201      	movs	r2, #1
 8006890:	e7e7      	b.n	8006862 <__kernel_rem_pio2f+0x27a>
 8006892:	9903      	ldr	r1, [sp, #12]
 8006894:	f8dd e004 	ldr.w	lr, [sp, #4]
 8006898:	f851 102c 	ldr.w	r1, [r1, ip, lsl #2]
 800689c:	9105      	str	r1, [sp, #20]
 800689e:	ee07 1a90 	vmov	s15, r1
 80068a2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80068a6:	2400      	movs	r4, #0
 80068a8:	ece6 7a01 	vstmia	r6!, {s15}
 80068ac:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 80068e0 <__kernel_rem_pio2f+0x2f8>
 80068b0:	46b1      	mov	r9, r6
 80068b2:	455c      	cmp	r4, fp
 80068b4:	dd04      	ble.n	80068c0 <__kernel_rem_pio2f+0x2d8>
 80068b6:	ece0 7a01 	vstmia	r0!, {s15}
 80068ba:	f10c 0c01 	add.w	ip, ip, #1
 80068be:	e7e1      	b.n	8006884 <__kernel_rem_pio2f+0x29c>
 80068c0:	ecfe 6a01 	vldmia	lr!, {s13}
 80068c4:	ed39 7a01 	vldmdb	r9!, {s14}
 80068c8:	3401      	adds	r4, #1
 80068ca:	eee6 7a87 	vfma.f32	s15, s13, s14
 80068ce:	e7f0      	b.n	80068b2 <__kernel_rem_pio2f+0x2ca>
 80068d0:	0800b764 	.word	0x0800b764
 80068d4:	0800b738 	.word	0x0800b738
 80068d8:	43800000 	.word	0x43800000
 80068dc:	3b800000 	.word	0x3b800000
 80068e0:	00000000 	.word	0x00000000
 80068e4:	9b02      	ldr	r3, [sp, #8]
 80068e6:	eeb0 0a48 	vmov.f32	s0, s16
 80068ea:	eba3 0008 	sub.w	r0, r3, r8
 80068ee:	f000 f8e3 	bl	8006ab8 <scalbnf>
 80068f2:	ed1f 7a07 	vldr	s14, [pc, #-28]	@ 80068d8 <__kernel_rem_pio2f+0x2f0>
 80068f6:	eeb4 0ac7 	vcmpe.f32	s0, s14
 80068fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80068fe:	db19      	blt.n	8006934 <__kernel_rem_pio2f+0x34c>
 8006900:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 80068dc <__kernel_rem_pio2f+0x2f4>
 8006904:	ee60 7a27 	vmul.f32	s15, s0, s15
 8006908:	aa08      	add	r2, sp, #32
 800690a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800690e:	3508      	adds	r5, #8
 8006910:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006914:	eea7 0ac7 	vfms.f32	s0, s15, s14
 8006918:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800691c:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8006920:	ee10 3a10 	vmov	r3, s0
 8006924:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 8006928:	ee17 3a90 	vmov	r3, s15
 800692c:	3401      	adds	r4, #1
 800692e:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 8006932:	e74c      	b.n	80067ce <__kernel_rem_pio2f+0x1e6>
 8006934:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8006938:	aa08      	add	r2, sp, #32
 800693a:	ee10 3a10 	vmov	r3, s0
 800693e:	e7f6      	b.n	800692e <__kernel_rem_pio2f+0x346>
 8006940:	a808      	add	r0, sp, #32
 8006942:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 8006946:	9001      	str	r0, [sp, #4]
 8006948:	ee07 0a90 	vmov	s15, r0
 800694c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006950:	3b01      	subs	r3, #1
 8006952:	ee67 7a80 	vmul.f32	s15, s15, s0
 8006956:	ee20 0a07 	vmul.f32	s0, s0, s14
 800695a:	ed62 7a01 	vstmdb	r2!, {s15}
 800695e:	e743      	b.n	80067e8 <__kernel_rem_pio2f+0x200>
 8006960:	ecfc 6a01 	vldmia	ip!, {s13}
 8006964:	ecb5 7a01 	vldmia	r5!, {s14}
 8006968:	eee6 7a87 	vfma.f32	s15, s13, s14
 800696c:	3001      	adds	r0, #1
 800696e:	4550      	cmp	r0, sl
 8006970:	dc01      	bgt.n	8006976 <__kernel_rem_pio2f+0x38e>
 8006972:	4290      	cmp	r0, r2
 8006974:	ddf4      	ble.n	8006960 <__kernel_rem_pio2f+0x378>
 8006976:	a858      	add	r0, sp, #352	@ 0x160
 8006978:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 800697c:	ed42 7a28 	vstr	s15, [r2, #-160]	@ 0xffffff60
 8006980:	3b01      	subs	r3, #1
 8006982:	e735      	b.n	80067f0 <__kernel_rem_pio2f+0x208>
 8006984:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 8006986:	2b02      	cmp	r3, #2
 8006988:	dc09      	bgt.n	800699e <__kernel_rem_pio2f+0x3b6>
 800698a:	2b00      	cmp	r3, #0
 800698c:	dc27      	bgt.n	80069de <__kernel_rem_pio2f+0x3f6>
 800698e:	d040      	beq.n	8006a12 <__kernel_rem_pio2f+0x42a>
 8006990:	f009 0007 	and.w	r0, r9, #7
 8006994:	b059      	add	sp, #356	@ 0x164
 8006996:	ecbd 8b04 	vpop	{d8-d9}
 800699a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800699e:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 80069a0:	2b03      	cmp	r3, #3
 80069a2:	d1f5      	bne.n	8006990 <__kernel_rem_pio2f+0x3a8>
 80069a4:	aa30      	add	r2, sp, #192	@ 0xc0
 80069a6:	1f0b      	subs	r3, r1, #4
 80069a8:	4413      	add	r3, r2
 80069aa:	461a      	mov	r2, r3
 80069ac:	4620      	mov	r0, r4
 80069ae:	2800      	cmp	r0, #0
 80069b0:	dc50      	bgt.n	8006a54 <__kernel_rem_pio2f+0x46c>
 80069b2:	4622      	mov	r2, r4
 80069b4:	2a01      	cmp	r2, #1
 80069b6:	dc5d      	bgt.n	8006a74 <__kernel_rem_pio2f+0x48c>
 80069b8:	ab30      	add	r3, sp, #192	@ 0xc0
 80069ba:	ed5f 7a37 	vldr	s15, [pc, #-220]	@ 80068e0 <__kernel_rem_pio2f+0x2f8>
 80069be:	440b      	add	r3, r1
 80069c0:	2c01      	cmp	r4, #1
 80069c2:	dc67      	bgt.n	8006a94 <__kernel_rem_pio2f+0x4ac>
 80069c4:	eddd 6a30 	vldr	s13, [sp, #192]	@ 0xc0
 80069c8:	ed9d 7a31 	vldr	s14, [sp, #196]	@ 0xc4
 80069cc:	2e00      	cmp	r6, #0
 80069ce:	d167      	bne.n	8006aa0 <__kernel_rem_pio2f+0x4b8>
 80069d0:	edc7 6a00 	vstr	s13, [r7]
 80069d4:	ed87 7a01 	vstr	s14, [r7, #4]
 80069d8:	edc7 7a02 	vstr	s15, [r7, #8]
 80069dc:	e7d8      	b.n	8006990 <__kernel_rem_pio2f+0x3a8>
 80069de:	ab30      	add	r3, sp, #192	@ 0xc0
 80069e0:	ed1f 7a41 	vldr	s14, [pc, #-260]	@ 80068e0 <__kernel_rem_pio2f+0x2f8>
 80069e4:	440b      	add	r3, r1
 80069e6:	4622      	mov	r2, r4
 80069e8:	2a00      	cmp	r2, #0
 80069ea:	da24      	bge.n	8006a36 <__kernel_rem_pio2f+0x44e>
 80069ec:	b34e      	cbz	r6, 8006a42 <__kernel_rem_pio2f+0x45a>
 80069ee:	eef1 7a47 	vneg.f32	s15, s14
 80069f2:	edc7 7a00 	vstr	s15, [r7]
 80069f6:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 80069fa:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80069fe:	aa31      	add	r2, sp, #196	@ 0xc4
 8006a00:	2301      	movs	r3, #1
 8006a02:	429c      	cmp	r4, r3
 8006a04:	da20      	bge.n	8006a48 <__kernel_rem_pio2f+0x460>
 8006a06:	b10e      	cbz	r6, 8006a0c <__kernel_rem_pio2f+0x424>
 8006a08:	eef1 7a67 	vneg.f32	s15, s15
 8006a0c:	edc7 7a01 	vstr	s15, [r7, #4]
 8006a10:	e7be      	b.n	8006990 <__kernel_rem_pio2f+0x3a8>
 8006a12:	ab30      	add	r3, sp, #192	@ 0xc0
 8006a14:	ed5f 7a4e 	vldr	s15, [pc, #-312]	@ 80068e0 <__kernel_rem_pio2f+0x2f8>
 8006a18:	440b      	add	r3, r1
 8006a1a:	2c00      	cmp	r4, #0
 8006a1c:	da05      	bge.n	8006a2a <__kernel_rem_pio2f+0x442>
 8006a1e:	b10e      	cbz	r6, 8006a24 <__kernel_rem_pio2f+0x43c>
 8006a20:	eef1 7a67 	vneg.f32	s15, s15
 8006a24:	edc7 7a00 	vstr	s15, [r7]
 8006a28:	e7b2      	b.n	8006990 <__kernel_rem_pio2f+0x3a8>
 8006a2a:	ed33 7a01 	vldmdb	r3!, {s14}
 8006a2e:	3c01      	subs	r4, #1
 8006a30:	ee77 7a87 	vadd.f32	s15, s15, s14
 8006a34:	e7f1      	b.n	8006a1a <__kernel_rem_pio2f+0x432>
 8006a36:	ed73 7a01 	vldmdb	r3!, {s15}
 8006a3a:	3a01      	subs	r2, #1
 8006a3c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8006a40:	e7d2      	b.n	80069e8 <__kernel_rem_pio2f+0x400>
 8006a42:	eef0 7a47 	vmov.f32	s15, s14
 8006a46:	e7d4      	b.n	80069f2 <__kernel_rem_pio2f+0x40a>
 8006a48:	ecb2 7a01 	vldmia	r2!, {s14}
 8006a4c:	3301      	adds	r3, #1
 8006a4e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8006a52:	e7d6      	b.n	8006a02 <__kernel_rem_pio2f+0x41a>
 8006a54:	ed72 7a01 	vldmdb	r2!, {s15}
 8006a58:	edd2 6a01 	vldr	s13, [r2, #4]
 8006a5c:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8006a60:	3801      	subs	r0, #1
 8006a62:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006a66:	ed82 7a00 	vstr	s14, [r2]
 8006a6a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006a6e:	edc2 7a01 	vstr	s15, [r2, #4]
 8006a72:	e79c      	b.n	80069ae <__kernel_rem_pio2f+0x3c6>
 8006a74:	ed73 7a01 	vldmdb	r3!, {s15}
 8006a78:	edd3 6a01 	vldr	s13, [r3, #4]
 8006a7c:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8006a80:	3a01      	subs	r2, #1
 8006a82:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006a86:	ed83 7a00 	vstr	s14, [r3]
 8006a8a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006a8e:	edc3 7a01 	vstr	s15, [r3, #4]
 8006a92:	e78f      	b.n	80069b4 <__kernel_rem_pio2f+0x3cc>
 8006a94:	ed33 7a01 	vldmdb	r3!, {s14}
 8006a98:	3c01      	subs	r4, #1
 8006a9a:	ee77 7a87 	vadd.f32	s15, s15, s14
 8006a9e:	e78f      	b.n	80069c0 <__kernel_rem_pio2f+0x3d8>
 8006aa0:	eef1 6a66 	vneg.f32	s13, s13
 8006aa4:	eeb1 7a47 	vneg.f32	s14, s14
 8006aa8:	edc7 6a00 	vstr	s13, [r7]
 8006aac:	ed87 7a01 	vstr	s14, [r7, #4]
 8006ab0:	eef1 7a67 	vneg.f32	s15, s15
 8006ab4:	e790      	b.n	80069d8 <__kernel_rem_pio2f+0x3f0>
 8006ab6:	bf00      	nop

08006ab8 <scalbnf>:
 8006ab8:	ee10 3a10 	vmov	r3, s0
 8006abc:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 8006ac0:	d02b      	beq.n	8006b1a <scalbnf+0x62>
 8006ac2:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 8006ac6:	d302      	bcc.n	8006ace <scalbnf+0x16>
 8006ac8:	ee30 0a00 	vadd.f32	s0, s0, s0
 8006acc:	4770      	bx	lr
 8006ace:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 8006ad2:	d123      	bne.n	8006b1c <scalbnf+0x64>
 8006ad4:	4b24      	ldr	r3, [pc, #144]	@ (8006b68 <scalbnf+0xb0>)
 8006ad6:	eddf 7a25 	vldr	s15, [pc, #148]	@ 8006b6c <scalbnf+0xb4>
 8006ada:	4298      	cmp	r0, r3
 8006adc:	ee20 0a27 	vmul.f32	s0, s0, s15
 8006ae0:	db17      	blt.n	8006b12 <scalbnf+0x5a>
 8006ae2:	ee10 3a10 	vmov	r3, s0
 8006ae6:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8006aea:	3a19      	subs	r2, #25
 8006aec:	f24c 3150 	movw	r1, #50000	@ 0xc350
 8006af0:	4288      	cmp	r0, r1
 8006af2:	dd15      	ble.n	8006b20 <scalbnf+0x68>
 8006af4:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 8006b70 <scalbnf+0xb8>
 8006af8:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 8006b74 <scalbnf+0xbc>
 8006afc:	ee10 3a10 	vmov	r3, s0
 8006b00:	eeb0 7a67 	vmov.f32	s14, s15
 8006b04:	2b00      	cmp	r3, #0
 8006b06:	bfb8      	it	lt
 8006b08:	eef0 7a66 	vmovlt.f32	s15, s13
 8006b0c:	ee27 0a87 	vmul.f32	s0, s15, s14
 8006b10:	4770      	bx	lr
 8006b12:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8006b78 <scalbnf+0xc0>
 8006b16:	ee27 0a80 	vmul.f32	s0, s15, s0
 8006b1a:	4770      	bx	lr
 8006b1c:	0dd2      	lsrs	r2, r2, #23
 8006b1e:	e7e5      	b.n	8006aec <scalbnf+0x34>
 8006b20:	4410      	add	r0, r2
 8006b22:	28fe      	cmp	r0, #254	@ 0xfe
 8006b24:	dce6      	bgt.n	8006af4 <scalbnf+0x3c>
 8006b26:	2800      	cmp	r0, #0
 8006b28:	dd06      	ble.n	8006b38 <scalbnf+0x80>
 8006b2a:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8006b2e:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8006b32:	ee00 3a10 	vmov	s0, r3
 8006b36:	4770      	bx	lr
 8006b38:	f110 0f16 	cmn.w	r0, #22
 8006b3c:	da09      	bge.n	8006b52 <scalbnf+0x9a>
 8006b3e:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 8006b78 <scalbnf+0xc0>
 8006b42:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 8006b7c <scalbnf+0xc4>
 8006b46:	ee10 3a10 	vmov	r3, s0
 8006b4a:	eeb0 7a67 	vmov.f32	s14, s15
 8006b4e:	2b00      	cmp	r3, #0
 8006b50:	e7d9      	b.n	8006b06 <scalbnf+0x4e>
 8006b52:	3019      	adds	r0, #25
 8006b54:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8006b58:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8006b5c:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 8006b80 <scalbnf+0xc8>
 8006b60:	ee07 3a90 	vmov	s15, r3
 8006b64:	e7d7      	b.n	8006b16 <scalbnf+0x5e>
 8006b66:	bf00      	nop
 8006b68:	ffff3cb0 	.word	0xffff3cb0
 8006b6c:	4c000000 	.word	0x4c000000
 8006b70:	7149f2ca 	.word	0x7149f2ca
 8006b74:	f149f2ca 	.word	0xf149f2ca
 8006b78:	0da24260 	.word	0x0da24260
 8006b7c:	8da24260 	.word	0x8da24260
 8006b80:	33000000 	.word	0x33000000

08006b84 <floorf>:
 8006b84:	ee10 3a10 	vmov	r3, s0
 8006b88:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8006b8c:	3a7f      	subs	r2, #127	@ 0x7f
 8006b8e:	2a16      	cmp	r2, #22
 8006b90:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8006b94:	dc2b      	bgt.n	8006bee <floorf+0x6a>
 8006b96:	2a00      	cmp	r2, #0
 8006b98:	da12      	bge.n	8006bc0 <floorf+0x3c>
 8006b9a:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8006c00 <floorf+0x7c>
 8006b9e:	ee30 0a27 	vadd.f32	s0, s0, s15
 8006ba2:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8006ba6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006baa:	dd06      	ble.n	8006bba <floorf+0x36>
 8006bac:	2b00      	cmp	r3, #0
 8006bae:	da24      	bge.n	8006bfa <floorf+0x76>
 8006bb0:	2900      	cmp	r1, #0
 8006bb2:	4b14      	ldr	r3, [pc, #80]	@ (8006c04 <floorf+0x80>)
 8006bb4:	bf08      	it	eq
 8006bb6:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 8006bba:	ee00 3a10 	vmov	s0, r3
 8006bbe:	4770      	bx	lr
 8006bc0:	4911      	ldr	r1, [pc, #68]	@ (8006c08 <floorf+0x84>)
 8006bc2:	4111      	asrs	r1, r2
 8006bc4:	420b      	tst	r3, r1
 8006bc6:	d0fa      	beq.n	8006bbe <floorf+0x3a>
 8006bc8:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 8006c00 <floorf+0x7c>
 8006bcc:	ee30 0a27 	vadd.f32	s0, s0, s15
 8006bd0:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8006bd4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006bd8:	ddef      	ble.n	8006bba <floorf+0x36>
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	bfbe      	ittt	lt
 8006bde:	f44f 0000 	movlt.w	r0, #8388608	@ 0x800000
 8006be2:	fa40 f202 	asrlt.w	r2, r0, r2
 8006be6:	189b      	addlt	r3, r3, r2
 8006be8:	ea23 0301 	bic.w	r3, r3, r1
 8006bec:	e7e5      	b.n	8006bba <floorf+0x36>
 8006bee:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8006bf2:	d3e4      	bcc.n	8006bbe <floorf+0x3a>
 8006bf4:	ee30 0a00 	vadd.f32	s0, s0, s0
 8006bf8:	4770      	bx	lr
 8006bfa:	2300      	movs	r3, #0
 8006bfc:	e7dd      	b.n	8006bba <floorf+0x36>
 8006bfe:	bf00      	nop
 8006c00:	7149f2ca 	.word	0x7149f2ca
 8006c04:	bf800000 	.word	0xbf800000
 8006c08:	007fffff 	.word	0x007fffff

08006c0c <_init>:
 8006c0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006c0e:	bf00      	nop
 8006c10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006c12:	bc08      	pop	{r3}
 8006c14:	469e      	mov	lr, r3
 8006c16:	4770      	bx	lr

08006c18 <_fini>:
 8006c18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006c1a:	bf00      	nop
 8006c1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006c1e:	bc08      	pop	{r3}
 8006c20:	469e      	mov	lr, r3
 8006c22:	4770      	bx	lr
