--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml LAPO.twx LAPO.ncd -o LAPO.twr LAPO.pcf

Design file:              LAPO.ncd
Physical constraint file: LAPO.pcf
Device,package,speed:     xc6vlx75t,ff484,C,-3 (PRODUCTION 1.17 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
----------------+------------+------------+------------+------------+------------------+--------+
                |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source          | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
----------------+------------+------------+------------+------------+------------------+--------+
data<21>        |   -0.160(R)|      FAST  |    1.278(R)|      SLOW  |clk_BUFGP         |   0.000|
data<22>        |   -0.168(R)|      FAST  |    1.288(R)|      SLOW  |clk_BUFGP         |   0.000|
data<23>        |   -0.183(R)|      FAST  |    1.299(R)|      SLOW  |clk_BUFGP         |   0.000|
data<24>        |   -0.265(R)|      FAST  |    1.397(R)|      SLOW  |clk_BUFGP         |   0.000|
data<25>        |   -0.287(R)|      FAST  |    1.447(R)|      SLOW  |clk_BUFGP         |   0.000|
data<26>        |   -0.298(R)|      FAST  |    1.459(R)|      SLOW  |clk_BUFGP         |   0.000|
data<27>        |   -0.362(R)|      FAST  |    1.518(R)|      SLOW  |clk_BUFGP         |   0.000|
debug_address<0>|    0.431(R)|      FAST  |    1.451(R)|      SLOW  |clk_BUFGP         |   0.000|
debug_address<1>|    0.467(R)|      FAST  |    1.498(R)|      SLOW  |clk_BUFGP         |   0.000|
debug_address<2>|    0.766(R)|      SLOW  |    1.415(R)|      SLOW  |clk_BUFGP         |   0.000|
debug_address<3>|    0.491(R)|      FAST  |    1.475(R)|      SLOW  |clk_BUFGP         |   0.000|
debug_address<4>|    0.475(R)|      FAST  |    1.557(R)|      SLOW  |clk_BUFGP         |   0.000|
debug_address<5>|    0.471(R)|      SLOW  |    1.506(R)|      SLOW  |clk_BUFGP         |   0.000|
debug_address<6>|    0.573(R)|      SLOW  |    1.549(R)|      SLOW  |clk_BUFGP         |   0.000|
debug_init      |    0.102(R)|      FAST  |    0.949(R)|      SLOW  |clk_BUFGP         |   0.000|
debug_read      |    0.377(R)|      FAST  |    0.986(R)|      SLOW  |clk_BUFGP         |   0.000|
rst_n           |    0.525(R)|      FAST  |    0.864(R)|      SLOW  |clk_BUFGP         |   0.000|
sos             |   -0.446(R)|      FAST  |    1.622(R)|      SLOW  |clk_BUFGP         |   0.000|
----------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
--------------+-----------------+------------+-----------------+------------+------------------+--------+
              |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination   |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
--------------+-----------------+------------+-----------------+------------+------------------+--------+
debug_ack     |         6.070(R)|      SLOW  |         3.123(R)|      FAST  |clk_BUFGP         |   0.000|
debug_data<0> |         7.485(R)|      SLOW  |         3.595(R)|      FAST  |clk_BUFGP         |   0.000|
debug_data<1> |         7.358(R)|      SLOW  |         3.522(R)|      FAST  |clk_BUFGP         |   0.000|
debug_data<2> |         7.331(R)|      SLOW  |         3.498(R)|      FAST  |clk_BUFGP         |   0.000|
debug_data<3> |         7.378(R)|      SLOW  |         3.535(R)|      FAST  |clk_BUFGP         |   0.000|
debug_data<4> |         7.351(R)|      SLOW  |         3.517(R)|      FAST  |clk_BUFGP         |   0.000|
debug_data<5> |         7.409(R)|      SLOW  |         3.557(R)|      FAST  |clk_BUFGP         |   0.000|
debug_data<6> |         7.338(R)|      SLOW  |         3.507(R)|      FAST  |clk_BUFGP         |   0.000|
debug_data<7> |         7.377(R)|      SLOW  |         3.535(R)|      FAST  |clk_BUFGP         |   0.000|
debug_data<8> |         7.360(R)|      SLOW  |         3.515(R)|      FAST  |clk_BUFGP         |   0.000|
debug_data<9> |         7.358(R)|      SLOW  |         3.511(R)|      FAST  |clk_BUFGP         |   0.000|
debug_data<10>|         7.443(R)|      SLOW  |         3.557(R)|      FAST  |clk_BUFGP         |   0.000|
debug_data<11>|         7.549(R)|      SLOW  |         3.620(R)|      FAST  |clk_BUFGP         |   0.000|
debug_data<12>|         7.485(R)|      SLOW  |         3.586(R)|      FAST  |clk_BUFGP         |   0.000|
debug_data<13>|         7.543(R)|      SLOW  |         3.611(R)|      FAST  |clk_BUFGP         |   0.000|
debug_data<14>|         7.589(R)|      SLOW  |         3.639(R)|      FAST  |clk_BUFGP         |   0.000|
debug_data<15>|         7.601(R)|      SLOW  |         3.650(R)|      FAST  |clk_BUFGP         |   0.000|
--------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.301|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sat Jan  7 14:53:07 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 587 MB



