
node 2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000070  00800200  000015e8  0000167c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000015e8  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000001d  00800270  00800270  000016ec  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  000016ec  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 000002e0  00000000  00000000  00001748  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00001ef3  00000000  00000000  00001a28  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000e5f  00000000  00000000  0000391b  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00001564  00000000  00000000  0000477a  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000678  00000000  00000000  00005ce0  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000786  00000000  00000000  00006358  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000f31  00000000  00000000  00006ade  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000220  00000000  00000000  00007a0f  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
       2:	00 00       	nop
       4:	e0 c0       	rjmp	.+448    	; 0x1c6 <__bad_interrupt>
       6:	00 00       	nop
       8:	de c0       	rjmp	.+444    	; 0x1c6 <__bad_interrupt>
       a:	00 00       	nop
       c:	dc c0       	rjmp	.+440    	; 0x1c6 <__bad_interrupt>
       e:	00 00       	nop
      10:	da c0       	rjmp	.+436    	; 0x1c6 <__bad_interrupt>
      12:	00 00       	nop
      14:	d8 c0       	rjmp	.+432    	; 0x1c6 <__bad_interrupt>
      16:	00 00       	nop
      18:	36 c1       	rjmp	.+620    	; 0x286 <__vector_6>
      1a:	00 00       	nop
      1c:	d4 c0       	rjmp	.+424    	; 0x1c6 <__bad_interrupt>
      1e:	00 00       	nop
      20:	d2 c0       	rjmp	.+420    	; 0x1c6 <__bad_interrupt>
      22:	00 00       	nop
      24:	d0 c0       	rjmp	.+416    	; 0x1c6 <__bad_interrupt>
      26:	00 00       	nop
      28:	ce c0       	rjmp	.+412    	; 0x1c6 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	cc c0       	rjmp	.+408    	; 0x1c6 <__bad_interrupt>
      2e:	00 00       	nop
      30:	ca c0       	rjmp	.+404    	; 0x1c6 <__bad_interrupt>
      32:	00 00       	nop
      34:	c8 c0       	rjmp	.+400    	; 0x1c6 <__bad_interrupt>
      36:	00 00       	nop
      38:	c6 c0       	rjmp	.+396    	; 0x1c6 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	c4 c0       	rjmp	.+392    	; 0x1c6 <__bad_interrupt>
      3e:	00 00       	nop
      40:	c2 c0       	rjmp	.+388    	; 0x1c6 <__bad_interrupt>
      42:	00 00       	nop
      44:	c0 c0       	rjmp	.+384    	; 0x1c6 <__bad_interrupt>
      46:	00 00       	nop
      48:	be c0       	rjmp	.+380    	; 0x1c6 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	bc c0       	rjmp	.+376    	; 0x1c6 <__bad_interrupt>
      4e:	00 00       	nop
      50:	ba c0       	rjmp	.+372    	; 0x1c6 <__bad_interrupt>
      52:	00 00       	nop
      54:	b8 c0       	rjmp	.+368    	; 0x1c6 <__bad_interrupt>
      56:	00 00       	nop
      58:	b6 c0       	rjmp	.+364    	; 0x1c6 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	b4 c0       	rjmp	.+360    	; 0x1c6 <__bad_interrupt>
      5e:	00 00       	nop
      60:	b2 c0       	rjmp	.+356    	; 0x1c6 <__bad_interrupt>
      62:	00 00       	nop
      64:	b0 c0       	rjmp	.+352    	; 0x1c6 <__bad_interrupt>
      66:	00 00       	nop
      68:	ae c0       	rjmp	.+348    	; 0x1c6 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	ac c0       	rjmp	.+344    	; 0x1c6 <__bad_interrupt>
      6e:	00 00       	nop
      70:	aa c0       	rjmp	.+340    	; 0x1c6 <__bad_interrupt>
      72:	00 00       	nop
      74:	a8 c0       	rjmp	.+336    	; 0x1c6 <__bad_interrupt>
      76:	00 00       	nop
      78:	a6 c0       	rjmp	.+332    	; 0x1c6 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	a4 c0       	rjmp	.+328    	; 0x1c6 <__bad_interrupt>
      7e:	00 00       	nop
      80:	d6 c4       	rjmp	.+2476   	; 0xa2e <__vector_32>
      82:	00 00       	nop
      84:	a0 c0       	rjmp	.+320    	; 0x1c6 <__bad_interrupt>
      86:	00 00       	nop
      88:	9e c0       	rjmp	.+316    	; 0x1c6 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	9c c0       	rjmp	.+312    	; 0x1c6 <__bad_interrupt>
      8e:	00 00       	nop
      90:	9a c0       	rjmp	.+308    	; 0x1c6 <__bad_interrupt>
      92:	00 00       	nop
      94:	98 c0       	rjmp	.+304    	; 0x1c6 <__bad_interrupt>
      96:	00 00       	nop
      98:	96 c0       	rjmp	.+300    	; 0x1c6 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	1b c5       	rjmp	.+2614   	; 0xad4 <__vector_39>
      9e:	00 00       	nop
      a0:	92 c0       	rjmp	.+292    	; 0x1c6 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	90 c0       	rjmp	.+288    	; 0x1c6 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	8e c0       	rjmp	.+284    	; 0x1c6 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	8c c0       	rjmp	.+280    	; 0x1c6 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	8a c0       	rjmp	.+276    	; 0x1c6 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	88 c0       	rjmp	.+272    	; 0x1c6 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	86 c0       	rjmp	.+268    	; 0x1c6 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	84 c0       	rjmp	.+264    	; 0x1c6 <__bad_interrupt>
      be:	00 00       	nop
      c0:	82 c0       	rjmp	.+260    	; 0x1c6 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	80 c0       	rjmp	.+256    	; 0x1c6 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	7e c0       	rjmp	.+252    	; 0x1c6 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	7c c0       	rjmp	.+248    	; 0x1c6 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	7a c0       	rjmp	.+244    	; 0x1c6 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	78 c0       	rjmp	.+240    	; 0x1c6 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	76 c0       	rjmp	.+236    	; 0x1c6 <__bad_interrupt>
      da:	00 00       	nop
      dc:	74 c0       	rjmp	.+232    	; 0x1c6 <__bad_interrupt>
      de:	00 00       	nop
      e0:	72 c0       	rjmp	.+228    	; 0x1c6 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	85 05       	cpc	r24, r5
      e6:	d7 05       	cpc	r29, r7
      e8:	d7 05       	cpc	r29, r7
      ea:	d7 05       	cpc	r29, r7
      ec:	d7 05       	cpc	r29, r7
      ee:	d7 05       	cpc	r29, r7
      f0:	d7 05       	cpc	r29, r7
      f2:	d7 05       	cpc	r29, r7
      f4:	85 05       	cpc	r24, r5
      f6:	d7 05       	cpc	r29, r7
      f8:	d7 05       	cpc	r29, r7
      fa:	d7 05       	cpc	r29, r7
      fc:	d7 05       	cpc	r29, r7
      fe:	d7 05       	cpc	r29, r7
     100:	d7 05       	cpc	r29, r7
     102:	d7 05       	cpc	r29, r7
     104:	87 05       	cpc	r24, r7
     106:	d7 05       	cpc	r29, r7
     108:	d7 05       	cpc	r29, r7
     10a:	d7 05       	cpc	r29, r7
     10c:	d7 05       	cpc	r29, r7
     10e:	d7 05       	cpc	r29, r7
     110:	d7 05       	cpc	r29, r7
     112:	d7 05       	cpc	r29, r7
     114:	d7 05       	cpc	r29, r7
     116:	d7 05       	cpc	r29, r7
     118:	d7 05       	cpc	r29, r7
     11a:	d7 05       	cpc	r29, r7
     11c:	d7 05       	cpc	r29, r7
     11e:	d7 05       	cpc	r29, r7
     120:	d7 05       	cpc	r29, r7
     122:	d7 05       	cpc	r29, r7
     124:	87 05       	cpc	r24, r7
     126:	d7 05       	cpc	r29, r7
     128:	d7 05       	cpc	r29, r7
     12a:	d7 05       	cpc	r29, r7
     12c:	d7 05       	cpc	r29, r7
     12e:	d7 05       	cpc	r29, r7
     130:	d7 05       	cpc	r29, r7
     132:	d7 05       	cpc	r29, r7
     134:	d7 05       	cpc	r29, r7
     136:	d7 05       	cpc	r29, r7
     138:	d7 05       	cpc	r29, r7
     13a:	d7 05       	cpc	r29, r7
     13c:	d7 05       	cpc	r29, r7
     13e:	d7 05       	cpc	r29, r7
     140:	d7 05       	cpc	r29, r7
     142:	d7 05       	cpc	r29, r7
     144:	d3 05       	cpc	r29, r3
     146:	d7 05       	cpc	r29, r7
     148:	d7 05       	cpc	r29, r7
     14a:	d7 05       	cpc	r29, r7
     14c:	d7 05       	cpc	r29, r7
     14e:	d7 05       	cpc	r29, r7
     150:	d7 05       	cpc	r29, r7
     152:	d7 05       	cpc	r29, r7
     154:	b0 05       	cpc	r27, r0
     156:	d7 05       	cpc	r29, r7
     158:	d7 05       	cpc	r29, r7
     15a:	d7 05       	cpc	r29, r7
     15c:	d7 05       	cpc	r29, r7
     15e:	d7 05       	cpc	r29, r7
     160:	d7 05       	cpc	r29, r7
     162:	d7 05       	cpc	r29, r7
     164:	d7 05       	cpc	r29, r7
     166:	d7 05       	cpc	r29, r7
     168:	d7 05       	cpc	r29, r7
     16a:	d7 05       	cpc	r29, r7
     16c:	d7 05       	cpc	r29, r7
     16e:	d7 05       	cpc	r29, r7
     170:	d7 05       	cpc	r29, r7
     172:	d7 05       	cpc	r29, r7
     174:	a4 05       	cpc	r26, r4
     176:	d7 05       	cpc	r29, r7
     178:	d7 05       	cpc	r29, r7
     17a:	d7 05       	cpc	r29, r7
     17c:	d7 05       	cpc	r29, r7
     17e:	d7 05       	cpc	r29, r7
     180:	d7 05       	cpc	r29, r7
     182:	d7 05       	cpc	r29, r7
     184:	c2 05       	cpc	r28, r2

00000186 <__ctors_end>:
     186:	11 24       	eor	r1, r1
     188:	1f be       	out	0x3f, r1	; 63
     18a:	cf ef       	ldi	r28, 0xFF	; 255
     18c:	d1 e2       	ldi	r29, 0x21	; 33
     18e:	de bf       	out	0x3e, r29	; 62
     190:	cd bf       	out	0x3d, r28	; 61
     192:	00 e0       	ldi	r16, 0x00	; 0
     194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
     196:	12 e0       	ldi	r17, 0x02	; 2
     198:	a0 e0       	ldi	r26, 0x00	; 0
     19a:	b2 e0       	ldi	r27, 0x02	; 2
     19c:	e8 ee       	ldi	r30, 0xE8	; 232
     19e:	f5 e1       	ldi	r31, 0x15	; 21
     1a0:	00 e0       	ldi	r16, 0x00	; 0
     1a2:	0b bf       	out	0x3b, r16	; 59
     1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
     1a6:	07 90       	elpm	r0, Z+
     1a8:	0d 92       	st	X+, r0
     1aa:	a0 37       	cpi	r26, 0x70	; 112
     1ac:	b1 07       	cpc	r27, r17
     1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
     1b0:	22 e0       	ldi	r18, 0x02	; 2
     1b2:	a0 e7       	ldi	r26, 0x70	; 112
     1b4:	b2 e0       	ldi	r27, 0x02	; 2
     1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
     1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
     1ba:	ad 38       	cpi	r26, 0x8D	; 141
     1bc:	b2 07       	cpc	r27, r18
     1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
     1c0:	f1 d2       	rcall	.+1506   	; 0x7a4 <main>
     1c2:	0c 94 f2 0a 	jmp	0x15e4	; 0x15e4 <_exit>

000001c6 <__bad_interrupt>:
     1c6:	1c cf       	rjmp	.-456    	; 0x0 <__vectors>

000001c8 <CAN_init>:
}

int message_received_flag()
{
	return message_received;
}
     1c8:	cf 93       	push	r28
     1ca:	c8 2f       	mov	r28, r24
     1cc:	f9 d1       	rcall	.+1010   	; 0x5c0 <MCP_init>
     1ce:	4f ef       	ldi	r20, 0xFF	; 255
     1d0:	60 e6       	ldi	r22, 0x60	; 96
     1d2:	80 e6       	ldi	r24, 0x60	; 96
     1d4:	f8 d1       	rcall	.+1008   	; 0x5c6 <MCP_bit_modify>
     1d6:	41 e0       	ldi	r20, 0x01	; 1
     1d8:	61 e0       	ldi	r22, 0x01	; 1
     1da:	8b e2       	ldi	r24, 0x2B	; 43
     1dc:	f4 d1       	rcall	.+1000   	; 0x5c6 <MCP_bit_modify>
     1de:	cc 23       	and	r28, r28
     1e0:	19 f0       	breq	.+6      	; 0x1e8 <CAN_init+0x20>
     1e2:	c1 30       	cpi	r28, 0x01	; 1
     1e4:	31 f0       	breq	.+12     	; 0x1f2 <CAN_init+0x2a>
     1e6:	09 c0       	rjmp	.+18     	; 0x1fa <CAN_init+0x32>
     1e8:	40 e4       	ldi	r20, 0x40	; 64
     1ea:	60 ee       	ldi	r22, 0xE0	; 224
     1ec:	8f e0       	ldi	r24, 0x0F	; 15
     1ee:	eb d1       	rcall	.+982    	; 0x5c6 <MCP_bit_modify>
     1f0:	04 c0       	rjmp	.+8      	; 0x1fa <CAN_init+0x32>
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	60 ee       	ldi	r22, 0xE0	; 224
     1f6:	8f e0       	ldi	r24, 0x0F	; 15
     1f8:	e6 d1       	rcall	.+972    	; 0x5c6 <MCP_bit_modify>
     1fa:	ea e6       	ldi	r30, 0x6A	; 106
     1fc:	f0 e0       	ldi	r31, 0x00	; 0
     1fe:	80 81       	ld	r24, Z
     200:	88 60       	ori	r24, 0x08	; 8
     202:	80 83       	st	Z, r24
     204:	ed 9a       	sbi	0x1d, 5	; 29
     206:	cf 91       	pop	r28
     208:	08 95       	ret

0000020a <CAN_send_frame>:
     20a:	ef 92       	push	r14
     20c:	ff 92       	push	r15
     20e:	0f 93       	push	r16
     210:	1f 93       	push	r17
     212:	cf 93       	push	r28
     214:	df 93       	push	r29
     216:	7c 01       	movw	r14, r24
     218:	fc 01       	movw	r30, r24
     21a:	80 81       	ld	r24, Z
     21c:	91 81       	ldd	r25, Z+1	; 0x01
     21e:	95 95       	asr	r25
     220:	87 95       	ror	r24
     222:	95 95       	asr	r25
     224:	87 95       	ror	r24
     226:	95 95       	asr	r25
     228:	87 95       	ror	r24
     22a:	61 e3       	ldi	r22, 0x31	; 49
     22c:	84 d1       	rcall	.+776    	; 0x536 <MCP_write>
     22e:	f7 01       	movw	r30, r14
     230:	80 81       	ld	r24, Z
     232:	62 e3       	ldi	r22, 0x32	; 50
     234:	82 95       	swap	r24
     236:	88 0f       	add	r24, r24
     238:	80 7e       	andi	r24, 0xE0	; 224
     23a:	7d d1       	rcall	.+762    	; 0x536 <MCP_write>
     23c:	65 e3       	ldi	r22, 0x35	; 53
     23e:	f7 01       	movw	r30, r14
     240:	82 81       	ldd	r24, Z+2	; 0x02
     242:	79 d1       	rcall	.+754    	; 0x536 <MCP_write>
     244:	f7 01       	movw	r30, r14
     246:	82 81       	ldd	r24, Z+2	; 0x02
     248:	18 16       	cp	r1, r24
     24a:	a4 f4       	brge	.+40     	; 0x274 <CAN_send_frame+0x6a>
     24c:	87 01       	movw	r16, r14
     24e:	0d 5f       	subi	r16, 0xFD	; 253
     250:	1f 4f       	sbci	r17, 0xFF	; 255
     252:	c0 e0       	ldi	r28, 0x00	; 0
     254:	d0 e0       	ldi	r29, 0x00	; 0
     256:	6c 2f       	mov	r22, r28
     258:	6a 5c       	subi	r22, 0xCA	; 202
     25a:	f8 01       	movw	r30, r16
     25c:	81 91       	ld	r24, Z+
     25e:	8f 01       	movw	r16, r30
     260:	6a d1       	rcall	.+724    	; 0x536 <MCP_write>
     262:	21 96       	adiw	r28, 0x01	; 1
     264:	f7 01       	movw	r30, r14
     266:	22 81       	ldd	r18, Z+2	; 0x02
     268:	33 27       	eor	r19, r19
     26a:	27 fd       	sbrc	r18, 7
     26c:	30 95       	com	r19
     26e:	c2 17       	cp	r28, r18
     270:	d3 07       	cpc	r29, r19
     272:	8c f3       	brlt	.-30     	; 0x256 <CAN_send_frame+0x4c>
     274:	80 e0       	ldi	r24, 0x00	; 0
     276:	83 d1       	rcall	.+774    	; 0x57e <MCP_RTS>
     278:	df 91       	pop	r29
     27a:	cf 91       	pop	r28
     27c:	1f 91       	pop	r17
     27e:	0f 91       	pop	r16
     280:	ff 90       	pop	r15
     282:	ef 90       	pop	r14
     284:	08 95       	ret

00000286 <__vector_6>:
     286:	1f 92       	push	r1
     288:	0f 92       	push	r0
     28a:	0f b6       	in	r0, 0x3f	; 63
     28c:	0f 92       	push	r0
     28e:	11 24       	eor	r1, r1
     290:	8f 93       	push	r24
     292:	9f 93       	push	r25
     294:	81 e0       	ldi	r24, 0x01	; 1
     296:	90 e0       	ldi	r25, 0x00	; 0
     298:	90 93 71 02 	sts	0x0271, r25
     29c:	80 93 70 02 	sts	0x0270, r24
     2a0:	9f 91       	pop	r25
     2a2:	8f 91       	pop	r24
     2a4:	0f 90       	pop	r0
     2a6:	0f be       	out	0x3f, r0	; 63
     2a8:	0f 90       	pop	r0
     2aa:	1f 90       	pop	r1
     2ac:	18 95       	reti

000002ae <CAN_receive_transmission>:
     2ae:	8f 92       	push	r8
     2b0:	9f 92       	push	r9
     2b2:	af 92       	push	r10
     2b4:	bf 92       	push	r11
     2b6:	cf 92       	push	r12
     2b8:	df 92       	push	r13
     2ba:	ef 92       	push	r14
     2bc:	ff 92       	push	r15
     2be:	0f 93       	push	r16
     2c0:	1f 93       	push	r17
     2c2:	cf 93       	push	r28
     2c4:	df 93       	push	r29
     2c6:	cd b7       	in	r28, 0x3d	; 61
     2c8:	de b7       	in	r29, 0x3e	; 62
     2ca:	2b 97       	sbiw	r28, 0x0b	; 11
     2cc:	0f b6       	in	r0, 0x3f	; 63
     2ce:	f8 94       	cli
     2d0:	de bf       	out	0x3e, r29	; 62
     2d2:	0f be       	out	0x3f, r0	; 63
     2d4:	cd bf       	out	0x3d, r28	; 61
     2d6:	7c 01       	movw	r14, r24
     2d8:	9e 01       	movw	r18, r28
     2da:	25 5f       	subi	r18, 0xF5	; 245
     2dc:	3f 4f       	sbci	r19, 0xFF	; 255
     2de:	fe 01       	movw	r30, r28
     2e0:	34 96       	adiw	r30, 0x04	; 4
     2e2:	11 92       	st	Z+, r1
     2e4:	e2 17       	cp	r30, r18
     2e6:	f3 07       	cpc	r31, r19
     2e8:	e1 f7       	brne	.-8      	; 0x2e2 <CAN_receive_transmission+0x34>
     2ea:	80 91 70 02 	lds	r24, 0x0270
     2ee:	90 91 71 02 	lds	r25, 0x0271
     2f2:	89 2b       	or	r24, r25
     2f4:	71 f4       	brne	.+28     	; 0x312 <CAN_receive_transmission+0x64>
     2f6:	8f ef       	ldi	r24, 0xFF	; 255
     2f8:	9f ef       	ldi	r25, 0xFF	; 255
     2fa:	9a 83       	std	Y+2, r25	; 0x02
     2fc:	89 83       	std	Y+1, r24	; 0x01
     2fe:	1b 82       	std	Y+3, r1	; 0x03
     300:	8b e0       	ldi	r24, 0x0B	; 11
     302:	fe 01       	movw	r30, r28
     304:	31 96       	adiw	r30, 0x01	; 1
     306:	d7 01       	movw	r26, r14
     308:	01 90       	ld	r0, Z+
     30a:	0d 92       	st	X+, r0
     30c:	8a 95       	dec	r24
     30e:	e1 f7       	brne	.-8      	; 0x308 <CAN_receive_transmission+0x5a>
     310:	45 c0       	rjmp	.+138    	; 0x39c <CAN_receive_transmission+0xee>
     312:	10 92 71 02 	sts	0x0271, r1
     316:	10 92 70 02 	sts	0x0270, r1
     31a:	81 e6       	ldi	r24, 0x61	; 97
     31c:	1f d1       	rcall	.+574    	; 0x55c <MCP_read>
     31e:	a8 2e       	mov	r10, r24
     320:	82 e6       	ldi	r24, 0x62	; 98
     322:	1c d1       	rcall	.+568    	; 0x55c <MCP_read>
     324:	b1 2c       	mov	r11, r1
     326:	aa 0c       	add	r10, r10
     328:	bb 1c       	adc	r11, r11
     32a:	aa 0c       	add	r10, r10
     32c:	bb 1c       	adc	r11, r11
     32e:	aa 0c       	add	r10, r10
     330:	bb 1c       	adc	r11, r11
     332:	82 95       	swap	r24
     334:	86 95       	lsr	r24
     336:	87 70       	andi	r24, 0x07	; 7
     338:	a8 0e       	add	r10, r24
     33a:	b1 1c       	adc	r11, r1
     33c:	85 e6       	ldi	r24, 0x65	; 101
     33e:	0e d1       	rcall	.+540    	; 0x55c <MCP_read>
     340:	88 2e       	mov	r8, r24
     342:	18 16       	cp	r1, r24
     344:	e4 f4       	brge	.+56     	; 0x37e <CAN_receive_transmission+0xd0>
     346:	cc 24       	eor	r12, r12
     348:	c3 94       	inc	r12
     34a:	d1 2c       	mov	r13, r1
     34c:	cc 0e       	add	r12, r28
     34e:	dd 1e       	adc	r13, r29
     350:	83 e0       	ldi	r24, 0x03	; 3
     352:	c8 0e       	add	r12, r24
     354:	d1 1c       	adc	r13, r1
     356:	c8 0c       	add	r12, r8
     358:	d1 1c       	adc	r13, r1
     35a:	87 fc       	sbrc	r8, 7
     35c:	da 94       	dec	r13
     35e:	8e 01       	movw	r16, r28
     360:	0c 5f       	subi	r16, 0xFC	; 252
     362:	1f 4f       	sbci	r17, 0xFF	; 255
     364:	0f 2e       	mov	r0, r31
     366:	f6 e6       	ldi	r31, 0x66	; 102
     368:	9f 2e       	mov	r9, r31
     36a:	f0 2d       	mov	r31, r0
     36c:	89 2d       	mov	r24, r9
     36e:	f6 d0       	rcall	.+492    	; 0x55c <MCP_read>
     370:	f8 01       	movw	r30, r16
     372:	81 93       	st	Z+, r24
     374:	8f 01       	movw	r16, r30
     376:	93 94       	inc	r9
     378:	ec 15       	cp	r30, r12
     37a:	fd 05       	cpc	r31, r13
     37c:	b9 f7       	brne	.-18     	; 0x36c <CAN_receive_transmission+0xbe>
     37e:	40 e0       	ldi	r20, 0x00	; 0
     380:	61 e0       	ldi	r22, 0x01	; 1
     382:	8c e2       	ldi	r24, 0x2C	; 44
     384:	20 d1       	rcall	.+576    	; 0x5c6 <MCP_bit_modify>
     386:	ba 82       	std	Y+2, r11	; 0x02
     388:	a9 82       	std	Y+1, r10	; 0x01
     38a:	8b 82       	std	Y+3, r8	; 0x03
     38c:	8b e0       	ldi	r24, 0x0B	; 11
     38e:	fe 01       	movw	r30, r28
     390:	31 96       	adiw	r30, 0x01	; 1
     392:	d7 01       	movw	r26, r14
     394:	01 90       	ld	r0, Z+
     396:	0d 92       	st	X+, r0
     398:	8a 95       	dec	r24
     39a:	e1 f7       	brne	.-8      	; 0x394 <CAN_receive_transmission+0xe6>
     39c:	c7 01       	movw	r24, r14
     39e:	2b 96       	adiw	r28, 0x0b	; 11
     3a0:	0f b6       	in	r0, 0x3f	; 63
     3a2:	f8 94       	cli
     3a4:	de bf       	out	0x3e, r29	; 62
     3a6:	0f be       	out	0x3f, r0	; 63
     3a8:	cd bf       	out	0x3d, r28	; 61
     3aa:	df 91       	pop	r29
     3ac:	cf 91       	pop	r28
     3ae:	1f 91       	pop	r17
     3b0:	0f 91       	pop	r16
     3b2:	ff 90       	pop	r15
     3b4:	ef 90       	pop	r14
     3b6:	df 90       	pop	r13
     3b8:	cf 90       	pop	r12
     3ba:	bf 90       	pop	r11
     3bc:	af 90       	pop	r10
     3be:	9f 90       	pop	r9
     3c0:	8f 90       	pop	r8
     3c2:	08 95       	ret

000003c4 <CAN_frame_init>:
     3c4:	cf 93       	push	r28
     3c6:	df 93       	push	r29
     3c8:	cd b7       	in	r28, 0x3d	; 61
     3ca:	de b7       	in	r29, 0x3e	; 62
     3cc:	2b 97       	sbiw	r28, 0x0b	; 11
     3ce:	0f b6       	in	r0, 0x3f	; 63
     3d0:	f8 94       	cli
     3d2:	de bf       	out	0x3e, r29	; 62
     3d4:	0f be       	out	0x3f, r0	; 63
     3d6:	cd bf       	out	0x3d, r28	; 61
     3d8:	14 16       	cp	r1, r20
     3da:	5c f4       	brge	.+22     	; 0x3f2 <CAN_frame_init+0x2e>
     3dc:	fe 01       	movw	r30, r28
     3de:	34 96       	adiw	r30, 0x04	; 4
     3e0:	9f 01       	movw	r18, r30
     3e2:	24 0f       	add	r18, r20
     3e4:	31 1d       	adc	r19, r1
     3e6:	47 fd       	sbrc	r20, 7
     3e8:	3a 95       	dec	r19
     3ea:	11 92       	st	Z+, r1
     3ec:	e2 17       	cp	r30, r18
     3ee:	f3 07       	cpc	r31, r19
     3f0:	e1 f7       	brne	.-8      	; 0x3ea <CAN_frame_init+0x26>
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	69 83       	std	Y+1, r22	; 0x01
     3f6:	4b 83       	std	Y+3, r20	; 0x03
     3f8:	2b e0       	ldi	r18, 0x0B	; 11
     3fa:	fe 01       	movw	r30, r28
     3fc:	31 96       	adiw	r30, 0x01	; 1
     3fe:	dc 01       	movw	r26, r24
     400:	01 90       	ld	r0, Z+
     402:	0d 92       	st	X+, r0
     404:	2a 95       	dec	r18
     406:	e1 f7       	brne	.-8      	; 0x400 <CAN_frame_init+0x3c>
     408:	2b 96       	adiw	r28, 0x0b	; 11
     40a:	0f b6       	in	r0, 0x3f	; 63
     40c:	f8 94       	cli
     40e:	de bf       	out	0x3e, r29	; 62
     410:	0f be       	out	0x3f, r0	; 63
     412:	cd bf       	out	0x3d, r28	; 61
     414:	df 91       	pop	r29
     416:	cf 91       	pop	r28
     418:	08 95       	ret

0000041a <CAN_handle_message>:

void CAN_handle_message()
{
     41a:	0f 93       	push	r16
     41c:	1f 93       	push	r17
     41e:	cf 93       	push	r28
     420:	df 93       	push	r29
     422:	cd b7       	in	r28, 0x3d	; 61
     424:	de b7       	in	r29, 0x3e	; 62
     426:	2b 97       	sbiw	r28, 0x0b	; 11
     428:	0f b6       	in	r0, 0x3f	; 63
     42a:	f8 94       	cli
     42c:	de bf       	out	0x3e, r29	; 62
     42e:	0f be       	out	0x3f, r0	; 63
     430:	cd bf       	out	0x3d, r28	; 61
	
	//Collects the message
	struct can_frame message = CAN_receive_transmission();
     432:	ce 01       	movw	r24, r28
     434:	01 96       	adiw	r24, 0x01	; 1
     436:	3b df       	rcall	.-394    	; 0x2ae <CAN_receive_transmission>
     438:	1c 81       	ldd	r17, Y+4	; 0x04
     43a:	0d 81       	ldd	r16, Y+5	; 0x05

	switch (message.id)
     43c:	89 81       	ldd	r24, Y+1	; 0x01
     43e:	9a 81       	ldd	r25, Y+2	; 0x02
     440:	83 30       	cpi	r24, 0x03	; 3
     442:	91 05       	cpc	r25, r1
     444:	09 f4       	brne	.+2      	; 0x448 <CAN_handle_message+0x2e>
     446:	4c c0       	rjmp	.+152    	; 0x4e0 <CAN_handle_message+0xc6>
     448:	84 30       	cpi	r24, 0x04	; 4
     44a:	91 05       	cpc	r25, r1
     44c:	21 f0       	breq	.+8      	; 0x456 <CAN_handle_message+0x3c>
     44e:	02 97       	sbiw	r24, 0x02	; 2
     450:	09 f0       	breq	.+2      	; 0x454 <CAN_handle_message+0x3a>
     452:	66 c0       	rjmp	.+204    	; 0x520 <CAN_handle_message+0x106>
     454:	24 c0       	rjmp	.+72     	; 0x49e <CAN_handle_message+0x84>
		
		#ifdef __AVR_ATmega2560__  //THESE IDS ARE ONLY RELEVANT FOR NODE 2
		case (ID_INPUT_UPDATE):	//MESSAGE IS CONTROL UPDATE, [x_pos, y_pos, joystick_button, lbutton, rbutton]
		{
			//Sends data right to regulator
			ctrl_update_ref(message.data[0] / REFERENCE_DIVIDER);
     456:	61 2f       	mov	r22, r17
     458:	77 27       	eor	r23, r23
     45a:	67 fd       	sbrc	r22, 7
     45c:	70 95       	com	r23
     45e:	87 2f       	mov	r24, r23
     460:	97 2f       	mov	r25, r23
     462:	ff d4       	rcall	.+2558   	; 0xe62 <__floatsisf>
     464:	20 e0       	ldi	r18, 0x00	; 0
     466:	30 e0       	ldi	r19, 0x00	; 0
     468:	40 ea       	ldi	r20, 0xA0	; 160
     46a:	50 e4       	ldi	r21, 0x40	; 64
     46c:	5f d4       	rcall	.+2238   	; 0xd2c <__divsf3>
     46e:	c6 d4       	rcall	.+2444   	; 0xdfc <__fixsfsi>
     470:	cb 01       	movw	r24, r22
     472:	cb d1       	rcall	.+918    	; 0x80a <ctrl_update_ref>
			printf("INPUT RECEIVED %d\n", message.data[0]);
     474:	81 2f       	mov	r24, r17
     476:	99 27       	eor	r25, r25
     478:	87 fd       	sbrc	r24, 7
     47a:	90 95       	com	r25
     47c:	9f 93       	push	r25
     47e:	1f 93       	push	r17
     480:	87 e1       	ldi	r24, 0x17	; 23
     482:	92 e0       	ldi	r25, 0x02	; 2
     484:	9f 93       	push	r25
     486:	8f 93       	push	r24
     488:	db d5       	rcall	.+2998   	; 0x1040 <printf>
			
			//Fires solenoid
			if (message.data[2]) ctrl_fire_sol();
     48a:	0f 90       	pop	r0
     48c:	0f 90       	pop	r0
     48e:	0f 90       	pop	r0
     490:	0f 90       	pop	r0
     492:	8e 81       	ldd	r24, Y+6	; 0x06
     494:	88 23       	and	r24, r24
     496:	09 f4       	brne	.+2      	; 0x49a <CAN_handle_message+0x80>
     498:	43 c0       	rjmp	.+134    	; 0x520 <CAN_handle_message+0x106>
     49a:	9b d2       	rcall	.+1334   	; 0x9d2 <ctrl_fire_sol>
     49c:	41 c0       	rjmp	.+130    	; 0x520 <CAN_handle_message+0x106>
			
			break;
		}
		case (ID_REGULATOR_KP): //MESSAGE IS UPDATE TO KP PARAMETER, //Should be message of length 2 with the KP parameter, 1 -> higher bits, 2 -> lower bits
		{
			uint16_t data = (message.data[0] << 8);
     49e:	81 2f       	mov	r24, r17
     4a0:	99 27       	eor	r25, r25
     4a2:	87 fd       	sbrc	r24, 7
     4a4:	90 95       	com	r25
     4a6:	98 2f       	mov	r25, r24
     4a8:	88 27       	eor	r24, r24
			data |= (message.data[1]);
     4aa:	11 27       	eor	r17, r17
     4ac:	07 fd       	sbrc	r16, 7
     4ae:	10 95       	com	r17
     4b0:	08 2b       	or	r16, r24
     4b2:	19 2b       	or	r17, r25
			ctrl_update_KP(data / 1000.0);
     4b4:	b8 01       	movw	r22, r16
     4b6:	80 e0       	ldi	r24, 0x00	; 0
     4b8:	90 e0       	ldi	r25, 0x00	; 0
     4ba:	d1 d4       	rcall	.+2466   	; 0xe5e <__floatunsisf>
     4bc:	20 e0       	ldi	r18, 0x00	; 0
     4be:	30 e0       	ldi	r19, 0x00	; 0
     4c0:	4a e7       	ldi	r20, 0x7A	; 122
     4c2:	54 e4       	ldi	r21, 0x44	; 68
     4c4:	33 d4       	rcall	.+2150   	; 0xd2c <__divsf3>
     4c6:	91 d2       	rcall	.+1314   	; 0x9ea <ctrl_update_KP>
			printf("KP UPDATE RECEIVED %d\n", data);
     4c8:	1f 93       	push	r17
     4ca:	0f 93       	push	r16
     4cc:	8a e2       	ldi	r24, 0x2A	; 42
     4ce:	92 e0       	ldi	r25, 0x02	; 2
     4d0:	9f 93       	push	r25
     4d2:	8f 93       	push	r24
     4d4:	b5 d5       	rcall	.+2922   	; 0x1040 <printf>
			break;
     4d6:	0f 90       	pop	r0
     4d8:	0f 90       	pop	r0
     4da:	0f 90       	pop	r0
     4dc:	0f 90       	pop	r0
     4de:	20 c0       	rjmp	.+64     	; 0x520 <CAN_handle_message+0x106>
		}
		case (ID_REGULATOR_KI): //MESSAGE IS UPDATE TO KP PARAMETER, //Should be message of length 2 with the KI parameter, 1 -> higher bits, 2 -> lower bits
		{
			uint16_t data = (message.data[0] << 8);
     4e0:	81 2f       	mov	r24, r17
     4e2:	99 27       	eor	r25, r25
     4e4:	87 fd       	sbrc	r24, 7
     4e6:	90 95       	com	r25
     4e8:	98 2f       	mov	r25, r24
     4ea:	88 27       	eor	r24, r24
			data |= (message.data[1]);
     4ec:	11 27       	eor	r17, r17
     4ee:	07 fd       	sbrc	r16, 7
     4f0:	10 95       	com	r17
     4f2:	08 2b       	or	r16, r24
     4f4:	19 2b       	or	r17, r25
			ctrl_update_KP(data / 1000.0);
     4f6:	b8 01       	movw	r22, r16
     4f8:	80 e0       	ldi	r24, 0x00	; 0
     4fa:	90 e0       	ldi	r25, 0x00	; 0
     4fc:	b0 d4       	rcall	.+2400   	; 0xe5e <__floatunsisf>
     4fe:	20 e0       	ldi	r18, 0x00	; 0
     500:	30 e0       	ldi	r19, 0x00	; 0
     502:	4a e7       	ldi	r20, 0x7A	; 122
     504:	54 e4       	ldi	r21, 0x44	; 68
     506:	12 d4       	rcall	.+2084   	; 0xd2c <__divsf3>
     508:	70 d2       	rcall	.+1248   	; 0x9ea <ctrl_update_KP>
			printf("KI UPDATE RECEIVED %d\n", data);
     50a:	1f 93       	push	r17
     50c:	0f 93       	push	r16
     50e:	81 e4       	ldi	r24, 0x41	; 65
     510:	92 e0       	ldi	r25, 0x02	; 2
     512:	9f 93       	push	r25
     514:	8f 93       	push	r24
     516:	94 d5       	rcall	.+2856   	; 0x1040 <printf>
			break;
     518:	0f 90       	pop	r0
     51a:	0f 90       	pop	r0
     51c:	0f 90       	pop	r0
     51e:	0f 90       	pop	r0
			break;
		}
		#endif
	}
	
}
     520:	2b 96       	adiw	r28, 0x0b	; 11
     522:	0f b6       	in	r0, 0x3f	; 63
     524:	f8 94       	cli
     526:	de bf       	out	0x3e, r29	; 62
     528:	0f be       	out	0x3f, r0	; 63
     52a:	cd bf       	out	0x3d, r28	; 61
     52c:	df 91       	pop	r29
     52e:	cf 91       	pop	r28
     530:	1f 91       	pop	r17
     532:	0f 91       	pop	r16
     534:	08 95       	ret

00000536 <MCP_write>:
	SPI_select_slave(1);
	SPI_send_byte(MCP_RX_STATUS);  //Instruction
	char received_data = SPI_receive_byte();
	SPI_select_slave(0);
	return received_data;
}
     536:	cf 93       	push	r28
     538:	df 93       	push	r29
     53a:	c8 2f       	mov	r28, r24
     53c:	d6 2f       	mov	r29, r22
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	77 d0       	rcall	.+238    	; 0x632 <SPI_select_slave>
     544:	82 e0       	ldi	r24, 0x02	; 2
     546:	66 d0       	rcall	.+204    	; 0x614 <SPI_send_byte>
     548:	8d 2f       	mov	r24, r29
     54a:	64 d0       	rcall	.+200    	; 0x614 <SPI_send_byte>
     54c:	8c 2f       	mov	r24, r28
     54e:	62 d0       	rcall	.+196    	; 0x614 <SPI_send_byte>
     550:	80 e0       	ldi	r24, 0x00	; 0
     552:	90 e0       	ldi	r25, 0x00	; 0
     554:	6e d0       	rcall	.+220    	; 0x632 <SPI_select_slave>
     556:	df 91       	pop	r29
     558:	cf 91       	pop	r28
     55a:	08 95       	ret

0000055c <MCP_read>:
     55c:	cf 93       	push	r28
     55e:	c8 2f       	mov	r28, r24
     560:	81 e0       	ldi	r24, 0x01	; 1
     562:	90 e0       	ldi	r25, 0x00	; 0
     564:	66 d0       	rcall	.+204    	; 0x632 <SPI_select_slave>
     566:	83 e0       	ldi	r24, 0x03	; 3
     568:	55 d0       	rcall	.+170    	; 0x614 <SPI_send_byte>
     56a:	8c 2f       	mov	r24, r28
     56c:	53 d0       	rcall	.+166    	; 0x614 <SPI_send_byte>
     56e:	59 d0       	rcall	.+178    	; 0x622 <SPI_receive_byte>
     570:	c8 2f       	mov	r28, r24
     572:	80 e0       	ldi	r24, 0x00	; 0
     574:	90 e0       	ldi	r25, 0x00	; 0
     576:	5d d0       	rcall	.+186    	; 0x632 <SPI_select_slave>
     578:	8c 2f       	mov	r24, r28
     57a:	cf 91       	pop	r28
     57c:	08 95       	ret

0000057e <MCP_RTS>:
     57e:	cf 93       	push	r28
     580:	88 23       	and	r24, r24
     582:	31 f0       	breq	.+12     	; 0x590 <MCP_RTS+0x12>
     584:	81 30       	cpi	r24, 0x01	; 1
     586:	31 f0       	breq	.+12     	; 0x594 <MCP_RTS+0x16>
     588:	82 30       	cpi	r24, 0x02	; 2
     58a:	31 f0       	breq	.+12     	; 0x598 <MCP_RTS+0x1a>
     58c:	c0 e8       	ldi	r28, 0x80	; 128
     58e:	05 c0       	rjmp	.+10     	; 0x59a <MCP_RTS+0x1c>
     590:	c1 e8       	ldi	r28, 0x81	; 129
     592:	03 c0       	rjmp	.+6      	; 0x59a <MCP_RTS+0x1c>
     594:	c2 e8       	ldi	r28, 0x82	; 130
     596:	01 c0       	rjmp	.+2      	; 0x59a <MCP_RTS+0x1c>
     598:	c4 e8       	ldi	r28, 0x84	; 132
     59a:	81 e0       	ldi	r24, 0x01	; 1
     59c:	90 e0       	ldi	r25, 0x00	; 0
     59e:	49 d0       	rcall	.+146    	; 0x632 <SPI_select_slave>
     5a0:	8c 2f       	mov	r24, r28
     5a2:	38 d0       	rcall	.+112    	; 0x614 <SPI_send_byte>
     5a4:	80 e0       	ldi	r24, 0x00	; 0
     5a6:	90 e0       	ldi	r25, 0x00	; 0
     5a8:	44 d0       	rcall	.+136    	; 0x632 <SPI_select_slave>
     5aa:	cf 91       	pop	r28
     5ac:	08 95       	ret

000005ae <MCP_reset>:
     5ae:	81 e0       	ldi	r24, 0x01	; 1
     5b0:	90 e0       	ldi	r25, 0x00	; 0
     5b2:	3f d0       	rcall	.+126    	; 0x632 <SPI_select_slave>
     5b4:	80 ec       	ldi	r24, 0xC0	; 192
     5b6:	2e d0       	rcall	.+92     	; 0x614 <SPI_send_byte>
     5b8:	80 e0       	ldi	r24, 0x00	; 0
     5ba:	90 e0       	ldi	r25, 0x00	; 0
     5bc:	3a c0       	rjmp	.+116    	; 0x632 <SPI_select_slave>
     5be:	08 95       	ret

000005c0 <MCP_init>:
     5c0:	1a d0       	rcall	.+52     	; 0x5f6 <SPI_init>
     5c2:	f5 cf       	rjmp	.-22     	; 0x5ae <MCP_reset>
     5c4:	08 95       	ret

000005c6 <MCP_bit_modify>:

void MCP_bit_modify(char address, char mask_byte, char data_byte)
{
     5c6:	1f 93       	push	r17
     5c8:	cf 93       	push	r28
     5ca:	df 93       	push	r29
     5cc:	18 2f       	mov	r17, r24
     5ce:	d6 2f       	mov	r29, r22
     5d0:	c4 2f       	mov	r28, r20
	SPI_select_slave(1);
     5d2:	81 e0       	ldi	r24, 0x01	; 1
     5d4:	90 e0       	ldi	r25, 0x00	; 0
     5d6:	2d d0       	rcall	.+90     	; 0x632 <SPI_select_slave>
	SPI_send_byte(MCP_BITMOD); //Instruction
     5d8:	85 e0       	ldi	r24, 0x05	; 5
     5da:	1c d0       	rcall	.+56     	; 0x614 <SPI_send_byte>
	SPI_send_byte(address);
     5dc:	81 2f       	mov	r24, r17
     5de:	1a d0       	rcall	.+52     	; 0x614 <SPI_send_byte>
	SPI_send_byte(mask_byte);
     5e0:	8d 2f       	mov	r24, r29
     5e2:	18 d0       	rcall	.+48     	; 0x614 <SPI_send_byte>
	SPI_send_byte(data_byte);
     5e4:	8c 2f       	mov	r24, r28
     5e6:	16 d0       	rcall	.+44     	; 0x614 <SPI_send_byte>
	SPI_select_slave(0);
     5e8:	80 e0       	ldi	r24, 0x00	; 0
     5ea:	90 e0       	ldi	r25, 0x00	; 0
     5ec:	22 d0       	rcall	.+68     	; 0x632 <SPI_select_slave>
}
     5ee:	df 91       	pop	r29
     5f0:	cf 91       	pop	r28
     5f2:	1f 91       	pop	r17
     5f4:	08 95       	ret

000005f6 <SPI_init>:

void SPI_init()
{
	
	//Sets SPI_MISO as output
	DDRB |= (1<<SPI_MOSI);
     5f6:	22 9a       	sbi	0x04, 2	; 4
	
	//Sets SPI_SCK as output
	DDRB |= (1<<SPI_SCK);
     5f8:	21 9a       	sbi	0x04, 1	; 4
	
	//Sets SPI_SS as output
	DDRB |= (1<<SPI_SS);
     5fa:	27 9a       	sbi	0x04, 7	; 4
	
	//Makes the ATmega2560 happy, so we can use the SPI mode
	#ifdef __AVR_ATmega2560__
	DDRB |= (1<<PB0); 
     5fc:	20 9a       	sbi	0x04, 0	; 4
	#endif
	
	//Sets SPI_MISO as input
	DDRB &= ~(1<<SPI_MISO);
     5fe:	23 98       	cbi	0x04, 3	; 4
	
	//Enables master mode
	SPCR |= (1<<MSTR);
     600:	8c b5       	in	r24, 0x2c	; 44
     602:	80 61       	ori	r24, 0x10	; 16
     604:	8c bd       	out	0x2c, r24	; 44

	//Sets leading and trailing edge config, Sets transmittion rate, MCP2515 wants under 10 MHz -> f_osc / 64 is fine
	SPCR |= (0<<CPOL) | (0<<CPHA) | (1<<SPR1);
     606:	8c b5       	in	r24, 0x2c	; 44
     608:	82 60       	ori	r24, 0x02	; 2
     60a:	8c bd       	out	0x2c, r24	; 44
	
	//Enables SPI
	SPCR |= (1<<SPE);
     60c:	8c b5       	in	r24, 0x2c	; 44
     60e:	80 64       	ori	r24, 0x40	; 64
     610:	8c bd       	out	0x2c, r24	; 44
     612:	08 95       	ret

00000614 <SPI_send_byte>:
}

int SPI_send_byte(uint8_t message)
{
	//Puts message in SPI DATA REGISTER
	SPDR = message;
     614:	8e bd       	out	0x2e, r24	; 46
	
	//Waits for transmission to complete
	while (!(SPSR & (1<<SPIF)));
     616:	0d b4       	in	r0, 0x2d	; 45
     618:	07 fe       	sbrs	r0, 7
     61a:	fd cf       	rjmp	.-6      	; 0x616 <SPI_send_byte+0x2>
	
	return 0;
}
     61c:	80 e0       	ldi	r24, 0x00	; 0
     61e:	90 e0       	ldi	r25, 0x00	; 0
     620:	08 95       	ret

00000622 <SPI_receive_byte>:

int SPI_receive_byte()
{
	//Dummy data
	SPI_send_byte(0xFF);
     622:	8f ef       	ldi	r24, 0xFF	; 255
     624:	f7 df       	rcall	.-18     	; 0x614 <SPI_send_byte>
	
	//Waits for transmission to complete
	while(!(SPSR & (1<<SPIF)));
     626:	0d b4       	in	r0, 0x2d	; 45
     628:	07 fe       	sbrs	r0, 7
     62a:	fd cf       	rjmp	.-6      	; 0x626 <SPI_receive_byte+0x4>
	
	//Returns whats in the data register
	return SPDR;
     62c:	8e b5       	in	r24, 0x2e	; 46
}
     62e:	90 e0       	ldi	r25, 0x00	; 0
     630:	08 95       	ret

00000632 <SPI_select_slave>:

void SPI_select_slave(int mode)
{
	if (mode == 1)
     632:	81 30       	cpi	r24, 0x01	; 1
     634:	91 05       	cpc	r25, r1
     636:	11 f4       	brne	.+4      	; 0x63c <SPI_select_slave+0xa>
	{
		//Selects slave
		PORTB &= ~(1<<SPI_SS);
     638:	2f 98       	cbi	0x05, 7	; 5
     63a:	08 95       	ret
	}
	else if (mode == 0)
     63c:	89 2b       	or	r24, r25
     63e:	09 f4       	brne	.+2      	; 0x642 <SPI_select_slave+0x10>
	{
		//Deselects slave
		PORTB |= (1<<SPI_SS);
     640:	2f 9a       	sbi	0x05, 7	; 5
     642:	08 95       	ret

00000644 <UART_send>:
}

void UART_send(unsigned char message)
{
	//Waiting for data buffer to be ready
	while ( !( UCSR0A & (1<<UDRE0)) ){;}
     644:	e0 ec       	ldi	r30, 0xC0	; 192
     646:	f0 e0       	ldi	r31, 0x00	; 0
     648:	90 81       	ld	r25, Z
     64a:	95 ff       	sbrs	r25, 5
     64c:	fd cf       	rjmp	.-6      	; 0x648 <UART_send+0x4>
	
	//Fills data buffer
	UDR0 = message;
     64e:	80 93 c6 00 	sts	0x00C6, r24
     652:	08 95       	ret

00000654 <UART_init>:

static FILE usart_stdout = FDEV_SETUP_STREAM(UART_send, NULL, _FDEV_SETUP_WRITE);

void UART_init(int baudrate)
{
	uint16_t MYUBRR = (F_CPU/16/baudrate)-1;
     654:	9c 01       	movw	r18, r24
     656:	44 27       	eor	r20, r20
     658:	37 fd       	sbrc	r19, 7
     65a:	40 95       	com	r20
     65c:	54 2f       	mov	r21, r20
     65e:	60 e4       	ldi	r22, 0x40	; 64
     660:	72 e4       	ldi	r23, 0x42	; 66
     662:	8f e0       	ldi	r24, 0x0F	; 15
     664:	90 e0       	ldi	r25, 0x00	; 0
     666:	b9 d2       	rcall	.+1394   	; 0xbda <__divmodsi4>
     668:	21 50       	subi	r18, 0x01	; 1
     66a:	31 09       	sbc	r19, r1
	
	//Setting baud rate
	UBRR0H = (unsigned char)(MYUBRR >>8);
     66c:	30 93 c5 00 	sts	0x00C5, r19
	UBRR0L = (unsigned char)(MYUBRR );
     670:	20 93 c4 00 	sts	0x00C4, r18
	
	//Enabling interrupts
	UCSR0B = (1<<RXEN0)|(1<<TXEN0);
     674:	88 e1       	ldi	r24, 0x18	; 24
     676:	80 93 c1 00 	sts	0x00C1, r24
	
	//Setting frame format
	#ifdef __AVR_ATmega162__
	UCSR0C = (1<<URSEL0) | (1<<UCSZ00) | (1<<UCSZ01);
	#elif __AVR_ATmega2560__
	UCSR0C = (3<<UCSZ00);
     67a:	86 e0       	ldi	r24, 0x06	; 6
     67c:	80 93 c2 00 	sts	0x00C2, r24
	#endif
	
	//Links prinf() to USART output
	stdout = &usart_stdout;
     680:	80 e0       	ldi	r24, 0x00	; 0
     682:	92 e0       	ldi	r25, 0x02	; 2
     684:	90 93 8a 02 	sts	0x028A, r25
     688:	80 93 89 02 	sts	0x0289, r24
     68c:	08 95       	ret

0000068e <game_init>:


void game_init()
{
	//Initialises UART communication
	UART_init(9600);
     68e:	80 e8       	ldi	r24, 0x80	; 128
     690:	95 e2       	ldi	r25, 0x25	; 37
     692:	e0 df       	rcall	.-64     	; 0x654 <UART_init>
	
	//CAN startup
	CAN_init(CAN_MODE_NORMAL);
     694:	81 e0       	ldi	r24, 0x01	; 1
     696:	98 dd       	rcall	.-1232   	; 0x1c8 <CAN_init>
	
	//DAC init
	DAC_init();
     698:	4d d0       	rcall	.+154    	; 0x734 <DAC_init>
	
	//ADC init
	adc2560_init();
     69a:	2b d0       	rcall	.+86     	; 0x6f2 <adc2560_init>
	
	//CTRL init
	ctrl_init();
     69c:	c8 d0       	rcall	.+400    	; 0x82e <ctrl_init>
	ctrl_update_ref(0);
     69e:	80 e0       	ldi	r24, 0x00	; 0
     6a0:	90 e0       	ldi	r25, 0x00	; 0
     6a2:	b3 d0       	rcall	.+358    	; 0x80a <ctrl_update_ref>
	
	//Enables interrupts
	sei();
     6a4:	78 94       	sei
	
	printf("Node 2 setup completed\n");
     6a6:	88 e5       	ldi	r24, 0x58	; 88
     6a8:	92 e0       	ldi	r25, 0x02	; 2
     6aa:	db c4       	rjmp	.+2486   	; 0x1062 <puts>
     6ac:	08 95       	ret

000006ae <game_ball_detected>:
	}
	
}

void game_ball_detected()
{
     6ae:	cf 93       	push	r28
     6b0:	df 93       	push	r29
     6b2:	cd b7       	in	r28, 0x3d	; 61
     6b4:	de b7       	in	r29, 0x3e	; 62
     6b6:	2b 97       	sbiw	r28, 0x0b	; 11
     6b8:	0f b6       	in	r0, 0x3f	; 63
     6ba:	f8 94       	cli
     6bc:	de bf       	out	0x3e, r29	; 62
     6be:	0f be       	out	0x3f, r0	; 63
     6c0:	cd bf       	out	0x3d, r28	; 61
	struct can_frame message = CAN_frame_init(ID_IR_SENSOR_TRIGGERED,1);
     6c2:	41 e0       	ldi	r20, 0x01	; 1
     6c4:	61 e0       	ldi	r22, 0x01	; 1
     6c6:	70 e0       	ldi	r23, 0x00	; 0
     6c8:	ce 01       	movw	r24, r28
     6ca:	01 96       	adiw	r24, 0x01	; 1
     6cc:	7b de       	rcall	.-778    	; 0x3c4 <CAN_frame_init>
	CAN_send_frame(&message);
     6ce:	ce 01       	movw	r24, r28
     6d0:	01 96       	adiw	r24, 0x01	; 1
     6d2:	9b dd       	rcall	.-1226   	; 0x20a <CAN_send_frame>
}
     6d4:	2b 96       	adiw	r28, 0x0b	; 11
     6d6:	0f b6       	in	r0, 0x3f	; 63
     6d8:	f8 94       	cli
     6da:	de bf       	out	0x3e, r29	; 62
     6dc:	0f be       	out	0x3f, r0	; 63
     6de:	cd bf       	out	0x3d, r28	; 61
     6e0:	df 91       	pop	r29
     6e2:	cf 91       	pop	r28
     6e4:	08 95       	ret

000006e6 <game_loop>:
void game_loop()
{
	while (1)
	{
		//Listen for messages from node 1
		CAN_handle_message();
     6e6:	99 de       	rcall	.-718    	; 0x41a <CAN_handle_message>
		
		
		//Check if ball is detected, if it is notify node 1
		if (ir_detect_ball())
     6e8:	3d d0       	rcall	.+122    	; 0x764 <ir_detect_ball>
     6ea:	89 2b       	or	r24, r25
     6ec:	e1 f3       	breq	.-8      	; 0x6e6 <game_loop>
		{
			while (1)
			{
				game_ball_detected(); //Sends message to node 1
     6ee:	df df       	rcall	.-66     	; 0x6ae <game_ball_detected>
     6f0:	fe cf       	rjmp	.-4      	; 0x6ee <game_loop+0x8>

000006f2 <adc2560_init>:
#include <stdio.h>

void adc2560_init()
{
	//Enable ADC
	ADCSRA |= (1 << ADEN);
     6f2:	ea e7       	ldi	r30, 0x7A	; 122
     6f4:	f0 e0       	ldi	r31, 0x00	; 0
     6f6:	80 81       	ld	r24, Z
     6f8:	80 68       	ori	r24, 0x80	; 128
     6fa:	80 83       	st	Z, r24

	//Set clock prescaler @128
	ADCSRA |= (3 << ADPS0);
     6fc:	80 81       	ld	r24, Z
     6fe:	83 60       	ori	r24, 0x03	; 3
     700:	80 83       	st	Z, r24
	
	ADMUX |= (1 << REFS0);
     702:	ec e7       	ldi	r30, 0x7C	; 124
     704:	f0 e0       	ldi	r31, 0x00	; 0
     706:	80 81       	ld	r24, Z
     708:	80 64       	ori	r24, 0x40	; 64
     70a:	80 83       	st	Z, r24
     70c:	08 95       	ret

0000070e <adc2560_read_bin>:
}

uint16_t adc2560_read_bin(int ch)
{
	//Select Channel
	ADMUX |= (0x1F & ch);
     70e:	ec e7       	ldi	r30, 0x7C	; 124
     710:	f0 e0       	ldi	r31, 0x00	; 0
     712:	90 81       	ld	r25, Z
     714:	8f 71       	andi	r24, 0x1F	; 31
     716:	98 2b       	or	r25, r24
     718:	90 83       	st	Z, r25
	
	//Start conversion
	ADCSRA |= (1 << ADSC);
     71a:	ea e7       	ldi	r30, 0x7A	; 122
     71c:	f0 e0       	ldi	r31, 0x00	; 0
     71e:	80 81       	ld	r24, Z
     720:	80 64       	ori	r24, 0x40	; 64
     722:	80 83       	st	Z, r24
	
	//Wait for result
	while((1 << ADSC) & ADCSRA){;}
     724:	80 81       	ld	r24, Z
     726:	86 fd       	sbrc	r24, 6
     728:	fd cf       	rjmp	.-6      	; 0x724 <adc2560_read_bin+0x16>
	
	//Read result
	uint16_t voltage = ADC;
     72a:	80 91 78 00 	lds	r24, 0x0078
     72e:	90 91 79 00 	lds	r25, 0x0079
	
	return voltage;
}
     732:	08 95       	ret

00000734 <DAC_init>:
#define DAC_SLAVE_ADDRESS 0x50

void DAC_init()
{
	//Initialize TWI driver from Atmel
	TWI_Master_Initialise();
     734:	a3 d1       	rcall	.+838    	; 0xa7c <TWI_Master_Initialise>
	
	//Enable output on I2C pins
	DDRD |= (1 << PD1) | (1 << PD0);
     736:	8a b1       	in	r24, 0x0a	; 10
     738:	83 60       	ori	r24, 0x03	; 3
     73a:	8a b9       	out	0x0a, r24	; 10
     73c:	08 95       	ret

0000073e <DAC_write_bin>:
	
}

void DAC_write_bin(unsigned char val)
{
     73e:	cf 93       	push	r28
     740:	df 93       	push	r29
     742:	00 d0       	rcall	.+0      	; 0x744 <DAC_write_bin+0x6>
     744:	cd b7       	in	r28, 0x3d	; 61
     746:	de b7       	in	r29, 0x3e	; 62
	//Preventing overflow errors
	if (val > 255) val = 255;
	else if (val < 0) val = 0;
	
	unsigned char message[3];
	message[0] = DAC_SLAVE_ADDRESS;		//Set DAC as slave
     748:	90 e5       	ldi	r25, 0x50	; 80
     74a:	99 83       	std	Y+1, r25	; 0x01
	message[1] = 0;						//We use DAC0
     74c:	1a 82       	std	Y+2, r1	; 0x02
	message[2] = val;					//Send value
     74e:	8b 83       	std	Y+3, r24	; 0x03
	
	TWI_Start_Transceiver_With_Data(message,3);
     750:	63 e0       	ldi	r22, 0x03	; 3
     752:	ce 01       	movw	r24, r28
     754:	01 96       	adiw	r24, 0x01	; 1
     756:	9c d1       	rcall	.+824    	; 0xa90 <TWI_Start_Transceiver_With_Data>
}
     758:	0f 90       	pop	r0
     75a:	0f 90       	pop	r0
     75c:	0f 90       	pop	r0
     75e:	df 91       	pop	r29
     760:	cf 91       	pop	r28
     762:	08 95       	ret

00000764 <ir_detect_ball>:
	detection_count = 0;
}

int ir_detect_ball()
{
	int voltage = adc2560_read_bin(IR_PIN);
     764:	80 e0       	ldi	r24, 0x00	; 0
     766:	90 e0       	ldi	r25, 0x00	; 0
     768:	d2 df       	rcall	.-92     	; 0x70e <adc2560_read_bin>
	
	if (voltage < VOLTAGE_THRESHOLD)
     76a:	49 97       	sbiw	r24, 0x19	; 25
     76c:	a4 f4       	brge	.+40     	; 0x796 <ir_detect_ball+0x32>
	{
		//Increase detection count
		detection_count++;
     76e:	80 91 72 02 	lds	r24, 0x0272
     772:	90 91 73 02 	lds	r25, 0x0273
     776:	01 96       	adiw	r24, 0x01	; 1
     778:	90 93 73 02 	sts	0x0273, r25
     77c:	80 93 72 02 	sts	0x0272, r24
		
		//If we have enough detections the ball is detected
		if (detection_count > DETECTION_LIMIT) return 1;
     780:	20 91 72 02 	lds	r18, 0x0272
     784:	30 91 73 02 	lds	r19, 0x0273
     788:	81 e0       	ldi	r24, 0x01	; 1
     78a:	90 e0       	ldi	r25, 0x00	; 0
     78c:	2b 30       	cpi	r18, 0x0B	; 11
     78e:	31 05       	cpc	r19, r1
     790:	40 f4       	brcc	.+16     	; 0x7a2 <ir_detect_ball+0x3e>
     792:	80 e0       	ldi	r24, 0x00	; 0
     794:	08 95       	ret
	}
	else
	{
		detection_count = 0; //If ball isnt detected reset counter
     796:	10 92 73 02 	sts	0x0273, r1
     79a:	10 92 72 02 	sts	0x0272, r1
	}
	
	return 0;
     79e:	80 e0       	ldi	r24, 0x00	; 0
     7a0:	90 e0       	ldi	r25, 0x00	; 0
}
     7a2:	08 95       	ret

000007a4 <main>:

int main(void)
{
	
	//Initializes drivers
	game_init();
     7a4:	74 df       	rcall	.-280    	; 0x68e <game_init>
	
	//Enters main game loop
	game_loop();
     7a6:	9f df       	rcall	.-194    	; 0x6e6 <game_loop>

     7a8:	80 e0       	ldi	r24, 0x00	; 0
     7aa:	90 e0       	ldi	r25, 0x00	; 0
     7ac:	08 95       	ret

000007ae <ctrl_read_encoder>:
{
	
	int16_t encoder_val = 0;
	
	//Enable Encoder
	PORTH &= ~(1 << O_E);		//Clears O_E to enable encoder
     7ae:	e2 e0       	ldi	r30, 0x02	; 2
     7b0:	f1 e0       	ldi	r31, 0x01	; 1
     7b2:	80 81       	ld	r24, Z
     7b4:	8f 7d       	andi	r24, 0xDF	; 223
     7b6:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     7b8:	8a e6       	ldi	r24, 0x6A	; 106
     7ba:	8a 95       	dec	r24
     7bc:	f1 f7       	brne	.-4      	; 0x7ba <ctrl_read_encoder+0xc>
     7be:	00 c0       	rjmp	.+0      	; 0x7c0 <ctrl_read_encoder+0x12>
	_delay_us(20);
	
	PORTH &= ~(1 << SEL);
     7c0:	80 81       	ld	r24, Z
     7c2:	87 7f       	andi	r24, 0xF7	; 247
     7c4:	80 83       	st	Z, r24
     7c6:	9a e6       	ldi	r25, 0x6A	; 106
     7c8:	9a 95       	dec	r25
     7ca:	f1 f7       	brne	.-4      	; 0x7c8 <ctrl_read_encoder+0x1a>
     7cc:	00 c0       	rjmp	.+0      	; 0x7ce <ctrl_read_encoder+0x20>
	_delay_us(20);
	
	encoder_val |= (PINK << 8);		//Reads upper bits of encoder
     7ce:	20 91 06 01 	lds	r18, 0x0106
	
	PORTH |= (1 << SEL);
     7d2:	80 81       	ld	r24, Z
     7d4:	88 60       	ori	r24, 0x08	; 8
     7d6:	80 83       	st	Z, r24
     7d8:	8a e6       	ldi	r24, 0x6A	; 106
     7da:	8a 95       	dec	r24
     7dc:	f1 f7       	brne	.-4      	; 0x7da <ctrl_read_encoder+0x2c>
     7de:	00 c0       	rjmp	.+0      	; 0x7e0 <ctrl_read_encoder+0x32>
	_delay_us(20);

	encoder_val |= (PINK << 0);		//Reads lower bits of encoder
     7e0:	80 91 06 01 	lds	r24, 0x0106
	
	//Toggles reset
	PORTH &= ~(1 << RST_);
     7e4:	90 81       	ld	r25, Z
     7e6:	9f 7b       	andi	r25, 0xBF	; 191
     7e8:	90 83       	st	Z, r25
     7ea:	9a e6       	ldi	r25, 0x6A	; 106
     7ec:	9a 95       	dec	r25
     7ee:	f1 f7       	brne	.-4      	; 0x7ec <ctrl_read_encoder+0x3e>
     7f0:	00 c0       	rjmp	.+0      	; 0x7f2 <ctrl_read_encoder+0x44>
	_delay_us(20);
	PORTH |= (1 << RST_);
     7f2:	90 81       	ld	r25, Z
     7f4:	90 64       	ori	r25, 0x40	; 64
     7f6:	90 83       	st	Z, r25
	
	//Sets O_E to disable encoder
	PORTH |= (1 << O_E);
     7f8:	90 81       	ld	r25, Z
     7fa:	90 62       	ori	r25, 0x20	; 32
     7fc:	90 83       	st	Z, r25
	_delay_us(20);
	
	PORTH &= ~(1 << SEL);
	_delay_us(20);
	
	encoder_val |= (PINK << 8);		//Reads upper bits of encoder
     7fe:	90 e0       	ldi	r25, 0x00	; 0
	
	PORTH |= (1 << SEL);
	_delay_us(20);

	encoder_val |= (PINK << 0);		//Reads lower bits of encoder
     800:	92 2b       	or	r25, r18
	//Sets O_E to disable encoder
	PORTH |= (1 << O_E);
	
	return -encoder_val;
	
}
     802:	91 95       	neg	r25
     804:	81 95       	neg	r24
     806:	91 09       	sbc	r25, r1
     808:	08 95       	ret

0000080a <ctrl_update_ref>:
	ctrl_apply_voltage(curr_u);
}

void ctrl_update_ref(int r)
{
	ref_vel = r;
     80a:	90 93 86 02 	sts	0x0286, r25
     80e:	80 93 85 02 	sts	0x0285, r24
     812:	08 95       	ret

00000814 <ctrl_reset>:
}

void ctrl_reset()
{
	error_sum = 0;
     814:	10 92 81 02 	sts	0x0281, r1
     818:	10 92 82 02 	sts	0x0282, r1
     81c:	10 92 83 02 	sts	0x0283, r1
     820:	10 92 84 02 	sts	0x0284, r1
	ref_vel = 0;
     824:	10 92 86 02 	sts	0x0286, r1
     828:	10 92 85 02 	sts	0x0285, r1
     82c:	08 95       	ret

0000082e <ctrl_init>:
float KI = 0.4;

void ctrl_init()
{
	//Enables output from pins
	DDRH = 0xFF;
     82e:	8f ef       	ldi	r24, 0xFF	; 255
     830:	80 93 01 01 	sts	0x0101, r24
	
	//Enables input from encoder
	DDRK = 0x00;
     834:	10 92 07 01 	sts	0x0107, r1
	
	//Enables DAC
	DAC_init();
     838:	7d df       	rcall	.-262    	; 0x734 <DAC_init>
	
	//Enable motor
	PORTH |= (1 << EN);
     83a:	e2 e0       	ldi	r30, 0x02	; 2
     83c:	f1 e0       	ldi	r31, 0x01	; 1
     83e:	80 81       	ld	r24, Z
     840:	80 61       	ori	r24, 0x10	; 16
     842:	80 83       	st	Z, r24
	
	//Enable !RST
	PORTH |= (1 << RST_);
     844:	80 81       	ld	r24, Z
     846:	80 64       	ori	r24, 0x40	; 64
     848:	80 83       	st	Z, r24
	
	//Resets all values
	ctrl_reset();
     84a:	e4 df       	rcall	.-56     	; 0x814 <ctrl_reset>
	
	//Activate timer for regulating
	timer2560_init();
     84c:	d7 d0       	rcall	.+430    	; 0x9fc <timer2560_init>
	
	//Activate DAC for controlling motor
	DAC_init();
     84e:	72 df       	rcall	.-284    	; 0x734 <DAC_init>
	
	//Activate PA0 output
	DDRA |= (1 << SOL_PIN);
     850:	08 9a       	sbi	0x01, 0	; 1
	PORTA |= (1 << SOL_PIN);
     852:	10 9a       	sbi	0x02, 0	; 2
     854:	08 95       	ret

00000856 <ctrl_apply_voltage>:
}

void ctrl_apply_voltage(int v)
{
	//Switch direction of motor
	if (v < 0)
     856:	99 23       	and	r25, r25
     858:	4c f4       	brge	.+18     	; 0x86c <ctrl_apply_voltage+0x16>
	{
		PORTH |= (1 << DIR);
     85a:	e2 e0       	ldi	r30, 0x02	; 2
     85c:	f1 e0       	ldi	r31, 0x01	; 1
     85e:	20 81       	ld	r18, Z
     860:	22 60       	ori	r18, 0x02	; 2
     862:	20 83       	st	Z, r18
		v *= -1;
     864:	91 95       	neg	r25
     866:	81 95       	neg	r24
     868:	91 09       	sbc	r25, r1
     86a:	05 c0       	rjmp	.+10     	; 0x876 <ctrl_apply_voltage+0x20>
	}
	else
	{
		PORTH &= ~(1 << DIR);
     86c:	e2 e0       	ldi	r30, 0x02	; 2
     86e:	f1 e0       	ldi	r31, 0x01	; 1
     870:	20 81       	ld	r18, Z
     872:	2d 7f       	andi	r18, 0xFD	; 253
     874:	20 83       	st	Z, r18
	}
	
	DAC_write_bin(v);
     876:	63 cf       	rjmp	.-314    	; 0x73e <DAC_write_bin>
     878:	08 95       	ret

0000087a <ctrl_regulate>:
	return -encoder_val;
	
}

void ctrl_regulate()
{	
     87a:	8f 92       	push	r8
     87c:	9f 92       	push	r9
     87e:	af 92       	push	r10
     880:	bf 92       	push	r11
     882:	cf 92       	push	r12
     884:	df 92       	push	r13
     886:	ef 92       	push	r14
     888:	ff 92       	push	r15
	
	
	//Measure velocity
	curr_vel = ctrl_read_encoder();
     88a:	91 df       	rcall	.-222    	; 0x7ae <ctrl_read_encoder>
     88c:	90 93 80 02 	sts	0x0280, r25
     890:	80 93 7f 02 	sts	0x027F, r24
	
	//Calculate error
	curr_error = CONTROLLER_DT*curr_vel - ref_vel;
     894:	60 91 7f 02 	lds	r22, 0x027F
     898:	70 91 80 02 	lds	r23, 0x0280
     89c:	a0 90 85 02 	lds	r10, 0x0285
     8a0:	b0 90 86 02 	lds	r11, 0x0286
     8a4:	88 27       	eor	r24, r24
     8a6:	77 fd       	sbrc	r23, 7
     8a8:	80 95       	com	r24
     8aa:	98 2f       	mov	r25, r24
     8ac:	da d2       	rcall	.+1460   	; 0xe62 <__floatsisf>
     8ae:	2d ec       	ldi	r18, 0xCD	; 205
     8b0:	3c ec       	ldi	r19, 0xCC	; 204
     8b2:	4c e4       	ldi	r20, 0x4C	; 76
     8b4:	5d e3       	ldi	r21, 0x3D	; 61
     8b6:	61 d3       	rcall	.+1730   	; 0xf7a <__mulsf3>
     8b8:	6b 01       	movw	r12, r22
     8ba:	7c 01       	movw	r14, r24
     8bc:	b5 01       	movw	r22, r10
     8be:	88 27       	eor	r24, r24
     8c0:	77 fd       	sbrc	r23, 7
     8c2:	80 95       	com	r24
     8c4:	98 2f       	mov	r25, r24
     8c6:	cd d2       	rcall	.+1434   	; 0xe62 <__floatsisf>
     8c8:	9b 01       	movw	r18, r22
     8ca:	ac 01       	movw	r20, r24
     8cc:	c7 01       	movw	r24, r14
     8ce:	b6 01       	movw	r22, r12
     8d0:	c8 d1       	rcall	.+912    	; 0xc62 <__subsf3>
     8d2:	94 d2       	rcall	.+1320   	; 0xdfc <__fixsfsi>
     8d4:	70 93 7e 02 	sts	0x027E, r23
     8d8:	60 93 7d 02 	sts	0x027D, r22
	
	//Update error sum
	error_sum += CONTROLLER_DT * curr_error;
     8dc:	60 91 7d 02 	lds	r22, 0x027D
     8e0:	70 91 7e 02 	lds	r23, 0x027E
     8e4:	c0 90 81 02 	lds	r12, 0x0281
     8e8:	d0 90 82 02 	lds	r13, 0x0282
     8ec:	e0 90 83 02 	lds	r14, 0x0283
     8f0:	f0 90 84 02 	lds	r15, 0x0284
     8f4:	88 27       	eor	r24, r24
     8f6:	77 fd       	sbrc	r23, 7
     8f8:	80 95       	com	r24
     8fa:	98 2f       	mov	r25, r24
     8fc:	b2 d2       	rcall	.+1380   	; 0xe62 <__floatsisf>
     8fe:	2d ec       	ldi	r18, 0xCD	; 205
     900:	3c ec       	ldi	r19, 0xCC	; 204
     902:	4c e4       	ldi	r20, 0x4C	; 76
     904:	5d e3       	ldi	r21, 0x3D	; 61
     906:	39 d3       	rcall	.+1650   	; 0xf7a <__mulsf3>
     908:	a7 01       	movw	r20, r14
     90a:	96 01       	movw	r18, r12
     90c:	ab d1       	rcall	.+854    	; 0xc64 <__addsf3>
     90e:	60 93 81 02 	sts	0x0281, r22
     912:	70 93 82 02 	sts	0x0282, r23
     916:	80 93 83 02 	sts	0x0283, r24
     91a:	90 93 84 02 	sts	0x0284, r25
	
	//Calculate voltage
	curr_u = KP*curr_error + KI*error_sum;
     91e:	60 91 7d 02 	lds	r22, 0x027D
     922:	70 91 7e 02 	lds	r23, 0x027E
     926:	80 90 81 02 	lds	r8, 0x0281
     92a:	90 90 82 02 	lds	r9, 0x0282
     92e:	a0 90 83 02 	lds	r10, 0x0283
     932:	b0 90 84 02 	lds	r11, 0x0284
     936:	88 27       	eor	r24, r24
     938:	77 fd       	sbrc	r23, 7
     93a:	80 95       	com	r24
     93c:	98 2f       	mov	r25, r24
     93e:	91 d2       	rcall	.+1314   	; 0xe62 <__floatsisf>
     940:	20 91 12 02 	lds	r18, 0x0212
     944:	30 91 13 02 	lds	r19, 0x0213
     948:	40 91 14 02 	lds	r20, 0x0214
     94c:	50 91 15 02 	lds	r21, 0x0215
     950:	14 d3       	rcall	.+1576   	; 0xf7a <__mulsf3>
     952:	6b 01       	movw	r12, r22
     954:	7c 01       	movw	r14, r24
     956:	20 91 0e 02 	lds	r18, 0x020E
     95a:	30 91 0f 02 	lds	r19, 0x020F
     95e:	40 91 10 02 	lds	r20, 0x0210
     962:	50 91 11 02 	lds	r21, 0x0211
     966:	c5 01       	movw	r24, r10
     968:	b4 01       	movw	r22, r8
     96a:	07 d3       	rcall	.+1550   	; 0xf7a <__mulsf3>
     96c:	9b 01       	movw	r18, r22
     96e:	ac 01       	movw	r20, r24
     970:	c7 01       	movw	r24, r14
     972:	b6 01       	movw	r22, r12
     974:	77 d1       	rcall	.+750    	; 0xc64 <__addsf3>
     976:	42 d2       	rcall	.+1156   	; 0xdfc <__fixsfsi>
     978:	70 93 7c 02 	sts	0x027C, r23
     97c:	60 93 7b 02 	sts	0x027B, r22
	
	//Limit u
	if (curr_u > 255) curr_u = 255;
     980:	80 91 7b 02 	lds	r24, 0x027B
     984:	90 91 7c 02 	lds	r25, 0x027C
     988:	8f 3f       	cpi	r24, 0xFF	; 255
     98a:	91 05       	cpc	r25, r1
     98c:	39 f0       	breq	.+14     	; 0x99c <ctrl_regulate+0x122>
     98e:	34 f0       	brlt	.+12     	; 0x99c <ctrl_regulate+0x122>
     990:	8f ef       	ldi	r24, 0xFF	; 255
     992:	90 e0       	ldi	r25, 0x00	; 0
     994:	90 93 7c 02 	sts	0x027C, r25
     998:	80 93 7b 02 	sts	0x027B, r24
	if (curr_u < -255) curr_u = -255;
     99c:	80 91 7b 02 	lds	r24, 0x027B
     9a0:	90 91 7c 02 	lds	r25, 0x027C
     9a4:	81 30       	cpi	r24, 0x01	; 1
     9a6:	9f 4f       	sbci	r25, 0xFF	; 255
     9a8:	34 f4       	brge	.+12     	; 0x9b6 <ctrl_regulate+0x13c>
     9aa:	81 e0       	ldi	r24, 0x01	; 1
     9ac:	9f ef       	ldi	r25, 0xFF	; 255
     9ae:	90 93 7c 02 	sts	0x027C, r25
     9b2:	80 93 7b 02 	sts	0x027B, r24
	
	//Apply 
	ctrl_apply_voltage(curr_u);
     9b6:	80 91 7b 02 	lds	r24, 0x027B
     9ba:	90 91 7c 02 	lds	r25, 0x027C
     9be:	4b df       	rcall	.-362    	; 0x856 <ctrl_apply_voltage>
}
     9c0:	ff 90       	pop	r15
     9c2:	ef 90       	pop	r14
     9c4:	df 90       	pop	r13
     9c6:	cf 90       	pop	r12
     9c8:	bf 90       	pop	r11
     9ca:	af 90       	pop	r10
     9cc:	9f 90       	pop	r9
     9ce:	8f 90       	pop	r8
     9d0:	08 95       	ret

000009d2 <ctrl_fire_sol>:
}

void ctrl_fire_sol()
{
	
	PORTA &= ~(1 << SOL_PIN);
     9d2:	10 98       	cbi	0x02, 0	; 2
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     9d4:	2f ef       	ldi	r18, 0xFF	; 255
     9d6:	81 ee       	ldi	r24, 0xE1	; 225
     9d8:	94 e0       	ldi	r25, 0x04	; 4
     9da:	21 50       	subi	r18, 0x01	; 1
     9dc:	80 40       	sbci	r24, 0x00	; 0
     9de:	90 40       	sbci	r25, 0x00	; 0
     9e0:	e1 f7       	brne	.-8      	; 0x9da <ctrl_fire_sol+0x8>
     9e2:	00 c0       	rjmp	.+0      	; 0x9e4 <ctrl_fire_sol+0x12>
     9e4:	00 00       	nop
	_delay_ms(100);
	PORTA |= (1 << SOL_PIN);
     9e6:	10 9a       	sbi	0x02, 0	; 2
     9e8:	08 95       	ret

000009ea <ctrl_update_KP>:
	
}

void ctrl_update_KP(float p){ KP = p; }
     9ea:	60 93 12 02 	sts	0x0212, r22
     9ee:	70 93 13 02 	sts	0x0213, r23
     9f2:	80 93 14 02 	sts	0x0214, r24
     9f6:	90 93 15 02 	sts	0x0215, r25
     9fa:	08 95       	ret

000009fc <timer2560_init>:
#include <avr/interrupt.h>

int timer2560_init()
{
	
	TCCR3A |= (1 << WGM31) | (0 << WGM30); //ENABLE CTC MODE
     9fc:	e0 e9       	ldi	r30, 0x90	; 144
     9fe:	f0 e0       	ldi	r31, 0x00	; 0
     a00:	80 81       	ld	r24, Z
     a02:	82 60       	ori	r24, 0x02	; 2
     a04:	80 83       	st	Z, r24
	TCCR3B |= (1 << WGM32) | (0 << WGM33); //ENABLE CTC MODE
     a06:	e1 e9       	ldi	r30, 0x91	; 145
     a08:	f0 e0       	ldi	r31, 0x00	; 0
     a0a:	80 81       	ld	r24, Z
     a0c:	88 60       	ori	r24, 0x08	; 8
     a0e:	80 83       	st	Z, r24
	
	TCCR3B |= (3 << CS30);  //Prescaler at 64
     a10:	80 81       	ld	r24, Z
     a12:	83 60       	ori	r24, 0x03	; 3
     a14:	80 83       	st	Z, r24
	
	OCR3A = (F_CPU/64) * CONTROLLER_DT; //Sets compare value according to controller DT 
     a16:	84 ed       	ldi	r24, 0xD4	; 212
     a18:	90 e3       	ldi	r25, 0x30	; 48
     a1a:	90 93 99 00 	sts	0x0099, r25
     a1e:	80 93 98 00 	sts	0x0098, r24
	
	TIMSK3 = (1 << OCIE3A); //Enable interrupt
     a22:	82 e0       	ldi	r24, 0x02	; 2
     a24:	80 93 71 00 	sts	0x0071, r24
	
	return 0;
}
     a28:	80 e0       	ldi	r24, 0x00	; 0
     a2a:	90 e0       	ldi	r25, 0x00	; 0
     a2c:	08 95       	ret

00000a2e <__vector_32>:

//Enables interrupt vector, regulates when timer goes off
ISR(TIMER3_COMPA_vect)
{
     a2e:	1f 92       	push	r1
     a30:	0f 92       	push	r0
     a32:	0f b6       	in	r0, 0x3f	; 63
     a34:	0f 92       	push	r0
     a36:	11 24       	eor	r1, r1
     a38:	0b b6       	in	r0, 0x3b	; 59
     a3a:	0f 92       	push	r0
     a3c:	2f 93       	push	r18
     a3e:	3f 93       	push	r19
     a40:	4f 93       	push	r20
     a42:	5f 93       	push	r21
     a44:	6f 93       	push	r22
     a46:	7f 93       	push	r23
     a48:	8f 93       	push	r24
     a4a:	9f 93       	push	r25
     a4c:	af 93       	push	r26
     a4e:	bf 93       	push	r27
     a50:	ef 93       	push	r30
     a52:	ff 93       	push	r31
	ctrl_regulate();
     a54:	12 df       	rcall	.-476    	; 0x87a <ctrl_regulate>
}
     a56:	ff 91       	pop	r31
     a58:	ef 91       	pop	r30
     a5a:	bf 91       	pop	r27
     a5c:	af 91       	pop	r26
     a5e:	9f 91       	pop	r25
     a60:	8f 91       	pop	r24
     a62:	7f 91       	pop	r23
     a64:	6f 91       	pop	r22
     a66:	5f 91       	pop	r21
     a68:	4f 91       	pop	r20
     a6a:	3f 91       	pop	r19
     a6c:	2f 91       	pop	r18
     a6e:	0f 90       	pop	r0
     a70:	0b be       	out	0x3b, r0	; 59
     a72:	0f 90       	pop	r0
     a74:	0f be       	out	0x3f, r0	; 63
     a76:	0f 90       	pop	r0
     a78:	1f 90       	pop	r1
     a7a:	18 95       	reti

00000a7c <TWI_Master_Initialise>:
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
}
     a7c:	8c e0       	ldi	r24, 0x0C	; 12
     a7e:	80 93 b8 00 	sts	0x00B8, r24
     a82:	8f ef       	ldi	r24, 0xFF	; 255
     a84:	80 93 bb 00 	sts	0x00BB, r24
     a88:	84 e0       	ldi	r24, 0x04	; 4
     a8a:	80 93 bc 00 	sts	0x00BC, r24
     a8e:	08 95       	ret

00000a90 <TWI_Start_Transceiver_With_Data>:
     a90:	ec eb       	ldi	r30, 0xBC	; 188
     a92:	f0 e0       	ldi	r31, 0x00	; 0
     a94:	20 81       	ld	r18, Z
     a96:	20 fd       	sbrc	r18, 0
     a98:	fd cf       	rjmp	.-6      	; 0xa94 <TWI_Start_Transceiver_With_Data+0x4>
     a9a:	60 93 76 02 	sts	0x0276, r22
     a9e:	fc 01       	movw	r30, r24
     aa0:	20 81       	ld	r18, Z
     aa2:	20 93 77 02 	sts	0x0277, r18
     aa6:	20 fd       	sbrc	r18, 0
     aa8:	0c c0       	rjmp	.+24     	; 0xac2 <TWI_Start_Transceiver_With_Data+0x32>
     aaa:	62 30       	cpi	r22, 0x02	; 2
     aac:	50 f0       	brcs	.+20     	; 0xac2 <TWI_Start_Transceiver_With_Data+0x32>
     aae:	dc 01       	movw	r26, r24
     ab0:	11 96       	adiw	r26, 0x01	; 1
     ab2:	e8 e7       	ldi	r30, 0x78	; 120
     ab4:	f2 e0       	ldi	r31, 0x02	; 2
     ab6:	81 e0       	ldi	r24, 0x01	; 1
     ab8:	9d 91       	ld	r25, X+
     aba:	91 93       	st	Z+, r25
     abc:	8f 5f       	subi	r24, 0xFF	; 255
     abe:	86 13       	cpse	r24, r22
     ac0:	fb cf       	rjmp	.-10     	; 0xab8 <TWI_Start_Transceiver_With_Data+0x28>
     ac2:	10 92 75 02 	sts	0x0275, r1
     ac6:	88 ef       	ldi	r24, 0xF8	; 248
     ac8:	80 93 16 02 	sts	0x0216, r24
     acc:	85 ea       	ldi	r24, 0xA5	; 165
     ace:	80 93 bc 00 	sts	0x00BC, r24
     ad2:	08 95       	ret

00000ad4 <__vector_39>:
This function is the Interrupt Service Routine (ISR), and called when the TWI interrupt is triggered;
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/
ISR(TWI_vect)
{
     ad4:	1f 92       	push	r1
     ad6:	0f 92       	push	r0
     ad8:	0f b6       	in	r0, 0x3f	; 63
     ada:	0f 92       	push	r0
     adc:	11 24       	eor	r1, r1
     ade:	0b b6       	in	r0, 0x3b	; 59
     ae0:	0f 92       	push	r0
     ae2:	2f 93       	push	r18
     ae4:	3f 93       	push	r19
     ae6:	8f 93       	push	r24
     ae8:	9f 93       	push	r25
     aea:	af 93       	push	r26
     aec:	bf 93       	push	r27
     aee:	ef 93       	push	r30
     af0:	ff 93       	push	r31
  static unsigned char TWI_bufPtr;
  
  switch (TWSR)
     af2:	80 91 b9 00 	lds	r24, 0x00B9
     af6:	90 e0       	ldi	r25, 0x00	; 0
     af8:	fc 01       	movw	r30, r24
     afa:	38 97       	sbiw	r30, 0x08	; 8
     afc:	e1 35       	cpi	r30, 0x51	; 81
     afe:	f1 05       	cpc	r31, r1
     b00:	08 f0       	brcs	.+2      	; 0xb04 <__vector_39+0x30>
     b02:	55 c0       	rjmp	.+170    	; 0xbae <__vector_39+0xda>
     b04:	ee 58       	subi	r30, 0x8E	; 142
     b06:	ff 4f       	sbci	r31, 0xFF	; 255
     b08:	84 c0       	rjmp	.+264    	; 0xc12 <__tablejump2__>
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
     b0a:	10 92 74 02 	sts	0x0274, r1
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
     b0e:	e0 91 74 02 	lds	r30, 0x0274
     b12:	80 91 76 02 	lds	r24, 0x0276
     b16:	e8 17       	cp	r30, r24
     b18:	70 f4       	brcc	.+28     	; 0xb36 <__vector_39+0x62>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
     b1a:	81 e0       	ldi	r24, 0x01	; 1
     b1c:	8e 0f       	add	r24, r30
     b1e:	80 93 74 02 	sts	0x0274, r24
     b22:	f0 e0       	ldi	r31, 0x00	; 0
     b24:	e9 58       	subi	r30, 0x89	; 137
     b26:	fd 4f       	sbci	r31, 0xFD	; 253
     b28:	80 81       	ld	r24, Z
     b2a:	80 93 bb 00 	sts	0x00BB, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     b2e:	85 e8       	ldi	r24, 0x85	; 133
     b30:	80 93 bc 00 	sts	0x00BC, r24
     b34:	43 c0       	rjmp	.+134    	; 0xbbc <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
               (0<<TWWC);                                 //  
      }else                    // Send STOP after last byte
      {
        TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     b36:	80 91 75 02 	lds	r24, 0x0275
     b3a:	81 60       	ori	r24, 0x01	; 1
     b3c:	80 93 75 02 	sts	0x0275, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     b40:	84 e9       	ldi	r24, 0x94	; 148
     b42:	80 93 bc 00 	sts	0x00BC, r24
     b46:	3a c0       	rjmp	.+116    	; 0xbbc <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
     b48:	e0 91 74 02 	lds	r30, 0x0274
     b4c:	81 e0       	ldi	r24, 0x01	; 1
     b4e:	8e 0f       	add	r24, r30
     b50:	80 93 74 02 	sts	0x0274, r24
     b54:	80 91 bb 00 	lds	r24, 0x00BB
     b58:	f0 e0       	ldi	r31, 0x00	; 0
     b5a:	e9 58       	subi	r30, 0x89	; 137
     b5c:	fd 4f       	sbci	r31, 0xFD	; 253
     b5e:	80 83       	st	Z, r24
    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
     b60:	20 91 74 02 	lds	r18, 0x0274
     b64:	30 e0       	ldi	r19, 0x00	; 0
     b66:	80 91 76 02 	lds	r24, 0x0276
     b6a:	90 e0       	ldi	r25, 0x00	; 0
     b6c:	01 97       	sbiw	r24, 0x01	; 1
     b6e:	28 17       	cp	r18, r24
     b70:	39 07       	cpc	r19, r25
     b72:	24 f4       	brge	.+8      	; 0xb7c <__vector_39+0xa8>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     b74:	85 ec       	ldi	r24, 0xC5	; 197
     b76:	80 93 bc 00 	sts	0x00BC, r24
     b7a:	20 c0       	rjmp	.+64     	; 0xbbc <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     b7c:	85 e8       	ldi	r24, 0x85	; 133
     b7e:	80 93 bc 00 	sts	0x00BC, r24
     b82:	1c c0       	rjmp	.+56     	; 0xbbc <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
     b84:	80 91 bb 00 	lds	r24, 0x00BB
     b88:	e0 91 74 02 	lds	r30, 0x0274
     b8c:	f0 e0       	ldi	r31, 0x00	; 0
     b8e:	e9 58       	subi	r30, 0x89	; 137
     b90:	fd 4f       	sbci	r31, 0xFD	; 253
     b92:	80 83       	st	Z, r24
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     b94:	80 91 75 02 	lds	r24, 0x0275
     b98:	81 60       	ori	r24, 0x01	; 1
     b9a:	80 93 75 02 	sts	0x0275, r24
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     b9e:	84 e9       	ldi	r24, 0x94	; 148
     ba0:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
     ba4:	0b c0       	rjmp	.+22     	; 0xbbc <__vector_39+0xe8>
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     ba6:	85 ea       	ldi	r24, 0xA5	; 165
     ba8:	80 93 bc 00 	sts	0x00BC, r24
             (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
             (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
             (0<<TWWC);                                 //
      break;
     bac:	07 c0       	rjmp	.+14     	; 0xbbc <__vector_39+0xe8>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = 0
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
     bae:	80 91 b9 00 	lds	r24, 0x00B9
     bb2:	80 93 16 02 	sts	0x0216, r24
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
     bb6:	84 e0       	ldi	r24, 0x04	; 4
     bb8:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }
}
     bbc:	ff 91       	pop	r31
     bbe:	ef 91       	pop	r30
     bc0:	bf 91       	pop	r27
     bc2:	af 91       	pop	r26
     bc4:	9f 91       	pop	r25
     bc6:	8f 91       	pop	r24
     bc8:	3f 91       	pop	r19
     bca:	2f 91       	pop	r18
     bcc:	0f 90       	pop	r0
     bce:	0b be       	out	0x3b, r0	; 59
     bd0:	0f 90       	pop	r0
     bd2:	0f be       	out	0x3f, r0	; 63
     bd4:	0f 90       	pop	r0
     bd6:	1f 90       	pop	r1
     bd8:	18 95       	reti

00000bda <__divmodsi4>:
     bda:	05 2e       	mov	r0, r21
     bdc:	97 fb       	bst	r25, 7
     bde:	16 f4       	brtc	.+4      	; 0xbe4 <__divmodsi4+0xa>
     be0:	00 94       	com	r0
     be2:	0f d0       	rcall	.+30     	; 0xc02 <__negsi2>
     be4:	57 fd       	sbrc	r21, 7
     be6:	05 d0       	rcall	.+10     	; 0xbf2 <__divmodsi4_neg2>
     be8:	1a d0       	rcall	.+52     	; 0xc1e <__udivmodsi4>
     bea:	07 fc       	sbrc	r0, 7
     bec:	02 d0       	rcall	.+4      	; 0xbf2 <__divmodsi4_neg2>
     bee:	46 f4       	brtc	.+16     	; 0xc00 <__divmodsi4_exit>
     bf0:	08 c0       	rjmp	.+16     	; 0xc02 <__negsi2>

00000bf2 <__divmodsi4_neg2>:
     bf2:	50 95       	com	r21
     bf4:	40 95       	com	r20
     bf6:	30 95       	com	r19
     bf8:	21 95       	neg	r18
     bfa:	3f 4f       	sbci	r19, 0xFF	; 255
     bfc:	4f 4f       	sbci	r20, 0xFF	; 255
     bfe:	5f 4f       	sbci	r21, 0xFF	; 255

00000c00 <__divmodsi4_exit>:
     c00:	08 95       	ret

00000c02 <__negsi2>:
     c02:	90 95       	com	r25
     c04:	80 95       	com	r24
     c06:	70 95       	com	r23
     c08:	61 95       	neg	r22
     c0a:	7f 4f       	sbci	r23, 0xFF	; 255
     c0c:	8f 4f       	sbci	r24, 0xFF	; 255
     c0e:	9f 4f       	sbci	r25, 0xFF	; 255
     c10:	08 95       	ret

00000c12 <__tablejump2__>:
     c12:	ee 0f       	add	r30, r30
     c14:	ff 1f       	adc	r31, r31

00000c16 <__tablejump__>:
     c16:	05 90       	lpm	r0, Z+
     c18:	f4 91       	lpm	r31, Z
     c1a:	e0 2d       	mov	r30, r0
     c1c:	19 94       	eijmp

00000c1e <__udivmodsi4>:
     c1e:	a1 e2       	ldi	r26, 0x21	; 33
     c20:	1a 2e       	mov	r1, r26
     c22:	aa 1b       	sub	r26, r26
     c24:	bb 1b       	sub	r27, r27
     c26:	fd 01       	movw	r30, r26
     c28:	0d c0       	rjmp	.+26     	; 0xc44 <__udivmodsi4_ep>

00000c2a <__udivmodsi4_loop>:
     c2a:	aa 1f       	adc	r26, r26
     c2c:	bb 1f       	adc	r27, r27
     c2e:	ee 1f       	adc	r30, r30
     c30:	ff 1f       	adc	r31, r31
     c32:	a2 17       	cp	r26, r18
     c34:	b3 07       	cpc	r27, r19
     c36:	e4 07       	cpc	r30, r20
     c38:	f5 07       	cpc	r31, r21
     c3a:	20 f0       	brcs	.+8      	; 0xc44 <__udivmodsi4_ep>
     c3c:	a2 1b       	sub	r26, r18
     c3e:	b3 0b       	sbc	r27, r19
     c40:	e4 0b       	sbc	r30, r20
     c42:	f5 0b       	sbc	r31, r21

00000c44 <__udivmodsi4_ep>:
     c44:	66 1f       	adc	r22, r22
     c46:	77 1f       	adc	r23, r23
     c48:	88 1f       	adc	r24, r24
     c4a:	99 1f       	adc	r25, r25
     c4c:	1a 94       	dec	r1
     c4e:	69 f7       	brne	.-38     	; 0xc2a <__udivmodsi4_loop>
     c50:	60 95       	com	r22
     c52:	70 95       	com	r23
     c54:	80 95       	com	r24
     c56:	90 95       	com	r25
     c58:	9b 01       	movw	r18, r22
     c5a:	ac 01       	movw	r20, r24
     c5c:	bd 01       	movw	r22, r26
     c5e:	cf 01       	movw	r24, r30
     c60:	08 95       	ret

00000c62 <__subsf3>:
     c62:	50 58       	subi	r21, 0x80	; 128

00000c64 <__addsf3>:
     c64:	bb 27       	eor	r27, r27
     c66:	aa 27       	eor	r26, r26
     c68:	0e d0       	rcall	.+28     	; 0xc86 <__addsf3x>
     c6a:	4d c1       	rjmp	.+666    	; 0xf06 <__fp_round>
     c6c:	3e d1       	rcall	.+636    	; 0xeea <__fp_pscA>
     c6e:	30 f0       	brcs	.+12     	; 0xc7c <__addsf3+0x18>
     c70:	43 d1       	rcall	.+646    	; 0xef8 <__fp_pscB>
     c72:	20 f0       	brcs	.+8      	; 0xc7c <__addsf3+0x18>
     c74:	31 f4       	brne	.+12     	; 0xc82 <__addsf3+0x1e>
     c76:	9f 3f       	cpi	r25, 0xFF	; 255
     c78:	11 f4       	brne	.+4      	; 0xc7e <__addsf3+0x1a>
     c7a:	1e f4       	brtc	.+6      	; 0xc82 <__addsf3+0x1e>
     c7c:	33 c1       	rjmp	.+614    	; 0xee4 <__fp_nan>
     c7e:	0e f4       	brtc	.+2      	; 0xc82 <__addsf3+0x1e>
     c80:	e0 95       	com	r30
     c82:	e7 fb       	bst	r30, 7
     c84:	29 c1       	rjmp	.+594    	; 0xed8 <__fp_inf>

00000c86 <__addsf3x>:
     c86:	e9 2f       	mov	r30, r25
     c88:	4f d1       	rcall	.+670    	; 0xf28 <__fp_split3>
     c8a:	80 f3       	brcs	.-32     	; 0xc6c <__addsf3+0x8>
     c8c:	ba 17       	cp	r27, r26
     c8e:	62 07       	cpc	r22, r18
     c90:	73 07       	cpc	r23, r19
     c92:	84 07       	cpc	r24, r20
     c94:	95 07       	cpc	r25, r21
     c96:	18 f0       	brcs	.+6      	; 0xc9e <__addsf3x+0x18>
     c98:	71 f4       	brne	.+28     	; 0xcb6 <__addsf3x+0x30>
     c9a:	9e f5       	brtc	.+102    	; 0xd02 <__addsf3x+0x7c>
     c9c:	67 c1       	rjmp	.+718    	; 0xf6c <__fp_zero>
     c9e:	0e f4       	brtc	.+2      	; 0xca2 <__addsf3x+0x1c>
     ca0:	e0 95       	com	r30
     ca2:	0b 2e       	mov	r0, r27
     ca4:	ba 2f       	mov	r27, r26
     ca6:	a0 2d       	mov	r26, r0
     ca8:	0b 01       	movw	r0, r22
     caa:	b9 01       	movw	r22, r18
     cac:	90 01       	movw	r18, r0
     cae:	0c 01       	movw	r0, r24
     cb0:	ca 01       	movw	r24, r20
     cb2:	a0 01       	movw	r20, r0
     cb4:	11 24       	eor	r1, r1
     cb6:	ff 27       	eor	r31, r31
     cb8:	59 1b       	sub	r21, r25
     cba:	99 f0       	breq	.+38     	; 0xce2 <__addsf3x+0x5c>
     cbc:	59 3f       	cpi	r21, 0xF9	; 249
     cbe:	50 f4       	brcc	.+20     	; 0xcd4 <__addsf3x+0x4e>
     cc0:	50 3e       	cpi	r21, 0xE0	; 224
     cc2:	68 f1       	brcs	.+90     	; 0xd1e <__addsf3x+0x98>
     cc4:	1a 16       	cp	r1, r26
     cc6:	f0 40       	sbci	r31, 0x00	; 0
     cc8:	a2 2f       	mov	r26, r18
     cca:	23 2f       	mov	r18, r19
     ccc:	34 2f       	mov	r19, r20
     cce:	44 27       	eor	r20, r20
     cd0:	58 5f       	subi	r21, 0xF8	; 248
     cd2:	f3 cf       	rjmp	.-26     	; 0xcba <__addsf3x+0x34>
     cd4:	46 95       	lsr	r20
     cd6:	37 95       	ror	r19
     cd8:	27 95       	ror	r18
     cda:	a7 95       	ror	r26
     cdc:	f0 40       	sbci	r31, 0x00	; 0
     cde:	53 95       	inc	r21
     ce0:	c9 f7       	brne	.-14     	; 0xcd4 <__addsf3x+0x4e>
     ce2:	7e f4       	brtc	.+30     	; 0xd02 <__addsf3x+0x7c>
     ce4:	1f 16       	cp	r1, r31
     ce6:	ba 0b       	sbc	r27, r26
     ce8:	62 0b       	sbc	r22, r18
     cea:	73 0b       	sbc	r23, r19
     cec:	84 0b       	sbc	r24, r20
     cee:	ba f0       	brmi	.+46     	; 0xd1e <__addsf3x+0x98>
     cf0:	91 50       	subi	r25, 0x01	; 1
     cf2:	a1 f0       	breq	.+40     	; 0xd1c <__addsf3x+0x96>
     cf4:	ff 0f       	add	r31, r31
     cf6:	bb 1f       	adc	r27, r27
     cf8:	66 1f       	adc	r22, r22
     cfa:	77 1f       	adc	r23, r23
     cfc:	88 1f       	adc	r24, r24
     cfe:	c2 f7       	brpl	.-16     	; 0xcf0 <__addsf3x+0x6a>
     d00:	0e c0       	rjmp	.+28     	; 0xd1e <__addsf3x+0x98>
     d02:	ba 0f       	add	r27, r26
     d04:	62 1f       	adc	r22, r18
     d06:	73 1f       	adc	r23, r19
     d08:	84 1f       	adc	r24, r20
     d0a:	48 f4       	brcc	.+18     	; 0xd1e <__addsf3x+0x98>
     d0c:	87 95       	ror	r24
     d0e:	77 95       	ror	r23
     d10:	67 95       	ror	r22
     d12:	b7 95       	ror	r27
     d14:	f7 95       	ror	r31
     d16:	9e 3f       	cpi	r25, 0xFE	; 254
     d18:	08 f0       	brcs	.+2      	; 0xd1c <__addsf3x+0x96>
     d1a:	b3 cf       	rjmp	.-154    	; 0xc82 <__addsf3+0x1e>
     d1c:	93 95       	inc	r25
     d1e:	88 0f       	add	r24, r24
     d20:	08 f0       	brcs	.+2      	; 0xd24 <__addsf3x+0x9e>
     d22:	99 27       	eor	r25, r25
     d24:	ee 0f       	add	r30, r30
     d26:	97 95       	ror	r25
     d28:	87 95       	ror	r24
     d2a:	08 95       	ret

00000d2c <__divsf3>:
     d2c:	0c d0       	rcall	.+24     	; 0xd46 <__divsf3x>
     d2e:	eb c0       	rjmp	.+470    	; 0xf06 <__fp_round>
     d30:	e3 d0       	rcall	.+454    	; 0xef8 <__fp_pscB>
     d32:	40 f0       	brcs	.+16     	; 0xd44 <__divsf3+0x18>
     d34:	da d0       	rcall	.+436    	; 0xeea <__fp_pscA>
     d36:	30 f0       	brcs	.+12     	; 0xd44 <__divsf3+0x18>
     d38:	21 f4       	brne	.+8      	; 0xd42 <__divsf3+0x16>
     d3a:	5f 3f       	cpi	r21, 0xFF	; 255
     d3c:	19 f0       	breq	.+6      	; 0xd44 <__divsf3+0x18>
     d3e:	cc c0       	rjmp	.+408    	; 0xed8 <__fp_inf>
     d40:	51 11       	cpse	r21, r1
     d42:	15 c1       	rjmp	.+554    	; 0xf6e <__fp_szero>
     d44:	cf c0       	rjmp	.+414    	; 0xee4 <__fp_nan>

00000d46 <__divsf3x>:
     d46:	f0 d0       	rcall	.+480    	; 0xf28 <__fp_split3>
     d48:	98 f3       	brcs	.-26     	; 0xd30 <__divsf3+0x4>

00000d4a <__divsf3_pse>:
     d4a:	99 23       	and	r25, r25
     d4c:	c9 f3       	breq	.-14     	; 0xd40 <__divsf3+0x14>
     d4e:	55 23       	and	r21, r21
     d50:	b1 f3       	breq	.-20     	; 0xd3e <__divsf3+0x12>
     d52:	95 1b       	sub	r25, r21
     d54:	55 0b       	sbc	r21, r21
     d56:	bb 27       	eor	r27, r27
     d58:	aa 27       	eor	r26, r26
     d5a:	62 17       	cp	r22, r18
     d5c:	73 07       	cpc	r23, r19
     d5e:	84 07       	cpc	r24, r20
     d60:	38 f0       	brcs	.+14     	; 0xd70 <__divsf3_pse+0x26>
     d62:	9f 5f       	subi	r25, 0xFF	; 255
     d64:	5f 4f       	sbci	r21, 0xFF	; 255
     d66:	22 0f       	add	r18, r18
     d68:	33 1f       	adc	r19, r19
     d6a:	44 1f       	adc	r20, r20
     d6c:	aa 1f       	adc	r26, r26
     d6e:	a9 f3       	breq	.-22     	; 0xd5a <__divsf3_pse+0x10>
     d70:	33 d0       	rcall	.+102    	; 0xdd8 <__divsf3_pse+0x8e>
     d72:	0e 2e       	mov	r0, r30
     d74:	3a f0       	brmi	.+14     	; 0xd84 <__divsf3_pse+0x3a>
     d76:	e0 e8       	ldi	r30, 0x80	; 128
     d78:	30 d0       	rcall	.+96     	; 0xdda <__divsf3_pse+0x90>
     d7a:	91 50       	subi	r25, 0x01	; 1
     d7c:	50 40       	sbci	r21, 0x00	; 0
     d7e:	e6 95       	lsr	r30
     d80:	00 1c       	adc	r0, r0
     d82:	ca f7       	brpl	.-14     	; 0xd76 <__divsf3_pse+0x2c>
     d84:	29 d0       	rcall	.+82     	; 0xdd8 <__divsf3_pse+0x8e>
     d86:	fe 2f       	mov	r31, r30
     d88:	27 d0       	rcall	.+78     	; 0xdd8 <__divsf3_pse+0x8e>
     d8a:	66 0f       	add	r22, r22
     d8c:	77 1f       	adc	r23, r23
     d8e:	88 1f       	adc	r24, r24
     d90:	bb 1f       	adc	r27, r27
     d92:	26 17       	cp	r18, r22
     d94:	37 07       	cpc	r19, r23
     d96:	48 07       	cpc	r20, r24
     d98:	ab 07       	cpc	r26, r27
     d9a:	b0 e8       	ldi	r27, 0x80	; 128
     d9c:	09 f0       	breq	.+2      	; 0xda0 <__divsf3_pse+0x56>
     d9e:	bb 0b       	sbc	r27, r27
     da0:	80 2d       	mov	r24, r0
     da2:	bf 01       	movw	r22, r30
     da4:	ff 27       	eor	r31, r31
     da6:	93 58       	subi	r25, 0x83	; 131
     da8:	5f 4f       	sbci	r21, 0xFF	; 255
     daa:	2a f0       	brmi	.+10     	; 0xdb6 <__divsf3_pse+0x6c>
     dac:	9e 3f       	cpi	r25, 0xFE	; 254
     dae:	51 05       	cpc	r21, r1
     db0:	68 f0       	brcs	.+26     	; 0xdcc <__divsf3_pse+0x82>
     db2:	92 c0       	rjmp	.+292    	; 0xed8 <__fp_inf>
     db4:	dc c0       	rjmp	.+440    	; 0xf6e <__fp_szero>
     db6:	5f 3f       	cpi	r21, 0xFF	; 255
     db8:	ec f3       	brlt	.-6      	; 0xdb4 <__divsf3_pse+0x6a>
     dba:	98 3e       	cpi	r25, 0xE8	; 232
     dbc:	dc f3       	brlt	.-10     	; 0xdb4 <__divsf3_pse+0x6a>
     dbe:	86 95       	lsr	r24
     dc0:	77 95       	ror	r23
     dc2:	67 95       	ror	r22
     dc4:	b7 95       	ror	r27
     dc6:	f7 95       	ror	r31
     dc8:	9f 5f       	subi	r25, 0xFF	; 255
     dca:	c9 f7       	brne	.-14     	; 0xdbe <__divsf3_pse+0x74>
     dcc:	88 0f       	add	r24, r24
     dce:	91 1d       	adc	r25, r1
     dd0:	96 95       	lsr	r25
     dd2:	87 95       	ror	r24
     dd4:	97 f9       	bld	r25, 7
     dd6:	08 95       	ret
     dd8:	e1 e0       	ldi	r30, 0x01	; 1
     dda:	66 0f       	add	r22, r22
     ddc:	77 1f       	adc	r23, r23
     dde:	88 1f       	adc	r24, r24
     de0:	bb 1f       	adc	r27, r27
     de2:	62 17       	cp	r22, r18
     de4:	73 07       	cpc	r23, r19
     de6:	84 07       	cpc	r24, r20
     de8:	ba 07       	cpc	r27, r26
     dea:	20 f0       	brcs	.+8      	; 0xdf4 <__divsf3_pse+0xaa>
     dec:	62 1b       	sub	r22, r18
     dee:	73 0b       	sbc	r23, r19
     df0:	84 0b       	sbc	r24, r20
     df2:	ba 0b       	sbc	r27, r26
     df4:	ee 1f       	adc	r30, r30
     df6:	88 f7       	brcc	.-30     	; 0xdda <__divsf3_pse+0x90>
     df8:	e0 95       	com	r30
     dfa:	08 95       	ret

00000dfc <__fixsfsi>:
     dfc:	04 d0       	rcall	.+8      	; 0xe06 <__fixunssfsi>
     dfe:	68 94       	set
     e00:	b1 11       	cpse	r27, r1
     e02:	b5 c0       	rjmp	.+362    	; 0xf6e <__fp_szero>
     e04:	08 95       	ret

00000e06 <__fixunssfsi>:
     e06:	98 d0       	rcall	.+304    	; 0xf38 <__fp_splitA>
     e08:	88 f0       	brcs	.+34     	; 0xe2c <__fixunssfsi+0x26>
     e0a:	9f 57       	subi	r25, 0x7F	; 127
     e0c:	90 f0       	brcs	.+36     	; 0xe32 <__fixunssfsi+0x2c>
     e0e:	b9 2f       	mov	r27, r25
     e10:	99 27       	eor	r25, r25
     e12:	b7 51       	subi	r27, 0x17	; 23
     e14:	a0 f0       	brcs	.+40     	; 0xe3e <__fixunssfsi+0x38>
     e16:	d1 f0       	breq	.+52     	; 0xe4c <__fixunssfsi+0x46>
     e18:	66 0f       	add	r22, r22
     e1a:	77 1f       	adc	r23, r23
     e1c:	88 1f       	adc	r24, r24
     e1e:	99 1f       	adc	r25, r25
     e20:	1a f0       	brmi	.+6      	; 0xe28 <__fixunssfsi+0x22>
     e22:	ba 95       	dec	r27
     e24:	c9 f7       	brne	.-14     	; 0xe18 <__fixunssfsi+0x12>
     e26:	12 c0       	rjmp	.+36     	; 0xe4c <__fixunssfsi+0x46>
     e28:	b1 30       	cpi	r27, 0x01	; 1
     e2a:	81 f0       	breq	.+32     	; 0xe4c <__fixunssfsi+0x46>
     e2c:	9f d0       	rcall	.+318    	; 0xf6c <__fp_zero>
     e2e:	b1 e0       	ldi	r27, 0x01	; 1
     e30:	08 95       	ret
     e32:	9c c0       	rjmp	.+312    	; 0xf6c <__fp_zero>
     e34:	67 2f       	mov	r22, r23
     e36:	78 2f       	mov	r23, r24
     e38:	88 27       	eor	r24, r24
     e3a:	b8 5f       	subi	r27, 0xF8	; 248
     e3c:	39 f0       	breq	.+14     	; 0xe4c <__fixunssfsi+0x46>
     e3e:	b9 3f       	cpi	r27, 0xF9	; 249
     e40:	cc f3       	brlt	.-14     	; 0xe34 <__fixunssfsi+0x2e>
     e42:	86 95       	lsr	r24
     e44:	77 95       	ror	r23
     e46:	67 95       	ror	r22
     e48:	b3 95       	inc	r27
     e4a:	d9 f7       	brne	.-10     	; 0xe42 <__fixunssfsi+0x3c>
     e4c:	3e f4       	brtc	.+14     	; 0xe5c <__fixunssfsi+0x56>
     e4e:	90 95       	com	r25
     e50:	80 95       	com	r24
     e52:	70 95       	com	r23
     e54:	61 95       	neg	r22
     e56:	7f 4f       	sbci	r23, 0xFF	; 255
     e58:	8f 4f       	sbci	r24, 0xFF	; 255
     e5a:	9f 4f       	sbci	r25, 0xFF	; 255
     e5c:	08 95       	ret

00000e5e <__floatunsisf>:
     e5e:	e8 94       	clt
     e60:	09 c0       	rjmp	.+18     	; 0xe74 <__floatsisf+0x12>

00000e62 <__floatsisf>:
     e62:	97 fb       	bst	r25, 7
     e64:	3e f4       	brtc	.+14     	; 0xe74 <__floatsisf+0x12>
     e66:	90 95       	com	r25
     e68:	80 95       	com	r24
     e6a:	70 95       	com	r23
     e6c:	61 95       	neg	r22
     e6e:	7f 4f       	sbci	r23, 0xFF	; 255
     e70:	8f 4f       	sbci	r24, 0xFF	; 255
     e72:	9f 4f       	sbci	r25, 0xFF	; 255
     e74:	99 23       	and	r25, r25
     e76:	a9 f0       	breq	.+42     	; 0xea2 <__floatsisf+0x40>
     e78:	f9 2f       	mov	r31, r25
     e7a:	96 e9       	ldi	r25, 0x96	; 150
     e7c:	bb 27       	eor	r27, r27
     e7e:	93 95       	inc	r25
     e80:	f6 95       	lsr	r31
     e82:	87 95       	ror	r24
     e84:	77 95       	ror	r23
     e86:	67 95       	ror	r22
     e88:	b7 95       	ror	r27
     e8a:	f1 11       	cpse	r31, r1
     e8c:	f8 cf       	rjmp	.-16     	; 0xe7e <__floatsisf+0x1c>
     e8e:	fa f4       	brpl	.+62     	; 0xece <__floatsisf+0x6c>
     e90:	bb 0f       	add	r27, r27
     e92:	11 f4       	brne	.+4      	; 0xe98 <__floatsisf+0x36>
     e94:	60 ff       	sbrs	r22, 0
     e96:	1b c0       	rjmp	.+54     	; 0xece <__floatsisf+0x6c>
     e98:	6f 5f       	subi	r22, 0xFF	; 255
     e9a:	7f 4f       	sbci	r23, 0xFF	; 255
     e9c:	8f 4f       	sbci	r24, 0xFF	; 255
     e9e:	9f 4f       	sbci	r25, 0xFF	; 255
     ea0:	16 c0       	rjmp	.+44     	; 0xece <__floatsisf+0x6c>
     ea2:	88 23       	and	r24, r24
     ea4:	11 f0       	breq	.+4      	; 0xeaa <__floatsisf+0x48>
     ea6:	96 e9       	ldi	r25, 0x96	; 150
     ea8:	11 c0       	rjmp	.+34     	; 0xecc <__floatsisf+0x6a>
     eaa:	77 23       	and	r23, r23
     eac:	21 f0       	breq	.+8      	; 0xeb6 <__floatsisf+0x54>
     eae:	9e e8       	ldi	r25, 0x8E	; 142
     eb0:	87 2f       	mov	r24, r23
     eb2:	76 2f       	mov	r23, r22
     eb4:	05 c0       	rjmp	.+10     	; 0xec0 <__floatsisf+0x5e>
     eb6:	66 23       	and	r22, r22
     eb8:	71 f0       	breq	.+28     	; 0xed6 <__floatsisf+0x74>
     eba:	96 e8       	ldi	r25, 0x86	; 134
     ebc:	86 2f       	mov	r24, r22
     ebe:	70 e0       	ldi	r23, 0x00	; 0
     ec0:	60 e0       	ldi	r22, 0x00	; 0
     ec2:	2a f0       	brmi	.+10     	; 0xece <__floatsisf+0x6c>
     ec4:	9a 95       	dec	r25
     ec6:	66 0f       	add	r22, r22
     ec8:	77 1f       	adc	r23, r23
     eca:	88 1f       	adc	r24, r24
     ecc:	da f7       	brpl	.-10     	; 0xec4 <__floatsisf+0x62>
     ece:	88 0f       	add	r24, r24
     ed0:	96 95       	lsr	r25
     ed2:	87 95       	ror	r24
     ed4:	97 f9       	bld	r25, 7
     ed6:	08 95       	ret

00000ed8 <__fp_inf>:
     ed8:	97 f9       	bld	r25, 7
     eda:	9f 67       	ori	r25, 0x7F	; 127
     edc:	80 e8       	ldi	r24, 0x80	; 128
     ede:	70 e0       	ldi	r23, 0x00	; 0
     ee0:	60 e0       	ldi	r22, 0x00	; 0
     ee2:	08 95       	ret

00000ee4 <__fp_nan>:
     ee4:	9f ef       	ldi	r25, 0xFF	; 255
     ee6:	80 ec       	ldi	r24, 0xC0	; 192
     ee8:	08 95       	ret

00000eea <__fp_pscA>:
     eea:	00 24       	eor	r0, r0
     eec:	0a 94       	dec	r0
     eee:	16 16       	cp	r1, r22
     ef0:	17 06       	cpc	r1, r23
     ef2:	18 06       	cpc	r1, r24
     ef4:	09 06       	cpc	r0, r25
     ef6:	08 95       	ret

00000ef8 <__fp_pscB>:
     ef8:	00 24       	eor	r0, r0
     efa:	0a 94       	dec	r0
     efc:	12 16       	cp	r1, r18
     efe:	13 06       	cpc	r1, r19
     f00:	14 06       	cpc	r1, r20
     f02:	05 06       	cpc	r0, r21
     f04:	08 95       	ret

00000f06 <__fp_round>:
     f06:	09 2e       	mov	r0, r25
     f08:	03 94       	inc	r0
     f0a:	00 0c       	add	r0, r0
     f0c:	11 f4       	brne	.+4      	; 0xf12 <__fp_round+0xc>
     f0e:	88 23       	and	r24, r24
     f10:	52 f0       	brmi	.+20     	; 0xf26 <__fp_round+0x20>
     f12:	bb 0f       	add	r27, r27
     f14:	40 f4       	brcc	.+16     	; 0xf26 <__fp_round+0x20>
     f16:	bf 2b       	or	r27, r31
     f18:	11 f4       	brne	.+4      	; 0xf1e <__fp_round+0x18>
     f1a:	60 ff       	sbrs	r22, 0
     f1c:	04 c0       	rjmp	.+8      	; 0xf26 <__fp_round+0x20>
     f1e:	6f 5f       	subi	r22, 0xFF	; 255
     f20:	7f 4f       	sbci	r23, 0xFF	; 255
     f22:	8f 4f       	sbci	r24, 0xFF	; 255
     f24:	9f 4f       	sbci	r25, 0xFF	; 255
     f26:	08 95       	ret

00000f28 <__fp_split3>:
     f28:	57 fd       	sbrc	r21, 7
     f2a:	90 58       	subi	r25, 0x80	; 128
     f2c:	44 0f       	add	r20, r20
     f2e:	55 1f       	adc	r21, r21
     f30:	59 f0       	breq	.+22     	; 0xf48 <__fp_splitA+0x10>
     f32:	5f 3f       	cpi	r21, 0xFF	; 255
     f34:	71 f0       	breq	.+28     	; 0xf52 <__fp_splitA+0x1a>
     f36:	47 95       	ror	r20

00000f38 <__fp_splitA>:
     f38:	88 0f       	add	r24, r24
     f3a:	97 fb       	bst	r25, 7
     f3c:	99 1f       	adc	r25, r25
     f3e:	61 f0       	breq	.+24     	; 0xf58 <__fp_splitA+0x20>
     f40:	9f 3f       	cpi	r25, 0xFF	; 255
     f42:	79 f0       	breq	.+30     	; 0xf62 <__fp_splitA+0x2a>
     f44:	87 95       	ror	r24
     f46:	08 95       	ret
     f48:	12 16       	cp	r1, r18
     f4a:	13 06       	cpc	r1, r19
     f4c:	14 06       	cpc	r1, r20
     f4e:	55 1f       	adc	r21, r21
     f50:	f2 cf       	rjmp	.-28     	; 0xf36 <__fp_split3+0xe>
     f52:	46 95       	lsr	r20
     f54:	f1 df       	rcall	.-30     	; 0xf38 <__fp_splitA>
     f56:	08 c0       	rjmp	.+16     	; 0xf68 <__fp_splitA+0x30>
     f58:	16 16       	cp	r1, r22
     f5a:	17 06       	cpc	r1, r23
     f5c:	18 06       	cpc	r1, r24
     f5e:	99 1f       	adc	r25, r25
     f60:	f1 cf       	rjmp	.-30     	; 0xf44 <__fp_splitA+0xc>
     f62:	86 95       	lsr	r24
     f64:	71 05       	cpc	r23, r1
     f66:	61 05       	cpc	r22, r1
     f68:	08 94       	sec
     f6a:	08 95       	ret

00000f6c <__fp_zero>:
     f6c:	e8 94       	clt

00000f6e <__fp_szero>:
     f6e:	bb 27       	eor	r27, r27
     f70:	66 27       	eor	r22, r22
     f72:	77 27       	eor	r23, r23
     f74:	cb 01       	movw	r24, r22
     f76:	97 f9       	bld	r25, 7
     f78:	08 95       	ret

00000f7a <__mulsf3>:
     f7a:	0b d0       	rcall	.+22     	; 0xf92 <__mulsf3x>
     f7c:	c4 cf       	rjmp	.-120    	; 0xf06 <__fp_round>
     f7e:	b5 df       	rcall	.-150    	; 0xeea <__fp_pscA>
     f80:	28 f0       	brcs	.+10     	; 0xf8c <__mulsf3+0x12>
     f82:	ba df       	rcall	.-140    	; 0xef8 <__fp_pscB>
     f84:	18 f0       	brcs	.+6      	; 0xf8c <__mulsf3+0x12>
     f86:	95 23       	and	r25, r21
     f88:	09 f0       	breq	.+2      	; 0xf8c <__mulsf3+0x12>
     f8a:	a6 cf       	rjmp	.-180    	; 0xed8 <__fp_inf>
     f8c:	ab cf       	rjmp	.-170    	; 0xee4 <__fp_nan>
     f8e:	11 24       	eor	r1, r1
     f90:	ee cf       	rjmp	.-36     	; 0xf6e <__fp_szero>

00000f92 <__mulsf3x>:
     f92:	ca df       	rcall	.-108    	; 0xf28 <__fp_split3>
     f94:	a0 f3       	brcs	.-24     	; 0xf7e <__mulsf3+0x4>

00000f96 <__mulsf3_pse>:
     f96:	95 9f       	mul	r25, r21
     f98:	d1 f3       	breq	.-12     	; 0xf8e <__mulsf3+0x14>
     f9a:	95 0f       	add	r25, r21
     f9c:	50 e0       	ldi	r21, 0x00	; 0
     f9e:	55 1f       	adc	r21, r21
     fa0:	62 9f       	mul	r22, r18
     fa2:	f0 01       	movw	r30, r0
     fa4:	72 9f       	mul	r23, r18
     fa6:	bb 27       	eor	r27, r27
     fa8:	f0 0d       	add	r31, r0
     faa:	b1 1d       	adc	r27, r1
     fac:	63 9f       	mul	r22, r19
     fae:	aa 27       	eor	r26, r26
     fb0:	f0 0d       	add	r31, r0
     fb2:	b1 1d       	adc	r27, r1
     fb4:	aa 1f       	adc	r26, r26
     fb6:	64 9f       	mul	r22, r20
     fb8:	66 27       	eor	r22, r22
     fba:	b0 0d       	add	r27, r0
     fbc:	a1 1d       	adc	r26, r1
     fbe:	66 1f       	adc	r22, r22
     fc0:	82 9f       	mul	r24, r18
     fc2:	22 27       	eor	r18, r18
     fc4:	b0 0d       	add	r27, r0
     fc6:	a1 1d       	adc	r26, r1
     fc8:	62 1f       	adc	r22, r18
     fca:	73 9f       	mul	r23, r19
     fcc:	b0 0d       	add	r27, r0
     fce:	a1 1d       	adc	r26, r1
     fd0:	62 1f       	adc	r22, r18
     fd2:	83 9f       	mul	r24, r19
     fd4:	a0 0d       	add	r26, r0
     fd6:	61 1d       	adc	r22, r1
     fd8:	22 1f       	adc	r18, r18
     fda:	74 9f       	mul	r23, r20
     fdc:	33 27       	eor	r19, r19
     fde:	a0 0d       	add	r26, r0
     fe0:	61 1d       	adc	r22, r1
     fe2:	23 1f       	adc	r18, r19
     fe4:	84 9f       	mul	r24, r20
     fe6:	60 0d       	add	r22, r0
     fe8:	21 1d       	adc	r18, r1
     fea:	82 2f       	mov	r24, r18
     fec:	76 2f       	mov	r23, r22
     fee:	6a 2f       	mov	r22, r26
     ff0:	11 24       	eor	r1, r1
     ff2:	9f 57       	subi	r25, 0x7F	; 127
     ff4:	50 40       	sbci	r21, 0x00	; 0
     ff6:	8a f0       	brmi	.+34     	; 0x101a <__mulsf3_pse+0x84>
     ff8:	e1 f0       	breq	.+56     	; 0x1032 <__mulsf3_pse+0x9c>
     ffa:	88 23       	and	r24, r24
     ffc:	4a f0       	brmi	.+18     	; 0x1010 <__mulsf3_pse+0x7a>
     ffe:	ee 0f       	add	r30, r30
    1000:	ff 1f       	adc	r31, r31
    1002:	bb 1f       	adc	r27, r27
    1004:	66 1f       	adc	r22, r22
    1006:	77 1f       	adc	r23, r23
    1008:	88 1f       	adc	r24, r24
    100a:	91 50       	subi	r25, 0x01	; 1
    100c:	50 40       	sbci	r21, 0x00	; 0
    100e:	a9 f7       	brne	.-22     	; 0xffa <__mulsf3_pse+0x64>
    1010:	9e 3f       	cpi	r25, 0xFE	; 254
    1012:	51 05       	cpc	r21, r1
    1014:	70 f0       	brcs	.+28     	; 0x1032 <__mulsf3_pse+0x9c>
    1016:	60 cf       	rjmp	.-320    	; 0xed8 <__fp_inf>
    1018:	aa cf       	rjmp	.-172    	; 0xf6e <__fp_szero>
    101a:	5f 3f       	cpi	r21, 0xFF	; 255
    101c:	ec f3       	brlt	.-6      	; 0x1018 <__mulsf3_pse+0x82>
    101e:	98 3e       	cpi	r25, 0xE8	; 232
    1020:	dc f3       	brlt	.-10     	; 0x1018 <__mulsf3_pse+0x82>
    1022:	86 95       	lsr	r24
    1024:	77 95       	ror	r23
    1026:	67 95       	ror	r22
    1028:	b7 95       	ror	r27
    102a:	f7 95       	ror	r31
    102c:	e7 95       	ror	r30
    102e:	9f 5f       	subi	r25, 0xFF	; 255
    1030:	c1 f7       	brne	.-16     	; 0x1022 <__mulsf3_pse+0x8c>
    1032:	fe 2b       	or	r31, r30
    1034:	88 0f       	add	r24, r24
    1036:	91 1d       	adc	r25, r1
    1038:	96 95       	lsr	r25
    103a:	87 95       	ror	r24
    103c:	97 f9       	bld	r25, 7
    103e:	08 95       	ret

00001040 <printf>:
    1040:	cf 93       	push	r28
    1042:	df 93       	push	r29
    1044:	cd b7       	in	r28, 0x3d	; 61
    1046:	de b7       	in	r29, 0x3e	; 62
    1048:	fe 01       	movw	r30, r28
    104a:	36 96       	adiw	r30, 0x06	; 6
    104c:	61 91       	ld	r22, Z+
    104e:	71 91       	ld	r23, Z+
    1050:	af 01       	movw	r20, r30
    1052:	80 91 89 02 	lds	r24, 0x0289
    1056:	90 91 8a 02 	lds	r25, 0x028A
    105a:	30 d0       	rcall	.+96     	; 0x10bc <vfprintf>
    105c:	df 91       	pop	r29
    105e:	cf 91       	pop	r28
    1060:	08 95       	ret

00001062 <puts>:
    1062:	0f 93       	push	r16
    1064:	1f 93       	push	r17
    1066:	cf 93       	push	r28
    1068:	df 93       	push	r29
    106a:	e0 91 89 02 	lds	r30, 0x0289
    106e:	f0 91 8a 02 	lds	r31, 0x028A
    1072:	23 81       	ldd	r18, Z+3	; 0x03
    1074:	21 ff       	sbrs	r18, 1
    1076:	1b c0       	rjmp	.+54     	; 0x10ae <puts+0x4c>
    1078:	ec 01       	movw	r28, r24
    107a:	00 e0       	ldi	r16, 0x00	; 0
    107c:	10 e0       	ldi	r17, 0x00	; 0
    107e:	89 91       	ld	r24, Y+
    1080:	60 91 89 02 	lds	r22, 0x0289
    1084:	70 91 8a 02 	lds	r23, 0x028A
    1088:	db 01       	movw	r26, r22
    108a:	18 96       	adiw	r26, 0x08	; 8
    108c:	ed 91       	ld	r30, X+
    108e:	fc 91       	ld	r31, X
    1090:	19 97       	sbiw	r26, 0x09	; 9
    1092:	88 23       	and	r24, r24
    1094:	31 f0       	breq	.+12     	; 0x10a2 <puts+0x40>
    1096:	19 95       	eicall
    1098:	89 2b       	or	r24, r25
    109a:	89 f3       	breq	.-30     	; 0x107e <puts+0x1c>
    109c:	0f ef       	ldi	r16, 0xFF	; 255
    109e:	1f ef       	ldi	r17, 0xFF	; 255
    10a0:	ee cf       	rjmp	.-36     	; 0x107e <puts+0x1c>
    10a2:	8a e0       	ldi	r24, 0x0A	; 10
    10a4:	19 95       	eicall
    10a6:	89 2b       	or	r24, r25
    10a8:	11 f4       	brne	.+4      	; 0x10ae <puts+0x4c>
    10aa:	c8 01       	movw	r24, r16
    10ac:	02 c0       	rjmp	.+4      	; 0x10b2 <puts+0x50>
    10ae:	8f ef       	ldi	r24, 0xFF	; 255
    10b0:	9f ef       	ldi	r25, 0xFF	; 255
    10b2:	df 91       	pop	r29
    10b4:	cf 91       	pop	r28
    10b6:	1f 91       	pop	r17
    10b8:	0f 91       	pop	r16
    10ba:	08 95       	ret

000010bc <vfprintf>:
    10bc:	2f 92       	push	r2
    10be:	3f 92       	push	r3
    10c0:	4f 92       	push	r4
    10c2:	5f 92       	push	r5
    10c4:	6f 92       	push	r6
    10c6:	7f 92       	push	r7
    10c8:	8f 92       	push	r8
    10ca:	9f 92       	push	r9
    10cc:	af 92       	push	r10
    10ce:	bf 92       	push	r11
    10d0:	cf 92       	push	r12
    10d2:	df 92       	push	r13
    10d4:	ef 92       	push	r14
    10d6:	ff 92       	push	r15
    10d8:	0f 93       	push	r16
    10da:	1f 93       	push	r17
    10dc:	cf 93       	push	r28
    10de:	df 93       	push	r29
    10e0:	cd b7       	in	r28, 0x3d	; 61
    10e2:	de b7       	in	r29, 0x3e	; 62
    10e4:	2c 97       	sbiw	r28, 0x0c	; 12
    10e6:	0f b6       	in	r0, 0x3f	; 63
    10e8:	f8 94       	cli
    10ea:	de bf       	out	0x3e, r29	; 62
    10ec:	0f be       	out	0x3f, r0	; 63
    10ee:	cd bf       	out	0x3d, r28	; 61
    10f0:	7c 01       	movw	r14, r24
    10f2:	6b 01       	movw	r12, r22
    10f4:	8a 01       	movw	r16, r20
    10f6:	fc 01       	movw	r30, r24
    10f8:	17 82       	std	Z+7, r1	; 0x07
    10fa:	16 82       	std	Z+6, r1	; 0x06
    10fc:	83 81       	ldd	r24, Z+3	; 0x03
    10fe:	81 ff       	sbrs	r24, 1
    1100:	b0 c1       	rjmp	.+864    	; 0x1462 <vfprintf+0x3a6>
    1102:	ce 01       	movw	r24, r28
    1104:	01 96       	adiw	r24, 0x01	; 1
    1106:	4c 01       	movw	r8, r24
    1108:	f7 01       	movw	r30, r14
    110a:	93 81       	ldd	r25, Z+3	; 0x03
    110c:	f6 01       	movw	r30, r12
    110e:	93 fd       	sbrc	r25, 3
    1110:	85 91       	lpm	r24, Z+
    1112:	93 ff       	sbrs	r25, 3
    1114:	81 91       	ld	r24, Z+
    1116:	6f 01       	movw	r12, r30
    1118:	88 23       	and	r24, r24
    111a:	09 f4       	brne	.+2      	; 0x111e <vfprintf+0x62>
    111c:	9e c1       	rjmp	.+828    	; 0x145a <vfprintf+0x39e>
    111e:	85 32       	cpi	r24, 0x25	; 37
    1120:	39 f4       	brne	.+14     	; 0x1130 <vfprintf+0x74>
    1122:	93 fd       	sbrc	r25, 3
    1124:	85 91       	lpm	r24, Z+
    1126:	93 ff       	sbrs	r25, 3
    1128:	81 91       	ld	r24, Z+
    112a:	6f 01       	movw	r12, r30
    112c:	85 32       	cpi	r24, 0x25	; 37
    112e:	21 f4       	brne	.+8      	; 0x1138 <vfprintf+0x7c>
    1130:	b7 01       	movw	r22, r14
    1132:	90 e0       	ldi	r25, 0x00	; 0
    1134:	c7 d1       	rcall	.+910    	; 0x14c4 <fputc>
    1136:	e8 cf       	rjmp	.-48     	; 0x1108 <vfprintf+0x4c>
    1138:	51 2c       	mov	r5, r1
    113a:	31 2c       	mov	r3, r1
    113c:	20 e0       	ldi	r18, 0x00	; 0
    113e:	20 32       	cpi	r18, 0x20	; 32
    1140:	a0 f4       	brcc	.+40     	; 0x116a <vfprintf+0xae>
    1142:	8b 32       	cpi	r24, 0x2B	; 43
    1144:	69 f0       	breq	.+26     	; 0x1160 <vfprintf+0xa4>
    1146:	30 f4       	brcc	.+12     	; 0x1154 <vfprintf+0x98>
    1148:	80 32       	cpi	r24, 0x20	; 32
    114a:	59 f0       	breq	.+22     	; 0x1162 <vfprintf+0xa6>
    114c:	83 32       	cpi	r24, 0x23	; 35
    114e:	69 f4       	brne	.+26     	; 0x116a <vfprintf+0xae>
    1150:	20 61       	ori	r18, 0x10	; 16
    1152:	2c c0       	rjmp	.+88     	; 0x11ac <vfprintf+0xf0>
    1154:	8d 32       	cpi	r24, 0x2D	; 45
    1156:	39 f0       	breq	.+14     	; 0x1166 <vfprintf+0xaa>
    1158:	80 33       	cpi	r24, 0x30	; 48
    115a:	39 f4       	brne	.+14     	; 0x116a <vfprintf+0xae>
    115c:	21 60       	ori	r18, 0x01	; 1
    115e:	26 c0       	rjmp	.+76     	; 0x11ac <vfprintf+0xf0>
    1160:	22 60       	ori	r18, 0x02	; 2
    1162:	24 60       	ori	r18, 0x04	; 4
    1164:	23 c0       	rjmp	.+70     	; 0x11ac <vfprintf+0xf0>
    1166:	28 60       	ori	r18, 0x08	; 8
    1168:	21 c0       	rjmp	.+66     	; 0x11ac <vfprintf+0xf0>
    116a:	27 fd       	sbrc	r18, 7
    116c:	27 c0       	rjmp	.+78     	; 0x11bc <vfprintf+0x100>
    116e:	30 ed       	ldi	r19, 0xD0	; 208
    1170:	38 0f       	add	r19, r24
    1172:	3a 30       	cpi	r19, 0x0A	; 10
    1174:	78 f4       	brcc	.+30     	; 0x1194 <vfprintf+0xd8>
    1176:	26 ff       	sbrs	r18, 6
    1178:	06 c0       	rjmp	.+12     	; 0x1186 <vfprintf+0xca>
    117a:	fa e0       	ldi	r31, 0x0A	; 10
    117c:	5f 9e       	mul	r5, r31
    117e:	30 0d       	add	r19, r0
    1180:	11 24       	eor	r1, r1
    1182:	53 2e       	mov	r5, r19
    1184:	13 c0       	rjmp	.+38     	; 0x11ac <vfprintf+0xf0>
    1186:	8a e0       	ldi	r24, 0x0A	; 10
    1188:	38 9e       	mul	r3, r24
    118a:	30 0d       	add	r19, r0
    118c:	11 24       	eor	r1, r1
    118e:	33 2e       	mov	r3, r19
    1190:	20 62       	ori	r18, 0x20	; 32
    1192:	0c c0       	rjmp	.+24     	; 0x11ac <vfprintf+0xf0>
    1194:	8e 32       	cpi	r24, 0x2E	; 46
    1196:	21 f4       	brne	.+8      	; 0x11a0 <vfprintf+0xe4>
    1198:	26 fd       	sbrc	r18, 6
    119a:	5f c1       	rjmp	.+702    	; 0x145a <vfprintf+0x39e>
    119c:	20 64       	ori	r18, 0x40	; 64
    119e:	06 c0       	rjmp	.+12     	; 0x11ac <vfprintf+0xf0>
    11a0:	8c 36       	cpi	r24, 0x6C	; 108
    11a2:	11 f4       	brne	.+4      	; 0x11a8 <vfprintf+0xec>
    11a4:	20 68       	ori	r18, 0x80	; 128
    11a6:	02 c0       	rjmp	.+4      	; 0x11ac <vfprintf+0xf0>
    11a8:	88 36       	cpi	r24, 0x68	; 104
    11aa:	41 f4       	brne	.+16     	; 0x11bc <vfprintf+0x100>
    11ac:	f6 01       	movw	r30, r12
    11ae:	93 fd       	sbrc	r25, 3
    11b0:	85 91       	lpm	r24, Z+
    11b2:	93 ff       	sbrs	r25, 3
    11b4:	81 91       	ld	r24, Z+
    11b6:	6f 01       	movw	r12, r30
    11b8:	81 11       	cpse	r24, r1
    11ba:	c1 cf       	rjmp	.-126    	; 0x113e <vfprintf+0x82>
    11bc:	98 2f       	mov	r25, r24
    11be:	9f 7d       	andi	r25, 0xDF	; 223
    11c0:	95 54       	subi	r25, 0x45	; 69
    11c2:	93 30       	cpi	r25, 0x03	; 3
    11c4:	28 f4       	brcc	.+10     	; 0x11d0 <vfprintf+0x114>
    11c6:	0c 5f       	subi	r16, 0xFC	; 252
    11c8:	1f 4f       	sbci	r17, 0xFF	; 255
    11ca:	ff e3       	ldi	r31, 0x3F	; 63
    11cc:	f9 83       	std	Y+1, r31	; 0x01
    11ce:	0d c0       	rjmp	.+26     	; 0x11ea <vfprintf+0x12e>
    11d0:	83 36       	cpi	r24, 0x63	; 99
    11d2:	31 f0       	breq	.+12     	; 0x11e0 <vfprintf+0x124>
    11d4:	83 37       	cpi	r24, 0x73	; 115
    11d6:	71 f0       	breq	.+28     	; 0x11f4 <vfprintf+0x138>
    11d8:	83 35       	cpi	r24, 0x53	; 83
    11da:	09 f0       	breq	.+2      	; 0x11de <vfprintf+0x122>
    11dc:	57 c0       	rjmp	.+174    	; 0x128c <vfprintf+0x1d0>
    11de:	21 c0       	rjmp	.+66     	; 0x1222 <vfprintf+0x166>
    11e0:	f8 01       	movw	r30, r16
    11e2:	80 81       	ld	r24, Z
    11e4:	89 83       	std	Y+1, r24	; 0x01
    11e6:	0e 5f       	subi	r16, 0xFE	; 254
    11e8:	1f 4f       	sbci	r17, 0xFF	; 255
    11ea:	44 24       	eor	r4, r4
    11ec:	43 94       	inc	r4
    11ee:	51 2c       	mov	r5, r1
    11f0:	54 01       	movw	r10, r8
    11f2:	14 c0       	rjmp	.+40     	; 0x121c <vfprintf+0x160>
    11f4:	38 01       	movw	r6, r16
    11f6:	f2 e0       	ldi	r31, 0x02	; 2
    11f8:	6f 0e       	add	r6, r31
    11fa:	71 1c       	adc	r7, r1
    11fc:	f8 01       	movw	r30, r16
    11fe:	a0 80       	ld	r10, Z
    1200:	b1 80       	ldd	r11, Z+1	; 0x01
    1202:	26 ff       	sbrs	r18, 6
    1204:	03 c0       	rjmp	.+6      	; 0x120c <vfprintf+0x150>
    1206:	65 2d       	mov	r22, r5
    1208:	70 e0       	ldi	r23, 0x00	; 0
    120a:	02 c0       	rjmp	.+4      	; 0x1210 <vfprintf+0x154>
    120c:	6f ef       	ldi	r22, 0xFF	; 255
    120e:	7f ef       	ldi	r23, 0xFF	; 255
    1210:	c5 01       	movw	r24, r10
    1212:	2c 87       	std	Y+12, r18	; 0x0c
    1214:	4c d1       	rcall	.+664    	; 0x14ae <strnlen>
    1216:	2c 01       	movw	r4, r24
    1218:	83 01       	movw	r16, r6
    121a:	2c 85       	ldd	r18, Y+12	; 0x0c
    121c:	2f 77       	andi	r18, 0x7F	; 127
    121e:	22 2e       	mov	r2, r18
    1220:	16 c0       	rjmp	.+44     	; 0x124e <vfprintf+0x192>
    1222:	38 01       	movw	r6, r16
    1224:	f2 e0       	ldi	r31, 0x02	; 2
    1226:	6f 0e       	add	r6, r31
    1228:	71 1c       	adc	r7, r1
    122a:	f8 01       	movw	r30, r16
    122c:	a0 80       	ld	r10, Z
    122e:	b1 80       	ldd	r11, Z+1	; 0x01
    1230:	26 ff       	sbrs	r18, 6
    1232:	03 c0       	rjmp	.+6      	; 0x123a <vfprintf+0x17e>
    1234:	65 2d       	mov	r22, r5
    1236:	70 e0       	ldi	r23, 0x00	; 0
    1238:	02 c0       	rjmp	.+4      	; 0x123e <vfprintf+0x182>
    123a:	6f ef       	ldi	r22, 0xFF	; 255
    123c:	7f ef       	ldi	r23, 0xFF	; 255
    123e:	c5 01       	movw	r24, r10
    1240:	2c 87       	std	Y+12, r18	; 0x0c
    1242:	2a d1       	rcall	.+596    	; 0x1498 <strnlen_P>
    1244:	2c 01       	movw	r4, r24
    1246:	2c 85       	ldd	r18, Y+12	; 0x0c
    1248:	20 68       	ori	r18, 0x80	; 128
    124a:	22 2e       	mov	r2, r18
    124c:	83 01       	movw	r16, r6
    124e:	23 fc       	sbrc	r2, 3
    1250:	19 c0       	rjmp	.+50     	; 0x1284 <vfprintf+0x1c8>
    1252:	83 2d       	mov	r24, r3
    1254:	90 e0       	ldi	r25, 0x00	; 0
    1256:	48 16       	cp	r4, r24
    1258:	59 06       	cpc	r5, r25
    125a:	a0 f4       	brcc	.+40     	; 0x1284 <vfprintf+0x1c8>
    125c:	b7 01       	movw	r22, r14
    125e:	80 e2       	ldi	r24, 0x20	; 32
    1260:	90 e0       	ldi	r25, 0x00	; 0
    1262:	30 d1       	rcall	.+608    	; 0x14c4 <fputc>
    1264:	3a 94       	dec	r3
    1266:	f5 cf       	rjmp	.-22     	; 0x1252 <vfprintf+0x196>
    1268:	f5 01       	movw	r30, r10
    126a:	27 fc       	sbrc	r2, 7
    126c:	85 91       	lpm	r24, Z+
    126e:	27 fe       	sbrs	r2, 7
    1270:	81 91       	ld	r24, Z+
    1272:	5f 01       	movw	r10, r30
    1274:	b7 01       	movw	r22, r14
    1276:	90 e0       	ldi	r25, 0x00	; 0
    1278:	25 d1       	rcall	.+586    	; 0x14c4 <fputc>
    127a:	31 10       	cpse	r3, r1
    127c:	3a 94       	dec	r3
    127e:	f1 e0       	ldi	r31, 0x01	; 1
    1280:	4f 1a       	sub	r4, r31
    1282:	51 08       	sbc	r5, r1
    1284:	41 14       	cp	r4, r1
    1286:	51 04       	cpc	r5, r1
    1288:	79 f7       	brne	.-34     	; 0x1268 <vfprintf+0x1ac>
    128a:	de c0       	rjmp	.+444    	; 0x1448 <vfprintf+0x38c>
    128c:	84 36       	cpi	r24, 0x64	; 100
    128e:	11 f0       	breq	.+4      	; 0x1294 <vfprintf+0x1d8>
    1290:	89 36       	cpi	r24, 0x69	; 105
    1292:	31 f5       	brne	.+76     	; 0x12e0 <vfprintf+0x224>
    1294:	f8 01       	movw	r30, r16
    1296:	27 ff       	sbrs	r18, 7
    1298:	07 c0       	rjmp	.+14     	; 0x12a8 <vfprintf+0x1ec>
    129a:	60 81       	ld	r22, Z
    129c:	71 81       	ldd	r23, Z+1	; 0x01
    129e:	82 81       	ldd	r24, Z+2	; 0x02
    12a0:	93 81       	ldd	r25, Z+3	; 0x03
    12a2:	0c 5f       	subi	r16, 0xFC	; 252
    12a4:	1f 4f       	sbci	r17, 0xFF	; 255
    12a6:	08 c0       	rjmp	.+16     	; 0x12b8 <vfprintf+0x1fc>
    12a8:	60 81       	ld	r22, Z
    12aa:	71 81       	ldd	r23, Z+1	; 0x01
    12ac:	88 27       	eor	r24, r24
    12ae:	77 fd       	sbrc	r23, 7
    12b0:	80 95       	com	r24
    12b2:	98 2f       	mov	r25, r24
    12b4:	0e 5f       	subi	r16, 0xFE	; 254
    12b6:	1f 4f       	sbci	r17, 0xFF	; 255
    12b8:	2f 76       	andi	r18, 0x6F	; 111
    12ba:	b2 2e       	mov	r11, r18
    12bc:	97 ff       	sbrs	r25, 7
    12be:	09 c0       	rjmp	.+18     	; 0x12d2 <vfprintf+0x216>
    12c0:	90 95       	com	r25
    12c2:	80 95       	com	r24
    12c4:	70 95       	com	r23
    12c6:	61 95       	neg	r22
    12c8:	7f 4f       	sbci	r23, 0xFF	; 255
    12ca:	8f 4f       	sbci	r24, 0xFF	; 255
    12cc:	9f 4f       	sbci	r25, 0xFF	; 255
    12ce:	20 68       	ori	r18, 0x80	; 128
    12d0:	b2 2e       	mov	r11, r18
    12d2:	2a e0       	ldi	r18, 0x0A	; 10
    12d4:	30 e0       	ldi	r19, 0x00	; 0
    12d6:	a4 01       	movw	r20, r8
    12d8:	27 d1       	rcall	.+590    	; 0x1528 <__ultoa_invert>
    12da:	a8 2e       	mov	r10, r24
    12dc:	a8 18       	sub	r10, r8
    12de:	43 c0       	rjmp	.+134    	; 0x1366 <vfprintf+0x2aa>
    12e0:	85 37       	cpi	r24, 0x75	; 117
    12e2:	29 f4       	brne	.+10     	; 0x12ee <vfprintf+0x232>
    12e4:	2f 7e       	andi	r18, 0xEF	; 239
    12e6:	b2 2e       	mov	r11, r18
    12e8:	2a e0       	ldi	r18, 0x0A	; 10
    12ea:	30 e0       	ldi	r19, 0x00	; 0
    12ec:	25 c0       	rjmp	.+74     	; 0x1338 <vfprintf+0x27c>
    12ee:	f2 2f       	mov	r31, r18
    12f0:	f9 7f       	andi	r31, 0xF9	; 249
    12f2:	bf 2e       	mov	r11, r31
    12f4:	8f 36       	cpi	r24, 0x6F	; 111
    12f6:	c1 f0       	breq	.+48     	; 0x1328 <vfprintf+0x26c>
    12f8:	18 f4       	brcc	.+6      	; 0x1300 <vfprintf+0x244>
    12fa:	88 35       	cpi	r24, 0x58	; 88
    12fc:	79 f0       	breq	.+30     	; 0x131c <vfprintf+0x260>
    12fe:	ad c0       	rjmp	.+346    	; 0x145a <vfprintf+0x39e>
    1300:	80 37       	cpi	r24, 0x70	; 112
    1302:	19 f0       	breq	.+6      	; 0x130a <vfprintf+0x24e>
    1304:	88 37       	cpi	r24, 0x78	; 120
    1306:	21 f0       	breq	.+8      	; 0x1310 <vfprintf+0x254>
    1308:	a8 c0       	rjmp	.+336    	; 0x145a <vfprintf+0x39e>
    130a:	2f 2f       	mov	r18, r31
    130c:	20 61       	ori	r18, 0x10	; 16
    130e:	b2 2e       	mov	r11, r18
    1310:	b4 fe       	sbrs	r11, 4
    1312:	0d c0       	rjmp	.+26     	; 0x132e <vfprintf+0x272>
    1314:	8b 2d       	mov	r24, r11
    1316:	84 60       	ori	r24, 0x04	; 4
    1318:	b8 2e       	mov	r11, r24
    131a:	09 c0       	rjmp	.+18     	; 0x132e <vfprintf+0x272>
    131c:	24 ff       	sbrs	r18, 4
    131e:	0a c0       	rjmp	.+20     	; 0x1334 <vfprintf+0x278>
    1320:	9f 2f       	mov	r25, r31
    1322:	96 60       	ori	r25, 0x06	; 6
    1324:	b9 2e       	mov	r11, r25
    1326:	06 c0       	rjmp	.+12     	; 0x1334 <vfprintf+0x278>
    1328:	28 e0       	ldi	r18, 0x08	; 8
    132a:	30 e0       	ldi	r19, 0x00	; 0
    132c:	05 c0       	rjmp	.+10     	; 0x1338 <vfprintf+0x27c>
    132e:	20 e1       	ldi	r18, 0x10	; 16
    1330:	30 e0       	ldi	r19, 0x00	; 0
    1332:	02 c0       	rjmp	.+4      	; 0x1338 <vfprintf+0x27c>
    1334:	20 e1       	ldi	r18, 0x10	; 16
    1336:	32 e0       	ldi	r19, 0x02	; 2
    1338:	f8 01       	movw	r30, r16
    133a:	b7 fe       	sbrs	r11, 7
    133c:	07 c0       	rjmp	.+14     	; 0x134c <vfprintf+0x290>
    133e:	60 81       	ld	r22, Z
    1340:	71 81       	ldd	r23, Z+1	; 0x01
    1342:	82 81       	ldd	r24, Z+2	; 0x02
    1344:	93 81       	ldd	r25, Z+3	; 0x03
    1346:	0c 5f       	subi	r16, 0xFC	; 252
    1348:	1f 4f       	sbci	r17, 0xFF	; 255
    134a:	06 c0       	rjmp	.+12     	; 0x1358 <vfprintf+0x29c>
    134c:	60 81       	ld	r22, Z
    134e:	71 81       	ldd	r23, Z+1	; 0x01
    1350:	80 e0       	ldi	r24, 0x00	; 0
    1352:	90 e0       	ldi	r25, 0x00	; 0
    1354:	0e 5f       	subi	r16, 0xFE	; 254
    1356:	1f 4f       	sbci	r17, 0xFF	; 255
    1358:	a4 01       	movw	r20, r8
    135a:	e6 d0       	rcall	.+460    	; 0x1528 <__ultoa_invert>
    135c:	a8 2e       	mov	r10, r24
    135e:	a8 18       	sub	r10, r8
    1360:	fb 2d       	mov	r31, r11
    1362:	ff 77       	andi	r31, 0x7F	; 127
    1364:	bf 2e       	mov	r11, r31
    1366:	b6 fe       	sbrs	r11, 6
    1368:	0b c0       	rjmp	.+22     	; 0x1380 <vfprintf+0x2c4>
    136a:	2b 2d       	mov	r18, r11
    136c:	2e 7f       	andi	r18, 0xFE	; 254
    136e:	a5 14       	cp	r10, r5
    1370:	50 f4       	brcc	.+20     	; 0x1386 <vfprintf+0x2ca>
    1372:	b4 fe       	sbrs	r11, 4
    1374:	0a c0       	rjmp	.+20     	; 0x138a <vfprintf+0x2ce>
    1376:	b2 fc       	sbrc	r11, 2
    1378:	08 c0       	rjmp	.+16     	; 0x138a <vfprintf+0x2ce>
    137a:	2b 2d       	mov	r18, r11
    137c:	2e 7e       	andi	r18, 0xEE	; 238
    137e:	05 c0       	rjmp	.+10     	; 0x138a <vfprintf+0x2ce>
    1380:	7a 2c       	mov	r7, r10
    1382:	2b 2d       	mov	r18, r11
    1384:	03 c0       	rjmp	.+6      	; 0x138c <vfprintf+0x2d0>
    1386:	7a 2c       	mov	r7, r10
    1388:	01 c0       	rjmp	.+2      	; 0x138c <vfprintf+0x2d0>
    138a:	75 2c       	mov	r7, r5
    138c:	24 ff       	sbrs	r18, 4
    138e:	0d c0       	rjmp	.+26     	; 0x13aa <vfprintf+0x2ee>
    1390:	fe 01       	movw	r30, r28
    1392:	ea 0d       	add	r30, r10
    1394:	f1 1d       	adc	r31, r1
    1396:	80 81       	ld	r24, Z
    1398:	80 33       	cpi	r24, 0x30	; 48
    139a:	11 f4       	brne	.+4      	; 0x13a0 <vfprintf+0x2e4>
    139c:	29 7e       	andi	r18, 0xE9	; 233
    139e:	09 c0       	rjmp	.+18     	; 0x13b2 <vfprintf+0x2f6>
    13a0:	22 ff       	sbrs	r18, 2
    13a2:	06 c0       	rjmp	.+12     	; 0x13b0 <vfprintf+0x2f4>
    13a4:	73 94       	inc	r7
    13a6:	73 94       	inc	r7
    13a8:	04 c0       	rjmp	.+8      	; 0x13b2 <vfprintf+0x2f6>
    13aa:	82 2f       	mov	r24, r18
    13ac:	86 78       	andi	r24, 0x86	; 134
    13ae:	09 f0       	breq	.+2      	; 0x13b2 <vfprintf+0x2f6>
    13b0:	73 94       	inc	r7
    13b2:	23 fd       	sbrc	r18, 3
    13b4:	12 c0       	rjmp	.+36     	; 0x13da <vfprintf+0x31e>
    13b6:	20 ff       	sbrs	r18, 0
    13b8:	06 c0       	rjmp	.+12     	; 0x13c6 <vfprintf+0x30a>
    13ba:	5a 2c       	mov	r5, r10
    13bc:	73 14       	cp	r7, r3
    13be:	18 f4       	brcc	.+6      	; 0x13c6 <vfprintf+0x30a>
    13c0:	53 0c       	add	r5, r3
    13c2:	57 18       	sub	r5, r7
    13c4:	73 2c       	mov	r7, r3
    13c6:	73 14       	cp	r7, r3
    13c8:	60 f4       	brcc	.+24     	; 0x13e2 <vfprintf+0x326>
    13ca:	b7 01       	movw	r22, r14
    13cc:	80 e2       	ldi	r24, 0x20	; 32
    13ce:	90 e0       	ldi	r25, 0x00	; 0
    13d0:	2c 87       	std	Y+12, r18	; 0x0c
    13d2:	78 d0       	rcall	.+240    	; 0x14c4 <fputc>
    13d4:	73 94       	inc	r7
    13d6:	2c 85       	ldd	r18, Y+12	; 0x0c
    13d8:	f6 cf       	rjmp	.-20     	; 0x13c6 <vfprintf+0x30a>
    13da:	73 14       	cp	r7, r3
    13dc:	10 f4       	brcc	.+4      	; 0x13e2 <vfprintf+0x326>
    13de:	37 18       	sub	r3, r7
    13e0:	01 c0       	rjmp	.+2      	; 0x13e4 <vfprintf+0x328>
    13e2:	31 2c       	mov	r3, r1
    13e4:	24 ff       	sbrs	r18, 4
    13e6:	11 c0       	rjmp	.+34     	; 0x140a <vfprintf+0x34e>
    13e8:	b7 01       	movw	r22, r14
    13ea:	80 e3       	ldi	r24, 0x30	; 48
    13ec:	90 e0       	ldi	r25, 0x00	; 0
    13ee:	2c 87       	std	Y+12, r18	; 0x0c
    13f0:	69 d0       	rcall	.+210    	; 0x14c4 <fputc>
    13f2:	2c 85       	ldd	r18, Y+12	; 0x0c
    13f4:	22 ff       	sbrs	r18, 2
    13f6:	16 c0       	rjmp	.+44     	; 0x1424 <vfprintf+0x368>
    13f8:	21 ff       	sbrs	r18, 1
    13fa:	03 c0       	rjmp	.+6      	; 0x1402 <vfprintf+0x346>
    13fc:	88 e5       	ldi	r24, 0x58	; 88
    13fe:	90 e0       	ldi	r25, 0x00	; 0
    1400:	02 c0       	rjmp	.+4      	; 0x1406 <vfprintf+0x34a>
    1402:	88 e7       	ldi	r24, 0x78	; 120
    1404:	90 e0       	ldi	r25, 0x00	; 0
    1406:	b7 01       	movw	r22, r14
    1408:	0c c0       	rjmp	.+24     	; 0x1422 <vfprintf+0x366>
    140a:	82 2f       	mov	r24, r18
    140c:	86 78       	andi	r24, 0x86	; 134
    140e:	51 f0       	breq	.+20     	; 0x1424 <vfprintf+0x368>
    1410:	21 fd       	sbrc	r18, 1
    1412:	02 c0       	rjmp	.+4      	; 0x1418 <vfprintf+0x35c>
    1414:	80 e2       	ldi	r24, 0x20	; 32
    1416:	01 c0       	rjmp	.+2      	; 0x141a <vfprintf+0x35e>
    1418:	8b e2       	ldi	r24, 0x2B	; 43
    141a:	27 fd       	sbrc	r18, 7
    141c:	8d e2       	ldi	r24, 0x2D	; 45
    141e:	b7 01       	movw	r22, r14
    1420:	90 e0       	ldi	r25, 0x00	; 0
    1422:	50 d0       	rcall	.+160    	; 0x14c4 <fputc>
    1424:	a5 14       	cp	r10, r5
    1426:	30 f4       	brcc	.+12     	; 0x1434 <vfprintf+0x378>
    1428:	b7 01       	movw	r22, r14
    142a:	80 e3       	ldi	r24, 0x30	; 48
    142c:	90 e0       	ldi	r25, 0x00	; 0
    142e:	4a d0       	rcall	.+148    	; 0x14c4 <fputc>
    1430:	5a 94       	dec	r5
    1432:	f8 cf       	rjmp	.-16     	; 0x1424 <vfprintf+0x368>
    1434:	aa 94       	dec	r10
    1436:	f4 01       	movw	r30, r8
    1438:	ea 0d       	add	r30, r10
    143a:	f1 1d       	adc	r31, r1
    143c:	80 81       	ld	r24, Z
    143e:	b7 01       	movw	r22, r14
    1440:	90 e0       	ldi	r25, 0x00	; 0
    1442:	40 d0       	rcall	.+128    	; 0x14c4 <fputc>
    1444:	a1 10       	cpse	r10, r1
    1446:	f6 cf       	rjmp	.-20     	; 0x1434 <vfprintf+0x378>
    1448:	33 20       	and	r3, r3
    144a:	09 f4       	brne	.+2      	; 0x144e <vfprintf+0x392>
    144c:	5d ce       	rjmp	.-838    	; 0x1108 <vfprintf+0x4c>
    144e:	b7 01       	movw	r22, r14
    1450:	80 e2       	ldi	r24, 0x20	; 32
    1452:	90 e0       	ldi	r25, 0x00	; 0
    1454:	37 d0       	rcall	.+110    	; 0x14c4 <fputc>
    1456:	3a 94       	dec	r3
    1458:	f7 cf       	rjmp	.-18     	; 0x1448 <vfprintf+0x38c>
    145a:	f7 01       	movw	r30, r14
    145c:	86 81       	ldd	r24, Z+6	; 0x06
    145e:	97 81       	ldd	r25, Z+7	; 0x07
    1460:	02 c0       	rjmp	.+4      	; 0x1466 <vfprintf+0x3aa>
    1462:	8f ef       	ldi	r24, 0xFF	; 255
    1464:	9f ef       	ldi	r25, 0xFF	; 255
    1466:	2c 96       	adiw	r28, 0x0c	; 12
    1468:	0f b6       	in	r0, 0x3f	; 63
    146a:	f8 94       	cli
    146c:	de bf       	out	0x3e, r29	; 62
    146e:	0f be       	out	0x3f, r0	; 63
    1470:	cd bf       	out	0x3d, r28	; 61
    1472:	df 91       	pop	r29
    1474:	cf 91       	pop	r28
    1476:	1f 91       	pop	r17
    1478:	0f 91       	pop	r16
    147a:	ff 90       	pop	r15
    147c:	ef 90       	pop	r14
    147e:	df 90       	pop	r13
    1480:	cf 90       	pop	r12
    1482:	bf 90       	pop	r11
    1484:	af 90       	pop	r10
    1486:	9f 90       	pop	r9
    1488:	8f 90       	pop	r8
    148a:	7f 90       	pop	r7
    148c:	6f 90       	pop	r6
    148e:	5f 90       	pop	r5
    1490:	4f 90       	pop	r4
    1492:	3f 90       	pop	r3
    1494:	2f 90       	pop	r2
    1496:	08 95       	ret

00001498 <strnlen_P>:
    1498:	fc 01       	movw	r30, r24
    149a:	05 90       	lpm	r0, Z+
    149c:	61 50       	subi	r22, 0x01	; 1
    149e:	70 40       	sbci	r23, 0x00	; 0
    14a0:	01 10       	cpse	r0, r1
    14a2:	d8 f7       	brcc	.-10     	; 0x149a <strnlen_P+0x2>
    14a4:	80 95       	com	r24
    14a6:	90 95       	com	r25
    14a8:	8e 0f       	add	r24, r30
    14aa:	9f 1f       	adc	r25, r31
    14ac:	08 95       	ret

000014ae <strnlen>:
    14ae:	fc 01       	movw	r30, r24
    14b0:	61 50       	subi	r22, 0x01	; 1
    14b2:	70 40       	sbci	r23, 0x00	; 0
    14b4:	01 90       	ld	r0, Z+
    14b6:	01 10       	cpse	r0, r1
    14b8:	d8 f7       	brcc	.-10     	; 0x14b0 <strnlen+0x2>
    14ba:	80 95       	com	r24
    14bc:	90 95       	com	r25
    14be:	8e 0f       	add	r24, r30
    14c0:	9f 1f       	adc	r25, r31
    14c2:	08 95       	ret

000014c4 <fputc>:
    14c4:	0f 93       	push	r16
    14c6:	1f 93       	push	r17
    14c8:	cf 93       	push	r28
    14ca:	df 93       	push	r29
    14cc:	18 2f       	mov	r17, r24
    14ce:	09 2f       	mov	r16, r25
    14d0:	eb 01       	movw	r28, r22
    14d2:	8b 81       	ldd	r24, Y+3	; 0x03
    14d4:	81 fd       	sbrc	r24, 1
    14d6:	03 c0       	rjmp	.+6      	; 0x14de <fputc+0x1a>
    14d8:	8f ef       	ldi	r24, 0xFF	; 255
    14da:	9f ef       	ldi	r25, 0xFF	; 255
    14dc:	20 c0       	rjmp	.+64     	; 0x151e <fputc+0x5a>
    14de:	82 ff       	sbrs	r24, 2
    14e0:	10 c0       	rjmp	.+32     	; 0x1502 <fputc+0x3e>
    14e2:	4e 81       	ldd	r20, Y+6	; 0x06
    14e4:	5f 81       	ldd	r21, Y+7	; 0x07
    14e6:	2c 81       	ldd	r18, Y+4	; 0x04
    14e8:	3d 81       	ldd	r19, Y+5	; 0x05
    14ea:	42 17       	cp	r20, r18
    14ec:	53 07       	cpc	r21, r19
    14ee:	7c f4       	brge	.+30     	; 0x150e <fputc+0x4a>
    14f0:	e8 81       	ld	r30, Y
    14f2:	f9 81       	ldd	r31, Y+1	; 0x01
    14f4:	9f 01       	movw	r18, r30
    14f6:	2f 5f       	subi	r18, 0xFF	; 255
    14f8:	3f 4f       	sbci	r19, 0xFF	; 255
    14fa:	39 83       	std	Y+1, r19	; 0x01
    14fc:	28 83       	st	Y, r18
    14fe:	10 83       	st	Z, r17
    1500:	06 c0       	rjmp	.+12     	; 0x150e <fputc+0x4a>
    1502:	e8 85       	ldd	r30, Y+8	; 0x08
    1504:	f9 85       	ldd	r31, Y+9	; 0x09
    1506:	81 2f       	mov	r24, r17
    1508:	19 95       	eicall
    150a:	89 2b       	or	r24, r25
    150c:	29 f7       	brne	.-54     	; 0x14d8 <fputc+0x14>
    150e:	2e 81       	ldd	r18, Y+6	; 0x06
    1510:	3f 81       	ldd	r19, Y+7	; 0x07
    1512:	2f 5f       	subi	r18, 0xFF	; 255
    1514:	3f 4f       	sbci	r19, 0xFF	; 255
    1516:	3f 83       	std	Y+7, r19	; 0x07
    1518:	2e 83       	std	Y+6, r18	; 0x06
    151a:	81 2f       	mov	r24, r17
    151c:	90 2f       	mov	r25, r16
    151e:	df 91       	pop	r29
    1520:	cf 91       	pop	r28
    1522:	1f 91       	pop	r17
    1524:	0f 91       	pop	r16
    1526:	08 95       	ret

00001528 <__ultoa_invert>:
    1528:	fa 01       	movw	r30, r20
    152a:	aa 27       	eor	r26, r26
    152c:	28 30       	cpi	r18, 0x08	; 8
    152e:	51 f1       	breq	.+84     	; 0x1584 <__ultoa_invert+0x5c>
    1530:	20 31       	cpi	r18, 0x10	; 16
    1532:	81 f1       	breq	.+96     	; 0x1594 <__ultoa_invert+0x6c>
    1534:	e8 94       	clt
    1536:	6f 93       	push	r22
    1538:	6e 7f       	andi	r22, 0xFE	; 254
    153a:	6e 5f       	subi	r22, 0xFE	; 254
    153c:	7f 4f       	sbci	r23, 0xFF	; 255
    153e:	8f 4f       	sbci	r24, 0xFF	; 255
    1540:	9f 4f       	sbci	r25, 0xFF	; 255
    1542:	af 4f       	sbci	r26, 0xFF	; 255
    1544:	b1 e0       	ldi	r27, 0x01	; 1
    1546:	3e d0       	rcall	.+124    	; 0x15c4 <__ultoa_invert+0x9c>
    1548:	b4 e0       	ldi	r27, 0x04	; 4
    154a:	3c d0       	rcall	.+120    	; 0x15c4 <__ultoa_invert+0x9c>
    154c:	67 0f       	add	r22, r23
    154e:	78 1f       	adc	r23, r24
    1550:	89 1f       	adc	r24, r25
    1552:	9a 1f       	adc	r25, r26
    1554:	a1 1d       	adc	r26, r1
    1556:	68 0f       	add	r22, r24
    1558:	79 1f       	adc	r23, r25
    155a:	8a 1f       	adc	r24, r26
    155c:	91 1d       	adc	r25, r1
    155e:	a1 1d       	adc	r26, r1
    1560:	6a 0f       	add	r22, r26
    1562:	71 1d       	adc	r23, r1
    1564:	81 1d       	adc	r24, r1
    1566:	91 1d       	adc	r25, r1
    1568:	a1 1d       	adc	r26, r1
    156a:	20 d0       	rcall	.+64     	; 0x15ac <__ultoa_invert+0x84>
    156c:	09 f4       	brne	.+2      	; 0x1570 <__ultoa_invert+0x48>
    156e:	68 94       	set
    1570:	3f 91       	pop	r19
    1572:	2a e0       	ldi	r18, 0x0A	; 10
    1574:	26 9f       	mul	r18, r22
    1576:	11 24       	eor	r1, r1
    1578:	30 19       	sub	r19, r0
    157a:	30 5d       	subi	r19, 0xD0	; 208
    157c:	31 93       	st	Z+, r19
    157e:	de f6       	brtc	.-74     	; 0x1536 <__ultoa_invert+0xe>
    1580:	cf 01       	movw	r24, r30
    1582:	08 95       	ret
    1584:	46 2f       	mov	r20, r22
    1586:	47 70       	andi	r20, 0x07	; 7
    1588:	40 5d       	subi	r20, 0xD0	; 208
    158a:	41 93       	st	Z+, r20
    158c:	b3 e0       	ldi	r27, 0x03	; 3
    158e:	0f d0       	rcall	.+30     	; 0x15ae <__ultoa_invert+0x86>
    1590:	c9 f7       	brne	.-14     	; 0x1584 <__ultoa_invert+0x5c>
    1592:	f6 cf       	rjmp	.-20     	; 0x1580 <__ultoa_invert+0x58>
    1594:	46 2f       	mov	r20, r22
    1596:	4f 70       	andi	r20, 0x0F	; 15
    1598:	40 5d       	subi	r20, 0xD0	; 208
    159a:	4a 33       	cpi	r20, 0x3A	; 58
    159c:	18 f0       	brcs	.+6      	; 0x15a4 <__ultoa_invert+0x7c>
    159e:	49 5d       	subi	r20, 0xD9	; 217
    15a0:	31 fd       	sbrc	r19, 1
    15a2:	40 52       	subi	r20, 0x20	; 32
    15a4:	41 93       	st	Z+, r20
    15a6:	02 d0       	rcall	.+4      	; 0x15ac <__ultoa_invert+0x84>
    15a8:	a9 f7       	brne	.-22     	; 0x1594 <__ultoa_invert+0x6c>
    15aa:	ea cf       	rjmp	.-44     	; 0x1580 <__ultoa_invert+0x58>
    15ac:	b4 e0       	ldi	r27, 0x04	; 4
    15ae:	a6 95       	lsr	r26
    15b0:	97 95       	ror	r25
    15b2:	87 95       	ror	r24
    15b4:	77 95       	ror	r23
    15b6:	67 95       	ror	r22
    15b8:	ba 95       	dec	r27
    15ba:	c9 f7       	brne	.-14     	; 0x15ae <__ultoa_invert+0x86>
    15bc:	00 97       	sbiw	r24, 0x00	; 0
    15be:	61 05       	cpc	r22, r1
    15c0:	71 05       	cpc	r23, r1
    15c2:	08 95       	ret
    15c4:	9b 01       	movw	r18, r22
    15c6:	ac 01       	movw	r20, r24
    15c8:	0a 2e       	mov	r0, r26
    15ca:	06 94       	lsr	r0
    15cc:	57 95       	ror	r21
    15ce:	47 95       	ror	r20
    15d0:	37 95       	ror	r19
    15d2:	27 95       	ror	r18
    15d4:	ba 95       	dec	r27
    15d6:	c9 f7       	brne	.-14     	; 0x15ca <__ultoa_invert+0xa2>
    15d8:	62 0f       	add	r22, r18
    15da:	73 1f       	adc	r23, r19
    15dc:	84 1f       	adc	r24, r20
    15de:	95 1f       	adc	r25, r21
    15e0:	a0 1d       	adc	r26, r0
    15e2:	08 95       	ret

000015e4 <_exit>:
    15e4:	f8 94       	cli

000015e6 <__stop_program>:
    15e6:	ff cf       	rjmp	.-2      	; 0x15e6 <__stop_program>
