{
    "DESIGN_NAME": "spm",
    "VERILOG_FILES": "dir::src/*.v",
    "CLOCK_PERIOD": 10,
    "CLOCK_PORT": "clk",
    "CLOCK_NET": "ref::$CLOCK_PORT",
    "FP_PDN_AUTO_ADJUST": 0,
    "FP_PDN_VOFFSET": 7,
    "FP_PDN_HOFFSET": 7,
    "FP_PIN_ORDER_CFG": "dir::pin_order.cfg",
    "pdk::sky130A": {
        "scl::sky130_fd_sc_hd": {
            "CLOCK_PERIOD": 10,
            "SYNTH_MAX_FANOUT": 5,
            "FP_CORE_UTIL": 45
        },
        "scl::sky130_fd_sc_hdll": {
            "CLOCK_PERIOD": 10,
            "SYNTH_MAX_FANOUT": 5,
            "FP_CORE_UTIL": 49
        },
        "scl::sky130_fd_sc_hs": {
            "CLOCK_PERIOD": 10,
            "SYNTH_MAX_FANOUT": 5,
            "FP_CORE_UTIL": 49
        },
        "scl::sky130_fd_sc_ls": {
            "CLOCK_PERIOD": 10,
            "SYNTH_MAX_FANOUT": 5,
            "FP_CORE_UTIL": 49
        },
        "scl::sky130_fd_sc_ms": {
            "CLOCK_PERIOD": 10,
            "SYNTH_MAX_FANOUT": 5,
            "FP_CORE_UTIL": 49
        }
    }
}