// Seed: 3560122792
module module_0 (
    input supply1 id_0,
    input wor id_1,
    output wand id_2,
    input wire id_3,
    output wire id_4,
    input wor id_5,
    input uwire id_6
);
  logic [-1 : -1 'b0] id_8;
endmodule
module module_1 (
    input supply1 id_0,
    output wand id_1,
    input wor id_2,
    input uwire id_3,
    input wand id_4,
    output tri0 id_5,
    output tri1 id_6,
    input tri1 id_7,
    input supply0 id_8,
    output uwire id_9,
    input tri0 id_10,
    input wand id_11,
    input supply0 id_12,
    output wire id_13,
    output wand id_14,
    output tri1 id_15,
    output uwire id_16
);
  logic id_18;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_6,
      id_2,
      id_13,
      id_3,
      id_4
  );
  assign modCall_1.id_0 = 0;
endmodule
