{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1561101400553 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1561101400555 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 21 12:16:40 2019 " "Processing started: Fri Jun 21 12:16:40 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1561101400555 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1561101400555 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part5 -c part5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off part5 -c part5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1561101400555 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1561101400899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part5.v 6 6 " "Found 6 design units, including 6 entities, in source file part5.v" { { "Info" "ISGN_ENTITY_NAME" "1 part5 " "Found entity 1: part5" {  } { { "part5.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab3/part5/part5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561101401025 ""} { "Info" "ISGN_ENTITY_NAME" "2 HEXto7 " "Found entity 2: HEXto7" {  } { { "part5.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab3/part5/part5.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561101401025 ""} { "Info" "ISGN_ENTITY_NAME" "3 Bin2HEX " "Found entity 3: Bin2HEX" {  } { { "part5.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab3/part5/part5.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561101401025 ""} { "Info" "ISGN_ENTITY_NAME" "4 d_flipflop " "Found entity 4: d_flipflop" {  } { { "part5.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab3/part5/part5.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561101401025 ""} { "Info" "ISGN_ENTITY_NAME" "5 sixd_flipflop " "Found entity 5: sixd_flipflop" {  } { { "part5.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab3/part5/part5.v" 85 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561101401025 ""} { "Info" "ISGN_ENTITY_NAME" "6 tb " "Found entity 6: tb" {  } { { "part5.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab3/part5/part5.v" 101 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561101401025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561101401025 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "part5 " "Elaborating entity \"part5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1561101401109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sixd_flipflop sixd_flipflop:register " "Elaborating entity \"sixd_flipflop\" for hierarchy \"sixd_flipflop:register\"" {  } { { "part5.v" "register" { Text "/home/omar/Desktop/FPGA/labs_performed/lab3/part5/part5.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561101401134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_flipflop sixd_flipflop:register\|d_flipflop:zero " "Elaborating entity \"d_flipflop\" for hierarchy \"sixd_flipflop:register\|d_flipflop:zero\"" {  } { { "part5.v" "zero" { Text "/home/omar/Desktop/FPGA/labs_performed/lab3/part5/part5.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561101401139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bin2HEX Bin2HEX:B2HA " "Elaborating entity \"Bin2HEX\" for hierarchy \"Bin2HEX:B2HA\"" {  } { { "part5.v" "B2HA" { Text "/home/omar/Desktop/FPGA/labs_performed/lab3/part5/part5.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561101401154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HEXto7 HEXto7:h0 " "Elaborating entity \"HEXto7\" for hierarchy \"HEXto7:h0\"" {  } { { "part5.v" "h0" { Text "/home/omar/Desktop/FPGA/labs_performed/lab3/part5/part5.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561101401159 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1561101401873 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561101401873 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "74 " "Implemented 74 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1561101401972 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1561101401972 ""} { "Info" "ICUT_CUT_TM_LCELLS" "36 " "Implemented 36 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1561101401972 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1561101401972 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "612 " "Peak virtual memory: 612 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1561101401985 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 21 12:16:41 2019 " "Processing ended: Fri Jun 21 12:16:41 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1561101401985 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1561101401985 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1561101401985 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1561101401985 ""}
