// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 32-bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version"

// DATE "11/30/2023 12:11:41"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module GPUpart1 (
	R_first_four,
	Clock,
	Reset_A,
	A,
	Reset_B,
	B,
	En,
	Data_in,
	FSM_reset,
	R_last_four,
	sign,
	student_id);
output 	[1:7] R_first_four;
input 	Clock;
input 	Reset_A;
input 	[7:0] A;
input 	Reset_B;
input 	[7:0] B;
input 	En;
input 	Data_in;
input 	FSM_reset;
output 	[1:7] R_last_four;
output 	[1:7] sign;
output 	[6:0] student_id;

// Design Ports Information
// R_first_four[1]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R_first_four[2]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R_first_four[3]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R_first_four[4]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R_first_four[5]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R_first_four[6]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R_first_four[7]	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R_last_four[1]	=>  Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R_last_four[2]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R_last_four[3]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R_last_four[4]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R_last_four[5]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R_last_four[6]	=>  Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R_last_four[7]	=>  Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// sign[1]	=>  Location: PIN_AE18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// sign[2]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// sign[3]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// sign[4]	=>  Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// sign[5]	=>  Location: PIN_Y15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// sign[6]	=>  Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// sign[7]	=>  Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// student_id[6]	=>  Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// student_id[5]	=>  Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// student_id[4]	=>  Location: PIN_V10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// student_id[3]	=>  Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// student_id[2]	=>  Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// student_id[1]	=>  Location: PIN_U12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// student_id[0]	=>  Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// En	=>  Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Clock	=>  Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// FSM_reset	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Data_in	=>  Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[0]	=>  Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Reset_A	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[0]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Reset_B	=>  Location: PIN_P26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[1]	=>  Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[1]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[2]	=>  Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[2]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[3]	=>  Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[3]	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[4]	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[4]	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[5]	=>  Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[5]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[6]	=>  Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[6]	=>  Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[7]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[7]	=>  Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \En~combout ;
wire \Clock~combout ;
wire \Clock~clk_delay_ctrl_clkout ;
wire \Clock~clkctrl_outclk ;
wire \inst13|Q[1]~feeder_combout ;
wire \inst12|Q[3]~feeder_combout ;
wire \inst13|Q[4]~feeder_combout ;
wire \inst13|Q[5]~feeder_combout ;
wire \inst12|Q[7]~feeder_combout ;
wire \Reset_A~combout ;
wire \Reset_A~clkctrl_outclk ;
wire \FSM_reset~combout ;
wire \FSM_reset~clkctrl_outclk ;
wire \Data_in~combout ;
wire \inst18|yfsm.s6~regout ;
wire \inst18|yfsm.s4~regout ;
wire \inst18|yfsm.s2~regout ;
wire \inst18|yfsm.s7~regout ;
wire \inst18|yfsm.s5~regout ;
wire \inst18|yfsm.s3~regout ;
wire \inst18|yfsm.s1~regout ;
wire \inst18|yfsm.s0~0_combout ;
wire \inst18|yfsm.s0~regout ;
wire \inst18|yfsm.s8~0_combout ;
wire \inst18|yfsm.s8~regout ;
wire \inst18|WideOr10~0_combout ;
wire \inst18|WideOr9~0_combout ;
wire \inst18|WideOr11~0_combout ;
wire \inst5|Equal8~0_combout ;
wire \inst5|Selector7~0_combout ;
wire \inst5|WideNor0~0_combout ;
wire \inst13|Q[2]~feeder_combout ;
wire \Reset_B~combout ;
wire \Reset_B~clkctrl_outclk ;
wire \inst5|Selector6~0_combout ;
wire \inst13|Q[3]~feeder_combout ;
wire \inst5|Selector5~0_combout ;
wire \inst12|Q[0]~feeder_combout ;
wire \inst5|Selector8~0_combout ;
wire \inst11|Mux0~0_combout ;
wire \inst11|Mux1~0_combout ;
wire \inst11|Mux2~0_combout ;
wire \inst11|Mux3~0_combout ;
wire \inst11|Mux4~0_combout ;
wire \inst11|Mux5~0_combout ;
wire \inst11|Mux6~0_combout ;
wire \inst5|Selector2~0_combout ;
wire \inst12|Q[4]~feeder_combout ;
wire \inst5|Selector4~0_combout ;
wire \inst13|Q[7]~feeder_combout ;
wire \inst5|Selector1~0_combout ;
wire \inst12|Q[5]~feeder_combout ;
wire \inst5|Selector3~0_combout ;
wire \inst15|Mux0~0_combout ;
wire \inst15|Mux1~0_combout ;
wire \inst15|Mux2~0_combout ;
wire \inst15|Mux3~0_combout ;
wire \inst15|Mux4~0_combout ;
wire \inst15|Mux5~0_combout ;
wire \inst15|Mux6~0_combout ;
wire \inst18|WideOr12~combout ;
wire \inst18|WideOr13~combout ;
wire \inst17|Mux0~0_combout ;
wire \inst17|Mux1~2_combout ;
wire \inst17|Mux4~0_combout ;
wire \inst17|Mux5~0_combout ;
wire \inst17|Mux5~1_combout ;
wire [7:0] \inst5|Result ;
wire [7:0] \inst12|Q ;
wire [7:0] \inst13|Q ;
wire [7:0] \B~combout ;
wire [7:0] \A~combout ;


// Location: LCFF_X28_Y2_N31
cycloneii_lcell_ff \inst13|Q[0] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\B~combout [0]),
	.aclr(!\Reset_B~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst13|Q [0]));

// Location: LCFF_X28_Y2_N1
cycloneii_lcell_ff \inst13|Q[1] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\inst13|Q[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\Reset_B~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst13|Q [1]));

// Location: LCFF_X30_Y2_N11
cycloneii_lcell_ff \inst12|Q[2] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\A~combout [2]),
	.aclr(!\Reset_A~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst12|Q [2]));

// Location: LCFF_X30_Y2_N17
cycloneii_lcell_ff \inst12|Q[3] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\inst12|Q[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\Reset_A~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst12|Q [3]));

// Location: LCFF_X28_Y2_N11
cycloneii_lcell_ff \inst13|Q[4] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\inst13|Q[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\Reset_B~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst13|Q [4]));

// Location: LCFF_X28_Y2_N21
cycloneii_lcell_ff \inst13|Q[5] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\inst13|Q[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\Reset_B~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst13|Q [5]));

// Location: LCFF_X28_Y2_N3
cycloneii_lcell_ff \inst13|Q[6] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\B~combout [6]),
	.aclr(!\Reset_B~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst13|Q [6]));

// Location: LCFF_X30_Y2_N3
cycloneii_lcell_ff \inst12|Q[7] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\inst12|Q[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\Reset_A~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst12|Q [7]));

// Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \En~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\En~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(En));
// synopsys translate_off
defparam \En~I .input_async_reset = "none";
defparam \En~I .input_power_up = "low";
defparam \En~I .input_register_mode = "none";
defparam \En~I .input_sync_reset = "none";
defparam \En~I .oe_async_reset = "none";
defparam \En~I .oe_power_up = "low";
defparam \En~I .oe_register_mode = "none";
defparam \En~I .oe_sync_reset = "none";
defparam \En~I .operation_mode = "input";
defparam \En~I .output_async_reset = "none";
defparam \En~I .output_power_up = "low";
defparam \En~I .output_register_mode = "none";
defparam \En~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Clock~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Clock~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Clock));
// synopsys translate_off
defparam \Clock~I .input_async_reset = "none";
defparam \Clock~I .input_power_up = "low";
defparam \Clock~I .input_register_mode = "none";
defparam \Clock~I .input_sync_reset = "none";
defparam \Clock~I .oe_async_reset = "none";
defparam \Clock~I .oe_power_up = "low";
defparam \Clock~I .oe_register_mode = "none";
defparam \Clock~I .oe_sync_reset = "none";
defparam \Clock~I .operation_mode = "input";
defparam \Clock~I .output_async_reset = "none";
defparam \Clock~I .output_power_up = "low";
defparam \Clock~I .output_register_mode = "none";
defparam \Clock~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[0]));
// synopsys translate_off
defparam \B[0]~I .input_async_reset = "none";
defparam \B[0]~I .input_power_up = "low";
defparam \B[0]~I .input_register_mode = "none";
defparam \B[0]~I .input_sync_reset = "none";
defparam \B[0]~I .oe_async_reset = "none";
defparam \B[0]~I .oe_power_up = "low";
defparam \B[0]~I .oe_register_mode = "none";
defparam \B[0]~I .oe_sync_reset = "none";
defparam \B[0]~I .operation_mode = "input";
defparam \B[0]~I .output_async_reset = "none";
defparam \B[0]~I .output_power_up = "low";
defparam \B[0]~I .output_register_mode = "none";
defparam \B[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[1]));
// synopsys translate_off
defparam \B[1]~I .input_async_reset = "none";
defparam \B[1]~I .input_power_up = "low";
defparam \B[1]~I .input_register_mode = "none";
defparam \B[1]~I .input_sync_reset = "none";
defparam \B[1]~I .oe_async_reset = "none";
defparam \B[1]~I .oe_power_up = "low";
defparam \B[1]~I .oe_register_mode = "none";
defparam \B[1]~I .oe_sync_reset = "none";
defparam \B[1]~I .operation_mode = "input";
defparam \B[1]~I .output_async_reset = "none";
defparam \B[1]~I .output_power_up = "low";
defparam \B[1]~I .output_register_mode = "none";
defparam \B[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[2]));
// synopsys translate_off
defparam \A[2]~I .input_async_reset = "none";
defparam \A[2]~I .input_power_up = "low";
defparam \A[2]~I .input_register_mode = "none";
defparam \A[2]~I .input_sync_reset = "none";
defparam \A[2]~I .oe_async_reset = "none";
defparam \A[2]~I .oe_power_up = "low";
defparam \A[2]~I .oe_register_mode = "none";
defparam \A[2]~I .oe_sync_reset = "none";
defparam \A[2]~I .operation_mode = "input";
defparam \A[2]~I .output_async_reset = "none";
defparam \A[2]~I .output_power_up = "low";
defparam \A[2]~I .output_register_mode = "none";
defparam \A[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[3]));
// synopsys translate_off
defparam \A[3]~I .input_async_reset = "none";
defparam \A[3]~I .input_power_up = "low";
defparam \A[3]~I .input_register_mode = "none";
defparam \A[3]~I .input_sync_reset = "none";
defparam \A[3]~I .oe_async_reset = "none";
defparam \A[3]~I .oe_power_up = "low";
defparam \A[3]~I .oe_register_mode = "none";
defparam \A[3]~I .oe_sync_reset = "none";
defparam \A[3]~I .operation_mode = "input";
defparam \A[3]~I .output_async_reset = "none";
defparam \A[3]~I .output_power_up = "low";
defparam \A[3]~I .output_register_mode = "none";
defparam \A[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[4]));
// synopsys translate_off
defparam \B[4]~I .input_async_reset = "none";
defparam \B[4]~I .input_power_up = "low";
defparam \B[4]~I .input_register_mode = "none";
defparam \B[4]~I .input_sync_reset = "none";
defparam \B[4]~I .oe_async_reset = "none";
defparam \B[4]~I .oe_power_up = "low";
defparam \B[4]~I .oe_register_mode = "none";
defparam \B[4]~I .oe_sync_reset = "none";
defparam \B[4]~I .operation_mode = "input";
defparam \B[4]~I .output_async_reset = "none";
defparam \B[4]~I .output_power_up = "low";
defparam \B[4]~I .output_register_mode = "none";
defparam \B[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[5]));
// synopsys translate_off
defparam \B[5]~I .input_async_reset = "none";
defparam \B[5]~I .input_power_up = "low";
defparam \B[5]~I .input_register_mode = "none";
defparam \B[5]~I .input_sync_reset = "none";
defparam \B[5]~I .oe_async_reset = "none";
defparam \B[5]~I .oe_power_up = "low";
defparam \B[5]~I .oe_register_mode = "none";
defparam \B[5]~I .oe_sync_reset = "none";
defparam \B[5]~I .operation_mode = "input";
defparam \B[5]~I .output_async_reset = "none";
defparam \B[5]~I .output_power_up = "low";
defparam \B[5]~I .output_register_mode = "none";
defparam \B[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[6]));
// synopsys translate_off
defparam \B[6]~I .input_async_reset = "none";
defparam \B[6]~I .input_power_up = "low";
defparam \B[6]~I .input_register_mode = "none";
defparam \B[6]~I .input_sync_reset = "none";
defparam \B[6]~I .oe_async_reset = "none";
defparam \B[6]~I .oe_power_up = "low";
defparam \B[6]~I .oe_register_mode = "none";
defparam \B[6]~I .oe_sync_reset = "none";
defparam \B[6]~I .operation_mode = "input";
defparam \B[6]~I .output_async_reset = "none";
defparam \B[6]~I .output_power_up = "low";
defparam \B[6]~I .output_register_mode = "none";
defparam \B[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[7]));
// synopsys translate_off
defparam \A[7]~I .input_async_reset = "none";
defparam \A[7]~I .input_power_up = "low";
defparam \A[7]~I .input_register_mode = "none";
defparam \A[7]~I .input_sync_reset = "none";
defparam \A[7]~I .oe_async_reset = "none";
defparam \A[7]~I .oe_power_up = "low";
defparam \A[7]~I .oe_register_mode = "none";
defparam \A[7]~I .oe_sync_reset = "none";
defparam \A[7]~I .operation_mode = "input";
defparam \A[7]~I .output_async_reset = "none";
defparam \A[7]~I .output_power_up = "low";
defparam \A[7]~I .output_register_mode = "none";
defparam \A[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKDELAYCTRL_G7
cycloneii_clk_delay_ctrl \Clock~clk_delay_ctrl (
	.clk(\Clock~combout ),
	.pllcalibrateclkdelayedin(gnd),
	.disablecalibration(vcc),
	.delayctrlin(6'b000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.clkout(\Clock~clk_delay_ctrl_clkout ));
// synopsys translate_off
defparam \Clock~clk_delay_ctrl .delay_chain_mode = "none";
defparam \Clock~clk_delay_ctrl .use_new_style_dq_detection = "false";
// synopsys translate_on

// Location: CLKCTRL_G7
cycloneii_clkctrl \Clock~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\Clock~clk_delay_ctrl_clkout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Clock~clkctrl_outclk ));
// synopsys translate_off
defparam \Clock~clkctrl .clock_type = "global clock";
defparam \Clock~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X28_Y2_N0
cycloneii_lcell_comb \inst13|Q[1]~feeder (
// Equation(s):
// \inst13|Q[1]~feeder_combout  = \B~combout [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\B~combout [1]),
	.cin(gnd),
	.combout(\inst13|Q[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Q[1]~feeder .lut_mask = 16'hFF00;
defparam \inst13|Q[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y2_N16
cycloneii_lcell_comb \inst12|Q[3]~feeder (
// Equation(s):
// \inst12|Q[3]~feeder_combout  = \A~combout [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\A~combout [3]),
	.cin(gnd),
	.combout(\inst12|Q[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Q[3]~feeder .lut_mask = 16'hFF00;
defparam \inst12|Q[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y2_N10
cycloneii_lcell_comb \inst13|Q[4]~feeder (
// Equation(s):
// \inst13|Q[4]~feeder_combout  = \B~combout [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\B~combout [4]),
	.cin(gnd),
	.combout(\inst13|Q[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Q[4]~feeder .lut_mask = 16'hFF00;
defparam \inst13|Q[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y2_N20
cycloneii_lcell_comb \inst13|Q[5]~feeder (
// Equation(s):
// \inst13|Q[5]~feeder_combout  = \B~combout [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\B~combout [5]),
	.cin(gnd),
	.combout(\inst13|Q[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Q[5]~feeder .lut_mask = 16'hFF00;
defparam \inst13|Q[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y2_N2
cycloneii_lcell_comb \inst12|Q[7]~feeder (
// Equation(s):
// \inst12|Q[7]~feeder_combout  = \A~combout [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\A~combout [7]),
	.cin(gnd),
	.combout(\inst12|Q[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Q[7]~feeder .lut_mask = 16'hFF00;
defparam \inst12|Q[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[1]));
// synopsys translate_off
defparam \A[1]~I .input_async_reset = "none";
defparam \A[1]~I .input_power_up = "low";
defparam \A[1]~I .input_register_mode = "none";
defparam \A[1]~I .input_sync_reset = "none";
defparam \A[1]~I .oe_async_reset = "none";
defparam \A[1]~I .oe_power_up = "low";
defparam \A[1]~I .oe_register_mode = "none";
defparam \A[1]~I .oe_sync_reset = "none";
defparam \A[1]~I .operation_mode = "input";
defparam \A[1]~I .output_async_reset = "none";
defparam \A[1]~I .output_power_up = "low";
defparam \A[1]~I .output_register_mode = "none";
defparam \A[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Reset_A~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Reset_A~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reset_A));
// synopsys translate_off
defparam \Reset_A~I .input_async_reset = "none";
defparam \Reset_A~I .input_power_up = "low";
defparam \Reset_A~I .input_register_mode = "none";
defparam \Reset_A~I .input_sync_reset = "none";
defparam \Reset_A~I .oe_async_reset = "none";
defparam \Reset_A~I .oe_power_up = "low";
defparam \Reset_A~I .oe_register_mode = "none";
defparam \Reset_A~I .oe_sync_reset = "none";
defparam \Reset_A~I .operation_mode = "input";
defparam \Reset_A~I .output_async_reset = "none";
defparam \Reset_A~I .output_power_up = "low";
defparam \Reset_A~I .output_register_mode = "none";
defparam \Reset_A~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G11
cycloneii_clkctrl \Reset_A~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\Reset_A~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Reset_A~clkctrl_outclk ));
// synopsys translate_off
defparam \Reset_A~clkctrl .clock_type = "global clock";
defparam \Reset_A~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCFF_X30_Y2_N25
cycloneii_lcell_ff \inst12|Q[1] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\A~combout [1]),
	.aclr(!\Reset_A~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst12|Q [1]));

// Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \FSM_reset~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\FSM_reset~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FSM_reset));
// synopsys translate_off
defparam \FSM_reset~I .input_async_reset = "none";
defparam \FSM_reset~I .input_power_up = "low";
defparam \FSM_reset~I .input_register_mode = "none";
defparam \FSM_reset~I .input_sync_reset = "none";
defparam \FSM_reset~I .oe_async_reset = "none";
defparam \FSM_reset~I .oe_power_up = "low";
defparam \FSM_reset~I .oe_register_mode = "none";
defparam \FSM_reset~I .oe_sync_reset = "none";
defparam \FSM_reset~I .operation_mode = "input";
defparam \FSM_reset~I .output_async_reset = "none";
defparam \FSM_reset~I .output_power_up = "low";
defparam \FSM_reset~I .output_register_mode = "none";
defparam \FSM_reset~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneii_clkctrl \FSM_reset~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\FSM_reset~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\FSM_reset~clkctrl_outclk ));
// synopsys translate_off
defparam \FSM_reset~clkctrl .clock_type = "global clock";
defparam \FSM_reset~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Data_in~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Data_in~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Data_in));
// synopsys translate_off
defparam \Data_in~I .input_async_reset = "none";
defparam \Data_in~I .input_power_up = "low";
defparam \Data_in~I .input_register_mode = "none";
defparam \Data_in~I .input_sync_reset = "none";
defparam \Data_in~I .oe_async_reset = "none";
defparam \Data_in~I .oe_power_up = "low";
defparam \Data_in~I .oe_register_mode = "none";
defparam \Data_in~I .oe_sync_reset = "none";
defparam \Data_in~I .operation_mode = "input";
defparam \Data_in~I .output_async_reset = "none";
defparam \Data_in~I .output_power_up = "low";
defparam \Data_in~I .output_register_mode = "none";
defparam \Data_in~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X29_Y2_N17
cycloneii_lcell_ff \inst18|yfsm.s6 (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst18|yfsm.s8~regout ),
	.aclr(\FSM_reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Data_in~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|yfsm.s6~regout ));

// Location: LCFF_X29_Y2_N25
cycloneii_lcell_ff \inst18|yfsm.s4 (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst18|yfsm.s6~regout ),
	.aclr(\FSM_reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Data_in~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|yfsm.s4~regout ));

// Location: LCFF_X29_Y2_N11
cycloneii_lcell_ff \inst18|yfsm.s2 (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst18|yfsm.s4~regout ),
	.aclr(\FSM_reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Data_in~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|yfsm.s2~regout ));

// Location: LCFF_X29_Y2_N13
cycloneii_lcell_ff \inst18|yfsm.s7 (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst18|yfsm.s2~regout ),
	.aclr(\FSM_reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Data_in~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|yfsm.s7~regout ));

// Location: LCFF_X29_Y2_N19
cycloneii_lcell_ff \inst18|yfsm.s5 (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst18|yfsm.s7~regout ),
	.aclr(\FSM_reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Data_in~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|yfsm.s5~regout ));

// Location: LCFF_X29_Y2_N3
cycloneii_lcell_ff \inst18|yfsm.s3 (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst18|yfsm.s5~regout ),
	.aclr(\FSM_reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Data_in~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|yfsm.s3~regout ));

// Location: LCFF_X29_Y2_N23
cycloneii_lcell_ff \inst18|yfsm.s1 (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst18|yfsm.s3~regout ),
	.aclr(\FSM_reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Data_in~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|yfsm.s1~regout ));

// Location: LCCOMB_X30_Y2_N26
cycloneii_lcell_comb \inst18|yfsm.s0~0 (
// Equation(s):
// \inst18|yfsm.s0~0_combout  = !\inst18|yfsm.s1~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst18|yfsm.s1~regout ),
	.cin(gnd),
	.combout(\inst18|yfsm.s0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|yfsm.s0~0 .lut_mask = 16'h00FF;
defparam \inst18|yfsm.s0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y2_N27
cycloneii_lcell_ff \inst18|yfsm.s0 (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\inst18|yfsm.s0~0_combout ),
	.sdata(gnd),
	.aclr(\FSM_reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_in~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|yfsm.s0~regout ));

// Location: LCCOMB_X30_Y2_N8
cycloneii_lcell_comb \inst18|yfsm.s8~0 (
// Equation(s):
// \inst18|yfsm.s8~0_combout  = !\inst18|yfsm.s0~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst18|yfsm.s0~regout ),
	.cin(gnd),
	.combout(\inst18|yfsm.s8~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|yfsm.s8~0 .lut_mask = 16'h00FF;
defparam \inst18|yfsm.s8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y2_N9
cycloneii_lcell_ff \inst18|yfsm.s8 (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\inst18|yfsm.s8~0_combout ),
	.sdata(gnd),
	.aclr(\FSM_reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_in~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|yfsm.s8~regout ));

// Location: LCCOMB_X29_Y2_N16
cycloneii_lcell_comb \inst18|WideOr10~0 (
// Equation(s):
// \inst18|WideOr10~0_combout  = (\inst18|yfsm.s7~regout ) # ((\inst18|yfsm.s3~regout ) # ((\inst18|yfsm.s6~regout ) # (\inst18|yfsm.s2~regout )))

	.dataa(\inst18|yfsm.s7~regout ),
	.datab(\inst18|yfsm.s3~regout ),
	.datac(\inst18|yfsm.s6~regout ),
	.datad(\inst18|yfsm.s2~regout ),
	.cin(gnd),
	.combout(\inst18|WideOr10~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|WideOr10~0 .lut_mask = 16'hFFFE;
defparam \inst18|WideOr10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y2_N24
cycloneii_lcell_comb \inst18|WideOr9~0 (
// Equation(s):
// \inst18|WideOr9~0_combout  = (\inst18|yfsm.s6~regout ) # ((\inst18|yfsm.s5~regout ) # ((\inst18|yfsm.s4~regout ) # (\inst18|yfsm.s7~regout )))

	.dataa(\inst18|yfsm.s6~regout ),
	.datab(\inst18|yfsm.s5~regout ),
	.datac(\inst18|yfsm.s4~regout ),
	.datad(\inst18|yfsm.s7~regout ),
	.cin(gnd),
	.combout(\inst18|WideOr9~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|WideOr9~0 .lut_mask = 16'hFFFE;
defparam \inst18|WideOr9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y2_N18
cycloneii_lcell_comb \inst18|WideOr11~0 (
// Equation(s):
// \inst18|WideOr11~0_combout  = (\inst18|yfsm.s7~regout ) # ((\inst18|yfsm.s1~regout ) # ((\inst18|yfsm.s5~regout ) # (\inst18|yfsm.s3~regout )))

	.dataa(\inst18|yfsm.s7~regout ),
	.datab(\inst18|yfsm.s1~regout ),
	.datac(\inst18|yfsm.s5~regout ),
	.datad(\inst18|yfsm.s3~regout ),
	.cin(gnd),
	.combout(\inst18|WideOr11~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|WideOr11~0 .lut_mask = 16'hFFFE;
defparam \inst18|WideOr11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y2_N6
cycloneii_lcell_comb \inst5|Equal8~0 (
// Equation(s):
// \inst5|Equal8~0_combout  = (\En~combout  & (\inst18|WideOr10~0_combout  & (\inst18|WideOr9~0_combout  & \inst18|WideOr11~0_combout )))

	.dataa(\En~combout ),
	.datab(\inst18|WideOr10~0_combout ),
	.datac(\inst18|WideOr9~0_combout ),
	.datad(\inst18|WideOr11~0_combout ),
	.cin(gnd),
	.combout(\inst5|Equal8~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Equal8~0 .lut_mask = 16'h8000;
defparam \inst5|Equal8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y2_N26
cycloneii_lcell_comb \inst5|Selector7~0 (
// Equation(s):
// \inst5|Selector7~0_combout  = (\inst13|Q [1] & ((\inst12|Q [1]) # ((\inst18|yfsm.s8~regout ) # (!\inst5|Equal8~0_combout )))) # (!\inst13|Q [1] & (\inst12|Q [1] $ (((!\inst18|yfsm.s8~regout  & \inst5|Equal8~0_combout )))))

	.dataa(\inst13|Q [1]),
	.datab(\inst12|Q [1]),
	.datac(\inst18|yfsm.s8~regout ),
	.datad(\inst5|Equal8~0_combout ),
	.cin(gnd),
	.combout(\inst5|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Selector7~0 .lut_mask = 16'hE9EE;
defparam \inst5|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y2_N12
cycloneii_lcell_comb \inst5|WideNor0~0 (
// Equation(s):
// \inst5|WideNor0~0_combout  = (\inst5|Equal8~0_combout ) # ((\En~combout  & \inst18|yfsm.s8~regout ))

	.dataa(\En~combout ),
	.datab(\inst18|yfsm.s8~regout ),
	.datac(vcc),
	.datad(\inst5|Equal8~0_combout ),
	.cin(gnd),
	.combout(\inst5|WideNor0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|WideNor0~0 .lut_mask = 16'hFF88;
defparam \inst5|WideNor0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y2_N27
cycloneii_lcell_ff \inst5|Result[1] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\inst5|Selector7~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|WideNor0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|Result [1]));

// Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[2]));
// synopsys translate_off
defparam \B[2]~I .input_async_reset = "none";
defparam \B[2]~I .input_power_up = "low";
defparam \B[2]~I .input_register_mode = "none";
defparam \B[2]~I .input_sync_reset = "none";
defparam \B[2]~I .oe_async_reset = "none";
defparam \B[2]~I .oe_power_up = "low";
defparam \B[2]~I .oe_register_mode = "none";
defparam \B[2]~I .oe_sync_reset = "none";
defparam \B[2]~I .operation_mode = "input";
defparam \B[2]~I .output_async_reset = "none";
defparam \B[2]~I .output_power_up = "low";
defparam \B[2]~I .output_register_mode = "none";
defparam \B[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X28_Y2_N14
cycloneii_lcell_comb \inst13|Q[2]~feeder (
// Equation(s):
// \inst13|Q[2]~feeder_combout  = \B~combout [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\B~combout [2]),
	.cin(gnd),
	.combout(\inst13|Q[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Q[2]~feeder .lut_mask = 16'hFF00;
defparam \inst13|Q[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Reset_B~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Reset_B~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reset_B));
// synopsys translate_off
defparam \Reset_B~I .input_async_reset = "none";
defparam \Reset_B~I .input_power_up = "low";
defparam \Reset_B~I .input_register_mode = "none";
defparam \Reset_B~I .input_sync_reset = "none";
defparam \Reset_B~I .oe_async_reset = "none";
defparam \Reset_B~I .oe_power_up = "low";
defparam \Reset_B~I .oe_register_mode = "none";
defparam \Reset_B~I .oe_sync_reset = "none";
defparam \Reset_B~I .operation_mode = "input";
defparam \Reset_B~I .output_async_reset = "none";
defparam \Reset_B~I .output_power_up = "low";
defparam \Reset_B~I .output_register_mode = "none";
defparam \Reset_B~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G5
cycloneii_clkctrl \Reset_B~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\Reset_B~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Reset_B~clkctrl_outclk ));
// synopsys translate_off
defparam \Reset_B~clkctrl .clock_type = "global clock";
defparam \Reset_B~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCFF_X28_Y2_N15
cycloneii_lcell_ff \inst13|Q[2] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\inst13|Q[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\Reset_B~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst13|Q [2]));

// Location: LCCOMB_X29_Y2_N30
cycloneii_lcell_comb \inst5|Selector6~0 (
// Equation(s):
// \inst5|Selector6~0_combout  = (\inst12|Q [2] & ((\inst13|Q [2]) # ((\inst18|yfsm.s8~regout ) # (!\inst5|Equal8~0_combout )))) # (!\inst12|Q [2] & (\inst13|Q [2] $ (((!\inst18|yfsm.s8~regout  & \inst5|Equal8~0_combout )))))

	.dataa(\inst12|Q [2]),
	.datab(\inst13|Q [2]),
	.datac(\inst18|yfsm.s8~regout ),
	.datad(\inst5|Equal8~0_combout ),
	.cin(gnd),
	.combout(\inst5|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Selector6~0 .lut_mask = 16'hE9EE;
defparam \inst5|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y2_N31
cycloneii_lcell_ff \inst5|Result[2] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\inst5|Selector6~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|WideNor0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|Result [2]));

// Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[3]));
// synopsys translate_off
defparam \B[3]~I .input_async_reset = "none";
defparam \B[3]~I .input_power_up = "low";
defparam \B[3]~I .input_register_mode = "none";
defparam \B[3]~I .input_sync_reset = "none";
defparam \B[3]~I .oe_async_reset = "none";
defparam \B[3]~I .oe_power_up = "low";
defparam \B[3]~I .oe_register_mode = "none";
defparam \B[3]~I .oe_sync_reset = "none";
defparam \B[3]~I .operation_mode = "input";
defparam \B[3]~I .output_async_reset = "none";
defparam \B[3]~I .output_power_up = "low";
defparam \B[3]~I .output_register_mode = "none";
defparam \B[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X28_Y2_N16
cycloneii_lcell_comb \inst13|Q[3]~feeder (
// Equation(s):
// \inst13|Q[3]~feeder_combout  = \B~combout [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\B~combout [3]),
	.cin(gnd),
	.combout(\inst13|Q[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Q[3]~feeder .lut_mask = 16'hFF00;
defparam \inst13|Q[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y2_N17
cycloneii_lcell_ff \inst13|Q[3] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\inst13|Q[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\Reset_B~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst13|Q [3]));

// Location: LCCOMB_X29_Y2_N14
cycloneii_lcell_comb \inst5|Selector5~0 (
// Equation(s):
// \inst5|Selector5~0_combout  = (\inst12|Q [3] & ((\inst13|Q [3]) # ((\inst18|yfsm.s8~regout ) # (!\inst5|Equal8~0_combout )))) # (!\inst12|Q [3] & (\inst13|Q [3] $ (((!\inst18|yfsm.s8~regout  & \inst5|Equal8~0_combout )))))

	.dataa(\inst12|Q [3]),
	.datab(\inst13|Q [3]),
	.datac(\inst18|yfsm.s8~regout ),
	.datad(\inst5|Equal8~0_combout ),
	.cin(gnd),
	.combout(\inst5|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Selector5~0 .lut_mask = 16'hE9EE;
defparam \inst5|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y2_N15
cycloneii_lcell_ff \inst5|Result[3] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\inst5|Selector5~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|WideNor0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|Result [3]));

// Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[0]));
// synopsys translate_off
defparam \A[0]~I .input_async_reset = "none";
defparam \A[0]~I .input_power_up = "low";
defparam \A[0]~I .input_register_mode = "none";
defparam \A[0]~I .input_sync_reset = "none";
defparam \A[0]~I .oe_async_reset = "none";
defparam \A[0]~I .oe_power_up = "low";
defparam \A[0]~I .oe_register_mode = "none";
defparam \A[0]~I .oe_sync_reset = "none";
defparam \A[0]~I .operation_mode = "input";
defparam \A[0]~I .output_async_reset = "none";
defparam \A[0]~I .output_power_up = "low";
defparam \A[0]~I .output_register_mode = "none";
defparam \A[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X30_Y2_N30
cycloneii_lcell_comb \inst12|Q[0]~feeder (
// Equation(s):
// \inst12|Q[0]~feeder_combout  = \A~combout [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\A~combout [0]),
	.cin(gnd),
	.combout(\inst12|Q[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Q[0]~feeder .lut_mask = 16'hFF00;
defparam \inst12|Q[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y2_N31
cycloneii_lcell_ff \inst12|Q[0] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\inst12|Q[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\Reset_A~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst12|Q [0]));

// Location: LCCOMB_X29_Y2_N20
cycloneii_lcell_comb \inst5|Selector8~0 (
// Equation(s):
// \inst5|Selector8~0_combout  = (\inst13|Q [0] & ((\inst12|Q [0]) # ((\inst18|yfsm.s8~regout ) # (!\inst5|Equal8~0_combout )))) # (!\inst13|Q [0] & (\inst12|Q [0] $ (((!\inst18|yfsm.s8~regout  & \inst5|Equal8~0_combout )))))

	.dataa(\inst13|Q [0]),
	.datab(\inst12|Q [0]),
	.datac(\inst18|yfsm.s8~regout ),
	.datad(\inst5|Equal8~0_combout ),
	.cin(gnd),
	.combout(\inst5|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Selector8~0 .lut_mask = 16'hE9EE;
defparam \inst5|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y2_N21
cycloneii_lcell_ff \inst5|Result[0] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\inst5|Selector8~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|WideNor0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|Result [0]));

// Location: LCCOMB_X28_Y2_N24
cycloneii_lcell_comb \inst11|Mux0~0 (
// Equation(s):
// \inst11|Mux0~0_combout  = (\inst5|Result [2] & (!\inst5|Result [1] & (\inst5|Result [3] $ (!\inst5|Result [0])))) # (!\inst5|Result [2] & (\inst5|Result [0] & (\inst5|Result [1] $ (!\inst5|Result [3]))))

	.dataa(\inst5|Result [1]),
	.datab(\inst5|Result [2]),
	.datac(\inst5|Result [3]),
	.datad(\inst5|Result [0]),
	.cin(gnd),
	.combout(\inst11|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|Mux0~0 .lut_mask = 16'h6104;
defparam \inst11|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y2_N6
cycloneii_lcell_comb \inst11|Mux1~0 (
// Equation(s):
// \inst11|Mux1~0_combout  = (\inst5|Result [1] & ((\inst5|Result [0] & ((\inst5|Result [3]))) # (!\inst5|Result [0] & (\inst5|Result [2])))) # (!\inst5|Result [1] & (\inst5|Result [2] & (\inst5|Result [3] $ (\inst5|Result [0]))))

	.dataa(\inst5|Result [1]),
	.datab(\inst5|Result [2]),
	.datac(\inst5|Result [3]),
	.datad(\inst5|Result [0]),
	.cin(gnd),
	.combout(\inst11|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|Mux1~0 .lut_mask = 16'hA4C8;
defparam \inst11|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y2_N28
cycloneii_lcell_comb \inst11|Mux2~0 (
// Equation(s):
// \inst11|Mux2~0_combout  = (\inst5|Result [2] & (\inst5|Result [3] & ((\inst5|Result [1]) # (!\inst5|Result [0])))) # (!\inst5|Result [2] & (\inst5|Result [1] & (!\inst5|Result [3] & !\inst5|Result [0])))

	.dataa(\inst5|Result [1]),
	.datab(\inst5|Result [2]),
	.datac(\inst5|Result [3]),
	.datad(\inst5|Result [0]),
	.cin(gnd),
	.combout(\inst11|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|Mux2~0 .lut_mask = 16'h80C2;
defparam \inst11|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y2_N22
cycloneii_lcell_comb \inst11|Mux3~0 (
// Equation(s):
// \inst11|Mux3~0_combout  = (\inst5|Result [1] & ((\inst5|Result [2] & ((\inst5|Result [0]))) # (!\inst5|Result [2] & (\inst5|Result [3] & !\inst5|Result [0])))) # (!\inst5|Result [1] & (!\inst5|Result [3] & (\inst5|Result [2] $ (\inst5|Result [0]))))

	.dataa(\inst5|Result [1]),
	.datab(\inst5|Result [2]),
	.datac(\inst5|Result [3]),
	.datad(\inst5|Result [0]),
	.cin(gnd),
	.combout(\inst11|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|Mux3~0 .lut_mask = 16'h8924;
defparam \inst11|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y2_N8
cycloneii_lcell_comb \inst11|Mux4~0 (
// Equation(s):
// \inst11|Mux4~0_combout  = (\inst5|Result [1] & (((!\inst5|Result [3] & \inst5|Result [0])))) # (!\inst5|Result [1] & ((\inst5|Result [2] & (!\inst5|Result [3])) # (!\inst5|Result [2] & ((\inst5|Result [0])))))

	.dataa(\inst5|Result [1]),
	.datab(\inst5|Result [2]),
	.datac(\inst5|Result [3]),
	.datad(\inst5|Result [0]),
	.cin(gnd),
	.combout(\inst11|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|Mux4~0 .lut_mask = 16'h1F04;
defparam \inst11|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y2_N18
cycloneii_lcell_comb \inst11|Mux5~0 (
// Equation(s):
// \inst11|Mux5~0_combout  = (!\inst5|Result [3] & ((\inst5|Result [1] & ((\inst5|Result [0]) # (!\inst5|Result [2]))) # (!\inst5|Result [1] & (!\inst5|Result [2] & \inst5|Result [0]))))

	.dataa(\inst5|Result [1]),
	.datab(\inst5|Result [2]),
	.datac(\inst5|Result [3]),
	.datad(\inst5|Result [0]),
	.cin(gnd),
	.combout(\inst11|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|Mux5~0 .lut_mask = 16'h0B02;
defparam \inst11|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y2_N12
cycloneii_lcell_comb \inst11|Mux6~0 (
// Equation(s):
// \inst11|Mux6~0_combout  = (\inst5|Result [2] & ((\inst5|Result [1] $ (!\inst5|Result [3])) # (!\inst5|Result [0]))) # (!\inst5|Result [2] & ((\inst5|Result [1]) # ((\inst5|Result [3]))))

	.dataa(\inst5|Result [1]),
	.datab(\inst5|Result [2]),
	.datac(\inst5|Result [3]),
	.datad(\inst5|Result [0]),
	.cin(gnd),
	.combout(\inst11|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|Mux6~0 .lut_mask = 16'hB6FE;
defparam \inst11|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[6]));
// synopsys translate_off
defparam \A[6]~I .input_async_reset = "none";
defparam \A[6]~I .input_power_up = "low";
defparam \A[6]~I .input_register_mode = "none";
defparam \A[6]~I .input_sync_reset = "none";
defparam \A[6]~I .oe_async_reset = "none";
defparam \A[6]~I .oe_power_up = "low";
defparam \A[6]~I .oe_register_mode = "none";
defparam \A[6]~I .oe_sync_reset = "none";
defparam \A[6]~I .operation_mode = "input";
defparam \A[6]~I .output_async_reset = "none";
defparam \A[6]~I .output_power_up = "low";
defparam \A[6]~I .output_register_mode = "none";
defparam \A[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X30_Y2_N21
cycloneii_lcell_ff \inst12|Q[6] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\A~combout [6]),
	.aclr(!\Reset_A~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst12|Q [6]));

// Location: LCCOMB_X29_Y2_N28
cycloneii_lcell_comb \inst5|Selector2~0 (
// Equation(s):
// \inst5|Selector2~0_combout  = (\inst13|Q [6] & ((\inst18|yfsm.s8~regout ) # ((\inst12|Q [6]) # (!\inst5|Equal8~0_combout )))) # (!\inst13|Q [6] & (\inst12|Q [6] $ (((!\inst18|yfsm.s8~regout  & \inst5|Equal8~0_combout )))))

	.dataa(\inst13|Q [6]),
	.datab(\inst18|yfsm.s8~regout ),
	.datac(\inst12|Q [6]),
	.datad(\inst5|Equal8~0_combout ),
	.cin(gnd),
	.combout(\inst5|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Selector2~0 .lut_mask = 16'hE9FA;
defparam \inst5|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y2_N29
cycloneii_lcell_ff \inst5|Result[6] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\inst5|Selector2~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|WideNor0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|Result [6]));

// Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[4]));
// synopsys translate_off
defparam \A[4]~I .input_async_reset = "none";
defparam \A[4]~I .input_power_up = "low";
defparam \A[4]~I .input_register_mode = "none";
defparam \A[4]~I .input_sync_reset = "none";
defparam \A[4]~I .oe_async_reset = "none";
defparam \A[4]~I .oe_power_up = "low";
defparam \A[4]~I .oe_register_mode = "none";
defparam \A[4]~I .oe_sync_reset = "none";
defparam \A[4]~I .operation_mode = "input";
defparam \A[4]~I .output_async_reset = "none";
defparam \A[4]~I .output_power_up = "low";
defparam \A[4]~I .output_register_mode = "none";
defparam \A[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X30_Y2_N14
cycloneii_lcell_comb \inst12|Q[4]~feeder (
// Equation(s):
// \inst12|Q[4]~feeder_combout  = \A~combout [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\A~combout [4]),
	.cin(gnd),
	.combout(\inst12|Q[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Q[4]~feeder .lut_mask = 16'hFF00;
defparam \inst12|Q[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y2_N15
cycloneii_lcell_ff \inst12|Q[4] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\inst12|Q[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\Reset_A~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst12|Q [4]));

// Location: LCCOMB_X29_Y2_N8
cycloneii_lcell_comb \inst5|Selector4~0 (
// Equation(s):
// \inst5|Selector4~0_combout  = (\inst13|Q [4] & ((\inst12|Q [4]) # ((\inst18|yfsm.s8~regout ) # (!\inst5|Equal8~0_combout )))) # (!\inst13|Q [4] & (\inst12|Q [4] $ (((!\inst18|yfsm.s8~regout  & \inst5|Equal8~0_combout )))))

	.dataa(\inst13|Q [4]),
	.datab(\inst12|Q [4]),
	.datac(\inst18|yfsm.s8~regout ),
	.datad(\inst5|Equal8~0_combout ),
	.cin(gnd),
	.combout(\inst5|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Selector4~0 .lut_mask = 16'hE9EE;
defparam \inst5|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y2_N9
cycloneii_lcell_ff \inst5|Result[4] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\inst5|Selector4~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|WideNor0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|Result [4]));

// Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[7]));
// synopsys translate_off
defparam \B[7]~I .input_async_reset = "none";
defparam \B[7]~I .input_power_up = "low";
defparam \B[7]~I .input_register_mode = "none";
defparam \B[7]~I .input_sync_reset = "none";
defparam \B[7]~I .oe_async_reset = "none";
defparam \B[7]~I .oe_power_up = "low";
defparam \B[7]~I .oe_register_mode = "none";
defparam \B[7]~I .oe_sync_reset = "none";
defparam \B[7]~I .operation_mode = "input";
defparam \B[7]~I .output_async_reset = "none";
defparam \B[7]~I .output_power_up = "low";
defparam \B[7]~I .output_register_mode = "none";
defparam \B[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X28_Y2_N4
cycloneii_lcell_comb \inst13|Q[7]~feeder (
// Equation(s):
// \inst13|Q[7]~feeder_combout  = \B~combout [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\B~combout [7]),
	.cin(gnd),
	.combout(\inst13|Q[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Q[7]~feeder .lut_mask = 16'hFF00;
defparam \inst13|Q[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y2_N5
cycloneii_lcell_ff \inst13|Q[7] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\inst13|Q[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\Reset_B~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst13|Q [7]));

// Location: LCCOMB_X29_Y2_N0
cycloneii_lcell_comb \inst5|Selector1~0 (
// Equation(s):
// \inst5|Selector1~0_combout  = (\inst12|Q [7] & ((\inst13|Q [7]) # ((\inst18|yfsm.s8~regout ) # (!\inst5|Equal8~0_combout )))) # (!\inst12|Q [7] & (\inst13|Q [7] $ (((!\inst18|yfsm.s8~regout  & \inst5|Equal8~0_combout )))))

	.dataa(\inst12|Q [7]),
	.datab(\inst13|Q [7]),
	.datac(\inst18|yfsm.s8~regout ),
	.datad(\inst5|Equal8~0_combout ),
	.cin(gnd),
	.combout(\inst5|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Selector1~0 .lut_mask = 16'hE9EE;
defparam \inst5|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y2_N1
cycloneii_lcell_ff \inst5|Result[7] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\inst5|Selector1~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|WideNor0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|Result [7]));

// Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[5]));
// synopsys translate_off
defparam \A[5]~I .input_async_reset = "none";
defparam \A[5]~I .input_power_up = "low";
defparam \A[5]~I .input_register_mode = "none";
defparam \A[5]~I .input_sync_reset = "none";
defparam \A[5]~I .oe_async_reset = "none";
defparam \A[5]~I .oe_power_up = "low";
defparam \A[5]~I .oe_register_mode = "none";
defparam \A[5]~I .oe_sync_reset = "none";
defparam \A[5]~I .operation_mode = "input";
defparam \A[5]~I .output_async_reset = "none";
defparam \A[5]~I .output_power_up = "low";
defparam \A[5]~I .output_register_mode = "none";
defparam \A[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X30_Y2_N12
cycloneii_lcell_comb \inst12|Q[5]~feeder (
// Equation(s):
// \inst12|Q[5]~feeder_combout  = \A~combout [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\A~combout [5]),
	.cin(gnd),
	.combout(\inst12|Q[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Q[5]~feeder .lut_mask = 16'hFF00;
defparam \inst12|Q[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y2_N13
cycloneii_lcell_ff \inst12|Q[5] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\inst12|Q[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\Reset_A~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst12|Q [5]));

// Location: LCCOMB_X29_Y2_N4
cycloneii_lcell_comb \inst5|Selector3~0 (
// Equation(s):
// \inst5|Selector3~0_combout  = (\inst13|Q [5] & ((\inst12|Q [5]) # ((\inst18|yfsm.s8~regout ) # (!\inst5|Equal8~0_combout )))) # (!\inst13|Q [5] & (\inst12|Q [5] $ (((!\inst18|yfsm.s8~regout  & \inst5|Equal8~0_combout )))))

	.dataa(\inst13|Q [5]),
	.datab(\inst12|Q [5]),
	.datac(\inst18|yfsm.s8~regout ),
	.datad(\inst5|Equal8~0_combout ),
	.cin(gnd),
	.combout(\inst5|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Selector3~0 .lut_mask = 16'hE9EE;
defparam \inst5|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y2_N5
cycloneii_lcell_ff \inst5|Result[5] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\inst5|Selector3~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|WideNor0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|Result [5]));

// Location: LCCOMB_X64_Y2_N20
cycloneii_lcell_comb \inst15|Mux0~0 (
// Equation(s):
// \inst15|Mux0~0_combout  = (\inst5|Result [6] & (!\inst5|Result [5] & (\inst5|Result [4] $ (!\inst5|Result [7])))) # (!\inst5|Result [6] & (\inst5|Result [4] & (\inst5|Result [7] $ (!\inst5|Result [5]))))

	.dataa(\inst5|Result [6]),
	.datab(\inst5|Result [4]),
	.datac(\inst5|Result [7]),
	.datad(\inst5|Result [5]),
	.cin(gnd),
	.combout(\inst15|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|Mux0~0 .lut_mask = 16'h4086;
defparam \inst15|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y2_N6
cycloneii_lcell_comb \inst15|Mux1~0 (
// Equation(s):
// \inst15|Mux1~0_combout  = (\inst5|Result [7] & ((\inst5|Result [4] & ((\inst5|Result [5]))) # (!\inst5|Result [4] & (\inst5|Result [6])))) # (!\inst5|Result [7] & (\inst5|Result [6] & (\inst5|Result [4] $ (\inst5|Result [5]))))

	.dataa(\inst5|Result [6]),
	.datab(\inst5|Result [4]),
	.datac(\inst5|Result [7]),
	.datad(\inst5|Result [5]),
	.cin(gnd),
	.combout(\inst15|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|Mux1~0 .lut_mask = 16'hE228;
defparam \inst15|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y2_N0
cycloneii_lcell_comb \inst15|Mux2~0 (
// Equation(s):
// \inst15|Mux2~0_combout  = (\inst5|Result [6] & (\inst5|Result [7] & ((\inst5|Result [5]) # (!\inst5|Result [4])))) # (!\inst5|Result [6] & (!\inst5|Result [4] & (!\inst5|Result [7] & \inst5|Result [5])))

	.dataa(\inst5|Result [6]),
	.datab(\inst5|Result [4]),
	.datac(\inst5|Result [7]),
	.datad(\inst5|Result [5]),
	.cin(gnd),
	.combout(\inst15|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|Mux2~0 .lut_mask = 16'hA120;
defparam \inst15|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y2_N10
cycloneii_lcell_comb \inst15|Mux3~0 (
// Equation(s):
// \inst15|Mux3~0_combout  = (\inst5|Result [5] & ((\inst5|Result [6] & (\inst5|Result [4])) # (!\inst5|Result [6] & (!\inst5|Result [4] & \inst5|Result [7])))) # (!\inst5|Result [5] & (!\inst5|Result [7] & (\inst5|Result [6] $ (\inst5|Result [4]))))

	.dataa(\inst5|Result [6]),
	.datab(\inst5|Result [4]),
	.datac(\inst5|Result [7]),
	.datad(\inst5|Result [5]),
	.cin(gnd),
	.combout(\inst15|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|Mux3~0 .lut_mask = 16'h9806;
defparam \inst15|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y2_N12
cycloneii_lcell_comb \inst15|Mux4~0 (
// Equation(s):
// \inst15|Mux4~0_combout  = (\inst5|Result [5] & (((\inst5|Result [4] & !\inst5|Result [7])))) # (!\inst5|Result [5] & ((\inst5|Result [6] & ((!\inst5|Result [7]))) # (!\inst5|Result [6] & (\inst5|Result [4]))))

	.dataa(\inst5|Result [6]),
	.datab(\inst5|Result [4]),
	.datac(\inst5|Result [7]),
	.datad(\inst5|Result [5]),
	.cin(gnd),
	.combout(\inst15|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|Mux4~0 .lut_mask = 16'h0C4E;
defparam \inst15|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y2_N22
cycloneii_lcell_comb \inst15|Mux5~0 (
// Equation(s):
// \inst15|Mux5~0_combout  = (!\inst5|Result [7] & ((\inst5|Result [6] & (\inst5|Result [4] & \inst5|Result [5])) # (!\inst5|Result [6] & ((\inst5|Result [4]) # (\inst5|Result [5])))))

	.dataa(\inst5|Result [6]),
	.datab(\inst5|Result [4]),
	.datac(\inst5|Result [7]),
	.datad(\inst5|Result [5]),
	.cin(gnd),
	.combout(\inst15|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|Mux5~0 .lut_mask = 16'h0D04;
defparam \inst15|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y2_N24
cycloneii_lcell_comb \inst15|Mux6~0 (
// Equation(s):
// \inst15|Mux6~0_combout  = (\inst5|Result [6] & ((\inst5|Result [7] $ (!\inst5|Result [5])) # (!\inst5|Result [4]))) # (!\inst5|Result [6] & (((\inst5|Result [7]) # (\inst5|Result [5]))))

	.dataa(\inst5|Result [6]),
	.datab(\inst5|Result [4]),
	.datac(\inst5|Result [7]),
	.datad(\inst5|Result [5]),
	.cin(gnd),
	.combout(\inst15|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|Mux6~0 .lut_mask = 16'hF77A;
defparam \inst15|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y2_N2
cycloneii_lcell_comb \inst18|WideOr12 (
// Equation(s):
// \inst18|WideOr12~combout  = (\inst18|yfsm.s6~regout ) # ((\inst18|yfsm.s5~regout ) # (!\inst18|yfsm.s0~regout ))

	.dataa(\inst18|yfsm.s6~regout ),
	.datab(vcc),
	.datac(\inst18|yfsm.s5~regout ),
	.datad(\inst18|yfsm.s0~regout ),
	.cin(gnd),
	.combout(\inst18|WideOr12~combout ),
	.cout());
// synopsys translate_off
defparam \inst18|WideOr12 .lut_mask = 16'hFAFF;
defparam \inst18|WideOr12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y2_N20
cycloneii_lcell_comb \inst18|WideOr13 (
// Equation(s):
// \inst18|WideOr13~combout  = (\inst18|yfsm.s1~regout ) # (\inst18|yfsm.s6~regout )

	.dataa(vcc),
	.datab(\inst18|yfsm.s1~regout ),
	.datac(vcc),
	.datad(\inst18|yfsm.s6~regout ),
	.cin(gnd),
	.combout(\inst18|WideOr13~combout ),
	.cout());
// synopsys translate_off
defparam \inst18|WideOr13 .lut_mask = 16'hFFCC;
defparam \inst18|WideOr13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y2_N22
cycloneii_lcell_comb \inst17|Mux0~0 (
// Equation(s):
// \inst17|Mux0~0_combout  = (\inst18|yfsm.s4~regout ) # ((\inst18|yfsm.s8~regout ) # (\inst18|WideOr12~combout  $ (\inst18|WideOr13~combout )))

	.dataa(\inst18|yfsm.s4~regout ),
	.datab(\inst18|WideOr12~combout ),
	.datac(\inst18|WideOr13~combout ),
	.datad(\inst18|yfsm.s8~regout ),
	.cin(gnd),
	.combout(\inst17|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|Mux0~0 .lut_mask = 16'hFFBE;
defparam \inst17|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y2_N28
cycloneii_lcell_comb \inst17|Mux1~2 (
// Equation(s):
// \inst17|Mux1~2_combout  = (!\inst18|yfsm.s1~regout  & (!\inst18|yfsm.s6~regout  & (\inst18|WideOr12~combout  $ (\inst18|yfsm.s4~regout ))))

	.dataa(\inst18|WideOr12~combout ),
	.datab(\inst18|yfsm.s1~regout ),
	.datac(\inst18|yfsm.s4~regout ),
	.datad(\inst18|yfsm.s6~regout ),
	.cin(gnd),
	.combout(\inst17|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|Mux1~2 .lut_mask = 16'h0012;
defparam \inst17|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y2_N4
cycloneii_lcell_comb \inst17|Mux4~0 (
// Equation(s):
// \inst17|Mux4~0_combout  = (\inst18|yfsm.s4~regout ) # ((\inst18|yfsm.s8~regout ) # ((!\inst18|WideOr12~combout  & \inst18|WideOr13~combout )))

	.dataa(\inst18|yfsm.s4~regout ),
	.datab(\inst18|WideOr12~combout ),
	.datac(\inst18|WideOr13~combout ),
	.datad(\inst18|yfsm.s8~regout ),
	.cin(gnd),
	.combout(\inst17|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|Mux4~0 .lut_mask = 16'hFFBA;
defparam \inst17|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y2_N10
cycloneii_lcell_comb \inst17|Mux5~0 (
// Equation(s):
// \inst17|Mux5~0_combout  = (!\inst18|WideOr12~combout  & (!\inst18|yfsm.s8~regout  & (!\inst18|yfsm.s4~regout  & !\inst18|WideOr13~combout )))

	.dataa(\inst18|WideOr12~combout ),
	.datab(\inst18|yfsm.s8~regout ),
	.datac(\inst18|yfsm.s4~regout ),
	.datad(\inst18|WideOr13~combout ),
	.cin(gnd),
	.combout(\inst17|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|Mux5~0 .lut_mask = 16'h0001;
defparam \inst17|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y2_N22
cycloneii_lcell_comb \inst17|Mux5~1 (
// Equation(s):
// \inst17|Mux5~1_combout  = (!\inst18|yfsm.s4~regout  & (!\inst18|yfsm.s8~regout  & !\inst18|WideOr12~combout ))

	.dataa(\inst18|yfsm.s4~regout ),
	.datab(\inst18|yfsm.s8~regout ),
	.datac(vcc),
	.datad(\inst18|WideOr12~combout ),
	.cin(gnd),
	.combout(\inst17|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|Mux5~1 .lut_mask = 16'h0011;
defparam \inst17|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R_first_four[1]~I (
	.datain(\inst11|Mux0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R_first_four[1]));
// synopsys translate_off
defparam \R_first_four[1]~I .input_async_reset = "none";
defparam \R_first_four[1]~I .input_power_up = "low";
defparam \R_first_four[1]~I .input_register_mode = "none";
defparam \R_first_four[1]~I .input_sync_reset = "none";
defparam \R_first_four[1]~I .oe_async_reset = "none";
defparam \R_first_four[1]~I .oe_power_up = "low";
defparam \R_first_four[1]~I .oe_register_mode = "none";
defparam \R_first_four[1]~I .oe_sync_reset = "none";
defparam \R_first_four[1]~I .operation_mode = "output";
defparam \R_first_four[1]~I .output_async_reset = "none";
defparam \R_first_four[1]~I .output_power_up = "low";
defparam \R_first_four[1]~I .output_register_mode = "none";
defparam \R_first_four[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R_first_four[2]~I (
	.datain(\inst11|Mux1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R_first_four[2]));
// synopsys translate_off
defparam \R_first_four[2]~I .input_async_reset = "none";
defparam \R_first_four[2]~I .input_power_up = "low";
defparam \R_first_four[2]~I .input_register_mode = "none";
defparam \R_first_four[2]~I .input_sync_reset = "none";
defparam \R_first_four[2]~I .oe_async_reset = "none";
defparam \R_first_four[2]~I .oe_power_up = "low";
defparam \R_first_four[2]~I .oe_register_mode = "none";
defparam \R_first_four[2]~I .oe_sync_reset = "none";
defparam \R_first_four[2]~I .operation_mode = "output";
defparam \R_first_four[2]~I .output_async_reset = "none";
defparam \R_first_four[2]~I .output_power_up = "low";
defparam \R_first_four[2]~I .output_register_mode = "none";
defparam \R_first_four[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R_first_four[3]~I (
	.datain(\inst11|Mux2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R_first_four[3]));
// synopsys translate_off
defparam \R_first_four[3]~I .input_async_reset = "none";
defparam \R_first_four[3]~I .input_power_up = "low";
defparam \R_first_four[3]~I .input_register_mode = "none";
defparam \R_first_four[3]~I .input_sync_reset = "none";
defparam \R_first_four[3]~I .oe_async_reset = "none";
defparam \R_first_four[3]~I .oe_power_up = "low";
defparam \R_first_four[3]~I .oe_register_mode = "none";
defparam \R_first_four[3]~I .oe_sync_reset = "none";
defparam \R_first_four[3]~I .operation_mode = "output";
defparam \R_first_four[3]~I .output_async_reset = "none";
defparam \R_first_four[3]~I .output_power_up = "low";
defparam \R_first_four[3]~I .output_register_mode = "none";
defparam \R_first_four[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R_first_four[4]~I (
	.datain(\inst11|Mux3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R_first_four[4]));
// synopsys translate_off
defparam \R_first_four[4]~I .input_async_reset = "none";
defparam \R_first_four[4]~I .input_power_up = "low";
defparam \R_first_four[4]~I .input_register_mode = "none";
defparam \R_first_four[4]~I .input_sync_reset = "none";
defparam \R_first_four[4]~I .oe_async_reset = "none";
defparam \R_first_four[4]~I .oe_power_up = "low";
defparam \R_first_four[4]~I .oe_register_mode = "none";
defparam \R_first_four[4]~I .oe_sync_reset = "none";
defparam \R_first_four[4]~I .operation_mode = "output";
defparam \R_first_four[4]~I .output_async_reset = "none";
defparam \R_first_four[4]~I .output_power_up = "low";
defparam \R_first_four[4]~I .output_register_mode = "none";
defparam \R_first_four[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R_first_four[5]~I (
	.datain(\inst11|Mux4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R_first_four[5]));
// synopsys translate_off
defparam \R_first_four[5]~I .input_async_reset = "none";
defparam \R_first_four[5]~I .input_power_up = "low";
defparam \R_first_four[5]~I .input_register_mode = "none";
defparam \R_first_four[5]~I .input_sync_reset = "none";
defparam \R_first_four[5]~I .oe_async_reset = "none";
defparam \R_first_four[5]~I .oe_power_up = "low";
defparam \R_first_four[5]~I .oe_register_mode = "none";
defparam \R_first_four[5]~I .oe_sync_reset = "none";
defparam \R_first_four[5]~I .operation_mode = "output";
defparam \R_first_four[5]~I .output_async_reset = "none";
defparam \R_first_four[5]~I .output_power_up = "low";
defparam \R_first_four[5]~I .output_register_mode = "none";
defparam \R_first_four[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R_first_four[6]~I (
	.datain(\inst11|Mux5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R_first_four[6]));
// synopsys translate_off
defparam \R_first_four[6]~I .input_async_reset = "none";
defparam \R_first_four[6]~I .input_power_up = "low";
defparam \R_first_four[6]~I .input_register_mode = "none";
defparam \R_first_four[6]~I .input_sync_reset = "none";
defparam \R_first_four[6]~I .oe_async_reset = "none";
defparam \R_first_four[6]~I .oe_power_up = "low";
defparam \R_first_four[6]~I .oe_register_mode = "none";
defparam \R_first_four[6]~I .oe_sync_reset = "none";
defparam \R_first_four[6]~I .operation_mode = "output";
defparam \R_first_four[6]~I .output_async_reset = "none";
defparam \R_first_four[6]~I .output_power_up = "low";
defparam \R_first_four[6]~I .output_register_mode = "none";
defparam \R_first_four[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R_first_four[7]~I (
	.datain(!\inst11|Mux6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R_first_four[7]));
// synopsys translate_off
defparam \R_first_four[7]~I .input_async_reset = "none";
defparam \R_first_four[7]~I .input_power_up = "low";
defparam \R_first_four[7]~I .input_register_mode = "none";
defparam \R_first_four[7]~I .input_sync_reset = "none";
defparam \R_first_four[7]~I .oe_async_reset = "none";
defparam \R_first_four[7]~I .oe_power_up = "low";
defparam \R_first_four[7]~I .oe_register_mode = "none";
defparam \R_first_four[7]~I .oe_sync_reset = "none";
defparam \R_first_four[7]~I .operation_mode = "output";
defparam \R_first_four[7]~I .output_async_reset = "none";
defparam \R_first_four[7]~I .output_power_up = "low";
defparam \R_first_four[7]~I .output_register_mode = "none";
defparam \R_first_four[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R_last_four[1]~I (
	.datain(\inst15|Mux0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R_last_four[1]));
// synopsys translate_off
defparam \R_last_four[1]~I .input_async_reset = "none";
defparam \R_last_four[1]~I .input_power_up = "low";
defparam \R_last_four[1]~I .input_register_mode = "none";
defparam \R_last_four[1]~I .input_sync_reset = "none";
defparam \R_last_four[1]~I .oe_async_reset = "none";
defparam \R_last_four[1]~I .oe_power_up = "low";
defparam \R_last_four[1]~I .oe_register_mode = "none";
defparam \R_last_four[1]~I .oe_sync_reset = "none";
defparam \R_last_four[1]~I .operation_mode = "output";
defparam \R_last_four[1]~I .output_async_reset = "none";
defparam \R_last_four[1]~I .output_power_up = "low";
defparam \R_last_four[1]~I .output_register_mode = "none";
defparam \R_last_four[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R_last_four[2]~I (
	.datain(\inst15|Mux1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R_last_four[2]));
// synopsys translate_off
defparam \R_last_four[2]~I .input_async_reset = "none";
defparam \R_last_four[2]~I .input_power_up = "low";
defparam \R_last_four[2]~I .input_register_mode = "none";
defparam \R_last_four[2]~I .input_sync_reset = "none";
defparam \R_last_four[2]~I .oe_async_reset = "none";
defparam \R_last_four[2]~I .oe_power_up = "low";
defparam \R_last_four[2]~I .oe_register_mode = "none";
defparam \R_last_four[2]~I .oe_sync_reset = "none";
defparam \R_last_four[2]~I .operation_mode = "output";
defparam \R_last_four[2]~I .output_async_reset = "none";
defparam \R_last_four[2]~I .output_power_up = "low";
defparam \R_last_four[2]~I .output_register_mode = "none";
defparam \R_last_four[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R_last_four[3]~I (
	.datain(\inst15|Mux2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R_last_four[3]));
// synopsys translate_off
defparam \R_last_four[3]~I .input_async_reset = "none";
defparam \R_last_four[3]~I .input_power_up = "low";
defparam \R_last_four[3]~I .input_register_mode = "none";
defparam \R_last_four[3]~I .input_sync_reset = "none";
defparam \R_last_four[3]~I .oe_async_reset = "none";
defparam \R_last_four[3]~I .oe_power_up = "low";
defparam \R_last_four[3]~I .oe_register_mode = "none";
defparam \R_last_four[3]~I .oe_sync_reset = "none";
defparam \R_last_four[3]~I .operation_mode = "output";
defparam \R_last_four[3]~I .output_async_reset = "none";
defparam \R_last_four[3]~I .output_power_up = "low";
defparam \R_last_four[3]~I .output_register_mode = "none";
defparam \R_last_four[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R_last_four[4]~I (
	.datain(\inst15|Mux3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R_last_four[4]));
// synopsys translate_off
defparam \R_last_four[4]~I .input_async_reset = "none";
defparam \R_last_four[4]~I .input_power_up = "low";
defparam \R_last_four[4]~I .input_register_mode = "none";
defparam \R_last_four[4]~I .input_sync_reset = "none";
defparam \R_last_four[4]~I .oe_async_reset = "none";
defparam \R_last_four[4]~I .oe_power_up = "low";
defparam \R_last_four[4]~I .oe_register_mode = "none";
defparam \R_last_four[4]~I .oe_sync_reset = "none";
defparam \R_last_four[4]~I .operation_mode = "output";
defparam \R_last_four[4]~I .output_async_reset = "none";
defparam \R_last_four[4]~I .output_power_up = "low";
defparam \R_last_four[4]~I .output_register_mode = "none";
defparam \R_last_four[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R_last_four[5]~I (
	.datain(\inst15|Mux4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R_last_four[5]));
// synopsys translate_off
defparam \R_last_four[5]~I .input_async_reset = "none";
defparam \R_last_four[5]~I .input_power_up = "low";
defparam \R_last_four[5]~I .input_register_mode = "none";
defparam \R_last_four[5]~I .input_sync_reset = "none";
defparam \R_last_four[5]~I .oe_async_reset = "none";
defparam \R_last_four[5]~I .oe_power_up = "low";
defparam \R_last_four[5]~I .oe_register_mode = "none";
defparam \R_last_four[5]~I .oe_sync_reset = "none";
defparam \R_last_four[5]~I .operation_mode = "output";
defparam \R_last_four[5]~I .output_async_reset = "none";
defparam \R_last_four[5]~I .output_power_up = "low";
defparam \R_last_four[5]~I .output_register_mode = "none";
defparam \R_last_four[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R_last_four[6]~I (
	.datain(\inst15|Mux5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R_last_four[6]));
// synopsys translate_off
defparam \R_last_four[6]~I .input_async_reset = "none";
defparam \R_last_four[6]~I .input_power_up = "low";
defparam \R_last_four[6]~I .input_register_mode = "none";
defparam \R_last_four[6]~I .input_sync_reset = "none";
defparam \R_last_four[6]~I .oe_async_reset = "none";
defparam \R_last_four[6]~I .oe_power_up = "low";
defparam \R_last_four[6]~I .oe_register_mode = "none";
defparam \R_last_four[6]~I .oe_sync_reset = "none";
defparam \R_last_four[6]~I .operation_mode = "output";
defparam \R_last_four[6]~I .output_async_reset = "none";
defparam \R_last_four[6]~I .output_power_up = "low";
defparam \R_last_four[6]~I .output_register_mode = "none";
defparam \R_last_four[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R_last_four[7]~I (
	.datain(!\inst15|Mux6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R_last_four[7]));
// synopsys translate_off
defparam \R_last_four[7]~I .input_async_reset = "none";
defparam \R_last_four[7]~I .input_power_up = "low";
defparam \R_last_four[7]~I .input_register_mode = "none";
defparam \R_last_four[7]~I .input_sync_reset = "none";
defparam \R_last_four[7]~I .oe_async_reset = "none";
defparam \R_last_four[7]~I .oe_power_up = "low";
defparam \R_last_four[7]~I .oe_register_mode = "none";
defparam \R_last_four[7]~I .oe_sync_reset = "none";
defparam \R_last_four[7]~I .operation_mode = "output";
defparam \R_last_four[7]~I .output_async_reset = "none";
defparam \R_last_four[7]~I .output_power_up = "low";
defparam \R_last_four[7]~I .output_register_mode = "none";
defparam \R_last_four[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \sign[1]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sign[1]));
// synopsys translate_off
defparam \sign[1]~I .input_async_reset = "none";
defparam \sign[1]~I .input_power_up = "low";
defparam \sign[1]~I .input_register_mode = "none";
defparam \sign[1]~I .input_sync_reset = "none";
defparam \sign[1]~I .oe_async_reset = "none";
defparam \sign[1]~I .oe_power_up = "low";
defparam \sign[1]~I .oe_register_mode = "none";
defparam \sign[1]~I .oe_sync_reset = "none";
defparam \sign[1]~I .operation_mode = "output";
defparam \sign[1]~I .output_async_reset = "none";
defparam \sign[1]~I .output_power_up = "low";
defparam \sign[1]~I .output_register_mode = "none";
defparam \sign[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \sign[2]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sign[2]));
// synopsys translate_off
defparam \sign[2]~I .input_async_reset = "none";
defparam \sign[2]~I .input_power_up = "low";
defparam \sign[2]~I .input_register_mode = "none";
defparam \sign[2]~I .input_sync_reset = "none";
defparam \sign[2]~I .oe_async_reset = "none";
defparam \sign[2]~I .oe_power_up = "low";
defparam \sign[2]~I .oe_register_mode = "none";
defparam \sign[2]~I .oe_sync_reset = "none";
defparam \sign[2]~I .operation_mode = "output";
defparam \sign[2]~I .output_async_reset = "none";
defparam \sign[2]~I .output_power_up = "low";
defparam \sign[2]~I .output_register_mode = "none";
defparam \sign[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \sign[3]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sign[3]));
// synopsys translate_off
defparam \sign[3]~I .input_async_reset = "none";
defparam \sign[3]~I .input_power_up = "low";
defparam \sign[3]~I .input_register_mode = "none";
defparam \sign[3]~I .input_sync_reset = "none";
defparam \sign[3]~I .oe_async_reset = "none";
defparam \sign[3]~I .oe_power_up = "low";
defparam \sign[3]~I .oe_register_mode = "none";
defparam \sign[3]~I .oe_sync_reset = "none";
defparam \sign[3]~I .operation_mode = "output";
defparam \sign[3]~I .output_async_reset = "none";
defparam \sign[3]~I .output_power_up = "low";
defparam \sign[3]~I .output_register_mode = "none";
defparam \sign[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \sign[4]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sign[4]));
// synopsys translate_off
defparam \sign[4]~I .input_async_reset = "none";
defparam \sign[4]~I .input_power_up = "low";
defparam \sign[4]~I .input_register_mode = "none";
defparam \sign[4]~I .input_sync_reset = "none";
defparam \sign[4]~I .oe_async_reset = "none";
defparam \sign[4]~I .oe_power_up = "low";
defparam \sign[4]~I .oe_register_mode = "none";
defparam \sign[4]~I .oe_sync_reset = "none";
defparam \sign[4]~I .operation_mode = "output";
defparam \sign[4]~I .output_async_reset = "none";
defparam \sign[4]~I .output_power_up = "low";
defparam \sign[4]~I .output_register_mode = "none";
defparam \sign[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \sign[5]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sign[5]));
// synopsys translate_off
defparam \sign[5]~I .input_async_reset = "none";
defparam \sign[5]~I .input_power_up = "low";
defparam \sign[5]~I .input_register_mode = "none";
defparam \sign[5]~I .input_sync_reset = "none";
defparam \sign[5]~I .oe_async_reset = "none";
defparam \sign[5]~I .oe_power_up = "low";
defparam \sign[5]~I .oe_register_mode = "none";
defparam \sign[5]~I .oe_sync_reset = "none";
defparam \sign[5]~I .operation_mode = "output";
defparam \sign[5]~I .output_async_reset = "none";
defparam \sign[5]~I .output_power_up = "low";
defparam \sign[5]~I .output_register_mode = "none";
defparam \sign[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \sign[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sign[6]));
// synopsys translate_off
defparam \sign[6]~I .input_async_reset = "none";
defparam \sign[6]~I .input_power_up = "low";
defparam \sign[6]~I .input_register_mode = "none";
defparam \sign[6]~I .input_sync_reset = "none";
defparam \sign[6]~I .oe_async_reset = "none";
defparam \sign[6]~I .oe_power_up = "low";
defparam \sign[6]~I .oe_register_mode = "none";
defparam \sign[6]~I .oe_sync_reset = "none";
defparam \sign[6]~I .operation_mode = "output";
defparam \sign[6]~I .output_async_reset = "none";
defparam \sign[6]~I .output_power_up = "low";
defparam \sign[6]~I .output_register_mode = "none";
defparam \sign[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \sign[7]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sign[7]));
// synopsys translate_off
defparam \sign[7]~I .input_async_reset = "none";
defparam \sign[7]~I .input_power_up = "low";
defparam \sign[7]~I .input_register_mode = "none";
defparam \sign[7]~I .input_sync_reset = "none";
defparam \sign[7]~I .oe_async_reset = "none";
defparam \sign[7]~I .oe_power_up = "low";
defparam \sign[7]~I .oe_register_mode = "none";
defparam \sign[7]~I .oe_sync_reset = "none";
defparam \sign[7]~I .operation_mode = "output";
defparam \sign[7]~I .output_async_reset = "none";
defparam \sign[7]~I .output_power_up = "low";
defparam \sign[7]~I .output_register_mode = "none";
defparam \sign[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \student_id[6]~I (
	.datain(!\inst17|Mux0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(student_id[6]));
// synopsys translate_off
defparam \student_id[6]~I .input_async_reset = "none";
defparam \student_id[6]~I .input_power_up = "low";
defparam \student_id[6]~I .input_register_mode = "none";
defparam \student_id[6]~I .input_sync_reset = "none";
defparam \student_id[6]~I .oe_async_reset = "none";
defparam \student_id[6]~I .oe_power_up = "low";
defparam \student_id[6]~I .oe_register_mode = "none";
defparam \student_id[6]~I .oe_sync_reset = "none";
defparam \student_id[6]~I .operation_mode = "output";
defparam \student_id[6]~I .output_async_reset = "none";
defparam \student_id[6]~I .output_power_up = "low";
defparam \student_id[6]~I .output_register_mode = "none";
defparam \student_id[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \student_id[5]~I (
	.datain(\inst17|Mux1~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(student_id[5]));
// synopsys translate_off
defparam \student_id[5]~I .input_async_reset = "none";
defparam \student_id[5]~I .input_power_up = "low";
defparam \student_id[5]~I .input_register_mode = "none";
defparam \student_id[5]~I .input_sync_reset = "none";
defparam \student_id[5]~I .oe_async_reset = "none";
defparam \student_id[5]~I .oe_power_up = "low";
defparam \student_id[5]~I .oe_register_mode = "none";
defparam \student_id[5]~I .oe_sync_reset = "none";
defparam \student_id[5]~I .operation_mode = "output";
defparam \student_id[5]~I .output_async_reset = "none";
defparam \student_id[5]~I .output_power_up = "low";
defparam \student_id[5]~I .output_register_mode = "none";
defparam \student_id[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \student_id[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(student_id[4]));
// synopsys translate_off
defparam \student_id[4]~I .input_async_reset = "none";
defparam \student_id[4]~I .input_power_up = "low";
defparam \student_id[4]~I .input_register_mode = "none";
defparam \student_id[4]~I .input_sync_reset = "none";
defparam \student_id[4]~I .oe_async_reset = "none";
defparam \student_id[4]~I .oe_power_up = "low";
defparam \student_id[4]~I .oe_register_mode = "none";
defparam \student_id[4]~I .oe_sync_reset = "none";
defparam \student_id[4]~I .operation_mode = "output";
defparam \student_id[4]~I .output_async_reset = "none";
defparam \student_id[4]~I .output_power_up = "low";
defparam \student_id[4]~I .output_register_mode = "none";
defparam \student_id[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \student_id[3]~I (
	.datain(!\inst17|Mux0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(student_id[3]));
// synopsys translate_off
defparam \student_id[3]~I .input_async_reset = "none";
defparam \student_id[3]~I .input_power_up = "low";
defparam \student_id[3]~I .input_register_mode = "none";
defparam \student_id[3]~I .input_sync_reset = "none";
defparam \student_id[3]~I .oe_async_reset = "none";
defparam \student_id[3]~I .oe_power_up = "low";
defparam \student_id[3]~I .oe_register_mode = "none";
defparam \student_id[3]~I .oe_sync_reset = "none";
defparam \student_id[3]~I .operation_mode = "output";
defparam \student_id[3]~I .output_async_reset = "none";
defparam \student_id[3]~I .output_power_up = "low";
defparam \student_id[3]~I .output_register_mode = "none";
defparam \student_id[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \student_id[2]~I (
	.datain(!\inst17|Mux4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(student_id[2]));
// synopsys translate_off
defparam \student_id[2]~I .input_async_reset = "none";
defparam \student_id[2]~I .input_power_up = "low";
defparam \student_id[2]~I .input_register_mode = "none";
defparam \student_id[2]~I .input_sync_reset = "none";
defparam \student_id[2]~I .oe_async_reset = "none";
defparam \student_id[2]~I .oe_power_up = "low";
defparam \student_id[2]~I .oe_register_mode = "none";
defparam \student_id[2]~I .oe_sync_reset = "none";
defparam \student_id[2]~I .operation_mode = "output";
defparam \student_id[2]~I .output_async_reset = "none";
defparam \student_id[2]~I .output_power_up = "low";
defparam \student_id[2]~I .output_register_mode = "none";
defparam \student_id[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \student_id[1]~I (
	.datain(\inst17|Mux5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(student_id[1]));
// synopsys translate_off
defparam \student_id[1]~I .input_async_reset = "none";
defparam \student_id[1]~I .input_power_up = "low";
defparam \student_id[1]~I .input_register_mode = "none";
defparam \student_id[1]~I .input_sync_reset = "none";
defparam \student_id[1]~I .oe_async_reset = "none";
defparam \student_id[1]~I .oe_power_up = "low";
defparam \student_id[1]~I .oe_register_mode = "none";
defparam \student_id[1]~I .oe_sync_reset = "none";
defparam \student_id[1]~I .operation_mode = "output";
defparam \student_id[1]~I .output_async_reset = "none";
defparam \student_id[1]~I .output_power_up = "low";
defparam \student_id[1]~I .output_register_mode = "none";
defparam \student_id[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \student_id[0]~I (
	.datain(\inst17|Mux5~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(student_id[0]));
// synopsys translate_off
defparam \student_id[0]~I .input_async_reset = "none";
defparam \student_id[0]~I .input_power_up = "low";
defparam \student_id[0]~I .input_register_mode = "none";
defparam \student_id[0]~I .input_sync_reset = "none";
defparam \student_id[0]~I .oe_async_reset = "none";
defparam \student_id[0]~I .oe_power_up = "low";
defparam \student_id[0]~I .oe_register_mode = "none";
defparam \student_id[0]~I .oe_sync_reset = "none";
defparam \student_id[0]~I .operation_mode = "output";
defparam \student_id[0]~I .output_async_reset = "none";
defparam \student_id[0]~I .output_power_up = "low";
defparam \student_id[0]~I .output_register_mode = "none";
defparam \student_id[0]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
