<stg><name>chunkProcessor_Pipeline_VITIS_LOOP_25_2</name>


<trans_list>

<trans id="126" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="127" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="130" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %add_i26_i2413 = alloca i32 1

]]></Node>
<StgValue><ssdm name="add_i26_i2413"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %thr_add5625 = alloca i32 1

]]></Node>
<StgValue><ssdm name="thr_add5625"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %thr_add562 = alloca i32 1

]]></Node>
<StgValue><ssdm name="thr_add562"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %add_i26_i241347 = alloca i32 1

]]></Node>
<StgValue><ssdm name="add_i26_i241347"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %thr_add562568 = alloca i32 1

]]></Node>
<StgValue><ssdm name="thr_add562568"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:6 %add_i26_i241 = alloca i32 1

]]></Node>
<StgValue><ssdm name="add_i26_i241"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:7 %add_i26_i24134 = alloca i32 1

]]></Node>
<StgValue><ssdm name="add_i26_i24134"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:8 %thr_add56256 = alloca i32 1

]]></Node>
<StgValue><ssdm name="thr_add56256"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:9 %wvars_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %wvars_load

]]></Node>
<StgValue><ssdm name="wvars_load_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:10 %wvars_load_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %wvars_load_1

]]></Node>
<StgValue><ssdm name="wvars_load_1_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:11 %wvars_load_2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %wvars_load_2

]]></Node>
<StgValue><ssdm name="wvars_load_2_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:12 %wvars_load_3_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %wvars_load_3

]]></Node>
<StgValue><ssdm name="wvars_load_3_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:13 %wvars_load_4_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %wvars_load_4

]]></Node>
<StgValue><ssdm name="wvars_load_4_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:14 %wvars_load_5_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %wvars_load_5

]]></Node>
<StgValue><ssdm name="wvars_load_5_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:15 %wvars_load_6_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %wvars_load_6

]]></Node>
<StgValue><ssdm name="wvars_load_6_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:16 %wvars_load_7_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %wvars_load_7

]]></Node>
<StgValue><ssdm name="wvars_load_7_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:17 %store_ln0 = store i32 %wvars_load_5_read, i32 %thr_add56256

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:18 %store_ln0 = store i32 %wvars_load_3_read, i32 %add_i26_i24134

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:19 %store_ln0 = store i32 %wvars_load_read, i32 %add_i26_i241

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:20 %store_ln0 = store i32 %wvars_load_7_read, i32 %thr_add562568

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:21 %store_ln0 = store i32 %wvars_load_6_read, i32 %add_i26_i241347

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:22 %store_ln0 = store i32 %wvars_load_1_read, i32 %thr_add562

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:23 %store_ln0 = store i32 %wvars_load_4_read, i32 %thr_add5625

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:24 %store_ln0 = store i32 %wvars_load_2_read, i32 %add_i26_i2413

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:25 %store_ln25 = store i7 0, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:26 %br_ln0 = br void %VITIS_LOOP_28_3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
VITIS_LOOP_28_3:0 %i_3 = load i7 %i

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_28_3:5 %icmp_ln25 = icmp_eq  i7 %i_3, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln25"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_28_3:6 %add_ln25 = add i7 %i_3, i7 1

]]></Node>
<StgValue><ssdm name="add_ln25"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_28_3:7 %br_ln25 = br i1 %icmp_ln25, void %VITIS_LOOP_28_3.split, void %VITIS_LOOP_32_4.exitStub

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="7">
<![CDATA[
VITIS_LOOP_28_3.split:4 %zext_ln25 = zext i7 %i_3

]]></Node>
<StgValue><ssdm name="zext_ln25"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_28_3.split:8 %kValues_addr = getelementptr i32 %kValues, i64 0, i64 %zext_ln25

]]></Node>
<StgValue><ssdm name="kValues_addr"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="6">
<![CDATA[
VITIS_LOOP_28_3.split:9 %kt = load i6 %kValues_addr

]]></Node>
<StgValue><ssdm name="kt"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_28_3.split:10 %wValues_addr = getelementptr i32 %wValues, i64 0, i64 %zext_ln25

]]></Node>
<StgValue><ssdm name="wValues_addr"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="6">
<![CDATA[
VITIS_LOOP_28_3.split:11 %wt = load i6 %wValues_addr

]]></Node>
<StgValue><ssdm name="wt"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_28_3.split:57 %store_ln25 = store i7 %add_ln25, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="44" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="6">
<![CDATA[
VITIS_LOOP_28_3.split:9 %kt = load i6 %kValues_addr

]]></Node>
<StgValue><ssdm name="kt"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="6">
<![CDATA[
VITIS_LOOP_28_3.split:11 %wt = load i6 %wValues_addr

]]></Node>
<StgValue><ssdm name="wt"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_28_3.split:33 %add_ln13 = add i32 %kt, i32 %wt

]]></Node>
<StgValue><ssdm name="add_ln13"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_28_3:1 %thr_add562_load = load i32 %thr_add562

]]></Node>
<StgValue><ssdm name="thr_add562_load"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_28_3:2 %add_i26_i241_load = load i32 %add_i26_i241

]]></Node>
<StgValue><ssdm name="add_i26_i241_load"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_28_3:3 %add_i26_i24134_load = load i32 %add_i26_i24134

]]></Node>
<StgValue><ssdm name="add_i26_i24134_load"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_28_3:4 %thr_add56256_load = load i32 %thr_add56256

]]></Node>
<StgValue><ssdm name="thr_add56256_load"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_28_3.split:0 %add_i26_i2413_load = load i32 %add_i26_i2413

]]></Node>
<StgValue><ssdm name="add_i26_i2413_load"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_28_3.split:2 %add_i26_i241347_load = load i32 %add_i26_i241347

]]></Node>
<StgValue><ssdm name="add_i26_i241347_load"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_28_3.split:12 %lshr_ln5 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_i26_i241_load, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln5"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="6" op_0_bw="32">
<![CDATA[
VITIS_LOOP_28_3.split:13 %trunc_ln17 = trunc i32 %add_i26_i241_load

]]></Node>
<StgValue><ssdm name="trunc_ln17"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_28_3.split:14 %lshr_ln6 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %add_i26_i241_load, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln6"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="11" op_0_bw="32">
<![CDATA[
VITIS_LOOP_28_3.split:15 %trunc_ln18 = trunc i32 %add_i26_i241_load

]]></Node>
<StgValue><ssdm name="trunc_ln18"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_28_3.split:16 %lshr_ln = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %add_i26_i241_load, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="25" op_0_bw="32">
<![CDATA[
VITIS_LOOP_28_3.split:17 %trunc_ln19 = trunc i32 %add_i26_i241_load

]]></Node>
<StgValue><ssdm name="trunc_ln19"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_28_3.split:24 %xor_ln13 = xor i32 %add_i26_i241_load, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln13"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_28_3.split:25 %and_ln13 = and i32 %add_i26_i24134_load, i32 %xor_ln13

]]></Node>
<StgValue><ssdm name="and_ln13"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_28_3.split:26 %and_ln13_1 = and i32 %add_i26_i241_load, i32 %add_i26_i2413_load

]]></Node>
<StgValue><ssdm name="and_ln13_1"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
VITIS_LOOP_28_3.split:27 %or_ln2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln17, i26 %lshr_ln5

]]></Node>
<StgValue><ssdm name="or_ln2"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
VITIS_LOOP_28_3.split:28 %or_ln13_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln18, i21 %lshr_ln6

]]></Node>
<StgValue><ssdm name="or_ln13_1"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_28_3.split:29 %or_ln13 = or i32 %and_ln13, i32 %and_ln13_1

]]></Node>
<StgValue><ssdm name="or_ln13"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
VITIS_LOOP_28_3.split:30 %or_ln13_3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln19, i7 %lshr_ln

]]></Node>
<StgValue><ssdm name="or_ln13_3"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_28_3.split:31 %xor_ln13_1 = xor i32 %or_ln13_1, i32 %or_ln13_3

]]></Node>
<StgValue><ssdm name="xor_ln13_1"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_28_3.split:32 %xor_ln13_2 = xor i32 %xor_ln13_1, i32 %or_ln2

]]></Node>
<StgValue><ssdm name="xor_ln13_2"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_28_3.split:34 %add_ln13_1 = add i32 %add_ln13, i32 %add_i26_i241347_load

]]></Node>
<StgValue><ssdm name="add_ln13_1"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_28_3.split:35 %add_ln13_2 = add i32 %or_ln13, i32 %xor_ln13_2

]]></Node>
<StgValue><ssdm name="add_ln13_2"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_28_3.split:36 %t1 = add i32 %add_ln13_2, i32 %add_ln13_1

]]></Node>
<StgValue><ssdm name="t1"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_28_3.split:50 %store_ln0 = store i32 %add_i26_i2413_load, i32 %add_i26_i24134

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_28_3.split:53 %store_ln13 = store i32 %add_i26_i24134_load, i32 %add_i26_i241347

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_28_3.split:56 %store_ln13 = store i32 %add_i26_i241_load, i32 %add_i26_i2413

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_32_4.exitStub:0 %add_i26_i2413_load_1 = load i32 %add_i26_i2413

]]></Node>
<StgValue><ssdm name="add_i26_i2413_load_1"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_32_4.exitStub:1 %thr_add5625_load_1 = load i32 %thr_add5625

]]></Node>
<StgValue><ssdm name="thr_add5625_load_1"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_32_4.exitStub:2 %add_i26_i241347_load_1 = load i32 %add_i26_i241347

]]></Node>
<StgValue><ssdm name="add_i26_i241347_load_1"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_32_4.exitStub:3 %thr_add562568_load_1 = load i32 %thr_add562568

]]></Node>
<StgValue><ssdm name="thr_add562568_load_1"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_32_4.exitStub:4 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %thr_add562568_out, i32 %thr_add562568_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_32_4.exitStub:5 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %add_i26_i241347_out, i32 %add_i26_i241347_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_32_4.exitStub:6 %write_ln15 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %thr_add56256_out, i32 %thr_add56256_load

]]></Node>
<StgValue><ssdm name="write_ln15"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_32_4.exitStub:7 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %thr_add5625_out, i32 %thr_add5625_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_32_4.exitStub:8 %write_ln13 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %add_i26_i24134_out, i32 %add_i26_i24134_load

]]></Node>
<StgValue><ssdm name="write_ln13"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_32_4.exitStub:9 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %add_i26_i2413_out, i32 %add_i26_i2413_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_32_4.exitStub:10 %write_ln15 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %thr_add562_out, i32 %thr_add562_load

]]></Node>
<StgValue><ssdm name="write_ln15"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_32_4.exitStub:11 %write_ln13 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %add_i26_i241_out, i32 %add_i26_i241_load

]]></Node>
<StgValue><ssdm name="write_ln13"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0">
<![CDATA[
VITIS_LOOP_32_4.exitStub:12 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_28_3.split:1 %thr_add5625_load = load i32 %thr_add5625

]]></Node>
<StgValue><ssdm name="thr_add5625_load"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_28_3.split:3 %thr_add562568_load = load i32 %thr_add562568

]]></Node>
<StgValue><ssdm name="thr_add562568_load"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_28_3.split:5 %specpipeline_ln25 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty

]]></Node>
<StgValue><ssdm name="specpipeline_ln25"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_28_3.split:6 %speclooptripcount_ln25 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln25"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_28_3.split:7 %specloopname_ln25 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln25"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_28_3.split:18 %lshr_ln7 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %thr_add562_load, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln7"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="2" op_0_bw="32">
<![CDATA[
VITIS_LOOP_28_3.split:19 %trunc_ln7 = trunc i32 %thr_add562_load

]]></Node>
<StgValue><ssdm name="trunc_ln7"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_28_3.split:20 %lshr_ln8 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %thr_add562_load, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln8"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="13" op_0_bw="32">
<![CDATA[
VITIS_LOOP_28_3.split:21 %trunc_ln8 = trunc i32 %thr_add562_load

]]></Node>
<StgValue><ssdm name="trunc_ln8"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_28_3.split:22 %lshr_ln9 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %thr_add562_load, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln9"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="22" op_0_bw="32">
<![CDATA[
VITIS_LOOP_28_3.split:23 %trunc_ln9 = trunc i32 %thr_add562_load

]]></Node>
<StgValue><ssdm name="trunc_ln9"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_28_3.split:37 %or_ln15 = or i32 %thr_add5625_load, i32 %thr_add56256_load

]]></Node>
<StgValue><ssdm name="or_ln15"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_28_3.split:38 %and_ln15 = and i32 %thr_add562_load, i32 %or_ln15

]]></Node>
<StgValue><ssdm name="and_ln15"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_28_3.split:39 %and_ln15_1 = and i32 %thr_add5625_load, i32 %thr_add56256_load

]]></Node>
<StgValue><ssdm name="and_ln15_1"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
VITIS_LOOP_28_3.split:40 %or_ln15_5 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln7, i30 %lshr_ln7

]]></Node>
<StgValue><ssdm name="or_ln15_5"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
VITIS_LOOP_28_3.split:41 %or_ln15_6 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln8, i19 %lshr_ln8

]]></Node>
<StgValue><ssdm name="or_ln15_6"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_28_3.split:42 %or_ln15_1 = or i32 %and_ln15, i32 %and_ln15_1

]]></Node>
<StgValue><ssdm name="or_ln15_1"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
VITIS_LOOP_28_3.split:43 %or_ln15_8 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln9, i10 %lshr_ln9

]]></Node>
<StgValue><ssdm name="or_ln15_8"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_28_3.split:44 %xor_ln15 = xor i32 %or_ln15_6, i32 %or_ln15_8

]]></Node>
<StgValue><ssdm name="xor_ln15"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_28_3.split:45 %xor_ln15_1 = xor i32 %xor_ln15, i32 %or_ln15_5

]]></Node>
<StgValue><ssdm name="xor_ln15_1"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_28_3.split:46 %add_ln15 = add i32 %t1, i32 %or_ln15_1

]]></Node>
<StgValue><ssdm name="add_ln15"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_28_3.split:47 %add_ln15_1 = add i32 %add_ln15, i32 %xor_ln15_1

]]></Node>
<StgValue><ssdm name="add_ln15_1"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_28_3.split:48 %add_ln19 = add i32 %t1, i32 %thr_add562568_load

]]></Node>
<StgValue><ssdm name="add_ln19"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_28_3.split:49 %store_ln0 = store i32 %thr_add5625_load, i32 %thr_add56256

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_28_3.split:51 %store_ln19 = store i32 %add_ln19, i32 %add_i26_i241

]]></Node>
<StgValue><ssdm name="store_ln19"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_28_3.split:52 %store_ln15 = store i32 %thr_add56256_load, i32 %thr_add562568

]]></Node>
<StgValue><ssdm name="store_ln15"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_28_3.split:54 %store_ln15 = store i32 %add_ln15_1, i32 %thr_add562

]]></Node>
<StgValue><ssdm name="store_ln15"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_28_3.split:55 %store_ln15 = store i32 %thr_add562_load, i32 %thr_add5625

]]></Node>
<StgValue><ssdm name="store_ln15"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_28_3.split:58 %br_ln25 = br void %VITIS_LOOP_28_3

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
