Loading plugins phase: Elapsed time ==> 0s.145ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\Admin\Desktop\GitHub\ECEG-721-Lab-5\Lab 5\Frequency_Measurement_Using_PSoC4_BLE\Frequency_Measurement_Using_PSoC4_BLE.cydsn\Frequency_Measurement_Using_PSoC4_BLE.cyprj -d CY8C4247LQI-BL483 -s C:\Users\Admin\Desktop\GitHub\ECEG-721-Lab-5\Lab 5\Frequency_Measurement_Using_PSoC4_BLE\Frequency_Measurement_Using_PSoC4_BLE.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 3s.123ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.080ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Frequency_Measurement_Using_PSoC4_BLE.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Admin\Desktop\GitHub\ECEG-721-Lab-5\Lab 5\Frequency_Measurement_Using_PSoC4_BLE\Frequency_Measurement_Using_PSoC4_BLE.cydsn\Frequency_Measurement_Using_PSoC4_BLE.cyprj -dcpsoc3 Frequency_Measurement_Using_PSoC4_BLE.v -verilog
======================================================================

======================================================================
Compiling:  Frequency_Measurement_Using_PSoC4_BLE.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Admin\Desktop\GitHub\ECEG-721-Lab-5\Lab 5\Frequency_Measurement_Using_PSoC4_BLE\Frequency_Measurement_Using_PSoC4_BLE.cydsn\Frequency_Measurement_Using_PSoC4_BLE.cyprj -dcpsoc3 Frequency_Measurement_Using_PSoC4_BLE.v -verilog
======================================================================

======================================================================
Compiling:  Frequency_Measurement_Using_PSoC4_BLE.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Admin\Desktop\GitHub\ECEG-721-Lab-5\Lab 5\Frequency_Measurement_Using_PSoC4_BLE\Frequency_Measurement_Using_PSoC4_BLE.cydsn\Frequency_Measurement_Using_PSoC4_BLE.cyprj -dcpsoc3 -verilog Frequency_Measurement_Using_PSoC4_BLE.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Tue Dec 06 00:27:38 2016


======================================================================
Compiling:  Frequency_Measurement_Using_PSoC4_BLE.v
Program  :   vpp
Options  :    -yv2 -q10 Frequency_Measurement_Using_PSoC4_BLE.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Tue Dec 06 00:27:38 2016

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_tff_v1_0\cy_tff_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cydff_v1_30\cydff_v1_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\PrISM_v2_20\PrISM_v2_20.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Frequency_Measurement_Using_PSoC4_BLE.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Frequency_Measurement_Using_PSoC4_BLE.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Admin\Desktop\GitHub\ECEG-721-Lab-5\Lab 5\Frequency_Measurement_Using_PSoC4_BLE\Frequency_Measurement_Using_PSoC4_BLE.cydsn\Frequency_Measurement_Using_PSoC4_BLE.cyprj -dcpsoc3 -verilog Frequency_Measurement_Using_PSoC4_BLE.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Tue Dec 06 00:27:39 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Admin\Desktop\GitHub\ECEG-721-Lab-5\Lab 5\Frequency_Measurement_Using_PSoC4_BLE\Frequency_Measurement_Using_PSoC4_BLE.cydsn\codegentemp\Frequency_Measurement_Using_PSoC4_BLE.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\Admin\Desktop\GitHub\ECEG-721-Lab-5\Lab 5\Frequency_Measurement_Using_PSoC4_BLE\Frequency_Measurement_Using_PSoC4_BLE.cydsn\codegentemp\Frequency_Measurement_Using_PSoC4_BLE.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_tff_v1_0\cy_tff_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\PrISM_v2_20\PrISM_v2_20.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  Frequency_Measurement_Using_PSoC4_BLE.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Admin\Desktop\GitHub\ECEG-721-Lab-5\Lab 5\Frequency_Measurement_Using_PSoC4_BLE\Frequency_Measurement_Using_PSoC4_BLE.cydsn\Frequency_Measurement_Using_PSoC4_BLE.cyprj -dcpsoc3 -verilog Frequency_Measurement_Using_PSoC4_BLE.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Tue Dec 06 00:27:40 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Admin\Desktop\GitHub\ECEG-721-Lab-5\Lab 5\Frequency_Measurement_Using_PSoC4_BLE\Frequency_Measurement_Using_PSoC4_BLE.cydsn\codegentemp\Frequency_Measurement_Using_PSoC4_BLE.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\Admin\Desktop\GitHub\ECEG-721-Lab-5\Lab 5\Frequency_Measurement_Using_PSoC4_BLE\Frequency_Measurement_Using_PSoC4_BLE.cydsn\codegentemp\Frequency_Measurement_Using_PSoC4_BLE.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_tff_v1_0\cy_tff_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\PrISM_v2_20\PrISM_v2_20.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\PWM_2s:PWMUDB:km_run\
	\PWM_2s:PWMUDB:ctrl_cmpmode2_2\
	\PWM_2s:PWMUDB:ctrl_cmpmode2_1\
	\PWM_2s:PWMUDB:ctrl_cmpmode2_0\
	\PWM_2s:PWMUDB:ctrl_cmpmode1_2\
	\PWM_2s:PWMUDB:ctrl_cmpmode1_1\
	\PWM_2s:PWMUDB:ctrl_cmpmode1_0\
	\PWM_2s:PWMUDB:capt_rising\
	\PWM_2s:PWMUDB:capt_falling\
	\PWM_2s:PWMUDB:trig_fall\
	\PWM_2s:PWMUDB:sc_kill\
	\PWM_2s:PWMUDB:min_kill\
	\PWM_2s:PWMUDB:db_tc\
	\PWM_2s:PWMUDB:dith_sel\
	\PWM_2s:PWMUDB:compare2\
	Net_5369
	Net_5370
	Net_5371
	\PWM_2s:PWMUDB:MODULE_1:b_31\
	\PWM_2s:PWMUDB:MODULE_1:b_30\
	\PWM_2s:PWMUDB:MODULE_1:b_29\
	\PWM_2s:PWMUDB:MODULE_1:b_28\
	\PWM_2s:PWMUDB:MODULE_1:b_27\
	\PWM_2s:PWMUDB:MODULE_1:b_26\
	\PWM_2s:PWMUDB:MODULE_1:b_25\
	\PWM_2s:PWMUDB:MODULE_1:b_24\
	\PWM_2s:PWMUDB:MODULE_1:b_23\
	\PWM_2s:PWMUDB:MODULE_1:b_22\
	\PWM_2s:PWMUDB:MODULE_1:b_21\
	\PWM_2s:PWMUDB:MODULE_1:b_20\
	\PWM_2s:PWMUDB:MODULE_1:b_19\
	\PWM_2s:PWMUDB:MODULE_1:b_18\
	\PWM_2s:PWMUDB:MODULE_1:b_17\
	\PWM_2s:PWMUDB:MODULE_1:b_16\
	\PWM_2s:PWMUDB:MODULE_1:b_15\
	\PWM_2s:PWMUDB:MODULE_1:b_14\
	\PWM_2s:PWMUDB:MODULE_1:b_13\
	\PWM_2s:PWMUDB:MODULE_1:b_12\
	\PWM_2s:PWMUDB:MODULE_1:b_11\
	\PWM_2s:PWMUDB:MODULE_1:b_10\
	\PWM_2s:PWMUDB:MODULE_1:b_9\
	\PWM_2s:PWMUDB:MODULE_1:b_8\
	\PWM_2s:PWMUDB:MODULE_1:b_7\
	\PWM_2s:PWMUDB:MODULE_1:b_6\
	\PWM_2s:PWMUDB:MODULE_1:b_5\
	\PWM_2s:PWMUDB:MODULE_1:b_4\
	\PWM_2s:PWMUDB:MODULE_1:b_3\
	\PWM_2s:PWMUDB:MODULE_1:b_2\
	\PWM_2s:PWMUDB:MODULE_1:b_1\
	\PWM_2s:PWMUDB:MODULE_1:b_0\
	\PWM_2s:PWMUDB:MODULE_1:g2:a0:a_31\
	\PWM_2s:PWMUDB:MODULE_1:g2:a0:a_30\
	\PWM_2s:PWMUDB:MODULE_1:g2:a0:a_29\
	\PWM_2s:PWMUDB:MODULE_1:g2:a0:a_28\
	\PWM_2s:PWMUDB:MODULE_1:g2:a0:a_27\
	\PWM_2s:PWMUDB:MODULE_1:g2:a0:a_26\
	\PWM_2s:PWMUDB:MODULE_1:g2:a0:a_25\
	\PWM_2s:PWMUDB:MODULE_1:g2:a0:a_24\
	\PWM_2s:PWMUDB:MODULE_1:g2:a0:b_31\
	\PWM_2s:PWMUDB:MODULE_1:g2:a0:b_30\
	\PWM_2s:PWMUDB:MODULE_1:g2:a0:b_29\
	\PWM_2s:PWMUDB:MODULE_1:g2:a0:b_28\
	\PWM_2s:PWMUDB:MODULE_1:g2:a0:b_27\
	\PWM_2s:PWMUDB:MODULE_1:g2:a0:b_26\
	\PWM_2s:PWMUDB:MODULE_1:g2:a0:b_25\
	\PWM_2s:PWMUDB:MODULE_1:g2:a0:b_24\
	\PWM_2s:PWMUDB:MODULE_1:g2:a0:b_23\
	\PWM_2s:PWMUDB:MODULE_1:g2:a0:b_22\
	\PWM_2s:PWMUDB:MODULE_1:g2:a0:b_21\
	\PWM_2s:PWMUDB:MODULE_1:g2:a0:b_20\
	\PWM_2s:PWMUDB:MODULE_1:g2:a0:b_19\
	\PWM_2s:PWMUDB:MODULE_1:g2:a0:b_18\
	\PWM_2s:PWMUDB:MODULE_1:g2:a0:b_17\
	\PWM_2s:PWMUDB:MODULE_1:g2:a0:b_16\
	\PWM_2s:PWMUDB:MODULE_1:g2:a0:b_15\
	\PWM_2s:PWMUDB:MODULE_1:g2:a0:b_14\
	\PWM_2s:PWMUDB:MODULE_1:g2:a0:b_13\
	\PWM_2s:PWMUDB:MODULE_1:g2:a0:b_12\
	\PWM_2s:PWMUDB:MODULE_1:g2:a0:b_11\
	\PWM_2s:PWMUDB:MODULE_1:g2:a0:b_10\
	\PWM_2s:PWMUDB:MODULE_1:g2:a0:b_9\
	\PWM_2s:PWMUDB:MODULE_1:g2:a0:b_8\
	\PWM_2s:PWMUDB:MODULE_1:g2:a0:b_7\
	\PWM_2s:PWMUDB:MODULE_1:g2:a0:b_6\
	\PWM_2s:PWMUDB:MODULE_1:g2:a0:b_5\
	\PWM_2s:PWMUDB:MODULE_1:g2:a0:b_4\
	\PWM_2s:PWMUDB:MODULE_1:g2:a0:b_3\
	\PWM_2s:PWMUDB:MODULE_1:g2:a0:b_2\
	\PWM_2s:PWMUDB:MODULE_1:g2:a0:b_1\
	\PWM_2s:PWMUDB:MODULE_1:g2:a0:b_0\
	\PWM_2s:PWMUDB:MODULE_1:g2:a0:s_31\
	\PWM_2s:PWMUDB:MODULE_1:g2:a0:s_30\
	\PWM_2s:PWMUDB:MODULE_1:g2:a0:s_29\
	\PWM_2s:PWMUDB:MODULE_1:g2:a0:s_28\
	\PWM_2s:PWMUDB:MODULE_1:g2:a0:s_27\
	\PWM_2s:PWMUDB:MODULE_1:g2:a0:s_26\
	\PWM_2s:PWMUDB:MODULE_1:g2:a0:s_25\
	\PWM_2s:PWMUDB:MODULE_1:g2:a0:s_24\
	\PWM_2s:PWMUDB:MODULE_1:g2:a0:s_23\
	\PWM_2s:PWMUDB:MODULE_1:g2:a0:s_22\
	\PWM_2s:PWMUDB:MODULE_1:g2:a0:s_21\
	\PWM_2s:PWMUDB:MODULE_1:g2:a0:s_20\
	\PWM_2s:PWMUDB:MODULE_1:g2:a0:s_19\
	\PWM_2s:PWMUDB:MODULE_1:g2:a0:s_18\
	\PWM_2s:PWMUDB:MODULE_1:g2:a0:s_17\
	\PWM_2s:PWMUDB:MODULE_1:g2:a0:s_16\
	\PWM_2s:PWMUDB:MODULE_1:g2:a0:s_15\
	\PWM_2s:PWMUDB:MODULE_1:g2:a0:s_14\
	\PWM_2s:PWMUDB:MODULE_1:g2:a0:s_13\
	\PWM_2s:PWMUDB:MODULE_1:g2:a0:s_12\
	\PWM_2s:PWMUDB:MODULE_1:g2:a0:s_11\
	\PWM_2s:PWMUDB:MODULE_1:g2:a0:s_10\
	\PWM_2s:PWMUDB:MODULE_1:g2:a0:s_9\
	\PWM_2s:PWMUDB:MODULE_1:g2:a0:s_8\
	\PWM_2s:PWMUDB:MODULE_1:g2:a0:s_7\
	\PWM_2s:PWMUDB:MODULE_1:g2:a0:s_6\
	\PWM_2s:PWMUDB:MODULE_1:g2:a0:s_5\
	\PWM_2s:PWMUDB:MODULE_1:g2:a0:s_4\
	\PWM_2s:PWMUDB:MODULE_1:g2:a0:s_3\
	\PWM_2s:PWMUDB:MODULE_1:g2:a0:s_2\
	\PWM_2s:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_2s:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_2s:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_2s:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_2s:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_2s:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_2s:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	\PWM_2s:Net_139\
	\PWM_2s:Net_138\
	\PWM_2s:Net_183\
	\PWM_2s:Net_181\
	\UART:Net_682\
	\UART:uncfg_rx_irq\
	\UART:Net_754\
	\UART:Net_767\
	\UART:Net_547\
	\UART:Net_891\
	\UART:Net_474\
	\UART:Net_899\
	Net_1477
	\BLE:Net_55\

    Synthesized names
	\PWM_2s:PWMUDB:add_vi_vv_MODGEN_1_31\
	\PWM_2s:PWMUDB:add_vi_vv_MODGEN_1_30\
	\PWM_2s:PWMUDB:add_vi_vv_MODGEN_1_29\
	\PWM_2s:PWMUDB:add_vi_vv_MODGEN_1_28\
	\PWM_2s:PWMUDB:add_vi_vv_MODGEN_1_27\
	\PWM_2s:PWMUDB:add_vi_vv_MODGEN_1_26\
	\PWM_2s:PWMUDB:add_vi_vv_MODGEN_1_25\
	\PWM_2s:PWMUDB:add_vi_vv_MODGEN_1_24\
	\PWM_2s:PWMUDB:add_vi_vv_MODGEN_1_23\
	\PWM_2s:PWMUDB:add_vi_vv_MODGEN_1_22\
	\PWM_2s:PWMUDB:add_vi_vv_MODGEN_1_21\
	\PWM_2s:PWMUDB:add_vi_vv_MODGEN_1_20\
	\PWM_2s:PWMUDB:add_vi_vv_MODGEN_1_19\
	\PWM_2s:PWMUDB:add_vi_vv_MODGEN_1_18\
	\PWM_2s:PWMUDB:add_vi_vv_MODGEN_1_17\
	\PWM_2s:PWMUDB:add_vi_vv_MODGEN_1_16\
	\PWM_2s:PWMUDB:add_vi_vv_MODGEN_1_15\
	\PWM_2s:PWMUDB:add_vi_vv_MODGEN_1_14\
	\PWM_2s:PWMUDB:add_vi_vv_MODGEN_1_13\
	\PWM_2s:PWMUDB:add_vi_vv_MODGEN_1_12\
	\PWM_2s:PWMUDB:add_vi_vv_MODGEN_1_11\
	\PWM_2s:PWMUDB:add_vi_vv_MODGEN_1_10\
	\PWM_2s:PWMUDB:add_vi_vv_MODGEN_1_9\
	\PWM_2s:PWMUDB:add_vi_vv_MODGEN_1_8\
	\PWM_2s:PWMUDB:add_vi_vv_MODGEN_1_7\
	\PWM_2s:PWMUDB:add_vi_vv_MODGEN_1_6\
	\PWM_2s:PWMUDB:add_vi_vv_MODGEN_1_5\
	\PWM_2s:PWMUDB:add_vi_vv_MODGEN_1_4\
	\PWM_2s:PWMUDB:add_vi_vv_MODGEN_1_3\
	\PWM_2s:PWMUDB:add_vi_vv_MODGEN_1_2\

Deleted 141 User equations/components.
Deleted 30 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__Frequency_Input_net_0
Aliasing tmpOE__Comp_PosInput_net_0 to tmpOE__Frequency_Input_net_0
Aliasing tmpOE__Comp_NegInput_net_0 to tmpOE__Frequency_Input_net_0
Aliasing tmpOE__Comp_Out_net_0 to tmpOE__Frequency_Input_net_0
Aliasing \PWM_2s:Net_180\ to zero
Aliasing \PWM_2s:PWMUDB:hwCapture\ to zero
Aliasing \PWM_2s:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_2s:Net_179\ to tmpOE__Frequency_Input_net_0
Aliasing \PWM_2s:PWMUDB:ltch_kill_reg\\R\ to \PWM_2s:PWMUDB:runmode_enable\\R\
Aliasing \PWM_2s:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_2s:PWMUDB:km_tc\ to zero
Aliasing \PWM_2s:PWMUDB:min_kill_reg\\R\ to \PWM_2s:PWMUDB:runmode_enable\\R\
Aliasing \PWM_2s:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_2s:PWMUDB:final_kill\ to tmpOE__Frequency_Input_net_0
Aliasing \PWM_2s:PWMUDB:dith_count_1\\R\ to \PWM_2s:PWMUDB:runmode_enable\\R\
Aliasing \PWM_2s:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_2s:PWMUDB:dith_count_0\\R\ to \PWM_2s:PWMUDB:runmode_enable\\R\
Aliasing \PWM_2s:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_2s:PWMUDB:status_6\ to zero
Aliasing \PWM_2s:PWMUDB:status_4\ to zero
Aliasing \PWM_2s:PWMUDB:cmp2\ to zero
Aliasing \PWM_2s:PWMUDB:cmp1_status_reg\\R\ to \PWM_2s:PWMUDB:runmode_enable\\R\
Aliasing \PWM_2s:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_2s:PWMUDB:cmp2_status_reg\\R\ to \PWM_2s:PWMUDB:runmode_enable\\R\
Aliasing \PWM_2s:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_2s:PWMUDB:final_kill_reg\\R\ to \PWM_2s:PWMUDB:runmode_enable\\R\
Aliasing \PWM_2s:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_2s:PWMUDB:cs_addr_0\ to \PWM_2s:PWMUDB:runmode_enable\\R\
Aliasing \PWM_2s:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_2s:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_2s:PWMUDB:MODULE_1:g2:a0:a_23\ to zero
Aliasing \PWM_2s:PWMUDB:MODULE_1:g2:a0:a_22\ to zero
Aliasing \PWM_2s:PWMUDB:MODULE_1:g2:a0:a_21\ to zero
Aliasing \PWM_2s:PWMUDB:MODULE_1:g2:a0:a_20\ to zero
Aliasing \PWM_2s:PWMUDB:MODULE_1:g2:a0:a_19\ to zero
Aliasing \PWM_2s:PWMUDB:MODULE_1:g2:a0:a_18\ to zero
Aliasing \PWM_2s:PWMUDB:MODULE_1:g2:a0:a_17\ to zero
Aliasing \PWM_2s:PWMUDB:MODULE_1:g2:a0:a_16\ to zero
Aliasing \PWM_2s:PWMUDB:MODULE_1:g2:a0:a_15\ to zero
Aliasing \PWM_2s:PWMUDB:MODULE_1:g2:a0:a_14\ to zero
Aliasing \PWM_2s:PWMUDB:MODULE_1:g2:a0:a_13\ to zero
Aliasing \PWM_2s:PWMUDB:MODULE_1:g2:a0:a_12\ to zero
Aliasing \PWM_2s:PWMUDB:MODULE_1:g2:a0:a_11\ to zero
Aliasing \PWM_2s:PWMUDB:MODULE_1:g2:a0:a_10\ to zero
Aliasing \PWM_2s:PWMUDB:MODULE_1:g2:a0:a_9\ to zero
Aliasing \PWM_2s:PWMUDB:MODULE_1:g2:a0:a_8\ to zero
Aliasing \PWM_2s:PWMUDB:MODULE_1:g2:a0:a_7\ to zero
Aliasing \PWM_2s:PWMUDB:MODULE_1:g2:a0:a_6\ to zero
Aliasing \PWM_2s:PWMUDB:MODULE_1:g2:a0:a_5\ to zero
Aliasing \PWM_2s:PWMUDB:MODULE_1:g2:a0:a_4\ to zero
Aliasing \PWM_2s:PWMUDB:MODULE_1:g2:a0:a_3\ to zero
Aliasing \PWM_2s:PWMUDB:MODULE_1:g2:a0:a_2\ to zero
Aliasing \PWM_2s:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Frequency_Input_net_0
Aliasing Net_2016 to zero
Aliasing tmpOE__Pin_1_net_0 to tmpOE__Frequency_Input_net_0
Aliasing \Input_Signal_Counter2:Net_66\ to \Input_Signal_Counter2:Net_75\
Aliasing \Input_Signal_Counter2:Net_82\ to zero
Aliasing \Input_Signal_Counter2:Net_72\ to zero
Aliasing \Input_Signal_Counter1:Net_81\ to \Input_Signal_Counter2:Net_81\
Aliasing \Input_Signal_Counter1:Net_75\ to \Input_Signal_Counter2:Net_75\
Aliasing \Input_Signal_Counter1:Net_69\ to \PWM_2s:Net_178\
Aliasing \Input_Signal_Counter1:Net_66\ to \Input_Signal_Counter2:Net_75\
Aliasing \Input_Signal_Counter1:Net_82\ to zero
Aliasing \Input_Signal_Counter1:Net_72\ to zero
Aliasing \Ref_Clock_Counter1:Net_81\ to \Input_Signal_Counter2:Net_81\
Aliasing \Ref_Clock_Counter1:Net_75\ to \Input_Signal_Counter2:Net_75\
Aliasing \Ref_Clock_Counter1:Net_66\ to \Input_Signal_Counter2:Net_75\
Aliasing \Ref_Clock_Counter1:Net_82\ to zero
Aliasing \Ref_Clock_Counter1:Net_72\ to zero
Aliasing \Ref_Clock_Counter2:Net_81\ to \Input_Signal_Counter2:Net_81\
Aliasing \Ref_Clock_Counter2:Net_75\ to \Input_Signal_Counter2:Net_75\
Aliasing \Ref_Clock_Counter2:Net_66\ to \Input_Signal_Counter2:Net_75\
Aliasing \Ref_Clock_Counter2:Net_82\ to zero
Aliasing \Ref_Clock_Counter2:Net_72\ to zero
Aliasing Net_6187 to tmpOE__Frequency_Input_net_0
Aliasing \UART:Net_459\ to zero
Aliasing \UART:Net_452\ to zero
Aliasing \UART:Net_676\ to zero
Aliasing \UART:Net_245\ to zero
Aliasing \UART:Net_416\ to zero
Aliasing \UART:tmpOE__tx_net_0\ to tmpOE__Frequency_Input_net_0
Aliasing \UART:Net_747\ to zero
Aliasing Net_22 to tmpOE__Frequency_Input_net_0
Aliasing Net_23 to zero
Aliasing \PRS_1:cs_addr_2\ to zero
Aliasing \PRS_1:cs_addr_0\ to tmpOE__Frequency_Input_net_0
Aliasing Net_24 to zero
Aliasing tmpOE__Pin_2_net_0 to tmpOE__Frequency_Input_net_0
Aliasing tmpOE__Test_Signal_net_0 to tmpOE__Frequency_Input_net_0
Aliasing Net_6203 to tmpOE__Frequency_Input_net_0
Aliasing tmpOE__Buffer_Pos_net_0 to tmpOE__Frequency_Input_net_0
Aliasing tmpOE__Buffer_Out_net_0 to tmpOE__Frequency_Input_net_0
Aliasing \PRS_2:cs_addr_2\ to zero
Aliasing \PRS_2:cs_addr_0\ to tmpOE__Frequency_Input_net_0
Aliasing tmpOE__RED_net_0 to tmpOE__Frequency_Input_net_0
Aliasing tmpOE__GREEN_net_0 to tmpOE__Frequency_Input_net_0
Aliasing tmpOE__BLUE_net_0 to tmpOE__Frequency_Input_net_0
Aliasing \PWM_2s:PWMUDB:prevCompare1\\D\ to \PWM_2s:PWMUDB:pwm_temp\
Aliasing \PWM_2s:PWMUDB:tc_i_reg\\D\ to \PWM_2s:PWMUDB:status_2\
Aliasing \PRS_2:reset_reg\\D\ to \PRS_1:reset_reg\\D\
Removing Lhs of wire one[6] = tmpOE__Frequency_Input_net_0[1]
Removing Lhs of wire tmpOE__Comp_PosInput_net_0[9] = tmpOE__Frequency_Input_net_0[1]
Removing Lhs of wire tmpOE__Comp_NegInput_net_0[16] = tmpOE__Frequency_Input_net_0[1]
Removing Lhs of wire tmpOE__Comp_Out_net_0[23] = tmpOE__Frequency_Input_net_0[1]
Removing Lhs of wire \PWM_2s:Net_68\[32] = Net_1851[408]
Removing Lhs of wire \PWM_2s:PWMUDB:ctrl_enable\[43] = \PWM_2s:PWMUDB:control_7\[35]
Removing Lhs of wire \PWM_2s:Net_180\[51] = zero[2]
Removing Lhs of wire \PWM_2s:PWMUDB:hwCapture\[54] = zero[2]
Removing Lhs of wire \PWM_2s:PWMUDB:hwEnable\[55] = \PWM_2s:PWMUDB:control_7\[35]
Removing Lhs of wire \PWM_2s:Net_178\[57] = Enable[3]
Removing Lhs of wire \PWM_2s:PWMUDB:trig_out\[60] = \PWM_2s:PWMUDB:trig_rise\[58]
Removing Lhs of wire \PWM_2s:PWMUDB:runmode_enable\\R\[63] = \PWM_2s:Net_186\[64]
Removing Lhs of wire \PWM_2s:Net_186\[64] = zero[2]
Removing Lhs of wire \PWM_2s:PWMUDB:runmode_enable\\S\[65] = zero[2]
Removing Lhs of wire \PWM_2s:PWMUDB:final_enable\[66] = \PWM_2s:PWMUDB:runmode_enable\[61]
Removing Lhs of wire \PWM_2s:Net_179\[68] = tmpOE__Frequency_Input_net_0[1]
Removing Lhs of wire \PWM_2s:PWMUDB:ltch_kill_reg\\R\[70] = zero[2]
Removing Lhs of wire \PWM_2s:PWMUDB:ltch_kill_reg\\S\[71] = zero[2]
Removing Lhs of wire \PWM_2s:PWMUDB:km_tc\[72] = zero[2]
Removing Lhs of wire \PWM_2s:PWMUDB:min_kill_reg\\R\[73] = zero[2]
Removing Lhs of wire \PWM_2s:PWMUDB:min_kill_reg\\S\[74] = zero[2]
Removing Lhs of wire \PWM_2s:PWMUDB:final_kill\[77] = tmpOE__Frequency_Input_net_0[1]
Removing Lhs of wire \PWM_2s:PWMUDB:add_vi_vv_MODGEN_1_1\[80] = \PWM_2s:PWMUDB:MODULE_1:g2:a0:s_1\[367]
Removing Lhs of wire \PWM_2s:PWMUDB:add_vi_vv_MODGEN_1_0\[82] = \PWM_2s:PWMUDB:MODULE_1:g2:a0:s_0\[368]
Removing Lhs of wire \PWM_2s:PWMUDB:dith_count_1\\R\[83] = zero[2]
Removing Lhs of wire \PWM_2s:PWMUDB:dith_count_1\\S\[84] = zero[2]
Removing Lhs of wire \PWM_2s:PWMUDB:dith_count_0\\R\[85] = zero[2]
Removing Lhs of wire \PWM_2s:PWMUDB:dith_count_0\\S\[86] = zero[2]
Removing Lhs of wire \PWM_2s:PWMUDB:status_6\[89] = zero[2]
Removing Rhs of wire \PWM_2s:PWMUDB:status_5\[90] = \PWM_2s:PWMUDB:final_kill_reg\[104]
Removing Lhs of wire \PWM_2s:PWMUDB:status_4\[91] = zero[2]
Removing Rhs of wire \PWM_2s:PWMUDB:status_3\[92] = \PWM_2s:PWMUDB:fifo_full\[111]
Removing Rhs of wire \PWM_2s:PWMUDB:status_1\[94] = \PWM_2s:PWMUDB:cmp2_status_reg\[103]
Removing Rhs of wire \PWM_2s:PWMUDB:status_0\[95] = \PWM_2s:PWMUDB:cmp1_status_reg\[102]
Removing Lhs of wire \PWM_2s:PWMUDB:cmp2_status\[100] = zero[2]
Removing Lhs of wire \PWM_2s:PWMUDB:cmp2\[101] = zero[2]
Removing Lhs of wire \PWM_2s:PWMUDB:cmp1_status_reg\\R\[105] = zero[2]
Removing Lhs of wire \PWM_2s:PWMUDB:cmp1_status_reg\\S\[106] = zero[2]
Removing Lhs of wire \PWM_2s:PWMUDB:cmp2_status_reg\\R\[107] = zero[2]
Removing Lhs of wire \PWM_2s:PWMUDB:cmp2_status_reg\\S\[108] = zero[2]
Removing Lhs of wire \PWM_2s:PWMUDB:final_kill_reg\\R\[109] = zero[2]
Removing Lhs of wire \PWM_2s:PWMUDB:final_kill_reg\\S\[110] = zero[2]
Removing Lhs of wire \PWM_2s:PWMUDB:cs_addr_2\[112] = \PWM_2s:PWMUDB:tc_i\[62]
Removing Lhs of wire \PWM_2s:PWMUDB:cs_addr_1\[113] = \PWM_2s:PWMUDB:runmode_enable\[61]
Removing Lhs of wire \PWM_2s:PWMUDB:cs_addr_0\[114] = zero[2]
Removing Lhs of wire \PWM_2s:PWMUDB:pwm1_i\[200] = zero[2]
Removing Lhs of wire \PWM_2s:PWMUDB:pwm2_i\[202] = zero[2]
Removing Rhs of wire Net_1103[205] = \PWM_2s:PWMUDB:pwm_i_reg\[197]
Removing Lhs of wire \PWM_2s:PWMUDB:pwm_temp\[208] = \PWM_2s:PWMUDB:cmp1\[98]
Removing Lhs of wire \PWM_2s:PWMUDB:MODULE_1:g2:a0:a_23\[249] = zero[2]
Removing Lhs of wire \PWM_2s:PWMUDB:MODULE_1:g2:a0:a_22\[250] = zero[2]
Removing Lhs of wire \PWM_2s:PWMUDB:MODULE_1:g2:a0:a_21\[251] = zero[2]
Removing Lhs of wire \PWM_2s:PWMUDB:MODULE_1:g2:a0:a_20\[252] = zero[2]
Removing Lhs of wire \PWM_2s:PWMUDB:MODULE_1:g2:a0:a_19\[253] = zero[2]
Removing Lhs of wire \PWM_2s:PWMUDB:MODULE_1:g2:a0:a_18\[254] = zero[2]
Removing Lhs of wire \PWM_2s:PWMUDB:MODULE_1:g2:a0:a_17\[255] = zero[2]
Removing Lhs of wire \PWM_2s:PWMUDB:MODULE_1:g2:a0:a_16\[256] = zero[2]
Removing Lhs of wire \PWM_2s:PWMUDB:MODULE_1:g2:a0:a_15\[257] = zero[2]
Removing Lhs of wire \PWM_2s:PWMUDB:MODULE_1:g2:a0:a_14\[258] = zero[2]
Removing Lhs of wire \PWM_2s:PWMUDB:MODULE_1:g2:a0:a_13\[259] = zero[2]
Removing Lhs of wire \PWM_2s:PWMUDB:MODULE_1:g2:a0:a_12\[260] = zero[2]
Removing Lhs of wire \PWM_2s:PWMUDB:MODULE_1:g2:a0:a_11\[261] = zero[2]
Removing Lhs of wire \PWM_2s:PWMUDB:MODULE_1:g2:a0:a_10\[262] = zero[2]
Removing Lhs of wire \PWM_2s:PWMUDB:MODULE_1:g2:a0:a_9\[263] = zero[2]
Removing Lhs of wire \PWM_2s:PWMUDB:MODULE_1:g2:a0:a_8\[264] = zero[2]
Removing Lhs of wire \PWM_2s:PWMUDB:MODULE_1:g2:a0:a_7\[265] = zero[2]
Removing Lhs of wire \PWM_2s:PWMUDB:MODULE_1:g2:a0:a_6\[266] = zero[2]
Removing Lhs of wire \PWM_2s:PWMUDB:MODULE_1:g2:a0:a_5\[267] = zero[2]
Removing Lhs of wire \PWM_2s:PWMUDB:MODULE_1:g2:a0:a_4\[268] = zero[2]
Removing Lhs of wire \PWM_2s:PWMUDB:MODULE_1:g2:a0:a_3\[269] = zero[2]
Removing Lhs of wire \PWM_2s:PWMUDB:MODULE_1:g2:a0:a_2\[270] = zero[2]
Removing Lhs of wire \PWM_2s:PWMUDB:MODULE_1:g2:a0:a_1\[271] = \PWM_2s:PWMUDB:MODIN1_1\[272]
Removing Lhs of wire \PWM_2s:PWMUDB:MODIN1_1\[272] = \PWM_2s:PWMUDB:dith_count_1\[79]
Removing Lhs of wire \PWM_2s:PWMUDB:MODULE_1:g2:a0:a_0\[273] = \PWM_2s:PWMUDB:MODIN1_0\[274]
Removing Lhs of wire \PWM_2s:PWMUDB:MODIN1_0\[274] = \PWM_2s:PWMUDB:dith_count_0\[81]
Removing Lhs of wire \PWM_2s:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[406] = tmpOE__Frequency_Input_net_0[1]
Removing Lhs of wire \PWM_2s:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[407] = tmpOE__Frequency_Input_net_0[1]
Removing Lhs of wire Net_2016[414] = zero[2]
Removing Lhs of wire tmpOE__Pin_1_net_0[417] = tmpOE__Frequency_Input_net_0[1]
Removing Rhs of wire Capture[418] = cydff_1[482]
Removing Lhs of wire \Input_Signal_Counter2:Net_81\[424] = Sample_Clock[437]
Removing Lhs of wire \Input_Signal_Counter2:Net_75\[425] = Capture[418]
Removing Lhs of wire \Input_Signal_Counter2:Net_69\[426] = Net_2790[436]
Removing Lhs of wire \Input_Signal_Counter2:Net_66\[427] = Capture[418]
Removing Lhs of wire \Input_Signal_Counter2:Net_82\[428] = zero[2]
Removing Lhs of wire \Input_Signal_Counter2:Net_72\[429] = zero[2]
Removing Lhs of wire \Input_Signal_Counter1:Net_81\[440] = Sample_Clock[437]
Removing Lhs of wire \Input_Signal_Counter1:Net_75\[441] = Capture[418]
Removing Lhs of wire \Input_Signal_Counter1:Net_69\[442] = Enable[3]
Removing Lhs of wire \Input_Signal_Counter1:Net_66\[443] = Capture[418]
Removing Lhs of wire \Input_Signal_Counter1:Net_82\[444] = zero[2]
Removing Lhs of wire \Input_Signal_Counter1:Net_72\[445] = zero[2]
Removing Lhs of wire \Ref_Clock_Counter1:Net_81\[454] = Sample_Clock[437]
Removing Lhs of wire \Ref_Clock_Counter1:Net_75\[455] = Capture[418]
Removing Lhs of wire \Ref_Clock_Counter1:Net_69\[456] = Ref_Clock[466]
Removing Lhs of wire \Ref_Clock_Counter1:Net_66\[457] = Capture[418]
Removing Lhs of wire \Ref_Clock_Counter1:Net_82\[458] = zero[2]
Removing Lhs of wire \Ref_Clock_Counter1:Net_72\[459] = zero[2]
Removing Rhs of wire Ref_Clock[466] = cy_tff_1[481]
Removing Lhs of wire \Ref_Clock_Counter2:Net_81\[468] = Sample_Clock[437]
Removing Lhs of wire \Ref_Clock_Counter2:Net_75\[469] = Capture[418]
Removing Lhs of wire \Ref_Clock_Counter2:Net_69\[470] = Net_3795[461]
Removing Lhs of wire \Ref_Clock_Counter2:Net_66\[471] = Capture[418]
Removing Lhs of wire \Ref_Clock_Counter2:Net_82\[472] = zero[2]
Removing Lhs of wire \Ref_Clock_Counter2:Net_72\[473] = zero[2]
Removing Lhs of wire Net_6187[480] = tmpOE__Frequency_Input_net_0[1]
Removing Lhs of wire \UART:Net_459\[485] = zero[2]
Removing Lhs of wire \UART:Net_652\[486] = zero[2]
Removing Lhs of wire \UART:Net_452\[487] = zero[2]
Removing Lhs of wire \UART:Net_676\[488] = zero[2]
Removing Lhs of wire \UART:Net_245\[489] = zero[2]
Removing Lhs of wire \UART:Net_416\[490] = zero[2]
Removing Lhs of wire \UART:Net_654\[491] = zero[2]
Removing Lhs of wire \UART:SCBclock\[494] = \UART:Net_847\[484]
Removing Lhs of wire \UART:Net_653\[495] = zero[2]
Removing Lhs of wire \UART:Net_909\[496] = zero[2]
Removing Lhs of wire \UART:Net_663\[497] = zero[2]
Removing Lhs of wire \UART:tmpOE__tx_net_0\[499] = tmpOE__Frequency_Input_net_0[1]
Removing Lhs of wire \UART:Net_739\[507] = zero[2]
Removing Lhs of wire \UART:Net_747\[508] = zero[2]
Removing Rhs of wire \PRS_1:ctrl_enable\[532] = \PRS_1:control_0\[533]
Removing Rhs of wire \PRS_1:compare_type0\[534] = \PRS_1:control_1\[535]
Removing Rhs of wire \PRS_1:compare_type1\[536] = \PRS_1:control_2\[537]
Removing Lhs of wire Net_22[548] = tmpOE__Frequency_Input_net_0[1]
Removing Lhs of wire Net_23[552] = zero[2]
Removing Lhs of wire \PRS_1:cs_addr_2\[553] = zero[2]
Removing Lhs of wire \PRS_1:cs_addr_1\[554] = \PRS_1:reset_reg\[551]
Removing Lhs of wire \PRS_1:cs_addr_0\[555] = tmpOE__Frequency_Input_net_0[1]
Removing Lhs of wire Net_24[565] = zero[2]
Removing Lhs of wire tmpOE__Pin_2_net_0[606] = tmpOE__Frequency_Input_net_0[1]
Removing Lhs of wire tmpOE__Test_Signal_net_0[640] = tmpOE__Frequency_Input_net_0[1]
Removing Rhs of wire Net_6205[641] = cy_tff_2[649]
Removing Lhs of wire Net_6203[648] = tmpOE__Frequency_Input_net_0[1]
Removing Lhs of wire tmpOE__Buffer_Pos_net_0[663] = tmpOE__Frequency_Input_net_0[1]
Removing Lhs of wire tmpOE__Buffer_Out_net_0[669] = tmpOE__Frequency_Input_net_0[1]
Removing Rhs of wire \PRS_2:ctrl_enable\[676] = \PRS_2:control_0\[677]
Removing Rhs of wire \PRS_2:compare_type0\[678] = \PRS_2:control_1\[679]
Removing Rhs of wire \PRS_2:compare_type1\[680] = \PRS_2:control_2\[681]
Removing Lhs of wire \PRS_2:cs_addr_2\[694] = zero[2]
Removing Lhs of wire \PRS_2:cs_addr_1\[695] = \PRS_2:reset_reg\[693]
Removing Lhs of wire \PRS_2:cs_addr_0\[696] = tmpOE__Frequency_Input_net_0[1]
Removing Lhs of wire tmpOE__RED_net_0[738] = tmpOE__Frequency_Input_net_0[1]
Removing Lhs of wire tmpOE__GREEN_net_0[744] = tmpOE__Frequency_Input_net_0[1]
Removing Lhs of wire tmpOE__BLUE_net_0[750] = tmpOE__Frequency_Input_net_0[1]
Removing Lhs of wire \PWM_2s:PWMUDB:prevCapture\\D\[756] = zero[2]
Removing Lhs of wire \PWM_2s:PWMUDB:trig_last\\D\[757] = Enable[3]
Removing Lhs of wire \PWM_2s:PWMUDB:prevCompare1\\D\[763] = \PWM_2s:PWMUDB:cmp1\[98]
Removing Lhs of wire \PWM_2s:PWMUDB:cmp1_status_reg\\D\[764] = \PWM_2s:PWMUDB:cmp1_status\[99]
Removing Lhs of wire \PWM_2s:PWMUDB:cmp2_status_reg\\D\[765] = zero[2]
Removing Lhs of wire \PWM_2s:PWMUDB:pwm_i_reg\\D\[767] = \PWM_2s:PWMUDB:pwm_i\[198]
Removing Lhs of wire \PWM_2s:PWMUDB:pwm1_i_reg\\D\[768] = zero[2]
Removing Lhs of wire \PWM_2s:PWMUDB:pwm2_i_reg\\D\[769] = zero[2]
Removing Lhs of wire \PWM_2s:PWMUDB:tc_i_reg\\D\[770] = \PWM_2s:PWMUDB:status_2\[93]
Removing Lhs of wire cydff_1D[772] = Net_1103[205]
Removing Lhs of wire \PRS_1:reset_reg\\D\[774] = zero[2]
Removing Lhs of wire \PRS_2:reset_reg\\D\[779] = zero[2]

------------------------------------------------------
Aliased 0 equations, 156 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__Frequency_Input_net_0' (cost = 0):
tmpOE__Frequency_Input_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2s:PWMUDB:trig_rise\' (cost = 1):
\PWM_2s:PWMUDB:trig_rise\ <= ((not \PWM_2s:PWMUDB:trig_last\ and Enable));

Note:  Expanding virtual equation for '\PWM_2s:PWMUDB:compare1\' (cost = 0):
\PWM_2s:PWMUDB:compare1\ <= (not \PWM_2s:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_2s:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_2s:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_2s:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_2s:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\PWM_2s:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \PWM_2s:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_2s:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_2s:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2s:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_2s:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2s:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_2s:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_2s:PWMUDB:dith_count_1\ and \PWM_2s:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PRS_1:Pd0a\' (cost = 2):
\PRS_1:Pd0a\ <= ((not \PRS_1:compare_type0\ and \PRS_1:cl0\)
	OR (not \PRS_1:compare_type0\ and \PRS_1:ce0\));

Note:  Expanding virtual equation for '\PRS_1:Pd0b\' (cost = 1):
\PRS_1:Pd0b\ <= ((not \PRS_1:cl0\ and \PRS_1:compare_type0\));

Note:  Expanding virtual equation for '\PRS_1:Pd1a\' (cost = 2):
\PRS_1:Pd1a\ <= ((not \PRS_1:compare_type1\ and \PRS_1:cl1\)
	OR (not \PRS_1:compare_type1\ and \PRS_1:ce1\));

Note:  Expanding virtual equation for '\PRS_1:Pd1b\' (cost = 1):
\PRS_1:Pd1b\ <= ((not \PRS_1:cl1\ and \PRS_1:compare_type1\));

Note:  Expanding virtual equation for '\PRS_2:Pd0a\' (cost = 2):
\PRS_2:Pd0a\ <= ((not \PRS_2:compare_type0\ and \PRS_2:cl0\)
	OR (not \PRS_2:compare_type0\ and \PRS_2:ce0\));

Note:  Expanding virtual equation for '\PRS_2:Pd0b\' (cost = 1):
\PRS_2:Pd0b\ <= ((not \PRS_2:cl0\ and \PRS_2:compare_type0\));

Note:  Expanding virtual equation for '\PRS_2:Pd1a\' (cost = 2):
\PRS_2:Pd1a\ <= ((not \PRS_2:compare_type1\ and \PRS_2:cl1\)
	OR (not \PRS_2:compare_type1\ and \PRS_2:ce1\));

Note:  Expanding virtual equation for '\PRS_2:Pd1b\' (cost = 1):
\PRS_2:Pd1b\ <= ((not \PRS_2:cl1\ and \PRS_2:compare_type1\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\PWM_2s:PWMUDB:cmp1\' (cost = 0):
\PWM_2s:PWMUDB:cmp1\ <= (not \PWM_2s:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_2s:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\PWM_2s:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \PWM_2s:PWMUDB:dith_count_0\ and \PWM_2s:PWMUDB:dith_count_1\)
	OR (not \PWM_2s:PWMUDB:dith_count_1\ and \PWM_2s:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_2s:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_2s:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2s:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_2s:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2s:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_2s:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\PWM_2s:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_2s:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2s:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_2s:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2s:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_2s:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM_2s:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_2s:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2s:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_2s:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2s:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_2s:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM_2s:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_2s:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2s:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_2s:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2s:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_2s:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM_2s:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_2s:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2s:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_2s:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2s:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_2s:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM_2s:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_2s:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2s:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_2s:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 36 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \PWM_2s:PWMUDB:final_capture\ to zero
Aliasing \PWM_2s:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_2s:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_2s:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_2s:PWMUDB:min_kill_reg\\D\ to tmpOE__Frequency_Input_net_0
Aliasing \PWM_2s:PWMUDB:ltch_kill_reg\\D\ to tmpOE__Frequency_Input_net_0
Aliasing \PWM_2s:PWMUDB:final_kill_reg\\D\ to zero
Removing Lhs of wire \PWM_2s:PWMUDB:final_capture\[116] = zero[2]
Removing Lhs of wire \PWM_2s:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[377] = zero[2]
Removing Lhs of wire \PWM_2s:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[387] = zero[2]
Removing Lhs of wire \PWM_2s:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[397] = zero[2]
Removing Lhs of wire \PWM_2s:PWMUDB:min_kill_reg\\D\[755] = tmpOE__Frequency_Input_net_0[1]
Removing Lhs of wire \PWM_2s:PWMUDB:ltch_kill_reg\\D\[760] = tmpOE__Frequency_Input_net_0[1]
Removing Lhs of wire \PWM_2s:PWMUDB:final_kill_reg\\D\[766] = zero[2]
Removing Lhs of wire \PRS_1:enable_final_reg\\D\[773] = \PRS_1:ctrl_enable\[532]
Removing Lhs of wire \PRS_2:enable_final_reg\\D\[778] = \PRS_2:ctrl_enable\[676]

------------------------------------------------------
Aliased 0 equations, 9 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\Admin\Desktop\GitHub\ECEG-721-Lab-5\Lab 5\Frequency_Measurement_Using_PSoC4_BLE\Frequency_Measurement_Using_PSoC4_BLE.cydsn\Frequency_Measurement_Using_PSoC4_BLE.cyprj" -dcpsoc3 Frequency_Measurement_Using_PSoC4_BLE.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.808ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.1.0.2288, Family: PSoC3, Started at: Tuesday, 06 December 2016 00:27:40
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Admin\Desktop\GitHub\ECEG-721-Lab-5\Lab 5\Frequency_Measurement_Using_PSoC4_BLE\Frequency_Measurement_Using_PSoC4_BLE.cydsn\Frequency_Measurement_Using_PSoC4_BLE.cyprj -d CY8C4247LQI-BL483 Frequency_Measurement_Using_PSoC4_BLE.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.021ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM_2s:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_2s:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_2s:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \PRS_1:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \PRS_2:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_2s:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_2s:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_2s:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_2s:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_2s:PWMUDB:pwm2_i_reg\ from registered to combinatorial
Assigning clock Sample_Clock_1 to clock LFCLK because it is a pass-through
Assigning clock BLE_LFCLK to clock LFCLK because it is a pass-through

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_5'. Fanout=1, Signal=Net_6185_digital
    Fixed Function Clock 7: Automatic-assigning  clock 'Clock_1'. Signal=Sample_Clock_ff7
    Fixed Function Clock 8: Automatic-assigning  clock 'Clock_1'. Signal=Sample_Clock_ff8
    Fixed Function Clock 9: Automatic-assigning  clock 'Clock_1'. Signal=Sample_Clock_ff9
    Fixed Function Clock 10: Automatic-assigning  clock 'Clock_1'. Signal=Sample_Clock_ff10
    Digital Clock 1: Automatic-assigning  clock 'PRS_Clock'. Fanout=4, Signal=Net_21_digital
    Fixed Function Clock 1: Automatic-assigning  clock 'UART_SCBCLK'. Signal=\UART:Net_847_ff1\
    Digital Clock 2: Automatic-assigning  clock 'Clock_2'. Fanout=1, Signal=Net_6204_digital
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \PRS_1:ClkSync\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_1 was determined to be a global clock that is synchronous to HFCLK
        EnableIn: \PRS_1:enable_final_reg\:macrocell.q was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_1, EnableOut: \PRS_1:enable_final_reg\:macrocell.q
    UDB Clk/Enable \PRS_1:CtlClkSync\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_1 was determined to be a global clock that is synchronous to HFCLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_1, EnableOut: Constant 1
    UDB Clk/Enable \PRS_2:ClkSync\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_1 was determined to be a global clock that is synchronous to HFCLK
        EnableIn: \PRS_2:enable_final_reg\:macrocell.q was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_1, EnableOut: \PRS_2:enable_final_reg\:macrocell.q
    UDB Clk/Enable \PRS_2:CtlClkSync\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_1 was determined to be a global clock that is synchronous to HFCLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_1, EnableOut: Constant 1
    UDB Clk/Enable \PWM_2s:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: LFCLK was determined to be a routed clock that is asynchronous
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: HFCLK, EnableOut: ClockBlock_LFCLK__SYNC:synccell.out
</CYPRESSTAG>
<CYPRESSTAG name="UDB Routed Clock Assignment">
    Routed Clock: Frequency_Input(0):iocell.fb
        Effective Clock: HFCLK
        Enable Signal: Frequency_Input(0):iocell.fb
</CYPRESSTAG>
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing unused cells resulting from optimization
Done removing unused cells.
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = BLUE(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => BLUE(0)__PA ,
            input => Net_6212 ,
            pad => BLUE(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Buffer_Out(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Buffer_Out(0)__PA ,
            analog_term => \Opamp_1:Net_9\ ,
            pad => Buffer_Out(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Buffer_Pos(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Buffer_Pos(0)__PA ,
            analog_term => Net_1516 ,
            pad => Buffer_Pos(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Comp_NegInput(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Comp_NegInput(0)__PA ,
            analog_term => \Comparator:Net_9\ ,
            pad => Comp_NegInput(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Comp_Out(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Comp_Out(0)__PA ,
            analog_term => Net_1487 ,
            pad => Comp_Out(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Comp_PosInput(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Comp_PosInput(0)__PA ,
            analog_term => Net_1033 ,
            pad => Comp_PosInput(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Frequency_Input(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Frequency_Input(0)__PA ,
            fb => Enable ,
            pad => Frequency_Input(0)_PAD );
        Properties:
        {
        }

    Pin : Name = GREEN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => GREEN(0)__PA ,
            input => Net_6209 ,
            pad => GREEN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_1(0)__PA ,
            input => Capture ,
            pad => Pin_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_2(0)__PA ,
            input => Net_1103 ,
            pad => Pin_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => RED(0)__PA ,
            input => Net_6208 ,
            pad => RED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Test_Signal(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Test_Signal(0)__PA ,
            input => Net_6205 ,
            pad => Test_Signal(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \UART:tx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, SCB_UART_TX
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \UART:tx(0)\__PA ,
            input => \UART:Net_656\ ,
            pad => \UART:tx(0)_PAD\ );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Capture, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_HFCLK) => Global
            Clock Enable: PosEdge(Enable)
        Main Equation            : 1 pterm
        (
              Net_1103
        );
        Output = Capture (fanout=9)

    MacroCell: Name=Net_1103, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_HFCLK) => Global
            Clock Enable: PosEdge(ClockBlock_LFCLK__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              \PWM_2s:PWMUDB:runmode_enable\ * !\PWM_2s:PWMUDB:cmp1_less\
        );
        Output = Net_1103 (fanout=2)

    MacroCell: Name=Net_6205, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_6204_digital) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = Net_6205 (fanout=1)

    MacroCell: Name=Net_6208, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_21_digital) => Global
            Clock Enable: PosEdge(\PRS_1:enable_final_reg\)
        Main Equation            : 2 pterms
        !(
              !\PRS_1:compare_type0\ * !\PRS_1:ce0\ * !\PRS_1:cl0\
            + \PRS_1:compare_type0\ * \PRS_1:cl0\
        );
        Output = Net_6208 (fanout=1)

    MacroCell: Name=Net_6209, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_21_digital) => Global
            Clock Enable: PosEdge(\PRS_1:enable_final_reg\)
        Main Equation            : 2 pterms
        !(
              !\PRS_1:compare_type1\ * !\PRS_1:ce1\ * !\PRS_1:cl1\
            + \PRS_1:compare_type1\ * \PRS_1:cl1\
        );
        Output = Net_6209 (fanout=1)

    MacroCell: Name=Net_6212, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_21_digital) => Global
            Clock Enable: PosEdge(\PRS_2:enable_final_reg\)
        Main Equation            : 2 pterms
        !(
              !\PRS_2:compare_type0\ * !\PRS_2:ce0\ * !\PRS_2:cl0\
            + \PRS_2:compare_type0\ * \PRS_2:cl0\
        );
        Output = Net_6212 (fanout=1)

    MacroCell: Name=Ref_Clock, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_6185_digital) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = Ref_Clock (fanout=1)

    MacroCell: Name=\PRS_1:enable_final_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_21_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PRS_1:ctrl_enable\
        );
        Output = \PRS_1:enable_final_reg\ (fanout=3)

    MacroCell: Name=\PRS_2:enable_final_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_21_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PRS_2:ctrl_enable\
        );
        Output = \PRS_2:enable_final_reg\ (fanout=2)

    MacroCell: Name=\PWM_2s:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_HFCLK) => Global
            Clock Enable: PosEdge(ClockBlock_LFCLK__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              !\PWM_2s:PWMUDB:cmp1_less\
        );
        Output = \PWM_2s:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_2s:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_HFCLK) => Global
            Clock Enable: PosEdge(ClockBlock_LFCLK__SYNC_OUT)
        Main Equation            : 2 pterms
        (
              Enable * \PWM_2s:PWMUDB:control_7\ * !\PWM_2s:PWMUDB:trig_last\
            + \PWM_2s:PWMUDB:control_7\ * \PWM_2s:PWMUDB:runmode_enable\ * 
              !\PWM_2s:PWMUDB:tc_i\
        );
        Output = \PWM_2s:PWMUDB:runmode_enable\ (fanout=5)

    MacroCell: Name=\PWM_2s:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_HFCLK) => Global
            Clock Enable: PosEdge(ClockBlock_LFCLK__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              !\PWM_2s:PWMUDB:prevCompare1\ * !\PWM_2s:PWMUDB:cmp1_less\
        );
        Output = \PWM_2s:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\PWM_2s:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_2s:PWMUDB:runmode_enable\ * \PWM_2s:PWMUDB:tc_i\
        );
        Output = \PWM_2s:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\PWM_2s:PWMUDB:trig_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_HFCLK) => Global
            Clock Enable: PosEdge(ClockBlock_LFCLK__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              Enable
        );
        Output = \PWM_2s:PWMUDB:trig_last\ (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=2)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\PRS_1:sC8:PrISMdp:u0\
        PORT MAP (
            clock => Net_21_digital ,
            cs_addr_0 => __ONE__ ,
            ce0_comb => \PRS_1:ce0\ ,
            cl0_comb => \PRS_1:cl0\ ,
            ce1_comb => \PRS_1:ce1\ ,
            cl1_comb => \PRS_1:cl1\ ,
            clk_en => \PRS_1:enable_final_reg\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000101011010100100000000000110000000000000011000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111001000000000001000000000111100000000000000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\PRS_1:enable_final_reg\)

    datapathcell: Name =\PRS_2:sC8:PrISMdp:u0\
        PORT MAP (
            clock => Net_21_digital ,
            cs_addr_0 => __ONE__ ,
            ce0_comb => \PRS_2:ce0\ ,
            cl0_comb => \PRS_2:cl0\ ,
            ce1_comb => \PRS_2:ce1\ ,
            cl1_comb => \PRS_2:cl1\ ,
            clk_en => \PRS_2:enable_final_reg\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000101011010100100000000000110000000000000011000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111001000000000001000000000111100000000000000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\PRS_2:enable_final_reg\)

    datapathcell: Name =\PWM_2s:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => ClockBlock_HFCLK ,
            cs_addr_2 => \PWM_2s:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_2s:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_2s:PWMUDB:sP16:pwmdp:carry\ ,
            clk_en => ClockBlock_LFCLK__SYNC_OUT );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(ClockBlock_LFCLK__SYNC_OUT)
        Next in chain : \PWM_2s:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_2s:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => ClockBlock_HFCLK ,
            cs_addr_2 => \PWM_2s:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_2s:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_2s:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_2s:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_2s:PWMUDB:status_3\ ,
            chain_in => \PWM_2s:PWMUDB:sP16:pwmdp:carry\ ,
            clk_en => ClockBlock_LFCLK__SYNC_OUT );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(ClockBlock_LFCLK__SYNC_OUT)
        Previous in chain : \PWM_2s:PWMUDB:sP16:pwmdp:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\PWM_2s:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => ClockBlock_HFCLK ,
            status_3 => \PWM_2s:PWMUDB:status_3\ ,
            status_2 => \PWM_2s:PWMUDB:status_2\ ,
            status_0 => \PWM_2s:PWMUDB:status_0\ ,
            interrupt => Net_2020 ,
            clk_en => ClockBlock_LFCLK__SYNC_OUT );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(ClockBlock_LFCLK__SYNC_OUT)
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =ClockBlock_LFCLK__SYNC
        PORT MAP (
            in => ClockBlock_LFCLK ,
            out => ClockBlock_LFCLK__SYNC_OUT ,
            clock => ClockBlock_HFCLK );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\PRS_1:SyncCtl:ControlReg\
        PORT MAP (
            clock => Net_21_digital ,
            control_7 => \PRS_1:control_7\ ,
            control_6 => \PRS_1:control_6\ ,
            control_5 => \PRS_1:control_5\ ,
            control_4 => \PRS_1:control_4\ ,
            control_3 => \PRS_1:control_3\ ,
            control_2 => \PRS_1:compare_type1\ ,
            control_1 => \PRS_1:compare_type0\ ,
            control_0 => \PRS_1:ctrl_enable\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PRS_2:SyncCtl:ControlReg\
        PORT MAP (
            clock => Net_21_digital ,
            control_7 => \PRS_2:control_7\ ,
            control_6 => \PRS_2:control_6\ ,
            control_5 => \PRS_2:control_5\ ,
            control_4 => \PRS_2:control_4\ ,
            control_3 => \PRS_2:control_3\ ,
            control_2 => \PRS_2:compare_type1\ ,
            control_1 => \PRS_2:compare_type0\ ,
            control_0 => \PRS_2:ctrl_enable\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_2s:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => ClockBlock_HFCLK ,
            control_7 => \PWM_2s:PWMUDB:control_7\ ,
            control_6 => \PWM_2s:PWMUDB:control_6\ ,
            control_5 => \PWM_2s:PWMUDB:control_5\ ,
            control_4 => \PWM_2s:PWMUDB:control_4\ ,
            control_3 => \PWM_2s:PWMUDB:control_3\ ,
            control_2 => \PWM_2s:PWMUDB:control_2\ ,
            control_1 => \PWM_2s:PWMUDB:control_1\ ,
            control_0 => \PWM_2s:PWMUDB:control_0\ ,
            clk_en => ClockBlock_LFCLK__SYNC_OUT );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(ClockBlock_LFCLK__SYNC_OUT)
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =Input_Sig_Ctr_ISR
        PORT MAP (
            interrupt => Net_3391 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =PWM_2s_ISR
        PORT MAP (
            interrupt => Net_2020 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =Ref_Clk_Ctr_ISR
        PORT MAP (
            interrupt => Net_3760 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\BLE:bless_isr\
        PORT MAP (
            interrupt => \BLE:Net_15\ );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital clock dividers        :    3 :    1 :    4 :  75.00%
Pins                          :   15 :   23 :   38 :  39.47%
UDB Macrocells                :   15 :   17 :   32 :  46.88%
UDB Unique Pterms             :   16 :   48 :   64 :  25.00%
UDB Total Pterms              :   16 :      :      : 
UDB Datapath Cells            :    4 :    0 :    4 : 100.00%
UDB Status Cells              :    2 :    2 :    4 :  50.00%
            StatusI Registers :    1 
                   Sync Cells :    1 (in 1 status cell)
UDB Control Cells             :    3 :    1 :    4 :  75.00%
            Control Registers :    3 
Interrupts                    :    4 :   28 :   32 :  12.50%
Comparator/Opamp Fixed Blocks :    2 :    2 :    4 :  50.00%
SAR Fixed Blocks              :    0 :    1 :    1 :   0.00%
CSD Fixed Blocks              :    0 :    1 :    1 :   0.00%
CapSense Blocks               :    0 :    1 :    1 :   0.00%
8-bit CapSense IDACs          :    0 :    1 :    1 :   0.00%
7-bit CapSense IDACs          :    0 :    1 :    1 :   0.00%
Temperature Sensors           :    0 :    1 :    1 :   0.00%
Low Power Comparators         :    0 :    2 :    2 :   0.00%
TCPWM Blocks                  :    4 :    0 :    4 : 100.00%
Serial Communication Blocks   :    1 :    1 :    2 :  50.00%
Segment LCD Blocks            :    0 :    1 :    1 :   0.00%
Bluetooth Low Energy Blocks   :    1 :    0 :    1 : 100.00%
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.103ms
Tech mapping phase: Elapsed time ==> 0s.115ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="Analog Placement">
Elapsed time ==> 0.0094271s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 0s.041ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=1 Elapsed=0.0023784 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.003ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_1033 {
    p2_5
    PASS0_CTB0_A13
    PASS0_CTB0_oa1_vplus
  }
  Net: Net_1487 {
    p2_3
  }
  Net: Net_1516 {
    p2_0
    PASS0_CTB0_A20
    PASS0_CTB0_oa0_vplus
  }
  Net: \Comparator:Net_9\ {
    p2_4
    PASS0_CTB0_A22
    PASS0_CTB0_oa1_vminus
  }
  Net: \Opamp_1:Net_9\ {
    p2_2
    PASS0_CTB0_D81
    PASS0_CTB0_oa0_vout1
    PASS0_CTB0_A81
    PASS0_CTB0_oa0_vminus
  }
}
Map of item to net {
  p2_5                                             -> Net_1033
  PASS0_CTB0_A13                                   -> Net_1033
  PASS0_CTB0_oa1_vplus                             -> Net_1033
  p2_3                                             -> Net_1487
  p2_0                                             -> Net_1516
  PASS0_CTB0_A20                                   -> Net_1516
  PASS0_CTB0_oa0_vplus                             -> Net_1516
  p2_4                                             -> \Comparator:Net_9\
  PASS0_CTB0_A22                                   -> \Comparator:Net_9\
  PASS0_CTB0_oa1_vminus                            -> \Comparator:Net_9\
  p2_2                                             -> \Opamp_1:Net_9\
  PASS0_CTB0_D81                                   -> \Opamp_1:Net_9\
  PASS0_CTB0_oa0_vout1                             -> \Opamp_1:Net_9\
  PASS0_CTB0_A81                                   -> \Opamp_1:Net_9\
  PASS0_CTB0_oa0_vminus                            -> \Opamp_1:Net_9\
}
Mux Info {
}
Analog Code Generation phase: Elapsed time ==> 0s.091ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.5 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    8 :    0 :    8 : 100.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            2.50
                   Pterms :            2.00
               Macrocells :            1.88
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.021ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.001ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 119, final cost is 119 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          4 :       4.75 :       3.75
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=4, #inputs=6, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\PWM_2s:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_HFCLK) => Global
            Clock Enable: PosEdge(ClockBlock_LFCLK__SYNC_OUT)
        Main Equation            : 2 pterms
        (
              Enable * \PWM_2s:PWMUDB:control_7\ * !\PWM_2s:PWMUDB:trig_last\
            + \PWM_2s:PWMUDB:control_7\ * \PWM_2s:PWMUDB:runmode_enable\ * 
              !\PWM_2s:PWMUDB:tc_i\
        );
        Output = \PWM_2s:PWMUDB:runmode_enable\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_2s:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_2s:PWMUDB:runmode_enable\ * \PWM_2s:PWMUDB:tc_i\
        );
        Output = \PWM_2s:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_2s:PWMUDB:trig_last\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_HFCLK) => Global
            Clock Enable: PosEdge(ClockBlock_LFCLK__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              Enable
        );
        Output = \PWM_2s:PWMUDB:trig_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_1103, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_HFCLK) => Global
            Clock Enable: PosEdge(ClockBlock_LFCLK__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              \PWM_2s:PWMUDB:runmode_enable\ * !\PWM_2s:PWMUDB:cmp1_less\
        );
        Output = Net_1103 (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\PWM_2s:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_HFCLK) => Global
            Clock Enable: PosEdge(ClockBlock_LFCLK__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              !\PWM_2s:PWMUDB:cmp1_less\
        );
        Output = \PWM_2s:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_2s:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_HFCLK) => Global
            Clock Enable: PosEdge(ClockBlock_LFCLK__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              !\PWM_2s:PWMUDB:prevCompare1\ * !\PWM_2s:PWMUDB:cmp1_less\
        );
        Output = \PWM_2s:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_2s:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => ClockBlock_HFCLK ,
        cs_addr_2 => \PWM_2s:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_2s:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_2s:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_2s:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_2s:PWMUDB:status_3\ ,
        chain_in => \PWM_2s:PWMUDB:sP16:pwmdp:carry\ ,
        clk_en => ClockBlock_LFCLK__SYNC_OUT );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(ClockBlock_LFCLK__SYNC_OUT)
    Previous in chain : \PWM_2s:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\PWM_2s:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => ClockBlock_HFCLK ,
        status_3 => \PWM_2s:PWMUDB:status_3\ ,
        status_2 => \PWM_2s:PWMUDB:status_2\ ,
        status_0 => \PWM_2s:PWMUDB:status_0\ ,
        interrupt => Net_2020 ,
        clk_en => ClockBlock_LFCLK__SYNC_OUT );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(ClockBlock_LFCLK__SYNC_OUT)

controlcell: Name =\PWM_2s:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => ClockBlock_HFCLK ,
        control_7 => \PWM_2s:PWMUDB:control_7\ ,
        control_6 => \PWM_2s:PWMUDB:control_6\ ,
        control_5 => \PWM_2s:PWMUDB:control_5\ ,
        control_4 => \PWM_2s:PWMUDB:control_4\ ,
        control_3 => \PWM_2s:PWMUDB:control_3\ ,
        control_2 => \PWM_2s:PWMUDB:control_2\ ,
        control_1 => \PWM_2s:PWMUDB:control_1\ ,
        control_0 => \PWM_2s:PWMUDB:control_0\ ,
        clk_en => ClockBlock_LFCLK__SYNC_OUT );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(ClockBlock_LFCLK__SYNC_OUT)

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]:     MacroCell: Name=Ref_Clock, Mode=(T-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_6185_digital) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = Ref_Clock (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,1)][LB=1] #macrocells=2, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_6208, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_21_digital) => Global
            Clock Enable: PosEdge(\PRS_1:enable_final_reg\)
        Main Equation            : 2 pterms
        !(
              !\PRS_1:compare_type0\ * !\PRS_1:ce0\ * !\PRS_1:cl0\
            + \PRS_1:compare_type0\ * \PRS_1:cl0\
        );
        Output = Net_6208 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_6209, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_21_digital) => Global
            Clock Enable: PosEdge(\PRS_1:enable_final_reg\)
        Main Equation            : 2 pterms
        !(
              !\PRS_1:compare_type1\ * !\PRS_1:ce1\ * !\PRS_1:cl1\
            + \PRS_1:compare_type1\ * \PRS_1:cl1\
        );
        Output = Net_6209 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PRS_1:sC8:PrISMdp:u0\
    PORT MAP (
        clock => Net_21_digital ,
        cs_addr_0 => __ONE__ ,
        ce0_comb => \PRS_1:ce0\ ,
        cl0_comb => \PRS_1:cl0\ ,
        ce1_comb => \PRS_1:ce1\ ,
        cl1_comb => \PRS_1:cl1\ ,
        clk_en => \PRS_1:enable_final_reg\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000101011010100100000000000110000000000000011000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111001000000000001000000000111100000000000000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\PRS_1:enable_final_reg\)

controlcell: Name =\PRS_1:SyncCtl:ControlReg\
    PORT MAP (
        clock => Net_21_digital ,
        control_7 => \PRS_1:control_7\ ,
        control_6 => \PRS_1:control_6\ ,
        control_5 => \PRS_1:control_5\ ,
        control_4 => \PRS_1:control_4\ ,
        control_3 => \PRS_1:control_3\ ,
        control_2 => \PRS_1:compare_type1\ ,
        control_1 => \PRS_1:compare_type0\ ,
        control_0 => \PRS_1:ctrl_enable\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=Capture, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_HFCLK) => Global
            Clock Enable: PosEdge(Enable)
        Main Equation            : 1 pterm
        (
              Net_1103
        );
        Output = Capture (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,0)][LB=1] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]:     MacroCell: Name=Net_6205, Mode=(T-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_6204_digital) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = Net_6205 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_2s:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => ClockBlock_HFCLK ,
        cs_addr_2 => \PWM_2s:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_2s:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_2s:PWMUDB:sP16:pwmdp:carry\ ,
        clk_en => ClockBlock_LFCLK__SYNC_OUT );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(ClockBlock_LFCLK__SYNC_OUT)
    Next in chain : \PWM_2s:PWMUDB:sP16:pwmdp:u1\

synccell: Name =ClockBlock_LFCLK__SYNC
    PORT MAP (
        in => ClockBlock_LFCLK ,
        out => ClockBlock_LFCLK__SYNC_OUT ,
        clock => ClockBlock_HFCLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_6212, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_21_digital) => Global
            Clock Enable: PosEdge(\PRS_2:enable_final_reg\)
        Main Equation            : 2 pterms
        !(
              !\PRS_2:compare_type0\ * !\PRS_2:ce0\ * !\PRS_2:cl0\
            + \PRS_2:compare_type0\ * \PRS_2:cl0\
        );
        Output = Net_6212 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,1)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\PRS_2:enable_final_reg\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_21_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PRS_2:ctrl_enable\
        );
        Output = \PRS_2:enable_final_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PRS_1:enable_final_reg\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_21_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PRS_1:ctrl_enable\
        );
        Output = \PRS_1:enable_final_reg\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PRS_2:sC8:PrISMdp:u0\
    PORT MAP (
        clock => Net_21_digital ,
        cs_addr_0 => __ONE__ ,
        ce0_comb => \PRS_2:ce0\ ,
        cl0_comb => \PRS_2:cl0\ ,
        ce1_comb => \PRS_2:ce1\ ,
        cl1_comb => \PRS_2:cl1\ ,
        clk_en => \PRS_2:enable_final_reg\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000101011010100100000000000110000000000000011000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111001000000000001000000000111100000000000000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\PRS_2:enable_final_reg\)

controlcell: Name =\PRS_2:SyncCtl:ControlReg\
    PORT MAP (
        clock => Net_21_digital ,
        control_7 => \PRS_2:control_7\ ,
        control_6 => \PRS_2:control_6\ ,
        control_5 => \PRS_2:control_5\ ,
        control_4 => \PRS_2:control_4\ ,
        control_3 => \PRS_2:control_3\ ,
        control_2 => \PRS_2:compare_type1\ ,
        control_1 => \PRS_2:compare_type0\ ,
        control_0 => \PRS_2:ctrl_enable\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr hod @ [IntrHod=(0)]: 
  Intr@ [IntrHod=(0)][IntrId=(1)] 
    interrupt: Name =PWM_2s_ISR
        PORT MAP (
            interrupt => Net_2020 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(12)] 
    interrupt: Name =\BLE:bless_isr\
        PORT MAP (
            interrupt => \BLE:Net_15\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(17)] 
    interrupt: Name =Ref_Clk_Ctr_ISR
        PORT MAP (
            interrupt => Net_3760 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(18)] 
    interrupt: Name =Input_Sig_Ctr_ISR
        PORT MAP (
            interrupt => Net_3391 );
        Properties:
        {
            int_type = "10"
        }
Port 0 is empty
Port 1 contains the following IO cells:
[IoId=1]: 
Pin : Name = Frequency_Input(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Frequency_Input(0)__PA ,
        fb => Enable ,
        pad => Frequency_Input(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Test_Signal(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Test_Signal(0)__PA ,
        input => Net_6205 ,
        pad => Test_Signal(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Pin_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_1(0)__PA ,
        input => Capture ,
        pad => Pin_1(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \UART:tx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, SCB_UART_TX
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \UART:tx(0)\__PA ,
        input => \UART:Net_656\ ,
        pad => \UART:tx(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Pin_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_2(0)__PA ,
        input => Net_1103 ,
        pad => Pin_2(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = Buffer_Pos(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Buffer_Pos(0)__PA ,
        analog_term => Net_1516 ,
        pad => Buffer_Pos(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Buffer_Out(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Buffer_Out(0)__PA ,
        analog_term => \Opamp_1:Net_9\ ,
        pad => Buffer_Out(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Comp_Out(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Comp_Out(0)__PA ,
        analog_term => Net_1487 ,
        pad => Comp_Out(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Comp_NegInput(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Comp_NegInput(0)__PA ,
        analog_term => \Comparator:Net_9\ ,
        pad => Comp_NegInput(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Comp_PosInput(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Comp_PosInput(0)__PA ,
        analog_term => Net_1033 ,
        pad => Comp_PosInput(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = RED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => RED(0)__PA ,
        input => Net_6208 ,
        pad => RED(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=6]: 
Pin : Name = GREEN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => GREEN(0)__PA ,
        input => Net_6209 ,
        pad => GREEN(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = BLUE(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => BLUE(0)__PA ,
        input => Net_6212 ,
        pad => BLUE(0)_PAD );
    Properties:
    {
    }

Port 4 is empty
Port 5 is empty
Port 6 is empty
Clock group 0: 
    M0S8 Clock Block @ [FFB(Clock,0)]: 
    m0s8clockblockcell: Name =ClockBlock
        PORT MAP (
            dsi_in_0 => ClockBlock_Routed1 ,
            eco => ClockBlock_ECO ,
            wco => ClockBlock_WCO ,
            lfclk => ClockBlock_LFCLK ,
            ilo => ClockBlock_ILO ,
            sysclk => ClockBlock_SYSCLK ,
            ext => ClockBlock_EXTCLK ,
            imo => ClockBlock_IMO ,
            hfclk => ClockBlock_HFCLK ,
            udb_div_0 => dclk_to_genclk ,
            ff_div_7 => Sample_Clock_ff7 ,
            ff_div_8 => Sample_Clock_ff8 ,
            ff_div_9 => Sample_Clock_ff9 ,
            ff_div_10 => Sample_Clock_ff10 ,
            udb_div_1 => dclk_to_genclk_1 ,
            ff_div_1 => \UART:Net_847_ff1\ ,
            udb_div_2 => dclk_to_genclk_2 );
        Properties:
        {
        }
PM group 0: empty
SPC group 0: empty
WDT group 0: empty
FSS group 0: empty
Low Power Comparator group 0: empty
Serial Communication Block group 0: 
    Scb Block @ [FFB(SCB,0)]: 
    m0s8scbcell: Name =\UART:SCB\
        PORT MAP (
            clock => \UART:Net_847_ff1\ ,
            interrupt => Net_1439 ,
            tx => \UART:Net_656\ ,
            rts => \UART:Net_751\ ,
            mosi_m => \UART:Net_660\ ,
            select_m_3 => \UART:ss_3\ ,
            select_m_2 => \UART:ss_2\ ,
            select_m_1 => \UART:ss_1\ ,
            select_m_0 => \UART:ss_0\ ,
            sclk_m => \UART:Net_687\ ,
            miso_s => \UART:Net_703\ ,
            tx_req => \UART:Net_823\ ,
            rx_req => \UART:Net_824\ );
        Properties:
        {
            cy_registers = ""
            scb_mode = 2
        }
CSD Fixed Block group 0: empty
8-bit CapSense IDAC group 0: empty
7-bit CapSense IDAC group 0: empty
TCPWM Block group 0: 
    Tcpwm Block @ [FFB(TCPWM,0)]: 
    m0s8tcpwmcell: Name =\Ref_Clock_Counter1:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Sample_Clock_ff9 ,
            capture => Capture ,
            count => Ref_Clock ,
            reload => Capture ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_3762 ,
            tr_overflow => Net_3795 ,
            tr_compare_match => Net_3763 ,
            line_out => Net_3764 ,
            line_out_compl => Net_3765 ,
            interrupt => Net_3760 );
        Properties:
        {
            cy_registers = ""
        }
    Tcpwm Block @ [FFB(TCPWM,1)]: 
    m0s8tcpwmcell: Name =\Input_Signal_Counter1:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Sample_Clock_ff7 ,
            capture => Capture ,
            count => Enable ,
            reload => Capture ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_3392 ,
            tr_overflow => Net_2790 ,
            tr_compare_match => Net_3393 ,
            line_out => Net_3394 ,
            line_out_compl => Net_3395 ,
            interrupt => Net_3391 );
        Properties:
        {
            cy_registers = ""
        }
    Tcpwm Block @ [FFB(TCPWM,2)]: 
    m0s8tcpwmcell: Name =\Input_Signal_Counter2:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Sample_Clock_ff8 ,
            capture => Capture ,
            count => Net_2790 ,
            reload => Capture ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_6172 ,
            tr_overflow => Net_6171 ,
            tr_compare_match => Net_6173 ,
            line_out => Net_6174 ,
            line_out_compl => Net_6175 ,
            interrupt => Net_6170 );
        Properties:
        {
            cy_registers = ""
        }
    Tcpwm Block @ [FFB(TCPWM,3)]: 
    m0s8tcpwmcell: Name =\Ref_Clock_Counter2:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Sample_Clock_ff10 ,
            capture => Capture ,
            count => Net_3795 ,
            reload => Capture ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_4184 ,
            tr_overflow => Net_4183 ,
            tr_compare_match => Net_4185 ,
            line_out => Net_4186 ,
            line_out_compl => Net_4187 ,
            interrupt => Net_4182 );
        Properties:
        {
            cy_registers = ""
        }
Comparator/Opamp Fixed Block group 0: 
    PSoC4 Comparator/Opamp Fixed Block @ [FFB(OA,0)]:
        p4abufcell: Name =\Opamp_1:cy_psoc4_abuf\
            PORT MAP (
                vplus => Net_1516 ,
                vminus => \Opamp_1:Net_9\ ,
                vout1 => \Opamp_1:Net_18\ ,
                vout10 => \Opamp_1:Net_9\ ,
                ctb_dsi_comp => \Opamp_1:Net_12\ );
            Properties:
            {
                cy_registers = ""
                deepsleep_available = 0
                has_resistor = 0
                needs_dsab = 0
            }
    PSoC4 Comparator/Opamp Fixed Block @ [FFB(OA,1)]:
        p4abufcell: Name =\Comparator:cy_psoc4_abuf\
            PORT MAP (
                vplus => Net_1033 ,
                vminus => \Comparator:Net_9\ ,
                vout1 => \Comparator:Net_18\ ,
                vout10 => Net_1487 ,
                ctb_dsi_comp => \Comparator:Net_12\ );
            Properties:
            {
                cy_registers = ""
                deepsleep_available = 0
                has_resistor = 0
                needs_dsab = 0
            }
Temperature Sensor group 0: empty
SAR Fixed Block group 0: empty
Segment LCD Block group 0: empty
CLK_GEN group 0: 
    M0S8 Clock Gen Block @ [FFB(CLK_GEN,0)]: 
    m0s8clockgenblockcell: Name =ClockGenBlock
        PORT MAP (
            gen_clk_out_0 => Net_6185_digital ,
            gen_clk_in_0 => dclk_to_genclk ,
            gen_clk_out_1 => Net_21_digital ,
            gen_clk_in_1 => dclk_to_genclk_1 ,
            gen_clk_out_2 => Net_6204_digital ,
            gen_clk_in_2 => dclk_to_genclk_2 );
        Properties:
        {
        }
LPCOMPBLOCK group 0: empty
CTBMBLOCK group 0: empty
ANAPUMP group 0: empty
Bluetooth Low Energy Block group 0: 
    P4 BLE Block @ [FFB(BLE,0)]: 
    p4blecell: Name =\BLE:cy_m0s8_ble\
        PORT MAP (
            interrupt => \BLE:Net_15\ );
        Properties:
        {
        }
GANGED_PICU group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                    | 
Port | Pin | Fixed |      Type |       Drive Mode |               Name | Connections
-----+-----+-------+-----------+------------------+--------------------+---------------------------
   1 |   1 |     * |      NONE |     HI_Z_DIGITAL | Frequency_Input(0) | FB(Enable)
     |   2 |     * |      NONE |         CMOS_OUT |     Test_Signal(0) | In(Net_6205)
     |   3 |     * |      NONE |         CMOS_OUT |           Pin_1(0) | In(Capture)
     |   5 |     * |      NONE |         CMOS_OUT |       \UART:tx(0)\ | In(\UART:Net_656\)
     |   7 |     * |      NONE |         CMOS_OUT |           Pin_2(0) | In(Net_1103)
-----+-----+-------+-----------+------------------+--------------------+---------------------------
   2 |   0 |     * |      NONE |      HI_Z_ANALOG |      Buffer_Pos(0) | Analog(Net_1516)
     |   2 |     * |      NONE |      HI_Z_ANALOG |      Buffer_Out(0) | Analog(\Opamp_1:Net_9\)
     |   3 |     * |      NONE |      HI_Z_ANALOG |        Comp_Out(0) | Analog(Net_1487)
     |   4 |     * |      NONE |      HI_Z_ANALOG |   Comp_NegInput(0) | Analog(\Comparator:Net_9\)
     |   5 |     * |      NONE |      HI_Z_ANALOG |   Comp_PosInput(0) | Analog(Net_1033)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |             RED(0) | In(Net_6208)
-----+-----+-------+-----------+------------------+--------------------+---------------------------
   3 |   6 |     * |      NONE |     HI_Z_DIGITAL |           GREEN(0) | In(Net_6209)
     |   7 |     * |      NONE |     HI_Z_DIGITAL |            BLUE(0) | In(Net_6212)
---------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.002ms
Digital Placement phase: Elapsed time ==> 0s.644ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 0s.456ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.101ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.026ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Frequency_Measurement_Using_PSoC4_BLE_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.194ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.137ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 1s.841ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 1s.866ms
API generation phase: Elapsed time ==> 0s.934ms
Dependency generation phase: Elapsed time ==> 0s.020ms
Cleanup phase: Elapsed time ==> 0s.000ms
