# Physical Design Implementation of 4-bit Full Adder Using Cadence
- This is a simple mini project in which I have implemented physical Design of a 4-bit Full Adder. The main objective behind this project is to get a good knowlwdge on Cadence Tool Suite. 
![Screenshot from 2023-04-28 09-58-45](https://user-images.githubusercontent.com/99958597/235218561-f4b14cb2-c1a0-46a2-85ce-047454d5fcc0.png)

- In this project, I have used various Cadence tools for the implementation of Physical Design and get familiar with the TCL and SDC commands. 

![Screenshot from 2023-04-28 10-23-20](https://user-images.githubusercontent.com/99958597/235219009-c020d30e-bd57-42ae-87b8-2511b2efcc78.png)

# Tools Used: 
- Cadence NC Launch - For Verilog Simulation 
- Cadence Genus - For Synthesis and Generation of Netlist. 
- Cadence Innovus - For Physical Design 
