{
 "builder": {
  "_logger": "hdl_checker.builders.msim",
  "_builtin_libraries": [
   {
    "name": "twentynm",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "altera_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "cyclonev_hssi_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "stratixv",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "fiftyfivenm",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "modelsim_lib",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "arriaii_hssi_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "synopsys",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "cyclonev_pcie_hip_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "maxv_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "cycloneive_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "cyclone10lp",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "arriaiigz_pcie_hip",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "arriaii_pcie_hip",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "stratixv_hssi",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "cycloneiv_pcie_hip",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "cycloneiv_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "arriaii_hssi",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "lpm_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "cyclone10lp_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "arriavgz",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "arriavgz_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "arriaii_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "altera_mf_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "altera",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "twentynm_hip",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "arriaiigz",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "cycloneiv",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "std_developerskit",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "stratixiv_hssi_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "cycloneiv_hssi",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "lpm",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "arriav_hssi_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "maxii_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "stratixv_pcie_hip_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "stratixiv_pcie_hip_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "arriav_pcie_hip_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "arriaiigz_pcie_hip_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "stratixiv_hssi",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "arriav_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "twentynm_hssi",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "220model_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "fiftyfivenm_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "arriavgz_hssi",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "std",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "arriavgz_hssi_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "vital2000",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "arriaii_pcie_hip_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "cycloneiv_hssi_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "twentynm_hip_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "twentynm_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "arriaii",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "220model",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "arriavgz_pcie_hip_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "cycloneiv_pcie_hip_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "stratixiv",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "cyclonev_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "altera_lnsim_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "cyclonev",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "altera_mf",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "twentynm_hssi_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "arriaiigz_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "stratixv_pcie_hip",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "sgate",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "arriavgz_pcie_hip",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "maxv",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "sgate_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "stratixv_hssi_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "altera_lnsim",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "sv_std",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "arriav",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "arriaiigz_hssi",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "stratixiv_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "arriaiigz_hssi_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "verilog",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "cycloneive",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "stratixv_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "ieee",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "maxii",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "stratixiv_pcie_hip",
    "case_sensitive": false,
    "__class__": "Identifier"
   }
  ],
  "_added_libraries": [
   {
    "name": "ieee_proposed",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "work",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "default_library",
    "case_sensitive": false,
    "__class__": "Identifier"
   }
  ],
  "_version": "2020.1",
  "_modelsim_ini": {
   "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/.hdl_checker/modelsim.ini",
   "__class__": "Path"
  },
  "_work_folder": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/.hdl_checker",
  "__class__": "MSim"
 },
 "config_file": [
  {
   "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/.hdl_checker.config",
   "__class__": "Path"
  },
  1619002515.8515892,
  "user"
 ],
 "database": {
  "sources": [
   {
    "path": {
     "name": "/home/yyunon/vhdl/2008/IEEE/numeric_std.vhdl",
     "__class__": "Path"
    },
    "mtime": 1616175458.4115338,
    "flags": {
     "source_specific": [
      "-2008"
     ],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/vhdl/2008/IEEE/numeric_std.vhdl",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        63,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/vhdl/2008/IEEE/numeric_std.vhdl",
       "__class__": "Path"
      },
      "name": {
       "name": "All",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "IEEE",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        67,
        25
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": [],
    "library": {
     "name": "ieee_proposed",
     "case_sensitive": false,
     "__class__": "Identifier"
    }
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/interconnect/BusWriteArbiterVec.vhd",
     "__class__": "Path"
    },
    "mtime": 1618325840.2837355,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/interconnect/BusWriteArbiterVec.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilInt_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/interconnect/BusWriteArbiterVec.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/interconnect/BusWriteArbiterVec.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/interconnect/BusWriteArbiterVec.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilMisc_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/interconnect/BusWriteArbiterVec.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Interconnect_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/interconnect/BusWriteArbiterVec.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        19,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/SumOp.vhd",
     "__class__": "Path"
    },
    "mtime": 1619281354.4619596,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/SumOp.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        26,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/SumOp.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        30,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/SumOp.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/SumOp.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/SumOp.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/parallel_patterns/ParallelPatterns_pkg.vhd",
     "__class__": "Path"
    },
    "mtime": 1619518863.2795238,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/parallel_patterns/ParallelPatterns_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/parallel_patterns/ParallelPatterns_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/parallel_patterns/ParallelPatterns_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        23,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/vhdl/2008/IEEE/float_pkg.vhdl",
     "__class__": "Path"
    },
    "mtime": 1616175458.4115338,
    "flags": {
     "source_specific": [
      "-2008"
     ],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/vhdl/2008/IEEE/float_pkg.vhdl",
       "__class__": "Path"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        50,
        28
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/vhdl/2008/IEEE/float_pkg.vhdl",
       "__class__": "Path"
      },
      "name": {
       "name": "fixed_float_types",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        45,
        28
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/vhdl/2008/IEEE/float_pkg.vhdl",
       "__class__": "Path"
      },
      "name": {
       "name": "float_generic_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        41,
        25
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": [],
    "library": {
     "name": "ieee_proposed",
     "case_sensitive": false,
     "__class__": "Identifier"
    }
   },
   {
    "path": {
     "name": "/home/yyunon/vhdl/2008/IEEE/contexts.vhdl",
     "__class__": "Path"
    },
    "mtime": 1616175458.4115338,
    "flags": {
     "source_specific": [
      "-2008"
     ],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/vhdl/2008/IEEE/contexts.vhdl",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        7,
        5
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/vhdl/2008/IEEE/contexts.vhdl",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_bit",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        5
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/vhdl/2008/IEEE/contexts.vhdl",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        8,
        5
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": [],
    "library": {
     "name": "ieee_proposed",
     "case_sensitive": false,
     "__class__": "Identifier"
    }
   },
   {
    "path": {
     "name": "/home/yyunon/vhdl/2008/IEEE/fixed_generic_pkg-body.vhdl",
     "__class__": "Path"
    },
    "mtime": 1616175458.4115338,
    "flags": {
     "source_specific": [
      "-2008"
     ],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/vhdl/2008/IEEE/fixed_generic_pkg-body.vhdl",
       "__class__": "Path"
      },
      "name": {
       "name": "fixed_generic_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        42,
        0
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/vhdl/2008/IEEE/fixed_generic_pkg-body.vhdl",
       "__class__": "Path"
      },
      "name": {
       "name": "math_real",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        40,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": [],
    "library": {
     "name": "ieee_proposed",
     "case_sensitive": false,
     "__class__": "Identifier"
    }
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/interconnect/BusReadArbiterVec.vhd",
     "__class__": "Path"
    },
    "mtime": 1618325840.2837355,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/interconnect/BusReadArbiterVec.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Interconnect_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/interconnect/BusReadArbiterVec.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        19,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/interconnect/BusReadArbiterVec.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilMisc_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/interconnect/BusReadArbiterVec.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilInt_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/interconnect/BusReadArbiterVec.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/interconnect/BusReadArbiterVec.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/vhdl/93/IEEE/math_real.vhd",
     "__class__": "Path"
    },
    "mtime": 1616175458.4015338,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": [],
    "library": {
     "name": "ieee",
     "case_sensitive": false,
     "__class__": "Identifier"
    }
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayConfigParse_pkg.vhd",
     "__class__": "Path"
    },
    "mtime": 1618325840.2670689,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayConfigParse_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilInt_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayConfigParse_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilMisc_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayConfigParse_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ArrayConfigParse_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        43,
        0
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/util/UtilConv_pkg.vhd",
     "__class__": "Path"
    },
    "mtime": 1618325840.3470688,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/util/UtilConv_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilConv_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        43,
        0
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/util/UtilConv_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        17,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/util/UtilConv_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/util/UtilConv_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/parallel_patterns/SequenceStream.vhd",
     "__class__": "Path"
    },
    "mtime": 1618325840.2870688,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/parallel_patterns/SequenceStream.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/parallel_patterns/SequenceStream.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilInt_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        26,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/parallel_patterns/SequenceStream.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/parallel_patterns/SequenceStream.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/vhdl/2008/IEEE/numeric_bit.vhdl",
     "__class__": "Path"
    },
    "mtime": 1616175458.4015338,
    "flags": {
     "source_specific": [
      "-2008"
     ],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": [],
    "library": {
     "name": "ieee_proposed",
     "case_sensitive": false,
     "__class__": "Identifier"
    }
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/axi/Axi_pkg.vhd",
     "__class__": "Path"
    },
    "mtime": 1618325840.2770689,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/axi/Axi_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        17,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/axi/Axi_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/axi/Axi_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/util/UtilStr_pkg.vhd",
     "__class__": "Path"
    },
    "mtime": 1618325840.3470688,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/util/UtilStr_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "math_real",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "IEEE",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        17,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/util/UtilStr_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilStr_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        148,
        0
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/util/UtilStr_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "IEEE",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/util/UtilStr_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "textio",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        714,
        14
       ],
       [
        710,
        18
       ],
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/util/UtilStr_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "IEEE",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/vhdl/2008/IEEE/numeric_std_unsigned.vhdl",
     "__class__": "Path"
    },
    "mtime": 1616175458.4015338,
    "flags": {
     "source_specific": [
      "-2008"
     ],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/vhdl/2008/IEEE/numeric_std_unsigned.vhdl",
       "__class__": "Path"
      },
      "name": {
       "name": "All",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "IEEE",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        53,
        20
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/vhdl/2008/IEEE/numeric_std_unsigned.vhdl",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        50,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": [],
    "library": {
     "name": "ieee_proposed",
     "case_sensitive": false,
     "__class__": "Identifier"
    }
   },
   {
    "path": {
     "name": "/home/yyunon/vhdl/93/IEEE/numeric_std.vhd",
     "__class__": "Path"
    },
    "mtime": 1616175458.4015338,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/vhdl/93/IEEE/numeric_std.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "All",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "IEEE",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        65,
        27
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/vhdl/93/IEEE/numeric_std.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        61,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": [],
    "library": {
     "name": "ieee",
     "case_sensitive": false,
     "__class__": "Identifier"
    }
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamGearbox.vhd",
     "__class__": "Path"
    },
    "mtime": 1618325840.3104022,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamGearbox.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamGearbox.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamGearbox.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        19,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderListPrim.vhd",
     "__class__": "Path"
    },
    "mtime": 1618325840.2670689,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderListPrim.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Array_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderListPrim.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        19,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderListPrim.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Buffer_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        23,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderListPrim.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ArrayConfigParse_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderListPrim.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderListPrim.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ArrayConfig_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderListPrim.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilMisc_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderListPrim.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderListPrim.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilInt_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        24,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/PriceSummary_l.gen.vhd",
     "__class__": "Path"
    },
    "mtime": 1618448622.319404,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/PriceSummary_l.gen.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        18,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/PriceSummary_l.gen.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        17,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/PriceSummary_l.gen.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Array_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/vhdl/93/IEEE/math_complex-body.vhd",
     "__class__": "Path"
    },
    "mtime": 1616175458.4015338,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/vhdl/93/IEEE/math_complex-body.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "MATH_REAL",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        51,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/vhdl/93/IEEE/math_complex-body.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "MATH_COMPLEX",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        53,
        0
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": [],
    "library": {
     "name": "ieee",
     "case_sensitive": false,
     "__class__": "Identifier"
    }
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/util/UtilRam1R1W.vhd",
     "__class__": "Path"
    },
    "mtime": 1618325840.3470688,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/util/UtilRam1R1W.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/util/UtilRam1R1W.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/util/UtilRam1R1W.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        17,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/vhdl/2008/IEEE/float_generic_pkg.vhdl",
     "__class__": "Path"
    },
    "mtime": 1616175458.4115338,
    "flags": {
     "source_specific": [
      "-2008"
     ],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/vhdl/2008/IEEE/float_generic_pkg.vhdl",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        42,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/vhdl/2008/IEEE/float_generic_pkg.vhdl",
       "__class__": "Path"
      },
      "name": {
       "name": "fixed_generic_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "IEEE",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        66,
        29
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/vhdl/2008/IEEE/float_generic_pkg.vhdl",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        41,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/vhdl/2008/IEEE/float_generic_pkg.vhdl",
       "__class__": "Path"
      },
      "name": {
       "name": "fixed_float_types",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        43,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/vhdl/2008/IEEE/float_generic_pkg.vhdl",
       "__class__": "Path"
      },
      "name": {
       "name": "All",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "IEEE",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        71,
        23
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": [],
    "library": {
     "name": "ieee_proposed",
     "case_sensitive": false,
     "__class__": "Identifier"
    }
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamNormalizer.vhd",
     "__class__": "Path"
    },
    "mtime": 1618325840.3104022,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamNormalizer.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamNormalizer.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilInt_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamNormalizer.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamNormalizer.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamNormalizer.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        17,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/HashTable.vhd",
     "__class__": "Path"
    },
    "mtime": 1619518900.5328596,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/HashTable.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilRam_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/HashTable.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/HashTable.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/HashTable.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        5,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/HashTable.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/vhdl/93/IEEE/numeric_std-body.vhd",
     "__class__": "Path"
    },
    "mtime": 1616175458.4015338,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/vhdl/93/IEEE/numeric_std-body.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "NUMERIC_STD",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        27,
        0
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": [],
    "library": {
     "name": "ieee",
     "case_sensitive": false,
     "__class__": "Identifier"
    }
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/PriceSummary_Mantle.gen.vhd",
     "__class__": "Path"
    },
    "mtime": 1618449745.8927472,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/PriceSummary_Mantle.gen.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Interconnect_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/PriceSummary_Mantle.gen.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        18,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/PriceSummary_Mantle.gen.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        17,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/vhdl/2008/IEEE/numeric_bit-body.vhdl",
     "__class__": "Path"
    },
    "mtime": 1616175458.4115338,
    "flags": {
     "source_specific": [
      "-2008"
     ],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/vhdl/2008/IEEE/numeric_bit-body.vhdl",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_bit",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        53,
        0
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": [],
    "library": {
     "name": "ieee_proposed",
     "case_sensitive": false,
     "__class__": "Identifier"
    }
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/PU.vhd",
     "__class__": "Path"
    },
    "mtime": 1619530791.1802557,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/PU.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/PU.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/PU.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/PU.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/PU.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/PU.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamFIFO.vhd",
     "__class__": "Path"
    },
    "mtime": 1618325840.3104022,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamFIFO.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        19,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamFIFO.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilRam_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamFIFO.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilInt_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamFIFO.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamFIFO.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/vhdl/2008/IEEE/fixed_pkg.vhdl",
     "__class__": "Path"
    },
    "mtime": 1616175458.4115338,
    "flags": {
     "source_specific": [
      "-2008"
     ],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/vhdl/2008/IEEE/fixed_pkg.vhdl",
       "__class__": "Path"
      },
      "name": {
       "name": "fixed_generic_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        41,
        25
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/vhdl/2008/IEEE/fixed_pkg.vhdl",
       "__class__": "Path"
      },
      "name": {
       "name": "fixed_float_types",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        44,
        28
       ],
       [
        43,
        28
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": [],
    "library": {
     "name": "ieee_proposed",
     "case_sensitive": false,
     "__class__": "Identifier"
    }
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamSync.vhd",
     "__class__": "Path"
    },
    "mtime": 1618325840.3104022,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamSync.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamSync.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/WriterInterface.vhd",
     "__class__": "Path"
    },
    "mtime": 1619532565.700364,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/WriterInterface.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/WriterInterface.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/WriterInterface.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/vhdl/2008/IEEE/numeric_std_unsigned-body.vhdl",
     "__class__": "Path"
    },
    "mtime": 1616175458.4115338,
    "flags": {
     "source_specific": [
      "-2008"
     ],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/vhdl/2008/IEEE/numeric_std_unsigned-body.vhdl",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std_unsigned",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        52,
        0
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/vhdl/2008/IEEE/numeric_std_unsigned-body.vhdl",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        50,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": [],
    "library": {
     "name": "ieee_proposed",
     "case_sensitive": false,
     "__class__": "Identifier"
    }
   },
   {
    "path": {
     "name": "/home/yyunon/vhdl/2008/IEEE/fixed_generic_pkg.vhdl",
     "__class__": "Path"
    },
    "mtime": 1616175458.4115338,
    "flags": {
     "source_specific": [
      "-2008"
     ],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/vhdl/2008/IEEE/fixed_generic_pkg.vhdl",
       "__class__": "Path"
      },
      "name": {
       "name": "All",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "IEEE",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        59,
        23
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/vhdl/2008/IEEE/fixed_generic_pkg.vhdl",
       "__class__": "Path"
      },
      "name": {
       "name": "fixed_float_types",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        43,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/vhdl/2008/IEEE/fixed_generic_pkg.vhdl",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        41,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/vhdl/2008/IEEE/fixed_generic_pkg.vhdl",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        42,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": [],
    "library": {
     "name": "ieee_proposed",
     "case_sensitive": false,
     "__class__": "Identifier"
    }
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/AvgOp.vhd",
     "__class__": "Path"
    },
    "mtime": 1618699654.7164755,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/AvgOp.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/AvgOp.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        30,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/AvgOp.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        26,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/AvgOp.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/AvgOp.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/MergeOp.vhd",
     "__class__": "Path"
    },
    "mtime": 1619036131.133638,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/MergeOp.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/MergeOp.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        28,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/MergeOp.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/MergeOp.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/MergeOp.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        29,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/MergeOp.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        30,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/util/UtilInt_pkg.vhd",
     "__class__": "Path"
    },
    "mtime": 1618325840.3470688,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/util/UtilInt_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/util/UtilInt_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilInt_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        49,
        0
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/util/UtilInt_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/util/UtilInt_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        17,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayWriterListPrim.vhd",
     "__class__": "Path"
    },
    "mtime": 1618325840.2704022,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayWriterListPrim.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilStr_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayWriterListPrim.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ArrayConfigParse_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayWriterListPrim.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayWriterListPrim.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Array_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayWriterListPrim.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Buffer_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        23,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayWriterListPrim.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayWriterListPrim.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ArrayConfig_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayWriterListPrim.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilInt_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        24,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayWriterListPrim.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        19,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrow/Arrow_pkg.vhd",
     "__class__": "Path"
    },
    "mtime": 1618325840.2770689,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrow/Arrow_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrow/Arrow_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderListSyncDecoder.vhd",
     "__class__": "Path"
    },
    "mtime": 1618325840.2704022,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderListSyncDecoder.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilMisc_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderListSyncDecoder.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderListSyncDecoder.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderListSyncDecoder.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        17,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderListSyncDecoder.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/vhdl/93/IEEE/numeric_bit.vhd",
     "__class__": "Path"
    },
    "mtime": 1616175458.4015338,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": [],
    "library": {
     "name": "ieee",
     "case_sensitive": false,
     "__class__": "Identifier"
    }
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferReaderResp.vhd",
     "__class__": "Path"
    },
    "mtime": 1618325840.2770689,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferReaderResp.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilInt_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferReaderResp.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferReaderResp.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Buffer_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferReaderResp.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        17,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferReaderResp.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferReaderResp.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferReaderResp.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilMisc_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        23,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/axi/AxiReadConverter.vhd",
     "__class__": "Path"
    },
    "mtime": 1618325840.2770689,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/axi/AxiReadConverter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/axi/AxiReadConverter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/axi/AxiReadConverter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilConv_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        23,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/axi/AxiReadConverter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilInt_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/axi/AxiReadConverter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        17,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/axi/AxiReadConverter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilMisc_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        24,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/axi/AxiReadConverter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Interconnect_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/axi/AxiReadConverter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferWriterPre.vhd",
     "__class__": "Path"
    },
    "mtime": 1618325840.2804022,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferWriterPre.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Buffer_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferWriterPre.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferWriterPre.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Interconnect_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferWriterPre.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilInt_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        23,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferWriterPre.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferWriterPre.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferWriterPre.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        17,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/PriceSummary.vhd",
     "__class__": "Path"
    },
    "mtime": 1619222053.4583333,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/PriceSummary.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        13,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/PriceSummary.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/PriceSummary.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        14,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/PriceSummary.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/PriceSummary.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        5,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/PriceSummary.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/vhdl/2008/IEEE/std_logic_1164-body.vhdl",
     "__class__": "Path"
    },
    "mtime": 1616175458.4015338,
    "flags": {
     "source_specific": [
      "-2008"
     ],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/vhdl/2008/IEEE/std_logic_1164-body.vhdl",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        50,
        0
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": [],
    "library": {
     "name": "ieee_proposed",
     "case_sensitive": false,
     "__class__": "Identifier"
    }
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderList.vhd",
     "__class__": "Path"
    },
    "mtime": 1618325840.2670689,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderList.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        19,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderList.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ArrayConfigParse_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderList.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderList.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderList.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Array_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderList.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilInt_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        24,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderList.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ArrayConfig_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderList.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Buffer_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        23,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderList.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilMisc_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderLevel.vhd",
     "__class__": "Path"
    },
    "mtime": 1618325840.2670689,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderLevel.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ArrayConfigParse_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderLevel.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        19,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderLevel.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderLevel.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ArrayConfig_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderLevel.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Array_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderLevel.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilInt_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        24,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderLevel.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Buffer_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        23,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderLevel.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamGearboxSerializer.vhd",
     "__class__": "Path"
    },
    "mtime": 1618325840.3104022,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamGearboxSerializer.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamGearboxSerializer.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        19,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamGearboxSerializer.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/vhdl/93/IEEE/numeric_bit-body.vhd",
     "__class__": "Path"
    },
    "mtime": 1616175458.4015338,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/vhdl/93/IEEE/numeric_bit-body.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "NUMERIC_BIT",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        27,
        0
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": [],
    "library": {
     "name": "ieee",
     "case_sensitive": false,
     "__class__": "Identifier"
    }
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderArb.vhd",
     "__class__": "Path"
    },
    "mtime": 1618325840.2670689,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderArb.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderArb.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ArrayConfigParse_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderArb.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilInt_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        24,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderArb.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Interconnect_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        23,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderArb.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Array_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderArb.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        19,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderArb.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderArb.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilMisc_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderArb.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ArrayConfig_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/vhdl/93/IEEE/std_logic_1164.vhd",
     "__class__": "Path"
    },
    "mtime": 1616175458.4015338,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": [],
    "library": {
     "name": "ieee",
     "case_sensitive": false,
     "__class__": "Identifier"
    }
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/Stream_pkg.vhd",
     "__class__": "Path"
    },
    "mtime": 1618325840.3137355,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/Stream_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/Stream_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        17,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/Stream_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/Stream_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        439,
        0
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/vhdl/2008/IEEE/math_real-body.vhdl",
     "__class__": "Path"
    },
    "mtime": 1616175458.4015338,
    "flags": {
     "source_specific": [
      "-2008"
     ],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/vhdl/2008/IEEE/math_real-body.vhdl",
       "__class__": "Path"
      },
      "name": {
       "name": "math_real",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        47,
        0
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": [],
    "library": {
     "name": "ieee_proposed",
     "case_sensitive": false,
     "__class__": "Identifier"
    }
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/Float_to_Fixed.vhd",
     "__class__": "Path"
    },
    "mtime": 1618681104.5253432,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/Float_to_Fixed.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        11,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/Float_to_Fixed.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        10,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/Float_to_Fixed.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/Float_to_Fixed.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/Float_to_Fixed.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        12,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/Float_to_Fixed.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamElementCounter.vhd",
     "__class__": "Path"
    },
    "mtime": 1618325840.3104022,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamElementCounter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamElementCounter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamElementCounter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilInt_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamElementCounter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        19,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/parallel_patterns/ReduceStream.vhd",
     "__class__": "Path"
    },
    "mtime": 1619518805.936187,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/parallel_patterns/ReduceStream.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/parallel_patterns/ReduceStream.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/parallel_patterns/ReduceStream.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/parallel_patterns/ReduceStream.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        5,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/Filter.vhd",
     "__class__": "Path"
    },
    "mtime": 1618675971.2150304,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/Filter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        12,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/Filter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        11,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/Filter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/Filter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/Filter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/Filter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        10,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderNull.vhd",
     "__class__": "Path"
    },
    "mtime": 1618325840.2704022,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderNull.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ArrayConfig_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderNull.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderNull.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Array_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderNull.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        19,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderNull.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderNull.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ArrayConfigParse_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderNull.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilInt_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        24,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderNull.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Buffer_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        23,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/AxiTop.gen.vhd",
     "__class__": "Path"
    },
    "mtime": 1618449571.2494123,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/AxiTop.gen.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/AxiTop.gen.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        17,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/AxiTop.gen.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Axi_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/AxiTop.gen.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilInt_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/AxiTop.gen.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilMisc_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        23,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/AxiTop.gen.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/AxiTop.gen.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilConv_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/vhdl/2008/IEEE/fixed_float_types.vhdl",
     "__class__": "Path"
    },
    "mtime": 1616175458.4115338,
    "flags": {
     "source_specific": [
      "-2008"
     ],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": [],
    "library": {
     "name": "ieee_proposed",
     "case_sensitive": false,
     "__class__": "Identifier"
    }
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamReshaper.vhd",
     "__class__": "Path"
    },
    "mtime": 1618325840.3104022,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamReshaper.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamReshaper.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamReshaper.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilInt_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamReshaper.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        17,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamReshaper.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/interconnect/Interconnect_pkg.vhd",
     "__class__": "Path"
    },
    "mtime": 1618325840.2870688,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/interconnect/Interconnect_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/interconnect/Interconnect_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/interconnect/Interconnect_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilInt_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        19,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/vhdl/2008/IEEE/std_logic_textio.vhdl",
     "__class__": "Path"
    },
    "mtime": 1616175458.4115338,
    "flags": {
     "source_specific": [
      "-2008"
     ],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/vhdl/2008/IEEE/std_logic_textio.vhdl",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        44,
        17
       ],
       [
        55,
        18
       ],
       [
        45,
        17
       ],
       [
        51,
        18
       ],
       [
        46,
        17
       ],
       [
        47,
        17
       ],
       [
        48,
        17
       ],
       [
        43,
        17
       ],
       [
        39,
        4
       ],
       [
        54,
        18
       ],
       [
        50,
        18
       ],
       [
        56,
        18
       ],
       [
        52,
        18
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": [],
    "library": {
     "name": "ieee_proposed",
     "case_sensitive": false,
     "__class__": "Identifier"
    }
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReader.vhd",
     "__class__": "Path"
    },
    "mtime": 1618325840.2670689,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReader.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Array_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReader.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ArrayConfigParse_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReader.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ArrayConfig_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReader.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        19,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReader.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReader.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamFIFOCounter.vhd",
     "__class__": "Path"
    },
    "mtime": 1618325840.3104022,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamFIFOCounter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        17,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamFIFOCounter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamFIFOCounter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/Array_pkg.vhd",
     "__class__": "Path"
    },
    "mtime": 1618325840.2704022,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/Array_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ArrayConfigParse_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/Array_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ArrayConfig_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        19,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/Array_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/Array_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/vhdl/2008/IEEE/std_logic_1164.vhdl",
     "__class__": "Path"
    },
    "mtime": 1616175458.4115338,
    "flags": {
     "source_specific": [
      "-2008"
     ],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": [],
    "library": {
     "name": "ieee_proposed",
     "case_sensitive": false,
     "__class__": "Identifier"
    }
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderUnlockCombine.vhd",
     "__class__": "Path"
    },
    "mtime": 1618325840.2704022,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderUnlockCombine.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderUnlockCombine.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderUnlockCombine.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        19,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferReaderPost.vhd",
     "__class__": "Path"
    },
    "mtime": 1618325840.2770689,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferReaderPost.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferReaderPost.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferReaderPost.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Buffer_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferReaderPost.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilMisc_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        23,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferReaderPost.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferReaderPost.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilInt_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferReaderPost.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        17,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamArb.vhd",
     "__class__": "Path"
    },
    "mtime": 1618325840.3104022,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamArb.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamArb.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayWriterListSync.vhd",
     "__class__": "Path"
    },
    "mtime": 1618325840.2704022,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayWriterListSync.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayWriterListSync.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayWriterListSync.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        17,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayWriterListSync.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Array_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayWriterListSync.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferWriterPrePadder.vhd",
     "__class__": "Path"
    },
    "mtime": 1618325840.2804022,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferWriterPrePadder.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferWriterPrePadder.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferWriterPrePadder.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Buffer_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferWriterPrePadder.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferWriterPrePadder.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilMisc_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        24,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferWriterPrePadder.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilConv_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        23,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferWriterPrePadder.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilInt_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferWriterPrePadder.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        17,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/vhdmmio_pkg.gen.vhd",
     "__class__": "Path"
    },
    "mtime": 1618408267.931851,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/vhdmmio_pkg.gen.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/util/UtilMisc_pkg.vhd",
     "__class__": "Path"
    },
    "mtime": 1618325840.3470688,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/util/UtilMisc_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilMisc_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        50,
        0
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/util/UtilMisc_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        17,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/util/UtilMisc_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/util/UtilMisc_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/vhdl/2008/IEEE/numeric_bit_unsigned-body.vhdl",
     "__class__": "Path"
    },
    "mtime": 1616175458.4115338,
    "flags": {
     "source_specific": [
      "-2008"
     ],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/vhdl/2008/IEEE/numeric_bit_unsigned-body.vhdl",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_bit_unsigned",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        52,
        0
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/vhdl/2008/IEEE/numeric_bit_unsigned-body.vhdl",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_bit",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        50,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": [],
    "library": {
     "name": "ieee_proposed",
     "case_sensitive": false,
     "__class__": "Identifier"
    }
   },
   {
    "path": {
     "name": "/home/yyunon/vhdl/2008/IEEE/math_real.vhdl",
     "__class__": "Path"
    },
    "mtime": 1616175458.4115338,
    "flags": {
     "source_specific": [
      "-2008"
     ],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": [],
    "library": {
     "name": "ieee_proposed",
     "case_sensitive": false,
     "__class__": "Identifier"
    }
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/interconnect/BusWriteBuffer.vhd",
     "__class__": "Path"
    },
    "mtime": 1618325840.2870688,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/interconnect/BusWriteBuffer.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilInt_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/interconnect/BusWriteBuffer.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Interconnect_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/interconnect/BusWriteBuffer.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/interconnect/BusWriteBuffer.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilMisc_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/interconnect/BusWriteBuffer.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/interconnect/BusWriteBuffer.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        19,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayWriterArb.vhd",
     "__class__": "Path"
    },
    "mtime": 1618325840.2704022,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayWriterArb.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilInt_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        24,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayWriterArb.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Array_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayWriterArb.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Interconnect_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        23,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayWriterArb.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayWriterArb.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ArrayConfigParse_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayWriterArb.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ArrayConfig_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayWriterArb.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilMisc_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayWriterArb.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        19,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayWriterArb.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamPipelineControl.vhd",
     "__class__": "Path"
    },
    "mtime": 1618325840.3104022,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamPipelineControl.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilInt_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamPipelineControl.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        19,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamPipelineControl.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamPipelineControl.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferWriterPreCmdGen.vhd",
     "__class__": "Path"
    },
    "mtime": 1618325840.2804022,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferWriterPreCmdGen.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        17,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferWriterPreCmdGen.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Buffer_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferWriterPreCmdGen.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferWriterPreCmdGen.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferWriterPreCmdGen.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayWriter.vhd",
     "__class__": "Path"
    },
    "mtime": 1618325840.2704022,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayWriter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        19,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayWriter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayWriter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayWriter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilStr_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        23,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayWriter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ArrayConfigParse_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayWriter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ArrayConfig_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayWriter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Array_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayWriterLevel.vhd",
     "__class__": "Path"
    },
    "mtime": 1618325840.2704022,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayWriterLevel.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        19,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayWriterLevel.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayWriterLevel.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ArrayConfig_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayWriterLevel.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayWriterLevel.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilInt_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        24,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayWriterLevel.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Array_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayWriterLevel.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Buffer_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        23,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayWriterLevel.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ArrayConfigParse_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayConfig_pkg.vhd",
     "__class__": "Path"
    },
    "mtime": 1618325840.2670689,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayConfig_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ArrayConfig_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        181,
        0
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayConfig_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilInt_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayConfig_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ArrayConfigParse_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferWriter.vhd",
     "__class__": "Path"
    },
    "mtime": 1618325840.2804022,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferWriter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilInt_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        23,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferWriter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferWriter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferWriter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Buffer_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferWriter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        17,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferWriter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferWriter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Interconnect_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamGearboxParallelizer.vhd",
     "__class__": "Path"
    },
    "mtime": 1618325840.3104022,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamGearboxParallelizer.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamGearboxParallelizer.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/parallel_patterns/StreamSliceArray.vhd",
     "__class__": "Path"
    },
    "mtime": 1618325840.2870688,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/parallel_patterns/StreamSliceArray.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/parallel_patterns/StreamSliceArray.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/parallel_patterns/StreamSliceArray.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        5,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/Tpch_pkg.vhd",
     "__class__": "Path"
    },
    "mtime": 1619519070.1562033,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/Tpch_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/Tpch_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        473,
        0
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/Tpch_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/Tpch_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        5,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/vhdl/93/IEEE/math_real-body.vhd",
     "__class__": "Path"
    },
    "mtime": 1616175458.4015338,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/vhdl/93/IEEE/math_real-body.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "MATH_REAL",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        51,
        0
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": [],
    "library": {
     "name": "ieee",
     "case_sensitive": false,
     "__class__": "Identifier"
    }
   },
   {
    "path": {
     "name": "/home/yyunon/vhdl/2008/IEEE/math_complex.vhdl",
     "__class__": "Path"
    },
    "mtime": 1616175458.4115338,
    "flags": {
     "source_specific": [
      "-2008"
     ],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/vhdl/2008/IEEE/math_complex.vhdl",
       "__class__": "Path"
      },
      "name": {
       "name": "math_real",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        47,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": [],
    "library": {
     "name": "ieee_proposed",
     "case_sensitive": false,
     "__class__": "Identifier"
    }
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamPipelineBarrel.vhd",
     "__class__": "Path"
    },
    "mtime": 1618325840.3104022,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamPipelineBarrel.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamPipelineBarrel.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilInt_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamPipelineBarrel.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamPipelineBarrel.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilMisc_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamPipelineBarrel.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamPipelineBarrel.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        17,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferReaderCmd.vhd",
     "__class__": "Path"
    },
    "mtime": 1618325840.2770689,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferReaderCmd.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferReaderCmd.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Buffer_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferReaderCmd.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        17,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferReaderCmd.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferReaderCmd.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilMisc_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        24,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferReaderCmd.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilConv_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        23,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferReaderCmd.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilInt_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferReaderCmd.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/CAM.vhd",
     "__class__": "Path"
    },
    "mtime": 1618954207.895316,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/CAM.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilRam_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/CAM.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        5,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/CAM.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/CAM.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/CAM.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamPrefixSum.vhd",
     "__class__": "Path"
    },
    "mtime": 1618325840.3104022,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamPrefixSum.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamPrefixSum.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamPrefixSum.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        17,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamPrefixSum.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/Buffer_pkg.vhd",
     "__class__": "Path"
    },
    "mtime": 1618325840.2804022,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/Buffer_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/Buffer_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayCmdCtrlMerger.vhd",
     "__class__": "Path"
    },
    "mtime": 1618325840.2670689,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayCmdCtrlMerger.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        17,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayCmdCtrlMerger.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayCmdCtrlMerger.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/axi/AxiWriteConverter.vhd",
     "__class__": "Path"
    },
    "mtime": 1618325840.2770689,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/axi/AxiWriteConverter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/axi/AxiWriteConverter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/axi/AxiWriteConverter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilConv_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        24,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/axi/AxiWriteConverter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/axi/AxiWriteConverter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Arrow_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/axi/AxiWriteConverter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        17,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/axi/AxiWriteConverter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilInt_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        23,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/axi/AxiWriteConverter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilMisc_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/axi/AxiWriteConverter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Interconnect_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/vhdl/2008/IEEE/numeric_std-body.vhdl",
     "__class__": "Path"
    },
    "mtime": 1616175458.4115338,
    "flags": {
     "source_specific": [
      "-2008"
     ],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/vhdl/2008/IEEE/numeric_std-body.vhdl",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        61,
        0
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": [],
    "library": {
     "name": "ieee_proposed",
     "case_sensitive": false,
     "__class__": "Identifier"
    }
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/util/UtilRam_pkg.vhd",
     "__class__": "Path"
    },
    "mtime": 1618325840.3470688,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/util/UtilRam_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        17,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/util/UtilRam_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/util/UtilRam_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamSlice.vhd",
     "__class__": "Path"
    },
    "mtime": 1618325840.3104022,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamSlice.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamSlice.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/PriceSummary_Nucleus.gen.vhd",
     "__class__": "Path"
    },
    "mtime": 1618448798.3594055,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/PriceSummary_Nucleus.gen.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "mmio_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/PriceSummary_Nucleus.gen.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        17,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/PriceSummary_Nucleus.gen.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Array_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/PriceSummary_Nucleus.gen.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        18,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/ReduceStage.vhd",
     "__class__": "Path"
    },
    "mtime": 1619518962.5228631,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/ReduceStage.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        11,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/ReduceStage.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/ReduceStage.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/ReduceStage.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        10,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/ReduceStage.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/ReduceStage.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/vhdl/93/IEEE/math_complex.vhd",
     "__class__": "Path"
    },
    "mtime": 1616175458.4015338,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/vhdl/93/IEEE/math_complex.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "math_real",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        54,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": [],
    "library": {
     "name": "ieee",
     "case_sensitive": false,
     "__class__": "Identifier"
    }
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferWriterCmdGenBusReq.vhd",
     "__class__": "Path"
    },
    "mtime": 1618325840.2804022,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferWriterCmdGenBusReq.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferWriterCmdGenBusReq.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferWriterCmdGenBusReq.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Buffer_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferWriterCmdGenBusReq.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilConv_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        24,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferWriterCmdGenBusReq.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        17,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferWriterCmdGenBusReq.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferWriterCmdGenBusReq.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Interconnect_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferWriterCmdGenBusReq.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilInt_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        23,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferWriterCmdGenBusReq.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilMisc_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/vhdl/93/IEEE/std_logic_1164-body.vhd",
     "__class__": "Path"
    },
    "mtime": 1616175458.4015338,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/vhdl/93/IEEE/std_logic_1164-body.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        35,
        0
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": [],
    "library": {
     "name": "ieee",
     "case_sensitive": false,
     "__class__": "Identifier"
    }
   },
   {
    "path": {
     "name": "/home/yyunon/vhdl/2008/IEEE/numeric_bit_unsigned.vhdl",
     "__class__": "Path"
    },
    "mtime": 1616175458.4115338,
    "flags": {
     "source_specific": [
      "-2008"
     ],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": [],
    "library": {
     "name": "ieee_proposed",
     "case_sensitive": false,
     "__class__": "Identifier"
    }
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferReaderRespCtrl.vhd",
     "__class__": "Path"
    },
    "mtime": 1618325840.2770689,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferReaderRespCtrl.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Buffer_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferReaderRespCtrl.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        17,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferReaderRespCtrl.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilConv_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        23,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferReaderRespCtrl.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferReaderRespCtrl.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferReaderRespCtrl.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilInt_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferReaderRespCtrl.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/interconnect/BusReadBuffer.vhd",
     "__class__": "Path"
    },
    "mtime": 1618325840.2837355,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/interconnect/BusReadBuffer.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/interconnect/BusReadBuffer.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/interconnect/BusReadBuffer.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        19,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/interconnect/BusReadBuffer.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilStr_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/interconnect/BusReadBuffer.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilInt_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/interconnect/BusReadBuffer.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilMisc_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        23,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/interconnect/BusReadBuffer.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Interconnect_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/PredicateCounter.vhd",
     "__class__": "Path"
    },
    "mtime": 1618711387.5138552,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/PredicateCounter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/PredicateCounter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/PredicateCounter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/PredicateCounter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        5,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamBuffer.vhd",
     "__class__": "Path"
    },
    "mtime": 1618325840.3104022,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamBuffer.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamBuffer.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamBuffer.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        19,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/vhdl/2008/IEEE/math_complex-body.vhdl",
     "__class__": "Path"
    },
    "mtime": 1616175458.4115338,
    "flags": {
     "source_specific": [
      "-2008"
     ],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/vhdl/2008/IEEE/math_complex-body.vhdl",
       "__class__": "Path"
      },
      "name": {
       "name": "math_real",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        47,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/vhdl/2008/IEEE/math_complex-body.vhdl",
       "__class__": "Path"
      },
      "name": {
       "name": "math_complex",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        49,
        0
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": [],
    "library": {
     "name": "ieee_proposed",
     "case_sensitive": false,
     "__class__": "Identifier"
    }
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/mmio_pkg.gen.vhd",
     "__class__": "Path"
    },
    "mtime": 1618428630.0880547,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/mmio_pkg.gen.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/mmio_pkg.gen.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/mmio_pkg.gen.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        5,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/mmio_pkg.gen.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "vhdmmio_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/parallel_patterns/StreamAccumulator.vhd",
     "__class__": "Path"
    },
    "mtime": 1619518881.8361917,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/parallel_patterns/StreamAccumulator.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/parallel_patterns/StreamAccumulator.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/parallel_patterns/StreamAccumulator.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/mmio.gen.vhd",
     "__class__": "Path"
    },
    "mtime": 1618443768.0893624,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/mmio.gen.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/mmio.gen.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        5,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/mmio.gen.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "mmio_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/mmio.gen.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "vhdmmio_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/mmio.gen.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderListSync.vhd",
     "__class__": "Path"
    },
    "mtime": 1618325840.2670689,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderListSync.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Array_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderListSync.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilInt_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderListSync.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderListSync.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderListSync.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilMisc_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        23,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderListSync.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        17,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderListSync.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferReaderCmdGenBusReq.vhd",
     "__class__": "Path"
    },
    "mtime": 1618325840.2770689,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferReaderCmdGenBusReq.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilMisc_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferReaderCmdGenBusReq.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Interconnect_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferReaderCmdGenBusReq.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Buffer_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferReaderCmdGenBusReq.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferReaderCmdGenBusReq.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilInt_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        23,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferReaderCmdGenBusReq.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        17,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferReaderCmdGenBusReq.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferReaderCmdGenBusReq.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferReaderCmdGenBusReq.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilConv_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        24,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferReader.vhd",
     "__class__": "Path"
    },
    "mtime": 1618325840.2770689,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferReader.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Interconnect_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferReader.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferReader.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilInt_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        23,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferReader.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferReader.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        17,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferReader.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferReader.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Buffer_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderStruct.vhd",
     "__class__": "Path"
    },
    "mtime": 1618325840.2704022,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderStruct.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ArrayConfigParse_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderStruct.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        19,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderStruct.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilMisc_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        24,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderStruct.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderStruct.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ArrayConfig_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderStruct.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilInt_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        23,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderStruct.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderStruct.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Array_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/ReduceOnGroupBy.vhd",
     "__class__": "Path"
    },
    "mtime": 1619095358.917247,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/ReduceOnGroupBy.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/ReduceOnGroupBy.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/ReduceOnGroupBy.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/ReduceOnGroupBy.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/ReduceOnGroupBy.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        5,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   }
  ],
  "inferred_libraries": [
   {
    "name": "/tmp/tmp__secvvv.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpwcqlcmfk.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpsiemk5o2.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmprgoqffxl.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp9urrhlaw.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpc71xari6.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpqz58_sz0.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmptx1tthf1.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpye_m5wgx.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp9s4tb_lj.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp9ybs466p.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpwim_f4rm.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpvj95htl8.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpsd7e0hzx.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpehb_f1fx.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpe585i5nd.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpp76poume.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmppx0bw10e.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmppueezf6l.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpwecgjnrq.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpoqe0t3zl.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmplwtqhtyb.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpn01ccotf.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp1yh60nah.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpol0k1vtj.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpellq_5xe.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpyx3v4k_e.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmphkannfb4.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpr67c4d5r.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpfb6xa_z9.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmprh_epcz2.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpjpn7i5q3.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp6_oonf5s.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpd_h1vu6r.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpdy80mav_.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpr4x6a7zs.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpxasmyfy_.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpcc2ygisr.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpy31twi_e.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpbns7ui3z.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpmzghcqdd.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpqjamon2j.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp0fhejpr9.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpyorxvzma.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp424rx8u0.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpxd39lvtm.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpjagf76rt.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmppnxp2im2.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpn3u_yuz8.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp69vhetx2.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp_cozycxh.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpo1tfhiar.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp8j44p8_n.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpl6a2dipc.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpb4e263kj.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp7afw3yhn.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp3xer7jcr.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp1qspyypx.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp21th7gju.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp0z461w9a.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpuqt1rp8_.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp9_grus0n.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp6z95d5bj.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpvebsnupb.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpjb9i8iaw.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp_dhprm9v.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpgnxvl1xq.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpn4aez9s6.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpm8gmicdl.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp6pg7krcz.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpu652c4v_.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpgrkzcddd.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpsozpb0m2.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpcqiz6ke1.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpqp_9vueo.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpewhlhhpu.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp0708xx30.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmphgvwbb79.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpg4ehd4v6.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpfxrqokz7.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp_syx22m4.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpbfsi7mun.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp9i8hya79.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp6x9_njw0.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpbksfj9cx.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpql1v3i8g.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpv45unjhh.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp3h_k5alr.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp7km3tinq.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpqubnbzvi.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpb2iq8v23.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpupz75u_u.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpuuct0e_s.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp3ymc39bf.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp_wcctamn.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpkl7u9ebo.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpcu2o89la.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpl3rppco6.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp55_ver24.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpu1l8gitj.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp3umnetum.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpl3mrdni7.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp4omiz0fl.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmppf9eowie.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpzps1qhw3.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmphv6snsvg.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpi580q8td.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmptrcoyd1j.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp14u6omvj.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmppqppwb9f.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpfceqayav.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp859g_wmc.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpxojexrei.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp9o26d281.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpfk93byeo.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpn3n_fge9.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp01n8gz9v.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp17b0fwpg.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpxhrdq9kd.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpnmryc2vw.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp7my5ygkx.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpjosm7ekj.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp77f8tyut.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpmj38m0sj.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpitpygyf_.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpus1h84am.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpcsuujmvi.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp976ej_3m.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpz56hqss2.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpb86jg6u9.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpv8zfftze.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp5qu4x562.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp9fqnp6xb.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp__sicbzv.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp9up104rg.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp_4v3ne8q.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpapu37bbs.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpg49kxxf1.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpl5gyopwm.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpvh94q6c_.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpwlg57j4c.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpo8nscjie.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpj0q9n8n9.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmphpywkg17.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpshunv6lt.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp0t867gqd.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpggrwobog.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp6s9aq9iv.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpn663mjxy.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpddv2pyp5.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmph6dt1_ki.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpuahdzafs.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpp5i4jq_r.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp0mxz7ctf.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpt8e9kibk.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp2zlmzxkb.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpu9b6n0i0.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp7_btshvo.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpujobfa0e.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpwsg00tnu.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpa07mvb7f.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpzshf3t7l.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmprffpm1b2.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpwrixs5p2.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmppmaiw72n.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp09juggy6.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp2zdgtbxr.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpewnse_ev.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpk2o4mizp.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpzukfdaia.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp8cu5jl_e.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpdigu36gp.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp21z2pjvb.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp8a5w6hko.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpdkpf8di_.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmptl43zzkv.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp1niyrqa2.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpc1wa6iws.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp2c15yj2x.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp_yb7yiri.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmppmynmic5.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpy3tk7hk6.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpbs5ebpn5.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpxe4t47jo.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpx_zvtwdj.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpf5cx1m6t.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpaw2brmyz.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpqw2o9jdr.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmphwim0aed.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpnaydjk37.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmprpo9moqm.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmprlccmq7f.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp2e84bz98.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpekfbgq46.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpd42heat6.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpl5ewf7ik.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpf9xtg5w7.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp857elo37.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpd1cskpig.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpz0bu_ekx.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpfurvwzzi.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp0nm1jpig.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp1xw1latp.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpln0th5wh.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp_ocons0b.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp82rzhrnb.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpjnm1uvp7.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpofuv9nmo.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpci0sp52m.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpxvoqdkda.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpkm0e2t2d.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpewfcz6pl.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpzwptfpk5.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp3j3f_esw.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpubukmuwt.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpr8ai1_ep.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpewu440gy.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpjijkok5y.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpvyv1w2ll.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp0hk31wrb.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpvntw_qmp.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpwvs6yw5i.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp89kaxhf9.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpx4avu_7e.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp8jzjf4xd.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpmr608c_d.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpxkb01pjk.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp2rksb35v.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp2s0aawjx.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmphua5kq13.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp0zulsomp.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpaoz2mnas.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpznw0tvyd.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpycgfst9b.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpaqqrdt15.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmppub2lhro.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpvt0i1o8k.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpm1cftiye.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpj6jtjdun.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpg65hzgas.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpasfye91g.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp493dgl2b.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpmobffsg9.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpjhkwy0yf.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpc3hzrlgb.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmprr9iqeyq.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpflg_2vvo.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmphaijtx42.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp152jgpjw.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpchez6khn.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpjebpe0a2.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpt5nbnid3.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmphmspor2a.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp51s1c9b3.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp605xbnsf.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpbpxv15gi.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpny269r7s.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpruhj6ysl.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmplybkghyk.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpyuopfty2.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpr3jlfgfm.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp_hci5w5s.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpdk6febag.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp6q8wih7m.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpxtmo38ne.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpjmg6i3uw.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpirfic12i.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpsmrv6n3q.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpx4ldempx.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp_izba75e.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp13ln9oj8.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpmwp6dflb.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp_zdurrqr.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp6be8uwl7.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpbtc5etep.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpm9r8y_3s.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp6ngmsb8k.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpuf37x7eq.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp67wlor8r.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpkccerb0y.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp61ju1jhf.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpxe_4p5qr.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp6ov2sm0q.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpz_xxyiz9.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp8kza7q9e.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpygztklg8.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpzgt9vnn4.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp95tz9nxz.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpy1rhgbzb.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp7fs8_9sn.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpj9ucbizc.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpxrqbld39.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmprlu_rxa_.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpwaz11qyo.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpgsrjg2ht.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp4uv06bs_.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp_yyhttlz.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpyv2co_k9.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp86aiow24.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp_e1afiia.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp1bseg8to.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpqi0w5j6_.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpnb6bzpfe.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpr07wu9xn.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp7begbd53.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpzwrjo5yj.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpcnsr51o9.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpubbpim00.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpn8fibhra.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp0l1xmts2.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpfr3u97gt.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpl14s7slf.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp2zjg77m1.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpjmww58gz.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp1ovupkow.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpxrs6rdq2.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpd89hnsi3.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpo2_xldld.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp6f64px2v.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp_sezkbcf.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpbr8_7n8q.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpf4pt82ao.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp0d1j49jv.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmprynmu6ab.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpmymwew2f.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp05g6rb1p.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpri1bbdb5.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpcn9y0qxs.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmps6cdiiyj.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmptdc72_ux.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpzq94gxfu.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp0dmbfcmk.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpun9jtd__.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpc5dq_a4f.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpt4ts9d63.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpnriiyqov.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp_6ow9r9t.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpyu7fzn8g.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpbjinh0tr.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpd19gqk5d.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpecwranq6.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmptzhqu_or.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpvcg7gmzx.vhd",
    "__class__": "Path"
   },
   {
    "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/HashTable.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp4a874f14.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpgxtzs_1j.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp02h_0z6e.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpagco28np.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpnkp6td4m.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpjephtr5k.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpv_zx_zki.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp8h27vf_7.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp0kncgrb3.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpssioocbz.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp1e7os974.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpcvgoeukt.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp1x6zk7f4.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmps_as1awa.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpx5m_a2xj.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp679goj54.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpwjesiqhj.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpodmhx_tk.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpn1_4gx44.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp8fvojzka.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmppbx6eum7.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpdfs752iu.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpt691sd7m.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp8rulpadp.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpfax82x5v.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpf647ptt8.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpvzcx1dpj.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp2l6ynf8p.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpbmhisyjo.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpsjdpxpvh.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpkf9rxj_x.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp47oa_d_u.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp_b6t4qhj.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpck7sce12.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmptkt4p5pa.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmptdg1sqi6.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp_1b191ka.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpi1tvymai.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpyykalrkj.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpuj4acyb9.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpb2ueb8pg.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpt01co68s.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpmg1_7aa6.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpl2rbzjyz.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpbu12xdxq.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmplbl2gwcr.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmphpv5jp1t.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp_f3ura1r.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpujxr871z.vhd",
    "__class__": "Path"
   },
   {
    "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/Stream_pkg.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpv8i6ktus.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp9_f4_szc.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpcfe72sdo.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp_lcweq99.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp3daad5p3.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpc_nab6os.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp_quad7m2.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpiwqsk786.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpz0jvd86f.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp1okyrycm.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpvab8qalg.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp_spqhebj.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmppawl2f62.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpqr73x1kh.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpdnpnn5g8.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp6hzoiptf.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpz3c1f3k_.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp4rhmgef5.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpqnyw90tw.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp3rrvw3_a.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpqnzptts3.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmptjrcx2q3.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpzundn8un.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp76jlby6w.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpsh_z6fzy.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpspty28mv.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpgtplqtyy.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpnr0wkz55.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpimk1ll6t.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp_43znvvo.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpunqo8b9a.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp2nlq4xav.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpldn40hq7.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpibh0kw9k.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp6363_xks.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp7x8sn95z.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp4p4r1jy5.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp0pc9yire.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpzftexf06.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp2glv49fe.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp491h0m8o.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpruvwjlwm.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp2oi617ka.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp2iwwft_6.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmppa3e0paf.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpf7jci_8t.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp3chntys0.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp1of_17_s.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpsvbuws5k.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpizu3ow02.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp8e96934n.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp9fikkslb.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmplytflzls.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpq08nnoab.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp5224ac1m.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpx61npz3w.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpc6eg3k_r.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp0x1ojgfj.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpghi2wd4t.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpz2ycuyi_.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpodqwmkbf.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp3vl0g0qu.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpg6ea2vpl.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpz6tv8s0m.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp1l_qx2a4.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpiu97qq1g.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpzmjrcbb2.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpkwsw2uzd.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpszaopbh4.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpean1y_6h.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpd2p_xdkt.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpax7l9ocn.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpqzpe9_tl.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpjuf3gkas.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmput_ajb4u.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpozn3cgr3.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpkqwlumn1.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp8fwjxnjk.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpvsffce25.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp5gktq2b3.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpnj1hv00j.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpkdh7oaew.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpbt6ufjgn.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmppooy2xei.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp2jg_te2b.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpnyvjthmb.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpjo5i9g1m.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp2owor68k.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpp0xf4r0t.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpdk6hhqsc.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpu8hke5qa.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpzn5afoj_.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp4hqtrie5.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp5d7r224x.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpxh14ox6j.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp8wa_xsbx.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp_lr9w06g.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp16vzbkae.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpmestp9yx.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpzqk2k9b7.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpe_hui76y.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpmn_rjhae.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp8us89r7n.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpuvikmdhz.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpfl55ocd9.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp429_ufvo.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpvqp_cpg3.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpo3jxbi31.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpdr4kqngx.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpbxiplcyg.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmprpy2g8vb.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp_rccphob.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmprqryp017.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpkt4wuafl.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpd9uvss8i.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpsqmrt6ee.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpia57uun7.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpgaf_64km.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpr42_4v0w.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpcardw0n_.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpyp9qs_u9.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpu_fjywuo.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp3479qy43.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpwn097quy.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpsavqwvij.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpemc_9qdu.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpdhft6lfk.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpvjv_md_e.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp9y4maig9.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpmyilf54w.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpzkdqtzay.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpqzuemwze.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpgl2o908w.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpdwjo2z1t.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpcbnzg0w1.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp6fqx7bp6.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpw8ddsty6.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpt9wcnlik.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpyfsaz8ye.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp7covdpkf.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpz75fy5cy.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmps_1aik5i.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpgll64zp8.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp1xrm_snl.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp8kibefkz.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp4srzvuvx.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmph6zmgjs3.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpxzx9qdil.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpyif1tt1h.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpdeql4mhu.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpvs0f6iz0.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp1ycdntl0.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp1csgjt1u.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpikqo4ed_.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpim9xowzo.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmprrhm3m_q.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp6vabccn5.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp1k61wg3k.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpjy96pz4j.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpg1qbmh0x.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpj7n4_wxh.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp2d8kakst.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpdyn0qmij.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpl8orjsf2.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpr6vlgcki.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpfgdav5wy.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpw3rtas9e.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpx1_ols0m.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpgha_8bob.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpeho8bzrl.vhd",
    "__class__": "Path"
   },
   {
    "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/parallel_patterns/ParallelPatterns_pkg.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpnb19l1yx.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpr84obiqk.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp87x7x48i.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpb5m2q_p1.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp5slghvmp.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpxe_pd0fq.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpizels3ff.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpuocxw9fi.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpw_1tsro_.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpkzonnyyp.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpyqd5q3gf.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp0qpz5jo_.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpsmugvl4c.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpfz7q8tuj.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp0muttm65.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpuhzrng_t.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpub480ngu.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp1c7xygzx.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpw4u8xckw.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpra8msk7_.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpywxr1jhr.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpnv860x0l.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpd7q3bkea.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmplteaxki5.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpwgvhj77z.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpca8k57fy.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpf8iorf96.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpdf6muyq2.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpca0dc356.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmplqz_6jri.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpwzf3fu4y.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp5eghaocj.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpeinzjidi.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmplenioaxu.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp32grn_zq.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpvj23e0us.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp4xl659_7.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpjcc0kaaz.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpvqqz5u33.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpshud8zl7.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpd5cin0_4.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp2fldy7sw.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpvmua6yyw.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpfc4aktfc.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpchehvds2.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmphe5d_vh3.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp3na89ksg.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpx84zcpmq.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp37y3l0ov.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpmicqqehu.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp4bryqlh0.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpia72zgbr.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpc5l2gjo5.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp8scag9jr.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp9frd16ie.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp65_pwza6.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpc2tccabf.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmphv5ye7_a.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp0hld8_oo.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp8sq9yg6t.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpoph84k1x.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp5034ey77.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpraekdpdq.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpnb4oi83u.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpotqkn7ph.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmphhetn85k.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp7m2c12h6.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp1qq92j7g.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp0vafvigo.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpm8pemgee.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpl5dpqbp6.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpinn4kspg.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp404g_t8h.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpwts5n58c.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp2nttet4b.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpla9uocw7.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmphgm29i11.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpj1ekj86i.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpfgotf_vz.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmprsoe72ug.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpa4xre446.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpfaz6ix3s.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpbo01e0p_.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpl3f81n9s.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpyvohe2qq.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmptnz6tfl1.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp68g4aw_o.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpwjppu47m.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmphz4ogs5i.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpbj97dlmg.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpcsmfakb6.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp1a9dvsks.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp239xdg6q.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp19b0ln9a.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp7mf7300_.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpk2o4c0wm.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpdcku0ar0.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpgrgrjtre.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpj2ds3jx9.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpu362zi29.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpfr4yvq4i.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp2002uj5w.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp6_2wxj2z.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpkz71jmht.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpm5z245f3.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpu52au7ah.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpzn_98hk4.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmprln803m9.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpwa82usl7.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpts80gvld.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp_9hwe0m8.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmps922_bs2.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpigykdd_n.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpw1xzr9ue.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp7dkqoevq.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpar9yhxqo.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpid8e1c_q.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp0okkyx2z.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp341xf55u.vhd",
    "__class__": "Path"
   },
   {
    "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/parallel_patterns/ReduceStream.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpr_35c_6b.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpz_o4p5f8.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpm3dkf0l2.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp_07fs9n5.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpv1q44dia.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp7ezi8136.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpydvm_4dg.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpqud3jj67.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp_sn7ruwe.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmptwm8ii_8.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp961za86b.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpez9_q7gk.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpx59oo5ld.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpxjho0ulo.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp2y4s3jkr.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpx24tgbv2.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp8g568u2p.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpo30atzwy.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmph7xjzrpt.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpgx9b34_j.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpj_if4tri.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp3d8xleeg.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpg9wafv8v.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpdat9gmnx.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpsz8x6dk2.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpmh6_d5i3.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpjbvxze9l.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpdz7k9f6s.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp1xyfpzjh.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpqorpg48m.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp3erdyf1n.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp5uno2smb.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpd3gc2opv.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmps4fx449j.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmppm9hmul_.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp_7v87xpr.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpjgef87zm.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpbodlw5ac.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpg5j3yuax.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpxhxwhmr9.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpkdhn5l7w.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp966oycj0.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp5yyql7ds.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp8f7ebjvr.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpoec_nire.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpianylnwl.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp_3m40xoy.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpzp0mln6a.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp_qkn73vp.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp3vjpvv84.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp38c6b5k4.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpq8rdo9ts.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpbt9wv462.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmph2j_nbcj.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpq87s39lu.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpqfiomgxb.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp4v0o1y7t.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpmlpkj8oj.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpyu1bbhvc.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp4s3sr_0f.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpfam1q7i8.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpqd3td79z.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmplp5a1awa.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp78hksax7.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp52e0pn3i.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpd4f7gi60.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpib971ego.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpkbeblxv_.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp5p3f1b4f.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp421acpho.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpuf7ii4yu.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpphmz8xb9.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpiljzx1im.vhd",
    "__class__": "Path"
   },
   {
    "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/Tpch_pkg.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpsa5st8i7.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp4nqnxag9.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpunqso9f0.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpd5dqs9o1.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmppest29w3.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpdmddxfdg.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpow5qlh8u.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpb8e610lh.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmprfh33nz_.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpgivoeoa0.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp2nafq193.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpk1ngvevc.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpadvyk8yv.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpy8i2dbpd.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpu8a68fgo.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmppuqoqh7d.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpk_peex3b.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpedlh3y9s.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpnnf7vprw.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpt15fks3h.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpf0dcttan.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpjek0qzh9.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp8zoxzjql.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp3ek9ye00.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpg73yx582.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpcyxwhg_7.vhd",
    "__class__": "Path"
   },
   {
    "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/ReduceStage.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpz0tct8ed.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp68l1hgl8.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpknfvsaxk.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp82aums4e.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpzdqgswe5.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp46vml5zo.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpdbgrrty7.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp9wt079fx.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp3wzxn5bw.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpu9nfqz_d.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpdce78u7m.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpg94cjei5.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp2u28m6a3.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp12jdm7ny.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp1er8dxj0.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmprlvqzsns.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpwyw74qyq.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpqnpsk6w4.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpl77ynims.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpo4992g9b.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp3odlqzx3.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpa6pqk14g.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp25itgd_h.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpmb5rcnef.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpq9uifxiq.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpqutfiwjx.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpr4xnmffn.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpgo6nze1p.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpohnw6z8l.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp0weru4qq.vhd",
    "__class__": "Path"
   },
   {
    "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/parallel_patterns/StreamAccumulator.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpey0km6_8.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpa57i0d91.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpbp5ctssr.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmplsrmdcx9.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpp7de1zbu.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpiemqgyx5.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp2066d11g.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp59fo7olf.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp4o376yj6.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpgegoq3kj.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp7uyh_4ix.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpfaorlds3.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp479z9h7r.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpmjdlu1b0.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpq2h4zgla.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpxn0sp1ni.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpef256045.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp9q89jpjf.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpkq4wigoa.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpzofw_oa0.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpkvfgz9nd.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpspd9fqtf.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmptpszlju2.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpaqpsp11f.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpgxnut3o_.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpx1258pvq.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpk9qfjuzv.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp_cz4gza9.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpcucds1m4.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp8szazvpa.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpi08htl3m.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp_lcelx8w.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpu0iy140u.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpfkoj_9uq.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpejs21n0i.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpruh9bc0p.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpc2he1zwa.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpobdb45kd.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpbf5mnbpu.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpm33kzpyr.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpilqftyzw.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpuer41xok.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpzthm8hj7.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpwn7_fey6.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpjjqjgnvr.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpc4aepgaf.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmphfv4pc9j.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpzuv1soih.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpl9uwa581.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmplx_l7_8b.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpwc_388zp.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpdifufjop.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp3af1ctym.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpq22av0fj.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp08_fwwog.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmptjdcw11r.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpq976gska.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpyntm_fld.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpsxy4rego.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp85db7j_n.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmph08w7pfg.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpg0u__e29.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp8vpbk1w5.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp8c23rls8.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpqlsgq2su.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmptjxsjanl.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpcrlkhc6l.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpzxddeslz.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpy_w7_t9h.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpnbvqg3an.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpxf1nnlbc.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp_c56n3dw.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpuza5d005.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmplpnp5gsp.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpewjnh_9m.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpu9fxoski.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpyene6bt8.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpmamnp3pt.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpjv7uc4q7.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp4y470pm6.vhd",
    "__class__": "Path"
   },
   {
    "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/PU.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpr2prgft8.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp1cvod980.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpihjiypex.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp7e8ugh6z.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpyre7rp9y.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpzzk3n75e.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp0utz484l.vhd",
    "__class__": "Path"
   },
   {
    "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/WriterInterface.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp0bao2p3h.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpljbb658m.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpl89bepmp.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp7k76rz_6.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpgx9xmvpk.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpsijq8ik9.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp_0mgo368.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpqps8_ktd.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp4cvk6htg.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpjc_4zo0d.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp3r9md79w.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpmtpjmidj.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmplb0rubfj.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp4y8q_xxb.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpwe5leo9r.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpgx_gu9t0.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp48ss_tt5.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpcizcbwkq.vhd",
    "__class__": "Path"
   },
   {
    "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/PriceSummary.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpkro3ccad.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpzulh5r4m.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp3eqc0cxt.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp972y72jv.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp6w36eq4q.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpxgr7ln6o.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp_pas7ah7.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpqceryv57.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp0kl5mkpu.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpsxa5aqg4.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpr7u4pczr.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpp3olt0b4.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpyb9qj8hc.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp2qdfj9gq.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpx5c4tjch.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpn1yxfjjy.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmprjwy8swm.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmppbffh3of.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmplcxw_ty9.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpxojqi7md.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpfew5uotx.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpz1vrzujz.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmptwy2yo9q.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp56ix32hs.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp__65js38.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpki047ahy.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpluampuo_.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpp6yqndxs.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpavgi3hpj.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpukxdv5l9.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpixp4crz5.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmploshabl7.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpqap5cl79.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpb72y8s6x.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpb_3dsfz6.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpih13m1qm.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpefw0iwut.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpz1xyk943.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpf1ayus88.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp20zn049j.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpwxbrpqff.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmplozlmisx.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp8x0n9hjj.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp4jmfh4ef.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpeaew4789.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpmz53ejs8.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpprshcsjj.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp99givht1.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpb8tcm7vj.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpmz4mzyka.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp2kydb3jr.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp1tztc1g0.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpm_pe088r.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmplvbq2yrp.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmprilq_pw1.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp20a75wi1.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp4ag9v9iz.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpf2q_ixrr.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmph36r7tzm.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp4w5cmgrt.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpgo7sc2kn.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpkdm_56wx.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmps0_xvc3a.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp8cs7qmgq.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpwtiscjhc.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpt0_18v07.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpp1h6vbgb.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpp7n28sen.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp4ci6rkw8.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp9_3mk8u1.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmppso9u75c.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp3_b3t3eo.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpy4uqthph.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmplkhyzr3_.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp8v0d0ejh.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp1jq69q7o.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmprp3gjd6d.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp6dcp71l4.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpdpg6h3v1.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpvmp7kyaz.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmplanqwh3n.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpzbgz3ufl.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp_xhv4b_k.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpeu4iiyir.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp_ybuy_56.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpclwmg5ho.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpxj5s1ssb.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpqbuybv3z.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpebglznte.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp2o8s2fka.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp6wqyyx_g.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpotcrvmuq.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp7vc2ljn1.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpwvhr_vr6.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp79si5oj9.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmptx55evhw.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp9cirjjn1.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpew400nmk.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpqo12o5xv.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpxdrp678b.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpf0752ktd.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp7ea028ma.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp12xg_9cm.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmposobe2_0.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp8a9kewsi.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp1vo6wvpe.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmprc7alu5g.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpu9puk2jz.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpl1rwleuo.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp7rd11qku.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp4ewo45fj.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp0x7gn892.vhd",
    "__class__": "Path"
   },
   {
    "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/util/UtilRam_pkg.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp21jglhaq.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp_5g7ys0f.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp4hxlyvjo.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpdwmamjs4.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpwr5v0g_1.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpregnpqh1.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp6cfgdm8f.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmph8z67hcm.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmphrljpipp.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmplirpw0p3.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpm62q797c.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp4lkhxuoh.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmppota8vue.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpb_clt4d0.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpcjaybywq.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpxqkhq5p6.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp2py6en0u.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmppvvaqlk_.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp9icitt6j.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpq144ie5z.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpkz6g11iq.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpxolv8lfi.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpnshe881l.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp9lrgcstc.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmprv7fs_34.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpdl2aktsp.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpsy_x516y.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpd74olbh8.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpbnm8nw8l.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpw5__3lcu.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp1b_xl2z5.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpf8znns3b.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpjl4hmgts.vhd",
    "__class__": "Path"
   }
  ],
  "design_units": [
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayCmdCtrlMerger.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "ArrayCmdCtrlMerger",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      25,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamBuffer.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "StreamBuffer",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      28,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/PriceSummary.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "PriceSummary",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      18,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/util/UtilMisc_pkg.vhd",
     "__class__": "Path"
    },
    "type_": "package",
    "name": {
     "name": "UtilMisc_pkg",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      19,
      8
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/vhdl/93/IEEE/math_real.vhd",
     "__class__": "Path"
    },
    "type_": "package",
    "name": {
     "name": "math_real",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      53,
      8
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/Buffer_pkg.vhd",
     "__class__": "Path"
    },
    "type_": "package",
    "name": {
     "name": "Buffer_pkg",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      18,
      8
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/PredicateCounter.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "PredicateCounter",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/PriceSummary_l.gen.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "PriceSummary_l",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      23,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/ReduceOnGroupBy.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "ReduceOnGroupBy",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      9,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamReshaper.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "StreamReshaper",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      93,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferReaderCmdGenBusReq.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "BufferReaderCmdGenBusReq",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      27,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/interconnect/BusWriteBuffer.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "BusWriteBuffer",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      32,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/interconnect/BusReadArbiterVec.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "BusReadArbiterVec",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      27,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/vhdl/2008/IEEE/numeric_std_unsigned.vhdl",
     "__class__": "Path"
    },
    "type_": "package",
    "name": {
     "name": "numeric_std_unsigned",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      51,
      8
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/vhdl/2008/IEEE/std_logic_textio.vhdl",
     "__class__": "Path"
    },
    "type_": "package",
    "name": {
     "name": "std_logic_textio",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      41,
      8
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/MergeOp.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "MergeOp",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      32,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderNull.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "ArrayReaderNull",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      26,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamGearboxSerializer.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "StreamGearboxSerializer",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      30,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/util/UtilRam1R1W.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "UtilRam1R1W",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      24,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/interconnect/Interconnect_pkg.vhd",
     "__class__": "Path"
    },
    "type_": "package",
    "name": {
     "name": "Interconnect_pkg",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      21,
      8
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayConfigParse_pkg.vhd",
     "__class__": "Path"
    },
    "type_": "package",
    "name": {
     "name": "ArrayConfigParse_pkg",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      18,
      8
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/vhdl/2008/IEEE/contexts.vhdl",
     "__class__": "Path"
    },
    "type_": "context",
    "name": {
     "name": "ieee_std_context",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      5,
      8
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/vhdl/2008/IEEE/fixed_float_types.vhdl",
     "__class__": "Path"
    },
    "type_": "package",
    "name": {
     "name": "fixed_float_types",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      39,
      8
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/mmio_pkg.gen.vhd",
     "__class__": "Path"
    },
    "type_": "package",
    "name": {
     "name": "mmio_pkg",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      10,
      8
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderLevel.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "ArrayReaderLevel",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      26,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/util/UtilStr_pkg.vhd",
     "__class__": "Path"
    },
    "type_": "package",
    "name": {
     "name": "UtilStr_pkg",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      26,
      8
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/vhdl/2008/IEEE/float_generic_pkg.vhdl",
     "__class__": "Path"
    },
    "type_": "package",
    "name": {
     "name": "float_generic_pkg",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      45,
      8
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/vhdl/2008/IEEE/float_pkg.vhdl",
     "__class__": "Path"
    },
    "type_": "package",
    "name": {
     "name": "float_pkg",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      41,
      8
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/interconnect/BusWriteArbiterVec.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "BusWriteArbiterVec",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      27,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamSlice.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "StreamSlice",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      23,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferReader.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "BufferReader",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      25,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/util/UtilRam_pkg.vhd",
     "__class__": "Path"
    },
    "type_": "package",
    "name": {
     "name": "UtilRam_pkg",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      19,
      8
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamElementCounter.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "StreamElementCounter",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      28,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/vhdl/2008/IEEE/math_real.vhdl",
     "__class__": "Path"
    },
    "type_": "package",
    "name": {
     "name": "math_real",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      47,
      8
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrow/Arrow_pkg.vhd",
     "__class__": "Path"
    },
    "type_": "package",
    "name": {
     "name": "Arrow_pkg",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      18,
      8
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderStruct.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "ArrayReaderStruct",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      26,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferReaderRespCtrl.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "BufferReaderRespCtrl",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      25,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/PriceSummary_Nucleus.gen.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "PriceSummary_Nucleus",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      24,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/vhdmmio_pkg.gen.vhd",
     "__class__": "Path"
    },
    "type_": "package",
    "name": {
     "name": "vhdmmio_pkg",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      5,
      8
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/vhdl/2008/IEEE/numeric_bit.vhdl",
     "__class__": "Path"
    },
    "type_": "package",
    "name": {
     "name": "numeric_bit",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      55,
      8
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/mmio.gen.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "mmio",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderListSyncDecoder.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "ArrayReaderListSyncDecoder",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      23,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/vhdl/2008/IEEE/contexts.vhdl",
     "__class__": "Path"
    },
    "type_": "context",
    "name": {
     "name": "ieee_bit_context",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      0,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/Tpch_pkg.vhd",
     "__class__": "Path"
    },
    "type_": "package",
    "name": {
     "name": "Tpch_pkg",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      9,
      8
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferReaderResp.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "BufferReaderResp",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      25,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayWriterListSync.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "ArrayWriterListSync",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      41,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderArb.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "ArrayReaderArb",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      27,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/AvgOp.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "AvgOp",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      31,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderUnlockCombine.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "ArrayReaderUnlockCombine",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      21,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/vhdl/93/IEEE/numeric_std.vhd",
     "__class__": "Path"
    },
    "type_": "package",
    "name": {
     "name": "numeric_std",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      63,
      8
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderList.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "ArrayReaderList",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      27,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/vhdl/2008/IEEE/float_generic_pkg.vhdl",
     "__class__": "Path"
    },
    "type_": "package",
    "name": {
     "name": "fixed_pkg",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      66,
      12
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamNormalizer.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "StreamNormalizer",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      32,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/PriceSummary_Mantle.gen.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "PriceSummary_Mantle",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      23,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/parallel_patterns/StreamSliceArray.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "StreamSliceArray",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      13,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamArb.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "StreamArb",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      28,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferWriterPreCmdGen.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "BufferWriterPreCmdGen",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      23,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamGearbox.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "StreamGearbox",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      30,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/SumOp.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "SumOp",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      31,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferWriterCmdGenBusReq.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "BufferWriterCmdGenBusReq",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      27,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferWriterPrePadder.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "BufferWriterPrePadder",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      29,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamSync.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "StreamSync",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      27,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamPipelineControl.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "StreamPipelineControl",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      46,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/vhdl/2008/IEEE/numeric_std.vhdl",
     "__class__": "Path"
    },
    "type_": "package",
    "name": {
     "name": "numeric_std",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      65,
      8
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/parallel_patterns/ParallelPatterns_pkg.vhd",
     "__class__": "Path"
    },
    "type_": "package",
    "name": {
     "name": "ParallelPatterns_pkg",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      25,
      8
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/vhdl/2008/IEEE/fixed_generic_pkg.vhdl",
     "__class__": "Path"
    },
    "type_": "package",
    "name": {
     "name": "fixed_generic_pkg",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      45,
      8
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/parallel_patterns/ReduceStream.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "ReduceStream",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      7,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamPrefixSum.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "StreamPrefixSum",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      33,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/Filter.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "FILTER",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      16,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/vhdl/93/IEEE/std_logic_1164.vhd",
     "__class__": "Path"
    },
    "type_": "package",
    "name": {
     "name": "std_logic_1164",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      35,
      8
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/Stream_pkg.vhd",
     "__class__": "Path"
    },
    "type_": "package",
    "name": {
     "name": "Stream_pkg",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      19,
      8
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReader.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "ArrayReader",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      24,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/AxiTop.gen.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "AxiTop",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      31,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayWriterListPrim.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "ArrayWriterListPrim",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      27,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/axi/AxiWriteConverter.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "AxiWriteConverter",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      36,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/PU.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayWriterLevel.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "ArrayWriterLevel",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      26,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/HashTable.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "HashTable",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      12,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderListPrim.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "ArrayReaderListPrim",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      27,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/vhdl/2008/IEEE/numeric_bit_unsigned.vhdl",
     "__class__": "Path"
    },
    "type_": "package",
    "name": {
     "name": "numeric_bit_unsigned",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      49,
      8
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/axi/Axi_pkg.vhd",
     "__class__": "Path"
    },
    "type_": "package",
    "name": {
     "name": "Axi_pkg",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      19,
      8
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferWriter.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "BufferWriter",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      25,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/vhdl/2008/IEEE/std_logic_1164.vhdl",
     "__class__": "Path"
    },
    "type_": "package",
    "name": {
     "name": "std_logic_1164",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      52,
      8
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferWriterPre.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "BufferWriterPre",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      27,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/vhdl/2008/IEEE/fixed_pkg.vhdl",
     "__class__": "Path"
    },
    "type_": "package",
    "name": {
     "name": "fixed_pkg",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      41,
      8
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderListSync.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "ArrayReaderListSync",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      25,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/parallel_patterns/StreamAccumulator.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "StreamAccumulator",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      29,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/util/UtilInt_pkg.vhd",
     "__class__": "Path"
    },
    "type_": "package",
    "name": {
     "name": "UtilInt_pkg",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      19,
      8
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/util/UtilConv_pkg.vhd",
     "__class__": "Path"
    },
    "type_": "package",
    "name": {
     "name": "UtilConv_pkg",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      19,
      8
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/ReduceStage.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "ReduceStage",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      14,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamFIFOCounter.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "StreamFIFOCounter",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      22,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferReaderPost.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "BufferReaderPost",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      25,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayWriterArb.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "ArrayWriterArb",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      27,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/parallel_patterns/SequenceStream.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "SequenceStream",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      31,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/CAM.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "CAM",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      9,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/WriterInterface.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "StringWriterInterface",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      6,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamPipelineBarrel.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "StreamPipelineBarrel",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      27,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamFIFO.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "StreamFIFO",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      30,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/vhdl/93/IEEE/numeric_bit.vhd",
     "__class__": "Path"
    },
    "type_": "package",
    "name": {
     "name": "numeric_bit",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      60,
      8
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/vhdl/93/IEEE/math_complex.vhd",
     "__class__": "Path"
    },
    "type_": "package",
    "name": {
     "name": "math_complex",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      56,
      8
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayConfig_pkg.vhd",
     "__class__": "Path"
    },
    "type_": "package",
    "name": {
     "name": "ArrayConfig_pkg",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      18,
      8
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/axi/AxiReadConverter.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "AxiReadConverter",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      34,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayWriter.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "ArrayWriter",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      25,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamGearboxParallelizer.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "StreamGearboxParallelizer",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      65,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/Array_pkg.vhd",
     "__class__": "Path"
    },
    "type_": "package",
    "name": {
     "name": "Array_pkg",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      22,
      8
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferReaderCmd.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "BufferReaderCmd",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      26,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/interconnect/BusReadBuffer.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "BusReadBuffer",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      32,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/vhdl/2008/IEEE/math_complex.vhdl",
     "__class__": "Path"
    },
    "type_": "package",
    "name": {
     "name": "math_complex",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      49,
      8
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/Float_to_Fixed.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "Float_to_Fixed",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      14,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   }
  ],
  "__class__": "Database"
 },
 "__version__": "0.7.3"
}