{"vcs1":{"timestamp_begin":1681615713.589618532, "rt":0.56, "ut":0.16, "st":0.12}}
{"vcselab":{"timestamp_begin":1681615714.179168225, "rt":0.84, "ut":0.20, "st":0.13}}
{"link":{"timestamp_begin":1681615715.044223541, "rt":0.71, "ut":0.06, "st":0.36}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681615713.299220963}
{"VCS_COMP_START_TIME": 1681615713.299220963}
{"VCS_COMP_END_TIME": 1681615716.343367549}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338300}}
{"stitch_vcselab": {"peak_mem": 222604}}
