
---------- Begin Simulation Statistics ----------
final_tick                                14353959375                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    273                       # Simulator instruction rate (inst/s)
host_mem_usage                                7466656                       # Number of bytes of host memory used
host_op_rate                                      280                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 25110.13                       # Real time elapsed on the host
host_tick_rate                                 359953                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     6864212                       # Number of instructions simulated
sim_ops                                       7042977                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.009038                       # Number of seconds simulated
sim_ticks                                  9038470000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             68.018370                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   19994                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                29395                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                394                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2790                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             24376                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               3675                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            4708                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1033                       # Number of indirect misses.
system.cpu.branchPred.lookups                   45427                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    7680                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          731                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      240596                       # Number of instructions committed
system.cpu.committedOps                        270497                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.247498                       # CPI: cycles per instruction
system.cpu.discardedOps                          8119                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             136994                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             66771                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            32123                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          669101                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.235433                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      394                       # number of quiesce instructions executed
system.cpu.numCycles                          1021931                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       394                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  152589     56.41%     56.41% # Class of committed instruction
system.cpu.op_class_0::IntMult                    942      0.35%     56.76% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     56.76% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     56.76% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     56.76% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     56.76% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     56.76% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     56.76% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     56.76% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     56.76% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     56.76% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     56.76% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     56.76% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     56.76% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     56.76% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     56.76% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     56.76% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     56.76% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     56.76% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     56.76% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     56.76% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     56.76% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     56.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     56.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     56.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     56.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     56.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     56.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     56.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     56.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     56.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     56.76% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     56.76% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     56.76% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     56.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     56.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     56.76% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     56.76% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     56.76% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     56.76% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     56.76% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     56.76% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     56.76% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     56.76% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     56.76% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     56.76% # Class of committed instruction
system.cpu.op_class_0::MemRead                  69854     25.82%     82.58% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 47112     17.42%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   270497                       # Class of committed instruction
system.cpu.quiesceCycles                     13439621                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          352830                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           11                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          238                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           793                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  14353959375                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  14353959375                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  14353959375                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  14353959375                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              164516                       # Transaction distribution
system.membus.trans_dist::ReadResp             164945                       # Transaction distribution
system.membus.trans_dist::WriteReq              88865                       # Transaction distribution
system.membus.trans_dist::WriteResp             88865                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          125                       # Transaction distribution
system.membus.trans_dist::CleanEvict              103                       # Transaction distribution
system.membus.trans_dist::ReadExReq               130                       # Transaction distribution
system.membus.trans_dist::ReadExResp              130                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            234                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           195                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          500                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          500                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           55                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1608                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port          791                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         6430                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         8884                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       498724                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       498724                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 508108                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        14976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        14976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         3216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        27392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         8849                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        40865                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     15958908                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     15958908                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                16014749                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            254288                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000083                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.009087                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  254267     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                      21      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              254288                       # Request fanout histogram
system.membus.reqLayer6.occupancy           656097750                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               7.3                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             8128375                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              461359                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1556000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  14353959375                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            6271845                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1005230770                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             11.1                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1173750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  14353959375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      7250785                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      1812696                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      9063481                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      1812696                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      7250785                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      9063481                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      9063481                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      9063481                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     18126962                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  14353959375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  14353959375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  14353959375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       196608                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       196608                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       357553                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       357553                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          100                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          196                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         3430                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         6430                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        36896                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        57376                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        24576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       999426                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1024002                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1108322                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          140                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          308                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2860                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         5390                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         8849                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       590196                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       917876                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     15990788                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     16384004                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     17638925                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1848762000                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             20.5                       # Network utilization (%)
system.acctest.local_bus.numRequests          1219467                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          782                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.11                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   1507893356                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         16.7                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    948145000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         10.5                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  14353959375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  14353959375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  14353959375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       245760                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        55296                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     14501569                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      5438089                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      7250785                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     27190443                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      7250785                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      5438089                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     12688873                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     14501569                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     12688873                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     12688873                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     39879316                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  14353959375                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  14353959375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  14353959375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  14353959375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  14353959375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  14353959375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  14353959375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      5438089                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     12688873                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       18126962                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      5438089                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1869785                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       7307874                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      5438089                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     18126962                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1869785                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      25434836                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  14353959375                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       164114                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       164114                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        85248                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        85248                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         8208                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       487426                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       498724                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       262516                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     15597572                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     15958908                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       304398                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       304398    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       304398                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    709589000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          7.9                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    905807000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         10.0                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  14353959375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     11981728                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       393216                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     12637088                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       327680                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       328052                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       655732                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      2995432                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      3015912                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        81920                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        10256                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        92176                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1325636750                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     29003139                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     43504708                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1398144597                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     36253924                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     36295081                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     72549004                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1361890674                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     65298220                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     43504708                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1470693602                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  14353959375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  14353959375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  14353959375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  14353959375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     15138820                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      5111808                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     20512772                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      8519680                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     10878980                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     19398660                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      3784705                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       159744                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      3952641                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2129920                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       339969                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2469889                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     21752354                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1674931709                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    565561207                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      7250785                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2269496054                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    942602011                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1203630703                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2146232714                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     21752354                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2617533720                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1769191910                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      7250785                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4415728768                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  14353959375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  14353959375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  14353959375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  14353959375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  14353959375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  14353959375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  14353959375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  14353959375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  14353959375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  14353959375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  14353959375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  14353959375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  14353959375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  14353959375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  14353959375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  14353959375                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  14353959375                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  14353959375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  14353959375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        14976                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1408                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        16384                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        14976                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        14976                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          234                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           22                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          256                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      1656918                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       155779                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        1812696                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      1656918                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      1656918                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      1656918                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       155779                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       1812696                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  14353959375                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  14353959375                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  14353959375                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  14353959375                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  14353959375                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  14353959375                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  14353959375                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  14353959375                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  14353959375                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  14353959375                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  14353959375                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  14353959375                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  14353959375                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  14353959375                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma          372                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     10485764                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          19392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10522428                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks         8000                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      5111808                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5463872                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma            8                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       163841                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             303                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              164417                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          125                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        79872                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              85373                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        41157                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1160125995                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1869785                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           2145496                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1164182434                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         885106                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     29003139                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    565561207                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      7250785                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      1812696                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            604512932                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         885106                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     29044296                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1725687201                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      7250785                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      1812696                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1869785                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          2145496                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1768695365                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       125.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      4104.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    243587.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       302.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003183534000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          270                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          270                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              296882                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              90751                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      164417                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      85373                       # Number of write requests accepted
system.mem_ctrls.readBursts                    164417                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    85373                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    127                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             10285                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             10290                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10266                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             10283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             10249                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10250                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             10260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             10251                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             10249                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             10266                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10257                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            10263                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            10269                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            10288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            10291                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            10273                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5347                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5354                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5347                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5349                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5348                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5353                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5347                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5333                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5319                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5325                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5322                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5337                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5323                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5322                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5332                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.85                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      29.12                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   5387795830                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  821450000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              9700408330                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32794.42                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59044.42                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       342                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   153212                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   79505                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.26                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.13                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     2                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                164415                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                85373                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     459                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     241                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     658                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     924                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  144077                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    5820                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    5786                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    5792                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      88                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     310                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     36                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  14344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  13432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1829                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1077                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1010                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    996                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        16951                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    942.575659                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   867.201831                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   230.766037                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          440      2.60%      2.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          368      2.17%      4.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          215      1.27%      6.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          298      1.76%      7.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          304      1.79%      9.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          222      1.31%     10.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          241      1.42%     12.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          337      1.99%     14.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        14526     85.69%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        16951                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          270                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     608.485185                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1320.449022                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           191     70.74%     70.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            1      0.37%     71.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.37%     71.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.37%     71.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           32     11.85%     83.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.37%     84.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           33     12.22%     96.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.37%     96.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.37%     97.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      0.37%     97.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7040-7167            6      2.22%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7295            1      0.37%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           270                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          270                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     316.214815                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     65.316281                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    452.476899                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            172     63.70%     63.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             8      2.96%     66.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             4      1.48%     68.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            1      0.37%     68.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            1      0.37%     68.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            1      0.37%     69.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            3      1.11%     70.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            2      0.74%     71.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703            1      0.37%     71.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           12      4.44%     75.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           65     24.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           270                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               10514560                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    8128                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5464192                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10522428                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5463872                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1163.31                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       604.55                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1164.18                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    604.51                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        13.81                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.09                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.72                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    9038351875                       # Total gap between requests
system.mem_ctrls.avgGap                      36183.80                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma          372                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     10477700                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        19328                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         9280                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       262144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      5111808                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        15424                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 41157.408278170973                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1159233808.376860380173                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1869785.483605079120                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2138415.019356152043                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1026722.443068351131                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 29003138.805572181940                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 565561206.708657503128                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 7250784.701393045485                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 1706483.508823949145                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma            8                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       163841                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          303                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          125                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         4096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        79872                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma       430375                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   9669446330                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     16744110                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     13787515                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   5101307500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  32100993005                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 122453772250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma    321196750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma     81470750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     53796.88                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     59017.26                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     63185.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     45503.35                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  40810460.00                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   7837156.50                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1533125.15                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    313668.70                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma    318245.12                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         8365527.450000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         5837924.400000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        298807893.750000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       118654075.500000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     86517093.600004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     87071536.274996                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     110308924.500000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       715562975.475007                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         79.168596                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5751827875                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    488880000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2798565500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  14353959375                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 788                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           394                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     21319585.342640                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    131800133.061739                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          394    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        21500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545306750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             394                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      5954042750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   8399916625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  14353959375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        95755                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            95755                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        95755                       # number of overall hits
system.cpu.icache.overall_hits::total           95755                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          234                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            234                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          234                       # number of overall misses
system.cpu.icache.overall_misses::total           234                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     10158125                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     10158125                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     10158125                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     10158125                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        95989                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        95989                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        95989                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        95989                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002438                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002438                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002438                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002438                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43410.790598                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43410.790598                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43410.790598                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43410.790598                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          234                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          234                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          234                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          234                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      9788625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      9788625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      9788625                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      9788625                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002438                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002438                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002438                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002438                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41831.730769                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41831.730769                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41831.730769                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41831.730769                       # average overall mshr miss latency
system.cpu.icache.replacements                     32                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        95755                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           95755                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          234                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           234                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     10158125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     10158125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        95989                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        95989                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002438                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002438                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43410.790598                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43410.790598                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          234                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          234                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      9788625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      9788625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002438                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002438                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41831.730769                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41831.730769                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  14353959375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           403.551472                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                 306                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                32                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              9.562500                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   403.551472                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.788186                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.788186                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          416                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          323                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           83                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            192212                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           192212                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  14353959375                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  14353959375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  14353959375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       113856                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           113856                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       113856                       # number of overall hits
system.cpu.dcache.overall_hits::total          113856                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          433                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            433                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          433                       # number of overall misses
system.cpu.dcache.overall_misses::total           433                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     33715750                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     33715750                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     33715750                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     33715750                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       114289                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       114289                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       114289                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       114289                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003789                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003789                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003789                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003789                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 77865.473441                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 77865.473441                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 77865.473441                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 77865.473441                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          125                       # number of writebacks
system.cpu.dcache.writebacks::total               125                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          108                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          108                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          108                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          108                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          325                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          325                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          325                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          325                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         4019                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4019                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     24597000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     24597000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     24597000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     24597000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      8738875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      8738875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002844                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002844                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002844                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002844                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 75683.076923                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75683.076923                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 75683.076923                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75683.076923                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2174.390396                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2174.390396                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    196                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        70829                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           70829                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          195                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           195                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     14383125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     14383125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        71024                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        71024                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002746                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002746                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 73759.615385                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 73759.615385                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          195                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          195                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          402                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          402                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     14083750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     14083750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      8738875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      8738875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002746                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002746                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 72224.358974                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72224.358974                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21738.495025                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21738.495025                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        43027                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          43027                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          238                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          238                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     19332625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     19332625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        43265                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        43265                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005501                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005501                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 81229.516807                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 81229.516807                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          108                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          108                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          130                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          130                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         3617                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         3617                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     10513250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     10513250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003005                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003005                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 80871.153846                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 80871.153846                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  14353959375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           467.242957                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              135512                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               196                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            691.387755                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   467.242957                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.912584                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.912584                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          489                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          467                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.955078                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            457481                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           457481                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  14353959375                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  14353959375                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                14354045000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    273                       # Simulator instruction rate (inst/s)
host_mem_usage                                7466788                       # Number of bytes of host memory used
host_op_rate                                      280                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 25110.24                       # Real time elapsed on the host
host_tick_rate                                 359955                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     6864221                       # Number of instructions simulated
sim_ops                                       7042992                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.009039                       # Number of seconds simulated
sim_ticks                                  9038555625                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             68.015919                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   19996                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                29399                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                395                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2792                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             24376                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               3675                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            4708                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1033                       # Number of indirect misses.
system.cpu.branchPred.lookups                   45433                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    7682                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          731                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      240605                       # Number of instructions committed
system.cpu.committedOps                        270512                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.247908                       # CPI: cycles per instruction
system.cpu.discardedOps                          8126                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             137011                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             66771                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            32126                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          669194                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.235410                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      394                       # number of quiesce instructions executed
system.cpu.numCycles                          1022068                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       394                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  152597     56.41%     56.41% # Class of committed instruction
system.cpu.op_class_0::IntMult                    942      0.35%     56.76% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     56.76% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     56.76% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     56.76% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     56.76% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     56.76% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     56.76% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     56.76% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     56.76% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     56.76% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     56.76% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     56.76% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     56.76% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     56.76% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     56.76% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     56.76% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     56.76% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     56.76% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     56.76% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     56.76% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     56.76% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     56.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     56.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     56.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     56.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     56.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     56.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     56.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     56.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     56.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     56.76% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     56.76% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     56.76% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     56.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     56.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     56.76% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     56.76% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     56.76% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     56.76% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     56.76% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     56.76% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     56.76% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     56.76% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     56.76% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     56.76% # Class of committed instruction
system.cpu.op_class_0::MemRead                  69860     25.83%     82.58% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 47112     17.42%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   270512                       # Class of committed instruction
system.cpu.quiesceCycles                     13439621                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          352874                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           11                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          239                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           795                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  14354045000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  14354045000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  14354045000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  14354045000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              164516                       # Transaction distribution
system.membus.trans_dist::ReadResp             164946                       # Transaction distribution
system.membus.trans_dist::WriteReq              88865                       # Transaction distribution
system.membus.trans_dist::WriteResp             88865                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          126                       # Transaction distribution
system.membus.trans_dist::CleanEvict              103                       # Transaction distribution
system.membus.trans_dist::ReadExReq               130                       # Transaction distribution
system.membus.trans_dist::ReadExResp              130                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            234                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           196                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          500                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          500                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           55                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1608                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port          794                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         6430                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         8887                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       498724                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       498724                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 508111                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        14976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        14976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         3216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        27520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         8849                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        40993                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     15958908                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     15958908                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                16014877                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            254289                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000083                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.009087                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  254268     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                      21      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              254289                       # Request fanout histogram
system.membus.reqLayer6.occupancy           656105000                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               7.3                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             8128375                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              461359                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1556000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  14354045000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            6277595                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1005230770                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             11.1                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1173750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  14354045000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      7250716                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      1812679                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      9063395                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      1812679                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      7250716                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      9063395                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      9063395                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      9063395                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     18126790                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  14354045000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  14354045000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  14354045000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       196608                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       196608                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       357553                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       357553                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          100                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          196                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         3430                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         6430                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        36896                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        57376                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        24576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       999426                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1024002                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1108322                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          140                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          308                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2860                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         5390                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         8849                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       590196                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       917876                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     15990788                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     16384004                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     17638925                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1848762000                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             20.5                       # Network utilization (%)
system.acctest.local_bus.numRequests          1219467                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          782                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.11                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   1507893356                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         16.7                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    948145000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         10.5                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  14354045000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  14354045000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  14354045000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       245760                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        55296                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     14501432                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      5438037                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      7250716                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     27190185                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      7250716                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      5438037                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     12688753                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     14501432                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     12688753                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     12688753                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     39878938                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  14354045000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  14354045000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  14354045000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  14354045000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  14354045000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  14354045000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  14354045000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      5438037                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     12688753                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       18126790                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      5438037                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1869768                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       7307805                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      5438037                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     18126790                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1869768                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      25434595                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  14354045000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       164114                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       164114                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        85248                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        85248                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         8208                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       487426                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       498724                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       262516                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     15597572                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     15958908                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       304398                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       304398    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       304398                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    709589000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          7.9                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    905807000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         10.0                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  14354045000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     11981728                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       393216                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     12637088                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       327680                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       328052                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       655732                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      2995432                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      3015912                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        81920                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        10256                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        92176                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1325624192                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     29002864                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     43504296                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1398131352                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     36253580                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     36294737                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     72548317                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1361877772                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     65297601                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     43504296                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1470679670                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  14354045000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  14354045000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  14354045000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  14354045000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     15138820                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      5111808                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     20512772                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      8519680                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     10878980                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     19398660                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      3784705                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       159744                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      3952641                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2129920                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       339969                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2469889                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     21752148                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1674915841                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    565555849                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      7250716                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2269474554                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    942593082                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1203619301                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2146212382                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     21752148                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2617508923                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1769175150                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      7250716                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4415686937                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  14354045000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  14354045000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  14354045000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  14354045000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  14354045000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  14354045000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  14354045000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  14354045000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  14354045000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  14354045000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  14354045000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  14354045000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  14354045000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  14354045000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  14354045000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  14354045000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  14354045000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  14354045000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  14354045000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        14976                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1408                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        16384                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        14976                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        14976                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          234                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           22                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          256                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      1656902                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       155777                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        1812679                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      1656902                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      1656902                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      1656902                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       155777                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       1812679                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  14354045000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  14354045000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  14354045000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  14354045000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  14354045000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  14354045000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  14354045000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  14354045000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  14354045000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  14354045000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  14354045000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  14354045000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  14354045000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  14354045000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma          372                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     10485764                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          19456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10522492                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks         8064                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      5111808                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5463936                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma            8                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       163841                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             304                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              164418                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          126                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        79872                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              85374                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        41157                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1160115005                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1869768                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           2152556                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1164178486                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         892178                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     29002864                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    565555849                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      7250716                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      1812679                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            604514286                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         892178                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     29044021                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1725670854                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      7250716                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      1812679                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1869768                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          2152556                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1768692772                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       126.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      4104.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    243587.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       303.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003183534000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          270                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          270                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              296885                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              90751                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      164418                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      85374                       # Number of write requests accepted
system.mem_ctrls.readBursts                    164418                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    85374                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    127                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             10285                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             10290                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10266                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             10283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             10249                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10250                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             10260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             10251                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             10249                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             10266                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10257                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            10264                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            10269                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            10288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            10291                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            10273                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5347                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5354                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5347                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5349                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5348                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5353                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5347                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5333                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5319                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5325                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5322                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5337                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5323                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5322                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5332                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.85                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      29.12                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   5387795830                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  821455000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              9700434580                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32794.22                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59044.22                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       342                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   153213                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   79505                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.26                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.13                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     2                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                164416                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                85374                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     460                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     241                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     658                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     924                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  144077                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    5820                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    5786                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    5792                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      88                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     310                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     36                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  14344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  13432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1829                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1077                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1010                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    996                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        16951                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    942.575659                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   867.201831                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   230.766037                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          440      2.60%      2.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          368      2.17%      4.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          215      1.27%      6.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          298      1.76%      7.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          304      1.79%      9.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          222      1.31%     10.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          241      1.42%     12.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          337      1.99%     14.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        14526     85.69%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        16951                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          270                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     608.485185                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1320.449022                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           191     70.74%     70.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            1      0.37%     71.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.37%     71.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.37%     71.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           32     11.85%     83.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.37%     84.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           33     12.22%     96.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.37%     96.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.37%     97.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      0.37%     97.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7040-7167            6      2.22%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7295            1      0.37%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           270                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          270                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     316.214815                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     65.316281                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    452.476899                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            172     63.70%     63.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             8      2.96%     66.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             4      1.48%     68.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            1      0.37%     68.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            1      0.37%     68.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            1      0.37%     69.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            3      1.11%     70.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            2      0.74%     71.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703            1      0.37%     71.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           12      4.44%     75.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           65     24.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           270                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               10514624                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    8128                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5464192                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10522492                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5463936                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1163.31                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       604.54                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1164.18                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    604.51                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        13.81                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.09                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.72                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    9038613750                       # Total gap between requests
system.mem_ctrls.avgGap                      36184.56                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma          372                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     10477700                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        19392                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         9280                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       262144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      5111808                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        15424                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 41157.018381462913                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1159222826.600682735443                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1869767.770555707626                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2145475.538853034377                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1026712.716612838209                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 29002864.049973692745                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 565555848.974487066269                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 7250716.012493423186                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 1706467.342784096720                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma            8                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       163841                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          304                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          126                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         4096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        79872                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma       430375                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   9669446330                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     16744110                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     13813765                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   5101307500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  32100993005                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 122453772250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma    321196750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma     81470750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     53796.88                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     59017.26                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     63185.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     45440.02                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  40486567.46                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   7837156.50                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1533125.15                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    313668.70                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma    318245.12                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         8365527.450000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         5837924.400000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        298809712.500000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       118654075.500000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     86517093.600004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     87073833.824996                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     110308924.500000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       715567091.775007                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         79.168301                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5751827875                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    488880000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2798651125                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  14354045000                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 788                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           394                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     21319585.342640                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    131800133.061739                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          394    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        21500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545306750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             394                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      5954128375                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   8399916625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  14354045000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        95767                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            95767                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        95767                       # number of overall hits
system.cpu.icache.overall_hits::total           95767                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          234                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            234                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          234                       # number of overall misses
system.cpu.icache.overall_misses::total           234                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     10158125                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     10158125                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     10158125                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     10158125                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        96001                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        96001                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        96001                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        96001                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002437                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002437                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002437                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002437                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43410.790598                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43410.790598                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43410.790598                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43410.790598                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          234                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          234                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          234                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          234                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      9788625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      9788625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      9788625                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      9788625                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002437                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002437                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002437                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002437                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41831.730769                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41831.730769                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41831.730769                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41831.730769                       # average overall mshr miss latency
system.cpu.icache.replacements                     32                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        95767                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           95767                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          234                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           234                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     10158125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     10158125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        96001                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        96001                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002437                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002437                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43410.790598                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43410.790598                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          234                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          234                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      9788625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      9788625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002437                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002437                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41831.730769                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41831.730769                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  14354045000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           403.551590                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2029058                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               448                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           4529.147321                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   403.551590                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.788187                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.788187                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          416                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          323                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           83                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            192236                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           192236                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  14354045000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  14354045000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  14354045000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       113860                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           113860                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       113860                       # number of overall hits
system.cpu.dcache.overall_hits::total          113860                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          434                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            434                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          434                       # number of overall misses
system.cpu.dcache.overall_misses::total           434                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     33775750                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     33775750                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     33775750                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     33775750                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       114294                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       114294                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       114294                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       114294                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003797                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003797                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003797                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003797                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 77824.308756                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 77824.308756                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 77824.308756                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 77824.308756                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          126                       # number of writebacks
system.cpu.dcache.writebacks::total               126                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          108                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          108                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          108                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          108                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          326                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          326                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          326                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          326                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         4019                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4019                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     24655750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     24655750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     24655750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     24655750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      8738875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      8738875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002852                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002852                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002852                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002852                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 75631.134969                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75631.134969                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 75631.134969                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75631.134969                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2174.390396                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2174.390396                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    197                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        70833                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           70833                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          196                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           196                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     14443125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     14443125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        71029                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        71029                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002759                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002759                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 73689.413265                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 73689.413265                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          196                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          196                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          402                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          402                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     14142500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     14142500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      8738875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      8738875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002759                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002759                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 72155.612245                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72155.612245                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21738.495025                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21738.495025                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        43027                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          43027                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          238                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          238                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     19332625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     19332625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        43265                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        43265                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005501                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005501                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 81229.516807                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 81229.516807                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          108                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          108                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          130                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          130                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         3617                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         3617                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     10513250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     10513250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003005                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003005                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 80871.153846                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 80871.153846                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  14354045000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           467.243163                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              248322                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               686                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            361.985423                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   467.243163                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.912584                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.912584                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          489                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          466                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.955078                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            457502                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           457502                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  14354045000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  14354045000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
