$date
	Sun Oct 23 01:12:57 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#200432
b110 !
1"
#200434
b110 &
b110 %
1$
#200435
0"
#200438
b11 &
b11 %
#200442
b1010 &
b1010 %
#200446
b101 &
b101 %
#200450
b10000 &
b10000 %
#200454
b1000 &
b1000 %
#200458
b100 &
b100 %
#200462
b10 &
b10 %
#200466
b1 &
b1 %
1#
#200470
b0 &
0#
b0 %
0$
#1274271
b1111 !
1"
#1274274
b1111 &
b1111 %
1$
#1274275
0"
#1274278
b101110 &
b101110 %
#1274282
b10111 &
b10111 %
#1274286
b1000110 &
b1000110 %
#1274290
b100011 &
b100011 %
#1274294
b1101010 &
b1101010 %
#1274298
b110101 &
b110101 %
#1274302
b10100000 &
b10100000 %
#1274306
b1010000 &
b1010000 %
#1274310
b101000 &
b101000 %
#1274314
b10100 &
b10100 %
#1274318
b1010 &
b1010 %
#1274322
b101 &
b101 %
#1274326
b10000 &
b10000 %
#1274330
b1000 &
b1000 %
#1274334
b100 &
b100 %
#1274338
b10 &
b10 %
#1274342
b1 &
1#
b1 %
#1274346
b0 &
b0 %
0#
0$
#2267594
b11 &
b11 %
1$
b11 !
1"
#2267595
0"
#2267598
b1010 &
b1010 %
#2267602
b101 &
b101 %
#2267606
b10000 &
b10000 %
#2267610
b1000 &
b1000 %
#2267614
b100 &
b100 %
#2267618
b10 &
b10 %
#2267622
b1 &
1#
b1 %
#2267626
b0 &
b0 %
0#
0$
#4500012
