Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Sep 22 23:10:35 2022
| Host         : TWT-Studio-PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file id_display_control_sets_placed.rpt
| Design       : id_display
| Device       : xc7a35t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     9 |
| Unused register locations in slices containing registers |    34 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      4 |            1 |
|      5 |            1 |
|    16+ |            6 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              68 |           21 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             114 |           31 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------+---------------+----------------------------------------------+------------------+----------------+
|       Clock Signal      | Enable Signal |               Set/Reset Signal               | Slice Load Count | Bel Load Count |
+-------------------------+---------------+----------------------------------------------+------------------+----------------+
|  sys_clk_in_IBUF_BUFG   |               |                                              |                2 |              2 |
|  is_nums_need_move_BUFG |               | head_step_reg[4]                             |                1 |              4 |
|  is_nums_need_move_BUFG |               | bcd_coder[63]_i_1_n_0                        |                2 |              5 |
|  sys_clk_in_IBUF_BUFG   |               | display_time/segs_division/cnt[0]_i_1__0_n_0 |                5 |             17 |
|  clk_out                |               |                                              |                9 |             23 |
|  sys_clk_in_IBUF_BUFG   |               | second_update/cnt[0]_i_1_n_0                 |                7 |             27 |
|  clk_out                |               | display_time/bcd_array_pos[31]_i_1_n_0       |                8 |             29 |
|  is_nums_need_move_BUFG |               | clear                                        |                8 |             32 |
|  is_nums_need_move_BUFG |               |                                              |               10 |             43 |
+-------------------------+---------------+----------------------------------------------+------------------+----------------+


