library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity light_organ is
    generic (
        bits : integer := 17;
        G_CLOCKS_PER_PULSE : integer := 125E5
    );
    port (
        CLOCK : in std_logic;
        RST_in : in std_logic;
        RATE_in : in std_logic;
        LEDS : out std_logic_vector(bits downto 0)
    );
end entity;

architecture structural of light_organ is
    ------------------------------------------- components Declaration SHIFT_REGISTER
    component SHIFT_REGISTER
	generic (G_N_BITS   : integer := 8);
	port(
		  RST 	: in    std_logic;
        CLK 	: in    std_logic;
        ENA 	: in    std_logic;
		  L_Rn	: in	  std_logic;
        Q 		: out   std_logic_vector(G_N_BITS downto 0)
);
    end component;

    ------------------------------------------ components Declaration pulse_generator
    component pulse_generator
    generic(G_CLOCKS_PER_PULSE : integer := 25); 
    port(
        RATE, CLK, RST : IN std_logic; 
        PULSE : OUT std_logic 
    );
    end component;

    ------------------------------------------ components Declaration rotate
    component rotate
    generic (G_N_BITS : integer := 8);  -- Generic parameter for the number of bits in the register
    port (
        ENA : in std_logic;  -- Enable signal
        clk : in std_logic;  -- Clock input
        RST : in std_logic;  -- Reset input
        Q : out std_logic    -- Output signal
    );
    end component;

    signal ENA_connect : std_logic;
    signal R_L : std_logic;
begin
    ------------------------------------------components Instantiation SHIFT_REGISTER
    U1 : SHIFT_REGISTER
        generic map (G_N_BITS => bits)
        port map (
            CLK => CLOCK,
            RST => RST_in,
            L_Rn => R_L,
            ENA => ENA_connect,
            Q => LEDS
        );

    ------------------------------------------components Instantiation pulse_generator
    U2 : pulse_generator
        generic map (G_CLOCKS_PER_PULSE => G_CLOCKS_PER_PULSE)
        port map (
            RATE => RATE_in,
            CLK => CLOCK,
            RST => RST_in,
            PULSE => ENA_connect
        );

    ------------------------------------------components Instantiation rotate
    U3 : rotate
        generic map (G_N_BITS => bits)
        port map (
            clk => CLOCK,
            ENA => ENA_connect,
            RST => RST_in,
            Q => R_L
        );

end architecture structural;


