"dpll5_ck"	,	L_3
"osc_sys_ck"	,	L_6
OMAP3430_REV_ES1_0	,	V_3
DPLL5_FREQ_FOR_USBHOST	,	V_7
dpll5_clk	,	V_5
rate	,	V_2
omap3_clk_lock_dpll5	,	F_5
dpll5_m2_clk	,	V_6
omap2_clk_switch_mpurate_at_boot	,	F_12
clk_get	,	F_6
cpu_is_omap34xx	,	F_11
"clock: DPLL4 cannot change rate due to "	,	L_1
ret	,	V_8
"arm_fck"	,	L_8
"silicon 'Limitation 2.5' on 3430ES1.\n"	,	L_2
clk	,	V_1
clk_enable	,	F_8
"dpll5_m2_ck"	,	L_4
omap3xxx_clk_arch_init	,	F_10
omap3_noncore_dpll_set_rate	,	F_4
EINVAL	,	V_4
omap3_dpll4_set_rate	,	F_1
"dpll1_ck"	,	L_5
omap_rev	,	F_2
__init	,	T_1
pr_err	,	F_3
omap2_clk_print_new_rates	,	F_13
clk_set_rate	,	F_7
clk_disable	,	F_9
"core_ck"	,	L_7
