Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Feb 19 17:52:23 2021
| Host         : DESKTOP-3K3DVHO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file kyberBD_wrapper_timing_summary_routed.rpt -pb kyberBD_wrapper_timing_summary_routed.pb -rpx kyberBD_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : kyberBD_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.603      -31.918                    130                 6312        0.030        0.000                      0                 6312        4.020        0.000                       0                  2772  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -0.603      -31.918                    130                 6312        0.030        0.000                      0                 6312        4.020        0.000                       0                  2772  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :          130  Failing Endpoints,  Worst Slack       -0.603ns,  Total Violation      -31.918ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.603ns  (required time - arrival time)
  Source:                 kyberBD_i/double_signal_multip_1/U0/s_enable_in_0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kyberBD_i/montgomery_reduction_1/U0/t3/A[20]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.759ns  (logic 4.483ns (66.329%)  route 2.276ns (33.671%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.779ns = ( 12.779 - 10.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2772, routed)        1.670     2.978    kyberBD_i/double_signal_multip_1/U0/clk
    SLICE_X10Y18         FDRE                                         r  kyberBD_i/double_signal_multip_1/U0/s_enable_in_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y18         FDRE (Prop_fdre_C_Q)         0.518     3.496 r  kyberBD_i/double_signal_multip_1/U0/s_enable_in_0_reg/Q
                         net (fo=32, routed)          0.673     4.169    kyberBD_i/double_signal_multip_1/U0/s_enable_in_0
    SLICE_X11Y17         LUT4 (Prop_lut4_I1_O)        0.124     4.293 r  kyberBD_i/double_signal_multip_1/U0/data_out[15]_INST_0/O
                         net (fo=16, routed)          0.661     4.954    kyberBD_i/montgomery_reduction_1/U0/data_in[15]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[23]_P[15])
                                                      3.841     8.795 r  kyberBD_i/montgomery_reduction_1/U0/t/P[15]
                         net (fo=15, routed)          0.942     9.737    kyberBD_i/montgomery_reduction_1/U0/t_n_90
    DSP48_X0Y7           DSP48E1                                      r  kyberBD_i/montgomery_reduction_1/U0/t3/A[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2772, routed)        1.587    12.779    kyberBD_i/montgomery_reduction_1/U0/clk
    DSP48_X0Y7           DSP48E1                                      r  kyberBD_i/montgomery_reduction_1/U0/t3/CLK
                         clock pessimism              0.230    13.010    
                         clock uncertainty           -0.154    12.855    
    DSP48_X0Y7           DSP48E1 (Setup_dsp48e1_CLK_A[20])
                                                     -3.722     9.133    kyberBD_i/montgomery_reduction_1/U0/t3
  -------------------------------------------------------------------
                         required time                          9.133    
                         arrival time                          -9.737    
  -------------------------------------------------------------------
                         slack                                 -0.603    

Slack (VIOLATED) :        -0.603ns  (required time - arrival time)
  Source:                 kyberBD_i/double_signal_multip_1/U0/s_enable_in_0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kyberBD_i/montgomery_reduction_1/U0/t3/A[21]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.759ns  (logic 4.483ns (66.329%)  route 2.276ns (33.671%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.779ns = ( 12.779 - 10.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2772, routed)        1.670     2.978    kyberBD_i/double_signal_multip_1/U0/clk
    SLICE_X10Y18         FDRE                                         r  kyberBD_i/double_signal_multip_1/U0/s_enable_in_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y18         FDRE (Prop_fdre_C_Q)         0.518     3.496 r  kyberBD_i/double_signal_multip_1/U0/s_enable_in_0_reg/Q
                         net (fo=32, routed)          0.673     4.169    kyberBD_i/double_signal_multip_1/U0/s_enable_in_0
    SLICE_X11Y17         LUT4 (Prop_lut4_I1_O)        0.124     4.293 r  kyberBD_i/double_signal_multip_1/U0/data_out[15]_INST_0/O
                         net (fo=16, routed)          0.661     4.954    kyberBD_i/montgomery_reduction_1/U0/data_in[15]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[23]_P[15])
                                                      3.841     8.795 r  kyberBD_i/montgomery_reduction_1/U0/t/P[15]
                         net (fo=15, routed)          0.942     9.737    kyberBD_i/montgomery_reduction_1/U0/t_n_90
    DSP48_X0Y7           DSP48E1                                      r  kyberBD_i/montgomery_reduction_1/U0/t3/A[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2772, routed)        1.587    12.779    kyberBD_i/montgomery_reduction_1/U0/clk
    DSP48_X0Y7           DSP48E1                                      r  kyberBD_i/montgomery_reduction_1/U0/t3/CLK
                         clock pessimism              0.230    13.010    
                         clock uncertainty           -0.154    12.855    
    DSP48_X0Y7           DSP48E1 (Setup_dsp48e1_CLK_A[21])
                                                     -3.722     9.133    kyberBD_i/montgomery_reduction_1/U0/t3
  -------------------------------------------------------------------
                         required time                          9.133    
                         arrival time                          -9.737    
  -------------------------------------------------------------------
                         slack                                 -0.603    

Slack (VIOLATED) :        -0.544ns  (required time - arrival time)
  Source:                 kyberBD_i/double_signal_multip_0/U0/s_data_in_0_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kyberBD_i/montgomery_reduction_0/U0/t3/A[20]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.731ns  (logic 4.483ns (66.600%)  route 2.248ns (33.400%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.781ns = ( 12.781 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2772, routed)        1.674     2.982    kyberBD_i/double_signal_multip_0/U0/clk
    SLICE_X32Y6          FDRE                                         r  kyberBD_i/double_signal_multip_0/U0/s_data_in_0_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y6          FDRE (Prop_fdre_C_Q)         0.518     3.500 r  kyberBD_i/double_signal_multip_0/U0/s_data_in_0_reg[15]/Q
                         net (fo=1, routed)           0.517     4.017    kyberBD_i/double_signal_multip_0/U0/s_data_in_0[15]
    SLICE_X32Y6          LUT4 (Prop_lut4_I0_O)        0.124     4.141 r  kyberBD_i/double_signal_multip_0/U0/data_out[15]_INST_0/O
                         net (fo=16, routed)          0.780     4.921    kyberBD_i/montgomery_reduction_0/U0/data_in[15]
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[19]_P[15])
                                                      3.841     8.762 r  kyberBD_i/montgomery_reduction_0/U0/t/P[15]
                         net (fo=15, routed)          0.952     9.713    kyberBD_i/montgomery_reduction_0/U0/t_n_90
    DSP48_X1Y3           DSP48E1                                      r  kyberBD_i/montgomery_reduction_0/U0/t3/A[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2772, routed)        1.589    12.781    kyberBD_i/montgomery_reduction_0/U0/clk
    DSP48_X1Y3           DSP48E1                                      r  kyberBD_i/montgomery_reduction_0/U0/t3/CLK
                         clock pessimism              0.265    13.046    
                         clock uncertainty           -0.154    12.891    
    DSP48_X1Y3           DSP48E1 (Setup_dsp48e1_CLK_A[20])
                                                     -3.722     9.169    kyberBD_i/montgomery_reduction_0/U0/t3
  -------------------------------------------------------------------
                         required time                          9.169    
                         arrival time                          -9.713    
  -------------------------------------------------------------------
                         slack                                 -0.544    

Slack (VIOLATED) :        -0.544ns  (required time - arrival time)
  Source:                 kyberBD_i/double_signal_multip_0/U0/s_data_in_0_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kyberBD_i/montgomery_reduction_0/U0/t3/A[21]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.731ns  (logic 4.483ns (66.600%)  route 2.248ns (33.400%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.781ns = ( 12.781 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2772, routed)        1.674     2.982    kyberBD_i/double_signal_multip_0/U0/clk
    SLICE_X32Y6          FDRE                                         r  kyberBD_i/double_signal_multip_0/U0/s_data_in_0_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y6          FDRE (Prop_fdre_C_Q)         0.518     3.500 r  kyberBD_i/double_signal_multip_0/U0/s_data_in_0_reg[15]/Q
                         net (fo=1, routed)           0.517     4.017    kyberBD_i/double_signal_multip_0/U0/s_data_in_0[15]
    SLICE_X32Y6          LUT4 (Prop_lut4_I0_O)        0.124     4.141 r  kyberBD_i/double_signal_multip_0/U0/data_out[15]_INST_0/O
                         net (fo=16, routed)          0.780     4.921    kyberBD_i/montgomery_reduction_0/U0/data_in[15]
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[19]_P[15])
                                                      3.841     8.762 r  kyberBD_i/montgomery_reduction_0/U0/t/P[15]
                         net (fo=15, routed)          0.952     9.713    kyberBD_i/montgomery_reduction_0/U0/t_n_90
    DSP48_X1Y3           DSP48E1                                      r  kyberBD_i/montgomery_reduction_0/U0/t3/A[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2772, routed)        1.589    12.781    kyberBD_i/montgomery_reduction_0/U0/clk
    DSP48_X1Y3           DSP48E1                                      r  kyberBD_i/montgomery_reduction_0/U0/t3/CLK
                         clock pessimism              0.265    13.046    
                         clock uncertainty           -0.154    12.891    
    DSP48_X1Y3           DSP48E1 (Setup_dsp48e1_CLK_A[21])
                                                     -3.722     9.169    kyberBD_i/montgomery_reduction_0/U0/t3
  -------------------------------------------------------------------
                         required time                          9.169    
                         arrival time                          -9.713    
  -------------------------------------------------------------------
                         slack                                 -0.544    

Slack (VIOLATED) :        -0.499ns  (required time - arrival time)
  Source:                 kyberBD_i/double_signal_multip_1/U0/s_enable_in_0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kyberBD_i/montgomery_reduction_1/U0/t3/A[24]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.654ns  (logic 4.483ns (67.373%)  route 2.171ns (32.627%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.779ns = ( 12.779 - 10.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2772, routed)        1.670     2.978    kyberBD_i/double_signal_multip_1/U0/clk
    SLICE_X10Y18         FDRE                                         r  kyberBD_i/double_signal_multip_1/U0/s_enable_in_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y18         FDRE (Prop_fdre_C_Q)         0.518     3.496 r  kyberBD_i/double_signal_multip_1/U0/s_enable_in_0_reg/Q
                         net (fo=32, routed)          0.673     4.169    kyberBD_i/double_signal_multip_1/U0/s_enable_in_0
    SLICE_X11Y17         LUT4 (Prop_lut4_I1_O)        0.124     4.293 r  kyberBD_i/double_signal_multip_1/U0/data_out[15]_INST_0/O
                         net (fo=16, routed)          0.661     4.954    kyberBD_i/montgomery_reduction_1/U0/data_in[15]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[23]_P[15])
                                                      3.841     8.795 r  kyberBD_i/montgomery_reduction_1/U0/t/P[15]
                         net (fo=15, routed)          0.837     9.632    kyberBD_i/montgomery_reduction_1/U0/t_n_90
    DSP48_X0Y7           DSP48E1                                      r  kyberBD_i/montgomery_reduction_1/U0/t3/A[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2772, routed)        1.587    12.779    kyberBD_i/montgomery_reduction_1/U0/clk
    DSP48_X0Y7           DSP48E1                                      r  kyberBD_i/montgomery_reduction_1/U0/t3/CLK
                         clock pessimism              0.230    13.010    
                         clock uncertainty           -0.154    12.855    
    DSP48_X0Y7           DSP48E1 (Setup_dsp48e1_CLK_A[24])
                                                     -3.722     9.133    kyberBD_i/montgomery_reduction_1/U0/t3
  -------------------------------------------------------------------
                         required time                          9.133    
                         arrival time                          -9.632    
  -------------------------------------------------------------------
                         slack                                 -0.499    

Slack (VIOLATED) :        -0.499ns  (required time - arrival time)
  Source:                 kyberBD_i/double_signal_multip_1/U0/s_enable_in_0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kyberBD_i/montgomery_reduction_1/U0/t3/A[25]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.654ns  (logic 4.483ns (67.373%)  route 2.171ns (32.627%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.779ns = ( 12.779 - 10.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2772, routed)        1.670     2.978    kyberBD_i/double_signal_multip_1/U0/clk
    SLICE_X10Y18         FDRE                                         r  kyberBD_i/double_signal_multip_1/U0/s_enable_in_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y18         FDRE (Prop_fdre_C_Q)         0.518     3.496 r  kyberBD_i/double_signal_multip_1/U0/s_enable_in_0_reg/Q
                         net (fo=32, routed)          0.673     4.169    kyberBD_i/double_signal_multip_1/U0/s_enable_in_0
    SLICE_X11Y17         LUT4 (Prop_lut4_I1_O)        0.124     4.293 r  kyberBD_i/double_signal_multip_1/U0/data_out[15]_INST_0/O
                         net (fo=16, routed)          0.661     4.954    kyberBD_i/montgomery_reduction_1/U0/data_in[15]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[23]_P[15])
                                                      3.841     8.795 r  kyberBD_i/montgomery_reduction_1/U0/t/P[15]
                         net (fo=15, routed)          0.837     9.632    kyberBD_i/montgomery_reduction_1/U0/t_n_90
    DSP48_X0Y7           DSP48E1                                      r  kyberBD_i/montgomery_reduction_1/U0/t3/A[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2772, routed)        1.587    12.779    kyberBD_i/montgomery_reduction_1/U0/clk
    DSP48_X0Y7           DSP48E1                                      r  kyberBD_i/montgomery_reduction_1/U0/t3/CLK
                         clock pessimism              0.230    13.010    
                         clock uncertainty           -0.154    12.855    
    DSP48_X0Y7           DSP48E1 (Setup_dsp48e1_CLK_A[25])
                                                     -3.722     9.133    kyberBD_i/montgomery_reduction_1/U0/t3
  -------------------------------------------------------------------
                         required time                          9.133    
                         arrival time                          -9.632    
  -------------------------------------------------------------------
                         slack                                 -0.499    

Slack (VIOLATED) :        -0.484ns  (required time - arrival time)
  Source:                 kyberBD_i/double_signal_multip_5/U0/s_enable_in_0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kyberBD_i/montgomery_reduction_3/U0/t3/A[20]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.639ns  (logic 4.421ns (66.586%)  route 2.218ns (33.414%))
  Logic Levels:           2  (DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.789ns = ( 12.789 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2772, routed)        1.680     2.988    kyberBD_i/double_signal_multip_5/U0/clk
    SLICE_X11Y41         FDRE                                         r  kyberBD_i/double_signal_multip_5/U0/s_enable_in_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDRE (Prop_fdre_C_Q)         0.456     3.444 r  kyberBD_i/double_signal_multip_5/U0/s_enable_in_0_reg/Q
                         net (fo=32, routed)          0.875     4.319    kyberBD_i/double_signal_multip_5/U0/s_enable_in_0
    SLICE_X9Y42          LUT2 (Prop_lut2_I1_O)        0.124     4.443 r  kyberBD_i/double_signal_multip_5/U0/data_out[6]_INST_0/O
                         net (fo=2, routed)           0.401     4.845    kyberBD_i/montgomery_reduction_3/U0/data_in[6]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[6]_P[15])
                                                      3.841     8.686 r  kyberBD_i/montgomery_reduction_3/U0/t/P[15]
                         net (fo=15, routed)          0.942     9.627    kyberBD_i/montgomery_reduction_3/U0/t_n_90
    DSP48_X0Y17          DSP48E1                                      r  kyberBD_i/montgomery_reduction_3/U0/t3/A[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2772, routed)        1.597    12.789    kyberBD_i/montgomery_reduction_3/U0/clk
    DSP48_X0Y17          DSP48E1                                      r  kyberBD_i/montgomery_reduction_3/U0/t3/CLK
                         clock pessimism              0.230    13.020    
                         clock uncertainty           -0.154    12.865    
    DSP48_X0Y17          DSP48E1 (Setup_dsp48e1_CLK_A[20])
                                                     -3.722     9.143    kyberBD_i/montgomery_reduction_3/U0/t3
  -------------------------------------------------------------------
                         required time                          9.143    
                         arrival time                          -9.627    
  -------------------------------------------------------------------
                         slack                                 -0.484    

Slack (VIOLATED) :        -0.484ns  (required time - arrival time)
  Source:                 kyberBD_i/double_signal_multip_5/U0/s_enable_in_0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kyberBD_i/montgomery_reduction_3/U0/t3/A[21]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.639ns  (logic 4.421ns (66.586%)  route 2.218ns (33.414%))
  Logic Levels:           2  (DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.789ns = ( 12.789 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2772, routed)        1.680     2.988    kyberBD_i/double_signal_multip_5/U0/clk
    SLICE_X11Y41         FDRE                                         r  kyberBD_i/double_signal_multip_5/U0/s_enable_in_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDRE (Prop_fdre_C_Q)         0.456     3.444 r  kyberBD_i/double_signal_multip_5/U0/s_enable_in_0_reg/Q
                         net (fo=32, routed)          0.875     4.319    kyberBD_i/double_signal_multip_5/U0/s_enable_in_0
    SLICE_X9Y42          LUT2 (Prop_lut2_I1_O)        0.124     4.443 r  kyberBD_i/double_signal_multip_5/U0/data_out[6]_INST_0/O
                         net (fo=2, routed)           0.401     4.845    kyberBD_i/montgomery_reduction_3/U0/data_in[6]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[6]_P[15])
                                                      3.841     8.686 r  kyberBD_i/montgomery_reduction_3/U0/t/P[15]
                         net (fo=15, routed)          0.942     9.627    kyberBD_i/montgomery_reduction_3/U0/t_n_90
    DSP48_X0Y17          DSP48E1                                      r  kyberBD_i/montgomery_reduction_3/U0/t3/A[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2772, routed)        1.597    12.789    kyberBD_i/montgomery_reduction_3/U0/clk
    DSP48_X0Y17          DSP48E1                                      r  kyberBD_i/montgomery_reduction_3/U0/t3/CLK
                         clock pessimism              0.230    13.020    
                         clock uncertainty           -0.154    12.865    
    DSP48_X0Y17          DSP48E1 (Setup_dsp48e1_CLK_A[21])
                                                     -3.722     9.143    kyberBD_i/montgomery_reduction_3/U0/t3
  -------------------------------------------------------------------
                         required time                          9.143    
                         arrival time                          -9.627    
  -------------------------------------------------------------------
                         slack                                 -0.484    

Slack (VIOLATED) :        -0.484ns  (required time - arrival time)
  Source:                 kyberBD_i/double_signal_multip_1/U0/s_enable_in_0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kyberBD_i/montgomery_reduction_1/U0/t3/A[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.639ns  (logic 4.483ns (67.524%)  route 2.156ns (32.476%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.779ns = ( 12.779 - 10.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2772, routed)        1.670     2.978    kyberBD_i/double_signal_multip_1/U0/clk
    SLICE_X10Y18         FDRE                                         r  kyberBD_i/double_signal_multip_1/U0/s_enable_in_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y18         FDRE (Prop_fdre_C_Q)         0.518     3.496 r  kyberBD_i/double_signal_multip_1/U0/s_enable_in_0_reg/Q
                         net (fo=32, routed)          0.673     4.169    kyberBD_i/double_signal_multip_1/U0/s_enable_in_0
    SLICE_X11Y17         LUT4 (Prop_lut4_I1_O)        0.124     4.293 r  kyberBD_i/double_signal_multip_1/U0/data_out[15]_INST_0/O
                         net (fo=16, routed)          0.661     4.954    kyberBD_i/montgomery_reduction_1/U0/data_in[15]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[23]_P[15])
                                                      3.841     8.795 r  kyberBD_i/montgomery_reduction_1/U0/t/P[15]
                         net (fo=15, routed)          0.822     9.617    kyberBD_i/montgomery_reduction_1/U0/t_n_90
    DSP48_X0Y7           DSP48E1                                      r  kyberBD_i/montgomery_reduction_1/U0/t3/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2772, routed)        1.587    12.779    kyberBD_i/montgomery_reduction_1/U0/clk
    DSP48_X0Y7           DSP48E1                                      r  kyberBD_i/montgomery_reduction_1/U0/t3/CLK
                         clock pessimism              0.230    13.010    
                         clock uncertainty           -0.154    12.855    
    DSP48_X0Y7           DSP48E1 (Setup_dsp48e1_CLK_A[15])
                                                     -3.722     9.133    kyberBD_i/montgomery_reduction_1/U0/t3
  -------------------------------------------------------------------
                         required time                          9.133    
                         arrival time                          -9.617    
  -------------------------------------------------------------------
                         slack                                 -0.484    

Slack (VIOLATED) :        -0.448ns  (required time - arrival time)
  Source:                 kyberBD_i/double_signal_multip_1/U0/s_enable_in_0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kyberBD_i/montgomery_reduction_1/U0/t3/A[22]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.603ns  (logic 4.483ns (67.893%)  route 2.120ns (32.107%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.779ns = ( 12.779 - 10.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2772, routed)        1.670     2.978    kyberBD_i/double_signal_multip_1/U0/clk
    SLICE_X10Y18         FDRE                                         r  kyberBD_i/double_signal_multip_1/U0/s_enable_in_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y18         FDRE (Prop_fdre_C_Q)         0.518     3.496 r  kyberBD_i/double_signal_multip_1/U0/s_enable_in_0_reg/Q
                         net (fo=32, routed)          0.673     4.169    kyberBD_i/double_signal_multip_1/U0/s_enable_in_0
    SLICE_X11Y17         LUT4 (Prop_lut4_I1_O)        0.124     4.293 r  kyberBD_i/double_signal_multip_1/U0/data_out[15]_INST_0/O
                         net (fo=16, routed)          0.661     4.954    kyberBD_i/montgomery_reduction_1/U0/data_in[15]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[23]_P[15])
                                                      3.841     8.795 r  kyberBD_i/montgomery_reduction_1/U0/t/P[15]
                         net (fo=15, routed)          0.786     9.581    kyberBD_i/montgomery_reduction_1/U0/t_n_90
    DSP48_X0Y7           DSP48E1                                      r  kyberBD_i/montgomery_reduction_1/U0/t3/A[22]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2772, routed)        1.587    12.779    kyberBD_i/montgomery_reduction_1/U0/clk
    DSP48_X0Y7           DSP48E1                                      r  kyberBD_i/montgomery_reduction_1/U0/t3/CLK
                         clock pessimism              0.230    13.010    
                         clock uncertainty           -0.154    12.855    
    DSP48_X0Y7           DSP48E1 (Setup_dsp48e1_CLK_A[22])
                                                     -3.722     9.133    kyberBD_i/montgomery_reduction_1/U0/t3
  -------------------------------------------------------------------
                         required time                          9.133    
                         arrival time                          -9.581    
  -------------------------------------------------------------------
                         slack                                 -0.448    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 kyberBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kyberBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.128ns (40.037%)  route 0.192ns (59.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2772, routed)        0.586     0.927    kyberBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y49          FDRE                                         r  kyberBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.128     1.055 r  kyberBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[52]/Q
                         net (fo=1, routed)           0.192     1.246    kyberBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_0[22]
    SLICE_X2Y50          FDRE                                         r  kyberBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2772, routed)        0.853     1.223    kyberBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X2Y50          FDRE                                         r  kyberBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X2Y50          FDRE (Hold_fdre_C_D)         0.022     1.216    kyberBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.246    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 kyberBD_i/polyvec_basemul_acc_0/U0/s_bram_read_doa_vec_reg[7][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kyberBD_i/polyvec_basemul_acc_0/U0/s_coeff0_to_fqmul2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.246ns (56.735%)  route 0.188ns (43.265%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2772, routed)        0.550     0.891    kyberBD_i/polyvec_basemul_acc_0/U0/clk
    SLICE_X20Y22         FDRE                                         r  kyberBD_i/polyvec_basemul_acc_0/U0/s_bram_read_doa_vec_reg[7][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y22         FDRE (Prop_fdre_C_Q)         0.148     1.039 r  kyberBD_i/polyvec_basemul_acc_0/U0/s_bram_read_doa_vec_reg[7][4]/Q
                         net (fo=3, routed)           0.188     1.226    kyberBD_i/polyvec_basemul_acc_0/U0/s_bram_read_doa_vec_reg_n_0_[7][4]
    SLICE_X24Y22         LUT6 (Prop_lut6_I2_O)        0.098     1.324 r  kyberBD_i/polyvec_basemul_acc_0/U0/s_coeff0_to_fqmul2[4]_i_1/O
                         net (fo=1, routed)           0.000     1.324    kyberBD_i/polyvec_basemul_acc_0/U0/s_coeff0_to_fqmul2[4]_i_1_n_0
    SLICE_X24Y22         FDRE                                         r  kyberBD_i/polyvec_basemul_acc_0/U0/s_coeff0_to_fqmul2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2772, routed)        0.815     1.185    kyberBD_i/polyvec_basemul_acc_0/U0/clk
    SLICE_X24Y22         FDRE                                         r  kyberBD_i/polyvec_basemul_acc_0/U0/s_coeff0_to_fqmul2_reg[4]/C
                         clock pessimism             -0.034     1.151    
    SLICE_X24Y22         FDRE (Hold_fdre_C_D)         0.121     1.272    kyberBD_i/polyvec_basemul_acc_0/U0/s_coeff0_to_fqmul2_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.324    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 kyberBD_i/polyvec_basemul_acc_0/U0/s_bram_read_dob_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kyberBD_i/polyvec_basemul_acc_0/U0/s_bram_read_dob_vec_reg[2][23]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.559%)  route 0.127ns (47.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2772, routed)        0.551     0.891    kyberBD_i/polyvec_basemul_acc_0/U0/clk
    SLICE_X15Y23         FDRE                                         r  kyberBD_i/polyvec_basemul_acc_0/U0/s_bram_read_dob_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  kyberBD_i/polyvec_basemul_acc_0/U0/s_bram_read_dob_reg[23]/Q
                         net (fo=4, routed)           0.127     1.160    kyberBD_i/polyvec_basemul_acc_0/U0/s_bram_read_dob[23]
    SLICE_X16Y24         SRL16E                                       r  kyberBD_i/polyvec_basemul_acc_0/U0/s_bram_read_dob_vec_reg[2][23]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2772, routed)        0.815     1.185    kyberBD_i/polyvec_basemul_acc_0/U0/clk
    SLICE_X16Y24         SRL16E                                       r  kyberBD_i/polyvec_basemul_acc_0/U0/s_bram_read_dob_vec_reg[2][23]_srl3/CLK
                         clock pessimism             -0.262     0.923    
    SLICE_X16Y24         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.105    kyberBD_i/polyvec_basemul_acc_0/U0/s_bram_read_dob_vec_reg[2][23]_srl3
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           1.160    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 kyberBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kyberBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.128ns (36.646%)  route 0.221ns (63.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2772, routed)        0.586     0.927    kyberBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X3Y48          FDRE                                         r  kyberBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDRE (Prop_fdre_C_Q)         0.128     1.055 r  kyberBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[61]/Q
                         net (fo=1, routed)           0.221     1.276    kyberBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[11]_1[31]
    SLICE_X4Y52          FDRE                                         r  kyberBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2772, routed)        0.853     1.223    kyberBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X4Y52          FDRE                                         r  kyberBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[11]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X4Y52          FDRE (Hold_fdre_C_D)         0.021     1.215    kyberBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.276    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 kyberBD_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kyberBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2772, routed)        0.565     0.906    kyberBD_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X9Y41          FDRE                                         r  kyberBD_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDRE (Prop_fdre_C_Q)         0.141     1.047 r  kyberBD_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.116     1.163    kyberBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[8]
    SLICE_X8Y41          SRLC32E                                      r  kyberBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2772, routed)        0.833     1.203    kyberBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y41          SRLC32E                                      r  kyberBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.284     0.919    
    SLICE_X8Y41          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.102    kyberBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.102    
                         arrival time                           1.163    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 kyberBD_i/polyvec_basemul_acc_0/U0/s_bram_read_doa_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kyberBD_i/polyvec_basemul_acc_0/U0/s_coeff0_to_fqmul2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.186ns (41.893%)  route 0.258ns (58.107%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2772, routed)        0.553     0.894    kyberBD_i/polyvec_basemul_acc_0/U0/clk
    SLICE_X15Y21         FDRE                                         r  kyberBD_i/polyvec_basemul_acc_0/U0/s_bram_read_doa_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y21         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  kyberBD_i/polyvec_basemul_acc_0/U0/s_bram_read_doa_reg[21]/Q
                         net (fo=4, routed)           0.258     1.292    kyberBD_i/polyvec_basemul_acc_0/U0/p_0_in1_in[5]
    SLICE_X24Y21         LUT6 (Prop_lut6_I4_O)        0.045     1.337 r  kyberBD_i/polyvec_basemul_acc_0/U0/s_coeff0_to_fqmul2[5]_i_1/O
                         net (fo=1, routed)           0.000     1.337    kyberBD_i/polyvec_basemul_acc_0/U0/s_coeff0_to_fqmul2[5]_i_1_n_0
    SLICE_X24Y21         FDRE                                         r  kyberBD_i/polyvec_basemul_acc_0/U0/s_coeff0_to_fqmul2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2772, routed)        0.816     1.186    kyberBD_i/polyvec_basemul_acc_0/U0/clk
    SLICE_X24Y21         FDRE                                         r  kyberBD_i/polyvec_basemul_acc_0/U0/s_coeff0_to_fqmul2_reg[5]/C
                         clock pessimism             -0.034     1.152    
    SLICE_X24Y21         FDRE (Hold_fdre_C_D)         0.121     1.273    kyberBD_i/polyvec_basemul_acc_0/U0/s_coeff0_to_fqmul2_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.273    
                         arrival time                           1.337    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 kyberBD_i/polyvec_basemul_acc_0/U0/s_bram_read_doa_vec_reg[7][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kyberBD_i/polyvec_basemul_acc_0/U0/s_coeff0_to_fqmul0_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.247ns (58.004%)  route 0.179ns (41.996%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2772, routed)        0.547     0.888    kyberBD_i/polyvec_basemul_acc_0/U0/clk
    SLICE_X20Y24         FDRE                                         r  kyberBD_i/polyvec_basemul_acc_0/U0/s_bram_read_doa_vec_reg[7][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y24         FDRE (Prop_fdre_C_Q)         0.148     1.036 r  kyberBD_i/polyvec_basemul_acc_0/U0/s_bram_read_doa_vec_reg[7][13]/Q
                         net (fo=3, routed)           0.179     1.214    kyberBD_i/polyvec_basemul_acc_0/U0/s_bram_read_doa_vec_reg_n_0_[7][13]
    SLICE_X23Y23         LUT6 (Prop_lut6_I4_O)        0.099     1.313 r  kyberBD_i/polyvec_basemul_acc_0/U0/s_coeff0_to_fqmul0[13]_i_1/O
                         net (fo=1, routed)           0.000     1.313    kyberBD_i/polyvec_basemul_acc_0/U0/s_coeff0_to_fqmul0[13]_i_1_n_0
    SLICE_X23Y23         FDRE                                         r  kyberBD_i/polyvec_basemul_acc_0/U0/s_coeff0_to_fqmul0_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2772, routed)        0.813     1.183    kyberBD_i/polyvec_basemul_acc_0/U0/clk
    SLICE_X23Y23         FDRE                                         r  kyberBD_i/polyvec_basemul_acc_0/U0/s_coeff0_to_fqmul0_reg[13]/C
                         clock pessimism             -0.034     1.149    
    SLICE_X23Y23         FDRE (Hold_fdre_C_D)         0.091     1.240    kyberBD_i/polyvec_basemul_acc_0/U0/s_coeff0_to_fqmul0_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.240    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 kyberBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kyberBD_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[4]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.241%)  route 0.248ns (63.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2772, routed)        0.584     0.925    kyberBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X3Y50          FDRE                                         r  kyberBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  kyberBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]/Q
                         net (fo=1, routed)           0.248     1.314    kyberBD_i/processing_system7_0/inst/M_AXI_GP0_BID[4]
    PS7_X0Y0             PS7                                          r  kyberBD_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2772, routed)        0.893     1.263    kyberBD_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  kyberBD_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[4])
                                                      0.000     1.234    kyberBD_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.314    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 kyberBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kyberBD_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[6]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.241%)  route 0.248ns (63.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2772, routed)        0.584     0.925    kyberBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X3Y50          FDRE                                         r  kyberBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  kyberBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/Q
                         net (fo=1, routed)           0.248     1.314    kyberBD_i/processing_system7_0/inst/M_AXI_GP0_BID[6]
    PS7_X0Y0             PS7                                          r  kyberBD_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2772, routed)        0.893     1.263    kyberBD_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  kyberBD_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[6])
                                                      0.000     1.234    kyberBD_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.314    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 kyberBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kyberBD_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.186ns (42.249%)  route 0.254ns (57.751%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2772, routed)        0.584     0.925    kyberBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y51          FDRE                                         r  kyberBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  kyberBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[18]/Q
                         net (fo=1, routed)           0.254     1.320    kyberBD_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[18]
    SLICE_X1Y43          LUT4 (Prop_lut4_I3_O)        0.045     1.365 r  kyberBD_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[19]_i_1/O
                         net (fo=1, routed)           0.000     1.365    kyberBD_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[19]
    SLICE_X1Y43          FDRE                                         r  kyberBD_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2772, routed)        0.851     1.221    kyberBD_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X1Y43          FDRE                                         r  kyberBD_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[19]/C
                         clock pessimism             -0.029     1.192    
    SLICE_X1Y43          FDRE (Hold_fdre_C_D)         0.092     1.284    kyberBD_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.365    
  -------------------------------------------------------------------
                         slack                                  0.081    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y5    kyberBD_i/poly_tomont_0/U0/s_do_lower_mont_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y8    kyberBD_i/poly_tomont_0/U0/s_do_upper_mont_reg/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y3   kyberBD_i/dual_bram_0/U0/bram_v1_0_S00_AXI_inst/true_dual_bram_inst0/RAM_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y3   kyberBD_i/dual_bram_0/U0/bram_v1_0_S00_AXI_inst/true_dual_bram_inst0/RAM_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y4   kyberBD_i/dual_bram_0/U0/bram_v1_0_S00_AXI_inst/true_dual_bram_inst0/RAM_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y4   kyberBD_i/dual_bram_0/U0/bram_v1_0_S00_AXI_inst/true_dual_bram_inst0/RAM_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y5   kyberBD_i/dual_bram_0/U0/bram_v1_0_S01_AXI_inst/true_dual_bram_inst0/RAM_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y5   kyberBD_i/dual_bram_0/U0/bram_v1_0_S01_AXI_inst/true_dual_bram_inst0/RAM_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y6   kyberBD_i/dual_bram_0/U0/bram_v1_0_S01_AXI_inst/true_dual_bram_inst0/RAM_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y6   kyberBD_i/dual_bram_0/U0/bram_v1_0_S01_AXI_inst/true_dual_bram_inst0/RAM_reg_1/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X20Y23  kyberBD_i/polyvec_basemul_acc_0/U0/s_bram_read_doa_vec_reg[2][0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X20Y23  kyberBD_i/polyvec_basemul_acc_0/U0/s_bram_read_doa_vec_reg[2][0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X20Y23  kyberBD_i/polyvec_basemul_acc_0/U0/s_bram_read_doa_vec_reg[2][1]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X20Y23  kyberBD_i/polyvec_basemul_acc_0/U0/s_bram_read_doa_vec_reg[2][1]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X20Y23  kyberBD_i/polyvec_basemul_acc_0/U0/s_bram_read_doa_vec_reg[2][2]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X20Y23  kyberBD_i/polyvec_basemul_acc_0/U0/s_bram_read_doa_vec_reg[2][2]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X20Y23  kyberBD_i/polyvec_basemul_acc_0/U0/s_bram_read_doa_vec_reg[2][3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X20Y23  kyberBD_i/polyvec_basemul_acc_0/U0/s_bram_read_doa_vec_reg[2][3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X20Y23  kyberBD_i/polyvec_basemul_acc_0/U0/s_bram_read_doa_vec_reg[2][4]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X20Y23  kyberBD_i/polyvec_basemul_acc_0/U0/s_bram_read_doa_vec_reg[2][4]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X20Y28  kyberBD_i/polyvec_basemul_acc_0/U0/s_bram_read_doa_vec_reg[2][10]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X20Y28  kyberBD_i/polyvec_basemul_acc_0/U0/s_bram_read_doa_vec_reg[2][11]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X20Y28  kyberBD_i/polyvec_basemul_acc_0/U0/s_bram_read_doa_vec_reg[2][12]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X20Y28  kyberBD_i/polyvec_basemul_acc_0/U0/s_bram_read_doa_vec_reg[2][13]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X20Y28  kyberBD_i/polyvec_basemul_acc_0/U0/s_bram_read_doa_vec_reg[2][14]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X20Y28  kyberBD_i/polyvec_basemul_acc_0/U0/s_bram_read_doa_vec_reg[2][15]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X20Y28  kyberBD_i/polyvec_basemul_acc_0/U0/s_bram_read_doa_vec_reg[2][8]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X20Y28  kyberBD_i/polyvec_basemul_acc_0/U0/s_bram_read_doa_vec_reg[2][9]_srl3/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y40   kyberBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y38   kyberBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK



