
CanRetranslatorWithGyro.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000090e4  080001e8  080001e8  000101e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000158  080092d0  080092d0  000192d0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009428  08009428  0002010c  2**0
                  CONTENTS
  4 .ARM          00000008  08009428  08009428  00019428  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009430  08009430  0002010c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009430  08009430  00019430  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009434  08009434  00019434  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000010c  20000000  08009438  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000210  20000110  08009544  00020110  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000320  08009544  00020320  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002010c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f4f6  00000000  00000000  00020135  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002b7b  00000000  00000000  0002f62b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c08  00000000  00000000  000321a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000ad8  00000000  00000000  00032db0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00021412  00000000  00000000  00033888  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010256  00000000  00000000  00054c9a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000b7f82  00000000  00000000  00064ef0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0011ce72  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003b0c  00000000  00000000  0011cec8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e8 <__do_global_dtors_aux>:
 80001e8:	b510      	push	{r4, lr}
 80001ea:	4c05      	ldr	r4, [pc, #20]	; (8000200 <__do_global_dtors_aux+0x18>)
 80001ec:	7823      	ldrb	r3, [r4, #0]
 80001ee:	b933      	cbnz	r3, 80001fe <__do_global_dtors_aux+0x16>
 80001f0:	4b04      	ldr	r3, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x1c>)
 80001f2:	b113      	cbz	r3, 80001fa <__do_global_dtors_aux+0x12>
 80001f4:	4804      	ldr	r0, [pc, #16]	; (8000208 <__do_global_dtors_aux+0x20>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	2301      	movs	r3, #1
 80001fc:	7023      	strb	r3, [r4, #0]
 80001fe:	bd10      	pop	{r4, pc}
 8000200:	20000110 	.word	0x20000110
 8000204:	00000000 	.word	0x00000000
 8000208:	080092b4 	.word	0x080092b4

0800020c <frame_dummy>:
 800020c:	b508      	push	{r3, lr}
 800020e:	4b03      	ldr	r3, [pc, #12]	; (800021c <frame_dummy+0x10>)
 8000210:	b11b      	cbz	r3, 800021a <frame_dummy+0xe>
 8000212:	4903      	ldr	r1, [pc, #12]	; (8000220 <frame_dummy+0x14>)
 8000214:	4803      	ldr	r0, [pc, #12]	; (8000224 <frame_dummy+0x18>)
 8000216:	f3af 8000 	nop.w
 800021a:	bd08      	pop	{r3, pc}
 800021c:	00000000 	.word	0x00000000
 8000220:	20000114 	.word	0x20000114
 8000224:	080092b4 	.word	0x080092b4

08000228 <__aeabi_drsub>:
 8000228:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800022c:	e002      	b.n	8000234 <__adddf3>
 800022e:	bf00      	nop

08000230 <__aeabi_dsub>:
 8000230:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000234 <__adddf3>:
 8000234:	b530      	push	{r4, r5, lr}
 8000236:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800023a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800023e:	ea94 0f05 	teq	r4, r5
 8000242:	bf08      	it	eq
 8000244:	ea90 0f02 	teqeq	r0, r2
 8000248:	bf1f      	itttt	ne
 800024a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800024e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000252:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000256:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800025a:	f000 80e2 	beq.w	8000422 <__adddf3+0x1ee>
 800025e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000262:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000266:	bfb8      	it	lt
 8000268:	426d      	neglt	r5, r5
 800026a:	dd0c      	ble.n	8000286 <__adddf3+0x52>
 800026c:	442c      	add	r4, r5
 800026e:	ea80 0202 	eor.w	r2, r0, r2
 8000272:	ea81 0303 	eor.w	r3, r1, r3
 8000276:	ea82 0000 	eor.w	r0, r2, r0
 800027a:	ea83 0101 	eor.w	r1, r3, r1
 800027e:	ea80 0202 	eor.w	r2, r0, r2
 8000282:	ea81 0303 	eor.w	r3, r1, r3
 8000286:	2d36      	cmp	r5, #54	; 0x36
 8000288:	bf88      	it	hi
 800028a:	bd30      	pophi	{r4, r5, pc}
 800028c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000290:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000294:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000298:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800029c:	d002      	beq.n	80002a4 <__adddf3+0x70>
 800029e:	4240      	negs	r0, r0
 80002a0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002a4:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002a8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002ac:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002b0:	d002      	beq.n	80002b8 <__adddf3+0x84>
 80002b2:	4252      	negs	r2, r2
 80002b4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002b8:	ea94 0f05 	teq	r4, r5
 80002bc:	f000 80a7 	beq.w	800040e <__adddf3+0x1da>
 80002c0:	f1a4 0401 	sub.w	r4, r4, #1
 80002c4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002c8:	db0d      	blt.n	80002e6 <__adddf3+0xb2>
 80002ca:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002ce:	fa22 f205 	lsr.w	r2, r2, r5
 80002d2:	1880      	adds	r0, r0, r2
 80002d4:	f141 0100 	adc.w	r1, r1, #0
 80002d8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002dc:	1880      	adds	r0, r0, r2
 80002de:	fa43 f305 	asr.w	r3, r3, r5
 80002e2:	4159      	adcs	r1, r3
 80002e4:	e00e      	b.n	8000304 <__adddf3+0xd0>
 80002e6:	f1a5 0520 	sub.w	r5, r5, #32
 80002ea:	f10e 0e20 	add.w	lr, lr, #32
 80002ee:	2a01      	cmp	r2, #1
 80002f0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002f4:	bf28      	it	cs
 80002f6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002fa:	fa43 f305 	asr.w	r3, r3, r5
 80002fe:	18c0      	adds	r0, r0, r3
 8000300:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000304:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000308:	d507      	bpl.n	800031a <__adddf3+0xe6>
 800030a:	f04f 0e00 	mov.w	lr, #0
 800030e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000312:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000316:	eb6e 0101 	sbc.w	r1, lr, r1
 800031a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800031e:	d31b      	bcc.n	8000358 <__adddf3+0x124>
 8000320:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000324:	d30c      	bcc.n	8000340 <__adddf3+0x10c>
 8000326:	0849      	lsrs	r1, r1, #1
 8000328:	ea5f 0030 	movs.w	r0, r0, rrx
 800032c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000330:	f104 0401 	add.w	r4, r4, #1
 8000334:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000338:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800033c:	f080 809a 	bcs.w	8000474 <__adddf3+0x240>
 8000340:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000344:	bf08      	it	eq
 8000346:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800034a:	f150 0000 	adcs.w	r0, r0, #0
 800034e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000352:	ea41 0105 	orr.w	r1, r1, r5
 8000356:	bd30      	pop	{r4, r5, pc}
 8000358:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800035c:	4140      	adcs	r0, r0
 800035e:	eb41 0101 	adc.w	r1, r1, r1
 8000362:	3c01      	subs	r4, #1
 8000364:	bf28      	it	cs
 8000366:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800036a:	d2e9      	bcs.n	8000340 <__adddf3+0x10c>
 800036c:	f091 0f00 	teq	r1, #0
 8000370:	bf04      	itt	eq
 8000372:	4601      	moveq	r1, r0
 8000374:	2000      	moveq	r0, #0
 8000376:	fab1 f381 	clz	r3, r1
 800037a:	bf08      	it	eq
 800037c:	3320      	addeq	r3, #32
 800037e:	f1a3 030b 	sub.w	r3, r3, #11
 8000382:	f1b3 0220 	subs.w	r2, r3, #32
 8000386:	da0c      	bge.n	80003a2 <__adddf3+0x16e>
 8000388:	320c      	adds	r2, #12
 800038a:	dd08      	ble.n	800039e <__adddf3+0x16a>
 800038c:	f102 0c14 	add.w	ip, r2, #20
 8000390:	f1c2 020c 	rsb	r2, r2, #12
 8000394:	fa01 f00c 	lsl.w	r0, r1, ip
 8000398:	fa21 f102 	lsr.w	r1, r1, r2
 800039c:	e00c      	b.n	80003b8 <__adddf3+0x184>
 800039e:	f102 0214 	add.w	r2, r2, #20
 80003a2:	bfd8      	it	le
 80003a4:	f1c2 0c20 	rsble	ip, r2, #32
 80003a8:	fa01 f102 	lsl.w	r1, r1, r2
 80003ac:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003b0:	bfdc      	itt	le
 80003b2:	ea41 010c 	orrle.w	r1, r1, ip
 80003b6:	4090      	lslle	r0, r2
 80003b8:	1ae4      	subs	r4, r4, r3
 80003ba:	bfa2      	ittt	ge
 80003bc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003c0:	4329      	orrge	r1, r5
 80003c2:	bd30      	popge	{r4, r5, pc}
 80003c4:	ea6f 0404 	mvn.w	r4, r4
 80003c8:	3c1f      	subs	r4, #31
 80003ca:	da1c      	bge.n	8000406 <__adddf3+0x1d2>
 80003cc:	340c      	adds	r4, #12
 80003ce:	dc0e      	bgt.n	80003ee <__adddf3+0x1ba>
 80003d0:	f104 0414 	add.w	r4, r4, #20
 80003d4:	f1c4 0220 	rsb	r2, r4, #32
 80003d8:	fa20 f004 	lsr.w	r0, r0, r4
 80003dc:	fa01 f302 	lsl.w	r3, r1, r2
 80003e0:	ea40 0003 	orr.w	r0, r0, r3
 80003e4:	fa21 f304 	lsr.w	r3, r1, r4
 80003e8:	ea45 0103 	orr.w	r1, r5, r3
 80003ec:	bd30      	pop	{r4, r5, pc}
 80003ee:	f1c4 040c 	rsb	r4, r4, #12
 80003f2:	f1c4 0220 	rsb	r2, r4, #32
 80003f6:	fa20 f002 	lsr.w	r0, r0, r2
 80003fa:	fa01 f304 	lsl.w	r3, r1, r4
 80003fe:	ea40 0003 	orr.w	r0, r0, r3
 8000402:	4629      	mov	r1, r5
 8000404:	bd30      	pop	{r4, r5, pc}
 8000406:	fa21 f004 	lsr.w	r0, r1, r4
 800040a:	4629      	mov	r1, r5
 800040c:	bd30      	pop	{r4, r5, pc}
 800040e:	f094 0f00 	teq	r4, #0
 8000412:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000416:	bf06      	itte	eq
 8000418:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800041c:	3401      	addeq	r4, #1
 800041e:	3d01      	subne	r5, #1
 8000420:	e74e      	b.n	80002c0 <__adddf3+0x8c>
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf18      	it	ne
 8000428:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800042c:	d029      	beq.n	8000482 <__adddf3+0x24e>
 800042e:	ea94 0f05 	teq	r4, r5
 8000432:	bf08      	it	eq
 8000434:	ea90 0f02 	teqeq	r0, r2
 8000438:	d005      	beq.n	8000446 <__adddf3+0x212>
 800043a:	ea54 0c00 	orrs.w	ip, r4, r0
 800043e:	bf04      	itt	eq
 8000440:	4619      	moveq	r1, r3
 8000442:	4610      	moveq	r0, r2
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	ea91 0f03 	teq	r1, r3
 800044a:	bf1e      	ittt	ne
 800044c:	2100      	movne	r1, #0
 800044e:	2000      	movne	r0, #0
 8000450:	bd30      	popne	{r4, r5, pc}
 8000452:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000456:	d105      	bne.n	8000464 <__adddf3+0x230>
 8000458:	0040      	lsls	r0, r0, #1
 800045a:	4149      	adcs	r1, r1
 800045c:	bf28      	it	cs
 800045e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000462:	bd30      	pop	{r4, r5, pc}
 8000464:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000468:	bf3c      	itt	cc
 800046a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800046e:	bd30      	popcc	{r4, r5, pc}
 8000470:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000474:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000478:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800047c:	f04f 0000 	mov.w	r0, #0
 8000480:	bd30      	pop	{r4, r5, pc}
 8000482:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000486:	bf1a      	itte	ne
 8000488:	4619      	movne	r1, r3
 800048a:	4610      	movne	r0, r2
 800048c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000490:	bf1c      	itt	ne
 8000492:	460b      	movne	r3, r1
 8000494:	4602      	movne	r2, r0
 8000496:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800049a:	bf06      	itte	eq
 800049c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004a0:	ea91 0f03 	teqeq	r1, r3
 80004a4:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004a8:	bd30      	pop	{r4, r5, pc}
 80004aa:	bf00      	nop

080004ac <__aeabi_ui2d>:
 80004ac:	f090 0f00 	teq	r0, #0
 80004b0:	bf04      	itt	eq
 80004b2:	2100      	moveq	r1, #0
 80004b4:	4770      	bxeq	lr
 80004b6:	b530      	push	{r4, r5, lr}
 80004b8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004bc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004c0:	f04f 0500 	mov.w	r5, #0
 80004c4:	f04f 0100 	mov.w	r1, #0
 80004c8:	e750      	b.n	800036c <__adddf3+0x138>
 80004ca:	bf00      	nop

080004cc <__aeabi_i2d>:
 80004cc:	f090 0f00 	teq	r0, #0
 80004d0:	bf04      	itt	eq
 80004d2:	2100      	moveq	r1, #0
 80004d4:	4770      	bxeq	lr
 80004d6:	b530      	push	{r4, r5, lr}
 80004d8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004dc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004e0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004e4:	bf48      	it	mi
 80004e6:	4240      	negmi	r0, r0
 80004e8:	f04f 0100 	mov.w	r1, #0
 80004ec:	e73e      	b.n	800036c <__adddf3+0x138>
 80004ee:	bf00      	nop

080004f0 <__aeabi_f2d>:
 80004f0:	0042      	lsls	r2, r0, #1
 80004f2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004f6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004fa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004fe:	bf1f      	itttt	ne
 8000500:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000504:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000508:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 800050c:	4770      	bxne	lr
 800050e:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000512:	bf08      	it	eq
 8000514:	4770      	bxeq	lr
 8000516:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800051a:	bf04      	itt	eq
 800051c:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000520:	4770      	bxeq	lr
 8000522:	b530      	push	{r4, r5, lr}
 8000524:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000528:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800052c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000530:	e71c      	b.n	800036c <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_ul2d>:
 8000534:	ea50 0201 	orrs.w	r2, r0, r1
 8000538:	bf08      	it	eq
 800053a:	4770      	bxeq	lr
 800053c:	b530      	push	{r4, r5, lr}
 800053e:	f04f 0500 	mov.w	r5, #0
 8000542:	e00a      	b.n	800055a <__aeabi_l2d+0x16>

08000544 <__aeabi_l2d>:
 8000544:	ea50 0201 	orrs.w	r2, r0, r1
 8000548:	bf08      	it	eq
 800054a:	4770      	bxeq	lr
 800054c:	b530      	push	{r4, r5, lr}
 800054e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000552:	d502      	bpl.n	800055a <__aeabi_l2d+0x16>
 8000554:	4240      	negs	r0, r0
 8000556:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800055a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800055e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000562:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000566:	f43f aed8 	beq.w	800031a <__adddf3+0xe6>
 800056a:	f04f 0203 	mov.w	r2, #3
 800056e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000572:	bf18      	it	ne
 8000574:	3203      	addne	r2, #3
 8000576:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800057a:	bf18      	it	ne
 800057c:	3203      	addne	r2, #3
 800057e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000582:	f1c2 0320 	rsb	r3, r2, #32
 8000586:	fa00 fc03 	lsl.w	ip, r0, r3
 800058a:	fa20 f002 	lsr.w	r0, r0, r2
 800058e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000592:	ea40 000e 	orr.w	r0, r0, lr
 8000596:	fa21 f102 	lsr.w	r1, r1, r2
 800059a:	4414      	add	r4, r2
 800059c:	e6bd      	b.n	800031a <__adddf3+0xe6>
 800059e:	bf00      	nop

080005a0 <__aeabi_dmul>:
 80005a0:	b570      	push	{r4, r5, r6, lr}
 80005a2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005a6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005aa:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005ae:	bf1d      	ittte	ne
 80005b0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005b4:	ea94 0f0c 	teqne	r4, ip
 80005b8:	ea95 0f0c 	teqne	r5, ip
 80005bc:	f000 f8de 	bleq	800077c <__aeabi_dmul+0x1dc>
 80005c0:	442c      	add	r4, r5
 80005c2:	ea81 0603 	eor.w	r6, r1, r3
 80005c6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005ca:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005ce:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005d2:	bf18      	it	ne
 80005d4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005dc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005e0:	d038      	beq.n	8000654 <__aeabi_dmul+0xb4>
 80005e2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005ee:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005f2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005f6:	f04f 0600 	mov.w	r6, #0
 80005fa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005fe:	f09c 0f00 	teq	ip, #0
 8000602:	bf18      	it	ne
 8000604:	f04e 0e01 	orrne.w	lr, lr, #1
 8000608:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800060c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000610:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000614:	d204      	bcs.n	8000620 <__aeabi_dmul+0x80>
 8000616:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800061a:	416d      	adcs	r5, r5
 800061c:	eb46 0606 	adc.w	r6, r6, r6
 8000620:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000624:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000628:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800062c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000630:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000634:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000638:	bf88      	it	hi
 800063a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800063e:	d81e      	bhi.n	800067e <__aeabi_dmul+0xde>
 8000640:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000644:	bf08      	it	eq
 8000646:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800064a:	f150 0000 	adcs.w	r0, r0, #0
 800064e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000652:	bd70      	pop	{r4, r5, r6, pc}
 8000654:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000658:	ea46 0101 	orr.w	r1, r6, r1
 800065c:	ea40 0002 	orr.w	r0, r0, r2
 8000660:	ea81 0103 	eor.w	r1, r1, r3
 8000664:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000668:	bfc2      	ittt	gt
 800066a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800066e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000672:	bd70      	popgt	{r4, r5, r6, pc}
 8000674:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000678:	f04f 0e00 	mov.w	lr, #0
 800067c:	3c01      	subs	r4, #1
 800067e:	f300 80ab 	bgt.w	80007d8 <__aeabi_dmul+0x238>
 8000682:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000686:	bfde      	ittt	le
 8000688:	2000      	movle	r0, #0
 800068a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800068e:	bd70      	pople	{r4, r5, r6, pc}
 8000690:	f1c4 0400 	rsb	r4, r4, #0
 8000694:	3c20      	subs	r4, #32
 8000696:	da35      	bge.n	8000704 <__aeabi_dmul+0x164>
 8000698:	340c      	adds	r4, #12
 800069a:	dc1b      	bgt.n	80006d4 <__aeabi_dmul+0x134>
 800069c:	f104 0414 	add.w	r4, r4, #20
 80006a0:	f1c4 0520 	rsb	r5, r4, #32
 80006a4:	fa00 f305 	lsl.w	r3, r0, r5
 80006a8:	fa20 f004 	lsr.w	r0, r0, r4
 80006ac:	fa01 f205 	lsl.w	r2, r1, r5
 80006b0:	ea40 0002 	orr.w	r0, r0, r2
 80006b4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006b8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006bc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006c0:	fa21 f604 	lsr.w	r6, r1, r4
 80006c4:	eb42 0106 	adc.w	r1, r2, r6
 80006c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006cc:	bf08      	it	eq
 80006ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006d2:	bd70      	pop	{r4, r5, r6, pc}
 80006d4:	f1c4 040c 	rsb	r4, r4, #12
 80006d8:	f1c4 0520 	rsb	r5, r4, #32
 80006dc:	fa00 f304 	lsl.w	r3, r0, r4
 80006e0:	fa20 f005 	lsr.w	r0, r0, r5
 80006e4:	fa01 f204 	lsl.w	r2, r1, r4
 80006e8:	ea40 0002 	orr.w	r0, r0, r2
 80006ec:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006f0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006f4:	f141 0100 	adc.w	r1, r1, #0
 80006f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006fc:	bf08      	it	eq
 80006fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000702:	bd70      	pop	{r4, r5, r6, pc}
 8000704:	f1c4 0520 	rsb	r5, r4, #32
 8000708:	fa00 f205 	lsl.w	r2, r0, r5
 800070c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000710:	fa20 f304 	lsr.w	r3, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea43 0302 	orr.w	r3, r3, r2
 800071c:	fa21 f004 	lsr.w	r0, r1, r4
 8000720:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000724:	fa21 f204 	lsr.w	r2, r1, r4
 8000728:	ea20 0002 	bic.w	r0, r0, r2
 800072c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f094 0f00 	teq	r4, #0
 8000740:	d10f      	bne.n	8000762 <__aeabi_dmul+0x1c2>
 8000742:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000746:	0040      	lsls	r0, r0, #1
 8000748:	eb41 0101 	adc.w	r1, r1, r1
 800074c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000750:	bf08      	it	eq
 8000752:	3c01      	subeq	r4, #1
 8000754:	d0f7      	beq.n	8000746 <__aeabi_dmul+0x1a6>
 8000756:	ea41 0106 	orr.w	r1, r1, r6
 800075a:	f095 0f00 	teq	r5, #0
 800075e:	bf18      	it	ne
 8000760:	4770      	bxne	lr
 8000762:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000766:	0052      	lsls	r2, r2, #1
 8000768:	eb43 0303 	adc.w	r3, r3, r3
 800076c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000770:	bf08      	it	eq
 8000772:	3d01      	subeq	r5, #1
 8000774:	d0f7      	beq.n	8000766 <__aeabi_dmul+0x1c6>
 8000776:	ea43 0306 	orr.w	r3, r3, r6
 800077a:	4770      	bx	lr
 800077c:	ea94 0f0c 	teq	r4, ip
 8000780:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000784:	bf18      	it	ne
 8000786:	ea95 0f0c 	teqne	r5, ip
 800078a:	d00c      	beq.n	80007a6 <__aeabi_dmul+0x206>
 800078c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000790:	bf18      	it	ne
 8000792:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000796:	d1d1      	bne.n	800073c <__aeabi_dmul+0x19c>
 8000798:	ea81 0103 	eor.w	r1, r1, r3
 800079c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007a0:	f04f 0000 	mov.w	r0, #0
 80007a4:	bd70      	pop	{r4, r5, r6, pc}
 80007a6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007aa:	bf06      	itte	eq
 80007ac:	4610      	moveq	r0, r2
 80007ae:	4619      	moveq	r1, r3
 80007b0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007b4:	d019      	beq.n	80007ea <__aeabi_dmul+0x24a>
 80007b6:	ea94 0f0c 	teq	r4, ip
 80007ba:	d102      	bne.n	80007c2 <__aeabi_dmul+0x222>
 80007bc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007c0:	d113      	bne.n	80007ea <__aeabi_dmul+0x24a>
 80007c2:	ea95 0f0c 	teq	r5, ip
 80007c6:	d105      	bne.n	80007d4 <__aeabi_dmul+0x234>
 80007c8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007cc:	bf1c      	itt	ne
 80007ce:	4610      	movne	r0, r2
 80007d0:	4619      	movne	r1, r3
 80007d2:	d10a      	bne.n	80007ea <__aeabi_dmul+0x24a>
 80007d4:	ea81 0103 	eor.w	r1, r1, r3
 80007d8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007dc:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007e4:	f04f 0000 	mov.w	r0, #0
 80007e8:	bd70      	pop	{r4, r5, r6, pc}
 80007ea:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007ee:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007f2:	bd70      	pop	{r4, r5, r6, pc}

080007f4 <__aeabi_ddiv>:
 80007f4:	b570      	push	{r4, r5, r6, lr}
 80007f6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007fa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007fe:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000802:	bf1d      	ittte	ne
 8000804:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000808:	ea94 0f0c 	teqne	r4, ip
 800080c:	ea95 0f0c 	teqne	r5, ip
 8000810:	f000 f8a7 	bleq	8000962 <__aeabi_ddiv+0x16e>
 8000814:	eba4 0405 	sub.w	r4, r4, r5
 8000818:	ea81 0e03 	eor.w	lr, r1, r3
 800081c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000820:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000824:	f000 8088 	beq.w	8000938 <__aeabi_ddiv+0x144>
 8000828:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800082c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000830:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000834:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000838:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800083c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000840:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000844:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000848:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800084c:	429d      	cmp	r5, r3
 800084e:	bf08      	it	eq
 8000850:	4296      	cmpeq	r6, r2
 8000852:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000856:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800085a:	d202      	bcs.n	8000862 <__aeabi_ddiv+0x6e>
 800085c:	085b      	lsrs	r3, r3, #1
 800085e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000862:	1ab6      	subs	r6, r6, r2
 8000864:	eb65 0503 	sbc.w	r5, r5, r3
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000872:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000876:	ebb6 0e02 	subs.w	lr, r6, r2
 800087a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800087e:	bf22      	ittt	cs
 8000880:	1ab6      	subcs	r6, r6, r2
 8000882:	4675      	movcs	r5, lr
 8000884:	ea40 000c 	orrcs.w	r0, r0, ip
 8000888:	085b      	lsrs	r3, r3, #1
 800088a:	ea4f 0232 	mov.w	r2, r2, rrx
 800088e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000892:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000896:	bf22      	ittt	cs
 8000898:	1ab6      	subcs	r6, r6, r2
 800089a:	4675      	movcs	r5, lr
 800089c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008a0:	085b      	lsrs	r3, r3, #1
 80008a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008a6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008aa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ae:	bf22      	ittt	cs
 80008b0:	1ab6      	subcs	r6, r6, r2
 80008b2:	4675      	movcs	r5, lr
 80008b4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008b8:	085b      	lsrs	r3, r3, #1
 80008ba:	ea4f 0232 	mov.w	r2, r2, rrx
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008d0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008d4:	d018      	beq.n	8000908 <__aeabi_ddiv+0x114>
 80008d6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008da:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008de:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008e2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008e6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008ea:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008ee:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008f2:	d1c0      	bne.n	8000876 <__aeabi_ddiv+0x82>
 80008f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008f8:	d10b      	bne.n	8000912 <__aeabi_ddiv+0x11e>
 80008fa:	ea41 0100 	orr.w	r1, r1, r0
 80008fe:	f04f 0000 	mov.w	r0, #0
 8000902:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000906:	e7b6      	b.n	8000876 <__aeabi_ddiv+0x82>
 8000908:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800090c:	bf04      	itt	eq
 800090e:	4301      	orreq	r1, r0
 8000910:	2000      	moveq	r0, #0
 8000912:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000916:	bf88      	it	hi
 8000918:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800091c:	f63f aeaf 	bhi.w	800067e <__aeabi_dmul+0xde>
 8000920:	ebb5 0c03 	subs.w	ip, r5, r3
 8000924:	bf04      	itt	eq
 8000926:	ebb6 0c02 	subseq.w	ip, r6, r2
 800092a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800092e:	f150 0000 	adcs.w	r0, r0, #0
 8000932:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000936:	bd70      	pop	{r4, r5, r6, pc}
 8000938:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800093c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000940:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000944:	bfc2      	ittt	gt
 8000946:	ebd4 050c 	rsbsgt	r5, r4, ip
 800094a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800094e:	bd70      	popgt	{r4, r5, r6, pc}
 8000950:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000954:	f04f 0e00 	mov.w	lr, #0
 8000958:	3c01      	subs	r4, #1
 800095a:	e690      	b.n	800067e <__aeabi_dmul+0xde>
 800095c:	ea45 0e06 	orr.w	lr, r5, r6
 8000960:	e68d      	b.n	800067e <__aeabi_dmul+0xde>
 8000962:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000966:	ea94 0f0c 	teq	r4, ip
 800096a:	bf08      	it	eq
 800096c:	ea95 0f0c 	teqeq	r5, ip
 8000970:	f43f af3b 	beq.w	80007ea <__aeabi_dmul+0x24a>
 8000974:	ea94 0f0c 	teq	r4, ip
 8000978:	d10a      	bne.n	8000990 <__aeabi_ddiv+0x19c>
 800097a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800097e:	f47f af34 	bne.w	80007ea <__aeabi_dmul+0x24a>
 8000982:	ea95 0f0c 	teq	r5, ip
 8000986:	f47f af25 	bne.w	80007d4 <__aeabi_dmul+0x234>
 800098a:	4610      	mov	r0, r2
 800098c:	4619      	mov	r1, r3
 800098e:	e72c      	b.n	80007ea <__aeabi_dmul+0x24a>
 8000990:	ea95 0f0c 	teq	r5, ip
 8000994:	d106      	bne.n	80009a4 <__aeabi_ddiv+0x1b0>
 8000996:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800099a:	f43f aefd 	beq.w	8000798 <__aeabi_dmul+0x1f8>
 800099e:	4610      	mov	r0, r2
 80009a0:	4619      	mov	r1, r3
 80009a2:	e722      	b.n	80007ea <__aeabi_dmul+0x24a>
 80009a4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009a8:	bf18      	it	ne
 80009aa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009ae:	f47f aec5 	bne.w	800073c <__aeabi_dmul+0x19c>
 80009b2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009b6:	f47f af0d 	bne.w	80007d4 <__aeabi_dmul+0x234>
 80009ba:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009be:	f47f aeeb 	bne.w	8000798 <__aeabi_dmul+0x1f8>
 80009c2:	e712      	b.n	80007ea <__aeabi_dmul+0x24a>

080009c4 <__gedf2>:
 80009c4:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 80009c8:	e006      	b.n	80009d8 <__cmpdf2+0x4>
 80009ca:	bf00      	nop

080009cc <__ledf2>:
 80009cc:	f04f 0c01 	mov.w	ip, #1
 80009d0:	e002      	b.n	80009d8 <__cmpdf2+0x4>
 80009d2:	bf00      	nop

080009d4 <__cmpdf2>:
 80009d4:	f04f 0c01 	mov.w	ip, #1
 80009d8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009dc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009e0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009e8:	bf18      	it	ne
 80009ea:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009ee:	d01b      	beq.n	8000a28 <__cmpdf2+0x54>
 80009f0:	b001      	add	sp, #4
 80009f2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009f6:	bf0c      	ite	eq
 80009f8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009fc:	ea91 0f03 	teqne	r1, r3
 8000a00:	bf02      	ittt	eq
 8000a02:	ea90 0f02 	teqeq	r0, r2
 8000a06:	2000      	moveq	r0, #0
 8000a08:	4770      	bxeq	lr
 8000a0a:	f110 0f00 	cmn.w	r0, #0
 8000a0e:	ea91 0f03 	teq	r1, r3
 8000a12:	bf58      	it	pl
 8000a14:	4299      	cmppl	r1, r3
 8000a16:	bf08      	it	eq
 8000a18:	4290      	cmpeq	r0, r2
 8000a1a:	bf2c      	ite	cs
 8000a1c:	17d8      	asrcs	r0, r3, #31
 8000a1e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a22:	f040 0001 	orr.w	r0, r0, #1
 8000a26:	4770      	bx	lr
 8000a28:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a2c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a30:	d102      	bne.n	8000a38 <__cmpdf2+0x64>
 8000a32:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a36:	d107      	bne.n	8000a48 <__cmpdf2+0x74>
 8000a38:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a3c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a40:	d1d6      	bne.n	80009f0 <__cmpdf2+0x1c>
 8000a42:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a46:	d0d3      	beq.n	80009f0 <__cmpdf2+0x1c>
 8000a48:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a4c:	4770      	bx	lr
 8000a4e:	bf00      	nop

08000a50 <__aeabi_cdrcmple>:
 8000a50:	4684      	mov	ip, r0
 8000a52:	4610      	mov	r0, r2
 8000a54:	4662      	mov	r2, ip
 8000a56:	468c      	mov	ip, r1
 8000a58:	4619      	mov	r1, r3
 8000a5a:	4663      	mov	r3, ip
 8000a5c:	e000      	b.n	8000a60 <__aeabi_cdcmpeq>
 8000a5e:	bf00      	nop

08000a60 <__aeabi_cdcmpeq>:
 8000a60:	b501      	push	{r0, lr}
 8000a62:	f7ff ffb7 	bl	80009d4 <__cmpdf2>
 8000a66:	2800      	cmp	r0, #0
 8000a68:	bf48      	it	mi
 8000a6a:	f110 0f00 	cmnmi.w	r0, #0
 8000a6e:	bd01      	pop	{r0, pc}

08000a70 <__aeabi_dcmpeq>:
 8000a70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a74:	f7ff fff4 	bl	8000a60 <__aeabi_cdcmpeq>
 8000a78:	bf0c      	ite	eq
 8000a7a:	2001      	moveq	r0, #1
 8000a7c:	2000      	movne	r0, #0
 8000a7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a82:	bf00      	nop

08000a84 <__aeabi_dcmplt>:
 8000a84:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a88:	f7ff ffea 	bl	8000a60 <__aeabi_cdcmpeq>
 8000a8c:	bf34      	ite	cc
 8000a8e:	2001      	movcc	r0, #1
 8000a90:	2000      	movcs	r0, #0
 8000a92:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a96:	bf00      	nop

08000a98 <__aeabi_dcmple>:
 8000a98:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a9c:	f7ff ffe0 	bl	8000a60 <__aeabi_cdcmpeq>
 8000aa0:	bf94      	ite	ls
 8000aa2:	2001      	movls	r0, #1
 8000aa4:	2000      	movhi	r0, #0
 8000aa6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aaa:	bf00      	nop

08000aac <__aeabi_dcmpge>:
 8000aac:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab0:	f7ff ffce 	bl	8000a50 <__aeabi_cdrcmple>
 8000ab4:	bf94      	ite	ls
 8000ab6:	2001      	movls	r0, #1
 8000ab8:	2000      	movhi	r0, #0
 8000aba:	f85d fb08 	ldr.w	pc, [sp], #8
 8000abe:	bf00      	nop

08000ac0 <__aeabi_dcmpgt>:
 8000ac0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac4:	f7ff ffc4 	bl	8000a50 <__aeabi_cdrcmple>
 8000ac8:	bf34      	ite	cc
 8000aca:	2001      	movcc	r0, #1
 8000acc:	2000      	movcs	r0, #0
 8000ace:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ad2:	bf00      	nop

08000ad4 <__aeabi_dcmpun>:
 8000ad4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000adc:	d102      	bne.n	8000ae4 <__aeabi_dcmpun+0x10>
 8000ade:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ae2:	d10a      	bne.n	8000afa <__aeabi_dcmpun+0x26>
 8000ae4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aec:	d102      	bne.n	8000af4 <__aeabi_dcmpun+0x20>
 8000aee:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000af2:	d102      	bne.n	8000afa <__aeabi_dcmpun+0x26>
 8000af4:	f04f 0000 	mov.w	r0, #0
 8000af8:	4770      	bx	lr
 8000afa:	f04f 0001 	mov.w	r0, #1
 8000afe:	4770      	bx	lr

08000b00 <__aeabi_d2iz>:
 8000b00:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b04:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b08:	d215      	bcs.n	8000b36 <__aeabi_d2iz+0x36>
 8000b0a:	d511      	bpl.n	8000b30 <__aeabi_d2iz+0x30>
 8000b0c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b10:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b14:	d912      	bls.n	8000b3c <__aeabi_d2iz+0x3c>
 8000b16:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b1a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b1e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b22:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b26:	fa23 f002 	lsr.w	r0, r3, r2
 8000b2a:	bf18      	it	ne
 8000b2c:	4240      	negne	r0, r0
 8000b2e:	4770      	bx	lr
 8000b30:	f04f 0000 	mov.w	r0, #0
 8000b34:	4770      	bx	lr
 8000b36:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b3a:	d105      	bne.n	8000b48 <__aeabi_d2iz+0x48>
 8000b3c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b40:	bf08      	it	eq
 8000b42:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b46:	4770      	bx	lr
 8000b48:	f04f 0000 	mov.w	r0, #0
 8000b4c:	4770      	bx	lr
 8000b4e:	bf00      	nop

08000b50 <__aeabi_frsub>:
 8000b50:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b54:	e002      	b.n	8000b5c <__addsf3>
 8000b56:	bf00      	nop

08000b58 <__aeabi_fsub>:
 8000b58:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b5c <__addsf3>:
 8000b5c:	0042      	lsls	r2, r0, #1
 8000b5e:	bf1f      	itttt	ne
 8000b60:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b64:	ea92 0f03 	teqne	r2, r3
 8000b68:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b6c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b70:	d06a      	beq.n	8000c48 <__addsf3+0xec>
 8000b72:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b76:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b7a:	bfc1      	itttt	gt
 8000b7c:	18d2      	addgt	r2, r2, r3
 8000b7e:	4041      	eorgt	r1, r0
 8000b80:	4048      	eorgt	r0, r1
 8000b82:	4041      	eorgt	r1, r0
 8000b84:	bfb8      	it	lt
 8000b86:	425b      	neglt	r3, r3
 8000b88:	2b19      	cmp	r3, #25
 8000b8a:	bf88      	it	hi
 8000b8c:	4770      	bxhi	lr
 8000b8e:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000b92:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b96:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000b9a:	bf18      	it	ne
 8000b9c:	4240      	negne	r0, r0
 8000b9e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ba2:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000ba6:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000baa:	bf18      	it	ne
 8000bac:	4249      	negne	r1, r1
 8000bae:	ea92 0f03 	teq	r2, r3
 8000bb2:	d03f      	beq.n	8000c34 <__addsf3+0xd8>
 8000bb4:	f1a2 0201 	sub.w	r2, r2, #1
 8000bb8:	fa41 fc03 	asr.w	ip, r1, r3
 8000bbc:	eb10 000c 	adds.w	r0, r0, ip
 8000bc0:	f1c3 0320 	rsb	r3, r3, #32
 8000bc4:	fa01 f103 	lsl.w	r1, r1, r3
 8000bc8:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000bcc:	d502      	bpl.n	8000bd4 <__addsf3+0x78>
 8000bce:	4249      	negs	r1, r1
 8000bd0:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bd4:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000bd8:	d313      	bcc.n	8000c02 <__addsf3+0xa6>
 8000bda:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000bde:	d306      	bcc.n	8000bee <__addsf3+0x92>
 8000be0:	0840      	lsrs	r0, r0, #1
 8000be2:	ea4f 0131 	mov.w	r1, r1, rrx
 8000be6:	f102 0201 	add.w	r2, r2, #1
 8000bea:	2afe      	cmp	r2, #254	; 0xfe
 8000bec:	d251      	bcs.n	8000c92 <__addsf3+0x136>
 8000bee:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000bf2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000bf6:	bf08      	it	eq
 8000bf8:	f020 0001 	biceq.w	r0, r0, #1
 8000bfc:	ea40 0003 	orr.w	r0, r0, r3
 8000c00:	4770      	bx	lr
 8000c02:	0049      	lsls	r1, r1, #1
 8000c04:	eb40 0000 	adc.w	r0, r0, r0
 8000c08:	3a01      	subs	r2, #1
 8000c0a:	bf28      	it	cs
 8000c0c:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000c10:	d2ed      	bcs.n	8000bee <__addsf3+0x92>
 8000c12:	fab0 fc80 	clz	ip, r0
 8000c16:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c1a:	ebb2 020c 	subs.w	r2, r2, ip
 8000c1e:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c22:	bfaa      	itet	ge
 8000c24:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c28:	4252      	neglt	r2, r2
 8000c2a:	4318      	orrge	r0, r3
 8000c2c:	bfbc      	itt	lt
 8000c2e:	40d0      	lsrlt	r0, r2
 8000c30:	4318      	orrlt	r0, r3
 8000c32:	4770      	bx	lr
 8000c34:	f092 0f00 	teq	r2, #0
 8000c38:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c3c:	bf06      	itte	eq
 8000c3e:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c42:	3201      	addeq	r2, #1
 8000c44:	3b01      	subne	r3, #1
 8000c46:	e7b5      	b.n	8000bb4 <__addsf3+0x58>
 8000c48:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c4c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c50:	bf18      	it	ne
 8000c52:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c56:	d021      	beq.n	8000c9c <__addsf3+0x140>
 8000c58:	ea92 0f03 	teq	r2, r3
 8000c5c:	d004      	beq.n	8000c68 <__addsf3+0x10c>
 8000c5e:	f092 0f00 	teq	r2, #0
 8000c62:	bf08      	it	eq
 8000c64:	4608      	moveq	r0, r1
 8000c66:	4770      	bx	lr
 8000c68:	ea90 0f01 	teq	r0, r1
 8000c6c:	bf1c      	itt	ne
 8000c6e:	2000      	movne	r0, #0
 8000c70:	4770      	bxne	lr
 8000c72:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c76:	d104      	bne.n	8000c82 <__addsf3+0x126>
 8000c78:	0040      	lsls	r0, r0, #1
 8000c7a:	bf28      	it	cs
 8000c7c:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c80:	4770      	bx	lr
 8000c82:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c86:	bf3c      	itt	cc
 8000c88:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000c8c:	4770      	bxcc	lr
 8000c8e:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c92:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000c96:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c9a:	4770      	bx	lr
 8000c9c:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000ca0:	bf16      	itet	ne
 8000ca2:	4608      	movne	r0, r1
 8000ca4:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000ca8:	4601      	movne	r1, r0
 8000caa:	0242      	lsls	r2, r0, #9
 8000cac:	bf06      	itte	eq
 8000cae:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cb2:	ea90 0f01 	teqeq	r0, r1
 8000cb6:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000cba:	4770      	bx	lr

08000cbc <__aeabi_ui2f>:
 8000cbc:	f04f 0300 	mov.w	r3, #0
 8000cc0:	e004      	b.n	8000ccc <__aeabi_i2f+0x8>
 8000cc2:	bf00      	nop

08000cc4 <__aeabi_i2f>:
 8000cc4:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000cc8:	bf48      	it	mi
 8000cca:	4240      	negmi	r0, r0
 8000ccc:	ea5f 0c00 	movs.w	ip, r0
 8000cd0:	bf08      	it	eq
 8000cd2:	4770      	bxeq	lr
 8000cd4:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000cd8:	4601      	mov	r1, r0
 8000cda:	f04f 0000 	mov.w	r0, #0
 8000cde:	e01c      	b.n	8000d1a <__aeabi_l2f+0x2a>

08000ce0 <__aeabi_ul2f>:
 8000ce0:	ea50 0201 	orrs.w	r2, r0, r1
 8000ce4:	bf08      	it	eq
 8000ce6:	4770      	bxeq	lr
 8000ce8:	f04f 0300 	mov.w	r3, #0
 8000cec:	e00a      	b.n	8000d04 <__aeabi_l2f+0x14>
 8000cee:	bf00      	nop

08000cf0 <__aeabi_l2f>:
 8000cf0:	ea50 0201 	orrs.w	r2, r0, r1
 8000cf4:	bf08      	it	eq
 8000cf6:	4770      	bxeq	lr
 8000cf8:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000cfc:	d502      	bpl.n	8000d04 <__aeabi_l2f+0x14>
 8000cfe:	4240      	negs	r0, r0
 8000d00:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d04:	ea5f 0c01 	movs.w	ip, r1
 8000d08:	bf02      	ittt	eq
 8000d0a:	4684      	moveq	ip, r0
 8000d0c:	4601      	moveq	r1, r0
 8000d0e:	2000      	moveq	r0, #0
 8000d10:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000d14:	bf08      	it	eq
 8000d16:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000d1a:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000d1e:	fabc f28c 	clz	r2, ip
 8000d22:	3a08      	subs	r2, #8
 8000d24:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d28:	db10      	blt.n	8000d4c <__aeabi_l2f+0x5c>
 8000d2a:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d2e:	4463      	add	r3, ip
 8000d30:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d34:	f1c2 0220 	rsb	r2, r2, #32
 8000d38:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d3c:	fa20 f202 	lsr.w	r2, r0, r2
 8000d40:	eb43 0002 	adc.w	r0, r3, r2
 8000d44:	bf08      	it	eq
 8000d46:	f020 0001 	biceq.w	r0, r0, #1
 8000d4a:	4770      	bx	lr
 8000d4c:	f102 0220 	add.w	r2, r2, #32
 8000d50:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d54:	f1c2 0220 	rsb	r2, r2, #32
 8000d58:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d5c:	fa21 f202 	lsr.w	r2, r1, r2
 8000d60:	eb43 0002 	adc.w	r0, r3, r2
 8000d64:	bf08      	it	eq
 8000d66:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d6a:	4770      	bx	lr

08000d6c <__aeabi_fmul>:
 8000d6c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d70:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d74:	bf1e      	ittt	ne
 8000d76:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d7a:	ea92 0f0c 	teqne	r2, ip
 8000d7e:	ea93 0f0c 	teqne	r3, ip
 8000d82:	d06f      	beq.n	8000e64 <__aeabi_fmul+0xf8>
 8000d84:	441a      	add	r2, r3
 8000d86:	ea80 0c01 	eor.w	ip, r0, r1
 8000d8a:	0240      	lsls	r0, r0, #9
 8000d8c:	bf18      	it	ne
 8000d8e:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d92:	d01e      	beq.n	8000dd2 <__aeabi_fmul+0x66>
 8000d94:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000d98:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d9c:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000da0:	fba0 3101 	umull	r3, r1, r0, r1
 8000da4:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000da8:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000dac:	bf3e      	ittt	cc
 8000dae:	0049      	lslcc	r1, r1, #1
 8000db0:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000db4:	005b      	lslcc	r3, r3, #1
 8000db6:	ea40 0001 	orr.w	r0, r0, r1
 8000dba:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000dbe:	2afd      	cmp	r2, #253	; 0xfd
 8000dc0:	d81d      	bhi.n	8000dfe <__aeabi_fmul+0x92>
 8000dc2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000dc6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000dca:	bf08      	it	eq
 8000dcc:	f020 0001 	biceq.w	r0, r0, #1
 8000dd0:	4770      	bx	lr
 8000dd2:	f090 0f00 	teq	r0, #0
 8000dd6:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000dda:	bf08      	it	eq
 8000ddc:	0249      	lsleq	r1, r1, #9
 8000dde:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000de2:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000de6:	3a7f      	subs	r2, #127	; 0x7f
 8000de8:	bfc2      	ittt	gt
 8000dea:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000dee:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000df2:	4770      	bxgt	lr
 8000df4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000df8:	f04f 0300 	mov.w	r3, #0
 8000dfc:	3a01      	subs	r2, #1
 8000dfe:	dc5d      	bgt.n	8000ebc <__aeabi_fmul+0x150>
 8000e00:	f112 0f19 	cmn.w	r2, #25
 8000e04:	bfdc      	itt	le
 8000e06:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000e0a:	4770      	bxle	lr
 8000e0c:	f1c2 0200 	rsb	r2, r2, #0
 8000e10:	0041      	lsls	r1, r0, #1
 8000e12:	fa21 f102 	lsr.w	r1, r1, r2
 8000e16:	f1c2 0220 	rsb	r2, r2, #32
 8000e1a:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e1e:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e22:	f140 0000 	adc.w	r0, r0, #0
 8000e26:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e2a:	bf08      	it	eq
 8000e2c:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e30:	4770      	bx	lr
 8000e32:	f092 0f00 	teq	r2, #0
 8000e36:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e3a:	bf02      	ittt	eq
 8000e3c:	0040      	lsleq	r0, r0, #1
 8000e3e:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e42:	3a01      	subeq	r2, #1
 8000e44:	d0f9      	beq.n	8000e3a <__aeabi_fmul+0xce>
 8000e46:	ea40 000c 	orr.w	r0, r0, ip
 8000e4a:	f093 0f00 	teq	r3, #0
 8000e4e:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e52:	bf02      	ittt	eq
 8000e54:	0049      	lsleq	r1, r1, #1
 8000e56:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e5a:	3b01      	subeq	r3, #1
 8000e5c:	d0f9      	beq.n	8000e52 <__aeabi_fmul+0xe6>
 8000e5e:	ea41 010c 	orr.w	r1, r1, ip
 8000e62:	e78f      	b.n	8000d84 <__aeabi_fmul+0x18>
 8000e64:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e68:	ea92 0f0c 	teq	r2, ip
 8000e6c:	bf18      	it	ne
 8000e6e:	ea93 0f0c 	teqne	r3, ip
 8000e72:	d00a      	beq.n	8000e8a <__aeabi_fmul+0x11e>
 8000e74:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e78:	bf18      	it	ne
 8000e7a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e7e:	d1d8      	bne.n	8000e32 <__aeabi_fmul+0xc6>
 8000e80:	ea80 0001 	eor.w	r0, r0, r1
 8000e84:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e88:	4770      	bx	lr
 8000e8a:	f090 0f00 	teq	r0, #0
 8000e8e:	bf17      	itett	ne
 8000e90:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000e94:	4608      	moveq	r0, r1
 8000e96:	f091 0f00 	teqne	r1, #0
 8000e9a:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000e9e:	d014      	beq.n	8000eca <__aeabi_fmul+0x15e>
 8000ea0:	ea92 0f0c 	teq	r2, ip
 8000ea4:	d101      	bne.n	8000eaa <__aeabi_fmul+0x13e>
 8000ea6:	0242      	lsls	r2, r0, #9
 8000ea8:	d10f      	bne.n	8000eca <__aeabi_fmul+0x15e>
 8000eaa:	ea93 0f0c 	teq	r3, ip
 8000eae:	d103      	bne.n	8000eb8 <__aeabi_fmul+0x14c>
 8000eb0:	024b      	lsls	r3, r1, #9
 8000eb2:	bf18      	it	ne
 8000eb4:	4608      	movne	r0, r1
 8000eb6:	d108      	bne.n	8000eca <__aeabi_fmul+0x15e>
 8000eb8:	ea80 0001 	eor.w	r0, r0, r1
 8000ebc:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ec0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ec4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ec8:	4770      	bx	lr
 8000eca:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ece:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000ed2:	4770      	bx	lr

08000ed4 <__aeabi_fdiv>:
 8000ed4:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ed8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000edc:	bf1e      	ittt	ne
 8000ede:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000ee2:	ea92 0f0c 	teqne	r2, ip
 8000ee6:	ea93 0f0c 	teqne	r3, ip
 8000eea:	d069      	beq.n	8000fc0 <__aeabi_fdiv+0xec>
 8000eec:	eba2 0203 	sub.w	r2, r2, r3
 8000ef0:	ea80 0c01 	eor.w	ip, r0, r1
 8000ef4:	0249      	lsls	r1, r1, #9
 8000ef6:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000efa:	d037      	beq.n	8000f6c <__aeabi_fdiv+0x98>
 8000efc:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000f00:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f04:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f08:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000f0c:	428b      	cmp	r3, r1
 8000f0e:	bf38      	it	cc
 8000f10:	005b      	lslcc	r3, r3, #1
 8000f12:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000f16:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000f1a:	428b      	cmp	r3, r1
 8000f1c:	bf24      	itt	cs
 8000f1e:	1a5b      	subcs	r3, r3, r1
 8000f20:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f24:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f28:	bf24      	itt	cs
 8000f2a:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f2e:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f32:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f36:	bf24      	itt	cs
 8000f38:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f3c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f40:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f44:	bf24      	itt	cs
 8000f46:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f4a:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f4e:	011b      	lsls	r3, r3, #4
 8000f50:	bf18      	it	ne
 8000f52:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f56:	d1e0      	bne.n	8000f1a <__aeabi_fdiv+0x46>
 8000f58:	2afd      	cmp	r2, #253	; 0xfd
 8000f5a:	f63f af50 	bhi.w	8000dfe <__aeabi_fmul+0x92>
 8000f5e:	428b      	cmp	r3, r1
 8000f60:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f64:	bf08      	it	eq
 8000f66:	f020 0001 	biceq.w	r0, r0, #1
 8000f6a:	4770      	bx	lr
 8000f6c:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f70:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f74:	327f      	adds	r2, #127	; 0x7f
 8000f76:	bfc2      	ittt	gt
 8000f78:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f7c:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f80:	4770      	bxgt	lr
 8000f82:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f86:	f04f 0300 	mov.w	r3, #0
 8000f8a:	3a01      	subs	r2, #1
 8000f8c:	e737      	b.n	8000dfe <__aeabi_fmul+0x92>
 8000f8e:	f092 0f00 	teq	r2, #0
 8000f92:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000f96:	bf02      	ittt	eq
 8000f98:	0040      	lsleq	r0, r0, #1
 8000f9a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000f9e:	3a01      	subeq	r2, #1
 8000fa0:	d0f9      	beq.n	8000f96 <__aeabi_fdiv+0xc2>
 8000fa2:	ea40 000c 	orr.w	r0, r0, ip
 8000fa6:	f093 0f00 	teq	r3, #0
 8000faa:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000fae:	bf02      	ittt	eq
 8000fb0:	0049      	lsleq	r1, r1, #1
 8000fb2:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000fb6:	3b01      	subeq	r3, #1
 8000fb8:	d0f9      	beq.n	8000fae <__aeabi_fdiv+0xda>
 8000fba:	ea41 010c 	orr.w	r1, r1, ip
 8000fbe:	e795      	b.n	8000eec <__aeabi_fdiv+0x18>
 8000fc0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000fc4:	ea92 0f0c 	teq	r2, ip
 8000fc8:	d108      	bne.n	8000fdc <__aeabi_fdiv+0x108>
 8000fca:	0242      	lsls	r2, r0, #9
 8000fcc:	f47f af7d 	bne.w	8000eca <__aeabi_fmul+0x15e>
 8000fd0:	ea93 0f0c 	teq	r3, ip
 8000fd4:	f47f af70 	bne.w	8000eb8 <__aeabi_fmul+0x14c>
 8000fd8:	4608      	mov	r0, r1
 8000fda:	e776      	b.n	8000eca <__aeabi_fmul+0x15e>
 8000fdc:	ea93 0f0c 	teq	r3, ip
 8000fe0:	d104      	bne.n	8000fec <__aeabi_fdiv+0x118>
 8000fe2:	024b      	lsls	r3, r1, #9
 8000fe4:	f43f af4c 	beq.w	8000e80 <__aeabi_fmul+0x114>
 8000fe8:	4608      	mov	r0, r1
 8000fea:	e76e      	b.n	8000eca <__aeabi_fmul+0x15e>
 8000fec:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000ff0:	bf18      	it	ne
 8000ff2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000ff6:	d1ca      	bne.n	8000f8e <__aeabi_fdiv+0xba>
 8000ff8:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000ffc:	f47f af5c 	bne.w	8000eb8 <__aeabi_fmul+0x14c>
 8001000:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8001004:	f47f af3c 	bne.w	8000e80 <__aeabi_fmul+0x114>
 8001008:	e75f      	b.n	8000eca <__aeabi_fmul+0x15e>
 800100a:	bf00      	nop

0800100c <__aeabi_uldivmod>:
 800100c:	b953      	cbnz	r3, 8001024 <__aeabi_uldivmod+0x18>
 800100e:	b94a      	cbnz	r2, 8001024 <__aeabi_uldivmod+0x18>
 8001010:	2900      	cmp	r1, #0
 8001012:	bf08      	it	eq
 8001014:	2800      	cmpeq	r0, #0
 8001016:	bf1c      	itt	ne
 8001018:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 800101c:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8001020:	f000 b96e 	b.w	8001300 <__aeabi_idiv0>
 8001024:	f1ad 0c08 	sub.w	ip, sp, #8
 8001028:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800102c:	f000 f806 	bl	800103c <__udivmoddi4>
 8001030:	f8dd e004 	ldr.w	lr, [sp, #4]
 8001034:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8001038:	b004      	add	sp, #16
 800103a:	4770      	bx	lr

0800103c <__udivmoddi4>:
 800103c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001040:	9e08      	ldr	r6, [sp, #32]
 8001042:	460d      	mov	r5, r1
 8001044:	4604      	mov	r4, r0
 8001046:	468e      	mov	lr, r1
 8001048:	2b00      	cmp	r3, #0
 800104a:	f040 8083 	bne.w	8001154 <__udivmoddi4+0x118>
 800104e:	428a      	cmp	r2, r1
 8001050:	4617      	mov	r7, r2
 8001052:	d947      	bls.n	80010e4 <__udivmoddi4+0xa8>
 8001054:	fab2 f382 	clz	r3, r2
 8001058:	b14b      	cbz	r3, 800106e <__udivmoddi4+0x32>
 800105a:	f1c3 0120 	rsb	r1, r3, #32
 800105e:	fa05 fe03 	lsl.w	lr, r5, r3
 8001062:	fa20 f101 	lsr.w	r1, r0, r1
 8001066:	409f      	lsls	r7, r3
 8001068:	ea41 0e0e 	orr.w	lr, r1, lr
 800106c:	409c      	lsls	r4, r3
 800106e:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8001072:	fbbe fcf8 	udiv	ip, lr, r8
 8001076:	fa1f f987 	uxth.w	r9, r7
 800107a:	fb08 e21c 	mls	r2, r8, ip, lr
 800107e:	fb0c f009 	mul.w	r0, ip, r9
 8001082:	0c21      	lsrs	r1, r4, #16
 8001084:	ea41 4202 	orr.w	r2, r1, r2, lsl #16
 8001088:	4290      	cmp	r0, r2
 800108a:	d90a      	bls.n	80010a2 <__udivmoddi4+0x66>
 800108c:	18ba      	adds	r2, r7, r2
 800108e:	f10c 31ff 	add.w	r1, ip, #4294967295	; 0xffffffff
 8001092:	f080 8118 	bcs.w	80012c6 <__udivmoddi4+0x28a>
 8001096:	4290      	cmp	r0, r2
 8001098:	f240 8115 	bls.w	80012c6 <__udivmoddi4+0x28a>
 800109c:	f1ac 0c02 	sub.w	ip, ip, #2
 80010a0:	443a      	add	r2, r7
 80010a2:	1a12      	subs	r2, r2, r0
 80010a4:	fbb2 f0f8 	udiv	r0, r2, r8
 80010a8:	fb08 2210 	mls	r2, r8, r0, r2
 80010ac:	fb00 f109 	mul.w	r1, r0, r9
 80010b0:	b2a4      	uxth	r4, r4
 80010b2:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80010b6:	42a1      	cmp	r1, r4
 80010b8:	d909      	bls.n	80010ce <__udivmoddi4+0x92>
 80010ba:	193c      	adds	r4, r7, r4
 80010bc:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 80010c0:	f080 8103 	bcs.w	80012ca <__udivmoddi4+0x28e>
 80010c4:	42a1      	cmp	r1, r4
 80010c6:	f240 8100 	bls.w	80012ca <__udivmoddi4+0x28e>
 80010ca:	3802      	subs	r0, #2
 80010cc:	443c      	add	r4, r7
 80010ce:	1a64      	subs	r4, r4, r1
 80010d0:	2100      	movs	r1, #0
 80010d2:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80010d6:	b11e      	cbz	r6, 80010e0 <__udivmoddi4+0xa4>
 80010d8:	2200      	movs	r2, #0
 80010da:	40dc      	lsrs	r4, r3
 80010dc:	e9c6 4200 	strd	r4, r2, [r6]
 80010e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80010e4:	b902      	cbnz	r2, 80010e8 <__udivmoddi4+0xac>
 80010e6:	deff      	udf	#255	; 0xff
 80010e8:	fab2 f382 	clz	r3, r2
 80010ec:	2b00      	cmp	r3, #0
 80010ee:	d14f      	bne.n	8001190 <__udivmoddi4+0x154>
 80010f0:	1a8d      	subs	r5, r1, r2
 80010f2:	2101      	movs	r1, #1
 80010f4:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80010f8:	fa1f f882 	uxth.w	r8, r2
 80010fc:	fbb5 fcfe 	udiv	ip, r5, lr
 8001100:	fb0e 551c 	mls	r5, lr, ip, r5
 8001104:	fb08 f00c 	mul.w	r0, r8, ip
 8001108:	0c22      	lsrs	r2, r4, #16
 800110a:	ea42 4505 	orr.w	r5, r2, r5, lsl #16
 800110e:	42a8      	cmp	r0, r5
 8001110:	d907      	bls.n	8001122 <__udivmoddi4+0xe6>
 8001112:	197d      	adds	r5, r7, r5
 8001114:	f10c 32ff 	add.w	r2, ip, #4294967295	; 0xffffffff
 8001118:	d202      	bcs.n	8001120 <__udivmoddi4+0xe4>
 800111a:	42a8      	cmp	r0, r5
 800111c:	f200 80e9 	bhi.w	80012f2 <__udivmoddi4+0x2b6>
 8001120:	4694      	mov	ip, r2
 8001122:	1a2d      	subs	r5, r5, r0
 8001124:	fbb5 f0fe 	udiv	r0, r5, lr
 8001128:	fb0e 5510 	mls	r5, lr, r0, r5
 800112c:	fb08 f800 	mul.w	r8, r8, r0
 8001130:	b2a4      	uxth	r4, r4
 8001132:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8001136:	45a0      	cmp	r8, r4
 8001138:	d907      	bls.n	800114a <__udivmoddi4+0x10e>
 800113a:	193c      	adds	r4, r7, r4
 800113c:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8001140:	d202      	bcs.n	8001148 <__udivmoddi4+0x10c>
 8001142:	45a0      	cmp	r8, r4
 8001144:	f200 80d9 	bhi.w	80012fa <__udivmoddi4+0x2be>
 8001148:	4610      	mov	r0, r2
 800114a:	eba4 0408 	sub.w	r4, r4, r8
 800114e:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8001152:	e7c0      	b.n	80010d6 <__udivmoddi4+0x9a>
 8001154:	428b      	cmp	r3, r1
 8001156:	d908      	bls.n	800116a <__udivmoddi4+0x12e>
 8001158:	2e00      	cmp	r6, #0
 800115a:	f000 80b1 	beq.w	80012c0 <__udivmoddi4+0x284>
 800115e:	2100      	movs	r1, #0
 8001160:	e9c6 0500 	strd	r0, r5, [r6]
 8001164:	4608      	mov	r0, r1
 8001166:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800116a:	fab3 f183 	clz	r1, r3
 800116e:	2900      	cmp	r1, #0
 8001170:	d14b      	bne.n	800120a <__udivmoddi4+0x1ce>
 8001172:	42ab      	cmp	r3, r5
 8001174:	d302      	bcc.n	800117c <__udivmoddi4+0x140>
 8001176:	4282      	cmp	r2, r0
 8001178:	f200 80b9 	bhi.w	80012ee <__udivmoddi4+0x2b2>
 800117c:	1a84      	subs	r4, r0, r2
 800117e:	eb65 0303 	sbc.w	r3, r5, r3
 8001182:	2001      	movs	r0, #1
 8001184:	469e      	mov	lr, r3
 8001186:	2e00      	cmp	r6, #0
 8001188:	d0aa      	beq.n	80010e0 <__udivmoddi4+0xa4>
 800118a:	e9c6 4e00 	strd	r4, lr, [r6]
 800118e:	e7a7      	b.n	80010e0 <__udivmoddi4+0xa4>
 8001190:	409f      	lsls	r7, r3
 8001192:	f1c3 0220 	rsb	r2, r3, #32
 8001196:	40d1      	lsrs	r1, r2
 8001198:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800119c:	fbb1 f0fe 	udiv	r0, r1, lr
 80011a0:	fa1f f887 	uxth.w	r8, r7
 80011a4:	fb0e 1110 	mls	r1, lr, r0, r1
 80011a8:	fa24 f202 	lsr.w	r2, r4, r2
 80011ac:	409d      	lsls	r5, r3
 80011ae:	fb00 fc08 	mul.w	ip, r0, r8
 80011b2:	432a      	orrs	r2, r5
 80011b4:	0c15      	lsrs	r5, r2, #16
 80011b6:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
 80011ba:	45ac      	cmp	ip, r5
 80011bc:	fa04 f403 	lsl.w	r4, r4, r3
 80011c0:	d909      	bls.n	80011d6 <__udivmoddi4+0x19a>
 80011c2:	197d      	adds	r5, r7, r5
 80011c4:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 80011c8:	f080 808f 	bcs.w	80012ea <__udivmoddi4+0x2ae>
 80011cc:	45ac      	cmp	ip, r5
 80011ce:	f240 808c 	bls.w	80012ea <__udivmoddi4+0x2ae>
 80011d2:	3802      	subs	r0, #2
 80011d4:	443d      	add	r5, r7
 80011d6:	eba5 050c 	sub.w	r5, r5, ip
 80011da:	fbb5 f1fe 	udiv	r1, r5, lr
 80011de:	fb0e 5c11 	mls	ip, lr, r1, r5
 80011e2:	fb01 f908 	mul.w	r9, r1, r8
 80011e6:	b295      	uxth	r5, r2
 80011e8:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 80011ec:	45a9      	cmp	r9, r5
 80011ee:	d907      	bls.n	8001200 <__udivmoddi4+0x1c4>
 80011f0:	197d      	adds	r5, r7, r5
 80011f2:	f101 32ff 	add.w	r2, r1, #4294967295	; 0xffffffff
 80011f6:	d274      	bcs.n	80012e2 <__udivmoddi4+0x2a6>
 80011f8:	45a9      	cmp	r9, r5
 80011fa:	d972      	bls.n	80012e2 <__udivmoddi4+0x2a6>
 80011fc:	3902      	subs	r1, #2
 80011fe:	443d      	add	r5, r7
 8001200:	eba5 0509 	sub.w	r5, r5, r9
 8001204:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8001208:	e778      	b.n	80010fc <__udivmoddi4+0xc0>
 800120a:	f1c1 0720 	rsb	r7, r1, #32
 800120e:	408b      	lsls	r3, r1
 8001210:	fa22 fc07 	lsr.w	ip, r2, r7
 8001214:	ea4c 0c03 	orr.w	ip, ip, r3
 8001218:	fa25 f407 	lsr.w	r4, r5, r7
 800121c:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8001220:	fbb4 f9fe 	udiv	r9, r4, lr
 8001224:	fa1f f88c 	uxth.w	r8, ip
 8001228:	fb0e 4419 	mls	r4, lr, r9, r4
 800122c:	fa20 f307 	lsr.w	r3, r0, r7
 8001230:	fb09 fa08 	mul.w	sl, r9, r8
 8001234:	408d      	lsls	r5, r1
 8001236:	431d      	orrs	r5, r3
 8001238:	0c2b      	lsrs	r3, r5, #16
 800123a:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 800123e:	45a2      	cmp	sl, r4
 8001240:	fa02 f201 	lsl.w	r2, r2, r1
 8001244:	fa00 f301 	lsl.w	r3, r0, r1
 8001248:	d909      	bls.n	800125e <__udivmoddi4+0x222>
 800124a:	eb1c 0404 	adds.w	r4, ip, r4
 800124e:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8001252:	d248      	bcs.n	80012e6 <__udivmoddi4+0x2aa>
 8001254:	45a2      	cmp	sl, r4
 8001256:	d946      	bls.n	80012e6 <__udivmoddi4+0x2aa>
 8001258:	f1a9 0902 	sub.w	r9, r9, #2
 800125c:	4464      	add	r4, ip
 800125e:	eba4 040a 	sub.w	r4, r4, sl
 8001262:	fbb4 f0fe 	udiv	r0, r4, lr
 8001266:	fb0e 4410 	mls	r4, lr, r0, r4
 800126a:	fb00 fa08 	mul.w	sl, r0, r8
 800126e:	b2ad      	uxth	r5, r5
 8001270:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8001274:	45a2      	cmp	sl, r4
 8001276:	d908      	bls.n	800128a <__udivmoddi4+0x24e>
 8001278:	eb1c 0404 	adds.w	r4, ip, r4
 800127c:	f100 35ff 	add.w	r5, r0, #4294967295	; 0xffffffff
 8001280:	d22d      	bcs.n	80012de <__udivmoddi4+0x2a2>
 8001282:	45a2      	cmp	sl, r4
 8001284:	d92b      	bls.n	80012de <__udivmoddi4+0x2a2>
 8001286:	3802      	subs	r0, #2
 8001288:	4464      	add	r4, ip
 800128a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800128e:	fba0 8902 	umull	r8, r9, r0, r2
 8001292:	eba4 040a 	sub.w	r4, r4, sl
 8001296:	454c      	cmp	r4, r9
 8001298:	46c6      	mov	lr, r8
 800129a:	464d      	mov	r5, r9
 800129c:	d319      	bcc.n	80012d2 <__udivmoddi4+0x296>
 800129e:	d016      	beq.n	80012ce <__udivmoddi4+0x292>
 80012a0:	b15e      	cbz	r6, 80012ba <__udivmoddi4+0x27e>
 80012a2:	ebb3 020e 	subs.w	r2, r3, lr
 80012a6:	eb64 0405 	sbc.w	r4, r4, r5
 80012aa:	fa04 f707 	lsl.w	r7, r4, r7
 80012ae:	fa22 f301 	lsr.w	r3, r2, r1
 80012b2:	431f      	orrs	r7, r3
 80012b4:	40cc      	lsrs	r4, r1
 80012b6:	e9c6 7400 	strd	r7, r4, [r6]
 80012ba:	2100      	movs	r1, #0
 80012bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80012c0:	4631      	mov	r1, r6
 80012c2:	4630      	mov	r0, r6
 80012c4:	e70c      	b.n	80010e0 <__udivmoddi4+0xa4>
 80012c6:	468c      	mov	ip, r1
 80012c8:	e6eb      	b.n	80010a2 <__udivmoddi4+0x66>
 80012ca:	4610      	mov	r0, r2
 80012cc:	e6ff      	b.n	80010ce <__udivmoddi4+0x92>
 80012ce:	4543      	cmp	r3, r8
 80012d0:	d2e6      	bcs.n	80012a0 <__udivmoddi4+0x264>
 80012d2:	ebb8 0e02 	subs.w	lr, r8, r2
 80012d6:	eb69 050c 	sbc.w	r5, r9, ip
 80012da:	3801      	subs	r0, #1
 80012dc:	e7e0      	b.n	80012a0 <__udivmoddi4+0x264>
 80012de:	4628      	mov	r0, r5
 80012e0:	e7d3      	b.n	800128a <__udivmoddi4+0x24e>
 80012e2:	4611      	mov	r1, r2
 80012e4:	e78c      	b.n	8001200 <__udivmoddi4+0x1c4>
 80012e6:	4681      	mov	r9, r0
 80012e8:	e7b9      	b.n	800125e <__udivmoddi4+0x222>
 80012ea:	4608      	mov	r0, r1
 80012ec:	e773      	b.n	80011d6 <__udivmoddi4+0x19a>
 80012ee:	4608      	mov	r0, r1
 80012f0:	e749      	b.n	8001186 <__udivmoddi4+0x14a>
 80012f2:	f1ac 0c02 	sub.w	ip, ip, #2
 80012f6:	443d      	add	r5, r7
 80012f8:	e713      	b.n	8001122 <__udivmoddi4+0xe6>
 80012fa:	3802      	subs	r0, #2
 80012fc:	443c      	add	r4, r7
 80012fe:	e724      	b.n	800114a <__udivmoddi4+0x10e>

08001300 <__aeabi_idiv0>:
 8001300:	4770      	bx	lr
 8001302:	bf00      	nop

08001304 <BUTTON_STATE>:
#include "stm32f1xx_hal_gpio.h"
#include "button.h"

enum BUTTON num;

uint8_t BUTTON_STATE(uint8_t num) {
 8001304:	b580      	push	{r7, lr}
 8001306:	b082      	sub	sp, #8
 8001308:	af00      	add	r7, sp, #0
 800130a:	4603      	mov	r3, r0
 800130c:	71fb      	strb	r3, [r7, #7]
	switch (num) {
 800130e:	79fb      	ldrb	r3, [r7, #7]
 8001310:	2b00      	cmp	r3, #0
 8001312:	d112      	bne.n	800133a <BUTTON_STATE+0x36>

	case CALIBRATE_MPU_BUTTON:

		if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_0) == GPIO_PIN_SET) {
 8001314:	2101      	movs	r1, #1
 8001316:	480b      	ldr	r0, [pc, #44]	; (8001344 <BUTTON_STATE+0x40>)
 8001318:	f003 fb1c 	bl	8004954 <HAL_GPIO_ReadPin>
 800131c:	4603      	mov	r3, r0
 800131e:	2b01      	cmp	r3, #1
 8001320:	d101      	bne.n	8001326 <BUTTON_STATE+0x22>
			return 1;
 8001322:	2301      	movs	r3, #1
 8001324:	e009      	b.n	800133a <BUTTON_STATE+0x36>
		} else if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_0) == GPIO_PIN_RESET) {
 8001326:	2101      	movs	r1, #1
 8001328:	4806      	ldr	r0, [pc, #24]	; (8001344 <BUTTON_STATE+0x40>)
 800132a:	f003 fb13 	bl	8004954 <HAL_GPIO_ReadPin>
 800132e:	4603      	mov	r3, r0
 8001330:	2b00      	cmp	r3, #0
 8001332:	d101      	bne.n	8001338 <BUTTON_STATE+0x34>
			return 0;
 8001334:	2300      	movs	r3, #0
 8001336:	e000      	b.n	800133a <BUTTON_STATE+0x36>
		}
		break;
 8001338:	bf00      	nop
	}
};
 800133a:	4618      	mov	r0, r3
 800133c:	3708      	adds	r7, #8
 800133e:	46bd      	mov	sp, r7
 8001340:	bd80      	pop	{r7, pc}
 8001342:	bf00      	nop
 8001344:	40011000 	.word	0x40011000

08001348 <MX_CAN1_Init>:

CAN_HandleTypeDef hcan1;
CAN_HandleTypeDef hcan2;

/* CAN1 init function */
void MX_CAN1_Init(void) {
 8001348:	b580      	push	{r7, lr}
 800134a:	b08a      	sub	sp, #40	; 0x28
 800134c:	af00      	add	r7, sp, #0
	hcan1.Instance = CAN1;
 800134e:	4b28      	ldr	r3, [pc, #160]	; (80013f0 <MX_CAN1_Init+0xa8>)
 8001350:	4a28      	ldr	r2, [pc, #160]	; (80013f4 <MX_CAN1_Init+0xac>)
 8001352:	601a      	str	r2, [r3, #0]
	hcan1.Init.Prescaler = 4;
 8001354:	4b26      	ldr	r3, [pc, #152]	; (80013f0 <MX_CAN1_Init+0xa8>)
 8001356:	2204      	movs	r2, #4
 8001358:	605a      	str	r2, [r3, #4]
	hcan1.Init.Mode = CAN_MODE_NORMAL;
 800135a:	4b25      	ldr	r3, [pc, #148]	; (80013f0 <MX_CAN1_Init+0xa8>)
 800135c:	2200      	movs	r2, #0
 800135e:	609a      	str	r2, [r3, #8]
	hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001360:	4b23      	ldr	r3, [pc, #140]	; (80013f0 <MX_CAN1_Init+0xa8>)
 8001362:	2200      	movs	r2, #0
 8001364:	60da      	str	r2, [r3, #12]
	hcan1.Init.TimeSeg1 = CAN_BS1_4TQ;
 8001366:	4b22      	ldr	r3, [pc, #136]	; (80013f0 <MX_CAN1_Init+0xa8>)
 8001368:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 800136c:	611a      	str	r2, [r3, #16]
	hcan1.Init.TimeSeg2 = CAN_BS2_3TQ;
 800136e:	4b20      	ldr	r3, [pc, #128]	; (80013f0 <MX_CAN1_Init+0xa8>)
 8001370:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8001374:	615a      	str	r2, [r3, #20]
	hcan1.Init.TimeTriggeredMode = DISABLE;
 8001376:	4b1e      	ldr	r3, [pc, #120]	; (80013f0 <MX_CAN1_Init+0xa8>)
 8001378:	2200      	movs	r2, #0
 800137a:	761a      	strb	r2, [r3, #24]
	hcan1.Init.AutoBusOff = ENABLE;
 800137c:	4b1c      	ldr	r3, [pc, #112]	; (80013f0 <MX_CAN1_Init+0xa8>)
 800137e:	2201      	movs	r2, #1
 8001380:	765a      	strb	r2, [r3, #25]
	hcan1.Init.AutoWakeUp = DISABLE;
 8001382:	4b1b      	ldr	r3, [pc, #108]	; (80013f0 <MX_CAN1_Init+0xa8>)
 8001384:	2200      	movs	r2, #0
 8001386:	769a      	strb	r2, [r3, #26]
	hcan1.Init.AutoRetransmission = DISABLE;
 8001388:	4b19      	ldr	r3, [pc, #100]	; (80013f0 <MX_CAN1_Init+0xa8>)
 800138a:	2200      	movs	r2, #0
 800138c:	76da      	strb	r2, [r3, #27]
	hcan1.Init.ReceiveFifoLocked = DISABLE;
 800138e:	4b18      	ldr	r3, [pc, #96]	; (80013f0 <MX_CAN1_Init+0xa8>)
 8001390:	2200      	movs	r2, #0
 8001392:	771a      	strb	r2, [r3, #28]
	hcan1.Init.TransmitFifoPriority = ENABLE;
 8001394:	4b16      	ldr	r3, [pc, #88]	; (80013f0 <MX_CAN1_Init+0xa8>)
 8001396:	2201      	movs	r2, #1
 8001398:	775a      	strb	r2, [r3, #29]
	if (HAL_CAN_Init(&hcan1) != HAL_OK) {
 800139a:	4815      	ldr	r0, [pc, #84]	; (80013f0 <MX_CAN1_Init+0xa8>)
 800139c:	f001 fe7e 	bl	800309c <HAL_CAN_Init>
 80013a0:	4603      	mov	r3, r0
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d001      	beq.n	80013aa <MX_CAN1_Init+0x62>
		Error_Handler();
 80013a6:	f001 f8fb 	bl	80025a0 <Error_Handler>
	}

	CAN_FilterTypeDef sFilterConfig;

	sFilterConfig.FilterBank = 0;
 80013aa:	2300      	movs	r3, #0
 80013ac:	617b      	str	r3, [r7, #20]
	sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 80013ae:	2300      	movs	r3, #0
 80013b0:	61bb      	str	r3, [r7, #24]
	sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 80013b2:	2301      	movs	r3, #1
 80013b4:	61fb      	str	r3, [r7, #28]
	sFilterConfig.FilterIdHigh = 0x0000;
 80013b6:	2300      	movs	r3, #0
 80013b8:	603b      	str	r3, [r7, #0]
	sFilterConfig.FilterIdLow = 0x0000;
 80013ba:	2300      	movs	r3, #0
 80013bc:	607b      	str	r3, [r7, #4]
	sFilterConfig.FilterMaskIdHigh = 0x0000;
 80013be:	2300      	movs	r3, #0
 80013c0:	60bb      	str	r3, [r7, #8]
	sFilterConfig.FilterMaskIdLow = 0x0000;
 80013c2:	2300      	movs	r3, #0
 80013c4:	60fb      	str	r3, [r7, #12]
	sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 80013c6:	2300      	movs	r3, #0
 80013c8:	613b      	str	r3, [r7, #16]
	sFilterConfig.FilterActivation = ENABLE;
 80013ca:	2301      	movs	r3, #1
 80013cc:	623b      	str	r3, [r7, #32]
	sFilterConfig.SlaveStartFilterBank = 14;
 80013ce:	230e      	movs	r3, #14
 80013d0:	627b      	str	r3, [r7, #36]	; 0x24

	if (HAL_CAN_ConfigFilter(&hcan1, &sFilterConfig) != HAL_OK) {
 80013d2:	463b      	mov	r3, r7
 80013d4:	4619      	mov	r1, r3
 80013d6:	4806      	ldr	r0, [pc, #24]	; (80013f0 <MX_CAN1_Init+0xa8>)
 80013d8:	f001 ff5c 	bl	8003294 <HAL_CAN_ConfigFilter>
 80013dc:	4603      	mov	r3, r0
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d001      	beq.n	80013e6 <MX_CAN1_Init+0x9e>
		Error_Handler();
 80013e2:	f001 f8dd 	bl	80025a0 <Error_Handler>
	}
}
 80013e6:	bf00      	nop
 80013e8:	3728      	adds	r7, #40	; 0x28
 80013ea:	46bd      	mov	sp, r7
 80013ec:	bd80      	pop	{r7, pc}
 80013ee:	bf00      	nop
 80013f0:	20000180 	.word	0x20000180
 80013f4:	40006400 	.word	0x40006400

080013f8 <MX_CAN2_Init>:

/* CAN2 init function */
void MX_CAN2_Init(void) {
 80013f8:	b580      	push	{r7, lr}
 80013fa:	b08a      	sub	sp, #40	; 0x28
 80013fc:	af00      	add	r7, sp, #0
	hcan2.Instance = CAN2;
 80013fe:	4b28      	ldr	r3, [pc, #160]	; (80014a0 <MX_CAN2_Init+0xa8>)
 8001400:	4a28      	ldr	r2, [pc, #160]	; (80014a4 <MX_CAN2_Init+0xac>)
 8001402:	601a      	str	r2, [r3, #0]
	hcan2.Init.Prescaler = 4;
 8001404:	4b26      	ldr	r3, [pc, #152]	; (80014a0 <MX_CAN2_Init+0xa8>)
 8001406:	2204      	movs	r2, #4
 8001408:	605a      	str	r2, [r3, #4]
	hcan2.Init.Mode = CAN_MODE_NORMAL;
 800140a:	4b25      	ldr	r3, [pc, #148]	; (80014a0 <MX_CAN2_Init+0xa8>)
 800140c:	2200      	movs	r2, #0
 800140e:	609a      	str	r2, [r3, #8]
	hcan2.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001410:	4b23      	ldr	r3, [pc, #140]	; (80014a0 <MX_CAN2_Init+0xa8>)
 8001412:	2200      	movs	r2, #0
 8001414:	60da      	str	r2, [r3, #12]
	hcan2.Init.TimeSeg1 = CAN_BS1_4TQ;
 8001416:	4b22      	ldr	r3, [pc, #136]	; (80014a0 <MX_CAN2_Init+0xa8>)
 8001418:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 800141c:	611a      	str	r2, [r3, #16]
	hcan2.Init.TimeSeg2 = CAN_BS2_3TQ;
 800141e:	4b20      	ldr	r3, [pc, #128]	; (80014a0 <MX_CAN2_Init+0xa8>)
 8001420:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8001424:	615a      	str	r2, [r3, #20]
	hcan2.Init.TimeTriggeredMode = DISABLE;
 8001426:	4b1e      	ldr	r3, [pc, #120]	; (80014a0 <MX_CAN2_Init+0xa8>)
 8001428:	2200      	movs	r2, #0
 800142a:	761a      	strb	r2, [r3, #24]
	hcan2.Init.AutoBusOff = ENABLE;
 800142c:	4b1c      	ldr	r3, [pc, #112]	; (80014a0 <MX_CAN2_Init+0xa8>)
 800142e:	2201      	movs	r2, #1
 8001430:	765a      	strb	r2, [r3, #25]
	hcan2.Init.AutoWakeUp = DISABLE;
 8001432:	4b1b      	ldr	r3, [pc, #108]	; (80014a0 <MX_CAN2_Init+0xa8>)
 8001434:	2200      	movs	r2, #0
 8001436:	769a      	strb	r2, [r3, #26]
	hcan2.Init.AutoRetransmission = DISABLE;
 8001438:	4b19      	ldr	r3, [pc, #100]	; (80014a0 <MX_CAN2_Init+0xa8>)
 800143a:	2200      	movs	r2, #0
 800143c:	76da      	strb	r2, [r3, #27]
	hcan2.Init.ReceiveFifoLocked = DISABLE;
 800143e:	4b18      	ldr	r3, [pc, #96]	; (80014a0 <MX_CAN2_Init+0xa8>)
 8001440:	2200      	movs	r2, #0
 8001442:	771a      	strb	r2, [r3, #28]
	hcan2.Init.TransmitFifoPriority = ENABLE;
 8001444:	4b16      	ldr	r3, [pc, #88]	; (80014a0 <MX_CAN2_Init+0xa8>)
 8001446:	2201      	movs	r2, #1
 8001448:	775a      	strb	r2, [r3, #29]
	if (HAL_CAN_Init(&hcan2) != HAL_OK) {
 800144a:	4815      	ldr	r0, [pc, #84]	; (80014a0 <MX_CAN2_Init+0xa8>)
 800144c:	f001 fe26 	bl	800309c <HAL_CAN_Init>
 8001450:	4603      	mov	r3, r0
 8001452:	2b00      	cmp	r3, #0
 8001454:	d001      	beq.n	800145a <MX_CAN2_Init+0x62>
		Error_Handler();
 8001456:	f001 f8a3 	bl	80025a0 <Error_Handler>
	}

	CAN_FilterTypeDef sFilterConfig;

	sFilterConfig.FilterBank = 14;
 800145a:	230e      	movs	r3, #14
 800145c:	617b      	str	r3, [r7, #20]
	sFilterConfig.FilterMode = CAN_FILTERMODE_IDLIST;
 800145e:	2301      	movs	r3, #1
 8001460:	61bb      	str	r3, [r7, #24]
	sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 8001462:	2301      	movs	r3, #1
 8001464:	61fb      	str	r3, [r7, #28]
	sFilterConfig.FilterIdHigh = 0x000;
 8001466:	2300      	movs	r3, #0
 8001468:	603b      	str	r3, [r7, #0]
	sFilterConfig.FilterIdLow = 0x000;
 800146a:	2300      	movs	r3, #0
 800146c:	607b      	str	r3, [r7, #4]
	sFilterConfig.FilterMaskIdHigh = 0x000;
 800146e:	2300      	movs	r3, #0
 8001470:	60bb      	str	r3, [r7, #8]
	sFilterConfig.FilterMaskIdLow = 0x000;
 8001472:	2300      	movs	r3, #0
 8001474:	60fb      	str	r3, [r7, #12]
	sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO1;
 8001476:	2301      	movs	r3, #1
 8001478:	613b      	str	r3, [r7, #16]
	sFilterConfig.FilterActivation = ENABLE;
 800147a:	2301      	movs	r3, #1
 800147c:	623b      	str	r3, [r7, #32]
	sFilterConfig.SlaveStartFilterBank = 14;
 800147e:	230e      	movs	r3, #14
 8001480:	627b      	str	r3, [r7, #36]	; 0x24

	if (HAL_CAN_ConfigFilter(&hcan2, &sFilterConfig) != HAL_OK) {
 8001482:	463b      	mov	r3, r7
 8001484:	4619      	mov	r1, r3
 8001486:	4806      	ldr	r0, [pc, #24]	; (80014a0 <MX_CAN2_Init+0xa8>)
 8001488:	f001 ff04 	bl	8003294 <HAL_CAN_ConfigFilter>
 800148c:	4603      	mov	r3, r0
 800148e:	2b00      	cmp	r3, #0
 8001490:	d001      	beq.n	8001496 <MX_CAN2_Init+0x9e>
		Error_Handler();
 8001492:	f001 f885 	bl	80025a0 <Error_Handler>
	}

}
 8001496:	bf00      	nop
 8001498:	3728      	adds	r7, #40	; 0x28
 800149a:	46bd      	mov	sp, r7
 800149c:	bd80      	pop	{r7, pc}
 800149e:	bf00      	nop
 80014a0:	20000158 	.word	0x20000158
 80014a4:	40006800 	.word	0x40006800

080014a8 <HAL_CAN_MspInit>:

static uint32_t HAL_RCC_CAN1_CLK_ENABLED = 0;

void HAL_CAN_MspInit(CAN_HandleTypeDef *canHandle) {
 80014a8:	b580      	push	{r7, lr}
 80014aa:	b08c      	sub	sp, #48	; 0x30
 80014ac:	af00      	add	r7, sp, #0
 80014ae:	6078      	str	r0, [r7, #4]

	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 80014b0:	f107 031c 	add.w	r3, r7, #28
 80014b4:	2200      	movs	r2, #0
 80014b6:	601a      	str	r2, [r3, #0]
 80014b8:	605a      	str	r2, [r3, #4]
 80014ba:	609a      	str	r2, [r3, #8]
 80014bc:	60da      	str	r2, [r3, #12]
	if (canHandle->Instance == CAN1) {
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	4a6d      	ldr	r2, [pc, #436]	; (8001678 <HAL_CAN_MspInit+0x1d0>)
 80014c4:	4293      	cmp	r3, r2
 80014c6:	d15b      	bne.n	8001580 <HAL_CAN_MspInit+0xd8>
		/* USER CODE BEGIN CAN1_MspInit 0 */

		/* USER CODE END CAN1_MspInit 0 */
		/* CAN1 clock enable */
		HAL_RCC_CAN1_CLK_ENABLED++;
 80014c8:	4b6c      	ldr	r3, [pc, #432]	; (800167c <HAL_CAN_MspInit+0x1d4>)
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	3301      	adds	r3, #1
 80014ce:	4a6b      	ldr	r2, [pc, #428]	; (800167c <HAL_CAN_MspInit+0x1d4>)
 80014d0:	6013      	str	r3, [r2, #0]
		if (HAL_RCC_CAN1_CLK_ENABLED == 1) {
 80014d2:	4b6a      	ldr	r3, [pc, #424]	; (800167c <HAL_CAN_MspInit+0x1d4>)
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	2b01      	cmp	r3, #1
 80014d8:	d10b      	bne.n	80014f2 <HAL_CAN_MspInit+0x4a>
			__HAL_RCC_CAN1_CLK_ENABLE();
 80014da:	4b69      	ldr	r3, [pc, #420]	; (8001680 <HAL_CAN_MspInit+0x1d8>)
 80014dc:	69db      	ldr	r3, [r3, #28]
 80014de:	4a68      	ldr	r2, [pc, #416]	; (8001680 <HAL_CAN_MspInit+0x1d8>)
 80014e0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80014e4:	61d3      	str	r3, [r2, #28]
 80014e6:	4b66      	ldr	r3, [pc, #408]	; (8001680 <HAL_CAN_MspInit+0x1d8>)
 80014e8:	69db      	ldr	r3, [r3, #28]
 80014ea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80014ee:	61bb      	str	r3, [r7, #24]
 80014f0:	69bb      	ldr	r3, [r7, #24]
		}

		__HAL_RCC_GPIOA_CLK_ENABLE();
 80014f2:	4b63      	ldr	r3, [pc, #396]	; (8001680 <HAL_CAN_MspInit+0x1d8>)
 80014f4:	699b      	ldr	r3, [r3, #24]
 80014f6:	4a62      	ldr	r2, [pc, #392]	; (8001680 <HAL_CAN_MspInit+0x1d8>)
 80014f8:	f043 0304 	orr.w	r3, r3, #4
 80014fc:	6193      	str	r3, [r2, #24]
 80014fe:	4b60      	ldr	r3, [pc, #384]	; (8001680 <HAL_CAN_MspInit+0x1d8>)
 8001500:	699b      	ldr	r3, [r3, #24]
 8001502:	f003 0304 	and.w	r3, r3, #4
 8001506:	617b      	str	r3, [r7, #20]
 8001508:	697b      	ldr	r3, [r7, #20]
		/**CAN1 GPIO Configuration
		 PA11     ------> CAN1_RX
		 PA12     ------> CAN1_TX
		 */
		GPIO_InitStruct.Pin = GPIO_PIN_11;
 800150a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800150e:	61fb      	str	r3, [r7, #28]
		GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001510:	2300      	movs	r3, #0
 8001512:	623b      	str	r3, [r7, #32]
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001514:	2300      	movs	r3, #0
 8001516:	627b      	str	r3, [r7, #36]	; 0x24
		HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001518:	f107 031c 	add.w	r3, r7, #28
 800151c:	4619      	mov	r1, r3
 800151e:	4859      	ldr	r0, [pc, #356]	; (8001684 <HAL_CAN_MspInit+0x1dc>)
 8001520:	f003 f894 	bl	800464c <HAL_GPIO_Init>

		GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001524:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001528:	61fb      	str	r3, [r7, #28]
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800152a:	2302      	movs	r3, #2
 800152c:	623b      	str	r3, [r7, #32]
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800152e:	2303      	movs	r3, #3
 8001530:	62bb      	str	r3, [r7, #40]	; 0x28
		HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001532:	f107 031c 	add.w	r3, r7, #28
 8001536:	4619      	mov	r1, r3
 8001538:	4852      	ldr	r0, [pc, #328]	; (8001684 <HAL_CAN_MspInit+0x1dc>)
 800153a:	f003 f887 	bl	800464c <HAL_GPIO_Init>

		/* CAN1 interrupt Init */
		HAL_NVIC_SetPriority(CAN1_TX_IRQn, 0, 0);
 800153e:	2200      	movs	r2, #0
 8001540:	2100      	movs	r1, #0
 8001542:	2013      	movs	r0, #19
 8001544:	f002 fd47 	bl	8003fd6 <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
 8001548:	2013      	movs	r0, #19
 800154a:	f002 fd60 	bl	800400e <HAL_NVIC_EnableIRQ>
		HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 800154e:	2200      	movs	r2, #0
 8001550:	2100      	movs	r1, #0
 8001552:	2014      	movs	r0, #20
 8001554:	f002 fd3f 	bl	8003fd6 <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8001558:	2014      	movs	r0, #20
 800155a:	f002 fd58 	bl	800400e <HAL_NVIC_EnableIRQ>
		HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 0, 0);
 800155e:	2200      	movs	r2, #0
 8001560:	2100      	movs	r1, #0
 8001562:	2015      	movs	r0, #21
 8001564:	f002 fd37 	bl	8003fd6 <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 8001568:	2015      	movs	r0, #21
 800156a:	f002 fd50 	bl	800400e <HAL_NVIC_EnableIRQ>
		HAL_NVIC_SetPriority(CAN1_SCE_IRQn, 0, 0);
 800156e:	2200      	movs	r2, #0
 8001570:	2100      	movs	r1, #0
 8001572:	2016      	movs	r0, #22
 8001574:	f002 fd2f 	bl	8003fd6 <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(CAN1_SCE_IRQn);
 8001578:	2016      	movs	r0, #22
 800157a:	f002 fd48 	bl	800400e <HAL_NVIC_EnableIRQ>
		HAL_NVIC_SetPriority(CAN2_RX1_IRQn, 0, 0);
		HAL_NVIC_EnableIRQ(CAN2_RX1_IRQn);
		HAL_NVIC_SetPriority(CAN2_SCE_IRQn, 0, 0);
		HAL_NVIC_EnableIRQ(CAN2_SCE_IRQn);
	}
}
 800157e:	e077      	b.n	8001670 <HAL_CAN_MspInit+0x1c8>
	} else if (canHandle->Instance == CAN2) {
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	4a40      	ldr	r2, [pc, #256]	; (8001688 <HAL_CAN_MspInit+0x1e0>)
 8001586:	4293      	cmp	r3, r2
 8001588:	d172      	bne.n	8001670 <HAL_CAN_MspInit+0x1c8>
		__HAL_RCC_CAN2_CLK_ENABLE();
 800158a:	4b3d      	ldr	r3, [pc, #244]	; (8001680 <HAL_CAN_MspInit+0x1d8>)
 800158c:	69db      	ldr	r3, [r3, #28]
 800158e:	4a3c      	ldr	r2, [pc, #240]	; (8001680 <HAL_CAN_MspInit+0x1d8>)
 8001590:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001594:	61d3      	str	r3, [r2, #28]
 8001596:	4b3a      	ldr	r3, [pc, #232]	; (8001680 <HAL_CAN_MspInit+0x1d8>)
 8001598:	69db      	ldr	r3, [r3, #28]
 800159a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800159e:	613b      	str	r3, [r7, #16]
 80015a0:	693b      	ldr	r3, [r7, #16]
		HAL_RCC_CAN1_CLK_ENABLED++;
 80015a2:	4b36      	ldr	r3, [pc, #216]	; (800167c <HAL_CAN_MspInit+0x1d4>)
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	3301      	adds	r3, #1
 80015a8:	4a34      	ldr	r2, [pc, #208]	; (800167c <HAL_CAN_MspInit+0x1d4>)
 80015aa:	6013      	str	r3, [r2, #0]
		if (HAL_RCC_CAN1_CLK_ENABLED == 1) {
 80015ac:	4b33      	ldr	r3, [pc, #204]	; (800167c <HAL_CAN_MspInit+0x1d4>)
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	2b01      	cmp	r3, #1
 80015b2:	d10b      	bne.n	80015cc <HAL_CAN_MspInit+0x124>
			__HAL_RCC_CAN1_CLK_ENABLE();
 80015b4:	4b32      	ldr	r3, [pc, #200]	; (8001680 <HAL_CAN_MspInit+0x1d8>)
 80015b6:	69db      	ldr	r3, [r3, #28]
 80015b8:	4a31      	ldr	r2, [pc, #196]	; (8001680 <HAL_CAN_MspInit+0x1d8>)
 80015ba:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80015be:	61d3      	str	r3, [r2, #28]
 80015c0:	4b2f      	ldr	r3, [pc, #188]	; (8001680 <HAL_CAN_MspInit+0x1d8>)
 80015c2:	69db      	ldr	r3, [r3, #28]
 80015c4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80015c8:	60fb      	str	r3, [r7, #12]
 80015ca:	68fb      	ldr	r3, [r7, #12]
		__HAL_RCC_GPIOB_CLK_ENABLE();
 80015cc:	4b2c      	ldr	r3, [pc, #176]	; (8001680 <HAL_CAN_MspInit+0x1d8>)
 80015ce:	699b      	ldr	r3, [r3, #24]
 80015d0:	4a2b      	ldr	r2, [pc, #172]	; (8001680 <HAL_CAN_MspInit+0x1d8>)
 80015d2:	f043 0308 	orr.w	r3, r3, #8
 80015d6:	6193      	str	r3, [r2, #24]
 80015d8:	4b29      	ldr	r3, [pc, #164]	; (8001680 <HAL_CAN_MspInit+0x1d8>)
 80015da:	699b      	ldr	r3, [r3, #24]
 80015dc:	f003 0308 	and.w	r3, r3, #8
 80015e0:	60bb      	str	r3, [r7, #8]
 80015e2:	68bb      	ldr	r3, [r7, #8]
		GPIO_InitStruct.Pin = GPIO_PIN_5;
 80015e4:	2320      	movs	r3, #32
 80015e6:	61fb      	str	r3, [r7, #28]
		GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80015e8:	2300      	movs	r3, #0
 80015ea:	623b      	str	r3, [r7, #32]
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015ec:	2300      	movs	r3, #0
 80015ee:	627b      	str	r3, [r7, #36]	; 0x24
		HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015f0:	f107 031c 	add.w	r3, r7, #28
 80015f4:	4619      	mov	r1, r3
 80015f6:	4825      	ldr	r0, [pc, #148]	; (800168c <HAL_CAN_MspInit+0x1e4>)
 80015f8:	f003 f828 	bl	800464c <HAL_GPIO_Init>
		GPIO_InitStruct.Pin = GPIO_PIN_6;
 80015fc:	2340      	movs	r3, #64	; 0x40
 80015fe:	61fb      	str	r3, [r7, #28]
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001600:	2302      	movs	r3, #2
 8001602:	623b      	str	r3, [r7, #32]
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001604:	2303      	movs	r3, #3
 8001606:	62bb      	str	r3, [r7, #40]	; 0x28
		HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001608:	f107 031c 	add.w	r3, r7, #28
 800160c:	4619      	mov	r1, r3
 800160e:	481f      	ldr	r0, [pc, #124]	; (800168c <HAL_CAN_MspInit+0x1e4>)
 8001610:	f003 f81c 	bl	800464c <HAL_GPIO_Init>
		__HAL_AFIO_REMAP_CAN2_ENABLE();
 8001614:	4b1e      	ldr	r3, [pc, #120]	; (8001690 <HAL_CAN_MspInit+0x1e8>)
 8001616:	685b      	ldr	r3, [r3, #4]
 8001618:	62fb      	str	r3, [r7, #44]	; 0x2c
 800161a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800161c:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8001620:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001622:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001624:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001628:	62fb      	str	r3, [r7, #44]	; 0x2c
 800162a:	4a19      	ldr	r2, [pc, #100]	; (8001690 <HAL_CAN_MspInit+0x1e8>)
 800162c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800162e:	6053      	str	r3, [r2, #4]
		HAL_NVIC_SetPriority(CAN2_TX_IRQn, 0, 0);
 8001630:	2200      	movs	r2, #0
 8001632:	2100      	movs	r1, #0
 8001634:	203f      	movs	r0, #63	; 0x3f
 8001636:	f002 fcce 	bl	8003fd6 <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(CAN2_TX_IRQn);
 800163a:	203f      	movs	r0, #63	; 0x3f
 800163c:	f002 fce7 	bl	800400e <HAL_NVIC_EnableIRQ>
		HAL_NVIC_SetPriority(CAN2_RX0_IRQn, 0, 0);
 8001640:	2200      	movs	r2, #0
 8001642:	2100      	movs	r1, #0
 8001644:	2040      	movs	r0, #64	; 0x40
 8001646:	f002 fcc6 	bl	8003fd6 <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(CAN2_RX0_IRQn);
 800164a:	2040      	movs	r0, #64	; 0x40
 800164c:	f002 fcdf 	bl	800400e <HAL_NVIC_EnableIRQ>
		HAL_NVIC_SetPriority(CAN2_RX1_IRQn, 0, 0);
 8001650:	2200      	movs	r2, #0
 8001652:	2100      	movs	r1, #0
 8001654:	2041      	movs	r0, #65	; 0x41
 8001656:	f002 fcbe 	bl	8003fd6 <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(CAN2_RX1_IRQn);
 800165a:	2041      	movs	r0, #65	; 0x41
 800165c:	f002 fcd7 	bl	800400e <HAL_NVIC_EnableIRQ>
		HAL_NVIC_SetPriority(CAN2_SCE_IRQn, 0, 0);
 8001660:	2200      	movs	r2, #0
 8001662:	2100      	movs	r1, #0
 8001664:	2042      	movs	r0, #66	; 0x42
 8001666:	f002 fcb6 	bl	8003fd6 <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(CAN2_SCE_IRQn);
 800166a:	2042      	movs	r0, #66	; 0x42
 800166c:	f002 fccf 	bl	800400e <HAL_NVIC_EnableIRQ>
}
 8001670:	bf00      	nop
 8001672:	3730      	adds	r7, #48	; 0x30
 8001674:	46bd      	mov	sp, r7
 8001676:	bd80      	pop	{r7, pc}
 8001678:	40006400 	.word	0x40006400
 800167c:	2000012c 	.word	0x2000012c
 8001680:	40021000 	.word	0x40021000
 8001684:	40010800 	.word	0x40010800
 8001688:	40006800 	.word	0x40006800
 800168c:	40010c00 	.word	0x40010c00
 8001690:	40010000 	.word	0x40010000

08001694 <EEPROM_Init>:
// - set global variables ValidPage, ReceivingPage and ErasedPage
// - build address index
// - resume page transfer if needed
//
// return: EEPROM_SUCCESS, EEPROM_NO_VALID_PAGE, EEPROM_FULL, EEPROM_ERROR, EEPROM_BUSY, EEPROM_TIMEOUT
EEPROM_Result EEPROM_Init() {
 8001694:	b580      	push	{r7, lr}
 8001696:	b088      	sub	sp, #32
 8001698:	af00      	add	r7, sp, #0
	EEPROM_Result result;

	//unlock the flash memory
	HAL_FLASH_Unlock();
 800169a:	f002 fe57 	bl	800434c <HAL_FLASH_Unlock>

	//read each page status and check if valid
	EEPROM_PageStatus PageStatus0 = *((__IO uint16_t*) EEPROM_PAGE0);
 800169e:	4b5c      	ldr	r3, [pc, #368]	; (8001810 <EEPROM_Init+0x17c>)
 80016a0:	881b      	ldrh	r3, [r3, #0]
 80016a2:	83fb      	strh	r3, [r7, #30]
	EEPROM_PageStatus PageStatus1 = *((__IO uint16_t*) EEPROM_PAGE1);
 80016a4:	4b5b      	ldr	r3, [pc, #364]	; (8001814 <EEPROM_Init+0x180>)
 80016a6:	881b      	ldrh	r3, [r3, #0]
 80016a8:	83bb      	strh	r3, [r7, #28]
	uint8_t InvalidState = 0;
 80016aa:	2300      	movs	r3, #0
 80016ac:	76fb      	strb	r3, [r7, #27]
	if (PageStatus0 != EEPROM_VALID && PageStatus0 != EEPROM_RECEIVING
 80016ae:	8bfb      	ldrh	r3, [r7, #30]
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d00b      	beq.n	80016cc <EEPROM_Init+0x38>
 80016b4:	8bfb      	ldrh	r3, [r7, #30]
 80016b6:	f64e 62ee 	movw	r2, #61166	; 0xeeee
 80016ba:	4293      	cmp	r3, r2
 80016bc:	d006      	beq.n	80016cc <EEPROM_Init+0x38>
			&& PageStatus0 != EEPROM_ERASED)
 80016be:	8bfb      	ldrh	r3, [r7, #30]
 80016c0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80016c4:	4293      	cmp	r3, r2
 80016c6:	d001      	beq.n	80016cc <EEPROM_Init+0x38>
		InvalidState = 1;
 80016c8:	2301      	movs	r3, #1
 80016ca:	76fb      	strb	r3, [r7, #27]
	if (PageStatus1 != EEPROM_VALID && PageStatus1 != EEPROM_RECEIVING
 80016cc:	8bbb      	ldrh	r3, [r7, #28]
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d00b      	beq.n	80016ea <EEPROM_Init+0x56>
 80016d2:	8bbb      	ldrh	r3, [r7, #28]
 80016d4:	f64e 62ee 	movw	r2, #61166	; 0xeeee
 80016d8:	4293      	cmp	r3, r2
 80016da:	d006      	beq.n	80016ea <EEPROM_Init+0x56>
			&& PageStatus1 != EEPROM_ERASED)
 80016dc:	8bbb      	ldrh	r3, [r7, #28]
 80016de:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80016e2:	4293      	cmp	r3, r2
 80016e4:	d001      	beq.n	80016ea <EEPROM_Init+0x56>
		InvalidState = 1;
 80016e6:	2301      	movs	r3, #1
 80016e8:	76fb      	strb	r3, [r7, #27]
	if (PageStatus0 == PageStatus1)
 80016ea:	8bfa      	ldrh	r2, [r7, #30]
 80016ec:	8bbb      	ldrh	r3, [r7, #28]
 80016ee:	429a      	cmp	r2, r3
 80016f0:	d101      	bne.n	80016f6 <EEPROM_Init+0x62>
		InvalidState = 1;
 80016f2:	2301      	movs	r3, #1
 80016f4:	76fb      	strb	r3, [r7, #27]

	// if invalid page status, format EEPROM (erase both pages and set page0 as valid)
	if (InvalidState) {
 80016f6:	7efb      	ldrb	r3, [r7, #27]
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	d029      	beq.n	8001750 <EEPROM_Init+0xbc>
		FLASH_EraseInitTypeDef EraseDefinitions;
		EraseDefinitions.TypeErase = FLASH_TYPEERASE_PAGES;
 80016fc:	2300      	movs	r3, #0
 80016fe:	60bb      	str	r3, [r7, #8]
		EraseDefinitions.Banks = FLASH_BANK_1;
 8001700:	2301      	movs	r3, #1
 8001702:	60fb      	str	r3, [r7, #12]
		EraseDefinitions.PageAddress = EEPROM_PAGE0;
 8001704:	4b42      	ldr	r3, [pc, #264]	; (8001810 <EEPROM_Init+0x17c>)
 8001706:	613b      	str	r3, [r7, #16]
		EraseDefinitions.NbPages = 2;
 8001708:	2302      	movs	r3, #2
 800170a:	617b      	str	r3, [r7, #20]
		uint32_t PageError;

		result = HAL_FLASHEx_Erase(&EraseDefinitions, &PageError);
 800170c:	1d3a      	adds	r2, r7, #4
 800170e:	f107 0308 	add.w	r3, r7, #8
 8001712:	4611      	mov	r1, r2
 8001714:	4618      	mov	r0, r3
 8001716:	f002 fef1 	bl	80044fc <HAL_FLASHEx_Erase>
 800171a:	4603      	mov	r3, r0
 800171c:	76bb      	strb	r3, [r7, #26]
		if (result != EEPROM_SUCCESS)
 800171e:	7ebb      	ldrb	r3, [r7, #26]
 8001720:	2b00      	cmp	r3, #0
 8001722:	d001      	beq.n	8001728 <EEPROM_Init+0x94>
			return result;
 8001724:	7ebb      	ldrb	r3, [r7, #26]
 8001726:	e06e      	b.n	8001806 <EEPROM_Init+0x172>

		result = HAL_FLASH_Program(EEPROM_SIZE16, EEPROM_PAGE0, EEPROM_VALID);
 8001728:	f04f 0200 	mov.w	r2, #0
 800172c:	f04f 0300 	mov.w	r3, #0
 8001730:	4937      	ldr	r1, [pc, #220]	; (8001810 <EEPROM_Init+0x17c>)
 8001732:	2001      	movs	r0, #1
 8001734:	f002 fd9a 	bl	800426c <HAL_FLASH_Program>
 8001738:	4603      	mov	r3, r0
 800173a:	76bb      	strb	r3, [r7, #26]
		if (result != EEPROM_SUCCESS)
 800173c:	7ebb      	ldrb	r3, [r7, #26]
 800173e:	2b00      	cmp	r3, #0
 8001740:	d001      	beq.n	8001746 <EEPROM_Init+0xb2>
			return result;
 8001742:	7ebb      	ldrb	r3, [r7, #26]
 8001744:	e05f      	b.n	8001806 <EEPROM_Init+0x172>

		PageStatus0 = EEPROM_VALID;
 8001746:	2300      	movs	r3, #0
 8001748:	83fb      	strh	r3, [r7, #30]
		PageStatus1 = EEPROM_ERASED;
 800174a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800174e:	83bb      	strh	r3, [r7, #28]
	}

	//set global variables ValidPage, ReceivingPage and ErasedPage (one stays EEPROM_PAGE_NONE)
	if (PageStatus0 == EEPROM_VALID)
 8001750:	8bfb      	ldrh	r3, [r7, #30]
 8001752:	2b00      	cmp	r3, #0
 8001754:	d102      	bne.n	800175c <EEPROM_Init+0xc8>
		EEPROM_ValidPage = EEPROM_PAGE0;
 8001756:	4b30      	ldr	r3, [pc, #192]	; (8001818 <EEPROM_Init+0x184>)
 8001758:	4a2d      	ldr	r2, [pc, #180]	; (8001810 <EEPROM_Init+0x17c>)
 800175a:	601a      	str	r2, [r3, #0]
	if (PageStatus1 == EEPROM_VALID)
 800175c:	8bbb      	ldrh	r3, [r7, #28]
 800175e:	2b00      	cmp	r3, #0
 8001760:	d102      	bne.n	8001768 <EEPROM_Init+0xd4>
		EEPROM_ValidPage = EEPROM_PAGE1;
 8001762:	4b2d      	ldr	r3, [pc, #180]	; (8001818 <EEPROM_Init+0x184>)
 8001764:	4a2b      	ldr	r2, [pc, #172]	; (8001814 <EEPROM_Init+0x180>)
 8001766:	601a      	str	r2, [r3, #0]
	if (PageStatus0 == EEPROM_RECEIVING)
 8001768:	8bfb      	ldrh	r3, [r7, #30]
 800176a:	f64e 62ee 	movw	r2, #61166	; 0xeeee
 800176e:	4293      	cmp	r3, r2
 8001770:	d102      	bne.n	8001778 <EEPROM_Init+0xe4>
		EEPROM_ReceivingPage = EEPROM_PAGE0;
 8001772:	4b2a      	ldr	r3, [pc, #168]	; (800181c <EEPROM_Init+0x188>)
 8001774:	4a26      	ldr	r2, [pc, #152]	; (8001810 <EEPROM_Init+0x17c>)
 8001776:	601a      	str	r2, [r3, #0]
	if (PageStatus1 == EEPROM_RECEIVING)
 8001778:	8bbb      	ldrh	r3, [r7, #28]
 800177a:	f64e 62ee 	movw	r2, #61166	; 0xeeee
 800177e:	4293      	cmp	r3, r2
 8001780:	d102      	bne.n	8001788 <EEPROM_Init+0xf4>
		EEPROM_ReceivingPage = EEPROM_PAGE1;
 8001782:	4b26      	ldr	r3, [pc, #152]	; (800181c <EEPROM_Init+0x188>)
 8001784:	4a23      	ldr	r2, [pc, #140]	; (8001814 <EEPROM_Init+0x180>)
 8001786:	601a      	str	r2, [r3, #0]
	if (PageStatus0 == EEPROM_ERASED)
 8001788:	8bfb      	ldrh	r3, [r7, #30]
 800178a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800178e:	4293      	cmp	r3, r2
 8001790:	d102      	bne.n	8001798 <EEPROM_Init+0x104>
		EEPROM_ErasedPage = EEPROM_PAGE0;
 8001792:	4b23      	ldr	r3, [pc, #140]	; (8001820 <EEPROM_Init+0x18c>)
 8001794:	4a1e      	ldr	r2, [pc, #120]	; (8001810 <EEPROM_Init+0x17c>)
 8001796:	601a      	str	r2, [r3, #0]
	if (PageStatus1 == EEPROM_ERASED)
 8001798:	8bbb      	ldrh	r3, [r7, #28]
 800179a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800179e:	4293      	cmp	r3, r2
 80017a0:	d102      	bne.n	80017a8 <EEPROM_Init+0x114>
		EEPROM_ErasedPage = EEPROM_PAGE1;
 80017a2:	4b1f      	ldr	r3, [pc, #124]	; (8001820 <EEPROM_Init+0x18c>)
 80017a4:	4a1b      	ldr	r2, [pc, #108]	; (8001814 <EEPROM_Init+0x180>)
 80017a6:	601a      	str	r2, [r3, #0]

	//build address index (addresses from receiving page are dominant)
	EEPROM_PageToIndex(EEPROM_ValidPage);
 80017a8:	4b1b      	ldr	r3, [pc, #108]	; (8001818 <EEPROM_Init+0x184>)
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	4618      	mov	r0, r3
 80017ae:	f000 fa93 	bl	8001cd8 <EEPROM_PageToIndex>
	EEPROM_PageToIndex(EEPROM_ReceivingPage);
 80017b2:	4b1a      	ldr	r3, [pc, #104]	; (800181c <EEPROM_Init+0x188>)
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	4618      	mov	r0, r3
 80017b8:	f000 fa8e 	bl	8001cd8 <EEPROM_PageToIndex>

	//if needed, resume page transfer or just mark receiving page as valid
	if (EEPROM_ReceivingPage != EEPROM_PAGE_NONE) {
 80017bc:	4b17      	ldr	r3, [pc, #92]	; (800181c <EEPROM_Init+0x188>)
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	d01f      	beq.n	8001804 <EEPROM_Init+0x170>
		if (EEPROM_ValidPage == EEPROM_PAGE_NONE) {
 80017c4:	4b14      	ldr	r3, [pc, #80]	; (8001818 <EEPROM_Init+0x184>)
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d10c      	bne.n	80017e6 <EEPROM_Init+0x152>
			result = EEPROM_SetPageStatus(EEPROM_ReceivingPage, EEPROM_VALID);
 80017cc:	4b13      	ldr	r3, [pc, #76]	; (800181c <EEPROM_Init+0x188>)
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	2100      	movs	r1, #0
 80017d2:	4618      	mov	r0, r3
 80017d4:	f000 f9e4 	bl	8001ba0 <EEPROM_SetPageStatus>
 80017d8:	4603      	mov	r3, r0
 80017da:	76bb      	strb	r3, [r7, #26]
			if (result != EEPROM_SUCCESS)
 80017dc:	7ebb      	ldrb	r3, [r7, #26]
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d010      	beq.n	8001804 <EEPROM_Init+0x170>
				return result;
 80017e2:	7ebb      	ldrb	r3, [r7, #26]
 80017e4:	e00f      	b.n	8001806 <EEPROM_Init+0x172>
		} else {
			result = EEPROM_PageTransfer(EEPROM_ValidPage,
 80017e6:	4b0c      	ldr	r3, [pc, #48]	; (8001818 <EEPROM_Init+0x184>)
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	4a0c      	ldr	r2, [pc, #48]	; (800181c <EEPROM_Init+0x188>)
 80017ec:	6812      	ldr	r2, [r2, #0]
 80017ee:	4611      	mov	r1, r2
 80017f0:	4618      	mov	r0, r3
 80017f2:	f000 f96d 	bl	8001ad0 <EEPROM_PageTransfer>
 80017f6:	4603      	mov	r3, r0
 80017f8:	76bb      	strb	r3, [r7, #26]
					EEPROM_ReceivingPage);
			if (result != EEPROM_SUCCESS)
 80017fa:	7ebb      	ldrb	r3, [r7, #26]
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d001      	beq.n	8001804 <EEPROM_Init+0x170>
				return result;
 8001800:	7ebb      	ldrb	r3, [r7, #26]
 8001802:	e000      	b.n	8001806 <EEPROM_Init+0x172>
		}
	}

	return EEPROM_SUCCESS;
 8001804:	2300      	movs	r3, #0
}
 8001806:	4618      	mov	r0, r3
 8001808:	3720      	adds	r7, #32
 800180a:	46bd      	mov	sp, r7
 800180c:	bd80      	pop	{r7, pc}
 800180e:	bf00      	nop
 8001810:	0800f000 	.word	0x0800f000
 8001814:	0800f800 	.word	0x0800f800
 8001818:	20000138 	.word	0x20000138
 800181c:	2000013c 	.word	0x2000013c
 8001820:	20000140 	.word	0x20000140

08001824 <EEPROM_ReadVariable>:
// - read variable value from physical address with right size
//
// VariableName:	name (number) of the variable to read
// Value:			outputs the variable value
// return:			EEPROM_SUCCESS, EEPROM_INVALID_NAME, EEPROM_NOT_ASSIGNED
EEPROM_Result EEPROM_ReadVariable(uint16_t VariableName, EEPROM_Value *Value) {
 8001824:	e92d 03b0 	stmdb	sp!, {r4, r5, r7, r8, r9}
 8001828:	b085      	sub	sp, #20
 800182a:	af00      	add	r7, sp, #0
 800182c:	4603      	mov	r3, r0
 800182e:	6039      	str	r1, [r7, #0]
 8001830:	80fb      	strh	r3, [r7, #6]
	//check if variable name exists
	if (VariableName >= EEPROM_VARIABLE_COUNT)
 8001832:	88fb      	ldrh	r3, [r7, #6]
 8001834:	2b01      	cmp	r3, #1
 8001836:	d901      	bls.n	800183c <EEPROM_ReadVariable+0x18>
		return EEPROM_INVALID_NAME;
 8001838:	2306      	movs	r3, #6
 800183a:	e041      	b.n	80018c0 <EEPROM_ReadVariable+0x9c>

	//check if variable was assigned
	uint32_t Address = EEPROM_START_ADDRESS + EEPROM_Index[VariableName];
 800183c:	88fb      	ldrh	r3, [r7, #6]
 800183e:	4a23      	ldr	r2, [pc, #140]	; (80018cc <EEPROM_ReadVariable+0xa8>)
 8001840:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001844:	f103 6300 	add.w	r3, r3, #134217728	; 0x8000000
 8001848:	f503 4370 	add.w	r3, r3, #61440	; 0xf000
 800184c:	60fb      	str	r3, [r7, #12]
	if (Address == EEPROM_PAGE0)
 800184e:	68fb      	ldr	r3, [r7, #12]
 8001850:	4a1f      	ldr	r2, [pc, #124]	; (80018d0 <EEPROM_ReadVariable+0xac>)
 8001852:	4293      	cmp	r3, r2
 8001854:	d101      	bne.n	800185a <EEPROM_ReadVariable+0x36>
		return EEPROM_NOT_ASSIGNED;
 8001856:	2305      	movs	r3, #5
 8001858:	e032      	b.n	80018c0 <EEPROM_ReadVariable+0x9c>

	//read variable value from physical address with right size
	switch (EEPROM_SizeTable[VariableName]) {
 800185a:	88fb      	ldrh	r3, [r7, #6]
 800185c:	4a1d      	ldr	r2, [pc, #116]	; (80018d4 <EEPROM_ReadVariable+0xb0>)
 800185e:	5cd3      	ldrb	r3, [r2, r3]
 8001860:	2b03      	cmp	r3, #3
 8001862:	d011      	beq.n	8001888 <EEPROM_ReadVariable+0x64>
 8001864:	2b03      	cmp	r3, #3
 8001866:	dc28      	bgt.n	80018ba <EEPROM_ReadVariable+0x96>
 8001868:	2b01      	cmp	r3, #1
 800186a:	d002      	beq.n	8001872 <EEPROM_ReadVariable+0x4e>
 800186c:	2b02      	cmp	r3, #2
 800186e:	d006      	beq.n	800187e <EEPROM_ReadVariable+0x5a>
 8001870:	e023      	b.n	80018ba <EEPROM_ReadVariable+0x96>
	case EEPROM_SIZE16:
		(*Value).uInt16 = *((__IO uint16_t*) Address);
 8001872:	68fb      	ldr	r3, [r7, #12]
 8001874:	881b      	ldrh	r3, [r3, #0]
 8001876:	b29a      	uxth	r2, r3
 8001878:	683b      	ldr	r3, [r7, #0]
 800187a:	801a      	strh	r2, [r3, #0]
		break;
 800187c:	e01f      	b.n	80018be <EEPROM_ReadVariable+0x9a>
	case EEPROM_SIZE32:
		(*Value).uInt32 = *((__IO uint32_t*) Address);
 800187e:	68fb      	ldr	r3, [r7, #12]
 8001880:	681a      	ldr	r2, [r3, #0]
 8001882:	683b      	ldr	r3, [r7, #0]
 8001884:	601a      	str	r2, [r3, #0]
		break;
 8001886:	e01a      	b.n	80018be <EEPROM_ReadVariable+0x9a>
	case EEPROM_SIZE64:
		(*Value).uInt64 = *((__IO uint32_t*) Address)
 8001888:	68fb      	ldr	r3, [r7, #12]
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	4618      	mov	r0, r3
 800188e:	f04f 0100 	mov.w	r1, #0
				| ((uint64_t) *((__IO uint32_t*) (Address + 4)) << 32);
 8001892:	68fb      	ldr	r3, [r7, #12]
 8001894:	3304      	adds	r3, #4
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	4698      	mov	r8, r3
 800189a:	f04f 0900 	mov.w	r9, #0
 800189e:	f04f 0200 	mov.w	r2, #0
 80018a2:	f04f 0300 	mov.w	r3, #0
 80018a6:	4643      	mov	r3, r8
 80018a8:	2200      	movs	r2, #0
 80018aa:	ea40 0402 	orr.w	r4, r0, r2
 80018ae:	ea41 0503 	orr.w	r5, r1, r3
		(*Value).uInt64 = *((__IO uint32_t*) Address)
 80018b2:	683b      	ldr	r3, [r7, #0]
 80018b4:	e9c3 4500 	strd	r4, r5, [r3]
		break;
 80018b8:	e001      	b.n	80018be <EEPROM_ReadVariable+0x9a>
	default:
		return EEPROM_NOT_ASSIGNED;
 80018ba:	2305      	movs	r3, #5
 80018bc:	e000      	b.n	80018c0 <EEPROM_ReadVariable+0x9c>
	}

	return EEPROM_SUCCESS;
 80018be:	2300      	movs	r3, #0
}
 80018c0:	4618      	mov	r0, r3
 80018c2:	3714      	adds	r7, #20
 80018c4:	46bd      	mov	sp, r7
 80018c6:	e8bd 03b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9}
 80018ca:	4770      	bx	lr
 80018cc:	20000134 	.word	0x20000134
 80018d0:	0800f000 	.word	0x0800f000
 80018d4:	20000130 	.word	0x20000130

080018d8 <EEPROM_WriteVariable>:
// VariableName:	name (number) of the variable to write
// Value:			value to be written
// Size:			size of "Value" as EEPROM_Size
// return:			EEPROM_SUCCESS, EEPROM_NO_VALID_PAGE, EEPROM_FULL, EEPROM_ERROR, EEPROM_BUSY, EEPROM_TIMEOUT
EEPROM_Result EEPROM_WriteVariable(uint16_t VariableName, EEPROM_Value Value,
		uint8_t Size) {
 80018d8:	b580      	push	{r7, lr}
 80018da:	b08c      	sub	sp, #48	; 0x30
 80018dc:	af02      	add	r7, sp, #8
 80018de:	4601      	mov	r1, r0
 80018e0:	e9c7 2300 	strd	r2, r3, [r7]
 80018e4:	460b      	mov	r3, r1
 80018e6:	81fb      	strh	r3, [r7, #14]
	EEPROM_Result result;

	//get writing page's end address (prefer writing to receiving page)
	EEPROM_Page WritingPage = EEPROM_ValidPage;
 80018e8:	4b73      	ldr	r3, [pc, #460]	; (8001ab8 <EEPROM_WriteVariable+0x1e0>)
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	627b      	str	r3, [r7, #36]	; 0x24
	if (EEPROM_ReceivingPage != EEPROM_PAGE_NONE)
 80018ee:	4b73      	ldr	r3, [pc, #460]	; (8001abc <EEPROM_WriteVariable+0x1e4>)
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d002      	beq.n	80018fc <EEPROM_WriteVariable+0x24>
		WritingPage = EEPROM_ReceivingPage;
 80018f6:	4b71      	ldr	r3, [pc, #452]	; (8001abc <EEPROM_WriteVariable+0x1e4>)
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	627b      	str	r3, [r7, #36]	; 0x24
	if (WritingPage == EEPROM_PAGE_NONE)
 80018fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d101      	bne.n	8001906 <EEPROM_WriteVariable+0x2e>
		return EEPROM_NO_VALID_PAGE;
 8001902:	2304      	movs	r3, #4
 8001904:	e0d3      	b.n	8001aae <EEPROM_WriteVariable+0x1d6>
	uint32_t PageEndAddress = WritingPage + FLASH_PAGE_SIZE;
 8001906:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001908:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800190c:	61bb      	str	r3, [r7, #24]

	//calculate memory usage of variable
	uint8_t Bytes = 2 + (1 << Size);
 800190e:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8001912:	2201      	movs	r2, #1
 8001914:	fa02 f303 	lsl.w	r3, r2, r3
 8001918:	b2db      	uxtb	r3, r3
 800191a:	3302      	adds	r3, #2
 800191c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	if (Size == EEPROM_SIZE_DELETED)
 8001920:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8001924:	2b00      	cmp	r3, #0
 8001926:	d102      	bne.n	800192e <EEPROM_WriteVariable+0x56>
		Bytes = 2;
 8001928:	2302      	movs	r3, #2
 800192a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

	//check if enough free space or page full
	if (EEPROM_NextIndex == 0 || PageEndAddress - EEPROM_NextIndex < Bytes) {
 800192e:	4b64      	ldr	r3, [pc, #400]	; (8001ac0 <EEPROM_WriteVariable+0x1e8>)
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	2b00      	cmp	r3, #0
 8001934:	d007      	beq.n	8001946 <EEPROM_WriteVariable+0x6e>
 8001936:	4b62      	ldr	r3, [pc, #392]	; (8001ac0 <EEPROM_WriteVariable+0x1e8>)
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	69ba      	ldr	r2, [r7, #24]
 800193c:	1ad2      	subs	r2, r2, r3
 800193e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8001942:	429a      	cmp	r2, r3
 8001944:	d25d      	bcs.n	8001a02 <EEPROM_WriteVariable+0x12a>
		//check if data is too much to store on one page
		uint16_t RequiredMemory = 2;
 8001946:	2302      	movs	r3, #2
 8001948:	843b      	strh	r3, [r7, #32]
		for (uint16_t i = 0; i < EEPROM_VARIABLE_COUNT ; i++) {
 800194a:	2300      	movs	r3, #0
 800194c:	83fb      	strh	r3, [r7, #30]
 800194e:	e023      	b.n	8001998 <EEPROM_WriteVariable+0xc0>
			if (i == VariableName)
 8001950:	8bfa      	ldrh	r2, [r7, #30]
 8001952:	89fb      	ldrh	r3, [r7, #14]
 8001954:	429a      	cmp	r2, r3
 8001956:	d10b      	bne.n	8001970 <EEPROM_WriteVariable+0x98>
				RequiredMemory += 2 + (1 << Size);
 8001958:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 800195c:	2201      	movs	r2, #1
 800195e:	fa02 f303 	lsl.w	r3, r2, r3
 8001962:	b29a      	uxth	r2, r3
 8001964:	8c3b      	ldrh	r3, [r7, #32]
 8001966:	4413      	add	r3, r2
 8001968:	b29b      	uxth	r3, r3
 800196a:	3302      	adds	r3, #2
 800196c:	843b      	strh	r3, [r7, #32]
 800196e:	e010      	b.n	8001992 <EEPROM_WriteVariable+0xba>
			else if (EEPROM_SizeTable[i] != EEPROM_SIZE_DELETED)
 8001970:	8bfb      	ldrh	r3, [r7, #30]
 8001972:	4a54      	ldr	r2, [pc, #336]	; (8001ac4 <EEPROM_WriteVariable+0x1ec>)
 8001974:	5cd3      	ldrb	r3, [r2, r3]
 8001976:	2b00      	cmp	r3, #0
 8001978:	d00b      	beq.n	8001992 <EEPROM_WriteVariable+0xba>
				RequiredMemory += 2 + (1 << EEPROM_SizeTable[i]);
 800197a:	8bfb      	ldrh	r3, [r7, #30]
 800197c:	4a51      	ldr	r2, [pc, #324]	; (8001ac4 <EEPROM_WriteVariable+0x1ec>)
 800197e:	5cd3      	ldrb	r3, [r2, r3]
 8001980:	461a      	mov	r2, r3
 8001982:	2301      	movs	r3, #1
 8001984:	4093      	lsls	r3, r2
 8001986:	b29a      	uxth	r2, r3
 8001988:	8c3b      	ldrh	r3, [r7, #32]
 800198a:	4413      	add	r3, r2
 800198c:	b29b      	uxth	r3, r3
 800198e:	3302      	adds	r3, #2
 8001990:	843b      	strh	r3, [r7, #32]
		for (uint16_t i = 0; i < EEPROM_VARIABLE_COUNT ; i++) {
 8001992:	8bfb      	ldrh	r3, [r7, #30]
 8001994:	3301      	adds	r3, #1
 8001996:	83fb      	strh	r3, [r7, #30]
 8001998:	8bfb      	ldrh	r3, [r7, #30]
 800199a:	2b01      	cmp	r3, #1
 800199c:	d9d8      	bls.n	8001950 <EEPROM_WriteVariable+0x78>
		}
		if (RequiredMemory > FLASH_PAGE_SIZE)
 800199e:	8c3b      	ldrh	r3, [r7, #32]
 80019a0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80019a4:	d901      	bls.n	80019aa <EEPROM_WriteVariable+0xd2>
			return EEPROM_FULL;
 80019a6:	2307      	movs	r3, #7
 80019a8:	e081      	b.n	8001aae <EEPROM_WriteVariable+0x1d6>

		//mark the empty page as receiving
		result = EEPROM_SetPageStatus(EEPROM_ErasedPage, EEPROM_RECEIVING);
 80019aa:	4b47      	ldr	r3, [pc, #284]	; (8001ac8 <EEPROM_WriteVariable+0x1f0>)
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	f64e 61ee 	movw	r1, #61166	; 0xeeee
 80019b2:	4618      	mov	r0, r3
 80019b4:	f000 f8f4 	bl	8001ba0 <EEPROM_SetPageStatus>
 80019b8:	4603      	mov	r3, r0
 80019ba:	75fb      	strb	r3, [r7, #23]
		if (result != EEPROM_SUCCESS)
 80019bc:	7dfb      	ldrb	r3, [r7, #23]
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d001      	beq.n	80019c6 <EEPROM_WriteVariable+0xee>
			return result;
 80019c2:	7dfb      	ldrb	r3, [r7, #23]
 80019c4:	e073      	b.n	8001aae <EEPROM_WriteVariable+0x1d6>

		//change next index to receiving page
		EEPROM_NextIndex = EEPROM_ReceivingPage + 2;
 80019c6:	4b3d      	ldr	r3, [pc, #244]	; (8001abc <EEPROM_WriteVariable+0x1e4>)
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	3302      	adds	r3, #2
 80019cc:	4a3c      	ldr	r2, [pc, #240]	; (8001ac0 <EEPROM_WriteVariable+0x1e8>)
 80019ce:	6013      	str	r3, [r2, #0]

		//write the variable to receiving page (by calling this function again)
		result = EEPROM_WriteVariable(VariableName, Value, Size);
 80019d0:	89f9      	ldrh	r1, [r7, #14]
 80019d2:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 80019d6:	9300      	str	r3, [sp, #0]
 80019d8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80019dc:	4608      	mov	r0, r1
 80019de:	f7ff ff7b 	bl	80018d8 <EEPROM_WriteVariable>
 80019e2:	4603      	mov	r3, r0
 80019e4:	75fb      	strb	r3, [r7, #23]
		if (result != EEPROM_SUCCESS)
 80019e6:	7dfb      	ldrb	r3, [r7, #23]
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d001      	beq.n	80019f0 <EEPROM_WriteVariable+0x118>
			return result;
 80019ec:	7dfb      	ldrb	r3, [r7, #23]
 80019ee:	e05e      	b.n	8001aae <EEPROM_WriteVariable+0x1d6>

		//do page transfer
		result = EEPROM_PageTransfer();
 80019f0:	f000 f86e 	bl	8001ad0 <EEPROM_PageTransfer>
 80019f4:	4603      	mov	r3, r0
 80019f6:	75fb      	strb	r3, [r7, #23]
		if (result != EEPROM_SUCCESS)
 80019f8:	7dfb      	ldrb	r3, [r7, #23]
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d055      	beq.n	8001aaa <EEPROM_WriteVariable+0x1d2>
			return result;
 80019fe:	7dfb      	ldrb	r3, [r7, #23]
 8001a00:	e055      	b.n	8001aae <EEPROM_WriteVariable+0x1d6>
	}

	//else (if enough space)
	else {
		//write variable value
		if (Size != EEPROM_SIZE_DELETED) {
 8001a02:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d00f      	beq.n	8001a2a <EEPROM_WriteVariable+0x152>
			result = HAL_FLASH_Program(Size, EEPROM_NextIndex + 2,
 8001a0a:	f897 0030 	ldrb.w	r0, [r7, #48]	; 0x30
 8001a0e:	4b2c      	ldr	r3, [pc, #176]	; (8001ac0 <EEPROM_WriteVariable+0x1e8>)
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	1c99      	adds	r1, r3, #2
 8001a14:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001a18:	f002 fc28 	bl	800426c <HAL_FLASH_Program>
 8001a1c:	4603      	mov	r3, r0
 8001a1e:	75fb      	strb	r3, [r7, #23]
					Value.uInt64);
			if (result != EEPROM_SUCCESS)
 8001a20:	7dfb      	ldrb	r3, [r7, #23]
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d001      	beq.n	8001a2a <EEPROM_WriteVariable+0x152>
				return result;
 8001a26:	7dfb      	ldrb	r3, [r7, #23]
 8001a28:	e041      	b.n	8001aae <EEPROM_WriteVariable+0x1d6>
		}

		//create and write variable header (size and name)
		uint16_t VariableHeader = VariableName + (Size << 14);
 8001a2a:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8001a2e:	b29b      	uxth	r3, r3
 8001a30:	039b      	lsls	r3, r3, #14
 8001a32:	b29a      	uxth	r2, r3
 8001a34:	89fb      	ldrh	r3, [r7, #14]
 8001a36:	4413      	add	r3, r2
 8001a38:	82bb      	strh	r3, [r7, #20]
		result = HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD, EEPROM_NextIndex,
 8001a3a:	4b21      	ldr	r3, [pc, #132]	; (8001ac0 <EEPROM_WriteVariable+0x1e8>)
 8001a3c:	6819      	ldr	r1, [r3, #0]
 8001a3e:	8aba      	ldrh	r2, [r7, #20]
 8001a40:	f04f 0300 	mov.w	r3, #0
 8001a44:	2001      	movs	r0, #1
 8001a46:	f002 fc11 	bl	800426c <HAL_FLASH_Program>
 8001a4a:	4603      	mov	r3, r0
 8001a4c:	75fb      	strb	r3, [r7, #23]
				VariableHeader);
		if (result != EEPROM_SUCCESS)
 8001a4e:	7dfb      	ldrb	r3, [r7, #23]
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d001      	beq.n	8001a58 <EEPROM_WriteVariable+0x180>
			return result;
 8001a54:	7dfb      	ldrb	r3, [r7, #23]
 8001a56:	e02a      	b.n	8001aae <EEPROM_WriteVariable+0x1d6>

		//update index & size table
		EEPROM_Index[VariableName] =
				EEPROM_NextIndex + 2 - EEPROM_START_ADDRESS;
 8001a58:	4b19      	ldr	r3, [pc, #100]	; (8001ac0 <EEPROM_WriteVariable+0x1e8>)
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	b29b      	uxth	r3, r3
		EEPROM_Index[VariableName] =
 8001a5e:	89fa      	ldrh	r2, [r7, #14]
				EEPROM_NextIndex + 2 - EEPROM_START_ADDRESS;
 8001a60:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001a64:	3302      	adds	r3, #2
 8001a66:	b299      	uxth	r1, r3
		EEPROM_Index[VariableName] =
 8001a68:	4b18      	ldr	r3, [pc, #96]	; (8001acc <EEPROM_WriteVariable+0x1f4>)
 8001a6a:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
		EEPROM_SizeTable[VariableName] = Size;
 8001a6e:	89fb      	ldrh	r3, [r7, #14]
 8001a70:	4914      	ldr	r1, [pc, #80]	; (8001ac4 <EEPROM_WriteVariable+0x1ec>)
 8001a72:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 8001a76:	54ca      	strb	r2, [r1, r3]
		if (Size == EEPROM_SIZE_DELETED)
 8001a78:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d104      	bne.n	8001a8a <EEPROM_WriteVariable+0x1b2>
			EEPROM_Index[VariableName] = 0;
 8001a80:	89fb      	ldrh	r3, [r7, #14]
 8001a82:	4a12      	ldr	r2, [pc, #72]	; (8001acc <EEPROM_WriteVariable+0x1f4>)
 8001a84:	2100      	movs	r1, #0
 8001a86:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]

		//update next index
		EEPROM_NextIndex += Bytes;
 8001a8a:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8001a8e:	4b0c      	ldr	r3, [pc, #48]	; (8001ac0 <EEPROM_WriteVariable+0x1e8>)
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	4413      	add	r3, r2
 8001a94:	4a0a      	ldr	r2, [pc, #40]	; (8001ac0 <EEPROM_WriteVariable+0x1e8>)
 8001a96:	6013      	str	r3, [r2, #0]
		if (EEPROM_NextIndex >= PageEndAddress)
 8001a98:	4b09      	ldr	r3, [pc, #36]	; (8001ac0 <EEPROM_WriteVariable+0x1e8>)
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	69ba      	ldr	r2, [r7, #24]
 8001a9e:	429a      	cmp	r2, r3
 8001aa0:	d804      	bhi.n	8001aac <EEPROM_WriteVariable+0x1d4>
			EEPROM_NextIndex = 0;
 8001aa2:	4b07      	ldr	r3, [pc, #28]	; (8001ac0 <EEPROM_WriteVariable+0x1e8>)
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	601a      	str	r2, [r3, #0]
 8001aa8:	e000      	b.n	8001aac <EEPROM_WriteVariable+0x1d4>
	if (EEPROM_NextIndex == 0 || PageEndAddress - EEPROM_NextIndex < Bytes) {
 8001aaa:	bf00      	nop
	}

	return EEPROM_SUCCESS;
 8001aac:	2300      	movs	r3, #0
}
 8001aae:	4618      	mov	r0, r3
 8001ab0:	3728      	adds	r7, #40	; 0x28
 8001ab2:	46bd      	mov	sp, r7
 8001ab4:	bd80      	pop	{r7, pc}
 8001ab6:	bf00      	nop
 8001ab8:	20000138 	.word	0x20000138
 8001abc:	2000013c 	.word	0x2000013c
 8001ac0:	20000144 	.word	0x20000144
 8001ac4:	20000130 	.word	0x20000130
 8001ac8:	20000140 	.word	0x20000140
 8001acc:	20000134 	.word	0x20000134

08001ad0 <EEPROM_PageTransfer>:
//		- write variable to receiving page
// - erase source page
// - mark receiving page as valid
//
// return: EEPROM_SUCCESS, EEPROM_NO_VALID_PAGE, EEPROM_FULL, EEPROM_ERROR, EEPROM_BUSY, EEPROM_TIMEOUT
static EEPROM_Result EEPROM_PageTransfer() {
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	b086      	sub	sp, #24
 8001ad4:	af02      	add	r7, sp, #8
	EEPROM_Result result;
	EEPROM_Value Value;

	//get start & end address of valid page (source) (as offset to EEPROM start)
	uint16_t StartAddress = EEPROM_ValidPage - EEPROM_START_ADDRESS;
 8001ad6:	4b2e      	ldr	r3, [pc, #184]	; (8001b90 <EEPROM_PageTransfer+0xc0>)
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	b29b      	uxth	r3, r3
 8001adc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001ae0:	81bb      	strh	r3, [r7, #12]
	uint16_t EndAddress = EEPROM_ValidPage - EEPROM_START_ADDRESS
			+ FLASH_PAGE_SIZE;
 8001ae2:	4b2b      	ldr	r3, [pc, #172]	; (8001b90 <EEPROM_PageTransfer+0xc0>)
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	b29b      	uxth	r3, r3
	uint16_t EndAddress = EEPROM_ValidPage - EEPROM_START_ADDRESS
 8001ae8:	f503 53c0 	add.w	r3, r3, #6144	; 0x1800
 8001aec:	817b      	strh	r3, [r7, #10]

	//copy each variable
	for (uint16_t i = 0; i < EEPROM_VARIABLE_COUNT ; i++) {
 8001aee:	2300      	movs	r3, #0
 8001af0:	81fb      	strh	r3, [r7, #14]
 8001af2:	e02a      	b.n	8001b4a <EEPROM_PageTransfer+0x7a>
		//check if is stored on the source page
		if (StartAddress < EEPROM_Index[i] && EEPROM_Index[i] < EndAddress) {
 8001af4:	89fb      	ldrh	r3, [r7, #14]
 8001af6:	4a27      	ldr	r2, [pc, #156]	; (8001b94 <EEPROM_PageTransfer+0xc4>)
 8001af8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001afc:	89ba      	ldrh	r2, [r7, #12]
 8001afe:	429a      	cmp	r2, r3
 8001b00:	d220      	bcs.n	8001b44 <EEPROM_PageTransfer+0x74>
 8001b02:	89fb      	ldrh	r3, [r7, #14]
 8001b04:	4a23      	ldr	r2, [pc, #140]	; (8001b94 <EEPROM_PageTransfer+0xc4>)
 8001b06:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001b0a:	897a      	ldrh	r2, [r7, #10]
 8001b0c:	429a      	cmp	r2, r3
 8001b0e:	d919      	bls.n	8001b44 <EEPROM_PageTransfer+0x74>
			//read variable value (if possible)
			if (EEPROM_ReadVariable(i, &Value) == EEPROM_SUCCESS) {
 8001b10:	463a      	mov	r2, r7
 8001b12:	89fb      	ldrh	r3, [r7, #14]
 8001b14:	4611      	mov	r1, r2
 8001b16:	4618      	mov	r0, r3
 8001b18:	f7ff fe84 	bl	8001824 <EEPROM_ReadVariable>
 8001b1c:	4603      	mov	r3, r0
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d110      	bne.n	8001b44 <EEPROM_PageTransfer+0x74>
				//write variable to receiving page
				result = EEPROM_WriteVariable(i, Value, EEPROM_SizeTable[i]);
 8001b22:	89fb      	ldrh	r3, [r7, #14]
 8001b24:	4a1c      	ldr	r2, [pc, #112]	; (8001b98 <EEPROM_PageTransfer+0xc8>)
 8001b26:	5cd3      	ldrb	r3, [r2, r3]
 8001b28:	89f9      	ldrh	r1, [r7, #14]
 8001b2a:	9300      	str	r3, [sp, #0]
 8001b2c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001b30:	4608      	mov	r0, r1
 8001b32:	f7ff fed1 	bl	80018d8 <EEPROM_WriteVariable>
 8001b36:	4603      	mov	r3, r0
 8001b38:	727b      	strb	r3, [r7, #9]
				if (result != EEPROM_SUCCESS)
 8001b3a:	7a7b      	ldrb	r3, [r7, #9]
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d001      	beq.n	8001b44 <EEPROM_PageTransfer+0x74>
					return result;
 8001b40:	7a7b      	ldrb	r3, [r7, #9]
 8001b42:	e021      	b.n	8001b88 <EEPROM_PageTransfer+0xb8>
	for (uint16_t i = 0; i < EEPROM_VARIABLE_COUNT ; i++) {
 8001b44:	89fb      	ldrh	r3, [r7, #14]
 8001b46:	3301      	adds	r3, #1
 8001b48:	81fb      	strh	r3, [r7, #14]
 8001b4a:	89fb      	ldrh	r3, [r7, #14]
 8001b4c:	2b01      	cmp	r3, #1
 8001b4e:	d9d1      	bls.n	8001af4 <EEPROM_PageTransfer+0x24>
			}
		}
	}

	//erase source page
	result = EEPROM_SetPageStatus(EEPROM_ValidPage, EEPROM_ERASED);
 8001b50:	4b0f      	ldr	r3, [pc, #60]	; (8001b90 <EEPROM_PageTransfer+0xc0>)
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8001b58:	4618      	mov	r0, r3
 8001b5a:	f000 f821 	bl	8001ba0 <EEPROM_SetPageStatus>
 8001b5e:	4603      	mov	r3, r0
 8001b60:	727b      	strb	r3, [r7, #9]
	if (result != EEPROM_SUCCESS)
 8001b62:	7a7b      	ldrb	r3, [r7, #9]
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d001      	beq.n	8001b6c <EEPROM_PageTransfer+0x9c>
		return result;
 8001b68:	7a7b      	ldrb	r3, [r7, #9]
 8001b6a:	e00d      	b.n	8001b88 <EEPROM_PageTransfer+0xb8>

	//mark receiving page as valid
	result = EEPROM_SetPageStatus(EEPROM_ReceivingPage, EEPROM_VALID);
 8001b6c:	4b0b      	ldr	r3, [pc, #44]	; (8001b9c <EEPROM_PageTransfer+0xcc>)
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	2100      	movs	r1, #0
 8001b72:	4618      	mov	r0, r3
 8001b74:	f000 f814 	bl	8001ba0 <EEPROM_SetPageStatus>
 8001b78:	4603      	mov	r3, r0
 8001b7a:	727b      	strb	r3, [r7, #9]
	if (result != EEPROM_SUCCESS)
 8001b7c:	7a7b      	ldrb	r3, [r7, #9]
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d001      	beq.n	8001b86 <EEPROM_PageTransfer+0xb6>
		return result;
 8001b82:	7a7b      	ldrb	r3, [r7, #9]
 8001b84:	e000      	b.n	8001b88 <EEPROM_PageTransfer+0xb8>

	return EEPROM_SUCCESS;
 8001b86:	2300      	movs	r3, #0
}
 8001b88:	4618      	mov	r0, r3
 8001b8a:	3710      	adds	r7, #16
 8001b8c:	46bd      	mov	sp, r7
 8001b8e:	bd80      	pop	{r7, pc}
 8001b90:	20000138 	.word	0x20000138
 8001b94:	20000134 	.word	0x20000134
 8001b98:	20000130 	.word	0x20000130
 8001b9c:	2000013c 	.word	0x2000013c

08001ba0 <EEPROM_SetPageStatus>:
//
// Page:		page to change the status (as EEPROM_Page)
// PageStatus:	page status to set for page (as EEPROM_PageStatus)
// return:		EEPROM_SUCCESS, EEPROM_ERROR, EEPROM_BUSY or EEPROM_TIMEOUT
static EEPROM_Result EEPROM_SetPageStatus(EEPROM_Page Page,
		EEPROM_PageStatus PageStatus) {
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	b08a      	sub	sp, #40	; 0x28
 8001ba4:	af00      	add	r7, sp, #0
 8001ba6:	6078      	str	r0, [r7, #4]
 8001ba8:	460b      	mov	r3, r1
 8001baa:	807b      	strh	r3, [r7, #2]
	EEPROM_Result result;

	//check if erase operation required
	if (PageStatus == EEPROM_ERASED) {
 8001bac:	887b      	ldrh	r3, [r7, #2]
 8001bae:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001bb2:	4293      	cmp	r3, r2
 8001bb4:	d13f      	bne.n	8001c36 <EEPROM_SetPageStatus+0x96>
		//remove every variable from index, that is stored on erase page
		uint16_t StartAddress = Page - EEPROM_START_ADDRESS;
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	b29b      	uxth	r3, r3
 8001bba:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001bbe:	847b      	strh	r3, [r7, #34]	; 0x22
		uint16_t EndAddress = Page - EEPROM_START_ADDRESS + FLASH_PAGE_SIZE;
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	b29b      	uxth	r3, r3
 8001bc4:	f503 53c0 	add.w	r3, r3, #6144	; 0x1800
 8001bc8:	843b      	strh	r3, [r7, #32]
		for (uint16_t i = 0; i < EEPROM_VARIABLE_COUNT ; i++) {
 8001bca:	2300      	movs	r3, #0
 8001bcc:	84fb      	strh	r3, [r7, #38]	; 0x26
 8001bce:	e015      	b.n	8001bfc <EEPROM_SetPageStatus+0x5c>
			if (StartAddress < EEPROM_Index[i] && EEPROM_Index[i] < EndAddress)
 8001bd0:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001bd2:	4a3d      	ldr	r2, [pc, #244]	; (8001cc8 <EEPROM_SetPageStatus+0x128>)
 8001bd4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001bd8:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8001bda:	429a      	cmp	r2, r3
 8001bdc:	d20b      	bcs.n	8001bf6 <EEPROM_SetPageStatus+0x56>
 8001bde:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001be0:	4a39      	ldr	r2, [pc, #228]	; (8001cc8 <EEPROM_SetPageStatus+0x128>)
 8001be2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001be6:	8c3a      	ldrh	r2, [r7, #32]
 8001be8:	429a      	cmp	r2, r3
 8001bea:	d904      	bls.n	8001bf6 <EEPROM_SetPageStatus+0x56>
				EEPROM_Index[i] = 0;
 8001bec:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001bee:	4a36      	ldr	r2, [pc, #216]	; (8001cc8 <EEPROM_SetPageStatus+0x128>)
 8001bf0:	2100      	movs	r1, #0
 8001bf2:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		for (uint16_t i = 0; i < EEPROM_VARIABLE_COUNT ; i++) {
 8001bf6:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001bf8:	3301      	adds	r3, #1
 8001bfa:	84fb      	strh	r3, [r7, #38]	; 0x26
 8001bfc:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001bfe:	2b01      	cmp	r3, #1
 8001c00:	d9e6      	bls.n	8001bd0 <EEPROM_SetPageStatus+0x30>
		}

		//setup erase definitions
		FLASH_EraseInitTypeDef EraseDefinitions;
		EraseDefinitions.TypeErase = FLASH_TYPEERASE_PAGES;
 8001c02:	2300      	movs	r3, #0
 8001c04:	613b      	str	r3, [r7, #16]
		EraseDefinitions.Banks = FLASH_BANK_1;
 8001c06:	2301      	movs	r3, #1
 8001c08:	617b      	str	r3, [r7, #20]
		EraseDefinitions.PageAddress = Page;
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	61bb      	str	r3, [r7, #24]
		EraseDefinitions.NbPages = 1;
 8001c0e:	2301      	movs	r3, #1
 8001c10:	61fb      	str	r3, [r7, #28]
		uint32_t PageError;

		//erase page
		result = HAL_FLASHEx_Erase(&EraseDefinitions, &PageError);
 8001c12:	f107 020c 	add.w	r2, r7, #12
 8001c16:	f107 0310 	add.w	r3, r7, #16
 8001c1a:	4611      	mov	r1, r2
 8001c1c:	4618      	mov	r0, r3
 8001c1e:	f002 fc6d 	bl	80044fc <HAL_FLASHEx_Erase>
 8001c22:	4603      	mov	r3, r0
 8001c24:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
		if (result != EEPROM_SUCCESS)
 8001c28:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	d013      	beq.n	8001c58 <EEPROM_SetPageStatus+0xb8>
			return result;
 8001c30:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8001c34:	e043      	b.n	8001cbe <EEPROM_SetPageStatus+0x11e>
	}

	//else write status to flash
	else {
		result = HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD, Page,
 8001c36:	887a      	ldrh	r2, [r7, #2]
 8001c38:	f04f 0300 	mov.w	r3, #0
 8001c3c:	6879      	ldr	r1, [r7, #4]
 8001c3e:	2001      	movs	r0, #1
 8001c40:	f002 fb14 	bl	800426c <HAL_FLASH_Program>
 8001c44:	4603      	mov	r3, r0
 8001c46:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
				PageStatus);
		if (result != EEPROM_SUCCESS)
 8001c4a:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d002      	beq.n	8001c58 <EEPROM_SetPageStatus+0xb8>
			return result;
 8001c52:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8001c56:	e032      	b.n	8001cbe <EEPROM_SetPageStatus+0x11e>
	}

	//update global page status variables (remove page from old status and attach to new status)
	if (EEPROM_ValidPage == Page)
 8001c58:	4b1c      	ldr	r3, [pc, #112]	; (8001ccc <EEPROM_SetPageStatus+0x12c>)
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	687a      	ldr	r2, [r7, #4]
 8001c5e:	429a      	cmp	r2, r3
 8001c60:	d103      	bne.n	8001c6a <EEPROM_SetPageStatus+0xca>
		EEPROM_ValidPage = EEPROM_PAGE_NONE;
 8001c62:	4b1a      	ldr	r3, [pc, #104]	; (8001ccc <EEPROM_SetPageStatus+0x12c>)
 8001c64:	2200      	movs	r2, #0
 8001c66:	601a      	str	r2, [r3, #0]
 8001c68:	e010      	b.n	8001c8c <EEPROM_SetPageStatus+0xec>
	else if (EEPROM_ReceivingPage == Page)
 8001c6a:	4b19      	ldr	r3, [pc, #100]	; (8001cd0 <EEPROM_SetPageStatus+0x130>)
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	687a      	ldr	r2, [r7, #4]
 8001c70:	429a      	cmp	r2, r3
 8001c72:	d103      	bne.n	8001c7c <EEPROM_SetPageStatus+0xdc>
		EEPROM_ReceivingPage = EEPROM_PAGE_NONE;
 8001c74:	4b16      	ldr	r3, [pc, #88]	; (8001cd0 <EEPROM_SetPageStatus+0x130>)
 8001c76:	2200      	movs	r2, #0
 8001c78:	601a      	str	r2, [r3, #0]
 8001c7a:	e007      	b.n	8001c8c <EEPROM_SetPageStatus+0xec>
	else if (EEPROM_ErasedPage == Page)
 8001c7c:	4b15      	ldr	r3, [pc, #84]	; (8001cd4 <EEPROM_SetPageStatus+0x134>)
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	687a      	ldr	r2, [r7, #4]
 8001c82:	429a      	cmp	r2, r3
 8001c84:	d102      	bne.n	8001c8c <EEPROM_SetPageStatus+0xec>
		EEPROM_ErasedPage = EEPROM_PAGE_NONE;
 8001c86:	4b13      	ldr	r3, [pc, #76]	; (8001cd4 <EEPROM_SetPageStatus+0x134>)
 8001c88:	2200      	movs	r2, #0
 8001c8a:	601a      	str	r2, [r3, #0]

	if (PageStatus == EEPROM_VALID)
 8001c8c:	887b      	ldrh	r3, [r7, #2]
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d103      	bne.n	8001c9a <EEPROM_SetPageStatus+0xfa>
		EEPROM_ValidPage = Page;
 8001c92:	4a0e      	ldr	r2, [pc, #56]	; (8001ccc <EEPROM_SetPageStatus+0x12c>)
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	6013      	str	r3, [r2, #0]
 8001c98:	e010      	b.n	8001cbc <EEPROM_SetPageStatus+0x11c>
	else if (PageStatus == EEPROM_RECEIVING)
 8001c9a:	887b      	ldrh	r3, [r7, #2]
 8001c9c:	f64e 62ee 	movw	r2, #61166	; 0xeeee
 8001ca0:	4293      	cmp	r3, r2
 8001ca2:	d103      	bne.n	8001cac <EEPROM_SetPageStatus+0x10c>
		EEPROM_ReceivingPage = Page;
 8001ca4:	4a0a      	ldr	r2, [pc, #40]	; (8001cd0 <EEPROM_SetPageStatus+0x130>)
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	6013      	str	r3, [r2, #0]
 8001caa:	e007      	b.n	8001cbc <EEPROM_SetPageStatus+0x11c>
	else if (PageStatus == EEPROM_ERASED)
 8001cac:	887b      	ldrh	r3, [r7, #2]
 8001cae:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001cb2:	4293      	cmp	r3, r2
 8001cb4:	d102      	bne.n	8001cbc <EEPROM_SetPageStatus+0x11c>
		EEPROM_ErasedPage = Page;
 8001cb6:	4a07      	ldr	r2, [pc, #28]	; (8001cd4 <EEPROM_SetPageStatus+0x134>)
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	6013      	str	r3, [r2, #0]

	return EEPROM_SUCCESS;
 8001cbc:	2300      	movs	r3, #0
}
 8001cbe:	4618      	mov	r0, r3
 8001cc0:	3728      	adds	r7, #40	; 0x28
 8001cc2:	46bd      	mov	sp, r7
 8001cc4:	bd80      	pop	{r7, pc}
 8001cc6:	bf00      	nop
 8001cc8:	20000134 	.word	0x20000134
 8001ccc:	20000138 	.word	0x20000138
 8001cd0:	2000013c 	.word	0x2000013c
 8001cd4:	20000140 	.word	0x20000140

08001cd8 <EEPROM_PageToIndex>:
// - set next free flash address
// - return on loop end
//
// Page:	page to search for variables
// return:	EEPROM_SUCCESS
static EEPROM_Result EEPROM_PageToIndex(EEPROM_Page Page) {
 8001cd8:	b480      	push	{r7}
 8001cda:	b089      	sub	sp, #36	; 0x24
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	6078      	str	r0, [r7, #4]
	uint8_t SizeCode;					//size of current variable as Size code
	uint8_t Size;							//size of current variable in bytes
	uint16_t Name;									//name of current variable

	//ignore call when Page is PAGE_NONE
	if (Page == EEPROM_PAGE_NONE)
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d101      	bne.n	8001cea <EEPROM_PageToIndex+0x12>
		return EEPROM_SUCCESS;
 8001ce6:	2300      	movs	r3, #0
 8001ce8:	e070      	b.n	8001dcc <EEPROM_PageToIndex+0xf4>

	//get page addresses
	uint32_t Address = Page + 2;
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	3302      	adds	r3, #2
 8001cee:	61bb      	str	r3, [r7, #24]
	uint32_t PageEndAddress = Page + FLASH_PAGE_SIZE;
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001cf6:	613b      	str	r3, [r7, #16]

	//loop through page starting after page header
	while (Address < PageEndAddress) {
 8001cf8:	e059      	b.n	8001dae <EEPROM_PageToIndex+0xd6>
		//read potential variable header
		VariableHeader = *((__IO uint16_t*) Address);
 8001cfa:	69bb      	ldr	r3, [r7, #24]
 8001cfc:	881b      	ldrh	r3, [r3, #0]
 8001cfe:	81fb      	strh	r3, [r7, #14]

		//if no header written (causes: end of data reached or reset while writing)
		if (VariableHeader == 0xFFFF) {
 8001d00:	89fb      	ldrh	r3, [r7, #14]
 8001d02:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001d06:	4293      	cmp	r3, r2
 8001d08:	d121      	bne.n	8001d4e <EEPROM_PageToIndex+0x76>
			//loop through next 4 halfword and check if there is anything written
			Size = 0;
 8001d0a:	2300      	movs	r3, #0
 8001d0c:	77fb      	strb	r3, [r7, #31]
			for (uint8_t i = 2; i <= 8; i += 2) {
 8001d0e:	2302      	movs	r3, #2
 8001d10:	75fb      	strb	r3, [r7, #23]
 8001d12:	e013      	b.n	8001d3c <EEPROM_PageToIndex+0x64>
				if (Address + i >= PageEndAddress)
 8001d14:	7dfa      	ldrb	r2, [r7, #23]
 8001d16:	69bb      	ldr	r3, [r7, #24]
 8001d18:	4413      	add	r3, r2
 8001d1a:	693a      	ldr	r2, [r7, #16]
 8001d1c:	429a      	cmp	r2, r3
 8001d1e:	d911      	bls.n	8001d44 <EEPROM_PageToIndex+0x6c>
					break;
				//while looping count the size of written data (resulting from reset while writing)
				if (*((__IO uint16_t*) (Address + i)) != 0xFFFF)
 8001d20:	7dfa      	ldrb	r2, [r7, #23]
 8001d22:	69bb      	ldr	r3, [r7, #24]
 8001d24:	4413      	add	r3, r2
 8001d26:	881b      	ldrh	r3, [r3, #0]
 8001d28:	b29b      	uxth	r3, r3
 8001d2a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001d2e:	4293      	cmp	r3, r2
 8001d30:	d001      	beq.n	8001d36 <EEPROM_PageToIndex+0x5e>
					Size = i;
 8001d32:	7dfb      	ldrb	r3, [r7, #23]
 8001d34:	77fb      	strb	r3, [r7, #31]
			for (uint8_t i = 2; i <= 8; i += 2) {
 8001d36:	7dfb      	ldrb	r3, [r7, #23]
 8001d38:	3302      	adds	r3, #2
 8001d3a:	75fb      	strb	r3, [r7, #23]
 8001d3c:	7dfb      	ldrb	r3, [r7, #23]
 8001d3e:	2b08      	cmp	r3, #8
 8001d40:	d9e8      	bls.n	8001d14 <EEPROM_PageToIndex+0x3c>
 8001d42:	e000      	b.n	8001d46 <EEPROM_PageToIndex+0x6e>
					break;
 8001d44:	bf00      	nop
			}
			//if no data found, last variable of page was reached (end loop)
			if (Size == 0)
 8001d46:	7ffb      	ldrb	r3, [r7, #31]
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d12b      	bne.n	8001da4 <EEPROM_PageToIndex+0xcc>
				break;
 8001d4c:	e033      	b.n	8001db6 <EEPROM_PageToIndex+0xde>
		}

		//else (if header written, proper variable value is following)
		else {
			//get size code
			SizeCode = VariableHeader >> 14;
 8001d4e:	89fb      	ldrh	r3, [r7, #14]
 8001d50:	0b9b      	lsrs	r3, r3, #14
 8001d52:	b29b      	uxth	r3, r3
 8001d54:	737b      	strb	r3, [r7, #13]

			//check for valid name (VARIABLE_COUNT might have been reduced between builds, but old variables are still in flash)
			Name = VariableHeader & 0b0011111111111111;
 8001d56:	89fb      	ldrh	r3, [r7, #14]
 8001d58:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8001d5c:	817b      	strh	r3, [r7, #10]
			if (Name < EEPROM_VARIABLE_COUNT) {
 8001d5e:	897b      	ldrh	r3, [r7, #10]
 8001d60:	2b01      	cmp	r3, #1
 8001d62:	d815      	bhi.n	8001d90 <EEPROM_PageToIndex+0xb8>
				//if everything valid, update the index and the size table
				EEPROM_Index[Name] = Address + 2 - EEPROM_START_ADDRESS;
 8001d64:	69bb      	ldr	r3, [r7, #24]
 8001d66:	b29b      	uxth	r3, r3
 8001d68:	897a      	ldrh	r2, [r7, #10]
 8001d6a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001d6e:	3302      	adds	r3, #2
 8001d70:	b299      	uxth	r1, r3
 8001d72:	4b19      	ldr	r3, [pc, #100]	; (8001dd8 <EEPROM_PageToIndex+0x100>)
 8001d74:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
				EEPROM_SizeTable[Name] = SizeCode;
 8001d78:	897b      	ldrh	r3, [r7, #10]
 8001d7a:	4918      	ldr	r1, [pc, #96]	; (8001ddc <EEPROM_PageToIndex+0x104>)
 8001d7c:	7b7a      	ldrb	r2, [r7, #13]
 8001d7e:	54ca      	strb	r2, [r1, r3]
				if (SizeCode == EEPROM_SIZE_DELETED)
 8001d80:	7b7b      	ldrb	r3, [r7, #13]
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d104      	bne.n	8001d90 <EEPROM_PageToIndex+0xb8>
					EEPROM_Index[Name] = 0;
 8001d86:	897b      	ldrh	r3, [r7, #10]
 8001d88:	4a13      	ldr	r2, [pc, #76]	; (8001dd8 <EEPROM_PageToIndex+0x100>)
 8001d8a:	2100      	movs	r1, #0
 8001d8c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			}

			//calculate size in bytes from size code
			Size = 1 << SizeCode;
 8001d90:	7b7b      	ldrb	r3, [r7, #13]
 8001d92:	2201      	movs	r2, #1
 8001d94:	fa02 f303 	lsl.w	r3, r2, r3
 8001d98:	77fb      	strb	r3, [r7, #31]
			if (SizeCode == EEPROM_SIZE_DELETED)
 8001d9a:	7b7b      	ldrb	r3, [r7, #13]
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d101      	bne.n	8001da4 <EEPROM_PageToIndex+0xcc>
				Size = 0;
 8001da0:	2300      	movs	r3, #0
 8001da2:	77fb      	strb	r3, [r7, #31]
		}

		//go to next address on page
		Address = Address + 2 + Size;
 8001da4:	7ffa      	ldrb	r2, [r7, #31]
 8001da6:	69bb      	ldr	r3, [r7, #24]
 8001da8:	4413      	add	r3, r2
 8001daa:	3302      	adds	r3, #2
 8001dac:	61bb      	str	r3, [r7, #24]
	while (Address < PageEndAddress) {
 8001dae:	69ba      	ldr	r2, [r7, #24]
 8001db0:	693b      	ldr	r3, [r7, #16]
 8001db2:	429a      	cmp	r2, r3
 8001db4:	d3a1      	bcc.n	8001cfa <EEPROM_PageToIndex+0x22>
	}

	//set next free flash address
	EEPROM_NextIndex = Address;
 8001db6:	4a0a      	ldr	r2, [pc, #40]	; (8001de0 <EEPROM_PageToIndex+0x108>)
 8001db8:	69bb      	ldr	r3, [r7, #24]
 8001dba:	6013      	str	r3, [r2, #0]
	if (Address >= PageEndAddress)
 8001dbc:	69ba      	ldr	r2, [r7, #24]
 8001dbe:	693b      	ldr	r3, [r7, #16]
 8001dc0:	429a      	cmp	r2, r3
 8001dc2:	d302      	bcc.n	8001dca <EEPROM_PageToIndex+0xf2>
		EEPROM_NextIndex = 0;
 8001dc4:	4b06      	ldr	r3, [pc, #24]	; (8001de0 <EEPROM_PageToIndex+0x108>)
 8001dc6:	2200      	movs	r2, #0
 8001dc8:	601a      	str	r2, [r3, #0]

	//return on loop end
	return EEPROM_SUCCESS;
 8001dca:	2300      	movs	r3, #0
}
 8001dcc:	4618      	mov	r0, r3
 8001dce:	3724      	adds	r7, #36	; 0x24
 8001dd0:	46bd      	mov	sp, r7
 8001dd2:	bc80      	pop	{r7}
 8001dd4:	4770      	bx	lr
 8001dd6:	bf00      	nop
 8001dd8:	20000134 	.word	0x20000134
 8001ddc:	20000130 	.word	0x20000130
 8001de0:	20000144 	.word	0x20000144

08001de4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001de4:	b580      	push	{r7, lr}
 8001de6:	b088      	sub	sp, #32
 8001de8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001dea:	f107 0310 	add.w	r3, r7, #16
 8001dee:	2200      	movs	r2, #0
 8001df0:	601a      	str	r2, [r3, #0]
 8001df2:	605a      	str	r2, [r3, #4]
 8001df4:	609a      	str	r2, [r3, #8]
 8001df6:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001df8:	4b1a      	ldr	r3, [pc, #104]	; (8001e64 <MX_GPIO_Init+0x80>)
 8001dfa:	699b      	ldr	r3, [r3, #24]
 8001dfc:	4a19      	ldr	r2, [pc, #100]	; (8001e64 <MX_GPIO_Init+0x80>)
 8001dfe:	f043 0320 	orr.w	r3, r3, #32
 8001e02:	6193      	str	r3, [r2, #24]
 8001e04:	4b17      	ldr	r3, [pc, #92]	; (8001e64 <MX_GPIO_Init+0x80>)
 8001e06:	699b      	ldr	r3, [r3, #24]
 8001e08:	f003 0320 	and.w	r3, r3, #32
 8001e0c:	60fb      	str	r3, [r7, #12]
 8001e0e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e10:	4b14      	ldr	r3, [pc, #80]	; (8001e64 <MX_GPIO_Init+0x80>)
 8001e12:	699b      	ldr	r3, [r3, #24]
 8001e14:	4a13      	ldr	r2, [pc, #76]	; (8001e64 <MX_GPIO_Init+0x80>)
 8001e16:	f043 0304 	orr.w	r3, r3, #4
 8001e1a:	6193      	str	r3, [r2, #24]
 8001e1c:	4b11      	ldr	r3, [pc, #68]	; (8001e64 <MX_GPIO_Init+0x80>)
 8001e1e:	699b      	ldr	r3, [r3, #24]
 8001e20:	f003 0304 	and.w	r3, r3, #4
 8001e24:	60bb      	str	r3, [r7, #8]
 8001e26:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e28:	4b0e      	ldr	r3, [pc, #56]	; (8001e64 <MX_GPIO_Init+0x80>)
 8001e2a:	699b      	ldr	r3, [r3, #24]
 8001e2c:	4a0d      	ldr	r2, [pc, #52]	; (8001e64 <MX_GPIO_Init+0x80>)
 8001e2e:	f043 0308 	orr.w	r3, r3, #8
 8001e32:	6193      	str	r3, [r2, #24]
 8001e34:	4b0b      	ldr	r3, [pc, #44]	; (8001e64 <MX_GPIO_Init+0x80>)
 8001e36:	699b      	ldr	r3, [r3, #24]
 8001e38:	f003 0308 	and.w	r3, r3, #8
 8001e3c:	607b      	str	r3, [r7, #4]
 8001e3e:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin : PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001e40:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001e44:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001e46:	2300      	movs	r3, #0
 8001e48:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e4a:	2300      	movs	r3, #0
 8001e4c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e4e:	f107 0310 	add.w	r3, r7, #16
 8001e52:	4619      	mov	r1, r3
 8001e54:	4804      	ldr	r0, [pc, #16]	; (8001e68 <MX_GPIO_Init+0x84>)
 8001e56:	f002 fbf9 	bl	800464c <HAL_GPIO_Init>

}
 8001e5a:	bf00      	nop
 8001e5c:	3720      	adds	r7, #32
 8001e5e:	46bd      	mov	sp, r7
 8001e60:	bd80      	pop	{r7, pc}
 8001e62:	bf00      	nop
 8001e64:	40021000 	.word	0x40021000
 8001e68:	40010800 	.word	0x40010800

08001e6c <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001e6c:	b580      	push	{r7, lr}
 8001e6e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001e70:	4b12      	ldr	r3, [pc, #72]	; (8001ebc <MX_I2C1_Init+0x50>)
 8001e72:	4a13      	ldr	r2, [pc, #76]	; (8001ec0 <MX_I2C1_Init+0x54>)
 8001e74:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8001e76:	4b11      	ldr	r3, [pc, #68]	; (8001ebc <MX_I2C1_Init+0x50>)
 8001e78:	4a12      	ldr	r2, [pc, #72]	; (8001ec4 <MX_I2C1_Init+0x58>)
 8001e7a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001e7c:	4b0f      	ldr	r3, [pc, #60]	; (8001ebc <MX_I2C1_Init+0x50>)
 8001e7e:	2200      	movs	r2, #0
 8001e80:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001e82:	4b0e      	ldr	r3, [pc, #56]	; (8001ebc <MX_I2C1_Init+0x50>)
 8001e84:	2200      	movs	r2, #0
 8001e86:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001e88:	4b0c      	ldr	r3, [pc, #48]	; (8001ebc <MX_I2C1_Init+0x50>)
 8001e8a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001e8e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001e90:	4b0a      	ldr	r3, [pc, #40]	; (8001ebc <MX_I2C1_Init+0x50>)
 8001e92:	2200      	movs	r2, #0
 8001e94:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001e96:	4b09      	ldr	r3, [pc, #36]	; (8001ebc <MX_I2C1_Init+0x50>)
 8001e98:	2200      	movs	r2, #0
 8001e9a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001e9c:	4b07      	ldr	r3, [pc, #28]	; (8001ebc <MX_I2C1_Init+0x50>)
 8001e9e:	2200      	movs	r2, #0
 8001ea0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001ea2:	4b06      	ldr	r3, [pc, #24]	; (8001ebc <MX_I2C1_Init+0x50>)
 8001ea4:	2200      	movs	r2, #0
 8001ea6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001ea8:	4804      	ldr	r0, [pc, #16]	; (8001ebc <MX_I2C1_Init+0x50>)
 8001eaa:	f002 fd6b 	bl	8004984 <HAL_I2C_Init>
 8001eae:	4603      	mov	r3, r0
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	d001      	beq.n	8001eb8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001eb4:	f000 fb74 	bl	80025a0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001eb8:	bf00      	nop
 8001eba:	bd80      	pop	{r7, pc}
 8001ebc:	200001a8 	.word	0x200001a8
 8001ec0:	40005400 	.word	0x40005400
 8001ec4:	00061a80 	.word	0x00061a80

08001ec8 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001ec8:	b580      	push	{r7, lr}
 8001eca:	b08a      	sub	sp, #40	; 0x28
 8001ecc:	af00      	add	r7, sp, #0
 8001ece:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ed0:	f107 0314 	add.w	r3, r7, #20
 8001ed4:	2200      	movs	r2, #0
 8001ed6:	601a      	str	r2, [r3, #0]
 8001ed8:	605a      	str	r2, [r3, #4]
 8001eda:	609a      	str	r2, [r3, #8]
 8001edc:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	4a1d      	ldr	r2, [pc, #116]	; (8001f58 <HAL_I2C_MspInit+0x90>)
 8001ee4:	4293      	cmp	r3, r2
 8001ee6:	d132      	bne.n	8001f4e <HAL_I2C_MspInit+0x86>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ee8:	4b1c      	ldr	r3, [pc, #112]	; (8001f5c <HAL_I2C_MspInit+0x94>)
 8001eea:	699b      	ldr	r3, [r3, #24]
 8001eec:	4a1b      	ldr	r2, [pc, #108]	; (8001f5c <HAL_I2C_MspInit+0x94>)
 8001eee:	f043 0308 	orr.w	r3, r3, #8
 8001ef2:	6193      	str	r3, [r2, #24]
 8001ef4:	4b19      	ldr	r3, [pc, #100]	; (8001f5c <HAL_I2C_MspInit+0x94>)
 8001ef6:	699b      	ldr	r3, [r3, #24]
 8001ef8:	f003 0308 	and.w	r3, r3, #8
 8001efc:	613b      	str	r3, [r7, #16]
 8001efe:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001f00:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001f04:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001f06:	2312      	movs	r3, #18
 8001f08:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001f0a:	2303      	movs	r3, #3
 8001f0c:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f0e:	f107 0314 	add.w	r3, r7, #20
 8001f12:	4619      	mov	r1, r3
 8001f14:	4812      	ldr	r0, [pc, #72]	; (8001f60 <HAL_I2C_MspInit+0x98>)
 8001f16:	f002 fb99 	bl	800464c <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_I2C1_ENABLE();
 8001f1a:	4b12      	ldr	r3, [pc, #72]	; (8001f64 <HAL_I2C_MspInit+0x9c>)
 8001f1c:	685b      	ldr	r3, [r3, #4]
 8001f1e:	627b      	str	r3, [r7, #36]	; 0x24
 8001f20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f22:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8001f26:	627b      	str	r3, [r7, #36]	; 0x24
 8001f28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f2a:	f043 0302 	orr.w	r3, r3, #2
 8001f2e:	627b      	str	r3, [r7, #36]	; 0x24
 8001f30:	4a0c      	ldr	r2, [pc, #48]	; (8001f64 <HAL_I2C_MspInit+0x9c>)
 8001f32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f34:	6053      	str	r3, [r2, #4]

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001f36:	4b09      	ldr	r3, [pc, #36]	; (8001f5c <HAL_I2C_MspInit+0x94>)
 8001f38:	69db      	ldr	r3, [r3, #28]
 8001f3a:	4a08      	ldr	r2, [pc, #32]	; (8001f5c <HAL_I2C_MspInit+0x94>)
 8001f3c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001f40:	61d3      	str	r3, [r2, #28]
 8001f42:	4b06      	ldr	r3, [pc, #24]	; (8001f5c <HAL_I2C_MspInit+0x94>)
 8001f44:	69db      	ldr	r3, [r3, #28]
 8001f46:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001f4a:	60fb      	str	r3, [r7, #12]
 8001f4c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001f4e:	bf00      	nop
 8001f50:	3728      	adds	r7, #40	; 0x28
 8001f52:	46bd      	mov	sp, r7
 8001f54:	bd80      	pop	{r7, pc}
 8001f56:	bf00      	nop
 8001f58:	40005400 	.word	0x40005400
 8001f5c:	40021000 	.word	0x40021000
 8001f60:	40010c00 	.word	0x40010c00
 8001f64:	40010000 	.word	0x40010000

08001f68 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8001f68:	b480      	push	{r7}
 8001f6a:	b083      	sub	sp, #12
 8001f6c:	af00      	add	r7, sp, #0
 8001f6e:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8001f70:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8001f74:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 8001f78:	f003 0301 	and.w	r3, r3, #1
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d013      	beq.n	8001fa8 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8001f80:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8001f84:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 8001f88:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d00b      	beq.n	8001fa8 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8001f90:	e000      	b.n	8001f94 <ITM_SendChar+0x2c>
    {
      __NOP();
 8001f92:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8001f94:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d0f9      	beq.n	8001f92 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8001f9e:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8001fa2:	687a      	ldr	r2, [r7, #4]
 8001fa4:	b2d2      	uxtb	r2, r2
 8001fa6:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8001fa8:	687b      	ldr	r3, [r7, #4]
}
 8001faa:	4618      	mov	r0, r3
 8001fac:	370c      	adds	r7, #12
 8001fae:	46bd      	mov	sp, r7
 8001fb0:	bc80      	pop	{r7}
 8001fb2:	4770      	bx	lr
 8001fb4:	0000      	movs	r0, r0
	...

08001fb8 <flashMemoryInit>:
extern double readXFromFlash();
extern double readYFromFlash();
double readFlash(uint16_t address);
void writeFlash(uint32_t address, double data);

void flashMemoryInit() {
 8001fb8:	b580      	push	{r7, lr}
 8001fba:	b086      	sub	sp, #24
 8001fbc:	af02      	add	r7, sp, #8
	//initialize EEPROM
	EEPROM_Init();
 8001fbe:	f7ff fb69 	bl	8001694 <EEPROM_Init>

	//set default value if variable not assigned
	EEPROM_Value value;
	for (uint16_t i = 0; i < EEPROM_VARIABLE_COUNT ; i++) {
 8001fc2:	2300      	movs	r3, #0
 8001fc4:	81fb      	strh	r3, [r7, #14]
 8001fc6:	e02b      	b.n	8002020 <flashMemoryInit+0x68>
		if (EEPROM_ReadVariable(i, &value) == EEPROM_NOT_ASSIGNED) {
 8001fc8:	463a      	mov	r2, r7
 8001fca:	89fb      	ldrh	r3, [r7, #14]
 8001fcc:	4611      	mov	r1, r2
 8001fce:	4618      	mov	r0, r3
 8001fd0:	f7ff fc28 	bl	8001824 <EEPROM_ReadVariable>
 8001fd4:	4603      	mov	r3, r0
 8001fd6:	2b05      	cmp	r3, #5
 8001fd8:	d11c      	bne.n	8002014 <flashMemoryInit+0x5c>
			isCorrectionAssign = false;
 8001fda:	4b17      	ldr	r3, [pc, #92]	; (8002038 <flashMemoryInit+0x80>)
 8001fdc:	2200      	movs	r2, #0
 8001fde:	701a      	strb	r2, [r3, #0]

			switch (i) {
 8001fe0:	89fb      	ldrh	r3, [r7, #14]
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d002      	beq.n	8001fec <flashMemoryInit+0x34>
 8001fe6:	2b01      	cmp	r3, #1
 8001fe8:	d00a      	beq.n	8002000 <flashMemoryInit+0x48>
 8001fea:	e016      	b.n	800201a <flashMemoryInit+0x62>
			case 0:
				EEPROM_WriteVariable(i, (EEPROM_Value) (double) 0.00001,
 8001fec:	a310      	add	r3, pc, #64	; (adr r3, 8002030 <flashMemoryInit+0x78>)
 8001fee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ff2:	89f9      	ldrh	r1, [r7, #14]
 8001ff4:	2003      	movs	r0, #3
 8001ff6:	9000      	str	r0, [sp, #0]
 8001ff8:	4608      	mov	r0, r1
 8001ffa:	f7ff fc6d 	bl	80018d8 <EEPROM_WriteVariable>
						EEPROM_SIZE64);
				break;
 8001ffe:	e00c      	b.n	800201a <flashMemoryInit+0x62>
			case 1:
				EEPROM_WriteVariable(i, (EEPROM_Value) (double) 0.00001,
 8002000:	a30b      	add	r3, pc, #44	; (adr r3, 8002030 <flashMemoryInit+0x78>)
 8002002:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002006:	89f9      	ldrh	r1, [r7, #14]
 8002008:	2003      	movs	r0, #3
 800200a:	9000      	str	r0, [sp, #0]
 800200c:	4608      	mov	r0, r1
 800200e:	f7ff fc63 	bl	80018d8 <EEPROM_WriteVariable>
						EEPROM_SIZE64);
				break;
 8002012:	e002      	b.n	800201a <flashMemoryInit+0x62>
			}
		} else {
			isCorrectionAssign = true;
 8002014:	4b08      	ldr	r3, [pc, #32]	; (8002038 <flashMemoryInit+0x80>)
 8002016:	2201      	movs	r2, #1
 8002018:	701a      	strb	r2, [r3, #0]
	for (uint16_t i = 0; i < EEPROM_VARIABLE_COUNT ; i++) {
 800201a:	89fb      	ldrh	r3, [r7, #14]
 800201c:	3301      	adds	r3, #1
 800201e:	81fb      	strh	r3, [r7, #14]
 8002020:	89fb      	ldrh	r3, [r7, #14]
 8002022:	2b01      	cmp	r3, #1
 8002024:	d9d0      	bls.n	8001fc8 <flashMemoryInit+0x10>
		}
	}
}
 8002026:	bf00      	nop
 8002028:	bf00      	nop
 800202a:	3710      	adds	r7, #16
 800202c:	46bd      	mov	sp, r7
 800202e:	bd80      	pop	{r7, pc}
 8002030:	88e368f1 	.word	0x88e368f1
 8002034:	3ee4f8b5 	.word	0x3ee4f8b5
 8002038:	20000148 	.word	0x20000148

0800203c <saveGyroData>:

void saveGyroData(double x, double y) {
 800203c:	b580      	push	{r7, lr}
 800203e:	b084      	sub	sp, #16
 8002040:	af00      	add	r7, sp, #0
 8002042:	e9c7 0102 	strd	r0, r1, [r7, #8]
 8002046:	e9c7 2300 	strd	r2, r3, [r7]
	isCorrectionAssign = true;
 800204a:	4b0b      	ldr	r3, [pc, #44]	; (8002078 <saveGyroData+0x3c>)
 800204c:	2201      	movs	r2, #1
 800204e:	701a      	strb	r2, [r3, #0]
	writeFlash(xAddress, x);
 8002050:	4b0a      	ldr	r3, [pc, #40]	; (800207c <saveGyroData+0x40>)
 8002052:	881b      	ldrh	r3, [r3, #0]
 8002054:	4619      	mov	r1, r3
 8002056:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800205a:	4608      	mov	r0, r1
 800205c:	f000 f82e 	bl	80020bc <writeFlash>
	writeFlash(yAddress, y);
 8002060:	4b07      	ldr	r3, [pc, #28]	; (8002080 <saveGyroData+0x44>)
 8002062:	881b      	ldrh	r3, [r3, #0]
 8002064:	4619      	mov	r1, r3
 8002066:	e9d7 2300 	ldrd	r2, r3, [r7]
 800206a:	4608      	mov	r0, r1
 800206c:	f000 f826 	bl	80020bc <writeFlash>
}
 8002070:	bf00      	nop
 8002072:	3710      	adds	r7, #16
 8002074:	46bd      	mov	sp, r7
 8002076:	bd80      	pop	{r7, pc}
 8002078:	20000148 	.word	0x20000148
 800207c:	2000014a 	.word	0x2000014a
 8002080:	20000000 	.word	0x20000000

08002084 <readXFromFlash>:

double readXFromFlash() {
 8002084:	b580      	push	{r7, lr}
 8002086:	af00      	add	r7, sp, #0
	return readFlash(xAddress);
 8002088:	4b04      	ldr	r3, [pc, #16]	; (800209c <readXFromFlash+0x18>)
 800208a:	881b      	ldrh	r3, [r3, #0]
 800208c:	4618      	mov	r0, r3
 800208e:	f000 f82c 	bl	80020ea <readFlash>
 8002092:	4602      	mov	r2, r0
 8002094:	460b      	mov	r3, r1
}
 8002096:	4610      	mov	r0, r2
 8002098:	4619      	mov	r1, r3
 800209a:	bd80      	pop	{r7, pc}
 800209c:	2000014a 	.word	0x2000014a

080020a0 <readYFromFlash>:

double readYFromFlash() {
 80020a0:	b580      	push	{r7, lr}
 80020a2:	af00      	add	r7, sp, #0
	return readFlash(yAddress);
 80020a4:	4b04      	ldr	r3, [pc, #16]	; (80020b8 <readYFromFlash+0x18>)
 80020a6:	881b      	ldrh	r3, [r3, #0]
 80020a8:	4618      	mov	r0, r3
 80020aa:	f000 f81e 	bl	80020ea <readFlash>
 80020ae:	4602      	mov	r2, r0
 80020b0:	460b      	mov	r3, r1
}
 80020b2:	4610      	mov	r0, r2
 80020b4:	4619      	mov	r1, r3
 80020b6:	bd80      	pop	{r7, pc}
 80020b8:	20000000 	.word	0x20000000

080020bc <writeFlash>:

void writeFlash(uint32_t address, double data) {
 80020bc:	b580      	push	{r7, lr}
 80020be:	b088      	sub	sp, #32
 80020c0:	af02      	add	r7, sp, #8
 80020c2:	60f8      	str	r0, [r7, #12]
 80020c4:	e9c7 2300 	strd	r2, r3, [r7]
	EEPROM_Value value;
	value.Double = data;
 80020c8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80020cc:	e9c7 2304 	strd	r2, r3, [r7, #16]
	EEPROM_WriteVariable(address, value, EEPROM_SIZE64);
 80020d0:	68fb      	ldr	r3, [r7, #12]
 80020d2:	b299      	uxth	r1, r3
 80020d4:	2303      	movs	r3, #3
 80020d6:	9300      	str	r3, [sp, #0]
 80020d8:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80020dc:	4608      	mov	r0, r1
 80020de:	f7ff fbfb 	bl	80018d8 <EEPROM_WriteVariable>
}
 80020e2:	bf00      	nop
 80020e4:	3718      	adds	r7, #24
 80020e6:	46bd      	mov	sp, r7
 80020e8:	bd80      	pop	{r7, pc}

080020ea <readFlash>:

double readFlash(uint16_t address) {
 80020ea:	b580      	push	{r7, lr}
 80020ec:	b084      	sub	sp, #16
 80020ee:	af00      	add	r7, sp, #0
 80020f0:	4603      	mov	r3, r0
 80020f2:	80fb      	strh	r3, [r7, #6]
	EEPROM_Value value;
	EEPROM_ReadVariable(address, &value);
 80020f4:	f107 0208 	add.w	r2, r7, #8
 80020f8:	88fb      	ldrh	r3, [r7, #6]
 80020fa:	4611      	mov	r1, r2
 80020fc:	4618      	mov	r0, r3
 80020fe:	f7ff fb91 	bl	8001824 <EEPROM_ReadVariable>
	return value.Double;
 8002102:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
}
 8002106:	4610      	mov	r0, r2
 8002108:	4619      	mov	r1, r3
 800210a:	3710      	adds	r7, #16
 800210c:	46bd      	mov	sp, r7
 800210e:	bd80      	pop	{r7, pc}

08002110 <_write>:
void SystemClock_Config(void);
void CAN1_Transmit_manual(uint16_t ID_CAN, uint8_t DLC_CAN, uint8_t *DATA_CAN);
void CAN2_Transmit_manual(uint16_t ID_CAN, uint8_t DLC_CAN, uint8_t *DATA_CAN);
void sendGyroData(int x, int y);

int _write(int32_t file, uint8_t *ptr, int32_t len) {
 8002110:	b580      	push	{r7, lr}
 8002112:	b086      	sub	sp, #24
 8002114:	af00      	add	r7, sp, #0
 8002116:	60f8      	str	r0, [r7, #12]
 8002118:	60b9      	str	r1, [r7, #8]
 800211a:	607a      	str	r2, [r7, #4]
	/* Implement your write code here, this is used by puts and printf for example */
	int i = 0;
 800211c:	2300      	movs	r3, #0
 800211e:	617b      	str	r3, [r7, #20]
	for (i = 0; i < len; i++)
 8002120:	2300      	movs	r3, #0
 8002122:	617b      	str	r3, [r7, #20]
 8002124:	e009      	b.n	800213a <_write+0x2a>
		ITM_SendChar((*ptr++));
 8002126:	68bb      	ldr	r3, [r7, #8]
 8002128:	1c5a      	adds	r2, r3, #1
 800212a:	60ba      	str	r2, [r7, #8]
 800212c:	781b      	ldrb	r3, [r3, #0]
 800212e:	4618      	mov	r0, r3
 8002130:	f7ff ff1a 	bl	8001f68 <ITM_SendChar>
	for (i = 0; i < len; i++)
 8002134:	697b      	ldr	r3, [r7, #20]
 8002136:	3301      	adds	r3, #1
 8002138:	617b      	str	r3, [r7, #20]
 800213a:	697a      	ldr	r2, [r7, #20]
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	429a      	cmp	r2, r3
 8002140:	dbf1      	blt.n	8002126 <_write+0x16>
	return len;
 8002142:	687b      	ldr	r3, [r7, #4]

}
 8002144:	4618      	mov	r0, r3
 8002146:	3718      	adds	r7, #24
 8002148:	46bd      	mov	sp, r7
 800214a:	bd80      	pop	{r7, pc}

0800214c <main>:

int main(void) {
 800214c:	b590      	push	{r4, r7, lr}
 800214e:	b08d      	sub	sp, #52	; 0x34
 8002150:	af00      	add	r7, sp, #0

	HAL_Init();
 8002152:	f000 ff1d 	bl	8002f90 <HAL_Init>

	SystemClock_Config();
 8002156:	f000 f8ef 	bl	8002338 <SystemClock_Config>

	MX_GPIO_Init();
 800215a:	f7ff fe43 	bl	8001de4 <MX_GPIO_Init>
	MX_CAN1_Init();
 800215e:	f7ff f8f3 	bl	8001348 <MX_CAN1_Init>
	MX_CAN2_Init();
 8002162:	f7ff f949 	bl	80013f8 <MX_CAN2_Init>
	MX_I2C1_Init();
 8002166:	f7ff fe81 	bl	8001e6c <MX_I2C1_Init>
	flashMemoryInit();
 800216a:	f7ff ff25 	bl	8001fb8 <flashMemoryInit>

	//MPU initialize
	while (MPU6050_Init(&hi2c1) == 1) {
 800216e:	bf00      	nop
 8002170:	4867      	ldr	r0, [pc, #412]	; (8002310 <main+0x1c4>)
 8002172:	f000 fa1a 	bl	80025aa <MPU6050_Init>
 8002176:	4603      	mov	r3, r0
 8002178:	2b01      	cmp	r3, #1
 800217a:	d0f9      	beq.n	8002170 <main+0x24>

	}

	if (HAL_CAN_Start(&hcan1) != HAL_OK) {
 800217c:	4865      	ldr	r0, [pc, #404]	; (8002314 <main+0x1c8>)
 800217e:	f001 f969 	bl	8003454 <HAL_CAN_Start>
 8002182:	4603      	mov	r3, r0
 8002184:	2b00      	cmp	r3, #0
 8002186:	d001      	beq.n	800218c <main+0x40>
		Error_Handler();
 8002188:	f000 fa0a 	bl	80025a0 <Error_Handler>
	}
	if (HAL_CAN_ActivateNotification(&hcan1,
 800218c:	f648 4102 	movw	r1, #35842	; 0x8c02
 8002190:	4860      	ldr	r0, [pc, #384]	; (8002314 <main+0x1c8>)
 8002192:	f001 fbe5 	bl	8003960 <HAL_CAN_ActivateNotification>
 8002196:	4603      	mov	r3, r0
 8002198:	2b00      	cmp	r3, #0
 800219a:	d001      	beq.n	80021a0 <main+0x54>
			CAN_IT_RX_FIFO0_MSG_PENDING | CAN_IT_ERROR | CAN_IT_BUSOFF
					| CAN_IT_LAST_ERROR_CODE) != HAL_OK) {
		Error_Handler();
 800219c:	f000 fa00 	bl	80025a0 <Error_Handler>
	}

	if (HAL_CAN_Start(&hcan2) != HAL_OK) {
 80021a0:	485d      	ldr	r0, [pc, #372]	; (8002318 <main+0x1cc>)
 80021a2:	f001 f957 	bl	8003454 <HAL_CAN_Start>
 80021a6:	4603      	mov	r3, r0
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d001      	beq.n	80021b0 <main+0x64>
		Error_Handler();
 80021ac:	f000 f9f8 	bl	80025a0 <Error_Handler>
	}
	if (HAL_CAN_ActivateNotification(&hcan2,
 80021b0:	f648 4110 	movw	r1, #35856	; 0x8c10
 80021b4:	4858      	ldr	r0, [pc, #352]	; (8002318 <main+0x1cc>)
 80021b6:	f001 fbd3 	bl	8003960 <HAL_CAN_ActivateNotification>
 80021ba:	4603      	mov	r3, r0
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d001      	beq.n	80021c4 <main+0x78>
			CAN_IT_RX_FIFO1_MSG_PENDING | CAN_IT_ERROR | CAN_IT_BUSOFF
					| CAN_IT_LAST_ERROR_CODE) != HAL_OK) {
		Error_Handler();
 80021c0:	f000 f9ee 	bl	80025a0 <Error_Handler>
	}

	//loop
	while (1) {
		MPU6050_Read_All(&hi2c1, &MPU6050);
 80021c4:	4955      	ldr	r1, [pc, #340]	; (800231c <main+0x1d0>)
 80021c6:	4852      	ldr	r0, [pc, #328]	; (8002310 <main+0x1c4>)
 80021c8:	f000 fa46 	bl	8002658 <MPU6050_Read_All>

		double realX = MPU6050.KalmanAngleX;
 80021cc:	4b53      	ldr	r3, [pc, #332]	; (800231c <main+0x1d0>)
 80021ce:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	; 0x48
 80021d2:	e9c7 2306 	strd	r2, r3, [r7, #24]
		double realY = MPU6050.KalmanAngleY;
 80021d6:	4b51      	ldr	r3, [pc, #324]	; (800231c <main+0x1d0>)
 80021d8:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	; 0x50
 80021dc:	e9c7 2304 	strd	r2, r3, [r7, #16]

		double storedX = readXFromFlash();
 80021e0:	f7ff ff50 	bl	8002084 <readXFromFlash>
 80021e4:	e9c7 0102 	strd	r0, r1, [r7, #8]
		double storedY = readYFromFlash();
 80021e8:	f7ff ff5a 	bl	80020a0 <readYFromFlash>
 80021ec:	e9c7 0100 	strd	r0, r1, [r7]

		double pitch = storedX - realX;
 80021f0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80021f4:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80021f8:	f7fe f81a 	bl	8000230 <__aeabi_dsub>
 80021fc:	4602      	mov	r2, r0
 80021fe:	460b      	mov	r3, r1
 8002200:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
		double roll = storedY - realY;
 8002204:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8002208:	e9d7 0100 	ldrd	r0, r1, [r7]
 800220c:	f7fe f810 	bl	8000230 <__aeabi_dsub>
 8002210:	4602      	mov	r2, r0
 8002212:	460b      	mov	r3, r1
 8002214:	e9c7 2308 	strd	r2, r3, [r7, #32]

		if (pitch > 40) {
 8002218:	f04f 0200 	mov.w	r2, #0
 800221c:	4b40      	ldr	r3, [pc, #256]	; (8002320 <main+0x1d4>)
 800221e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8002222:	f7fe fc4d 	bl	8000ac0 <__aeabi_dcmpgt>
 8002226:	4603      	mov	r3, r0
 8002228:	2b00      	cmp	r3, #0
 800222a:	d004      	beq.n	8002236 <main+0xea>
			pitch = 40;
 800222c:	f04f 0200 	mov.w	r2, #0
 8002230:	4b3b      	ldr	r3, [pc, #236]	; (8002320 <main+0x1d4>)
 8002232:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
		}
		if (pitch < -40) {
 8002236:	f04f 0200 	mov.w	r2, #0
 800223a:	4b3a      	ldr	r3, [pc, #232]	; (8002324 <main+0x1d8>)
 800223c:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8002240:	f7fe fc20 	bl	8000a84 <__aeabi_dcmplt>
 8002244:	4603      	mov	r3, r0
 8002246:	2b00      	cmp	r3, #0
 8002248:	d004      	beq.n	8002254 <main+0x108>
			pitch = -40;
 800224a:	f04f 0200 	mov.w	r2, #0
 800224e:	4b35      	ldr	r3, [pc, #212]	; (8002324 <main+0x1d8>)
 8002250:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
		}
		if (roll > 60) {
 8002254:	f04f 0200 	mov.w	r2, #0
 8002258:	4b33      	ldr	r3, [pc, #204]	; (8002328 <main+0x1dc>)
 800225a:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800225e:	f7fe fc2f 	bl	8000ac0 <__aeabi_dcmpgt>
 8002262:	4603      	mov	r3, r0
 8002264:	2b00      	cmp	r3, #0
 8002266:	d004      	beq.n	8002272 <main+0x126>
			roll = 60;
 8002268:	f04f 0200 	mov.w	r2, #0
 800226c:	4b2e      	ldr	r3, [pc, #184]	; (8002328 <main+0x1dc>)
 800226e:	e9c7 2308 	strd	r2, r3, [r7, #32]
		}
		if (roll < -60) {
 8002272:	f04f 0200 	mov.w	r2, #0
 8002276:	4b2d      	ldr	r3, [pc, #180]	; (800232c <main+0x1e0>)
 8002278:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800227c:	f7fe fc02 	bl	8000a84 <__aeabi_dcmplt>
 8002280:	4603      	mov	r3, r0
 8002282:	2b00      	cmp	r3, #0
 8002284:	d004      	beq.n	8002290 <main+0x144>
			roll = -60;
 8002286:	f04f 0200 	mov.w	r2, #0
 800228a:	4b28      	ldr	r3, [pc, #160]	; (800232c <main+0x1e0>)
 800228c:	e9c7 2308 	strd	r2, r3, [r7, #32]
		}

		//20 & -20 degree max
		pitch += 0x78;
 8002290:	f04f 0200 	mov.w	r2, #0
 8002294:	4b26      	ldr	r3, [pc, #152]	; (8002330 <main+0x1e4>)
 8002296:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800229a:	f7fd ffcb 	bl	8000234 <__adddf3>
 800229e:	4602      	mov	r2, r0
 80022a0:	460b      	mov	r3, r1
 80022a2:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
		//29 & -29 degree max
		roll += 0x78;
 80022a6:	f04f 0200 	mov.w	r2, #0
 80022aa:	4b21      	ldr	r3, [pc, #132]	; (8002330 <main+0x1e4>)
 80022ac:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80022b0:	f7fd ffc0 	bl	8000234 <__adddf3>
 80022b4:	4602      	mov	r2, r0
 80022b6:	460b      	mov	r3, r1
 80022b8:	e9c7 2308 	strd	r2, r3, [r7, #32]

		if (isCorrectionAssign) {
 80022bc:	4b1d      	ldr	r3, [pc, #116]	; (8002334 <main+0x1e8>)
 80022be:	781b      	ldrb	r3, [r3, #0]
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d00d      	beq.n	80022e0 <main+0x194>
			sendGyroData(pitch, roll);
 80022c4:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80022c8:	f7fe fc1a 	bl	8000b00 <__aeabi_d2iz>
 80022cc:	4604      	mov	r4, r0
 80022ce:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80022d2:	f7fe fc15 	bl	8000b00 <__aeabi_d2iz>
 80022d6:	4603      	mov	r3, r0
 80022d8:	4619      	mov	r1, r3
 80022da:	4620      	mov	r0, r4
 80022dc:	f000 f91e 	bl	800251c <sendGyroData>
		}

		if (BUTTON_STATE(CALIBRATE_MPU_BUTTON) == 1 || !isCorrectionAssign) {
 80022e0:	2000      	movs	r0, #0
 80022e2:	f7ff f80f 	bl	8001304 <BUTTON_STATE>
 80022e6:	4603      	mov	r3, r0
 80022e8:	2b01      	cmp	r3, #1
 80022ea:	d006      	beq.n	80022fa <main+0x1ae>
 80022ec:	4b11      	ldr	r3, [pc, #68]	; (8002334 <main+0x1e8>)
 80022ee:	781b      	ldrb	r3, [r3, #0]
 80022f0:	f083 0301 	eor.w	r3, r3, #1
 80022f4:	b2db      	uxtb	r3, r3
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d005      	beq.n	8002306 <main+0x1ba>
			saveGyroData(realX, realY);
 80022fa:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80022fe:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8002302:	f7ff fe9b 	bl	800203c <saveGyroData>
		}

		HAL_Delay(500);
 8002306:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800230a:	f000 fea3 	bl	8003054 <HAL_Delay>
	while (1) {
 800230e:	e759      	b.n	80021c4 <main+0x78>
 8002310:	200001a8 	.word	0x200001a8
 8002314:	20000180 	.word	0x20000180
 8002318:	20000158 	.word	0x20000158
 800231c:	20000200 	.word	0x20000200
 8002320:	40440000 	.word	0x40440000
 8002324:	c0440000 	.word	0xc0440000
 8002328:	404e0000 	.word	0x404e0000
 800232c:	c04e0000 	.word	0xc04e0000
 8002330:	405e0000 	.word	0x405e0000
 8002334:	20000148 	.word	0x20000148

08002338 <SystemClock_Config>:
	}
}

void SystemClock_Config(void) {
 8002338:	b580      	push	{r7, lr}
 800233a:	b094      	sub	sp, #80	; 0x50
 800233c:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 800233e:	f107 0318 	add.w	r3, r7, #24
 8002342:	2238      	movs	r2, #56	; 0x38
 8002344:	2100      	movs	r1, #0
 8002346:	4618      	mov	r0, r3
 8002348:	f005 fd12 	bl	8007d70 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 800234c:	1d3b      	adds	r3, r7, #4
 800234e:	2200      	movs	r2, #0
 8002350:	601a      	str	r2, [r3, #0]
 8002352:	605a      	str	r2, [r3, #4]
 8002354:	609a      	str	r2, [r3, #8]
 8002356:	60da      	str	r2, [r3, #12]
 8002358:	611a      	str	r2, [r3, #16]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800235a:	2301      	movs	r3, #1
 800235c:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800235e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002362:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV5;
 8002364:	2304      	movs	r3, #4
 8002366:	627b      	str	r3, [r7, #36]	; 0x24
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002368:	2301      	movs	r3, #1
 800236a:	62fb      	str	r3, [r7, #44]	; 0x2c
	RCC_OscInitStruct.Prediv1Source = RCC_PREDIV1_SOURCE_PLL2;
 800236c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002370:	61fb      	str	r3, [r7, #28]
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002372:	2302      	movs	r3, #2
 8002374:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002376:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800237a:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL4;
 800237c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8002380:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL2.PLL2State = RCC_PLL2_ON;
 8002382:	2302      	movs	r3, #2
 8002384:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL2.PLL2MUL = RCC_PLL2_MUL8;
 8002386:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800238a:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL2.HSEPrediv2Value = RCC_HSE_PREDIV2_DIV5;
 800238c:	2340      	movs	r3, #64	; 0x40
 800238e:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8002390:	f107 0318 	add.w	r3, r7, #24
 8002394:	4618      	mov	r0, r3
 8002396:	f004 ffc9 	bl	800732c <HAL_RCC_OscConfig>
 800239a:	4603      	mov	r3, r0
 800239c:	2b00      	cmp	r3, #0
 800239e:	d001      	beq.n	80023a4 <SystemClock_Config+0x6c>
		Error_Handler();
 80023a0:	f000 f8fe 	bl	80025a0 <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 80023a4:	230f      	movs	r3, #15
 80023a6:	607b      	str	r3, [r7, #4]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80023a8:	2302      	movs	r3, #2
 80023aa:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 80023ac:	2380      	movs	r3, #128	; 0x80
 80023ae:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80023b0:	2300      	movs	r3, #0
 80023b2:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80023b4:	2300      	movs	r3, #0
 80023b6:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK) {
 80023b8:	1d3b      	adds	r3, r7, #4
 80023ba:	2101      	movs	r1, #1
 80023bc:	4618      	mov	r0, r3
 80023be:	f005 facb 	bl	8007958 <HAL_RCC_ClockConfig>
 80023c2:	4603      	mov	r3, r0
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d001      	beq.n	80023cc <SystemClock_Config+0x94>
		Error_Handler();
 80023c8:	f000 f8ea 	bl	80025a0 <Error_Handler>
	}
	/** Configure the Systick interrupt time
	 */
	__HAL_RCC_PLLI2S_ENABLE();
 80023cc:	4b03      	ldr	r3, [pc, #12]	; (80023dc <SystemClock_Config+0xa4>)
 80023ce:	2201      	movs	r2, #1
 80023d0:	601a      	str	r2, [r3, #0]
}
 80023d2:	bf00      	nop
 80023d4:	3750      	adds	r7, #80	; 0x50
 80023d6:	46bd      	mov	sp, r7
 80023d8:	bd80      	pop	{r7, pc}
 80023da:	bf00      	nop
 80023dc:	42420070 	.word	0x42420070

080023e0 <HAL_CAN_RxFifo0MsgPendingCallback>:

// can fifo0 can1 callback
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan) {
 80023e0:	b580      	push	{r7, lr}
 80023e2:	b082      	sub	sp, #8
 80023e4:	af00      	add	r7, sp, #0
 80023e6:	6078      	str	r0, [r7, #4]
	if (HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &RxHeaderCan1, RxDataCan1)
 80023e8:	4b0c      	ldr	r3, [pc, #48]	; (800241c <HAL_CAN_RxFifo0MsgPendingCallback+0x3c>)
 80023ea:	4a0d      	ldr	r2, [pc, #52]	; (8002420 <HAL_CAN_RxFifo0MsgPendingCallback+0x40>)
 80023ec:	2100      	movs	r1, #0
 80023ee:	6878      	ldr	r0, [r7, #4]
 80023f0:	f001 f9a5 	bl	800373e <HAL_CAN_GetRxMessage>
 80023f4:	4603      	mov	r3, r0
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d10b      	bne.n	8002412 <HAL_CAN_RxFifo0MsgPendingCallback+0x32>
			== HAL_OK) {
		if (RxHeaderCan1.StdId == 0x350 && RxDataCan1[0] == 0xc7) {
 80023fa:	4b09      	ldr	r3, [pc, #36]	; (8002420 <HAL_CAN_RxFifo0MsgPendingCallback+0x40>)
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	f5b3 7f54 	cmp.w	r3, #848	; 0x350
 8002402:	d106      	bne.n	8002412 <HAL_CAN_RxFifo0MsgPendingCallback+0x32>
 8002404:	4b05      	ldr	r3, [pc, #20]	; (800241c <HAL_CAN_RxFifo0MsgPendingCallback+0x3c>)
 8002406:	781b      	ldrb	r3, [r3, #0]
 8002408:	2bc7      	cmp	r3, #199	; 0xc7
 800240a:	d102      	bne.n	8002412 <HAL_CAN_RxFifo0MsgPendingCallback+0x32>
			RxDataCan1[0] = 0xc6;
 800240c:	4b03      	ldr	r3, [pc, #12]	; (800241c <HAL_CAN_RxFifo0MsgPendingCallback+0x3c>)
 800240e:	22c6      	movs	r2, #198	; 0xc6
 8002410:	701a      	strb	r2, [r3, #0]
		}

//		CAN2_Transmit_manual(RxHeaderCan1.StdId, RxHeaderCan1.DLC, RxDataCan1);
	}
}
 8002412:	bf00      	nop
 8002414:	3708      	adds	r7, #8
 8002416:	46bd      	mov	sp, r7
 8002418:	bd80      	pop	{r7, pc}
 800241a:	bf00      	nop
 800241c:	200002e0 	.word	0x200002e0
 8002420:	2000025c 	.word	0x2000025c

08002424 <HAL_CAN_RxFifo1MsgPendingCallback>:

// can fifo1 for can2 callback
void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan) {
 8002424:	b580      	push	{r7, lr}
 8002426:	b082      	sub	sp, #8
 8002428:	af00      	add	r7, sp, #0
 800242a:	6078      	str	r0, [r7, #4]
	if (HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &RxHeaderCan2, RxDataCan2)
 800242c:	4b0b      	ldr	r3, [pc, #44]	; (800245c <HAL_CAN_RxFifo1MsgPendingCallback+0x38>)
 800242e:	4a0c      	ldr	r2, [pc, #48]	; (8002460 <HAL_CAN_RxFifo1MsgPendingCallback+0x3c>)
 8002430:	2100      	movs	r1, #0
 8002432:	6878      	ldr	r0, [r7, #4]
 8002434:	f001 f983 	bl	800373e <HAL_CAN_GetRxMessage>
 8002438:	4603      	mov	r3, r0
 800243a:	2b00      	cmp	r3, #0
 800243c:	d109      	bne.n	8002452 <HAL_CAN_RxFifo1MsgPendingCallback+0x2e>
			== HAL_OK) {
		CAN1_Transmit_manual(RxHeaderCan2.StdId, RxHeaderCan2.DLC, RxDataCan2);
 800243e:	4b08      	ldr	r3, [pc, #32]	; (8002460 <HAL_CAN_RxFifo1MsgPendingCallback+0x3c>)
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	b29b      	uxth	r3, r3
 8002444:	4a06      	ldr	r2, [pc, #24]	; (8002460 <HAL_CAN_RxFifo1MsgPendingCallback+0x3c>)
 8002446:	6912      	ldr	r2, [r2, #16]
 8002448:	b2d1      	uxtb	r1, r2
 800244a:	4a04      	ldr	r2, [pc, #16]	; (800245c <HAL_CAN_RxFifo1MsgPendingCallback+0x38>)
 800244c:	4618      	mov	r0, r3
 800244e:	f000 f809 	bl	8002464 <CAN1_Transmit_manual>
	}
}
 8002452:	bf00      	nop
 8002454:	3708      	adds	r7, #8
 8002456:	46bd      	mov	sp, r7
 8002458:	bd80      	pop	{r7, pc}
 800245a:	bf00      	nop
 800245c:	200002d0 	.word	0x200002d0
 8002460:	2000029c 	.word	0x2000029c

08002464 <CAN1_Transmit_manual>:

void CAN1_Transmit_manual(uint16_t ID_CAN, uint8_t DLC_CAN, uint8_t *DATA_CAN) {
 8002464:	b580      	push	{r7, lr}
 8002466:	b082      	sub	sp, #8
 8002468:	af00      	add	r7, sp, #0
 800246a:	4603      	mov	r3, r0
 800246c:	603a      	str	r2, [r7, #0]
 800246e:	80fb      	strh	r3, [r7, #6]
 8002470:	460b      	mov	r3, r1
 8002472:	717b      	strb	r3, [r7, #5]
	//wait while mailbox will be free
	while (HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) == 0) {
 8002474:	bf00      	nop
 8002476:	4824      	ldr	r0, [pc, #144]	; (8002508 <CAN1_Transmit_manual+0xa4>)
 8002478:	f001 f90a 	bl	8003690 <HAL_CAN_GetTxMailboxesFreeLevel>
 800247c:	4603      	mov	r3, r0
 800247e:	2b00      	cmp	r3, #0
 8002480:	d0f9      	beq.n	8002476 <CAN1_Transmit_manual+0x12>

	}

	TxHeaderCan1.StdId = ID_CAN;
 8002482:	88fb      	ldrh	r3, [r7, #6]
 8002484:	4a21      	ldr	r2, [pc, #132]	; (800250c <CAN1_Transmit_manual+0xa8>)
 8002486:	6013      	str	r3, [r2, #0]
	TxHeaderCan1.DLC = DLC_CAN;
 8002488:	797b      	ldrb	r3, [r7, #5]
 800248a:	4a20      	ldr	r2, [pc, #128]	; (800250c <CAN1_Transmit_manual+0xa8>)
 800248c:	6113      	str	r3, [r2, #16]
	TxDataCan1[0] = DATA_CAN[0];
 800248e:	683b      	ldr	r3, [r7, #0]
 8002490:	781a      	ldrb	r2, [r3, #0]
 8002492:	4b1f      	ldr	r3, [pc, #124]	; (8002510 <CAN1_Transmit_manual+0xac>)
 8002494:	701a      	strb	r2, [r3, #0]
	TxDataCan1[1] = DATA_CAN[1];
 8002496:	683b      	ldr	r3, [r7, #0]
 8002498:	785a      	ldrb	r2, [r3, #1]
 800249a:	4b1d      	ldr	r3, [pc, #116]	; (8002510 <CAN1_Transmit_manual+0xac>)
 800249c:	705a      	strb	r2, [r3, #1]
	TxDataCan1[2] = DATA_CAN[2];
 800249e:	683b      	ldr	r3, [r7, #0]
 80024a0:	789a      	ldrb	r2, [r3, #2]
 80024a2:	4b1b      	ldr	r3, [pc, #108]	; (8002510 <CAN1_Transmit_manual+0xac>)
 80024a4:	709a      	strb	r2, [r3, #2]
	TxDataCan1[3] = DATA_CAN[3];
 80024a6:	683b      	ldr	r3, [r7, #0]
 80024a8:	78da      	ldrb	r2, [r3, #3]
 80024aa:	4b19      	ldr	r3, [pc, #100]	; (8002510 <CAN1_Transmit_manual+0xac>)
 80024ac:	70da      	strb	r2, [r3, #3]
	TxDataCan1[4] = DATA_CAN[4];
 80024ae:	683b      	ldr	r3, [r7, #0]
 80024b0:	791a      	ldrb	r2, [r3, #4]
 80024b2:	4b17      	ldr	r3, [pc, #92]	; (8002510 <CAN1_Transmit_manual+0xac>)
 80024b4:	711a      	strb	r2, [r3, #4]
	TxDataCan1[5] = DATA_CAN[5];
 80024b6:	683b      	ldr	r3, [r7, #0]
 80024b8:	795a      	ldrb	r2, [r3, #5]
 80024ba:	4b15      	ldr	r3, [pc, #84]	; (8002510 <CAN1_Transmit_manual+0xac>)
 80024bc:	715a      	strb	r2, [r3, #5]
	TxDataCan1[6] = DATA_CAN[6];
 80024be:	683b      	ldr	r3, [r7, #0]
 80024c0:	799a      	ldrb	r2, [r3, #6]
 80024c2:	4b13      	ldr	r3, [pc, #76]	; (8002510 <CAN1_Transmit_manual+0xac>)
 80024c4:	719a      	strb	r2, [r3, #6]
	TxDataCan1[7] = DATA_CAN[7];
 80024c6:	683b      	ldr	r3, [r7, #0]
 80024c8:	79da      	ldrb	r2, [r3, #7]
 80024ca:	4b11      	ldr	r3, [pc, #68]	; (8002510 <CAN1_Transmit_manual+0xac>)
 80024cc:	71da      	strb	r2, [r3, #7]
	if (HAL_CAN_AddTxMessage(&hcan1, &TxHeaderCan1, TxDataCan1, &TxMailboxCan1)
 80024ce:	4b11      	ldr	r3, [pc, #68]	; (8002514 <CAN1_Transmit_manual+0xb0>)
 80024d0:	4a0f      	ldr	r2, [pc, #60]	; (8002510 <CAN1_Transmit_manual+0xac>)
 80024d2:	490e      	ldr	r1, [pc, #56]	; (800250c <CAN1_Transmit_manual+0xa8>)
 80024d4:	480c      	ldr	r0, [pc, #48]	; (8002508 <CAN1_Transmit_manual+0xa4>)
 80024d6:	f001 f801 	bl	80034dc <HAL_CAN_AddTxMessage>
 80024da:	4603      	mov	r3, r0
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d005      	beq.n	80024ec <CAN1_Transmit_manual+0x88>
			!= HAL_OK) {
		Error_Handler();
 80024e0:	f000 f85e 	bl	80025a0 <Error_Handler>
	}

	//wait while message will sent
	while (HAL_CAN_IsTxMessagePending(&hcan1, TxMailboxCan1)) {
 80024e4:	e002      	b.n	80024ec <CAN1_Transmit_manual+0x88>
		printf("pending can1");
 80024e6:	480c      	ldr	r0, [pc, #48]	; (8002518 <CAN1_Transmit_manual+0xb4>)
 80024e8:	f005 fc4a 	bl	8007d80 <iprintf>
	while (HAL_CAN_IsTxMessagePending(&hcan1, TxMailboxCan1)) {
 80024ec:	4b09      	ldr	r3, [pc, #36]	; (8002514 <CAN1_Transmit_manual+0xb0>)
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	4619      	mov	r1, r3
 80024f2:	4805      	ldr	r0, [pc, #20]	; (8002508 <CAN1_Transmit_manual+0xa4>)
 80024f4:	f001 f900 	bl	80036f8 <HAL_CAN_IsTxMessagePending>
 80024f8:	4603      	mov	r3, r0
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d1f3      	bne.n	80024e6 <CAN1_Transmit_manual+0x82>
	}
}
 80024fe:	bf00      	nop
 8002500:	bf00      	nop
 8002502:	3708      	adds	r7, #8
 8002504:	46bd      	mov	sp, r7
 8002506:	bd80      	pop	{r7, pc}
 8002508:	20000180 	.word	0x20000180
 800250c:	2000027c 	.word	0x2000027c
 8002510:	200002d8 	.word	0x200002d8
 8002514:	20000258 	.word	0x20000258
 8002518:	080092d0 	.word	0x080092d0

0800251c <sendGyroData>:

	//wait while message will sent
	while (HAL_CAN_IsTxMessagePending(&hcan2, TxMailboxCan2)) {
	}
}
void sendGyroData(int x, int y) {
 800251c:	b580      	push	{r7, lr}
 800251e:	b082      	sub	sp, #8
 8002520:	af00      	add	r7, sp, #0
 8002522:	6078      	str	r0, [r7, #4]
 8002524:	6039      	str	r1, [r7, #0]
	TxDataCan1[0] = y;
 8002526:	683b      	ldr	r3, [r7, #0]
 8002528:	b2da      	uxtb	r2, r3
 800252a:	4b11      	ldr	r3, [pc, #68]	; (8002570 <sendGyroData+0x54>)
 800252c:	701a      	strb	r2, [r3, #0]
	TxDataCan1[1] = x;
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	b2da      	uxtb	r2, r3
 8002532:	4b0f      	ldr	r3, [pc, #60]	; (8002570 <sendGyroData+0x54>)
 8002534:	705a      	strb	r2, [r3, #1]
	TxDataCan1[2] = 0x00;
 8002536:	4b0e      	ldr	r3, [pc, #56]	; (8002570 <sendGyroData+0x54>)
 8002538:	2200      	movs	r2, #0
 800253a:	709a      	strb	r2, [r3, #2]
	TxDataCan1[3] = 0x00;
 800253c:	4b0c      	ldr	r3, [pc, #48]	; (8002570 <sendGyroData+0x54>)
 800253e:	2200      	movs	r2, #0
 8002540:	70da      	strb	r2, [r3, #3]
	TxDataCan1[4] = 0x00;
 8002542:	4b0b      	ldr	r3, [pc, #44]	; (8002570 <sendGyroData+0x54>)
 8002544:	2200      	movs	r2, #0
 8002546:	711a      	strb	r2, [r3, #4]
	TxDataCan1[5] = 0x00;
 8002548:	4b09      	ldr	r3, [pc, #36]	; (8002570 <sendGyroData+0x54>)
 800254a:	2200      	movs	r2, #0
 800254c:	715a      	strb	r2, [r3, #5]
	TxDataCan1[6] = 0x00;
 800254e:	4b08      	ldr	r3, [pc, #32]	; (8002570 <sendGyroData+0x54>)
 8002550:	2200      	movs	r2, #0
 8002552:	719a      	strb	r2, [r3, #6]
	TxDataCan1[7] = 0x00;
 8002554:	4b06      	ldr	r3, [pc, #24]	; (8002570 <sendGyroData+0x54>)
 8002556:	2200      	movs	r2, #0
 8002558:	71da      	strb	r2, [r3, #7]

	CAN1_Transmit_manual(0x685, 8, TxDataCan1);
 800255a:	4a05      	ldr	r2, [pc, #20]	; (8002570 <sendGyroData+0x54>)
 800255c:	2108      	movs	r1, #8
 800255e:	f240 6085 	movw	r0, #1669	; 0x685
 8002562:	f7ff ff7f 	bl	8002464 <CAN1_Transmit_manual>
}
 8002566:	bf00      	nop
 8002568:	3708      	adds	r7, #8
 800256a:	46bd      	mov	sp, r7
 800256c:	bd80      	pop	{r7, pc}
 800256e:	bf00      	nop
 8002570:	200002d8 	.word	0x200002d8

08002574 <HAL_CAN_ErrorCallback>:

void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan) {
 8002574:	b580      	push	{r7, lr}
 8002576:	b084      	sub	sp, #16
 8002578:	af00      	add	r7, sp, #0
 800257a:	6078      	str	r0, [r7, #4]
	uint32_t er = HAL_CAN_GetError(hcan);
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	4618      	mov	r0, r3
 8002580:	f001 fc24 	bl	8003dcc <HAL_CAN_GetError>
 8002584:	60f8      	str	r0, [r7, #12]
	printf("error");
 8002586:	4805      	ldr	r0, [pc, #20]	; (800259c <HAL_CAN_ErrorCallback+0x28>)
 8002588:	f005 fbfa 	bl	8007d80 <iprintf>

	HAL_CAN_ResetError(&hcan);
 800258c:	1d3b      	adds	r3, r7, #4
 800258e:	4618      	mov	r0, r3
 8002590:	f001 fc27 	bl	8003de2 <HAL_CAN_ResetError>
}
 8002594:	bf00      	nop
 8002596:	3710      	adds	r7, #16
 8002598:	46bd      	mov	sp, r7
 800259a:	bd80      	pop	{r7, pc}
 800259c:	080092e0 	.word	0x080092e0

080025a0 <Error_Handler>:

void Error_Handler(void) {
 80025a0:	b480      	push	{r7}
 80025a2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80025a4:	b672      	cpsid	i
}
 80025a6:	bf00      	nop
	__disable_irq();

	while (1) {
 80025a8:	e7fe      	b.n	80025a8 <Error_Handler+0x8>

080025aa <MPU6050_Init>:

Kalman_t KalmanX = { .Q_angle = 0.001f, .Q_bias = 0.003f, .R_measure = 0.03f };

Kalman_t KalmanY = { .Q_angle = 0.001f, .Q_bias = 0.003f, .R_measure = 0.03f, };

uint8_t MPU6050_Init(I2C_HandleTypeDef *I2Cx) {
 80025aa:	b580      	push	{r7, lr}
 80025ac:	b088      	sub	sp, #32
 80025ae:	af04      	add	r7, sp, #16
 80025b0:	6078      	str	r0, [r7, #4]
	uint8_t check;
	uint8_t Data;

	// check device ID WHO_AM_I

	HAL_I2C_Mem_Read(I2Cx, MPU6050_ADDR, WHO_AM_I_REG, 1, &check, 1,
 80025b2:	2364      	movs	r3, #100	; 0x64
 80025b4:	9302      	str	r3, [sp, #8]
 80025b6:	2301      	movs	r3, #1
 80025b8:	9301      	str	r3, [sp, #4]
 80025ba:	f107 030f 	add.w	r3, r7, #15
 80025be:	9300      	str	r3, [sp, #0]
 80025c0:	2301      	movs	r3, #1
 80025c2:	2275      	movs	r2, #117	; 0x75
 80025c4:	21d0      	movs	r1, #208	; 0xd0
 80025c6:	6878      	ldr	r0, [r7, #4]
 80025c8:	f002 fc1a 	bl	8004e00 <HAL_I2C_Mem_Read>
			i2c_timeout);

	if (check == 104) // 0x68 will be returned by the sensor if everything goes well
 80025cc:	7bfb      	ldrb	r3, [r7, #15]
 80025ce:	2b68      	cmp	r3, #104	; 0x68
 80025d0:	d13d      	bne.n	800264e <MPU6050_Init+0xa4>
			{
		// power management register 0X6B we should write all 0's to wake the sensor up
		Data = 0;
 80025d2:	2300      	movs	r3, #0
 80025d4:	73bb      	strb	r3, [r7, #14]
		HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, PWR_MGMT_1_REG, 1, &Data, 1,
 80025d6:	2364      	movs	r3, #100	; 0x64
 80025d8:	9302      	str	r3, [sp, #8]
 80025da:	2301      	movs	r3, #1
 80025dc:	9301      	str	r3, [sp, #4]
 80025de:	f107 030e 	add.w	r3, r7, #14
 80025e2:	9300      	str	r3, [sp, #0]
 80025e4:	2301      	movs	r3, #1
 80025e6:	226b      	movs	r2, #107	; 0x6b
 80025e8:	21d0      	movs	r1, #208	; 0xd0
 80025ea:	6878      	ldr	r0, [r7, #4]
 80025ec:	f002 fb0e 	bl	8004c0c <HAL_I2C_Mem_Write>
				i2c_timeout);

		// Set DATA RATE of 1KHz by writing SMPLRT_DIV register
		Data = 0x07;
 80025f0:	2307      	movs	r3, #7
 80025f2:	73bb      	strb	r3, [r7, #14]
		HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, SMPLRT_DIV_REG, 1, &Data, 1,
 80025f4:	2364      	movs	r3, #100	; 0x64
 80025f6:	9302      	str	r3, [sp, #8]
 80025f8:	2301      	movs	r3, #1
 80025fa:	9301      	str	r3, [sp, #4]
 80025fc:	f107 030e 	add.w	r3, r7, #14
 8002600:	9300      	str	r3, [sp, #0]
 8002602:	2301      	movs	r3, #1
 8002604:	2219      	movs	r2, #25
 8002606:	21d0      	movs	r1, #208	; 0xd0
 8002608:	6878      	ldr	r0, [r7, #4]
 800260a:	f002 faff 	bl	8004c0c <HAL_I2C_Mem_Write>
				i2c_timeout);

		// Set accelerometer configuration in ACCEL_CONFIG Register
		// XA_ST=0,YA_ST=0,ZA_ST=0, FS_SEL=0 -> � 2g
		Data = 0x00;
 800260e:	2300      	movs	r3, #0
 8002610:	73bb      	strb	r3, [r7, #14]
		HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, ACCEL_CONFIG_REG, 1, &Data, 1,
 8002612:	2364      	movs	r3, #100	; 0x64
 8002614:	9302      	str	r3, [sp, #8]
 8002616:	2301      	movs	r3, #1
 8002618:	9301      	str	r3, [sp, #4]
 800261a:	f107 030e 	add.w	r3, r7, #14
 800261e:	9300      	str	r3, [sp, #0]
 8002620:	2301      	movs	r3, #1
 8002622:	221c      	movs	r2, #28
 8002624:	21d0      	movs	r1, #208	; 0xd0
 8002626:	6878      	ldr	r0, [r7, #4]
 8002628:	f002 faf0 	bl	8004c0c <HAL_I2C_Mem_Write>
				i2c_timeout);

		// Set Gyroscopic configuration in GYRO_CONFIG Register
		// XG_ST=0,YG_ST=0,ZG_ST=0, FS_SEL=0 -> � 250 �/s
		Data = 0x00;
 800262c:	2300      	movs	r3, #0
 800262e:	73bb      	strb	r3, [r7, #14]
		HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, GYRO_CONFIG_REG, 1, &Data, 1,
 8002630:	2364      	movs	r3, #100	; 0x64
 8002632:	9302      	str	r3, [sp, #8]
 8002634:	2301      	movs	r3, #1
 8002636:	9301      	str	r3, [sp, #4]
 8002638:	f107 030e 	add.w	r3, r7, #14
 800263c:	9300      	str	r3, [sp, #0]
 800263e:	2301      	movs	r3, #1
 8002640:	221b      	movs	r2, #27
 8002642:	21d0      	movs	r1, #208	; 0xd0
 8002644:	6878      	ldr	r0, [r7, #4]
 8002646:	f002 fae1 	bl	8004c0c <HAL_I2C_Mem_Write>
				i2c_timeout);
		return 0;
 800264a:	2300      	movs	r3, #0
 800264c:	e000      	b.n	8002650 <MPU6050_Init+0xa6>
	}
	return 1;
 800264e:	2301      	movs	r3, #1
}
 8002650:	4618      	mov	r0, r3
 8002652:	3710      	adds	r7, #16
 8002654:	46bd      	mov	sp, r7
 8002656:	bd80      	pop	{r7, pc}

08002658 <MPU6050_Read_All>:
	temp = (int16_t) (Rec_Data[0] << 8 | Rec_Data[1]);
	DataStruct->Temperature = (float) ((int16_t) temp / (float) 340.0
			+ (float) 36.53);
}

void MPU6050_Read_All(I2C_HandleTypeDef *I2Cx, MPU6050_t *DataStruct) {
 8002658:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800265c:	b094      	sub	sp, #80	; 0x50
 800265e:	af04      	add	r7, sp, #16
 8002660:	6078      	str	r0, [r7, #4]
 8002662:	6039      	str	r1, [r7, #0]
	uint8_t Rec_Data[14];
	int16_t temp;

	// Read 14 BYTES of data starting from ACCEL_XOUT_H register

	HAL_I2C_Mem_Read(I2Cx, MPU6050_ADDR, ACCEL_XOUT_H_REG, 1, Rec_Data, 14,
 8002664:	2364      	movs	r3, #100	; 0x64
 8002666:	9302      	str	r3, [sp, #8]
 8002668:	230e      	movs	r3, #14
 800266a:	9301      	str	r3, [sp, #4]
 800266c:	f107 0308 	add.w	r3, r7, #8
 8002670:	9300      	str	r3, [sp, #0]
 8002672:	2301      	movs	r3, #1
 8002674:	223b      	movs	r2, #59	; 0x3b
 8002676:	21d0      	movs	r1, #208	; 0xd0
 8002678:	6878      	ldr	r0, [r7, #4]
 800267a:	f002 fbc1 	bl	8004e00 <HAL_I2C_Mem_Read>
			i2c_timeout);

	DataStruct->Accel_X_RAW = (int16_t) (Rec_Data[0] << 8 | Rec_Data[1]);
 800267e:	7a3b      	ldrb	r3, [r7, #8]
 8002680:	021b      	lsls	r3, r3, #8
 8002682:	b21a      	sxth	r2, r3
 8002684:	7a7b      	ldrb	r3, [r7, #9]
 8002686:	b21b      	sxth	r3, r3
 8002688:	4313      	orrs	r3, r2
 800268a:	b21a      	sxth	r2, r3
 800268c:	683b      	ldr	r3, [r7, #0]
 800268e:	801a      	strh	r2, [r3, #0]
	DataStruct->Accel_Y_RAW = (int16_t) (Rec_Data[2] << 8 | Rec_Data[3]);
 8002690:	7abb      	ldrb	r3, [r7, #10]
 8002692:	021b      	lsls	r3, r3, #8
 8002694:	b21a      	sxth	r2, r3
 8002696:	7afb      	ldrb	r3, [r7, #11]
 8002698:	b21b      	sxth	r3, r3
 800269a:	4313      	orrs	r3, r2
 800269c:	b21a      	sxth	r2, r3
 800269e:	683b      	ldr	r3, [r7, #0]
 80026a0:	805a      	strh	r2, [r3, #2]
	DataStruct->Accel_Z_RAW = (int16_t) (Rec_Data[4] << 8 | Rec_Data[5]);
 80026a2:	7b3b      	ldrb	r3, [r7, #12]
 80026a4:	021b      	lsls	r3, r3, #8
 80026a6:	b21a      	sxth	r2, r3
 80026a8:	7b7b      	ldrb	r3, [r7, #13]
 80026aa:	b21b      	sxth	r3, r3
 80026ac:	4313      	orrs	r3, r2
 80026ae:	b21a      	sxth	r2, r3
 80026b0:	683b      	ldr	r3, [r7, #0]
 80026b2:	809a      	strh	r2, [r3, #4]
	temp = (int16_t) (Rec_Data[6] << 8 | Rec_Data[7]);
 80026b4:	7bbb      	ldrb	r3, [r7, #14]
 80026b6:	021b      	lsls	r3, r3, #8
 80026b8:	b21a      	sxth	r2, r3
 80026ba:	7bfb      	ldrb	r3, [r7, #15]
 80026bc:	b21b      	sxth	r3, r3
 80026be:	4313      	orrs	r3, r2
 80026c0:	86fb      	strh	r3, [r7, #54]	; 0x36
	DataStruct->Gyro_X_RAW = (int16_t) (Rec_Data[8] << 8 | Rec_Data[9]);
 80026c2:	7c3b      	ldrb	r3, [r7, #16]
 80026c4:	021b      	lsls	r3, r3, #8
 80026c6:	b21a      	sxth	r2, r3
 80026c8:	7c7b      	ldrb	r3, [r7, #17]
 80026ca:	b21b      	sxth	r3, r3
 80026cc:	4313      	orrs	r3, r2
 80026ce:	b21a      	sxth	r2, r3
 80026d0:	683b      	ldr	r3, [r7, #0]
 80026d2:	841a      	strh	r2, [r3, #32]
	DataStruct->Gyro_Y_RAW = (int16_t) (Rec_Data[10] << 8 | Rec_Data[11]);
 80026d4:	7cbb      	ldrb	r3, [r7, #18]
 80026d6:	021b      	lsls	r3, r3, #8
 80026d8:	b21a      	sxth	r2, r3
 80026da:	7cfb      	ldrb	r3, [r7, #19]
 80026dc:	b21b      	sxth	r3, r3
 80026de:	4313      	orrs	r3, r2
 80026e0:	b21a      	sxth	r2, r3
 80026e2:	683b      	ldr	r3, [r7, #0]
 80026e4:	845a      	strh	r2, [r3, #34]	; 0x22
	DataStruct->Gyro_Z_RAW = (int16_t) (Rec_Data[12] << 8 | Rec_Data[13]);
 80026e6:	7d3b      	ldrb	r3, [r7, #20]
 80026e8:	021b      	lsls	r3, r3, #8
 80026ea:	b21a      	sxth	r2, r3
 80026ec:	7d7b      	ldrb	r3, [r7, #21]
 80026ee:	b21b      	sxth	r3, r3
 80026f0:	4313      	orrs	r3, r2
 80026f2:	b21a      	sxth	r2, r3
 80026f4:	683b      	ldr	r3, [r7, #0]
 80026f6:	849a      	strh	r2, [r3, #36]	; 0x24

	DataStruct->Ax = DataStruct->Accel_X_RAW / 16384.0;
 80026f8:	683b      	ldr	r3, [r7, #0]
 80026fa:	f9b3 3000 	ldrsh.w	r3, [r3]
 80026fe:	4618      	mov	r0, r3
 8002700:	f7fd fee4 	bl	80004cc <__aeabi_i2d>
 8002704:	f04f 0200 	mov.w	r2, #0
 8002708:	4bb7      	ldr	r3, [pc, #732]	; (80029e8 <MPU6050_Read_All+0x390>)
 800270a:	f7fe f873 	bl	80007f4 <__aeabi_ddiv>
 800270e:	4602      	mov	r2, r0
 8002710:	460b      	mov	r3, r1
 8002712:	6839      	ldr	r1, [r7, #0]
 8002714:	e9c1 2302 	strd	r2, r3, [r1, #8]
	DataStruct->Ay = DataStruct->Accel_Y_RAW / 16384.0;
 8002718:	683b      	ldr	r3, [r7, #0]
 800271a:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800271e:	4618      	mov	r0, r3
 8002720:	f7fd fed4 	bl	80004cc <__aeabi_i2d>
 8002724:	f04f 0200 	mov.w	r2, #0
 8002728:	4baf      	ldr	r3, [pc, #700]	; (80029e8 <MPU6050_Read_All+0x390>)
 800272a:	f7fe f863 	bl	80007f4 <__aeabi_ddiv>
 800272e:	4602      	mov	r2, r0
 8002730:	460b      	mov	r3, r1
 8002732:	6839      	ldr	r1, [r7, #0]
 8002734:	e9c1 2304 	strd	r2, r3, [r1, #16]
	DataStruct->Az = DataStruct->Accel_Z_RAW / Accel_Z_corrector;
 8002738:	683b      	ldr	r3, [r7, #0]
 800273a:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800273e:	4618      	mov	r0, r3
 8002740:	f7fd fec4 	bl	80004cc <__aeabi_i2d>
 8002744:	a3a2      	add	r3, pc, #648	; (adr r3, 80029d0 <MPU6050_Read_All+0x378>)
 8002746:	e9d3 2300 	ldrd	r2, r3, [r3]
 800274a:	f7fe f853 	bl	80007f4 <__aeabi_ddiv>
 800274e:	4602      	mov	r2, r0
 8002750:	460b      	mov	r3, r1
 8002752:	6839      	ldr	r1, [r7, #0]
 8002754:	e9c1 2306 	strd	r2, r3, [r1, #24]
	DataStruct->Temperature = (float) ((int16_t) temp / (float) 340.0
 8002758:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	; 0x36
 800275c:	4618      	mov	r0, r3
 800275e:	f7fe fab1 	bl	8000cc4 <__aeabi_i2f>
 8002762:	4603      	mov	r3, r0
 8002764:	49a1      	ldr	r1, [pc, #644]	; (80029ec <MPU6050_Read_All+0x394>)
 8002766:	4618      	mov	r0, r3
 8002768:	f7fe fbb4 	bl	8000ed4 <__aeabi_fdiv>
 800276c:	4603      	mov	r3, r0
 800276e:	49a0      	ldr	r1, [pc, #640]	; (80029f0 <MPU6050_Read_All+0x398>)
 8002770:	4618      	mov	r0, r3
 8002772:	f7fe f9f3 	bl	8000b5c <__addsf3>
 8002776:	4603      	mov	r3, r0
 8002778:	461a      	mov	r2, r3
 800277a:	683b      	ldr	r3, [r7, #0]
 800277c:	641a      	str	r2, [r3, #64]	; 0x40
			+ (float) 36.53);
	DataStruct->Gx = DataStruct->Gyro_X_RAW / 131.0;
 800277e:	683b      	ldr	r3, [r7, #0]
 8002780:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 8002784:	4618      	mov	r0, r3
 8002786:	f7fd fea1 	bl	80004cc <__aeabi_i2d>
 800278a:	a393      	add	r3, pc, #588	; (adr r3, 80029d8 <MPU6050_Read_All+0x380>)
 800278c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002790:	f7fe f830 	bl	80007f4 <__aeabi_ddiv>
 8002794:	4602      	mov	r2, r0
 8002796:	460b      	mov	r3, r1
 8002798:	6839      	ldr	r1, [r7, #0]
 800279a:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
	DataStruct->Gy = DataStruct->Gyro_Y_RAW / 131.0;
 800279e:	683b      	ldr	r3, [r7, #0]
 80027a0:	f9b3 3022 	ldrsh.w	r3, [r3, #34]	; 0x22
 80027a4:	4618      	mov	r0, r3
 80027a6:	f7fd fe91 	bl	80004cc <__aeabi_i2d>
 80027aa:	a38b      	add	r3, pc, #556	; (adr r3, 80029d8 <MPU6050_Read_All+0x380>)
 80027ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027b0:	f7fe f820 	bl	80007f4 <__aeabi_ddiv>
 80027b4:	4602      	mov	r2, r0
 80027b6:	460b      	mov	r3, r1
 80027b8:	6839      	ldr	r1, [r7, #0]
 80027ba:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
	DataStruct->Gz = DataStruct->Gyro_Z_RAW / 131.0;
 80027be:	683b      	ldr	r3, [r7, #0]
 80027c0:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	; 0x24
 80027c4:	4618      	mov	r0, r3
 80027c6:	f7fd fe81 	bl	80004cc <__aeabi_i2d>
 80027ca:	a383      	add	r3, pc, #524	; (adr r3, 80029d8 <MPU6050_Read_All+0x380>)
 80027cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027d0:	f7fe f810 	bl	80007f4 <__aeabi_ddiv>
 80027d4:	4602      	mov	r2, r0
 80027d6:	460b      	mov	r3, r1
 80027d8:	6839      	ldr	r1, [r7, #0]
 80027da:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38

	// Kalman angle solve
	double dt = (double) (HAL_GetTick() - timer) / 1000;
 80027de:	f000 fc2f 	bl	8003040 <HAL_GetTick>
 80027e2:	4602      	mov	r2, r0
 80027e4:	4b83      	ldr	r3, [pc, #524]	; (80029f4 <MPU6050_Read_All+0x39c>)
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	1ad3      	subs	r3, r2, r3
 80027ea:	4618      	mov	r0, r3
 80027ec:	f7fd fe5e 	bl	80004ac <__aeabi_ui2d>
 80027f0:	f04f 0200 	mov.w	r2, #0
 80027f4:	4b80      	ldr	r3, [pc, #512]	; (80029f8 <MPU6050_Read_All+0x3a0>)
 80027f6:	f7fd fffd 	bl	80007f4 <__aeabi_ddiv>
 80027fa:	4602      	mov	r2, r0
 80027fc:	460b      	mov	r3, r1
 80027fe:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
	timer = HAL_GetTick();
 8002802:	f000 fc1d 	bl	8003040 <HAL_GetTick>
 8002806:	4603      	mov	r3, r0
 8002808:	4a7a      	ldr	r2, [pc, #488]	; (80029f4 <MPU6050_Read_All+0x39c>)
 800280a:	6013      	str	r3, [r2, #0]
	double roll;
	double roll_sqrt = sqrt(
			DataStruct->Accel_X_RAW * DataStruct->Accel_X_RAW
 800280c:	683b      	ldr	r3, [r7, #0]
 800280e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002812:	461a      	mov	r2, r3
 8002814:	683b      	ldr	r3, [r7, #0]
 8002816:	f9b3 3000 	ldrsh.w	r3, [r3]
 800281a:	fb03 f202 	mul.w	r2, r3, r2
					+ DataStruct->Accel_Z_RAW * DataStruct->Accel_Z_RAW);
 800281e:	683b      	ldr	r3, [r7, #0]
 8002820:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8002824:	4619      	mov	r1, r3
 8002826:	683b      	ldr	r3, [r7, #0]
 8002828:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800282c:	fb03 f301 	mul.w	r3, r3, r1
 8002830:	4413      	add	r3, r2
	double roll_sqrt = sqrt(
 8002832:	4618      	mov	r0, r3
 8002834:	f7fd fe4a 	bl	80004cc <__aeabi_i2d>
 8002838:	4602      	mov	r2, r0
 800283a:	460b      	mov	r3, r1
 800283c:	4610      	mov	r0, r2
 800283e:	4619      	mov	r1, r3
 8002840:	f006 fb8e 	bl	8008f60 <sqrt>
 8002844:	e9c7 0108 	strd	r0, r1, [r7, #32]
	if (roll_sqrt != 0.0) {
 8002848:	f04f 0200 	mov.w	r2, #0
 800284c:	f04f 0300 	mov.w	r3, #0
 8002850:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8002854:	f7fe f90c 	bl	8000a70 <__aeabi_dcmpeq>
 8002858:	4603      	mov	r3, r0
 800285a:	2b00      	cmp	r3, #0
 800285c:	d119      	bne.n	8002892 <MPU6050_Read_All+0x23a>
		roll = atan(DataStruct->Accel_Y_RAW / roll_sqrt) * RAD_TO_DEG;
 800285e:	683b      	ldr	r3, [r7, #0]
 8002860:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8002864:	4618      	mov	r0, r3
 8002866:	f7fd fe31 	bl	80004cc <__aeabi_i2d>
 800286a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800286e:	f7fd ffc1 	bl	80007f4 <__aeabi_ddiv>
 8002872:	4602      	mov	r2, r0
 8002874:	460b      	mov	r3, r1
 8002876:	4610      	mov	r0, r2
 8002878:	4619      	mov	r1, r3
 800287a:	f006 f9e1 	bl	8008c40 <atan>
 800287e:	a358      	add	r3, pc, #352	; (adr r3, 80029e0 <MPU6050_Read_All+0x388>)
 8002880:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002884:	f7fd fe8c 	bl	80005a0 <__aeabi_dmul>
 8002888:	4602      	mov	r2, r0
 800288a:	460b      	mov	r3, r1
 800288c:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
 8002890:	e005      	b.n	800289e <MPU6050_Read_All+0x246>
	} else {
		roll = 0.0;
 8002892:	f04f 0200 	mov.w	r2, #0
 8002896:	f04f 0300 	mov.w	r3, #0
 800289a:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
	}
	double pitch = atan2(-DataStruct->Accel_X_RAW,
 800289e:	683b      	ldr	r3, [r7, #0]
 80028a0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80028a4:	425b      	negs	r3, r3
 80028a6:	4618      	mov	r0, r3
 80028a8:	f7fd fe10 	bl	80004cc <__aeabi_i2d>
 80028ac:	4682      	mov	sl, r0
 80028ae:	468b      	mov	fp, r1
			DataStruct->Accel_Z_RAW) * RAD_TO_DEG;
 80028b0:	683b      	ldr	r3, [r7, #0]
 80028b2:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
	double pitch = atan2(-DataStruct->Accel_X_RAW,
 80028b6:	4618      	mov	r0, r3
 80028b8:	f7fd fe08 	bl	80004cc <__aeabi_i2d>
 80028bc:	4602      	mov	r2, r0
 80028be:	460b      	mov	r3, r1
 80028c0:	4650      	mov	r0, sl
 80028c2:	4659      	mov	r1, fp
 80028c4:	f006 fb49 	bl	8008f5a <atan2>
 80028c8:	a345      	add	r3, pc, #276	; (adr r3, 80029e0 <MPU6050_Read_All+0x388>)
 80028ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028ce:	f7fd fe67 	bl	80005a0 <__aeabi_dmul>
 80028d2:	4602      	mov	r2, r0
 80028d4:	460b      	mov	r3, r1
 80028d6:	e9c7 2306 	strd	r2, r3, [r7, #24]
	if ((pitch < -90 && DataStruct->KalmanAngleY > 90)
 80028da:	f04f 0200 	mov.w	r2, #0
 80028de:	4b47      	ldr	r3, [pc, #284]	; (80029fc <MPU6050_Read_All+0x3a4>)
 80028e0:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80028e4:	f7fe f8ce 	bl	8000a84 <__aeabi_dcmplt>
 80028e8:	4603      	mov	r3, r0
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d00a      	beq.n	8002904 <MPU6050_Read_All+0x2ac>
 80028ee:	683b      	ldr	r3, [r7, #0]
 80028f0:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	; 0x50
 80028f4:	f04f 0200 	mov.w	r2, #0
 80028f8:	4b41      	ldr	r3, [pc, #260]	; (8002a00 <MPU6050_Read_All+0x3a8>)
 80028fa:	f7fe f8e1 	bl	8000ac0 <__aeabi_dcmpgt>
 80028fe:	4603      	mov	r3, r0
 8002900:	2b00      	cmp	r3, #0
 8002902:	d114      	bne.n	800292e <MPU6050_Read_All+0x2d6>
			|| (pitch > 90 && DataStruct->KalmanAngleY < -90)) {
 8002904:	f04f 0200 	mov.w	r2, #0
 8002908:	4b3d      	ldr	r3, [pc, #244]	; (8002a00 <MPU6050_Read_All+0x3a8>)
 800290a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800290e:	f7fe f8d7 	bl	8000ac0 <__aeabi_dcmpgt>
 8002912:	4603      	mov	r3, r0
 8002914:	2b00      	cmp	r3, #0
 8002916:	d015      	beq.n	8002944 <MPU6050_Read_All+0x2ec>
 8002918:	683b      	ldr	r3, [r7, #0]
 800291a:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	; 0x50
 800291e:	f04f 0200 	mov.w	r2, #0
 8002922:	4b36      	ldr	r3, [pc, #216]	; (80029fc <MPU6050_Read_All+0x3a4>)
 8002924:	f7fe f8ae 	bl	8000a84 <__aeabi_dcmplt>
 8002928:	4603      	mov	r3, r0
 800292a:	2b00      	cmp	r3, #0
 800292c:	d00a      	beq.n	8002944 <MPU6050_Read_All+0x2ec>
		KalmanY.angle = pitch;
 800292e:	4935      	ldr	r1, [pc, #212]	; (8002a04 <MPU6050_Read_All+0x3ac>)
 8002930:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002934:	e9c1 2306 	strd	r2, r3, [r1, #24]
		DataStruct->KalmanAngleY = pitch;
 8002938:	6839      	ldr	r1, [r7, #0]
 800293a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800293e:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
 8002942:	e012      	b.n	800296a <MPU6050_Read_All+0x312>
	} else {
		DataStruct->KalmanAngleY = Kalman_getAngle(&KalmanY, pitch,
 8002944:	683b      	ldr	r3, [r7, #0]
 8002946:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 800294a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800294e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8002952:	e9cd 2300 	strd	r2, r3, [sp]
 8002956:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800295a:	482a      	ldr	r0, [pc, #168]	; (8002a04 <MPU6050_Read_All+0x3ac>)
 800295c:	f000 f856 	bl	8002a0c <Kalman_getAngle>
 8002960:	4602      	mov	r2, r0
 8002962:	460b      	mov	r3, r1
 8002964:	6839      	ldr	r1, [r7, #0]
 8002966:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
				DataStruct->Gy, dt);
	}
	if (fabs(DataStruct->KalmanAngleY) > 90)
 800296a:	683b      	ldr	r3, [r7, #0]
 800296c:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	; 0x50
 8002970:	4690      	mov	r8, r2
 8002972:	f023 4900 	bic.w	r9, r3, #2147483648	; 0x80000000
 8002976:	f04f 0200 	mov.w	r2, #0
 800297a:	4b21      	ldr	r3, [pc, #132]	; (8002a00 <MPU6050_Read_All+0x3a8>)
 800297c:	4640      	mov	r0, r8
 800297e:	4649      	mov	r1, r9
 8002980:	f7fe f89e 	bl	8000ac0 <__aeabi_dcmpgt>
 8002984:	4603      	mov	r3, r0
 8002986:	2b00      	cmp	r3, #0
 8002988:	d008      	beq.n	800299c <MPU6050_Read_All+0x344>
		DataStruct->Gx = -DataStruct->Gx;
 800298a:	683b      	ldr	r3, [r7, #0]
 800298c:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 8002990:	4614      	mov	r4, r2
 8002992:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 8002996:	683b      	ldr	r3, [r7, #0]
 8002998:	e9c3 450a 	strd	r4, r5, [r3, #40]	; 0x28
	DataStruct->KalmanAngleX = Kalman_getAngle(&KalmanX, roll, DataStruct->Gx,
 800299c:	683b      	ldr	r3, [r7, #0]
 800299e:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 80029a2:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80029a6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80029aa:	e9cd 2300 	strd	r2, r3, [sp]
 80029ae:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80029b2:	4815      	ldr	r0, [pc, #84]	; (8002a08 <MPU6050_Read_All+0x3b0>)
 80029b4:	f000 f82a 	bl	8002a0c <Kalman_getAngle>
 80029b8:	4602      	mov	r2, r0
 80029ba:	460b      	mov	r3, r1
 80029bc:	6839      	ldr	r1, [r7, #0]
 80029be:	e9c1 2312 	strd	r2, r3, [r1, #72]	; 0x48
			dt);
}
 80029c2:	bf00      	nop
 80029c4:	3740      	adds	r7, #64	; 0x40
 80029c6:	46bd      	mov	sp, r7
 80029c8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80029cc:	f3af 8000 	nop.w
 80029d0:	00000000 	.word	0x00000000
 80029d4:	40cc2900 	.word	0x40cc2900
 80029d8:	00000000 	.word	0x00000000
 80029dc:	40606000 	.word	0x40606000
 80029e0:	1a63c1f8 	.word	0x1a63c1f8
 80029e4:	404ca5dc 	.word	0x404ca5dc
 80029e8:	40d00000 	.word	0x40d00000
 80029ec:	43aa0000 	.word	0x43aa0000
 80029f0:	42121eb8 	.word	0x42121eb8
 80029f4:	200002e8 	.word	0x200002e8
 80029f8:	408f4000 	.word	0x408f4000
 80029fc:	c0568000 	.word	0xc0568000
 8002a00:	40568000 	.word	0x40568000
 8002a04:	20000050 	.word	0x20000050
 8002a08:	20000008 	.word	0x20000008

08002a0c <Kalman_getAngle>:

double Kalman_getAngle(Kalman_t *Kalman, double newAngle, double newRate,
		double dt) {
 8002a0c:	b5b0      	push	{r4, r5, r7, lr}
 8002a0e:	b092      	sub	sp, #72	; 0x48
 8002a10:	af00      	add	r7, sp, #0
 8002a12:	60f8      	str	r0, [r7, #12]
 8002a14:	e9c7 2300 	strd	r2, r3, [r7]
	double rate = newRate - Kalman->bias;
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8002a1e:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8002a22:	f7fd fc05 	bl	8000230 <__aeabi_dsub>
 8002a26:	4602      	mov	r2, r0
 8002a28:	460b      	mov	r3, r1
 8002a2a:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
	Kalman->angle += dt * rate;
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 8002a34:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8002a38:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8002a3c:	f7fd fdb0 	bl	80005a0 <__aeabi_dmul>
 8002a40:	4602      	mov	r2, r0
 8002a42:	460b      	mov	r3, r1
 8002a44:	4620      	mov	r0, r4
 8002a46:	4629      	mov	r1, r5
 8002a48:	f7fd fbf4 	bl	8000234 <__adddf3>
 8002a4c:	4602      	mov	r2, r0
 8002a4e:	460b      	mov	r3, r1
 8002a50:	68f9      	ldr	r1, [r7, #12]
 8002a52:	e9c1 2306 	strd	r2, r3, [r1, #24]

	Kalman->P[0][0] += dt
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	e9d3 450a 	ldrd	r4, r5, [r3, #40]	; 0x28
			* (dt * Kalman->P[1][1] - Kalman->P[0][1] - Kalman->P[1][0]
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	; 0x40
 8002a62:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8002a66:	f7fd fd9b 	bl	80005a0 <__aeabi_dmul>
 8002a6a:	4602      	mov	r2, r0
 8002a6c:	460b      	mov	r3, r1
 8002a6e:	4610      	mov	r0, r2
 8002a70:	4619      	mov	r1, r3
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 8002a78:	f7fd fbda 	bl	8000230 <__aeabi_dsub>
 8002a7c:	4602      	mov	r2, r0
 8002a7e:	460b      	mov	r3, r1
 8002a80:	4610      	mov	r0, r2
 8002a82:	4619      	mov	r1, r3
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 8002a8a:	f7fd fbd1 	bl	8000230 <__aeabi_dsub>
 8002a8e:	4602      	mov	r2, r0
 8002a90:	460b      	mov	r3, r1
 8002a92:	4610      	mov	r0, r2
 8002a94:	4619      	mov	r1, r3
					+ Kalman->Q_angle);
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a9c:	f7fd fbca 	bl	8000234 <__adddf3>
 8002aa0:	4602      	mov	r2, r0
 8002aa2:	460b      	mov	r3, r1
 8002aa4:	4610      	mov	r0, r2
 8002aa6:	4619      	mov	r1, r3
			* (dt * Kalman->P[1][1] - Kalman->P[0][1] - Kalman->P[1][0]
 8002aa8:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8002aac:	f7fd fd78 	bl	80005a0 <__aeabi_dmul>
 8002ab0:	4602      	mov	r2, r0
 8002ab2:	460b      	mov	r3, r1
	Kalman->P[0][0] += dt
 8002ab4:	4620      	mov	r0, r4
 8002ab6:	4629      	mov	r1, r5
 8002ab8:	f7fd fbbc 	bl	8000234 <__adddf3>
 8002abc:	4602      	mov	r2, r0
 8002abe:	460b      	mov	r3, r1
 8002ac0:	68f9      	ldr	r1, [r7, #12]
 8002ac2:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
	Kalman->P[0][1] -= dt * Kalman->P[1][1];
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	e9d3 450c 	ldrd	r4, r5, [r3, #48]	; 0x30
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	; 0x40
 8002ad2:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8002ad6:	f7fd fd63 	bl	80005a0 <__aeabi_dmul>
 8002ada:	4602      	mov	r2, r0
 8002adc:	460b      	mov	r3, r1
 8002ade:	4620      	mov	r0, r4
 8002ae0:	4629      	mov	r1, r5
 8002ae2:	f7fd fba5 	bl	8000230 <__aeabi_dsub>
 8002ae6:	4602      	mov	r2, r0
 8002ae8:	460b      	mov	r3, r1
 8002aea:	68f9      	ldr	r1, [r7, #12]
 8002aec:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
	Kalman->P[1][0] -= dt * Kalman->P[1][1];
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	e9d3 450e 	ldrd	r4, r5, [r3, #56]	; 0x38
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	; 0x40
 8002afc:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8002b00:	f7fd fd4e 	bl	80005a0 <__aeabi_dmul>
 8002b04:	4602      	mov	r2, r0
 8002b06:	460b      	mov	r3, r1
 8002b08:	4620      	mov	r0, r4
 8002b0a:	4629      	mov	r1, r5
 8002b0c:	f7fd fb90 	bl	8000230 <__aeabi_dsub>
 8002b10:	4602      	mov	r2, r0
 8002b12:	460b      	mov	r3, r1
 8002b14:	68f9      	ldr	r1, [r7, #12]
 8002b16:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
	Kalman->P[1][1] += Kalman->Q_bias * dt;
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	e9d3 4510 	ldrd	r4, r5, [r3, #64]	; 0x40
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8002b26:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8002b2a:	f7fd fd39 	bl	80005a0 <__aeabi_dmul>
 8002b2e:	4602      	mov	r2, r0
 8002b30:	460b      	mov	r3, r1
 8002b32:	4620      	mov	r0, r4
 8002b34:	4629      	mov	r1, r5
 8002b36:	f7fd fb7d 	bl	8000234 <__adddf3>
 8002b3a:	4602      	mov	r2, r0
 8002b3c:	460b      	mov	r3, r1
 8002b3e:	68f9      	ldr	r1, [r7, #12]
 8002b40:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40

	double S = Kalman->P[0][0] + Kalman->R_measure;
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8002b50:	f7fd fb70 	bl	8000234 <__adddf3>
 8002b54:	4602      	mov	r2, r0
 8002b56:	460b      	mov	r3, r1
 8002b58:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
	double K[2];
	K[0] = Kalman->P[0][0] / S;
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 8002b62:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002b66:	f7fd fe45 	bl	80007f4 <__aeabi_ddiv>
 8002b6a:	4602      	mov	r2, r0
 8002b6c:	460b      	mov	r3, r1
 8002b6e:	e9c7 2304 	strd	r2, r3, [r7, #16]
	K[1] = Kalman->P[1][0] / S;
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 8002b78:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002b7c:	f7fd fe3a 	bl	80007f4 <__aeabi_ddiv>
 8002b80:	4602      	mov	r2, r0
 8002b82:	460b      	mov	r3, r1
 8002b84:	e9c7 2306 	strd	r2, r3, [r7, #24]

	double y = newAngle - Kalman->angle;
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8002b8e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002b92:	f7fd fb4d 	bl	8000230 <__aeabi_dsub>
 8002b96:	4602      	mov	r2, r0
 8002b98:	460b      	mov	r3, r1
 8002b9a:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
	Kalman->angle += K[0] * y;
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 8002ba4:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002ba8:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8002bac:	f7fd fcf8 	bl	80005a0 <__aeabi_dmul>
 8002bb0:	4602      	mov	r2, r0
 8002bb2:	460b      	mov	r3, r1
 8002bb4:	4620      	mov	r0, r4
 8002bb6:	4629      	mov	r1, r5
 8002bb8:	f7fd fb3c 	bl	8000234 <__adddf3>
 8002bbc:	4602      	mov	r2, r0
 8002bbe:	460b      	mov	r3, r1
 8002bc0:	68f9      	ldr	r1, [r7, #12]
 8002bc2:	e9c1 2306 	strd	r2, r3, [r1, #24]
	Kalman->bias += K[1] * y;
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	e9d3 4508 	ldrd	r4, r5, [r3, #32]
 8002bcc:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8002bd0:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8002bd4:	f7fd fce4 	bl	80005a0 <__aeabi_dmul>
 8002bd8:	4602      	mov	r2, r0
 8002bda:	460b      	mov	r3, r1
 8002bdc:	4620      	mov	r0, r4
 8002bde:	4629      	mov	r1, r5
 8002be0:	f7fd fb28 	bl	8000234 <__adddf3>
 8002be4:	4602      	mov	r2, r0
 8002be6:	460b      	mov	r3, r1
 8002be8:	68f9      	ldr	r1, [r7, #12]
 8002bea:	e9c1 2308 	strd	r2, r3, [r1, #32]

	double P00_temp = Kalman->P[0][0];
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 8002bf4:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
	double P01_temp = Kalman->P[0][1];
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 8002bfe:	e9c7 2308 	strd	r2, r3, [r7, #32]

	Kalman->P[0][0] -= K[0] * P00_temp;
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	e9d3 450a 	ldrd	r4, r5, [r3, #40]	; 0x28
 8002c08:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002c0c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002c10:	f7fd fcc6 	bl	80005a0 <__aeabi_dmul>
 8002c14:	4602      	mov	r2, r0
 8002c16:	460b      	mov	r3, r1
 8002c18:	4620      	mov	r0, r4
 8002c1a:	4629      	mov	r1, r5
 8002c1c:	f7fd fb08 	bl	8000230 <__aeabi_dsub>
 8002c20:	4602      	mov	r2, r0
 8002c22:	460b      	mov	r3, r1
 8002c24:	68f9      	ldr	r1, [r7, #12]
 8002c26:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
	Kalman->P[0][1] -= K[0] * P01_temp;
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	e9d3 450c 	ldrd	r4, r5, [r3, #48]	; 0x30
 8002c30:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002c34:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002c38:	f7fd fcb2 	bl	80005a0 <__aeabi_dmul>
 8002c3c:	4602      	mov	r2, r0
 8002c3e:	460b      	mov	r3, r1
 8002c40:	4620      	mov	r0, r4
 8002c42:	4629      	mov	r1, r5
 8002c44:	f7fd faf4 	bl	8000230 <__aeabi_dsub>
 8002c48:	4602      	mov	r2, r0
 8002c4a:	460b      	mov	r3, r1
 8002c4c:	68f9      	ldr	r1, [r7, #12]
 8002c4e:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
	Kalman->P[1][0] -= K[1] * P00_temp;
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	e9d3 450e 	ldrd	r4, r5, [r3, #56]	; 0x38
 8002c58:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8002c5c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002c60:	f7fd fc9e 	bl	80005a0 <__aeabi_dmul>
 8002c64:	4602      	mov	r2, r0
 8002c66:	460b      	mov	r3, r1
 8002c68:	4620      	mov	r0, r4
 8002c6a:	4629      	mov	r1, r5
 8002c6c:	f7fd fae0 	bl	8000230 <__aeabi_dsub>
 8002c70:	4602      	mov	r2, r0
 8002c72:	460b      	mov	r3, r1
 8002c74:	68f9      	ldr	r1, [r7, #12]
 8002c76:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
	Kalman->P[1][1] -= K[1] * P01_temp;
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	e9d3 4510 	ldrd	r4, r5, [r3, #64]	; 0x40
 8002c80:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8002c84:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002c88:	f7fd fc8a 	bl	80005a0 <__aeabi_dmul>
 8002c8c:	4602      	mov	r2, r0
 8002c8e:	460b      	mov	r3, r1
 8002c90:	4620      	mov	r0, r4
 8002c92:	4629      	mov	r1, r5
 8002c94:	f7fd facc 	bl	8000230 <__aeabi_dsub>
 8002c98:	4602      	mov	r2, r0
 8002c9a:	460b      	mov	r3, r1
 8002c9c:	68f9      	ldr	r1, [r7, #12]
 8002c9e:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40

	return Kalman->angle;
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
}
 8002ca8:	4610      	mov	r0, r2
 8002caa:	4619      	mov	r1, r3
 8002cac:	3748      	adds	r7, #72	; 0x48
 8002cae:	46bd      	mov	sp, r7
 8002cb0:	bdb0      	pop	{r4, r5, r7, pc}
	...

08002cb4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002cb4:	b480      	push	{r7}
 8002cb6:	b085      	sub	sp, #20
 8002cb8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002cba:	4b15      	ldr	r3, [pc, #84]	; (8002d10 <HAL_MspInit+0x5c>)
 8002cbc:	699b      	ldr	r3, [r3, #24]
 8002cbe:	4a14      	ldr	r2, [pc, #80]	; (8002d10 <HAL_MspInit+0x5c>)
 8002cc0:	f043 0301 	orr.w	r3, r3, #1
 8002cc4:	6193      	str	r3, [r2, #24]
 8002cc6:	4b12      	ldr	r3, [pc, #72]	; (8002d10 <HAL_MspInit+0x5c>)
 8002cc8:	699b      	ldr	r3, [r3, #24]
 8002cca:	f003 0301 	and.w	r3, r3, #1
 8002cce:	60bb      	str	r3, [r7, #8]
 8002cd0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002cd2:	4b0f      	ldr	r3, [pc, #60]	; (8002d10 <HAL_MspInit+0x5c>)
 8002cd4:	69db      	ldr	r3, [r3, #28]
 8002cd6:	4a0e      	ldr	r2, [pc, #56]	; (8002d10 <HAL_MspInit+0x5c>)
 8002cd8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002cdc:	61d3      	str	r3, [r2, #28]
 8002cde:	4b0c      	ldr	r3, [pc, #48]	; (8002d10 <HAL_MspInit+0x5c>)
 8002ce0:	69db      	ldr	r3, [r3, #28]
 8002ce2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ce6:	607b      	str	r3, [r7, #4]
 8002ce8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002cea:	4b0a      	ldr	r3, [pc, #40]	; (8002d14 <HAL_MspInit+0x60>)
 8002cec:	685b      	ldr	r3, [r3, #4]
 8002cee:	60fb      	str	r3, [r7, #12]
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8002cf6:	60fb      	str	r3, [r7, #12]
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002cfe:	60fb      	str	r3, [r7, #12]
 8002d00:	4a04      	ldr	r2, [pc, #16]	; (8002d14 <HAL_MspInit+0x60>)
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002d06:	bf00      	nop
 8002d08:	3714      	adds	r7, #20
 8002d0a:	46bd      	mov	sp, r7
 8002d0c:	bc80      	pop	{r7}
 8002d0e:	4770      	bx	lr
 8002d10:	40021000 	.word	0x40021000
 8002d14:	40010000 	.word	0x40010000

08002d18 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002d18:	b480      	push	{r7}
 8002d1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002d1c:	e7fe      	b.n	8002d1c <NMI_Handler+0x4>

08002d1e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002d1e:	b480      	push	{r7}
 8002d20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002d22:	e7fe      	b.n	8002d22 <HardFault_Handler+0x4>

08002d24 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002d24:	b480      	push	{r7}
 8002d26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002d28:	e7fe      	b.n	8002d28 <MemManage_Handler+0x4>

08002d2a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002d2a:	b480      	push	{r7}
 8002d2c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002d2e:	e7fe      	b.n	8002d2e <BusFault_Handler+0x4>

08002d30 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002d30:	b480      	push	{r7}
 8002d32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002d34:	e7fe      	b.n	8002d34 <UsageFault_Handler+0x4>

08002d36 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002d36:	b480      	push	{r7}
 8002d38:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002d3a:	bf00      	nop
 8002d3c:	46bd      	mov	sp, r7
 8002d3e:	bc80      	pop	{r7}
 8002d40:	4770      	bx	lr

08002d42 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002d42:	b480      	push	{r7}
 8002d44:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002d46:	bf00      	nop
 8002d48:	46bd      	mov	sp, r7
 8002d4a:	bc80      	pop	{r7}
 8002d4c:	4770      	bx	lr

08002d4e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002d4e:	b480      	push	{r7}
 8002d50:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002d52:	bf00      	nop
 8002d54:	46bd      	mov	sp, r7
 8002d56:	bc80      	pop	{r7}
 8002d58:	4770      	bx	lr

08002d5a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002d5a:	b580      	push	{r7, lr}
 8002d5c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002d5e:	f000 f95d 	bl	800301c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002d62:	bf00      	nop
 8002d64:	bd80      	pop	{r7, pc}
	...

08002d68 <CAN1_TX_IRQHandler>:

/**
  * @brief This function handles CAN1 TX interrupt.
  */
void CAN1_TX_IRQHandler(void)
{
 8002d68:	b580      	push	{r7, lr}
 8002d6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_TX_IRQn 0 */

  /* USER CODE END CAN1_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8002d6c:	4802      	ldr	r0, [pc, #8]	; (8002d78 <CAN1_TX_IRQHandler+0x10>)
 8002d6e:	f000 fe1c 	bl	80039aa <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_TX_IRQn 1 */

  /* USER CODE END CAN1_TX_IRQn 1 */
}
 8002d72:	bf00      	nop
 8002d74:	bd80      	pop	{r7, pc}
 8002d76:	bf00      	nop
 8002d78:	20000180 	.word	0x20000180

08002d7c <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupt.
  */
void CAN1_RX0_IRQHandler(void)
{
 8002d7c:	b580      	push	{r7, lr}
 8002d7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8002d80:	4802      	ldr	r0, [pc, #8]	; (8002d8c <CAN1_RX0_IRQHandler+0x10>)
 8002d82:	f000 fe12 	bl	80039aa <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8002d86:	bf00      	nop
 8002d88:	bd80      	pop	{r7, pc}
 8002d8a:	bf00      	nop
 8002d8c:	20000180 	.word	0x20000180

08002d90 <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN1 RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 8002d90:	b580      	push	{r7, lr}
 8002d92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8002d94:	4802      	ldr	r0, [pc, #8]	; (8002da0 <CAN1_RX1_IRQHandler+0x10>)
 8002d96:	f000 fe08 	bl	80039aa <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 8002d9a:	bf00      	nop
 8002d9c:	bd80      	pop	{r7, pc}
 8002d9e:	bf00      	nop
 8002da0:	20000180 	.word	0x20000180

08002da4 <CAN1_SCE_IRQHandler>:

/**
  * @brief This function handles CAN1 SCE interrupt.
  */
void CAN1_SCE_IRQHandler(void)
{
 8002da4:	b580      	push	{r7, lr}
 8002da6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_SCE_IRQn 0 */

  /* USER CODE END CAN1_SCE_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8002da8:	4802      	ldr	r0, [pc, #8]	; (8002db4 <CAN1_SCE_IRQHandler+0x10>)
 8002daa:	f000 fdfe 	bl	80039aa <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_SCE_IRQn 1 */

  /* USER CODE END CAN1_SCE_IRQn 1 */
}
 8002dae:	bf00      	nop
 8002db0:	bd80      	pop	{r7, pc}
 8002db2:	bf00      	nop
 8002db4:	20000180 	.word	0x20000180

08002db8 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8002db8:	b580      	push	{r7, lr}
 8002dba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8002dbc:	4802      	ldr	r0, [pc, #8]	; (8002dc8 <I2C1_EV_IRQHandler+0x10>)
 8002dbe:	f002 fa87 	bl	80052d0 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8002dc2:	bf00      	nop
 8002dc4:	bd80      	pop	{r7, pc}
 8002dc6:	bf00      	nop
 8002dc8:	200001a8 	.word	0x200001a8

08002dcc <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8002dcc:	b580      	push	{r7, lr}
 8002dce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8002dd0:	4802      	ldr	r0, [pc, #8]	; (8002ddc <I2C1_ER_IRQHandler+0x10>)
 8002dd2:	f002 fbee 	bl	80055b2 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8002dd6:	bf00      	nop
 8002dd8:	bd80      	pop	{r7, pc}
 8002dda:	bf00      	nop
 8002ddc:	200001a8 	.word	0x200001a8

08002de0 <CAN2_TX_IRQHandler>:

/**
  * @brief This function handles CAN2 TX interrupt.
  */
void CAN2_TX_IRQHandler(void)
{
 8002de0:	b580      	push	{r7, lr}
 8002de2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN2_TX_IRQn 0 */

  /* USER CODE END CAN2_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan2);
 8002de4:	4802      	ldr	r0, [pc, #8]	; (8002df0 <CAN2_TX_IRQHandler+0x10>)
 8002de6:	f000 fde0 	bl	80039aa <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN2_TX_IRQn 1 */

  /* USER CODE END CAN2_TX_IRQn 1 */
}
 8002dea:	bf00      	nop
 8002dec:	bd80      	pop	{r7, pc}
 8002dee:	bf00      	nop
 8002df0:	20000158 	.word	0x20000158

08002df4 <CAN2_RX0_IRQHandler>:

/**
  * @brief This function handles CAN2 RX0 interrupt.
  */
void CAN2_RX0_IRQHandler(void)
{
 8002df4:	b580      	push	{r7, lr}
 8002df6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN2_RX0_IRQn 0 */

  /* USER CODE END CAN2_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan2);
 8002df8:	4802      	ldr	r0, [pc, #8]	; (8002e04 <CAN2_RX0_IRQHandler+0x10>)
 8002dfa:	f000 fdd6 	bl	80039aa <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN2_RX0_IRQn 1 */

  /* USER CODE END CAN2_RX0_IRQn 1 */
}
 8002dfe:	bf00      	nop
 8002e00:	bd80      	pop	{r7, pc}
 8002e02:	bf00      	nop
 8002e04:	20000158 	.word	0x20000158

08002e08 <CAN2_RX1_IRQHandler>:

/**
  * @brief This function handles CAN2 RX1 interrupt.
  */
void CAN2_RX1_IRQHandler(void)
{
 8002e08:	b580      	push	{r7, lr}
 8002e0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN2_RX1_IRQn 0 */

  /* USER CODE END CAN2_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan2);
 8002e0c:	4802      	ldr	r0, [pc, #8]	; (8002e18 <CAN2_RX1_IRQHandler+0x10>)
 8002e0e:	f000 fdcc 	bl	80039aa <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN2_RX1_IRQn 1 */

  /* USER CODE END CAN2_RX1_IRQn 1 */
}
 8002e12:	bf00      	nop
 8002e14:	bd80      	pop	{r7, pc}
 8002e16:	bf00      	nop
 8002e18:	20000158 	.word	0x20000158

08002e1c <CAN2_SCE_IRQHandler>:

/**
  * @brief This function handles CAN2 SCE interrupt.
  */
void CAN2_SCE_IRQHandler(void)
{
 8002e1c:	b580      	push	{r7, lr}
 8002e1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN2_SCE_IRQn 0 */

  /* USER CODE END CAN2_SCE_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan2);
 8002e20:	4802      	ldr	r0, [pc, #8]	; (8002e2c <CAN2_SCE_IRQHandler+0x10>)
 8002e22:	f000 fdc2 	bl	80039aa <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN2_SCE_IRQn 1 */

  /* USER CODE END CAN2_SCE_IRQn 1 */
}
 8002e26:	bf00      	nop
 8002e28:	bd80      	pop	{r7, pc}
 8002e2a:	bf00      	nop
 8002e2c:	20000158 	.word	0x20000158

08002e30 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002e30:	b580      	push	{r7, lr}
 8002e32:	b086      	sub	sp, #24
 8002e34:	af00      	add	r7, sp, #0
 8002e36:	60f8      	str	r0, [r7, #12]
 8002e38:	60b9      	str	r1, [r7, #8]
 8002e3a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002e3c:	2300      	movs	r3, #0
 8002e3e:	617b      	str	r3, [r7, #20]
 8002e40:	e00a      	b.n	8002e58 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002e42:	f3af 8000 	nop.w
 8002e46:	4601      	mov	r1, r0
 8002e48:	68bb      	ldr	r3, [r7, #8]
 8002e4a:	1c5a      	adds	r2, r3, #1
 8002e4c:	60ba      	str	r2, [r7, #8]
 8002e4e:	b2ca      	uxtb	r2, r1
 8002e50:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002e52:	697b      	ldr	r3, [r7, #20]
 8002e54:	3301      	adds	r3, #1
 8002e56:	617b      	str	r3, [r7, #20]
 8002e58:	697a      	ldr	r2, [r7, #20]
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	429a      	cmp	r2, r3
 8002e5e:	dbf0      	blt.n	8002e42 <_read+0x12>
	}

return len;
 8002e60:	687b      	ldr	r3, [r7, #4]
}
 8002e62:	4618      	mov	r0, r3
 8002e64:	3718      	adds	r7, #24
 8002e66:	46bd      	mov	sp, r7
 8002e68:	bd80      	pop	{r7, pc}

08002e6a <_close>:
	}
	return len;
}

int _close(int file)
{
 8002e6a:	b480      	push	{r7}
 8002e6c:	b083      	sub	sp, #12
 8002e6e:	af00      	add	r7, sp, #0
 8002e70:	6078      	str	r0, [r7, #4]
	return -1;
 8002e72:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8002e76:	4618      	mov	r0, r3
 8002e78:	370c      	adds	r7, #12
 8002e7a:	46bd      	mov	sp, r7
 8002e7c:	bc80      	pop	{r7}
 8002e7e:	4770      	bx	lr

08002e80 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002e80:	b480      	push	{r7}
 8002e82:	b083      	sub	sp, #12
 8002e84:	af00      	add	r7, sp, #0
 8002e86:	6078      	str	r0, [r7, #4]
 8002e88:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002e8a:	683b      	ldr	r3, [r7, #0]
 8002e8c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002e90:	605a      	str	r2, [r3, #4]
	return 0;
 8002e92:	2300      	movs	r3, #0
}
 8002e94:	4618      	mov	r0, r3
 8002e96:	370c      	adds	r7, #12
 8002e98:	46bd      	mov	sp, r7
 8002e9a:	bc80      	pop	{r7}
 8002e9c:	4770      	bx	lr

08002e9e <_isatty>:

int _isatty(int file)
{
 8002e9e:	b480      	push	{r7}
 8002ea0:	b083      	sub	sp, #12
 8002ea2:	af00      	add	r7, sp, #0
 8002ea4:	6078      	str	r0, [r7, #4]
	return 1;
 8002ea6:	2301      	movs	r3, #1
}
 8002ea8:	4618      	mov	r0, r3
 8002eaa:	370c      	adds	r7, #12
 8002eac:	46bd      	mov	sp, r7
 8002eae:	bc80      	pop	{r7}
 8002eb0:	4770      	bx	lr

08002eb2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002eb2:	b480      	push	{r7}
 8002eb4:	b085      	sub	sp, #20
 8002eb6:	af00      	add	r7, sp, #0
 8002eb8:	60f8      	str	r0, [r7, #12]
 8002eba:	60b9      	str	r1, [r7, #8]
 8002ebc:	607a      	str	r2, [r7, #4]
	return 0;
 8002ebe:	2300      	movs	r3, #0
}
 8002ec0:	4618      	mov	r0, r3
 8002ec2:	3714      	adds	r7, #20
 8002ec4:	46bd      	mov	sp, r7
 8002ec6:	bc80      	pop	{r7}
 8002ec8:	4770      	bx	lr
	...

08002ecc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002ecc:	b580      	push	{r7, lr}
 8002ece:	b086      	sub	sp, #24
 8002ed0:	af00      	add	r7, sp, #0
 8002ed2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002ed4:	4a14      	ldr	r2, [pc, #80]	; (8002f28 <_sbrk+0x5c>)
 8002ed6:	4b15      	ldr	r3, [pc, #84]	; (8002f2c <_sbrk+0x60>)
 8002ed8:	1ad3      	subs	r3, r2, r3
 8002eda:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002edc:	697b      	ldr	r3, [r7, #20]
 8002ede:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002ee0:	4b13      	ldr	r3, [pc, #76]	; (8002f30 <_sbrk+0x64>)
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d102      	bne.n	8002eee <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002ee8:	4b11      	ldr	r3, [pc, #68]	; (8002f30 <_sbrk+0x64>)
 8002eea:	4a12      	ldr	r2, [pc, #72]	; (8002f34 <_sbrk+0x68>)
 8002eec:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002eee:	4b10      	ldr	r3, [pc, #64]	; (8002f30 <_sbrk+0x64>)
 8002ef0:	681a      	ldr	r2, [r3, #0]
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	4413      	add	r3, r2
 8002ef6:	693a      	ldr	r2, [r7, #16]
 8002ef8:	429a      	cmp	r2, r3
 8002efa:	d207      	bcs.n	8002f0c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002efc:	f004 ff0e 	bl	8007d1c <__errno>
 8002f00:	4603      	mov	r3, r0
 8002f02:	220c      	movs	r2, #12
 8002f04:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002f06:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002f0a:	e009      	b.n	8002f20 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002f0c:	4b08      	ldr	r3, [pc, #32]	; (8002f30 <_sbrk+0x64>)
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002f12:	4b07      	ldr	r3, [pc, #28]	; (8002f30 <_sbrk+0x64>)
 8002f14:	681a      	ldr	r2, [r3, #0]
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	4413      	add	r3, r2
 8002f1a:	4a05      	ldr	r2, [pc, #20]	; (8002f30 <_sbrk+0x64>)
 8002f1c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002f1e:	68fb      	ldr	r3, [r7, #12]
}
 8002f20:	4618      	mov	r0, r3
 8002f22:	3718      	adds	r7, #24
 8002f24:	46bd      	mov	sp, r7
 8002f26:	bd80      	pop	{r7, pc}
 8002f28:	20010000 	.word	0x20010000
 8002f2c:	00000400 	.word	0x00000400
 8002f30:	2000014c 	.word	0x2000014c
 8002f34:	20000320 	.word	0x20000320

08002f38 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002f38:	b480      	push	{r7}
 8002f3a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002f3c:	bf00      	nop
 8002f3e:	46bd      	mov	sp, r7
 8002f40:	bc80      	pop	{r7}
 8002f42:	4770      	bx	lr

08002f44 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002f44:	480c      	ldr	r0, [pc, #48]	; (8002f78 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002f46:	490d      	ldr	r1, [pc, #52]	; (8002f7c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002f48:	4a0d      	ldr	r2, [pc, #52]	; (8002f80 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002f4a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002f4c:	e002      	b.n	8002f54 <LoopCopyDataInit>

08002f4e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002f4e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002f50:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002f52:	3304      	adds	r3, #4

08002f54 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002f54:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002f56:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002f58:	d3f9      	bcc.n	8002f4e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002f5a:	4a0a      	ldr	r2, [pc, #40]	; (8002f84 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002f5c:	4c0a      	ldr	r4, [pc, #40]	; (8002f88 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002f5e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002f60:	e001      	b.n	8002f66 <LoopFillZerobss>

08002f62 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002f62:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002f64:	3204      	adds	r2, #4

08002f66 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002f66:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002f68:	d3fb      	bcc.n	8002f62 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002f6a:	f7ff ffe5 	bl	8002f38 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002f6e:	f004 fedb 	bl	8007d28 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002f72:	f7ff f8eb 	bl	800214c <main>
  bx lr
 8002f76:	4770      	bx	lr
  ldr r0, =_sdata
 8002f78:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002f7c:	2000010c 	.word	0x2000010c
  ldr r2, =_sidata
 8002f80:	08009438 	.word	0x08009438
  ldr r2, =_sbss
 8002f84:	20000110 	.word	0x20000110
  ldr r4, =_ebss
 8002f88:	20000320 	.word	0x20000320

08002f8c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002f8c:	e7fe      	b.n	8002f8c <ADC1_2_IRQHandler>
	...

08002f90 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002f90:	b580      	push	{r7, lr}
 8002f92:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002f94:	4b08      	ldr	r3, [pc, #32]	; (8002fb8 <HAL_Init+0x28>)
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	4a07      	ldr	r2, [pc, #28]	; (8002fb8 <HAL_Init+0x28>)
 8002f9a:	f043 0310 	orr.w	r3, r3, #16
 8002f9e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002fa0:	2003      	movs	r0, #3
 8002fa2:	f001 f80d 	bl	8003fc0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002fa6:	200f      	movs	r0, #15
 8002fa8:	f000 f808 	bl	8002fbc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002fac:	f7ff fe82 	bl	8002cb4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002fb0:	2300      	movs	r3, #0
}
 8002fb2:	4618      	mov	r0, r3
 8002fb4:	bd80      	pop	{r7, pc}
 8002fb6:	bf00      	nop
 8002fb8:	40022000 	.word	0x40022000

08002fbc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002fbc:	b580      	push	{r7, lr}
 8002fbe:	b082      	sub	sp, #8
 8002fc0:	af00      	add	r7, sp, #0
 8002fc2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002fc4:	4b12      	ldr	r3, [pc, #72]	; (8003010 <HAL_InitTick+0x54>)
 8002fc6:	681a      	ldr	r2, [r3, #0]
 8002fc8:	4b12      	ldr	r3, [pc, #72]	; (8003014 <HAL_InitTick+0x58>)
 8002fca:	781b      	ldrb	r3, [r3, #0]
 8002fcc:	4619      	mov	r1, r3
 8002fce:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002fd2:	fbb3 f3f1 	udiv	r3, r3, r1
 8002fd6:	fbb2 f3f3 	udiv	r3, r2, r3
 8002fda:	4618      	mov	r0, r3
 8002fdc:	f001 f825 	bl	800402a <HAL_SYSTICK_Config>
 8002fe0:	4603      	mov	r3, r0
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d001      	beq.n	8002fea <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002fe6:	2301      	movs	r3, #1
 8002fe8:	e00e      	b.n	8003008 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	2b0f      	cmp	r3, #15
 8002fee:	d80a      	bhi.n	8003006 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002ff0:	2200      	movs	r2, #0
 8002ff2:	6879      	ldr	r1, [r7, #4]
 8002ff4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002ff8:	f000 ffed 	bl	8003fd6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002ffc:	4a06      	ldr	r2, [pc, #24]	; (8003018 <HAL_InitTick+0x5c>)
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003002:	2300      	movs	r3, #0
 8003004:	e000      	b.n	8003008 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003006:	2301      	movs	r3, #1
}
 8003008:	4618      	mov	r0, r3
 800300a:	3708      	adds	r7, #8
 800300c:	46bd      	mov	sp, r7
 800300e:	bd80      	pop	{r7, pc}
 8003010:	20000098 	.word	0x20000098
 8003014:	200000a0 	.word	0x200000a0
 8003018:	2000009c 	.word	0x2000009c

0800301c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800301c:	b480      	push	{r7}
 800301e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003020:	4b05      	ldr	r3, [pc, #20]	; (8003038 <HAL_IncTick+0x1c>)
 8003022:	781b      	ldrb	r3, [r3, #0]
 8003024:	461a      	mov	r2, r3
 8003026:	4b05      	ldr	r3, [pc, #20]	; (800303c <HAL_IncTick+0x20>)
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	4413      	add	r3, r2
 800302c:	4a03      	ldr	r2, [pc, #12]	; (800303c <HAL_IncTick+0x20>)
 800302e:	6013      	str	r3, [r2, #0]
}
 8003030:	bf00      	nop
 8003032:	46bd      	mov	sp, r7
 8003034:	bc80      	pop	{r7}
 8003036:	4770      	bx	lr
 8003038:	200000a0 	.word	0x200000a0
 800303c:	200002ec 	.word	0x200002ec

08003040 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003040:	b480      	push	{r7}
 8003042:	af00      	add	r7, sp, #0
  return uwTick;
 8003044:	4b02      	ldr	r3, [pc, #8]	; (8003050 <HAL_GetTick+0x10>)
 8003046:	681b      	ldr	r3, [r3, #0]
}
 8003048:	4618      	mov	r0, r3
 800304a:	46bd      	mov	sp, r7
 800304c:	bc80      	pop	{r7}
 800304e:	4770      	bx	lr
 8003050:	200002ec 	.word	0x200002ec

08003054 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003054:	b580      	push	{r7, lr}
 8003056:	b084      	sub	sp, #16
 8003058:	af00      	add	r7, sp, #0
 800305a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800305c:	f7ff fff0 	bl	8003040 <HAL_GetTick>
 8003060:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800306c:	d005      	beq.n	800307a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800306e:	4b0a      	ldr	r3, [pc, #40]	; (8003098 <HAL_Delay+0x44>)
 8003070:	781b      	ldrb	r3, [r3, #0]
 8003072:	461a      	mov	r2, r3
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	4413      	add	r3, r2
 8003078:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800307a:	bf00      	nop
 800307c:	f7ff ffe0 	bl	8003040 <HAL_GetTick>
 8003080:	4602      	mov	r2, r0
 8003082:	68bb      	ldr	r3, [r7, #8]
 8003084:	1ad3      	subs	r3, r2, r3
 8003086:	68fa      	ldr	r2, [r7, #12]
 8003088:	429a      	cmp	r2, r3
 800308a:	d8f7      	bhi.n	800307c <HAL_Delay+0x28>
  {
  }
}
 800308c:	bf00      	nop
 800308e:	bf00      	nop
 8003090:	3710      	adds	r7, #16
 8003092:	46bd      	mov	sp, r7
 8003094:	bd80      	pop	{r7, pc}
 8003096:	bf00      	nop
 8003098:	200000a0 	.word	0x200000a0

0800309c <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 800309c:	b580      	push	{r7, lr}
 800309e:	b084      	sub	sp, #16
 80030a0:	af00      	add	r7, sp, #0
 80030a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d101      	bne.n	80030ae <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80030aa:	2301      	movs	r3, #1
 80030ac:	e0ed      	b.n	800328a <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80030b4:	b2db      	uxtb	r3, r3
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d102      	bne.n	80030c0 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80030ba:	6878      	ldr	r0, [r7, #4]
 80030bc:	f7fe f9f4 	bl	80014a8 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	681a      	ldr	r2, [r3, #0]
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	f042 0201 	orr.w	r2, r2, #1
 80030ce:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80030d0:	f7ff ffb6 	bl	8003040 <HAL_GetTick>
 80030d4:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80030d6:	e012      	b.n	80030fe <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80030d8:	f7ff ffb2 	bl	8003040 <HAL_GetTick>
 80030dc:	4602      	mov	r2, r0
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	1ad3      	subs	r3, r2, r3
 80030e2:	2b0a      	cmp	r3, #10
 80030e4:	d90b      	bls.n	80030fe <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030ea:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	2205      	movs	r2, #5
 80030f6:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80030fa:	2301      	movs	r3, #1
 80030fc:	e0c5      	b.n	800328a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	685b      	ldr	r3, [r3, #4]
 8003104:	f003 0301 	and.w	r3, r3, #1
 8003108:	2b00      	cmp	r3, #0
 800310a:	d0e5      	beq.n	80030d8 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	681a      	ldr	r2, [r3, #0]
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	f022 0202 	bic.w	r2, r2, #2
 800311a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800311c:	f7ff ff90 	bl	8003040 <HAL_GetTick>
 8003120:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8003122:	e012      	b.n	800314a <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003124:	f7ff ff8c 	bl	8003040 <HAL_GetTick>
 8003128:	4602      	mov	r2, r0
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	1ad3      	subs	r3, r2, r3
 800312e:	2b0a      	cmp	r3, #10
 8003130:	d90b      	bls.n	800314a <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003136:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	2205      	movs	r2, #5
 8003142:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8003146:	2301      	movs	r3, #1
 8003148:	e09f      	b.n	800328a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	685b      	ldr	r3, [r3, #4]
 8003150:	f003 0302 	and.w	r3, r3, #2
 8003154:	2b00      	cmp	r3, #0
 8003156:	d1e5      	bne.n	8003124 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	7e1b      	ldrb	r3, [r3, #24]
 800315c:	2b01      	cmp	r3, #1
 800315e:	d108      	bne.n	8003172 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	681a      	ldr	r2, [r3, #0]
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800316e:	601a      	str	r2, [r3, #0]
 8003170:	e007      	b.n	8003182 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	681a      	ldr	r2, [r3, #0]
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003180:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	7e5b      	ldrb	r3, [r3, #25]
 8003186:	2b01      	cmp	r3, #1
 8003188:	d108      	bne.n	800319c <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	681a      	ldr	r2, [r3, #0]
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003198:	601a      	str	r2, [r3, #0]
 800319a:	e007      	b.n	80031ac <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	681a      	ldr	r2, [r3, #0]
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80031aa:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	7e9b      	ldrb	r3, [r3, #26]
 80031b0:	2b01      	cmp	r3, #1
 80031b2:	d108      	bne.n	80031c6 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	681a      	ldr	r2, [r3, #0]
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	f042 0220 	orr.w	r2, r2, #32
 80031c2:	601a      	str	r2, [r3, #0]
 80031c4:	e007      	b.n	80031d6 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	681a      	ldr	r2, [r3, #0]
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	f022 0220 	bic.w	r2, r2, #32
 80031d4:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	7edb      	ldrb	r3, [r3, #27]
 80031da:	2b01      	cmp	r3, #1
 80031dc:	d108      	bne.n	80031f0 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	681a      	ldr	r2, [r3, #0]
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	f022 0210 	bic.w	r2, r2, #16
 80031ec:	601a      	str	r2, [r3, #0]
 80031ee:	e007      	b.n	8003200 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	681a      	ldr	r2, [r3, #0]
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	f042 0210 	orr.w	r2, r2, #16
 80031fe:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	7f1b      	ldrb	r3, [r3, #28]
 8003204:	2b01      	cmp	r3, #1
 8003206:	d108      	bne.n	800321a <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	681a      	ldr	r2, [r3, #0]
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	f042 0208 	orr.w	r2, r2, #8
 8003216:	601a      	str	r2, [r3, #0]
 8003218:	e007      	b.n	800322a <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	681a      	ldr	r2, [r3, #0]
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	f022 0208 	bic.w	r2, r2, #8
 8003228:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	7f5b      	ldrb	r3, [r3, #29]
 800322e:	2b01      	cmp	r3, #1
 8003230:	d108      	bne.n	8003244 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	681a      	ldr	r2, [r3, #0]
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	f042 0204 	orr.w	r2, r2, #4
 8003240:	601a      	str	r2, [r3, #0]
 8003242:	e007      	b.n	8003254 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	681a      	ldr	r2, [r3, #0]
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	f022 0204 	bic.w	r2, r2, #4
 8003252:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	689a      	ldr	r2, [r3, #8]
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	68db      	ldr	r3, [r3, #12]
 800325c:	431a      	orrs	r2, r3
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	691b      	ldr	r3, [r3, #16]
 8003262:	431a      	orrs	r2, r3
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	695b      	ldr	r3, [r3, #20]
 8003268:	ea42 0103 	orr.w	r1, r2, r3
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	685b      	ldr	r3, [r3, #4]
 8003270:	1e5a      	subs	r2, r3, #1
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	430a      	orrs	r2, r1
 8003278:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	2200      	movs	r2, #0
 800327e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	2201      	movs	r2, #1
 8003284:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8003288:	2300      	movs	r3, #0
}
 800328a:	4618      	mov	r0, r3
 800328c:	3710      	adds	r7, #16
 800328e:	46bd      	mov	sp, r7
 8003290:	bd80      	pop	{r7, pc}
	...

08003294 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8003294:	b480      	push	{r7}
 8003296:	b087      	sub	sp, #28
 8003298:	af00      	add	r7, sp, #0
 800329a:	6078      	str	r0, [r7, #4]
 800329c:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80032aa:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 80032ac:	7cfb      	ldrb	r3, [r7, #19]
 80032ae:	2b01      	cmp	r3, #1
 80032b0:	d003      	beq.n	80032ba <HAL_CAN_ConfigFilter+0x26>
 80032b2:	7cfb      	ldrb	r3, [r7, #19]
 80032b4:	2b02      	cmp	r3, #2
 80032b6:	f040 80be 	bne.w	8003436 <HAL_CAN_ConfigFilter+0x1a2>
    assert_param(IS_CAN_FILTER_ACTIVATION(sFilterConfig->FilterActivation));

#if   defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 80032ba:	4b65      	ldr	r3, [pc, #404]	; (8003450 <HAL_CAN_ConfigFilter+0x1bc>)
 80032bc:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80032be:	697b      	ldr	r3, [r7, #20]
 80032c0:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80032c4:	f043 0201 	orr.w	r2, r3, #1
 80032c8:	697b      	ldr	r3, [r7, #20]
 80032ca:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#if   defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 80032ce:	697b      	ldr	r3, [r7, #20]
 80032d0:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80032d4:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 80032d8:	697b      	ldr	r3, [r7, #20]
 80032da:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 80032de:	697b      	ldr	r3, [r7, #20]
 80032e0:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80032e4:	683b      	ldr	r3, [r7, #0]
 80032e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032e8:	021b      	lsls	r3, r3, #8
 80032ea:	431a      	orrs	r2, r3
 80032ec:	697b      	ldr	r3, [r7, #20]
 80032ee:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 80032f2:	683b      	ldr	r3, [r7, #0]
 80032f4:	695b      	ldr	r3, [r3, #20]
 80032f6:	f003 031f 	and.w	r3, r3, #31
 80032fa:	2201      	movs	r2, #1
 80032fc:	fa02 f303 	lsl.w	r3, r2, r3
 8003300:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8003302:	697b      	ldr	r3, [r7, #20]
 8003304:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	43db      	mvns	r3, r3
 800330c:	401a      	ands	r2, r3
 800330e:	697b      	ldr	r3, [r7, #20]
 8003310:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8003314:	683b      	ldr	r3, [r7, #0]
 8003316:	69db      	ldr	r3, [r3, #28]
 8003318:	2b00      	cmp	r3, #0
 800331a:	d123      	bne.n	8003364 <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 800331c:	697b      	ldr	r3, [r7, #20]
 800331e:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	43db      	mvns	r3, r3
 8003326:	401a      	ands	r2, r3
 8003328:	697b      	ldr	r3, [r7, #20]
 800332a:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800332e:	683b      	ldr	r3, [r7, #0]
 8003330:	68db      	ldr	r3, [r3, #12]
 8003332:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8003334:	683b      	ldr	r3, [r7, #0]
 8003336:	685b      	ldr	r3, [r3, #4]
 8003338:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800333a:	683a      	ldr	r2, [r7, #0]
 800333c:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800333e:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003340:	697b      	ldr	r3, [r7, #20]
 8003342:	3248      	adds	r2, #72	; 0x48
 8003344:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003348:	683b      	ldr	r3, [r7, #0]
 800334a:	689b      	ldr	r3, [r3, #8]
 800334c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 800334e:	683b      	ldr	r3, [r7, #0]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003354:	683b      	ldr	r3, [r7, #0]
 8003356:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003358:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800335a:	6979      	ldr	r1, [r7, #20]
 800335c:	3348      	adds	r3, #72	; 0x48
 800335e:	00db      	lsls	r3, r3, #3
 8003360:	440b      	add	r3, r1
 8003362:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8003364:	683b      	ldr	r3, [r7, #0]
 8003366:	69db      	ldr	r3, [r3, #28]
 8003368:	2b01      	cmp	r3, #1
 800336a:	d122      	bne.n	80033b2 <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 800336c:	697b      	ldr	r3, [r7, #20]
 800336e:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	431a      	orrs	r2, r3
 8003376:	697b      	ldr	r3, [r7, #20]
 8003378:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800337c:	683b      	ldr	r3, [r7, #0]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8003382:	683b      	ldr	r3, [r7, #0]
 8003384:	685b      	ldr	r3, [r3, #4]
 8003386:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003388:	683a      	ldr	r2, [r7, #0]
 800338a:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800338c:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800338e:	697b      	ldr	r3, [r7, #20]
 8003390:	3248      	adds	r2, #72	; 0x48
 8003392:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003396:	683b      	ldr	r3, [r7, #0]
 8003398:	689b      	ldr	r3, [r3, #8]
 800339a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 800339c:	683b      	ldr	r3, [r7, #0]
 800339e:	68db      	ldr	r3, [r3, #12]
 80033a0:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80033a2:	683b      	ldr	r3, [r7, #0]
 80033a4:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80033a6:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80033a8:	6979      	ldr	r1, [r7, #20]
 80033aa:	3348      	adds	r3, #72	; 0x48
 80033ac:	00db      	lsls	r3, r3, #3
 80033ae:	440b      	add	r3, r1
 80033b0:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 80033b2:	683b      	ldr	r3, [r7, #0]
 80033b4:	699b      	ldr	r3, [r3, #24]
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d109      	bne.n	80033ce <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 80033ba:	697b      	ldr	r3, [r7, #20]
 80033bc:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	43db      	mvns	r3, r3
 80033c4:	401a      	ands	r2, r3
 80033c6:	697b      	ldr	r3, [r7, #20]
 80033c8:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 80033cc:	e007      	b.n	80033de <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 80033ce:	697b      	ldr	r3, [r7, #20]
 80033d0:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	431a      	orrs	r2, r3
 80033d8:	697b      	ldr	r3, [r7, #20]
 80033da:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 80033de:	683b      	ldr	r3, [r7, #0]
 80033e0:	691b      	ldr	r3, [r3, #16]
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d109      	bne.n	80033fa <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 80033e6:	697b      	ldr	r3, [r7, #20]
 80033e8:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	43db      	mvns	r3, r3
 80033f0:	401a      	ands	r2, r3
 80033f2:	697b      	ldr	r3, [r7, #20]
 80033f4:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 80033f8:	e007      	b.n	800340a <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 80033fa:	697b      	ldr	r3, [r7, #20]
 80033fc:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	431a      	orrs	r2, r3
 8003404:	697b      	ldr	r3, [r7, #20]
 8003406:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 800340a:	683b      	ldr	r3, [r7, #0]
 800340c:	6a1b      	ldr	r3, [r3, #32]
 800340e:	2b01      	cmp	r3, #1
 8003410:	d107      	bne.n	8003422 <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8003412:	697b      	ldr	r3, [r7, #20]
 8003414:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	431a      	orrs	r2, r3
 800341c:	697b      	ldr	r3, [r7, #20]
 800341e:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8003422:	697b      	ldr	r3, [r7, #20]
 8003424:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003428:	f023 0201 	bic.w	r2, r3, #1
 800342c:	697b      	ldr	r3, [r7, #20]
 800342e:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8003432:	2300      	movs	r3, #0
 8003434:	e006      	b.n	8003444 <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800343a:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003442:	2301      	movs	r3, #1
  }
}
 8003444:	4618      	mov	r0, r3
 8003446:	371c      	adds	r7, #28
 8003448:	46bd      	mov	sp, r7
 800344a:	bc80      	pop	{r7}
 800344c:	4770      	bx	lr
 800344e:	bf00      	nop
 8003450:	40006400 	.word	0x40006400

08003454 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8003454:	b580      	push	{r7, lr}
 8003456:	b084      	sub	sp, #16
 8003458:	af00      	add	r7, sp, #0
 800345a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003462:	b2db      	uxtb	r3, r3
 8003464:	2b01      	cmp	r3, #1
 8003466:	d12e      	bne.n	80034c6 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	2202      	movs	r2, #2
 800346c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	681a      	ldr	r2, [r3, #0]
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	f022 0201 	bic.w	r2, r2, #1
 800347e:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003480:	f7ff fdde 	bl	8003040 <HAL_GetTick>
 8003484:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8003486:	e012      	b.n	80034ae <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003488:	f7ff fdda 	bl	8003040 <HAL_GetTick>
 800348c:	4602      	mov	r2, r0
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	1ad3      	subs	r3, r2, r3
 8003492:	2b0a      	cmp	r3, #10
 8003494:	d90b      	bls.n	80034ae <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800349a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	2205      	movs	r2, #5
 80034a6:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 80034aa:	2301      	movs	r3, #1
 80034ac:	e012      	b.n	80034d4 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	685b      	ldr	r3, [r3, #4]
 80034b4:	f003 0301 	and.w	r3, r3, #1
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d1e5      	bne.n	8003488 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	2200      	movs	r2, #0
 80034c0:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 80034c2:	2300      	movs	r3, #0
 80034c4:	e006      	b.n	80034d4 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034ca:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80034d2:	2301      	movs	r3, #1
  }
}
 80034d4:	4618      	mov	r0, r3
 80034d6:	3710      	adds	r7, #16
 80034d8:	46bd      	mov	sp, r7
 80034da:	bd80      	pop	{r7, pc}

080034dc <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 80034dc:	b480      	push	{r7}
 80034de:	b089      	sub	sp, #36	; 0x24
 80034e0:	af00      	add	r7, sp, #0
 80034e2:	60f8      	str	r0, [r7, #12]
 80034e4:	60b9      	str	r1, [r7, #8]
 80034e6:	607a      	str	r2, [r7, #4]
 80034e8:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	f893 3020 	ldrb.w	r3, [r3, #32]
 80034f0:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	689b      	ldr	r3, [r3, #8]
 80034f8:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 80034fa:	7ffb      	ldrb	r3, [r7, #31]
 80034fc:	2b01      	cmp	r3, #1
 80034fe:	d003      	beq.n	8003508 <HAL_CAN_AddTxMessage+0x2c>
 8003500:	7ffb      	ldrb	r3, [r7, #31]
 8003502:	2b02      	cmp	r3, #2
 8003504:	f040 80b8 	bne.w	8003678 <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8003508:	69bb      	ldr	r3, [r7, #24]
 800350a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800350e:	2b00      	cmp	r3, #0
 8003510:	d10a      	bne.n	8003528 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8003512:	69bb      	ldr	r3, [r7, #24]
 8003514:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8003518:	2b00      	cmp	r3, #0
 800351a:	d105      	bne.n	8003528 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 800351c:	69bb      	ldr	r3, [r7, #24]
 800351e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8003522:	2b00      	cmp	r3, #0
 8003524:	f000 80a0 	beq.w	8003668 <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8003528:	69bb      	ldr	r3, [r7, #24]
 800352a:	0e1b      	lsrs	r3, r3, #24
 800352c:	f003 0303 	and.w	r3, r3, #3
 8003530:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 8003532:	697b      	ldr	r3, [r7, #20]
 8003534:	2b02      	cmp	r3, #2
 8003536:	d907      	bls.n	8003548 <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800353c:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8003544:	2301      	movs	r3, #1
 8003546:	e09e      	b.n	8003686 <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8003548:	2201      	movs	r2, #1
 800354a:	697b      	ldr	r3, [r7, #20]
 800354c:	409a      	lsls	r2, r3
 800354e:	683b      	ldr	r3, [r7, #0]
 8003550:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8003552:	68bb      	ldr	r3, [r7, #8]
 8003554:	689b      	ldr	r3, [r3, #8]
 8003556:	2b00      	cmp	r3, #0
 8003558:	d10d      	bne.n	8003576 <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800355a:	68bb      	ldr	r3, [r7, #8]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8003560:	68bb      	ldr	r3, [r7, #8]
 8003562:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8003564:	68f9      	ldr	r1, [r7, #12]
 8003566:	6809      	ldr	r1, [r1, #0]
 8003568:	431a      	orrs	r2, r3
 800356a:	697b      	ldr	r3, [r7, #20]
 800356c:	3318      	adds	r3, #24
 800356e:	011b      	lsls	r3, r3, #4
 8003570:	440b      	add	r3, r1
 8003572:	601a      	str	r2, [r3, #0]
 8003574:	e00f      	b.n	8003596 <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003576:	68bb      	ldr	r3, [r7, #8]
 8003578:	685b      	ldr	r3, [r3, #4]
 800357a:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 800357c:	68bb      	ldr	r3, [r7, #8]
 800357e:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003580:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8003582:	68bb      	ldr	r3, [r7, #8]
 8003584:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003586:	68f9      	ldr	r1, [r7, #12]
 8003588:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 800358a:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800358c:	697b      	ldr	r3, [r7, #20]
 800358e:	3318      	adds	r3, #24
 8003590:	011b      	lsls	r3, r3, #4
 8003592:	440b      	add	r3, r1
 8003594:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	6819      	ldr	r1, [r3, #0]
 800359a:	68bb      	ldr	r3, [r7, #8]
 800359c:	691a      	ldr	r2, [r3, #16]
 800359e:	697b      	ldr	r3, [r7, #20]
 80035a0:	3318      	adds	r3, #24
 80035a2:	011b      	lsls	r3, r3, #4
 80035a4:	440b      	add	r3, r1
 80035a6:	3304      	adds	r3, #4
 80035a8:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 80035aa:	68bb      	ldr	r3, [r7, #8]
 80035ac:	7d1b      	ldrb	r3, [r3, #20]
 80035ae:	2b01      	cmp	r3, #1
 80035b0:	d111      	bne.n	80035d6 <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	681a      	ldr	r2, [r3, #0]
 80035b6:	697b      	ldr	r3, [r7, #20]
 80035b8:	3318      	adds	r3, #24
 80035ba:	011b      	lsls	r3, r3, #4
 80035bc:	4413      	add	r3, r2
 80035be:	3304      	adds	r3, #4
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	68fa      	ldr	r2, [r7, #12]
 80035c4:	6811      	ldr	r1, [r2, #0]
 80035c6:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80035ca:	697b      	ldr	r3, [r7, #20]
 80035cc:	3318      	adds	r3, #24
 80035ce:	011b      	lsls	r3, r3, #4
 80035d0:	440b      	add	r3, r1
 80035d2:	3304      	adds	r3, #4
 80035d4:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	3307      	adds	r3, #7
 80035da:	781b      	ldrb	r3, [r3, #0]
 80035dc:	061a      	lsls	r2, r3, #24
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	3306      	adds	r3, #6
 80035e2:	781b      	ldrb	r3, [r3, #0]
 80035e4:	041b      	lsls	r3, r3, #16
 80035e6:	431a      	orrs	r2, r3
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	3305      	adds	r3, #5
 80035ec:	781b      	ldrb	r3, [r3, #0]
 80035ee:	021b      	lsls	r3, r3, #8
 80035f0:	4313      	orrs	r3, r2
 80035f2:	687a      	ldr	r2, [r7, #4]
 80035f4:	3204      	adds	r2, #4
 80035f6:	7812      	ldrb	r2, [r2, #0]
 80035f8:	4610      	mov	r0, r2
 80035fa:	68fa      	ldr	r2, [r7, #12]
 80035fc:	6811      	ldr	r1, [r2, #0]
 80035fe:	ea43 0200 	orr.w	r2, r3, r0
 8003602:	697b      	ldr	r3, [r7, #20]
 8003604:	011b      	lsls	r3, r3, #4
 8003606:	440b      	add	r3, r1
 8003608:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 800360c:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	3303      	adds	r3, #3
 8003612:	781b      	ldrb	r3, [r3, #0]
 8003614:	061a      	lsls	r2, r3, #24
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	3302      	adds	r3, #2
 800361a:	781b      	ldrb	r3, [r3, #0]
 800361c:	041b      	lsls	r3, r3, #16
 800361e:	431a      	orrs	r2, r3
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	3301      	adds	r3, #1
 8003624:	781b      	ldrb	r3, [r3, #0]
 8003626:	021b      	lsls	r3, r3, #8
 8003628:	4313      	orrs	r3, r2
 800362a:	687a      	ldr	r2, [r7, #4]
 800362c:	7812      	ldrb	r2, [r2, #0]
 800362e:	4610      	mov	r0, r2
 8003630:	68fa      	ldr	r2, [r7, #12]
 8003632:	6811      	ldr	r1, [r2, #0]
 8003634:	ea43 0200 	orr.w	r2, r3, r0
 8003638:	697b      	ldr	r3, [r7, #20]
 800363a:	011b      	lsls	r3, r3, #4
 800363c:	440b      	add	r3, r1
 800363e:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8003642:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	681a      	ldr	r2, [r3, #0]
 8003648:	697b      	ldr	r3, [r7, #20]
 800364a:	3318      	adds	r3, #24
 800364c:	011b      	lsls	r3, r3, #4
 800364e:	4413      	add	r3, r2
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	68fa      	ldr	r2, [r7, #12]
 8003654:	6811      	ldr	r1, [r2, #0]
 8003656:	f043 0201 	orr.w	r2, r3, #1
 800365a:	697b      	ldr	r3, [r7, #20]
 800365c:	3318      	adds	r3, #24
 800365e:	011b      	lsls	r3, r3, #4
 8003660:	440b      	add	r3, r1
 8003662:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8003664:	2300      	movs	r3, #0
 8003666:	e00e      	b.n	8003686 <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800366c:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8003674:	2301      	movs	r3, #1
 8003676:	e006      	b.n	8003686 <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800367c:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003684:	2301      	movs	r3, #1
  }
}
 8003686:	4618      	mov	r0, r3
 8003688:	3724      	adds	r7, #36	; 0x24
 800368a:	46bd      	mov	sp, r7
 800368c:	bc80      	pop	{r7}
 800368e:	4770      	bx	lr

08003690 <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(CAN_HandleTypeDef *hcan)
{
 8003690:	b480      	push	{r7}
 8003692:	b085      	sub	sp, #20
 8003694:	af00      	add	r7, sp, #0
 8003696:	6078      	str	r0, [r7, #4]
  uint32_t freelevel = 0U;
 8003698:	2300      	movs	r3, #0
 800369a:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	f893 3020 	ldrb.w	r3, [r3, #32]
 80036a2:	72fb      	strb	r3, [r7, #11]

  if ((state == HAL_CAN_STATE_READY) ||
 80036a4:	7afb      	ldrb	r3, [r7, #11]
 80036a6:	2b01      	cmp	r3, #1
 80036a8:	d002      	beq.n	80036b0 <HAL_CAN_GetTxMailboxesFreeLevel+0x20>
 80036aa:	7afb      	ldrb	r3, [r7, #11]
 80036ac:	2b02      	cmp	r3, #2
 80036ae:	d11d      	bne.n	80036ec <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	689b      	ldr	r3, [r3, #8]
 80036b6:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d002      	beq.n	80036c4 <HAL_CAN_GetTxMailboxesFreeLevel+0x34>
    {
      freelevel++;
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	3301      	adds	r3, #1
 80036c2:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	689b      	ldr	r3, [r3, #8]
 80036ca:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d002      	beq.n	80036d8 <HAL_CAN_GetTxMailboxesFreeLevel+0x48>
    {
      freelevel++;
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	3301      	adds	r3, #1
 80036d6:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	689b      	ldr	r3, [r3, #8]
 80036de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d002      	beq.n	80036ec <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
    {
      freelevel++;
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	3301      	adds	r3, #1
 80036ea:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
 80036ec:	68fb      	ldr	r3, [r7, #12]
}
 80036ee:	4618      	mov	r0, r3
 80036f0:	3714      	adds	r7, #20
 80036f2:	46bd      	mov	sp, r7
 80036f4:	bc80      	pop	{r7}
 80036f6:	4770      	bx	lr

080036f8 <HAL_CAN_IsTxMessagePending>:
  *          - 0 : No pending transmission request on any selected Tx Mailboxes.
  *          - 1 : Pending transmission request on at least one of the selected
  *                Tx Mailbox.
  */
uint32_t HAL_CAN_IsTxMessagePending(CAN_HandleTypeDef *hcan, uint32_t TxMailboxes)
{
 80036f8:	b480      	push	{r7}
 80036fa:	b085      	sub	sp, #20
 80036fc:	af00      	add	r7, sp, #0
 80036fe:	6078      	str	r0, [r7, #4]
 8003700:	6039      	str	r1, [r7, #0]
  uint32_t status = 0U;
 8003702:	2300      	movs	r3, #0
 8003704:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	f893 3020 	ldrb.w	r3, [r3, #32]
 800370c:	72fb      	strb	r3, [r7, #11]

  /* Check function parameters */
  assert_param(IS_CAN_TX_MAILBOX_LIST(TxMailboxes));

  if ((state == HAL_CAN_STATE_READY) ||
 800370e:	7afb      	ldrb	r3, [r7, #11]
 8003710:	2b01      	cmp	r3, #1
 8003712:	d002      	beq.n	800371a <HAL_CAN_IsTxMessagePending+0x22>
 8003714:	7afb      	ldrb	r3, [r7, #11]
 8003716:	2b02      	cmp	r3, #2
 8003718:	d10b      	bne.n	8003732 <HAL_CAN_IsTxMessagePending+0x3a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check pending transmission request on the selected Tx Mailboxes */
    if ((hcan->Instance->TSR & (TxMailboxes << CAN_TSR_TME0_Pos)) != (TxMailboxes << CAN_TSR_TME0_Pos))
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	689a      	ldr	r2, [r3, #8]
 8003720:	683b      	ldr	r3, [r7, #0]
 8003722:	069b      	lsls	r3, r3, #26
 8003724:	401a      	ands	r2, r3
 8003726:	683b      	ldr	r3, [r7, #0]
 8003728:	069b      	lsls	r3, r3, #26
 800372a:	429a      	cmp	r2, r3
 800372c:	d001      	beq.n	8003732 <HAL_CAN_IsTxMessagePending+0x3a>
    {
      status = 1U;
 800372e:	2301      	movs	r3, #1
 8003730:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return status */
  return status;
 8003732:	68fb      	ldr	r3, [r7, #12]
}
 8003734:	4618      	mov	r0, r3
 8003736:	3714      	adds	r7, #20
 8003738:	46bd      	mov	sp, r7
 800373a:	bc80      	pop	{r7}
 800373c:	4770      	bx	lr

0800373e <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 800373e:	b480      	push	{r7}
 8003740:	b087      	sub	sp, #28
 8003742:	af00      	add	r7, sp, #0
 8003744:	60f8      	str	r0, [r7, #12]
 8003746:	60b9      	str	r1, [r7, #8]
 8003748:	607a      	str	r2, [r7, #4]
 800374a:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003752:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8003754:	7dfb      	ldrb	r3, [r7, #23]
 8003756:	2b01      	cmp	r3, #1
 8003758:	d003      	beq.n	8003762 <HAL_CAN_GetRxMessage+0x24>
 800375a:	7dfb      	ldrb	r3, [r7, #23]
 800375c:	2b02      	cmp	r3, #2
 800375e:	f040 80f3 	bne.w	8003948 <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8003762:	68bb      	ldr	r3, [r7, #8]
 8003764:	2b00      	cmp	r3, #0
 8003766:	d10e      	bne.n	8003786 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	68db      	ldr	r3, [r3, #12]
 800376e:	f003 0303 	and.w	r3, r3, #3
 8003772:	2b00      	cmp	r3, #0
 8003774:	d116      	bne.n	80037a4 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800377a:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8003782:	2301      	movs	r3, #1
 8003784:	e0e7      	b.n	8003956 <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	691b      	ldr	r3, [r3, #16]
 800378c:	f003 0303 	and.w	r3, r3, #3
 8003790:	2b00      	cmp	r3, #0
 8003792:	d107      	bne.n	80037a4 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003798:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80037a0:	2301      	movs	r3, #1
 80037a2:	e0d8      	b.n	8003956 <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	681a      	ldr	r2, [r3, #0]
 80037a8:	68bb      	ldr	r3, [r7, #8]
 80037aa:	331b      	adds	r3, #27
 80037ac:	011b      	lsls	r3, r3, #4
 80037ae:	4413      	add	r3, r2
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	f003 0204 	and.w	r2, r3, #4
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	689b      	ldr	r3, [r3, #8]
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d10c      	bne.n	80037dc <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	681a      	ldr	r2, [r3, #0]
 80037c6:	68bb      	ldr	r3, [r7, #8]
 80037c8:	331b      	adds	r3, #27
 80037ca:	011b      	lsls	r3, r3, #4
 80037cc:	4413      	add	r3, r2
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	0d5b      	lsrs	r3, r3, #21
 80037d2:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	601a      	str	r2, [r3, #0]
 80037da:	e00b      	b.n	80037f4 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	681a      	ldr	r2, [r3, #0]
 80037e0:	68bb      	ldr	r3, [r7, #8]
 80037e2:	331b      	adds	r3, #27
 80037e4:	011b      	lsls	r3, r3, #4
 80037e6:	4413      	add	r3, r2
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	08db      	lsrs	r3, r3, #3
 80037ec:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	681a      	ldr	r2, [r3, #0]
 80037f8:	68bb      	ldr	r3, [r7, #8]
 80037fa:	331b      	adds	r3, #27
 80037fc:	011b      	lsls	r3, r3, #4
 80037fe:	4413      	add	r3, r2
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	f003 0202 	and.w	r2, r3, #2
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	681a      	ldr	r2, [r3, #0]
 800380e:	68bb      	ldr	r3, [r7, #8]
 8003810:	331b      	adds	r3, #27
 8003812:	011b      	lsls	r3, r3, #4
 8003814:	4413      	add	r3, r2
 8003816:	3304      	adds	r3, #4
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	f003 020f 	and.w	r2, r3, #15
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	681a      	ldr	r2, [r3, #0]
 8003826:	68bb      	ldr	r3, [r7, #8]
 8003828:	331b      	adds	r3, #27
 800382a:	011b      	lsls	r3, r3, #4
 800382c:	4413      	add	r3, r2
 800382e:	3304      	adds	r3, #4
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	0a1b      	lsrs	r3, r3, #8
 8003834:	b2da      	uxtb	r2, r3
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	681a      	ldr	r2, [r3, #0]
 800383e:	68bb      	ldr	r3, [r7, #8]
 8003840:	331b      	adds	r3, #27
 8003842:	011b      	lsls	r3, r3, #4
 8003844:	4413      	add	r3, r2
 8003846:	3304      	adds	r3, #4
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	0c1b      	lsrs	r3, r3, #16
 800384c:	b29a      	uxth	r2, r3
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	681a      	ldr	r2, [r3, #0]
 8003856:	68bb      	ldr	r3, [r7, #8]
 8003858:	011b      	lsls	r3, r3, #4
 800385a:	4413      	add	r3, r2
 800385c:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	b2da      	uxtb	r2, r3
 8003864:	683b      	ldr	r3, [r7, #0]
 8003866:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	681a      	ldr	r2, [r3, #0]
 800386c:	68bb      	ldr	r3, [r7, #8]
 800386e:	011b      	lsls	r3, r3, #4
 8003870:	4413      	add	r3, r2
 8003872:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	0a1a      	lsrs	r2, r3, #8
 800387a:	683b      	ldr	r3, [r7, #0]
 800387c:	3301      	adds	r3, #1
 800387e:	b2d2      	uxtb	r2, r2
 8003880:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	681a      	ldr	r2, [r3, #0]
 8003886:	68bb      	ldr	r3, [r7, #8]
 8003888:	011b      	lsls	r3, r3, #4
 800388a:	4413      	add	r3, r2
 800388c:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	0c1a      	lsrs	r2, r3, #16
 8003894:	683b      	ldr	r3, [r7, #0]
 8003896:	3302      	adds	r3, #2
 8003898:	b2d2      	uxtb	r2, r2
 800389a:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	681a      	ldr	r2, [r3, #0]
 80038a0:	68bb      	ldr	r3, [r7, #8]
 80038a2:	011b      	lsls	r3, r3, #4
 80038a4:	4413      	add	r3, r2
 80038a6:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	0e1a      	lsrs	r2, r3, #24
 80038ae:	683b      	ldr	r3, [r7, #0]
 80038b0:	3303      	adds	r3, #3
 80038b2:	b2d2      	uxtb	r2, r2
 80038b4:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	681a      	ldr	r2, [r3, #0]
 80038ba:	68bb      	ldr	r3, [r7, #8]
 80038bc:	011b      	lsls	r3, r3, #4
 80038be:	4413      	add	r3, r2
 80038c0:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80038c4:	681a      	ldr	r2, [r3, #0]
 80038c6:	683b      	ldr	r3, [r7, #0]
 80038c8:	3304      	adds	r3, #4
 80038ca:	b2d2      	uxtb	r2, r2
 80038cc:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	681a      	ldr	r2, [r3, #0]
 80038d2:	68bb      	ldr	r3, [r7, #8]
 80038d4:	011b      	lsls	r3, r3, #4
 80038d6:	4413      	add	r3, r2
 80038d8:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	0a1a      	lsrs	r2, r3, #8
 80038e0:	683b      	ldr	r3, [r7, #0]
 80038e2:	3305      	adds	r3, #5
 80038e4:	b2d2      	uxtb	r2, r2
 80038e6:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	681a      	ldr	r2, [r3, #0]
 80038ec:	68bb      	ldr	r3, [r7, #8]
 80038ee:	011b      	lsls	r3, r3, #4
 80038f0:	4413      	add	r3, r2
 80038f2:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	0c1a      	lsrs	r2, r3, #16
 80038fa:	683b      	ldr	r3, [r7, #0]
 80038fc:	3306      	adds	r3, #6
 80038fe:	b2d2      	uxtb	r2, r2
 8003900:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	681a      	ldr	r2, [r3, #0]
 8003906:	68bb      	ldr	r3, [r7, #8]
 8003908:	011b      	lsls	r3, r3, #4
 800390a:	4413      	add	r3, r2
 800390c:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	0e1a      	lsrs	r2, r3, #24
 8003914:	683b      	ldr	r3, [r7, #0]
 8003916:	3307      	adds	r3, #7
 8003918:	b2d2      	uxtb	r2, r2
 800391a:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800391c:	68bb      	ldr	r3, [r7, #8]
 800391e:	2b00      	cmp	r3, #0
 8003920:	d108      	bne.n	8003934 <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	68da      	ldr	r2, [r3, #12]
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	f042 0220 	orr.w	r2, r2, #32
 8003930:	60da      	str	r2, [r3, #12]
 8003932:	e007      	b.n	8003944 <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	691a      	ldr	r2, [r3, #16]
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	f042 0220 	orr.w	r2, r2, #32
 8003942:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8003944:	2300      	movs	r3, #0
 8003946:	e006      	b.n	8003956 <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800394c:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003954:	2301      	movs	r3, #1
  }
}
 8003956:	4618      	mov	r0, r3
 8003958:	371c      	adds	r7, #28
 800395a:	46bd      	mov	sp, r7
 800395c:	bc80      	pop	{r7}
 800395e:	4770      	bx	lr

08003960 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8003960:	b480      	push	{r7}
 8003962:	b085      	sub	sp, #20
 8003964:	af00      	add	r7, sp, #0
 8003966:	6078      	str	r0, [r7, #4]
 8003968:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003970:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8003972:	7bfb      	ldrb	r3, [r7, #15]
 8003974:	2b01      	cmp	r3, #1
 8003976:	d002      	beq.n	800397e <HAL_CAN_ActivateNotification+0x1e>
 8003978:	7bfb      	ldrb	r3, [r7, #15]
 800397a:	2b02      	cmp	r3, #2
 800397c:	d109      	bne.n	8003992 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	6959      	ldr	r1, [r3, #20]
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	683a      	ldr	r2, [r7, #0]
 800398a:	430a      	orrs	r2, r1
 800398c:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 800398e:	2300      	movs	r3, #0
 8003990:	e006      	b.n	80039a0 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003996:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800399e:	2301      	movs	r3, #1
  }
}
 80039a0:	4618      	mov	r0, r3
 80039a2:	3714      	adds	r7, #20
 80039a4:	46bd      	mov	sp, r7
 80039a6:	bc80      	pop	{r7}
 80039a8:	4770      	bx	lr

080039aa <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 80039aa:	b580      	push	{r7, lr}
 80039ac:	b08a      	sub	sp, #40	; 0x28
 80039ae:	af00      	add	r7, sp, #0
 80039b0:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 80039b2:	2300      	movs	r3, #0
 80039b4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	695b      	ldr	r3, [r3, #20]
 80039bc:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	685b      	ldr	r3, [r3, #4]
 80039c4:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	689b      	ldr	r3, [r3, #8]
 80039cc:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	68db      	ldr	r3, [r3, #12]
 80039d4:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	691b      	ldr	r3, [r3, #16]
 80039dc:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	699b      	ldr	r3, [r3, #24]
 80039e4:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80039e6:	6a3b      	ldr	r3, [r7, #32]
 80039e8:	f003 0301 	and.w	r3, r3, #1
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d07c      	beq.n	8003aea <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80039f0:	69bb      	ldr	r3, [r7, #24]
 80039f2:	f003 0301 	and.w	r3, r3, #1
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d023      	beq.n	8003a42 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	2201      	movs	r2, #1
 8003a00:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8003a02:	69bb      	ldr	r3, [r7, #24]
 8003a04:	f003 0302 	and.w	r3, r3, #2
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d003      	beq.n	8003a14 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8003a0c:	6878      	ldr	r0, [r7, #4]
 8003a0e:	f000 f983 	bl	8003d18 <HAL_CAN_TxMailbox0CompleteCallback>
 8003a12:	e016      	b.n	8003a42 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8003a14:	69bb      	ldr	r3, [r7, #24]
 8003a16:	f003 0304 	and.w	r3, r3, #4
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d004      	beq.n	8003a28 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8003a1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a20:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003a24:	627b      	str	r3, [r7, #36]	; 0x24
 8003a26:	e00c      	b.n	8003a42 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8003a28:	69bb      	ldr	r3, [r7, #24]
 8003a2a:	f003 0308 	and.w	r3, r3, #8
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d004      	beq.n	8003a3c <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8003a32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a34:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003a38:	627b      	str	r3, [r7, #36]	; 0x24
 8003a3a:	e002      	b.n	8003a42 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8003a3c:	6878      	ldr	r0, [r7, #4]
 8003a3e:	f000 f986 	bl	8003d4e <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8003a42:	69bb      	ldr	r3, [r7, #24]
 8003a44:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d024      	beq.n	8003a96 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003a54:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8003a56:	69bb      	ldr	r3, [r7, #24]
 8003a58:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d003      	beq.n	8003a68 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8003a60:	6878      	ldr	r0, [r7, #4]
 8003a62:	f000 f962 	bl	8003d2a <HAL_CAN_TxMailbox1CompleteCallback>
 8003a66:	e016      	b.n	8003a96 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8003a68:	69bb      	ldr	r3, [r7, #24]
 8003a6a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d004      	beq.n	8003a7c <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8003a72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a74:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003a78:	627b      	str	r3, [r7, #36]	; 0x24
 8003a7a:	e00c      	b.n	8003a96 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8003a7c:	69bb      	ldr	r3, [r7, #24]
 8003a7e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d004      	beq.n	8003a90 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8003a86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a88:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003a8c:	627b      	str	r3, [r7, #36]	; 0x24
 8003a8e:	e002      	b.n	8003a96 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8003a90:	6878      	ldr	r0, [r7, #4]
 8003a92:	f000 f965 	bl	8003d60 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8003a96:	69bb      	ldr	r3, [r7, #24]
 8003a98:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d024      	beq.n	8003aea <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8003aa8:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8003aaa:	69bb      	ldr	r3, [r7, #24]
 8003aac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d003      	beq.n	8003abc <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8003ab4:	6878      	ldr	r0, [r7, #4]
 8003ab6:	f000 f941 	bl	8003d3c <HAL_CAN_TxMailbox2CompleteCallback>
 8003aba:	e016      	b.n	8003aea <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8003abc:	69bb      	ldr	r3, [r7, #24]
 8003abe:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d004      	beq.n	8003ad0 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8003ac6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ac8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003acc:	627b      	str	r3, [r7, #36]	; 0x24
 8003ace:	e00c      	b.n	8003aea <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8003ad0:	69bb      	ldr	r3, [r7, #24]
 8003ad2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d004      	beq.n	8003ae4 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8003ada:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003adc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003ae0:	627b      	str	r3, [r7, #36]	; 0x24
 8003ae2:	e002      	b.n	8003aea <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8003ae4:	6878      	ldr	r0, [r7, #4]
 8003ae6:	f000 f944 	bl	8003d72 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8003aea:	6a3b      	ldr	r3, [r7, #32]
 8003aec:	f003 0308 	and.w	r3, r3, #8
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d00c      	beq.n	8003b0e <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8003af4:	697b      	ldr	r3, [r7, #20]
 8003af6:	f003 0310 	and.w	r3, r3, #16
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d007      	beq.n	8003b0e <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8003afe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b00:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003b04:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	2210      	movs	r2, #16
 8003b0c:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8003b0e:	6a3b      	ldr	r3, [r7, #32]
 8003b10:	f003 0304 	and.w	r3, r3, #4
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d00b      	beq.n	8003b30 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8003b18:	697b      	ldr	r3, [r7, #20]
 8003b1a:	f003 0308 	and.w	r3, r3, #8
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d006      	beq.n	8003b30 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	2208      	movs	r2, #8
 8003b28:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8003b2a:	6878      	ldr	r0, [r7, #4]
 8003b2c:	f000 f92a 	bl	8003d84 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8003b30:	6a3b      	ldr	r3, [r7, #32]
 8003b32:	f003 0302 	and.w	r3, r3, #2
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d009      	beq.n	8003b4e <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	68db      	ldr	r3, [r3, #12]
 8003b40:	f003 0303 	and.w	r3, r3, #3
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d002      	beq.n	8003b4e <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8003b48:	6878      	ldr	r0, [r7, #4]
 8003b4a:	f7fe fc49 	bl	80023e0 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8003b4e:	6a3b      	ldr	r3, [r7, #32]
 8003b50:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d00c      	beq.n	8003b72 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8003b58:	693b      	ldr	r3, [r7, #16]
 8003b5a:	f003 0310 	and.w	r3, r3, #16
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d007      	beq.n	8003b72 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8003b62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b64:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003b68:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	2210      	movs	r2, #16
 8003b70:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8003b72:	6a3b      	ldr	r3, [r7, #32]
 8003b74:	f003 0320 	and.w	r3, r3, #32
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d00b      	beq.n	8003b94 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8003b7c:	693b      	ldr	r3, [r7, #16]
 8003b7e:	f003 0308 	and.w	r3, r3, #8
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d006      	beq.n	8003b94 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	2208      	movs	r2, #8
 8003b8c:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8003b8e:	6878      	ldr	r0, [r7, #4]
 8003b90:	f000 f901 	bl	8003d96 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8003b94:	6a3b      	ldr	r3, [r7, #32]
 8003b96:	f003 0310 	and.w	r3, r3, #16
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d009      	beq.n	8003bb2 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	691b      	ldr	r3, [r3, #16]
 8003ba4:	f003 0303 	and.w	r3, r3, #3
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d002      	beq.n	8003bb2 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8003bac:	6878      	ldr	r0, [r7, #4]
 8003bae:	f7fe fc39 	bl	8002424 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8003bb2:	6a3b      	ldr	r3, [r7, #32]
 8003bb4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d00b      	beq.n	8003bd4 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8003bbc:	69fb      	ldr	r3, [r7, #28]
 8003bbe:	f003 0310 	and.w	r3, r3, #16
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d006      	beq.n	8003bd4 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	2210      	movs	r2, #16
 8003bcc:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8003bce:	6878      	ldr	r0, [r7, #4]
 8003bd0:	f000 f8ea 	bl	8003da8 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8003bd4:	6a3b      	ldr	r3, [r7, #32]
 8003bd6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d00b      	beq.n	8003bf6 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8003bde:	69fb      	ldr	r3, [r7, #28]
 8003be0:	f003 0308 	and.w	r3, r3, #8
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d006      	beq.n	8003bf6 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	2208      	movs	r2, #8
 8003bee:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8003bf0:	6878      	ldr	r0, [r7, #4]
 8003bf2:	f000 f8e2 	bl	8003dba <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8003bf6:	6a3b      	ldr	r3, [r7, #32]
 8003bf8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d07b      	beq.n	8003cf8 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8003c00:	69fb      	ldr	r3, [r7, #28]
 8003c02:	f003 0304 	and.w	r3, r3, #4
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d072      	beq.n	8003cf0 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8003c0a:	6a3b      	ldr	r3, [r7, #32]
 8003c0c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d008      	beq.n	8003c26 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d003      	beq.n	8003c26 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8003c1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c20:	f043 0301 	orr.w	r3, r3, #1
 8003c24:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8003c26:	6a3b      	ldr	r3, [r7, #32]
 8003c28:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d008      	beq.n	8003c42 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d003      	beq.n	8003c42 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8003c3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c3c:	f043 0302 	orr.w	r3, r3, #2
 8003c40:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8003c42:	6a3b      	ldr	r3, [r7, #32]
 8003c44:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d008      	beq.n	8003c5e <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d003      	beq.n	8003c5e <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8003c56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c58:	f043 0304 	orr.w	r3, r3, #4
 8003c5c:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8003c5e:	6a3b      	ldr	r3, [r7, #32]
 8003c60:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d043      	beq.n	8003cf0 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d03e      	beq.n	8003cf0 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8003c78:	2b60      	cmp	r3, #96	; 0x60
 8003c7a:	d02b      	beq.n	8003cd4 <HAL_CAN_IRQHandler+0x32a>
 8003c7c:	2b60      	cmp	r3, #96	; 0x60
 8003c7e:	d82e      	bhi.n	8003cde <HAL_CAN_IRQHandler+0x334>
 8003c80:	2b50      	cmp	r3, #80	; 0x50
 8003c82:	d022      	beq.n	8003cca <HAL_CAN_IRQHandler+0x320>
 8003c84:	2b50      	cmp	r3, #80	; 0x50
 8003c86:	d82a      	bhi.n	8003cde <HAL_CAN_IRQHandler+0x334>
 8003c88:	2b40      	cmp	r3, #64	; 0x40
 8003c8a:	d019      	beq.n	8003cc0 <HAL_CAN_IRQHandler+0x316>
 8003c8c:	2b40      	cmp	r3, #64	; 0x40
 8003c8e:	d826      	bhi.n	8003cde <HAL_CAN_IRQHandler+0x334>
 8003c90:	2b30      	cmp	r3, #48	; 0x30
 8003c92:	d010      	beq.n	8003cb6 <HAL_CAN_IRQHandler+0x30c>
 8003c94:	2b30      	cmp	r3, #48	; 0x30
 8003c96:	d822      	bhi.n	8003cde <HAL_CAN_IRQHandler+0x334>
 8003c98:	2b10      	cmp	r3, #16
 8003c9a:	d002      	beq.n	8003ca2 <HAL_CAN_IRQHandler+0x2f8>
 8003c9c:	2b20      	cmp	r3, #32
 8003c9e:	d005      	beq.n	8003cac <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8003ca0:	e01d      	b.n	8003cde <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8003ca2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ca4:	f043 0308 	orr.w	r3, r3, #8
 8003ca8:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003caa:	e019      	b.n	8003ce0 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8003cac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cae:	f043 0310 	orr.w	r3, r3, #16
 8003cb2:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003cb4:	e014      	b.n	8003ce0 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8003cb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cb8:	f043 0320 	orr.w	r3, r3, #32
 8003cbc:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003cbe:	e00f      	b.n	8003ce0 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8003cc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cc2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003cc6:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003cc8:	e00a      	b.n	8003ce0 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8003cca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ccc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003cd0:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003cd2:	e005      	b.n	8003ce0 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8003cd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cd6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003cda:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003cdc:	e000      	b.n	8003ce0 <HAL_CAN_IRQHandler+0x336>
            break;
 8003cde:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	699a      	ldr	r2, [r3, #24]
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8003cee:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	2204      	movs	r2, #4
 8003cf6:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8003cf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d008      	beq.n	8003d10 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003d02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d04:	431a      	orrs	r2, r3
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8003d0a:	6878      	ldr	r0, [r7, #4]
 8003d0c:	f7fe fc32 	bl	8002574 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8003d10:	bf00      	nop
 8003d12:	3728      	adds	r7, #40	; 0x28
 8003d14:	46bd      	mov	sp, r7
 8003d16:	bd80      	pop	{r7, pc}

08003d18 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003d18:	b480      	push	{r7}
 8003d1a:	b083      	sub	sp, #12
 8003d1c:	af00      	add	r7, sp, #0
 8003d1e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8003d20:	bf00      	nop
 8003d22:	370c      	adds	r7, #12
 8003d24:	46bd      	mov	sp, r7
 8003d26:	bc80      	pop	{r7}
 8003d28:	4770      	bx	lr

08003d2a <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003d2a:	b480      	push	{r7}
 8003d2c:	b083      	sub	sp, #12
 8003d2e:	af00      	add	r7, sp, #0
 8003d30:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8003d32:	bf00      	nop
 8003d34:	370c      	adds	r7, #12
 8003d36:	46bd      	mov	sp, r7
 8003d38:	bc80      	pop	{r7}
 8003d3a:	4770      	bx	lr

08003d3c <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003d3c:	b480      	push	{r7}
 8003d3e:	b083      	sub	sp, #12
 8003d40:	af00      	add	r7, sp, #0
 8003d42:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8003d44:	bf00      	nop
 8003d46:	370c      	adds	r7, #12
 8003d48:	46bd      	mov	sp, r7
 8003d4a:	bc80      	pop	{r7}
 8003d4c:	4770      	bx	lr

08003d4e <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003d4e:	b480      	push	{r7}
 8003d50:	b083      	sub	sp, #12
 8003d52:	af00      	add	r7, sp, #0
 8003d54:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8003d56:	bf00      	nop
 8003d58:	370c      	adds	r7, #12
 8003d5a:	46bd      	mov	sp, r7
 8003d5c:	bc80      	pop	{r7}
 8003d5e:	4770      	bx	lr

08003d60 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003d60:	b480      	push	{r7}
 8003d62:	b083      	sub	sp, #12
 8003d64:	af00      	add	r7, sp, #0
 8003d66:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8003d68:	bf00      	nop
 8003d6a:	370c      	adds	r7, #12
 8003d6c:	46bd      	mov	sp, r7
 8003d6e:	bc80      	pop	{r7}
 8003d70:	4770      	bx	lr

08003d72 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003d72:	b480      	push	{r7}
 8003d74:	b083      	sub	sp, #12
 8003d76:	af00      	add	r7, sp, #0
 8003d78:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8003d7a:	bf00      	nop
 8003d7c:	370c      	adds	r7, #12
 8003d7e:	46bd      	mov	sp, r7
 8003d80:	bc80      	pop	{r7}
 8003d82:	4770      	bx	lr

08003d84 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8003d84:	b480      	push	{r7}
 8003d86:	b083      	sub	sp, #12
 8003d88:	af00      	add	r7, sp, #0
 8003d8a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8003d8c:	bf00      	nop
 8003d8e:	370c      	adds	r7, #12
 8003d90:	46bd      	mov	sp, r7
 8003d92:	bc80      	pop	{r7}
 8003d94:	4770      	bx	lr

08003d96 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8003d96:	b480      	push	{r7}
 8003d98:	b083      	sub	sp, #12
 8003d9a:	af00      	add	r7, sp, #0
 8003d9c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8003d9e:	bf00      	nop
 8003da0:	370c      	adds	r7, #12
 8003da2:	46bd      	mov	sp, r7
 8003da4:	bc80      	pop	{r7}
 8003da6:	4770      	bx	lr

08003da8 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8003da8:	b480      	push	{r7}
 8003daa:	b083      	sub	sp, #12
 8003dac:	af00      	add	r7, sp, #0
 8003dae:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8003db0:	bf00      	nop
 8003db2:	370c      	adds	r7, #12
 8003db4:	46bd      	mov	sp, r7
 8003db6:	bc80      	pop	{r7}
 8003db8:	4770      	bx	lr

08003dba <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8003dba:	b480      	push	{r7}
 8003dbc:	b083      	sub	sp, #12
 8003dbe:	af00      	add	r7, sp, #0
 8003dc0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8003dc2:	bf00      	nop
 8003dc4:	370c      	adds	r7, #12
 8003dc6:	46bd      	mov	sp, r7
 8003dc8:	bc80      	pop	{r7}
 8003dca:	4770      	bx	lr

08003dcc <HAL_CAN_GetError>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval CAN Error Code
  */
uint32_t HAL_CAN_GetError(CAN_HandleTypeDef *hcan)
{
 8003dcc:	b480      	push	{r7}
 8003dce:	b083      	sub	sp, #12
 8003dd0:	af00      	add	r7, sp, #0
 8003dd2:	6078      	str	r0, [r7, #4]
  /* Return CAN error code */
  return hcan->ErrorCode;
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
}
 8003dd8:	4618      	mov	r0, r3
 8003dda:	370c      	adds	r7, #12
 8003ddc:	46bd      	mov	sp, r7
 8003dde:	bc80      	pop	{r7}
 8003de0:	4770      	bx	lr

08003de2 <HAL_CAN_ResetError>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ResetError(CAN_HandleTypeDef *hcan)
{
 8003de2:	b480      	push	{r7}
 8003de4:	b085      	sub	sp, #20
 8003de6:	af00      	add	r7, sp, #0
 8003de8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003dea:	2300      	movs	r3, #0
 8003dec:	73fb      	strb	r3, [r7, #15]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003df4:	73bb      	strb	r3, [r7, #14]

  if ((state == HAL_CAN_STATE_READY) ||
 8003df6:	7bbb      	ldrb	r3, [r7, #14]
 8003df8:	2b01      	cmp	r3, #1
 8003dfa:	d002      	beq.n	8003e02 <HAL_CAN_ResetError+0x20>
 8003dfc:	7bbb      	ldrb	r3, [r7, #14]
 8003dfe:	2b02      	cmp	r3, #2
 8003e00:	d103      	bne.n	8003e0a <HAL_CAN_ResetError+0x28>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Reset CAN error code */
    hcan->ErrorCode = 0U;
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	2200      	movs	r2, #0
 8003e06:	625a      	str	r2, [r3, #36]	; 0x24
 8003e08:	e007      	b.n	8003e1a <HAL_CAN_ResetError+0x38>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e0e:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	625a      	str	r2, [r3, #36]	; 0x24

    status = HAL_ERROR;
 8003e16:	2301      	movs	r3, #1
 8003e18:	73fb      	strb	r3, [r7, #15]
  }

  /* Return the status */
  return status;
 8003e1a:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e1c:	4618      	mov	r0, r3
 8003e1e:	3714      	adds	r7, #20
 8003e20:	46bd      	mov	sp, r7
 8003e22:	bc80      	pop	{r7}
 8003e24:	4770      	bx	lr
	...

08003e28 <__NVIC_SetPriorityGrouping>:
{
 8003e28:	b480      	push	{r7}
 8003e2a:	b085      	sub	sp, #20
 8003e2c:	af00      	add	r7, sp, #0
 8003e2e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	f003 0307 	and.w	r3, r3, #7
 8003e36:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003e38:	4b0c      	ldr	r3, [pc, #48]	; (8003e6c <__NVIC_SetPriorityGrouping+0x44>)
 8003e3a:	68db      	ldr	r3, [r3, #12]
 8003e3c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003e3e:	68ba      	ldr	r2, [r7, #8]
 8003e40:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003e44:	4013      	ands	r3, r2
 8003e46:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003e4c:	68bb      	ldr	r3, [r7, #8]
 8003e4e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003e50:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003e54:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003e58:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003e5a:	4a04      	ldr	r2, [pc, #16]	; (8003e6c <__NVIC_SetPriorityGrouping+0x44>)
 8003e5c:	68bb      	ldr	r3, [r7, #8]
 8003e5e:	60d3      	str	r3, [r2, #12]
}
 8003e60:	bf00      	nop
 8003e62:	3714      	adds	r7, #20
 8003e64:	46bd      	mov	sp, r7
 8003e66:	bc80      	pop	{r7}
 8003e68:	4770      	bx	lr
 8003e6a:	bf00      	nop
 8003e6c:	e000ed00 	.word	0xe000ed00

08003e70 <__NVIC_GetPriorityGrouping>:
{
 8003e70:	b480      	push	{r7}
 8003e72:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003e74:	4b04      	ldr	r3, [pc, #16]	; (8003e88 <__NVIC_GetPriorityGrouping+0x18>)
 8003e76:	68db      	ldr	r3, [r3, #12]
 8003e78:	0a1b      	lsrs	r3, r3, #8
 8003e7a:	f003 0307 	and.w	r3, r3, #7
}
 8003e7e:	4618      	mov	r0, r3
 8003e80:	46bd      	mov	sp, r7
 8003e82:	bc80      	pop	{r7}
 8003e84:	4770      	bx	lr
 8003e86:	bf00      	nop
 8003e88:	e000ed00 	.word	0xe000ed00

08003e8c <__NVIC_EnableIRQ>:
{
 8003e8c:	b480      	push	{r7}
 8003e8e:	b083      	sub	sp, #12
 8003e90:	af00      	add	r7, sp, #0
 8003e92:	4603      	mov	r3, r0
 8003e94:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003e96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	db0b      	blt.n	8003eb6 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003e9e:	79fb      	ldrb	r3, [r7, #7]
 8003ea0:	f003 021f 	and.w	r2, r3, #31
 8003ea4:	4906      	ldr	r1, [pc, #24]	; (8003ec0 <__NVIC_EnableIRQ+0x34>)
 8003ea6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003eaa:	095b      	lsrs	r3, r3, #5
 8003eac:	2001      	movs	r0, #1
 8003eae:	fa00 f202 	lsl.w	r2, r0, r2
 8003eb2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8003eb6:	bf00      	nop
 8003eb8:	370c      	adds	r7, #12
 8003eba:	46bd      	mov	sp, r7
 8003ebc:	bc80      	pop	{r7}
 8003ebe:	4770      	bx	lr
 8003ec0:	e000e100 	.word	0xe000e100

08003ec4 <__NVIC_SetPriority>:
{
 8003ec4:	b480      	push	{r7}
 8003ec6:	b083      	sub	sp, #12
 8003ec8:	af00      	add	r7, sp, #0
 8003eca:	4603      	mov	r3, r0
 8003ecc:	6039      	str	r1, [r7, #0]
 8003ece:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003ed0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	db0a      	blt.n	8003eee <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003ed8:	683b      	ldr	r3, [r7, #0]
 8003eda:	b2da      	uxtb	r2, r3
 8003edc:	490c      	ldr	r1, [pc, #48]	; (8003f10 <__NVIC_SetPriority+0x4c>)
 8003ede:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ee2:	0112      	lsls	r2, r2, #4
 8003ee4:	b2d2      	uxtb	r2, r2
 8003ee6:	440b      	add	r3, r1
 8003ee8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8003eec:	e00a      	b.n	8003f04 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003eee:	683b      	ldr	r3, [r7, #0]
 8003ef0:	b2da      	uxtb	r2, r3
 8003ef2:	4908      	ldr	r1, [pc, #32]	; (8003f14 <__NVIC_SetPriority+0x50>)
 8003ef4:	79fb      	ldrb	r3, [r7, #7]
 8003ef6:	f003 030f 	and.w	r3, r3, #15
 8003efa:	3b04      	subs	r3, #4
 8003efc:	0112      	lsls	r2, r2, #4
 8003efe:	b2d2      	uxtb	r2, r2
 8003f00:	440b      	add	r3, r1
 8003f02:	761a      	strb	r2, [r3, #24]
}
 8003f04:	bf00      	nop
 8003f06:	370c      	adds	r7, #12
 8003f08:	46bd      	mov	sp, r7
 8003f0a:	bc80      	pop	{r7}
 8003f0c:	4770      	bx	lr
 8003f0e:	bf00      	nop
 8003f10:	e000e100 	.word	0xe000e100
 8003f14:	e000ed00 	.word	0xe000ed00

08003f18 <NVIC_EncodePriority>:
{
 8003f18:	b480      	push	{r7}
 8003f1a:	b089      	sub	sp, #36	; 0x24
 8003f1c:	af00      	add	r7, sp, #0
 8003f1e:	60f8      	str	r0, [r7, #12]
 8003f20:	60b9      	str	r1, [r7, #8]
 8003f22:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	f003 0307 	and.w	r3, r3, #7
 8003f2a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003f2c:	69fb      	ldr	r3, [r7, #28]
 8003f2e:	f1c3 0307 	rsb	r3, r3, #7
 8003f32:	2b04      	cmp	r3, #4
 8003f34:	bf28      	it	cs
 8003f36:	2304      	movcs	r3, #4
 8003f38:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003f3a:	69fb      	ldr	r3, [r7, #28]
 8003f3c:	3304      	adds	r3, #4
 8003f3e:	2b06      	cmp	r3, #6
 8003f40:	d902      	bls.n	8003f48 <NVIC_EncodePriority+0x30>
 8003f42:	69fb      	ldr	r3, [r7, #28]
 8003f44:	3b03      	subs	r3, #3
 8003f46:	e000      	b.n	8003f4a <NVIC_EncodePriority+0x32>
 8003f48:	2300      	movs	r3, #0
 8003f4a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003f4c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003f50:	69bb      	ldr	r3, [r7, #24]
 8003f52:	fa02 f303 	lsl.w	r3, r2, r3
 8003f56:	43da      	mvns	r2, r3
 8003f58:	68bb      	ldr	r3, [r7, #8]
 8003f5a:	401a      	ands	r2, r3
 8003f5c:	697b      	ldr	r3, [r7, #20]
 8003f5e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003f60:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8003f64:	697b      	ldr	r3, [r7, #20]
 8003f66:	fa01 f303 	lsl.w	r3, r1, r3
 8003f6a:	43d9      	mvns	r1, r3
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003f70:	4313      	orrs	r3, r2
}
 8003f72:	4618      	mov	r0, r3
 8003f74:	3724      	adds	r7, #36	; 0x24
 8003f76:	46bd      	mov	sp, r7
 8003f78:	bc80      	pop	{r7}
 8003f7a:	4770      	bx	lr

08003f7c <SysTick_Config>:
{
 8003f7c:	b580      	push	{r7, lr}
 8003f7e:	b082      	sub	sp, #8
 8003f80:	af00      	add	r7, sp, #0
 8003f82:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	3b01      	subs	r3, #1
 8003f88:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003f8c:	d301      	bcc.n	8003f92 <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8003f8e:	2301      	movs	r3, #1
 8003f90:	e00f      	b.n	8003fb2 <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003f92:	4a0a      	ldr	r2, [pc, #40]	; (8003fbc <SysTick_Config+0x40>)
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	3b01      	subs	r3, #1
 8003f98:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003f9a:	210f      	movs	r1, #15
 8003f9c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003fa0:	f7ff ff90 	bl	8003ec4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003fa4:	4b05      	ldr	r3, [pc, #20]	; (8003fbc <SysTick_Config+0x40>)
 8003fa6:	2200      	movs	r2, #0
 8003fa8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003faa:	4b04      	ldr	r3, [pc, #16]	; (8003fbc <SysTick_Config+0x40>)
 8003fac:	2207      	movs	r2, #7
 8003fae:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8003fb0:	2300      	movs	r3, #0
}
 8003fb2:	4618      	mov	r0, r3
 8003fb4:	3708      	adds	r7, #8
 8003fb6:	46bd      	mov	sp, r7
 8003fb8:	bd80      	pop	{r7, pc}
 8003fba:	bf00      	nop
 8003fbc:	e000e010 	.word	0xe000e010

08003fc0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003fc0:	b580      	push	{r7, lr}
 8003fc2:	b082      	sub	sp, #8
 8003fc4:	af00      	add	r7, sp, #0
 8003fc6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003fc8:	6878      	ldr	r0, [r7, #4]
 8003fca:	f7ff ff2d 	bl	8003e28 <__NVIC_SetPriorityGrouping>
}
 8003fce:	bf00      	nop
 8003fd0:	3708      	adds	r7, #8
 8003fd2:	46bd      	mov	sp, r7
 8003fd4:	bd80      	pop	{r7, pc}

08003fd6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003fd6:	b580      	push	{r7, lr}
 8003fd8:	b086      	sub	sp, #24
 8003fda:	af00      	add	r7, sp, #0
 8003fdc:	4603      	mov	r3, r0
 8003fde:	60b9      	str	r1, [r7, #8]
 8003fe0:	607a      	str	r2, [r7, #4]
 8003fe2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003fe4:	2300      	movs	r3, #0
 8003fe6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003fe8:	f7ff ff42 	bl	8003e70 <__NVIC_GetPriorityGrouping>
 8003fec:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003fee:	687a      	ldr	r2, [r7, #4]
 8003ff0:	68b9      	ldr	r1, [r7, #8]
 8003ff2:	6978      	ldr	r0, [r7, #20]
 8003ff4:	f7ff ff90 	bl	8003f18 <NVIC_EncodePriority>
 8003ff8:	4602      	mov	r2, r0
 8003ffa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003ffe:	4611      	mov	r1, r2
 8004000:	4618      	mov	r0, r3
 8004002:	f7ff ff5f 	bl	8003ec4 <__NVIC_SetPriority>
}
 8004006:	bf00      	nop
 8004008:	3718      	adds	r7, #24
 800400a:	46bd      	mov	sp, r7
 800400c:	bd80      	pop	{r7, pc}

0800400e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800400e:	b580      	push	{r7, lr}
 8004010:	b082      	sub	sp, #8
 8004012:	af00      	add	r7, sp, #0
 8004014:	4603      	mov	r3, r0
 8004016:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004018:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800401c:	4618      	mov	r0, r3
 800401e:	f7ff ff35 	bl	8003e8c <__NVIC_EnableIRQ>
}
 8004022:	bf00      	nop
 8004024:	3708      	adds	r7, #8
 8004026:	46bd      	mov	sp, r7
 8004028:	bd80      	pop	{r7, pc}

0800402a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800402a:	b580      	push	{r7, lr}
 800402c:	b082      	sub	sp, #8
 800402e:	af00      	add	r7, sp, #0
 8004030:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004032:	6878      	ldr	r0, [r7, #4]
 8004034:	f7ff ffa2 	bl	8003f7c <SysTick_Config>
 8004038:	4603      	mov	r3, r0
}
 800403a:	4618      	mov	r0, r3
 800403c:	3708      	adds	r7, #8
 800403e:	46bd      	mov	sp, r7
 8004040:	bd80      	pop	{r7, pc}
	...

08004044 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8004044:	b580      	push	{r7, lr}
 8004046:	b084      	sub	sp, #16
 8004048:	af00      	add	r7, sp, #0
 800404a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800404c:	2300      	movs	r3, #0
 800404e:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8004056:	2b02      	cmp	r3, #2
 8004058:	d005      	beq.n	8004066 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	2204      	movs	r2, #4
 800405e:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8004060:	2301      	movs	r3, #1
 8004062:	73fb      	strb	r3, [r7, #15]
 8004064:	e0d6      	b.n	8004214 <HAL_DMA_Abort_IT+0x1d0>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	681a      	ldr	r2, [r3, #0]
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	f022 020e 	bic.w	r2, r2, #14
 8004074:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	681a      	ldr	r2, [r3, #0]
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	f022 0201 	bic.w	r2, r2, #1
 8004084:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	461a      	mov	r2, r3
 800408c:	4b64      	ldr	r3, [pc, #400]	; (8004220 <HAL_DMA_Abort_IT+0x1dc>)
 800408e:	429a      	cmp	r2, r3
 8004090:	d958      	bls.n	8004144 <HAL_DMA_Abort_IT+0x100>
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	4a63      	ldr	r2, [pc, #396]	; (8004224 <HAL_DMA_Abort_IT+0x1e0>)
 8004098:	4293      	cmp	r3, r2
 800409a:	d04f      	beq.n	800413c <HAL_DMA_Abort_IT+0xf8>
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	4a61      	ldr	r2, [pc, #388]	; (8004228 <HAL_DMA_Abort_IT+0x1e4>)
 80040a2:	4293      	cmp	r3, r2
 80040a4:	d048      	beq.n	8004138 <HAL_DMA_Abort_IT+0xf4>
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	4a60      	ldr	r2, [pc, #384]	; (800422c <HAL_DMA_Abort_IT+0x1e8>)
 80040ac:	4293      	cmp	r3, r2
 80040ae:	d040      	beq.n	8004132 <HAL_DMA_Abort_IT+0xee>
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	4a5e      	ldr	r2, [pc, #376]	; (8004230 <HAL_DMA_Abort_IT+0x1ec>)
 80040b6:	4293      	cmp	r3, r2
 80040b8:	d038      	beq.n	800412c <HAL_DMA_Abort_IT+0xe8>
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	4a5d      	ldr	r2, [pc, #372]	; (8004234 <HAL_DMA_Abort_IT+0x1f0>)
 80040c0:	4293      	cmp	r3, r2
 80040c2:	d030      	beq.n	8004126 <HAL_DMA_Abort_IT+0xe2>
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	4a5b      	ldr	r2, [pc, #364]	; (8004238 <HAL_DMA_Abort_IT+0x1f4>)
 80040ca:	4293      	cmp	r3, r2
 80040cc:	d028      	beq.n	8004120 <HAL_DMA_Abort_IT+0xdc>
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	4a53      	ldr	r2, [pc, #332]	; (8004220 <HAL_DMA_Abort_IT+0x1dc>)
 80040d4:	4293      	cmp	r3, r2
 80040d6:	d020      	beq.n	800411a <HAL_DMA_Abort_IT+0xd6>
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	4a57      	ldr	r2, [pc, #348]	; (800423c <HAL_DMA_Abort_IT+0x1f8>)
 80040de:	4293      	cmp	r3, r2
 80040e0:	d019      	beq.n	8004116 <HAL_DMA_Abort_IT+0xd2>
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	4a56      	ldr	r2, [pc, #344]	; (8004240 <HAL_DMA_Abort_IT+0x1fc>)
 80040e8:	4293      	cmp	r3, r2
 80040ea:	d012      	beq.n	8004112 <HAL_DMA_Abort_IT+0xce>
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	4a54      	ldr	r2, [pc, #336]	; (8004244 <HAL_DMA_Abort_IT+0x200>)
 80040f2:	4293      	cmp	r3, r2
 80040f4:	d00a      	beq.n	800410c <HAL_DMA_Abort_IT+0xc8>
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	4a53      	ldr	r2, [pc, #332]	; (8004248 <HAL_DMA_Abort_IT+0x204>)
 80040fc:	4293      	cmp	r3, r2
 80040fe:	d102      	bne.n	8004106 <HAL_DMA_Abort_IT+0xc2>
 8004100:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004104:	e01b      	b.n	800413e <HAL_DMA_Abort_IT+0xfa>
 8004106:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800410a:	e018      	b.n	800413e <HAL_DMA_Abort_IT+0xfa>
 800410c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004110:	e015      	b.n	800413e <HAL_DMA_Abort_IT+0xfa>
 8004112:	2310      	movs	r3, #16
 8004114:	e013      	b.n	800413e <HAL_DMA_Abort_IT+0xfa>
 8004116:	2301      	movs	r3, #1
 8004118:	e011      	b.n	800413e <HAL_DMA_Abort_IT+0xfa>
 800411a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800411e:	e00e      	b.n	800413e <HAL_DMA_Abort_IT+0xfa>
 8004120:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8004124:	e00b      	b.n	800413e <HAL_DMA_Abort_IT+0xfa>
 8004126:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800412a:	e008      	b.n	800413e <HAL_DMA_Abort_IT+0xfa>
 800412c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004130:	e005      	b.n	800413e <HAL_DMA_Abort_IT+0xfa>
 8004132:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004136:	e002      	b.n	800413e <HAL_DMA_Abort_IT+0xfa>
 8004138:	2310      	movs	r3, #16
 800413a:	e000      	b.n	800413e <HAL_DMA_Abort_IT+0xfa>
 800413c:	2301      	movs	r3, #1
 800413e:	4a43      	ldr	r2, [pc, #268]	; (800424c <HAL_DMA_Abort_IT+0x208>)
 8004140:	6053      	str	r3, [r2, #4]
 8004142:	e057      	b.n	80041f4 <HAL_DMA_Abort_IT+0x1b0>
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	4a36      	ldr	r2, [pc, #216]	; (8004224 <HAL_DMA_Abort_IT+0x1e0>)
 800414a:	4293      	cmp	r3, r2
 800414c:	d04f      	beq.n	80041ee <HAL_DMA_Abort_IT+0x1aa>
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	4a35      	ldr	r2, [pc, #212]	; (8004228 <HAL_DMA_Abort_IT+0x1e4>)
 8004154:	4293      	cmp	r3, r2
 8004156:	d048      	beq.n	80041ea <HAL_DMA_Abort_IT+0x1a6>
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	4a33      	ldr	r2, [pc, #204]	; (800422c <HAL_DMA_Abort_IT+0x1e8>)
 800415e:	4293      	cmp	r3, r2
 8004160:	d040      	beq.n	80041e4 <HAL_DMA_Abort_IT+0x1a0>
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	4a32      	ldr	r2, [pc, #200]	; (8004230 <HAL_DMA_Abort_IT+0x1ec>)
 8004168:	4293      	cmp	r3, r2
 800416a:	d038      	beq.n	80041de <HAL_DMA_Abort_IT+0x19a>
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	4a30      	ldr	r2, [pc, #192]	; (8004234 <HAL_DMA_Abort_IT+0x1f0>)
 8004172:	4293      	cmp	r3, r2
 8004174:	d030      	beq.n	80041d8 <HAL_DMA_Abort_IT+0x194>
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	4a2f      	ldr	r2, [pc, #188]	; (8004238 <HAL_DMA_Abort_IT+0x1f4>)
 800417c:	4293      	cmp	r3, r2
 800417e:	d028      	beq.n	80041d2 <HAL_DMA_Abort_IT+0x18e>
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	4a26      	ldr	r2, [pc, #152]	; (8004220 <HAL_DMA_Abort_IT+0x1dc>)
 8004186:	4293      	cmp	r3, r2
 8004188:	d020      	beq.n	80041cc <HAL_DMA_Abort_IT+0x188>
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	4a2b      	ldr	r2, [pc, #172]	; (800423c <HAL_DMA_Abort_IT+0x1f8>)
 8004190:	4293      	cmp	r3, r2
 8004192:	d019      	beq.n	80041c8 <HAL_DMA_Abort_IT+0x184>
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	4a29      	ldr	r2, [pc, #164]	; (8004240 <HAL_DMA_Abort_IT+0x1fc>)
 800419a:	4293      	cmp	r3, r2
 800419c:	d012      	beq.n	80041c4 <HAL_DMA_Abort_IT+0x180>
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	4a28      	ldr	r2, [pc, #160]	; (8004244 <HAL_DMA_Abort_IT+0x200>)
 80041a4:	4293      	cmp	r3, r2
 80041a6:	d00a      	beq.n	80041be <HAL_DMA_Abort_IT+0x17a>
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	4a26      	ldr	r2, [pc, #152]	; (8004248 <HAL_DMA_Abort_IT+0x204>)
 80041ae:	4293      	cmp	r3, r2
 80041b0:	d102      	bne.n	80041b8 <HAL_DMA_Abort_IT+0x174>
 80041b2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80041b6:	e01b      	b.n	80041f0 <HAL_DMA_Abort_IT+0x1ac>
 80041b8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80041bc:	e018      	b.n	80041f0 <HAL_DMA_Abort_IT+0x1ac>
 80041be:	f44f 7380 	mov.w	r3, #256	; 0x100
 80041c2:	e015      	b.n	80041f0 <HAL_DMA_Abort_IT+0x1ac>
 80041c4:	2310      	movs	r3, #16
 80041c6:	e013      	b.n	80041f0 <HAL_DMA_Abort_IT+0x1ac>
 80041c8:	2301      	movs	r3, #1
 80041ca:	e011      	b.n	80041f0 <HAL_DMA_Abort_IT+0x1ac>
 80041cc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80041d0:	e00e      	b.n	80041f0 <HAL_DMA_Abort_IT+0x1ac>
 80041d2:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80041d6:	e00b      	b.n	80041f0 <HAL_DMA_Abort_IT+0x1ac>
 80041d8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80041dc:	e008      	b.n	80041f0 <HAL_DMA_Abort_IT+0x1ac>
 80041de:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80041e2:	e005      	b.n	80041f0 <HAL_DMA_Abort_IT+0x1ac>
 80041e4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80041e8:	e002      	b.n	80041f0 <HAL_DMA_Abort_IT+0x1ac>
 80041ea:	2310      	movs	r3, #16
 80041ec:	e000      	b.n	80041f0 <HAL_DMA_Abort_IT+0x1ac>
 80041ee:	2301      	movs	r3, #1
 80041f0:	4a17      	ldr	r2, [pc, #92]	; (8004250 <HAL_DMA_Abort_IT+0x20c>)
 80041f2:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	2201      	movs	r2, #1
 80041f8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	2200      	movs	r2, #0
 8004200:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004208:	2b00      	cmp	r3, #0
 800420a:	d003      	beq.n	8004214 <HAL_DMA_Abort_IT+0x1d0>
    {
      hdma->XferAbortCallback(hdma);
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004210:	6878      	ldr	r0, [r7, #4]
 8004212:	4798      	blx	r3
    } 
  }
  return status;
 8004214:	7bfb      	ldrb	r3, [r7, #15]
}
 8004216:	4618      	mov	r0, r3
 8004218:	3710      	adds	r7, #16
 800421a:	46bd      	mov	sp, r7
 800421c:	bd80      	pop	{r7, pc}
 800421e:	bf00      	nop
 8004220:	40020080 	.word	0x40020080
 8004224:	40020008 	.word	0x40020008
 8004228:	4002001c 	.word	0x4002001c
 800422c:	40020030 	.word	0x40020030
 8004230:	40020044 	.word	0x40020044
 8004234:	40020058 	.word	0x40020058
 8004238:	4002006c 	.word	0x4002006c
 800423c:	40020408 	.word	0x40020408
 8004240:	4002041c 	.word	0x4002041c
 8004244:	40020430 	.word	0x40020430
 8004248:	40020444 	.word	0x40020444
 800424c:	40020400 	.word	0x40020400
 8004250:	40020000 	.word	0x40020000

08004254 <HAL_DMA_GetState>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8004254:	b480      	push	{r7}
 8004256:	b083      	sub	sp, #12
 8004258:	af00      	add	r7, sp, #0
 800425a:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
}
 8004262:	4618      	mov	r0, r3
 8004264:	370c      	adds	r7, #12
 8004266:	46bd      	mov	sp, r7
 8004268:	bc80      	pop	{r7}
 800426a:	4770      	bx	lr

0800426c <HAL_FLASH_Program>:
  * @param  Data:         Specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 800426c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800426e:	b087      	sub	sp, #28
 8004270:	af00      	add	r7, sp, #0
 8004272:	60f8      	str	r0, [r7, #12]
 8004274:	60b9      	str	r1, [r7, #8]
 8004276:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 800427a:	2301      	movs	r3, #1
 800427c:	75fb      	strb	r3, [r7, #23]
  uint8_t index = 0;
 800427e:	2300      	movs	r3, #0
 8004280:	75bb      	strb	r3, [r7, #22]
  uint8_t nbiterations = 0;
 8004282:	2300      	movs	r3, #0
 8004284:	757b      	strb	r3, [r7, #21]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8004286:	4b2f      	ldr	r3, [pc, #188]	; (8004344 <HAL_FLASH_Program+0xd8>)
 8004288:	7e1b      	ldrb	r3, [r3, #24]
 800428a:	2b01      	cmp	r3, #1
 800428c:	d101      	bne.n	8004292 <HAL_FLASH_Program+0x26>
 800428e:	2302      	movs	r3, #2
 8004290:	e054      	b.n	800433c <HAL_FLASH_Program+0xd0>
 8004292:	4b2c      	ldr	r3, [pc, #176]	; (8004344 <HAL_FLASH_Program+0xd8>)
 8004294:	2201      	movs	r2, #1
 8004296:	761a      	strb	r2, [r3, #24]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8004298:	f24c 3050 	movw	r0, #50000	; 0xc350
 800429c:	f000 f898 	bl	80043d0 <FLASH_WaitForLastOperation>
 80042a0:	4603      	mov	r3, r0
 80042a2:	75fb      	strb	r3, [r7, #23]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperationBank2(FLASH_TIMEOUT_VALUE);
  }
#endif /* FLASH_BANK2_END */
  
  if(status == HAL_OK)
 80042a4:	7dfb      	ldrb	r3, [r7, #23]
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d144      	bne.n	8004334 <HAL_FLASH_Program+0xc8>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	2b01      	cmp	r3, #1
 80042ae:	d102      	bne.n	80042b6 <HAL_FLASH_Program+0x4a>
    {
      /* Program halfword (16-bit) at a specified address. */
      nbiterations = 1U;
 80042b0:	2301      	movs	r3, #1
 80042b2:	757b      	strb	r3, [r7, #21]
 80042b4:	e007      	b.n	80042c6 <HAL_FLASH_Program+0x5a>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	2b02      	cmp	r3, #2
 80042ba:	d102      	bne.n	80042c2 <HAL_FLASH_Program+0x56>
    {
      /* Program word (32-bit = 2*16-bit) at a specified address. */
      nbiterations = 2U;
 80042bc:	2302      	movs	r3, #2
 80042be:	757b      	strb	r3, [r7, #21]
 80042c0:	e001      	b.n	80042c6 <HAL_FLASH_Program+0x5a>
    }
    else
    {
      /* Program double word (64-bit = 4*16-bit) at a specified address. */
      nbiterations = 4U;
 80042c2:	2304      	movs	r3, #4
 80042c4:	757b      	strb	r3, [r7, #21]
    }

    for (index = 0U; index < nbiterations; index++)
 80042c6:	2300      	movs	r3, #0
 80042c8:	75bb      	strb	r3, [r7, #22]
 80042ca:	e02d      	b.n	8004328 <HAL_FLASH_Program+0xbc>
    {
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 80042cc:	7dbb      	ldrb	r3, [r7, #22]
 80042ce:	005a      	lsls	r2, r3, #1
 80042d0:	68bb      	ldr	r3, [r7, #8]
 80042d2:	eb02 0c03 	add.w	ip, r2, r3
 80042d6:	7dbb      	ldrb	r3, [r7, #22]
 80042d8:	0119      	lsls	r1, r3, #4
 80042da:	e9d7 2300 	ldrd	r2, r3, [r7]
 80042de:	f1c1 0620 	rsb	r6, r1, #32
 80042e2:	f1a1 0020 	sub.w	r0, r1, #32
 80042e6:	fa22 f401 	lsr.w	r4, r2, r1
 80042ea:	fa03 f606 	lsl.w	r6, r3, r6
 80042ee:	4334      	orrs	r4, r6
 80042f0:	fa23 f000 	lsr.w	r0, r3, r0
 80042f4:	4304      	orrs	r4, r0
 80042f6:	fa23 f501 	lsr.w	r5, r3, r1
 80042fa:	b2a3      	uxth	r3, r4
 80042fc:	4619      	mov	r1, r3
 80042fe:	4660      	mov	r0, ip
 8004300:	f000 f84a 	bl	8004398 <FLASH_Program_HalfWord>
#if defined(FLASH_BANK2_END)
      if(Address <= FLASH_BANK1_END)
      {
#endif /* FLASH_BANK2_END */
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8004304:	f24c 3050 	movw	r0, #50000	; 0xc350
 8004308:	f000 f862 	bl	80043d0 <FLASH_WaitForLastOperation>
 800430c:	4603      	mov	r3, r0
 800430e:	75fb      	strb	r3, [r7, #23]
    
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 8004310:	4b0d      	ldr	r3, [pc, #52]	; (8004348 <HAL_FLASH_Program+0xdc>)
 8004312:	691b      	ldr	r3, [r3, #16]
 8004314:	4a0c      	ldr	r2, [pc, #48]	; (8004348 <HAL_FLASH_Program+0xdc>)
 8004316:	f023 0301 	bic.w	r3, r3, #1
 800431a:	6113      	str	r3, [r2, #16]
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR2, FLASH_CR2_PG);
      }
#endif /* FLASH_BANK2_END */
      /* In case of error, stop programation procedure */
      if (status != HAL_OK)
 800431c:	7dfb      	ldrb	r3, [r7, #23]
 800431e:	2b00      	cmp	r3, #0
 8004320:	d107      	bne.n	8004332 <HAL_FLASH_Program+0xc6>
    for (index = 0U; index < nbiterations; index++)
 8004322:	7dbb      	ldrb	r3, [r7, #22]
 8004324:	3301      	adds	r3, #1
 8004326:	75bb      	strb	r3, [r7, #22]
 8004328:	7dba      	ldrb	r2, [r7, #22]
 800432a:	7d7b      	ldrb	r3, [r7, #21]
 800432c:	429a      	cmp	r2, r3
 800432e:	d3cd      	bcc.n	80042cc <HAL_FLASH_Program+0x60>
 8004330:	e000      	b.n	8004334 <HAL_FLASH_Program+0xc8>
      {
        break;
 8004332:	bf00      	nop
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8004334:	4b03      	ldr	r3, [pc, #12]	; (8004344 <HAL_FLASH_Program+0xd8>)
 8004336:	2200      	movs	r2, #0
 8004338:	761a      	strb	r2, [r3, #24]

  return status;
 800433a:	7dfb      	ldrb	r3, [r7, #23]
}
 800433c:	4618      	mov	r0, r3
 800433e:	371c      	adds	r7, #28
 8004340:	46bd      	mov	sp, r7
 8004342:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004344:	200002f0 	.word	0x200002f0
 8004348:	40022000 	.word	0x40022000

0800434c <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 800434c:	b480      	push	{r7}
 800434e:	b083      	sub	sp, #12
 8004350:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8004352:	2300      	movs	r3, #0
 8004354:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8004356:	4b0d      	ldr	r3, [pc, #52]	; (800438c <HAL_FLASH_Unlock+0x40>)
 8004358:	691b      	ldr	r3, [r3, #16]
 800435a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800435e:	2b00      	cmp	r3, #0
 8004360:	d00d      	beq.n	800437e <HAL_FLASH_Unlock+0x32>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8004362:	4b0a      	ldr	r3, [pc, #40]	; (800438c <HAL_FLASH_Unlock+0x40>)
 8004364:	4a0a      	ldr	r2, [pc, #40]	; (8004390 <HAL_FLASH_Unlock+0x44>)
 8004366:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8004368:	4b08      	ldr	r3, [pc, #32]	; (800438c <HAL_FLASH_Unlock+0x40>)
 800436a:	4a0a      	ldr	r2, [pc, #40]	; (8004394 <HAL_FLASH_Unlock+0x48>)
 800436c:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800436e:	4b07      	ldr	r3, [pc, #28]	; (800438c <HAL_FLASH_Unlock+0x40>)
 8004370:	691b      	ldr	r3, [r3, #16]
 8004372:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004376:	2b00      	cmp	r3, #0
 8004378:	d001      	beq.n	800437e <HAL_FLASH_Unlock+0x32>
    {
      status = HAL_ERROR;
 800437a:	2301      	movs	r3, #1
 800437c:	71fb      	strb	r3, [r7, #7]
      status = HAL_ERROR;
    }
  }
#endif /* FLASH_BANK2_END */

  return status;
 800437e:	79fb      	ldrb	r3, [r7, #7]
}
 8004380:	4618      	mov	r0, r3
 8004382:	370c      	adds	r7, #12
 8004384:	46bd      	mov	sp, r7
 8004386:	bc80      	pop	{r7}
 8004388:	4770      	bx	lr
 800438a:	bf00      	nop
 800438c:	40022000 	.word	0x40022000
 8004390:	45670123 	.word	0x45670123
 8004394:	cdef89ab 	.word	0xcdef89ab

08004398 <FLASH_Program_HalfWord>:
  * @param  Address specify the address to be programmed.
  * @param  Data    specify the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8004398:	b480      	push	{r7}
 800439a:	b083      	sub	sp, #12
 800439c:	af00      	add	r7, sp, #0
 800439e:	6078      	str	r0, [r7, #4]
 80043a0:	460b      	mov	r3, r1
 80043a2:	807b      	strh	r3, [r7, #2]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80043a4:	4b08      	ldr	r3, [pc, #32]	; (80043c8 <FLASH_Program_HalfWord+0x30>)
 80043a6:	2200      	movs	r2, #0
 80043a8:	61da      	str	r2, [r3, #28]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to program the new data */
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 80043aa:	4b08      	ldr	r3, [pc, #32]	; (80043cc <FLASH_Program_HalfWord+0x34>)
 80043ac:	691b      	ldr	r3, [r3, #16]
 80043ae:	4a07      	ldr	r2, [pc, #28]	; (80043cc <FLASH_Program_HalfWord+0x34>)
 80043b0:	f043 0301 	orr.w	r3, r3, #1
 80043b4:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR2, FLASH_CR2_PG);
  }
#endif /* FLASH_BANK2_END */

  /* Write data in the address */
  *(__IO uint16_t*)Address = Data;
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	887a      	ldrh	r2, [r7, #2]
 80043ba:	801a      	strh	r2, [r3, #0]
}
 80043bc:	bf00      	nop
 80043be:	370c      	adds	r7, #12
 80043c0:	46bd      	mov	sp, r7
 80043c2:	bc80      	pop	{r7}
 80043c4:	4770      	bx	lr
 80043c6:	bf00      	nop
 80043c8:	200002f0 	.word	0x200002f0
 80043cc:	40022000 	.word	0x40022000

080043d0 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout  maximum flash operation timeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 80043d0:	b580      	push	{r7, lr}
 80043d2:	b084      	sub	sp, #16
 80043d4:	af00      	add	r7, sp, #0
 80043d6:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
     
  uint32_t tickstart = HAL_GetTick();
 80043d8:	f7fe fe32 	bl	8003040 <HAL_GetTick>
 80043dc:	60f8      	str	r0, [r7, #12]
     
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 80043de:	e010      	b.n	8004402 <FLASH_WaitForLastOperation+0x32>
  { 
    if (Timeout != HAL_MAX_DELAY)
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80043e6:	d00c      	beq.n	8004402 <FLASH_WaitForLastOperation+0x32>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d007      	beq.n	80043fe <FLASH_WaitForLastOperation+0x2e>
 80043ee:	f7fe fe27 	bl	8003040 <HAL_GetTick>
 80043f2:	4602      	mov	r2, r0
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	1ad3      	subs	r3, r2, r3
 80043f8:	687a      	ldr	r2, [r7, #4]
 80043fa:	429a      	cmp	r2, r3
 80043fc:	d201      	bcs.n	8004402 <FLASH_WaitForLastOperation+0x32>
      {
        return HAL_TIMEOUT;
 80043fe:	2303      	movs	r3, #3
 8004400:	e025      	b.n	800444e <FLASH_WaitForLastOperation+0x7e>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8004402:	4b15      	ldr	r3, [pc, #84]	; (8004458 <FLASH_WaitForLastOperation+0x88>)
 8004404:	68db      	ldr	r3, [r3, #12]
 8004406:	f003 0301 	and.w	r3, r3, #1
 800440a:	2b00      	cmp	r3, #0
 800440c:	d1e8      	bne.n	80043e0 <FLASH_WaitForLastOperation+0x10>
      }
    }
  }
  
  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 800440e:	4b12      	ldr	r3, [pc, #72]	; (8004458 <FLASH_WaitForLastOperation+0x88>)
 8004410:	68db      	ldr	r3, [r3, #12]
 8004412:	f003 0320 	and.w	r3, r3, #32
 8004416:	2b00      	cmp	r3, #0
 8004418:	d002      	beq.n	8004420 <FLASH_WaitForLastOperation+0x50>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 800441a:	4b0f      	ldr	r3, [pc, #60]	; (8004458 <FLASH_WaitForLastOperation+0x88>)
 800441c:	2220      	movs	r2, #32
 800441e:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8004420:	4b0d      	ldr	r3, [pc, #52]	; (8004458 <FLASH_WaitForLastOperation+0x88>)
 8004422:	68db      	ldr	r3, [r3, #12]
 8004424:	f003 0310 	and.w	r3, r3, #16
 8004428:	2b00      	cmp	r3, #0
 800442a:	d10b      	bne.n	8004444 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 800442c:	4b0a      	ldr	r3, [pc, #40]	; (8004458 <FLASH_WaitForLastOperation+0x88>)
 800442e:	69db      	ldr	r3, [r3, #28]
 8004430:	f003 0301 	and.w	r3, r3, #1
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8004434:	2b00      	cmp	r3, #0
 8004436:	d105      	bne.n	8004444 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8004438:	4b07      	ldr	r3, [pc, #28]	; (8004458 <FLASH_WaitForLastOperation+0x88>)
 800443a:	68db      	ldr	r3, [r3, #12]
 800443c:	f003 0304 	and.w	r3, r3, #4
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8004440:	2b00      	cmp	r3, #0
 8004442:	d003      	beq.n	800444c <FLASH_WaitForLastOperation+0x7c>
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8004444:	f000 f80a 	bl	800445c <FLASH_SetErrorCode>
    return HAL_ERROR;
 8004448:	2301      	movs	r3, #1
 800444a:	e000      	b.n	800444e <FLASH_WaitForLastOperation+0x7e>
  }

  /* There is no error flag set */
  return HAL_OK;
 800444c:	2300      	movs	r3, #0
}
 800444e:	4618      	mov	r0, r3
 8004450:	3710      	adds	r7, #16
 8004452:	46bd      	mov	sp, r7
 8004454:	bd80      	pop	{r7, pc}
 8004456:	bf00      	nop
 8004458:	40022000 	.word	0x40022000

0800445c <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 800445c:	b480      	push	{r7}
 800445e:	b083      	sub	sp, #12
 8004460:	af00      	add	r7, sp, #0
  uint32_t flags = 0U;
 8004462:	2300      	movs	r3, #0
 8004464:	607b      	str	r3, [r7, #4]
  
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 8004466:	4b23      	ldr	r3, [pc, #140]	; (80044f4 <FLASH_SetErrorCode+0x98>)
 8004468:	68db      	ldr	r3, [r3, #12]
 800446a:	f003 0310 	and.w	r3, r3, #16
 800446e:	2b00      	cmp	r3, #0
 8004470:	d009      	beq.n	8004486 <FLASH_SetErrorCode+0x2a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8004472:	4b21      	ldr	r3, [pc, #132]	; (80044f8 <FLASH_SetErrorCode+0x9c>)
 8004474:	69db      	ldr	r3, [r3, #28]
 8004476:	f043 0302 	orr.w	r3, r3, #2
 800447a:	4a1f      	ldr	r2, [pc, #124]	; (80044f8 <FLASH_SetErrorCode+0x9c>)
 800447c:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_WRPERR | FLASH_FLAG_WRPERR_BANK2;
#else
    flags |= FLASH_FLAG_WRPERR;
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	f043 0310 	orr.w	r3, r3, #16
 8004484:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8004486:	4b1b      	ldr	r3, [pc, #108]	; (80044f4 <FLASH_SetErrorCode+0x98>)
 8004488:	68db      	ldr	r3, [r3, #12]
 800448a:	f003 0304 	and.w	r3, r3, #4
 800448e:	2b00      	cmp	r3, #0
 8004490:	d009      	beq.n	80044a6 <FLASH_SetErrorCode+0x4a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 8004492:	4b19      	ldr	r3, [pc, #100]	; (80044f8 <FLASH_SetErrorCode+0x9c>)
 8004494:	69db      	ldr	r3, [r3, #28]
 8004496:	f043 0301 	orr.w	r3, r3, #1
 800449a:	4a17      	ldr	r2, [pc, #92]	; (80044f8 <FLASH_SetErrorCode+0x9c>)
 800449c:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_PGERR | FLASH_FLAG_PGERR_BANK2;
#else
    flags |= FLASH_FLAG_PGERR;
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	f043 0304 	orr.w	r3, r3, #4
 80044a4:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR))
 80044a6:	4b13      	ldr	r3, [pc, #76]	; (80044f4 <FLASH_SetErrorCode+0x98>)
 80044a8:	69db      	ldr	r3, [r3, #28]
 80044aa:	f003 0301 	and.w	r3, r3, #1
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d00b      	beq.n	80044ca <FLASH_SetErrorCode+0x6e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTV;
 80044b2:	4b11      	ldr	r3, [pc, #68]	; (80044f8 <FLASH_SetErrorCode+0x9c>)
 80044b4:	69db      	ldr	r3, [r3, #28]
 80044b6:	f043 0304 	orr.w	r3, r3, #4
 80044ba:	4a0f      	ldr	r2, [pc, #60]	; (80044f8 <FLASH_SetErrorCode+0x9c>)
 80044bc:	61d3      	str	r3, [r2, #28]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 80044be:	4b0d      	ldr	r3, [pc, #52]	; (80044f4 <FLASH_SetErrorCode+0x98>)
 80044c0:	69db      	ldr	r3, [r3, #28]
 80044c2:	4a0c      	ldr	r2, [pc, #48]	; (80044f4 <FLASH_SetErrorCode+0x98>)
 80044c4:	f023 0301 	bic.w	r3, r3, #1
 80044c8:	61d3      	str	r3, [r2, #28]
  }

  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	f240 1201 	movw	r2, #257	; 0x101
 80044d0:	4293      	cmp	r3, r2
 80044d2:	d106      	bne.n	80044e2 <FLASH_SetErrorCode+0x86>
 80044d4:	4b07      	ldr	r3, [pc, #28]	; (80044f4 <FLASH_SetErrorCode+0x98>)
 80044d6:	69db      	ldr	r3, [r3, #28]
 80044d8:	4a06      	ldr	r2, [pc, #24]	; (80044f4 <FLASH_SetErrorCode+0x98>)
 80044da:	f023 0301 	bic.w	r3, r3, #1
 80044de:	61d3      	str	r3, [r2, #28]
}  
 80044e0:	e002      	b.n	80044e8 <FLASH_SetErrorCode+0x8c>
  __HAL_FLASH_CLEAR_FLAG(flags);
 80044e2:	4a04      	ldr	r2, [pc, #16]	; (80044f4 <FLASH_SetErrorCode+0x98>)
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	60d3      	str	r3, [r2, #12]
}  
 80044e8:	bf00      	nop
 80044ea:	370c      	adds	r7, #12
 80044ec:	46bd      	mov	sp, r7
 80044ee:	bc80      	pop	{r7}
 80044f0:	4770      	bx	lr
 80044f2:	bf00      	nop
 80044f4:	40022000 	.word	0x40022000
 80044f8:	200002f0 	.word	0x200002f0

080044fc <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFF means that all the pages have been correctly erased)
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 80044fc:	b580      	push	{r7, lr}
 80044fe:	b084      	sub	sp, #16
 8004500:	af00      	add	r7, sp, #0
 8004502:	6078      	str	r0, [r7, #4]
 8004504:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8004506:	2301      	movs	r3, #1
 8004508:	73fb      	strb	r3, [r7, #15]
  uint32_t address = 0U;
 800450a:	2300      	movs	r3, #0
 800450c:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800450e:	4b2f      	ldr	r3, [pc, #188]	; (80045cc <HAL_FLASHEx_Erase+0xd0>)
 8004510:	7e1b      	ldrb	r3, [r3, #24]
 8004512:	2b01      	cmp	r3, #1
 8004514:	d101      	bne.n	800451a <HAL_FLASHEx_Erase+0x1e>
 8004516:	2302      	movs	r3, #2
 8004518:	e053      	b.n	80045c2 <HAL_FLASHEx_Erase+0xc6>
 800451a:	4b2c      	ldr	r3, [pc, #176]	; (80045cc <HAL_FLASHEx_Erase+0xd0>)
 800451c:	2201      	movs	r2, #1
 800451e:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	2b02      	cmp	r3, #2
 8004526:	d116      	bne.n	8004556 <HAL_FLASHEx_Erase+0x5a>
    else 
#endif /* FLASH_BANK2_END */
    {
      /* Mass Erase requested for Bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8004528:	f24c 3050 	movw	r0, #50000	; 0xc350
 800452c:	f7ff ff50 	bl	80043d0 <FLASH_WaitForLastOperation>
 8004530:	4603      	mov	r3, r0
 8004532:	2b00      	cmp	r3, #0
 8004534:	d141      	bne.n	80045ba <HAL_FLASHEx_Erase+0xbe>
      {
        /*Mass erase to be done*/
        FLASH_MassErase(FLASH_BANK_1);
 8004536:	2001      	movs	r0, #1
 8004538:	f000 f84c 	bl	80045d4 <FLASH_MassErase>
        
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800453c:	f24c 3050 	movw	r0, #50000	; 0xc350
 8004540:	f7ff ff46 	bl	80043d0 <FLASH_WaitForLastOperation>
 8004544:	4603      	mov	r3, r0
 8004546:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the MER Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 8004548:	4b21      	ldr	r3, [pc, #132]	; (80045d0 <HAL_FLASHEx_Erase+0xd4>)
 800454a:	691b      	ldr	r3, [r3, #16]
 800454c:	4a20      	ldr	r2, [pc, #128]	; (80045d0 <HAL_FLASHEx_Erase+0xd4>)
 800454e:	f023 0304 	bic.w	r3, r3, #4
 8004552:	6113      	str	r3, [r2, #16]
 8004554:	e031      	b.n	80045ba <HAL_FLASHEx_Erase+0xbe>
    else
#endif /* FLASH_BANK2_END */
   {
      /* Page Erase requested on address located on bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8004556:	f24c 3050 	movw	r0, #50000	; 0xc350
 800455a:	f7ff ff39 	bl	80043d0 <FLASH_WaitForLastOperation>
 800455e:	4603      	mov	r3, r0
 8004560:	2b00      	cmp	r3, #0
 8004562:	d12a      	bne.n	80045ba <HAL_FLASHEx_Erase+0xbe>
      {
        /*Initialization of PageError variable*/
        *PageError = 0xFFFFFFFFU;
 8004564:	683b      	ldr	r3, [r7, #0]
 8004566:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800456a:	601a      	str	r2, [r3, #0]
        
        /* Erase page by page to be done*/
        for(address = pEraseInit->PageAddress;
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	689b      	ldr	r3, [r3, #8]
 8004570:	60bb      	str	r3, [r7, #8]
 8004572:	e019      	b.n	80045a8 <HAL_FLASHEx_Erase+0xac>
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
            address += FLASH_PAGE_SIZE)
        {
          FLASH_PageErase(address);
 8004574:	68b8      	ldr	r0, [r7, #8]
 8004576:	f000 f849 	bl	800460c <FLASH_PageErase>
          
          /* Wait for last operation to be completed */
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800457a:	f24c 3050 	movw	r0, #50000	; 0xc350
 800457e:	f7ff ff27 	bl	80043d0 <FLASH_WaitForLastOperation>
 8004582:	4603      	mov	r3, r0
 8004584:	73fb      	strb	r3, [r7, #15]
          
          /* If the erase operation is completed, disable the PER Bit */
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 8004586:	4b12      	ldr	r3, [pc, #72]	; (80045d0 <HAL_FLASHEx_Erase+0xd4>)
 8004588:	691b      	ldr	r3, [r3, #16]
 800458a:	4a11      	ldr	r2, [pc, #68]	; (80045d0 <HAL_FLASHEx_Erase+0xd4>)
 800458c:	f023 0302 	bic.w	r3, r3, #2
 8004590:	6113      	str	r3, [r2, #16]
          
          if (status != HAL_OK)
 8004592:	7bfb      	ldrb	r3, [r7, #15]
 8004594:	2b00      	cmp	r3, #0
 8004596:	d003      	beq.n	80045a0 <HAL_FLASHEx_Erase+0xa4>
          {
            /* In case of error, stop erase procedure and return the faulty address */
            *PageError = address;
 8004598:	683b      	ldr	r3, [r7, #0]
 800459a:	68ba      	ldr	r2, [r7, #8]
 800459c:	601a      	str	r2, [r3, #0]
            break;
 800459e:	e00c      	b.n	80045ba <HAL_FLASHEx_Erase+0xbe>
            address += FLASH_PAGE_SIZE)
 80045a0:	68bb      	ldr	r3, [r7, #8]
 80045a2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80045a6:	60bb      	str	r3, [r7, #8]
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	68db      	ldr	r3, [r3, #12]
 80045ac:	02da      	lsls	r2, r3, #11
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	689b      	ldr	r3, [r3, #8]
 80045b2:	4413      	add	r3, r2
        for(address = pEraseInit->PageAddress;
 80045b4:	68ba      	ldr	r2, [r7, #8]
 80045b6:	429a      	cmp	r2, r3
 80045b8:	d3dc      	bcc.n	8004574 <HAL_FLASHEx_Erase+0x78>
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80045ba:	4b04      	ldr	r3, [pc, #16]	; (80045cc <HAL_FLASHEx_Erase+0xd0>)
 80045bc:	2200      	movs	r2, #0
 80045be:	761a      	strb	r2, [r3, #24]

  return status;
 80045c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80045c2:	4618      	mov	r0, r3
 80045c4:	3710      	adds	r7, #16
 80045c6:	46bd      	mov	sp, r7
 80045c8:	bd80      	pop	{r7, pc}
 80045ca:	bf00      	nop
 80045cc:	200002f0 	.word	0x200002f0
 80045d0:	40022000 	.word	0x40022000

080045d4 <FLASH_MassErase>:
  @endif
  *
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 80045d4:	b480      	push	{r7}
 80045d6:	b083      	sub	sp, #12
 80045d8:	af00      	add	r7, sp, #0
 80045da:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));

  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80045dc:	4b09      	ldr	r3, [pc, #36]	; (8004604 <FLASH_MassErase+0x30>)
 80045de:	2200      	movs	r2, #0
 80045e0:	61da      	str	r2, [r3, #28]
#if !defined(FLASH_BANK2_END)
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif /* FLASH_BANK2_END */  
    /* Only bank1 will be erased*/
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 80045e2:	4b09      	ldr	r3, [pc, #36]	; (8004608 <FLASH_MassErase+0x34>)
 80045e4:	691b      	ldr	r3, [r3, #16]
 80045e6:	4a08      	ldr	r2, [pc, #32]	; (8004608 <FLASH_MassErase+0x34>)
 80045e8:	f043 0304 	orr.w	r3, r3, #4
 80045ec:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 80045ee:	4b06      	ldr	r3, [pc, #24]	; (8004608 <FLASH_MassErase+0x34>)
 80045f0:	691b      	ldr	r3, [r3, #16]
 80045f2:	4a05      	ldr	r2, [pc, #20]	; (8004608 <FLASH_MassErase+0x34>)
 80045f4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80045f8:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 80045fa:	bf00      	nop
 80045fc:	370c      	adds	r7, #12
 80045fe:	46bd      	mov	sp, r7
 8004600:	bc80      	pop	{r7}
 8004602:	4770      	bx	lr
 8004604:	200002f0 	.word	0x200002f0
 8004608:	40022000 	.word	0x40022000

0800460c <FLASH_PageErase>:
  *         The value of this parameter depend on device used within the same series      
  * 
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
 800460c:	b480      	push	{r7}
 800460e:	b083      	sub	sp, #12
 8004610:	af00      	add	r7, sp, #0
 8004612:	6078      	str	r0, [r7, #4]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8004614:	4b0b      	ldr	r3, [pc, #44]	; (8004644 <FLASH_PageErase+0x38>)
 8004616:	2200      	movs	r2, #0
 8004618:	61da      	str	r2, [r3, #28]
  }
  else
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 800461a:	4b0b      	ldr	r3, [pc, #44]	; (8004648 <FLASH_PageErase+0x3c>)
 800461c:	691b      	ldr	r3, [r3, #16]
 800461e:	4a0a      	ldr	r2, [pc, #40]	; (8004648 <FLASH_PageErase+0x3c>)
 8004620:	f043 0302 	orr.w	r3, r3, #2
 8004624:	6113      	str	r3, [r2, #16]
    WRITE_REG(FLASH->AR, PageAddress);
 8004626:	4a08      	ldr	r2, [pc, #32]	; (8004648 <FLASH_PageErase+0x3c>)
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 800462c:	4b06      	ldr	r3, [pc, #24]	; (8004648 <FLASH_PageErase+0x3c>)
 800462e:	691b      	ldr	r3, [r3, #16]
 8004630:	4a05      	ldr	r2, [pc, #20]	; (8004648 <FLASH_PageErase+0x3c>)
 8004632:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004636:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 8004638:	bf00      	nop
 800463a:	370c      	adds	r7, #12
 800463c:	46bd      	mov	sp, r7
 800463e:	bc80      	pop	{r7}
 8004640:	4770      	bx	lr
 8004642:	bf00      	nop
 8004644:	200002f0 	.word	0x200002f0
 8004648:	40022000 	.word	0x40022000

0800464c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800464c:	b480      	push	{r7}
 800464e:	b08b      	sub	sp, #44	; 0x2c
 8004650:	af00      	add	r7, sp, #0
 8004652:	6078      	str	r0, [r7, #4]
 8004654:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004656:	2300      	movs	r3, #0
 8004658:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800465a:	2300      	movs	r3, #0
 800465c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800465e:	e169      	b.n	8004934 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8004660:	2201      	movs	r2, #1
 8004662:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004664:	fa02 f303 	lsl.w	r3, r2, r3
 8004668:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800466a:	683b      	ldr	r3, [r7, #0]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	69fa      	ldr	r2, [r7, #28]
 8004670:	4013      	ands	r3, r2
 8004672:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8004674:	69ba      	ldr	r2, [r7, #24]
 8004676:	69fb      	ldr	r3, [r7, #28]
 8004678:	429a      	cmp	r2, r3
 800467a:	f040 8158 	bne.w	800492e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800467e:	683b      	ldr	r3, [r7, #0]
 8004680:	685b      	ldr	r3, [r3, #4]
 8004682:	4a9a      	ldr	r2, [pc, #616]	; (80048ec <HAL_GPIO_Init+0x2a0>)
 8004684:	4293      	cmp	r3, r2
 8004686:	d05e      	beq.n	8004746 <HAL_GPIO_Init+0xfa>
 8004688:	4a98      	ldr	r2, [pc, #608]	; (80048ec <HAL_GPIO_Init+0x2a0>)
 800468a:	4293      	cmp	r3, r2
 800468c:	d875      	bhi.n	800477a <HAL_GPIO_Init+0x12e>
 800468e:	4a98      	ldr	r2, [pc, #608]	; (80048f0 <HAL_GPIO_Init+0x2a4>)
 8004690:	4293      	cmp	r3, r2
 8004692:	d058      	beq.n	8004746 <HAL_GPIO_Init+0xfa>
 8004694:	4a96      	ldr	r2, [pc, #600]	; (80048f0 <HAL_GPIO_Init+0x2a4>)
 8004696:	4293      	cmp	r3, r2
 8004698:	d86f      	bhi.n	800477a <HAL_GPIO_Init+0x12e>
 800469a:	4a96      	ldr	r2, [pc, #600]	; (80048f4 <HAL_GPIO_Init+0x2a8>)
 800469c:	4293      	cmp	r3, r2
 800469e:	d052      	beq.n	8004746 <HAL_GPIO_Init+0xfa>
 80046a0:	4a94      	ldr	r2, [pc, #592]	; (80048f4 <HAL_GPIO_Init+0x2a8>)
 80046a2:	4293      	cmp	r3, r2
 80046a4:	d869      	bhi.n	800477a <HAL_GPIO_Init+0x12e>
 80046a6:	4a94      	ldr	r2, [pc, #592]	; (80048f8 <HAL_GPIO_Init+0x2ac>)
 80046a8:	4293      	cmp	r3, r2
 80046aa:	d04c      	beq.n	8004746 <HAL_GPIO_Init+0xfa>
 80046ac:	4a92      	ldr	r2, [pc, #584]	; (80048f8 <HAL_GPIO_Init+0x2ac>)
 80046ae:	4293      	cmp	r3, r2
 80046b0:	d863      	bhi.n	800477a <HAL_GPIO_Init+0x12e>
 80046b2:	4a92      	ldr	r2, [pc, #584]	; (80048fc <HAL_GPIO_Init+0x2b0>)
 80046b4:	4293      	cmp	r3, r2
 80046b6:	d046      	beq.n	8004746 <HAL_GPIO_Init+0xfa>
 80046b8:	4a90      	ldr	r2, [pc, #576]	; (80048fc <HAL_GPIO_Init+0x2b0>)
 80046ba:	4293      	cmp	r3, r2
 80046bc:	d85d      	bhi.n	800477a <HAL_GPIO_Init+0x12e>
 80046be:	2b12      	cmp	r3, #18
 80046c0:	d82a      	bhi.n	8004718 <HAL_GPIO_Init+0xcc>
 80046c2:	2b12      	cmp	r3, #18
 80046c4:	d859      	bhi.n	800477a <HAL_GPIO_Init+0x12e>
 80046c6:	a201      	add	r2, pc, #4	; (adr r2, 80046cc <HAL_GPIO_Init+0x80>)
 80046c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80046cc:	08004747 	.word	0x08004747
 80046d0:	08004721 	.word	0x08004721
 80046d4:	08004733 	.word	0x08004733
 80046d8:	08004775 	.word	0x08004775
 80046dc:	0800477b 	.word	0x0800477b
 80046e0:	0800477b 	.word	0x0800477b
 80046e4:	0800477b 	.word	0x0800477b
 80046e8:	0800477b 	.word	0x0800477b
 80046ec:	0800477b 	.word	0x0800477b
 80046f0:	0800477b 	.word	0x0800477b
 80046f4:	0800477b 	.word	0x0800477b
 80046f8:	0800477b 	.word	0x0800477b
 80046fc:	0800477b 	.word	0x0800477b
 8004700:	0800477b 	.word	0x0800477b
 8004704:	0800477b 	.word	0x0800477b
 8004708:	0800477b 	.word	0x0800477b
 800470c:	0800477b 	.word	0x0800477b
 8004710:	08004729 	.word	0x08004729
 8004714:	0800473d 	.word	0x0800473d
 8004718:	4a79      	ldr	r2, [pc, #484]	; (8004900 <HAL_GPIO_Init+0x2b4>)
 800471a:	4293      	cmp	r3, r2
 800471c:	d013      	beq.n	8004746 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800471e:	e02c      	b.n	800477a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8004720:	683b      	ldr	r3, [r7, #0]
 8004722:	68db      	ldr	r3, [r3, #12]
 8004724:	623b      	str	r3, [r7, #32]
          break;
 8004726:	e029      	b.n	800477c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8004728:	683b      	ldr	r3, [r7, #0]
 800472a:	68db      	ldr	r3, [r3, #12]
 800472c:	3304      	adds	r3, #4
 800472e:	623b      	str	r3, [r7, #32]
          break;
 8004730:	e024      	b.n	800477c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8004732:	683b      	ldr	r3, [r7, #0]
 8004734:	68db      	ldr	r3, [r3, #12]
 8004736:	3308      	adds	r3, #8
 8004738:	623b      	str	r3, [r7, #32]
          break;
 800473a:	e01f      	b.n	800477c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800473c:	683b      	ldr	r3, [r7, #0]
 800473e:	68db      	ldr	r3, [r3, #12]
 8004740:	330c      	adds	r3, #12
 8004742:	623b      	str	r3, [r7, #32]
          break;
 8004744:	e01a      	b.n	800477c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8004746:	683b      	ldr	r3, [r7, #0]
 8004748:	689b      	ldr	r3, [r3, #8]
 800474a:	2b00      	cmp	r3, #0
 800474c:	d102      	bne.n	8004754 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800474e:	2304      	movs	r3, #4
 8004750:	623b      	str	r3, [r7, #32]
          break;
 8004752:	e013      	b.n	800477c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8004754:	683b      	ldr	r3, [r7, #0]
 8004756:	689b      	ldr	r3, [r3, #8]
 8004758:	2b01      	cmp	r3, #1
 800475a:	d105      	bne.n	8004768 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800475c:	2308      	movs	r3, #8
 800475e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	69fa      	ldr	r2, [r7, #28]
 8004764:	611a      	str	r2, [r3, #16]
          break;
 8004766:	e009      	b.n	800477c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8004768:	2308      	movs	r3, #8
 800476a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	69fa      	ldr	r2, [r7, #28]
 8004770:	615a      	str	r2, [r3, #20]
          break;
 8004772:	e003      	b.n	800477c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8004774:	2300      	movs	r3, #0
 8004776:	623b      	str	r3, [r7, #32]
          break;
 8004778:	e000      	b.n	800477c <HAL_GPIO_Init+0x130>
          break;
 800477a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800477c:	69bb      	ldr	r3, [r7, #24]
 800477e:	2bff      	cmp	r3, #255	; 0xff
 8004780:	d801      	bhi.n	8004786 <HAL_GPIO_Init+0x13a>
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	e001      	b.n	800478a <HAL_GPIO_Init+0x13e>
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	3304      	adds	r3, #4
 800478a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800478c:	69bb      	ldr	r3, [r7, #24]
 800478e:	2bff      	cmp	r3, #255	; 0xff
 8004790:	d802      	bhi.n	8004798 <HAL_GPIO_Init+0x14c>
 8004792:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004794:	009b      	lsls	r3, r3, #2
 8004796:	e002      	b.n	800479e <HAL_GPIO_Init+0x152>
 8004798:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800479a:	3b08      	subs	r3, #8
 800479c:	009b      	lsls	r3, r3, #2
 800479e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80047a0:	697b      	ldr	r3, [r7, #20]
 80047a2:	681a      	ldr	r2, [r3, #0]
 80047a4:	210f      	movs	r1, #15
 80047a6:	693b      	ldr	r3, [r7, #16]
 80047a8:	fa01 f303 	lsl.w	r3, r1, r3
 80047ac:	43db      	mvns	r3, r3
 80047ae:	401a      	ands	r2, r3
 80047b0:	6a39      	ldr	r1, [r7, #32]
 80047b2:	693b      	ldr	r3, [r7, #16]
 80047b4:	fa01 f303 	lsl.w	r3, r1, r3
 80047b8:	431a      	orrs	r2, r3
 80047ba:	697b      	ldr	r3, [r7, #20]
 80047bc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80047be:	683b      	ldr	r3, [r7, #0]
 80047c0:	685b      	ldr	r3, [r3, #4]
 80047c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	f000 80b1 	beq.w	800492e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80047cc:	4b4d      	ldr	r3, [pc, #308]	; (8004904 <HAL_GPIO_Init+0x2b8>)
 80047ce:	699b      	ldr	r3, [r3, #24]
 80047d0:	4a4c      	ldr	r2, [pc, #304]	; (8004904 <HAL_GPIO_Init+0x2b8>)
 80047d2:	f043 0301 	orr.w	r3, r3, #1
 80047d6:	6193      	str	r3, [r2, #24]
 80047d8:	4b4a      	ldr	r3, [pc, #296]	; (8004904 <HAL_GPIO_Init+0x2b8>)
 80047da:	699b      	ldr	r3, [r3, #24]
 80047dc:	f003 0301 	and.w	r3, r3, #1
 80047e0:	60bb      	str	r3, [r7, #8]
 80047e2:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80047e4:	4a48      	ldr	r2, [pc, #288]	; (8004908 <HAL_GPIO_Init+0x2bc>)
 80047e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047e8:	089b      	lsrs	r3, r3, #2
 80047ea:	3302      	adds	r3, #2
 80047ec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80047f0:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80047f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047f4:	f003 0303 	and.w	r3, r3, #3
 80047f8:	009b      	lsls	r3, r3, #2
 80047fa:	220f      	movs	r2, #15
 80047fc:	fa02 f303 	lsl.w	r3, r2, r3
 8004800:	43db      	mvns	r3, r3
 8004802:	68fa      	ldr	r2, [r7, #12]
 8004804:	4013      	ands	r3, r2
 8004806:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	4a40      	ldr	r2, [pc, #256]	; (800490c <HAL_GPIO_Init+0x2c0>)
 800480c:	4293      	cmp	r3, r2
 800480e:	d013      	beq.n	8004838 <HAL_GPIO_Init+0x1ec>
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	4a3f      	ldr	r2, [pc, #252]	; (8004910 <HAL_GPIO_Init+0x2c4>)
 8004814:	4293      	cmp	r3, r2
 8004816:	d00d      	beq.n	8004834 <HAL_GPIO_Init+0x1e8>
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	4a3e      	ldr	r2, [pc, #248]	; (8004914 <HAL_GPIO_Init+0x2c8>)
 800481c:	4293      	cmp	r3, r2
 800481e:	d007      	beq.n	8004830 <HAL_GPIO_Init+0x1e4>
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	4a3d      	ldr	r2, [pc, #244]	; (8004918 <HAL_GPIO_Init+0x2cc>)
 8004824:	4293      	cmp	r3, r2
 8004826:	d101      	bne.n	800482c <HAL_GPIO_Init+0x1e0>
 8004828:	2303      	movs	r3, #3
 800482a:	e006      	b.n	800483a <HAL_GPIO_Init+0x1ee>
 800482c:	2304      	movs	r3, #4
 800482e:	e004      	b.n	800483a <HAL_GPIO_Init+0x1ee>
 8004830:	2302      	movs	r3, #2
 8004832:	e002      	b.n	800483a <HAL_GPIO_Init+0x1ee>
 8004834:	2301      	movs	r3, #1
 8004836:	e000      	b.n	800483a <HAL_GPIO_Init+0x1ee>
 8004838:	2300      	movs	r3, #0
 800483a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800483c:	f002 0203 	and.w	r2, r2, #3
 8004840:	0092      	lsls	r2, r2, #2
 8004842:	4093      	lsls	r3, r2
 8004844:	68fa      	ldr	r2, [r7, #12]
 8004846:	4313      	orrs	r3, r2
 8004848:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800484a:	492f      	ldr	r1, [pc, #188]	; (8004908 <HAL_GPIO_Init+0x2bc>)
 800484c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800484e:	089b      	lsrs	r3, r3, #2
 8004850:	3302      	adds	r3, #2
 8004852:	68fa      	ldr	r2, [r7, #12]
 8004854:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004858:	683b      	ldr	r3, [r7, #0]
 800485a:	685b      	ldr	r3, [r3, #4]
 800485c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004860:	2b00      	cmp	r3, #0
 8004862:	d006      	beq.n	8004872 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8004864:	4b2d      	ldr	r3, [pc, #180]	; (800491c <HAL_GPIO_Init+0x2d0>)
 8004866:	681a      	ldr	r2, [r3, #0]
 8004868:	492c      	ldr	r1, [pc, #176]	; (800491c <HAL_GPIO_Init+0x2d0>)
 800486a:	69bb      	ldr	r3, [r7, #24]
 800486c:	4313      	orrs	r3, r2
 800486e:	600b      	str	r3, [r1, #0]
 8004870:	e006      	b.n	8004880 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8004872:	4b2a      	ldr	r3, [pc, #168]	; (800491c <HAL_GPIO_Init+0x2d0>)
 8004874:	681a      	ldr	r2, [r3, #0]
 8004876:	69bb      	ldr	r3, [r7, #24]
 8004878:	43db      	mvns	r3, r3
 800487a:	4928      	ldr	r1, [pc, #160]	; (800491c <HAL_GPIO_Init+0x2d0>)
 800487c:	4013      	ands	r3, r2
 800487e:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004880:	683b      	ldr	r3, [r7, #0]
 8004882:	685b      	ldr	r3, [r3, #4]
 8004884:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004888:	2b00      	cmp	r3, #0
 800488a:	d006      	beq.n	800489a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800488c:	4b23      	ldr	r3, [pc, #140]	; (800491c <HAL_GPIO_Init+0x2d0>)
 800488e:	685a      	ldr	r2, [r3, #4]
 8004890:	4922      	ldr	r1, [pc, #136]	; (800491c <HAL_GPIO_Init+0x2d0>)
 8004892:	69bb      	ldr	r3, [r7, #24]
 8004894:	4313      	orrs	r3, r2
 8004896:	604b      	str	r3, [r1, #4]
 8004898:	e006      	b.n	80048a8 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800489a:	4b20      	ldr	r3, [pc, #128]	; (800491c <HAL_GPIO_Init+0x2d0>)
 800489c:	685a      	ldr	r2, [r3, #4]
 800489e:	69bb      	ldr	r3, [r7, #24]
 80048a0:	43db      	mvns	r3, r3
 80048a2:	491e      	ldr	r1, [pc, #120]	; (800491c <HAL_GPIO_Init+0x2d0>)
 80048a4:	4013      	ands	r3, r2
 80048a6:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80048a8:	683b      	ldr	r3, [r7, #0]
 80048aa:	685b      	ldr	r3, [r3, #4]
 80048ac:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d006      	beq.n	80048c2 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80048b4:	4b19      	ldr	r3, [pc, #100]	; (800491c <HAL_GPIO_Init+0x2d0>)
 80048b6:	689a      	ldr	r2, [r3, #8]
 80048b8:	4918      	ldr	r1, [pc, #96]	; (800491c <HAL_GPIO_Init+0x2d0>)
 80048ba:	69bb      	ldr	r3, [r7, #24]
 80048bc:	4313      	orrs	r3, r2
 80048be:	608b      	str	r3, [r1, #8]
 80048c0:	e006      	b.n	80048d0 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80048c2:	4b16      	ldr	r3, [pc, #88]	; (800491c <HAL_GPIO_Init+0x2d0>)
 80048c4:	689a      	ldr	r2, [r3, #8]
 80048c6:	69bb      	ldr	r3, [r7, #24]
 80048c8:	43db      	mvns	r3, r3
 80048ca:	4914      	ldr	r1, [pc, #80]	; (800491c <HAL_GPIO_Init+0x2d0>)
 80048cc:	4013      	ands	r3, r2
 80048ce:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80048d0:	683b      	ldr	r3, [r7, #0]
 80048d2:	685b      	ldr	r3, [r3, #4]
 80048d4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d021      	beq.n	8004920 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80048dc:	4b0f      	ldr	r3, [pc, #60]	; (800491c <HAL_GPIO_Init+0x2d0>)
 80048de:	68da      	ldr	r2, [r3, #12]
 80048e0:	490e      	ldr	r1, [pc, #56]	; (800491c <HAL_GPIO_Init+0x2d0>)
 80048e2:	69bb      	ldr	r3, [r7, #24]
 80048e4:	4313      	orrs	r3, r2
 80048e6:	60cb      	str	r3, [r1, #12]
 80048e8:	e021      	b.n	800492e <HAL_GPIO_Init+0x2e2>
 80048ea:	bf00      	nop
 80048ec:	10320000 	.word	0x10320000
 80048f0:	10310000 	.word	0x10310000
 80048f4:	10220000 	.word	0x10220000
 80048f8:	10210000 	.word	0x10210000
 80048fc:	10120000 	.word	0x10120000
 8004900:	10110000 	.word	0x10110000
 8004904:	40021000 	.word	0x40021000
 8004908:	40010000 	.word	0x40010000
 800490c:	40010800 	.word	0x40010800
 8004910:	40010c00 	.word	0x40010c00
 8004914:	40011000 	.word	0x40011000
 8004918:	40011400 	.word	0x40011400
 800491c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8004920:	4b0b      	ldr	r3, [pc, #44]	; (8004950 <HAL_GPIO_Init+0x304>)
 8004922:	68da      	ldr	r2, [r3, #12]
 8004924:	69bb      	ldr	r3, [r7, #24]
 8004926:	43db      	mvns	r3, r3
 8004928:	4909      	ldr	r1, [pc, #36]	; (8004950 <HAL_GPIO_Init+0x304>)
 800492a:	4013      	ands	r3, r2
 800492c:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 800492e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004930:	3301      	adds	r3, #1
 8004932:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004934:	683b      	ldr	r3, [r7, #0]
 8004936:	681a      	ldr	r2, [r3, #0]
 8004938:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800493a:	fa22 f303 	lsr.w	r3, r2, r3
 800493e:	2b00      	cmp	r3, #0
 8004940:	f47f ae8e 	bne.w	8004660 <HAL_GPIO_Init+0x14>
  }
}
 8004944:	bf00      	nop
 8004946:	bf00      	nop
 8004948:	372c      	adds	r7, #44	; 0x2c
 800494a:	46bd      	mov	sp, r7
 800494c:	bc80      	pop	{r7}
 800494e:	4770      	bx	lr
 8004950:	40010400 	.word	0x40010400

08004954 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004954:	b480      	push	{r7}
 8004956:	b085      	sub	sp, #20
 8004958:	af00      	add	r7, sp, #0
 800495a:	6078      	str	r0, [r7, #4]
 800495c:	460b      	mov	r3, r1
 800495e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	689a      	ldr	r2, [r3, #8]
 8004964:	887b      	ldrh	r3, [r7, #2]
 8004966:	4013      	ands	r3, r2
 8004968:	2b00      	cmp	r3, #0
 800496a:	d002      	beq.n	8004972 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800496c:	2301      	movs	r3, #1
 800496e:	73fb      	strb	r3, [r7, #15]
 8004970:	e001      	b.n	8004976 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004972:	2300      	movs	r3, #0
 8004974:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004976:	7bfb      	ldrb	r3, [r7, #15]
}
 8004978:	4618      	mov	r0, r3
 800497a:	3714      	adds	r7, #20
 800497c:	46bd      	mov	sp, r7
 800497e:	bc80      	pop	{r7}
 8004980:	4770      	bx	lr
	...

08004984 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004984:	b580      	push	{r7, lr}
 8004986:	b084      	sub	sp, #16
 8004988:	af00      	add	r7, sp, #0
 800498a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	2b00      	cmp	r3, #0
 8004990:	d101      	bne.n	8004996 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004992:	2301      	movs	r3, #1
 8004994:	e12b      	b.n	8004bee <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800499c:	b2db      	uxtb	r3, r3
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d106      	bne.n	80049b0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	2200      	movs	r2, #0
 80049a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80049aa:	6878      	ldr	r0, [r7, #4]
 80049ac:	f7fd fa8c 	bl	8001ec8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	2224      	movs	r2, #36	; 0x24
 80049b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	681a      	ldr	r2, [r3, #0]
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	f022 0201 	bic.w	r2, r2, #1
 80049c6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	681a      	ldr	r2, [r3, #0]
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80049d6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	681a      	ldr	r2, [r3, #0]
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80049e6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80049e8:	f003 f966 	bl	8007cb8 <HAL_RCC_GetPCLK1Freq>
 80049ec:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	685b      	ldr	r3, [r3, #4]
 80049f2:	4a81      	ldr	r2, [pc, #516]	; (8004bf8 <HAL_I2C_Init+0x274>)
 80049f4:	4293      	cmp	r3, r2
 80049f6:	d807      	bhi.n	8004a08 <HAL_I2C_Init+0x84>
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	4a80      	ldr	r2, [pc, #512]	; (8004bfc <HAL_I2C_Init+0x278>)
 80049fc:	4293      	cmp	r3, r2
 80049fe:	bf94      	ite	ls
 8004a00:	2301      	movls	r3, #1
 8004a02:	2300      	movhi	r3, #0
 8004a04:	b2db      	uxtb	r3, r3
 8004a06:	e006      	b.n	8004a16 <HAL_I2C_Init+0x92>
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	4a7d      	ldr	r2, [pc, #500]	; (8004c00 <HAL_I2C_Init+0x27c>)
 8004a0c:	4293      	cmp	r3, r2
 8004a0e:	bf94      	ite	ls
 8004a10:	2301      	movls	r3, #1
 8004a12:	2300      	movhi	r3, #0
 8004a14:	b2db      	uxtb	r3, r3
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d001      	beq.n	8004a1e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004a1a:	2301      	movs	r3, #1
 8004a1c:	e0e7      	b.n	8004bee <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	4a78      	ldr	r2, [pc, #480]	; (8004c04 <HAL_I2C_Init+0x280>)
 8004a22:	fba2 2303 	umull	r2, r3, r2, r3
 8004a26:	0c9b      	lsrs	r3, r3, #18
 8004a28:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	685b      	ldr	r3, [r3, #4]
 8004a30:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	68ba      	ldr	r2, [r7, #8]
 8004a3a:	430a      	orrs	r2, r1
 8004a3c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	6a1b      	ldr	r3, [r3, #32]
 8004a44:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	685b      	ldr	r3, [r3, #4]
 8004a4c:	4a6a      	ldr	r2, [pc, #424]	; (8004bf8 <HAL_I2C_Init+0x274>)
 8004a4e:	4293      	cmp	r3, r2
 8004a50:	d802      	bhi.n	8004a58 <HAL_I2C_Init+0xd4>
 8004a52:	68bb      	ldr	r3, [r7, #8]
 8004a54:	3301      	adds	r3, #1
 8004a56:	e009      	b.n	8004a6c <HAL_I2C_Init+0xe8>
 8004a58:	68bb      	ldr	r3, [r7, #8]
 8004a5a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8004a5e:	fb02 f303 	mul.w	r3, r2, r3
 8004a62:	4a69      	ldr	r2, [pc, #420]	; (8004c08 <HAL_I2C_Init+0x284>)
 8004a64:	fba2 2303 	umull	r2, r3, r2, r3
 8004a68:	099b      	lsrs	r3, r3, #6
 8004a6a:	3301      	adds	r3, #1
 8004a6c:	687a      	ldr	r2, [r7, #4]
 8004a6e:	6812      	ldr	r2, [r2, #0]
 8004a70:	430b      	orrs	r3, r1
 8004a72:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	69db      	ldr	r3, [r3, #28]
 8004a7a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8004a7e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	685b      	ldr	r3, [r3, #4]
 8004a86:	495c      	ldr	r1, [pc, #368]	; (8004bf8 <HAL_I2C_Init+0x274>)
 8004a88:	428b      	cmp	r3, r1
 8004a8a:	d819      	bhi.n	8004ac0 <HAL_I2C_Init+0x13c>
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	1e59      	subs	r1, r3, #1
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	685b      	ldr	r3, [r3, #4]
 8004a94:	005b      	lsls	r3, r3, #1
 8004a96:	fbb1 f3f3 	udiv	r3, r1, r3
 8004a9a:	1c59      	adds	r1, r3, #1
 8004a9c:	f640 73fc 	movw	r3, #4092	; 0xffc
 8004aa0:	400b      	ands	r3, r1
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d00a      	beq.n	8004abc <HAL_I2C_Init+0x138>
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	1e59      	subs	r1, r3, #1
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	685b      	ldr	r3, [r3, #4]
 8004aae:	005b      	lsls	r3, r3, #1
 8004ab0:	fbb1 f3f3 	udiv	r3, r1, r3
 8004ab4:	3301      	adds	r3, #1
 8004ab6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004aba:	e051      	b.n	8004b60 <HAL_I2C_Init+0x1dc>
 8004abc:	2304      	movs	r3, #4
 8004abe:	e04f      	b.n	8004b60 <HAL_I2C_Init+0x1dc>
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	689b      	ldr	r3, [r3, #8]
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d111      	bne.n	8004aec <HAL_I2C_Init+0x168>
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	1e58      	subs	r0, r3, #1
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	6859      	ldr	r1, [r3, #4]
 8004ad0:	460b      	mov	r3, r1
 8004ad2:	005b      	lsls	r3, r3, #1
 8004ad4:	440b      	add	r3, r1
 8004ad6:	fbb0 f3f3 	udiv	r3, r0, r3
 8004ada:	3301      	adds	r3, #1
 8004adc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	bf0c      	ite	eq
 8004ae4:	2301      	moveq	r3, #1
 8004ae6:	2300      	movne	r3, #0
 8004ae8:	b2db      	uxtb	r3, r3
 8004aea:	e012      	b.n	8004b12 <HAL_I2C_Init+0x18e>
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	1e58      	subs	r0, r3, #1
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	6859      	ldr	r1, [r3, #4]
 8004af4:	460b      	mov	r3, r1
 8004af6:	009b      	lsls	r3, r3, #2
 8004af8:	440b      	add	r3, r1
 8004afa:	0099      	lsls	r1, r3, #2
 8004afc:	440b      	add	r3, r1
 8004afe:	fbb0 f3f3 	udiv	r3, r0, r3
 8004b02:	3301      	adds	r3, #1
 8004b04:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	bf0c      	ite	eq
 8004b0c:	2301      	moveq	r3, #1
 8004b0e:	2300      	movne	r3, #0
 8004b10:	b2db      	uxtb	r3, r3
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d001      	beq.n	8004b1a <HAL_I2C_Init+0x196>
 8004b16:	2301      	movs	r3, #1
 8004b18:	e022      	b.n	8004b60 <HAL_I2C_Init+0x1dc>
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	689b      	ldr	r3, [r3, #8]
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d10e      	bne.n	8004b40 <HAL_I2C_Init+0x1bc>
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	1e58      	subs	r0, r3, #1
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	6859      	ldr	r1, [r3, #4]
 8004b2a:	460b      	mov	r3, r1
 8004b2c:	005b      	lsls	r3, r3, #1
 8004b2e:	440b      	add	r3, r1
 8004b30:	fbb0 f3f3 	udiv	r3, r0, r3
 8004b34:	3301      	adds	r3, #1
 8004b36:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004b3a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004b3e:	e00f      	b.n	8004b60 <HAL_I2C_Init+0x1dc>
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	1e58      	subs	r0, r3, #1
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	6859      	ldr	r1, [r3, #4]
 8004b48:	460b      	mov	r3, r1
 8004b4a:	009b      	lsls	r3, r3, #2
 8004b4c:	440b      	add	r3, r1
 8004b4e:	0099      	lsls	r1, r3, #2
 8004b50:	440b      	add	r3, r1
 8004b52:	fbb0 f3f3 	udiv	r3, r0, r3
 8004b56:	3301      	adds	r3, #1
 8004b58:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004b5c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004b60:	6879      	ldr	r1, [r7, #4]
 8004b62:	6809      	ldr	r1, [r1, #0]
 8004b64:	4313      	orrs	r3, r2
 8004b66:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	69da      	ldr	r2, [r3, #28]
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	6a1b      	ldr	r3, [r3, #32]
 8004b7a:	431a      	orrs	r2, r3
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	430a      	orrs	r2, r1
 8004b82:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	689b      	ldr	r3, [r3, #8]
 8004b8a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8004b8e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8004b92:	687a      	ldr	r2, [r7, #4]
 8004b94:	6911      	ldr	r1, [r2, #16]
 8004b96:	687a      	ldr	r2, [r7, #4]
 8004b98:	68d2      	ldr	r2, [r2, #12]
 8004b9a:	4311      	orrs	r1, r2
 8004b9c:	687a      	ldr	r2, [r7, #4]
 8004b9e:	6812      	ldr	r2, [r2, #0]
 8004ba0:	430b      	orrs	r3, r1
 8004ba2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	68db      	ldr	r3, [r3, #12]
 8004baa:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	695a      	ldr	r2, [r3, #20]
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	699b      	ldr	r3, [r3, #24]
 8004bb6:	431a      	orrs	r2, r3
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	430a      	orrs	r2, r1
 8004bbe:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	681a      	ldr	r2, [r3, #0]
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	f042 0201 	orr.w	r2, r2, #1
 8004bce:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	2200      	movs	r2, #0
 8004bd4:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	2220      	movs	r2, #32
 8004bda:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	2200      	movs	r2, #0
 8004be2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	2200      	movs	r2, #0
 8004be8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004bec:	2300      	movs	r3, #0
}
 8004bee:	4618      	mov	r0, r3
 8004bf0:	3710      	adds	r7, #16
 8004bf2:	46bd      	mov	sp, r7
 8004bf4:	bd80      	pop	{r7, pc}
 8004bf6:	bf00      	nop
 8004bf8:	000186a0 	.word	0x000186a0
 8004bfc:	001e847f 	.word	0x001e847f
 8004c00:	003d08ff 	.word	0x003d08ff
 8004c04:	431bde83 	.word	0x431bde83
 8004c08:	10624dd3 	.word	0x10624dd3

08004c0c <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004c0c:	b580      	push	{r7, lr}
 8004c0e:	b088      	sub	sp, #32
 8004c10:	af02      	add	r7, sp, #8
 8004c12:	60f8      	str	r0, [r7, #12]
 8004c14:	4608      	mov	r0, r1
 8004c16:	4611      	mov	r1, r2
 8004c18:	461a      	mov	r2, r3
 8004c1a:	4603      	mov	r3, r0
 8004c1c:	817b      	strh	r3, [r7, #10]
 8004c1e:	460b      	mov	r3, r1
 8004c20:	813b      	strh	r3, [r7, #8]
 8004c22:	4613      	mov	r3, r2
 8004c24:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004c26:	f7fe fa0b 	bl	8003040 <HAL_GetTick>
 8004c2a:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004c32:	b2db      	uxtb	r3, r3
 8004c34:	2b20      	cmp	r3, #32
 8004c36:	f040 80d9 	bne.w	8004dec <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004c3a:	697b      	ldr	r3, [r7, #20]
 8004c3c:	9300      	str	r3, [sp, #0]
 8004c3e:	2319      	movs	r3, #25
 8004c40:	2201      	movs	r2, #1
 8004c42:	496d      	ldr	r1, [pc, #436]	; (8004df8 <HAL_I2C_Mem_Write+0x1ec>)
 8004c44:	68f8      	ldr	r0, [r7, #12]
 8004c46:	f002 f949 	bl	8006edc <I2C_WaitOnFlagUntilTimeout>
 8004c4a:	4603      	mov	r3, r0
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	d001      	beq.n	8004c54 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8004c50:	2302      	movs	r3, #2
 8004c52:	e0cc      	b.n	8004dee <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004c5a:	2b01      	cmp	r3, #1
 8004c5c:	d101      	bne.n	8004c62 <HAL_I2C_Mem_Write+0x56>
 8004c5e:	2302      	movs	r3, #2
 8004c60:	e0c5      	b.n	8004dee <HAL_I2C_Mem_Write+0x1e2>
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	2201      	movs	r2, #1
 8004c66:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	f003 0301 	and.w	r3, r3, #1
 8004c74:	2b01      	cmp	r3, #1
 8004c76:	d007      	beq.n	8004c88 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	681a      	ldr	r2, [r3, #0]
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	f042 0201 	orr.w	r2, r2, #1
 8004c86:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	681a      	ldr	r2, [r3, #0]
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004c96:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	2221      	movs	r2, #33	; 0x21
 8004c9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	2240      	movs	r2, #64	; 0x40
 8004ca4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	2200      	movs	r2, #0
 8004cac:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	6a3a      	ldr	r2, [r7, #32]
 8004cb2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8004cb8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004cbe:	b29a      	uxth	r2, r3
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	4a4d      	ldr	r2, [pc, #308]	; (8004dfc <HAL_I2C_Mem_Write+0x1f0>)
 8004cc8:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004cca:	88f8      	ldrh	r0, [r7, #6]
 8004ccc:	893a      	ldrh	r2, [r7, #8]
 8004cce:	8979      	ldrh	r1, [r7, #10]
 8004cd0:	697b      	ldr	r3, [r7, #20]
 8004cd2:	9301      	str	r3, [sp, #4]
 8004cd4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004cd6:	9300      	str	r3, [sp, #0]
 8004cd8:	4603      	mov	r3, r0
 8004cda:	68f8      	ldr	r0, [r7, #12]
 8004cdc:	f001 fed8 	bl	8006a90 <I2C_RequestMemoryWrite>
 8004ce0:	4603      	mov	r3, r0
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d052      	beq.n	8004d8c <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8004ce6:	2301      	movs	r3, #1
 8004ce8:	e081      	b.n	8004dee <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004cea:	697a      	ldr	r2, [r7, #20]
 8004cec:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004cee:	68f8      	ldr	r0, [r7, #12]
 8004cf0:	f002 f9ca 	bl	8007088 <I2C_WaitOnTXEFlagUntilTimeout>
 8004cf4:	4603      	mov	r3, r0
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d00d      	beq.n	8004d16 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cfe:	2b04      	cmp	r3, #4
 8004d00:	d107      	bne.n	8004d12 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	681a      	ldr	r2, [r3, #0]
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004d10:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004d12:	2301      	movs	r3, #1
 8004d14:	e06b      	b.n	8004dee <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d1a:	781a      	ldrb	r2, [r3, #0]
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d26:	1c5a      	adds	r2, r3, #1
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004d30:	3b01      	subs	r3, #1
 8004d32:	b29a      	uxth	r2, r3
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004d3c:	b29b      	uxth	r3, r3
 8004d3e:	3b01      	subs	r3, #1
 8004d40:	b29a      	uxth	r2, r3
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	695b      	ldr	r3, [r3, #20]
 8004d4c:	f003 0304 	and.w	r3, r3, #4
 8004d50:	2b04      	cmp	r3, #4
 8004d52:	d11b      	bne.n	8004d8c <HAL_I2C_Mem_Write+0x180>
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	d017      	beq.n	8004d8c <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d60:	781a      	ldrb	r2, [r3, #0]
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d6c:	1c5a      	adds	r2, r3, #1
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004d76:	3b01      	subs	r3, #1
 8004d78:	b29a      	uxth	r2, r3
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004d82:	b29b      	uxth	r3, r3
 8004d84:	3b01      	subs	r3, #1
 8004d86:	b29a      	uxth	r2, r3
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d1aa      	bne.n	8004cea <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004d94:	697a      	ldr	r2, [r7, #20]
 8004d96:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004d98:	68f8      	ldr	r0, [r7, #12]
 8004d9a:	f002 f9b6 	bl	800710a <I2C_WaitOnBTFFlagUntilTimeout>
 8004d9e:	4603      	mov	r3, r0
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d00d      	beq.n	8004dc0 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004da8:	2b04      	cmp	r3, #4
 8004daa:	d107      	bne.n	8004dbc <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	681a      	ldr	r2, [r3, #0]
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004dba:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004dbc:	2301      	movs	r3, #1
 8004dbe:	e016      	b.n	8004dee <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	681a      	ldr	r2, [r3, #0]
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004dce:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	2220      	movs	r2, #32
 8004dd4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	2200      	movs	r2, #0
 8004ddc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	2200      	movs	r2, #0
 8004de4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004de8:	2300      	movs	r3, #0
 8004dea:	e000      	b.n	8004dee <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8004dec:	2302      	movs	r3, #2
  }
}
 8004dee:	4618      	mov	r0, r3
 8004df0:	3718      	adds	r7, #24
 8004df2:	46bd      	mov	sp, r7
 8004df4:	bd80      	pop	{r7, pc}
 8004df6:	bf00      	nop
 8004df8:	00100002 	.word	0x00100002
 8004dfc:	ffff0000 	.word	0xffff0000

08004e00 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004e00:	b580      	push	{r7, lr}
 8004e02:	b08c      	sub	sp, #48	; 0x30
 8004e04:	af02      	add	r7, sp, #8
 8004e06:	60f8      	str	r0, [r7, #12]
 8004e08:	4608      	mov	r0, r1
 8004e0a:	4611      	mov	r1, r2
 8004e0c:	461a      	mov	r2, r3
 8004e0e:	4603      	mov	r3, r0
 8004e10:	817b      	strh	r3, [r7, #10]
 8004e12:	460b      	mov	r3, r1
 8004e14:	813b      	strh	r3, [r7, #8]
 8004e16:	4613      	mov	r3, r2
 8004e18:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 8004e1a:	2300      	movs	r3, #0
 8004e1c:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004e1e:	f7fe f90f 	bl	8003040 <HAL_GetTick>
 8004e22:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004e2a:	b2db      	uxtb	r3, r3
 8004e2c:	2b20      	cmp	r3, #32
 8004e2e:	f040 8244 	bne.w	80052ba <HAL_I2C_Mem_Read+0x4ba>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004e32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e34:	9300      	str	r3, [sp, #0]
 8004e36:	2319      	movs	r3, #25
 8004e38:	2201      	movs	r2, #1
 8004e3a:	4982      	ldr	r1, [pc, #520]	; (8005044 <HAL_I2C_Mem_Read+0x244>)
 8004e3c:	68f8      	ldr	r0, [r7, #12]
 8004e3e:	f002 f84d 	bl	8006edc <I2C_WaitOnFlagUntilTimeout>
 8004e42:	4603      	mov	r3, r0
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	d001      	beq.n	8004e4c <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 8004e48:	2302      	movs	r3, #2
 8004e4a:	e237      	b.n	80052bc <HAL_I2C_Mem_Read+0x4bc>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004e52:	2b01      	cmp	r3, #1
 8004e54:	d101      	bne.n	8004e5a <HAL_I2C_Mem_Read+0x5a>
 8004e56:	2302      	movs	r3, #2
 8004e58:	e230      	b.n	80052bc <HAL_I2C_Mem_Read+0x4bc>
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	2201      	movs	r2, #1
 8004e5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	f003 0301 	and.w	r3, r3, #1
 8004e6c:	2b01      	cmp	r3, #1
 8004e6e:	d007      	beq.n	8004e80 <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	681a      	ldr	r2, [r3, #0]
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	f042 0201 	orr.w	r2, r2, #1
 8004e7e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	681a      	ldr	r2, [r3, #0]
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004e8e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	2222      	movs	r2, #34	; 0x22
 8004e94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	2240      	movs	r2, #64	; 0x40
 8004e9c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	2200      	movs	r2, #0
 8004ea4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004eaa:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8004eb0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004eb6:	b29a      	uxth	r2, r3
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	4a62      	ldr	r2, [pc, #392]	; (8005048 <HAL_I2C_Mem_Read+0x248>)
 8004ec0:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004ec2:	88f8      	ldrh	r0, [r7, #6]
 8004ec4:	893a      	ldrh	r2, [r7, #8]
 8004ec6:	8979      	ldrh	r1, [r7, #10]
 8004ec8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004eca:	9301      	str	r3, [sp, #4]
 8004ecc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004ece:	9300      	str	r3, [sp, #0]
 8004ed0:	4603      	mov	r3, r0
 8004ed2:	68f8      	ldr	r0, [r7, #12]
 8004ed4:	f001 fe72 	bl	8006bbc <I2C_RequestMemoryRead>
 8004ed8:	4603      	mov	r3, r0
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d001      	beq.n	8004ee2 <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 8004ede:	2301      	movs	r3, #1
 8004ee0:	e1ec      	b.n	80052bc <HAL_I2C_Mem_Read+0x4bc>
    }

    if (hi2c->XferSize == 0U)
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d113      	bne.n	8004f12 <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004eea:	2300      	movs	r3, #0
 8004eec:	61fb      	str	r3, [r7, #28]
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	695b      	ldr	r3, [r3, #20]
 8004ef4:	61fb      	str	r3, [r7, #28]
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	699b      	ldr	r3, [r3, #24]
 8004efc:	61fb      	str	r3, [r7, #28]
 8004efe:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	681a      	ldr	r2, [r3, #0]
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004f0e:	601a      	str	r2, [r3, #0]
 8004f10:	e1c0      	b.n	8005294 <HAL_I2C_Mem_Read+0x494>
    }
    else if (hi2c->XferSize == 1U)
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004f16:	2b01      	cmp	r3, #1
 8004f18:	d11e      	bne.n	8004f58 <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	681a      	ldr	r2, [r3, #0]
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004f28:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8004f2a:	b672      	cpsid	i
}
 8004f2c:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004f2e:	2300      	movs	r3, #0
 8004f30:	61bb      	str	r3, [r7, #24]
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	695b      	ldr	r3, [r3, #20]
 8004f38:	61bb      	str	r3, [r7, #24]
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	699b      	ldr	r3, [r3, #24]
 8004f40:	61bb      	str	r3, [r7, #24]
 8004f42:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	681a      	ldr	r2, [r3, #0]
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004f52:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8004f54:	b662      	cpsie	i
}
 8004f56:	e035      	b.n	8004fc4 <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004f5c:	2b02      	cmp	r3, #2
 8004f5e:	d11e      	bne.n	8004f9e <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	681a      	ldr	r2, [r3, #0]
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004f6e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8004f70:	b672      	cpsid	i
}
 8004f72:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004f74:	2300      	movs	r3, #0
 8004f76:	617b      	str	r3, [r7, #20]
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	695b      	ldr	r3, [r3, #20]
 8004f7e:	617b      	str	r3, [r7, #20]
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	699b      	ldr	r3, [r3, #24]
 8004f86:	617b      	str	r3, [r7, #20]
 8004f88:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	681a      	ldr	r2, [r3, #0]
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004f98:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8004f9a:	b662      	cpsie	i
}
 8004f9c:	e012      	b.n	8004fc4 <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	681a      	ldr	r2, [r3, #0]
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004fac:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004fae:	2300      	movs	r3, #0
 8004fb0:	613b      	str	r3, [r7, #16]
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	695b      	ldr	r3, [r3, #20]
 8004fb8:	613b      	str	r3, [r7, #16]
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	699b      	ldr	r3, [r3, #24]
 8004fc0:	613b      	str	r3, [r7, #16]
 8004fc2:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8004fc4:	e166      	b.n	8005294 <HAL_I2C_Mem_Read+0x494>
    {
      if (hi2c->XferSize <= 3U)
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004fca:	2b03      	cmp	r3, #3
 8004fcc:	f200 811f 	bhi.w	800520e <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004fd4:	2b01      	cmp	r3, #1
 8004fd6:	d123      	bne.n	8005020 <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004fd8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004fda:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004fdc:	68f8      	ldr	r0, [r7, #12]
 8004fde:	f002 f907 	bl	80071f0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004fe2:	4603      	mov	r3, r0
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	d001      	beq.n	8004fec <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 8004fe8:	2301      	movs	r3, #1
 8004fea:	e167      	b.n	80052bc <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	691a      	ldr	r2, [r3, #16]
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ff6:	b2d2      	uxtb	r2, r2
 8004ff8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ffe:	1c5a      	adds	r2, r3, #1
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005008:	3b01      	subs	r3, #1
 800500a:	b29a      	uxth	r2, r3
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005014:	b29b      	uxth	r3, r3
 8005016:	3b01      	subs	r3, #1
 8005018:	b29a      	uxth	r2, r3
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	855a      	strh	r2, [r3, #42]	; 0x2a
 800501e:	e139      	b.n	8005294 <HAL_I2C_Mem_Read+0x494>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005024:	2b02      	cmp	r3, #2
 8005026:	d152      	bne.n	80050ce <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005028:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800502a:	9300      	str	r3, [sp, #0]
 800502c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800502e:	2200      	movs	r2, #0
 8005030:	4906      	ldr	r1, [pc, #24]	; (800504c <HAL_I2C_Mem_Read+0x24c>)
 8005032:	68f8      	ldr	r0, [r7, #12]
 8005034:	f001 ff52 	bl	8006edc <I2C_WaitOnFlagUntilTimeout>
 8005038:	4603      	mov	r3, r0
 800503a:	2b00      	cmp	r3, #0
 800503c:	d008      	beq.n	8005050 <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 800503e:	2301      	movs	r3, #1
 8005040:	e13c      	b.n	80052bc <HAL_I2C_Mem_Read+0x4bc>
 8005042:	bf00      	nop
 8005044:	00100002 	.word	0x00100002
 8005048:	ffff0000 	.word	0xffff0000
 800504c:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8005050:	b672      	cpsid	i
}
 8005052:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	681a      	ldr	r2, [r3, #0]
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005062:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	691a      	ldr	r2, [r3, #16]
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800506e:	b2d2      	uxtb	r2, r2
 8005070:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005076:	1c5a      	adds	r2, r3, #1
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005080:	3b01      	subs	r3, #1
 8005082:	b29a      	uxth	r2, r3
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800508c:	b29b      	uxth	r3, r3
 800508e:	3b01      	subs	r3, #1
 8005090:	b29a      	uxth	r2, r3
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8005096:	b662      	cpsie	i
}
 8005098:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	691a      	ldr	r2, [r3, #16]
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050a4:	b2d2      	uxtb	r2, r2
 80050a6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050ac:	1c5a      	adds	r2, r3, #1
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80050b6:	3b01      	subs	r3, #1
 80050b8:	b29a      	uxth	r2, r3
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80050c2:	b29b      	uxth	r3, r3
 80050c4:	3b01      	subs	r3, #1
 80050c6:	b29a      	uxth	r2, r3
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	855a      	strh	r2, [r3, #42]	; 0x2a
 80050cc:	e0e2      	b.n	8005294 <HAL_I2C_Mem_Read+0x494>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80050ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050d0:	9300      	str	r3, [sp, #0]
 80050d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80050d4:	2200      	movs	r2, #0
 80050d6:	497b      	ldr	r1, [pc, #492]	; (80052c4 <HAL_I2C_Mem_Read+0x4c4>)
 80050d8:	68f8      	ldr	r0, [r7, #12]
 80050da:	f001 feff 	bl	8006edc <I2C_WaitOnFlagUntilTimeout>
 80050de:	4603      	mov	r3, r0
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d001      	beq.n	80050e8 <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 80050e4:	2301      	movs	r3, #1
 80050e6:	e0e9      	b.n	80052bc <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	681a      	ldr	r2, [r3, #0]
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80050f6:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80050f8:	b672      	cpsid	i
}
 80050fa:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	691a      	ldr	r2, [r3, #16]
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005106:	b2d2      	uxtb	r2, r2
 8005108:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800510e:	1c5a      	adds	r2, r3, #1
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005118:	3b01      	subs	r3, #1
 800511a:	b29a      	uxth	r2, r3
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005124:	b29b      	uxth	r3, r3
 8005126:	3b01      	subs	r3, #1
 8005128:	b29a      	uxth	r2, r3
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 800512e:	4b66      	ldr	r3, [pc, #408]	; (80052c8 <HAL_I2C_Mem_Read+0x4c8>)
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	08db      	lsrs	r3, r3, #3
 8005134:	4a65      	ldr	r2, [pc, #404]	; (80052cc <HAL_I2C_Mem_Read+0x4cc>)
 8005136:	fba2 2303 	umull	r2, r3, r2, r3
 800513a:	0a1a      	lsrs	r2, r3, #8
 800513c:	4613      	mov	r3, r2
 800513e:	009b      	lsls	r3, r3, #2
 8005140:	4413      	add	r3, r2
 8005142:	00da      	lsls	r2, r3, #3
 8005144:	1ad3      	subs	r3, r2, r3
 8005146:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8005148:	6a3b      	ldr	r3, [r7, #32]
 800514a:	3b01      	subs	r3, #1
 800514c:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 800514e:	6a3b      	ldr	r3, [r7, #32]
 8005150:	2b00      	cmp	r3, #0
 8005152:	d118      	bne.n	8005186 <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	2200      	movs	r2, #0
 8005158:	631a      	str	r2, [r3, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	2220      	movs	r2, #32
 800515e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	2200      	movs	r2, #0
 8005166:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800516e:	f043 0220 	orr.w	r2, r3, #32
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	641a      	str	r2, [r3, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8005176:	b662      	cpsie	i
}
 8005178:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	2200      	movs	r2, #0
 800517e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

              return HAL_ERROR;
 8005182:	2301      	movs	r3, #1
 8005184:	e09a      	b.n	80052bc <HAL_I2C_Mem_Read+0x4bc>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	695b      	ldr	r3, [r3, #20]
 800518c:	f003 0304 	and.w	r3, r3, #4
 8005190:	2b04      	cmp	r3, #4
 8005192:	d1d9      	bne.n	8005148 <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	681a      	ldr	r2, [r3, #0]
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80051a2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	691a      	ldr	r2, [r3, #16]
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051ae:	b2d2      	uxtb	r2, r2
 80051b0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051b6:	1c5a      	adds	r2, r3, #1
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80051c0:	3b01      	subs	r3, #1
 80051c2:	b29a      	uxth	r2, r3
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80051cc:	b29b      	uxth	r3, r3
 80051ce:	3b01      	subs	r3, #1
 80051d0:	b29a      	uxth	r2, r3
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80051d6:	b662      	cpsie	i
}
 80051d8:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	691a      	ldr	r2, [r3, #16]
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051e4:	b2d2      	uxtb	r2, r2
 80051e6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051ec:	1c5a      	adds	r2, r3, #1
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80051f6:	3b01      	subs	r3, #1
 80051f8:	b29a      	uxth	r2, r3
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005202:	b29b      	uxth	r3, r3
 8005204:	3b01      	subs	r3, #1
 8005206:	b29a      	uxth	r2, r3
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800520c:	e042      	b.n	8005294 <HAL_I2C_Mem_Read+0x494>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800520e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005210:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005212:	68f8      	ldr	r0, [r7, #12]
 8005214:	f001 ffec 	bl	80071f0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005218:	4603      	mov	r3, r0
 800521a:	2b00      	cmp	r3, #0
 800521c:	d001      	beq.n	8005222 <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 800521e:	2301      	movs	r3, #1
 8005220:	e04c      	b.n	80052bc <HAL_I2C_Mem_Read+0x4bc>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	691a      	ldr	r2, [r3, #16]
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800522c:	b2d2      	uxtb	r2, r2
 800522e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005234:	1c5a      	adds	r2, r3, #1
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800523e:	3b01      	subs	r3, #1
 8005240:	b29a      	uxth	r2, r3
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800524a:	b29b      	uxth	r3, r3
 800524c:	3b01      	subs	r3, #1
 800524e:	b29a      	uxth	r2, r3
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	695b      	ldr	r3, [r3, #20]
 800525a:	f003 0304 	and.w	r3, r3, #4
 800525e:	2b04      	cmp	r3, #4
 8005260:	d118      	bne.n	8005294 <HAL_I2C_Mem_Read+0x494>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	691a      	ldr	r2, [r3, #16]
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800526c:	b2d2      	uxtb	r2, r2
 800526e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005274:	1c5a      	adds	r2, r3, #1
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800527e:	3b01      	subs	r3, #1
 8005280:	b29a      	uxth	r2, r3
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800528a:	b29b      	uxth	r3, r3
 800528c:	3b01      	subs	r3, #1
 800528e:	b29a      	uxth	r2, r3
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005298:	2b00      	cmp	r3, #0
 800529a:	f47f ae94 	bne.w	8004fc6 <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	2220      	movs	r2, #32
 80052a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	2200      	movs	r2, #0
 80052aa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	2200      	movs	r2, #0
 80052b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80052b6:	2300      	movs	r3, #0
 80052b8:	e000      	b.n	80052bc <HAL_I2C_Mem_Read+0x4bc>
  }
  else
  {
    return HAL_BUSY;
 80052ba:	2302      	movs	r3, #2
  }
}
 80052bc:	4618      	mov	r0, r3
 80052be:	3728      	adds	r7, #40	; 0x28
 80052c0:	46bd      	mov	sp, r7
 80052c2:	bd80      	pop	{r7, pc}
 80052c4:	00010004 	.word	0x00010004
 80052c8:	20000098 	.word	0x20000098
 80052cc:	14f8b589 	.word	0x14f8b589

080052d0 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80052d0:	b580      	push	{r7, lr}
 80052d2:	b088      	sub	sp, #32
 80052d4:	af00      	add	r7, sp, #0
 80052d6:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 80052d8:	2300      	movs	r3, #0
 80052da:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	685b      	ldr	r3, [r3, #4]
 80052e2:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80052e8:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80052f0:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80052f8:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 80052fa:	7bfb      	ldrb	r3, [r7, #15]
 80052fc:	2b10      	cmp	r3, #16
 80052fe:	d003      	beq.n	8005308 <HAL_I2C_EV_IRQHandler+0x38>
 8005300:	7bfb      	ldrb	r3, [r7, #15]
 8005302:	2b40      	cmp	r3, #64	; 0x40
 8005304:	f040 80c1 	bne.w	800548a <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	699b      	ldr	r3, [r3, #24]
 800530e:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	695b      	ldr	r3, [r3, #20]
 8005316:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8005318:	69fb      	ldr	r3, [r7, #28]
 800531a:	f003 0301 	and.w	r3, r3, #1
 800531e:	2b00      	cmp	r3, #0
 8005320:	d10d      	bne.n	800533e <HAL_I2C_EV_IRQHandler+0x6e>
 8005322:	693b      	ldr	r3, [r7, #16]
 8005324:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8005328:	d003      	beq.n	8005332 <HAL_I2C_EV_IRQHandler+0x62>
 800532a:	693b      	ldr	r3, [r7, #16]
 800532c:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8005330:	d101      	bne.n	8005336 <HAL_I2C_EV_IRQHandler+0x66>
 8005332:	2301      	movs	r3, #1
 8005334:	e000      	b.n	8005338 <HAL_I2C_EV_IRQHandler+0x68>
 8005336:	2300      	movs	r3, #0
 8005338:	2b01      	cmp	r3, #1
 800533a:	f000 8132 	beq.w	80055a2 <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800533e:	69fb      	ldr	r3, [r7, #28]
 8005340:	f003 0301 	and.w	r3, r3, #1
 8005344:	2b00      	cmp	r3, #0
 8005346:	d00c      	beq.n	8005362 <HAL_I2C_EV_IRQHandler+0x92>
 8005348:	697b      	ldr	r3, [r7, #20]
 800534a:	0a5b      	lsrs	r3, r3, #9
 800534c:	f003 0301 	and.w	r3, r3, #1
 8005350:	2b00      	cmp	r3, #0
 8005352:	d006      	beq.n	8005362 <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8005354:	6878      	ldr	r0, [r7, #4]
 8005356:	f001 ffcf 	bl	80072f8 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 800535a:	6878      	ldr	r0, [r7, #4]
 800535c:	f000 fd77 	bl	8005e4e <I2C_Master_SB>
 8005360:	e092      	b.n	8005488 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005362:	69fb      	ldr	r3, [r7, #28]
 8005364:	08db      	lsrs	r3, r3, #3
 8005366:	f003 0301 	and.w	r3, r3, #1
 800536a:	2b00      	cmp	r3, #0
 800536c:	d009      	beq.n	8005382 <HAL_I2C_EV_IRQHandler+0xb2>
 800536e:	697b      	ldr	r3, [r7, #20]
 8005370:	0a5b      	lsrs	r3, r3, #9
 8005372:	f003 0301 	and.w	r3, r3, #1
 8005376:	2b00      	cmp	r3, #0
 8005378:	d003      	beq.n	8005382 <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 800537a:	6878      	ldr	r0, [r7, #4]
 800537c:	f000 fdec 	bl	8005f58 <I2C_Master_ADD10>
 8005380:	e082      	b.n	8005488 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005382:	69fb      	ldr	r3, [r7, #28]
 8005384:	085b      	lsrs	r3, r3, #1
 8005386:	f003 0301 	and.w	r3, r3, #1
 800538a:	2b00      	cmp	r3, #0
 800538c:	d009      	beq.n	80053a2 <HAL_I2C_EV_IRQHandler+0xd2>
 800538e:	697b      	ldr	r3, [r7, #20]
 8005390:	0a5b      	lsrs	r3, r3, #9
 8005392:	f003 0301 	and.w	r3, r3, #1
 8005396:	2b00      	cmp	r3, #0
 8005398:	d003      	beq.n	80053a2 <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 800539a:	6878      	ldr	r0, [r7, #4]
 800539c:	f000 fe05 	bl	8005faa <I2C_Master_ADDR>
 80053a0:	e072      	b.n	8005488 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 80053a2:	69bb      	ldr	r3, [r7, #24]
 80053a4:	089b      	lsrs	r3, r3, #2
 80053a6:	f003 0301 	and.w	r3, r3, #1
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d03b      	beq.n	8005426 <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	685b      	ldr	r3, [r3, #4]
 80053b4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80053b8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80053bc:	f000 80f3 	beq.w	80055a6 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80053c0:	69fb      	ldr	r3, [r7, #28]
 80053c2:	09db      	lsrs	r3, r3, #7
 80053c4:	f003 0301 	and.w	r3, r3, #1
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	d00f      	beq.n	80053ec <HAL_I2C_EV_IRQHandler+0x11c>
 80053cc:	697b      	ldr	r3, [r7, #20]
 80053ce:	0a9b      	lsrs	r3, r3, #10
 80053d0:	f003 0301 	and.w	r3, r3, #1
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d009      	beq.n	80053ec <HAL_I2C_EV_IRQHandler+0x11c>
 80053d8:	69fb      	ldr	r3, [r7, #28]
 80053da:	089b      	lsrs	r3, r3, #2
 80053dc:	f003 0301 	and.w	r3, r3, #1
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	d103      	bne.n	80053ec <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 80053e4:	6878      	ldr	r0, [r7, #4]
 80053e6:	f000 f9f1 	bl	80057cc <I2C_MasterTransmit_TXE>
 80053ea:	e04d      	b.n	8005488 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80053ec:	69fb      	ldr	r3, [r7, #28]
 80053ee:	089b      	lsrs	r3, r3, #2
 80053f0:	f003 0301 	and.w	r3, r3, #1
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	f000 80d6 	beq.w	80055a6 <HAL_I2C_EV_IRQHandler+0x2d6>
 80053fa:	697b      	ldr	r3, [r7, #20]
 80053fc:	0a5b      	lsrs	r3, r3, #9
 80053fe:	f003 0301 	and.w	r3, r3, #1
 8005402:	2b00      	cmp	r3, #0
 8005404:	f000 80cf 	beq.w	80055a6 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8005408:	7bbb      	ldrb	r3, [r7, #14]
 800540a:	2b21      	cmp	r3, #33	; 0x21
 800540c:	d103      	bne.n	8005416 <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 800540e:	6878      	ldr	r0, [r7, #4]
 8005410:	f000 fa78 	bl	8005904 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005414:	e0c7      	b.n	80055a6 <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 8005416:	7bfb      	ldrb	r3, [r7, #15]
 8005418:	2b40      	cmp	r3, #64	; 0x40
 800541a:	f040 80c4 	bne.w	80055a6 <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 800541e:	6878      	ldr	r0, [r7, #4]
 8005420:	f000 fae6 	bl	80059f0 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005424:	e0bf      	b.n	80055a6 <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	685b      	ldr	r3, [r3, #4]
 800542c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005430:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005434:	f000 80b7 	beq.w	80055a6 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005438:	69fb      	ldr	r3, [r7, #28]
 800543a:	099b      	lsrs	r3, r3, #6
 800543c:	f003 0301 	and.w	r3, r3, #1
 8005440:	2b00      	cmp	r3, #0
 8005442:	d00f      	beq.n	8005464 <HAL_I2C_EV_IRQHandler+0x194>
 8005444:	697b      	ldr	r3, [r7, #20]
 8005446:	0a9b      	lsrs	r3, r3, #10
 8005448:	f003 0301 	and.w	r3, r3, #1
 800544c:	2b00      	cmp	r3, #0
 800544e:	d009      	beq.n	8005464 <HAL_I2C_EV_IRQHandler+0x194>
 8005450:	69fb      	ldr	r3, [r7, #28]
 8005452:	089b      	lsrs	r3, r3, #2
 8005454:	f003 0301 	and.w	r3, r3, #1
 8005458:	2b00      	cmp	r3, #0
 800545a:	d103      	bne.n	8005464 <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 800545c:	6878      	ldr	r0, [r7, #4]
 800545e:	f000 fb5b 	bl	8005b18 <I2C_MasterReceive_RXNE>
 8005462:	e011      	b.n	8005488 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005464:	69fb      	ldr	r3, [r7, #28]
 8005466:	089b      	lsrs	r3, r3, #2
 8005468:	f003 0301 	and.w	r3, r3, #1
 800546c:	2b00      	cmp	r3, #0
 800546e:	f000 809a 	beq.w	80055a6 <HAL_I2C_EV_IRQHandler+0x2d6>
 8005472:	697b      	ldr	r3, [r7, #20]
 8005474:	0a5b      	lsrs	r3, r3, #9
 8005476:	f003 0301 	and.w	r3, r3, #1
 800547a:	2b00      	cmp	r3, #0
 800547c:	f000 8093 	beq.w	80055a6 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 8005480:	6878      	ldr	r0, [r7, #4]
 8005482:	f000 fbfa 	bl	8005c7a <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005486:	e08e      	b.n	80055a6 <HAL_I2C_EV_IRQHandler+0x2d6>
 8005488:	e08d      	b.n	80055a6 <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800548e:	2b00      	cmp	r3, #0
 8005490:	d004      	beq.n	800549c <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	695b      	ldr	r3, [r3, #20]
 8005498:	61fb      	str	r3, [r7, #28]
 800549a:	e007      	b.n	80054ac <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	699b      	ldr	r3, [r3, #24]
 80054a2:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	695b      	ldr	r3, [r3, #20]
 80054aa:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80054ac:	69fb      	ldr	r3, [r7, #28]
 80054ae:	085b      	lsrs	r3, r3, #1
 80054b0:	f003 0301 	and.w	r3, r3, #1
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	d012      	beq.n	80054de <HAL_I2C_EV_IRQHandler+0x20e>
 80054b8:	697b      	ldr	r3, [r7, #20]
 80054ba:	0a5b      	lsrs	r3, r3, #9
 80054bc:	f003 0301 	and.w	r3, r3, #1
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	d00c      	beq.n	80054de <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	d003      	beq.n	80054d4 <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	699b      	ldr	r3, [r3, #24]
 80054d2:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 80054d4:	69b9      	ldr	r1, [r7, #24]
 80054d6:	6878      	ldr	r0, [r7, #4]
 80054d8:	f000 ffbe 	bl	8006458 <I2C_Slave_ADDR>
 80054dc:	e066      	b.n	80055ac <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80054de:	69fb      	ldr	r3, [r7, #28]
 80054e0:	091b      	lsrs	r3, r3, #4
 80054e2:	f003 0301 	and.w	r3, r3, #1
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	d009      	beq.n	80054fe <HAL_I2C_EV_IRQHandler+0x22e>
 80054ea:	697b      	ldr	r3, [r7, #20]
 80054ec:	0a5b      	lsrs	r3, r3, #9
 80054ee:	f003 0301 	and.w	r3, r3, #1
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d003      	beq.n	80054fe <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 80054f6:	6878      	ldr	r0, [r7, #4]
 80054f8:	f000 fff8 	bl	80064ec <I2C_Slave_STOPF>
 80054fc:	e056      	b.n	80055ac <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80054fe:	7bbb      	ldrb	r3, [r7, #14]
 8005500:	2b21      	cmp	r3, #33	; 0x21
 8005502:	d002      	beq.n	800550a <HAL_I2C_EV_IRQHandler+0x23a>
 8005504:	7bbb      	ldrb	r3, [r7, #14]
 8005506:	2b29      	cmp	r3, #41	; 0x29
 8005508:	d125      	bne.n	8005556 <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800550a:	69fb      	ldr	r3, [r7, #28]
 800550c:	09db      	lsrs	r3, r3, #7
 800550e:	f003 0301 	and.w	r3, r3, #1
 8005512:	2b00      	cmp	r3, #0
 8005514:	d00f      	beq.n	8005536 <HAL_I2C_EV_IRQHandler+0x266>
 8005516:	697b      	ldr	r3, [r7, #20]
 8005518:	0a9b      	lsrs	r3, r3, #10
 800551a:	f003 0301 	and.w	r3, r3, #1
 800551e:	2b00      	cmp	r3, #0
 8005520:	d009      	beq.n	8005536 <HAL_I2C_EV_IRQHandler+0x266>
 8005522:	69fb      	ldr	r3, [r7, #28]
 8005524:	089b      	lsrs	r3, r3, #2
 8005526:	f003 0301 	and.w	r3, r3, #1
 800552a:	2b00      	cmp	r3, #0
 800552c:	d103      	bne.n	8005536 <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 800552e:	6878      	ldr	r0, [r7, #4]
 8005530:	f000 fed6 	bl	80062e0 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005534:	e039      	b.n	80055aa <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005536:	69fb      	ldr	r3, [r7, #28]
 8005538:	089b      	lsrs	r3, r3, #2
 800553a:	f003 0301 	and.w	r3, r3, #1
 800553e:	2b00      	cmp	r3, #0
 8005540:	d033      	beq.n	80055aa <HAL_I2C_EV_IRQHandler+0x2da>
 8005542:	697b      	ldr	r3, [r7, #20]
 8005544:	0a5b      	lsrs	r3, r3, #9
 8005546:	f003 0301 	and.w	r3, r3, #1
 800554a:	2b00      	cmp	r3, #0
 800554c:	d02d      	beq.n	80055aa <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 800554e:	6878      	ldr	r0, [r7, #4]
 8005550:	f000 ff03 	bl	800635a <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005554:	e029      	b.n	80055aa <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005556:	69fb      	ldr	r3, [r7, #28]
 8005558:	099b      	lsrs	r3, r3, #6
 800555a:	f003 0301 	and.w	r3, r3, #1
 800555e:	2b00      	cmp	r3, #0
 8005560:	d00f      	beq.n	8005582 <HAL_I2C_EV_IRQHandler+0x2b2>
 8005562:	697b      	ldr	r3, [r7, #20]
 8005564:	0a9b      	lsrs	r3, r3, #10
 8005566:	f003 0301 	and.w	r3, r3, #1
 800556a:	2b00      	cmp	r3, #0
 800556c:	d009      	beq.n	8005582 <HAL_I2C_EV_IRQHandler+0x2b2>
 800556e:	69fb      	ldr	r3, [r7, #28]
 8005570:	089b      	lsrs	r3, r3, #2
 8005572:	f003 0301 	and.w	r3, r3, #1
 8005576:	2b00      	cmp	r3, #0
 8005578:	d103      	bne.n	8005582 <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 800557a:	6878      	ldr	r0, [r7, #4]
 800557c:	f000 ff0d 	bl	800639a <I2C_SlaveReceive_RXNE>
 8005580:	e014      	b.n	80055ac <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005582:	69fb      	ldr	r3, [r7, #28]
 8005584:	089b      	lsrs	r3, r3, #2
 8005586:	f003 0301 	and.w	r3, r3, #1
 800558a:	2b00      	cmp	r3, #0
 800558c:	d00e      	beq.n	80055ac <HAL_I2C_EV_IRQHandler+0x2dc>
 800558e:	697b      	ldr	r3, [r7, #20]
 8005590:	0a5b      	lsrs	r3, r3, #9
 8005592:	f003 0301 	and.w	r3, r3, #1
 8005596:	2b00      	cmp	r3, #0
 8005598:	d008      	beq.n	80055ac <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 800559a:	6878      	ldr	r0, [r7, #4]
 800559c:	f000 ff3b 	bl	8006416 <I2C_SlaveReceive_BTF>
 80055a0:	e004      	b.n	80055ac <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 80055a2:	bf00      	nop
 80055a4:	e002      	b.n	80055ac <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80055a6:	bf00      	nop
 80055a8:	e000      	b.n	80055ac <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80055aa:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 80055ac:	3720      	adds	r7, #32
 80055ae:	46bd      	mov	sp, r7
 80055b0:	bd80      	pop	{r7, pc}

080055b2 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80055b2:	b580      	push	{r7, lr}
 80055b4:	b08a      	sub	sp, #40	; 0x28
 80055b6:	af00      	add	r7, sp, #0
 80055b8:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	695b      	ldr	r3, [r3, #20]
 80055c0:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	685b      	ldr	r3, [r3, #4]
 80055c8:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 80055ca:	2300      	movs	r3, #0
 80055cc:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80055d4:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80055d6:	6a3b      	ldr	r3, [r7, #32]
 80055d8:	0a1b      	lsrs	r3, r3, #8
 80055da:	f003 0301 	and.w	r3, r3, #1
 80055de:	2b00      	cmp	r3, #0
 80055e0:	d016      	beq.n	8005610 <HAL_I2C_ER_IRQHandler+0x5e>
 80055e2:	69fb      	ldr	r3, [r7, #28]
 80055e4:	0a1b      	lsrs	r3, r3, #8
 80055e6:	f003 0301 	and.w	r3, r3, #1
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d010      	beq.n	8005610 <HAL_I2C_ER_IRQHandler+0x5e>
  {
    error |= HAL_I2C_ERROR_BERR;
 80055ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055f0:	f043 0301 	orr.w	r3, r3, #1
 80055f4:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80055fe:	615a      	str	r2, [r3, #20]

    /* Workaround: Start cannot be generated after a misplaced Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_SWRST);
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	681a      	ldr	r2, [r3, #0]
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800560e:	601a      	str	r2, [r3, #0]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8005610:	6a3b      	ldr	r3, [r7, #32]
 8005612:	0a5b      	lsrs	r3, r3, #9
 8005614:	f003 0301 	and.w	r3, r3, #1
 8005618:	2b00      	cmp	r3, #0
 800561a:	d00e      	beq.n	800563a <HAL_I2C_ER_IRQHandler+0x88>
 800561c:	69fb      	ldr	r3, [r7, #28]
 800561e:	0a1b      	lsrs	r3, r3, #8
 8005620:	f003 0301 	and.w	r3, r3, #1
 8005624:	2b00      	cmp	r3, #0
 8005626:	d008      	beq.n	800563a <HAL_I2C_ER_IRQHandler+0x88>
  {
    error |= HAL_I2C_ERROR_ARLO;
 8005628:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800562a:	f043 0302 	orr.w	r3, r3, #2
 800562e:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	f46f 7200 	mvn.w	r2, #512	; 0x200
 8005638:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800563a:	6a3b      	ldr	r3, [r7, #32]
 800563c:	0a9b      	lsrs	r3, r3, #10
 800563e:	f003 0301 	and.w	r3, r3, #1
 8005642:	2b00      	cmp	r3, #0
 8005644:	d03f      	beq.n	80056c6 <HAL_I2C_ER_IRQHandler+0x114>
 8005646:	69fb      	ldr	r3, [r7, #28]
 8005648:	0a1b      	lsrs	r3, r3, #8
 800564a:	f003 0301 	and.w	r3, r3, #1
 800564e:	2b00      	cmp	r3, #0
 8005650:	d039      	beq.n	80056c6 <HAL_I2C_ER_IRQHandler+0x114>
  {
    tmp1 = CurrentMode;
 8005652:	7efb      	ldrb	r3, [r7, #27]
 8005654:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800565a:	b29b      	uxth	r3, r3
 800565c:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005664:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800566a:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 800566c:	7ebb      	ldrb	r3, [r7, #26]
 800566e:	2b20      	cmp	r3, #32
 8005670:	d112      	bne.n	8005698 <HAL_I2C_ER_IRQHandler+0xe6>
 8005672:	697b      	ldr	r3, [r7, #20]
 8005674:	2b00      	cmp	r3, #0
 8005676:	d10f      	bne.n	8005698 <HAL_I2C_ER_IRQHandler+0xe6>
 8005678:	7cfb      	ldrb	r3, [r7, #19]
 800567a:	2b21      	cmp	r3, #33	; 0x21
 800567c:	d008      	beq.n	8005690 <HAL_I2C_ER_IRQHandler+0xde>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 800567e:	7cfb      	ldrb	r3, [r7, #19]
 8005680:	2b29      	cmp	r3, #41	; 0x29
 8005682:	d005      	beq.n	8005690 <HAL_I2C_ER_IRQHandler+0xde>
 8005684:	7cfb      	ldrb	r3, [r7, #19]
 8005686:	2b28      	cmp	r3, #40	; 0x28
 8005688:	d106      	bne.n	8005698 <HAL_I2C_ER_IRQHandler+0xe6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	2b21      	cmp	r3, #33	; 0x21
 800568e:	d103      	bne.n	8005698 <HAL_I2C_ER_IRQHandler+0xe6>
    {
      I2C_Slave_AF(hi2c);
 8005690:	6878      	ldr	r0, [r7, #4]
 8005692:	f001 f85b 	bl	800674c <I2C_Slave_AF>
 8005696:	e016      	b.n	80056c6 <HAL_I2C_ER_IRQHandler+0x114>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80056a0:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 80056a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056a4:	f043 0304 	orr.w	r3, r3, #4
 80056a8:	627b      	str	r3, [r7, #36]	; 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 80056aa:	7efb      	ldrb	r3, [r7, #27]
 80056ac:	2b10      	cmp	r3, #16
 80056ae:	d002      	beq.n	80056b6 <HAL_I2C_ER_IRQHandler+0x104>
 80056b0:	7efb      	ldrb	r3, [r7, #27]
 80056b2:	2b40      	cmp	r3, #64	; 0x40
 80056b4:	d107      	bne.n	80056c6 <HAL_I2C_ER_IRQHandler+0x114>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	681a      	ldr	r2, [r3, #0]
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80056c4:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80056c6:	6a3b      	ldr	r3, [r7, #32]
 80056c8:	0adb      	lsrs	r3, r3, #11
 80056ca:	f003 0301 	and.w	r3, r3, #1
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	d00e      	beq.n	80056f0 <HAL_I2C_ER_IRQHandler+0x13e>
 80056d2:	69fb      	ldr	r3, [r7, #28]
 80056d4:	0a1b      	lsrs	r3, r3, #8
 80056d6:	f003 0301 	and.w	r3, r3, #1
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d008      	beq.n	80056f0 <HAL_I2C_ER_IRQHandler+0x13e>
  {
    error |= HAL_I2C_ERROR_OVR;
 80056de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056e0:	f043 0308 	orr.w	r3, r3, #8
 80056e4:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 80056ee:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 80056f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d008      	beq.n	8005708 <HAL_I2C_ER_IRQHandler+0x156>
  {
    hi2c->ErrorCode |= error;
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80056fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056fc:	431a      	orrs	r2, r3
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	641a      	str	r2, [r3, #64]	; 0x40
    I2C_ITError(hi2c);
 8005702:	6878      	ldr	r0, [r7, #4]
 8005704:	f001 f892 	bl	800682c <I2C_ITError>
  }
}
 8005708:	bf00      	nop
 800570a:	3728      	adds	r7, #40	; 0x28
 800570c:	46bd      	mov	sp, r7
 800570e:	bd80      	pop	{r7, pc}

08005710 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005710:	b480      	push	{r7}
 8005712:	b083      	sub	sp, #12
 8005714:	af00      	add	r7, sp, #0
 8005716:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8005718:	bf00      	nop
 800571a:	370c      	adds	r7, #12
 800571c:	46bd      	mov	sp, r7
 800571e:	bc80      	pop	{r7}
 8005720:	4770      	bx	lr

08005722 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005722:	b480      	push	{r7}
 8005724:	b083      	sub	sp, #12
 8005726:	af00      	add	r7, sp, #0
 8005728:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 800572a:	bf00      	nop
 800572c:	370c      	adds	r7, #12
 800572e:	46bd      	mov	sp, r7
 8005730:	bc80      	pop	{r7}
 8005732:	4770      	bx	lr

08005734 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005734:	b480      	push	{r7}
 8005736:	b083      	sub	sp, #12
 8005738:	af00      	add	r7, sp, #0
 800573a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 800573c:	bf00      	nop
 800573e:	370c      	adds	r7, #12
 8005740:	46bd      	mov	sp, r7
 8005742:	bc80      	pop	{r7}
 8005744:	4770      	bx	lr

08005746 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005746:	b480      	push	{r7}
 8005748:	b083      	sub	sp, #12
 800574a:	af00      	add	r7, sp, #0
 800574c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 800574e:	bf00      	nop
 8005750:	370c      	adds	r7, #12
 8005752:	46bd      	mov	sp, r7
 8005754:	bc80      	pop	{r7}
 8005756:	4770      	bx	lr

08005758 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8005758:	b480      	push	{r7}
 800575a:	b083      	sub	sp, #12
 800575c:	af00      	add	r7, sp, #0
 800575e:	6078      	str	r0, [r7, #4]
 8005760:	460b      	mov	r3, r1
 8005762:	70fb      	strb	r3, [r7, #3]
 8005764:	4613      	mov	r3, r2
 8005766:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8005768:	bf00      	nop
 800576a:	370c      	adds	r7, #12
 800576c:	46bd      	mov	sp, r7
 800576e:	bc80      	pop	{r7}
 8005770:	4770      	bx	lr

08005772 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005772:	b480      	push	{r7}
 8005774:	b083      	sub	sp, #12
 8005776:	af00      	add	r7, sp, #0
 8005778:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 800577a:	bf00      	nop
 800577c:	370c      	adds	r7, #12
 800577e:	46bd      	mov	sp, r7
 8005780:	bc80      	pop	{r7}
 8005782:	4770      	bx	lr

08005784 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005784:	b480      	push	{r7}
 8005786:	b083      	sub	sp, #12
 8005788:	af00      	add	r7, sp, #0
 800578a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 800578c:	bf00      	nop
 800578e:	370c      	adds	r7, #12
 8005790:	46bd      	mov	sp, r7
 8005792:	bc80      	pop	{r7}
 8005794:	4770      	bx	lr

08005796 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005796:	b480      	push	{r7}
 8005798:	b083      	sub	sp, #12
 800579a:	af00      	add	r7, sp, #0
 800579c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 800579e:	bf00      	nop
 80057a0:	370c      	adds	r7, #12
 80057a2:	46bd      	mov	sp, r7
 80057a4:	bc80      	pop	{r7}
 80057a6:	4770      	bx	lr

080057a8 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80057a8:	b480      	push	{r7}
 80057aa:	b083      	sub	sp, #12
 80057ac:	af00      	add	r7, sp, #0
 80057ae:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 80057b0:	bf00      	nop
 80057b2:	370c      	adds	r7, #12
 80057b4:	46bd      	mov	sp, r7
 80057b6:	bc80      	pop	{r7}
 80057b8:	4770      	bx	lr

080057ba <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80057ba:	b480      	push	{r7}
 80057bc:	b083      	sub	sp, #12
 80057be:	af00      	add	r7, sp, #0
 80057c0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 80057c2:	bf00      	nop
 80057c4:	370c      	adds	r7, #12
 80057c6:	46bd      	mov	sp, r7
 80057c8:	bc80      	pop	{r7}
 80057ca:	4770      	bx	lr

080057cc <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 80057cc:	b580      	push	{r7, lr}
 80057ce:	b084      	sub	sp, #16
 80057d0:	af00      	add	r7, sp, #0
 80057d2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80057da:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80057e2:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80057e8:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d150      	bne.n	8005894 <I2C_MasterTransmit_TXE+0xc8>
 80057f2:	7bfb      	ldrb	r3, [r7, #15]
 80057f4:	2b21      	cmp	r3, #33	; 0x21
 80057f6:	d14d      	bne.n	8005894 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80057f8:	68bb      	ldr	r3, [r7, #8]
 80057fa:	2b08      	cmp	r3, #8
 80057fc:	d01d      	beq.n	800583a <I2C_MasterTransmit_TXE+0x6e>
 80057fe:	68bb      	ldr	r3, [r7, #8]
 8005800:	2b20      	cmp	r3, #32
 8005802:	d01a      	beq.n	800583a <I2C_MasterTransmit_TXE+0x6e>
 8005804:	68bb      	ldr	r3, [r7, #8]
 8005806:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800580a:	d016      	beq.n	800583a <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	685a      	ldr	r2, [r3, #4]
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800581a:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	2211      	movs	r2, #17
 8005820:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	2200      	movs	r2, #0
 8005826:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	2220      	movs	r2, #32
 800582e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8005832:	6878      	ldr	r0, [r7, #4]
 8005834:	f7ff ff6c 	bl	8005710 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005838:	e060      	b.n	80058fc <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	685a      	ldr	r2, [r3, #4]
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005848:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	681a      	ldr	r2, [r3, #0]
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005858:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	2200      	movs	r2, #0
 800585e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	2220      	movs	r2, #32
 8005864:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800586e:	b2db      	uxtb	r3, r3
 8005870:	2b40      	cmp	r3, #64	; 0x40
 8005872:	d107      	bne.n	8005884 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	2200      	movs	r2, #0
 8005878:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 800587c:	6878      	ldr	r0, [r7, #4]
 800587e:	f7ff ff81 	bl	8005784 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005882:	e03b      	b.n	80058fc <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	2200      	movs	r2, #0
 8005888:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 800588c:	6878      	ldr	r0, [r7, #4]
 800588e:	f7ff ff3f 	bl	8005710 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005892:	e033      	b.n	80058fc <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8005894:	7bfb      	ldrb	r3, [r7, #15]
 8005896:	2b21      	cmp	r3, #33	; 0x21
 8005898:	d005      	beq.n	80058a6 <I2C_MasterTransmit_TXE+0xda>
 800589a:	7bbb      	ldrb	r3, [r7, #14]
 800589c:	2b40      	cmp	r3, #64	; 0x40
 800589e:	d12d      	bne.n	80058fc <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 80058a0:	7bfb      	ldrb	r3, [r7, #15]
 80058a2:	2b22      	cmp	r3, #34	; 0x22
 80058a4:	d12a      	bne.n	80058fc <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80058aa:	b29b      	uxth	r3, r3
 80058ac:	2b00      	cmp	r3, #0
 80058ae:	d108      	bne.n	80058c2 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	685a      	ldr	r2, [r3, #4]
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80058be:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 80058c0:	e01c      	b.n	80058fc <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80058c8:	b2db      	uxtb	r3, r3
 80058ca:	2b40      	cmp	r3, #64	; 0x40
 80058cc:	d103      	bne.n	80058d6 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 80058ce:	6878      	ldr	r0, [r7, #4]
 80058d0:	f000 f88e 	bl	80059f0 <I2C_MemoryTransmit_TXE_BTF>
}
 80058d4:	e012      	b.n	80058fc <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058da:	781a      	ldrb	r2, [r3, #0]
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058e6:	1c5a      	adds	r2, r3, #1
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80058f0:	b29b      	uxth	r3, r3
 80058f2:	3b01      	subs	r3, #1
 80058f4:	b29a      	uxth	r2, r3
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80058fa:	e7ff      	b.n	80058fc <I2C_MasterTransmit_TXE+0x130>
 80058fc:	bf00      	nop
 80058fe:	3710      	adds	r7, #16
 8005900:	46bd      	mov	sp, r7
 8005902:	bd80      	pop	{r7, pc}

08005904 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8005904:	b580      	push	{r7, lr}
 8005906:	b084      	sub	sp, #16
 8005908:	af00      	add	r7, sp, #0
 800590a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005910:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005918:	b2db      	uxtb	r3, r3
 800591a:	2b21      	cmp	r3, #33	; 0x21
 800591c:	d164      	bne.n	80059e8 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005922:	b29b      	uxth	r3, r3
 8005924:	2b00      	cmp	r3, #0
 8005926:	d012      	beq.n	800594e <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800592c:	781a      	ldrb	r2, [r3, #0]
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005938:	1c5a      	adds	r2, r3, #1
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005942:	b29b      	uxth	r3, r3
 8005944:	3b01      	subs	r3, #1
 8005946:	b29a      	uxth	r2, r3
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 800594c:	e04c      	b.n	80059e8 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	2b08      	cmp	r3, #8
 8005952:	d01d      	beq.n	8005990 <I2C_MasterTransmit_BTF+0x8c>
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	2b20      	cmp	r3, #32
 8005958:	d01a      	beq.n	8005990 <I2C_MasterTransmit_BTF+0x8c>
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005960:	d016      	beq.n	8005990 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	685a      	ldr	r2, [r3, #4]
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005970:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	2211      	movs	r2, #17
 8005976:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	2200      	movs	r2, #0
 800597c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	2220      	movs	r2, #32
 8005984:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8005988:	6878      	ldr	r0, [r7, #4]
 800598a:	f7ff fec1 	bl	8005710 <HAL_I2C_MasterTxCpltCallback>
}
 800598e:	e02b      	b.n	80059e8 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	685a      	ldr	r2, [r3, #4]
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800599e:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	681a      	ldr	r2, [r3, #0]
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80059ae:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	2200      	movs	r2, #0
 80059b4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	2220      	movs	r2, #32
 80059ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80059c4:	b2db      	uxtb	r3, r3
 80059c6:	2b40      	cmp	r3, #64	; 0x40
 80059c8:	d107      	bne.n	80059da <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	2200      	movs	r2, #0
 80059ce:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 80059d2:	6878      	ldr	r0, [r7, #4]
 80059d4:	f7ff fed6 	bl	8005784 <HAL_I2C_MemTxCpltCallback>
}
 80059d8:	e006      	b.n	80059e8 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	2200      	movs	r2, #0
 80059de:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 80059e2:	6878      	ldr	r0, [r7, #4]
 80059e4:	f7ff fe94 	bl	8005710 <HAL_I2C_MasterTxCpltCallback>
}
 80059e8:	bf00      	nop
 80059ea:	3710      	adds	r7, #16
 80059ec:	46bd      	mov	sp, r7
 80059ee:	bd80      	pop	{r7, pc}

080059f0 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 80059f0:	b580      	push	{r7, lr}
 80059f2:	b084      	sub	sp, #16
 80059f4:	af00      	add	r7, sp, #0
 80059f6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80059fe:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	d11d      	bne.n	8005a44 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005a0c:	2b01      	cmp	r3, #1
 8005a0e:	d10b      	bne.n	8005a28 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005a14:	b2da      	uxtb	r2, r3
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005a20:	1c9a      	adds	r2, r3, #2
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	651a      	str	r2, [r3, #80]	; 0x50
  }
  else
  {
    /* Do nothing */
  }
}
 8005a26:	e073      	b.n	8005b10 <I2C_MemoryTransmit_TXE_BTF+0x120>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005a2c:	b29b      	uxth	r3, r3
 8005a2e:	121b      	asrs	r3, r3, #8
 8005a30:	b2da      	uxtb	r2, r3
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005a3c:	1c5a      	adds	r2, r3, #1
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	651a      	str	r2, [r3, #80]	; 0x50
}
 8005a42:	e065      	b.n	8005b10 <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 1U)
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005a48:	2b01      	cmp	r3, #1
 8005a4a:	d10b      	bne.n	8005a64 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005a50:	b2da      	uxtb	r2, r3
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005a5c:	1c5a      	adds	r2, r3, #1
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	651a      	str	r2, [r3, #80]	; 0x50
}
 8005a62:	e055      	b.n	8005b10 <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 2U)
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005a68:	2b02      	cmp	r3, #2
 8005a6a:	d151      	bne.n	8005b10 <I2C_MemoryTransmit_TXE_BTF+0x120>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8005a6c:	7bfb      	ldrb	r3, [r7, #15]
 8005a6e:	2b22      	cmp	r3, #34	; 0x22
 8005a70:	d10d      	bne.n	8005a8e <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	681a      	ldr	r2, [r3, #0]
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005a80:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005a86:	1c5a      	adds	r2, r3, #1
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	651a      	str	r2, [r3, #80]	; 0x50
}
 8005a8c:	e040      	b.n	8005b10 <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005a92:	b29b      	uxth	r3, r3
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	d015      	beq.n	8005ac4 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 8005a98:	7bfb      	ldrb	r3, [r7, #15]
 8005a9a:	2b21      	cmp	r3, #33	; 0x21
 8005a9c:	d112      	bne.n	8005ac4 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005aa2:	781a      	ldrb	r2, [r3, #0]
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005aae:	1c5a      	adds	r2, r3, #1
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005ab8:	b29b      	uxth	r3, r3
 8005aba:	3b01      	subs	r3, #1
 8005abc:	b29a      	uxth	r2, r3
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8005ac2:	e025      	b.n	8005b10 <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005ac8:	b29b      	uxth	r3, r3
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d120      	bne.n	8005b10 <I2C_MemoryTransmit_TXE_BTF+0x120>
 8005ace:	7bfb      	ldrb	r3, [r7, #15]
 8005ad0:	2b21      	cmp	r3, #33	; 0x21
 8005ad2:	d11d      	bne.n	8005b10 <I2C_MemoryTransmit_TXE_BTF+0x120>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	685a      	ldr	r2, [r3, #4]
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005ae2:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	681a      	ldr	r2, [r3, #0]
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005af2:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	2200      	movs	r2, #0
 8005af8:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	2220      	movs	r2, #32
 8005afe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	2200      	movs	r2, #0
 8005b06:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8005b0a:	6878      	ldr	r0, [r7, #4]
 8005b0c:	f7ff fe3a 	bl	8005784 <HAL_I2C_MemTxCpltCallback>
}
 8005b10:	bf00      	nop
 8005b12:	3710      	adds	r7, #16
 8005b14:	46bd      	mov	sp, r7
 8005b16:	bd80      	pop	{r7, pc}

08005b18 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8005b18:	b580      	push	{r7, lr}
 8005b1a:	b084      	sub	sp, #16
 8005b1c:	af00      	add	r7, sp, #0
 8005b1e:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005b26:	b2db      	uxtb	r3, r3
 8005b28:	2b22      	cmp	r3, #34	; 0x22
 8005b2a:	f040 80a2 	bne.w	8005c72 <I2C_MasterReceive_RXNE+0x15a>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005b32:	b29b      	uxth	r3, r3
 8005b34:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	2b03      	cmp	r3, #3
 8005b3a:	d921      	bls.n	8005b80 <I2C_MasterReceive_RXNE+0x68>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	691a      	ldr	r2, [r3, #16]
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b46:	b2d2      	uxtb	r2, r2
 8005b48:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b4e:	1c5a      	adds	r2, r3, #1
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005b58:	b29b      	uxth	r3, r3
 8005b5a:	3b01      	subs	r3, #1
 8005b5c:	b29a      	uxth	r2, r3
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005b66:	b29b      	uxth	r3, r3
 8005b68:	2b03      	cmp	r3, #3
 8005b6a:	f040 8082 	bne.w	8005c72 <I2C_MasterReceive_RXNE+0x15a>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	685a      	ldr	r2, [r3, #4]
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005b7c:	605a      	str	r2, [r3, #4]
    else
    {
      /* Do nothing */
    }
  }
}
 8005b7e:	e078      	b.n	8005c72 <I2C_MasterReceive_RXNE+0x15a>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b84:	2b02      	cmp	r3, #2
 8005b86:	d074      	beq.n	8005c72 <I2C_MasterReceive_RXNE+0x15a>
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	2b01      	cmp	r3, #1
 8005b8c:	d002      	beq.n	8005b94 <I2C_MasterReceive_RXNE+0x7c>
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	2b00      	cmp	r3, #0
 8005b92:	d16e      	bne.n	8005c72 <I2C_MasterReceive_RXNE+0x15a>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8005b94:	6878      	ldr	r0, [r7, #4]
 8005b96:	f001 faf9 	bl	800718c <I2C_WaitOnSTOPRequestThroughIT>
 8005b9a:	4603      	mov	r3, r0
 8005b9c:	2b00      	cmp	r3, #0
 8005b9e:	d142      	bne.n	8005c26 <I2C_MasterReceive_RXNE+0x10e>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	681a      	ldr	r2, [r3, #0]
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005bae:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	685a      	ldr	r2, [r3, #4]
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005bbe:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	691a      	ldr	r2, [r3, #16]
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bca:	b2d2      	uxtb	r2, r2
 8005bcc:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bd2:	1c5a      	adds	r2, r3, #1
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005bdc:	b29b      	uxth	r3, r3
 8005bde:	3b01      	subs	r3, #1
 8005be0:	b29a      	uxth	r2, r3
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	2220      	movs	r2, #32
 8005bea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005bf4:	b2db      	uxtb	r3, r3
 8005bf6:	2b40      	cmp	r3, #64	; 0x40
 8005bf8:	d10a      	bne.n	8005c10 <I2C_MasterReceive_RXNE+0xf8>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	2200      	movs	r2, #0
 8005bfe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	2200      	movs	r2, #0
 8005c06:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8005c08:	6878      	ldr	r0, [r7, #4]
 8005c0a:	f7ff fdc4 	bl	8005796 <HAL_I2C_MemRxCpltCallback>
}
 8005c0e:	e030      	b.n	8005c72 <I2C_MasterReceive_RXNE+0x15a>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	2200      	movs	r2, #0
 8005c14:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	2212      	movs	r2, #18
 8005c1c:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8005c1e:	6878      	ldr	r0, [r7, #4]
 8005c20:	f7ff fd7f 	bl	8005722 <HAL_I2C_MasterRxCpltCallback>
}
 8005c24:	e025      	b.n	8005c72 <I2C_MasterReceive_RXNE+0x15a>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	685a      	ldr	r2, [r3, #4]
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005c34:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	691a      	ldr	r2, [r3, #16]
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c40:	b2d2      	uxtb	r2, r2
 8005c42:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c48:	1c5a      	adds	r2, r3, #1
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005c52:	b29b      	uxth	r3, r3
 8005c54:	3b01      	subs	r3, #1
 8005c56:	b29a      	uxth	r2, r3
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	2220      	movs	r2, #32
 8005c60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	2200      	movs	r2, #0
 8005c68:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8005c6c:	6878      	ldr	r0, [r7, #4]
 8005c6e:	f7ff fd9b 	bl	80057a8 <HAL_I2C_ErrorCallback>
}
 8005c72:	bf00      	nop
 8005c74:	3710      	adds	r7, #16
 8005c76:	46bd      	mov	sp, r7
 8005c78:	bd80      	pop	{r7, pc}

08005c7a <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8005c7a:	b580      	push	{r7, lr}
 8005c7c:	b084      	sub	sp, #16
 8005c7e:	af00      	add	r7, sp, #0
 8005c80:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c86:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005c8c:	b29b      	uxth	r3, r3
 8005c8e:	2b04      	cmp	r3, #4
 8005c90:	d11b      	bne.n	8005cca <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	685a      	ldr	r2, [r3, #4]
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005ca0:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	691a      	ldr	r2, [r3, #16]
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cac:	b2d2      	uxtb	r2, r2
 8005cae:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cb4:	1c5a      	adds	r2, r3, #1
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005cbe:	b29b      	uxth	r3, r3
 8005cc0:	3b01      	subs	r3, #1
 8005cc2:	b29a      	uxth	r2, r3
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8005cc8:	e0bd      	b.n	8005e46 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005cce:	b29b      	uxth	r3, r3
 8005cd0:	2b03      	cmp	r3, #3
 8005cd2:	d129      	bne.n	8005d28 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	685a      	ldr	r2, [r3, #4]
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005ce2:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	2b04      	cmp	r3, #4
 8005ce8:	d00a      	beq.n	8005d00 <I2C_MasterReceive_BTF+0x86>
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	2b02      	cmp	r3, #2
 8005cee:	d007      	beq.n	8005d00 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	681a      	ldr	r2, [r3, #0]
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005cfe:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	691a      	ldr	r2, [r3, #16]
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d0a:	b2d2      	uxtb	r2, r2
 8005d0c:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d12:	1c5a      	adds	r2, r3, #1
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005d1c:	b29b      	uxth	r3, r3
 8005d1e:	3b01      	subs	r3, #1
 8005d20:	b29a      	uxth	r2, r3
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8005d26:	e08e      	b.n	8005e46 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005d2c:	b29b      	uxth	r3, r3
 8005d2e:	2b02      	cmp	r3, #2
 8005d30:	d176      	bne.n	8005e20 <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	2b01      	cmp	r3, #1
 8005d36:	d002      	beq.n	8005d3e <I2C_MasterReceive_BTF+0xc4>
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	2b10      	cmp	r3, #16
 8005d3c:	d108      	bne.n	8005d50 <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	681a      	ldr	r2, [r3, #0]
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005d4c:	601a      	str	r2, [r3, #0]
 8005d4e:	e019      	b.n	8005d84 <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	2b04      	cmp	r3, #4
 8005d54:	d002      	beq.n	8005d5c <I2C_MasterReceive_BTF+0xe2>
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	2b02      	cmp	r3, #2
 8005d5a:	d108      	bne.n	8005d6e <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	681a      	ldr	r2, [r3, #0]
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005d6a:	601a      	str	r2, [r3, #0]
 8005d6c:	e00a      	b.n	8005d84 <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	2b10      	cmp	r3, #16
 8005d72:	d007      	beq.n	8005d84 <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	681a      	ldr	r2, [r3, #0]
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005d82:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	691a      	ldr	r2, [r3, #16]
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d8e:	b2d2      	uxtb	r2, r2
 8005d90:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d96:	1c5a      	adds	r2, r3, #1
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005da0:	b29b      	uxth	r3, r3
 8005da2:	3b01      	subs	r3, #1
 8005da4:	b29a      	uxth	r2, r3
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	691a      	ldr	r2, [r3, #16]
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005db4:	b2d2      	uxtb	r2, r2
 8005db6:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005dbc:	1c5a      	adds	r2, r3, #1
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005dc6:	b29b      	uxth	r3, r3
 8005dc8:	3b01      	subs	r3, #1
 8005dca:	b29a      	uxth	r2, r3
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	685a      	ldr	r2, [r3, #4]
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8005dde:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	2220      	movs	r2, #32
 8005de4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005dee:	b2db      	uxtb	r3, r3
 8005df0:	2b40      	cmp	r3, #64	; 0x40
 8005df2:	d10a      	bne.n	8005e0a <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	2200      	movs	r2, #0
 8005df8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	2200      	movs	r2, #0
 8005e00:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8005e02:	6878      	ldr	r0, [r7, #4]
 8005e04:	f7ff fcc7 	bl	8005796 <HAL_I2C_MemRxCpltCallback>
}
 8005e08:	e01d      	b.n	8005e46 <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	2200      	movs	r2, #0
 8005e0e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	2212      	movs	r2, #18
 8005e16:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8005e18:	6878      	ldr	r0, [r7, #4]
 8005e1a:	f7ff fc82 	bl	8005722 <HAL_I2C_MasterRxCpltCallback>
}
 8005e1e:	e012      	b.n	8005e46 <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	691a      	ldr	r2, [r3, #16]
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e2a:	b2d2      	uxtb	r2, r2
 8005e2c:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e32:	1c5a      	adds	r2, r3, #1
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005e3c:	b29b      	uxth	r3, r3
 8005e3e:	3b01      	subs	r3, #1
 8005e40:	b29a      	uxth	r2, r3
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8005e46:	bf00      	nop
 8005e48:	3710      	adds	r7, #16
 8005e4a:	46bd      	mov	sp, r7
 8005e4c:	bd80      	pop	{r7, pc}

08005e4e <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8005e4e:	b480      	push	{r7}
 8005e50:	b083      	sub	sp, #12
 8005e52:	af00      	add	r7, sp, #0
 8005e54:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005e5c:	b2db      	uxtb	r3, r3
 8005e5e:	2b40      	cmp	r3, #64	; 0x40
 8005e60:	d117      	bne.n	8005e92 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d109      	bne.n	8005e7e <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005e6e:	b2db      	uxtb	r3, r3
 8005e70:	461a      	mov	r2, r3
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005e7a:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8005e7c:	e067      	b.n	8005f4e <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005e82:	b2db      	uxtb	r3, r3
 8005e84:	f043 0301 	orr.w	r3, r3, #1
 8005e88:	b2da      	uxtb	r2, r3
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	611a      	str	r2, [r3, #16]
}
 8005e90:	e05d      	b.n	8005f4e <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	691b      	ldr	r3, [r3, #16]
 8005e96:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005e9a:	d133      	bne.n	8005f04 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005ea2:	b2db      	uxtb	r3, r3
 8005ea4:	2b21      	cmp	r3, #33	; 0x21
 8005ea6:	d109      	bne.n	8005ebc <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005eac:	b2db      	uxtb	r3, r3
 8005eae:	461a      	mov	r2, r3
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005eb8:	611a      	str	r2, [r3, #16]
 8005eba:	e008      	b.n	8005ece <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005ec0:	b2db      	uxtb	r3, r3
 8005ec2:	f043 0301 	orr.w	r3, r3, #1
 8005ec6:	b2da      	uxtb	r2, r3
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	d004      	beq.n	8005ee0 <I2C_Master_SB+0x92>
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005eda:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005edc:	2b00      	cmp	r3, #0
 8005ede:	d108      	bne.n	8005ef2 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	d032      	beq.n	8005f4e <I2C_Master_SB+0x100>
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005eec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	d02d      	beq.n	8005f4e <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	685a      	ldr	r2, [r3, #4]
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005f00:	605a      	str	r2, [r3, #4]
}
 8005f02:	e024      	b.n	8005f4e <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005f08:	2b00      	cmp	r3, #0
 8005f0a:	d10e      	bne.n	8005f2a <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005f10:	b29b      	uxth	r3, r3
 8005f12:	11db      	asrs	r3, r3, #7
 8005f14:	b2db      	uxtb	r3, r3
 8005f16:	f003 0306 	and.w	r3, r3, #6
 8005f1a:	b2db      	uxtb	r3, r3
 8005f1c:	f063 030f 	orn	r3, r3, #15
 8005f20:	b2da      	uxtb	r2, r3
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	611a      	str	r2, [r3, #16]
}
 8005f28:	e011      	b.n	8005f4e <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005f2e:	2b01      	cmp	r3, #1
 8005f30:	d10d      	bne.n	8005f4e <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005f36:	b29b      	uxth	r3, r3
 8005f38:	11db      	asrs	r3, r3, #7
 8005f3a:	b2db      	uxtb	r3, r3
 8005f3c:	f003 0306 	and.w	r3, r3, #6
 8005f40:	b2db      	uxtb	r3, r3
 8005f42:	f063 030e 	orn	r3, r3, #14
 8005f46:	b2da      	uxtb	r2, r3
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	611a      	str	r2, [r3, #16]
}
 8005f4e:	bf00      	nop
 8005f50:	370c      	adds	r7, #12
 8005f52:	46bd      	mov	sp, r7
 8005f54:	bc80      	pop	{r7}
 8005f56:	4770      	bx	lr

08005f58 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8005f58:	b480      	push	{r7}
 8005f5a:	b083      	sub	sp, #12
 8005f5c:	af00      	add	r7, sp, #0
 8005f5e:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005f64:	b2da      	uxtb	r2, r3
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	d004      	beq.n	8005f7e <I2C_Master_ADD10+0x26>
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005f78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f7a:	2b00      	cmp	r3, #0
 8005f7c:	d108      	bne.n	8005f90 <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d00c      	beq.n	8005fa0 <I2C_Master_ADD10+0x48>
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f8c:	2b00      	cmp	r3, #0
 8005f8e:	d007      	beq.n	8005fa0 <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	685a      	ldr	r2, [r3, #4]
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005f9e:	605a      	str	r2, [r3, #4]
  }
}
 8005fa0:	bf00      	nop
 8005fa2:	370c      	adds	r7, #12
 8005fa4:	46bd      	mov	sp, r7
 8005fa6:	bc80      	pop	{r7}
 8005fa8:	4770      	bx	lr

08005faa <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8005faa:	b480      	push	{r7}
 8005fac:	b091      	sub	sp, #68	; 0x44
 8005fae:	af00      	add	r7, sp, #0
 8005fb0:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005fb8:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005fc0:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005fc6:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005fce:	b2db      	uxtb	r3, r3
 8005fd0:	2b22      	cmp	r3, #34	; 0x22
 8005fd2:	f040 8174 	bne.w	80062be <I2C_Master_ADDR+0x314>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005fda:	2b00      	cmp	r3, #0
 8005fdc:	d10f      	bne.n	8005ffe <I2C_Master_ADDR+0x54>
 8005fde:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8005fe2:	2b40      	cmp	r3, #64	; 0x40
 8005fe4:	d10b      	bne.n	8005ffe <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005fe6:	2300      	movs	r3, #0
 8005fe8:	633b      	str	r3, [r7, #48]	; 0x30
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	695b      	ldr	r3, [r3, #20]
 8005ff0:	633b      	str	r3, [r7, #48]	; 0x30
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	699b      	ldr	r3, [r3, #24]
 8005ff8:	633b      	str	r3, [r7, #48]	; 0x30
 8005ffa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ffc:	e16b      	b.n	80062d6 <I2C_Master_ADDR+0x32c>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006002:	2b00      	cmp	r3, #0
 8006004:	d11d      	bne.n	8006042 <I2C_Master_ADDR+0x98>
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	691b      	ldr	r3, [r3, #16]
 800600a:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800600e:	d118      	bne.n	8006042 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006010:	2300      	movs	r3, #0
 8006012:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	695b      	ldr	r3, [r3, #20]
 800601a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	699b      	ldr	r3, [r3, #24]
 8006022:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006024:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	681a      	ldr	r2, [r3, #0]
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006034:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800603a:	1c5a      	adds	r2, r3, #1
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	651a      	str	r2, [r3, #80]	; 0x50
 8006040:	e149      	b.n	80062d6 <I2C_Master_ADDR+0x32c>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006046:	b29b      	uxth	r3, r3
 8006048:	2b00      	cmp	r3, #0
 800604a:	d113      	bne.n	8006074 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800604c:	2300      	movs	r3, #0
 800604e:	62bb      	str	r3, [r7, #40]	; 0x28
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	695b      	ldr	r3, [r3, #20]
 8006056:	62bb      	str	r3, [r7, #40]	; 0x28
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	699b      	ldr	r3, [r3, #24]
 800605e:	62bb      	str	r3, [r7, #40]	; 0x28
 8006060:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	681a      	ldr	r2, [r3, #0]
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006070:	601a      	str	r2, [r3, #0]
 8006072:	e120      	b.n	80062b6 <I2C_Master_ADDR+0x30c>
      }
      else if (hi2c->XferCount == 1U)
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006078:	b29b      	uxth	r3, r3
 800607a:	2b01      	cmp	r3, #1
 800607c:	f040 808a 	bne.w	8006194 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8006080:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006082:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8006086:	d137      	bne.n	80060f8 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	681a      	ldr	r2, [r3, #0]
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006096:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	685b      	ldr	r3, [r3, #4]
 800609e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80060a2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80060a6:	d113      	bne.n	80060d0 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	681a      	ldr	r2, [r3, #0]
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80060b6:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80060b8:	2300      	movs	r3, #0
 80060ba:	627b      	str	r3, [r7, #36]	; 0x24
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	695b      	ldr	r3, [r3, #20]
 80060c2:	627b      	str	r3, [r7, #36]	; 0x24
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	699b      	ldr	r3, [r3, #24]
 80060ca:	627b      	str	r3, [r7, #36]	; 0x24
 80060cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060ce:	e0f2      	b.n	80062b6 <I2C_Master_ADDR+0x30c>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80060d0:	2300      	movs	r3, #0
 80060d2:	623b      	str	r3, [r7, #32]
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	695b      	ldr	r3, [r3, #20]
 80060da:	623b      	str	r3, [r7, #32]
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	699b      	ldr	r3, [r3, #24]
 80060e2:	623b      	str	r3, [r7, #32]
 80060e4:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	681a      	ldr	r2, [r3, #0]
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80060f4:	601a      	str	r2, [r3, #0]
 80060f6:	e0de      	b.n	80062b6 <I2C_Master_ADDR+0x30c>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 80060f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80060fa:	2b08      	cmp	r3, #8
 80060fc:	d02e      	beq.n	800615c <I2C_Master_ADDR+0x1b2>
 80060fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006100:	2b20      	cmp	r3, #32
 8006102:	d02b      	beq.n	800615c <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8006104:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006106:	2b12      	cmp	r3, #18
 8006108:	d102      	bne.n	8006110 <I2C_Master_ADDR+0x166>
 800610a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800610c:	2b01      	cmp	r3, #1
 800610e:	d125      	bne.n	800615c <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8006110:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006112:	2b04      	cmp	r3, #4
 8006114:	d00e      	beq.n	8006134 <I2C_Master_ADDR+0x18a>
 8006116:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006118:	2b02      	cmp	r3, #2
 800611a:	d00b      	beq.n	8006134 <I2C_Master_ADDR+0x18a>
 800611c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800611e:	2b10      	cmp	r3, #16
 8006120:	d008      	beq.n	8006134 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	681a      	ldr	r2, [r3, #0]
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006130:	601a      	str	r2, [r3, #0]
 8006132:	e007      	b.n	8006144 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	681a      	ldr	r2, [r3, #0]
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006142:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006144:	2300      	movs	r3, #0
 8006146:	61fb      	str	r3, [r7, #28]
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	695b      	ldr	r3, [r3, #20]
 800614e:	61fb      	str	r3, [r7, #28]
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	699b      	ldr	r3, [r3, #24]
 8006156:	61fb      	str	r3, [r7, #28]
 8006158:	69fb      	ldr	r3, [r7, #28]
 800615a:	e0ac      	b.n	80062b6 <I2C_Master_ADDR+0x30c>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	681a      	ldr	r2, [r3, #0]
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800616a:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800616c:	2300      	movs	r3, #0
 800616e:	61bb      	str	r3, [r7, #24]
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	695b      	ldr	r3, [r3, #20]
 8006176:	61bb      	str	r3, [r7, #24]
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	699b      	ldr	r3, [r3, #24]
 800617e:	61bb      	str	r3, [r7, #24]
 8006180:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	681a      	ldr	r2, [r3, #0]
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006190:	601a      	str	r2, [r3, #0]
 8006192:	e090      	b.n	80062b6 <I2C_Master_ADDR+0x30c>
        }
      }
      else if (hi2c->XferCount == 2U)
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006198:	b29b      	uxth	r3, r3
 800619a:	2b02      	cmp	r3, #2
 800619c:	d158      	bne.n	8006250 <I2C_Master_ADDR+0x2a6>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 800619e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80061a0:	2b04      	cmp	r3, #4
 80061a2:	d021      	beq.n	80061e8 <I2C_Master_ADDR+0x23e>
 80061a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80061a6:	2b02      	cmp	r3, #2
 80061a8:	d01e      	beq.n	80061e8 <I2C_Master_ADDR+0x23e>
 80061aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80061ac:	2b10      	cmp	r3, #16
 80061ae:	d01b      	beq.n	80061e8 <I2C_Master_ADDR+0x23e>
        {
          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	681a      	ldr	r2, [r3, #0]
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80061be:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80061c0:	2300      	movs	r3, #0
 80061c2:	617b      	str	r3, [r7, #20]
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	695b      	ldr	r3, [r3, #20]
 80061ca:	617b      	str	r3, [r7, #20]
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	699b      	ldr	r3, [r3, #24]
 80061d2:	617b      	str	r3, [r7, #20]
 80061d4:	697b      	ldr	r3, [r7, #20]

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	681a      	ldr	r2, [r3, #0]
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80061e4:	601a      	str	r2, [r3, #0]
 80061e6:	e012      	b.n	800620e <I2C_Master_ADDR+0x264>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	681a      	ldr	r2, [r3, #0]
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80061f6:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80061f8:	2300      	movs	r3, #0
 80061fa:	613b      	str	r3, [r7, #16]
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	695b      	ldr	r3, [r3, #20]
 8006202:	613b      	str	r3, [r7, #16]
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	699b      	ldr	r3, [r3, #24]
 800620a:	613b      	str	r3, [r7, #16]
 800620c:	693b      	ldr	r3, [r7, #16]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	685b      	ldr	r3, [r3, #4]
 8006214:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006218:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800621c:	d14b      	bne.n	80062b6 <I2C_Master_ADDR+0x30c>
 800621e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006220:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8006224:	d00b      	beq.n	800623e <I2C_Master_ADDR+0x294>
 8006226:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006228:	2b01      	cmp	r3, #1
 800622a:	d008      	beq.n	800623e <I2C_Master_ADDR+0x294>
 800622c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800622e:	2b08      	cmp	r3, #8
 8006230:	d005      	beq.n	800623e <I2C_Master_ADDR+0x294>
 8006232:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006234:	2b10      	cmp	r3, #16
 8006236:	d002      	beq.n	800623e <I2C_Master_ADDR+0x294>
 8006238:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800623a:	2b20      	cmp	r3, #32
 800623c:	d13b      	bne.n	80062b6 <I2C_Master_ADDR+0x30c>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	685a      	ldr	r2, [r3, #4]
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800624c:	605a      	str	r2, [r3, #4]
 800624e:	e032      	b.n	80062b6 <I2C_Master_ADDR+0x30c>
        }
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	681a      	ldr	r2, [r3, #0]
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800625e:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	685b      	ldr	r3, [r3, #4]
 8006266:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800626a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800626e:	d117      	bne.n	80062a0 <I2C_Master_ADDR+0x2f6>
 8006270:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006272:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8006276:	d00b      	beq.n	8006290 <I2C_Master_ADDR+0x2e6>
 8006278:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800627a:	2b01      	cmp	r3, #1
 800627c:	d008      	beq.n	8006290 <I2C_Master_ADDR+0x2e6>
 800627e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006280:	2b08      	cmp	r3, #8
 8006282:	d005      	beq.n	8006290 <I2C_Master_ADDR+0x2e6>
 8006284:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006286:	2b10      	cmp	r3, #16
 8006288:	d002      	beq.n	8006290 <I2C_Master_ADDR+0x2e6>
 800628a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800628c:	2b20      	cmp	r3, #32
 800628e:	d107      	bne.n	80062a0 <I2C_Master_ADDR+0x2f6>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	685a      	ldr	r2, [r3, #4]
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800629e:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80062a0:	2300      	movs	r3, #0
 80062a2:	60fb      	str	r3, [r7, #12]
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	695b      	ldr	r3, [r3, #20]
 80062aa:	60fb      	str	r3, [r7, #12]
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	699b      	ldr	r3, [r3, #24]
 80062b2:	60fb      	str	r3, [r7, #12]
 80062b4:	68fb      	ldr	r3, [r7, #12]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	2200      	movs	r2, #0
 80062ba:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 80062bc:	e00b      	b.n	80062d6 <I2C_Master_ADDR+0x32c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80062be:	2300      	movs	r3, #0
 80062c0:	60bb      	str	r3, [r7, #8]
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	695b      	ldr	r3, [r3, #20]
 80062c8:	60bb      	str	r3, [r7, #8]
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	699b      	ldr	r3, [r3, #24]
 80062d0:	60bb      	str	r3, [r7, #8]
 80062d2:	68bb      	ldr	r3, [r7, #8]
}
 80062d4:	e7ff      	b.n	80062d6 <I2C_Master_ADDR+0x32c>
 80062d6:	bf00      	nop
 80062d8:	3744      	adds	r7, #68	; 0x44
 80062da:	46bd      	mov	sp, r7
 80062dc:	bc80      	pop	{r7}
 80062de:	4770      	bx	lr

080062e0 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 80062e0:	b580      	push	{r7, lr}
 80062e2:	b084      	sub	sp, #16
 80062e4:	af00      	add	r7, sp, #0
 80062e6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80062ee:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80062f4:	b29b      	uxth	r3, r3
 80062f6:	2b00      	cmp	r3, #0
 80062f8:	d02b      	beq.n	8006352 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062fe:	781a      	ldrb	r2, [r3, #0]
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800630a:	1c5a      	adds	r2, r3, #1
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006314:	b29b      	uxth	r3, r3
 8006316:	3b01      	subs	r3, #1
 8006318:	b29a      	uxth	r2, r3
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006322:	b29b      	uxth	r3, r3
 8006324:	2b00      	cmp	r3, #0
 8006326:	d114      	bne.n	8006352 <I2C_SlaveTransmit_TXE+0x72>
 8006328:	7bfb      	ldrb	r3, [r7, #15]
 800632a:	2b29      	cmp	r3, #41	; 0x29
 800632c:	d111      	bne.n	8006352 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	685a      	ldr	r2, [r3, #4]
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800633c:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	2221      	movs	r2, #33	; 0x21
 8006342:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	2228      	movs	r2, #40	; 0x28
 8006348:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 800634c:	6878      	ldr	r0, [r7, #4]
 800634e:	f7ff f9f1 	bl	8005734 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8006352:	bf00      	nop
 8006354:	3710      	adds	r7, #16
 8006356:	46bd      	mov	sp, r7
 8006358:	bd80      	pop	{r7, pc}

0800635a <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 800635a:	b480      	push	{r7}
 800635c:	b083      	sub	sp, #12
 800635e:	af00      	add	r7, sp, #0
 8006360:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006366:	b29b      	uxth	r3, r3
 8006368:	2b00      	cmp	r3, #0
 800636a:	d011      	beq.n	8006390 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006370:	781a      	ldrb	r2, [r3, #0]
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800637c:	1c5a      	adds	r2, r3, #1
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006386:	b29b      	uxth	r3, r3
 8006388:	3b01      	subs	r3, #1
 800638a:	b29a      	uxth	r2, r3
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8006390:	bf00      	nop
 8006392:	370c      	adds	r7, #12
 8006394:	46bd      	mov	sp, r7
 8006396:	bc80      	pop	{r7}
 8006398:	4770      	bx	lr

0800639a <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 800639a:	b580      	push	{r7, lr}
 800639c:	b084      	sub	sp, #16
 800639e:	af00      	add	r7, sp, #0
 80063a0:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80063a8:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80063ae:	b29b      	uxth	r3, r3
 80063b0:	2b00      	cmp	r3, #0
 80063b2:	d02c      	beq.n	800640e <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	691a      	ldr	r2, [r3, #16]
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063be:	b2d2      	uxtb	r2, r2
 80063c0:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063c6:	1c5a      	adds	r2, r3, #1
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80063d0:	b29b      	uxth	r3, r3
 80063d2:	3b01      	subs	r3, #1
 80063d4:	b29a      	uxth	r2, r3
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80063de:	b29b      	uxth	r3, r3
 80063e0:	2b00      	cmp	r3, #0
 80063e2:	d114      	bne.n	800640e <I2C_SlaveReceive_RXNE+0x74>
 80063e4:	7bfb      	ldrb	r3, [r7, #15]
 80063e6:	2b2a      	cmp	r3, #42	; 0x2a
 80063e8:	d111      	bne.n	800640e <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	685a      	ldr	r2, [r3, #4]
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80063f8:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	2222      	movs	r2, #34	; 0x22
 80063fe:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	2228      	movs	r2, #40	; 0x28
 8006404:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8006408:	6878      	ldr	r0, [r7, #4]
 800640a:	f7ff f99c 	bl	8005746 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 800640e:	bf00      	nop
 8006410:	3710      	adds	r7, #16
 8006412:	46bd      	mov	sp, r7
 8006414:	bd80      	pop	{r7, pc}

08006416 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8006416:	b480      	push	{r7}
 8006418:	b083      	sub	sp, #12
 800641a:	af00      	add	r7, sp, #0
 800641c:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006422:	b29b      	uxth	r3, r3
 8006424:	2b00      	cmp	r3, #0
 8006426:	d012      	beq.n	800644e <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	691a      	ldr	r2, [r3, #16]
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006432:	b2d2      	uxtb	r2, r2
 8006434:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800643a:	1c5a      	adds	r2, r3, #1
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006444:	b29b      	uxth	r3, r3
 8006446:	3b01      	subs	r3, #1
 8006448:	b29a      	uxth	r2, r3
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 800644e:	bf00      	nop
 8006450:	370c      	adds	r7, #12
 8006452:	46bd      	mov	sp, r7
 8006454:	bc80      	pop	{r7}
 8006456:	4770      	bx	lr

08006458 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8006458:	b580      	push	{r7, lr}
 800645a:	b084      	sub	sp, #16
 800645c:	af00      	add	r7, sp, #0
 800645e:	6078      	str	r0, [r7, #4]
 8006460:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8006462:	2300      	movs	r3, #0
 8006464:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800646c:	b2db      	uxtb	r3, r3
 800646e:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8006472:	2b28      	cmp	r3, #40	; 0x28
 8006474:	d127      	bne.n	80064c6 <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	685a      	ldr	r2, [r3, #4]
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006484:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8006486:	683b      	ldr	r3, [r7, #0]
 8006488:	089b      	lsrs	r3, r3, #2
 800648a:	f003 0301 	and.w	r3, r3, #1
 800648e:	2b00      	cmp	r3, #0
 8006490:	d101      	bne.n	8006496 <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8006492:	2301      	movs	r3, #1
 8006494:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8006496:	683b      	ldr	r3, [r7, #0]
 8006498:	09db      	lsrs	r3, r3, #7
 800649a:	f003 0301 	and.w	r3, r3, #1
 800649e:	2b00      	cmp	r3, #0
 80064a0:	d103      	bne.n	80064aa <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	68db      	ldr	r3, [r3, #12]
 80064a6:	81bb      	strh	r3, [r7, #12]
 80064a8:	e002      	b.n	80064b0 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	699b      	ldr	r3, [r3, #24]
 80064ae:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	2200      	movs	r2, #0
 80064b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 80064b8:	89ba      	ldrh	r2, [r7, #12]
 80064ba:	7bfb      	ldrb	r3, [r7, #15]
 80064bc:	4619      	mov	r1, r3
 80064be:	6878      	ldr	r0, [r7, #4]
 80064c0:	f7ff f94a 	bl	8005758 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 80064c4:	e00e      	b.n	80064e4 <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80064c6:	2300      	movs	r3, #0
 80064c8:	60bb      	str	r3, [r7, #8]
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	695b      	ldr	r3, [r3, #20]
 80064d0:	60bb      	str	r3, [r7, #8]
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	699b      	ldr	r3, [r3, #24]
 80064d8:	60bb      	str	r3, [r7, #8]
 80064da:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	2200      	movs	r2, #0
 80064e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 80064e4:	bf00      	nop
 80064e6:	3710      	adds	r7, #16
 80064e8:	46bd      	mov	sp, r7
 80064ea:	bd80      	pop	{r7, pc}

080064ec <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 80064ec:	b580      	push	{r7, lr}
 80064ee:	b084      	sub	sp, #16
 80064f0:	af00      	add	r7, sp, #0
 80064f2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80064fa:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	685a      	ldr	r2, [r3, #4]
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800650a:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 800650c:	2300      	movs	r3, #0
 800650e:	60bb      	str	r3, [r7, #8]
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	695b      	ldr	r3, [r3, #20]
 8006516:	60bb      	str	r3, [r7, #8]
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	681a      	ldr	r2, [r3, #0]
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	f042 0201 	orr.w	r2, r2, #1
 8006526:	601a      	str	r2, [r3, #0]
 8006528:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	681a      	ldr	r2, [r3, #0]
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006538:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	685b      	ldr	r3, [r3, #4]
 8006540:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006544:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006548:	d172      	bne.n	8006630 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800654a:	7bfb      	ldrb	r3, [r7, #15]
 800654c:	2b22      	cmp	r3, #34	; 0x22
 800654e:	d002      	beq.n	8006556 <I2C_Slave_STOPF+0x6a>
 8006550:	7bfb      	ldrb	r3, [r7, #15]
 8006552:	2b2a      	cmp	r3, #42	; 0x2a
 8006554:	d135      	bne.n	80065c2 <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	685b      	ldr	r3, [r3, #4]
 800655e:	b29a      	uxth	r2, r3
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006568:	b29b      	uxth	r3, r3
 800656a:	2b00      	cmp	r3, #0
 800656c:	d005      	beq.n	800657a <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006572:	f043 0204 	orr.w	r2, r3, #4
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	685a      	ldr	r2, [r3, #4]
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006588:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800658e:	4618      	mov	r0, r3
 8006590:	f7fd fe60 	bl	8004254 <HAL_DMA_GetState>
 8006594:	4603      	mov	r3, r0
 8006596:	2b01      	cmp	r3, #1
 8006598:	d049      	beq.n	800662e <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800659e:	4a69      	ldr	r2, [pc, #420]	; (8006744 <I2C_Slave_STOPF+0x258>)
 80065a0:	635a      	str	r2, [r3, #52]	; 0x34

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065a6:	4618      	mov	r0, r3
 80065a8:	f7fd fd4c 	bl	8004044 <HAL_DMA_Abort_IT>
 80065ac:	4603      	mov	r3, r0
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d03d      	beq.n	800662e <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065b6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80065b8:	687a      	ldr	r2, [r7, #4]
 80065ba:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80065bc:	4610      	mov	r0, r2
 80065be:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80065c0:	e035      	b.n	800662e <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	685b      	ldr	r3, [r3, #4]
 80065ca:	b29a      	uxth	r2, r3
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80065d4:	b29b      	uxth	r3, r3
 80065d6:	2b00      	cmp	r3, #0
 80065d8:	d005      	beq.n	80065e6 <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065de:	f043 0204 	orr.w	r2, r3, #4
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	685a      	ldr	r2, [r3, #4]
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80065f4:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80065fa:	4618      	mov	r0, r3
 80065fc:	f7fd fe2a 	bl	8004254 <HAL_DMA_GetState>
 8006600:	4603      	mov	r3, r0
 8006602:	2b01      	cmp	r3, #1
 8006604:	d014      	beq.n	8006630 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800660a:	4a4e      	ldr	r2, [pc, #312]	; (8006744 <I2C_Slave_STOPF+0x258>)
 800660c:	635a      	str	r2, [r3, #52]	; 0x34

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006612:	4618      	mov	r0, r3
 8006614:	f7fd fd16 	bl	8004044 <HAL_DMA_Abort_IT>
 8006618:	4603      	mov	r3, r0
 800661a:	2b00      	cmp	r3, #0
 800661c:	d008      	beq.n	8006630 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006622:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006624:	687a      	ldr	r2, [r7, #4]
 8006626:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8006628:	4610      	mov	r0, r2
 800662a:	4798      	blx	r3
 800662c:	e000      	b.n	8006630 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800662e:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006634:	b29b      	uxth	r3, r3
 8006636:	2b00      	cmp	r3, #0
 8006638:	d03e      	beq.n	80066b8 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	695b      	ldr	r3, [r3, #20]
 8006640:	f003 0304 	and.w	r3, r3, #4
 8006644:	2b04      	cmp	r3, #4
 8006646:	d112      	bne.n	800666e <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	691a      	ldr	r2, [r3, #16]
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006652:	b2d2      	uxtb	r2, r2
 8006654:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800665a:	1c5a      	adds	r2, r3, #1
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006664:	b29b      	uxth	r3, r3
 8006666:	3b01      	subs	r3, #1
 8006668:	b29a      	uxth	r2, r3
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	695b      	ldr	r3, [r3, #20]
 8006674:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006678:	2b40      	cmp	r3, #64	; 0x40
 800667a:	d112      	bne.n	80066a2 <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	691a      	ldr	r2, [r3, #16]
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006686:	b2d2      	uxtb	r2, r2
 8006688:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800668e:	1c5a      	adds	r2, r3, #1
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006698:	b29b      	uxth	r3, r3
 800669a:	3b01      	subs	r3, #1
 800669c:	b29a      	uxth	r2, r3
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80066a6:	b29b      	uxth	r3, r3
 80066a8:	2b00      	cmp	r3, #0
 80066aa:	d005      	beq.n	80066b8 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066b0:	f043 0204 	orr.w	r2, r3, #4
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066bc:	2b00      	cmp	r3, #0
 80066be:	d003      	beq.n	80066c8 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 80066c0:	6878      	ldr	r0, [r7, #4]
 80066c2:	f000 f8b3 	bl	800682c <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 80066c6:	e039      	b.n	800673c <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 80066c8:	7bfb      	ldrb	r3, [r7, #15]
 80066ca:	2b2a      	cmp	r3, #42	; 0x2a
 80066cc:	d109      	bne.n	80066e2 <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	2200      	movs	r2, #0
 80066d2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	2228      	movs	r2, #40	; 0x28
 80066d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80066dc:	6878      	ldr	r0, [r7, #4]
 80066de:	f7ff f832 	bl	8005746 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80066e8:	b2db      	uxtb	r3, r3
 80066ea:	2b28      	cmp	r3, #40	; 0x28
 80066ec:	d111      	bne.n	8006712 <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	4a15      	ldr	r2, [pc, #84]	; (8006748 <I2C_Slave_STOPF+0x25c>)
 80066f2:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	2200      	movs	r2, #0
 80066f8:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	2220      	movs	r2, #32
 80066fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	2200      	movs	r2, #0
 8006706:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 800670a:	6878      	ldr	r0, [r7, #4]
 800670c:	f7ff f831 	bl	8005772 <HAL_I2C_ListenCpltCallback>
}
 8006710:	e014      	b.n	800673c <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006716:	2b22      	cmp	r3, #34	; 0x22
 8006718:	d002      	beq.n	8006720 <I2C_Slave_STOPF+0x234>
 800671a:	7bfb      	ldrb	r3, [r7, #15]
 800671c:	2b22      	cmp	r3, #34	; 0x22
 800671e:	d10d      	bne.n	800673c <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	2200      	movs	r2, #0
 8006724:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	2220      	movs	r2, #32
 800672a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	2200      	movs	r2, #0
 8006732:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8006736:	6878      	ldr	r0, [r7, #4]
 8006738:	f7ff f805 	bl	8005746 <HAL_I2C_SlaveRxCpltCallback>
}
 800673c:	bf00      	nop
 800673e:	3710      	adds	r7, #16
 8006740:	46bd      	mov	sp, r7
 8006742:	bd80      	pop	{r7, pc}
 8006744:	08006d8d 	.word	0x08006d8d
 8006748:	ffff0000 	.word	0xffff0000

0800674c <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 800674c:	b580      	push	{r7, lr}
 800674e:	b084      	sub	sp, #16
 8006750:	af00      	add	r7, sp, #0
 8006752:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800675a:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006760:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8006762:	68bb      	ldr	r3, [r7, #8]
 8006764:	2b08      	cmp	r3, #8
 8006766:	d002      	beq.n	800676e <I2C_Slave_AF+0x22>
 8006768:	68bb      	ldr	r3, [r7, #8]
 800676a:	2b20      	cmp	r3, #32
 800676c:	d129      	bne.n	80067c2 <I2C_Slave_AF+0x76>
 800676e:	7bfb      	ldrb	r3, [r7, #15]
 8006770:	2b28      	cmp	r3, #40	; 0x28
 8006772:	d126      	bne.n	80067c2 <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	4a2c      	ldr	r2, [pc, #176]	; (8006828 <I2C_Slave_AF+0xdc>)
 8006778:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	685a      	ldr	r2, [r3, #4]
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006788:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006792:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	681a      	ldr	r2, [r3, #0]
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80067a2:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	2200      	movs	r2, #0
 80067a8:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	2220      	movs	r2, #32
 80067ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	2200      	movs	r2, #0
 80067b6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 80067ba:	6878      	ldr	r0, [r7, #4]
 80067bc:	f7fe ffd9 	bl	8005772 <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 80067c0:	e02e      	b.n	8006820 <I2C_Slave_AF+0xd4>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 80067c2:	7bfb      	ldrb	r3, [r7, #15]
 80067c4:	2b21      	cmp	r3, #33	; 0x21
 80067c6:	d126      	bne.n	8006816 <I2C_Slave_AF+0xca>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	4a17      	ldr	r2, [pc, #92]	; (8006828 <I2C_Slave_AF+0xdc>)
 80067cc:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	2221      	movs	r2, #33	; 0x21
 80067d2:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	2220      	movs	r2, #32
 80067d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	2200      	movs	r2, #0
 80067e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	685a      	ldr	r2, [r3, #4]
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80067f2:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80067fc:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	681a      	ldr	r2, [r3, #0]
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800680c:	601a      	str	r2, [r3, #0]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800680e:	6878      	ldr	r0, [r7, #4]
 8006810:	f7fe ff90 	bl	8005734 <HAL_I2C_SlaveTxCpltCallback>
}
 8006814:	e004      	b.n	8006820 <I2C_Slave_AF+0xd4>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800681e:	615a      	str	r2, [r3, #20]
}
 8006820:	bf00      	nop
 8006822:	3710      	adds	r7, #16
 8006824:	46bd      	mov	sp, r7
 8006826:	bd80      	pop	{r7, pc}
 8006828:	ffff0000 	.word	0xffff0000

0800682c <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 800682c:	b580      	push	{r7, lr}
 800682e:	b084      	sub	sp, #16
 8006830:	af00      	add	r7, sp, #0
 8006832:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800683a:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006842:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8006844:	7bbb      	ldrb	r3, [r7, #14]
 8006846:	2b10      	cmp	r3, #16
 8006848:	d002      	beq.n	8006850 <I2C_ITError+0x24>
 800684a:	7bbb      	ldrb	r3, [r7, #14]
 800684c:	2b40      	cmp	r3, #64	; 0x40
 800684e:	d10a      	bne.n	8006866 <I2C_ITError+0x3a>
 8006850:	7bfb      	ldrb	r3, [r7, #15]
 8006852:	2b22      	cmp	r3, #34	; 0x22
 8006854:	d107      	bne.n	8006866 <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	681a      	ldr	r2, [r3, #0]
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006864:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8006866:	7bfb      	ldrb	r3, [r7, #15]
 8006868:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800686c:	2b28      	cmp	r3, #40	; 0x28
 800686e:	d107      	bne.n	8006880 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	2200      	movs	r2, #0
 8006874:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	2228      	movs	r2, #40	; 0x28
 800687a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 800687e:	e015      	b.n	80068ac <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	685b      	ldr	r3, [r3, #4]
 8006886:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800688a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800688e:	d00a      	beq.n	80068a6 <I2C_ITError+0x7a>
 8006890:	7bfb      	ldrb	r3, [r7, #15]
 8006892:	2b60      	cmp	r3, #96	; 0x60
 8006894:	d007      	beq.n	80068a6 <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	2220      	movs	r2, #32
 800689a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	2200      	movs	r2, #0
 80068a2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	2200      	movs	r2, #0
 80068aa:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	685b      	ldr	r3, [r3, #4]
 80068b2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80068b6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80068ba:	d161      	bne.n	8006980 <I2C_ITError+0x154>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	685a      	ldr	r2, [r3, #4]
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80068ca:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80068d0:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80068d4:	2b01      	cmp	r3, #1
 80068d6:	d020      	beq.n	800691a <I2C_ITError+0xee>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80068dc:	4a6a      	ldr	r2, [pc, #424]	; (8006a88 <I2C_ITError+0x25c>)
 80068de:	635a      	str	r2, [r3, #52]	; 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80068e4:	4618      	mov	r0, r3
 80068e6:	f7fd fbad 	bl	8004044 <HAL_DMA_Abort_IT>
 80068ea:	4603      	mov	r3, r0
 80068ec:	2b00      	cmp	r3, #0
 80068ee:	f000 8089 	beq.w	8006a04 <I2C_ITError+0x1d8>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	681a      	ldr	r2, [r3, #0]
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	f022 0201 	bic.w	r2, r2, #1
 8006900:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	2220      	movs	r2, #32
 8006906:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800690e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006910:	687a      	ldr	r2, [r7, #4]
 8006912:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8006914:	4610      	mov	r0, r2
 8006916:	4798      	blx	r3
 8006918:	e074      	b.n	8006a04 <I2C_ITError+0x1d8>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800691e:	4a5a      	ldr	r2, [pc, #360]	; (8006a88 <I2C_ITError+0x25c>)
 8006920:	635a      	str	r2, [r3, #52]	; 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006926:	4618      	mov	r0, r3
 8006928:	f7fd fb8c 	bl	8004044 <HAL_DMA_Abort_IT>
 800692c:	4603      	mov	r3, r0
 800692e:	2b00      	cmp	r3, #0
 8006930:	d068      	beq.n	8006a04 <I2C_ITError+0x1d8>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	695b      	ldr	r3, [r3, #20]
 8006938:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800693c:	2b40      	cmp	r3, #64	; 0x40
 800693e:	d10b      	bne.n	8006958 <I2C_ITError+0x12c>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	691a      	ldr	r2, [r3, #16]
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800694a:	b2d2      	uxtb	r2, r2
 800694c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006952:	1c5a      	adds	r2, r3, #1
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	681a      	ldr	r2, [r3, #0]
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	f022 0201 	bic.w	r2, r2, #1
 8006966:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	2220      	movs	r2, #32
 800696c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006974:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006976:	687a      	ldr	r2, [r7, #4]
 8006978:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800697a:	4610      	mov	r0, r2
 800697c:	4798      	blx	r3
 800697e:	e041      	b.n	8006a04 <I2C_ITError+0x1d8>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006986:	b2db      	uxtb	r3, r3
 8006988:	2b60      	cmp	r3, #96	; 0x60
 800698a:	d125      	bne.n	80069d8 <I2C_ITError+0x1ac>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	2220      	movs	r2, #32
 8006990:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	2200      	movs	r2, #0
 8006998:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	695b      	ldr	r3, [r3, #20]
 80069a0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80069a4:	2b40      	cmp	r3, #64	; 0x40
 80069a6:	d10b      	bne.n	80069c0 <I2C_ITError+0x194>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	691a      	ldr	r2, [r3, #16]
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80069b2:	b2d2      	uxtb	r2, r2
 80069b4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80069ba:	1c5a      	adds	r2, r3, #1
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	681a      	ldr	r2, [r3, #0]
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	f022 0201 	bic.w	r2, r2, #1
 80069ce:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80069d0:	6878      	ldr	r0, [r7, #4]
 80069d2:	f7fe fef2 	bl	80057ba <HAL_I2C_AbortCpltCallback>
 80069d6:	e015      	b.n	8006a04 <I2C_ITError+0x1d8>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	695b      	ldr	r3, [r3, #20]
 80069de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80069e2:	2b40      	cmp	r3, #64	; 0x40
 80069e4:	d10b      	bne.n	80069fe <I2C_ITError+0x1d2>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	691a      	ldr	r2, [r3, #16]
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80069f0:	b2d2      	uxtb	r2, r2
 80069f2:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80069f8:	1c5a      	adds	r2, r3, #1
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 80069fe:	6878      	ldr	r0, [r7, #4]
 8006a00:	f7fe fed2 	bl	80057a8 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a08:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8006a0a:	68bb      	ldr	r3, [r7, #8]
 8006a0c:	f003 0301 	and.w	r3, r3, #1
 8006a10:	2b00      	cmp	r3, #0
 8006a12:	d10e      	bne.n	8006a32 <I2C_ITError+0x206>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8006a14:	68bb      	ldr	r3, [r7, #8]
 8006a16:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8006a1a:	2b00      	cmp	r3, #0
 8006a1c:	d109      	bne.n	8006a32 <I2C_ITError+0x206>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8006a1e:	68bb      	ldr	r3, [r7, #8]
 8006a20:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8006a24:	2b00      	cmp	r3, #0
 8006a26:	d104      	bne.n	8006a32 <I2C_ITError+0x206>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8006a28:	68bb      	ldr	r3, [r7, #8]
 8006a2a:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8006a2e:	2b00      	cmp	r3, #0
 8006a30:	d007      	beq.n	8006a42 <I2C_ITError+0x216>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	685a      	ldr	r2, [r3, #4]
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006a40:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006a48:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a4e:	f003 0304 	and.w	r3, r3, #4
 8006a52:	2b04      	cmp	r3, #4
 8006a54:	d113      	bne.n	8006a7e <I2C_ITError+0x252>
 8006a56:	7bfb      	ldrb	r3, [r7, #15]
 8006a58:	2b28      	cmp	r3, #40	; 0x28
 8006a5a:	d110      	bne.n	8006a7e <I2C_ITError+0x252>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	4a0b      	ldr	r2, [pc, #44]	; (8006a8c <I2C_ITError+0x260>)
 8006a60:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	2200      	movs	r2, #0
 8006a66:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	2220      	movs	r2, #32
 8006a6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	2200      	movs	r2, #0
 8006a74:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8006a78:	6878      	ldr	r0, [r7, #4]
 8006a7a:	f7fe fe7a 	bl	8005772 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8006a7e:	bf00      	nop
 8006a80:	3710      	adds	r7, #16
 8006a82:	46bd      	mov	sp, r7
 8006a84:	bd80      	pop	{r7, pc}
 8006a86:	bf00      	nop
 8006a88:	08006d8d 	.word	0x08006d8d
 8006a8c:	ffff0000 	.word	0xffff0000

08006a90 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8006a90:	b580      	push	{r7, lr}
 8006a92:	b088      	sub	sp, #32
 8006a94:	af02      	add	r7, sp, #8
 8006a96:	60f8      	str	r0, [r7, #12]
 8006a98:	4608      	mov	r0, r1
 8006a9a:	4611      	mov	r1, r2
 8006a9c:	461a      	mov	r2, r3
 8006a9e:	4603      	mov	r3, r0
 8006aa0:	817b      	strh	r3, [r7, #10]
 8006aa2:	460b      	mov	r3, r1
 8006aa4:	813b      	strh	r3, [r7, #8]
 8006aa6:	4613      	mov	r3, r2
 8006aa8:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006aaa:	68fb      	ldr	r3, [r7, #12]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	681a      	ldr	r2, [r3, #0]
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006ab8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006aba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006abc:	9300      	str	r3, [sp, #0]
 8006abe:	6a3b      	ldr	r3, [r7, #32]
 8006ac0:	2200      	movs	r2, #0
 8006ac2:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006ac6:	68f8      	ldr	r0, [r7, #12]
 8006ac8:	f000 fa08 	bl	8006edc <I2C_WaitOnFlagUntilTimeout>
 8006acc:	4603      	mov	r3, r0
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	d00d      	beq.n	8006aee <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006ad2:	68fb      	ldr	r3, [r7, #12]
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006adc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006ae0:	d103      	bne.n	8006aea <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006ae8:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006aea:	2303      	movs	r3, #3
 8006aec:	e05f      	b.n	8006bae <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006aee:	897b      	ldrh	r3, [r7, #10]
 8006af0:	b2db      	uxtb	r3, r3
 8006af2:	461a      	mov	r2, r3
 8006af4:	68fb      	ldr	r3, [r7, #12]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006afc:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006afe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b00:	6a3a      	ldr	r2, [r7, #32]
 8006b02:	492d      	ldr	r1, [pc, #180]	; (8006bb8 <I2C_RequestMemoryWrite+0x128>)
 8006b04:	68f8      	ldr	r0, [r7, #12]
 8006b06:	f000 fa40 	bl	8006f8a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006b0a:	4603      	mov	r3, r0
 8006b0c:	2b00      	cmp	r3, #0
 8006b0e:	d001      	beq.n	8006b14 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8006b10:	2301      	movs	r3, #1
 8006b12:	e04c      	b.n	8006bae <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006b14:	2300      	movs	r3, #0
 8006b16:	617b      	str	r3, [r7, #20]
 8006b18:	68fb      	ldr	r3, [r7, #12]
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	695b      	ldr	r3, [r3, #20]
 8006b1e:	617b      	str	r3, [r7, #20]
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	699b      	ldr	r3, [r3, #24]
 8006b26:	617b      	str	r3, [r7, #20]
 8006b28:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006b2a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006b2c:	6a39      	ldr	r1, [r7, #32]
 8006b2e:	68f8      	ldr	r0, [r7, #12]
 8006b30:	f000 faaa 	bl	8007088 <I2C_WaitOnTXEFlagUntilTimeout>
 8006b34:	4603      	mov	r3, r0
 8006b36:	2b00      	cmp	r3, #0
 8006b38:	d00d      	beq.n	8006b56 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006b3a:	68fb      	ldr	r3, [r7, #12]
 8006b3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b3e:	2b04      	cmp	r3, #4
 8006b40:	d107      	bne.n	8006b52 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006b42:	68fb      	ldr	r3, [r7, #12]
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	681a      	ldr	r2, [r3, #0]
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006b50:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006b52:	2301      	movs	r3, #1
 8006b54:	e02b      	b.n	8006bae <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006b56:	88fb      	ldrh	r3, [r7, #6]
 8006b58:	2b01      	cmp	r3, #1
 8006b5a:	d105      	bne.n	8006b68 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006b5c:	893b      	ldrh	r3, [r7, #8]
 8006b5e:	b2da      	uxtb	r2, r3
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	611a      	str	r2, [r3, #16]
 8006b66:	e021      	b.n	8006bac <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8006b68:	893b      	ldrh	r3, [r7, #8]
 8006b6a:	0a1b      	lsrs	r3, r3, #8
 8006b6c:	b29b      	uxth	r3, r3
 8006b6e:	b2da      	uxtb	r2, r3
 8006b70:	68fb      	ldr	r3, [r7, #12]
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006b76:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006b78:	6a39      	ldr	r1, [r7, #32]
 8006b7a:	68f8      	ldr	r0, [r7, #12]
 8006b7c:	f000 fa84 	bl	8007088 <I2C_WaitOnTXEFlagUntilTimeout>
 8006b80:	4603      	mov	r3, r0
 8006b82:	2b00      	cmp	r3, #0
 8006b84:	d00d      	beq.n	8006ba2 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006b86:	68fb      	ldr	r3, [r7, #12]
 8006b88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b8a:	2b04      	cmp	r3, #4
 8006b8c:	d107      	bne.n	8006b9e <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006b8e:	68fb      	ldr	r3, [r7, #12]
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	681a      	ldr	r2, [r3, #0]
 8006b94:	68fb      	ldr	r3, [r7, #12]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006b9c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006b9e:	2301      	movs	r3, #1
 8006ba0:	e005      	b.n	8006bae <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006ba2:	893b      	ldrh	r3, [r7, #8]
 8006ba4:	b2da      	uxtb	r2, r3
 8006ba6:	68fb      	ldr	r3, [r7, #12]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8006bac:	2300      	movs	r3, #0
}
 8006bae:	4618      	mov	r0, r3
 8006bb0:	3718      	adds	r7, #24
 8006bb2:	46bd      	mov	sp, r7
 8006bb4:	bd80      	pop	{r7, pc}
 8006bb6:	bf00      	nop
 8006bb8:	00010002 	.word	0x00010002

08006bbc <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8006bbc:	b580      	push	{r7, lr}
 8006bbe:	b088      	sub	sp, #32
 8006bc0:	af02      	add	r7, sp, #8
 8006bc2:	60f8      	str	r0, [r7, #12]
 8006bc4:	4608      	mov	r0, r1
 8006bc6:	4611      	mov	r1, r2
 8006bc8:	461a      	mov	r2, r3
 8006bca:	4603      	mov	r3, r0
 8006bcc:	817b      	strh	r3, [r7, #10]
 8006bce:	460b      	mov	r3, r1
 8006bd0:	813b      	strh	r3, [r7, #8]
 8006bd2:	4613      	mov	r3, r2
 8006bd4:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006bd6:	68fb      	ldr	r3, [r7, #12]
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	681a      	ldr	r2, [r3, #0]
 8006bdc:	68fb      	ldr	r3, [r7, #12]
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006be4:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	681a      	ldr	r2, [r3, #0]
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006bf4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006bf6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bf8:	9300      	str	r3, [sp, #0]
 8006bfa:	6a3b      	ldr	r3, [r7, #32]
 8006bfc:	2200      	movs	r2, #0
 8006bfe:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006c02:	68f8      	ldr	r0, [r7, #12]
 8006c04:	f000 f96a 	bl	8006edc <I2C_WaitOnFlagUntilTimeout>
 8006c08:	4603      	mov	r3, r0
 8006c0a:	2b00      	cmp	r3, #0
 8006c0c:	d00d      	beq.n	8006c2a <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006c0e:	68fb      	ldr	r3, [r7, #12]
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006c18:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006c1c:	d103      	bne.n	8006c26 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006c24:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006c26:	2303      	movs	r3, #3
 8006c28:	e0aa      	b.n	8006d80 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006c2a:	897b      	ldrh	r3, [r7, #10]
 8006c2c:	b2db      	uxtb	r3, r3
 8006c2e:	461a      	mov	r2, r3
 8006c30:	68fb      	ldr	r3, [r7, #12]
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006c38:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006c3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c3c:	6a3a      	ldr	r2, [r7, #32]
 8006c3e:	4952      	ldr	r1, [pc, #328]	; (8006d88 <I2C_RequestMemoryRead+0x1cc>)
 8006c40:	68f8      	ldr	r0, [r7, #12]
 8006c42:	f000 f9a2 	bl	8006f8a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006c46:	4603      	mov	r3, r0
 8006c48:	2b00      	cmp	r3, #0
 8006c4a:	d001      	beq.n	8006c50 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8006c4c:	2301      	movs	r3, #1
 8006c4e:	e097      	b.n	8006d80 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006c50:	2300      	movs	r3, #0
 8006c52:	617b      	str	r3, [r7, #20]
 8006c54:	68fb      	ldr	r3, [r7, #12]
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	695b      	ldr	r3, [r3, #20]
 8006c5a:	617b      	str	r3, [r7, #20]
 8006c5c:	68fb      	ldr	r3, [r7, #12]
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	699b      	ldr	r3, [r3, #24]
 8006c62:	617b      	str	r3, [r7, #20]
 8006c64:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006c66:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006c68:	6a39      	ldr	r1, [r7, #32]
 8006c6a:	68f8      	ldr	r0, [r7, #12]
 8006c6c:	f000 fa0c 	bl	8007088 <I2C_WaitOnTXEFlagUntilTimeout>
 8006c70:	4603      	mov	r3, r0
 8006c72:	2b00      	cmp	r3, #0
 8006c74:	d00d      	beq.n	8006c92 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c7a:	2b04      	cmp	r3, #4
 8006c7c:	d107      	bne.n	8006c8e <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006c7e:	68fb      	ldr	r3, [r7, #12]
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	681a      	ldr	r2, [r3, #0]
 8006c84:	68fb      	ldr	r3, [r7, #12]
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006c8c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006c8e:	2301      	movs	r3, #1
 8006c90:	e076      	b.n	8006d80 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006c92:	88fb      	ldrh	r3, [r7, #6]
 8006c94:	2b01      	cmp	r3, #1
 8006c96:	d105      	bne.n	8006ca4 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006c98:	893b      	ldrh	r3, [r7, #8]
 8006c9a:	b2da      	uxtb	r2, r3
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	611a      	str	r2, [r3, #16]
 8006ca2:	e021      	b.n	8006ce8 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8006ca4:	893b      	ldrh	r3, [r7, #8]
 8006ca6:	0a1b      	lsrs	r3, r3, #8
 8006ca8:	b29b      	uxth	r3, r3
 8006caa:	b2da      	uxtb	r2, r3
 8006cac:	68fb      	ldr	r3, [r7, #12]
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006cb2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006cb4:	6a39      	ldr	r1, [r7, #32]
 8006cb6:	68f8      	ldr	r0, [r7, #12]
 8006cb8:	f000 f9e6 	bl	8007088 <I2C_WaitOnTXEFlagUntilTimeout>
 8006cbc:	4603      	mov	r3, r0
 8006cbe:	2b00      	cmp	r3, #0
 8006cc0:	d00d      	beq.n	8006cde <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006cc2:	68fb      	ldr	r3, [r7, #12]
 8006cc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006cc6:	2b04      	cmp	r3, #4
 8006cc8:	d107      	bne.n	8006cda <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006cca:	68fb      	ldr	r3, [r7, #12]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	681a      	ldr	r2, [r3, #0]
 8006cd0:	68fb      	ldr	r3, [r7, #12]
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006cd8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006cda:	2301      	movs	r3, #1
 8006cdc:	e050      	b.n	8006d80 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006cde:	893b      	ldrh	r3, [r7, #8]
 8006ce0:	b2da      	uxtb	r2, r3
 8006ce2:	68fb      	ldr	r3, [r7, #12]
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006ce8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006cea:	6a39      	ldr	r1, [r7, #32]
 8006cec:	68f8      	ldr	r0, [r7, #12]
 8006cee:	f000 f9cb 	bl	8007088 <I2C_WaitOnTXEFlagUntilTimeout>
 8006cf2:	4603      	mov	r3, r0
 8006cf4:	2b00      	cmp	r3, #0
 8006cf6:	d00d      	beq.n	8006d14 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006cfc:	2b04      	cmp	r3, #4
 8006cfe:	d107      	bne.n	8006d10 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006d00:	68fb      	ldr	r3, [r7, #12]
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	681a      	ldr	r2, [r3, #0]
 8006d06:	68fb      	ldr	r3, [r7, #12]
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006d0e:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006d10:	2301      	movs	r3, #1
 8006d12:	e035      	b.n	8006d80 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006d14:	68fb      	ldr	r3, [r7, #12]
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	681a      	ldr	r2, [r3, #0]
 8006d1a:	68fb      	ldr	r3, [r7, #12]
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006d22:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006d24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d26:	9300      	str	r3, [sp, #0]
 8006d28:	6a3b      	ldr	r3, [r7, #32]
 8006d2a:	2200      	movs	r2, #0
 8006d2c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006d30:	68f8      	ldr	r0, [r7, #12]
 8006d32:	f000 f8d3 	bl	8006edc <I2C_WaitOnFlagUntilTimeout>
 8006d36:	4603      	mov	r3, r0
 8006d38:	2b00      	cmp	r3, #0
 8006d3a:	d00d      	beq.n	8006d58 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006d3c:	68fb      	ldr	r3, [r7, #12]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006d46:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006d4a:	d103      	bne.n	8006d54 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006d4c:	68fb      	ldr	r3, [r7, #12]
 8006d4e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006d52:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006d54:	2303      	movs	r3, #3
 8006d56:	e013      	b.n	8006d80 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8006d58:	897b      	ldrh	r3, [r7, #10]
 8006d5a:	b2db      	uxtb	r3, r3
 8006d5c:	f043 0301 	orr.w	r3, r3, #1
 8006d60:	b2da      	uxtb	r2, r3
 8006d62:	68fb      	ldr	r3, [r7, #12]
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006d68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d6a:	6a3a      	ldr	r2, [r7, #32]
 8006d6c:	4906      	ldr	r1, [pc, #24]	; (8006d88 <I2C_RequestMemoryRead+0x1cc>)
 8006d6e:	68f8      	ldr	r0, [r7, #12]
 8006d70:	f000 f90b 	bl	8006f8a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006d74:	4603      	mov	r3, r0
 8006d76:	2b00      	cmp	r3, #0
 8006d78:	d001      	beq.n	8006d7e <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8006d7a:	2301      	movs	r3, #1
 8006d7c:	e000      	b.n	8006d80 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8006d7e:	2300      	movs	r3, #0
}
 8006d80:	4618      	mov	r0, r3
 8006d82:	3718      	adds	r7, #24
 8006d84:	46bd      	mov	sp, r7
 8006d86:	bd80      	pop	{r7, pc}
 8006d88:	00010002 	.word	0x00010002

08006d8c <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8006d8c:	b580      	push	{r7, lr}
 8006d8e:	b086      	sub	sp, #24
 8006d90:	af00      	add	r7, sp, #0
 8006d92:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006d94:	2300      	movs	r3, #0
 8006d96:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d9c:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006d9e:	697b      	ldr	r3, [r7, #20]
 8006da0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006da4:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8006da6:	4b4b      	ldr	r3, [pc, #300]	; (8006ed4 <I2C_DMAAbort+0x148>)
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	08db      	lsrs	r3, r3, #3
 8006dac:	4a4a      	ldr	r2, [pc, #296]	; (8006ed8 <I2C_DMAAbort+0x14c>)
 8006dae:	fba2 2303 	umull	r2, r3, r2, r3
 8006db2:	0a1a      	lsrs	r2, r3, #8
 8006db4:	4613      	mov	r3, r2
 8006db6:	009b      	lsls	r3, r3, #2
 8006db8:	4413      	add	r3, r2
 8006dba:	00da      	lsls	r2, r3, #3
 8006dbc:	1ad3      	subs	r3, r2, r3
 8006dbe:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	2b00      	cmp	r3, #0
 8006dc4:	d106      	bne.n	8006dd4 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006dc6:	697b      	ldr	r3, [r7, #20]
 8006dc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006dca:	f043 0220 	orr.w	r2, r3, #32
 8006dce:	697b      	ldr	r3, [r7, #20]
 8006dd0:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 8006dd2:	e00a      	b.n	8006dea <I2C_DMAAbort+0x5e>
    }
    count--;
 8006dd4:	68fb      	ldr	r3, [r7, #12]
 8006dd6:	3b01      	subs	r3, #1
 8006dd8:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8006dda:	697b      	ldr	r3, [r7, #20]
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006de4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006de8:	d0ea      	beq.n	8006dc0 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8006dea:	697b      	ldr	r3, [r7, #20]
 8006dec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006dee:	2b00      	cmp	r3, #0
 8006df0:	d003      	beq.n	8006dfa <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8006df2:	697b      	ldr	r3, [r7, #20]
 8006df4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006df6:	2200      	movs	r2, #0
 8006df8:	629a      	str	r2, [r3, #40]	; 0x28
  }
  if (hi2c->hdmarx != NULL)
 8006dfa:	697b      	ldr	r3, [r7, #20]
 8006dfc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006dfe:	2b00      	cmp	r3, #0
 8006e00:	d003      	beq.n	8006e0a <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8006e02:	697b      	ldr	r3, [r7, #20]
 8006e04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e06:	2200      	movs	r2, #0
 8006e08:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006e0a:	697b      	ldr	r3, [r7, #20]
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	681a      	ldr	r2, [r3, #0]
 8006e10:	697b      	ldr	r3, [r7, #20]
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006e18:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8006e1a:	697b      	ldr	r3, [r7, #20]
 8006e1c:	2200      	movs	r2, #0
 8006e1e:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8006e20:	697b      	ldr	r3, [r7, #20]
 8006e22:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006e24:	2b00      	cmp	r3, #0
 8006e26:	d003      	beq.n	8006e30 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8006e28:	697b      	ldr	r3, [r7, #20]
 8006e2a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006e2c:	2200      	movs	r2, #0
 8006e2e:	635a      	str	r2, [r3, #52]	; 0x34
  }
  if (hi2c->hdmarx != NULL)
 8006e30:	697b      	ldr	r3, [r7, #20]
 8006e32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e34:	2b00      	cmp	r3, #0
 8006e36:	d003      	beq.n	8006e40 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8006e38:	697b      	ldr	r3, [r7, #20]
 8006e3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e3c:	2200      	movs	r2, #0
 8006e3e:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8006e40:	697b      	ldr	r3, [r7, #20]
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	681a      	ldr	r2, [r3, #0]
 8006e46:	697b      	ldr	r3, [r7, #20]
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	f022 0201 	bic.w	r2, r2, #1
 8006e4e:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8006e50:	697b      	ldr	r3, [r7, #20]
 8006e52:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006e56:	b2db      	uxtb	r3, r3
 8006e58:	2b60      	cmp	r3, #96	; 0x60
 8006e5a:	d10e      	bne.n	8006e7a <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8006e5c:	697b      	ldr	r3, [r7, #20]
 8006e5e:	2220      	movs	r2, #32
 8006e60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8006e64:	697b      	ldr	r3, [r7, #20]
 8006e66:	2200      	movs	r2, #0
 8006e68:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8006e6c:	697b      	ldr	r3, [r7, #20]
 8006e6e:	2200      	movs	r2, #0
 8006e70:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8006e72:	6978      	ldr	r0, [r7, #20]
 8006e74:	f7fe fca1 	bl	80057ba <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8006e78:	e027      	b.n	8006eca <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8006e7a:	7cfb      	ldrb	r3, [r7, #19]
 8006e7c:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8006e80:	2b28      	cmp	r3, #40	; 0x28
 8006e82:	d117      	bne.n	8006eb4 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8006e84:	697b      	ldr	r3, [r7, #20]
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	681a      	ldr	r2, [r3, #0]
 8006e8a:	697b      	ldr	r3, [r7, #20]
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	f042 0201 	orr.w	r2, r2, #1
 8006e92:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006e94:	697b      	ldr	r3, [r7, #20]
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	681a      	ldr	r2, [r3, #0]
 8006e9a:	697b      	ldr	r3, [r7, #20]
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006ea2:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8006ea4:	697b      	ldr	r3, [r7, #20]
 8006ea6:	2200      	movs	r2, #0
 8006ea8:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8006eaa:	697b      	ldr	r3, [r7, #20]
 8006eac:	2228      	movs	r2, #40	; 0x28
 8006eae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8006eb2:	e007      	b.n	8006ec4 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8006eb4:	697b      	ldr	r3, [r7, #20]
 8006eb6:	2220      	movs	r2, #32
 8006eb8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006ebc:	697b      	ldr	r3, [r7, #20]
 8006ebe:	2200      	movs	r2, #0
 8006ec0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8006ec4:	6978      	ldr	r0, [r7, #20]
 8006ec6:	f7fe fc6f 	bl	80057a8 <HAL_I2C_ErrorCallback>
}
 8006eca:	bf00      	nop
 8006ecc:	3718      	adds	r7, #24
 8006ece:	46bd      	mov	sp, r7
 8006ed0:	bd80      	pop	{r7, pc}
 8006ed2:	bf00      	nop
 8006ed4:	20000098 	.word	0x20000098
 8006ed8:	14f8b589 	.word	0x14f8b589

08006edc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8006edc:	b580      	push	{r7, lr}
 8006ede:	b084      	sub	sp, #16
 8006ee0:	af00      	add	r7, sp, #0
 8006ee2:	60f8      	str	r0, [r7, #12]
 8006ee4:	60b9      	str	r1, [r7, #8]
 8006ee6:	603b      	str	r3, [r7, #0]
 8006ee8:	4613      	mov	r3, r2
 8006eea:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006eec:	e025      	b.n	8006f3a <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006eee:	683b      	ldr	r3, [r7, #0]
 8006ef0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006ef4:	d021      	beq.n	8006f3a <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006ef6:	f7fc f8a3 	bl	8003040 <HAL_GetTick>
 8006efa:	4602      	mov	r2, r0
 8006efc:	69bb      	ldr	r3, [r7, #24]
 8006efe:	1ad3      	subs	r3, r2, r3
 8006f00:	683a      	ldr	r2, [r7, #0]
 8006f02:	429a      	cmp	r2, r3
 8006f04:	d302      	bcc.n	8006f0c <I2C_WaitOnFlagUntilTimeout+0x30>
 8006f06:	683b      	ldr	r3, [r7, #0]
 8006f08:	2b00      	cmp	r3, #0
 8006f0a:	d116      	bne.n	8006f3a <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	2200      	movs	r2, #0
 8006f10:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8006f12:	68fb      	ldr	r3, [r7, #12]
 8006f14:	2220      	movs	r2, #32
 8006f16:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	2200      	movs	r2, #0
 8006f1e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f26:	f043 0220 	orr.w	r2, r3, #32
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006f2e:	68fb      	ldr	r3, [r7, #12]
 8006f30:	2200      	movs	r2, #0
 8006f32:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006f36:	2301      	movs	r3, #1
 8006f38:	e023      	b.n	8006f82 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006f3a:	68bb      	ldr	r3, [r7, #8]
 8006f3c:	0c1b      	lsrs	r3, r3, #16
 8006f3e:	b2db      	uxtb	r3, r3
 8006f40:	2b01      	cmp	r3, #1
 8006f42:	d10d      	bne.n	8006f60 <I2C_WaitOnFlagUntilTimeout+0x84>
 8006f44:	68fb      	ldr	r3, [r7, #12]
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	695b      	ldr	r3, [r3, #20]
 8006f4a:	43da      	mvns	r2, r3
 8006f4c:	68bb      	ldr	r3, [r7, #8]
 8006f4e:	4013      	ands	r3, r2
 8006f50:	b29b      	uxth	r3, r3
 8006f52:	2b00      	cmp	r3, #0
 8006f54:	bf0c      	ite	eq
 8006f56:	2301      	moveq	r3, #1
 8006f58:	2300      	movne	r3, #0
 8006f5a:	b2db      	uxtb	r3, r3
 8006f5c:	461a      	mov	r2, r3
 8006f5e:	e00c      	b.n	8006f7a <I2C_WaitOnFlagUntilTimeout+0x9e>
 8006f60:	68fb      	ldr	r3, [r7, #12]
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	699b      	ldr	r3, [r3, #24]
 8006f66:	43da      	mvns	r2, r3
 8006f68:	68bb      	ldr	r3, [r7, #8]
 8006f6a:	4013      	ands	r3, r2
 8006f6c:	b29b      	uxth	r3, r3
 8006f6e:	2b00      	cmp	r3, #0
 8006f70:	bf0c      	ite	eq
 8006f72:	2301      	moveq	r3, #1
 8006f74:	2300      	movne	r3, #0
 8006f76:	b2db      	uxtb	r3, r3
 8006f78:	461a      	mov	r2, r3
 8006f7a:	79fb      	ldrb	r3, [r7, #7]
 8006f7c:	429a      	cmp	r2, r3
 8006f7e:	d0b6      	beq.n	8006eee <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006f80:	2300      	movs	r3, #0
}
 8006f82:	4618      	mov	r0, r3
 8006f84:	3710      	adds	r7, #16
 8006f86:	46bd      	mov	sp, r7
 8006f88:	bd80      	pop	{r7, pc}

08006f8a <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8006f8a:	b580      	push	{r7, lr}
 8006f8c:	b084      	sub	sp, #16
 8006f8e:	af00      	add	r7, sp, #0
 8006f90:	60f8      	str	r0, [r7, #12]
 8006f92:	60b9      	str	r1, [r7, #8]
 8006f94:	607a      	str	r2, [r7, #4]
 8006f96:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006f98:	e051      	b.n	800703e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006f9a:	68fb      	ldr	r3, [r7, #12]
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	695b      	ldr	r3, [r3, #20]
 8006fa0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006fa4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006fa8:	d123      	bne.n	8006ff2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	681a      	ldr	r2, [r3, #0]
 8006fb0:	68fb      	ldr	r3, [r7, #12]
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006fb8:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006fba:	68fb      	ldr	r3, [r7, #12]
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006fc2:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006fc4:	68fb      	ldr	r3, [r7, #12]
 8006fc6:	2200      	movs	r2, #0
 8006fc8:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006fca:	68fb      	ldr	r3, [r7, #12]
 8006fcc:	2220      	movs	r2, #32
 8006fce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006fd2:	68fb      	ldr	r3, [r7, #12]
 8006fd4:	2200      	movs	r2, #0
 8006fd6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006fda:	68fb      	ldr	r3, [r7, #12]
 8006fdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006fde:	f043 0204 	orr.w	r2, r3, #4
 8006fe2:	68fb      	ldr	r3, [r7, #12]
 8006fe4:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006fe6:	68fb      	ldr	r3, [r7, #12]
 8006fe8:	2200      	movs	r2, #0
 8006fea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8006fee:	2301      	movs	r3, #1
 8006ff0:	e046      	b.n	8007080 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006ff8:	d021      	beq.n	800703e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006ffa:	f7fc f821 	bl	8003040 <HAL_GetTick>
 8006ffe:	4602      	mov	r2, r0
 8007000:	683b      	ldr	r3, [r7, #0]
 8007002:	1ad3      	subs	r3, r2, r3
 8007004:	687a      	ldr	r2, [r7, #4]
 8007006:	429a      	cmp	r2, r3
 8007008:	d302      	bcc.n	8007010 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	2b00      	cmp	r3, #0
 800700e:	d116      	bne.n	800703e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007010:	68fb      	ldr	r3, [r7, #12]
 8007012:	2200      	movs	r2, #0
 8007014:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8007016:	68fb      	ldr	r3, [r7, #12]
 8007018:	2220      	movs	r2, #32
 800701a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	2200      	movs	r2, #0
 8007022:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007026:	68fb      	ldr	r3, [r7, #12]
 8007028:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800702a:	f043 0220 	orr.w	r2, r3, #32
 800702e:	68fb      	ldr	r3, [r7, #12]
 8007030:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007032:	68fb      	ldr	r3, [r7, #12]
 8007034:	2200      	movs	r2, #0
 8007036:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800703a:	2301      	movs	r3, #1
 800703c:	e020      	b.n	8007080 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800703e:	68bb      	ldr	r3, [r7, #8]
 8007040:	0c1b      	lsrs	r3, r3, #16
 8007042:	b2db      	uxtb	r3, r3
 8007044:	2b01      	cmp	r3, #1
 8007046:	d10c      	bne.n	8007062 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8007048:	68fb      	ldr	r3, [r7, #12]
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	695b      	ldr	r3, [r3, #20]
 800704e:	43da      	mvns	r2, r3
 8007050:	68bb      	ldr	r3, [r7, #8]
 8007052:	4013      	ands	r3, r2
 8007054:	b29b      	uxth	r3, r3
 8007056:	2b00      	cmp	r3, #0
 8007058:	bf14      	ite	ne
 800705a:	2301      	movne	r3, #1
 800705c:	2300      	moveq	r3, #0
 800705e:	b2db      	uxtb	r3, r3
 8007060:	e00b      	b.n	800707a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8007062:	68fb      	ldr	r3, [r7, #12]
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	699b      	ldr	r3, [r3, #24]
 8007068:	43da      	mvns	r2, r3
 800706a:	68bb      	ldr	r3, [r7, #8]
 800706c:	4013      	ands	r3, r2
 800706e:	b29b      	uxth	r3, r3
 8007070:	2b00      	cmp	r3, #0
 8007072:	bf14      	ite	ne
 8007074:	2301      	movne	r3, #1
 8007076:	2300      	moveq	r3, #0
 8007078:	b2db      	uxtb	r3, r3
 800707a:	2b00      	cmp	r3, #0
 800707c:	d18d      	bne.n	8006f9a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800707e:	2300      	movs	r3, #0
}
 8007080:	4618      	mov	r0, r3
 8007082:	3710      	adds	r7, #16
 8007084:	46bd      	mov	sp, r7
 8007086:	bd80      	pop	{r7, pc}

08007088 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007088:	b580      	push	{r7, lr}
 800708a:	b084      	sub	sp, #16
 800708c:	af00      	add	r7, sp, #0
 800708e:	60f8      	str	r0, [r7, #12]
 8007090:	60b9      	str	r1, [r7, #8]
 8007092:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007094:	e02d      	b.n	80070f2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8007096:	68f8      	ldr	r0, [r7, #12]
 8007098:	f000 f900 	bl	800729c <I2C_IsAcknowledgeFailed>
 800709c:	4603      	mov	r3, r0
 800709e:	2b00      	cmp	r3, #0
 80070a0:	d001      	beq.n	80070a6 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80070a2:	2301      	movs	r3, #1
 80070a4:	e02d      	b.n	8007102 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80070a6:	68bb      	ldr	r3, [r7, #8]
 80070a8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80070ac:	d021      	beq.n	80070f2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80070ae:	f7fb ffc7 	bl	8003040 <HAL_GetTick>
 80070b2:	4602      	mov	r2, r0
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	1ad3      	subs	r3, r2, r3
 80070b8:	68ba      	ldr	r2, [r7, #8]
 80070ba:	429a      	cmp	r2, r3
 80070bc:	d302      	bcc.n	80070c4 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80070be:	68bb      	ldr	r3, [r7, #8]
 80070c0:	2b00      	cmp	r3, #0
 80070c2:	d116      	bne.n	80070f2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80070c4:	68fb      	ldr	r3, [r7, #12]
 80070c6:	2200      	movs	r2, #0
 80070c8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80070ca:	68fb      	ldr	r3, [r7, #12]
 80070cc:	2220      	movs	r2, #32
 80070ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80070d2:	68fb      	ldr	r3, [r7, #12]
 80070d4:	2200      	movs	r2, #0
 80070d6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80070da:	68fb      	ldr	r3, [r7, #12]
 80070dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80070de:	f043 0220 	orr.w	r2, r3, #32
 80070e2:	68fb      	ldr	r3, [r7, #12]
 80070e4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80070e6:	68fb      	ldr	r3, [r7, #12]
 80070e8:	2200      	movs	r2, #0
 80070ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80070ee:	2301      	movs	r3, #1
 80070f0:	e007      	b.n	8007102 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	695b      	ldr	r3, [r3, #20]
 80070f8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80070fc:	2b80      	cmp	r3, #128	; 0x80
 80070fe:	d1ca      	bne.n	8007096 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007100:	2300      	movs	r3, #0
}
 8007102:	4618      	mov	r0, r3
 8007104:	3710      	adds	r7, #16
 8007106:	46bd      	mov	sp, r7
 8007108:	bd80      	pop	{r7, pc}

0800710a <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800710a:	b580      	push	{r7, lr}
 800710c:	b084      	sub	sp, #16
 800710e:	af00      	add	r7, sp, #0
 8007110:	60f8      	str	r0, [r7, #12]
 8007112:	60b9      	str	r1, [r7, #8]
 8007114:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8007116:	e02d      	b.n	8007174 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8007118:	68f8      	ldr	r0, [r7, #12]
 800711a:	f000 f8bf 	bl	800729c <I2C_IsAcknowledgeFailed>
 800711e:	4603      	mov	r3, r0
 8007120:	2b00      	cmp	r3, #0
 8007122:	d001      	beq.n	8007128 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8007124:	2301      	movs	r3, #1
 8007126:	e02d      	b.n	8007184 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007128:	68bb      	ldr	r3, [r7, #8]
 800712a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800712e:	d021      	beq.n	8007174 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007130:	f7fb ff86 	bl	8003040 <HAL_GetTick>
 8007134:	4602      	mov	r2, r0
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	1ad3      	subs	r3, r2, r3
 800713a:	68ba      	ldr	r2, [r7, #8]
 800713c:	429a      	cmp	r2, r3
 800713e:	d302      	bcc.n	8007146 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8007140:	68bb      	ldr	r3, [r7, #8]
 8007142:	2b00      	cmp	r3, #0
 8007144:	d116      	bne.n	8007174 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007146:	68fb      	ldr	r3, [r7, #12]
 8007148:	2200      	movs	r2, #0
 800714a:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	2220      	movs	r2, #32
 8007150:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007154:	68fb      	ldr	r3, [r7, #12]
 8007156:	2200      	movs	r2, #0
 8007158:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800715c:	68fb      	ldr	r3, [r7, #12]
 800715e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007160:	f043 0220 	orr.w	r2, r3, #32
 8007164:	68fb      	ldr	r3, [r7, #12]
 8007166:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007168:	68fb      	ldr	r3, [r7, #12]
 800716a:	2200      	movs	r2, #0
 800716c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007170:	2301      	movs	r3, #1
 8007172:	e007      	b.n	8007184 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	695b      	ldr	r3, [r3, #20]
 800717a:	f003 0304 	and.w	r3, r3, #4
 800717e:	2b04      	cmp	r3, #4
 8007180:	d1ca      	bne.n	8007118 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007182:	2300      	movs	r3, #0
}
 8007184:	4618      	mov	r0, r3
 8007186:	3710      	adds	r7, #16
 8007188:	46bd      	mov	sp, r7
 800718a:	bd80      	pop	{r7, pc}

0800718c <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 800718c:	b480      	push	{r7}
 800718e:	b085      	sub	sp, #20
 8007190:	af00      	add	r7, sp, #0
 8007192:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007194:	2300      	movs	r3, #0
 8007196:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8007198:	4b13      	ldr	r3, [pc, #76]	; (80071e8 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	08db      	lsrs	r3, r3, #3
 800719e:	4a13      	ldr	r2, [pc, #76]	; (80071ec <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 80071a0:	fba2 2303 	umull	r2, r3, r2, r3
 80071a4:	0a1a      	lsrs	r2, r3, #8
 80071a6:	4613      	mov	r3, r2
 80071a8:	009b      	lsls	r3, r3, #2
 80071aa:	4413      	add	r3, r2
 80071ac:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 80071ae:	68fb      	ldr	r3, [r7, #12]
 80071b0:	3b01      	subs	r3, #1
 80071b2:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 80071b4:	68fb      	ldr	r3, [r7, #12]
 80071b6:	2b00      	cmp	r3, #0
 80071b8:	d107      	bne.n	80071ca <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80071be:	f043 0220 	orr.w	r2, r3, #32
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	641a      	str	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 80071c6:	2301      	movs	r3, #1
 80071c8:	e008      	b.n	80071dc <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80071d4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80071d8:	d0e9      	beq.n	80071ae <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 80071da:	2300      	movs	r3, #0
}
 80071dc:	4618      	mov	r0, r3
 80071de:	3714      	adds	r7, #20
 80071e0:	46bd      	mov	sp, r7
 80071e2:	bc80      	pop	{r7}
 80071e4:	4770      	bx	lr
 80071e6:	bf00      	nop
 80071e8:	20000098 	.word	0x20000098
 80071ec:	14f8b589 	.word	0x14f8b589

080071f0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80071f0:	b580      	push	{r7, lr}
 80071f2:	b084      	sub	sp, #16
 80071f4:	af00      	add	r7, sp, #0
 80071f6:	60f8      	str	r0, [r7, #12]
 80071f8:	60b9      	str	r1, [r7, #8]
 80071fa:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80071fc:	e042      	b.n	8007284 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80071fe:	68fb      	ldr	r3, [r7, #12]
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	695b      	ldr	r3, [r3, #20]
 8007204:	f003 0310 	and.w	r3, r3, #16
 8007208:	2b10      	cmp	r3, #16
 800720a:	d119      	bne.n	8007240 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800720c:	68fb      	ldr	r3, [r7, #12]
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	f06f 0210 	mvn.w	r2, #16
 8007214:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8007216:	68fb      	ldr	r3, [r7, #12]
 8007218:	2200      	movs	r2, #0
 800721a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800721c:	68fb      	ldr	r3, [r7, #12]
 800721e:	2220      	movs	r2, #32
 8007220:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007224:	68fb      	ldr	r3, [r7, #12]
 8007226:	2200      	movs	r2, #0
 8007228:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800722c:	68fb      	ldr	r3, [r7, #12]
 800722e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007230:	68fb      	ldr	r3, [r7, #12]
 8007232:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007234:	68fb      	ldr	r3, [r7, #12]
 8007236:	2200      	movs	r2, #0
 8007238:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800723c:	2301      	movs	r3, #1
 800723e:	e029      	b.n	8007294 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007240:	f7fb fefe 	bl	8003040 <HAL_GetTick>
 8007244:	4602      	mov	r2, r0
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	1ad3      	subs	r3, r2, r3
 800724a:	68ba      	ldr	r2, [r7, #8]
 800724c:	429a      	cmp	r2, r3
 800724e:	d302      	bcc.n	8007256 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8007250:	68bb      	ldr	r3, [r7, #8]
 8007252:	2b00      	cmp	r3, #0
 8007254:	d116      	bne.n	8007284 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8007256:	68fb      	ldr	r3, [r7, #12]
 8007258:	2200      	movs	r2, #0
 800725a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800725c:	68fb      	ldr	r3, [r7, #12]
 800725e:	2220      	movs	r2, #32
 8007260:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007264:	68fb      	ldr	r3, [r7, #12]
 8007266:	2200      	movs	r2, #0
 8007268:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800726c:	68fb      	ldr	r3, [r7, #12]
 800726e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007270:	f043 0220 	orr.w	r2, r3, #32
 8007274:	68fb      	ldr	r3, [r7, #12]
 8007276:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007278:	68fb      	ldr	r3, [r7, #12]
 800727a:	2200      	movs	r2, #0
 800727c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8007280:	2301      	movs	r3, #1
 8007282:	e007      	b.n	8007294 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007284:	68fb      	ldr	r3, [r7, #12]
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	695b      	ldr	r3, [r3, #20]
 800728a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800728e:	2b40      	cmp	r3, #64	; 0x40
 8007290:	d1b5      	bne.n	80071fe <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8007292:	2300      	movs	r3, #0
}
 8007294:	4618      	mov	r0, r3
 8007296:	3710      	adds	r7, #16
 8007298:	46bd      	mov	sp, r7
 800729a:	bd80      	pop	{r7, pc}

0800729c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800729c:	b480      	push	{r7}
 800729e:	b083      	sub	sp, #12
 80072a0:	af00      	add	r7, sp, #0
 80072a2:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	695b      	ldr	r3, [r3, #20]
 80072aa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80072ae:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80072b2:	d11b      	bne.n	80072ec <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80072bc:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	2200      	movs	r2, #0
 80072c2:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	2220      	movs	r2, #32
 80072c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	2200      	movs	r2, #0
 80072d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80072d8:	f043 0204 	orr.w	r2, r3, #4
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	2200      	movs	r2, #0
 80072e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80072e8:	2301      	movs	r3, #1
 80072ea:	e000      	b.n	80072ee <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80072ec:	2300      	movs	r3, #0
}
 80072ee:	4618      	mov	r0, r3
 80072f0:	370c      	adds	r7, #12
 80072f2:	46bd      	mov	sp, r7
 80072f4:	bc80      	pop	{r7}
 80072f6:	4770      	bx	lr

080072f8 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 80072f8:	b480      	push	{r7}
 80072fa:	b083      	sub	sp, #12
 80072fc:	af00      	add	r7, sp, #0
 80072fe:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007304:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8007308:	d103      	bne.n	8007312 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	2201      	movs	r2, #1
 800730e:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8007310:	e007      	b.n	8007322 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007316:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 800731a:	d102      	bne.n	8007322 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	2208      	movs	r2, #8
 8007320:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8007322:	bf00      	nop
 8007324:	370c      	adds	r7, #12
 8007326:	46bd      	mov	sp, r7
 8007328:	bc80      	pop	{r7}
 800732a:	4770      	bx	lr

0800732c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800732c:	b580      	push	{r7, lr}
 800732e:	b086      	sub	sp, #24
 8007330:	af00      	add	r7, sp, #0
 8007332:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	2b00      	cmp	r3, #0
 8007338:	d101      	bne.n	800733e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800733a:	2301      	movs	r3, #1
 800733c:	e304      	b.n	8007948 <HAL_RCC_OscConfig+0x61c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	f003 0301 	and.w	r3, r3, #1
 8007346:	2b00      	cmp	r3, #0
 8007348:	f000 8087 	beq.w	800745a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800734c:	4b92      	ldr	r3, [pc, #584]	; (8007598 <HAL_RCC_OscConfig+0x26c>)
 800734e:	685b      	ldr	r3, [r3, #4]
 8007350:	f003 030c 	and.w	r3, r3, #12
 8007354:	2b04      	cmp	r3, #4
 8007356:	d00c      	beq.n	8007372 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8007358:	4b8f      	ldr	r3, [pc, #572]	; (8007598 <HAL_RCC_OscConfig+0x26c>)
 800735a:	685b      	ldr	r3, [r3, #4]
 800735c:	f003 030c 	and.w	r3, r3, #12
 8007360:	2b08      	cmp	r3, #8
 8007362:	d112      	bne.n	800738a <HAL_RCC_OscConfig+0x5e>
 8007364:	4b8c      	ldr	r3, [pc, #560]	; (8007598 <HAL_RCC_OscConfig+0x26c>)
 8007366:	685b      	ldr	r3, [r3, #4]
 8007368:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800736c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007370:	d10b      	bne.n	800738a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007372:	4b89      	ldr	r3, [pc, #548]	; (8007598 <HAL_RCC_OscConfig+0x26c>)
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800737a:	2b00      	cmp	r3, #0
 800737c:	d06c      	beq.n	8007458 <HAL_RCC_OscConfig+0x12c>
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	689b      	ldr	r3, [r3, #8]
 8007382:	2b00      	cmp	r3, #0
 8007384:	d168      	bne.n	8007458 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8007386:	2301      	movs	r3, #1
 8007388:	e2de      	b.n	8007948 <HAL_RCC_OscConfig+0x61c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	689b      	ldr	r3, [r3, #8]
 800738e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007392:	d106      	bne.n	80073a2 <HAL_RCC_OscConfig+0x76>
 8007394:	4b80      	ldr	r3, [pc, #512]	; (8007598 <HAL_RCC_OscConfig+0x26c>)
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	4a7f      	ldr	r2, [pc, #508]	; (8007598 <HAL_RCC_OscConfig+0x26c>)
 800739a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800739e:	6013      	str	r3, [r2, #0]
 80073a0:	e02e      	b.n	8007400 <HAL_RCC_OscConfig+0xd4>
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	689b      	ldr	r3, [r3, #8]
 80073a6:	2b00      	cmp	r3, #0
 80073a8:	d10c      	bne.n	80073c4 <HAL_RCC_OscConfig+0x98>
 80073aa:	4b7b      	ldr	r3, [pc, #492]	; (8007598 <HAL_RCC_OscConfig+0x26c>)
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	4a7a      	ldr	r2, [pc, #488]	; (8007598 <HAL_RCC_OscConfig+0x26c>)
 80073b0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80073b4:	6013      	str	r3, [r2, #0]
 80073b6:	4b78      	ldr	r3, [pc, #480]	; (8007598 <HAL_RCC_OscConfig+0x26c>)
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	4a77      	ldr	r2, [pc, #476]	; (8007598 <HAL_RCC_OscConfig+0x26c>)
 80073bc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80073c0:	6013      	str	r3, [r2, #0]
 80073c2:	e01d      	b.n	8007400 <HAL_RCC_OscConfig+0xd4>
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	689b      	ldr	r3, [r3, #8]
 80073c8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80073cc:	d10c      	bne.n	80073e8 <HAL_RCC_OscConfig+0xbc>
 80073ce:	4b72      	ldr	r3, [pc, #456]	; (8007598 <HAL_RCC_OscConfig+0x26c>)
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	4a71      	ldr	r2, [pc, #452]	; (8007598 <HAL_RCC_OscConfig+0x26c>)
 80073d4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80073d8:	6013      	str	r3, [r2, #0]
 80073da:	4b6f      	ldr	r3, [pc, #444]	; (8007598 <HAL_RCC_OscConfig+0x26c>)
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	4a6e      	ldr	r2, [pc, #440]	; (8007598 <HAL_RCC_OscConfig+0x26c>)
 80073e0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80073e4:	6013      	str	r3, [r2, #0]
 80073e6:	e00b      	b.n	8007400 <HAL_RCC_OscConfig+0xd4>
 80073e8:	4b6b      	ldr	r3, [pc, #428]	; (8007598 <HAL_RCC_OscConfig+0x26c>)
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	4a6a      	ldr	r2, [pc, #424]	; (8007598 <HAL_RCC_OscConfig+0x26c>)
 80073ee:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80073f2:	6013      	str	r3, [r2, #0]
 80073f4:	4b68      	ldr	r3, [pc, #416]	; (8007598 <HAL_RCC_OscConfig+0x26c>)
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	4a67      	ldr	r2, [pc, #412]	; (8007598 <HAL_RCC_OscConfig+0x26c>)
 80073fa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80073fe:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	689b      	ldr	r3, [r3, #8]
 8007404:	2b00      	cmp	r3, #0
 8007406:	d013      	beq.n	8007430 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007408:	f7fb fe1a 	bl	8003040 <HAL_GetTick>
 800740c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800740e:	e008      	b.n	8007422 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007410:	f7fb fe16 	bl	8003040 <HAL_GetTick>
 8007414:	4602      	mov	r2, r0
 8007416:	693b      	ldr	r3, [r7, #16]
 8007418:	1ad3      	subs	r3, r2, r3
 800741a:	2b64      	cmp	r3, #100	; 0x64
 800741c:	d901      	bls.n	8007422 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800741e:	2303      	movs	r3, #3
 8007420:	e292      	b.n	8007948 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007422:	4b5d      	ldr	r3, [pc, #372]	; (8007598 <HAL_RCC_OscConfig+0x26c>)
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800742a:	2b00      	cmp	r3, #0
 800742c:	d0f0      	beq.n	8007410 <HAL_RCC_OscConfig+0xe4>
 800742e:	e014      	b.n	800745a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007430:	f7fb fe06 	bl	8003040 <HAL_GetTick>
 8007434:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007436:	e008      	b.n	800744a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007438:	f7fb fe02 	bl	8003040 <HAL_GetTick>
 800743c:	4602      	mov	r2, r0
 800743e:	693b      	ldr	r3, [r7, #16]
 8007440:	1ad3      	subs	r3, r2, r3
 8007442:	2b64      	cmp	r3, #100	; 0x64
 8007444:	d901      	bls.n	800744a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8007446:	2303      	movs	r3, #3
 8007448:	e27e      	b.n	8007948 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800744a:	4b53      	ldr	r3, [pc, #332]	; (8007598 <HAL_RCC_OscConfig+0x26c>)
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007452:	2b00      	cmp	r3, #0
 8007454:	d1f0      	bne.n	8007438 <HAL_RCC_OscConfig+0x10c>
 8007456:	e000      	b.n	800745a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007458:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	f003 0302 	and.w	r3, r3, #2
 8007462:	2b00      	cmp	r3, #0
 8007464:	d063      	beq.n	800752e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8007466:	4b4c      	ldr	r3, [pc, #304]	; (8007598 <HAL_RCC_OscConfig+0x26c>)
 8007468:	685b      	ldr	r3, [r3, #4]
 800746a:	f003 030c 	and.w	r3, r3, #12
 800746e:	2b00      	cmp	r3, #0
 8007470:	d00b      	beq.n	800748a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8007472:	4b49      	ldr	r3, [pc, #292]	; (8007598 <HAL_RCC_OscConfig+0x26c>)
 8007474:	685b      	ldr	r3, [r3, #4]
 8007476:	f003 030c 	and.w	r3, r3, #12
 800747a:	2b08      	cmp	r3, #8
 800747c:	d11c      	bne.n	80074b8 <HAL_RCC_OscConfig+0x18c>
 800747e:	4b46      	ldr	r3, [pc, #280]	; (8007598 <HAL_RCC_OscConfig+0x26c>)
 8007480:	685b      	ldr	r3, [r3, #4]
 8007482:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007486:	2b00      	cmp	r3, #0
 8007488:	d116      	bne.n	80074b8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800748a:	4b43      	ldr	r3, [pc, #268]	; (8007598 <HAL_RCC_OscConfig+0x26c>)
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	f003 0302 	and.w	r3, r3, #2
 8007492:	2b00      	cmp	r3, #0
 8007494:	d005      	beq.n	80074a2 <HAL_RCC_OscConfig+0x176>
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	695b      	ldr	r3, [r3, #20]
 800749a:	2b01      	cmp	r3, #1
 800749c:	d001      	beq.n	80074a2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800749e:	2301      	movs	r3, #1
 80074a0:	e252      	b.n	8007948 <HAL_RCC_OscConfig+0x61c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80074a2:	4b3d      	ldr	r3, [pc, #244]	; (8007598 <HAL_RCC_OscConfig+0x26c>)
 80074a4:	681b      	ldr	r3, [r3, #0]
 80074a6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	699b      	ldr	r3, [r3, #24]
 80074ae:	00db      	lsls	r3, r3, #3
 80074b0:	4939      	ldr	r1, [pc, #228]	; (8007598 <HAL_RCC_OscConfig+0x26c>)
 80074b2:	4313      	orrs	r3, r2
 80074b4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80074b6:	e03a      	b.n	800752e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	695b      	ldr	r3, [r3, #20]
 80074bc:	2b00      	cmp	r3, #0
 80074be:	d020      	beq.n	8007502 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80074c0:	4b36      	ldr	r3, [pc, #216]	; (800759c <HAL_RCC_OscConfig+0x270>)
 80074c2:	2201      	movs	r2, #1
 80074c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80074c6:	f7fb fdbb 	bl	8003040 <HAL_GetTick>
 80074ca:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80074cc:	e008      	b.n	80074e0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80074ce:	f7fb fdb7 	bl	8003040 <HAL_GetTick>
 80074d2:	4602      	mov	r2, r0
 80074d4:	693b      	ldr	r3, [r7, #16]
 80074d6:	1ad3      	subs	r3, r2, r3
 80074d8:	2b02      	cmp	r3, #2
 80074da:	d901      	bls.n	80074e0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80074dc:	2303      	movs	r3, #3
 80074de:	e233      	b.n	8007948 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80074e0:	4b2d      	ldr	r3, [pc, #180]	; (8007598 <HAL_RCC_OscConfig+0x26c>)
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	f003 0302 	and.w	r3, r3, #2
 80074e8:	2b00      	cmp	r3, #0
 80074ea:	d0f0      	beq.n	80074ce <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80074ec:	4b2a      	ldr	r3, [pc, #168]	; (8007598 <HAL_RCC_OscConfig+0x26c>)
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	699b      	ldr	r3, [r3, #24]
 80074f8:	00db      	lsls	r3, r3, #3
 80074fa:	4927      	ldr	r1, [pc, #156]	; (8007598 <HAL_RCC_OscConfig+0x26c>)
 80074fc:	4313      	orrs	r3, r2
 80074fe:	600b      	str	r3, [r1, #0]
 8007500:	e015      	b.n	800752e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007502:	4b26      	ldr	r3, [pc, #152]	; (800759c <HAL_RCC_OscConfig+0x270>)
 8007504:	2200      	movs	r2, #0
 8007506:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007508:	f7fb fd9a 	bl	8003040 <HAL_GetTick>
 800750c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800750e:	e008      	b.n	8007522 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007510:	f7fb fd96 	bl	8003040 <HAL_GetTick>
 8007514:	4602      	mov	r2, r0
 8007516:	693b      	ldr	r3, [r7, #16]
 8007518:	1ad3      	subs	r3, r2, r3
 800751a:	2b02      	cmp	r3, #2
 800751c:	d901      	bls.n	8007522 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800751e:	2303      	movs	r3, #3
 8007520:	e212      	b.n	8007948 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007522:	4b1d      	ldr	r3, [pc, #116]	; (8007598 <HAL_RCC_OscConfig+0x26c>)
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	f003 0302 	and.w	r3, r3, #2
 800752a:	2b00      	cmp	r3, #0
 800752c:	d1f0      	bne.n	8007510 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	681b      	ldr	r3, [r3, #0]
 8007532:	f003 0308 	and.w	r3, r3, #8
 8007536:	2b00      	cmp	r3, #0
 8007538:	d03a      	beq.n	80075b0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	69db      	ldr	r3, [r3, #28]
 800753e:	2b00      	cmp	r3, #0
 8007540:	d019      	beq.n	8007576 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007542:	4b17      	ldr	r3, [pc, #92]	; (80075a0 <HAL_RCC_OscConfig+0x274>)
 8007544:	2201      	movs	r2, #1
 8007546:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007548:	f7fb fd7a 	bl	8003040 <HAL_GetTick>
 800754c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800754e:	e008      	b.n	8007562 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007550:	f7fb fd76 	bl	8003040 <HAL_GetTick>
 8007554:	4602      	mov	r2, r0
 8007556:	693b      	ldr	r3, [r7, #16]
 8007558:	1ad3      	subs	r3, r2, r3
 800755a:	2b02      	cmp	r3, #2
 800755c:	d901      	bls.n	8007562 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800755e:	2303      	movs	r3, #3
 8007560:	e1f2      	b.n	8007948 <HAL_RCC_OscConfig+0x61c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007562:	4b0d      	ldr	r3, [pc, #52]	; (8007598 <HAL_RCC_OscConfig+0x26c>)
 8007564:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007566:	f003 0302 	and.w	r3, r3, #2
 800756a:	2b00      	cmp	r3, #0
 800756c:	d0f0      	beq.n	8007550 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800756e:	2001      	movs	r0, #1
 8007570:	f000 fbb6 	bl	8007ce0 <RCC_Delay>
 8007574:	e01c      	b.n	80075b0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007576:	4b0a      	ldr	r3, [pc, #40]	; (80075a0 <HAL_RCC_OscConfig+0x274>)
 8007578:	2200      	movs	r2, #0
 800757a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800757c:	f7fb fd60 	bl	8003040 <HAL_GetTick>
 8007580:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007582:	e00f      	b.n	80075a4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007584:	f7fb fd5c 	bl	8003040 <HAL_GetTick>
 8007588:	4602      	mov	r2, r0
 800758a:	693b      	ldr	r3, [r7, #16]
 800758c:	1ad3      	subs	r3, r2, r3
 800758e:	2b02      	cmp	r3, #2
 8007590:	d908      	bls.n	80075a4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8007592:	2303      	movs	r3, #3
 8007594:	e1d8      	b.n	8007948 <HAL_RCC_OscConfig+0x61c>
 8007596:	bf00      	nop
 8007598:	40021000 	.word	0x40021000
 800759c:	42420000 	.word	0x42420000
 80075a0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80075a4:	4b9b      	ldr	r3, [pc, #620]	; (8007814 <HAL_RCC_OscConfig+0x4e8>)
 80075a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80075a8:	f003 0302 	and.w	r3, r3, #2
 80075ac:	2b00      	cmp	r3, #0
 80075ae:	d1e9      	bne.n	8007584 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	681b      	ldr	r3, [r3, #0]
 80075b4:	f003 0304 	and.w	r3, r3, #4
 80075b8:	2b00      	cmp	r3, #0
 80075ba:	f000 80a6 	beq.w	800770a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80075be:	2300      	movs	r3, #0
 80075c0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80075c2:	4b94      	ldr	r3, [pc, #592]	; (8007814 <HAL_RCC_OscConfig+0x4e8>)
 80075c4:	69db      	ldr	r3, [r3, #28]
 80075c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80075ca:	2b00      	cmp	r3, #0
 80075cc:	d10d      	bne.n	80075ea <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80075ce:	4b91      	ldr	r3, [pc, #580]	; (8007814 <HAL_RCC_OscConfig+0x4e8>)
 80075d0:	69db      	ldr	r3, [r3, #28]
 80075d2:	4a90      	ldr	r2, [pc, #576]	; (8007814 <HAL_RCC_OscConfig+0x4e8>)
 80075d4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80075d8:	61d3      	str	r3, [r2, #28]
 80075da:	4b8e      	ldr	r3, [pc, #568]	; (8007814 <HAL_RCC_OscConfig+0x4e8>)
 80075dc:	69db      	ldr	r3, [r3, #28]
 80075de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80075e2:	60bb      	str	r3, [r7, #8]
 80075e4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80075e6:	2301      	movs	r3, #1
 80075e8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80075ea:	4b8b      	ldr	r3, [pc, #556]	; (8007818 <HAL_RCC_OscConfig+0x4ec>)
 80075ec:	681b      	ldr	r3, [r3, #0]
 80075ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80075f2:	2b00      	cmp	r3, #0
 80075f4:	d118      	bne.n	8007628 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80075f6:	4b88      	ldr	r3, [pc, #544]	; (8007818 <HAL_RCC_OscConfig+0x4ec>)
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	4a87      	ldr	r2, [pc, #540]	; (8007818 <HAL_RCC_OscConfig+0x4ec>)
 80075fc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007600:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007602:	f7fb fd1d 	bl	8003040 <HAL_GetTick>
 8007606:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007608:	e008      	b.n	800761c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800760a:	f7fb fd19 	bl	8003040 <HAL_GetTick>
 800760e:	4602      	mov	r2, r0
 8007610:	693b      	ldr	r3, [r7, #16]
 8007612:	1ad3      	subs	r3, r2, r3
 8007614:	2b64      	cmp	r3, #100	; 0x64
 8007616:	d901      	bls.n	800761c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8007618:	2303      	movs	r3, #3
 800761a:	e195      	b.n	8007948 <HAL_RCC_OscConfig+0x61c>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800761c:	4b7e      	ldr	r3, [pc, #504]	; (8007818 <HAL_RCC_OscConfig+0x4ec>)
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007624:	2b00      	cmp	r3, #0
 8007626:	d0f0      	beq.n	800760a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	691b      	ldr	r3, [r3, #16]
 800762c:	2b01      	cmp	r3, #1
 800762e:	d106      	bne.n	800763e <HAL_RCC_OscConfig+0x312>
 8007630:	4b78      	ldr	r3, [pc, #480]	; (8007814 <HAL_RCC_OscConfig+0x4e8>)
 8007632:	6a1b      	ldr	r3, [r3, #32]
 8007634:	4a77      	ldr	r2, [pc, #476]	; (8007814 <HAL_RCC_OscConfig+0x4e8>)
 8007636:	f043 0301 	orr.w	r3, r3, #1
 800763a:	6213      	str	r3, [r2, #32]
 800763c:	e02d      	b.n	800769a <HAL_RCC_OscConfig+0x36e>
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	691b      	ldr	r3, [r3, #16]
 8007642:	2b00      	cmp	r3, #0
 8007644:	d10c      	bne.n	8007660 <HAL_RCC_OscConfig+0x334>
 8007646:	4b73      	ldr	r3, [pc, #460]	; (8007814 <HAL_RCC_OscConfig+0x4e8>)
 8007648:	6a1b      	ldr	r3, [r3, #32]
 800764a:	4a72      	ldr	r2, [pc, #456]	; (8007814 <HAL_RCC_OscConfig+0x4e8>)
 800764c:	f023 0301 	bic.w	r3, r3, #1
 8007650:	6213      	str	r3, [r2, #32]
 8007652:	4b70      	ldr	r3, [pc, #448]	; (8007814 <HAL_RCC_OscConfig+0x4e8>)
 8007654:	6a1b      	ldr	r3, [r3, #32]
 8007656:	4a6f      	ldr	r2, [pc, #444]	; (8007814 <HAL_RCC_OscConfig+0x4e8>)
 8007658:	f023 0304 	bic.w	r3, r3, #4
 800765c:	6213      	str	r3, [r2, #32]
 800765e:	e01c      	b.n	800769a <HAL_RCC_OscConfig+0x36e>
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	691b      	ldr	r3, [r3, #16]
 8007664:	2b05      	cmp	r3, #5
 8007666:	d10c      	bne.n	8007682 <HAL_RCC_OscConfig+0x356>
 8007668:	4b6a      	ldr	r3, [pc, #424]	; (8007814 <HAL_RCC_OscConfig+0x4e8>)
 800766a:	6a1b      	ldr	r3, [r3, #32]
 800766c:	4a69      	ldr	r2, [pc, #420]	; (8007814 <HAL_RCC_OscConfig+0x4e8>)
 800766e:	f043 0304 	orr.w	r3, r3, #4
 8007672:	6213      	str	r3, [r2, #32]
 8007674:	4b67      	ldr	r3, [pc, #412]	; (8007814 <HAL_RCC_OscConfig+0x4e8>)
 8007676:	6a1b      	ldr	r3, [r3, #32]
 8007678:	4a66      	ldr	r2, [pc, #408]	; (8007814 <HAL_RCC_OscConfig+0x4e8>)
 800767a:	f043 0301 	orr.w	r3, r3, #1
 800767e:	6213      	str	r3, [r2, #32]
 8007680:	e00b      	b.n	800769a <HAL_RCC_OscConfig+0x36e>
 8007682:	4b64      	ldr	r3, [pc, #400]	; (8007814 <HAL_RCC_OscConfig+0x4e8>)
 8007684:	6a1b      	ldr	r3, [r3, #32]
 8007686:	4a63      	ldr	r2, [pc, #396]	; (8007814 <HAL_RCC_OscConfig+0x4e8>)
 8007688:	f023 0301 	bic.w	r3, r3, #1
 800768c:	6213      	str	r3, [r2, #32]
 800768e:	4b61      	ldr	r3, [pc, #388]	; (8007814 <HAL_RCC_OscConfig+0x4e8>)
 8007690:	6a1b      	ldr	r3, [r3, #32]
 8007692:	4a60      	ldr	r2, [pc, #384]	; (8007814 <HAL_RCC_OscConfig+0x4e8>)
 8007694:	f023 0304 	bic.w	r3, r3, #4
 8007698:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	691b      	ldr	r3, [r3, #16]
 800769e:	2b00      	cmp	r3, #0
 80076a0:	d015      	beq.n	80076ce <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80076a2:	f7fb fccd 	bl	8003040 <HAL_GetTick>
 80076a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80076a8:	e00a      	b.n	80076c0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80076aa:	f7fb fcc9 	bl	8003040 <HAL_GetTick>
 80076ae:	4602      	mov	r2, r0
 80076b0:	693b      	ldr	r3, [r7, #16]
 80076b2:	1ad3      	subs	r3, r2, r3
 80076b4:	f241 3288 	movw	r2, #5000	; 0x1388
 80076b8:	4293      	cmp	r3, r2
 80076ba:	d901      	bls.n	80076c0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80076bc:	2303      	movs	r3, #3
 80076be:	e143      	b.n	8007948 <HAL_RCC_OscConfig+0x61c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80076c0:	4b54      	ldr	r3, [pc, #336]	; (8007814 <HAL_RCC_OscConfig+0x4e8>)
 80076c2:	6a1b      	ldr	r3, [r3, #32]
 80076c4:	f003 0302 	and.w	r3, r3, #2
 80076c8:	2b00      	cmp	r3, #0
 80076ca:	d0ee      	beq.n	80076aa <HAL_RCC_OscConfig+0x37e>
 80076cc:	e014      	b.n	80076f8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80076ce:	f7fb fcb7 	bl	8003040 <HAL_GetTick>
 80076d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80076d4:	e00a      	b.n	80076ec <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80076d6:	f7fb fcb3 	bl	8003040 <HAL_GetTick>
 80076da:	4602      	mov	r2, r0
 80076dc:	693b      	ldr	r3, [r7, #16]
 80076de:	1ad3      	subs	r3, r2, r3
 80076e0:	f241 3288 	movw	r2, #5000	; 0x1388
 80076e4:	4293      	cmp	r3, r2
 80076e6:	d901      	bls.n	80076ec <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80076e8:	2303      	movs	r3, #3
 80076ea:	e12d      	b.n	8007948 <HAL_RCC_OscConfig+0x61c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80076ec:	4b49      	ldr	r3, [pc, #292]	; (8007814 <HAL_RCC_OscConfig+0x4e8>)
 80076ee:	6a1b      	ldr	r3, [r3, #32]
 80076f0:	f003 0302 	and.w	r3, r3, #2
 80076f4:	2b00      	cmp	r3, #0
 80076f6:	d1ee      	bne.n	80076d6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80076f8:	7dfb      	ldrb	r3, [r7, #23]
 80076fa:	2b01      	cmp	r3, #1
 80076fc:	d105      	bne.n	800770a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80076fe:	4b45      	ldr	r3, [pc, #276]	; (8007814 <HAL_RCC_OscConfig+0x4e8>)
 8007700:	69db      	ldr	r3, [r3, #28]
 8007702:	4a44      	ldr	r2, [pc, #272]	; (8007814 <HAL_RCC_OscConfig+0x4e8>)
 8007704:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007708:	61d3      	str	r3, [r2, #28]

#if defined(RCC_CR_PLL2ON)
  /*-------------------------------- PLL2 Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL2(RCC_OscInitStruct->PLL2.PLL2State));
  if ((RCC_OscInitStruct->PLL2.PLL2State) != RCC_PLL2_NONE)
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800770e:	2b00      	cmp	r3, #0
 8007710:	f000 808c 	beq.w	800782c <HAL_RCC_OscConfig+0x500>
  {
    /* This bit can not be cleared if the PLL2 clock is used indirectly as system
      clock (i.e. it is used as PLL clock entry that is used as system clock). */
    if ((__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE) && \
 8007714:	4b3f      	ldr	r3, [pc, #252]	; (8007814 <HAL_RCC_OscConfig+0x4e8>)
 8007716:	685b      	ldr	r3, [r3, #4]
 8007718:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800771c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007720:	d10e      	bne.n	8007740 <HAL_RCC_OscConfig+0x414>
        (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && \
 8007722:	4b3c      	ldr	r3, [pc, #240]	; (8007814 <HAL_RCC_OscConfig+0x4e8>)
 8007724:	685b      	ldr	r3, [r3, #4]
 8007726:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE) && \
 800772a:	2b08      	cmp	r3, #8
 800772c:	d108      	bne.n	8007740 <HAL_RCC_OscConfig+0x414>
        ((READ_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC)) == RCC_CFGR2_PREDIV1SRC_PLL2))
 800772e:	4b39      	ldr	r3, [pc, #228]	; (8007814 <HAL_RCC_OscConfig+0x4e8>)
 8007730:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007732:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
        (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && \
 8007736:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800773a:	d101      	bne.n	8007740 <HAL_RCC_OscConfig+0x414>
    {
      return HAL_ERROR;
 800773c:	2301      	movs	r3, #1
 800773e:	e103      	b.n	8007948 <HAL_RCC_OscConfig+0x61c>
    }
    else
    {
      if ((RCC_OscInitStruct->PLL2.PLL2State) == RCC_PLL2_ON)
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007744:	2b02      	cmp	r3, #2
 8007746:	d14e      	bne.n	80077e6 <HAL_RCC_OscConfig+0x4ba>
        assert_param(IS_RCC_PLL2_MUL(RCC_OscInitStruct->PLL2.PLL2MUL));
        assert_param(IS_RCC_HSE_PREDIV2(RCC_OscInitStruct->PLL2.HSEPrediv2Value));

        /* Prediv2 can be written only when the PLLI2S is disabled. */
        /* Return an error only if new value is different from the programmed value */
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3ON) && \
 8007748:	4b32      	ldr	r3, [pc, #200]	; (8007814 <HAL_RCC_OscConfig+0x4e8>)
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007750:	2b00      	cmp	r3, #0
 8007752:	d009      	beq.n	8007768 <HAL_RCC_OscConfig+0x43c>
            (__HAL_RCC_HSE_GET_PREDIV2() != RCC_OscInitStruct->PLL2.HSEPrediv2Value))
 8007754:	4b2f      	ldr	r3, [pc, #188]	; (8007814 <HAL_RCC_OscConfig+0x4e8>)
 8007756:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007758:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3ON) && \
 8007760:	429a      	cmp	r2, r3
 8007762:	d001      	beq.n	8007768 <HAL_RCC_OscConfig+0x43c>
        {
          return HAL_ERROR;
 8007764:	2301      	movs	r3, #1
 8007766:	e0ef      	b.n	8007948 <HAL_RCC_OscConfig+0x61c>
        }

        /* Disable the main PLL2. */
        __HAL_RCC_PLL2_DISABLE();
 8007768:	4b2c      	ldr	r3, [pc, #176]	; (800781c <HAL_RCC_OscConfig+0x4f0>)
 800776a:	2200      	movs	r2, #0
 800776c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800776e:	f7fb fc67 	bl	8003040 <HAL_GetTick>
 8007772:	6138      	str	r0, [r7, #16]

        /* Wait till PLL2 is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != RESET)
 8007774:	e008      	b.n	8007788 <HAL_RCC_OscConfig+0x45c>
        {
          if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8007776:	f7fb fc63 	bl	8003040 <HAL_GetTick>
 800777a:	4602      	mov	r2, r0
 800777c:	693b      	ldr	r3, [r7, #16]
 800777e:	1ad3      	subs	r3, r2, r3
 8007780:	2b64      	cmp	r3, #100	; 0x64
 8007782:	d901      	bls.n	8007788 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8007784:	2303      	movs	r3, #3
 8007786:	e0df      	b.n	8007948 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != RESET)
 8007788:	4b22      	ldr	r3, [pc, #136]	; (8007814 <HAL_RCC_OscConfig+0x4e8>)
 800778a:	681b      	ldr	r3, [r3, #0]
 800778c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007790:	2b00      	cmp	r3, #0
 8007792:	d1f0      	bne.n	8007776 <HAL_RCC_OscConfig+0x44a>
          }
        }

        /* Configure the HSE prediv2 factor --------------------------------*/
        __HAL_RCC_HSE_PREDIV2_CONFIG(RCC_OscInitStruct->PLL2.HSEPrediv2Value);
 8007794:	4b1f      	ldr	r3, [pc, #124]	; (8007814 <HAL_RCC_OscConfig+0x4e8>)
 8007796:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007798:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80077a0:	491c      	ldr	r1, [pc, #112]	; (8007814 <HAL_RCC_OscConfig+0x4e8>)
 80077a2:	4313      	orrs	r3, r2
 80077a4:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Configure the main PLL2 multiplication factors. */
        __HAL_RCC_PLL2_CONFIG(RCC_OscInitStruct->PLL2.PLL2MUL);
 80077a6:	4b1b      	ldr	r3, [pc, #108]	; (8007814 <HAL_RCC_OscConfig+0x4e8>)
 80077a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80077aa:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80077b2:	4918      	ldr	r1, [pc, #96]	; (8007814 <HAL_RCC_OscConfig+0x4e8>)
 80077b4:	4313      	orrs	r3, r2
 80077b6:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable the main PLL2. */
        __HAL_RCC_PLL2_ENABLE();
 80077b8:	4b18      	ldr	r3, [pc, #96]	; (800781c <HAL_RCC_OscConfig+0x4f0>)
 80077ba:	2201      	movs	r2, #1
 80077bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80077be:	f7fb fc3f 	bl	8003040 <HAL_GetTick>
 80077c2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL2 is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  == RESET)
 80077c4:	e008      	b.n	80077d8 <HAL_RCC_OscConfig+0x4ac>
        {
          if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80077c6:	f7fb fc3b 	bl	8003040 <HAL_GetTick>
 80077ca:	4602      	mov	r2, r0
 80077cc:	693b      	ldr	r3, [r7, #16]
 80077ce:	1ad3      	subs	r3, r2, r3
 80077d0:	2b64      	cmp	r3, #100	; 0x64
 80077d2:	d901      	bls.n	80077d8 <HAL_RCC_OscConfig+0x4ac>
          {
            return HAL_TIMEOUT;
 80077d4:	2303      	movs	r3, #3
 80077d6:	e0b7      	b.n	8007948 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  == RESET)
 80077d8:	4b0e      	ldr	r3, [pc, #56]	; (8007814 <HAL_RCC_OscConfig+0x4e8>)
 80077da:	681b      	ldr	r3, [r3, #0]
 80077dc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80077e0:	2b00      	cmp	r3, #0
 80077e2:	d0f0      	beq.n	80077c6 <HAL_RCC_OscConfig+0x49a>
 80077e4:	e022      	b.n	800782c <HAL_RCC_OscConfig+0x500>
        }
      }
      else
      {
        /* Set PREDIV1 source to HSE */
        CLEAR_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC);
 80077e6:	4b0b      	ldr	r3, [pc, #44]	; (8007814 <HAL_RCC_OscConfig+0x4e8>)
 80077e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80077ea:	4a0a      	ldr	r2, [pc, #40]	; (8007814 <HAL_RCC_OscConfig+0x4e8>)
 80077ec:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80077f0:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Disable the main PLL2. */
        __HAL_RCC_PLL2_DISABLE();
 80077f2:	4b0a      	ldr	r3, [pc, #40]	; (800781c <HAL_RCC_OscConfig+0x4f0>)
 80077f4:	2200      	movs	r2, #0
 80077f6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80077f8:	f7fb fc22 	bl	8003040 <HAL_GetTick>
 80077fc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL2 is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  != RESET)
 80077fe:	e00f      	b.n	8007820 <HAL_RCC_OscConfig+0x4f4>
        {
          if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8007800:	f7fb fc1e 	bl	8003040 <HAL_GetTick>
 8007804:	4602      	mov	r2, r0
 8007806:	693b      	ldr	r3, [r7, #16]
 8007808:	1ad3      	subs	r3, r2, r3
 800780a:	2b64      	cmp	r3, #100	; 0x64
 800780c:	d908      	bls.n	8007820 <HAL_RCC_OscConfig+0x4f4>
          {
            return HAL_TIMEOUT;
 800780e:	2303      	movs	r3, #3
 8007810:	e09a      	b.n	8007948 <HAL_RCC_OscConfig+0x61c>
 8007812:	bf00      	nop
 8007814:	40021000 	.word	0x40021000
 8007818:	40007000 	.word	0x40007000
 800781c:	42420068 	.word	0x42420068
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  != RESET)
 8007820:	4b4b      	ldr	r3, [pc, #300]	; (8007950 <HAL_RCC_OscConfig+0x624>)
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007828:	2b00      	cmp	r3, #0
 800782a:	d1e9      	bne.n	8007800 <HAL_RCC_OscConfig+0x4d4>

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	6a1b      	ldr	r3, [r3, #32]
 8007830:	2b00      	cmp	r3, #0
 8007832:	f000 8088 	beq.w	8007946 <HAL_RCC_OscConfig+0x61a>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8007836:	4b46      	ldr	r3, [pc, #280]	; (8007950 <HAL_RCC_OscConfig+0x624>)
 8007838:	685b      	ldr	r3, [r3, #4]
 800783a:	f003 030c 	and.w	r3, r3, #12
 800783e:	2b08      	cmp	r3, #8
 8007840:	d068      	beq.n	8007914 <HAL_RCC_OscConfig+0x5e8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	6a1b      	ldr	r3, [r3, #32]
 8007846:	2b02      	cmp	r3, #2
 8007848:	d14d      	bne.n	80078e6 <HAL_RCC_OscConfig+0x5ba>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800784a:	4b42      	ldr	r3, [pc, #264]	; (8007954 <HAL_RCC_OscConfig+0x628>)
 800784c:	2200      	movs	r2, #0
 800784e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007850:	f7fb fbf6 	bl	8003040 <HAL_GetTick>
 8007854:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8007856:	e008      	b.n	800786a <HAL_RCC_OscConfig+0x53e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007858:	f7fb fbf2 	bl	8003040 <HAL_GetTick>
 800785c:	4602      	mov	r2, r0
 800785e:	693b      	ldr	r3, [r7, #16]
 8007860:	1ad3      	subs	r3, r2, r3
 8007862:	2b02      	cmp	r3, #2
 8007864:	d901      	bls.n	800786a <HAL_RCC_OscConfig+0x53e>
          {
            return HAL_TIMEOUT;
 8007866:	2303      	movs	r3, #3
 8007868:	e06e      	b.n	8007948 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800786a:	4b39      	ldr	r3, [pc, #228]	; (8007950 <HAL_RCC_OscConfig+0x624>)
 800786c:	681b      	ldr	r3, [r3, #0]
 800786e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007872:	2b00      	cmp	r3, #0
 8007874:	d1f0      	bne.n	8007858 <HAL_RCC_OscConfig+0x52c>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800787a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800787e:	d10f      	bne.n	80078a0 <HAL_RCC_OscConfig+0x574>
          assert_param(IS_RCC_HSE_PREDIV(RCC_OscInitStruct->HSEPredivValue));
#if defined(RCC_CFGR2_PREDIV1SRC)
          assert_param(IS_RCC_PREDIV1_SOURCE(RCC_OscInitStruct->Prediv1Source));

          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
 8007880:	4b33      	ldr	r3, [pc, #204]	; (8007950 <HAL_RCC_OscConfig+0x624>)
 8007882:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	685b      	ldr	r3, [r3, #4]
 8007888:	4931      	ldr	r1, [pc, #196]	; (8007950 <HAL_RCC_OscConfig+0x624>)
 800788a:	4313      	orrs	r3, r2
 800788c:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800788e:	4b30      	ldr	r3, [pc, #192]	; (8007950 <HAL_RCC_OscConfig+0x624>)
 8007890:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007892:	f023 020f 	bic.w	r2, r3, #15
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	68db      	ldr	r3, [r3, #12]
 800789a:	492d      	ldr	r1, [pc, #180]	; (8007950 <HAL_RCC_OscConfig+0x624>)
 800789c:	4313      	orrs	r3, r2
 800789e:	62cb      	str	r3, [r1, #44]	; 0x2c
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80078a0:	4b2b      	ldr	r3, [pc, #172]	; (8007950 <HAL_RCC_OscConfig+0x624>)
 80078a2:	685b      	ldr	r3, [r3, #4]
 80078a4:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80078b0:	430b      	orrs	r3, r1
 80078b2:	4927      	ldr	r1, [pc, #156]	; (8007950 <HAL_RCC_OscConfig+0x624>)
 80078b4:	4313      	orrs	r3, r2
 80078b6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80078b8:	4b26      	ldr	r3, [pc, #152]	; (8007954 <HAL_RCC_OscConfig+0x628>)
 80078ba:	2201      	movs	r2, #1
 80078bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80078be:	f7fb fbbf 	bl	8003040 <HAL_GetTick>
 80078c2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80078c4:	e008      	b.n	80078d8 <HAL_RCC_OscConfig+0x5ac>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80078c6:	f7fb fbbb 	bl	8003040 <HAL_GetTick>
 80078ca:	4602      	mov	r2, r0
 80078cc:	693b      	ldr	r3, [r7, #16]
 80078ce:	1ad3      	subs	r3, r2, r3
 80078d0:	2b02      	cmp	r3, #2
 80078d2:	d901      	bls.n	80078d8 <HAL_RCC_OscConfig+0x5ac>
          {
            return HAL_TIMEOUT;
 80078d4:	2303      	movs	r3, #3
 80078d6:	e037      	b.n	8007948 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80078d8:	4b1d      	ldr	r3, [pc, #116]	; (8007950 <HAL_RCC_OscConfig+0x624>)
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80078e0:	2b00      	cmp	r3, #0
 80078e2:	d0f0      	beq.n	80078c6 <HAL_RCC_OscConfig+0x59a>
 80078e4:	e02f      	b.n	8007946 <HAL_RCC_OscConfig+0x61a>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80078e6:	4b1b      	ldr	r3, [pc, #108]	; (8007954 <HAL_RCC_OscConfig+0x628>)
 80078e8:	2200      	movs	r2, #0
 80078ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80078ec:	f7fb fba8 	bl	8003040 <HAL_GetTick>
 80078f0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80078f2:	e008      	b.n	8007906 <HAL_RCC_OscConfig+0x5da>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80078f4:	f7fb fba4 	bl	8003040 <HAL_GetTick>
 80078f8:	4602      	mov	r2, r0
 80078fa:	693b      	ldr	r3, [r7, #16]
 80078fc:	1ad3      	subs	r3, r2, r3
 80078fe:	2b02      	cmp	r3, #2
 8007900:	d901      	bls.n	8007906 <HAL_RCC_OscConfig+0x5da>
          {
            return HAL_TIMEOUT;
 8007902:	2303      	movs	r3, #3
 8007904:	e020      	b.n	8007948 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8007906:	4b12      	ldr	r3, [pc, #72]	; (8007950 <HAL_RCC_OscConfig+0x624>)
 8007908:	681b      	ldr	r3, [r3, #0]
 800790a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800790e:	2b00      	cmp	r3, #0
 8007910:	d1f0      	bne.n	80078f4 <HAL_RCC_OscConfig+0x5c8>
 8007912:	e018      	b.n	8007946 <HAL_RCC_OscConfig+0x61a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	6a1b      	ldr	r3, [r3, #32]
 8007918:	2b01      	cmp	r3, #1
 800791a:	d101      	bne.n	8007920 <HAL_RCC_OscConfig+0x5f4>
      {
        return HAL_ERROR;
 800791c:	2301      	movs	r3, #1
 800791e:	e013      	b.n	8007948 <HAL_RCC_OscConfig+0x61c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8007920:	4b0b      	ldr	r3, [pc, #44]	; (8007950 <HAL_RCC_OscConfig+0x624>)
 8007922:	685b      	ldr	r3, [r3, #4]
 8007924:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007926:	68fb      	ldr	r3, [r7, #12]
 8007928:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007930:	429a      	cmp	r2, r3
 8007932:	d106      	bne.n	8007942 <HAL_RCC_OscConfig+0x616>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8007934:	68fb      	ldr	r3, [r7, #12]
 8007936:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800793e:	429a      	cmp	r2, r3
 8007940:	d001      	beq.n	8007946 <HAL_RCC_OscConfig+0x61a>
        {
          return HAL_ERROR;
 8007942:	2301      	movs	r3, #1
 8007944:	e000      	b.n	8007948 <HAL_RCC_OscConfig+0x61c>
        }
      }
    }
  }

  return HAL_OK;
 8007946:	2300      	movs	r3, #0
}
 8007948:	4618      	mov	r0, r3
 800794a:	3718      	adds	r7, #24
 800794c:	46bd      	mov	sp, r7
 800794e:	bd80      	pop	{r7, pc}
 8007950:	40021000 	.word	0x40021000
 8007954:	42420060 	.word	0x42420060

08007958 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007958:	b580      	push	{r7, lr}
 800795a:	b084      	sub	sp, #16
 800795c:	af00      	add	r7, sp, #0
 800795e:	6078      	str	r0, [r7, #4]
 8007960:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	2b00      	cmp	r3, #0
 8007966:	d101      	bne.n	800796c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007968:	2301      	movs	r3, #1
 800796a:	e0d0      	b.n	8007b0e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800796c:	4b6a      	ldr	r3, [pc, #424]	; (8007b18 <HAL_RCC_ClockConfig+0x1c0>)
 800796e:	681b      	ldr	r3, [r3, #0]
 8007970:	f003 0307 	and.w	r3, r3, #7
 8007974:	683a      	ldr	r2, [r7, #0]
 8007976:	429a      	cmp	r2, r3
 8007978:	d910      	bls.n	800799c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800797a:	4b67      	ldr	r3, [pc, #412]	; (8007b18 <HAL_RCC_ClockConfig+0x1c0>)
 800797c:	681b      	ldr	r3, [r3, #0]
 800797e:	f023 0207 	bic.w	r2, r3, #7
 8007982:	4965      	ldr	r1, [pc, #404]	; (8007b18 <HAL_RCC_ClockConfig+0x1c0>)
 8007984:	683b      	ldr	r3, [r7, #0]
 8007986:	4313      	orrs	r3, r2
 8007988:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800798a:	4b63      	ldr	r3, [pc, #396]	; (8007b18 <HAL_RCC_ClockConfig+0x1c0>)
 800798c:	681b      	ldr	r3, [r3, #0]
 800798e:	f003 0307 	and.w	r3, r3, #7
 8007992:	683a      	ldr	r2, [r7, #0]
 8007994:	429a      	cmp	r2, r3
 8007996:	d001      	beq.n	800799c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8007998:	2301      	movs	r3, #1
 800799a:	e0b8      	b.n	8007b0e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	681b      	ldr	r3, [r3, #0]
 80079a0:	f003 0302 	and.w	r3, r3, #2
 80079a4:	2b00      	cmp	r3, #0
 80079a6:	d020      	beq.n	80079ea <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	f003 0304 	and.w	r3, r3, #4
 80079b0:	2b00      	cmp	r3, #0
 80079b2:	d005      	beq.n	80079c0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80079b4:	4b59      	ldr	r3, [pc, #356]	; (8007b1c <HAL_RCC_ClockConfig+0x1c4>)
 80079b6:	685b      	ldr	r3, [r3, #4]
 80079b8:	4a58      	ldr	r2, [pc, #352]	; (8007b1c <HAL_RCC_ClockConfig+0x1c4>)
 80079ba:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80079be:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	681b      	ldr	r3, [r3, #0]
 80079c4:	f003 0308 	and.w	r3, r3, #8
 80079c8:	2b00      	cmp	r3, #0
 80079ca:	d005      	beq.n	80079d8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80079cc:	4b53      	ldr	r3, [pc, #332]	; (8007b1c <HAL_RCC_ClockConfig+0x1c4>)
 80079ce:	685b      	ldr	r3, [r3, #4]
 80079d0:	4a52      	ldr	r2, [pc, #328]	; (8007b1c <HAL_RCC_ClockConfig+0x1c4>)
 80079d2:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80079d6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80079d8:	4b50      	ldr	r3, [pc, #320]	; (8007b1c <HAL_RCC_ClockConfig+0x1c4>)
 80079da:	685b      	ldr	r3, [r3, #4]
 80079dc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	689b      	ldr	r3, [r3, #8]
 80079e4:	494d      	ldr	r1, [pc, #308]	; (8007b1c <HAL_RCC_ClockConfig+0x1c4>)
 80079e6:	4313      	orrs	r3, r2
 80079e8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	681b      	ldr	r3, [r3, #0]
 80079ee:	f003 0301 	and.w	r3, r3, #1
 80079f2:	2b00      	cmp	r3, #0
 80079f4:	d040      	beq.n	8007a78 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	685b      	ldr	r3, [r3, #4]
 80079fa:	2b01      	cmp	r3, #1
 80079fc:	d107      	bne.n	8007a0e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80079fe:	4b47      	ldr	r3, [pc, #284]	; (8007b1c <HAL_RCC_ClockConfig+0x1c4>)
 8007a00:	681b      	ldr	r3, [r3, #0]
 8007a02:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007a06:	2b00      	cmp	r3, #0
 8007a08:	d115      	bne.n	8007a36 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007a0a:	2301      	movs	r3, #1
 8007a0c:	e07f      	b.n	8007b0e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	685b      	ldr	r3, [r3, #4]
 8007a12:	2b02      	cmp	r3, #2
 8007a14:	d107      	bne.n	8007a26 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007a16:	4b41      	ldr	r3, [pc, #260]	; (8007b1c <HAL_RCC_ClockConfig+0x1c4>)
 8007a18:	681b      	ldr	r3, [r3, #0]
 8007a1a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007a1e:	2b00      	cmp	r3, #0
 8007a20:	d109      	bne.n	8007a36 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007a22:	2301      	movs	r3, #1
 8007a24:	e073      	b.n	8007b0e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007a26:	4b3d      	ldr	r3, [pc, #244]	; (8007b1c <HAL_RCC_ClockConfig+0x1c4>)
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	f003 0302 	and.w	r3, r3, #2
 8007a2e:	2b00      	cmp	r3, #0
 8007a30:	d101      	bne.n	8007a36 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007a32:	2301      	movs	r3, #1
 8007a34:	e06b      	b.n	8007b0e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007a36:	4b39      	ldr	r3, [pc, #228]	; (8007b1c <HAL_RCC_ClockConfig+0x1c4>)
 8007a38:	685b      	ldr	r3, [r3, #4]
 8007a3a:	f023 0203 	bic.w	r2, r3, #3
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	685b      	ldr	r3, [r3, #4]
 8007a42:	4936      	ldr	r1, [pc, #216]	; (8007b1c <HAL_RCC_ClockConfig+0x1c4>)
 8007a44:	4313      	orrs	r3, r2
 8007a46:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007a48:	f7fb fafa 	bl	8003040 <HAL_GetTick>
 8007a4c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007a4e:	e00a      	b.n	8007a66 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007a50:	f7fb faf6 	bl	8003040 <HAL_GetTick>
 8007a54:	4602      	mov	r2, r0
 8007a56:	68fb      	ldr	r3, [r7, #12]
 8007a58:	1ad3      	subs	r3, r2, r3
 8007a5a:	f241 3288 	movw	r2, #5000	; 0x1388
 8007a5e:	4293      	cmp	r3, r2
 8007a60:	d901      	bls.n	8007a66 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8007a62:	2303      	movs	r3, #3
 8007a64:	e053      	b.n	8007b0e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007a66:	4b2d      	ldr	r3, [pc, #180]	; (8007b1c <HAL_RCC_ClockConfig+0x1c4>)
 8007a68:	685b      	ldr	r3, [r3, #4]
 8007a6a:	f003 020c 	and.w	r2, r3, #12
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	685b      	ldr	r3, [r3, #4]
 8007a72:	009b      	lsls	r3, r3, #2
 8007a74:	429a      	cmp	r2, r3
 8007a76:	d1eb      	bne.n	8007a50 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007a78:	4b27      	ldr	r3, [pc, #156]	; (8007b18 <HAL_RCC_ClockConfig+0x1c0>)
 8007a7a:	681b      	ldr	r3, [r3, #0]
 8007a7c:	f003 0307 	and.w	r3, r3, #7
 8007a80:	683a      	ldr	r2, [r7, #0]
 8007a82:	429a      	cmp	r2, r3
 8007a84:	d210      	bcs.n	8007aa8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007a86:	4b24      	ldr	r3, [pc, #144]	; (8007b18 <HAL_RCC_ClockConfig+0x1c0>)
 8007a88:	681b      	ldr	r3, [r3, #0]
 8007a8a:	f023 0207 	bic.w	r2, r3, #7
 8007a8e:	4922      	ldr	r1, [pc, #136]	; (8007b18 <HAL_RCC_ClockConfig+0x1c0>)
 8007a90:	683b      	ldr	r3, [r7, #0]
 8007a92:	4313      	orrs	r3, r2
 8007a94:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007a96:	4b20      	ldr	r3, [pc, #128]	; (8007b18 <HAL_RCC_ClockConfig+0x1c0>)
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	f003 0307 	and.w	r3, r3, #7
 8007a9e:	683a      	ldr	r2, [r7, #0]
 8007aa0:	429a      	cmp	r2, r3
 8007aa2:	d001      	beq.n	8007aa8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8007aa4:	2301      	movs	r3, #1
 8007aa6:	e032      	b.n	8007b0e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	f003 0304 	and.w	r3, r3, #4
 8007ab0:	2b00      	cmp	r3, #0
 8007ab2:	d008      	beq.n	8007ac6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007ab4:	4b19      	ldr	r3, [pc, #100]	; (8007b1c <HAL_RCC_ClockConfig+0x1c4>)
 8007ab6:	685b      	ldr	r3, [r3, #4]
 8007ab8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	68db      	ldr	r3, [r3, #12]
 8007ac0:	4916      	ldr	r1, [pc, #88]	; (8007b1c <HAL_RCC_ClockConfig+0x1c4>)
 8007ac2:	4313      	orrs	r3, r2
 8007ac4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	681b      	ldr	r3, [r3, #0]
 8007aca:	f003 0308 	and.w	r3, r3, #8
 8007ace:	2b00      	cmp	r3, #0
 8007ad0:	d009      	beq.n	8007ae6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8007ad2:	4b12      	ldr	r3, [pc, #72]	; (8007b1c <HAL_RCC_ClockConfig+0x1c4>)
 8007ad4:	685b      	ldr	r3, [r3, #4]
 8007ad6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	691b      	ldr	r3, [r3, #16]
 8007ade:	00db      	lsls	r3, r3, #3
 8007ae0:	490e      	ldr	r1, [pc, #56]	; (8007b1c <HAL_RCC_ClockConfig+0x1c4>)
 8007ae2:	4313      	orrs	r3, r2
 8007ae4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8007ae6:	f000 f821 	bl	8007b2c <HAL_RCC_GetSysClockFreq>
 8007aea:	4602      	mov	r2, r0
 8007aec:	4b0b      	ldr	r3, [pc, #44]	; (8007b1c <HAL_RCC_ClockConfig+0x1c4>)
 8007aee:	685b      	ldr	r3, [r3, #4]
 8007af0:	091b      	lsrs	r3, r3, #4
 8007af2:	f003 030f 	and.w	r3, r3, #15
 8007af6:	490a      	ldr	r1, [pc, #40]	; (8007b20 <HAL_RCC_ClockConfig+0x1c8>)
 8007af8:	5ccb      	ldrb	r3, [r1, r3]
 8007afa:	fa22 f303 	lsr.w	r3, r2, r3
 8007afe:	4a09      	ldr	r2, [pc, #36]	; (8007b24 <HAL_RCC_ClockConfig+0x1cc>)
 8007b00:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8007b02:	4b09      	ldr	r3, [pc, #36]	; (8007b28 <HAL_RCC_ClockConfig+0x1d0>)
 8007b04:	681b      	ldr	r3, [r3, #0]
 8007b06:	4618      	mov	r0, r3
 8007b08:	f7fb fa58 	bl	8002fbc <HAL_InitTick>

  return HAL_OK;
 8007b0c:	2300      	movs	r3, #0
}
 8007b0e:	4618      	mov	r0, r3
 8007b10:	3710      	adds	r7, #16
 8007b12:	46bd      	mov	sp, r7
 8007b14:	bd80      	pop	{r7, pc}
 8007b16:	bf00      	nop
 8007b18:	40022000 	.word	0x40022000
 8007b1c:	40021000 	.word	0x40021000
 8007b20:	08009308 	.word	0x08009308
 8007b24:	20000098 	.word	0x20000098
 8007b28:	2000009c 	.word	0x2000009c

08007b2c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007b2c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007b2e:	b091      	sub	sp, #68	; 0x44
 8007b30:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
 8007b32:	4b56      	ldr	r3, [pc, #344]	; (8007c8c <HAL_RCC_GetSysClockFreq+0x160>)
 8007b34:	f107 0414 	add.w	r4, r7, #20
 8007b38:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8007b3a:	c407      	stmia	r4!, {r0, r1, r2}
 8007b3c:	8023      	strh	r3, [r4, #0]
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
 8007b3e:	4b54      	ldr	r3, [pc, #336]	; (8007c90 <HAL_RCC_GetSysClockFreq+0x164>)
 8007b40:	1d3c      	adds	r4, r7, #4
 8007b42:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8007b44:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8007b48:	2300      	movs	r3, #0
 8007b4a:	637b      	str	r3, [r7, #52]	; 0x34
 8007b4c:	2300      	movs	r3, #0
 8007b4e:	633b      	str	r3, [r7, #48]	; 0x30
 8007b50:	2300      	movs	r3, #0
 8007b52:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007b54:	2300      	movs	r3, #0
 8007b56:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t sysclockfreq = 0U;
 8007b58:	2300      	movs	r3, #0
 8007b5a:	63bb      	str	r3, [r7, #56]	; 0x38
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
 8007b5c:	2300      	movs	r3, #0
 8007b5e:	62bb      	str	r3, [r7, #40]	; 0x28
 8007b60:	2300      	movs	r3, #0
 8007b62:	627b      	str	r3, [r7, #36]	; 0x24
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8007b64:	4b4b      	ldr	r3, [pc, #300]	; (8007c94 <HAL_RCC_GetSysClockFreq+0x168>)
 8007b66:	685b      	ldr	r3, [r3, #4]
 8007b68:	637b      	str	r3, [r7, #52]	; 0x34

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8007b6a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007b6c:	f003 030c 	and.w	r3, r3, #12
 8007b70:	2b04      	cmp	r3, #4
 8007b72:	d002      	beq.n	8007b7a <HAL_RCC_GetSysClockFreq+0x4e>
 8007b74:	2b08      	cmp	r3, #8
 8007b76:	d003      	beq.n	8007b80 <HAL_RCC_GetSysClockFreq+0x54>
 8007b78:	e080      	b.n	8007c7c <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8007b7a:	4b47      	ldr	r3, [pc, #284]	; (8007c98 <HAL_RCC_GetSysClockFreq+0x16c>)
 8007b7c:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8007b7e:	e080      	b.n	8007c82 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8007b80:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007b82:	0c9b      	lsrs	r3, r3, #18
 8007b84:	f003 030f 	and.w	r3, r3, #15
 8007b88:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8007b8c:	4413      	add	r3, r2
 8007b8e:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 8007b92:	62fb      	str	r3, [r7, #44]	; 0x2c
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8007b94:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007b96:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007b9a:	2b00      	cmp	r3, #0
 8007b9c:	d066      	beq.n	8007c6c <HAL_RCC_GetSysClockFreq+0x140>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
 8007b9e:	4b3d      	ldr	r3, [pc, #244]	; (8007c94 <HAL_RCC_GetSysClockFreq+0x168>)
 8007ba0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007ba2:	f003 030f 	and.w	r3, r3, #15
 8007ba6:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8007baa:	4413      	add	r3, r2
 8007bac:	f813 3c3c 	ldrb.w	r3, [r3, #-60]
 8007bb0:	633b      	str	r3, [r7, #48]	; 0x30
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
#endif /*RCC_CFGR2_PREDIV1*/
#if defined(RCC_CFGR2_PREDIV1SRC)

        if (HAL_IS_BIT_SET(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC))
 8007bb2:	4b38      	ldr	r3, [pc, #224]	; (8007c94 <HAL_RCC_GetSysClockFreq+0x168>)
 8007bb4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007bb6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007bba:	2b00      	cmp	r3, #0
 8007bbc:	d044      	beq.n	8007c48 <HAL_RCC_GetSysClockFreq+0x11c>
        {
          /* PLL2 selected as Prediv1 source */
          /* PLLCLK = PLL2CLK / PREDIV1 * PLLMUL with PLL2CLK = HSE/PREDIV2 * PLL2MUL */
          prediv2 = ((RCC->CFGR2 & RCC_CFGR2_PREDIV2) >> RCC_CFGR2_PREDIV2_Pos) + 1;
 8007bbe:	4b35      	ldr	r3, [pc, #212]	; (8007c94 <HAL_RCC_GetSysClockFreq+0x168>)
 8007bc0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007bc2:	091b      	lsrs	r3, r3, #4
 8007bc4:	f003 030f 	and.w	r3, r3, #15
 8007bc8:	3301      	adds	r3, #1
 8007bca:	62bb      	str	r3, [r7, #40]	; 0x28
          pll2mul = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> RCC_CFGR2_PLL2MUL_Pos) + 2;
 8007bcc:	4b31      	ldr	r3, [pc, #196]	; (8007c94 <HAL_RCC_GetSysClockFreq+0x168>)
 8007bce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007bd0:	0a1b      	lsrs	r3, r3, #8
 8007bd2:	f003 030f 	and.w	r3, r3, #15
 8007bd6:	3302      	adds	r3, #2
 8007bd8:	627b      	str	r3, [r7, #36]	; 0x24
          pllclk = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pll2mul * (uint64_t)pllmul) / ((uint64_t)prediv2 * (uint64_t)prediv));
 8007bda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007bdc:	4618      	mov	r0, r3
 8007bde:	f04f 0100 	mov.w	r1, #0
 8007be2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007be4:	461a      	mov	r2, r3
 8007be6:	f04f 0300 	mov.w	r3, #0
 8007bea:	fb02 f501 	mul.w	r5, r2, r1
 8007bee:	fb00 f403 	mul.w	r4, r0, r3
 8007bf2:	442c      	add	r4, r5
 8007bf4:	fba0 2302 	umull	r2, r3, r0, r2
 8007bf8:	18e1      	adds	r1, r4, r3
 8007bfa:	460b      	mov	r3, r1
 8007bfc:	4926      	ldr	r1, [pc, #152]	; (8007c98 <HAL_RCC_GetSysClockFreq+0x16c>)
 8007bfe:	fb01 f003 	mul.w	r0, r1, r3
 8007c02:	2100      	movs	r1, #0
 8007c04:	fb01 f102 	mul.w	r1, r1, r2
 8007c08:	4401      	add	r1, r0
 8007c0a:	4823      	ldr	r0, [pc, #140]	; (8007c98 <HAL_RCC_GetSysClockFreq+0x16c>)
 8007c0c:	fba2 4500 	umull	r4, r5, r2, r0
 8007c10:	194b      	adds	r3, r1, r5
 8007c12:	461d      	mov	r5, r3
 8007c14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007c16:	4618      	mov	r0, r3
 8007c18:	f04f 0100 	mov.w	r1, #0
 8007c1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c1e:	461a      	mov	r2, r3
 8007c20:	f04f 0300 	mov.w	r3, #0
 8007c24:	fb02 fc01 	mul.w	ip, r2, r1
 8007c28:	fb00 f603 	mul.w	r6, r0, r3
 8007c2c:	4466      	add	r6, ip
 8007c2e:	fba0 2302 	umull	r2, r3, r0, r2
 8007c32:	18f1      	adds	r1, r6, r3
 8007c34:	460b      	mov	r3, r1
 8007c36:	4620      	mov	r0, r4
 8007c38:	4629      	mov	r1, r5
 8007c3a:	f7f9 f9e7 	bl	800100c <__aeabi_uldivmod>
 8007c3e:	4602      	mov	r2, r0
 8007c40:	460b      	mov	r3, r1
 8007c42:	4613      	mov	r3, r2
 8007c44:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007c46:	e007      	b.n	8007c58 <HAL_RCC_GetSysClockFreq+0x12c>
        }
        else
        {
          /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
          pllclk = (uint32_t)((HSE_VALUE * pllmul) / prediv);
 8007c48:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007c4a:	4a13      	ldr	r2, [pc, #76]	; (8007c98 <HAL_RCC_GetSysClockFreq+0x16c>)
 8007c4c:	fb02 f203 	mul.w	r2, r2, r3
 8007c50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c52:	fbb2 f3f3 	udiv	r3, r2, r3
 8007c56:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        /* If PLLMUL was set to 13 means that it was to cover the case PLLMUL 6.5 (avoid using float) */
        /* In this case need to divide pllclk by 2 */
        if (pllmul == aPLLMULFactorTable[(uint32_t)(RCC_CFGR_PLLMULL6_5) >> RCC_CFGR_PLLMULL_Pos])
 8007c58:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8007c5c:	461a      	mov	r2, r3
 8007c5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007c60:	4293      	cmp	r3, r2
 8007c62:	d108      	bne.n	8007c76 <HAL_RCC_GetSysClockFreq+0x14a>
        {
          pllclk = pllclk / 2;
 8007c64:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007c66:	085b      	lsrs	r3, r3, #1
 8007c68:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007c6a:	e004      	b.n	8007c76 <HAL_RCC_GetSysClockFreq+0x14a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8007c6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007c6e:	4a0b      	ldr	r2, [pc, #44]	; (8007c9c <HAL_RCC_GetSysClockFreq+0x170>)
 8007c70:	fb02 f303 	mul.w	r3, r2, r3
 8007c74:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      sysclockfreq = pllclk;
 8007c76:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007c78:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8007c7a:	e002      	b.n	8007c82 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8007c7c:	4b08      	ldr	r3, [pc, #32]	; (8007ca0 <HAL_RCC_GetSysClockFreq+0x174>)
 8007c7e:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8007c80:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007c82:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8007c84:	4618      	mov	r0, r3
 8007c86:	3744      	adds	r7, #68	; 0x44
 8007c88:	46bd      	mov	sp, r7
 8007c8a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007c8c:	080092e8 	.word	0x080092e8
 8007c90:	080092f8 	.word	0x080092f8
 8007c94:	40021000 	.word	0x40021000
 8007c98:	017d7840 	.word	0x017d7840
 8007c9c:	003d0900 	.word	0x003d0900
 8007ca0:	007a1200 	.word	0x007a1200

08007ca4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007ca4:	b480      	push	{r7}
 8007ca6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007ca8:	4b02      	ldr	r3, [pc, #8]	; (8007cb4 <HAL_RCC_GetHCLKFreq+0x10>)
 8007caa:	681b      	ldr	r3, [r3, #0]
}
 8007cac:	4618      	mov	r0, r3
 8007cae:	46bd      	mov	sp, r7
 8007cb0:	bc80      	pop	{r7}
 8007cb2:	4770      	bx	lr
 8007cb4:	20000098 	.word	0x20000098

08007cb8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007cb8:	b580      	push	{r7, lr}
 8007cba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8007cbc:	f7ff fff2 	bl	8007ca4 <HAL_RCC_GetHCLKFreq>
 8007cc0:	4602      	mov	r2, r0
 8007cc2:	4b05      	ldr	r3, [pc, #20]	; (8007cd8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8007cc4:	685b      	ldr	r3, [r3, #4]
 8007cc6:	0a1b      	lsrs	r3, r3, #8
 8007cc8:	f003 0307 	and.w	r3, r3, #7
 8007ccc:	4903      	ldr	r1, [pc, #12]	; (8007cdc <HAL_RCC_GetPCLK1Freq+0x24>)
 8007cce:	5ccb      	ldrb	r3, [r1, r3]
 8007cd0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007cd4:	4618      	mov	r0, r3
 8007cd6:	bd80      	pop	{r7, pc}
 8007cd8:	40021000 	.word	0x40021000
 8007cdc:	08009318 	.word	0x08009318

08007ce0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8007ce0:	b480      	push	{r7}
 8007ce2:	b085      	sub	sp, #20
 8007ce4:	af00      	add	r7, sp, #0
 8007ce6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8007ce8:	4b0a      	ldr	r3, [pc, #40]	; (8007d14 <RCC_Delay+0x34>)
 8007cea:	681b      	ldr	r3, [r3, #0]
 8007cec:	4a0a      	ldr	r2, [pc, #40]	; (8007d18 <RCC_Delay+0x38>)
 8007cee:	fba2 2303 	umull	r2, r3, r2, r3
 8007cf2:	0a5b      	lsrs	r3, r3, #9
 8007cf4:	687a      	ldr	r2, [r7, #4]
 8007cf6:	fb02 f303 	mul.w	r3, r2, r3
 8007cfa:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8007cfc:	bf00      	nop
  }
  while (Delay --);
 8007cfe:	68fb      	ldr	r3, [r7, #12]
 8007d00:	1e5a      	subs	r2, r3, #1
 8007d02:	60fa      	str	r2, [r7, #12]
 8007d04:	2b00      	cmp	r3, #0
 8007d06:	d1f9      	bne.n	8007cfc <RCC_Delay+0x1c>
}
 8007d08:	bf00      	nop
 8007d0a:	bf00      	nop
 8007d0c:	3714      	adds	r7, #20
 8007d0e:	46bd      	mov	sp, r7
 8007d10:	bc80      	pop	{r7}
 8007d12:	4770      	bx	lr
 8007d14:	20000098 	.word	0x20000098
 8007d18:	10624dd3 	.word	0x10624dd3

08007d1c <__errno>:
 8007d1c:	4b01      	ldr	r3, [pc, #4]	; (8007d24 <__errno+0x8>)
 8007d1e:	6818      	ldr	r0, [r3, #0]
 8007d20:	4770      	bx	lr
 8007d22:	bf00      	nop
 8007d24:	200000a4 	.word	0x200000a4

08007d28 <__libc_init_array>:
 8007d28:	b570      	push	{r4, r5, r6, lr}
 8007d2a:	2600      	movs	r6, #0
 8007d2c:	4d0c      	ldr	r5, [pc, #48]	; (8007d60 <__libc_init_array+0x38>)
 8007d2e:	4c0d      	ldr	r4, [pc, #52]	; (8007d64 <__libc_init_array+0x3c>)
 8007d30:	1b64      	subs	r4, r4, r5
 8007d32:	10a4      	asrs	r4, r4, #2
 8007d34:	42a6      	cmp	r6, r4
 8007d36:	d109      	bne.n	8007d4c <__libc_init_array+0x24>
 8007d38:	f001 fabc 	bl	80092b4 <_init>
 8007d3c:	2600      	movs	r6, #0
 8007d3e:	4d0a      	ldr	r5, [pc, #40]	; (8007d68 <__libc_init_array+0x40>)
 8007d40:	4c0a      	ldr	r4, [pc, #40]	; (8007d6c <__libc_init_array+0x44>)
 8007d42:	1b64      	subs	r4, r4, r5
 8007d44:	10a4      	asrs	r4, r4, #2
 8007d46:	42a6      	cmp	r6, r4
 8007d48:	d105      	bne.n	8007d56 <__libc_init_array+0x2e>
 8007d4a:	bd70      	pop	{r4, r5, r6, pc}
 8007d4c:	f855 3b04 	ldr.w	r3, [r5], #4
 8007d50:	4798      	blx	r3
 8007d52:	3601      	adds	r6, #1
 8007d54:	e7ee      	b.n	8007d34 <__libc_init_array+0xc>
 8007d56:	f855 3b04 	ldr.w	r3, [r5], #4
 8007d5a:	4798      	blx	r3
 8007d5c:	3601      	adds	r6, #1
 8007d5e:	e7f2      	b.n	8007d46 <__libc_init_array+0x1e>
 8007d60:	08009430 	.word	0x08009430
 8007d64:	08009430 	.word	0x08009430
 8007d68:	08009430 	.word	0x08009430
 8007d6c:	08009434 	.word	0x08009434

08007d70 <memset>:
 8007d70:	4603      	mov	r3, r0
 8007d72:	4402      	add	r2, r0
 8007d74:	4293      	cmp	r3, r2
 8007d76:	d100      	bne.n	8007d7a <memset+0xa>
 8007d78:	4770      	bx	lr
 8007d7a:	f803 1b01 	strb.w	r1, [r3], #1
 8007d7e:	e7f9      	b.n	8007d74 <memset+0x4>

08007d80 <iprintf>:
 8007d80:	b40f      	push	{r0, r1, r2, r3}
 8007d82:	4b0a      	ldr	r3, [pc, #40]	; (8007dac <iprintf+0x2c>)
 8007d84:	b513      	push	{r0, r1, r4, lr}
 8007d86:	681c      	ldr	r4, [r3, #0]
 8007d88:	b124      	cbz	r4, 8007d94 <iprintf+0x14>
 8007d8a:	69a3      	ldr	r3, [r4, #24]
 8007d8c:	b913      	cbnz	r3, 8007d94 <iprintf+0x14>
 8007d8e:	4620      	mov	r0, r4
 8007d90:	f000 f866 	bl	8007e60 <__sinit>
 8007d94:	ab05      	add	r3, sp, #20
 8007d96:	4620      	mov	r0, r4
 8007d98:	9a04      	ldr	r2, [sp, #16]
 8007d9a:	68a1      	ldr	r1, [r4, #8]
 8007d9c:	9301      	str	r3, [sp, #4]
 8007d9e:	f000 f981 	bl	80080a4 <_vfiprintf_r>
 8007da2:	b002      	add	sp, #8
 8007da4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007da8:	b004      	add	sp, #16
 8007daa:	4770      	bx	lr
 8007dac:	200000a4 	.word	0x200000a4

08007db0 <std>:
 8007db0:	2300      	movs	r3, #0
 8007db2:	b510      	push	{r4, lr}
 8007db4:	4604      	mov	r4, r0
 8007db6:	e9c0 3300 	strd	r3, r3, [r0]
 8007dba:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007dbe:	6083      	str	r3, [r0, #8]
 8007dc0:	8181      	strh	r1, [r0, #12]
 8007dc2:	6643      	str	r3, [r0, #100]	; 0x64
 8007dc4:	81c2      	strh	r2, [r0, #14]
 8007dc6:	6183      	str	r3, [r0, #24]
 8007dc8:	4619      	mov	r1, r3
 8007dca:	2208      	movs	r2, #8
 8007dcc:	305c      	adds	r0, #92	; 0x5c
 8007dce:	f7ff ffcf 	bl	8007d70 <memset>
 8007dd2:	4b05      	ldr	r3, [pc, #20]	; (8007de8 <std+0x38>)
 8007dd4:	6224      	str	r4, [r4, #32]
 8007dd6:	6263      	str	r3, [r4, #36]	; 0x24
 8007dd8:	4b04      	ldr	r3, [pc, #16]	; (8007dec <std+0x3c>)
 8007dda:	62a3      	str	r3, [r4, #40]	; 0x28
 8007ddc:	4b04      	ldr	r3, [pc, #16]	; (8007df0 <std+0x40>)
 8007dde:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007de0:	4b04      	ldr	r3, [pc, #16]	; (8007df4 <std+0x44>)
 8007de2:	6323      	str	r3, [r4, #48]	; 0x30
 8007de4:	bd10      	pop	{r4, pc}
 8007de6:	bf00      	nop
 8007de8:	08008651 	.word	0x08008651
 8007dec:	08008673 	.word	0x08008673
 8007df0:	080086ab 	.word	0x080086ab
 8007df4:	080086cf 	.word	0x080086cf

08007df8 <_cleanup_r>:
 8007df8:	4901      	ldr	r1, [pc, #4]	; (8007e00 <_cleanup_r+0x8>)
 8007dfa:	f000 b8af 	b.w	8007f5c <_fwalk_reent>
 8007dfe:	bf00      	nop
 8007e00:	080089a9 	.word	0x080089a9

08007e04 <__sfmoreglue>:
 8007e04:	b570      	push	{r4, r5, r6, lr}
 8007e06:	2568      	movs	r5, #104	; 0x68
 8007e08:	1e4a      	subs	r2, r1, #1
 8007e0a:	4355      	muls	r5, r2
 8007e0c:	460e      	mov	r6, r1
 8007e0e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8007e12:	f000 f8c5 	bl	8007fa0 <_malloc_r>
 8007e16:	4604      	mov	r4, r0
 8007e18:	b140      	cbz	r0, 8007e2c <__sfmoreglue+0x28>
 8007e1a:	2100      	movs	r1, #0
 8007e1c:	e9c0 1600 	strd	r1, r6, [r0]
 8007e20:	300c      	adds	r0, #12
 8007e22:	60a0      	str	r0, [r4, #8]
 8007e24:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8007e28:	f7ff ffa2 	bl	8007d70 <memset>
 8007e2c:	4620      	mov	r0, r4
 8007e2e:	bd70      	pop	{r4, r5, r6, pc}

08007e30 <__sfp_lock_acquire>:
 8007e30:	4801      	ldr	r0, [pc, #4]	; (8007e38 <__sfp_lock_acquire+0x8>)
 8007e32:	f000 b8b3 	b.w	8007f9c <__retarget_lock_acquire_recursive>
 8007e36:	bf00      	nop
 8007e38:	20000318 	.word	0x20000318

08007e3c <__sfp_lock_release>:
 8007e3c:	4801      	ldr	r0, [pc, #4]	; (8007e44 <__sfp_lock_release+0x8>)
 8007e3e:	f000 b8ae 	b.w	8007f9e <__retarget_lock_release_recursive>
 8007e42:	bf00      	nop
 8007e44:	20000318 	.word	0x20000318

08007e48 <__sinit_lock_acquire>:
 8007e48:	4801      	ldr	r0, [pc, #4]	; (8007e50 <__sinit_lock_acquire+0x8>)
 8007e4a:	f000 b8a7 	b.w	8007f9c <__retarget_lock_acquire_recursive>
 8007e4e:	bf00      	nop
 8007e50:	20000313 	.word	0x20000313

08007e54 <__sinit_lock_release>:
 8007e54:	4801      	ldr	r0, [pc, #4]	; (8007e5c <__sinit_lock_release+0x8>)
 8007e56:	f000 b8a2 	b.w	8007f9e <__retarget_lock_release_recursive>
 8007e5a:	bf00      	nop
 8007e5c:	20000313 	.word	0x20000313

08007e60 <__sinit>:
 8007e60:	b510      	push	{r4, lr}
 8007e62:	4604      	mov	r4, r0
 8007e64:	f7ff fff0 	bl	8007e48 <__sinit_lock_acquire>
 8007e68:	69a3      	ldr	r3, [r4, #24]
 8007e6a:	b11b      	cbz	r3, 8007e74 <__sinit+0x14>
 8007e6c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007e70:	f7ff bff0 	b.w	8007e54 <__sinit_lock_release>
 8007e74:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8007e78:	6523      	str	r3, [r4, #80]	; 0x50
 8007e7a:	4b13      	ldr	r3, [pc, #76]	; (8007ec8 <__sinit+0x68>)
 8007e7c:	4a13      	ldr	r2, [pc, #76]	; (8007ecc <__sinit+0x6c>)
 8007e7e:	681b      	ldr	r3, [r3, #0]
 8007e80:	62a2      	str	r2, [r4, #40]	; 0x28
 8007e82:	42a3      	cmp	r3, r4
 8007e84:	bf08      	it	eq
 8007e86:	2301      	moveq	r3, #1
 8007e88:	4620      	mov	r0, r4
 8007e8a:	bf08      	it	eq
 8007e8c:	61a3      	streq	r3, [r4, #24]
 8007e8e:	f000 f81f 	bl	8007ed0 <__sfp>
 8007e92:	6060      	str	r0, [r4, #4]
 8007e94:	4620      	mov	r0, r4
 8007e96:	f000 f81b 	bl	8007ed0 <__sfp>
 8007e9a:	60a0      	str	r0, [r4, #8]
 8007e9c:	4620      	mov	r0, r4
 8007e9e:	f000 f817 	bl	8007ed0 <__sfp>
 8007ea2:	2200      	movs	r2, #0
 8007ea4:	2104      	movs	r1, #4
 8007ea6:	60e0      	str	r0, [r4, #12]
 8007ea8:	6860      	ldr	r0, [r4, #4]
 8007eaa:	f7ff ff81 	bl	8007db0 <std>
 8007eae:	2201      	movs	r2, #1
 8007eb0:	2109      	movs	r1, #9
 8007eb2:	68a0      	ldr	r0, [r4, #8]
 8007eb4:	f7ff ff7c 	bl	8007db0 <std>
 8007eb8:	2202      	movs	r2, #2
 8007eba:	2112      	movs	r1, #18
 8007ebc:	68e0      	ldr	r0, [r4, #12]
 8007ebe:	f7ff ff77 	bl	8007db0 <std>
 8007ec2:	2301      	movs	r3, #1
 8007ec4:	61a3      	str	r3, [r4, #24]
 8007ec6:	e7d1      	b.n	8007e6c <__sinit+0xc>
 8007ec8:	08009320 	.word	0x08009320
 8007ecc:	08007df9 	.word	0x08007df9

08007ed0 <__sfp>:
 8007ed0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007ed2:	4607      	mov	r7, r0
 8007ed4:	f7ff ffac 	bl	8007e30 <__sfp_lock_acquire>
 8007ed8:	4b1e      	ldr	r3, [pc, #120]	; (8007f54 <__sfp+0x84>)
 8007eda:	681e      	ldr	r6, [r3, #0]
 8007edc:	69b3      	ldr	r3, [r6, #24]
 8007ede:	b913      	cbnz	r3, 8007ee6 <__sfp+0x16>
 8007ee0:	4630      	mov	r0, r6
 8007ee2:	f7ff ffbd 	bl	8007e60 <__sinit>
 8007ee6:	3648      	adds	r6, #72	; 0x48
 8007ee8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8007eec:	3b01      	subs	r3, #1
 8007eee:	d503      	bpl.n	8007ef8 <__sfp+0x28>
 8007ef0:	6833      	ldr	r3, [r6, #0]
 8007ef2:	b30b      	cbz	r3, 8007f38 <__sfp+0x68>
 8007ef4:	6836      	ldr	r6, [r6, #0]
 8007ef6:	e7f7      	b.n	8007ee8 <__sfp+0x18>
 8007ef8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8007efc:	b9d5      	cbnz	r5, 8007f34 <__sfp+0x64>
 8007efe:	4b16      	ldr	r3, [pc, #88]	; (8007f58 <__sfp+0x88>)
 8007f00:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8007f04:	60e3      	str	r3, [r4, #12]
 8007f06:	6665      	str	r5, [r4, #100]	; 0x64
 8007f08:	f000 f847 	bl	8007f9a <__retarget_lock_init_recursive>
 8007f0c:	f7ff ff96 	bl	8007e3c <__sfp_lock_release>
 8007f10:	2208      	movs	r2, #8
 8007f12:	4629      	mov	r1, r5
 8007f14:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8007f18:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8007f1c:	6025      	str	r5, [r4, #0]
 8007f1e:	61a5      	str	r5, [r4, #24]
 8007f20:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8007f24:	f7ff ff24 	bl	8007d70 <memset>
 8007f28:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8007f2c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8007f30:	4620      	mov	r0, r4
 8007f32:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007f34:	3468      	adds	r4, #104	; 0x68
 8007f36:	e7d9      	b.n	8007eec <__sfp+0x1c>
 8007f38:	2104      	movs	r1, #4
 8007f3a:	4638      	mov	r0, r7
 8007f3c:	f7ff ff62 	bl	8007e04 <__sfmoreglue>
 8007f40:	4604      	mov	r4, r0
 8007f42:	6030      	str	r0, [r6, #0]
 8007f44:	2800      	cmp	r0, #0
 8007f46:	d1d5      	bne.n	8007ef4 <__sfp+0x24>
 8007f48:	f7ff ff78 	bl	8007e3c <__sfp_lock_release>
 8007f4c:	230c      	movs	r3, #12
 8007f4e:	603b      	str	r3, [r7, #0]
 8007f50:	e7ee      	b.n	8007f30 <__sfp+0x60>
 8007f52:	bf00      	nop
 8007f54:	08009320 	.word	0x08009320
 8007f58:	ffff0001 	.word	0xffff0001

08007f5c <_fwalk_reent>:
 8007f5c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007f60:	4606      	mov	r6, r0
 8007f62:	4688      	mov	r8, r1
 8007f64:	2700      	movs	r7, #0
 8007f66:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8007f6a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007f6e:	f1b9 0901 	subs.w	r9, r9, #1
 8007f72:	d505      	bpl.n	8007f80 <_fwalk_reent+0x24>
 8007f74:	6824      	ldr	r4, [r4, #0]
 8007f76:	2c00      	cmp	r4, #0
 8007f78:	d1f7      	bne.n	8007f6a <_fwalk_reent+0xe>
 8007f7a:	4638      	mov	r0, r7
 8007f7c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007f80:	89ab      	ldrh	r3, [r5, #12]
 8007f82:	2b01      	cmp	r3, #1
 8007f84:	d907      	bls.n	8007f96 <_fwalk_reent+0x3a>
 8007f86:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007f8a:	3301      	adds	r3, #1
 8007f8c:	d003      	beq.n	8007f96 <_fwalk_reent+0x3a>
 8007f8e:	4629      	mov	r1, r5
 8007f90:	4630      	mov	r0, r6
 8007f92:	47c0      	blx	r8
 8007f94:	4307      	orrs	r7, r0
 8007f96:	3568      	adds	r5, #104	; 0x68
 8007f98:	e7e9      	b.n	8007f6e <_fwalk_reent+0x12>

08007f9a <__retarget_lock_init_recursive>:
 8007f9a:	4770      	bx	lr

08007f9c <__retarget_lock_acquire_recursive>:
 8007f9c:	4770      	bx	lr

08007f9e <__retarget_lock_release_recursive>:
 8007f9e:	4770      	bx	lr

08007fa0 <_malloc_r>:
 8007fa0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007fa2:	1ccd      	adds	r5, r1, #3
 8007fa4:	f025 0503 	bic.w	r5, r5, #3
 8007fa8:	3508      	adds	r5, #8
 8007faa:	2d0c      	cmp	r5, #12
 8007fac:	bf38      	it	cc
 8007fae:	250c      	movcc	r5, #12
 8007fb0:	2d00      	cmp	r5, #0
 8007fb2:	4606      	mov	r6, r0
 8007fb4:	db01      	blt.n	8007fba <_malloc_r+0x1a>
 8007fb6:	42a9      	cmp	r1, r5
 8007fb8:	d903      	bls.n	8007fc2 <_malloc_r+0x22>
 8007fba:	230c      	movs	r3, #12
 8007fbc:	6033      	str	r3, [r6, #0]
 8007fbe:	2000      	movs	r0, #0
 8007fc0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007fc2:	f000 fdb1 	bl	8008b28 <__malloc_lock>
 8007fc6:	4921      	ldr	r1, [pc, #132]	; (800804c <_malloc_r+0xac>)
 8007fc8:	680a      	ldr	r2, [r1, #0]
 8007fca:	4614      	mov	r4, r2
 8007fcc:	b99c      	cbnz	r4, 8007ff6 <_malloc_r+0x56>
 8007fce:	4f20      	ldr	r7, [pc, #128]	; (8008050 <_malloc_r+0xb0>)
 8007fd0:	683b      	ldr	r3, [r7, #0]
 8007fd2:	b923      	cbnz	r3, 8007fde <_malloc_r+0x3e>
 8007fd4:	4621      	mov	r1, r4
 8007fd6:	4630      	mov	r0, r6
 8007fd8:	f000 fb2a 	bl	8008630 <_sbrk_r>
 8007fdc:	6038      	str	r0, [r7, #0]
 8007fde:	4629      	mov	r1, r5
 8007fe0:	4630      	mov	r0, r6
 8007fe2:	f000 fb25 	bl	8008630 <_sbrk_r>
 8007fe6:	1c43      	adds	r3, r0, #1
 8007fe8:	d123      	bne.n	8008032 <_malloc_r+0x92>
 8007fea:	230c      	movs	r3, #12
 8007fec:	4630      	mov	r0, r6
 8007fee:	6033      	str	r3, [r6, #0]
 8007ff0:	f000 fda0 	bl	8008b34 <__malloc_unlock>
 8007ff4:	e7e3      	b.n	8007fbe <_malloc_r+0x1e>
 8007ff6:	6823      	ldr	r3, [r4, #0]
 8007ff8:	1b5b      	subs	r3, r3, r5
 8007ffa:	d417      	bmi.n	800802c <_malloc_r+0x8c>
 8007ffc:	2b0b      	cmp	r3, #11
 8007ffe:	d903      	bls.n	8008008 <_malloc_r+0x68>
 8008000:	6023      	str	r3, [r4, #0]
 8008002:	441c      	add	r4, r3
 8008004:	6025      	str	r5, [r4, #0]
 8008006:	e004      	b.n	8008012 <_malloc_r+0x72>
 8008008:	6863      	ldr	r3, [r4, #4]
 800800a:	42a2      	cmp	r2, r4
 800800c:	bf0c      	ite	eq
 800800e:	600b      	streq	r3, [r1, #0]
 8008010:	6053      	strne	r3, [r2, #4]
 8008012:	4630      	mov	r0, r6
 8008014:	f000 fd8e 	bl	8008b34 <__malloc_unlock>
 8008018:	f104 000b 	add.w	r0, r4, #11
 800801c:	1d23      	adds	r3, r4, #4
 800801e:	f020 0007 	bic.w	r0, r0, #7
 8008022:	1ac2      	subs	r2, r0, r3
 8008024:	d0cc      	beq.n	8007fc0 <_malloc_r+0x20>
 8008026:	1a1b      	subs	r3, r3, r0
 8008028:	50a3      	str	r3, [r4, r2]
 800802a:	e7c9      	b.n	8007fc0 <_malloc_r+0x20>
 800802c:	4622      	mov	r2, r4
 800802e:	6864      	ldr	r4, [r4, #4]
 8008030:	e7cc      	b.n	8007fcc <_malloc_r+0x2c>
 8008032:	1cc4      	adds	r4, r0, #3
 8008034:	f024 0403 	bic.w	r4, r4, #3
 8008038:	42a0      	cmp	r0, r4
 800803a:	d0e3      	beq.n	8008004 <_malloc_r+0x64>
 800803c:	1a21      	subs	r1, r4, r0
 800803e:	4630      	mov	r0, r6
 8008040:	f000 faf6 	bl	8008630 <_sbrk_r>
 8008044:	3001      	adds	r0, #1
 8008046:	d1dd      	bne.n	8008004 <_malloc_r+0x64>
 8008048:	e7cf      	b.n	8007fea <_malloc_r+0x4a>
 800804a:	bf00      	nop
 800804c:	20000150 	.word	0x20000150
 8008050:	20000154 	.word	0x20000154

08008054 <__sfputc_r>:
 8008054:	6893      	ldr	r3, [r2, #8]
 8008056:	b410      	push	{r4}
 8008058:	3b01      	subs	r3, #1
 800805a:	2b00      	cmp	r3, #0
 800805c:	6093      	str	r3, [r2, #8]
 800805e:	da07      	bge.n	8008070 <__sfputc_r+0x1c>
 8008060:	6994      	ldr	r4, [r2, #24]
 8008062:	42a3      	cmp	r3, r4
 8008064:	db01      	blt.n	800806a <__sfputc_r+0x16>
 8008066:	290a      	cmp	r1, #10
 8008068:	d102      	bne.n	8008070 <__sfputc_r+0x1c>
 800806a:	bc10      	pop	{r4}
 800806c:	f000 bb34 	b.w	80086d8 <__swbuf_r>
 8008070:	6813      	ldr	r3, [r2, #0]
 8008072:	1c58      	adds	r0, r3, #1
 8008074:	6010      	str	r0, [r2, #0]
 8008076:	7019      	strb	r1, [r3, #0]
 8008078:	4608      	mov	r0, r1
 800807a:	bc10      	pop	{r4}
 800807c:	4770      	bx	lr

0800807e <__sfputs_r>:
 800807e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008080:	4606      	mov	r6, r0
 8008082:	460f      	mov	r7, r1
 8008084:	4614      	mov	r4, r2
 8008086:	18d5      	adds	r5, r2, r3
 8008088:	42ac      	cmp	r4, r5
 800808a:	d101      	bne.n	8008090 <__sfputs_r+0x12>
 800808c:	2000      	movs	r0, #0
 800808e:	e007      	b.n	80080a0 <__sfputs_r+0x22>
 8008090:	463a      	mov	r2, r7
 8008092:	4630      	mov	r0, r6
 8008094:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008098:	f7ff ffdc 	bl	8008054 <__sfputc_r>
 800809c:	1c43      	adds	r3, r0, #1
 800809e:	d1f3      	bne.n	8008088 <__sfputs_r+0xa>
 80080a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080080a4 <_vfiprintf_r>:
 80080a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80080a8:	460d      	mov	r5, r1
 80080aa:	4614      	mov	r4, r2
 80080ac:	4698      	mov	r8, r3
 80080ae:	4606      	mov	r6, r0
 80080b0:	b09d      	sub	sp, #116	; 0x74
 80080b2:	b118      	cbz	r0, 80080bc <_vfiprintf_r+0x18>
 80080b4:	6983      	ldr	r3, [r0, #24]
 80080b6:	b90b      	cbnz	r3, 80080bc <_vfiprintf_r+0x18>
 80080b8:	f7ff fed2 	bl	8007e60 <__sinit>
 80080bc:	4b89      	ldr	r3, [pc, #548]	; (80082e4 <_vfiprintf_r+0x240>)
 80080be:	429d      	cmp	r5, r3
 80080c0:	d11b      	bne.n	80080fa <_vfiprintf_r+0x56>
 80080c2:	6875      	ldr	r5, [r6, #4]
 80080c4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80080c6:	07d9      	lsls	r1, r3, #31
 80080c8:	d405      	bmi.n	80080d6 <_vfiprintf_r+0x32>
 80080ca:	89ab      	ldrh	r3, [r5, #12]
 80080cc:	059a      	lsls	r2, r3, #22
 80080ce:	d402      	bmi.n	80080d6 <_vfiprintf_r+0x32>
 80080d0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80080d2:	f7ff ff63 	bl	8007f9c <__retarget_lock_acquire_recursive>
 80080d6:	89ab      	ldrh	r3, [r5, #12]
 80080d8:	071b      	lsls	r3, r3, #28
 80080da:	d501      	bpl.n	80080e0 <_vfiprintf_r+0x3c>
 80080dc:	692b      	ldr	r3, [r5, #16]
 80080de:	b9eb      	cbnz	r3, 800811c <_vfiprintf_r+0x78>
 80080e0:	4629      	mov	r1, r5
 80080e2:	4630      	mov	r0, r6
 80080e4:	f000 fb5c 	bl	80087a0 <__swsetup_r>
 80080e8:	b1c0      	cbz	r0, 800811c <_vfiprintf_r+0x78>
 80080ea:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80080ec:	07dc      	lsls	r4, r3, #31
 80080ee:	d50e      	bpl.n	800810e <_vfiprintf_r+0x6a>
 80080f0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80080f4:	b01d      	add	sp, #116	; 0x74
 80080f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80080fa:	4b7b      	ldr	r3, [pc, #492]	; (80082e8 <_vfiprintf_r+0x244>)
 80080fc:	429d      	cmp	r5, r3
 80080fe:	d101      	bne.n	8008104 <_vfiprintf_r+0x60>
 8008100:	68b5      	ldr	r5, [r6, #8]
 8008102:	e7df      	b.n	80080c4 <_vfiprintf_r+0x20>
 8008104:	4b79      	ldr	r3, [pc, #484]	; (80082ec <_vfiprintf_r+0x248>)
 8008106:	429d      	cmp	r5, r3
 8008108:	bf08      	it	eq
 800810a:	68f5      	ldreq	r5, [r6, #12]
 800810c:	e7da      	b.n	80080c4 <_vfiprintf_r+0x20>
 800810e:	89ab      	ldrh	r3, [r5, #12]
 8008110:	0598      	lsls	r0, r3, #22
 8008112:	d4ed      	bmi.n	80080f0 <_vfiprintf_r+0x4c>
 8008114:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008116:	f7ff ff42 	bl	8007f9e <__retarget_lock_release_recursive>
 800811a:	e7e9      	b.n	80080f0 <_vfiprintf_r+0x4c>
 800811c:	2300      	movs	r3, #0
 800811e:	9309      	str	r3, [sp, #36]	; 0x24
 8008120:	2320      	movs	r3, #32
 8008122:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008126:	2330      	movs	r3, #48	; 0x30
 8008128:	f04f 0901 	mov.w	r9, #1
 800812c:	f8cd 800c 	str.w	r8, [sp, #12]
 8008130:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 80082f0 <_vfiprintf_r+0x24c>
 8008134:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008138:	4623      	mov	r3, r4
 800813a:	469a      	mov	sl, r3
 800813c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008140:	b10a      	cbz	r2, 8008146 <_vfiprintf_r+0xa2>
 8008142:	2a25      	cmp	r2, #37	; 0x25
 8008144:	d1f9      	bne.n	800813a <_vfiprintf_r+0x96>
 8008146:	ebba 0b04 	subs.w	fp, sl, r4
 800814a:	d00b      	beq.n	8008164 <_vfiprintf_r+0xc0>
 800814c:	465b      	mov	r3, fp
 800814e:	4622      	mov	r2, r4
 8008150:	4629      	mov	r1, r5
 8008152:	4630      	mov	r0, r6
 8008154:	f7ff ff93 	bl	800807e <__sfputs_r>
 8008158:	3001      	adds	r0, #1
 800815a:	f000 80aa 	beq.w	80082b2 <_vfiprintf_r+0x20e>
 800815e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008160:	445a      	add	r2, fp
 8008162:	9209      	str	r2, [sp, #36]	; 0x24
 8008164:	f89a 3000 	ldrb.w	r3, [sl]
 8008168:	2b00      	cmp	r3, #0
 800816a:	f000 80a2 	beq.w	80082b2 <_vfiprintf_r+0x20e>
 800816e:	2300      	movs	r3, #0
 8008170:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008174:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008178:	f10a 0a01 	add.w	sl, sl, #1
 800817c:	9304      	str	r3, [sp, #16]
 800817e:	9307      	str	r3, [sp, #28]
 8008180:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008184:	931a      	str	r3, [sp, #104]	; 0x68
 8008186:	4654      	mov	r4, sl
 8008188:	2205      	movs	r2, #5
 800818a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800818e:	4858      	ldr	r0, [pc, #352]	; (80082f0 <_vfiprintf_r+0x24c>)
 8008190:	f000 fcbc 	bl	8008b0c <memchr>
 8008194:	9a04      	ldr	r2, [sp, #16]
 8008196:	b9d8      	cbnz	r0, 80081d0 <_vfiprintf_r+0x12c>
 8008198:	06d1      	lsls	r1, r2, #27
 800819a:	bf44      	itt	mi
 800819c:	2320      	movmi	r3, #32
 800819e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80081a2:	0713      	lsls	r3, r2, #28
 80081a4:	bf44      	itt	mi
 80081a6:	232b      	movmi	r3, #43	; 0x2b
 80081a8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80081ac:	f89a 3000 	ldrb.w	r3, [sl]
 80081b0:	2b2a      	cmp	r3, #42	; 0x2a
 80081b2:	d015      	beq.n	80081e0 <_vfiprintf_r+0x13c>
 80081b4:	4654      	mov	r4, sl
 80081b6:	2000      	movs	r0, #0
 80081b8:	f04f 0c0a 	mov.w	ip, #10
 80081bc:	9a07      	ldr	r2, [sp, #28]
 80081be:	4621      	mov	r1, r4
 80081c0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80081c4:	3b30      	subs	r3, #48	; 0x30
 80081c6:	2b09      	cmp	r3, #9
 80081c8:	d94e      	bls.n	8008268 <_vfiprintf_r+0x1c4>
 80081ca:	b1b0      	cbz	r0, 80081fa <_vfiprintf_r+0x156>
 80081cc:	9207      	str	r2, [sp, #28]
 80081ce:	e014      	b.n	80081fa <_vfiprintf_r+0x156>
 80081d0:	eba0 0308 	sub.w	r3, r0, r8
 80081d4:	fa09 f303 	lsl.w	r3, r9, r3
 80081d8:	4313      	orrs	r3, r2
 80081da:	46a2      	mov	sl, r4
 80081dc:	9304      	str	r3, [sp, #16]
 80081de:	e7d2      	b.n	8008186 <_vfiprintf_r+0xe2>
 80081e0:	9b03      	ldr	r3, [sp, #12]
 80081e2:	1d19      	adds	r1, r3, #4
 80081e4:	681b      	ldr	r3, [r3, #0]
 80081e6:	9103      	str	r1, [sp, #12]
 80081e8:	2b00      	cmp	r3, #0
 80081ea:	bfbb      	ittet	lt
 80081ec:	425b      	neglt	r3, r3
 80081ee:	f042 0202 	orrlt.w	r2, r2, #2
 80081f2:	9307      	strge	r3, [sp, #28]
 80081f4:	9307      	strlt	r3, [sp, #28]
 80081f6:	bfb8      	it	lt
 80081f8:	9204      	strlt	r2, [sp, #16]
 80081fa:	7823      	ldrb	r3, [r4, #0]
 80081fc:	2b2e      	cmp	r3, #46	; 0x2e
 80081fe:	d10c      	bne.n	800821a <_vfiprintf_r+0x176>
 8008200:	7863      	ldrb	r3, [r4, #1]
 8008202:	2b2a      	cmp	r3, #42	; 0x2a
 8008204:	d135      	bne.n	8008272 <_vfiprintf_r+0x1ce>
 8008206:	9b03      	ldr	r3, [sp, #12]
 8008208:	3402      	adds	r4, #2
 800820a:	1d1a      	adds	r2, r3, #4
 800820c:	681b      	ldr	r3, [r3, #0]
 800820e:	9203      	str	r2, [sp, #12]
 8008210:	2b00      	cmp	r3, #0
 8008212:	bfb8      	it	lt
 8008214:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8008218:	9305      	str	r3, [sp, #20]
 800821a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8008300 <_vfiprintf_r+0x25c>
 800821e:	2203      	movs	r2, #3
 8008220:	4650      	mov	r0, sl
 8008222:	7821      	ldrb	r1, [r4, #0]
 8008224:	f000 fc72 	bl	8008b0c <memchr>
 8008228:	b140      	cbz	r0, 800823c <_vfiprintf_r+0x198>
 800822a:	2340      	movs	r3, #64	; 0x40
 800822c:	eba0 000a 	sub.w	r0, r0, sl
 8008230:	fa03 f000 	lsl.w	r0, r3, r0
 8008234:	9b04      	ldr	r3, [sp, #16]
 8008236:	3401      	adds	r4, #1
 8008238:	4303      	orrs	r3, r0
 800823a:	9304      	str	r3, [sp, #16]
 800823c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008240:	2206      	movs	r2, #6
 8008242:	482c      	ldr	r0, [pc, #176]	; (80082f4 <_vfiprintf_r+0x250>)
 8008244:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008248:	f000 fc60 	bl	8008b0c <memchr>
 800824c:	2800      	cmp	r0, #0
 800824e:	d03f      	beq.n	80082d0 <_vfiprintf_r+0x22c>
 8008250:	4b29      	ldr	r3, [pc, #164]	; (80082f8 <_vfiprintf_r+0x254>)
 8008252:	bb1b      	cbnz	r3, 800829c <_vfiprintf_r+0x1f8>
 8008254:	9b03      	ldr	r3, [sp, #12]
 8008256:	3307      	adds	r3, #7
 8008258:	f023 0307 	bic.w	r3, r3, #7
 800825c:	3308      	adds	r3, #8
 800825e:	9303      	str	r3, [sp, #12]
 8008260:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008262:	443b      	add	r3, r7
 8008264:	9309      	str	r3, [sp, #36]	; 0x24
 8008266:	e767      	b.n	8008138 <_vfiprintf_r+0x94>
 8008268:	460c      	mov	r4, r1
 800826a:	2001      	movs	r0, #1
 800826c:	fb0c 3202 	mla	r2, ip, r2, r3
 8008270:	e7a5      	b.n	80081be <_vfiprintf_r+0x11a>
 8008272:	2300      	movs	r3, #0
 8008274:	f04f 0c0a 	mov.w	ip, #10
 8008278:	4619      	mov	r1, r3
 800827a:	3401      	adds	r4, #1
 800827c:	9305      	str	r3, [sp, #20]
 800827e:	4620      	mov	r0, r4
 8008280:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008284:	3a30      	subs	r2, #48	; 0x30
 8008286:	2a09      	cmp	r2, #9
 8008288:	d903      	bls.n	8008292 <_vfiprintf_r+0x1ee>
 800828a:	2b00      	cmp	r3, #0
 800828c:	d0c5      	beq.n	800821a <_vfiprintf_r+0x176>
 800828e:	9105      	str	r1, [sp, #20]
 8008290:	e7c3      	b.n	800821a <_vfiprintf_r+0x176>
 8008292:	4604      	mov	r4, r0
 8008294:	2301      	movs	r3, #1
 8008296:	fb0c 2101 	mla	r1, ip, r1, r2
 800829a:	e7f0      	b.n	800827e <_vfiprintf_r+0x1da>
 800829c:	ab03      	add	r3, sp, #12
 800829e:	9300      	str	r3, [sp, #0]
 80082a0:	462a      	mov	r2, r5
 80082a2:	4630      	mov	r0, r6
 80082a4:	4b15      	ldr	r3, [pc, #84]	; (80082fc <_vfiprintf_r+0x258>)
 80082a6:	a904      	add	r1, sp, #16
 80082a8:	f3af 8000 	nop.w
 80082ac:	4607      	mov	r7, r0
 80082ae:	1c78      	adds	r0, r7, #1
 80082b0:	d1d6      	bne.n	8008260 <_vfiprintf_r+0x1bc>
 80082b2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80082b4:	07d9      	lsls	r1, r3, #31
 80082b6:	d405      	bmi.n	80082c4 <_vfiprintf_r+0x220>
 80082b8:	89ab      	ldrh	r3, [r5, #12]
 80082ba:	059a      	lsls	r2, r3, #22
 80082bc:	d402      	bmi.n	80082c4 <_vfiprintf_r+0x220>
 80082be:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80082c0:	f7ff fe6d 	bl	8007f9e <__retarget_lock_release_recursive>
 80082c4:	89ab      	ldrh	r3, [r5, #12]
 80082c6:	065b      	lsls	r3, r3, #25
 80082c8:	f53f af12 	bmi.w	80080f0 <_vfiprintf_r+0x4c>
 80082cc:	9809      	ldr	r0, [sp, #36]	; 0x24
 80082ce:	e711      	b.n	80080f4 <_vfiprintf_r+0x50>
 80082d0:	ab03      	add	r3, sp, #12
 80082d2:	9300      	str	r3, [sp, #0]
 80082d4:	462a      	mov	r2, r5
 80082d6:	4630      	mov	r0, r6
 80082d8:	4b08      	ldr	r3, [pc, #32]	; (80082fc <_vfiprintf_r+0x258>)
 80082da:	a904      	add	r1, sp, #16
 80082dc:	f000 f882 	bl	80083e4 <_printf_i>
 80082e0:	e7e4      	b.n	80082ac <_vfiprintf_r+0x208>
 80082e2:	bf00      	nop
 80082e4:	08009344 	.word	0x08009344
 80082e8:	08009364 	.word	0x08009364
 80082ec:	08009324 	.word	0x08009324
 80082f0:	08009384 	.word	0x08009384
 80082f4:	0800938e 	.word	0x0800938e
 80082f8:	00000000 	.word	0x00000000
 80082fc:	0800807f 	.word	0x0800807f
 8008300:	0800938a 	.word	0x0800938a

08008304 <_printf_common>:
 8008304:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008308:	4616      	mov	r6, r2
 800830a:	4699      	mov	r9, r3
 800830c:	688a      	ldr	r2, [r1, #8]
 800830e:	690b      	ldr	r3, [r1, #16]
 8008310:	4607      	mov	r7, r0
 8008312:	4293      	cmp	r3, r2
 8008314:	bfb8      	it	lt
 8008316:	4613      	movlt	r3, r2
 8008318:	6033      	str	r3, [r6, #0]
 800831a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800831e:	460c      	mov	r4, r1
 8008320:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008324:	b10a      	cbz	r2, 800832a <_printf_common+0x26>
 8008326:	3301      	adds	r3, #1
 8008328:	6033      	str	r3, [r6, #0]
 800832a:	6823      	ldr	r3, [r4, #0]
 800832c:	0699      	lsls	r1, r3, #26
 800832e:	bf42      	ittt	mi
 8008330:	6833      	ldrmi	r3, [r6, #0]
 8008332:	3302      	addmi	r3, #2
 8008334:	6033      	strmi	r3, [r6, #0]
 8008336:	6825      	ldr	r5, [r4, #0]
 8008338:	f015 0506 	ands.w	r5, r5, #6
 800833c:	d106      	bne.n	800834c <_printf_common+0x48>
 800833e:	f104 0a19 	add.w	sl, r4, #25
 8008342:	68e3      	ldr	r3, [r4, #12]
 8008344:	6832      	ldr	r2, [r6, #0]
 8008346:	1a9b      	subs	r3, r3, r2
 8008348:	42ab      	cmp	r3, r5
 800834a:	dc28      	bgt.n	800839e <_printf_common+0x9a>
 800834c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008350:	1e13      	subs	r3, r2, #0
 8008352:	6822      	ldr	r2, [r4, #0]
 8008354:	bf18      	it	ne
 8008356:	2301      	movne	r3, #1
 8008358:	0692      	lsls	r2, r2, #26
 800835a:	d42d      	bmi.n	80083b8 <_printf_common+0xb4>
 800835c:	4649      	mov	r1, r9
 800835e:	4638      	mov	r0, r7
 8008360:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008364:	47c0      	blx	r8
 8008366:	3001      	adds	r0, #1
 8008368:	d020      	beq.n	80083ac <_printf_common+0xa8>
 800836a:	6823      	ldr	r3, [r4, #0]
 800836c:	68e5      	ldr	r5, [r4, #12]
 800836e:	f003 0306 	and.w	r3, r3, #6
 8008372:	2b04      	cmp	r3, #4
 8008374:	bf18      	it	ne
 8008376:	2500      	movne	r5, #0
 8008378:	6832      	ldr	r2, [r6, #0]
 800837a:	f04f 0600 	mov.w	r6, #0
 800837e:	68a3      	ldr	r3, [r4, #8]
 8008380:	bf08      	it	eq
 8008382:	1aad      	subeq	r5, r5, r2
 8008384:	6922      	ldr	r2, [r4, #16]
 8008386:	bf08      	it	eq
 8008388:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800838c:	4293      	cmp	r3, r2
 800838e:	bfc4      	itt	gt
 8008390:	1a9b      	subgt	r3, r3, r2
 8008392:	18ed      	addgt	r5, r5, r3
 8008394:	341a      	adds	r4, #26
 8008396:	42b5      	cmp	r5, r6
 8008398:	d11a      	bne.n	80083d0 <_printf_common+0xcc>
 800839a:	2000      	movs	r0, #0
 800839c:	e008      	b.n	80083b0 <_printf_common+0xac>
 800839e:	2301      	movs	r3, #1
 80083a0:	4652      	mov	r2, sl
 80083a2:	4649      	mov	r1, r9
 80083a4:	4638      	mov	r0, r7
 80083a6:	47c0      	blx	r8
 80083a8:	3001      	adds	r0, #1
 80083aa:	d103      	bne.n	80083b4 <_printf_common+0xb0>
 80083ac:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80083b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80083b4:	3501      	adds	r5, #1
 80083b6:	e7c4      	b.n	8008342 <_printf_common+0x3e>
 80083b8:	2030      	movs	r0, #48	; 0x30
 80083ba:	18e1      	adds	r1, r4, r3
 80083bc:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80083c0:	1c5a      	adds	r2, r3, #1
 80083c2:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80083c6:	4422      	add	r2, r4
 80083c8:	3302      	adds	r3, #2
 80083ca:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80083ce:	e7c5      	b.n	800835c <_printf_common+0x58>
 80083d0:	2301      	movs	r3, #1
 80083d2:	4622      	mov	r2, r4
 80083d4:	4649      	mov	r1, r9
 80083d6:	4638      	mov	r0, r7
 80083d8:	47c0      	blx	r8
 80083da:	3001      	adds	r0, #1
 80083dc:	d0e6      	beq.n	80083ac <_printf_common+0xa8>
 80083de:	3601      	adds	r6, #1
 80083e0:	e7d9      	b.n	8008396 <_printf_common+0x92>
	...

080083e4 <_printf_i>:
 80083e4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80083e8:	460c      	mov	r4, r1
 80083ea:	7e27      	ldrb	r7, [r4, #24]
 80083ec:	4691      	mov	r9, r2
 80083ee:	2f78      	cmp	r7, #120	; 0x78
 80083f0:	4680      	mov	r8, r0
 80083f2:	469a      	mov	sl, r3
 80083f4:	990c      	ldr	r1, [sp, #48]	; 0x30
 80083f6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80083fa:	d807      	bhi.n	800840c <_printf_i+0x28>
 80083fc:	2f62      	cmp	r7, #98	; 0x62
 80083fe:	d80a      	bhi.n	8008416 <_printf_i+0x32>
 8008400:	2f00      	cmp	r7, #0
 8008402:	f000 80d9 	beq.w	80085b8 <_printf_i+0x1d4>
 8008406:	2f58      	cmp	r7, #88	; 0x58
 8008408:	f000 80a4 	beq.w	8008554 <_printf_i+0x170>
 800840c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8008410:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008414:	e03a      	b.n	800848c <_printf_i+0xa8>
 8008416:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800841a:	2b15      	cmp	r3, #21
 800841c:	d8f6      	bhi.n	800840c <_printf_i+0x28>
 800841e:	a001      	add	r0, pc, #4	; (adr r0, 8008424 <_printf_i+0x40>)
 8008420:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8008424:	0800847d 	.word	0x0800847d
 8008428:	08008491 	.word	0x08008491
 800842c:	0800840d 	.word	0x0800840d
 8008430:	0800840d 	.word	0x0800840d
 8008434:	0800840d 	.word	0x0800840d
 8008438:	0800840d 	.word	0x0800840d
 800843c:	08008491 	.word	0x08008491
 8008440:	0800840d 	.word	0x0800840d
 8008444:	0800840d 	.word	0x0800840d
 8008448:	0800840d 	.word	0x0800840d
 800844c:	0800840d 	.word	0x0800840d
 8008450:	0800859f 	.word	0x0800859f
 8008454:	080084c1 	.word	0x080084c1
 8008458:	08008581 	.word	0x08008581
 800845c:	0800840d 	.word	0x0800840d
 8008460:	0800840d 	.word	0x0800840d
 8008464:	080085c1 	.word	0x080085c1
 8008468:	0800840d 	.word	0x0800840d
 800846c:	080084c1 	.word	0x080084c1
 8008470:	0800840d 	.word	0x0800840d
 8008474:	0800840d 	.word	0x0800840d
 8008478:	08008589 	.word	0x08008589
 800847c:	680b      	ldr	r3, [r1, #0]
 800847e:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8008482:	1d1a      	adds	r2, r3, #4
 8008484:	681b      	ldr	r3, [r3, #0]
 8008486:	600a      	str	r2, [r1, #0]
 8008488:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800848c:	2301      	movs	r3, #1
 800848e:	e0a4      	b.n	80085da <_printf_i+0x1f6>
 8008490:	6825      	ldr	r5, [r4, #0]
 8008492:	6808      	ldr	r0, [r1, #0]
 8008494:	062e      	lsls	r6, r5, #24
 8008496:	f100 0304 	add.w	r3, r0, #4
 800849a:	d50a      	bpl.n	80084b2 <_printf_i+0xce>
 800849c:	6805      	ldr	r5, [r0, #0]
 800849e:	600b      	str	r3, [r1, #0]
 80084a0:	2d00      	cmp	r5, #0
 80084a2:	da03      	bge.n	80084ac <_printf_i+0xc8>
 80084a4:	232d      	movs	r3, #45	; 0x2d
 80084a6:	426d      	negs	r5, r5
 80084a8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80084ac:	230a      	movs	r3, #10
 80084ae:	485e      	ldr	r0, [pc, #376]	; (8008628 <_printf_i+0x244>)
 80084b0:	e019      	b.n	80084e6 <_printf_i+0x102>
 80084b2:	f015 0f40 	tst.w	r5, #64	; 0x40
 80084b6:	6805      	ldr	r5, [r0, #0]
 80084b8:	600b      	str	r3, [r1, #0]
 80084ba:	bf18      	it	ne
 80084bc:	b22d      	sxthne	r5, r5
 80084be:	e7ef      	b.n	80084a0 <_printf_i+0xbc>
 80084c0:	680b      	ldr	r3, [r1, #0]
 80084c2:	6825      	ldr	r5, [r4, #0]
 80084c4:	1d18      	adds	r0, r3, #4
 80084c6:	6008      	str	r0, [r1, #0]
 80084c8:	0628      	lsls	r0, r5, #24
 80084ca:	d501      	bpl.n	80084d0 <_printf_i+0xec>
 80084cc:	681d      	ldr	r5, [r3, #0]
 80084ce:	e002      	b.n	80084d6 <_printf_i+0xf2>
 80084d0:	0669      	lsls	r1, r5, #25
 80084d2:	d5fb      	bpl.n	80084cc <_printf_i+0xe8>
 80084d4:	881d      	ldrh	r5, [r3, #0]
 80084d6:	2f6f      	cmp	r7, #111	; 0x6f
 80084d8:	bf0c      	ite	eq
 80084da:	2308      	moveq	r3, #8
 80084dc:	230a      	movne	r3, #10
 80084de:	4852      	ldr	r0, [pc, #328]	; (8008628 <_printf_i+0x244>)
 80084e0:	2100      	movs	r1, #0
 80084e2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80084e6:	6866      	ldr	r6, [r4, #4]
 80084e8:	2e00      	cmp	r6, #0
 80084ea:	bfa8      	it	ge
 80084ec:	6821      	ldrge	r1, [r4, #0]
 80084ee:	60a6      	str	r6, [r4, #8]
 80084f0:	bfa4      	itt	ge
 80084f2:	f021 0104 	bicge.w	r1, r1, #4
 80084f6:	6021      	strge	r1, [r4, #0]
 80084f8:	b90d      	cbnz	r5, 80084fe <_printf_i+0x11a>
 80084fa:	2e00      	cmp	r6, #0
 80084fc:	d04d      	beq.n	800859a <_printf_i+0x1b6>
 80084fe:	4616      	mov	r6, r2
 8008500:	fbb5 f1f3 	udiv	r1, r5, r3
 8008504:	fb03 5711 	mls	r7, r3, r1, r5
 8008508:	5dc7      	ldrb	r7, [r0, r7]
 800850a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800850e:	462f      	mov	r7, r5
 8008510:	42bb      	cmp	r3, r7
 8008512:	460d      	mov	r5, r1
 8008514:	d9f4      	bls.n	8008500 <_printf_i+0x11c>
 8008516:	2b08      	cmp	r3, #8
 8008518:	d10b      	bne.n	8008532 <_printf_i+0x14e>
 800851a:	6823      	ldr	r3, [r4, #0]
 800851c:	07df      	lsls	r7, r3, #31
 800851e:	d508      	bpl.n	8008532 <_printf_i+0x14e>
 8008520:	6923      	ldr	r3, [r4, #16]
 8008522:	6861      	ldr	r1, [r4, #4]
 8008524:	4299      	cmp	r1, r3
 8008526:	bfde      	ittt	le
 8008528:	2330      	movle	r3, #48	; 0x30
 800852a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800852e:	f106 36ff 	addle.w	r6, r6, #4294967295	; 0xffffffff
 8008532:	1b92      	subs	r2, r2, r6
 8008534:	6122      	str	r2, [r4, #16]
 8008536:	464b      	mov	r3, r9
 8008538:	4621      	mov	r1, r4
 800853a:	4640      	mov	r0, r8
 800853c:	f8cd a000 	str.w	sl, [sp]
 8008540:	aa03      	add	r2, sp, #12
 8008542:	f7ff fedf 	bl	8008304 <_printf_common>
 8008546:	3001      	adds	r0, #1
 8008548:	d14c      	bne.n	80085e4 <_printf_i+0x200>
 800854a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800854e:	b004      	add	sp, #16
 8008550:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008554:	4834      	ldr	r0, [pc, #208]	; (8008628 <_printf_i+0x244>)
 8008556:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800855a:	680e      	ldr	r6, [r1, #0]
 800855c:	6823      	ldr	r3, [r4, #0]
 800855e:	f856 5b04 	ldr.w	r5, [r6], #4
 8008562:	061f      	lsls	r7, r3, #24
 8008564:	600e      	str	r6, [r1, #0]
 8008566:	d514      	bpl.n	8008592 <_printf_i+0x1ae>
 8008568:	07d9      	lsls	r1, r3, #31
 800856a:	bf44      	itt	mi
 800856c:	f043 0320 	orrmi.w	r3, r3, #32
 8008570:	6023      	strmi	r3, [r4, #0]
 8008572:	b91d      	cbnz	r5, 800857c <_printf_i+0x198>
 8008574:	6823      	ldr	r3, [r4, #0]
 8008576:	f023 0320 	bic.w	r3, r3, #32
 800857a:	6023      	str	r3, [r4, #0]
 800857c:	2310      	movs	r3, #16
 800857e:	e7af      	b.n	80084e0 <_printf_i+0xfc>
 8008580:	6823      	ldr	r3, [r4, #0]
 8008582:	f043 0320 	orr.w	r3, r3, #32
 8008586:	6023      	str	r3, [r4, #0]
 8008588:	2378      	movs	r3, #120	; 0x78
 800858a:	4828      	ldr	r0, [pc, #160]	; (800862c <_printf_i+0x248>)
 800858c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8008590:	e7e3      	b.n	800855a <_printf_i+0x176>
 8008592:	065e      	lsls	r6, r3, #25
 8008594:	bf48      	it	mi
 8008596:	b2ad      	uxthmi	r5, r5
 8008598:	e7e6      	b.n	8008568 <_printf_i+0x184>
 800859a:	4616      	mov	r6, r2
 800859c:	e7bb      	b.n	8008516 <_printf_i+0x132>
 800859e:	680b      	ldr	r3, [r1, #0]
 80085a0:	6826      	ldr	r6, [r4, #0]
 80085a2:	1d1d      	adds	r5, r3, #4
 80085a4:	6960      	ldr	r0, [r4, #20]
 80085a6:	600d      	str	r5, [r1, #0]
 80085a8:	0635      	lsls	r5, r6, #24
 80085aa:	681b      	ldr	r3, [r3, #0]
 80085ac:	d501      	bpl.n	80085b2 <_printf_i+0x1ce>
 80085ae:	6018      	str	r0, [r3, #0]
 80085b0:	e002      	b.n	80085b8 <_printf_i+0x1d4>
 80085b2:	0671      	lsls	r1, r6, #25
 80085b4:	d5fb      	bpl.n	80085ae <_printf_i+0x1ca>
 80085b6:	8018      	strh	r0, [r3, #0]
 80085b8:	2300      	movs	r3, #0
 80085ba:	4616      	mov	r6, r2
 80085bc:	6123      	str	r3, [r4, #16]
 80085be:	e7ba      	b.n	8008536 <_printf_i+0x152>
 80085c0:	680b      	ldr	r3, [r1, #0]
 80085c2:	1d1a      	adds	r2, r3, #4
 80085c4:	600a      	str	r2, [r1, #0]
 80085c6:	681e      	ldr	r6, [r3, #0]
 80085c8:	2100      	movs	r1, #0
 80085ca:	4630      	mov	r0, r6
 80085cc:	6862      	ldr	r2, [r4, #4]
 80085ce:	f000 fa9d 	bl	8008b0c <memchr>
 80085d2:	b108      	cbz	r0, 80085d8 <_printf_i+0x1f4>
 80085d4:	1b80      	subs	r0, r0, r6
 80085d6:	6060      	str	r0, [r4, #4]
 80085d8:	6863      	ldr	r3, [r4, #4]
 80085da:	6123      	str	r3, [r4, #16]
 80085dc:	2300      	movs	r3, #0
 80085de:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80085e2:	e7a8      	b.n	8008536 <_printf_i+0x152>
 80085e4:	4632      	mov	r2, r6
 80085e6:	4649      	mov	r1, r9
 80085e8:	4640      	mov	r0, r8
 80085ea:	6923      	ldr	r3, [r4, #16]
 80085ec:	47d0      	blx	sl
 80085ee:	3001      	adds	r0, #1
 80085f0:	d0ab      	beq.n	800854a <_printf_i+0x166>
 80085f2:	6823      	ldr	r3, [r4, #0]
 80085f4:	079b      	lsls	r3, r3, #30
 80085f6:	d413      	bmi.n	8008620 <_printf_i+0x23c>
 80085f8:	68e0      	ldr	r0, [r4, #12]
 80085fa:	9b03      	ldr	r3, [sp, #12]
 80085fc:	4298      	cmp	r0, r3
 80085fe:	bfb8      	it	lt
 8008600:	4618      	movlt	r0, r3
 8008602:	e7a4      	b.n	800854e <_printf_i+0x16a>
 8008604:	2301      	movs	r3, #1
 8008606:	4632      	mov	r2, r6
 8008608:	4649      	mov	r1, r9
 800860a:	4640      	mov	r0, r8
 800860c:	47d0      	blx	sl
 800860e:	3001      	adds	r0, #1
 8008610:	d09b      	beq.n	800854a <_printf_i+0x166>
 8008612:	3501      	adds	r5, #1
 8008614:	68e3      	ldr	r3, [r4, #12]
 8008616:	9903      	ldr	r1, [sp, #12]
 8008618:	1a5b      	subs	r3, r3, r1
 800861a:	42ab      	cmp	r3, r5
 800861c:	dcf2      	bgt.n	8008604 <_printf_i+0x220>
 800861e:	e7eb      	b.n	80085f8 <_printf_i+0x214>
 8008620:	2500      	movs	r5, #0
 8008622:	f104 0619 	add.w	r6, r4, #25
 8008626:	e7f5      	b.n	8008614 <_printf_i+0x230>
 8008628:	08009395 	.word	0x08009395
 800862c:	080093a6 	.word	0x080093a6

08008630 <_sbrk_r>:
 8008630:	b538      	push	{r3, r4, r5, lr}
 8008632:	2300      	movs	r3, #0
 8008634:	4d05      	ldr	r5, [pc, #20]	; (800864c <_sbrk_r+0x1c>)
 8008636:	4604      	mov	r4, r0
 8008638:	4608      	mov	r0, r1
 800863a:	602b      	str	r3, [r5, #0]
 800863c:	f7fa fc46 	bl	8002ecc <_sbrk>
 8008640:	1c43      	adds	r3, r0, #1
 8008642:	d102      	bne.n	800864a <_sbrk_r+0x1a>
 8008644:	682b      	ldr	r3, [r5, #0]
 8008646:	b103      	cbz	r3, 800864a <_sbrk_r+0x1a>
 8008648:	6023      	str	r3, [r4, #0]
 800864a:	bd38      	pop	{r3, r4, r5, pc}
 800864c:	2000031c 	.word	0x2000031c

08008650 <__sread>:
 8008650:	b510      	push	{r4, lr}
 8008652:	460c      	mov	r4, r1
 8008654:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008658:	f000 fabe 	bl	8008bd8 <_read_r>
 800865c:	2800      	cmp	r0, #0
 800865e:	bfab      	itete	ge
 8008660:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8008662:	89a3      	ldrhlt	r3, [r4, #12]
 8008664:	181b      	addge	r3, r3, r0
 8008666:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800866a:	bfac      	ite	ge
 800866c:	6563      	strge	r3, [r4, #84]	; 0x54
 800866e:	81a3      	strhlt	r3, [r4, #12]
 8008670:	bd10      	pop	{r4, pc}

08008672 <__swrite>:
 8008672:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008676:	461f      	mov	r7, r3
 8008678:	898b      	ldrh	r3, [r1, #12]
 800867a:	4605      	mov	r5, r0
 800867c:	05db      	lsls	r3, r3, #23
 800867e:	460c      	mov	r4, r1
 8008680:	4616      	mov	r6, r2
 8008682:	d505      	bpl.n	8008690 <__swrite+0x1e>
 8008684:	2302      	movs	r3, #2
 8008686:	2200      	movs	r2, #0
 8008688:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800868c:	f000 f9c8 	bl	8008a20 <_lseek_r>
 8008690:	89a3      	ldrh	r3, [r4, #12]
 8008692:	4632      	mov	r2, r6
 8008694:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008698:	81a3      	strh	r3, [r4, #12]
 800869a:	4628      	mov	r0, r5
 800869c:	463b      	mov	r3, r7
 800869e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80086a2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80086a6:	f000 b869 	b.w	800877c <_write_r>

080086aa <__sseek>:
 80086aa:	b510      	push	{r4, lr}
 80086ac:	460c      	mov	r4, r1
 80086ae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80086b2:	f000 f9b5 	bl	8008a20 <_lseek_r>
 80086b6:	1c43      	adds	r3, r0, #1
 80086b8:	89a3      	ldrh	r3, [r4, #12]
 80086ba:	bf15      	itete	ne
 80086bc:	6560      	strne	r0, [r4, #84]	; 0x54
 80086be:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80086c2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80086c6:	81a3      	strheq	r3, [r4, #12]
 80086c8:	bf18      	it	ne
 80086ca:	81a3      	strhne	r3, [r4, #12]
 80086cc:	bd10      	pop	{r4, pc}

080086ce <__sclose>:
 80086ce:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80086d2:	f000 b8d3 	b.w	800887c <_close_r>
	...

080086d8 <__swbuf_r>:
 80086d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80086da:	460e      	mov	r6, r1
 80086dc:	4614      	mov	r4, r2
 80086de:	4605      	mov	r5, r0
 80086e0:	b118      	cbz	r0, 80086ea <__swbuf_r+0x12>
 80086e2:	6983      	ldr	r3, [r0, #24]
 80086e4:	b90b      	cbnz	r3, 80086ea <__swbuf_r+0x12>
 80086e6:	f7ff fbbb 	bl	8007e60 <__sinit>
 80086ea:	4b21      	ldr	r3, [pc, #132]	; (8008770 <__swbuf_r+0x98>)
 80086ec:	429c      	cmp	r4, r3
 80086ee:	d12b      	bne.n	8008748 <__swbuf_r+0x70>
 80086f0:	686c      	ldr	r4, [r5, #4]
 80086f2:	69a3      	ldr	r3, [r4, #24]
 80086f4:	60a3      	str	r3, [r4, #8]
 80086f6:	89a3      	ldrh	r3, [r4, #12]
 80086f8:	071a      	lsls	r2, r3, #28
 80086fa:	d52f      	bpl.n	800875c <__swbuf_r+0x84>
 80086fc:	6923      	ldr	r3, [r4, #16]
 80086fe:	b36b      	cbz	r3, 800875c <__swbuf_r+0x84>
 8008700:	6923      	ldr	r3, [r4, #16]
 8008702:	6820      	ldr	r0, [r4, #0]
 8008704:	b2f6      	uxtb	r6, r6
 8008706:	1ac0      	subs	r0, r0, r3
 8008708:	6963      	ldr	r3, [r4, #20]
 800870a:	4637      	mov	r7, r6
 800870c:	4283      	cmp	r3, r0
 800870e:	dc04      	bgt.n	800871a <__swbuf_r+0x42>
 8008710:	4621      	mov	r1, r4
 8008712:	4628      	mov	r0, r5
 8008714:	f000 f948 	bl	80089a8 <_fflush_r>
 8008718:	bb30      	cbnz	r0, 8008768 <__swbuf_r+0x90>
 800871a:	68a3      	ldr	r3, [r4, #8]
 800871c:	3001      	adds	r0, #1
 800871e:	3b01      	subs	r3, #1
 8008720:	60a3      	str	r3, [r4, #8]
 8008722:	6823      	ldr	r3, [r4, #0]
 8008724:	1c5a      	adds	r2, r3, #1
 8008726:	6022      	str	r2, [r4, #0]
 8008728:	701e      	strb	r6, [r3, #0]
 800872a:	6963      	ldr	r3, [r4, #20]
 800872c:	4283      	cmp	r3, r0
 800872e:	d004      	beq.n	800873a <__swbuf_r+0x62>
 8008730:	89a3      	ldrh	r3, [r4, #12]
 8008732:	07db      	lsls	r3, r3, #31
 8008734:	d506      	bpl.n	8008744 <__swbuf_r+0x6c>
 8008736:	2e0a      	cmp	r6, #10
 8008738:	d104      	bne.n	8008744 <__swbuf_r+0x6c>
 800873a:	4621      	mov	r1, r4
 800873c:	4628      	mov	r0, r5
 800873e:	f000 f933 	bl	80089a8 <_fflush_r>
 8008742:	b988      	cbnz	r0, 8008768 <__swbuf_r+0x90>
 8008744:	4638      	mov	r0, r7
 8008746:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008748:	4b0a      	ldr	r3, [pc, #40]	; (8008774 <__swbuf_r+0x9c>)
 800874a:	429c      	cmp	r4, r3
 800874c:	d101      	bne.n	8008752 <__swbuf_r+0x7a>
 800874e:	68ac      	ldr	r4, [r5, #8]
 8008750:	e7cf      	b.n	80086f2 <__swbuf_r+0x1a>
 8008752:	4b09      	ldr	r3, [pc, #36]	; (8008778 <__swbuf_r+0xa0>)
 8008754:	429c      	cmp	r4, r3
 8008756:	bf08      	it	eq
 8008758:	68ec      	ldreq	r4, [r5, #12]
 800875a:	e7ca      	b.n	80086f2 <__swbuf_r+0x1a>
 800875c:	4621      	mov	r1, r4
 800875e:	4628      	mov	r0, r5
 8008760:	f000 f81e 	bl	80087a0 <__swsetup_r>
 8008764:	2800      	cmp	r0, #0
 8008766:	d0cb      	beq.n	8008700 <__swbuf_r+0x28>
 8008768:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800876c:	e7ea      	b.n	8008744 <__swbuf_r+0x6c>
 800876e:	bf00      	nop
 8008770:	08009344 	.word	0x08009344
 8008774:	08009364 	.word	0x08009364
 8008778:	08009324 	.word	0x08009324

0800877c <_write_r>:
 800877c:	b538      	push	{r3, r4, r5, lr}
 800877e:	4604      	mov	r4, r0
 8008780:	4608      	mov	r0, r1
 8008782:	4611      	mov	r1, r2
 8008784:	2200      	movs	r2, #0
 8008786:	4d05      	ldr	r5, [pc, #20]	; (800879c <_write_r+0x20>)
 8008788:	602a      	str	r2, [r5, #0]
 800878a:	461a      	mov	r2, r3
 800878c:	f7f9 fcc0 	bl	8002110 <_write>
 8008790:	1c43      	adds	r3, r0, #1
 8008792:	d102      	bne.n	800879a <_write_r+0x1e>
 8008794:	682b      	ldr	r3, [r5, #0]
 8008796:	b103      	cbz	r3, 800879a <_write_r+0x1e>
 8008798:	6023      	str	r3, [r4, #0]
 800879a:	bd38      	pop	{r3, r4, r5, pc}
 800879c:	2000031c 	.word	0x2000031c

080087a0 <__swsetup_r>:
 80087a0:	4b32      	ldr	r3, [pc, #200]	; (800886c <__swsetup_r+0xcc>)
 80087a2:	b570      	push	{r4, r5, r6, lr}
 80087a4:	681d      	ldr	r5, [r3, #0]
 80087a6:	4606      	mov	r6, r0
 80087a8:	460c      	mov	r4, r1
 80087aa:	b125      	cbz	r5, 80087b6 <__swsetup_r+0x16>
 80087ac:	69ab      	ldr	r3, [r5, #24]
 80087ae:	b913      	cbnz	r3, 80087b6 <__swsetup_r+0x16>
 80087b0:	4628      	mov	r0, r5
 80087b2:	f7ff fb55 	bl	8007e60 <__sinit>
 80087b6:	4b2e      	ldr	r3, [pc, #184]	; (8008870 <__swsetup_r+0xd0>)
 80087b8:	429c      	cmp	r4, r3
 80087ba:	d10f      	bne.n	80087dc <__swsetup_r+0x3c>
 80087bc:	686c      	ldr	r4, [r5, #4]
 80087be:	89a3      	ldrh	r3, [r4, #12]
 80087c0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80087c4:	0719      	lsls	r1, r3, #28
 80087c6:	d42c      	bmi.n	8008822 <__swsetup_r+0x82>
 80087c8:	06dd      	lsls	r5, r3, #27
 80087ca:	d411      	bmi.n	80087f0 <__swsetup_r+0x50>
 80087cc:	2309      	movs	r3, #9
 80087ce:	6033      	str	r3, [r6, #0]
 80087d0:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80087d4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80087d8:	81a3      	strh	r3, [r4, #12]
 80087da:	e03e      	b.n	800885a <__swsetup_r+0xba>
 80087dc:	4b25      	ldr	r3, [pc, #148]	; (8008874 <__swsetup_r+0xd4>)
 80087de:	429c      	cmp	r4, r3
 80087e0:	d101      	bne.n	80087e6 <__swsetup_r+0x46>
 80087e2:	68ac      	ldr	r4, [r5, #8]
 80087e4:	e7eb      	b.n	80087be <__swsetup_r+0x1e>
 80087e6:	4b24      	ldr	r3, [pc, #144]	; (8008878 <__swsetup_r+0xd8>)
 80087e8:	429c      	cmp	r4, r3
 80087ea:	bf08      	it	eq
 80087ec:	68ec      	ldreq	r4, [r5, #12]
 80087ee:	e7e6      	b.n	80087be <__swsetup_r+0x1e>
 80087f0:	0758      	lsls	r0, r3, #29
 80087f2:	d512      	bpl.n	800881a <__swsetup_r+0x7a>
 80087f4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80087f6:	b141      	cbz	r1, 800880a <__swsetup_r+0x6a>
 80087f8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80087fc:	4299      	cmp	r1, r3
 80087fe:	d002      	beq.n	8008806 <__swsetup_r+0x66>
 8008800:	4630      	mov	r0, r6
 8008802:	f000 f99d 	bl	8008b40 <_free_r>
 8008806:	2300      	movs	r3, #0
 8008808:	6363      	str	r3, [r4, #52]	; 0x34
 800880a:	89a3      	ldrh	r3, [r4, #12]
 800880c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008810:	81a3      	strh	r3, [r4, #12]
 8008812:	2300      	movs	r3, #0
 8008814:	6063      	str	r3, [r4, #4]
 8008816:	6923      	ldr	r3, [r4, #16]
 8008818:	6023      	str	r3, [r4, #0]
 800881a:	89a3      	ldrh	r3, [r4, #12]
 800881c:	f043 0308 	orr.w	r3, r3, #8
 8008820:	81a3      	strh	r3, [r4, #12]
 8008822:	6923      	ldr	r3, [r4, #16]
 8008824:	b94b      	cbnz	r3, 800883a <__swsetup_r+0x9a>
 8008826:	89a3      	ldrh	r3, [r4, #12]
 8008828:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800882c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008830:	d003      	beq.n	800883a <__swsetup_r+0x9a>
 8008832:	4621      	mov	r1, r4
 8008834:	4630      	mov	r0, r6
 8008836:	f000 f929 	bl	8008a8c <__smakebuf_r>
 800883a:	89a0      	ldrh	r0, [r4, #12]
 800883c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008840:	f010 0301 	ands.w	r3, r0, #1
 8008844:	d00a      	beq.n	800885c <__swsetup_r+0xbc>
 8008846:	2300      	movs	r3, #0
 8008848:	60a3      	str	r3, [r4, #8]
 800884a:	6963      	ldr	r3, [r4, #20]
 800884c:	425b      	negs	r3, r3
 800884e:	61a3      	str	r3, [r4, #24]
 8008850:	6923      	ldr	r3, [r4, #16]
 8008852:	b943      	cbnz	r3, 8008866 <__swsetup_r+0xc6>
 8008854:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008858:	d1ba      	bne.n	80087d0 <__swsetup_r+0x30>
 800885a:	bd70      	pop	{r4, r5, r6, pc}
 800885c:	0781      	lsls	r1, r0, #30
 800885e:	bf58      	it	pl
 8008860:	6963      	ldrpl	r3, [r4, #20]
 8008862:	60a3      	str	r3, [r4, #8]
 8008864:	e7f4      	b.n	8008850 <__swsetup_r+0xb0>
 8008866:	2000      	movs	r0, #0
 8008868:	e7f7      	b.n	800885a <__swsetup_r+0xba>
 800886a:	bf00      	nop
 800886c:	200000a4 	.word	0x200000a4
 8008870:	08009344 	.word	0x08009344
 8008874:	08009364 	.word	0x08009364
 8008878:	08009324 	.word	0x08009324

0800887c <_close_r>:
 800887c:	b538      	push	{r3, r4, r5, lr}
 800887e:	2300      	movs	r3, #0
 8008880:	4d05      	ldr	r5, [pc, #20]	; (8008898 <_close_r+0x1c>)
 8008882:	4604      	mov	r4, r0
 8008884:	4608      	mov	r0, r1
 8008886:	602b      	str	r3, [r5, #0]
 8008888:	f7fa faef 	bl	8002e6a <_close>
 800888c:	1c43      	adds	r3, r0, #1
 800888e:	d102      	bne.n	8008896 <_close_r+0x1a>
 8008890:	682b      	ldr	r3, [r5, #0]
 8008892:	b103      	cbz	r3, 8008896 <_close_r+0x1a>
 8008894:	6023      	str	r3, [r4, #0]
 8008896:	bd38      	pop	{r3, r4, r5, pc}
 8008898:	2000031c 	.word	0x2000031c

0800889c <__sflush_r>:
 800889c:	898a      	ldrh	r2, [r1, #12]
 800889e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80088a2:	4605      	mov	r5, r0
 80088a4:	0710      	lsls	r0, r2, #28
 80088a6:	460c      	mov	r4, r1
 80088a8:	d458      	bmi.n	800895c <__sflush_r+0xc0>
 80088aa:	684b      	ldr	r3, [r1, #4]
 80088ac:	2b00      	cmp	r3, #0
 80088ae:	dc05      	bgt.n	80088bc <__sflush_r+0x20>
 80088b0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80088b2:	2b00      	cmp	r3, #0
 80088b4:	dc02      	bgt.n	80088bc <__sflush_r+0x20>
 80088b6:	2000      	movs	r0, #0
 80088b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80088bc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80088be:	2e00      	cmp	r6, #0
 80088c0:	d0f9      	beq.n	80088b6 <__sflush_r+0x1a>
 80088c2:	2300      	movs	r3, #0
 80088c4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80088c8:	682f      	ldr	r7, [r5, #0]
 80088ca:	602b      	str	r3, [r5, #0]
 80088cc:	d032      	beq.n	8008934 <__sflush_r+0x98>
 80088ce:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80088d0:	89a3      	ldrh	r3, [r4, #12]
 80088d2:	075a      	lsls	r2, r3, #29
 80088d4:	d505      	bpl.n	80088e2 <__sflush_r+0x46>
 80088d6:	6863      	ldr	r3, [r4, #4]
 80088d8:	1ac0      	subs	r0, r0, r3
 80088da:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80088dc:	b10b      	cbz	r3, 80088e2 <__sflush_r+0x46>
 80088de:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80088e0:	1ac0      	subs	r0, r0, r3
 80088e2:	2300      	movs	r3, #0
 80088e4:	4602      	mov	r2, r0
 80088e6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80088e8:	4628      	mov	r0, r5
 80088ea:	6a21      	ldr	r1, [r4, #32]
 80088ec:	47b0      	blx	r6
 80088ee:	1c43      	adds	r3, r0, #1
 80088f0:	89a3      	ldrh	r3, [r4, #12]
 80088f2:	d106      	bne.n	8008902 <__sflush_r+0x66>
 80088f4:	6829      	ldr	r1, [r5, #0]
 80088f6:	291d      	cmp	r1, #29
 80088f8:	d82c      	bhi.n	8008954 <__sflush_r+0xb8>
 80088fa:	4a2a      	ldr	r2, [pc, #168]	; (80089a4 <__sflush_r+0x108>)
 80088fc:	40ca      	lsrs	r2, r1
 80088fe:	07d6      	lsls	r6, r2, #31
 8008900:	d528      	bpl.n	8008954 <__sflush_r+0xb8>
 8008902:	2200      	movs	r2, #0
 8008904:	6062      	str	r2, [r4, #4]
 8008906:	6922      	ldr	r2, [r4, #16]
 8008908:	04d9      	lsls	r1, r3, #19
 800890a:	6022      	str	r2, [r4, #0]
 800890c:	d504      	bpl.n	8008918 <__sflush_r+0x7c>
 800890e:	1c42      	adds	r2, r0, #1
 8008910:	d101      	bne.n	8008916 <__sflush_r+0x7a>
 8008912:	682b      	ldr	r3, [r5, #0]
 8008914:	b903      	cbnz	r3, 8008918 <__sflush_r+0x7c>
 8008916:	6560      	str	r0, [r4, #84]	; 0x54
 8008918:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800891a:	602f      	str	r7, [r5, #0]
 800891c:	2900      	cmp	r1, #0
 800891e:	d0ca      	beq.n	80088b6 <__sflush_r+0x1a>
 8008920:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008924:	4299      	cmp	r1, r3
 8008926:	d002      	beq.n	800892e <__sflush_r+0x92>
 8008928:	4628      	mov	r0, r5
 800892a:	f000 f909 	bl	8008b40 <_free_r>
 800892e:	2000      	movs	r0, #0
 8008930:	6360      	str	r0, [r4, #52]	; 0x34
 8008932:	e7c1      	b.n	80088b8 <__sflush_r+0x1c>
 8008934:	6a21      	ldr	r1, [r4, #32]
 8008936:	2301      	movs	r3, #1
 8008938:	4628      	mov	r0, r5
 800893a:	47b0      	blx	r6
 800893c:	1c41      	adds	r1, r0, #1
 800893e:	d1c7      	bne.n	80088d0 <__sflush_r+0x34>
 8008940:	682b      	ldr	r3, [r5, #0]
 8008942:	2b00      	cmp	r3, #0
 8008944:	d0c4      	beq.n	80088d0 <__sflush_r+0x34>
 8008946:	2b1d      	cmp	r3, #29
 8008948:	d001      	beq.n	800894e <__sflush_r+0xb2>
 800894a:	2b16      	cmp	r3, #22
 800894c:	d101      	bne.n	8008952 <__sflush_r+0xb6>
 800894e:	602f      	str	r7, [r5, #0]
 8008950:	e7b1      	b.n	80088b6 <__sflush_r+0x1a>
 8008952:	89a3      	ldrh	r3, [r4, #12]
 8008954:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008958:	81a3      	strh	r3, [r4, #12]
 800895a:	e7ad      	b.n	80088b8 <__sflush_r+0x1c>
 800895c:	690f      	ldr	r7, [r1, #16]
 800895e:	2f00      	cmp	r7, #0
 8008960:	d0a9      	beq.n	80088b6 <__sflush_r+0x1a>
 8008962:	0793      	lsls	r3, r2, #30
 8008964:	bf18      	it	ne
 8008966:	2300      	movne	r3, #0
 8008968:	680e      	ldr	r6, [r1, #0]
 800896a:	bf08      	it	eq
 800896c:	694b      	ldreq	r3, [r1, #20]
 800896e:	eba6 0807 	sub.w	r8, r6, r7
 8008972:	600f      	str	r7, [r1, #0]
 8008974:	608b      	str	r3, [r1, #8]
 8008976:	f1b8 0f00 	cmp.w	r8, #0
 800897a:	dd9c      	ble.n	80088b6 <__sflush_r+0x1a>
 800897c:	4643      	mov	r3, r8
 800897e:	463a      	mov	r2, r7
 8008980:	4628      	mov	r0, r5
 8008982:	6a21      	ldr	r1, [r4, #32]
 8008984:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008986:	47b0      	blx	r6
 8008988:	2800      	cmp	r0, #0
 800898a:	dc06      	bgt.n	800899a <__sflush_r+0xfe>
 800898c:	89a3      	ldrh	r3, [r4, #12]
 800898e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008992:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008996:	81a3      	strh	r3, [r4, #12]
 8008998:	e78e      	b.n	80088b8 <__sflush_r+0x1c>
 800899a:	4407      	add	r7, r0
 800899c:	eba8 0800 	sub.w	r8, r8, r0
 80089a0:	e7e9      	b.n	8008976 <__sflush_r+0xda>
 80089a2:	bf00      	nop
 80089a4:	20400001 	.word	0x20400001

080089a8 <_fflush_r>:
 80089a8:	b538      	push	{r3, r4, r5, lr}
 80089aa:	690b      	ldr	r3, [r1, #16]
 80089ac:	4605      	mov	r5, r0
 80089ae:	460c      	mov	r4, r1
 80089b0:	b913      	cbnz	r3, 80089b8 <_fflush_r+0x10>
 80089b2:	2500      	movs	r5, #0
 80089b4:	4628      	mov	r0, r5
 80089b6:	bd38      	pop	{r3, r4, r5, pc}
 80089b8:	b118      	cbz	r0, 80089c2 <_fflush_r+0x1a>
 80089ba:	6983      	ldr	r3, [r0, #24]
 80089bc:	b90b      	cbnz	r3, 80089c2 <_fflush_r+0x1a>
 80089be:	f7ff fa4f 	bl	8007e60 <__sinit>
 80089c2:	4b14      	ldr	r3, [pc, #80]	; (8008a14 <_fflush_r+0x6c>)
 80089c4:	429c      	cmp	r4, r3
 80089c6:	d11b      	bne.n	8008a00 <_fflush_r+0x58>
 80089c8:	686c      	ldr	r4, [r5, #4]
 80089ca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80089ce:	2b00      	cmp	r3, #0
 80089d0:	d0ef      	beq.n	80089b2 <_fflush_r+0xa>
 80089d2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80089d4:	07d0      	lsls	r0, r2, #31
 80089d6:	d404      	bmi.n	80089e2 <_fflush_r+0x3a>
 80089d8:	0599      	lsls	r1, r3, #22
 80089da:	d402      	bmi.n	80089e2 <_fflush_r+0x3a>
 80089dc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80089de:	f7ff fadd 	bl	8007f9c <__retarget_lock_acquire_recursive>
 80089e2:	4628      	mov	r0, r5
 80089e4:	4621      	mov	r1, r4
 80089e6:	f7ff ff59 	bl	800889c <__sflush_r>
 80089ea:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80089ec:	4605      	mov	r5, r0
 80089ee:	07da      	lsls	r2, r3, #31
 80089f0:	d4e0      	bmi.n	80089b4 <_fflush_r+0xc>
 80089f2:	89a3      	ldrh	r3, [r4, #12]
 80089f4:	059b      	lsls	r3, r3, #22
 80089f6:	d4dd      	bmi.n	80089b4 <_fflush_r+0xc>
 80089f8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80089fa:	f7ff fad0 	bl	8007f9e <__retarget_lock_release_recursive>
 80089fe:	e7d9      	b.n	80089b4 <_fflush_r+0xc>
 8008a00:	4b05      	ldr	r3, [pc, #20]	; (8008a18 <_fflush_r+0x70>)
 8008a02:	429c      	cmp	r4, r3
 8008a04:	d101      	bne.n	8008a0a <_fflush_r+0x62>
 8008a06:	68ac      	ldr	r4, [r5, #8]
 8008a08:	e7df      	b.n	80089ca <_fflush_r+0x22>
 8008a0a:	4b04      	ldr	r3, [pc, #16]	; (8008a1c <_fflush_r+0x74>)
 8008a0c:	429c      	cmp	r4, r3
 8008a0e:	bf08      	it	eq
 8008a10:	68ec      	ldreq	r4, [r5, #12]
 8008a12:	e7da      	b.n	80089ca <_fflush_r+0x22>
 8008a14:	08009344 	.word	0x08009344
 8008a18:	08009364 	.word	0x08009364
 8008a1c:	08009324 	.word	0x08009324

08008a20 <_lseek_r>:
 8008a20:	b538      	push	{r3, r4, r5, lr}
 8008a22:	4604      	mov	r4, r0
 8008a24:	4608      	mov	r0, r1
 8008a26:	4611      	mov	r1, r2
 8008a28:	2200      	movs	r2, #0
 8008a2a:	4d05      	ldr	r5, [pc, #20]	; (8008a40 <_lseek_r+0x20>)
 8008a2c:	602a      	str	r2, [r5, #0]
 8008a2e:	461a      	mov	r2, r3
 8008a30:	f7fa fa3f 	bl	8002eb2 <_lseek>
 8008a34:	1c43      	adds	r3, r0, #1
 8008a36:	d102      	bne.n	8008a3e <_lseek_r+0x1e>
 8008a38:	682b      	ldr	r3, [r5, #0]
 8008a3a:	b103      	cbz	r3, 8008a3e <_lseek_r+0x1e>
 8008a3c:	6023      	str	r3, [r4, #0]
 8008a3e:	bd38      	pop	{r3, r4, r5, pc}
 8008a40:	2000031c 	.word	0x2000031c

08008a44 <__swhatbuf_r>:
 8008a44:	b570      	push	{r4, r5, r6, lr}
 8008a46:	460e      	mov	r6, r1
 8008a48:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008a4c:	4614      	mov	r4, r2
 8008a4e:	2900      	cmp	r1, #0
 8008a50:	461d      	mov	r5, r3
 8008a52:	b096      	sub	sp, #88	; 0x58
 8008a54:	da07      	bge.n	8008a66 <__swhatbuf_r+0x22>
 8008a56:	2300      	movs	r3, #0
 8008a58:	602b      	str	r3, [r5, #0]
 8008a5a:	89b3      	ldrh	r3, [r6, #12]
 8008a5c:	061a      	lsls	r2, r3, #24
 8008a5e:	d410      	bmi.n	8008a82 <__swhatbuf_r+0x3e>
 8008a60:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008a64:	e00e      	b.n	8008a84 <__swhatbuf_r+0x40>
 8008a66:	466a      	mov	r2, sp
 8008a68:	f000 f8c8 	bl	8008bfc <_fstat_r>
 8008a6c:	2800      	cmp	r0, #0
 8008a6e:	dbf2      	blt.n	8008a56 <__swhatbuf_r+0x12>
 8008a70:	9a01      	ldr	r2, [sp, #4]
 8008a72:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8008a76:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8008a7a:	425a      	negs	r2, r3
 8008a7c:	415a      	adcs	r2, r3
 8008a7e:	602a      	str	r2, [r5, #0]
 8008a80:	e7ee      	b.n	8008a60 <__swhatbuf_r+0x1c>
 8008a82:	2340      	movs	r3, #64	; 0x40
 8008a84:	2000      	movs	r0, #0
 8008a86:	6023      	str	r3, [r4, #0]
 8008a88:	b016      	add	sp, #88	; 0x58
 8008a8a:	bd70      	pop	{r4, r5, r6, pc}

08008a8c <__smakebuf_r>:
 8008a8c:	898b      	ldrh	r3, [r1, #12]
 8008a8e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008a90:	079d      	lsls	r5, r3, #30
 8008a92:	4606      	mov	r6, r0
 8008a94:	460c      	mov	r4, r1
 8008a96:	d507      	bpl.n	8008aa8 <__smakebuf_r+0x1c>
 8008a98:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008a9c:	6023      	str	r3, [r4, #0]
 8008a9e:	6123      	str	r3, [r4, #16]
 8008aa0:	2301      	movs	r3, #1
 8008aa2:	6163      	str	r3, [r4, #20]
 8008aa4:	b002      	add	sp, #8
 8008aa6:	bd70      	pop	{r4, r5, r6, pc}
 8008aa8:	466a      	mov	r2, sp
 8008aaa:	ab01      	add	r3, sp, #4
 8008aac:	f7ff ffca 	bl	8008a44 <__swhatbuf_r>
 8008ab0:	9900      	ldr	r1, [sp, #0]
 8008ab2:	4605      	mov	r5, r0
 8008ab4:	4630      	mov	r0, r6
 8008ab6:	f7ff fa73 	bl	8007fa0 <_malloc_r>
 8008aba:	b948      	cbnz	r0, 8008ad0 <__smakebuf_r+0x44>
 8008abc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008ac0:	059a      	lsls	r2, r3, #22
 8008ac2:	d4ef      	bmi.n	8008aa4 <__smakebuf_r+0x18>
 8008ac4:	f023 0303 	bic.w	r3, r3, #3
 8008ac8:	f043 0302 	orr.w	r3, r3, #2
 8008acc:	81a3      	strh	r3, [r4, #12]
 8008ace:	e7e3      	b.n	8008a98 <__smakebuf_r+0xc>
 8008ad0:	4b0d      	ldr	r3, [pc, #52]	; (8008b08 <__smakebuf_r+0x7c>)
 8008ad2:	62b3      	str	r3, [r6, #40]	; 0x28
 8008ad4:	89a3      	ldrh	r3, [r4, #12]
 8008ad6:	6020      	str	r0, [r4, #0]
 8008ad8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008adc:	81a3      	strh	r3, [r4, #12]
 8008ade:	9b00      	ldr	r3, [sp, #0]
 8008ae0:	6120      	str	r0, [r4, #16]
 8008ae2:	6163      	str	r3, [r4, #20]
 8008ae4:	9b01      	ldr	r3, [sp, #4]
 8008ae6:	b15b      	cbz	r3, 8008b00 <__smakebuf_r+0x74>
 8008ae8:	4630      	mov	r0, r6
 8008aea:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008aee:	f000 f897 	bl	8008c20 <_isatty_r>
 8008af2:	b128      	cbz	r0, 8008b00 <__smakebuf_r+0x74>
 8008af4:	89a3      	ldrh	r3, [r4, #12]
 8008af6:	f023 0303 	bic.w	r3, r3, #3
 8008afa:	f043 0301 	orr.w	r3, r3, #1
 8008afe:	81a3      	strh	r3, [r4, #12]
 8008b00:	89a0      	ldrh	r0, [r4, #12]
 8008b02:	4305      	orrs	r5, r0
 8008b04:	81a5      	strh	r5, [r4, #12]
 8008b06:	e7cd      	b.n	8008aa4 <__smakebuf_r+0x18>
 8008b08:	08007df9 	.word	0x08007df9

08008b0c <memchr>:
 8008b0c:	4603      	mov	r3, r0
 8008b0e:	b510      	push	{r4, lr}
 8008b10:	b2c9      	uxtb	r1, r1
 8008b12:	4402      	add	r2, r0
 8008b14:	4293      	cmp	r3, r2
 8008b16:	4618      	mov	r0, r3
 8008b18:	d101      	bne.n	8008b1e <memchr+0x12>
 8008b1a:	2000      	movs	r0, #0
 8008b1c:	e003      	b.n	8008b26 <memchr+0x1a>
 8008b1e:	7804      	ldrb	r4, [r0, #0]
 8008b20:	3301      	adds	r3, #1
 8008b22:	428c      	cmp	r4, r1
 8008b24:	d1f6      	bne.n	8008b14 <memchr+0x8>
 8008b26:	bd10      	pop	{r4, pc}

08008b28 <__malloc_lock>:
 8008b28:	4801      	ldr	r0, [pc, #4]	; (8008b30 <__malloc_lock+0x8>)
 8008b2a:	f7ff ba37 	b.w	8007f9c <__retarget_lock_acquire_recursive>
 8008b2e:	bf00      	nop
 8008b30:	20000314 	.word	0x20000314

08008b34 <__malloc_unlock>:
 8008b34:	4801      	ldr	r0, [pc, #4]	; (8008b3c <__malloc_unlock+0x8>)
 8008b36:	f7ff ba32 	b.w	8007f9e <__retarget_lock_release_recursive>
 8008b3a:	bf00      	nop
 8008b3c:	20000314 	.word	0x20000314

08008b40 <_free_r>:
 8008b40:	b538      	push	{r3, r4, r5, lr}
 8008b42:	4605      	mov	r5, r0
 8008b44:	2900      	cmp	r1, #0
 8008b46:	d043      	beq.n	8008bd0 <_free_r+0x90>
 8008b48:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008b4c:	1f0c      	subs	r4, r1, #4
 8008b4e:	2b00      	cmp	r3, #0
 8008b50:	bfb8      	it	lt
 8008b52:	18e4      	addlt	r4, r4, r3
 8008b54:	f7ff ffe8 	bl	8008b28 <__malloc_lock>
 8008b58:	4a1e      	ldr	r2, [pc, #120]	; (8008bd4 <_free_r+0x94>)
 8008b5a:	6813      	ldr	r3, [r2, #0]
 8008b5c:	4610      	mov	r0, r2
 8008b5e:	b933      	cbnz	r3, 8008b6e <_free_r+0x2e>
 8008b60:	6063      	str	r3, [r4, #4]
 8008b62:	6014      	str	r4, [r2, #0]
 8008b64:	4628      	mov	r0, r5
 8008b66:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008b6a:	f7ff bfe3 	b.w	8008b34 <__malloc_unlock>
 8008b6e:	42a3      	cmp	r3, r4
 8008b70:	d90a      	bls.n	8008b88 <_free_r+0x48>
 8008b72:	6821      	ldr	r1, [r4, #0]
 8008b74:	1862      	adds	r2, r4, r1
 8008b76:	4293      	cmp	r3, r2
 8008b78:	bf01      	itttt	eq
 8008b7a:	681a      	ldreq	r2, [r3, #0]
 8008b7c:	685b      	ldreq	r3, [r3, #4]
 8008b7e:	1852      	addeq	r2, r2, r1
 8008b80:	6022      	streq	r2, [r4, #0]
 8008b82:	6063      	str	r3, [r4, #4]
 8008b84:	6004      	str	r4, [r0, #0]
 8008b86:	e7ed      	b.n	8008b64 <_free_r+0x24>
 8008b88:	461a      	mov	r2, r3
 8008b8a:	685b      	ldr	r3, [r3, #4]
 8008b8c:	b10b      	cbz	r3, 8008b92 <_free_r+0x52>
 8008b8e:	42a3      	cmp	r3, r4
 8008b90:	d9fa      	bls.n	8008b88 <_free_r+0x48>
 8008b92:	6811      	ldr	r1, [r2, #0]
 8008b94:	1850      	adds	r0, r2, r1
 8008b96:	42a0      	cmp	r0, r4
 8008b98:	d10b      	bne.n	8008bb2 <_free_r+0x72>
 8008b9a:	6820      	ldr	r0, [r4, #0]
 8008b9c:	4401      	add	r1, r0
 8008b9e:	1850      	adds	r0, r2, r1
 8008ba0:	4283      	cmp	r3, r0
 8008ba2:	6011      	str	r1, [r2, #0]
 8008ba4:	d1de      	bne.n	8008b64 <_free_r+0x24>
 8008ba6:	6818      	ldr	r0, [r3, #0]
 8008ba8:	685b      	ldr	r3, [r3, #4]
 8008baa:	4401      	add	r1, r0
 8008bac:	6011      	str	r1, [r2, #0]
 8008bae:	6053      	str	r3, [r2, #4]
 8008bb0:	e7d8      	b.n	8008b64 <_free_r+0x24>
 8008bb2:	d902      	bls.n	8008bba <_free_r+0x7a>
 8008bb4:	230c      	movs	r3, #12
 8008bb6:	602b      	str	r3, [r5, #0]
 8008bb8:	e7d4      	b.n	8008b64 <_free_r+0x24>
 8008bba:	6820      	ldr	r0, [r4, #0]
 8008bbc:	1821      	adds	r1, r4, r0
 8008bbe:	428b      	cmp	r3, r1
 8008bc0:	bf01      	itttt	eq
 8008bc2:	6819      	ldreq	r1, [r3, #0]
 8008bc4:	685b      	ldreq	r3, [r3, #4]
 8008bc6:	1809      	addeq	r1, r1, r0
 8008bc8:	6021      	streq	r1, [r4, #0]
 8008bca:	6063      	str	r3, [r4, #4]
 8008bcc:	6054      	str	r4, [r2, #4]
 8008bce:	e7c9      	b.n	8008b64 <_free_r+0x24>
 8008bd0:	bd38      	pop	{r3, r4, r5, pc}
 8008bd2:	bf00      	nop
 8008bd4:	20000150 	.word	0x20000150

08008bd8 <_read_r>:
 8008bd8:	b538      	push	{r3, r4, r5, lr}
 8008bda:	4604      	mov	r4, r0
 8008bdc:	4608      	mov	r0, r1
 8008bde:	4611      	mov	r1, r2
 8008be0:	2200      	movs	r2, #0
 8008be2:	4d05      	ldr	r5, [pc, #20]	; (8008bf8 <_read_r+0x20>)
 8008be4:	602a      	str	r2, [r5, #0]
 8008be6:	461a      	mov	r2, r3
 8008be8:	f7fa f922 	bl	8002e30 <_read>
 8008bec:	1c43      	adds	r3, r0, #1
 8008bee:	d102      	bne.n	8008bf6 <_read_r+0x1e>
 8008bf0:	682b      	ldr	r3, [r5, #0]
 8008bf2:	b103      	cbz	r3, 8008bf6 <_read_r+0x1e>
 8008bf4:	6023      	str	r3, [r4, #0]
 8008bf6:	bd38      	pop	{r3, r4, r5, pc}
 8008bf8:	2000031c 	.word	0x2000031c

08008bfc <_fstat_r>:
 8008bfc:	b538      	push	{r3, r4, r5, lr}
 8008bfe:	2300      	movs	r3, #0
 8008c00:	4d06      	ldr	r5, [pc, #24]	; (8008c1c <_fstat_r+0x20>)
 8008c02:	4604      	mov	r4, r0
 8008c04:	4608      	mov	r0, r1
 8008c06:	4611      	mov	r1, r2
 8008c08:	602b      	str	r3, [r5, #0]
 8008c0a:	f7fa f939 	bl	8002e80 <_fstat>
 8008c0e:	1c43      	adds	r3, r0, #1
 8008c10:	d102      	bne.n	8008c18 <_fstat_r+0x1c>
 8008c12:	682b      	ldr	r3, [r5, #0]
 8008c14:	b103      	cbz	r3, 8008c18 <_fstat_r+0x1c>
 8008c16:	6023      	str	r3, [r4, #0]
 8008c18:	bd38      	pop	{r3, r4, r5, pc}
 8008c1a:	bf00      	nop
 8008c1c:	2000031c 	.word	0x2000031c

08008c20 <_isatty_r>:
 8008c20:	b538      	push	{r3, r4, r5, lr}
 8008c22:	2300      	movs	r3, #0
 8008c24:	4d05      	ldr	r5, [pc, #20]	; (8008c3c <_isatty_r+0x1c>)
 8008c26:	4604      	mov	r4, r0
 8008c28:	4608      	mov	r0, r1
 8008c2a:	602b      	str	r3, [r5, #0]
 8008c2c:	f7fa f937 	bl	8002e9e <_isatty>
 8008c30:	1c43      	adds	r3, r0, #1
 8008c32:	d102      	bne.n	8008c3a <_isatty_r+0x1a>
 8008c34:	682b      	ldr	r3, [r5, #0]
 8008c36:	b103      	cbz	r3, 8008c3a <_isatty_r+0x1a>
 8008c38:	6023      	str	r3, [r4, #0]
 8008c3a:	bd38      	pop	{r3, r4, r5, pc}
 8008c3c:	2000031c 	.word	0x2000031c

08008c40 <atan>:
 8008c40:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c44:	4bb6      	ldr	r3, [pc, #728]	; (8008f20 <atan+0x2e0>)
 8008c46:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8008c4a:	429e      	cmp	r6, r3
 8008c4c:	4604      	mov	r4, r0
 8008c4e:	460d      	mov	r5, r1
 8008c50:	468b      	mov	fp, r1
 8008c52:	dd17      	ble.n	8008c84 <atan+0x44>
 8008c54:	4bb3      	ldr	r3, [pc, #716]	; (8008f24 <atan+0x2e4>)
 8008c56:	429e      	cmp	r6, r3
 8008c58:	dc01      	bgt.n	8008c5e <atan+0x1e>
 8008c5a:	d109      	bne.n	8008c70 <atan+0x30>
 8008c5c:	b140      	cbz	r0, 8008c70 <atan+0x30>
 8008c5e:	4622      	mov	r2, r4
 8008c60:	462b      	mov	r3, r5
 8008c62:	4620      	mov	r0, r4
 8008c64:	4629      	mov	r1, r5
 8008c66:	f7f7 fae5 	bl	8000234 <__adddf3>
 8008c6a:	4604      	mov	r4, r0
 8008c6c:	460d      	mov	r5, r1
 8008c6e:	e005      	b.n	8008c7c <atan+0x3c>
 8008c70:	f1bb 0f00 	cmp.w	fp, #0
 8008c74:	4cac      	ldr	r4, [pc, #688]	; (8008f28 <atan+0x2e8>)
 8008c76:	f300 8121 	bgt.w	8008ebc <atan+0x27c>
 8008c7a:	4dac      	ldr	r5, [pc, #688]	; (8008f2c <atan+0x2ec>)
 8008c7c:	4620      	mov	r0, r4
 8008c7e:	4629      	mov	r1, r5
 8008c80:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008c84:	4baa      	ldr	r3, [pc, #680]	; (8008f30 <atan+0x2f0>)
 8008c86:	429e      	cmp	r6, r3
 8008c88:	dc11      	bgt.n	8008cae <atan+0x6e>
 8008c8a:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 8008c8e:	429e      	cmp	r6, r3
 8008c90:	dc0a      	bgt.n	8008ca8 <atan+0x68>
 8008c92:	a38b      	add	r3, pc, #556	; (adr r3, 8008ec0 <atan+0x280>)
 8008c94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c98:	f7f7 facc 	bl	8000234 <__adddf3>
 8008c9c:	2200      	movs	r2, #0
 8008c9e:	4ba5      	ldr	r3, [pc, #660]	; (8008f34 <atan+0x2f4>)
 8008ca0:	f7f7 ff0e 	bl	8000ac0 <__aeabi_dcmpgt>
 8008ca4:	2800      	cmp	r0, #0
 8008ca6:	d1e9      	bne.n	8008c7c <atan+0x3c>
 8008ca8:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 8008cac:	e027      	b.n	8008cfe <atan+0xbe>
 8008cae:	f000 f951 	bl	8008f54 <fabs>
 8008cb2:	4ba1      	ldr	r3, [pc, #644]	; (8008f38 <atan+0x2f8>)
 8008cb4:	4604      	mov	r4, r0
 8008cb6:	429e      	cmp	r6, r3
 8008cb8:	460d      	mov	r5, r1
 8008cba:	f300 80b8 	bgt.w	8008e2e <atan+0x1ee>
 8008cbe:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 8008cc2:	429e      	cmp	r6, r3
 8008cc4:	f300 809c 	bgt.w	8008e00 <atan+0x1c0>
 8008cc8:	4602      	mov	r2, r0
 8008cca:	460b      	mov	r3, r1
 8008ccc:	f7f7 fab2 	bl	8000234 <__adddf3>
 8008cd0:	2200      	movs	r2, #0
 8008cd2:	4b98      	ldr	r3, [pc, #608]	; (8008f34 <atan+0x2f4>)
 8008cd4:	f7f7 faac 	bl	8000230 <__aeabi_dsub>
 8008cd8:	2200      	movs	r2, #0
 8008cda:	4606      	mov	r6, r0
 8008cdc:	460f      	mov	r7, r1
 8008cde:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8008ce2:	4620      	mov	r0, r4
 8008ce4:	4629      	mov	r1, r5
 8008ce6:	f7f7 faa5 	bl	8000234 <__adddf3>
 8008cea:	4602      	mov	r2, r0
 8008cec:	460b      	mov	r3, r1
 8008cee:	4630      	mov	r0, r6
 8008cf0:	4639      	mov	r1, r7
 8008cf2:	f7f7 fd7f 	bl	80007f4 <__aeabi_ddiv>
 8008cf6:	f04f 0a00 	mov.w	sl, #0
 8008cfa:	4604      	mov	r4, r0
 8008cfc:	460d      	mov	r5, r1
 8008cfe:	4622      	mov	r2, r4
 8008d00:	462b      	mov	r3, r5
 8008d02:	4620      	mov	r0, r4
 8008d04:	4629      	mov	r1, r5
 8008d06:	f7f7 fc4b 	bl	80005a0 <__aeabi_dmul>
 8008d0a:	4602      	mov	r2, r0
 8008d0c:	460b      	mov	r3, r1
 8008d0e:	4680      	mov	r8, r0
 8008d10:	4689      	mov	r9, r1
 8008d12:	f7f7 fc45 	bl	80005a0 <__aeabi_dmul>
 8008d16:	a36c      	add	r3, pc, #432	; (adr r3, 8008ec8 <atan+0x288>)
 8008d18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d1c:	4606      	mov	r6, r0
 8008d1e:	460f      	mov	r7, r1
 8008d20:	f7f7 fc3e 	bl	80005a0 <__aeabi_dmul>
 8008d24:	a36a      	add	r3, pc, #424	; (adr r3, 8008ed0 <atan+0x290>)
 8008d26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d2a:	f7f7 fa83 	bl	8000234 <__adddf3>
 8008d2e:	4632      	mov	r2, r6
 8008d30:	463b      	mov	r3, r7
 8008d32:	f7f7 fc35 	bl	80005a0 <__aeabi_dmul>
 8008d36:	a368      	add	r3, pc, #416	; (adr r3, 8008ed8 <atan+0x298>)
 8008d38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d3c:	f7f7 fa7a 	bl	8000234 <__adddf3>
 8008d40:	4632      	mov	r2, r6
 8008d42:	463b      	mov	r3, r7
 8008d44:	f7f7 fc2c 	bl	80005a0 <__aeabi_dmul>
 8008d48:	a365      	add	r3, pc, #404	; (adr r3, 8008ee0 <atan+0x2a0>)
 8008d4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d4e:	f7f7 fa71 	bl	8000234 <__adddf3>
 8008d52:	4632      	mov	r2, r6
 8008d54:	463b      	mov	r3, r7
 8008d56:	f7f7 fc23 	bl	80005a0 <__aeabi_dmul>
 8008d5a:	a363      	add	r3, pc, #396	; (adr r3, 8008ee8 <atan+0x2a8>)
 8008d5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d60:	f7f7 fa68 	bl	8000234 <__adddf3>
 8008d64:	4632      	mov	r2, r6
 8008d66:	463b      	mov	r3, r7
 8008d68:	f7f7 fc1a 	bl	80005a0 <__aeabi_dmul>
 8008d6c:	a360      	add	r3, pc, #384	; (adr r3, 8008ef0 <atan+0x2b0>)
 8008d6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d72:	f7f7 fa5f 	bl	8000234 <__adddf3>
 8008d76:	4642      	mov	r2, r8
 8008d78:	464b      	mov	r3, r9
 8008d7a:	f7f7 fc11 	bl	80005a0 <__aeabi_dmul>
 8008d7e:	a35e      	add	r3, pc, #376	; (adr r3, 8008ef8 <atan+0x2b8>)
 8008d80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d84:	4680      	mov	r8, r0
 8008d86:	4689      	mov	r9, r1
 8008d88:	4630      	mov	r0, r6
 8008d8a:	4639      	mov	r1, r7
 8008d8c:	f7f7 fc08 	bl	80005a0 <__aeabi_dmul>
 8008d90:	a35b      	add	r3, pc, #364	; (adr r3, 8008f00 <atan+0x2c0>)
 8008d92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d96:	f7f7 fa4b 	bl	8000230 <__aeabi_dsub>
 8008d9a:	4632      	mov	r2, r6
 8008d9c:	463b      	mov	r3, r7
 8008d9e:	f7f7 fbff 	bl	80005a0 <__aeabi_dmul>
 8008da2:	a359      	add	r3, pc, #356	; (adr r3, 8008f08 <atan+0x2c8>)
 8008da4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008da8:	f7f7 fa42 	bl	8000230 <__aeabi_dsub>
 8008dac:	4632      	mov	r2, r6
 8008dae:	463b      	mov	r3, r7
 8008db0:	f7f7 fbf6 	bl	80005a0 <__aeabi_dmul>
 8008db4:	a356      	add	r3, pc, #344	; (adr r3, 8008f10 <atan+0x2d0>)
 8008db6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008dba:	f7f7 fa39 	bl	8000230 <__aeabi_dsub>
 8008dbe:	4632      	mov	r2, r6
 8008dc0:	463b      	mov	r3, r7
 8008dc2:	f7f7 fbed 	bl	80005a0 <__aeabi_dmul>
 8008dc6:	a354      	add	r3, pc, #336	; (adr r3, 8008f18 <atan+0x2d8>)
 8008dc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008dcc:	f7f7 fa30 	bl	8000230 <__aeabi_dsub>
 8008dd0:	4632      	mov	r2, r6
 8008dd2:	463b      	mov	r3, r7
 8008dd4:	f7f7 fbe4 	bl	80005a0 <__aeabi_dmul>
 8008dd8:	4602      	mov	r2, r0
 8008dda:	460b      	mov	r3, r1
 8008ddc:	4640      	mov	r0, r8
 8008dde:	4649      	mov	r1, r9
 8008de0:	f7f7 fa28 	bl	8000234 <__adddf3>
 8008de4:	4622      	mov	r2, r4
 8008de6:	462b      	mov	r3, r5
 8008de8:	f7f7 fbda 	bl	80005a0 <__aeabi_dmul>
 8008dec:	f1ba 3fff 	cmp.w	sl, #4294967295	; 0xffffffff
 8008df0:	4602      	mov	r2, r0
 8008df2:	460b      	mov	r3, r1
 8008df4:	d144      	bne.n	8008e80 <atan+0x240>
 8008df6:	4620      	mov	r0, r4
 8008df8:	4629      	mov	r1, r5
 8008dfa:	f7f7 fa19 	bl	8000230 <__aeabi_dsub>
 8008dfe:	e734      	b.n	8008c6a <atan+0x2a>
 8008e00:	2200      	movs	r2, #0
 8008e02:	4b4c      	ldr	r3, [pc, #304]	; (8008f34 <atan+0x2f4>)
 8008e04:	f7f7 fa14 	bl	8000230 <__aeabi_dsub>
 8008e08:	2200      	movs	r2, #0
 8008e0a:	4606      	mov	r6, r0
 8008e0c:	460f      	mov	r7, r1
 8008e0e:	4620      	mov	r0, r4
 8008e10:	4629      	mov	r1, r5
 8008e12:	4b48      	ldr	r3, [pc, #288]	; (8008f34 <atan+0x2f4>)
 8008e14:	f7f7 fa0e 	bl	8000234 <__adddf3>
 8008e18:	4602      	mov	r2, r0
 8008e1a:	460b      	mov	r3, r1
 8008e1c:	4630      	mov	r0, r6
 8008e1e:	4639      	mov	r1, r7
 8008e20:	f7f7 fce8 	bl	80007f4 <__aeabi_ddiv>
 8008e24:	f04f 0a01 	mov.w	sl, #1
 8008e28:	4604      	mov	r4, r0
 8008e2a:	460d      	mov	r5, r1
 8008e2c:	e767      	b.n	8008cfe <atan+0xbe>
 8008e2e:	4b43      	ldr	r3, [pc, #268]	; (8008f3c <atan+0x2fc>)
 8008e30:	429e      	cmp	r6, r3
 8008e32:	da1a      	bge.n	8008e6a <atan+0x22a>
 8008e34:	2200      	movs	r2, #0
 8008e36:	4b42      	ldr	r3, [pc, #264]	; (8008f40 <atan+0x300>)
 8008e38:	f7f7 f9fa 	bl	8000230 <__aeabi_dsub>
 8008e3c:	2200      	movs	r2, #0
 8008e3e:	4606      	mov	r6, r0
 8008e40:	460f      	mov	r7, r1
 8008e42:	4620      	mov	r0, r4
 8008e44:	4629      	mov	r1, r5
 8008e46:	4b3e      	ldr	r3, [pc, #248]	; (8008f40 <atan+0x300>)
 8008e48:	f7f7 fbaa 	bl	80005a0 <__aeabi_dmul>
 8008e4c:	2200      	movs	r2, #0
 8008e4e:	4b39      	ldr	r3, [pc, #228]	; (8008f34 <atan+0x2f4>)
 8008e50:	f7f7 f9f0 	bl	8000234 <__adddf3>
 8008e54:	4602      	mov	r2, r0
 8008e56:	460b      	mov	r3, r1
 8008e58:	4630      	mov	r0, r6
 8008e5a:	4639      	mov	r1, r7
 8008e5c:	f7f7 fcca 	bl	80007f4 <__aeabi_ddiv>
 8008e60:	f04f 0a02 	mov.w	sl, #2
 8008e64:	4604      	mov	r4, r0
 8008e66:	460d      	mov	r5, r1
 8008e68:	e749      	b.n	8008cfe <atan+0xbe>
 8008e6a:	4602      	mov	r2, r0
 8008e6c:	460b      	mov	r3, r1
 8008e6e:	2000      	movs	r0, #0
 8008e70:	4934      	ldr	r1, [pc, #208]	; (8008f44 <atan+0x304>)
 8008e72:	f7f7 fcbf 	bl	80007f4 <__aeabi_ddiv>
 8008e76:	f04f 0a03 	mov.w	sl, #3
 8008e7a:	4604      	mov	r4, r0
 8008e7c:	460d      	mov	r5, r1
 8008e7e:	e73e      	b.n	8008cfe <atan+0xbe>
 8008e80:	4b31      	ldr	r3, [pc, #196]	; (8008f48 <atan+0x308>)
 8008e82:	4e32      	ldr	r6, [pc, #200]	; (8008f4c <atan+0x30c>)
 8008e84:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 8008e88:	eb03 0aca 	add.w	sl, r3, sl, lsl #3
 8008e8c:	e9da 2300 	ldrd	r2, r3, [sl]
 8008e90:	f7f7 f9ce 	bl	8000230 <__aeabi_dsub>
 8008e94:	4622      	mov	r2, r4
 8008e96:	462b      	mov	r3, r5
 8008e98:	f7f7 f9ca 	bl	8000230 <__aeabi_dsub>
 8008e9c:	4602      	mov	r2, r0
 8008e9e:	460b      	mov	r3, r1
 8008ea0:	e9d6 0100 	ldrd	r0, r1, [r6]
 8008ea4:	f7f7 f9c4 	bl	8000230 <__aeabi_dsub>
 8008ea8:	f1bb 0f00 	cmp.w	fp, #0
 8008eac:	4604      	mov	r4, r0
 8008eae:	460d      	mov	r5, r1
 8008eb0:	f6bf aee4 	bge.w	8008c7c <atan+0x3c>
 8008eb4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008eb8:	461d      	mov	r5, r3
 8008eba:	e6df      	b.n	8008c7c <atan+0x3c>
 8008ebc:	4d24      	ldr	r5, [pc, #144]	; (8008f50 <atan+0x310>)
 8008ebe:	e6dd      	b.n	8008c7c <atan+0x3c>
 8008ec0:	8800759c 	.word	0x8800759c
 8008ec4:	7e37e43c 	.word	0x7e37e43c
 8008ec8:	e322da11 	.word	0xe322da11
 8008ecc:	3f90ad3a 	.word	0x3f90ad3a
 8008ed0:	24760deb 	.word	0x24760deb
 8008ed4:	3fa97b4b 	.word	0x3fa97b4b
 8008ed8:	a0d03d51 	.word	0xa0d03d51
 8008edc:	3fb10d66 	.word	0x3fb10d66
 8008ee0:	c54c206e 	.word	0xc54c206e
 8008ee4:	3fb745cd 	.word	0x3fb745cd
 8008ee8:	920083ff 	.word	0x920083ff
 8008eec:	3fc24924 	.word	0x3fc24924
 8008ef0:	5555550d 	.word	0x5555550d
 8008ef4:	3fd55555 	.word	0x3fd55555
 8008ef8:	2c6a6c2f 	.word	0x2c6a6c2f
 8008efc:	bfa2b444 	.word	0xbfa2b444
 8008f00:	52defd9a 	.word	0x52defd9a
 8008f04:	3fadde2d 	.word	0x3fadde2d
 8008f08:	af749a6d 	.word	0xaf749a6d
 8008f0c:	3fb3b0f2 	.word	0x3fb3b0f2
 8008f10:	fe231671 	.word	0xfe231671
 8008f14:	3fbc71c6 	.word	0x3fbc71c6
 8008f18:	9998ebc4 	.word	0x9998ebc4
 8008f1c:	3fc99999 	.word	0x3fc99999
 8008f20:	440fffff 	.word	0x440fffff
 8008f24:	7ff00000 	.word	0x7ff00000
 8008f28:	54442d18 	.word	0x54442d18
 8008f2c:	bff921fb 	.word	0xbff921fb
 8008f30:	3fdbffff 	.word	0x3fdbffff
 8008f34:	3ff00000 	.word	0x3ff00000
 8008f38:	3ff2ffff 	.word	0x3ff2ffff
 8008f3c:	40038000 	.word	0x40038000
 8008f40:	3ff80000 	.word	0x3ff80000
 8008f44:	bff00000 	.word	0xbff00000
 8008f48:	080093d8 	.word	0x080093d8
 8008f4c:	080093b8 	.word	0x080093b8
 8008f50:	3ff921fb 	.word	0x3ff921fb

08008f54 <fabs>:
 8008f54:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8008f58:	4770      	bx	lr

08008f5a <atan2>:
 8008f5a:	f000 b82d 	b.w	8008fb8 <__ieee754_atan2>
	...

08008f60 <sqrt>:
 8008f60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f62:	4606      	mov	r6, r0
 8008f64:	460f      	mov	r7, r1
 8008f66:	f000 f8f9 	bl	800915c <__ieee754_sqrt>
 8008f6a:	4b12      	ldr	r3, [pc, #72]	; (8008fb4 <sqrt+0x54>)
 8008f6c:	4604      	mov	r4, r0
 8008f6e:	f993 3000 	ldrsb.w	r3, [r3]
 8008f72:	460d      	mov	r5, r1
 8008f74:	3301      	adds	r3, #1
 8008f76:	d019      	beq.n	8008fac <sqrt+0x4c>
 8008f78:	4632      	mov	r2, r6
 8008f7a:	463b      	mov	r3, r7
 8008f7c:	4630      	mov	r0, r6
 8008f7e:	4639      	mov	r1, r7
 8008f80:	f7f7 fda8 	bl	8000ad4 <__aeabi_dcmpun>
 8008f84:	b990      	cbnz	r0, 8008fac <sqrt+0x4c>
 8008f86:	2200      	movs	r2, #0
 8008f88:	2300      	movs	r3, #0
 8008f8a:	4630      	mov	r0, r6
 8008f8c:	4639      	mov	r1, r7
 8008f8e:	f7f7 fd79 	bl	8000a84 <__aeabi_dcmplt>
 8008f92:	b158      	cbz	r0, 8008fac <sqrt+0x4c>
 8008f94:	f7fe fec2 	bl	8007d1c <__errno>
 8008f98:	2321      	movs	r3, #33	; 0x21
 8008f9a:	2200      	movs	r2, #0
 8008f9c:	6003      	str	r3, [r0, #0]
 8008f9e:	2300      	movs	r3, #0
 8008fa0:	4610      	mov	r0, r2
 8008fa2:	4619      	mov	r1, r3
 8008fa4:	f7f7 fc26 	bl	80007f4 <__aeabi_ddiv>
 8008fa8:	4604      	mov	r4, r0
 8008faa:	460d      	mov	r5, r1
 8008fac:	4620      	mov	r0, r4
 8008fae:	4629      	mov	r1, r5
 8008fb0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008fb2:	bf00      	nop
 8008fb4:	20000108 	.word	0x20000108

08008fb8 <__ieee754_atan2>:
 8008fb8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008fbc:	4692      	mov	sl, r2
 8008fbe:	4699      	mov	r9, r3
 8008fc0:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8008fc4:	461f      	mov	r7, r3
 8008fc6:	f1ca 0300 	rsb	r3, sl, #0
 8008fca:	f8df e18c 	ldr.w	lr, [pc, #396]	; 8009158 <__ieee754_atan2+0x1a0>
 8008fce:	ea43 030a 	orr.w	r3, r3, sl
 8008fd2:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 8008fd6:	4573      	cmp	r3, lr
 8008fd8:	4604      	mov	r4, r0
 8008fda:	460d      	mov	r5, r1
 8008fdc:	d808      	bhi.n	8008ff0 <__ieee754_atan2+0x38>
 8008fde:	4246      	negs	r6, r0
 8008fe0:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8008fe4:	4306      	orrs	r6, r0
 8008fe6:	ea43 76d6 	orr.w	r6, r3, r6, lsr #31
 8008fea:	4576      	cmp	r6, lr
 8008fec:	468c      	mov	ip, r1
 8008fee:	d908      	bls.n	8009002 <__ieee754_atan2+0x4a>
 8008ff0:	4652      	mov	r2, sl
 8008ff2:	464b      	mov	r3, r9
 8008ff4:	4620      	mov	r0, r4
 8008ff6:	4629      	mov	r1, r5
 8008ff8:	f7f7 f91c 	bl	8000234 <__adddf3>
 8008ffc:	4604      	mov	r4, r0
 8008ffe:	460d      	mov	r5, r1
 8009000:	e019      	b.n	8009036 <__ieee754_atan2+0x7e>
 8009002:	f109 4640 	add.w	r6, r9, #3221225472	; 0xc0000000
 8009006:	f506 1680 	add.w	r6, r6, #1048576	; 0x100000
 800900a:	ea56 060a 	orrs.w	r6, r6, sl
 800900e:	d103      	bne.n	8009018 <__ieee754_atan2+0x60>
 8009010:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009014:	f7ff be14 	b.w	8008c40 <atan>
 8009018:	17be      	asrs	r6, r7, #30
 800901a:	f006 0602 	and.w	r6, r6, #2
 800901e:	ea46 76d1 	orr.w	r6, r6, r1, lsr #31
 8009022:	ea53 0100 	orrs.w	r1, r3, r0
 8009026:	d10a      	bne.n	800903e <__ieee754_atan2+0x86>
 8009028:	2e02      	cmp	r6, #2
 800902a:	d067      	beq.n	80090fc <__ieee754_atan2+0x144>
 800902c:	2e03      	cmp	r6, #3
 800902e:	d102      	bne.n	8009036 <__ieee754_atan2+0x7e>
 8009030:	a53b      	add	r5, pc, #236	; (adr r5, 8009120 <__ieee754_atan2+0x168>)
 8009032:	e9d5 4500 	ldrd	r4, r5, [r5]
 8009036:	4620      	mov	r0, r4
 8009038:	4629      	mov	r1, r5
 800903a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800903e:	ea52 010a 	orrs.w	r1, r2, sl
 8009042:	d106      	bne.n	8009052 <__ieee754_atan2+0x9a>
 8009044:	f1bc 0f00 	cmp.w	ip, #0
 8009048:	da63      	bge.n	8009112 <__ieee754_atan2+0x15a>
 800904a:	a537      	add	r5, pc, #220	; (adr r5, 8009128 <__ieee754_atan2+0x170>)
 800904c:	e9d5 4500 	ldrd	r4, r5, [r5]
 8009050:	e7f1      	b.n	8009036 <__ieee754_atan2+0x7e>
 8009052:	4572      	cmp	r2, lr
 8009054:	d10f      	bne.n	8009076 <__ieee754_atan2+0xbe>
 8009056:	4293      	cmp	r3, r2
 8009058:	f106 36ff 	add.w	r6, r6, #4294967295	; 0xffffffff
 800905c:	d107      	bne.n	800906e <__ieee754_atan2+0xb6>
 800905e:	2e02      	cmp	r6, #2
 8009060:	d850      	bhi.n	8009104 <__ieee754_atan2+0x14c>
 8009062:	4b3b      	ldr	r3, [pc, #236]	; (8009150 <__ieee754_atan2+0x198>)
 8009064:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 8009068:	e9d6 4500 	ldrd	r4, r5, [r6]
 800906c:	e7e3      	b.n	8009036 <__ieee754_atan2+0x7e>
 800906e:	2e02      	cmp	r6, #2
 8009070:	d84c      	bhi.n	800910c <__ieee754_atan2+0x154>
 8009072:	4b38      	ldr	r3, [pc, #224]	; (8009154 <__ieee754_atan2+0x19c>)
 8009074:	e7f6      	b.n	8009064 <__ieee754_atan2+0xac>
 8009076:	4573      	cmp	r3, lr
 8009078:	d0e4      	beq.n	8009044 <__ieee754_atan2+0x8c>
 800907a:	1a9b      	subs	r3, r3, r2
 800907c:	f1b3 7f74 	cmp.w	r3, #63963136	; 0x3d00000
 8009080:	ea4f 5223 	mov.w	r2, r3, asr #20
 8009084:	da20      	bge.n	80090c8 <__ieee754_atan2+0x110>
 8009086:	2f00      	cmp	r7, #0
 8009088:	da01      	bge.n	800908e <__ieee754_atan2+0xd6>
 800908a:	323c      	adds	r2, #60	; 0x3c
 800908c:	db20      	blt.n	80090d0 <__ieee754_atan2+0x118>
 800908e:	4652      	mov	r2, sl
 8009090:	464b      	mov	r3, r9
 8009092:	4620      	mov	r0, r4
 8009094:	4629      	mov	r1, r5
 8009096:	f7f7 fbad 	bl	80007f4 <__aeabi_ddiv>
 800909a:	f7ff ff5b 	bl	8008f54 <fabs>
 800909e:	f7ff fdcf 	bl	8008c40 <atan>
 80090a2:	4604      	mov	r4, r0
 80090a4:	460d      	mov	r5, r1
 80090a6:	2e01      	cmp	r6, #1
 80090a8:	d015      	beq.n	80090d6 <__ieee754_atan2+0x11e>
 80090aa:	2e02      	cmp	r6, #2
 80090ac:	d017      	beq.n	80090de <__ieee754_atan2+0x126>
 80090ae:	2e00      	cmp	r6, #0
 80090b0:	d0c1      	beq.n	8009036 <__ieee754_atan2+0x7e>
 80090b2:	a31f      	add	r3, pc, #124	; (adr r3, 8009130 <__ieee754_atan2+0x178>)
 80090b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80090b8:	4620      	mov	r0, r4
 80090ba:	4629      	mov	r1, r5
 80090bc:	f7f7 f8b8 	bl	8000230 <__aeabi_dsub>
 80090c0:	a31d      	add	r3, pc, #116	; (adr r3, 8009138 <__ieee754_atan2+0x180>)
 80090c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80090c6:	e016      	b.n	80090f6 <__ieee754_atan2+0x13e>
 80090c8:	a51d      	add	r5, pc, #116	; (adr r5, 8009140 <__ieee754_atan2+0x188>)
 80090ca:	e9d5 4500 	ldrd	r4, r5, [r5]
 80090ce:	e7ea      	b.n	80090a6 <__ieee754_atan2+0xee>
 80090d0:	2400      	movs	r4, #0
 80090d2:	2500      	movs	r5, #0
 80090d4:	e7e7      	b.n	80090a6 <__ieee754_atan2+0xee>
 80090d6:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 80090da:	461d      	mov	r5, r3
 80090dc:	e7ab      	b.n	8009036 <__ieee754_atan2+0x7e>
 80090de:	a314      	add	r3, pc, #80	; (adr r3, 8009130 <__ieee754_atan2+0x178>)
 80090e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80090e4:	4620      	mov	r0, r4
 80090e6:	4629      	mov	r1, r5
 80090e8:	f7f7 f8a2 	bl	8000230 <__aeabi_dsub>
 80090ec:	4602      	mov	r2, r0
 80090ee:	460b      	mov	r3, r1
 80090f0:	a111      	add	r1, pc, #68	; (adr r1, 8009138 <__ieee754_atan2+0x180>)
 80090f2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80090f6:	f7f7 f89b 	bl	8000230 <__aeabi_dsub>
 80090fa:	e77f      	b.n	8008ffc <__ieee754_atan2+0x44>
 80090fc:	a50e      	add	r5, pc, #56	; (adr r5, 8009138 <__ieee754_atan2+0x180>)
 80090fe:	e9d5 4500 	ldrd	r4, r5, [r5]
 8009102:	e798      	b.n	8009036 <__ieee754_atan2+0x7e>
 8009104:	a510      	add	r5, pc, #64	; (adr r5, 8009148 <__ieee754_atan2+0x190>)
 8009106:	e9d5 4500 	ldrd	r4, r5, [r5]
 800910a:	e794      	b.n	8009036 <__ieee754_atan2+0x7e>
 800910c:	2400      	movs	r4, #0
 800910e:	2500      	movs	r5, #0
 8009110:	e791      	b.n	8009036 <__ieee754_atan2+0x7e>
 8009112:	a50b      	add	r5, pc, #44	; (adr r5, 8009140 <__ieee754_atan2+0x188>)
 8009114:	e9d5 4500 	ldrd	r4, r5, [r5]
 8009118:	e78d      	b.n	8009036 <__ieee754_atan2+0x7e>
 800911a:	bf00      	nop
 800911c:	f3af 8000 	nop.w
 8009120:	54442d18 	.word	0x54442d18
 8009124:	c00921fb 	.word	0xc00921fb
 8009128:	54442d18 	.word	0x54442d18
 800912c:	bff921fb 	.word	0xbff921fb
 8009130:	33145c07 	.word	0x33145c07
 8009134:	3ca1a626 	.word	0x3ca1a626
 8009138:	54442d18 	.word	0x54442d18
 800913c:	400921fb 	.word	0x400921fb
 8009140:	54442d18 	.word	0x54442d18
 8009144:	3ff921fb 	.word	0x3ff921fb
 8009148:	54442d18 	.word	0x54442d18
 800914c:	3fe921fb 	.word	0x3fe921fb
 8009150:	080093f8 	.word	0x080093f8
 8009154:	08009410 	.word	0x08009410
 8009158:	7ff00000 	.word	0x7ff00000

0800915c <__ieee754_sqrt>:
 800915c:	f8df c150 	ldr.w	ip, [pc, #336]	; 80092b0 <__ieee754_sqrt+0x154>
 8009160:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009164:	ea3c 0c01 	bics.w	ip, ip, r1
 8009168:	460b      	mov	r3, r1
 800916a:	4606      	mov	r6, r0
 800916c:	460d      	mov	r5, r1
 800916e:	460a      	mov	r2, r1
 8009170:	4607      	mov	r7, r0
 8009172:	4604      	mov	r4, r0
 8009174:	d10e      	bne.n	8009194 <__ieee754_sqrt+0x38>
 8009176:	4602      	mov	r2, r0
 8009178:	f7f7 fa12 	bl	80005a0 <__aeabi_dmul>
 800917c:	4602      	mov	r2, r0
 800917e:	460b      	mov	r3, r1
 8009180:	4630      	mov	r0, r6
 8009182:	4629      	mov	r1, r5
 8009184:	f7f7 f856 	bl	8000234 <__adddf3>
 8009188:	4606      	mov	r6, r0
 800918a:	460d      	mov	r5, r1
 800918c:	4630      	mov	r0, r6
 800918e:	4629      	mov	r1, r5
 8009190:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009194:	2900      	cmp	r1, #0
 8009196:	dc0d      	bgt.n	80091b4 <__ieee754_sqrt+0x58>
 8009198:	f021 4c00 	bic.w	ip, r1, #2147483648	; 0x80000000
 800919c:	ea5c 0707 	orrs.w	r7, ip, r7
 80091a0:	d0f4      	beq.n	800918c <__ieee754_sqrt+0x30>
 80091a2:	b139      	cbz	r1, 80091b4 <__ieee754_sqrt+0x58>
 80091a4:	4602      	mov	r2, r0
 80091a6:	f7f7 f843 	bl	8000230 <__aeabi_dsub>
 80091aa:	4602      	mov	r2, r0
 80091ac:	460b      	mov	r3, r1
 80091ae:	f7f7 fb21 	bl	80007f4 <__aeabi_ddiv>
 80091b2:	e7e9      	b.n	8009188 <__ieee754_sqrt+0x2c>
 80091b4:	1512      	asrs	r2, r2, #20
 80091b6:	d074      	beq.n	80092a2 <__ieee754_sqrt+0x146>
 80091b8:	2000      	movs	r0, #0
 80091ba:	07d5      	lsls	r5, r2, #31
 80091bc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80091c0:	f443 1180 	orr.w	r1, r3, #1048576	; 0x100000
 80091c4:	bf5e      	ittt	pl
 80091c6:	0fe3      	lsrpl	r3, r4, #31
 80091c8:	0064      	lslpl	r4, r4, #1
 80091ca:	eb03 0141 	addpl.w	r1, r3, r1, lsl #1
 80091ce:	0fe3      	lsrs	r3, r4, #31
 80091d0:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 80091d4:	eb03 0341 	add.w	r3, r3, r1, lsl #1
 80091d8:	2516      	movs	r5, #22
 80091da:	4601      	mov	r1, r0
 80091dc:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 80091e0:	1076      	asrs	r6, r6, #1
 80091e2:	0064      	lsls	r4, r4, #1
 80091e4:	188f      	adds	r7, r1, r2
 80091e6:	429f      	cmp	r7, r3
 80091e8:	bfde      	ittt	le
 80091ea:	1bdb      	suble	r3, r3, r7
 80091ec:	18b9      	addle	r1, r7, r2
 80091ee:	1880      	addle	r0, r0, r2
 80091f0:	005b      	lsls	r3, r3, #1
 80091f2:	3d01      	subs	r5, #1
 80091f4:	eb03 73d4 	add.w	r3, r3, r4, lsr #31
 80091f8:	ea4f 0252 	mov.w	r2, r2, lsr #1
 80091fc:	ea4f 0444 	mov.w	r4, r4, lsl #1
 8009200:	d1f0      	bne.n	80091e4 <__ieee754_sqrt+0x88>
 8009202:	462a      	mov	r2, r5
 8009204:	f04f 0e20 	mov.w	lr, #32
 8009208:	f04f 4700 	mov.w	r7, #2147483648	; 0x80000000
 800920c:	428b      	cmp	r3, r1
 800920e:	eb07 0c05 	add.w	ip, r7, r5
 8009212:	dc02      	bgt.n	800921a <__ieee754_sqrt+0xbe>
 8009214:	d113      	bne.n	800923e <__ieee754_sqrt+0xe2>
 8009216:	45a4      	cmp	ip, r4
 8009218:	d811      	bhi.n	800923e <__ieee754_sqrt+0xe2>
 800921a:	f1bc 0f00 	cmp.w	ip, #0
 800921e:	eb0c 0507 	add.w	r5, ip, r7
 8009222:	da43      	bge.n	80092ac <__ieee754_sqrt+0x150>
 8009224:	2d00      	cmp	r5, #0
 8009226:	db41      	blt.n	80092ac <__ieee754_sqrt+0x150>
 8009228:	f101 0801 	add.w	r8, r1, #1
 800922c:	1a5b      	subs	r3, r3, r1
 800922e:	4641      	mov	r1, r8
 8009230:	45a4      	cmp	ip, r4
 8009232:	bf88      	it	hi
 8009234:	f103 33ff 	addhi.w	r3, r3, #4294967295	; 0xffffffff
 8009238:	eba4 040c 	sub.w	r4, r4, ip
 800923c:	443a      	add	r2, r7
 800923e:	005b      	lsls	r3, r3, #1
 8009240:	f1be 0e01 	subs.w	lr, lr, #1
 8009244:	eb03 73d4 	add.w	r3, r3, r4, lsr #31
 8009248:	ea4f 0757 	mov.w	r7, r7, lsr #1
 800924c:	ea4f 0444 	mov.w	r4, r4, lsl #1
 8009250:	d1dc      	bne.n	800920c <__ieee754_sqrt+0xb0>
 8009252:	4323      	orrs	r3, r4
 8009254:	d006      	beq.n	8009264 <__ieee754_sqrt+0x108>
 8009256:	1c54      	adds	r4, r2, #1
 8009258:	bf0b      	itete	eq
 800925a:	4672      	moveq	r2, lr
 800925c:	3201      	addne	r2, #1
 800925e:	3001      	addeq	r0, #1
 8009260:	f022 0201 	bicne.w	r2, r2, #1
 8009264:	1043      	asrs	r3, r0, #1
 8009266:	07c1      	lsls	r1, r0, #31
 8009268:	ea4f 0252 	mov.w	r2, r2, lsr #1
 800926c:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8009270:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 8009274:	bf48      	it	mi
 8009276:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 800927a:	4610      	mov	r0, r2
 800927c:	eb03 5106 	add.w	r1, r3, r6, lsl #20
 8009280:	e782      	b.n	8009188 <__ieee754_sqrt+0x2c>
 8009282:	0ae3      	lsrs	r3, r4, #11
 8009284:	3915      	subs	r1, #21
 8009286:	0564      	lsls	r4, r4, #21
 8009288:	2b00      	cmp	r3, #0
 800928a:	d0fa      	beq.n	8009282 <__ieee754_sqrt+0x126>
 800928c:	02de      	lsls	r6, r3, #11
 800928e:	d50a      	bpl.n	80092a6 <__ieee754_sqrt+0x14a>
 8009290:	f1c2 0020 	rsb	r0, r2, #32
 8009294:	fa24 f000 	lsr.w	r0, r4, r0
 8009298:	1e55      	subs	r5, r2, #1
 800929a:	4094      	lsls	r4, r2
 800929c:	4303      	orrs	r3, r0
 800929e:	1b4a      	subs	r2, r1, r5
 80092a0:	e78a      	b.n	80091b8 <__ieee754_sqrt+0x5c>
 80092a2:	4611      	mov	r1, r2
 80092a4:	e7f0      	b.n	8009288 <__ieee754_sqrt+0x12c>
 80092a6:	005b      	lsls	r3, r3, #1
 80092a8:	3201      	adds	r2, #1
 80092aa:	e7ef      	b.n	800928c <__ieee754_sqrt+0x130>
 80092ac:	4688      	mov	r8, r1
 80092ae:	e7bd      	b.n	800922c <__ieee754_sqrt+0xd0>
 80092b0:	7ff00000 	.word	0x7ff00000

080092b4 <_init>:
 80092b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80092b6:	bf00      	nop
 80092b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80092ba:	bc08      	pop	{r3}
 80092bc:	469e      	mov	lr, r3
 80092be:	4770      	bx	lr

080092c0 <_fini>:
 80092c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80092c2:	bf00      	nop
 80092c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80092c6:	bc08      	pop	{r3}
 80092c8:	469e      	mov	lr, r3
 80092ca:	4770      	bx	lr
