$date
	Wed Aug 14 10:29:29 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module dff_tb $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # d $end
$var reg 1 $ reset $end
$scope module d1 $end
$var wire 1 % clk $end
$var wire 1 & d $end
$var wire 1 ' reset $end
$var reg 1 ( q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x(
0'
0&
0%
0$
0#
0"
x!
$end
#5
0(
0!
1"
1%
#10
0"
0%
1#
1&
#15
1(
1!
1"
1%
#20
0"
0%
0#
0&
#25
0(
0!
1"
1%
#30
0"
0%
1#
1&
#35
1(
1!
1"
1%
#40
0"
0%
0#
0&
#45
0(
0!
1"
1%
#50
0"
0%
1#
1&
