$date
	Sat Oct 22 19:25:47 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#708428
b10001 !
1"
#708430
b10001 &
b10001 %
1$
#708431
0"
#708434
b110100 &
b110100 %
#708438
b11010 &
b11010 %
#708442
b1101 &
b1101 %
#708446
b101000 &
b101000 %
#708450
b10100 &
b10100 %
#708454
b1010 &
b1010 %
#708458
b101 &
b101 %
#708462
b10000 &
b10000 %
#708466
b1000 &
b1000 %
#708470
b100 &
b100 %
#708474
b10 &
b10 %
#708478
b1 &
1#
b1 %
#708482
b0 &
b0 %
0#
0$
#1720010
b1000 &
b1000 %
1$
b1000 !
1"
#1720011
0"
#1720014
b100 &
b100 %
#1720018
b10 &
b10 %
#1720022
b1 &
1#
b1 %
#1720026
b0 &
b0 %
0#
0$
#2754605
b10011 !
1"
#2754606
b10011 &
b10011 %
1$
#2754607
0"
#2754610
b111010 &
b111010 %
#2754614
b11101 &
b11101 %
#2754618
b1011000 &
b1011000 %
#2754622
b101100 &
b101100 %
#2754626
b10110 &
b10110 %
#2754630
b1011 &
b1011 %
#2754634
b100010 &
b100010 %
#2754638
b10001 &
b10001 %
#2754642
b110100 &
b110100 %
#2754646
b11010 &
b11010 %
#2754650
b1101 &
b1101 %
#2754654
b101000 &
b101000 %
#2754658
b10100 &
b10100 %
#2754662
b1010 &
b1010 %
#2754666
b101 &
b101 %
#2754670
b10000 &
b10000 %
#2754674
b1000 &
b1000 %
#2754678
b100 &
b100 %
#2754682
b10 &
b10 %
#2754686
b1 &
1#
b1 %
#2754690
b0 &
b0 %
0#
0$
#4500012
