{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1715145717731 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715145717731 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 08 06:21:57 2024 " "Processing started: Wed May 08 06:21:57 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715145717731 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715145717731 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SSCwrapper -c SSCwrapper " "Command: quartus_map --read_settings_files=on --write_settings_files=off SSCwrapper -c SSCwrapper" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715145717731 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1715145717961 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1715145717961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usbport.vhd 2 1 " "Found 2 design units, including 1 entities, in source file usbport.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UsbPort-bdf_type " "Found design unit 1: UsbPort-bdf_type" {  } { { "UsbPort.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSCwrapper/UsbPort.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715145724646 ""} { "Info" "ISGN_ENTITY_NAME" "1 UsbPort " "Found entity 1: UsbPort" {  } { { "UsbPort.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSCwrapper/UsbPort.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715145724646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715145724646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ssc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ssc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SSC-structural " "Found design unit 1: SSC-structural" {  } { { "SSC.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSCwrapper/SSC.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715145724646 ""} { "Info" "ISGN_ENTITY_NAME" "1 SSC " "Found entity 1: SSC" {  } { { "SSC.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSCwrapper/SSC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715145724646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715145724646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ShiftRegister-structure " "Found design unit 1: ShiftRegister-structure" {  } { { "ShiftRegister.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSCwrapper/ShiftRegister.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715145724646 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShiftRegister " "Found entity 1: ShiftRegister" {  } { { "ShiftRegister.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSCwrapper/ShiftRegister.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715145724646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715145724646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serialreceiver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file serialreceiver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SerialReceiver_Door-structural " "Found design unit 1: SerialReceiver_Door-structural" {  } { { "SerialReceiver.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSCwrapper/SerialReceiver.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715145724646 ""} { "Info" "ISGN_ENTITY_NAME" "1 SerialReceiver_Door " "Found entity 1: SerialReceiver_Door" {  } { { "SerialReceiver.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSCwrapper/SerialReceiver.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715145724646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715145724646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serialcontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file serialcontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SerialControl_Door-behavioral " "Found design unit 1: SerialControl_Door-behavioral" {  } { { "SerialControl.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSCwrapper/SerialControl.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715145724646 ""} { "Info" "ISGN_ENTITY_NAME" "1 SerialControl_Door " "Found entity 1: SerialControl_Door" {  } { { "SerialControl.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSCwrapper/SerialControl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715145724646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715145724646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scoredisplay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file scoredisplay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 scoreDisplay-structural " "Found design unit 1: scoreDisplay-structural" {  } { { "scoreDisplay.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSCwrapper/scoreDisplay.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715145724646 ""} { "Info" "ISGN_ENTITY_NAME" "1 scoreDisplay " "Found entity 1: scoreDisplay" {  } { { "scoreDisplay.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSCwrapper/scoreDisplay.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715145724646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715145724646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_4bit-reg_4bit_arch " "Found design unit 1: reg_4bit-reg_4bit_arch" {  } { { "reg_4bit.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSCwrapper/reg_4bit.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715145724646 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_4bit " "Found entity 1: reg_4bit" {  } { { "reg_4bit.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSCwrapper/reg_4bit.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715145724646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715145724646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "paritycheck.vhd 2 1 " "Found 2 design units, including 1 entities, in source file paritycheck.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ParityCheck-structure " "Found design unit 1: ParityCheck-structure" {  } { { "ParityCheck.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSCwrapper/ParityCheck.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715145724646 ""} { "Info" "ISGN_ENTITY_NAME" "1 ParityCheck " "Found entity 1: ParityCheck" {  } { { "ParityCheck.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSCwrapper/ParityCheck.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715145724646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715145724646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ha.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ha.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HA-structural " "Found design unit 1: HA-structural" {  } { { "HA.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSCwrapper/HA.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715145724662 ""} { "Info" "ISGN_ENTITY_NAME" "1 HA " "Found entity 1: HA" {  } { { "HA.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSCwrapper/HA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715145724662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715145724662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ffd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ffd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FFD-logicFunction " "Found design unit 1: FFD-logicFunction" {  } { { "FFD.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSCwrapper/FFD.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715145724662 ""} { "Info" "ISGN_ENTITY_NAME" "1 FFD " "Found entity 1: FFD" {  } { { "FFD.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSCwrapper/FFD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715145724662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715145724662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FA-structural " "Found design unit 1: FA-structural" {  } { { "FA.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSCwrapper/FA.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715145724662 ""} { "Info" "ISGN_ENTITY_NAME" "1 FA " "Found entity 1: FA" {  } { { "FA.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSCwrapper/FA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715145724662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715145724662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec_3_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dec_3_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec_3_8-structural " "Found design unit 1: dec_3_8-structural" {  } { { "dec_3_8.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSCwrapper/dec_3_8.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715145724662 ""} { "Info" "ISGN_ENTITY_NAME" "1 dec_3_8 " "Found entity 1: dec_3_8" {  } { { "dec_3_8.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSCwrapper/dec_3_8.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715145724662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715145724662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec2hex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dec2hex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec2hex-structural " "Found design unit 1: dec2hex-structural" {  } { { "dec2hex.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSCwrapper/dec2hex.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715145724662 ""} { "Info" "ISGN_ENTITY_NAME" "1 dec2hex " "Found entity 1: dec2hex" {  } { { "dec2hex.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSCwrapper/dec2hex.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715145724662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715145724662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont1bit/registo1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cont1bit/registo1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registo1bit-structure " "Found design unit 1: Registo1bit-structure" {  } { { "cont1bit/Registo1bit.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSCwrapper/cont1bit/Registo1bit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715145724662 ""} { "Info" "ISGN_ENTITY_NAME" "1 Registo1bit " "Found entity 1: Registo1bit" {  } { { "cont1bit/Registo1bit.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSCwrapper/cont1bit/Registo1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715145724662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715145724662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont1bit/muxcont1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cont1bit/muxcont1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MuxCont1bit-logicFunction " "Found design unit 1: MuxCont1bit-logicFunction" {  } { { "cont1bit/MuxCont1bit.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSCwrapper/cont1bit/MuxCont1bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715145724662 ""} { "Info" "ISGN_ENTITY_NAME" "1 MuxCont1bit " "Found entity 1: MuxCont1bit" {  } { { "cont1bit/MuxCont1bit.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSCwrapper/cont1bit/MuxCont1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715145724662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715145724662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont1bit/contadorcrescente1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cont1bit/contadorcrescente1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ContadorCrescente1bit-structure " "Found design unit 1: ContadorCrescente1bit-structure" {  } { { "cont1bit/ContadorCrescente1bit.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSCwrapper/cont1bit/ContadorCrescente1bit.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715145724662 ""} { "Info" "ISGN_ENTITY_NAME" "1 ContadorCrescente1bit " "Found entity 1: ContadorCrescente1bit" {  } { { "cont1bit/ContadorCrescente1bit.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSCwrapper/cont1bit/ContadorCrescente1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715145724662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715145724662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont1bit/cont1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cont1bit/cont1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Cont1bit-structure " "Found design unit 1: Cont1bit-structure" {  } { { "cont1bit/Cont1bit.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSCwrapper/cont1bit/Cont1bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715145724662 ""} { "Info" "ISGN_ENTITY_NAME" "1 Cont1bit " "Found entity 1: Cont1bit" {  } { { "cont1bit/Cont1bit.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSCwrapper/cont1bit/Cont1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715145724662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715145724662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont1bit/adder1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cont1bit/adder1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder1bit-structural " "Found design unit 1: adder1bit-structural" {  } { { "cont1bit/adder1.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSCwrapper/cont1bit/adder1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715145724662 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder1bit " "Found entity 1: adder1bit" {  } { { "cont1bit/adder1.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSCwrapper/cont1bit/adder1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715145724662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715145724662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont4bit/registo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cont4bit/registo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registo-structure " "Found design unit 1: Registo-structure" {  } { { "cont4bit/Registo.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSCwrapper/cont4bit/Registo.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715145724662 ""} { "Info" "ISGN_ENTITY_NAME" "1 Registo " "Found entity 1: Registo" {  } { { "cont4bit/Registo.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSCwrapper/cont4bit/Registo.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715145724662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715145724662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont4bit/muxcont.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cont4bit/muxcont.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MuxCont-logicFunction " "Found design unit 1: MuxCont-logicFunction" {  } { { "cont4bit/MuxCont.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSCwrapper/cont4bit/MuxCont.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715145724662 ""} { "Info" "ISGN_ENTITY_NAME" "1 MuxCont " "Found entity 1: MuxCont" {  } { { "cont4bit/MuxCont.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSCwrapper/cont4bit/MuxCont.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715145724662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715145724662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont4bit/contadorcrescente.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cont4bit/contadorcrescente.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ContadorCrescente-structure " "Found design unit 1: ContadorCrescente-structure" {  } { { "cont4bit/ContadorCrescente.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSCwrapper/cont4bit/ContadorCrescente.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715145724662 ""} { "Info" "ISGN_ENTITY_NAME" "1 ContadorCrescente " "Found entity 1: ContadorCrescente" {  } { { "cont4bit/ContadorCrescente.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSCwrapper/cont4bit/ContadorCrescente.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715145724662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715145724662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont4bit/cont.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cont4bit/cont.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Cont-structure " "Found design unit 1: Cont-structure" {  } { { "cont4bit/Cont.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSCwrapper/cont4bit/Cont.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715145724662 ""} { "Info" "ISGN_ENTITY_NAME" "1 Cont " "Found entity 1: Cont" {  } { { "cont4bit/Cont.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSCwrapper/cont4bit/Cont.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715145724662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715145724662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont4bit/adder4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cont4bit/adder4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder4-structural " "Found design unit 1: adder4-structural" {  } { { "cont4bit/adder4.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSCwrapper/cont4bit/adder4.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715145724662 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder4 " "Found entity 1: adder4" {  } { { "cont4bit/adder4.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSCwrapper/cont4bit/adder4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715145724662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715145724662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sscwrapper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sscwrapper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SSCwrapper-structural " "Found design unit 1: SSCwrapper-structural" {  } { { "SSCwrapper.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSCwrapper/SSCwrapper.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715145724662 ""} { "Info" "ISGN_ENTITY_NAME" "1 SSCwrapper " "Found entity 1: SSCwrapper" {  } { { "SSCwrapper.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSCwrapper/SSCwrapper.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715145724662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715145724662 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SSCwrapper " "Elaborating entity \"SSCwrapper\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1715145724740 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX0 SSCwrapper.vhd(12) " "VHDL Signal Declaration warning at SSCwrapper.vhd(12): used implicit default value for signal \"HEX0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "SSCwrapper.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSCwrapper/SSCwrapper.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1715145724755 "|SSCwrapper"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX1 SSCwrapper.vhd(13) " "VHDL Signal Declaration warning at SSCwrapper.vhd(13): used implicit default value for signal \"HEX1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "SSCwrapper.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSCwrapper/SSCwrapper.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1715145724755 "|SSCwrapper"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX2 SSCwrapper.vhd(14) " "VHDL Signal Declaration warning at SSCwrapper.vhd(14): used implicit default value for signal \"HEX2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "SSCwrapper.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSCwrapper/SSCwrapper.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1715145724755 "|SSCwrapper"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX3 SSCwrapper.vhd(15) " "VHDL Signal Declaration warning at SSCwrapper.vhd(15): used implicit default value for signal \"HEX3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "SSCwrapper.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSCwrapper/SSCwrapper.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1715145724755 "|SSCwrapper"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX4 SSCwrapper.vhd(16) " "VHDL Signal Declaration warning at SSCwrapper.vhd(16): used implicit default value for signal \"HEX4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "SSCwrapper.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSCwrapper/SSCwrapper.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1715145724755 "|SSCwrapper"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX5 SSCwrapper.vhd(17) " "VHDL Signal Declaration warning at SSCwrapper.vhd(17): used implicit default value for signal \"HEX5\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "SSCwrapper.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSCwrapper/SSCwrapper.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1715145724755 "|SSCwrapper"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "outputPort 5 8 SSCwrapper.vhd(69) " "VHDL Incomplete Partial Association warning at SSCwrapper.vhd(69): port or argument \"outputPort\" has 5/8 unassociated elements" {  } { { "SSCwrapper.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSCwrapper/SSCwrapper.vhd" 69 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Analysis & Synthesis" 0 -1 1715145724755 "|SSCwrapper"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UsbPort UsbPort:uPort " "Elaborating entity \"UsbPort\" for hierarchy \"UsbPort:uPort\"" {  } { { "SSCwrapper.vhd" "uPort" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSCwrapper/SSCwrapper.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715145724771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag UsbPort:uPort\|sld_virtual_jtag:b2v_inst " "Elaborating entity \"sld_virtual_jtag\" for hierarchy \"UsbPort:uPort\|sld_virtual_jtag:b2v_inst\"" {  } { { "UsbPort.vhd" "b2v_inst" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSCwrapper/UsbPort.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715145724802 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "UsbPort:uPort\|sld_virtual_jtag:b2v_inst " "Elaborated megafunction instantiation \"UsbPort:uPort\|sld_virtual_jtag:b2v_inst\"" {  } { { "UsbPort.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSCwrapper/UsbPort.vhd" 80 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715145724818 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UsbPort:uPort\|sld_virtual_jtag:b2v_inst " "Instantiated megafunction \"UsbPort:uPort\|sld_virtual_jtag:b2v_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type sld_virtual_jtag " "Parameter \"lpm_type\" = \"sld_virtual_jtag\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715145724818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715145724818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715145724818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 8 " "Parameter \"sld_ir_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715145724818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action UNUSED " "Parameter \"sld_sim_action\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715145724818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715145724818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715145724818 ""}  } { { "UsbPort.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSCwrapper/UsbPort.vhd" 80 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715145724818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic UsbPort:uPort\|sld_virtual_jtag:b2v_inst\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"UsbPort:uPort\|sld_virtual_jtag:b2v_inst\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\"" {  } { { "sld_virtual_jtag.v" "sld_virtual_jtag_basic_inst" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_virtual_jtag.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715145724834 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "UsbPort:uPort\|sld_virtual_jtag:b2v_inst\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst UsbPort:uPort\|sld_virtual_jtag:b2v_inst " "Elaborated megafunction instantiation \"UsbPort:uPort\|sld_virtual_jtag:b2v_inst\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\", which is child of megafunction instantiation \"UsbPort:uPort\|sld_virtual_jtag:b2v_inst\"" {  } { { "sld_virtual_jtag.v" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_virtual_jtag.v" 152 0 0 } } { "UsbPort.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSCwrapper/UsbPort.vhd" 80 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715145724834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl UsbPort:uPort\|sld_virtual_jtag:b2v_inst\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"UsbPort:uPort\|sld_virtual_jtag:b2v_inst\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715145724834 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "UsbPort:uPort\|sld_virtual_jtag:b2v_inst\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst UsbPort:uPort\|sld_virtual_jtag:b2v_inst " "Elaborated megafunction instantiation \"UsbPort:uPort\|sld_virtual_jtag:b2v_inst\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"UsbPort:uPort\|sld_virtual_jtag:b2v_inst\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "UsbPort.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSCwrapper/UsbPort.vhd" 80 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715145724849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter UsbPort:uPort\|sld_virtual_jtag:b2v_inst\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"UsbPort:uPort\|sld_virtual_jtag:b2v_inst\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715145724912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl UsbPort:uPort\|sld_virtual_jtag:b2v_inst\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"UsbPort:uPort\|sld_virtual_jtag:b2v_inst\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715145725021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SSC SSC:sc " "Elaborating entity \"SSC\" for hierarchy \"SSC:sc\"" {  } { { "SSCwrapper.vhd" "sc" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSCwrapper/SSCwrapper.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715145725052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SerialReceiver_Door SSC:sc\|SerialReceiver_Door:SReceiver " "Elaborating entity \"SerialReceiver_Door\" for hierarchy \"SSC:sc\|SerialReceiver_Door:SReceiver\"" {  } { { "SSC.vhd" "SReceiver" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSCwrapper/SSC.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715145725068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SerialControl_Door SSC:sc\|SerialReceiver_Door:SReceiver\|SerialControl_Door:SC " "Elaborating entity \"SerialControl_Door\" for hierarchy \"SSC:sc\|SerialReceiver_Door:SReceiver\|SerialControl_Door:SC\"" {  } { { "SerialReceiver.vhd" "SC" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSCwrapper/SerialReceiver.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715145725068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ParityCheck SSC:sc\|SerialReceiver_Door:SReceiver\|ParityCheck:Pcheck " "Elaborating entity \"ParityCheck\" for hierarchy \"SSC:sc\|SerialReceiver_Door:SReceiver\|ParityCheck:Pcheck\"" {  } { { "SerialReceiver.vhd" "Pcheck" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSCwrapper/SerialReceiver.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715145725068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Cont1bit SSC:sc\|SerialReceiver_Door:SReceiver\|ParityCheck:Pcheck\|Cont1bit:counter " "Elaborating entity \"Cont1bit\" for hierarchy \"SSC:sc\|SerialReceiver_Door:SReceiver\|ParityCheck:Pcheck\|Cont1bit:counter\"" {  } { { "ParityCheck.vhd" "counter" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSCwrapper/ParityCheck.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715145725084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ContadorCrescente1bit SSC:sc\|SerialReceiver_Door:SReceiver\|ParityCheck:Pcheck\|Cont1bit:counter\|ContadorCrescente1bit:U1 " "Elaborating entity \"ContadorCrescente1bit\" for hierarchy \"SSC:sc\|SerialReceiver_Door:SReceiver\|ParityCheck:Pcheck\|Cont1bit:counter\|ContadorCrescente1bit:U1\"" {  } { { "cont1bit/Cont1bit.vhd" "U1" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSCwrapper/cont1bit/Cont1bit.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715145725084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registo1bit SSC:sc\|SerialReceiver_Door:SReceiver\|ParityCheck:Pcheck\|Cont1bit:counter\|ContadorCrescente1bit:U1\|Registo1bit:CC_Reg " "Elaborating entity \"Registo1bit\" for hierarchy \"SSC:sc\|SerialReceiver_Door:SReceiver\|ParityCheck:Pcheck\|Cont1bit:counter\|ContadorCrescente1bit:U1\|Registo1bit:CC_Reg\"" {  } { { "cont1bit/ContadorCrescente1bit.vhd" "CC_Reg" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSCwrapper/cont1bit/ContadorCrescente1bit.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715145725084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFD SSC:sc\|SerialReceiver_Door:SReceiver\|ParityCheck:Pcheck\|Cont1bit:counter\|ContadorCrescente1bit:U1\|Registo1bit:CC_Reg\|FFD:FFD1 " "Elaborating entity \"FFD\" for hierarchy \"SSC:sc\|SerialReceiver_Door:SReceiver\|ParityCheck:Pcheck\|Cont1bit:counter\|ContadorCrescente1bit:U1\|Registo1bit:CC_Reg\|FFD:FFD1\"" {  } { { "cont1bit/Registo1bit.vhd" "FFD1" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSCwrapper/cont1bit/Registo1bit.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715145725099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder1bit SSC:sc\|SerialReceiver_Door:SReceiver\|ParityCheck:Pcheck\|Cont1bit:counter\|ContadorCrescente1bit:U1\|adder1bit:CC_Adder " "Elaborating entity \"adder1bit\" for hierarchy \"SSC:sc\|SerialReceiver_Door:SReceiver\|ParityCheck:Pcheck\|Cont1bit:counter\|ContadorCrescente1bit:U1\|adder1bit:CC_Adder\"" {  } { { "cont1bit/ContadorCrescente1bit.vhd" "CC_Adder" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSCwrapper/cont1bit/ContadorCrescente1bit.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715145725099 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "C4 adder1.vhd(11) " "VHDL Signal Declaration warning at adder1.vhd(11): used implicit default value for signal \"C4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "cont1bit/adder1.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSCwrapper/cont1bit/adder1.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1715145725099 "|SSCwrapper|SSC:sc|SerialReceiver_Door:SReceiver|ParityCheck:Pcheck|Cont1bit:counter|ContadorCrescente1bit:U1|adder1bit:CC_Adder"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CarryOver adder1.vhd(27) " "Verilog HDL or VHDL warning at adder1.vhd(27): object \"CarryOver\" assigned a value but never read" {  } { { "cont1bit/adder1.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSCwrapper/cont1bit/adder1.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715145725099 "|SSCwrapper|SSC:sc|SerialReceiver_Door:SReceiver|ParityCheck:Pcheck|Cont1bit:counter|ContadorCrescente1bit:U1|adder1bit:CC_Adder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA SSC:sc\|SerialReceiver_Door:SReceiver\|ParityCheck:Pcheck\|Cont1bit:counter\|ContadorCrescente1bit:U1\|adder1bit:CC_Adder\|FA:FA1 " "Elaborating entity \"FA\" for hierarchy \"SSC:sc\|SerialReceiver_Door:SReceiver\|ParityCheck:Pcheck\|Cont1bit:counter\|ContadorCrescente1bit:U1\|adder1bit:CC_Adder\|FA:FA1\"" {  } { { "cont1bit/adder1.vhd" "FA1" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSCwrapper/cont1bit/adder1.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715145725099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HA SSC:sc\|SerialReceiver_Door:SReceiver\|ParityCheck:Pcheck\|Cont1bit:counter\|ContadorCrescente1bit:U1\|adder1bit:CC_Adder\|FA:FA1\|HA:HA1 " "Elaborating entity \"HA\" for hierarchy \"SSC:sc\|SerialReceiver_Door:SReceiver\|ParityCheck:Pcheck\|Cont1bit:counter\|ContadorCrescente1bit:U1\|adder1bit:CC_Adder\|FA:FA1\|HA:HA1\"" {  } { { "FA.vhd" "HA1" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSCwrapper/FA.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715145725099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxCont1bit SSC:sc\|SerialReceiver_Door:SReceiver\|ParityCheck:Pcheck\|Cont1bit:counter\|ContadorCrescente1bit:U1\|MuxCont1bit:CC_MUX " "Elaborating entity \"MuxCont1bit\" for hierarchy \"SSC:sc\|SerialReceiver_Door:SReceiver\|ParityCheck:Pcheck\|Cont1bit:counter\|ContadorCrescente1bit:U1\|MuxCont1bit:CC_MUX\"" {  } { { "cont1bit/ContadorCrescente1bit.vhd" "CC_MUX" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSCwrapper/cont1bit/ContadorCrescente1bit.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715145725115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftRegister SSC:sc\|SerialReceiver_Door:SReceiver\|ShiftRegister:ShRegister " "Elaborating entity \"ShiftRegister\" for hierarchy \"SSC:sc\|SerialReceiver_Door:SReceiver\|ShiftRegister:ShRegister\"" {  } { { "SerialReceiver.vhd" "ShRegister" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSCwrapper/SerialReceiver.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715145725128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Cont SSC:sc\|SerialReceiver_Door:SReceiver\|Cont:Counter " "Elaborating entity \"Cont\" for hierarchy \"SSC:sc\|SerialReceiver_Door:SReceiver\|Cont:Counter\"" {  } { { "SerialReceiver.vhd" "Counter" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSCwrapper/SerialReceiver.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715145725132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ContadorCrescente SSC:sc\|SerialReceiver_Door:SReceiver\|Cont:Counter\|ContadorCrescente:U1 " "Elaborating entity \"ContadorCrescente\" for hierarchy \"SSC:sc\|SerialReceiver_Door:SReceiver\|Cont:Counter\|ContadorCrescente:U1\"" {  } { { "cont4bit/Cont.vhd" "U1" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSCwrapper/cont4bit/Cont.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715145725132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registo SSC:sc\|SerialReceiver_Door:SReceiver\|Cont:Counter\|ContadorCrescente:U1\|Registo:CC_Reg " "Elaborating entity \"Registo\" for hierarchy \"SSC:sc\|SerialReceiver_Door:SReceiver\|Cont:Counter\|ContadorCrescente:U1\|Registo:CC_Reg\"" {  } { { "cont4bit/ContadorCrescente.vhd" "CC_Reg" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSCwrapper/cont4bit/ContadorCrescente.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715145725148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder4 SSC:sc\|SerialReceiver_Door:SReceiver\|Cont:Counter\|ContadorCrescente:U1\|adder4:CC_Adder " "Elaborating entity \"adder4\" for hierarchy \"SSC:sc\|SerialReceiver_Door:SReceiver\|Cont:Counter\|ContadorCrescente:U1\|adder4:CC_Adder\"" {  } { { "cont4bit/ContadorCrescente.vhd" "CC_Adder" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSCwrapper/cont4bit/ContadorCrescente.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715145725151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxCont SSC:sc\|SerialReceiver_Door:SReceiver\|Cont:Counter\|ContadorCrescente:U1\|MuxCont:CC_MUX " "Elaborating entity \"MuxCont\" for hierarchy \"SSC:sc\|SerialReceiver_Door:SReceiver\|Cont:Counter\|ContadorCrescente:U1\|MuxCont:CC_MUX\"" {  } { { "cont4bit/ContadorCrescente.vhd" "CC_MUX" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSCwrapper/cont4bit/ContadorCrescente.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715145725167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scoreDisplay scoreDisplay:Sdisplay " "Elaborating entity \"scoreDisplay\" for hierarchy \"scoreDisplay:Sdisplay\"" {  } { { "SSCwrapper.vhd" "Sdisplay" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSCwrapper/SSCwrapper.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715145725171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec_3_8 scoreDisplay:Sdisplay\|dec_3_8:decoder " "Elaborating entity \"dec_3_8\" for hierarchy \"scoreDisplay:Sdisplay\|dec_3_8:decoder\"" {  } { { "scoreDisplay.vhd" "decoder" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSCwrapper/scoreDisplay.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715145725180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_4bit scoreDisplay:Sdisplay\|reg_4bit:\\circuit_gen:0:in_reg " "Elaborating entity \"reg_4bit\" for hierarchy \"scoreDisplay:Sdisplay\|reg_4bit:\\circuit_gen:0:in_reg\"" {  } { { "scoreDisplay.vhd" "\\circuit_gen:0:in_reg" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSCwrapper/scoreDisplay.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715145725182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec2hex scoreDisplay:Sdisplay\|dec2hex:\\circuit_gen:0:hex_digit " "Elaborating entity \"dec2hex\" for hierarchy \"scoreDisplay:Sdisplay\|dec2hex:\\circuit_gen:0:hex_digit\"" {  } { { "scoreDisplay.vhd" "\\circuit_gen:0:hex_digit" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSCwrapper/scoreDisplay.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715145725189 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1715145725371 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.05.08.06:22:07 Progress: Loading slda946c49e/alt_sld_fab_wrapper_hw.tcl " "2024.05.08.06:22:07 Progress: Loading slda946c49e/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715145727803 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715145729619 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715145729713 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715145731614 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715145731691 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715145731773 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715145731866 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715145731881 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715145731881 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1715145732573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda946c49e/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda946c49e/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slda946c49e/alt_sld_fab.v" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSCwrapper/db/ip/slda946c49e/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715145732738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715145732738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda946c49e/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda946c49e/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slda946c49e/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSCwrapper/db/ip/slda946c49e/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715145732801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715145732801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda946c49e/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda946c49e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slda946c49e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSCwrapper/db/ip/slda946c49e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715145732828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715145732828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda946c49e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda946c49e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slda946c49e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSCwrapper/db/ip/slda946c49e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715145732864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715145732864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda946c49e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slda946c49e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slda946c49e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSCwrapper/db/ip/slda946c49e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715145732942 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slda946c49e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSCwrapper/db/ip/slda946c49e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715145732942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715145732942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda946c49e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda946c49e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slda946c49e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSCwrapper/db/ip/slda946c49e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715145732989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715145732989 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "SSCwrapper.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSCwrapper/SSCwrapper.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715145734044 "|SSCwrapper|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "SSCwrapper.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSCwrapper/SSCwrapper.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715145734044 "|SSCwrapper|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "SSCwrapper.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSCwrapper/SSCwrapper.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715145734044 "|SSCwrapper|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "SSCwrapper.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSCwrapper/SSCwrapper.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715145734044 "|SSCwrapper|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "SSCwrapper.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSCwrapper/SSCwrapper.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715145734044 "|SSCwrapper|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "SSCwrapper.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSCwrapper/SSCwrapper.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715145734044 "|SSCwrapper|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "SSCwrapper.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSCwrapper/SSCwrapper.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715145734044 "|SSCwrapper|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] GND " "Pin \"HEX0\[7\]\" is stuck at GND" {  } { { "SSCwrapper.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSCwrapper/SSCwrapper.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715145734044 "|SSCwrapper|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "SSCwrapper.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSCwrapper/SSCwrapper.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715145734044 "|SSCwrapper|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "SSCwrapper.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSCwrapper/SSCwrapper.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715145734044 "|SSCwrapper|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "SSCwrapper.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSCwrapper/SSCwrapper.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715145734044 "|SSCwrapper|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "SSCwrapper.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSCwrapper/SSCwrapper.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715145734044 "|SSCwrapper|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "SSCwrapper.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSCwrapper/SSCwrapper.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715145734044 "|SSCwrapper|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "SSCwrapper.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSCwrapper/SSCwrapper.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715145734044 "|SSCwrapper|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "SSCwrapper.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSCwrapper/SSCwrapper.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715145734044 "|SSCwrapper|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] GND " "Pin \"HEX1\[7\]\" is stuck at GND" {  } { { "SSCwrapper.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSCwrapper/SSCwrapper.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715145734044 "|SSCwrapper|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "SSCwrapper.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSCwrapper/SSCwrapper.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715145734044 "|SSCwrapper|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "SSCwrapper.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSCwrapper/SSCwrapper.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715145734044 "|SSCwrapper|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "SSCwrapper.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSCwrapper/SSCwrapper.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715145734044 "|SSCwrapper|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "SSCwrapper.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSCwrapper/SSCwrapper.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715145734044 "|SSCwrapper|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "SSCwrapper.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSCwrapper/SSCwrapper.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715145734044 "|SSCwrapper|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "SSCwrapper.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSCwrapper/SSCwrapper.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715145734044 "|SSCwrapper|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "SSCwrapper.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSCwrapper/SSCwrapper.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715145734044 "|SSCwrapper|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] GND " "Pin \"HEX2\[7\]\" is stuck at GND" {  } { { "SSCwrapper.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSCwrapper/SSCwrapper.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715145734044 "|SSCwrapper|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "SSCwrapper.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSCwrapper/SSCwrapper.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715145734044 "|SSCwrapper|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "SSCwrapper.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSCwrapper/SSCwrapper.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715145734044 "|SSCwrapper|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "SSCwrapper.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSCwrapper/SSCwrapper.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715145734044 "|SSCwrapper|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "SSCwrapper.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSCwrapper/SSCwrapper.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715145734044 "|SSCwrapper|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "SSCwrapper.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSCwrapper/SSCwrapper.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715145734044 "|SSCwrapper|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "SSCwrapper.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSCwrapper/SSCwrapper.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715145734044 "|SSCwrapper|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "SSCwrapper.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSCwrapper/SSCwrapper.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715145734044 "|SSCwrapper|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] GND " "Pin \"HEX3\[7\]\" is stuck at GND" {  } { { "SSCwrapper.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSCwrapper/SSCwrapper.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715145734044 "|SSCwrapper|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "SSCwrapper.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSCwrapper/SSCwrapper.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715145734044 "|SSCwrapper|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "SSCwrapper.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSCwrapper/SSCwrapper.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715145734044 "|SSCwrapper|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "SSCwrapper.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSCwrapper/SSCwrapper.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715145734044 "|SSCwrapper|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "SSCwrapper.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSCwrapper/SSCwrapper.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715145734044 "|SSCwrapper|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "SSCwrapper.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSCwrapper/SSCwrapper.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715145734044 "|SSCwrapper|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "SSCwrapper.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSCwrapper/SSCwrapper.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715145734044 "|SSCwrapper|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "SSCwrapper.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSCwrapper/SSCwrapper.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715145734044 "|SSCwrapper|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] GND " "Pin \"HEX4\[7\]\" is stuck at GND" {  } { { "SSCwrapper.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSCwrapper/SSCwrapper.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715145734044 "|SSCwrapper|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "SSCwrapper.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSCwrapper/SSCwrapper.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715145734044 "|SSCwrapper|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "SSCwrapper.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSCwrapper/SSCwrapper.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715145734044 "|SSCwrapper|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "SSCwrapper.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSCwrapper/SSCwrapper.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715145734044 "|SSCwrapper|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "SSCwrapper.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSCwrapper/SSCwrapper.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715145734044 "|SSCwrapper|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "SSCwrapper.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSCwrapper/SSCwrapper.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715145734044 "|SSCwrapper|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "SSCwrapper.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSCwrapper/SSCwrapper.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715145734044 "|SSCwrapper|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "SSCwrapper.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSCwrapper/SSCwrapper.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715145734044 "|SSCwrapper|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] GND " "Pin \"HEX5\[7\]\" is stuck at GND" {  } { { "SSCwrapper.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSCwrapper/SSCwrapper.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715145734044 "|SSCwrapper|HEX5[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1715145734044 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715145734091 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1715145735170 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715145735170 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "246 " "Implemented 246 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1715145735374 ""} { "Info" "ICUT_CUT_TM_OPINS" "57 " "Implemented 57 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1715145735374 ""} { "Info" "ICUT_CUT_TM_LCELLS" "174 " "Implemented 174 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1715145735374 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1715145735374 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 59 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 59 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4800 " "Peak virtual memory: 4800 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715145735405 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 08 06:22:15 2024 " "Processing ended: Wed May 08 06:22:15 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715145735405 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715145735405 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715145735405 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1715145735405 ""}
