Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Fri Sep  8 18:50:17 2023
| Host         : kiit2951-ThinkPad-Yoga-460 running 64-bit Ubuntu 22.04.2 LTS
| Command      : report_timing_summary -file /home/kiit2951/Desktop/Verilog_ML/Logistic_regression_python/HLS_Logreg/HLS_output//Synthesis/vivado_flow_0/post_place_timing_summary.rpt
| Design       : main
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 2 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.603       -3.774                      2                  854        0.231        0.000                      0                  828        4.500        0.000                       0                   363  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clock  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock               1.200        0.000                      0                  828        0.231        0.000                      0                  828        4.500        0.000                       0                   363  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
input port clock  clock                   5.465        0.000                      0                  185                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**default**   clock                            -2.603       -3.774                      2                    2                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        1.200ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.231ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.200ns  (required time - arrival time)
  Source:                 _main_i0/Controller_i/_present_state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            _main_i0/Datapath_i/array_33765_0/ARRAY_1D_STD_BRAM_NN_instance/SECOND_MEMORY.BRAM_MEMORY_NN_instance_b/TRUE_DUAL_PORT_BYTE_ENABLING_RAM_instance/L11_write_b[1].memory_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        8.129ns  (logic 2.078ns (25.563%)  route 6.051ns (74.437%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.647ns = ( 14.647 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clock_IBUF_inst/O
                         net (fo=1, estimated)        2.171     3.179    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clock_IBUF_BUFG_inst/O
                         net (fo=363, estimated)      1.838     5.118    _main_i0/Controller_i/clock_IBUF_BUFG
    SLICE_X6Y0           FDRE                                         r  _main_i0/Controller_i/_present_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y0           FDRE (Prop_fdre_C_Q)         0.518     5.636 f  _main_i0/Controller_i/_present_state_reg[8]/Q
                         net (fo=9, estimated)        1.037     6.673    _main_i0/Controller_i/_present_state[8]
    SLICE_X7Y0           LUT5 (Prop_lut5_I0_O)        0.152     6.825 f  _main_i0/Controller_i/_present_state[5]_i_3/O
                         net (fo=3, estimated)        0.385     7.210    _main_i0/Controller_i/_present_state[5]_i_3_n_0
    SLICE_X6Y0           LUT6 (Prop_lut6_I2_O)        0.326     7.536 r  _main_i0/Controller_i/_present_state[5]_i_2__0/O
                         net (fo=4, estimated)        0.592     8.128    _main_i0/Controller_i/_present_state[5]_i_2__0_n_0
    SLICE_X6Y0           LUT5 (Prop_lut5_I4_O)        0.124     8.252 r  _main_i0/Controller_i/reg_out1[7]_i_2__0/O
                         net (fo=19, estimated)       1.203     9.455    _main_i0/Controller_i/wrenable_reg_5
    SLICE_X11Y2          LUT3 (Prop_lut3_I0_O)        0.124     9.579 r  _main_i0/Controller_i/out10_carry_i_1/O
                         net (fo=1, estimated)        0.613    10.192    _main_i0/Datapath_i/__internal_bambu_memcpy_61_i0/Datapath_i/fu___internal_bambu_memcpy_329_34109/DI[0]
    SLICE_X15Y2          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    10.599 r  _main_i0/Datapath_i/__internal_bambu_memcpy_61_i0/Datapath_i/fu___internal_bambu_memcpy_329_34109/out10_carry/O[1]
                         net (fo=1, estimated)        0.433    11.032    _main_i0/Datapath_i/__internal_bambu_memcpy_61_i0/Controller_i/O[0]
    SLICE_X19Y2          LUT6 (Prop_lut6_I1_O)        0.303    11.335 r  _main_i0/Datapath_i/__internal_bambu_memcpy_61_i0/Controller_i/L11_write_b[1].memory_reg_i_44/O
                         net (fo=20, estimated)       0.987    12.322    _main_i0/Datapath_i/__internal_bambu_memcpy_61_i0/Controller_i/reg_out1_reg[9]_0
    SLICE_X25Y12         LUT6 (Prop_lut6_I3_O)        0.124    12.446 r  _main_i0/Datapath_i/__internal_bambu_memcpy_61_i0/Controller_i/L11_write_b[1].memory_reg_i_2__1/O
                         net (fo=1, estimated)        0.801    13.247    _main_i0/Datapath_i/array_33765_0/ARRAY_1D_STD_BRAM_NN_instance/SECOND_MEMORY.BRAM_MEMORY_NN_instance_b/TRUE_DUAL_PORT_BYTE_ENABLING_RAM_instance/L11_write_b[1].memory_reg_16[0]
    RAMB18_X1Y3          RAMB18E1                                     r  _main_i0/Datapath_i/array_33765_0/ARRAY_1D_STD_BRAM_NN_instance/SECOND_MEMORY.BRAM_MEMORY_NN_instance_b/TRUE_DUAL_PORT_BYTE_ENABLING_RAM_instance/L11_write_b[1].memory_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    AA9                                               0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  clock_IBUF_inst/O
                         net (fo=1, estimated)        2.062    12.936    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.027 r  clock_IBUF_BUFG_inst/O
                         net (fo=363, estimated)      1.619    14.647    _main_i0/Datapath_i/array_33765_0/ARRAY_1D_STD_BRAM_NN_instance/SECOND_MEMORY.BRAM_MEMORY_NN_instance_b/TRUE_DUAL_PORT_BYTE_ENABLING_RAM_instance/clock_IBUF_BUFG
    RAMB18_X1Y3          RAMB18E1                                     r  _main_i0/Datapath_i/array_33765_0/ARRAY_1D_STD_BRAM_NN_instance/SECOND_MEMORY.BRAM_MEMORY_NN_instance_b/TRUE_DUAL_PORT_BYTE_ENABLING_RAM_instance/L11_write_b[1].memory_reg/CLKARDCLK
                         clock pessimism              0.368    15.014    
                         clock uncertainty           -0.035    14.979    
    RAMB18_X1Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    14.447    _main_i0/Datapath_i/array_33765_0/ARRAY_1D_STD_BRAM_NN_instance/SECOND_MEMORY.BRAM_MEMORY_NN_instance_b/TRUE_DUAL_PORT_BYTE_ENABLING_RAM_instance/L11_write_b[1].memory_reg
  -------------------------------------------------------------------
                         required time                         14.447    
                         arrival time                         -13.247    
  -------------------------------------------------------------------
                         slack                                  1.200    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 _main_i0/Datapath_i/__internal_bambu_memcpy_61_i0/Datapath_i/reg_4/reg_out1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            _main_i0/Datapath_i/__internal_bambu_memcpy_61_i0/Datapath_i/reg_5/reg_out1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.164ns (52.430%)  route 0.149ns (47.570%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.283ns
    Source Clock Delay      (SCD):    1.773ns
    Clock Pessimism Removal (CPR):    0.493ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clock_IBUF_inst/O
                         net (fo=1, estimated)        0.915     1.151    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.177 r  clock_IBUF_BUFG_inst/O
                         net (fo=363, estimated)      0.596     1.773    _main_i0/Datapath_i/__internal_bambu_memcpy_61_i0/Datapath_i/reg_4/clock_IBUF_BUFG
    SLICE_X12Y1          FDRE                                         r  _main_i0/Datapath_i/__internal_bambu_memcpy_61_i0/Datapath_i/reg_4/reg_out1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y1          FDRE (Prop_fdre_C_Q)         0.164     1.937 r  _main_i0/Datapath_i/__internal_bambu_memcpy_61_i0/Datapath_i/reg_4/reg_out1_reg[4]/Q
                         net (fo=5, estimated)        0.149     2.086    _main_i0/Datapath_i/__internal_bambu_memcpy_61_i0/Datapath_i/reg_5/D[4]
    SLICE_X15Y1          FDRE                                         r  _main_i0/Datapath_i/__internal_bambu_memcpy_61_i0/Datapath_i/reg_5/reg_out1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clock_IBUF_inst/O
                         net (fo=1, estimated)        0.963     1.389    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.418 r  clock_IBUF_BUFG_inst/O
                         net (fo=363, estimated)      0.865     2.283    _main_i0/Datapath_i/__internal_bambu_memcpy_61_i0/Datapath_i/reg_5/clock_IBUF_BUFG
    SLICE_X15Y1          FDRE                                         r  _main_i0/Datapath_i/__internal_bambu_memcpy_61_i0/Datapath_i/reg_5/reg_out1_reg[4]/C
                         clock pessimism             -0.493     1.789    
    SLICE_X15Y1          FDRE (Hold_fdre_C_D)         0.066     1.855    _main_i0/Datapath_i/__internal_bambu_memcpy_61_i0/Datapath_i/reg_5/reg_out1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           2.086    
  -------------------------------------------------------------------
                         slack                                  0.231    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y4   _main_i0/Datapath_i/reg_11/reg_out1_reg/CLK
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X3Y5   _main_i0/Datapath_i/reg_18/reg_out1_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X11Y9  _main_i0/Datapath_i/reg_11/reg_out1_reg[16]__0/C



---------------------------------------------------------------------------------------------------
From Clock:  input port clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        5.465ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.465ns  (required time - arrival time)
  Source:                 start_port
                            (input port)
  Destination:            _main_i0/Datapath_i/array_33765_0/ARRAY_1D_STD_BRAM_NN_instance/SECOND_MEMORY.BRAM_MEMORY_NN_instance_b/TRUE_DUAL_PORT_BYTE_ENABLING_RAM_instance/L11_write_b[1].memory_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        8.624ns  (logic 2.111ns (24.479%)  route 6.513ns (75.521%))
  Logic Levels:           6  (CARRY4=1 IBUF=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.647ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.647ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB12                                              0.000     0.000 r  start_port (IN)
                         net (fo=0)                   0.000     0.000    start_port
    AB12                 IBUF (Prop_ibuf_I_O)         1.029     1.029 r  start_port_IBUF_inst/O
                         net (fo=4, estimated)        2.476     3.505    _main_i0/Controller_i/start_port_IBUF
    SLICE_X6Y0           LUT5 (Prop_lut5_I2_O)        0.124     3.629 r  _main_i0/Controller_i/reg_out1[7]_i_2__0/O
                         net (fo=19, estimated)       1.203     4.832    _main_i0/Controller_i/wrenable_reg_5
    SLICE_X11Y2          LUT3 (Prop_lut3_I0_O)        0.124     4.956 r  _main_i0/Controller_i/out10_carry_i_1/O
                         net (fo=1, estimated)        0.613     5.569    _main_i0/Datapath_i/__internal_bambu_memcpy_61_i0/Datapath_i/fu___internal_bambu_memcpy_329_34109/DI[0]
    SLICE_X15Y2          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407     5.976 r  _main_i0/Datapath_i/__internal_bambu_memcpy_61_i0/Datapath_i/fu___internal_bambu_memcpy_329_34109/out10_carry/O[1]
                         net (fo=1, estimated)        0.433     6.409    _main_i0/Datapath_i/__internal_bambu_memcpy_61_i0/Controller_i/O[0]
    SLICE_X19Y2          LUT6 (Prop_lut6_I1_O)        0.303     6.712 r  _main_i0/Datapath_i/__internal_bambu_memcpy_61_i0/Controller_i/L11_write_b[1].memory_reg_i_44/O
                         net (fo=20, estimated)       0.987     7.699    _main_i0/Datapath_i/__internal_bambu_memcpy_61_i0/Controller_i/reg_out1_reg[9]_0
    SLICE_X25Y12         LUT6 (Prop_lut6_I3_O)        0.124     7.823 r  _main_i0/Datapath_i/__internal_bambu_memcpy_61_i0/Controller_i/L11_write_b[1].memory_reg_i_2__1/O
                         net (fo=1, estimated)        0.801     8.624    _main_i0/Datapath_i/array_33765_0/ARRAY_1D_STD_BRAM_NN_instance/SECOND_MEMORY.BRAM_MEMORY_NN_instance_b/TRUE_DUAL_PORT_BYTE_ENABLING_RAM_instance/L11_write_b[1].memory_reg_16[0]
    RAMB18_X1Y3          RAMB18E1                                     r  _main_i0/Datapath_i/array_33765_0/ARRAY_1D_STD_BRAM_NN_instance/SECOND_MEMORY.BRAM_MEMORY_NN_instance_b/TRUE_DUAL_PORT_BYTE_ENABLING_RAM_instance/L11_write_b[1].memory_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    AA9                                               0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  clock_IBUF_inst/O
                         net (fo=1, estimated)        2.062    12.936    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.027 r  clock_IBUF_BUFG_inst/O
                         net (fo=363, estimated)      1.619    14.647    _main_i0/Datapath_i/array_33765_0/ARRAY_1D_STD_BRAM_NN_instance/SECOND_MEMORY.BRAM_MEMORY_NN_instance_b/TRUE_DUAL_PORT_BYTE_ENABLING_RAM_instance/clock_IBUF_BUFG
    RAMB18_X1Y3          RAMB18E1                                     r  _main_i0/Datapath_i/array_33765_0/ARRAY_1D_STD_BRAM_NN_instance/SECOND_MEMORY.BRAM_MEMORY_NN_instance_b/TRUE_DUAL_PORT_BYTE_ENABLING_RAM_instance/L11_write_b[1].memory_reg/CLKARDCLK
                         clock pessimism              0.000    14.647    
                         clock uncertainty           -0.025    14.622    
    RAMB18_X1Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    14.090    _main_i0/Datapath_i/array_33765_0/ARRAY_1D_STD_BRAM_NN_instance/SECOND_MEMORY.BRAM_MEMORY_NN_instance_b/TRUE_DUAL_PORT_BYTE_ENABLING_RAM_instance/L11_write_b[1].memory_reg
  -------------------------------------------------------------------
                         required time                         14.090    
                         arrival time                          -8.624    
  -------------------------------------------------------------------
                         slack                                  5.465    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  clock
  To Clock:  

Setup :            2  Failing Endpoints,  Worst Slack       -2.603ns,  Total Violation       -3.774ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.603ns  (required time - arrival time)
  Source:                 _main_i0/Datapath_i/reg_21/reg_out1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            return_port[0]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        7.488ns  (logic 4.347ns (58.050%)  route 3.141ns (41.950%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT6=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clock_IBUF_inst/O
                         net (fo=1, estimated)        2.171     3.179    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clock_IBUF_BUFG_inst/O
                         net (fo=363, estimated)      1.836     5.116    _main_i0/Datapath_i/reg_21/clock_IBUF_BUFG
    SLICE_X1Y9           FDRE                                         r  _main_i0/Datapath_i/reg_21/reg_out1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.456     5.572 f  _main_i0/Datapath_i/reg_21/reg_out1_reg[12]/Q
                         net (fo=2, estimated)        0.463     6.035    _main_i0/Datapath_i/reg_21/Q[1]
    SLICE_X0Y9           LUT2 (Prop_lut2_I0_O)        0.124     6.159 r  _main_i0/Datapath_i/reg_21/return_port_OBUF[0]_inst_i_93/O
                         net (fo=1, routed)           0.000     6.159    _main_i0/Datapath_i/fu_main_33672_33927/S[1]
    SLICE_X0Y9           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.692 r  _main_i0/Datapath_i/fu_main_33672_33927/return_port_OBUF[0]_inst_i_54/CO[3]
                         net (fo=1, estimated)        0.000     6.692    _main_i0/Datapath_i/fu_main_33672_33927/return_port_OBUF[0]_inst_i_54_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.809 r  _main_i0/Datapath_i/fu_main_33672_33927/return_port_OBUF[0]_inst_i_28/CO[3]
                         net (fo=1, estimated)        0.000     6.809    _main_i0/Datapath_i/fu_main_33672_33927/return_port_OBUF[0]_inst_i_28_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.038 r  _main_i0/Datapath_i/fu_main_33672_33927/return_port_OBUF[0]_inst_i_6/CO[2]
                         net (fo=1, estimated)        0.996     8.034    _main_i0/Datapath_i/reg_18/return_port[0]_2[0]
    SLICE_X3Y5           LUT6 (Prop_lut6_I4_O)        0.310     8.344 r  _main_i0/Datapath_i/reg_18/return_port_OBUF[0]_inst_i_1/O
                         net (fo=1, estimated)        1.682    10.026    return_port_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         2.578    12.603 r  return_port_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.603    return_port[0]
    U7                                                                r  return_port[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
                         clock pessimism              0.000    10.000    
                         output delay                -0.000    10.000    
  -------------------------------------------------------------------
                         required time                         10.000    
                         arrival time                         -12.603    
  -------------------------------------------------------------------
                         slack                                 -2.603    





