# Reading pref.tcl
# do sprram_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/admin/Desktop/Quartus/sprram {C:/Users/admin/Desktop/Quartus/sprram/spr_ram.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:58:20 on Apr 26,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/admin/Desktop/Quartus/sprram" C:/Users/admin/Desktop/Quartus/sprram/spr_ram.v 
# -- Compiling module spr_ram
# 
# Top level modules:
# 	spr_ram
# End time: 17:58:20 on Apr 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/admin/Desktop/Quartus/sprram {C:/Users/admin/Desktop/Quartus/sprram/spr_ram_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:58:20 on Apr 26,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/admin/Desktop/Quartus/sprram" C:/Users/admin/Desktop/Quartus/sprram/spr_ram_tb.v 
# -- Compiling module spr_ram_tb
# 
# Top level modules:
# 	spr_ram_tb
# End time: 17:58:20 on Apr 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.spr_ram_tb
# vsim work.spr_ram_tb 
# Start time: 18:00:15 on Apr 26,2025
# Loading work.spr_ram_tb
# Loading work.spr_ram
add wave -position insertpoint sim:/spr_ram_tb/*
run
# ** Note: $stop    : C:/Users/admin/Desktop/Quartus/sprram/spr_ram_tb.v(65)
#    Time: 45 ns  Iteration: 0  Instance: /spr_ram_tb
# Break in Module spr_ram_tb at C:/Users/admin/Desktop/Quartus/sprram/spr_ram_tb.v line 65
# End time: 18:01:24 on Apr 26,2025, Elapsed time: 0:01:09
# Errors: 0, Warnings: 0
