{:input (genetic.crossover/dumb-crossover 784207074 (genetic.mutation/change-names-remove-clause 62385258 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif"))))))) (genetic.mutation/change-names-remove-clause 93705703 (genetic.mutation/change-constant-value 993910413 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif"))))))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_9_:missing_10 , \\wire1_9_:missing , \\wire2_:missing_10 , \\wire:missing_edge , wire4_20, wire25_39_41_42, \\wire26_40_:missing_42 , wire27_47, wire29_20);\n  wire \\:missing_edge ;\n  input \\wire0_9_:missing_10 ;\n  wire \\wire0_9_:missing_10 ;\n  wire wire14;\n  wire wire17_20;\n  wire wire18;\n  input \\wire1_9_:missing ;\n  wire \\wire1_9_:missing ;\n  wire wire21;\n  wire wire22;\n  input wire25_39_41_42;\n  wire wire25_39_41_42;\n  input \\wire26_40_:missing_42 ;\n  wire \\wire26_40_:missing_42 ;\n  input wire27_47;\n  wire wire27_47;\n  output wire29_20;\n  wire wire29_20;\n  input \\wire2_:missing_10 ;\n  wire \\wire2_:missing_10 ;\n  wire \\wire30_49_:missing ;\n  wire wire31_41;\n  wire \\wire31_:missing ;\n  wire wire32_20;\n  wire \\wire32_:missing ;\n  wire \\wire33_:missing ;\n  wire wire35_20;\n  wire wire35_50;\n  wire wire36_44;\n  wire wire36_45;\n  wire wire37_45;\n  wire \\wire37_:missing ;\n  wire wire38_11;\n  wire wire38_14;\n  wire wire38_15_19_22_23;\n  wire wire38_20_55;\n  wire \\wire38_39_41_:missing ;\n  wire \\wire38_:missing ;\n  wire \\wire38_:missing_52_53 ;\n  wire wire39_40;\n  wire wire40_46;\n  wire \\wire43_44_:missing_46 ;\n  wire \\wire43_44_:missing_47 ;\n  wire \\wire43_:missing ;\n  wire \\wire45_:missing_50 ;\n  wire wire48;\n  output wire4_20;\n  wire wire4_20;\n  wire wire51_55;\n  wire \\wire5_:missing_18_21 ;\n  wire wire6_16;\n  wire wire6_20;\n  wire \\wire7_:missing ;\n  wire \\wire8_20_:missing ;\n  wire \\wire8_:missing ;\n  wire \\wire9_:missing ;\n  wire \\wire:missing_10 ;\n  wire \\wire:missing_12_17 ;\n  wire \\wire:missing_16 ;\n  wire \\wire:missing_20 ;\n  wire \\wire:missing_20_24 ;\n  output \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign wire6_16 = 2'h1 >> wire6_20;\n  assign wire22 = 2'hx >> wire38_15_19_22_23;\n  assign \\wire:missing_edge  = 2'hx >> wire38_15_19_22_23;\n  assign \\wire7_:missing  = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire31_:missing  = 2'h1 >> wire31_41;\n  assign \\wire32_:missing  = 2'h1 >> wire32_20;\n  assign \\wire33_:missing  = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire:missing_edge  = 2'h1 >> \\wire:missing_edge ;\n  assign wire35_50 = 2'h1 >> wire35_20;\n  assign wire36_45 = 2'h1 >> wire36_44;\n  assign \\wire37_:missing  = 2'h1 >> wire37_45;\n  assign \\wire38_:missing  = 2'h1 >> wire38_20_55;\n  assign wire39_40 = 4'h6 >> { wire25_39_41_42, \\wire38_39_41_:missing  };\n  assign wire40_46 = 4'h6 >> { \\wire26_40_:missing_42 , wire39_40 };\n  assign \\wire8_:missing  = 2'h1 >> \\wire8_20_:missing ;\n  assign wire31_41 = 4'h8 >> { wire25_39_41_42, \\wire38_39_41_:missing  };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire26_40_:missing_42 , wire25_39_41_42 };\n  assign \\wire43_:missing  = 4'h2 >> { \\wire43_44_:missing_47 , \\wire43_44_:missing_46  };\n  assign wire36_44 = 4'h8 >> { \\wire43_44_:missing_47 , \\wire43_44_:missing_46  };\n  assign wire37_45 = 4'h6 >> { wire36_45, \\wire45_:missing_50  };\n  assign \\wire9_:missing  = 4'h6 >> { \\wire1_9_:missing , \\wire0_9_:missing_10  };\n  assign \\wire:missing_edge  = 2'hx >> \\wire38_:missing_52_53 ;\n  assign \\wire:missing_10  = 4'h8 >> { \\wire2_:missing_10 , \\wire0_9_:missing_10  };\n  assign \\wire:missing_edge  = 4'h8 >> { wire38_11, \\wire:missing_edge  };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire:missing_12_17 , \\wire:missing_edge  };\n  assign \\wire5_:missing_18_21  = 1'h0;\n  assign \\wire30_49_:missing  = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign wire51_55 = wire38_20_55;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = \\wire38_:missing_52_53 ;\n  assign \\wire:missing_edge  = wire51_55;\n  assign \\wire45_:missing_50  = wire35_50;\n  assign \\wire:missing_edge  = \\wire30_49_:missing ;\n  assign wire48 = \\wire:missing_edge ;\n  assign \\wire43_44_:missing_47  = wire27_47;\n  assign \\wire43_44_:missing_46  = wire40_46;\n  assign \\wire:missing_edge  = \\wire:missing_20_24 ;\n  assign wire21 = \\wire5_:missing_18_21 ;\n  assign \\wire:missing_20  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = wire38_15_19_22_23;\n  assign wire18 = \\wire5_:missing_18_21 ;\n  assign \\wire:missing_12_17  = wire17_20;\n  assign \\wire:missing_16  = wire6_16;\n  assign \\wire:missing_edge  = wire38_15_19_22_23;\n  assign wire14 = wire38_14;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/292079B8.v:3.1-114.10\" *)\nmodule postsynth(\\wire0_9_:missing_10 , \\wire1_9_:missing , \\wire2_:missing_10 , \\wire:missing_edge , wire4_20, wire25_39_41_42, \\wire26_40_:missing_42 , wire27_47, wire29_20);\n  (* src = \"/tmp/fuzzmount2DDF5D8C/292079B8.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/292079B8.v:5.9-5.29\" *)\n  input \\wire0_9_:missing_10 ;\n  wire \\wire0_9_:missing_10 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/292079B8.v:9.8-9.14\" *)\n  wire wire18;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/292079B8.v:10.9-10.26\" *)\n  input \\wire1_9_:missing ;\n  wire \\wire1_9_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/292079B8.v:12.8-12.14\" *)\n  wire wire21;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/292079B8.v:13.8-13.14\" *)\n  wire wire22;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/292079B8.v:14.9-14.24\" *)\n  input wire25_39_41_42;\n  wire wire25_39_41_42;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/292079B8.v:16.9-16.31\" *)\n  input \\wire26_40_:missing_42 ;\n  wire \\wire26_40_:missing_42 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/292079B8.v:18.9-18.18\" *)\n  input wire27_47;\n  wire wire27_47;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/292079B8.v:20.10-20.19\" *)\n  output wire29_20;\n  wire wire29_20;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/292079B8.v:22.9-22.27\" *)\n  input \\wire2_:missing_10 ;\n  wire \\wire2_:missing_10 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/292079B8.v:24.8-24.27\" *)\n  wire \\wire30_49_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/292079B8.v:29.8-29.24\" *)\n  wire \\wire33_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/292079B8.v:38.8-38.26\" *)\n  wire wire38_15_19_22_23;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/292079B8.v:39.8-39.20\" *)\n  wire wire38_20_55;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/292079B8.v:41.8-41.24\" *)\n  wire \\wire38_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/292079B8.v:42.8-42.30\" *)\n  wire \\wire38_:missing_52_53 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/292079B8.v:46.8-46.30\" *)\n  (* unused_bits = \"0\" *)\n  wire \\wire43_44_:missing_47 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/292079B8.v:49.8-49.14\" *)\n  wire wire48;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/292079B8.v:50.10-50.18\" *)\n  output wire4_20;\n  wire wire4_20;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/292079B8.v:52.8-52.17\" *)\n  wire wire51_55;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/292079B8.v:53.8-53.29\" *)\n  wire \\wire5_:missing_18_21 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/292079B8.v:56.8-56.23\" *)\n  wire \\wire7_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/292079B8.v:63.8-63.24\" *)\n  wire \\wire:missing_20 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/292079B8.v:64.8-64.27\" *)\n  wire \\wire:missing_20_24 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/292079B8.v:65.10-65.28\" *)\n  output \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire18 = 1'h0;\n  assign wire21 = 1'h0;\n  assign wire22 = 1'hx;\n  assign wire29_20 = 1'hx;\n  assign \\wire30_49_:missing  = 1'h0;\n  assign \\wire33_:missing  = 1'h1;\n  assign wire38_15_19_22_23 = 1'h0;\n  assign wire38_20_55 = 1'h0;\n  assign \\wire38_:missing  = 1'h1;\n  assign \\wire38_:missing_52_53  = 1'h0;\n  assign \\wire43_44_:missing_47  = wire27_47;\n  assign wire48 = 1'h0;\n  assign wire4_20 = 1'hx;\n  assign wire51_55 = 1'h0;\n  assign \\wire5_:missing_18_21  = 1'h0;\n  assign \\wire7_:missing  = 1'h1;\n  assign \\wire:missing_20  = 1'h0;\n  assign \\wire:missing_20_24  = 1'h0;\n  assign \\wire:missing_edge  = 1'h0;\nendmodule\n", :proof {:exit 2, :out "SBY  3:22:33 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5bvgr3lm] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5bvgr3lm/src/top.v'.\nSBY  3:22:33 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5bvgr3lm] Copy '/tmp/fuzzmount2DDF5D8C/292079B8.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5bvgr3lm/src/292079B8.v'.\nSBY  3:22:33 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5bvgr3lm] Copy '/tmp/fuzzmount2DDF5D8C/292079B8.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5bvgr3lm/src/292079B8.post.v'.\nSBY  3:22:33 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5bvgr3lm] engine_0: abc pdr\nSBY  3:22:33 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5bvgr3lm] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5bvgr3lm/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  3:22:34 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5bvgr3lm] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/292079B8.v:83$46_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/292079B8.v:83$46.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  3:22:34 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5bvgr3lm] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/292079B8.v:90$53_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/292079B8.v:90$53.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  3:22:34 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5bvgr3lm] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/292079B8.v:91$54_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/292079B8.v:91$54.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  3:22:34 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5bvgr3lm] base: Warning: Wire presynth.\\wire4_20 is used but has no driver.\nSBY  3:22:34 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5bvgr3lm] base: Warning: Wire presynth.\\wire29_20 is used but has no driver.\nSBY  3:22:34 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5bvgr3lm] base: Warning: Wire top.\\y_post_0 is used but has no driver.\nSBY  3:22:34 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5bvgr3lm] base: Warning: Wire top.\\y_pre_0 is used but has no driver.\nSBY  3:22:35 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5bvgr3lm] base: finished (returncode=0)\nSBY  3:22:35 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5bvgr3lm] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5bvgr3lm/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  3:22:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5bvgr3lm] aig: Warning: Wire presynth.\\wire4_20 is used but has no driver.\nSBY  3:22:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5bvgr3lm] aig: Warning: Wire presynth.\\wire29_20 is used but has no driver.\nSBY  3:22:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5bvgr3lm] aig: Warning: Wire top.\\y_post_0 is used but has no driver.\nSBY  3:22:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5bvgr3lm] aig: Warning: Wire top.\\y_pre_0 is used but has no driver.\nSBY  3:22:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5bvgr3lm] aig: finished (returncode=0)\nSBY  3:22:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5bvgr3lm] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5bvgr3lm; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  3:22:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5bvgr3lm] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  3:22:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5bvgr3lm] engine_0: Warning: The network has no constraints.\nSBY  3:22:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5bvgr3lm] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY  3:22:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5bvgr3lm] engine_0: finished (returncode=0)\nSBY  3:22:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5bvgr3lm] engine_0: Status returned by engine: FAIL\nSBY  3:22:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5bvgr3lm] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:04 (4)\nSBY  3:22:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5bvgr3lm] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY  3:22:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5bvgr3lm] summary: engine_0 (abc pdr) returned FAIL\nSBY  3:22:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5bvgr3lm] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5bvgr3lm'.\nSBY  3:22:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5bvgr3lm] DONE (FAIL, rc=2)\n", :err ""}}}