Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date         : Tue Mar 20 13:46:07 2018
| Host         : ug69 running 64-bit Debian GNU/Linux 9.4 (stretch)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7a100t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |  1124 |
| Unused register locations in slices containing registers |  3097 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |           17069 |         3907 |
| No           | No                    | Yes                    |             370 |          118 |
| No           | Yes                   | No                     |            3422 |         1318 |
| Yes          | No                    | No                     |           14490 |         3410 |
| Yes          | No                    | Yes                    |             432 |          100 |
| Yes          | Yes                   | No                     |            6368 |         1805 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                    Clock Signal                                    |                                                                                                                                               Enable Signal                                                                                                                                               |                                                                                                                                            Set/Reset Signal                                                                                                                                           | Slice Load Count | Bel Load Count |
+------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/in1                                                                                                                                                                                                                     |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/flush_pipe                                                                                                                                                                                                                     |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/geralds_fft_0/inst/design_1_i/xfft_1/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[4].delay_reset_pe/reset_sustained_raw[0]                                                                                        |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/geralds_fft_0/inst/design_1_i/xfft_1/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[3].delay_reset_pe/reset_sustained_raw[0]                                                                                        |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/geralds_fft_0/inst/design_1_i/xfft_1/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[2].delay_reset_pe/reset_sustained_raw[0]                                                                                        |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/geralds_fft_0/inst/design_1_i/xfft_1/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[1].delay_reset_pe/reset_sustained_raw[0]                                                                                        |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/geralds_fft_0/inst/design_1_i/xfft_1/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[0].delay_reset_pe/reset_sustained_raw[0]                                                                                        |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/geralds_fft_0/inst/design_1_i/xfft_1/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.delay_reset_3/need_sclr_lut.real_shift_ram.FF_gen[0].reg                                                                                     |                1 |              1 |
|  design_1_i/axi_ethernetlite_0/U0/phy_tx_clk_core                                  |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                              |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.wbypass_offset_fifo/load_mesg                                                                                                                                                        | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.wbypass_offset_fifo/gen_pipelined.mesg_reg[1]_i_1_n_0                                                                                                                            |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_fft_0/inst/design_1_i/xfft_1/U0/i_synth/axi_wrapper/config_channel_fifo/gen_non_real_time.data_in_fifo_pt1/wr_enable                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                       |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                                                                                                                                                                        |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                                                    | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/SR[0]                                                                                                                                                                                                                   |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                             |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                       |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            |                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                                  |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR0_GENERATE[23].TCSR0_FF_I_0                                                                                                                                                                                                    |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                             |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                             |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_nxt                                                                                                                                                     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/calib_cke_reg[0]                                                                                                                                                                                                        |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/mesg_reg                                                                                                                                                                                           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg[10]_i_1__3_n_0                                                                                                                                                          |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/r_push                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                       |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                                  |                1 |              1 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                        | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Capture_0                                                                                                                                                                                                                                                          | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_reset                                                                                                                                                                                                                                              |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_fft_0/inst/design_1_i/multiply/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]_0                                                                                                                                                                                          | design_1_i/geralds_fft_0/inst/design_1_i/multiply/U0/i_synth/MULT.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_0                                                                                                                                                                             |                1 |              1 |
| ~design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                        | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                                                                                                                         | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_1                                                                                                                                                                                                                                    |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            |                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                                           |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_fft_0/inst/design_1_i/multiply1/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]_0                                                                                                                                                                                         | design_1_i/geralds_fft_0/inst/design_1_i/multiply1/U0/i_synth/MULT.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_0                                                                                                                                                                            |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                                  |                1 |              1 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                                       | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0                                                                                                                                                        |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                                                                               |                1 |              1 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                                       | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0                                                                                                                                                        |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                                                                                 |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                       |                1 |              1 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                                       | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.force_stop_cmd_1_reg_0                                                                                                                                                  |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                       |                1 |              1 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                                       | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                                                                                                                                                                        |                1 |              1 |
| ~design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                |                                                                                                                                                                                                                                                                                                           | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                                                                                                                                                  |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                                                                      | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__1_n_0                                                                                                                                                                                           |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            |                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                                  |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/p_14_out                                                                                                                                                                                                                                              |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/p_13_out                                                                                                                                                                                                                                              |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                       |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.wr_addr_cap_i_1_n_0                                                                                                                                                                                         |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_curr_eof_reg_i_1_n_0                                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                            |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                       |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                       |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR1_GENERATE[23].TCSR1_FF_I                                                                                                                                                                                                      |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r                                                                                                                                   | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/lane_cnt_dqs_c_r_reg[0][0]                                                                                                                                                                                              |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                              |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.wr_in_progress_i_1_n_0                                                                                                                                                                                      |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_CRCGENRX/crcokdelay_0                                                                                                                                                                                                                         |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/current_word_1_reg[3]_0[0]                                                                                                                                              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                                                                                                             |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            |                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                                      |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            |                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                                      |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                       |                1 |              2 |
|  design_1_i/axi_ethernetlite_0/U0/phy_tx_clk_core                                  |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                            |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                                                                           |                                                                                                                                                                                                                                                                                                       |                1 |              2 |
|  design_1_i/axi_ethernetlite_0/U0/phy_tx_clk_core                                  |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/Rst0                                                                                                                                                                                                                         |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/CDC_FIFO_RST/scndry_out                                                                                                                                                                                                            |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                     |                                                                                                                                                                                                                                                                                                       |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                       |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                                      |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                                      |                1 |              2 |
|  design_1_i/axi_ethernetlite_0/U0/C                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                                                   |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[2].srl_nx1/shift                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                       |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                                                   |                1 |              2 |
|  design_1_i/axi_ethernetlite_0/U0/C                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/CDC_FIFO_RST/scndry_out                                                                                                                                                                                                            |                1 |              2 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                                                                                                                       | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                                                                                                                                                                |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GNE_SYNC_RESET.scndry_resetn_reg                                                                                                                                                                                                                     |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                     |                                                                                                                                                                                                                                                                                                       |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/geralds_fft_0/inst/design_1_i/xfft_1/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.delay_reset_7/need_sclr_lut.real_shift_ram.FF_gen[0].reg                                                                                     |                2 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                           |                1 |              3 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                            |                1 |              3 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/geralds_correlation_wrapper_0/inst/corr_wrapper_i/projection_correlation_calculator_v1_0_0/inst/correlation_valid_i_2_n_0                                                                                                                                                                  |                2 |              3 |
|  design_1_i/axi_ethernetlite_0/U0/phy_tx_clk_core                                  |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                           |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                       |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            |                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                               |                1 |              3 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                       |                3 |              3 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                               |                1 |              3 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                           |                1 |              3 |
|  design_1_i/axi_ethernetlite_0/U0/C                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                           |                1 |              3 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/Rst0                                                                                                                                                                                                                         |                2 |              3 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/w_cmd_fifo/gen_srls[3].srl_nx1/shift_qual                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                       |                1 |              3 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]                                                                                                             |                1 |              3 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]                                                                                                                              |                2 |              3 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]                                                                                                                              |                2 |              3 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]                                                                                                                              |                3 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            |                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                               |                1 |              3 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                |                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                       |                2 |              3 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]                                                                                                                              |                2 |              3 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_fft_0/inst/design_1_i/xfft_1/U0/i_synth/axi_wrapper/count_ce                                                                                                                                                                                                                           | design_1_i/geralds_fft_0/inst/design_1_i/xfft_1/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                                                       |                2 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                       |                1 |              3 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]                                                                                                                              |                3 |              3 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                               |                1 |              3 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                               |                1 |              3 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/s04_nodes/s04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]                                                                                                                              |                3 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                               |                1 |              3 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/clk_map/psr_aclk1/U0/EXT_LPF/bsr_reg                                                                                                                                                                                                                                          |                2 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/pop_si_data                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                                                                                                             |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/clk_map/psr0/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                               |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                       |                4 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[5]_i_1_n_0                                                                                                                                       |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                                                                         | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                             |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                                          | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                    |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                                                                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                   |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/cnt_read[3]_i_1__0_n_0                                                                                                                                                                   | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__4_n_0                                                                                                                                                                                           |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                                                                                  |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/mac_addr_ram_we                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                       |                1 |              4 |
| ~design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                |                                                                                                                                                                                                                                                                                                           | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                                                              |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/emac_tx_wr_i                                                                                                                                                                                                                     | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/txComboBusFifoWrCntRst                                                                                                                                                                                                       |                1 |              4 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                        | design_1_i/mdm_1/U0/MDM_Core_I1/p_0_out                                                                                                                                                                                                                                                                   | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                                                              |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_fft_0/inst/design_1_i/flt_to_int/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                                                                               | design_1_i/geralds_fft_0/inst/design_1_i/flt_to_int/U0/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[31]_1                                                                                                                              |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_fft_0/inst/design_1_i/flt_to_int/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                                                                               | design_1_i/geralds_fft_0/inst/design_1_i/flt_to_int/U0/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[27]_i_1_n_0                                                                                                                                         |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                    |                2 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            |                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[0]_0                                                                                                                                                                                                                            |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_addr_le                                                                                                                                                                                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                               |                2 |              4 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                | design_1_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                                                                                                                   | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                                                              |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/wr_accepted                                                                                                                                                                                                    | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                               |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/CE_0                                                                                                                                                                                                                             | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/transmit_start_reg_reg_0                                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/MDIO_GEN.MDIO_IF_I/mdio_state                                                                                                                                                                                                                                    | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/transmit_start_reg_reg_0                                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/p_0_in0_in                                                                                                                                                               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_1_n_0                                                                                                                                               |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[1144]_i_1_n_0                                                                                                                                                                        | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[1066]_i_1_n_0                                                                                                                                                                    |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/sync_cntr[3]_i_2_n_0                                                                                                                                                                                                   | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/sync_cntr_reg[3]_0[0]                                                                                                                                                                                                   |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r                                                                                                                                                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/wr_ptr_timing_reg[0][0]                                                                                                                                                                                                 |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_reg_full_i_1_n_0                                                                                                                                                                                |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_1_n_0                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/in1                                                                                                                                                                                                                     |                2 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt0                                                                                                                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt[3]_i_1_n_0                                                                                                              |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r[3]_i_1_n_0                                                                                                | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/in1                                                                                                                                                                                                                     |                2 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wait_cnt_r0                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/SS[0]                                                                                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/sig_burst_dbeat_cntr_reg[3] | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/SR[0]                   |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/int_addr_reg[3][0]                                                                                                                                                    | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__4_n_0                                                                                                                                                                                           |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                       |                2 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh0                                                                                                                                                             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_1_n_0                                                                                                                                               |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r[3]_i_1_n_0                                                                                                                                            |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d                                                                                                                                                                               | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                               |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/read_offset_reg[0]                                                                                                                                                                      | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                               |                2 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/int_addr_reg[3][0]                                                                                                                                                    | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                                                                           |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                     | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[1066]_i_1__0_n_0                                                                                                                                                                 |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/read_offset_reg[0]                                                                                                                                                   | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                               |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_2_n_0                                                                                                                                                  | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_1_n_0                                                                                                                                              |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer[1144]_i_1_n_0                                                                                                                                                                        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer[1066]_i_1_n_0                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                                                                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_i_1_n_0                                                                                                                                                                                                                                | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                                                                                                                                                                        |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[4].inst_req_counter/last_grant_reg[0][0]                                                                                                                                           | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_areset                                                                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[3]_i_1_n_0                                                                                                                                          |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[3]_i_1_n_0                                                                                                                                         |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/regl_dqs_cnt[0]_i_1_n_0                                                                                                                           |                2 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt[3]_i_1_n_0                                                                                                                                         |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/maint_prescaler_r1                                                                                                                                                                  |                2 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                                                                                       |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                                                                                       |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/read_data_indx.rd_data_indx_r_reg[3][0]                                                                                                                                                                          | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                               |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/state2                                                                                                                                                                                                   | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[4]_i_1_n_0                                                                                                                                                                  |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/payld_b                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                       |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/payld_a                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                       |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cnt_shift_r_reg[0][0]                                                                                                                                                   | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/cnt_shift_r_reg[0]_0[0]                                                                                                                                                                                                 |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                           | design_1_i/rst_mig_7series_0_81M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                                                                                                                           | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                                                                                                                                                                      |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                                                                                                                         | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                          |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                    | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.exist_bit_FDRE/E[0]                                                                                                   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                               |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_fft_0/inst/design_1_i/xfft_1/U0/i_synth/axi_wrapper/count_ce_0                                                                                                                                                                                                                         | design_1_i/geralds_fft_0/inst/design_1_i/xfft_1/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                                                       |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]                                                                                                             |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_fft_0/inst/design_1_i/xfft_1/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                                                                             | design_1_i/geralds_fft_0/inst/design_1_i/xfft_1/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/reset_delays[1].other.reset_del_reg_n_0_[1]                                                                                                                     |                4 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_fft_0/inst/design_1_i/xfft_1/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                                                                             | design_1_i/geralds_fft_0/inst/design_1_i/xfft_1/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/reset_delays[3].other.reset_del_reg_n_0_[3]                                                                                                                     |                4 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset                                                                                                                                                                                                                                         |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_fft_0/inst/design_1_i/xfft_1/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                                                                             | design_1_i/geralds_fft_0/inst/design_1_i/xfft_1/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_reset                                                                                                                                                        |                4 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/s_sc_areset                                                                                                                                                                                                                                        |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]                                                                                                             |                3 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/s_sc_areset                                                                                                                                                                                                                                        |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]                                                                                                             |                4 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/s_sc_areset                                                                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]                                                                                                             |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/s_sc_areset                                                                                                                                                                                                                                        |                2 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            |                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_bit_count_reg[3][0]                                                                                                                                                                                                |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]                                                                                                             |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/s04_nodes/s04_ar_node/inst/s_sc_areset                                                                                                                                                                                                                                        |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                                                   | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                                               |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            |                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/D[6]                                                                                                                                                                                                                                                           | design_1_i/xadc_wiz_0/inst/SOFT_RESET_I/reset2ip_reset                                                                                                                                                                                                                                                |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            |                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[7]_i_1_n_0                                                                                                                                                                                                           |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                       |                4 |              4 |
|  design_1_i/axi_ethernetlite_0/U0/C                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                              |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out3                                                | design_1_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/D[0]                                                                                                                                                                                                                                   | design_1_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Addr_Counters[3].FDRE_I_0                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                          |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out3                                                | design_1_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/CI                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                       |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_STATE/Mac_addr_ram_addr_rd[0]_i_1_n_0                                                                                                                                                                                                      |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_New_CacheInterface_for_AXI.valid_Bits_1_reg[0]                                                                                          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/SR[0]                                                                                                                                     |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_read_fifo_addr[0]_i_1__0_n_0                                                                                                      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                               |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                       |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_read_fifo_addr[0]_i_1_n_0                                                                                          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                               |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Read_Req_Granted                                                                                                                              |                                                                                                                                                                                                                                                                                                       |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_FPGA.Native                                                                                                                                                                                 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/update_idle                                                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                              |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/p_2_out                                                                                                                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                               |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_read_fifo_addr[0]_i_1_n_0                                                                                                                                                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                               |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_STATE/rdDestAddrNib_D_t_q[0]_i_1_n_0                                                                                                                                                                                                       |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[9].tc_srl_reg/clear                                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/bsr_reg                                                                                                                                                                                                                                           |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/grant_i_reg[0]                                                                                                                                             |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/axi4_stream_inst/FSM_sequential_state_reg[3]_i_1_n_0                                                                                                                                                                                                           | design_1_i/xadc_wiz_0/inst/SOFT_RESET_I/m_axis_reset                                                                                                                                                                                                                                                  |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_fft_0/inst/design_1_i/xfft_1/U0/i_synth/axi_wrapper/gen_block_exp_delay_streaming.waddr_reg[0][0]                                                                                                                                                                                      | design_1_i/geralds_fft_0/inst/design_1_i/xfft_1/U0/i_synth/axi_wrapper/gen_block_exp_delay_streaming.waddr_reg[3][0]                                                                                                                                                                                  |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_fft_0/inst/design_1_i/xfft_1/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                                                                             | design_1_i/geralds_fft_0/inst/design_1_i/xfft_1/U0/i_synth/xfft_inst/floating_point.xfft_inst/real_to_bfp/fpo/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[26]                                                                                 |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_fft_0/inst/design_1_i/xfft_1/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                                                                             | design_1_i/geralds_fft_0/inst/design_1_i/xfft_1/U0/i_synth/xfft_inst/floating_point.xfft_inst/real_to_bfp/fpo/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[22]_i_1_n_0                                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_fft_0/inst/design_1_i/xfft_1/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                                                                             | design_1_i/geralds_fft_0/inst/design_1_i/xfft_1/U0/i_synth/xfft_inst/floating_point.xfft_inst/imag_to_bfp/fpo/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[26]                                                                                 |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_fft_0/inst/design_1_i/xfft_1/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                                                                             | design_1_i/geralds_fft_0/inst/design_1_i/xfft_1/U0/i_synth/xfft_inst/floating_point.xfft_inst/imag_to_bfp/fpo/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[22]_i_1_n_0                                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_fft_0/inst/design_1_i/xfft_1/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                                                                             | design_1_i/geralds_fft_0/inst/design_1_i/xfft_1/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/reset_delays[2].other.reset_del_reg_n_0_[2]                                                                                                                     |                3 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset                                                                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset                                                                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[20].tc_srl_reg/clear                                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/clear                                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[11].tc_srl_reg/clear                                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[12].tc_srl_reg/clear                                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/clear                                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[14].tc_srl_reg/clear                                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/clear                                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/clear                                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[17].tc_srl_reg/clear                                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/clear                                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/clear                                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/clear                                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/clear                                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/clear                                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/clear                                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/clear                                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/clear                                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/clear                                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/clear                                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/clear                                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[26].tc_srl_reg/clear                                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/clear                                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/clear                                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/clear                                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/clear                                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[29].tc_srl_reg/clear                                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/clear                                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[8].tc_srl_reg/clear                                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/clear                                                                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/clear                                                                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/clear                                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/clear                                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/clear                                                                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/clear                                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/clear                                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/clear                                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/clear                                                                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/clear                                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/clear                                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/clear                                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/clear                                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[4].tc_srl_reg/clear                                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/E[0]                                                                                                                                                                                             | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                               |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_fft_0/inst/design_1_i/floating_point_0/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                                                                         | design_1_i/geralds_fft_0/inst/design_1_i/floating_point_0/U0/i_synth/sclr_i                                                                                                                                                                                                                           |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                                                                                                                                          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                               |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0                                                                                                | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0                                                                                            |                1 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0                                                                                                | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0                                                                                            |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_DEFERRAL_CONTROL/inst_deferral_state/count_reg[4][0]                                                                                                                                                                                              | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/transmit_start_reg_reg_0                                                                                                                                                                                                     |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_DEFERRAL_CONTROL/inst_deferral_state/E[0]                                                                                                                                                                                                         | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/transmit_start_reg_reg_0                                                                                                                                                                                                     |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_PipeRun                                                                                                                                                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                               |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0                                                                                                | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0                                                                                            |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[4]_i_1_n_0                                                                                                                               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/wr_ptr_timing_reg[0][0]                                                                                                                                                                                                 |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_cnt_eye_size_r                                                                                                                                     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0                                                                                            |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr[4]_i_1__2_n_0                                                                                                                                                        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                               |                4 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/E[0]                                                                                                                                                                          | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                                                               |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out3                                                | design_1_i/mii_to_rmii_0/U0/RMII_FIXED.I_TX/tx_in_reg_en                                                                                                                                                                                                                                                  | design_1_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Addr_Counters[3].FDRE_I_0                                                                                                                                                                                                          |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out3                                                | design_1_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/Q[0]                                                                                                                                                                                                                                                          | design_1_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Addr_Counters[3].FDRE_I_0                                                                                                                                                                                                          |                1 |              5 |
|  design_1_i/axi_ethernetlite_0/U0/phy_tx_clk_core                                  | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                             | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0]                                                                                                            |                2 |              5 |
|  design_1_i/axi_ethernetlite_0/U0/phy_tx_clk_core                                  |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_ethernetlite_0/U0/BUS_RST_TX_SYNC_CORE_I/scndry_out                                                                                                                                                                                                                                    |                1 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[4]_i_1_n_0                                                                                                                                       |                1 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                                                                           |                4 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr[4]_i_1__0_n_0                                                                                                                                                        | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                                                               |                4 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/mi_handler_m_sc_areset_pipe                                                                                                                                                                                                                         |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/mi_handler_m_sc_areset_pipe                                                                                                                                                                                                                        |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_fft_0/inst/design_1_i/xfft_1/U0/i_synth/axi_wrapper/count_ce_1                                                                                                                                                                                                                         | design_1_i/geralds_fft_0/inst/design_1_i/xfft_1/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                                                       |                2 |              5 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                       |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/mi_handler_m_sc_areset_pipe                                                                                                                                                                                                                        |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]_i_2_n_0                                                                                                                                        | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row0_rd_done1                                                                                                                                                |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt                                                                                                                                                          | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0                                                                                                                     |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_fft_0/inst/design_1_i/xfft_1/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                                                                             | design_1_i/geralds_fft_0/inst/design_1_i/xfft_1/U0/i_synth/axi_wrapper/gen_src_select.src_sel_reg                                                                                                                                                                                                     |                3 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr[4]_i_1__1_n_0                                                                                                                                                                           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                               |                3 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r[4]_i_1_n_0                                                                                                                        |                1 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r                                                                                                                                   | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/lane_cnt_dqs_c_r_reg[0][1]                                                                                                                                                                                              |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/read_req_granted                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                       |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                                       | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                    |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[31]_i_1__3_n_0                                                                                                                                                                          | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                    |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/rd_accepted                                                                                                                                                                                                    | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                               |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                                                                                                                                                                      |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1_n_0                                              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                                                       |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                       |                1 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                       |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                          | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                    |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/SR[0]                                                                                                                                                                             |                1 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/RD_PRI_REG.wr_wait_limit_reg[0][0]                                                                                                                                                |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/E[0]                                                                                                                                                                   | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/periodic_read_request.periodic_rd_r_cnt_reg[0]                                                                                                                                                                          |                1 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                                                                      | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                                                                           |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/sel                                                                                                                                                                                      | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/maint_prescaler.maint_prescaler_r[4]_i_1_n_0                                                                                                                                         |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                                    | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                    |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_ethernetlite_0/U0/I_AXI_NATIVE_IPIF/MDIO_GEN.mdio_data_out_reg[11]_2[0]                                                                                                                                                                                                                    | design_1_i/axi_ethernetlite_0/U0/I_AXI_NATIVE_IPIF/MDIO_GEN.mdio_data_out_reg[11]_3                                                                                                                                                                                                                   |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_sts_reg_empty_reg_0                                                                                                                                                |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[0]_1[0]                                                                                                       | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_strb_reg_out[3]_i_1__3_n_0                                                                                                                                                      |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__0_n_0                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                                                       |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/geralds_fft_0/inst/design_1_i/xfft_1/U0/i_synth/axi_wrapper/p_1_out                                                                                                                                                                                                                        |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/geralds_fft_0/inst/design_1_i/xfft_1/U0/i_synth/axi_wrapper/BLANK0                                                                                                                                                                                                                         |                3 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                                                                         | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                    |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0                                                                                                | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0                                                                                            |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                      |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0                                                                                                | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0                                                                                            |                1 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0                                                                                                | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0                                                                                            |                1 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0                                                                                                | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0                                                                                            |                1 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                       |                3 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                       |                1 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/pop_si_data                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                                                                           |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                                                              | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_areset                                                                                                                                                                                                                                         |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                                                             | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset                                                                                                                                                                                                                                        |                3 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/E[0]                                                                                                                                                                                                     | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset                                                                                                                                                                                                                                         |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/E[0]                                                                                                                                                                                                    | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset                                                                                                                                                                                                                                        |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/po_delay_cnt_r0                                                                                                                                      | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/po_delay_cnt_r[5]_i_1_n_0                                                                                                                        |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_0_in22_out                                                                                                                              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/lane_cnt_dqs_c_r_reg[0][0]                                                                                                                                                                                              |                1 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                                                              | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset                                                                                                                                                                                                                                         |                4 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s04_nodes/s04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                                                             | design_1_i/axi_smc/inst/s04_nodes/s04_ar_node/inst/s_sc_areset                                                                                                                                                                                                                                        |                3 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s04_nodes/s04_r_node/inst/inst_si_handler/inst_arb_stall_late/count_r                                                                                                                                                                                                             | design_1_i/axi_smc/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]                                                                                                             |                3 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_fft_0/inst/design_1_i/xfft_1/U0/i_synth/axi_wrapper/count_ce_2                                                                                                                                                                                                                         | design_1_i/geralds_fft_0/inst/design_1_i/xfft_1/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                                                       |                3 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/GEN_INDET_BTT.lsig_byte_cntr_reg[13][0]                                                                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                             |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/lane_cnt_dqs_c_r_reg[0][0]                                                                                                                                                                                              |                1 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/inc_cnt                                                                                                                                   | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/periodic_read_request.periodic_rd_r_cnt_reg[0]                                                                                                                                                                          |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dec_cnt                                                                                                                              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/periodic_read_request.periodic_rd_r_cnt_reg[0]                                                                                                                                                                          |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s04_nodes/s04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/E[0]                                                                                                                                                                                                    | design_1_i/axi_smc/inst/s04_nodes/s04_ar_node/inst/s_sc_areset                                                                                                                                                                                                                                        |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/inst_arb_stall_late/count_r                                                                                                                                                                                                             | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]                                                                                                             |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/delay_cnt_r0                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/delay_cnt_r[5]_i_1_n_0                                                                                                                           |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_1_out[5]                                                                                                                                |                                                                                                                                                                                                                                                                                                       |                1 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]                                                                                                                               |                4 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/E[0]                                                                                                                                                                                                    | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset                                                                                                                                                                                                                                        |                4 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                                                             | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset                                                                                                                                                                                                                                        |                3 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset                                                                                                                       | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][5]_i_1_n_0                                                                                                     |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/stable_pass_cnt                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/periodic_read_request.periodic_rd_r_cnt_reg[0]                                                                                                                                                                          |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                                          | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]                                                                                                             |                3 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                                                             | design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/s_sc_areset                                                                                                                                                                                                                                        |                3 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                                          | design_1_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]                                                                                                             |                3 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                                                  |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                       |                4 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.wbypass_offset_fifo/load_mesg                                                                                                                                                        |                                                                                                                                                                                                                                                                                                       |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/E[0]                                                                                                                                                                                                    | design_1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/s_sc_areset                                                                                                                                                                                                                                        |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                                                             | design_1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/s_sc_areset                                                                                                                                                                                                                                        |                3 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/gen_endpoint.b_cnt_reg[0][0]                                                                                                                                                                                                              | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                                                                        |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                                                                      | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                                                                        |                3 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/E[0]                                                                                                                                                                                                     | design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/s_sc_areset                                                                                                                                                                                                                                         |                3 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                                                              | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_areset                                                                                                                                                                                                                                         |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                                                              | design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/s_sc_areset                                                                                                                                                                                                                                         |                3 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_si_handler/inst_arb_stall_late/count_r                                                                                                                                                                                                             | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]                                                                                                             |                3 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/data_out_en                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                       |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer_r0__14                                                                                                                                                                     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r[5]_i_1_n_0                                                                                                                                             |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/axi_smc/inst/clk_map/psr0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/clk_map/psr0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                         |                1 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[5]_i_1_n_0                                                                                                                        | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/lane_cnt_dqs_c_r_reg[0][0]                                                                                                                                                                                              |                3 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/E[0]                                                                                                                                                                                                    | design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/s_sc_areset                                                                                                                                                                                                                                        |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/axi_smc/inst/clk_map/psr_aclk1/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                               | design_1_i/axi_smc/inst/clk_map/psr_aclk1/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1__0_n_0                                                                                                                                                                                                                      |                1 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                                                      | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                                                                                                        |                3 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                                                  |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[5]_i_1_n_0                                                                                                                   |                1 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                                        |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_fft_0/inst/design_1_i/xfft_1/U0/i_synth/axi_wrapper/count_ce_5                                                                                                                                                                                                                         | design_1_i/geralds_fft_0/inst/design_1_i/xfft_1/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                                                       |                3 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/rst_mig_7series_0_81M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                        | design_1_i/rst_mig_7series_0_81M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                             |                1 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/E[0]                                                                                                                                                                                                    | design_1_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/s_sc_areset                                                                                                                                                                                                                                        |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                                                             | design_1_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/s_sc_areset                                                                                                                                                                                                                                        |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_fft_0/inst/design_1_i/xfft_1/U0/i_synth/axi_wrapper/count_ce_4                                                                                                                                                                                                                         | design_1_i/geralds_fft_0/inst/design_1_i/xfft_1/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                                                       |                3 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/status_reg_reg[0][0]                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                       |                1 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_si_handler/inst_arb_stall_late/count_r                                                                                                                                                                                                             | design_1_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]                                                                                                             |                3 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s04_entry_pipeline/s04_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                                                      | design_1_i/axi_smc/inst/s04_entry_pipeline/s04_mmu/inst/areset                                                                                                                                                                                                                                        |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                                                      | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                                                        |                4 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/cnt_read_reg[5][0]                                                                                                                                                | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__4_n_0                                                                                                                                                                                           |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                                                                    | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__1_n_0                                                                                                                                                                                           |                3 |              6 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                        | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.sample_1_reg[10][0]                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                       |                1 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_fft_0/inst/design_1_i/flt_to_int/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                                                                               | design_1_i/geralds_fft_0/inst/design_1_i/flt_to_int/U0/i_synth/sclr_i                                                                                                                                                                                                                                 |                4 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[5]_i_1_n_0                                                                                                                               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/lane_cnt_dqs_c_r_reg[0][1]                                                                                                                                                                                              |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                                                    |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_1_n_0                                                                                                                         |                                                                                                                                                                                                                                                                                                       |                3 |              6 |
|  design_1_i/axi_ethernetlite_0/U0/C                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_ethernetlite_0/U0/BUS_RST_RX_SYNC_CORE_I/scndry_out                                                                                                                                                                                                                                    |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_1_n_0                                                                                                                     |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_2_n_0                                                                                                                          | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_1_n_0                                                                                                                      |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/E[0]                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                        |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/p_2_out[0]                                                                                                                                                                                                                   | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/current_state_reg[0]                                                                                                                                                                                                     |                3 |              6 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                        | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.count_reg[5]_0[0]                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                       |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_sequential_cal1_state_r[5]_i_1_n_0                                                                                                                | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/calib_cke_reg[0]                                                                                                                                                                                                        |                5 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                                                                      | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                        |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/cnt_read[5]_i_1_n_0                                                                                                                                                              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__4_n_0                                                                                                                                                                                           |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                                                                  | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/wr_ptr_timing_reg[0][0]                                                                                                                                                                                                 |                1 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1__1_n_0                                                                                                                                                                                                                       |                1 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/axi4_stream_inst/channel_id[6]_i_1_n_0                                                                                                                                                                                                                         | design_1_i/xadc_wiz_0/inst/SOFT_RESET_I/m_axis_reset                                                                                                                                                                                                                                                  |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                           | design_1_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                                |                1 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]                                                                                                                               |                3 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_STATE/E[0]                                                                                                                                                                                                                                     | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0]                                                                                                            |                1 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r[5]_i_1_n_0                                                                                                                          | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/lane_cnt_dqs_c_r_reg[0][1]                                                                                                                                                                                              |                3 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            |                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                                                                                          |                1 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/tap_cnt_cpt_r_reg[0][0]                                                                                                                                                                                                 |                3 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/MDIO_GEN.MDIO_IF_I/clk_cnt                                                                                                                                                                                                                                       | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/transmit_start_reg_reg_0                                                                                                                                                                                                     |                2 |              6 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                        | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/E[0]                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                       |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                    |                1 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                                                      | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                        |                3 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/last_outstanding_write                                                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                               |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/GNE_SYNC_RESET.sft_rst_dly2_reg                                                                                                                                                                                       | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.sft_rst_dly1_i_1_n_0                                                                                                                                                                                                   |                1 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                           | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                                          |                3 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/geralds_fft_0/inst/design_1_i/multiply1/U0/i_synth/sclr_i                                                                                                                                                                                                                                  |                2 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[15]_i_1_n_0                                                                                                                                                                                                    |                1 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                                                            |                2 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                                                    |                2 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/geralds_fft_0/inst/design_1_i/flt_to_int/U0/i_synth/sclr_i                                                                                                                                                                                                                                 |                2 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                                                            |                2 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/geralds_fft_0/inst/design_1_i/multiply1/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/p_26_out__0                                                                                                                                                                                          |                2 |              7 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[6]_i_1_n_0                                                                                                                                                  | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/init_state_r1_reg[0]                                                                                                                                                                                                    |                6 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_correlation_wrapper_0/inst/corr_wrapper_i/projection_correlation_calculator_v1_0_0/inst/projection_correlation_calculator_v1_0_correlation_out_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                            | design_1_i/geralds_correlation_wrapper_0/inst/corr_wrapper_i/projection_correlation_calculator_v1_0_0/inst/projection_correlation_calculator_v1_0_correlation_out_AXI_inst/slv_reg0[31]                                                                                                               |                1 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_STATE/pkt_length_cnt[6]_i_2_n_0                                                                                                                                                                                                                | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_STATE/pkt_length_cnt0                                                                                                                                                                                                                      |                3 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                            |                2 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                       | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                             |                3 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out3                                                |                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                       |                3 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift                                                                                                                                       |                                                                                                                                                                                                                                                                                                       |                3 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[13]_i_1_n_0                                                                                                                                                      |                2 |              7 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/maint_ref_zq_wip_r_reg                                                                                                                                                                                                  |                6 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/geralds_fft_0/inst/design_1_i/multiply/U0/i_synth/sclr_i                                                                                                                                                                                                                                   |                3 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[6]_i_1_n_0                                                                                                                                                                                                |                2 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_fft_0/inst/design_1_i/xfft_1/U0/i_synth/axi_wrapper/count_ce_3                                                                                                                                                                                                                         | design_1_i/geralds_fft_0/inst/design_1_i/xfft_1/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                                                       |                3 |              7 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[6]_i_1_n_0                                                                                                                                                 |                2 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/w_payld_push68_out                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                       |                2 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_fft_0/inst/design_1_i/xfft_1/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                                                                             | design_1_i/geralds_fft_0/inst/design_1_i/xfft_1/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                                                                                                                                  |                3 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/geralds_fft_0/inst/design_1_i/sqrtf/U0/i_synth/sclr_i                                                                                                                                                                                                                                      |                3 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                    |                4 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                          |                4 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/geralds_fft_0/inst/design_1_i/multiply/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/p_26_out__0                                                                                                                                                                                           |                2 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.wbypass_offset_fifo/mesg_reg_0                                                                                                                                                       |                                                                                                                                                                                                                                                                                                       |                3 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/sig_burst_dbeat_cntr_reg[3] | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/sig_byte_cntr_reg[6][0] |                3 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift_qual                                                                                                                                  |                                                                                                                                                                                                                                                                                                       |                3 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/geralds_fft_0/inst/design_1_i/add/U0/i_synth/sclr_i                                                                                                                                                                                                                                        |                2 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                    |                2 |              7 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            |                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                                                                                           |                2 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/geralds_fft_0/inst/design_1_i/floating_point_0/U0/i_synth/sclr_i                                                                                                                                                                                                                           |                2 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GNE_SYNC_RESET.sft_rst_dly2_reg                                                                                                                                                                                       | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.sft_rst_dly1_i_1__0_n_0                                                                                                                                                                                                |                1 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ADV_TRIG.u_adv_trig/bram_addr[6]_i_1_n_0                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                       |                2 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/geralds_fft_0/inst/design_1_i/xfft_1/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                                                       |                5 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                       |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                             |                4 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                                                                             | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                   |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                         |                                                                                                                                                                                                                                                                                                       |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_fft_0/inst/design_1_i/add/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                                                                                      | design_1_i/geralds_fft_0/inst/design_1_i/add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[7][0]                                                                                                                            |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_REG_FOR_SMPL.buffer_length_wren_reg[0]                                                                                                                                                                                     | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SS[0]                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                                                                         | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                                                                                                                                                                      |                4 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/int_addr_reg[3][0]                                                                                                                                                      | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__4_n_0                                                                                                                                                                                           |                4 |              8 |
|  design_1_i/axi_ethernetlite_0/U0/C                                                | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                             |                                                                                                                                                                                                                                                                                                       |                1 |              8 |
|  design_1_i/axi_ethernetlite_0/U0/phy_tx_clk_core                                  | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                             | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                            |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_correlation_wrapper_0/inst/corr_wrapper_i/projection_correlation_calculator_v1_0_0/inst/projection_correlation_calculator_v1_0_correlation_out_AXI_inst/slv_reg0[31]_i_2_n_0                                                                                                           | design_1_i/geralds_correlation_wrapper_0/inst/corr_wrapper_i/projection_correlation_calculator_v1_0_0/inst/projection_correlation_calculator_v1_0_correlation_out_AXI_inst/slv_reg0[31]                                                                                                               |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_fft_0/inst/design_1_i/multiply/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]_0                                                                                                                                                                                          | design_1_i/geralds_fft_0/inst/design_1_i/multiply/U0/i_synth/sclr_i                                                                                                                                                                                                                                   |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_correlation_wrapper_0/inst/corr_wrapper_i/projection_correlation_calculator_v1_0_0/inst/projection_correlation_calculator_v1_0_correlation_out_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                           | design_1_i/geralds_correlation_wrapper_0/inst/corr_wrapper_i/projection_correlation_calculator_v1_0_0/inst/projection_correlation_calculator_v1_0_correlation_out_AXI_inst/slv_reg0[31]                                                                                                               |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_fft_0/inst/design_1_i/flt_to_int/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                                                                               | design_1_i/geralds_fft_0/inst/design_1_i/flt_to_int/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[7]                                                                                                                                                                                                |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            |                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                                                                                         |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                                               | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                                                                                                        |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s04_entry_pipeline/s04_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                                               | design_1_i/axi_smc/inst/s04_entry_pipeline/s04_mmu/inst/areset                                                                                                                                                                                                                                        |                3 |              8 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc                                                                                                   |                                                                                                                                                                                                                                                                                                       |                7 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_correlation_wrapper_0/inst/corr_wrapper_i/projection_correlation_calculator_v1_0_0/inst/projection_correlation_calculator_v1_0_correlation_out_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                                           | design_1_i/geralds_correlation_wrapper_0/inst/corr_wrapper_i/projection_correlation_calculator_v1_0_0/inst/projection_correlation_calculator_v1_0_correlation_out_AXI_inst/slv_reg0[31]                                                                                                               |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/CFG_DATA_O[15]_i_1_n_0                                                                                                                                                                               |                2 |              8 |
| ~design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                       |                2 |              8 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                        | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                       |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_fft_0/inst/design_1_i/floating_point_0/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                                                                         | design_1_i/geralds_fft_0/inst/design_1_i/floating_point_0/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q_reg[24]                                                                                                                                                              |                1 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/rd_buf_we_r1                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                       |                1 |              8 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1_reg[7]_0[0]                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                       |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_fft_0/inst/design_1_i/floating_point_0/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                                                                         | design_1_i/geralds_fft_0/inst/design_1_i/floating_point_0/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[23]_i_1__0_n_0                                                                                                                                 |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_fft_0/inst/design_1_i/multiply1/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]_0                                                                                                                                                                                         | design_1_i/geralds_fft_0/inst/design_1_i/multiply1/U0/i_synth/sclr_i                                                                                                                                                                                                                                  |                4 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                                                                                  |                2 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1_n_0                                                                                                                                       | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk_sync_rst                                                                                                                                                                                                         |                2 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/E[0]                                                                                                                                                  |                                                                                                                                                                                                                                                                                                       |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                         |                                                                                                                                                                                                                                                                                                       |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            |                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                                                                                    |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/p_2_out[0]                                                                                                                                                                                                                   | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/SEQUENCER_STATE_O_reg[8]                                                                                                                                                         |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                                                                                                                                               | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                               |                4 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                                                       |                3 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_2_n_0                                                                                                                                                   | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads05_out                                                                                                                                                    |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/p_2_out[0]                                                                                                                                                                                                                   | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O[7]_i_1_n_0                                                                                                                                                                                              |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/E[0]                                                                                                                                                                            | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                               |                3 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__1_n_0                                       | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                                                       |                4 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1_n_0                                          | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                                                       |                2 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__0_n_0                                       | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                                                       |                2 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                                                       |                3 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/current_word_1_reg[3]_0[0]                                                                                                                                              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                                        | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                                                       |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                               |                                                                                                                                                                                                                                                                                                       |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                                               | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                        |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                           | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                            |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_fft_0/inst/design_1_i/xfft_1/U0/i_synth/xfft_inst/floating_point.xfft_inst/get_block_max_exp/gen_clear_max_exp/E[0]                                                                                                                                                                    | design_1_i/geralds_fft_0/inst/design_1_i/xfft_1/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                                                       |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/E[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                       |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[0]_0                                                                                                                  | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/mi_handler_m_sc_areset_pipe                                                                                                                                                                                                                         |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                    |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                   |                3 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r0                                                                                                                                  |                                                                                                                                                                                                                                                                                                       |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                   |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_STATE/E[0]                                                                                                                                                                                                                                     | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                            |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[3][0]                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/gic0.gc0.count_reg[0][0]                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                       |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce[22]_i_1_n_0                                                                                                                                                                                     |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/GEN_INDET_BTT.lsig_byte_cntr_reg[13][0]                                                                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                                                                                    |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_REG_FOR_SMPL.buffer_length_wren_reg[1]                                                                                                                                                                                     | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[16][0]                                                                                                                                                                                                                    |                3 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/auto_pre_r_lcl_reg_0                                                                                                                                              |                5 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/auto_pre_r_lcl_reg_0                                                                                                                                              |                4 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/auto_pre_r_lcl_reg_0                                                                                                                                              |                4 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/auto_pre_r_lcl_reg_0                                                                                                                                              |                5 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                                        | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                                                       |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                       |                1 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__2_n_0                                       | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                                                       |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_fft_0/inst/design_1_i/sqrtf/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                                                                                    | design_1_i/geralds_fft_0/inst/design_1_i/sqrtf/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.EXP/STATE_DEC_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[7][0]                                                                                                                                                    |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/E[0]                                                                                                                                                                            | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                                                               |                3 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                         |                                                                                                                                                                                                                                                                                                       |                1 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                               |                                                                                                                                                                                                                                                                                                       |                1 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                         |                                                                                                                                                                                                                                                                                                       |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                   |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                                               | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                                                        |                3 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal                                                                                                                                                     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal0                                                                                                                                                |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                                                                                                                                    | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                               |                3 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                    |                2 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[strb][3][2]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                       |                4 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_calc_error_reg_reg                                                                          |                2 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                                                                                                         | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                                                                                                                                                                      |                3 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[strb][3][1]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                       |                4 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                                                             |                                                                                                                                                                                                                                                                                                       |                3 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_fft_0/inst/design_1_i/xfft_1/U0/i_synth/axi_wrapper/gen_block_exp_delay_streaming.block_exp_cur_reg[0][0]                                                                                                                                                                              | design_1_i/geralds_fft_0/inst/design_1_i/xfft_1/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                                                       |                2 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[strb][3][0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                       |                4 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/last_beat_reg[0]                                                                                                                                                     | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                                                               |                4 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                     |                                                                                                                                                                                                                                                                                                       |                2 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_fft_0/inst/design_1_i/xfft_1/U0/i_synth/axi_wrapper/E[0]                                                                                                                                                                                                                               | design_1_i/geralds_fft_0/inst/design_1_i/xfft_1/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                                                       |                3 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[data][0]                                                                                                                                                                             | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[data][0]_0                                                                                                                                                                       |                2 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/gc1.count_reg[2][0]                      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                    |                2 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/mesg_reg                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                       |                3 |              9 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/rd_starve_cnt                                                                                                                                                                                     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SR[0]                                                                                                                                                                                         |                2 |              9 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/wr_starve_cnt                                                                                                                                                                                     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SS[0]                                                                                                                                                                                         |                3 |              9 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1_n_0                                                                                                                                                |                                                                                                                                                                                                                                                                                                       |                3 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                               |                4 |              9 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                                                               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/in1                                                                                                                                                                                                                     |                2 |              9 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/clear                                                                                                                                                                |                3 |              9 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r                                                                                                                                                    |                3 |              9 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                                                                                         |                2 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            |                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                |                2 |             10 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                    |                4 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                                                      | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                                                                                                                                                                      |                3 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                         |                                                                                                                                                                                                                                                                                                       |                2 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_correlation_wrapper_0/inst/corr_wrapper_i/projection_correlation_calculator_v1_0_0/inst/projection_correlation_calculator_v1_0_golden_fft_AXIS_inst/write_pointer[9]_i_2__0_n_0                                                                                                        | design_1_i/geralds_correlation_wrapper_0/inst/corr_wrapper_i/projection_correlation_calculator_v1_0_0/inst/projection_correlation_calculator_v1_0_golden_fft_AXIS_inst/write_pointer[9]_i_1__0_n_0                                                                                                    |                3 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_areset                                                                                                                                                                                                                                         |                3 |             10 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__4_n_0                                                                                                                                                                                           |                6 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[10].srl_nx1/shift_qual                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                       |                3 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                                                                                                               |                6 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/data_out_en                                                                                                                                                                                                                 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/xsdb_reg_reg[15]_0                                                                                                                                                                                                      |                3 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                     | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/mi_handler_m_sc_areset_pipe                                                                                                                                                                                                                         |                3 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_ethernetlite_0/U0/I_AXI_NATIVE_IPIF/reg_data_out0                                                                                                                                                                                                                                          | design_1_i/axi_ethernetlite_0/U0/I_AXI_NATIVE_IPIF/reg_data_out_reg[6]_1                                                                                                                                                                                                                              |                3 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re__0                                                                                                                                                                                                                  | design_1_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                            |                2 |             10 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address0                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/lane_cnt_dqs_c_r_reg[0][0]                                                                                                                                                                                              |                2 |             10 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                    |                3 |             10 |
|  design_1_i/axi_ethernetlite_0/U0/C                                                |                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                       |                3 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_correlation_wrapper_0/inst/corr_wrapper_i/projection_correlation_calculator_v1_0_0/inst/projection_correlation_calculator_v1_0_signal_fft_AXIS_inst/write_pointer[9]_i_2_n_0                                                                                                           | design_1_i/geralds_correlation_wrapper_0/inst/corr_wrapper_i/projection_correlation_calculator_v1_0_0/inst/projection_correlation_calculator_v1_0_signal_fft_AXIS_inst/write_pointer[9]_i_1_n_0                                                                                                       |                4 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_fft_0/inst/design_1_i/xfft_1/U0/i_synth/axi_wrapper/symbols_out_remaining[9]_i_1_n_0                                                                                                                                                                                                   | design_1_i/geralds_fft_0/inst/design_1_i/xfft_1/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                                                                                                                                  |                4 |             10 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                        | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/E[0]                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                       |                3 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_thread_loop[0].r_beat_cnt_reg[0][7][0]                                                                                                                                      | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                               |                3 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_thread_loop[0].r_beat_cnt_reg[0][7][0]                                                                                                                                      | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                                                               |                3 |             10 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_nxt                                                                                                                                                     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/device_temp_init_reg[0][0]                                                                                                                                                                                              |                4 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                                                  |                3 |             11 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_fft_0/inst/design_1_i/add/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                                                                                      | design_1_i/geralds_fft_0/inst/design_1_i/add/U0/i_synth/sclr_i                                                                                                                                                                                                                                        |                3 |             11 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_ethernetlite_0/U0/I_AXI_NATIVE_IPIF/AXI4_LITE_IF_GEN.bus2ip_addr_i[12]_i_1_n_0                                                                                                                                                                                                             | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/transmit_start_reg_reg_0                                                                                                                                                                                                     |                3 |             11 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                                                       |                3 |             11 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_ethernetlite_0/U0/I_AXI_NATIVE_IPIF/MDIO_GEN.mdio_data_out_reg[11]_2[0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                       |                5 |             11 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_ethernetlite_0/U0/I_AXI_NATIVE_IPIF/MDIO_GEN.mdio_reg_addr_reg[4][0]                                                                                                                                                                                                                       | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/transmit_start_reg_reg_0                                                                                                                                                                                                     |                2 |             11 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/count_r_reg[0]_1                                                                                                                                                                                         | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/mi_handler_m_sc_areset_pipe                                                                                                                                                                                                                         |                2 |             11 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_fft_0/inst/design_1_i/xfft_1/U0/i_synth/axi_wrapper/i_tc_compare_reg_4                                                                                                                                                                                                                 | design_1_i/geralds_fft_0/inst/design_1_i/xfft_1/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/reset_delays[2].other.reset_del_reg_n_0_[2]                                                                                                                     |                4 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                                          | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]                                                                                                             |                5 |             12 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                                                    | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/device_temp_init_reg[0][0]                                                                                                                                                                                              |                3 |             12 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                       |               12 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/axi4_stream_inst/temp_out[11]_i_1_n_0                                                                                                                                                                                                                          | design_1_i/xadc_wiz_0/inst/SOFT_RESET_I/m_axis_reset                                                                                                                                                                                                                                                  |                2 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_fft_0/inst/design_1_i/xfft_1/U0/i_synth/axi_wrapper/i_tc_reg_0                                                                                                                                                                                                                         | design_1_i/geralds_fft_0/inst/design_1_i/xfft_1/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                                                       |                4 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_fft_0/inst/design_1_i/xfft_1/U0/i_synth/axi_wrapper/i_tc_reg                                                                                                                                                                                                                           | design_1_i/geralds_fft_0/inst/design_1_i/xfft_1/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                                                       |                4 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_fft_0/inst/design_1_i/xfft_1/U0/i_synth/axi_wrapper/i_tc_compare_reg_6                                                                                                                                                                                                                 | design_1_i/geralds_fft_0/inst/design_1_i/xfft_1/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/reset_delays[3].other.reset_del_reg_n_0_[3]                                                                                                                     |                4 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_fft_0/inst/design_1_i/xfft_1/U0/i_synth/axi_wrapper/i_tc_compare_reg_5                                                                                                                                                                                                                 | design_1_i/geralds_fft_0/inst/design_1_i/xfft_1/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/reset_delays[3].other.reset_del_reg_n_0_[3]                                                                                                                     |                4 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[0]_0                                                                                                                        | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset                                                                                                                                                                                                                                         |                5 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_fft_0/inst/design_1_i/xfft_1/U0/i_synth/axi_wrapper/i_tc_compare_reg_3                                                                                                                                                                                                                 | design_1_i/geralds_fft_0/inst/design_1_i/xfft_1/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/reset_delays[2].other.reset_del_reg_n_0_[2]                                                                                                                     |                4 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_fft_0/inst/design_1_i/xfft_1/U0/i_synth/axi_wrapper/i_tc_compare_reg_2                                                                                                                                                                                                                 | design_1_i/geralds_fft_0/inst/design_1_i/xfft_1/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/reset_delays[1].other.reset_del_reg_n_0_[1]                                                                                                                     |                4 |             12 |
|  design_1_i/axi_ethernetlite_0/U0/C                                                | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                             | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                                            |                2 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_fft_0/inst/design_1_i/xfft_1/U0/i_synth/axi_wrapper/i_tc_compare_reg_0                                                                                                                                                                                                                 | design_1_i/geralds_fft_0/inst/design_1_i/xfft_1/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_reset                                                                                                                                                        |                4 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_fft_0/inst/design_1_i/xfft_1/U0/i_synth/axi_wrapper/i_tc_compare_reg                                                                                                                                                                                                                   | design_1_i/geralds_fft_0/inst/design_1_i/xfft_1/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_reset                                                                                                                                                        |                4 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_fft_0/inst/design_1_i/xfft_1/U0/i_synth/axi_wrapper/CE                                                                                                                                                                                                                                 | design_1_i/geralds_fft_0/inst/design_1_i/xfft_1/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                                                       |                4 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                                                                      |                                                                                                                                                                                                                                                                                                       |                3 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/count_r_reg[0]                                                                                                                                                                                         | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                    |                5 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/tx_addr_en                                                                                                                                                                                                                       | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/txbuffer_addr_reg[0]                                                                                                                                                                                                         |                3 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/gic0.gc0.count_reg[0][0]                                                                                                                                                                                                         | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                                            |                2 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/txNibbleCnt_pad_reg[11][0]                                                                                                                                                                                                       | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/transmit_start_reg_reg_0                                                                                                                                                                                                     |                6 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/CE                                                                                                                                                                                                                               | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/txComboNibbleCntRst                                                                                                                                                                                                          |                3 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_STATE/rxbuffer_addr_reg[11]                                                                                                                                                                                                                    | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_STATE/rxbuffer_addr_reg[0]                                                                                                                                                                                                                 |                3 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                                                |                3 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/count_r_reg[0]                                                                                                                                                                                        | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                   |                5 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_areset                                                                                                                                                                                                                                        |                4 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/count_r_reg[0]                                                                                                                                                                                        | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                   |                4 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[0]_0                                                                                                                        | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset                                                                                                                                                                                                                                         |                5 |             12 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r2                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/clear                                                                                                                                                                                                                   |                3 |             12 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_en_r                                                                                                                                   | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/clear                                                                                                                                                                                                                   |                3 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                                                                      |                                                                                                                                                                                                                                                                                                       |                4 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/mesg_reg                                                                                                                                                             |                                                                                                                                                                                                                                                                                                       |                4 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                                                                                         |                                                                                                                                                                                                                                                                                                       |                3 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/mesg_reg                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                       |                3 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_fft_0/inst/design_1_i/xfft_1/U0/i_synth/axi_wrapper/i_tc_compare_reg_1                                                                                                                                                                                                                 | design_1_i/geralds_fft_0/inst/design_1_i/xfft_1/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/reset_delays[1].other.reset_del_reg_n_0_[1]                                                                                                                     |                5 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                                          | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]                                                                                                             |                3 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                                          | design_1_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]                                                                                                             |                6 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/geralds_correlation_wrapper_0/inst/corr_wrapper_i/projection_correlation_calculator_v1_0_0/inst/projection_correlation_calculator_v1_0_correlation_out_AXI_inst/axi_awready_i_1_n_0                                                                                                        |                5 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[0]_0                                                                                                                        | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/s_sc_areset                                                                                                                                                                                                                                         |                5 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/util_reduced_logic_0/inst/Res                                                                                                                                                                                                                                                                  | design_1_i/geralds_decimator_0/inst/geralds_decimator_v1_0_signal_out_inst/p_0_in                                                                                                                                                                                                                     |                4 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                                          | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]                                                                                                             |                3 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[0]_0                                                                                                                        | design_1_i/axi_smc/inst/s03_nodes/s03_r_node/inst/s_sc_areset                                                                                                                                                                                                                                         |                4 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[0]_0                                                                                                                        | design_1_i/axi_smc/inst/s02_nodes/s02_b_node/inst/s_sc_areset                                                                                                                                                                                                                                         |                6 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/mesg_reg                                                                                                                                                             |                                                                                                                                                                                                                                                                                                       |                4 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[0]_0                                                                                                                        | design_1_i/axi_smc/inst/s04_nodes/s04_r_node/inst/s_sc_areset                                                                                                                                                                                                                                         |                5 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                                                       |                5 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                                          | design_1_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]                                                                                                             |                3 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_fft_0/inst/design_1_i/floating_point_0/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_32_in                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                       |                2 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                                                |                2 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                                          | design_1_i/axi_smc/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]                                                                                                             |                3 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_fft_0/inst/design_1_i/floating_point_0/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_wr                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                       |                4 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_len_qq                                                                                                                                                                              | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                               |                3 |             13 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_REG_FOR_SMPL.buffer_length_wren_reg[1]                                                                                                                                                                                     | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/error_d1_reg[0]                                                                                                                                                                                                                       |                5 |             13 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_len_qq                                                                                                                                                           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                               |                4 |             13 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_REG_FOR_SMPL.buffer_length_wren_reg[0]                                                                                                                                                                                     | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/error_d1_reg[0]                                                                                                                                                                                                                       |                4 |             13 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1_n_0                                    | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                                                                                       |                4 |             13 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                            |                3 |             13 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1__0_n_0                                 | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                                                                                       |                4 |             13 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc1_reg                                                                                                                                                                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                                                  |                4 |             13 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_FOR_SYNC.s_last_reg                                                                                                                                                                                                               |                4 |             13 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                                                                             |                6 |             13 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_len_qq                                                                                                                                                           | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                                                               |                3 |             13 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                                           |                4 |             14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/WEBWE[0]                    | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                    |                3 |             14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[13]_i_1_n_0                                                                                                                                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                                                                                       |                5 |             14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                                                                                                        |                5 |             14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/s04_entry_pipeline/s04_mmu/inst/areset                                                                                                                                                                                                                                        |                6 |             14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/error_d1_reg[0]                                                                                                                                                                                                                       |                5 |             14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                                                           | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/error_d1_reg[0]                                                                                                                                                                                                                       |                5 |             14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/E[0]                                                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/error_d1_reg[0]                                                                                                                                                                                                                       |                4 |             14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                               | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                             |                3 |             14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_cmd_cmplt_reg_reg                                                                           |                3 |             14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                                                        |                6 |             14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_fft_0/inst/design_1_i/xfft_1/U0/i_synth/axi_wrapper/gen_block_exp_delay_streaming.invalid_output_reg[0]                                                                                                                                                                                | design_1_i/geralds_fft_0/inst/design_1_i/xfft_1/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                                                       |                2 |             14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/mi_handler_m_sc_areset_pipe                                                                                                                                                                                                                         |                6 |             15 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_fft_0/inst/design_1_i/xfft_1/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                                                                             | design_1_i/geralds_fft_0/inst/design_1_i/xfft_1/U0/i_synth/xfft_inst/floating_point.xfft_inst/imag_to_bfp/fpo/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[25]_i_1_n_0                                                                                          |                3 |             15 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_fft_0/inst/design_1_i/xfft_1/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                                                                             | design_1_i/geralds_fft_0/inst/design_1_i/xfft_1/U0/i_synth/xfft_inst/floating_point.xfft_inst/real_to_bfp/fpo/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[25]_i_1_n_0                                                                                          |                3 |             15 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/mi_handler_m_sc_areset_pipe                                                                                                                                                                                                                         |                6 |             15 |
|  design_1_i/clk_wiz_1/inst/clk_out2                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_iodelay_ctrl/AS[0]                                                                                                                                                                                                                          |                3 |             15 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_fft_0/inst/design_1_i/flt_to_int/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                                                                               | design_1_i/geralds_fft_0/inst/design_1_i/flt_to_int/U0/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[30]_i_1_n_0                                                                                                                                         |                2 |             15 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_fft_0/inst/design_1_i/add/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                                                                                      | design_1_i/geralds_fft_0/inst/design_1_i/add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q[15]_i_1_n_0                                                                                                                  |                4 |             15 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/wcnt_ce                                                                                                                                                                                   | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                         |                4 |             15 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/iscnt_reg[14]                                                                                                                                                                             | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/iscnt_reg[0]                                                                                                                                                                        |                4 |             15 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                       |                3 |             15 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                       |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/adv_rb_drdy1                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                       |                2 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                       |                6 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                       |                6 |             16 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[15]_i_1_n_0                                                                                                                                                                       | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                               |                5 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                       |                7 |             16 |
|  design_1_i/axi_ethernetlite_0/U0/C                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                                            |                3 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                       |                6 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                         |                                                                                                                                                                                                                                                                                                       |                2 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[3][0]                                                                       |                                                                                                                                                                                                                                                                                                       |                2 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                       |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                       |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                       |                6 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                       |                3 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                       |                5 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            |                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                                                |                3 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                       |                2 |             16 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                               |                6 |             16 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0                                                                                       |                6 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/ADV_TRIG_STREAM.reg_stream_ffc/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                              |                                                                                                                                                                                                                                                                                                       |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                                      |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                       |                2 |             16 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/pointer_we                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                       |                2 |             16 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/wr_ptr_timing_reg[0][0]                                                                                                                                                                                                 |               11 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                       |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                       |                2 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                       |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/do_B_reg[15]_i_1_n_0                                                                                                                                                                                                                          | design_1_i/xadc_wiz_0/inst/SOFT_RESET_I/m_axis_reset                                                                                                                                                                                                                                                  |                3 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/do_A_reg[15]_i_1_n_0                                                                                                                                                                                                                          | design_1_i/xadc_wiz_0/inst/SOFT_RESET_I/m_axis_reset                                                                                                                                                                                                                                                  |                3 |             16 |
|  design_1_i/axi_ethernetlite_0/U0/phy_tx_clk_core                                  |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                                            |                4 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]_0[0]                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                                      |                2 |             16 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/r_cmd_fifo/gen_srls[17].srl_nx1/shift_qual                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                       |                5 |             16 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/r_cmd_fifo/mesg_reg                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                       |                5 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__14_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                       |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                       |                5 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                                                                   | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                                                  |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                                                                      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                                                                                       |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                     |                                                                                                                                                                                                                                                                                                       |                2 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_fft_0/inst/design_1_i/xfft_1/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                                                                             | design_1_i/geralds_fft_0/inst/design_1_i/xfft_1/U0/i_synth/xfft_inst/floating_point.xfft_inst/convert_real_to_fp/fpo/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[37]_i_1_n_0                                                                                    |                3 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                                                                                                                 |                                                                                                                                                                                                                                                                                                       |                5 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_fft_0/inst/design_1_i/xfft_1/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                                                                             | design_1_i/geralds_fft_0/inst/design_1_i/xfft_1/U0/i_synth/xfft_inst/floating_point.xfft_inst/convert_imag_to_fp/fpo/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[37]_i_1_n_0                                                                                    |                3 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/BRAM_DATA[15]_i_1_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                       |                5 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                                                                                 | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                                                                                                                                                                        |                3 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_ethernetlite_0/U0/I_AXI_NATIVE_IPIF/MDIO_GEN.mdio_wr_data_reg_reg[15][0]                                                                                                                                                                                                                   | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/transmit_start_reg_reg_0                                                                                                                                                                                                     |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_ethernetlite_0/U0/I_AXI_NATIVE_IPIF/TX_PONG_REG_GEN.pong_pkt_lenth_reg[15][0]                                                                                                                                                                                                              | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/transmit_start_reg_reg_0                                                                                                                                                                                                     |                3 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/E[0]                                                                                                                                                                                               | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                               |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                                            |                5 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Read_Reg_Rst                                                                                                                                                                                                                    |               13 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                                                                                                                 |                                                                                                                                                                                                                                                                                                       |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_ethernetlite_0/U0/I_AXI_NATIVE_IPIF/E[0]                                                                                                                                                                                                                                                   | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/transmit_start_reg_reg_0                                                                                                                                                                                                     |                3 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                                                | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                                                                                                                                                                        |                9 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_next_calc_error_reg_reg                                                                                         |                                                                                                                                                                                                                                                                                                       |                3 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/mesg_reg                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                       |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/xadc_wiz_0/inst/SOFT_RESET_I/SR[0]                                                                                                                                                                                                                                                         |                3 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_Data_Out_reg[0][0]                                                                                                                                                                                                    | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                                                                                                                                                                        |               10 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/mesg_reg                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                       |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                                            |                3 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                                                                      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                                                                                       |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_6[15]_i_1_n_0                                                                                                                                                                                                       |                6 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                               |                                                                                                                                                                                                                                                                                                       |                2 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                                                       |                7 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                       |                5 |             17 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/lane_cnt_dqs_c_r_reg[0][0]                                                                                                                                                                                              |                8 |             17 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                     |                                                                                                                                                                                                                                                                                                       |                3 |             17 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy                                                                                                                                                                                                | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__4_n_0                                                                                                                                                                                           |                7 |             17 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                       |                5 |             17 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                       |                5 |             17 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                             | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                            |                6 |             17 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/temp_bus_update_reg[0]                                                                                                                                                                                                            | design_1_i/xadc_wiz_0/inst/SOFT_RESET_I/reset2ip_reset                                                                                                                                                                                                                                                |                3 |             17 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg                                                              |                                                                                                                                                                                                                                                                                                       |                3 |             17 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                                              | design_1_i/xadc_wiz_0/inst/SOFT_RESET_I/reset2ip_reset                                                                                                                                                                                                                                                |                6 |             17 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                                                  |                4 |             17 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                         |                7 |             17 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/addr_reg[0]                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                               |                5 |             17 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/burst_wd_reg[16]                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                               |                5 |             17 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                       |                5 |             17 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            |                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                                                |                4 |             18 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/mc_ras_n_ns[0]                                                                                                                                                              |                8 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                               |                3 |             18 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_areset                                                                                                                                                                                                                                        |                7 |             18 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                               |                3 |             18 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                                                |                4 |             18 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                                                                               | design_1_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                                   |                9 |             19 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                                                |                6 |             19 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/cmd_pipe_plus.mc_bank_reg[3]                                                                                                                                                |               11 |             19 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/E[0]                                                                                                                                                                                                        | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                    |                3 |             19 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/periodic_read_request.periodic_rd_r_cnt_reg[0]                                                                                                                                                                          |               11 |             20 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_fft_0/inst/design_1_i/xfft_1/U0/i_synth/xfft_inst/floating_point.xfft_inst/gen_block_exp_delay_streaming.block_exp_ram/dist_ram.lutram.mem/WE                                                                                                                                          |                                                                                                                                                                                                                                                                                                       |                5 |             20 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                                   | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]_0                                                                                                                                                                                    |                4 |             20 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/mc_cas_n_ns[0]                                                                                                                                                              |                7 |             20 |
|  design_1_i/axi_ethernetlite_0/U0/phy_tx_clk_core                                  |                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                       |                4 |             21 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg                                              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg_0                                                                                                                            |                4 |             21 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                               | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                    |                5 |             21 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                                                                                               | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                               |                5 |             21 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc1.count_reg[0][0]                        | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                             |                4 |             21 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                                                                        |                8 |             21 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_correlation_wrapper_0/inst/corr_wrapper_i/projection_correlation_calculator_v1_0_0/inst/projection_correlation_calculator_v1_0_signal_fft_AXIS_inst/stream_data_fifo_reg_256_319_0_2_i_1_n_0                                                                                           |                                                                                                                                                                                                                                                                                                       |                6 |             22 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_correlation_wrapper_0/inst/corr_wrapper_i/projection_correlation_calculator_v1_0_0/inst/projection_correlation_calculator_v1_0_signal_fft_AXIS_inst/stream_data_fifo_reg_576_639_0_2_i_1_n_0                                                                                           |                                                                                                                                                                                                                                                                                                       |                6 |             22 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_correlation_wrapper_0/inst/corr_wrapper_i/projection_correlation_calculator_v1_0_0/inst/projection_correlation_calculator_v1_0_signal_fft_AXIS_inst/stream_data_fifo_reg_512_575_0_2_i_1_n_0                                                                                           |                                                                                                                                                                                                                                                                                                       |                6 |             22 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_correlation_wrapper_0/inst/corr_wrapper_i/projection_correlation_calculator_v1_0_0/inst/projection_correlation_calculator_v1_0_signal_fft_AXIS_inst/stream_data_fifo_reg_896_959_0_2_i_1_n_0                                                                                           |                                                                                                                                                                                                                                                                                                       |                6 |             22 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_correlation_wrapper_0/inst/corr_wrapper_i/projection_correlation_calculator_v1_0_0/inst/projection_correlation_calculator_v1_0_signal_fft_AXIS_inst/stream_data_fifo_reg_192_255_0_2_i_1_n_0                                                                                           |                                                                                                                                                                                                                                                                                                       |                6 |             22 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_correlation_wrapper_0/inst/corr_wrapper_i/projection_correlation_calculator_v1_0_0/inst/projection_correlation_calculator_v1_0_signal_fft_AXIS_inst/stream_data_fifo_reg_640_703_0_2_i_1_n_0                                                                                           |                                                                                                                                                                                                                                                                                                       |                6 |             22 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_correlation_wrapper_0/inst/corr_wrapper_i/projection_correlation_calculator_v1_0_0/inst/projection_correlation_calculator_v1_0_signal_fft_AXIS_inst/stream_data_fifo_reg_128_191_0_2_i_1_n_0                                                                                           |                                                                                                                                                                                                                                                                                                       |                6 |             22 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_fft_0/inst/design_1_i/sqrtf/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                                                                                    | design_1_i/geralds_fft_0/inst/design_1_i/sqrtf/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.EXP/STATE_DEC_DELAY/i_pipe/SR[0]                                                                                                                                                                                 |                5 |             22 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_correlation_wrapper_0/inst/corr_wrapper_i/projection_correlation_calculator_v1_0_0/inst/projection_correlation_calculator_v1_0_signal_fft_AXIS_inst/stream_data_fifo_reg_0_63_0_2_i_1_n_0                                                                                              |                                                                                                                                                                                                                                                                                                       |                6 |             22 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_correlation_wrapper_0/inst/corr_wrapper_i/projection_correlation_calculator_v1_0_0/inst/projection_correlation_calculator_v1_0_signal_fft_AXIS_inst/stream_data_fifo_reg_448_511_0_2_i_1_n_0                                                                                           |                                                                                                                                                                                                                                                                                                       |                6 |             22 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_correlation_wrapper_0/inst/corr_wrapper_i/projection_correlation_calculator_v1_0_0/inst/projection_correlation_calculator_v1_0_signal_fft_AXIS_inst/stream_data_fifo_reg_64_127_0_2_i_1_n_0                                                                                            |                                                                                                                                                                                                                                                                                                       |                6 |             22 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_correlation_wrapper_0/inst/corr_wrapper_i/projection_correlation_calculator_v1_0_0/inst/projection_correlation_calculator_v1_0_signal_fft_AXIS_inst/stream_data_fifo_reg_704_767_0_2_i_1_n_0                                                                                           |                                                                                                                                                                                                                                                                                                       |                6 |             22 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_correlation_wrapper_0/inst/corr_wrapper_i/projection_correlation_calculator_v1_0_0/inst/projection_correlation_calculator_v1_0_signal_fft_AXIS_inst/stream_data_fifo_reg_384_447_0_2_i_1_n_0                                                                                           |                                                                                                                                                                                                                                                                                                       |                6 |             22 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_correlation_wrapper_0/inst/corr_wrapper_i/projection_correlation_calculator_v1_0_0/inst/projection_correlation_calculator_v1_0_signal_fft_AXIS_inst/stream_data_fifo_reg_768_831_0_2_i_1_n_0                                                                                           |                                                                                                                                                                                                                                                                                                       |                6 |             22 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_correlation_wrapper_0/inst/corr_wrapper_i/projection_correlation_calculator_v1_0_0/inst/projection_correlation_calculator_v1_0_signal_fft_AXIS_inst/stream_data_fifo_reg_960_1023_0_2_i_1_n_0                                                                                          |                                                                                                                                                                                                                                                                                                       |                6 |             22 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_correlation_wrapper_0/inst/corr_wrapper_i/projection_correlation_calculator_v1_0_0/inst/projection_correlation_calculator_v1_0_signal_fft_AXIS_inst/stream_data_fifo_reg_832_895_0_2_i_1_n_0                                                                                           |                                                                                                                                                                                                                                                                                                       |                6 |             22 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_correlation_wrapper_0/inst/corr_wrapper_i/projection_correlation_calculator_v1_0_0/inst/projection_correlation_calculator_v1_0_golden_fft_AXIS_inst/stream_data_fifo_reg_960_1023_0_2_i_1__0_n_0                                                                                       |                                                                                                                                                                                                                                                                                                       |                6 |             22 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_fft_0/inst/design_1_i/multiply1/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]_0                                                                                                                                                                                         | design_1_i/geralds_fft_0/inst/design_1_i/multiply1/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/SR[0]                                                                                                                                                                                                |                4 |             22 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_fft_0/inst/design_1_i/xfft_1/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                                                                             | design_1_i/geralds_fft_0/inst/design_1_i/xfft_1/U0/i_synth/xfft_inst/floating_point.xfft_inst/convert_real_to_fp/fpo/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/SR[0]                                                                                                                                 |                5 |             22 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_fft_0/inst/design_1_i/xfft_1/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                                                                             | design_1_i/geralds_fft_0/inst/design_1_i/xfft_1/U0/i_synth/xfft_inst/floating_point.xfft_inst/convert_imag_to_fp/fpo/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/SR[0]                                                                                                                                 |                4 |             22 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_fft_0/inst/design_1_i/multiply/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]_0                                                                                                                                                                                          | design_1_i/geralds_fft_0/inst/design_1_i/multiply/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/SR[0]                                                                                                                                                                                                 |                8 |             22 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_fft_0/inst/design_1_i/floating_point_0/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                                                                         | design_1_i/geralds_fft_0/inst/design_1_i/floating_point_0/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/SR[0]                                                                                                                                                                                 |                3 |             22 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_fft_0/inst/design_1_i/add/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                                                                                      | design_1_i/geralds_fft_0/inst/design_1_i/add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/SR[0]                                                                                                                                                         |                3 |             22 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_correlation_wrapper_0/inst/corr_wrapper_i/projection_correlation_calculator_v1_0_0/inst/projection_correlation_calculator_v1_0_golden_fft_AXIS_inst/stream_data_fifo_reg_128_191_0_2_i_1__0_n_0                                                                                        |                                                                                                                                                                                                                                                                                                       |                6 |             22 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_correlation_wrapper_0/inst/corr_wrapper_i/projection_correlation_calculator_v1_0_0/inst/projection_correlation_calculator_v1_0_golden_fft_AXIS_inst/stream_data_fifo_reg_0_63_0_2_i_1__0_n_0                                                                                           |                                                                                                                                                                                                                                                                                                       |                6 |             22 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_correlation_wrapper_0/inst/corr_wrapper_i/projection_correlation_calculator_v1_0_0/inst/projection_correlation_calculator_v1_0_golden_fft_AXIS_inst/stream_data_fifo_reg_192_255_0_2_i_1__0_n_0                                                                                        |                                                                                                                                                                                                                                                                                                       |                6 |             22 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_correlation_wrapper_0/inst/corr_wrapper_i/projection_correlation_calculator_v1_0_0/inst/projection_correlation_calculator_v1_0_golden_fft_AXIS_inst/stream_data_fifo_reg_256_319_0_2_i_1__0_n_0                                                                                        |                                                                                                                                                                                                                                                                                                       |                6 |             22 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_correlation_wrapper_0/inst/corr_wrapper_i/projection_correlation_calculator_v1_0_0/inst/projection_correlation_calculator_v1_0_golden_fft_AXIS_inst/stream_data_fifo_reg_320_383_0_2_i_1__0_n_0                                                                                        |                                                                                                                                                                                                                                                                                                       |                6 |             22 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_correlation_wrapper_0/inst/corr_wrapper_i/projection_correlation_calculator_v1_0_0/inst/projection_correlation_calculator_v1_0_golden_fft_AXIS_inst/stream_data_fifo_reg_384_447_0_2_i_1__0_n_0                                                                                        |                                                                                                                                                                                                                                                                                                       |                6 |             22 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_correlation_wrapper_0/inst/corr_wrapper_i/projection_correlation_calculator_v1_0_0/inst/projection_correlation_calculator_v1_0_signal_fft_AXIS_inst/stream_data_fifo_reg_320_383_0_2_i_1_n_0                                                                                           |                                                                                                                                                                                                                                                                                                       |                6 |             22 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_correlation_wrapper_0/inst/corr_wrapper_i/projection_correlation_calculator_v1_0_0/inst/projection_correlation_calculator_v1_0_golden_fft_AXIS_inst/stream_data_fifo_reg_896_959_0_2_i_1__0_n_0                                                                                        |                                                                                                                                                                                                                                                                                                       |                6 |             22 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_correlation_wrapper_0/inst/corr_wrapper_i/projection_correlation_calculator_v1_0_0/inst/projection_correlation_calculator_v1_0_golden_fft_AXIS_inst/stream_data_fifo_reg_832_895_0_2_i_1__0_n_0                                                                                        |                                                                                                                                                                                                                                                                                                       |                6 |             22 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_correlation_wrapper_0/inst/corr_wrapper_i/projection_correlation_calculator_v1_0_0/inst/projection_correlation_calculator_v1_0_golden_fft_AXIS_inst/stream_data_fifo_reg_768_831_0_2_i_1__0_n_0                                                                                        |                                                                                                                                                                                                                                                                                                       |                6 |             22 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_correlation_wrapper_0/inst/corr_wrapper_i/projection_correlation_calculator_v1_0_0/inst/projection_correlation_calculator_v1_0_golden_fft_AXIS_inst/stream_data_fifo_reg_704_767_0_2_i_1__0_n_0                                                                                        |                                                                                                                                                                                                                                                                                                       |                6 |             22 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_correlation_wrapper_0/inst/corr_wrapper_i/projection_correlation_calculator_v1_0_0/inst/projection_correlation_calculator_v1_0_golden_fft_AXIS_inst/stream_data_fifo_reg_64_127_0_2_i_1__0_n_0                                                                                         |                                                                                                                                                                                                                                                                                                       |                6 |             22 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_correlation_wrapper_0/inst/corr_wrapper_i/projection_correlation_calculator_v1_0_0/inst/projection_correlation_calculator_v1_0_golden_fft_AXIS_inst/stream_data_fifo_reg_640_703_0_2_i_1__0_n_0                                                                                        |                                                                                                                                                                                                                                                                                                       |                6 |             22 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_correlation_wrapper_0/inst/corr_wrapper_i/projection_correlation_calculator_v1_0_0/inst/projection_correlation_calculator_v1_0_golden_fft_AXIS_inst/stream_data_fifo_reg_576_639_0_2_i_1__0_n_0                                                                                        |                                                                                                                                                                                                                                                                                                       |                6 |             22 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_correlation_wrapper_0/inst/corr_wrapper_i/projection_correlation_calculator_v1_0_0/inst/projection_correlation_calculator_v1_0_golden_fft_AXIS_inst/stream_data_fifo_reg_512_575_0_2_i_1__0_n_0                                                                                        |                                                                                                                                                                                                                                                                                                       |                6 |             22 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_correlation_wrapper_0/inst/corr_wrapper_i/projection_correlation_calculator_v1_0_0/inst/projection_correlation_calculator_v1_0_golden_fft_AXIS_inst/stream_data_fifo_reg_448_511_0_2_i_1__0_n_0                                                                                        |                                                                                                                                                                                                                                                                                                       |                6 |             22 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                                   |                6 |             23 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                        |                                                                                                                                                                                                                                                                                                           | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/shift_n_reset                                                                                                                                                                                                                                                      |                4 |             23 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/app_addr_r1_reg[3][0]                                                                                                                                                                    | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                               |                8 |             23 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/E[0]                                                                                                                                                 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                               |                4 |             23 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/update_idle                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                       |                3 |             23 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                               |                6 |             23 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                                                                                       | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                    |                8 |             24 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                                                                                       | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                    |                9 |             24 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                                                                                      | design_1_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]                                                                                                                              |               10 |             24 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                       |                3 |             24 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                                                                                      | design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]                                                                                                                              |               10 |             24 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s04_nodes/s04_ar_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                                                                                      | design_1_i/axi_smc/inst/s04_nodes/s04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]                                                                                                                              |               10 |             24 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                                                                                       |                9 |             24 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                 |                                                                                                                                                                                                                                                                                                       |                3 |             24 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/E[0]                                                                                                                                                                                           | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]                                                                                                                               |                6 |             24 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/device_temp_init_reg[0][0]                                                                                                                                                                                              |                7 |             24 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                                                                                      | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]                                                                                                                              |               10 |             24 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                                                                                      | design_1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]                                                                                                                              |               10 |             24 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_Latch_AS_Logic_1.AND2B1L_I1/E[0]                                                                                                                                                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                               |                7 |             24 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                                                                                      | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]                                                                                                                              |               10 |             24 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_correlation_wrapper_0/inst/corr_wrapper_i/projection_correlation_calculator_v1_0_0/inst/fifo_read[9]_i_1_n_0                                                                                                                                                                           | design_1_i/geralds_correlation_wrapper_0/inst/corr_wrapper_i/projection_correlation_calculator_v1_0_0/inst/correlation_valid_i_2_n_0                                                                                                                                                                  |                7 |             24 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/SR[0]                                                                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                               |                6 |             24 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/E[0]                                                                                                                                                                                           | design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]                                                                                                                               |                7 |             24 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/E[0]                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                       |                7 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/E[0]                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                       |               10 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[17].tc_srl_reg/E[0]                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                       |                8 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/daddr_reg[6]_i_1_n_0                                                                                                                                                                                                                          | design_1_i/xadc_wiz_0/inst/SOFT_RESET_I/m_axis_reset                                                                                                                                                                                                                                                  |               10 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/E[0]                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                       |                8 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/E[0]                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                       |                7 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[14].tc_srl_reg/E[0]                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                       |                5 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/E[0]                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                       |                8 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/E[0]                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                       |                7 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[12].tc_srl_reg/E[0]                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                       |                9 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[11].tc_srl_reg/E[0]                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                       |                8 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/E[0]                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                       |               10 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                       |               11 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                       |                5 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                       |                6 |             25 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_detect_edge_setup                                                                                                                              |               16 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                       |                7 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                       |                9 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                       |                6 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                                                                                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                                                  |                7 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_correlation_wrapper_0/inst/corr_wrapper_i/cordic_3/U0/i_synth/i_synth/gen_sqrt.square_root/gen_rdy_int/rdy_int                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                       |                8 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                            |                7 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_correlation_wrapper_0/inst/corr_wrapper_i/cordic_2/U0/i_synth/i_synth/gen_sqrt.square_root/gen_rdy_int/rdy_int                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                       |               10 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/E[0]                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                       |                6 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/daddr_C_reg[6]_i_1_n_0                                                                                                                                                                                                                        | design_1_i/xadc_wiz_0/inst/SOFT_RESET_I/m_axis_reset                                                                                                                                                                                                                                                  |                8 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/start                                                                                                                                                                                                                             | design_1_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                                     |                6 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[9].tc_srl_reg/E[0]                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                       |               10 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[8].tc_srl_reg/E[0]                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                       |                8 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/E[0]                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                       |               11 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/E[0]                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                       |                6 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/E[0]                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                       |                9 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[4].tc_srl_reg/E[0]                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                       |                8 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/E[0]                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                       |                8 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/E[0]                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                       |               11 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/E[0]                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                       |               11 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/E[0]                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                       |                7 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/E[0]                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                       |               10 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[29].tc_srl_reg/E[0]                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                       |               11 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/E[0]                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                       |                8 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/E[0]                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                       |                8 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/E[0]                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                       |                8 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/E[0]                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                       |                8 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[26].tc_srl_reg/E[0]                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                       |                7 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/E[0]                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                       |                9 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[20].tc_srl_reg/E[0]                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                       |                8 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_fft_0/inst/design_1_i/xfft_1/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                                                                             | design_1_i/geralds_fft_0/inst/design_1_i/xfft_1/U0/i_synth/xfft_inst/floating_point.xfft_inst/imag_to_bfp/fpo/FLT_TO_FIX_OP.SPD.OP/p_1_in[25]                                                                                                                                                         |                8 |             26 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_fft_0/inst/design_1_i/xfft_1/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                                                                             | design_1_i/geralds_fft_0/inst/design_1_i/xfft_1/U0/i_synth/xfft_inst/floating_point.xfft_inst/real_to_bfp/fpo/FLT_TO_FIX_OP.SPD.OP/p_1_in[25]                                                                                                                                                         |                8 |             26 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                                                               |               12 |             26 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                               |               11 |             27 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                                                                                                                                                                        |               16 |             27 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/SR[0]                                                                                                                                                                                                                                                 |                7 |             27 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelve_d                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                       |                5 |             27 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/in1                                                                                                                                                                                                                     |               11 |             28 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                               |                4 |             28 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                                      |                                                                                                                                                                                                                                                                                                       |               10 |             28 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                                      |                                                                                                                                                                                                                                                                                                       |               10 |             28 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                                      |                                                                                                                                                                                                                                                                                                       |                9 |             28 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_fft_0/inst/design_1_i/sqrtf/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                                                                                    | design_1_i/geralds_fft_0/inst/design_1_i/sqrtf/U0/i_synth/sclr_i                                                                                                                                                                                                                                      |                4 |             28 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/xadc_wiz_0/inst/SOFT_RESET_I/m_axis_reset                                                                                                                                                                                                                                                  |                9 |             28 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                                      |                                                                                                                                                                                                                                                                                                       |                8 |             28 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                               |                4 |             28 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/geralds_fft_0/inst/design_1_i/xfft_1/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                                                                                                                                  |               10 |             28 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/SR[0]                                                                                                                          |                6 |             28 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                                                                                                                                                                      |               11 |             29 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_iodelay_ctrl/rst_sync_r1_reg                                                                                                                                                                                                                |               10 |             29 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                                        | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                         |                8 |             29 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_FOR_SYNC.s_last_reg                                                                                                                                                                                                               |                5 |             29 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/lane_cnt_dqs_c_r_reg[0][1]                                                                                                                                                                                              |               15 |             29 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/E[0]                                                                                                                                               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                                                                           |                7 |             30 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                                                  |               10 |             30 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                       |                8 |             30 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                       |                4 |             30 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer[1144]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                       |                5 |             30 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_or/MUXCY_I/lopt_4                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                       |                9 |             30 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Read_Req                                                                                                                                                                                          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                               |                7 |             31 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                       |                6 |             31 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_fft_0/inst/design_1_i/xfft_1/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/gen_non_real_time.gen_has_skid_buffer.data_out_2_reg[0][0]                                                                                                                 | design_1_i/geralds_fft_0/inst/design_1_i/xfft_1/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                                                                                                                                  |                5 |             31 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_fft_0/inst/design_1_i/xfft_1/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/E[0]                                                                                                                                                                       | design_1_i/geralds_fft_0/inst/design_1_i/xfft_1/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                                                                                                                                  |                6 |             31 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_fft_0/inst/design_1_i/xfft_1/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/wr_enable                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                       |                4 |             31 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ADV_TRIG.u_adv_trig/CFG_BRAM_RD_DATA[23]_i_1_n_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                       |                8 |             31 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_fft_0/inst/design_1_i/flt_to_int/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                                                                               | design_1_i/geralds_fft_0/inst/design_1_i/flt_to_int/U0/i_synth/i_nd_to_rdy/SR[0]                                                                                                                                                                                                                      |                9 |             31 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses3.xx_access_read_miss/MUXCY_I/Read_Req                                                                                                                                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                               |                4 |             31 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/m_valid_i                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                       |                9 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                       |                5 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                       |                9 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/rxCrcEn_d1                                                                                                                                                                                                                                             | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_STATE/crc_local_reg[31][0]                                                                                                                                                                                                                 |               11 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1_n_0                                                                                                                                                                                                                        | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                          |               32 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[40].srl_nx1/push                                                                                                                                                     |                                                                                                                                                                                                                                                                                                       |                9 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                       |                8 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_REG_FOR_SMPL.buffer_address_i_reg[31][0]                                                                                                                                                                                   | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/error_d1_reg[0]                                                                                                                                                                                                                       |                6 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/E[0]                                                                                                                                                                                                                             | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/SR[0]                                                                                                                                                                                                                        |                7 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_ethernetlite_0/U0/I_AXI_NATIVE_IPIF/arready_i1                                                                                                                                                                                                                                             | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/transmit_start_reg_reg_0                                                                                                                                                                                                     |                8 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                                                                         | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                                                                 |               15 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/skid_buffer[1090]_i_2_n_0                                                                                                                                                                                                                  | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                                                              |                9 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                       |                8 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_REG_FOR_SMPL.buffer_address_i_reg[0][0]                                                                                                                                                                                    | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/error_d1_reg[0]                                                                                                                                                                                                                       |                7 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                                                              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                             |                6 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                       |               12 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[31]_i_1__3_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                       |               10 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out[31]_i_2__0_n_0                                                                                                                                                              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out[31]_i_1__2_n_0                                                                                                                                                          |                9 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/m_valid_i                                                                                                                                                            |                                                                                                                                                                                                                                                                                                       |                9 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[40].srl_nx1/push                                                                                                                                                     |                                                                                                                                                                                                                                                                                                       |                9 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_fft_0/inst/design_1_i/xfft_1/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                                                                             | design_1_i/geralds_fft_0/inst/design_1_i/xfft_1/U0/i_synth/axi_wrapper/mant_output_reg[22][0]                                                                                                                                                                                                         |                5 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data[0]_i_1_n_0                                                                                                                                                                                             |                8 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            |                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[31]_i_1_n_0                                                                                                                                                                                                                                |                7 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]                                                                                                                                                                                                   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                               |                8 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                       |                6 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_correlation_wrapper_0/inst/corr_wrapper_i/projection_correlation_calculator_v1_0_0/inst/projection_correlation_calculator_v1_0_correlation_out_AXI_inst/slv_reg_rden__0                                                                                                                | design_1_i/geralds_correlation_wrapper_0/inst/corr_wrapper_i/projection_correlation_calculator_v1_0_0/inst/projection_correlation_calculator_v1_0_correlation_out_AXI_inst/axi_awready_i_1_n_0                                                                                                        |                8 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                                                                                               | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                                                                                                                                                                          |                7 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce__0[0]                                                                                                                                                                                                                      | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                                                                                                                                                                      |               11 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            |                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                                                                                  |               16 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1090]_i_2_n_0                                                                                                                                                                                                                  | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                                                              |                6 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[3]                                                                                                                                                                                                                         |               11 |             32 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/axlen_cnt_reg[7][0]                                                                                                                                                   | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                                                                           |               14 |             32 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                       |                7 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_fft_0/inst/design_1_i/xfft_1/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                                                                             | design_1_i/geralds_fft_0/inst/design_1_i/xfft_1/U0/i_synth/axi_wrapper/SR[0]                                                                                                                                                                                                                          |                6 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_correlation_wrapper_0/inst/corr_wrapper_i/div_gen_0/U0/i_synth/i_nd_to_rdy/m_axis_dout_tvalid                                                                                                                                                                                          | design_1_i/geralds_correlation_wrapper_0/inst/corr_wrapper_i/projection_correlation_calculator_v1_0_0/inst/projection_correlation_calculator_v1_0_correlation_out_AXI_inst/axi_awready_i_1_n_0                                                                                                        |                6 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/irq                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                       |                8 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out_reg[0][0]                                                                                                                                                                                                  | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                                                                                                                                                                      |                5 |             32 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_VALID_WRITE.s_valid_dummy_inst1/lopt_4                                                                                                    |                                                                                                                                                                                                                                                                                                       |                8 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                                                           | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                                                  |                7 |             32 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/axlen_cnt_reg[7][0]                                                                                                                                                     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__4_n_0                                                                                                                                                                                           |                9 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                       |                8 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                       |                5 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_LUT/Write_Data_Valid                                                                             |                                                                                                                                                                                                                                                                                                       |                4 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                                                                                                               | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                               |               14 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/E[0]                                                                                                                                                                                                                               | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                                                                                                                                                                      |                5 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                                                                      | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                            |                5 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/LOAD_REG_GEN[24].LOAD_REG_I                                                                                                                                                                                                                           | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                                                                                                                                                                      |               10 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[0][0]                                                                                                                                                                                    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                               |                8 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_2_n_0                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                                                                                |                5 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                                                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                               |                5 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                                                                       | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                                                                                                                                                              |               10 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/E[0]                                                                                                                                                                                              | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                               |                9 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                       |               12 |             33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                       |                7 |             33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_fft_0/inst/design_1_i/sqrtf/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_32_in                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                       |               11 |             33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                       |               10 |             33 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_VALID_WRITE.s_valid_dummy_inst1/lopt_4                                                                                                  |                                                                                                                                                                                                                                                                                                       |                9 |             33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_fft_0/inst/design_1_i/add/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_b_wr                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                       |                7 |             33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_fft_0/inst/design_1_i/sqrtf/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_wr                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                       |               11 |             33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[1144]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                       |                6 |             33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                       |                5 |             33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                       |               10 |             33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                       |               13 |             33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_fft_0/inst/design_1_i/multiply/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg1_a_tdata[31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                                                                                                                                       |                6 |             33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_fft_0/inst/design_1_i/multiply/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg1_b_tdata[31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                                                                                                                                       |                5 |             33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_fft_0/inst/design_1_i/multiply/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_20_in                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                       |                6 |             33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_fft_0/inst/design_1_i/multiply/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_34_in                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                       |                5 |             33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_fft_0/inst/design_1_i/multiply1/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg1_a_tdata[31]_i_1_n_0                                                                                                                                                       |                                                                                                                                                                                                                                                                                                       |                6 |             33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_fft_0/inst/design_1_i/multiply1/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg1_b_tdata[31]_i_1_n_0                                                                                                                                                       |                                                                                                                                                                                                                                                                                                       |                7 |             33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_fft_0/inst/design_1_i/multiply1/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_20_in                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                       |                6 |             33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_fft_0/inst/design_1_i/multiply1/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_34_in                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                       |                5 |             33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_fft_0/inst/design_1_i/flt_to_int/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_32_in                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                       |                5 |             33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_fft_0/inst/design_1_i/flt_to_int/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_wr                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                       |                5 |             33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_fft_0/inst/design_1_i/add/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_20_in                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                       |                7 |             33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_fft_0/inst/design_1_i/add/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_34_in                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                       |                8 |             33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_fft_0/inst/design_1_i/add/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_wr                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                       |                9 |             33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                       |                7 |             33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                       |               11 |             34 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                       |               10 |             34 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                       |                7 |             34 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                       |                7 |             34 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/r_sreg/skid_buffer[1090]_i_2_n_0                                                                                                                                                                                                                  | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/r_sreg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                                                              |                6 |             34 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                        |               14 |             34 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/E[0]                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                       |                9 |             34 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/E[0]                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                       |               12 |             34 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/E[0]                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                       |               12 |             34 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/E[0]                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                       |               12 |             34 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_burst_type_reg_i_2_n_0                                                                                                                                                        | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_cache_type_reg0                                                                                                                                                           |                6 |             35 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                       |               11 |             35 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                        |               17 |             35 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                       |               10 |             35 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                       |               10 |             36 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                       |                6 |             36 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                                                                    | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_tag_reg0                                                                                                                                                                  |                6 |             36 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk_sync_rst                                                                                                                                                                                                         |               13 |             36 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/write_req_granted                                                                                                                             |                                                                                                                                                                                                                                                                                                       |                5 |             36 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                       |               10 |             36 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/accum                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                       |                7 |             36 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/USE_REGISTER.M_AXI_AID_q_reg[0][0]                                                                                                                                                    |                                                                                                                                                                                                                                                                                                       |                9 |             36 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][0][userdata][7]_i_1_n_0                                                                                                                                                  |                                                                                                                                                                                                                                                                                                       |                5 |             36 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[103].srl_nx1/push                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                       |                9 |             36 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][0][userdata][7]_i_1_n_0                                                                                                                                                  |                                                                                                                                                                                                                                                                                                       |                8 |             36 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/accum                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                       |                7 |             36 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                       |               11 |             37 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                       |               10 |             37 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                       |               12 |             37 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                       |                7 |             37 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                       |                9 |             37 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                       |               11 |             37 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axburst_reg[1]                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                       |                9 |             37 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                       |                7 |             37 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                       |               11 |             37 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.wbypass_offset_fifo/E[0]                                                                                                                                                             |                                                                                                                                                                                                                                                                                                       |               10 |             37 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                       |                6 |             37 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axburst_reg[1]                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                       |               10 |             37 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                       |               14 |             38 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                       |                5 |             38 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                       |               11 |             38 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_calc_error_reg_reg                                                                                                      |                                                                                                                                                                                                                                                                                                       |                7 |             38 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/calib_cke_reg[0]                                                                                                                                                                                                        |               14 |             39 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                       |               10 |             39 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                       |                7 |             39 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                       |               11 |             39 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                       |                5 |             39 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                       |               11 |             39 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/init_state_r1_reg[0]                                                                                                                                                                                                    |               18 |             39 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                 |                                                                                                                                                                                                                                                                                                       |                6 |             39 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_calc_error_reg_reg                                                                                           | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                                                                 |                7 |             41 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                                                     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                    |               12 |             41 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/E[0]                                                                                                                                                                                                           | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                    |               12 |             41 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                                                         | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                                                 |                7 |             41 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1[62]_i_1__0_n_0                                                                                                                                     |                                                                                                                                                                                                                                                                                                       |               10 |             42 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_calc_error_reg_reg                                                                                           | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__0_n_0                                                                                                                                                                              |                8 |             42 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/storage_data1[62]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                                                                                       |                8 |             42 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shadow_reg[15]_0                                                                                                                                                                                        |               35 |             44 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/SR[0]                                                                                                                                                                                                                   |               15 |             45 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/init_complete_r2_reg                                                                                                                                                                                                    |               19 |             46 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/init_complete_r_timing_reg[0]                                                                                                                                                                                           |               17 |             46 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                             |               14 |             46 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                        | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Capture_0                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                       |               13 |             47 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/geralds_decimator_0/inst/geralds_decimator_v1_0_signal_out_inst/p_0_in                                                                                                                                                                                                                     |               18 |             47 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data[63]_i_1__0_n_0                                                                                                                               | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_FOR_SYNC.s_last_reg                                                                                                                                                                                                               |                8 |             47 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data[63]_i_1_n_0                                                                                                                                  | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_FOR_SYNC.s_last_reg                                                                                                                                                                                                               |                8 |             47 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_correlation_wrapper_0/inst/corr_wrapper_i/cordic_2/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg1_a_tdata[47]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                                                                                                                                       |               11 |             48 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                          | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/mi_handler_m_sc_areset_pipe                                                                                                                                                                                                                        |                8 |             48 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_correlation_wrapper_0/inst/corr_wrapper_i/cordic_2/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_a_tdata[47]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                                                                                                                                       |               10 |             48 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/E[0]                                                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                             |                8 |             48 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0][0]                                                                                                                                                   | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                    |                7 |             48 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_correlation_wrapper_0/inst/corr_wrapper_i/cordic_3/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg1_a_tdata[47]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                                                                                                                                       |                8 |             48 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_correlation_wrapper_0/inst/corr_wrapper_i/cordic_3/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_a_tdata[47]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                                                                                                                                       |               10 |             48 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                       |               13 |             49 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                       |               13 |             49 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/geralds_correlation_wrapper_0/inst/corr_wrapper_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                               |               14 |             50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                         |               18 |             50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                                                                       |               18 |             53 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                          | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/mi_handler_m_sc_areset_pipe                                                                                                                                                                                                                        |               10 |             55 |
|  design_1_i/clk_wiz_1/inst/clk_out3                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Addr_Counters[3].FDRE_I_0                                                                                                                                                                                                          |               22 |             59 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                               |               29 |             63 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r_reg_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                                                       |               18 |             64 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r0                                                                                                                                           |                                                                                                                                                                                                                                                                                                       |               17 |             64 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                                         |               32 |             64 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/rd_active_r                                                                                                                                                             |                                                                                                                                                                                                                                                                                                       |               15 |             64 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_New_CacheInterface_for_AXI.valid_Bits_1_reg[0]                                                                                          |                                                                                                                                                                                                                                                                                                       |                8 |             64 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                       |                8 |             64 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                       |               16 |             64 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_0_2_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                       |               16 |             64 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            |                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                       |               20 |             65 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_fft_0/inst/design_1_i/xfft_1/U0/i_synth/axi_wrapper/data_out_channel/data_out_fifo_write                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                       |                9 |             65 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_fft_0/inst/design_1_i/xfft_1/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2[64]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                       |                9 |             65 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1122]_i_1_n_0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                       |               10 |             65 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                       |               19 |             65 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                              |                                                                                                                                                                                                                                                                                                       |                9 |             72 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/p_0_in                                                                                                                               |                                                                                                                                                                                                                                                                                                       |                9 |             72 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                              |                                                                                                                                                                                                                                                                                                       |                9 |             72 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2056]_i_1_n_0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                       |               25 |             73 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                       |               26 |             73 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.Using_Latch_AS_Logic.AND2B1L_I1/if_ready                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                       |               10 |             75 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_fft_0/inst/design_1_i/xfft_1/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                                                                             | design_1_i/geralds_fft_0/inst/design_1_i/xfft_1/U0/i_synth/axi_wrapper/has_bit_reverse.pe_natural_out_reg[0][0]                                                                                                                                                                                       |               15 |             76 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/mi_handler_m_sc_areset_pipe                                                                                                                                                                                                                         |               17 |             79 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                           | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/mi_handler_m_sc_areset_pipe                                                                                                                                                                                                                         |               16 |             79 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                              |                                                                                                                                                                                                                                                                                                       |               10 |             80 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s04_nodes/s04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                              |                                                                                                                                                                                                                                                                                                       |               10 |             80 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                              |                                                                                                                                                                                                                                                                                                       |               10 |             80 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                              |                                                                                                                                                                                                                                                                                                       |               10 |             80 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/p_0_in                                                                                                                               |                                                                                                                                                                                                                                                                                                       |               10 |             80 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                        |                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                       |               23 |             82 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                    |               25 |             84 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                                                 |                                                                                                                                                                                                                                                                                                       |               11 |             88 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__1_n_0                                                                                                                                                                                           |               27 |             91 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                                                                                                             |               34 |             93 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                                                                       | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                               |               31 |             95 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                             |                                                                                                                                                                                                                                                                                                       |               12 |             96 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_1_in                                                |                                                                                                                                                                                                                                                                                                       |               12 |             96 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                               |                                                                                                                                                                                                                                                                                                       |               12 |             96 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                               |                                                                                                                                                                                                                                                                                                       |               12 |             96 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/E[0]                                                                                                                                               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                                                                                           |               23 |             98 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__0_n_0                                                                                                                                                                                           |               34 |             98 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep_n_0                                                                                                                                                                                              |               38 |             98 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                       |               31 |            103 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/p_0_in                                                                                                                                |                                                                                                                                                                                                                                                                                                       |               13 |            104 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/p_0_in                                                                                                                                |                                                                                                                                                                                                                                                                                                       |               13 |            104 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                               |                                                                                                                                                                                                                                                                                                       |               13 |            104 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/p_0_in                                                                                                                                |                                                                                                                                                                                                                                                                                                       |               13 |            104 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_4                                                           |                                                                                                                                                                                                                                                                                                       |               14 |            112 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                               |                                                                                                                                                                                                                                                                                                       |               14 |            112 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_2                                                           |                                                                                                                                                                                                                                                                                                       |               14 |            112 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_3                                                           |                                                                                                                                                                                                                                                                                                       |               14 |            112 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/xadc_wiz_0/inst/SOFT_RESET_I/reset2ip_reset                                                                                                                                                                                                                                                |               25 |            114 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/app_rd_data_valid                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                       |               33 |            128 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                       |               44 |            128 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/D[27]                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                       |               16 |            128 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/load_s1                                                                                                                                                           |                                                                                                                                                                                                                                                                                                       |               38 |            129 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data2[131]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                                                                                       |               22 |            129 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_fft_0/inst/design_1_i/floating_point_0/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                       |               36 |            133 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/transmit_start_reg_reg_0                                                                                                                                                                                                     |               56 |            142 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wdf_data_reg[0]_0                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                       |               47 |            144 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                       |               42 |            144 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_correlation_wrapper_0/inst/corr_wrapper_i/projection_correlation_calculator_v1_0_0/inst/golden_read_data_mag_0                                                                                                                                                                         | design_1_i/geralds_correlation_wrapper_0/inst/corr_wrapper_i/projection_correlation_calculator_v1_0_0/inst/correlation_valid_i_2_n_0                                                                                                                                                                  |               24 |            144 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_correlation_wrapper_0/inst/corr_wrapper_i/projection_correlation_calculator_v1_0_0/inst/signal_read_data_out                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                       |               42 |            144 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_fft_0/inst/design_1_i/flt_to_int/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                       |               44 |            168 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_buf_we                                             |                                                                                                                                                                                                                                                                                                       |               22 |            176 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/wdf_rdy_ns                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                       |               24 |            192 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                                                                      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                               |               69 |            221 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                               |              116 |            259 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_fft_0/inst/design_1_i/add/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                       |               69 |            275 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_fft_0/inst/design_1_i/xfft_1/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                                                                             | design_1_i/geralds_fft_0/inst/design_1_i/xfft_1/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                                                       |               76 |            338 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_fft_0/inst/design_1_i/multiply/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                       |               83 |            346 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_fft_0/inst/design_1_i/multiply1/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]_0                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                       |               81 |            346 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_fft_0/inst/design_1_i/sqrtf/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                       |              181 |            786 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                       |              541 |           1856 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/geralds_fft_0/inst/design_1_i/xfft_1/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                       |             1607 |           8188 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                       |             3404 |          15339 |
+------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    53 |
| 2      |                    20 |
| 3      |                    26 |
| 4      |                   155 |
| 5      |                    61 |
| 6      |                    86 |
| 7      |                    37 |
| 8      |                    77 |
| 9      |                    22 |
| 10     |                    23 |
| 11     |                     7 |
| 12     |                    51 |
| 13     |                    11 |
| 14     |                    12 |
| 15     |                    10 |
| 16+    |                   473 |
+--------+-----------------------+


