#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000150d73fbe70 .scope module, "tb_axi_master" "tb_axi_master" 2 2;
 .timescale -9 -12;
v00000150d746d790_0 .var "INT_AXI_TXN", 0 0;
v00000150d746d150_0 .var "aclk", 0 0;
v00000150d746d1f0_0 .net "araddr", 3 0, v00000150d7413950_0;  1 drivers
v00000150d746d5b0_0 .var "aresetn", 0 0;
v00000150d746da10_0 .var "arready", 0 0;
v00000150d746d650_0 .net "arvalid", 0 0, v00000150d7404190_0;  1 drivers
v00000150d746dab0_0 .net "awaddr", 3 0, v00000150d7404230_0;  1 drivers
v00000150d746d290_0 .var "awready", 0 0;
v00000150d746d830_0 .net "awvalid", 0 0, v00000150d7404370_0;  1 drivers
v00000150d746d3d0_0 .net "bready", 0 0, v00000150d7404410_0;  1 drivers
v00000150d746d8d0_0 .var "bresp", 1 0;
v00000150d746d970_0 .var "bvalid", 0 0;
v00000150d746efc0_0 .var "rdata", 31 0;
v00000150d746f240_0 .net "rready", 0 0, v00000150d746db50_0;  1 drivers
v00000150d746e840_0 .var "rresp", 1 0;
v00000150d746eac0_0 .var "rvalid", 0 0;
v00000150d746e8e0_0 .var "tgt_addr", 3 0;
v00000150d746f060_0 .var "tgt_data", 31 0;
v00000150d746f740_0 .net "txn_done", 0 0, v00000150d746d470_0;  1 drivers
v00000150d746e340_0 .net "txn_error", 0 0, v00000150d746dfb0_0;  1 drivers
v00000150d746f4c0_0 .net "wdata", 31 0, v00000150d746df10_0;  1 drivers
v00000150d746fe20_0 .var "wready", 0 0;
v00000150d746fce0_0 .net "wstrb", 3 0, v00000150d746d0b0_0;  1 drivers
v00000150d746ec00_0 .net "wvalid", 0 0, v00000150d746d510_0;  1 drivers
E_00000150d73fa220 .event posedge, v00000150d73b67d0_0;
S_00000150d7413630 .scope module, "uut" "axi_lite_master" 2 34, 3 2 0, S_00000150d73fbe70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "aclk";
    .port_info 1 /INPUT 1 "aresetn";
    .port_info 2 /INPUT 1 "INT_AXI_TXN";
    .port_info 3 /INPUT 4 "tgt_addr";
    .port_info 4 /INPUT 32 "tgt_data";
    .port_info 5 /OUTPUT 1 "txn_done";
    .port_info 6 /OUTPUT 1 "txn_error";
    .port_info 7 /OUTPUT 4 "awaddr";
    .port_info 8 /INPUT 1 "awready";
    .port_info 9 /OUTPUT 1 "awvalid";
    .port_info 10 /OUTPUT 32 "wdata";
    .port_info 11 /OUTPUT 4 "wstrb";
    .port_info 12 /OUTPUT 1 "wvalid";
    .port_info 13 /INPUT 1 "wready";
    .port_info 14 /INPUT 2 "bresp";
    .port_info 15 /INPUT 1 "bvalid";
    .port_info 16 /OUTPUT 1 "bready";
    .port_info 17 /OUTPUT 4 "araddr";
    .port_info 18 /INPUT 1 "arready";
    .port_info 19 /OUTPUT 1 "arvalid";
    .port_info 20 /INPUT 32 "rdata";
    .port_info 21 /INPUT 2 "rresp";
    .port_info 22 /INPUT 1 "rvalid";
    .port_info 23 /OUTPUT 1 "rready";
P_00000150d73fc000 .param/l "IDLE" 1 3 36, C4<00>;
P_00000150d73fc038 .param/l "SEND_ADDR" 1 3 37, C4<01>;
P_00000150d73fc070 .param/l "SEND_DATA" 1 3 38, C4<10>;
P_00000150d73fc0a8 .param/l "WAIT_RESP" 1 3 39, C4<11>;
v00000150d73b6a70_0 .net "INT_AXI_TXN", 0 0, v00000150d746d790_0;  1 drivers
v00000150d73b67d0_0 .net "aclk", 0 0, v00000150d746d150_0;  1 drivers
v00000150d7413950_0 .var "araddr", 3 0;
v00000150d74139f0_0 .net "aresetn", 0 0, v00000150d746d5b0_0;  1 drivers
v00000150d74040f0_0 .net "arready", 0 0, v00000150d746da10_0;  1 drivers
v00000150d7404190_0 .var "arvalid", 0 0;
v00000150d7404230_0 .var "awaddr", 3 0;
v00000150d74042d0_0 .net "awready", 0 0, v00000150d746d290_0;  1 drivers
v00000150d7404370_0 .var "awvalid", 0 0;
v00000150d7404410_0 .var "bready", 0 0;
v00000150d74044b0_0 .net "bresp", 1 0, v00000150d746d8d0_0;  1 drivers
v00000150d7404550_0 .net "bvalid", 0 0, v00000150d746d970_0;  1 drivers
v00000150d74045f0_0 .var "current_state", 1 0;
v00000150d746dc90_0 .var "next_state", 1 0;
v00000150d746dbf0_0 .net "rdata", 31 0, v00000150d746efc0_0;  1 drivers
v00000150d746db50_0 .var "rready", 0 0;
v00000150d746de70_0 .net "rresp", 1 0, v00000150d746e840_0;  1 drivers
v00000150d746dd30_0 .net "rvalid", 0 0, v00000150d746eac0_0;  1 drivers
v00000150d746d6f0_0 .net "tgt_addr", 3 0, v00000150d746e8e0_0;  1 drivers
v00000150d746ddd0_0 .net "tgt_data", 31 0, v00000150d746f060_0;  1 drivers
v00000150d746d470_0 .var "txn_done", 0 0;
v00000150d746dfb0_0 .var "txn_error", 0 0;
v00000150d746df10_0 .var "wdata", 31 0;
v00000150d746d330_0 .net "wready", 0 0, v00000150d746fe20_0;  1 drivers
v00000150d746d0b0_0 .var "wstrb", 3 0;
v00000150d746d510_0 .var "wvalid", 0 0;
E_00000150d73fa3a0/0 .event negedge, v00000150d74139f0_0;
E_00000150d73fa3a0/1 .event posedge, v00000150d73b67d0_0;
E_00000150d73fa3a0 .event/or E_00000150d73fa3a0/0, E_00000150d73fa3a0/1;
E_00000150d73fa560/0 .event anyedge, v00000150d74045f0_0, v00000150d73b6a70_0, v00000150d74042d0_0, v00000150d746d330_0;
E_00000150d73fa560/1 .event anyedge, v00000150d7404550_0;
E_00000150d73fa560 .event/or E_00000150d73fa560/0, E_00000150d73fa560/1;
    .scope S_00000150d7413630;
T_0 ;
    %wait E_00000150d73fa3a0;
    %load/vec4 v00000150d74139f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000150d74045f0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000150d746dc90_0;
    %assign/vec4 v00000150d74045f0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000150d7413630;
T_1 ;
    %wait E_00000150d73fa560;
    %load/vec4 v00000150d74045f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000150d746dc90_0, 0, 2;
    %jmp T_1.5;
T_1.0 ;
    %load/vec4 v00000150d73b6a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000150d746dc90_0, 0, 2;
    %jmp T_1.7;
T_1.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000150d746dc90_0, 0, 2;
T_1.7 ;
    %jmp T_1.5;
T_1.1 ;
    %load/vec4 v00000150d74042d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.8, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000150d746dc90_0, 0, 2;
    %jmp T_1.9;
T_1.8 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000150d746dc90_0, 0, 2;
T_1.9 ;
    %jmp T_1.5;
T_1.2 ;
    %load/vec4 v00000150d746d330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v00000150d746dc90_0, 0, 2;
    %jmp T_1.11;
T_1.10 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000150d746dc90_0, 0, 2;
T_1.11 ;
    %jmp T_1.5;
T_1.3 ;
    %load/vec4 v00000150d7404550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.12, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000150d746dc90_0, 0, 2;
    %jmp T_1.13;
T_1.12 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v00000150d746dc90_0, 0, 2;
T_1.13 ;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000150d7413630;
T_2 ;
    %wait E_00000150d73fa3a0;
    %load/vec4 v00000150d74139f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000150d7404370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000150d746d510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000150d7404410_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000150d7404230_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000150d746df10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000150d746d470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000150d746dfb0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000150d74045f0_0;
    %cmpi/e 0, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_2.4, 4;
    %load/vec4 v00000150d73b6a70_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v00000150d746d6f0_0;
    %assign/vec4 v00000150d7404230_0, 0;
    %load/vec4 v00000150d746ddd0_0;
    %assign/vec4 v00000150d746df10_0, 0;
T_2.2 ;
    %load/vec4 v00000150d746dc90_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v00000150d7404370_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v00000150d746d0b0_0, 0;
    %load/vec4 v00000150d746dc90_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v00000150d746d510_0, 0;
    %load/vec4 v00000150d746dc90_0;
    %pushi/vec4 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v00000150d7404410_0, 0;
    %load/vec4 v00000150d74045f0_0;
    %cmpi/e 3, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_2.7, 4;
    %load/vec4 v00000150d7404550_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000150d746d470_0, 0;
    %load/vec4 v00000150d74044b0_0;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_2.8, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000150d746dfb0_0, 0;
    %jmp T_2.9;
T_2.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000150d746dfb0_0, 0;
T_2.9 ;
    %jmp T_2.6;
T_2.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000150d746d470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000150d746dfb0_0, 0;
T_2.6 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000150d73fbe70;
T_3 ;
    %vpi_call 2 69 "$dumpfile", "axi_waveform_master.vcd" {0 0 0};
    %vpi_call 2 70 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000150d73fbe70 {0 0 0};
    %end;
    .thread T_3;
    .scope S_00000150d73fbe70;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000150d746d150_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_00000150d73fbe70;
T_5 ;
    %delay 5000, 0;
    %load/vec4 v00000150d746d150_0;
    %inv;
    %store/vec4 v00000150d746d150_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_00000150d73fbe70;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000150d746d5b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000150d746d790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000150d746d290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000150d746fe20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000150d746d970_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000150d746d8d0_0, 0, 2;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000150d746d5b0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v00000150d746e8e0_0, 0, 4;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v00000150d746f060_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000150d746d790_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000150d746d790_0, 0, 1;
    %delay 100000, 0;
    %vpi_call 2 100 "$finish" {0 0 0};
    %end;
    .thread T_6;
    .scope S_00000150d73fbe70;
T_7 ;
    %wait E_00000150d73fa220;
    %load/vec4 v00000150d746d830_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_7.2, 4;
    %load/vec4 v00000150d746d290_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000150d746d290_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000150d746d290_0, 0;
T_7.1 ;
    %load/vec4 v00000150d746ec00_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_7.5, 4;
    %load/vec4 v00000150d746fe20_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.3, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000150d746fe20_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000150d746fe20_0, 0;
T_7.4 ;
    %load/vec4 v00000150d746fe20_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.8, 9;
    %load/vec4 v00000150d746ec00_0;
    %and;
T_7.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000150d746d970_0, 0;
T_7.6 ;
    %load/vec4 v00000150d746d970_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.11, 9;
    %load/vec4 v00000150d746d3d0_0;
    %and;
T_7.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.9, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000150d746d970_0, 0;
T_7.9 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_axi_master.v";
    "axi_lite_master.v";
