{"Source Block": ["miaow/src/verilog/rtl/lsu/lsu.v@171:181@HdlIdDef", "   wire [127:0]  rd_scalar_source_a;\n   wire [31:0] \t rd_scalar_source_b;\n   wire [3:0] \t rd_rd_en;\n   wire [3:0] \t rd_wr_en;\n   wire [11:0] \t rd_lddst_stsrc_addr;\n   wire [1:0] addr_incre_amt;\n\n   lsu_rd_stage_router lsu_rd_stage_router\n     (\n      .in_lsu_select(issue_lsu_select),\n      .in_source_reg1(issue_source_reg1),\n"], "Clone Blocks": [["miaow/src/verilog/rtl/lsu/lsu.v@170:180", "   wire [2047:0] rd_vector_source_b;\n   wire [127:0]  rd_scalar_source_a;\n   wire [31:0] \t rd_scalar_source_b;\n   wire [3:0] \t rd_rd_en;\n   wire [3:0] \t rd_wr_en;\n   wire [11:0] \t rd_lddst_stsrc_addr;\n   wire [1:0] addr_incre_amt;\n\n   lsu_rd_stage_router lsu_rd_stage_router\n     (\n      .in_lsu_select(issue_lsu_select),\n"], ["miaow/src/verilog/rtl/lsu/lsu.v@169:179", "   wire [2047:0] rd_vector_source_a;\n   wire [2047:0] rd_vector_source_b;\n   wire [127:0]  rd_scalar_source_a;\n   wire [31:0] \t rd_scalar_source_b;\n   wire [3:0] \t rd_rd_en;\n   wire [3:0] \t rd_wr_en;\n   wire [11:0] \t rd_lddst_stsrc_addr;\n   wire [1:0] addr_incre_amt;\n\n   lsu_rd_stage_router lsu_rd_stage_router\n     (\n"], ["miaow/src/verilog/rtl/lsu/lsu.v@168:178", "   //lsu_rd_stage_router\n   wire [2047:0] rd_vector_source_a;\n   wire [2047:0] rd_vector_source_b;\n   wire [127:0]  rd_scalar_source_a;\n   wire [31:0] \t rd_scalar_source_b;\n   wire [3:0] \t rd_rd_en;\n   wire [3:0] \t rd_wr_en;\n   wire [11:0] \t rd_lddst_stsrc_addr;\n   wire [1:0] addr_incre_amt;\n\n   lsu_rd_stage_router lsu_rd_stage_router\n"]], "Diff Content": {"Delete": [[176, "   wire [1:0] addr_incre_amt;\n"]], "Add": []}}