Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date             : Tue Jun 14 17:27:51 2022
| Host             : DESKTOP-715IQOV running 64-bit major release  (build 9200)
| Command          : report_power -file Top_power_routed.rpt -pb Top_power_summary_routed.pb -rpx Top_power_routed.rpx
| Design           : Top
| Device           : xc7k160tffg676-2L
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 42.657 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                     |
| Power Budget Margin (W)  | NA                               |
| Dynamic (W)              | 41.443                           |
| Device Static (W)        | 1.214                            |
| Effective TJA (C/W)      | 1.9                              |
| Max Ambient (C)          | 17.9                             |
| Junction Temperature (C) | 107.1                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |    10.448 |     8847 |       --- |             --- |
|   LUT as Logic           |     9.519 |     4523 |    101400 |            4.46 |
|   Register               |     0.362 |     2415 |    202800 |            1.19 |
|   CARRY4                 |     0.354 |      138 |     25350 |            0.54 |
|   F7/F8 Muxes            |     0.121 |      803 |    101400 |            0.79 |
|   LUT as Distributed RAM |     0.050 |      640 |     35000 |            1.83 |
|   BUFG                   |     0.042 |        7 |        32 |           21.88 |
|   Others                 |     0.000 |       51 |       --- |             --- |
| Signals                  |    17.992 |     6683 |       --- |             --- |
| Block RAM                |     0.111 |        1 |       325 |            0.31 |
| I/O                      |    12.893 |       49 |       400 |           12.25 |
| Static Power             |     1.214 |          |           |                 |
| Total                    |    42.657 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |    29.644 |      28.629 |      1.015 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.590 |       0.521 |      0.068 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     3.276 |       3.275 |      0.001 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.573 |       0.572 |      0.001 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.020 |       0.019 |      0.001 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.044 |       0.010 |      0.033 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------+-----------+
| Name                              | Power (W) |
+-----------------------------------+-----------+
| Top                               |    41.443 |
|   U1                              |     5.818 |
|     EXMem                         |     0.601 |
|     EX_pip                        |     0.035 |
|       alut                        |     0.006 |
|     IDEX                          |     0.725 |
|     ID_pip                        |     0.794 |
|       Regs                        |     0.355 |
|       alu_B                       |     0.002 |
|       ctrl_unit                   |     0.324 |
|     IFID                          |     1.095 |
|     IF_pip                        |     1.693 |
|       PC                          |     1.693 |
|     Lctrl                         |     0.044 |
|     MemWB                         |     0.534 |
|   U10                             |     1.493 |
|     inst                          |     1.493 |
|   U11                             |    16.366 |
|     inst                          |    16.366 |
|       vga_controller              |     3.938 |
|       vga_debugger                |    11.357 |
|       vga_display                 |     1.071 |
|   U2                              |     2.164 |
|     U0                            |     2.164 |
|       synth_options.dist_mem_inst |     2.164 |
|   U3                              |     0.111 |
|     U0                            |     0.111 |
|       inst_blk_mem_gen            |     0.111 |
|   U4                              |     0.008 |
|     inst                          |     0.008 |
|   U5                              |     0.531 |
|     inst                          |     0.531 |
|   U6                              |     0.931 |
|     inst                          |     0.931 |
|       M2                          |     0.296 |
|       SM1                         |     0.635 |
|   U7                              |     0.152 |
|     inst                          |     0.152 |
|       LED_P2S                     |     0.152 |
|   U8                              |     0.417 |
|     inst                          |     0.417 |
|   U9                              |     0.119 |
|     inst                          |     0.119 |
|   Uclk                            |     0.080 |
|     inst                          |     0.080 |
|   p1                              |     0.031 |
|   p2                              |     0.033 |
|   p3                              |     0.031 |
|   p4                              |     0.033 |
+-----------------------------------+-----------+


