// Seed: 1504125376
module module_0 ();
  tri id_2;
  assign id_2 = 1;
  tri0 id_3 = 1;
endmodule
module module_1 (
    output wire id_0,
    input supply0 id_1,
    input supply1 id_2,
    output uwire id_3,
    output wand id_4,
    output wire id_5,
    output wor id_6,
    output uwire id_7
);
  always disable id_9;
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  logic [7:0] id_9;
  logic [7:0] id_10;
  always
    case (id_3)
      1: begin
        id_4  = id_9[1];
        id_10 = id_9;
      end
      id_5 - 1: id_10 = id_8;
      1:
      #1 begin
        cover (1);
        id_1 += "";
        id_1 <= 1;
      end
      default: begin
        id_3 <= 1;
      end
    endcase
  module_0();
endmodule
