ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"gd32f3x0_adc.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.adc_deinit,"ax",%progbits
  18              		.align	1
  19              		.global	adc_deinit
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	adc_deinit:
  25              	.LFB116:
  26              		.file 1 "lib/GD32F3x0/Source/gd32f3x0_adc.c"
   1:lib/GD32F3x0/Source/gd32f3x0_adc.c **** /*!
   2:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \file    gd32f3x0_adc.c
   3:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \brief   ADC driver
   4:lib/GD32F3x0/Source/gd32f3x0_adc.c **** 
   5:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \version 2017-06-06, V1.0.0, firmware for GD32F3x0
   6:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \version 2019-06-01, V2.0.0, firmware for GD32F3x0
   7:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \version 2020-09-30, V2.1.0, firmware for GD32F3x0
   8:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \version 2022-01-06, V2.2.0, firmware for GD32F3x0
   9:lib/GD32F3x0/Source/gd32f3x0_adc.c **** */
  10:lib/GD32F3x0/Source/gd32f3x0_adc.c **** 
  11:lib/GD32F3x0/Source/gd32f3x0_adc.c **** /*
  12:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     Copyright (c) 2022, GigaDevice Semiconductor Inc.
  13:lib/GD32F3x0/Source/gd32f3x0_adc.c **** 
  14:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     Redistribution and use in source and binary forms, with or without modification,
  15:lib/GD32F3x0/Source/gd32f3x0_adc.c **** are permitted provided that the following conditions are met:
  16:lib/GD32F3x0/Source/gd32f3x0_adc.c **** 
  17:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     1. Redistributions of source code must retain the above copyright notice, this
  18:lib/GD32F3x0/Source/gd32f3x0_adc.c ****        list of conditions and the following disclaimer.
  19:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     2. Redistributions in binary form must reproduce the above copyright notice,
  20:lib/GD32F3x0/Source/gd32f3x0_adc.c ****        this list of conditions and the following disclaimer in the documentation
  21:lib/GD32F3x0/Source/gd32f3x0_adc.c ****        and/or other materials provided with the distribution.
  22:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     3. Neither the name of the copyright holder nor the names of its contributors
  23:lib/GD32F3x0/Source/gd32f3x0_adc.c ****        may be used to endorse or promote products derived from this software without
  24:lib/GD32F3x0/Source/gd32f3x0_adc.c ****        specific prior written permission.
  25:lib/GD32F3x0/Source/gd32f3x0_adc.c **** 
  26:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  27:lib/GD32F3x0/Source/gd32f3x0_adc.c **** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
  28:lib/GD32F3x0/Source/gd32f3x0_adc.c **** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
  29:lib/GD32F3x0/Source/gd32f3x0_adc.c **** IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
  30:lib/GD32F3x0/Source/gd32f3x0_adc.c **** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
  31:lib/GD32F3x0/Source/gd32f3x0_adc.c **** NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
  32:lib/GD32F3x0/Source/gd32f3x0_adc.c **** PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s 			page 2


  33:lib/GD32F3x0/Source/gd32f3x0_adc.c **** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  34:lib/GD32F3x0/Source/gd32f3x0_adc.c **** ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY
  35:lib/GD32F3x0/Source/gd32f3x0_adc.c **** OF SUCH DAMAGE.
  36:lib/GD32F3x0/Source/gd32f3x0_adc.c **** */
  37:lib/GD32F3x0/Source/gd32f3x0_adc.c **** 
  38:lib/GD32F3x0/Source/gd32f3x0_adc.c **** #include "gd32f3x0_adc.h"
  39:lib/GD32F3x0/Source/gd32f3x0_adc.c **** 
  40:lib/GD32F3x0/Source/gd32f3x0_adc.c **** /*!
  41:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \brief      reset ADC
  42:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \param[in]  none
  43:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \param[out] none
  44:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \retval     none
  45:lib/GD32F3x0/Source/gd32f3x0_adc.c **** */
  46:lib/GD32F3x0/Source/gd32f3x0_adc.c **** void adc_deinit(void)
  47:lib/GD32F3x0/Source/gd32f3x0_adc.c **** {
  27              		.loc 1 47 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 08B5     		push	{r3, lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 8
  34              		.cfi_offset 3, -8
  35              		.cfi_offset 14, -4
  48:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     rcu_periph_reset_enable(RCU_ADCRST);
  36              		.loc 1 48 5 view .LVU1
  37 0002 40F20930 		movw	r0, #777
  38 0006 FFF7FEFF 		bl	rcu_periph_reset_enable
  39              	.LVL0:
  49:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     rcu_periph_reset_disable(RCU_ADCRST);
  40              		.loc 1 49 5 view .LVU2
  41 000a 40F20930 		movw	r0, #777
  42 000e FFF7FEFF 		bl	rcu_periph_reset_disable
  43              	.LVL1:
  50:lib/GD32F3x0/Source/gd32f3x0_adc.c **** }
  44              		.loc 1 50 1 is_stmt 0 view .LVU3
  45 0012 08BD     		pop	{r3, pc}
  46              		.cfi_endproc
  47              	.LFE116:
  49              		.section	.text.adc_enable,"ax",%progbits
  50              		.align	1
  51              		.global	adc_enable
  52              		.syntax unified
  53              		.thumb
  54              		.thumb_func
  56              	adc_enable:
  57              	.LFB117:
  51:lib/GD32F3x0/Source/gd32f3x0_adc.c **** 
  52:lib/GD32F3x0/Source/gd32f3x0_adc.c **** /*!
  53:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \brief      enable ADC interface
  54:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \param[in]  none
  55:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \param[out] none
  56:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \retval     none
  57:lib/GD32F3x0/Source/gd32f3x0_adc.c **** */
  58:lib/GD32F3x0/Source/gd32f3x0_adc.c **** void adc_enable(void)
  59:lib/GD32F3x0/Source/gd32f3x0_adc.c **** {
  58              		.loc 1 59 1 is_stmt 1 view -0
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s 			page 3


  59              		.cfi_startproc
  60              		@ args = 0, pretend = 0, frame = 0
  61              		@ frame_needed = 0, uses_anonymous_args = 0
  62              		@ link register save eliminated.
  60:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     if(RESET == (ADC_CTL1 & ADC_CTL1_ADCON)) {
  63              		.loc 1 60 5 view .LVU5
  64              		.loc 1 60 18 is_stmt 0 view .LVU6
  65 0000 064B     		ldr	r3, .L5
  66 0002 D3F80834 		ldr	r3, [r3, #1032]
  67              		.loc 1 60 7 view .LVU7
  68 0006 13F0010F 		tst	r3, #1
  69 000a 06D1     		bne	.L3
  61:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         ADC_CTL1 |= (uint32_t)ADC_CTL1_ADCON;
  70              		.loc 1 61 9 is_stmt 1 view .LVU8
  71              		.loc 1 61 18 is_stmt 0 view .LVU9
  72 000c 034A     		ldr	r2, .L5
  73 000e D2F80834 		ldr	r3, [r2, #1032]
  74 0012 43F00103 		orr	r3, r3, #1
  75 0016 C2F80834 		str	r3, [r2, #1032]
  76              	.L3:
  62:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     }
  63:lib/GD32F3x0/Source/gd32f3x0_adc.c **** }
  77              		.loc 1 63 1 view .LVU10
  78 001a 7047     		bx	lr
  79              	.L6:
  80              		.align	2
  81              	.L5:
  82 001c 00200140 		.word	1073815552
  83              		.cfi_endproc
  84              	.LFE117:
  86              		.section	.text.adc_disable,"ax",%progbits
  87              		.align	1
  88              		.global	adc_disable
  89              		.syntax unified
  90              		.thumb
  91              		.thumb_func
  93              	adc_disable:
  94              	.LFB118:
  64:lib/GD32F3x0/Source/gd32f3x0_adc.c **** 
  65:lib/GD32F3x0/Source/gd32f3x0_adc.c **** /*!
  66:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \brief      disable ADC interface
  67:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \param[in]  none
  68:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \param[out] none
  69:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \retval     none
  70:lib/GD32F3x0/Source/gd32f3x0_adc.c **** */
  71:lib/GD32F3x0/Source/gd32f3x0_adc.c **** void adc_disable(void)
  72:lib/GD32F3x0/Source/gd32f3x0_adc.c **** {
  95              		.loc 1 72 1 is_stmt 1 view -0
  96              		.cfi_startproc
  97              		@ args = 0, pretend = 0, frame = 0
  98              		@ frame_needed = 0, uses_anonymous_args = 0
  99              		@ link register save eliminated.
  73:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     ADC_CTL1 &= ~((uint32_t)ADC_CTL1_ADCON);
 100              		.loc 1 73 5 view .LVU12
 101              		.loc 1 73 14 is_stmt 0 view .LVU13
 102 0000 034A     		ldr	r2, .L8
 103 0002 D2F80834 		ldr	r3, [r2, #1032]
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s 			page 4


 104 0006 23F00103 		bic	r3, r3, #1
 105 000a C2F80834 		str	r3, [r2, #1032]
  74:lib/GD32F3x0/Source/gd32f3x0_adc.c **** }
 106              		.loc 1 74 1 view .LVU14
 107 000e 7047     		bx	lr
 108              	.L9:
 109              		.align	2
 110              	.L8:
 111 0010 00200140 		.word	1073815552
 112              		.cfi_endproc
 113              	.LFE118:
 115              		.section	.text.adc_calibration_enable,"ax",%progbits
 116              		.align	1
 117              		.global	adc_calibration_enable
 118              		.syntax unified
 119              		.thumb
 120              		.thumb_func
 122              	adc_calibration_enable:
 123              	.LFB119:
  75:lib/GD32F3x0/Source/gd32f3x0_adc.c **** 
  76:lib/GD32F3x0/Source/gd32f3x0_adc.c **** /*!
  77:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \brief      ADC calibration and reset calibration
  78:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \param[in]  none
  79:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \param[out] none
  80:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \retval     none
  81:lib/GD32F3x0/Source/gd32f3x0_adc.c **** */
  82:lib/GD32F3x0/Source/gd32f3x0_adc.c **** void adc_calibration_enable(void)
  83:lib/GD32F3x0/Source/gd32f3x0_adc.c **** {
 124              		.loc 1 83 1 is_stmt 1 view -0
 125              		.cfi_startproc
 126              		@ args = 0, pretend = 0, frame = 0
 127              		@ frame_needed = 0, uses_anonymous_args = 0
 128              		@ link register save eliminated.
  84:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     /* reset the selected ADC calibration register */
  85:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     ADC_CTL1 |= (uint32_t) ADC_CTL1_RSTCLB;
 129              		.loc 1 85 5 view .LVU16
 130              		.loc 1 85 14 is_stmt 0 view .LVU17
 131 0000 0D4A     		ldr	r2, .L13
 132 0002 D2F80834 		ldr	r3, [r2, #1032]
 133 0006 43F00803 		orr	r3, r3, #8
 134 000a C2F80834 		str	r3, [r2, #1032]
  86:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     /* check the RSTCLB bit state */
  87:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     while((ADC_CTL1 & ADC_CTL1_RSTCLB)) {
 135              		.loc 1 87 5 is_stmt 1 view .LVU18
 136              	.L11:
  88:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     }
 137              		.loc 1 88 5 discriminator 1 view .LVU19
  87:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     }
 138              		.loc 1 87 10 discriminator 1 view .LVU20
  87:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     }
 139              		.loc 1 87 12 is_stmt 0 discriminator 1 view .LVU21
 140 000e 0A4B     		ldr	r3, .L13
 141 0010 D3F80834 		ldr	r3, [r3, #1032]
  87:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     }
 142              		.loc 1 87 10 discriminator 1 view .LVU22
 143 0014 13F0080F 		tst	r3, #8
 144 0018 F9D1     		bne	.L11
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s 			page 5


  89:lib/GD32F3x0/Source/gd32f3x0_adc.c **** 
  90:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     /* enable ADC calibration process */
  91:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     ADC_CTL1 |= ADC_CTL1_CLB;
 145              		.loc 1 91 5 is_stmt 1 view .LVU23
 146              		.loc 1 91 14 is_stmt 0 view .LVU24
 147 001a 074A     		ldr	r2, .L13
 148 001c D2F80834 		ldr	r3, [r2, #1032]
 149 0020 43F00403 		orr	r3, r3, #4
 150 0024 C2F80834 		str	r3, [r2, #1032]
  92:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     /* check the CLB bit state */
  93:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     while((ADC_CTL1 & ADC_CTL1_CLB)) {
 151              		.loc 1 93 5 is_stmt 1 view .LVU25
 152              	.L12:
  94:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     }
 153              		.loc 1 94 5 discriminator 1 view .LVU26
  93:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     }
 154              		.loc 1 93 10 discriminator 1 view .LVU27
  93:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     }
 155              		.loc 1 93 12 is_stmt 0 discriminator 1 view .LVU28
 156 0028 034B     		ldr	r3, .L13
 157 002a D3F80834 		ldr	r3, [r3, #1032]
  93:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     }
 158              		.loc 1 93 10 discriminator 1 view .LVU29
 159 002e 13F0040F 		tst	r3, #4
 160 0032 F9D1     		bne	.L12
  95:lib/GD32F3x0/Source/gd32f3x0_adc.c **** }
 161              		.loc 1 95 1 view .LVU30
 162 0034 7047     		bx	lr
 163              	.L14:
 164 0036 00BF     		.align	2
 165              	.L13:
 166 0038 00200140 		.word	1073815552
 167              		.cfi_endproc
 168              	.LFE119:
 170              		.section	.text.adc_dma_mode_enable,"ax",%progbits
 171              		.align	1
 172              		.global	adc_dma_mode_enable
 173              		.syntax unified
 174              		.thumb
 175              		.thumb_func
 177              	adc_dma_mode_enable:
 178              	.LFB120:
  96:lib/GD32F3x0/Source/gd32f3x0_adc.c **** 
  97:lib/GD32F3x0/Source/gd32f3x0_adc.c **** /*!
  98:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \brief      enable DMA request
  99:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \param[in]  none
 100:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \param[out] none
 101:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \retval     none
 102:lib/GD32F3x0/Source/gd32f3x0_adc.c **** */
 103:lib/GD32F3x0/Source/gd32f3x0_adc.c **** void adc_dma_mode_enable(void)
 104:lib/GD32F3x0/Source/gd32f3x0_adc.c **** {
 179              		.loc 1 104 1 is_stmt 1 view -0
 180              		.cfi_startproc
 181              		@ args = 0, pretend = 0, frame = 0
 182              		@ frame_needed = 0, uses_anonymous_args = 0
 183              		@ link register save eliminated.
 105:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     ADC_CTL1 |= (uint32_t)(ADC_CTL1_DMA);
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s 			page 6


 184              		.loc 1 105 5 view .LVU32
 185              		.loc 1 105 14 is_stmt 0 view .LVU33
 186 0000 034A     		ldr	r2, .L16
 187 0002 D2F80834 		ldr	r3, [r2, #1032]
 188 0006 43F48073 		orr	r3, r3, #256
 189 000a C2F80834 		str	r3, [r2, #1032]
 106:lib/GD32F3x0/Source/gd32f3x0_adc.c **** }
 190              		.loc 1 106 1 view .LVU34
 191 000e 7047     		bx	lr
 192              	.L17:
 193              		.align	2
 194              	.L16:
 195 0010 00200140 		.word	1073815552
 196              		.cfi_endproc
 197              	.LFE120:
 199              		.section	.text.adc_dma_mode_disable,"ax",%progbits
 200              		.align	1
 201              		.global	adc_dma_mode_disable
 202              		.syntax unified
 203              		.thumb
 204              		.thumb_func
 206              	adc_dma_mode_disable:
 207              	.LFB121:
 107:lib/GD32F3x0/Source/gd32f3x0_adc.c **** 
 108:lib/GD32F3x0/Source/gd32f3x0_adc.c **** /*!
 109:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \brief      disable DMA request
 110:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \param[in]  none
 111:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \param[out] none
 112:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \retval     none
 113:lib/GD32F3x0/Source/gd32f3x0_adc.c **** */
 114:lib/GD32F3x0/Source/gd32f3x0_adc.c **** void adc_dma_mode_disable(void)
 115:lib/GD32F3x0/Source/gd32f3x0_adc.c **** {
 208              		.loc 1 115 1 is_stmt 1 view -0
 209              		.cfi_startproc
 210              		@ args = 0, pretend = 0, frame = 0
 211              		@ frame_needed = 0, uses_anonymous_args = 0
 212              		@ link register save eliminated.
 116:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     ADC_CTL1 &= ~((uint32_t)ADC_CTL1_DMA);
 213              		.loc 1 116 5 view .LVU36
 214              		.loc 1 116 14 is_stmt 0 view .LVU37
 215 0000 034A     		ldr	r2, .L19
 216 0002 D2F80834 		ldr	r3, [r2, #1032]
 217 0006 23F48073 		bic	r3, r3, #256
 218 000a C2F80834 		str	r3, [r2, #1032]
 117:lib/GD32F3x0/Source/gd32f3x0_adc.c **** }
 219              		.loc 1 117 1 view .LVU38
 220 000e 7047     		bx	lr
 221              	.L20:
 222              		.align	2
 223              	.L19:
 224 0010 00200140 		.word	1073815552
 225              		.cfi_endproc
 226              	.LFE121:
 228              		.section	.text.adc_tempsensor_vrefint_enable,"ax",%progbits
 229              		.align	1
 230              		.global	adc_tempsensor_vrefint_enable
 231              		.syntax unified
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s 			page 7


 232              		.thumb
 233              		.thumb_func
 235              	adc_tempsensor_vrefint_enable:
 236              	.LFB122:
 118:lib/GD32F3x0/Source/gd32f3x0_adc.c **** 
 119:lib/GD32F3x0/Source/gd32f3x0_adc.c **** /*!
 120:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \brief      enable the temperature sensor and Vrefint channel
 121:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \param[in]  none
 122:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \param[out] none
 123:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \retval     none
 124:lib/GD32F3x0/Source/gd32f3x0_adc.c **** */
 125:lib/GD32F3x0/Source/gd32f3x0_adc.c **** void adc_tempsensor_vrefint_enable(void)
 126:lib/GD32F3x0/Source/gd32f3x0_adc.c **** {
 237              		.loc 1 126 1 is_stmt 1 view -0
 238              		.cfi_startproc
 239              		@ args = 0, pretend = 0, frame = 0
 240              		@ frame_needed = 0, uses_anonymous_args = 0
 241              		@ link register save eliminated.
 127:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     /* enable the temperature sensor and Vrefint channel */
 128:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     ADC_CTL1 |= ADC_CTL1_TSVREN;
 242              		.loc 1 128 5 view .LVU40
 243              		.loc 1 128 14 is_stmt 0 view .LVU41
 244 0000 034A     		ldr	r2, .L22
 245 0002 D2F80834 		ldr	r3, [r2, #1032]
 246 0006 43F40003 		orr	r3, r3, #8388608
 247 000a C2F80834 		str	r3, [r2, #1032]
 129:lib/GD32F3x0/Source/gd32f3x0_adc.c **** }
 248              		.loc 1 129 1 view .LVU42
 249 000e 7047     		bx	lr
 250              	.L23:
 251              		.align	2
 252              	.L22:
 253 0010 00200140 		.word	1073815552
 254              		.cfi_endproc
 255              	.LFE122:
 257              		.section	.text.adc_tempsensor_vrefint_disable,"ax",%progbits
 258              		.align	1
 259              		.global	adc_tempsensor_vrefint_disable
 260              		.syntax unified
 261              		.thumb
 262              		.thumb_func
 264              	adc_tempsensor_vrefint_disable:
 265              	.LFB123:
 130:lib/GD32F3x0/Source/gd32f3x0_adc.c **** 
 131:lib/GD32F3x0/Source/gd32f3x0_adc.c **** /*!
 132:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \brief      disable the temperature sensor and Vrefint channel
 133:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \param[in]  none
 134:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \param[out] none
 135:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \retval     none
 136:lib/GD32F3x0/Source/gd32f3x0_adc.c **** */
 137:lib/GD32F3x0/Source/gd32f3x0_adc.c **** void adc_tempsensor_vrefint_disable(void)
 138:lib/GD32F3x0/Source/gd32f3x0_adc.c **** {
 266              		.loc 1 138 1 is_stmt 1 view -0
 267              		.cfi_startproc
 268              		@ args = 0, pretend = 0, frame = 0
 269              		@ frame_needed = 0, uses_anonymous_args = 0
 270              		@ link register save eliminated.
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s 			page 8


 139:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     /* disable the temperature sensor and Vrefint channel */
 140:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     ADC_CTL1 &= ~ADC_CTL1_TSVREN;
 271              		.loc 1 140 5 view .LVU44
 272              		.loc 1 140 14 is_stmt 0 view .LVU45
 273 0000 034A     		ldr	r2, .L25
 274 0002 D2F80834 		ldr	r3, [r2, #1032]
 275 0006 23F40003 		bic	r3, r3, #8388608
 276 000a C2F80834 		str	r3, [r2, #1032]
 141:lib/GD32F3x0/Source/gd32f3x0_adc.c **** }
 277              		.loc 1 141 1 view .LVU46
 278 000e 7047     		bx	lr
 279              	.L26:
 280              		.align	2
 281              	.L25:
 282 0010 00200140 		.word	1073815552
 283              		.cfi_endproc
 284              	.LFE123:
 286              		.section	.text.adc_vbat_enable,"ax",%progbits
 287              		.align	1
 288              		.global	adc_vbat_enable
 289              		.syntax unified
 290              		.thumb
 291              		.thumb_func
 293              	adc_vbat_enable:
 294              	.LFB124:
 142:lib/GD32F3x0/Source/gd32f3x0_adc.c **** 
 143:lib/GD32F3x0/Source/gd32f3x0_adc.c **** /*!
 144:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \brief      enable the Vbat channel
 145:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \param[in]  none
 146:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \param[out] none
 147:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \retval     none
 148:lib/GD32F3x0/Source/gd32f3x0_adc.c **** */
 149:lib/GD32F3x0/Source/gd32f3x0_adc.c **** void adc_vbat_enable(void)
 150:lib/GD32F3x0/Source/gd32f3x0_adc.c **** {
 295              		.loc 1 150 1 is_stmt 1 view -0
 296              		.cfi_startproc
 297              		@ args = 0, pretend = 0, frame = 0
 298              		@ frame_needed = 0, uses_anonymous_args = 0
 299              		@ link register save eliminated.
 151:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     /* enable the vbat channel */
 152:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     ADC_CTL1 |= ADC_CTL1_VBETEN;
 300              		.loc 1 152 5 view .LVU48
 301              		.loc 1 152 14 is_stmt 0 view .LVU49
 302 0000 034A     		ldr	r2, .L28
 303 0002 D2F80834 		ldr	r3, [r2, #1032]
 304 0006 43F08073 		orr	r3, r3, #16777216
 305 000a C2F80834 		str	r3, [r2, #1032]
 153:lib/GD32F3x0/Source/gd32f3x0_adc.c **** }
 306              		.loc 1 153 1 view .LVU50
 307 000e 7047     		bx	lr
 308              	.L29:
 309              		.align	2
 310              	.L28:
 311 0010 00200140 		.word	1073815552
 312              		.cfi_endproc
 313              	.LFE124:
 315              		.section	.text.adc_vbat_disable,"ax",%progbits
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s 			page 9


 316              		.align	1
 317              		.global	adc_vbat_disable
 318              		.syntax unified
 319              		.thumb
 320              		.thumb_func
 322              	adc_vbat_disable:
 323              	.LFB125:
 154:lib/GD32F3x0/Source/gd32f3x0_adc.c **** 
 155:lib/GD32F3x0/Source/gd32f3x0_adc.c **** /*!
 156:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \brief      disable the Vbat channel
 157:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \param[in]  none
 158:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \param[out] none
 159:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \retval     none
 160:lib/GD32F3x0/Source/gd32f3x0_adc.c **** */
 161:lib/GD32F3x0/Source/gd32f3x0_adc.c **** void adc_vbat_disable(void)
 162:lib/GD32F3x0/Source/gd32f3x0_adc.c **** {
 324              		.loc 1 162 1 is_stmt 1 view -0
 325              		.cfi_startproc
 326              		@ args = 0, pretend = 0, frame = 0
 327              		@ frame_needed = 0, uses_anonymous_args = 0
 328              		@ link register save eliminated.
 163:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     /* disable the vbat channel */
 164:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     ADC_CTL1 &= ~ADC_CTL1_VBETEN;
 329              		.loc 1 164 5 view .LVU52
 330              		.loc 1 164 14 is_stmt 0 view .LVU53
 331 0000 034A     		ldr	r2, .L31
 332 0002 D2F80834 		ldr	r3, [r2, #1032]
 333 0006 23F08073 		bic	r3, r3, #16777216
 334 000a C2F80834 		str	r3, [r2, #1032]
 165:lib/GD32F3x0/Source/gd32f3x0_adc.c **** }
 335              		.loc 1 165 1 view .LVU54
 336 000e 7047     		bx	lr
 337              	.L32:
 338              		.align	2
 339              	.L31:
 340 0010 00200140 		.word	1073815552
 341              		.cfi_endproc
 342              	.LFE125:
 344              		.section	.text.adc_discontinuous_mode_config,"ax",%progbits
 345              		.align	1
 346              		.global	adc_discontinuous_mode_config
 347              		.syntax unified
 348              		.thumb
 349              		.thumb_func
 351              	adc_discontinuous_mode_config:
 352              	.LVL2:
 353              	.LFB126:
 166:lib/GD32F3x0/Source/gd32f3x0_adc.c **** 
 167:lib/GD32F3x0/Source/gd32f3x0_adc.c **** /*!
 168:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \brief      configure ADC discontinuous mode
 169:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \param[in]  channel_group: select the channel group
 170:lib/GD32F3x0/Source/gd32f3x0_adc.c ****                 only one parameter can be selected which is shown as below:
 171:lib/GD32F3x0/Source/gd32f3x0_adc.c ****       \arg        ADC_REGULAR_CHANNEL: regular channel group
 172:lib/GD32F3x0/Source/gd32f3x0_adc.c ****       \arg        ADC_INSERTED_CHANNEL: inserted channel group
 173:lib/GD32F3x0/Source/gd32f3x0_adc.c ****       \arg        ADC_CHANNEL_DISCON_DISABLE: disable discontinuous mode of regular and inserted ch
 174:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \param[in]  length: number of conversions in discontinuous mode,the number can be 1..8
 175:lib/GD32F3x0/Source/gd32f3x0_adc.c ****                         for regular channel, the number has no effect for inserted channel
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s 			page 10


 176:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \param[out] none
 177:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \retval     none
 178:lib/GD32F3x0/Source/gd32f3x0_adc.c **** */
 179:lib/GD32F3x0/Source/gd32f3x0_adc.c **** void adc_discontinuous_mode_config(uint8_t channel_group, uint8_t length)
 180:lib/GD32F3x0/Source/gd32f3x0_adc.c **** {
 354              		.loc 1 180 1 is_stmt 1 view -0
 355              		.cfi_startproc
 356              		@ args = 0, pretend = 0, frame = 0
 357              		@ frame_needed = 0, uses_anonymous_args = 0
 358              		@ link register save eliminated.
 181:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     ADC_CTL0 &= ~((uint32_t)(ADC_CTL0_DISRC | ADC_CTL0_DISIC));
 359              		.loc 1 181 5 view .LVU56
 360              		.loc 1 181 14 is_stmt 0 view .LVU57
 361 0000 144A     		ldr	r2, .L37
 362 0002 D2F80434 		ldr	r3, [r2, #1028]
 363 0006 23F4C053 		bic	r3, r3, #6144
 364 000a C2F80434 		str	r3, [r2, #1028]
 182:lib/GD32F3x0/Source/gd32f3x0_adc.c **** 
 183:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     switch(channel_group) {
 365              		.loc 1 183 5 is_stmt 1 view .LVU58
 366 000e 0128     		cmp	r0, #1
 367 0010 02D0     		beq	.L34
 368 0012 0228     		cmp	r0, #2
 369 0014 16D0     		beq	.L35
 370 0016 7047     		bx	lr
 371              	.L34:
 184:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     case ADC_REGULAR_CHANNEL:
 185:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         /* configure the number of conversions in discontinuous mode */
 186:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         ADC_CTL0 &= ~((uint32_t)ADC_CTL0_DISNUM);
 372              		.loc 1 186 9 view .LVU59
 373              		.loc 1 186 18 is_stmt 0 view .LVU60
 374 0018 0E4B     		ldr	r3, .L37
 375 001a D3F80424 		ldr	r2, [r3, #1028]
 376 001e 22F46042 		bic	r2, r2, #57344
 377 0022 C3F80424 		str	r2, [r3, #1028]
 187:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         ADC_CTL0 |= CTL0_DISNUM(((uint32_t)length - 1U));
 378              		.loc 1 187 9 is_stmt 1 view .LVU61
 379              		.loc 1 187 18 is_stmt 0 view .LVU62
 380 0026 D3F80424 		ldr	r2, [r3, #1028]
 381              		.loc 1 187 21 view .LVU63
 382 002a 0139     		subs	r1, r1, #1
 383              	.LVL3:
 384              		.loc 1 187 21 view .LVU64
 385 002c 4903     		lsls	r1, r1, #13
 386 002e 89B2     		uxth	r1, r1
 387              		.loc 1 187 18 view .LVU65
 388 0030 1143     		orrs	r1, r1, r2
 389 0032 C3F80414 		str	r1, [r3, #1028]
 188:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         ADC_CTL0 |= (uint32_t)ADC_CTL0_DISRC;
 390              		.loc 1 188 9 is_stmt 1 view .LVU66
 391              		.loc 1 188 18 is_stmt 0 view .LVU67
 392 0036 D3F80424 		ldr	r2, [r3, #1028]
 393 003a 42F40062 		orr	r2, r2, #2048
 394 003e C3F80424 		str	r2, [r3, #1028]
 189:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         break;
 395              		.loc 1 189 9 is_stmt 1 view .LVU68
 396 0042 7047     		bx	lr
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s 			page 11


 397              	.LVL4:
 398              	.L35:
 190:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     case ADC_INSERTED_CHANNEL:
 191:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         ADC_CTL0 |= (uint32_t)ADC_CTL0_DISIC;
 399              		.loc 1 191 9 view .LVU69
 400              		.loc 1 191 18 is_stmt 0 view .LVU70
 401 0044 034A     		ldr	r2, .L37
 402 0046 D2F80434 		ldr	r3, [r2, #1028]
 403 004a 43F48053 		orr	r3, r3, #4096
 404 004e C2F80434 		str	r3, [r2, #1028]
 192:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         break;
 405              		.loc 1 192 9 is_stmt 1 view .LVU71
 193:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     case ADC_CHANNEL_DISCON_DISABLE:
 194:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     default:
 195:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         break;
 196:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     }
 197:lib/GD32F3x0/Source/gd32f3x0_adc.c **** }
 406              		.loc 1 197 1 is_stmt 0 view .LVU72
 407 0052 7047     		bx	lr
 408              	.L38:
 409              		.align	2
 410              	.L37:
 411 0054 00200140 		.word	1073815552
 412              		.cfi_endproc
 413              	.LFE126:
 415              		.section	.text.adc_special_function_config,"ax",%progbits
 416              		.align	1
 417              		.global	adc_special_function_config
 418              		.syntax unified
 419              		.thumb
 420              		.thumb_func
 422              	adc_special_function_config:
 423              	.LVL5:
 424              	.LFB127:
 198:lib/GD32F3x0/Source/gd32f3x0_adc.c **** 
 199:lib/GD32F3x0/Source/gd32f3x0_adc.c **** /*!
 200:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \brief      enable or disable ADC special function
 201:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \param[in]  function: the function to configure
 202:lib/GD32F3x0/Source/gd32f3x0_adc.c ****                 one or more parameters can be selected which is shown as below:
 203:lib/GD32F3x0/Source/gd32f3x0_adc.c ****       \arg        ADC_SCAN_MODE: scan mode select
 204:lib/GD32F3x0/Source/gd32f3x0_adc.c ****       \arg        ADC_INSERTED_CHANNEL_AUTO: inserted channel group convert automatically
 205:lib/GD32F3x0/Source/gd32f3x0_adc.c ****       \arg        ADC_CONTINUOUS_MODE: continuous mode select
 206:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \param[in]  newvalue: ENABLE or DISABLE
 207:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \param[out] none
 208:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \retval     none
 209:lib/GD32F3x0/Source/gd32f3x0_adc.c **** */
 210:lib/GD32F3x0/Source/gd32f3x0_adc.c **** void adc_special_function_config(uint32_t function, ControlStatus newvalue)
 211:lib/GD32F3x0/Source/gd32f3x0_adc.c **** {
 425              		.loc 1 211 1 is_stmt 1 view -0
 426              		.cfi_startproc
 427              		@ args = 0, pretend = 0, frame = 0
 428              		@ frame_needed = 0, uses_anonymous_args = 0
 429              		@ link register save eliminated.
 212:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     if(newvalue) {
 430              		.loc 1 212 5 view .LVU74
 431              		.loc 1 212 7 is_stmt 0 view .LVU75
 432 0000 F1B1     		cbz	r1, .L40
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s 			page 12


 213:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         /* enable ADC scan mode */
 214:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         if(RESET != (function & ADC_SCAN_MODE)) {
 433              		.loc 1 214 9 is_stmt 1 view .LVU76
 434              		.loc 1 214 11 is_stmt 0 view .LVU77
 435 0002 10F4807F 		tst	r0, #256
 436 0006 06D0     		beq	.L41
 215:lib/GD32F3x0/Source/gd32f3x0_adc.c ****             ADC_CTL0 |= ADC_SCAN_MODE;
 437              		.loc 1 215 13 is_stmt 1 view .LVU78
 438              		.loc 1 215 22 is_stmt 0 view .LVU79
 439 0008 1D4A     		ldr	r2, .L46
 440 000a D2F80434 		ldr	r3, [r2, #1028]
 441 000e 43F48073 		orr	r3, r3, #256
 442 0012 C2F80434 		str	r3, [r2, #1028]
 443              	.L41:
 216:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         }
 217:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         /* enable ADC inserted channel group convert automatically */
 218:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         if(RESET != (function & ADC_INSERTED_CHANNEL_AUTO)) {
 444              		.loc 1 218 9 is_stmt 1 view .LVU80
 445              		.loc 1 218 11 is_stmt 0 view .LVU81
 446 0016 10F4806F 		tst	r0, #1024
 447 001a 06D0     		beq	.L42
 219:lib/GD32F3x0/Source/gd32f3x0_adc.c ****             ADC_CTL0 |= ADC_INSERTED_CHANNEL_AUTO;
 448              		.loc 1 219 13 is_stmt 1 view .LVU82
 449              		.loc 1 219 22 is_stmt 0 view .LVU83
 450 001c 184A     		ldr	r2, .L46
 451 001e D2F80434 		ldr	r3, [r2, #1028]
 452 0022 43F48063 		orr	r3, r3, #1024
 453 0026 C2F80434 		str	r3, [r2, #1028]
 454              	.L42:
 220:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         }
 221:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         /* enable ADC continuous mode */
 222:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         if(RESET != (function & ADC_CONTINUOUS_MODE)) {
 455              		.loc 1 222 9 is_stmt 1 view .LVU84
 456              		.loc 1 222 11 is_stmt 0 view .LVU85
 457 002a 10F0020F 		tst	r0, #2
 458 002e 25D0     		beq	.L39
 223:lib/GD32F3x0/Source/gd32f3x0_adc.c ****             ADC_CTL1 |= ADC_CONTINUOUS_MODE;
 459              		.loc 1 223 13 is_stmt 1 view .LVU86
 460              		.loc 1 223 22 is_stmt 0 view .LVU87
 461 0030 134A     		ldr	r2, .L46
 462 0032 D2F80834 		ldr	r3, [r2, #1032]
 463 0036 43F00203 		orr	r3, r3, #2
 464 003a C2F80834 		str	r3, [r2, #1032]
 465 003e 7047     		bx	lr
 466              	.L40:
 224:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         }
 225:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     } else {
 226:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         /* disable ADC scan mode */
 227:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         if(RESET != (function & ADC_SCAN_MODE)) {
 467              		.loc 1 227 9 is_stmt 1 view .LVU88
 468              		.loc 1 227 11 is_stmt 0 view .LVU89
 469 0040 10F4807F 		tst	r0, #256
 470 0044 06D0     		beq	.L44
 228:lib/GD32F3x0/Source/gd32f3x0_adc.c ****             ADC_CTL0 &= ~ADC_SCAN_MODE;
 471              		.loc 1 228 13 is_stmt 1 view .LVU90
 472              		.loc 1 228 22 is_stmt 0 view .LVU91
 473 0046 0E4A     		ldr	r2, .L46
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s 			page 13


 474 0048 D2F80434 		ldr	r3, [r2, #1028]
 475 004c 23F48073 		bic	r3, r3, #256
 476 0050 C2F80434 		str	r3, [r2, #1028]
 477              	.L44:
 229:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         }
 230:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         /* disable ADC inserted channel group convert automatically */
 231:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         if(RESET != (function & ADC_INSERTED_CHANNEL_AUTO)) {
 478              		.loc 1 231 9 is_stmt 1 view .LVU92
 479              		.loc 1 231 11 is_stmt 0 view .LVU93
 480 0054 10F4806F 		tst	r0, #1024
 481 0058 06D0     		beq	.L45
 232:lib/GD32F3x0/Source/gd32f3x0_adc.c ****             ADC_CTL0 &= ~ADC_INSERTED_CHANNEL_AUTO;
 482              		.loc 1 232 13 is_stmt 1 view .LVU94
 483              		.loc 1 232 22 is_stmt 0 view .LVU95
 484 005a 094A     		ldr	r2, .L46
 485 005c D2F80434 		ldr	r3, [r2, #1028]
 486 0060 23F48063 		bic	r3, r3, #1024
 487 0064 C2F80434 		str	r3, [r2, #1028]
 488              	.L45:
 233:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         }
 234:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         /* disable ADC continuous mode */
 235:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         if(RESET != (function & ADC_CONTINUOUS_MODE)) {
 489              		.loc 1 235 9 is_stmt 1 view .LVU96
 490              		.loc 1 235 11 is_stmt 0 view .LVU97
 491 0068 10F0020F 		tst	r0, #2
 492 006c 06D0     		beq	.L39
 236:lib/GD32F3x0/Source/gd32f3x0_adc.c ****             ADC_CTL1 &= ~ADC_CONTINUOUS_MODE;
 493              		.loc 1 236 13 is_stmt 1 view .LVU98
 494              		.loc 1 236 22 is_stmt 0 view .LVU99
 495 006e 044A     		ldr	r2, .L46
 496 0070 D2F80834 		ldr	r3, [r2, #1032]
 497 0074 23F00203 		bic	r3, r3, #2
 498 0078 C2F80834 		str	r3, [r2, #1032]
 499              	.L39:
 237:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         }
 238:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     }
 239:lib/GD32F3x0/Source/gd32f3x0_adc.c **** }
 500              		.loc 1 239 1 view .LVU100
 501 007c 7047     		bx	lr
 502              	.L47:
 503 007e 00BF     		.align	2
 504              	.L46:
 505 0080 00200140 		.word	1073815552
 506              		.cfi_endproc
 507              	.LFE127:
 509              		.section	.text.adc_data_alignment_config,"ax",%progbits
 510              		.align	1
 511              		.global	adc_data_alignment_config
 512              		.syntax unified
 513              		.thumb
 514              		.thumb_func
 516              	adc_data_alignment_config:
 517              	.LVL6:
 518              	.LFB128:
 240:lib/GD32F3x0/Source/gd32f3x0_adc.c **** 
 241:lib/GD32F3x0/Source/gd32f3x0_adc.c **** /*!
 242:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \brief      configure ADC data alignment
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s 			page 14


 243:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \param[in]  data_alignment: data alignment select
 244:lib/GD32F3x0/Source/gd32f3x0_adc.c ****                 only one parameter can be selected which is shown as below:
 245:lib/GD32F3x0/Source/gd32f3x0_adc.c ****       \arg        ADC_DATAALIGN_RIGHT: right alignment
 246:lib/GD32F3x0/Source/gd32f3x0_adc.c ****       \arg        ADC_DATAALIGN_LEFT: left alignment
 247:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \param[out] none
 248:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \retval     none
 249:lib/GD32F3x0/Source/gd32f3x0_adc.c **** */
 250:lib/GD32F3x0/Source/gd32f3x0_adc.c **** void adc_data_alignment_config(uint32_t data_alignment)
 251:lib/GD32F3x0/Source/gd32f3x0_adc.c **** {
 519              		.loc 1 251 1 is_stmt 1 view -0
 520              		.cfi_startproc
 521              		@ args = 0, pretend = 0, frame = 0
 522              		@ frame_needed = 0, uses_anonymous_args = 0
 523              		@ link register save eliminated.
 252:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     if(ADC_DATAALIGN_RIGHT != data_alignment) {
 524              		.loc 1 252 5 view .LVU102
 525              		.loc 1 252 7 is_stmt 0 view .LVU103
 526 0000 38B1     		cbz	r0, .L49
 253:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         ADC_CTL1 |= ADC_CTL1_DAL;
 527              		.loc 1 253 9 is_stmt 1 view .LVU104
 528              		.loc 1 253 18 is_stmt 0 view .LVU105
 529 0002 084A     		ldr	r2, .L51
 530 0004 D2F80834 		ldr	r3, [r2, #1032]
 531 0008 43F40063 		orr	r3, r3, #2048
 532 000c C2F80834 		str	r3, [r2, #1032]
 533 0010 7047     		bx	lr
 534              	.L49:
 254:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     } else {
 255:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         ADC_CTL1 &= ~((uint32_t)ADC_CTL1_DAL);
 535              		.loc 1 255 9 is_stmt 1 view .LVU106
 536              		.loc 1 255 18 is_stmt 0 view .LVU107
 537 0012 044A     		ldr	r2, .L51
 538 0014 D2F80834 		ldr	r3, [r2, #1032]
 539 0018 23F40063 		bic	r3, r3, #2048
 540 001c C2F80834 		str	r3, [r2, #1032]
 256:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     }
 257:lib/GD32F3x0/Source/gd32f3x0_adc.c **** }
 541              		.loc 1 257 1 view .LVU108
 542 0020 7047     		bx	lr
 543              	.L52:
 544 0022 00BF     		.align	2
 545              	.L51:
 546 0024 00200140 		.word	1073815552
 547              		.cfi_endproc
 548              	.LFE128:
 550              		.section	.text.adc_channel_length_config,"ax",%progbits
 551              		.align	1
 552              		.global	adc_channel_length_config
 553              		.syntax unified
 554              		.thumb
 555              		.thumb_func
 557              	adc_channel_length_config:
 558              	.LVL7:
 559              	.LFB129:
 258:lib/GD32F3x0/Source/gd32f3x0_adc.c **** 
 259:lib/GD32F3x0/Source/gd32f3x0_adc.c **** /*!
 260:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \brief      configure the length of regular channel group or inserted channel group
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s 			page 15


 261:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \param[in]  channel_group: select the channel group
 262:lib/GD32F3x0/Source/gd32f3x0_adc.c ****                 only one parameter can be selected which is shown as below:
 263:lib/GD32F3x0/Source/gd32f3x0_adc.c ****       \arg        ADC_REGULAR_CHANNEL: regular channel group
 264:lib/GD32F3x0/Source/gd32f3x0_adc.c ****       \arg        ADC_INSERTED_CHANNEL: inserted channel group
 265:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \param[in]  length: the length of the channel
 266:lib/GD32F3x0/Source/gd32f3x0_adc.c ****                         regular channel 1-16
 267:lib/GD32F3x0/Source/gd32f3x0_adc.c ****                         inserted channel 1-4
 268:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \param[out] none
 269:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \retval     none
 270:lib/GD32F3x0/Source/gd32f3x0_adc.c **** */
 271:lib/GD32F3x0/Source/gd32f3x0_adc.c **** void adc_channel_length_config(uint8_t channel_group, uint32_t length)
 272:lib/GD32F3x0/Source/gd32f3x0_adc.c **** {
 560              		.loc 1 272 1 is_stmt 1 view -0
 561              		.cfi_startproc
 562              		@ args = 0, pretend = 0, frame = 0
 563              		@ frame_needed = 0, uses_anonymous_args = 0
 564              		@ link register save eliminated.
 273:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     switch(channel_group) {
 565              		.loc 1 273 5 view .LVU110
 566 0000 0128     		cmp	r0, #1
 567 0002 02D0     		beq	.L54
 568 0004 0228     		cmp	r0, #2
 569 0006 11D0     		beq	.L55
 570 0008 7047     		bx	lr
 571              	.L54:
 274:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     case ADC_REGULAR_CHANNEL:
 275:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         /* configure the length of regular channel group */
 276:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         ADC_RSQ0 &= ~((uint32_t)ADC_RSQ0_RL);
 572              		.loc 1 276 9 view .LVU111
 573              		.loc 1 276 18 is_stmt 0 view .LVU112
 574 000a 114B     		ldr	r3, .L57
 575 000c D3F82C24 		ldr	r2, [r3, #1068]
 576 0010 22F47002 		bic	r2, r2, #15728640
 577 0014 C3F82C24 		str	r2, [r3, #1068]
 277:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         ADC_RSQ0 |= RSQ0_RL((uint32_t)(length - 1U));
 578              		.loc 1 277 9 is_stmt 1 view .LVU113
 579              		.loc 1 277 18 is_stmt 0 view .LVU114
 580 0018 D3F82C24 		ldr	r2, [r3, #1068]
 581              		.loc 1 277 21 view .LVU115
 582 001c 0139     		subs	r1, r1, #1
 583              	.LVL8:
 584              		.loc 1 277 21 view .LVU116
 585 001e 0905     		lsls	r1, r1, #20
 586              	.LVL9:
 587              		.loc 1 277 21 view .LVU117
 588 0020 01F47001 		and	r1, r1, #15728640
 589              		.loc 1 277 18 view .LVU118
 590 0024 1143     		orrs	r1, r1, r2
 591 0026 C3F82C14 		str	r1, [r3, #1068]
 278:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         break;
 592              		.loc 1 278 9 is_stmt 1 view .LVU119
 593 002a 7047     		bx	lr
 594              	.LVL10:
 595              	.L55:
 279:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     case ADC_INSERTED_CHANNEL:
 280:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         /* configure the length of inserted channel group */
 281:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         ADC_ISQ &= ~((uint32_t)ADC_ISQ_IL);
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s 			page 16


 596              		.loc 1 281 9 view .LVU120
 597              		.loc 1 281 17 is_stmt 0 view .LVU121
 598 002c 084B     		ldr	r3, .L57
 599 002e D3F83824 		ldr	r2, [r3, #1080]
 600 0032 22F44012 		bic	r2, r2, #3145728
 601 0036 C3F83824 		str	r2, [r3, #1080]
 282:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         ADC_ISQ |= ISQ_IL((uint32_t)(length - 1U));
 602              		.loc 1 282 9 is_stmt 1 view .LVU122
 603              		.loc 1 282 17 is_stmt 0 view .LVU123
 604 003a D3F83824 		ldr	r2, [r3, #1080]
 605              		.loc 1 282 20 view .LVU124
 606 003e 0139     		subs	r1, r1, #1
 607              	.LVL11:
 608              		.loc 1 282 20 view .LVU125
 609 0040 0905     		lsls	r1, r1, #20
 610              	.LVL12:
 611              		.loc 1 282 20 view .LVU126
 612 0042 01F44011 		and	r1, r1, #3145728
 613              		.loc 1 282 17 view .LVU127
 614 0046 1143     		orrs	r1, r1, r2
 615 0048 C3F83814 		str	r1, [r3, #1080]
 283:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         break;
 616              		.loc 1 283 9 is_stmt 1 view .LVU128
 284:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     default:
 285:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         break;
 286:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     }
 287:lib/GD32F3x0/Source/gd32f3x0_adc.c **** }
 617              		.loc 1 287 1 is_stmt 0 view .LVU129
 618 004c 7047     		bx	lr
 619              	.L58:
 620 004e 00BF     		.align	2
 621              	.L57:
 622 0050 00200140 		.word	1073815552
 623              		.cfi_endproc
 624              	.LFE129:
 626              		.section	.text.adc_regular_channel_config,"ax",%progbits
 627              		.align	1
 628              		.global	adc_regular_channel_config
 629              		.syntax unified
 630              		.thumb
 631              		.thumb_func
 633              	adc_regular_channel_config:
 634              	.LVL13:
 635              	.LFB130:
 288:lib/GD32F3x0/Source/gd32f3x0_adc.c **** 
 289:lib/GD32F3x0/Source/gd32f3x0_adc.c **** /*!
 290:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \brief      configure ADC regular channel
 291:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \param[in]  rank: the regular group sequence rank, this parameter must be between 0 to 15
 292:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \param[in]  channel: the selected ADC channel
 293:lib/GD32F3x0/Source/gd32f3x0_adc.c ****                 only one parameter can be selected which is shown as below:
 294:lib/GD32F3x0/Source/gd32f3x0_adc.c ****       \arg        ADC_CHANNEL_x(x=0..18): ADC Channelx
 295:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \param[in]  sample_time: the sample time value
 296:lib/GD32F3x0/Source/gd32f3x0_adc.c ****                 only one parameter can be selected which is shown as below:
 297:lib/GD32F3x0/Source/gd32f3x0_adc.c ****       \arg        ADC_SAMPLETIME_1POINT5: 1.5 cycles
 298:lib/GD32F3x0/Source/gd32f3x0_adc.c ****       \arg        ADC_SAMPLETIME_7POINT5: 7.5 cycles
 299:lib/GD32F3x0/Source/gd32f3x0_adc.c ****       \arg        ADC_SAMPLETIME_13POINT5: 13.5 cycles
 300:lib/GD32F3x0/Source/gd32f3x0_adc.c ****       \arg        ADC_SAMPLETIME_28POINT5: 28.5 cycles
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s 			page 17


 301:lib/GD32F3x0/Source/gd32f3x0_adc.c ****       \arg        ADC_SAMPLETIME_41POINT5: 41.5 cycles
 302:lib/GD32F3x0/Source/gd32f3x0_adc.c ****       \arg        ADC_SAMPLETIME_55POINT5: 55.5 cycles
 303:lib/GD32F3x0/Source/gd32f3x0_adc.c ****       \arg        ADC_SAMPLETIME_71POINT5: 71.5 cycles
 304:lib/GD32F3x0/Source/gd32f3x0_adc.c ****       \arg        ADC_SAMPLETIME_239POINT5: 239.5 cycles
 305:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \param[out] none
 306:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \retval     none
 307:lib/GD32F3x0/Source/gd32f3x0_adc.c **** */
 308:lib/GD32F3x0/Source/gd32f3x0_adc.c **** void adc_regular_channel_config(uint8_t rank, uint8_t channel, uint32_t sample_time)
 309:lib/GD32F3x0/Source/gd32f3x0_adc.c **** {
 636              		.loc 1 309 1 is_stmt 1 view -0
 637              		.cfi_startproc
 638              		@ args = 0, pretend = 0, frame = 0
 639              		@ frame_needed = 0, uses_anonymous_args = 0
 640              		@ link register save eliminated.
 641              		.loc 1 309 1 is_stmt 0 view .LVU131
 642 0000 30B4     		push	{r4, r5}
 643              	.LCFI1:
 644              		.cfi_def_cfa_offset 8
 645              		.cfi_offset 4, -8
 646              		.cfi_offset 5, -4
 310:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     uint32_t rsq, sampt;
 647              		.loc 1 310 5 is_stmt 1 view .LVU132
 311:lib/GD32F3x0/Source/gd32f3x0_adc.c **** 
 312:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     /* configure ADC regular sequence */
 313:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     if(rank < 6U) {
 648              		.loc 1 313 5 view .LVU133
 649              		.loc 1 313 7 is_stmt 0 view .LVU134
 650 0002 0528     		cmp	r0, #5
 651 0004 21D8     		bhi	.L60
 314:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         rsq = ADC_RSQ2;
 652              		.loc 1 314 9 is_stmt 1 view .LVU135
 653              		.loc 1 314 13 is_stmt 0 view .LVU136
 654 0006 2B4C     		ldr	r4, .L66
 655 0008 D4F83434 		ldr	r3, [r4, #1076]
 656              	.LVL14:
 315:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         rsq &=  ~((uint32_t)(ADC_RSQX_RSQN << (5U * rank)));
 657              		.loc 1 315 9 is_stmt 1 view .LVU137
 658              		.loc 1 315 51 is_stmt 0 view .LVU138
 659 000c 00EB8000 		add	r0, r0, r0, lsl #2
 660              	.LVL15:
 661              		.loc 1 315 19 view .LVU139
 662 0010 4FF01F0C 		mov	ip, #31
 663 0014 0CFA00FC 		lsl	ip, ip, r0
 664              		.loc 1 315 13 view .LVU140
 665 0018 23EA0C03 		bic	r3, r3, ip
 666              	.LVL16:
 316:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         rsq |= ((uint32_t)channel << (5U * rank));
 667              		.loc 1 316 9 is_stmt 1 view .LVU141
 668              		.loc 1 316 35 is_stmt 0 view .LVU142
 669 001c 01FA00F0 		lsl	r0, r1, r0
 670              		.loc 1 316 13 view .LVU143
 671 0020 1843     		orrs	r0, r0, r3
 672              	.LVL17:
 317:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         ADC_RSQ2 = rsq;
 673              		.loc 1 317 9 is_stmt 1 view .LVU144
 674              		.loc 1 317 18 is_stmt 0 view .LVU145
 675 0022 C4F83404 		str	r0, [r4, #1076]
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s 			page 18


 676              	.LVL18:
 677              	.L61:
 318:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     } else if(rank < 12U) {
 319:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         rsq = ADC_RSQ1;
 320:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         rsq &= ~((uint32_t)(ADC_RSQX_RSQN << (5U * (rank - 6U))));
 321:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         rsq |= ((uint32_t)channel << (5U * (rank - 6U)));
 322:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         ADC_RSQ1 = rsq;
 323:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     } else if(rank < 16U) {
 324:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         rsq = ADC_RSQ0;
 325:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         rsq &= ~((uint32_t)(ADC_RSQX_RSQN << (5U * (rank - 12U))));
 326:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         rsq |= ((uint32_t)channel << (5U * (rank - 12U)));
 327:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         ADC_RSQ0 = rsq;
 328:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     } else {
 329:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     }
 678              		.loc 1 329 5 is_stmt 1 view .LVU146
 330:lib/GD32F3x0/Source/gd32f3x0_adc.c **** 
 331:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     /* configure ADC sampling time */
 332:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     if(channel < 10U) {
 679              		.loc 1 332 5 view .LVU147
 680              		.loc 1 332 7 is_stmt 0 view .LVU148
 681 0026 0929     		cmp	r1, #9
 682 0028 33D8     		bhi	.L63
 333:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         sampt = ADC_SAMPT1;
 683              		.loc 1 333 9 is_stmt 1 view .LVU149
 684              		.loc 1 333 15 is_stmt 0 view .LVU150
 685 002a 224C     		ldr	r4, .L66
 686 002c D4F81034 		ldr	r3, [r4, #1040]
 687              	.LVL19:
 334:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         sampt &= ~((uint32_t)(ADC_SAMPTX_SPTN << (3U * channel)));
 688              		.loc 1 334 9 is_stmt 1 view .LVU151
 689              		.loc 1 334 54 is_stmt 0 view .LVU152
 690 0030 01EB4101 		add	r1, r1, r1, lsl #1
 691              	.LVL20:
 692              		.loc 1 334 20 view .LVU153
 693 0034 0720     		movs	r0, #7
 694 0036 8840     		lsls	r0, r0, r1
 695              		.loc 1 334 15 view .LVU154
 696 0038 23EA0003 		bic	r3, r3, r0
 697              	.LVL21:
 335:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         sampt |= (uint32_t)(sample_time << (3U * channel));
 698              		.loc 1 335 9 is_stmt 1 view .LVU155
 699              		.loc 1 335 41 is_stmt 0 view .LVU156
 700 003c 02FA01F1 		lsl	r1, r2, r1
 701              		.loc 1 335 15 view .LVU157
 702 0040 1943     		orrs	r1, r1, r3
 703              	.LVL22:
 336:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         ADC_SAMPT1 = sampt;
 704              		.loc 1 336 9 is_stmt 1 view .LVU158
 705              		.loc 1 336 20 is_stmt 0 view .LVU159
 706 0042 C4F81014 		str	r1, [r4, #1040]
 707              	.LVL23:
 708              	.L59:
 337:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     } else if(channel < 19U) {
 338:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         sampt = ADC_SAMPT0;
 339:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         sampt &= ~((uint32_t)(ADC_SAMPTX_SPTN << (3U * (channel - 10U))));
 340:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         sampt |= (uint32_t)(sample_time << (3U * (channel - 10U)));
 341:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         ADC_SAMPT0 = sampt;
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s 			page 19


 342:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     } else {
 343:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         /* illegal parameters */
 344:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     }
 345:lib/GD32F3x0/Source/gd32f3x0_adc.c **** }
 709              		.loc 1 345 1 view .LVU160
 710 0046 30BC     		pop	{r4, r5}
 711              	.LCFI2:
 712              		.cfi_remember_state
 713              		.cfi_restore 5
 714              		.cfi_restore 4
 715              		.cfi_def_cfa_offset 0
 716 0048 7047     		bx	lr
 717              	.LVL24:
 718              	.L60:
 719              	.LCFI3:
 720              		.cfi_restore_state
 318:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         rsq = ADC_RSQ1;
 721              		.loc 1 318 12 is_stmt 1 view .LVU161
 318:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         rsq = ADC_RSQ1;
 722              		.loc 1 318 14 is_stmt 0 view .LVU162
 723 004a 0B28     		cmp	r0, #11
 724 004c 0FD8     		bhi	.L62
 319:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         rsq &= ~((uint32_t)(ADC_RSQX_RSQN << (5U * (rank - 6U))));
 725              		.loc 1 319 9 is_stmt 1 view .LVU163
 319:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         rsq &= ~((uint32_t)(ADC_RSQX_RSQN << (5U * (rank - 6U))));
 726              		.loc 1 319 13 is_stmt 0 view .LVU164
 727 004e 194D     		ldr	r5, .L66
 728 0050 D5F83034 		ldr	r3, [r5, #1072]
 729              	.LVL25:
 320:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         rsq |= ((uint32_t)channel << (5U * (rank - 6U)));
 730              		.loc 1 320 9 is_stmt 1 view .LVU165
 320:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         rsq |= ((uint32_t)channel << (5U * (rank - 6U)));
 731              		.loc 1 320 50 is_stmt 0 view .LVU166
 732 0054 00EB8000 		add	r0, r0, r0, lsl #2
 733              	.LVL26:
 320:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         rsq |= ((uint32_t)channel << (5U * (rank - 6U)));
 734              		.loc 1 320 50 view .LVU167
 735 0058 1E38     		subs	r0, r0, #30
 320:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         rsq |= ((uint32_t)channel << (5U * (rank - 6U)));
 736              		.loc 1 320 18 view .LVU168
 737 005a 1F24     		movs	r4, #31
 738 005c 8440     		lsls	r4, r4, r0
 320:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         rsq |= ((uint32_t)channel << (5U * (rank - 6U)));
 739              		.loc 1 320 13 view .LVU169
 740 005e 23EA0403 		bic	r3, r3, r4
 741              	.LVL27:
 321:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         ADC_RSQ1 = rsq;
 742              		.loc 1 321 9 is_stmt 1 view .LVU170
 321:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         ADC_RSQ1 = rsq;
 743              		.loc 1 321 35 is_stmt 0 view .LVU171
 744 0062 01FA00F0 		lsl	r0, r1, r0
 321:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         ADC_RSQ1 = rsq;
 745              		.loc 1 321 13 view .LVU172
 746 0066 1843     		orrs	r0, r0, r3
 747              	.LVL28:
 322:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     } else if(rank < 16U) {
 748              		.loc 1 322 9 is_stmt 1 view .LVU173
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s 			page 20


 322:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     } else if(rank < 16U) {
 749              		.loc 1 322 18 is_stmt 0 view .LVU174
 750 0068 C5F83004 		str	r0, [r5, #1072]
 751 006c DBE7     		b	.L61
 752              	.LVL29:
 753              	.L62:
 323:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         rsq = ADC_RSQ0;
 754              		.loc 1 323 12 is_stmt 1 view .LVU175
 323:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         rsq = ADC_RSQ0;
 755              		.loc 1 323 14 is_stmt 0 view .LVU176
 756 006e 0F28     		cmp	r0, #15
 757 0070 D9D8     		bhi	.L61
 324:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         rsq &= ~((uint32_t)(ADC_RSQX_RSQN << (5U * (rank - 12U))));
 758              		.loc 1 324 9 is_stmt 1 view .LVU177
 324:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         rsq &= ~((uint32_t)(ADC_RSQX_RSQN << (5U * (rank - 12U))));
 759              		.loc 1 324 13 is_stmt 0 view .LVU178
 760 0072 104D     		ldr	r5, .L66
 761 0074 D5F82C34 		ldr	r3, [r5, #1068]
 762              	.LVL30:
 325:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         rsq |= ((uint32_t)channel << (5U * (rank - 12U)));
 763              		.loc 1 325 9 is_stmt 1 view .LVU179
 325:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         rsq |= ((uint32_t)channel << (5U * (rank - 12U)));
 764              		.loc 1 325 50 is_stmt 0 view .LVU180
 765 0078 00EB8000 		add	r0, r0, r0, lsl #2
 766              	.LVL31:
 325:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         rsq |= ((uint32_t)channel << (5U * (rank - 12U)));
 767              		.loc 1 325 50 view .LVU181
 768 007c 3C38     		subs	r0, r0, #60
 325:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         rsq |= ((uint32_t)channel << (5U * (rank - 12U)));
 769              		.loc 1 325 18 view .LVU182
 770 007e 1F24     		movs	r4, #31
 771 0080 8440     		lsls	r4, r4, r0
 325:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         rsq |= ((uint32_t)channel << (5U * (rank - 12U)));
 772              		.loc 1 325 13 view .LVU183
 773 0082 23EA0403 		bic	r3, r3, r4
 774              	.LVL32:
 326:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         ADC_RSQ0 = rsq;
 775              		.loc 1 326 9 is_stmt 1 view .LVU184
 326:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         ADC_RSQ0 = rsq;
 776              		.loc 1 326 35 is_stmt 0 view .LVU185
 777 0086 01FA00F0 		lsl	r0, r1, r0
 326:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         ADC_RSQ0 = rsq;
 778              		.loc 1 326 13 view .LVU186
 779 008a 1843     		orrs	r0, r0, r3
 780              	.LVL33:
 327:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     } else {
 781              		.loc 1 327 9 is_stmt 1 view .LVU187
 327:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     } else {
 782              		.loc 1 327 18 is_stmt 0 view .LVU188
 783 008c C5F82C04 		str	r0, [r5, #1068]
 784 0090 C9E7     		b	.L61
 785              	.LVL34:
 786              	.L63:
 337:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         sampt = ADC_SAMPT0;
 787              		.loc 1 337 12 is_stmt 1 view .LVU189
 337:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         sampt = ADC_SAMPT0;
 788              		.loc 1 337 14 is_stmt 0 view .LVU190
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s 			page 21


 789 0092 1229     		cmp	r1, #18
 790 0094 D7D8     		bhi	.L59
 338:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         sampt &= ~((uint32_t)(ADC_SAMPTX_SPTN << (3U * (channel - 10U))));
 791              		.loc 1 338 9 is_stmt 1 view .LVU191
 338:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         sampt &= ~((uint32_t)(ADC_SAMPTX_SPTN << (3U * (channel - 10U))));
 792              		.loc 1 338 15 is_stmt 0 view .LVU192
 793 0096 074C     		ldr	r4, .L66
 794 0098 D4F80C34 		ldr	r3, [r4, #1036]
 795              	.LVL35:
 339:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         sampt |= (uint32_t)(sample_time << (3U * (channel - 10U)));
 796              		.loc 1 339 9 is_stmt 1 view .LVU193
 339:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         sampt |= (uint32_t)(sample_time << (3U * (channel - 10U)));
 797              		.loc 1 339 54 is_stmt 0 view .LVU194
 798 009c 01EB4101 		add	r1, r1, r1, lsl #1
 799              	.LVL36:
 339:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         sampt |= (uint32_t)(sample_time << (3U * (channel - 10U)));
 800              		.loc 1 339 54 view .LVU195
 801 00a0 1E39     		subs	r1, r1, #30
 339:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         sampt |= (uint32_t)(sample_time << (3U * (channel - 10U)));
 802              		.loc 1 339 20 view .LVU196
 803 00a2 0720     		movs	r0, #7
 804 00a4 8840     		lsls	r0, r0, r1
 339:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         sampt |= (uint32_t)(sample_time << (3U * (channel - 10U)));
 805              		.loc 1 339 15 view .LVU197
 806 00a6 23EA0003 		bic	r3, r3, r0
 807              	.LVL37:
 340:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         ADC_SAMPT0 = sampt;
 808              		.loc 1 340 9 is_stmt 1 view .LVU198
 340:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         ADC_SAMPT0 = sampt;
 809              		.loc 1 340 41 is_stmt 0 view .LVU199
 810 00aa 8A40     		lsls	r2, r2, r1
 811              	.LVL38:
 340:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         ADC_SAMPT0 = sampt;
 812              		.loc 1 340 15 view .LVU200
 813 00ac 1A43     		orrs	r2, r2, r3
 814              	.LVL39:
 341:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     } else {
 815              		.loc 1 341 9 is_stmt 1 view .LVU201
 341:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     } else {
 816              		.loc 1 341 20 is_stmt 0 view .LVU202
 817 00ae C4F80C24 		str	r2, [r4, #1036]
 344:lib/GD32F3x0/Source/gd32f3x0_adc.c **** }
 818              		.loc 1 344 5 is_stmt 1 view .LVU203
 819              		.loc 1 345 1 is_stmt 0 view .LVU204
 820 00b2 C8E7     		b	.L59
 821              	.L67:
 822              		.align	2
 823              	.L66:
 824 00b4 00200140 		.word	1073815552
 825              		.cfi_endproc
 826              	.LFE130:
 828              		.section	.text.adc_inserted_channel_config,"ax",%progbits
 829              		.align	1
 830              		.global	adc_inserted_channel_config
 831              		.syntax unified
 832              		.thumb
 833              		.thumb_func
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s 			page 22


 835              	adc_inserted_channel_config:
 836              	.LVL40:
 837              	.LFB131:
 346:lib/GD32F3x0/Source/gd32f3x0_adc.c **** 
 347:lib/GD32F3x0/Source/gd32f3x0_adc.c **** /*!
 348:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \brief      configure ADC inserted channel
 349:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \param[in]  rank: the inserted group sequencer rank,this parameter must be between 0 to 3
 350:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \param[in]  channel: the selected ADC channel
 351:lib/GD32F3x0/Source/gd32f3x0_adc.c ****                 only one parameter can be selected which is shown as below:
 352:lib/GD32F3x0/Source/gd32f3x0_adc.c ****       \arg        ADC_CHANNEL_x(x=0..18): ADC Channelx
 353:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \param[in]  sample_time: The sample time value
 354:lib/GD32F3x0/Source/gd32f3x0_adc.c ****                 only one parameter can be selected which is shown as below:
 355:lib/GD32F3x0/Source/gd32f3x0_adc.c ****       \arg        ADC_SAMPLETIME_1POINT5: 1.5 cycles
 356:lib/GD32F3x0/Source/gd32f3x0_adc.c ****       \arg        ADC_SAMPLETIME_7POINT5: 7.5 cycles
 357:lib/GD32F3x0/Source/gd32f3x0_adc.c ****       \arg        ADC_SAMPLETIME_13POINT5: 13.5 cycles
 358:lib/GD32F3x0/Source/gd32f3x0_adc.c ****       \arg        ADC_SAMPLETIME_28POINT5: 28.5 cycles
 359:lib/GD32F3x0/Source/gd32f3x0_adc.c ****       \arg        ADC_SAMPLETIME_41POINT5: 41.5 cycles
 360:lib/GD32F3x0/Source/gd32f3x0_adc.c ****       \arg        ADC_SAMPLETIME_55POINT5: 55.5 cycles
 361:lib/GD32F3x0/Source/gd32f3x0_adc.c ****       \arg        ADC_SAMPLETIME_71POINT5: 71.5 cycles
 362:lib/GD32F3x0/Source/gd32f3x0_adc.c ****       \arg        ADC_SAMPLETIME_239POINT5: 239.5 cycles
 363:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \param[out] none
 364:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \retval     none
 365:lib/GD32F3x0/Source/gd32f3x0_adc.c **** */
 366:lib/GD32F3x0/Source/gd32f3x0_adc.c **** void adc_inserted_channel_config(uint8_t rank, uint8_t channel, uint32_t sample_time)
 367:lib/GD32F3x0/Source/gd32f3x0_adc.c **** {
 838              		.loc 1 367 1 is_stmt 1 view -0
 839              		.cfi_startproc
 840              		@ args = 0, pretend = 0, frame = 0
 841              		@ frame_needed = 0, uses_anonymous_args = 0
 842              		@ link register save eliminated.
 843              		.loc 1 367 1 is_stmt 0 view .LVU206
 844 0000 30B4     		push	{r4, r5}
 845              	.LCFI4:
 846              		.cfi_def_cfa_offset 8
 847              		.cfi_offset 4, -8
 848              		.cfi_offset 5, -4
 368:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     uint8_t inserted_length;
 849              		.loc 1 368 5 is_stmt 1 view .LVU207
 369:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     uint32_t isq, sampt;
 850              		.loc 1 369 5 view .LVU208
 370:lib/GD32F3x0/Source/gd32f3x0_adc.c **** 
 371:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     inserted_length = (uint8_t)GET_BITS(ADC_ISQ, 20U, 21U);
 851              		.loc 1 371 5 view .LVU209
 852              		.loc 1 371 32 is_stmt 0 view .LVU210
 853 0002 1B4C     		ldr	r4, .L72
 854 0004 D4F83834 		ldr	r3, [r4, #1080]
 855              		.loc 1 371 21 view .LVU211
 856 0008 C3F30153 		ubfx	r3, r3, #20, #2
 857              	.LVL41:
 372:lib/GD32F3x0/Source/gd32f3x0_adc.c **** 
 373:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     isq = ADC_ISQ;
 858              		.loc 1 373 5 is_stmt 1 view .LVU212
 859              		.loc 1 373 9 is_stmt 0 view .LVU213
 860 000c D4F83854 		ldr	r5, [r4, #1080]
 861              	.LVL42:
 374:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     isq &= ~((uint32_t)(ADC_ISQ_ISQN << (15U - (inserted_length - rank) * 5U)));
 862              		.loc 1 374 5 is_stmt 1 view .LVU214
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s 			page 23


 863              		.loc 1 374 65 is_stmt 0 view .LVU215
 864 0010 181A     		subs	r0, r3, r0
 865              	.LVL43:
 866              		.loc 1 374 73 view .LVU216
 867 0012 00EB8000 		add	r0, r0, r0, lsl #2
 868              		.loc 1 374 46 view .LVU217
 869 0016 C0F10F00 		rsb	r0, r0, #15
 870              		.loc 1 374 14 view .LVU218
 871 001a 1F23     		movs	r3, #31
 872              	.LVL44:
 873              		.loc 1 374 14 view .LVU219
 874 001c 8340     		lsls	r3, r3, r0
 875              		.loc 1 374 9 view .LVU220
 876 001e 25EA0305 		bic	r5, r5, r3
 877              	.LVL45:
 375:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     isq |= ((uint32_t)channel << (15U - (inserted_length - rank) * 5U));
 878              		.loc 1 375 5 is_stmt 1 view .LVU221
 879              		.loc 1 375 31 is_stmt 0 view .LVU222
 880 0022 01FA00F0 		lsl	r0, r1, r0
 881              		.loc 1 375 9 view .LVU223
 882 0026 2843     		orrs	r0, r0, r5
 883              	.LVL46:
 376:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     ADC_ISQ = isq;
 884              		.loc 1 376 5 is_stmt 1 view .LVU224
 885              		.loc 1 376 13 is_stmt 0 view .LVU225
 886 0028 C4F83804 		str	r0, [r4, #1080]
 377:lib/GD32F3x0/Source/gd32f3x0_adc.c **** 
 378:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     /* configure ADC sampling time */
 379:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     if(channel < 10U) {
 887              		.loc 1 379 5 is_stmt 1 view .LVU226
 888              		.loc 1 379 7 is_stmt 0 view .LVU227
 889 002c 0929     		cmp	r1, #9
 890 002e 0ED8     		bhi	.L69
 380:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         sampt = ADC_SAMPT1;
 891              		.loc 1 380 9 is_stmt 1 view .LVU228
 892              		.loc 1 380 15 is_stmt 0 view .LVU229
 893 0030 D4F81034 		ldr	r3, [r4, #1040]
 894              	.LVL47:
 381:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         sampt &= ~((uint32_t)(ADC_SAMPTX_SPTN << (3U * channel)));
 895              		.loc 1 381 9 is_stmt 1 view .LVU230
 896              		.loc 1 381 54 is_stmt 0 view .LVU231
 897 0034 01EB4101 		add	r1, r1, r1, lsl #1
 898              	.LVL48:
 899              		.loc 1 381 20 view .LVU232
 900 0038 0720     		movs	r0, #7
 901              	.LVL49:
 902              		.loc 1 381 20 view .LVU233
 903 003a 8840     		lsls	r0, r0, r1
 904              		.loc 1 381 15 view .LVU234
 905 003c 23EA0003 		bic	r3, r3, r0
 906              	.LVL50:
 382:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         sampt |= (uint32_t) sample_time << (3U * channel);
 907              		.loc 1 382 9 is_stmt 1 view .LVU235
 908              		.loc 1 382 41 is_stmt 0 view .LVU236
 909 0040 02FA01F1 		lsl	r1, r2, r1
 910              		.loc 1 382 15 view .LVU237
 911 0044 1943     		orrs	r1, r1, r3
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s 			page 24


 912              	.LVL51:
 383:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         ADC_SAMPT1 = sampt;
 913              		.loc 1 383 9 is_stmt 1 view .LVU238
 914              		.loc 1 383 20 is_stmt 0 view .LVU239
 915 0046 C4F81014 		str	r1, [r4, #1040]
 916              	.LVL52:
 917              	.L68:
 384:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     } else if(channel < 19U) {
 385:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         sampt = ADC_SAMPT0;
 386:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         sampt &= ~((uint32_t)(ADC_SAMPTX_SPTN << (3U * (channel - 10U))));
 387:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         sampt |= ((uint32_t)sample_time << (3U * (channel - 10U)));
 388:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         ADC_SAMPT0 = sampt;
 389:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     } else {
 390:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         /* illegal parameters */
 391:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     }
 392:lib/GD32F3x0/Source/gd32f3x0_adc.c **** }
 918              		.loc 1 392 1 view .LVU240
 919 004a 30BC     		pop	{r4, r5}
 920              	.LCFI5:
 921              		.cfi_remember_state
 922              		.cfi_restore 5
 923              		.cfi_restore 4
 924              		.cfi_def_cfa_offset 0
 925 004c 7047     		bx	lr
 926              	.LVL53:
 927              	.L69:
 928              	.LCFI6:
 929              		.cfi_restore_state
 384:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     } else if(channel < 19U) {
 930              		.loc 1 384 12 is_stmt 1 view .LVU241
 384:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     } else if(channel < 19U) {
 931              		.loc 1 384 14 is_stmt 0 view .LVU242
 932 004e 1229     		cmp	r1, #18
 933 0050 FBD8     		bhi	.L68
 385:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         sampt &= ~((uint32_t)(ADC_SAMPTX_SPTN << (3U * (channel - 10U))));
 934              		.loc 1 385 9 is_stmt 1 view .LVU243
 385:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         sampt &= ~((uint32_t)(ADC_SAMPTX_SPTN << (3U * (channel - 10U))));
 935              		.loc 1 385 15 is_stmt 0 view .LVU244
 936 0052 074C     		ldr	r4, .L72
 937 0054 D4F80C34 		ldr	r3, [r4, #1036]
 938              	.LVL54:
 386:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         sampt |= ((uint32_t)sample_time << (3U * (channel - 10U)));
 939              		.loc 1 386 9 is_stmt 1 view .LVU245
 386:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         sampt |= ((uint32_t)sample_time << (3U * (channel - 10U)));
 940              		.loc 1 386 54 is_stmt 0 view .LVU246
 941 0058 01EB4101 		add	r1, r1, r1, lsl #1
 942              	.LVL55:
 386:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         sampt |= ((uint32_t)sample_time << (3U * (channel - 10U)));
 943              		.loc 1 386 54 view .LVU247
 944 005c 1E39     		subs	r1, r1, #30
 386:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         sampt |= ((uint32_t)sample_time << (3U * (channel - 10U)));
 945              		.loc 1 386 20 view .LVU248
 946 005e 0720     		movs	r0, #7
 947              	.LVL56:
 386:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         sampt |= ((uint32_t)sample_time << (3U * (channel - 10U)));
 948              		.loc 1 386 20 view .LVU249
 949 0060 8840     		lsls	r0, r0, r1
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s 			page 25


 386:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         sampt |= ((uint32_t)sample_time << (3U * (channel - 10U)));
 950              		.loc 1 386 15 view .LVU250
 951 0062 23EA0003 		bic	r3, r3, r0
 952              	.LVL57:
 387:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         ADC_SAMPT0 = sampt;
 953              		.loc 1 387 9 is_stmt 1 view .LVU251
 387:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         ADC_SAMPT0 = sampt;
 954              		.loc 1 387 41 is_stmt 0 view .LVU252
 955 0066 8A40     		lsls	r2, r2, r1
 956              	.LVL58:
 387:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         ADC_SAMPT0 = sampt;
 957              		.loc 1 387 15 view .LVU253
 958 0068 1A43     		orrs	r2, r2, r3
 959              	.LVL59:
 388:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     } else {
 960              		.loc 1 388 9 is_stmt 1 view .LVU254
 388:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     } else {
 961              		.loc 1 388 20 is_stmt 0 view .LVU255
 962 006a C4F80C24 		str	r2, [r4, #1036]
 963              	.LVL60:
 391:lib/GD32F3x0/Source/gd32f3x0_adc.c **** }
 964              		.loc 1 391 5 is_stmt 1 view .LVU256
 965              		.loc 1 392 1 is_stmt 0 view .LVU257
 966 006e ECE7     		b	.L68
 967              	.L73:
 968              		.align	2
 969              	.L72:
 970 0070 00200140 		.word	1073815552
 971              		.cfi_endproc
 972              	.LFE131:
 974              		.section	.text.adc_inserted_channel_offset_config,"ax",%progbits
 975              		.align	1
 976              		.global	adc_inserted_channel_offset_config
 977              		.syntax unified
 978              		.thumb
 979              		.thumb_func
 981              	adc_inserted_channel_offset_config:
 982              	.LVL61:
 983              	.LFB132:
 393:lib/GD32F3x0/Source/gd32f3x0_adc.c **** 
 394:lib/GD32F3x0/Source/gd32f3x0_adc.c **** /*!
 395:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \brief      configure ADC inserted channel offset
 396:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \param[in]  inserted_channel: insert channel select
 397:lib/GD32F3x0/Source/gd32f3x0_adc.c ****                 only one parameter can be selected which is shown as below:
 398:lib/GD32F3x0/Source/gd32f3x0_adc.c ****       \arg        ADC_INSERTED_CHANNEL_0: ADC inserted channel 0
 399:lib/GD32F3x0/Source/gd32f3x0_adc.c ****       \arg        ADC_INSERTED_CHANNEL_1: ADC inserted channel 1
 400:lib/GD32F3x0/Source/gd32f3x0_adc.c ****       \arg        ADC_INSERTED_CHANNEL_2: ADC inserted channel 2
 401:lib/GD32F3x0/Source/gd32f3x0_adc.c ****       \arg        ADC_INSERTED_CHANNEL_3: ADC inserted channel 3
 402:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \param[in]  offset: the offset data
 403:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \param[out] none
 404:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \retval     none
 405:lib/GD32F3x0/Source/gd32f3x0_adc.c **** */
 406:lib/GD32F3x0/Source/gd32f3x0_adc.c **** void adc_inserted_channel_offset_config(uint8_t inserted_channel, uint16_t offset)
 407:lib/GD32F3x0/Source/gd32f3x0_adc.c **** {
 984              		.loc 1 407 1 is_stmt 1 view -0
 985              		.cfi_startproc
 986              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s 			page 26


 987              		@ frame_needed = 0, uses_anonymous_args = 0
 988              		@ link register save eliminated.
 408:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     uint8_t inserted_length;
 989              		.loc 1 408 5 view .LVU259
 409:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     uint32_t num = 0U;
 990              		.loc 1 409 5 view .LVU260
 410:lib/GD32F3x0/Source/gd32f3x0_adc.c **** 
 411:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     inserted_length = (uint8_t)GET_BITS(ADC_ISQ, 20U, 21U);
 991              		.loc 1 411 5 view .LVU261
 992              		.loc 1 411 32 is_stmt 0 view .LVU262
 993 0000 074B     		ldr	r3, .L76
 994 0002 D3F83834 		ldr	r3, [r3, #1080]
 995              		.loc 1 411 21 view .LVU263
 996 0006 C3F30153 		ubfx	r3, r3, #20, #2
 997              	.LVL62:
 412:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     num = 3U - (inserted_length - inserted_channel);
 998              		.loc 1 412 5 is_stmt 1 view .LVU264
 999              		.loc 1 412 33 is_stmt 0 view .LVU265
 1000 000a 181A     		subs	r0, r3, r0
 1001              	.LVL63:
 1002              		.loc 1 412 9 view .LVU266
 1003 000c C0F10300 		rsb	r0, r0, #3
 1004              	.LVL64:
 413:lib/GD32F3x0/Source/gd32f3x0_adc.c **** 
 414:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     if(num <= 3U) {
 1005              		.loc 1 414 5 is_stmt 1 view .LVU267
 1006              		.loc 1 414 7 is_stmt 0 view .LVU268
 1007 0010 0328     		cmp	r0, #3
 1008 0012 04D8     		bhi	.L74
 415:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         /* calculate the offset of the register */
 416:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         num = num * 4U;
 1009              		.loc 1 416 9 is_stmt 1 view .LVU269
 1010              	.LVL65:
 417:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         /* configure the offset of the selected channels */
 418:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         REG32((ADC) + 0x14U + num) = IOFFX_IOFF((uint32_t)offset);
 1011              		.loc 1 418 9 view .LVU270
 1012              		.loc 1 418 38 is_stmt 0 view .LVU271
 1013 0014 C1F30B01 		ubfx	r1, r1, #0, #12
 1014              	.LVL66:
 1015              		.loc 1 418 36 view .LVU272
 1016 0018 024B     		ldr	r3, .L76+4
 1017              	.LVL67:
 1018              		.loc 1 418 36 view .LVU273
 1019 001a 43F82010 		str	r1, [r3, r0, lsl #2]
 1020              	.LVL68:
 1021              	.L74:
 419:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     }
 420:lib/GD32F3x0/Source/gd32f3x0_adc.c **** }
 1022              		.loc 1 420 1 view .LVU274
 1023 001e 7047     		bx	lr
 1024              	.L77:
 1025              		.align	2
 1026              	.L76:
 1027 0020 00200140 		.word	1073815552
 1028 0024 14240140 		.word	1073816596
 1029              		.cfi_endproc
 1030              	.LFE132:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s 			page 27


 1032              		.section	.text.adc_external_trigger_config,"ax",%progbits
 1033              		.align	1
 1034              		.global	adc_external_trigger_config
 1035              		.syntax unified
 1036              		.thumb
 1037              		.thumb_func
 1039              	adc_external_trigger_config:
 1040              	.LVL69:
 1041              	.LFB133:
 421:lib/GD32F3x0/Source/gd32f3x0_adc.c **** 
 422:lib/GD32F3x0/Source/gd32f3x0_adc.c **** /*!
 423:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \brief      enable or disable ADC external trigger
 424:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \param[in]  channel_group: select the channel group
 425:lib/GD32F3x0/Source/gd32f3x0_adc.c ****                 one or more parameters can be selected which is shown as below:
 426:lib/GD32F3x0/Source/gd32f3x0_adc.c ****       \arg        ADC_REGULAR_CHANNEL: regular channel group
 427:lib/GD32F3x0/Source/gd32f3x0_adc.c ****       \arg        ADC_INSERTED_CHANNEL: inserted channel group
 428:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \param[in]  newvalue: ENABLE or DISABLE
 429:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \param[out] none
 430:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \retval     none
 431:lib/GD32F3x0/Source/gd32f3x0_adc.c **** */
 432:lib/GD32F3x0/Source/gd32f3x0_adc.c **** void adc_external_trigger_config(uint8_t channel_group, ControlStatus newvalue)
 433:lib/GD32F3x0/Source/gd32f3x0_adc.c **** {
 1042              		.loc 1 433 1 is_stmt 1 view -0
 1043              		.cfi_startproc
 1044              		@ args = 0, pretend = 0, frame = 0
 1045              		@ frame_needed = 0, uses_anonymous_args = 0
 1046              		@ link register save eliminated.
 434:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     if(newvalue) {
 1047              		.loc 1 434 5 view .LVU276
 1048              		.loc 1 434 7 is_stmt 0 view .LVU277
 1049 0000 A1B1     		cbz	r1, .L79
 435:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         /* external trigger enable for regular channel */
 436:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         if(RESET != (channel_group & ADC_REGULAR_CHANNEL)) {
 1050              		.loc 1 436 9 is_stmt 1 view .LVU278
 1051              		.loc 1 436 11 is_stmt 0 view .LVU279
 1052 0002 10F0010F 		tst	r0, #1
 1053 0006 06D0     		beq	.L80
 437:lib/GD32F3x0/Source/gd32f3x0_adc.c ****             ADC_CTL1 |= ADC_CTL1_ETERC;
 1054              		.loc 1 437 13 is_stmt 1 view .LVU280
 1055              		.loc 1 437 22 is_stmt 0 view .LVU281
 1056 0008 134A     		ldr	r2, .L83
 1057 000a D2F80834 		ldr	r3, [r2, #1032]
 1058 000e 43F48013 		orr	r3, r3, #1048576
 1059 0012 C2F80834 		str	r3, [r2, #1032]
 1060              	.L80:
 438:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         }
 439:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         /* external trigger enable for inserted channel */
 440:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         if(RESET != (channel_group & ADC_INSERTED_CHANNEL)) {
 1061              		.loc 1 440 9 is_stmt 1 view .LVU282
 1062              		.loc 1 440 11 is_stmt 0 view .LVU283
 1063 0016 10F0020F 		tst	r0, #2
 1064 001a 1BD0     		beq	.L78
 441:lib/GD32F3x0/Source/gd32f3x0_adc.c ****             ADC_CTL1 |= ADC_CTL1_ETEIC;
 1065              		.loc 1 441 13 is_stmt 1 view .LVU284
 1066              		.loc 1 441 22 is_stmt 0 view .LVU285
 1067 001c 0E4A     		ldr	r2, .L83
 1068 001e D2F80834 		ldr	r3, [r2, #1032]
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s 			page 28


 1069 0022 43F40043 		orr	r3, r3, #32768
 1070 0026 C2F80834 		str	r3, [r2, #1032]
 1071 002a 7047     		bx	lr
 1072              	.L79:
 442:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         }
 443:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     } else {
 444:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         /* external trigger disable for regular channel */
 445:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         if(RESET != (channel_group & ADC_REGULAR_CHANNEL)) {
 1073              		.loc 1 445 9 is_stmt 1 view .LVU286
 1074              		.loc 1 445 11 is_stmt 0 view .LVU287
 1075 002c 10F0010F 		tst	r0, #1
 1076 0030 06D0     		beq	.L82
 446:lib/GD32F3x0/Source/gd32f3x0_adc.c ****             ADC_CTL1 &= ~ADC_CTL1_ETERC;
 1077              		.loc 1 446 13 is_stmt 1 view .LVU288
 1078              		.loc 1 446 22 is_stmt 0 view .LVU289
 1079 0032 094A     		ldr	r2, .L83
 1080 0034 D2F80834 		ldr	r3, [r2, #1032]
 1081 0038 23F48013 		bic	r3, r3, #1048576
 1082 003c C2F80834 		str	r3, [r2, #1032]
 1083              	.L82:
 447:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         }
 448:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         /* external trigger disable for inserted channel */
 449:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         if(RESET != (channel_group & ADC_INSERTED_CHANNEL)) {
 1084              		.loc 1 449 9 is_stmt 1 view .LVU290
 1085              		.loc 1 449 11 is_stmt 0 view .LVU291
 1086 0040 10F0020F 		tst	r0, #2
 1087 0044 06D0     		beq	.L78
 450:lib/GD32F3x0/Source/gd32f3x0_adc.c ****             ADC_CTL1 &= ~ADC_CTL1_ETEIC;
 1088              		.loc 1 450 13 is_stmt 1 view .LVU292
 1089              		.loc 1 450 22 is_stmt 0 view .LVU293
 1090 0046 044A     		ldr	r2, .L83
 1091 0048 D2F80834 		ldr	r3, [r2, #1032]
 1092 004c 23F40043 		bic	r3, r3, #32768
 1093 0050 C2F80834 		str	r3, [r2, #1032]
 1094              	.L78:
 451:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         }
 452:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     }
 453:lib/GD32F3x0/Source/gd32f3x0_adc.c **** }
 1095              		.loc 1 453 1 view .LVU294
 1096 0054 7047     		bx	lr
 1097              	.L84:
 1098 0056 00BF     		.align	2
 1099              	.L83:
 1100 0058 00200140 		.word	1073815552
 1101              		.cfi_endproc
 1102              	.LFE133:
 1104              		.section	.text.adc_external_trigger_source_config,"ax",%progbits
 1105              		.align	1
 1106              		.global	adc_external_trigger_source_config
 1107              		.syntax unified
 1108              		.thumb
 1109              		.thumb_func
 1111              	adc_external_trigger_source_config:
 1112              	.LVL70:
 1113              	.LFB134:
 454:lib/GD32F3x0/Source/gd32f3x0_adc.c **** 
 455:lib/GD32F3x0/Source/gd32f3x0_adc.c **** /*!
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s 			page 29


 456:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \brief      configure ADC external trigger source
 457:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \param[in]  channel_group: select the channel group
 458:lib/GD32F3x0/Source/gd32f3x0_adc.c ****                 only one parameter can be selected which is shown as below:
 459:lib/GD32F3x0/Source/gd32f3x0_adc.c ****       \arg        ADC_REGULAR_CHANNEL: regular channel group
 460:lib/GD32F3x0/Source/gd32f3x0_adc.c ****       \arg        ADC_INSERTED_CHANNEL: inserted channel group
 461:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \param[in]  external_trigger_source: regular or inserted group trigger source
 462:lib/GD32F3x0/Source/gd32f3x0_adc.c ****                 only one parameter can be selected which is shown as below:
 463:lib/GD32F3x0/Source/gd32f3x0_adc.c ****                 for regular channel:
 464:lib/GD32F3x0/Source/gd32f3x0_adc.c ****       \arg        ADC_EXTTRIG_REGULAR_T0_CH0: TIMER0 CH0 event select
 465:lib/GD32F3x0/Source/gd32f3x0_adc.c ****       \arg        ADC_EXTTRIG_REGULAR_T0_CH1: TIMER0 CH1 event select
 466:lib/GD32F3x0/Source/gd32f3x0_adc.c ****       \arg        ADC_EXTTRIG_REGULAR_T0_CH2: TIMER0 CH2 event select
 467:lib/GD32F3x0/Source/gd32f3x0_adc.c ****       \arg        ADC_EXTTRIG_REGULAR_T1_CH1: TIMER1 CH1 event select
 468:lib/GD32F3x0/Source/gd32f3x0_adc.c ****       \arg        ADC_EXTTRIG_REGULAR_T2_TRGO: TIMER2 TRGO event select
 469:lib/GD32F3x0/Source/gd32f3x0_adc.c ****       \arg        ADC_EXTTRIG_REGULAR_T14_CH0:  TIMER14 CH0 event select
 470:lib/GD32F3x0/Source/gd32f3x0_adc.c ****       \arg        ADC_EXTTRIG_REGULAR_EXTI_11: external interrupt line 11
 471:lib/GD32F3x0/Source/gd32f3x0_adc.c ****       \arg        ADC_EXTTRIG_REGULAR_NONE: software trigger
 472:lib/GD32F3x0/Source/gd32f3x0_adc.c ****                 for inserted channel:
 473:lib/GD32F3x0/Source/gd32f3x0_adc.c ****       \arg        ADC_EXTTRIG_INSERTED_T0_TRGO: TIMER0 TRGO event select
 474:lib/GD32F3x0/Source/gd32f3x0_adc.c ****       \arg        ADC_EXTTRIG_INSERTED_T0_CH3: TIMER0 CH3 event select
 475:lib/GD32F3x0/Source/gd32f3x0_adc.c ****       \arg        ADC_EXTTRIG_INSERTED_T1_TRGO: TIMER1 TRGO event select
 476:lib/GD32F3x0/Source/gd32f3x0_adc.c ****       \arg        ADC_EXTTRIG_INSERTED_T1_CH0: TIMER1 CH0 event select
 477:lib/GD32F3x0/Source/gd32f3x0_adc.c ****       \arg        ADC_EXTTRIG_INSERTED_T2_CH3: TIMER2 CH3 event select
 478:lib/GD32F3x0/Source/gd32f3x0_adc.c ****       \arg        ADC_EXTTRIG_INSERTED_T14_TRGO: TIMER14 TRGO event select
 479:lib/GD32F3x0/Source/gd32f3x0_adc.c ****       \arg        ADC_EXTTRIG_INSERTED_EXTI_15: external interrupt line 15
 480:lib/GD32F3x0/Source/gd32f3x0_adc.c ****       \arg        ADC_EXTTRIG_INSERTED_NONE: software trigger
 481:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \param[out] none
 482:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \retval     none
 483:lib/GD32F3x0/Source/gd32f3x0_adc.c **** */
 484:lib/GD32F3x0/Source/gd32f3x0_adc.c **** void adc_external_trigger_source_config(uint8_t channel_group, uint32_t external_trigger_source)
 485:lib/GD32F3x0/Source/gd32f3x0_adc.c **** {
 1114              		.loc 1 485 1 is_stmt 1 view -0
 1115              		.cfi_startproc
 1116              		@ args = 0, pretend = 0, frame = 0
 1117              		@ frame_needed = 0, uses_anonymous_args = 0
 1118              		@ link register save eliminated.
 486:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     switch(channel_group) {
 1119              		.loc 1 486 5 view .LVU296
 1120 0000 0128     		cmp	r0, #1
 1121 0002 02D0     		beq	.L86
 1122 0004 0228     		cmp	r0, #2
 1123 0006 0DD0     		beq	.L87
 1124 0008 7047     		bx	lr
 1125              	.L86:
 487:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     case ADC_REGULAR_CHANNEL:
 488:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         /* external trigger select for regular channel */
 489:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         ADC_CTL1 &= ~((uint32_t)ADC_CTL1_ETSRC);
 1126              		.loc 1 489 9 view .LVU297
 1127              		.loc 1 489 18 is_stmt 0 view .LVU298
 1128 000a 0D4B     		ldr	r3, .L89
 1129 000c D3F80824 		ldr	r2, [r3, #1032]
 1130 0010 22F46022 		bic	r2, r2, #917504
 1131 0014 C3F80824 		str	r2, [r3, #1032]
 490:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         ADC_CTL1 |= (uint32_t)external_trigger_source;
 1132              		.loc 1 490 9 is_stmt 1 view .LVU299
 1133              		.loc 1 490 18 is_stmt 0 view .LVU300
 1134 0018 D3F80824 		ldr	r2, [r3, #1032]
 1135 001c 1143     		orrs	r1, r1, r2
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s 			page 30


 1136              	.LVL71:
 1137              		.loc 1 490 18 view .LVU301
 1138 001e C3F80814 		str	r1, [r3, #1032]
 491:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         break;
 1139              		.loc 1 491 9 is_stmt 1 view .LVU302
 1140 0022 7047     		bx	lr
 1141              	.LVL72:
 1142              	.L87:
 492:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     case ADC_INSERTED_CHANNEL:
 493:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         /* external trigger select for inserted channel */
 494:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         ADC_CTL1 &= ~((uint32_t)ADC_CTL1_ETSIC);
 1143              		.loc 1 494 9 view .LVU303
 1144              		.loc 1 494 18 is_stmt 0 view .LVU304
 1145 0024 064B     		ldr	r3, .L89
 1146 0026 D3F80824 		ldr	r2, [r3, #1032]
 1147 002a 22F4E042 		bic	r2, r2, #28672
 1148 002e C3F80824 		str	r2, [r3, #1032]
 495:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         ADC_CTL1 |= (uint32_t)external_trigger_source;
 1149              		.loc 1 495 9 is_stmt 1 view .LVU305
 1150              		.loc 1 495 18 is_stmt 0 view .LVU306
 1151 0032 D3F80824 		ldr	r2, [r3, #1032]
 1152 0036 1143     		orrs	r1, r1, r2
 1153              	.LVL73:
 1154              		.loc 1 495 18 view .LVU307
 1155 0038 C3F80814 		str	r1, [r3, #1032]
 496:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         break;
 1156              		.loc 1 496 9 is_stmt 1 view .LVU308
 497:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     default:
 498:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         break;
 499:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     }
 500:lib/GD32F3x0/Source/gd32f3x0_adc.c **** }
 1157              		.loc 1 500 1 is_stmt 0 view .LVU309
 1158 003c 7047     		bx	lr
 1159              	.L90:
 1160 003e 00BF     		.align	2
 1161              	.L89:
 1162 0040 00200140 		.word	1073815552
 1163              		.cfi_endproc
 1164              	.LFE134:
 1166              		.section	.text.adc_software_trigger_enable,"ax",%progbits
 1167              		.align	1
 1168              		.global	adc_software_trigger_enable
 1169              		.syntax unified
 1170              		.thumb
 1171              		.thumb_func
 1173              	adc_software_trigger_enable:
 1174              	.LVL74:
 1175              	.LFB135:
 501:lib/GD32F3x0/Source/gd32f3x0_adc.c **** 
 502:lib/GD32F3x0/Source/gd32f3x0_adc.c **** /*!
 503:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \brief      enable ADC software trigger
 504:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \param[in]  channel_group: select the channel group
 505:lib/GD32F3x0/Source/gd32f3x0_adc.c ****                 one or more parameters can be selected which is shown as below:
 506:lib/GD32F3x0/Source/gd32f3x0_adc.c ****       \arg        ADC_REGULAR_CHANNEL: regular channel group
 507:lib/GD32F3x0/Source/gd32f3x0_adc.c ****       \arg        ADC_INSERTED_CHANNEL: inserted channel group
 508:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \param[out] none
 509:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \retval     none
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s 			page 31


 510:lib/GD32F3x0/Source/gd32f3x0_adc.c **** */
 511:lib/GD32F3x0/Source/gd32f3x0_adc.c **** void adc_software_trigger_enable(uint8_t channel_group)
 512:lib/GD32F3x0/Source/gd32f3x0_adc.c **** {
 1176              		.loc 1 512 1 is_stmt 1 view -0
 1177              		.cfi_startproc
 1178              		@ args = 0, pretend = 0, frame = 0
 1179              		@ frame_needed = 0, uses_anonymous_args = 0
 1180              		@ link register save eliminated.
 513:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     /* enable regular group channel software trigger */
 514:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     if(RESET != (channel_group & ADC_REGULAR_CHANNEL)) {
 1181              		.loc 1 514 5 view .LVU311
 1182              		.loc 1 514 7 is_stmt 0 view .LVU312
 1183 0000 10F0010F 		tst	r0, #1
 1184 0004 06D0     		beq	.L92
 515:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         ADC_CTL1 |= ADC_CTL1_SWRCST;
 1185              		.loc 1 515 9 is_stmt 1 view .LVU313
 1186              		.loc 1 515 18 is_stmt 0 view .LVU314
 1187 0006 094A     		ldr	r2, .L94
 1188 0008 D2F80834 		ldr	r3, [r2, #1032]
 1189 000c 43F48003 		orr	r3, r3, #4194304
 1190 0010 C2F80834 		str	r3, [r2, #1032]
 1191              	.L92:
 516:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     }
 517:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     /* enable inserted channel group software trigger */
 518:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     if(RESET != (channel_group & ADC_INSERTED_CHANNEL)) {
 1192              		.loc 1 518 5 is_stmt 1 view .LVU315
 1193              		.loc 1 518 7 is_stmt 0 view .LVU316
 1194 0014 10F0020F 		tst	r0, #2
 1195 0018 06D0     		beq	.L91
 519:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         ADC_CTL1 |= ADC_CTL1_SWICST;
 1196              		.loc 1 519 9 is_stmt 1 view .LVU317
 1197              		.loc 1 519 18 is_stmt 0 view .LVU318
 1198 001a 044A     		ldr	r2, .L94
 1199 001c D2F80834 		ldr	r3, [r2, #1032]
 1200 0020 43F40013 		orr	r3, r3, #2097152
 1201 0024 C2F80834 		str	r3, [r2, #1032]
 1202              	.L91:
 520:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     }
 521:lib/GD32F3x0/Source/gd32f3x0_adc.c **** }
 1203              		.loc 1 521 1 view .LVU319
 1204 0028 7047     		bx	lr
 1205              	.L95:
 1206 002a 00BF     		.align	2
 1207              	.L94:
 1208 002c 00200140 		.word	1073815552
 1209              		.cfi_endproc
 1210              	.LFE135:
 1212              		.section	.text.adc_regular_data_read,"ax",%progbits
 1213              		.align	1
 1214              		.global	adc_regular_data_read
 1215              		.syntax unified
 1216              		.thumb
 1217              		.thumb_func
 1219              	adc_regular_data_read:
 1220              	.LFB136:
 522:lib/GD32F3x0/Source/gd32f3x0_adc.c **** 
 523:lib/GD32F3x0/Source/gd32f3x0_adc.c **** /*!
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s 			page 32


 524:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \brief      read ADC regular group data register
 525:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \param[in]  none
 526:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \param[out] none
 527:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \retval     the conversion value
 528:lib/GD32F3x0/Source/gd32f3x0_adc.c **** */
 529:lib/GD32F3x0/Source/gd32f3x0_adc.c **** uint16_t adc_regular_data_read(void)
 530:lib/GD32F3x0/Source/gd32f3x0_adc.c **** {
 1221              		.loc 1 530 1 is_stmt 1 view -0
 1222              		.cfi_startproc
 1223              		@ args = 0, pretend = 0, frame = 0
 1224              		@ frame_needed = 0, uses_anonymous_args = 0
 1225              		@ link register save eliminated.
 531:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     return ((uint16_t)ADC_RDATA);
 1226              		.loc 1 531 5 view .LVU321
 1227              		.loc 1 531 23 is_stmt 0 view .LVU322
 1228 0000 024B     		ldr	r3, .L97
 1229 0002 D3F84C04 		ldr	r0, [r3, #1100]
 532:lib/GD32F3x0/Source/gd32f3x0_adc.c **** }
 1230              		.loc 1 532 1 view .LVU323
 1231 0006 80B2     		uxth	r0, r0
 1232 0008 7047     		bx	lr
 1233              	.L98:
 1234 000a 00BF     		.align	2
 1235              	.L97:
 1236 000c 00200140 		.word	1073815552
 1237              		.cfi_endproc
 1238              	.LFE136:
 1240              		.section	.text.adc_inserted_data_read,"ax",%progbits
 1241              		.align	1
 1242              		.global	adc_inserted_data_read
 1243              		.syntax unified
 1244              		.thumb
 1245              		.thumb_func
 1247              	adc_inserted_data_read:
 1248              	.LVL75:
 1249              	.LFB137:
 533:lib/GD32F3x0/Source/gd32f3x0_adc.c **** 
 534:lib/GD32F3x0/Source/gd32f3x0_adc.c **** /*!
 535:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \brief      read ADC inserted group data register
 536:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \param[in]  inserted_channel: inserted channel select
 537:lib/GD32F3x0/Source/gd32f3x0_adc.c ****                 only one parameter can be selected which is shown as below:
 538:lib/GD32F3x0/Source/gd32f3x0_adc.c ****       \arg        ADC_INSERTED_CHANNEL_0: ADC inserted channel 0
 539:lib/GD32F3x0/Source/gd32f3x0_adc.c ****       \arg        ADC_INSERTED_CHANNEL_1: ADC inserted channel 1
 540:lib/GD32F3x0/Source/gd32f3x0_adc.c ****       \arg        ADC_INSERTED_CHANNEL_2: ADC inserted channel 2
 541:lib/GD32F3x0/Source/gd32f3x0_adc.c ****       \arg        ADC_INSERTED_CHANNEL_3: ADC inserted channel 3
 542:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \param[out] none
 543:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \retval     the conversion value
 544:lib/GD32F3x0/Source/gd32f3x0_adc.c **** */
 545:lib/GD32F3x0/Source/gd32f3x0_adc.c **** uint16_t adc_inserted_data_read(uint8_t inserted_channel)
 546:lib/GD32F3x0/Source/gd32f3x0_adc.c **** {
 1250              		.loc 1 546 1 is_stmt 1 view -0
 1251              		.cfi_startproc
 1252              		@ args = 0, pretend = 0, frame = 0
 1253              		@ frame_needed = 0, uses_anonymous_args = 0
 1254              		@ link register save eliminated.
 547:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     uint32_t idata;
 1255              		.loc 1 547 5 view .LVU325
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s 			page 33


 548:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     /* read the data of the selected channel */
 549:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     switch(inserted_channel) {
 1256              		.loc 1 549 5 view .LVU326
 1257 0000 0328     		cmp	r0, #3
 1258 0002 14D8     		bhi	.L106
 1259 0004 DFE800F0 		tbb	[pc, r0]
 1260              	.L102:
 1261 0008 02       		.byte	(.L105-.L102)/2
 1262 0009 07       		.byte	(.L104-.L102)/2
 1263 000a 0B       		.byte	(.L103-.L102)/2
 1264 000b 0F       		.byte	(.L101-.L102)/2
 1265              		.p2align 1
 1266              	.L105:
 550:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     case ADC_INSERTED_CHANNEL_0:
 551:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         idata = ADC_IDATA0;
 1267              		.loc 1 551 9 view .LVU327
 1268              		.loc 1 551 15 is_stmt 0 view .LVU328
 1269 000c 094B     		ldr	r3, .L107
 1270 000e D3F83C04 		ldr	r0, [r3, #1084]
 1271              	.LVL76:
 552:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         break;
 1272              		.loc 1 552 9 is_stmt 1 view .LVU329
 1273              	.L100:
 553:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     case ADC_INSERTED_CHANNEL_1:
 554:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         idata = ADC_IDATA1;
 555:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         break;
 556:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     case ADC_INSERTED_CHANNEL_2:
 557:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         idata = ADC_IDATA2;
 558:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         break;
 559:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     case ADC_INSERTED_CHANNEL_3:
 560:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         idata = ADC_IDATA3;
 561:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         break;
 562:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     default:
 563:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         idata = 0U;
 564:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         break;
 565:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     }
 566:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     return (uint16_t)idata;
 1274              		.loc 1 566 5 view .LVU330
 567:lib/GD32F3x0/Source/gd32f3x0_adc.c **** }
 1275              		.loc 1 567 1 is_stmt 0 view .LVU331
 1276 0012 80B2     		uxth	r0, r0
 1277              	.LVL77:
 1278              		.loc 1 567 1 view .LVU332
 1279 0014 7047     		bx	lr
 1280              	.LVL78:
 1281              	.L104:
 554:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         break;
 1282              		.loc 1 554 9 is_stmt 1 view .LVU333
 554:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         break;
 1283              		.loc 1 554 15 is_stmt 0 view .LVU334
 1284 0016 074B     		ldr	r3, .L107
 1285 0018 D3F84004 		ldr	r0, [r3, #1088]
 1286              	.LVL79:
 555:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     case ADC_INSERTED_CHANNEL_2:
 1287              		.loc 1 555 9 is_stmt 1 view .LVU335
 1288 001c F9E7     		b	.L100
 1289              	.LVL80:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s 			page 34


 1290              	.L103:
 557:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         break;
 1291              		.loc 1 557 9 view .LVU336
 557:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         break;
 1292              		.loc 1 557 15 is_stmt 0 view .LVU337
 1293 001e 054B     		ldr	r3, .L107
 1294 0020 D3F84404 		ldr	r0, [r3, #1092]
 1295              	.LVL81:
 558:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     case ADC_INSERTED_CHANNEL_3:
 1296              		.loc 1 558 9 is_stmt 1 view .LVU338
 1297 0024 F5E7     		b	.L100
 1298              	.LVL82:
 1299              	.L101:
 560:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         break;
 1300              		.loc 1 560 9 view .LVU339
 560:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         break;
 1301              		.loc 1 560 15 is_stmt 0 view .LVU340
 1302 0026 034B     		ldr	r3, .L107
 1303 0028 D3F84804 		ldr	r0, [r3, #1096]
 1304              	.LVL83:
 561:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     default:
 1305              		.loc 1 561 9 is_stmt 1 view .LVU341
 1306 002c F1E7     		b	.L100
 1307              	.LVL84:
 1308              	.L106:
 549:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     case ADC_INSERTED_CHANNEL_0:
 1309              		.loc 1 549 5 is_stmt 0 view .LVU342
 1310 002e 0020     		movs	r0, #0
 1311              	.LVL85:
 549:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     case ADC_INSERTED_CHANNEL_0:
 1312              		.loc 1 549 5 view .LVU343
 1313 0030 EFE7     		b	.L100
 1314              	.L108:
 1315 0032 00BF     		.align	2
 1316              	.L107:
 1317 0034 00200140 		.word	1073815552
 1318              		.cfi_endproc
 1319              	.LFE137:
 1321              		.section	.text.adc_watchdog_single_channel_enable,"ax",%progbits
 1322              		.align	1
 1323              		.global	adc_watchdog_single_channel_enable
 1324              		.syntax unified
 1325              		.thumb
 1326              		.thumb_func
 1328              	adc_watchdog_single_channel_enable:
 1329              	.LVL86:
 1330              	.LFB138:
 568:lib/GD32F3x0/Source/gd32f3x0_adc.c **** 
 569:lib/GD32F3x0/Source/gd32f3x0_adc.c **** /*!
 570:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \brief      configure ADC analog watchdog single channel
 571:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \param[in]  channel: the selected ADC channel
 572:lib/GD32F3x0/Source/gd32f3x0_adc.c ****                 only one parameter can be selected which is shown as below:
 573:lib/GD32F3x0/Source/gd32f3x0_adc.c ****       \arg        ADC_CHANNEL_x(x=0..18): ADC Channelx
 574:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \param[out] none
 575:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \retval     none
 576:lib/GD32F3x0/Source/gd32f3x0_adc.c **** */
 577:lib/GD32F3x0/Source/gd32f3x0_adc.c **** void adc_watchdog_single_channel_enable(uint8_t channel)
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s 			page 35


 578:lib/GD32F3x0/Source/gd32f3x0_adc.c **** {
 1331              		.loc 1 578 1 is_stmt 1 view -0
 1332              		.cfi_startproc
 1333              		@ args = 0, pretend = 0, frame = 0
 1334              		@ frame_needed = 0, uses_anonymous_args = 0
 1335              		@ link register save eliminated.
 579:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     ADC_CTL0 &= (uint32_t)~(ADC_CTL0_RWDEN | ADC_CTL0_IWDEN | ADC_CTL0_WDSC | ADC_CTL0_WDCHSEL);
 1336              		.loc 1 579 5 view .LVU345
 1337              		.loc 1 579 14 is_stmt 0 view .LVU346
 1338 0000 0A4B     		ldr	r3, .L110
 1339 0002 D3F80424 		ldr	r2, [r3, #1028]
 1340 0006 0A49     		ldr	r1, .L110+4
 1341 0008 1140     		ands	r1, r1, r2
 1342 000a C3F80414 		str	r1, [r3, #1028]
 580:lib/GD32F3x0/Source/gd32f3x0_adc.c **** 
 581:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     ADC_CTL0 |= (uint32_t)channel;
 1343              		.loc 1 581 5 is_stmt 1 view .LVU347
 1344              		.loc 1 581 14 is_stmt 0 view .LVU348
 1345 000e D3F80424 		ldr	r2, [r3, #1028]
 1346 0012 0243     		orrs	r2, r2, r0
 1347 0014 C3F80424 		str	r2, [r3, #1028]
 582:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     ADC_CTL0 |= (uint32_t)(ADC_CTL0_RWDEN | ADC_CTL0_IWDEN | ADC_CTL0_WDSC);
 1348              		.loc 1 582 5 is_stmt 1 view .LVU349
 1349              		.loc 1 582 14 is_stmt 0 view .LVU350
 1350 0018 D3F80424 		ldr	r2, [r3, #1028]
 1351 001c 42F44002 		orr	r2, r2, #12582912
 1352 0020 42F40072 		orr	r2, r2, #512
 1353 0024 C3F80424 		str	r2, [r3, #1028]
 583:lib/GD32F3x0/Source/gd32f3x0_adc.c **** }
 1354              		.loc 1 583 1 view .LVU351
 1355 0028 7047     		bx	lr
 1356              	.L111:
 1357 002a 00BF     		.align	2
 1358              	.L110:
 1359 002c 00200140 		.word	1073815552
 1360 0030 E0FD3FFF 		.word	-12583456
 1361              		.cfi_endproc
 1362              	.LFE138:
 1364              		.section	.text.adc_watchdog_group_channel_enable,"ax",%progbits
 1365              		.align	1
 1366              		.global	adc_watchdog_group_channel_enable
 1367              		.syntax unified
 1368              		.thumb
 1369              		.thumb_func
 1371              	adc_watchdog_group_channel_enable:
 1372              	.LVL87:
 1373              	.LFB139:
 584:lib/GD32F3x0/Source/gd32f3x0_adc.c **** 
 585:lib/GD32F3x0/Source/gd32f3x0_adc.c **** /*!
 586:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \brief      configure ADC analog watchdog group channel
 587:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \param[in]  channel_group: the channel group use analog watchdog
 588:lib/GD32F3x0/Source/gd32f3x0_adc.c ****                 only one parameter can be selected which is shown as below:
 589:lib/GD32F3x0/Source/gd32f3x0_adc.c ****       \arg        ADC_REGULAR_CHANNEL: regular channel group
 590:lib/GD32F3x0/Source/gd32f3x0_adc.c ****       \arg        ADC_INSERTED_CHANNEL: inserted channel group
 591:lib/GD32F3x0/Source/gd32f3x0_adc.c ****       \arg        ADC_REGULAR_INSERTED_CHANNEL: both regular and inserted group
 592:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \param[out] none
 593:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \retval     none
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s 			page 36


 594:lib/GD32F3x0/Source/gd32f3x0_adc.c **** */
 595:lib/GD32F3x0/Source/gd32f3x0_adc.c **** void adc_watchdog_group_channel_enable(uint8_t channel_group)
 596:lib/GD32F3x0/Source/gd32f3x0_adc.c **** {
 1374              		.loc 1 596 1 is_stmt 1 view -0
 1375              		.cfi_startproc
 1376              		@ args = 0, pretend = 0, frame = 0
 1377              		@ frame_needed = 0, uses_anonymous_args = 0
 1378              		@ link register save eliminated.
 597:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     ADC_CTL0 &= (uint32_t)~(ADC_CTL0_RWDEN | ADC_CTL0_IWDEN | ADC_CTL0_WDSC);
 1379              		.loc 1 597 5 view .LVU353
 1380              		.loc 1 597 14 is_stmt 0 view .LVU354
 1381 0000 134A     		ldr	r2, .L117
 1382 0002 D2F80434 		ldr	r3, [r2, #1028]
 1383 0006 23F44003 		bic	r3, r3, #12582912
 1384 000a 23F40073 		bic	r3, r3, #512
 1385 000e C2F80434 		str	r3, [r2, #1028]
 598:lib/GD32F3x0/Source/gd32f3x0_adc.c **** 
 599:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     /* select the group */
 600:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     switch(channel_group) {
 1386              		.loc 1 600 5 is_stmt 1 view .LVU355
 1387 0012 0228     		cmp	r0, #2
 1388 0014 0BD0     		beq	.L113
 1389 0016 0328     		cmp	r0, #3
 1390 0018 11D0     		beq	.L114
 1391 001a 0128     		cmp	r0, #1
 1392 001c 00D0     		beq	.L116
 1393              	.L112:
 601:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     case ADC_REGULAR_CHANNEL:
 602:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         ADC_CTL0 |= (uint32_t)ADC_CTL0_RWDEN;
 603:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         break;
 604:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     case ADC_INSERTED_CHANNEL:
 605:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         ADC_CTL0 |= (uint32_t)ADC_CTL0_IWDEN;
 606:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         break;
 607:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     case ADC_REGULAR_INSERTED_CHANNEL:
 608:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         ADC_CTL0 |= (uint32_t)(ADC_CTL0_RWDEN | ADC_CTL0_IWDEN);
 609:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         break;
 610:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     default:
 611:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         break;
 612:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     }
 613:lib/GD32F3x0/Source/gd32f3x0_adc.c **** }
 1394              		.loc 1 613 1 is_stmt 0 view .LVU356
 1395 001e 7047     		bx	lr
 1396              	.L116:
 602:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         break;
 1397              		.loc 1 602 9 is_stmt 1 view .LVU357
 602:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         break;
 1398              		.loc 1 602 18 is_stmt 0 view .LVU358
 1399 0020 D2F80434 		ldr	r3, [r2, #1028]
 1400 0024 43F40003 		orr	r3, r3, #8388608
 1401 0028 C2F80434 		str	r3, [r2, #1028]
 603:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     case ADC_INSERTED_CHANNEL:
 1402              		.loc 1 603 9 is_stmt 1 view .LVU359
 1403 002c 7047     		bx	lr
 1404              	.L113:
 605:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         break;
 1405              		.loc 1 605 9 view .LVU360
 605:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         break;
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s 			page 37


 1406              		.loc 1 605 18 is_stmt 0 view .LVU361
 1407 002e 084A     		ldr	r2, .L117
 1408 0030 D2F80434 		ldr	r3, [r2, #1028]
 1409 0034 43F48003 		orr	r3, r3, #4194304
 1410 0038 C2F80434 		str	r3, [r2, #1028]
 606:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     case ADC_REGULAR_INSERTED_CHANNEL:
 1411              		.loc 1 606 9 is_stmt 1 view .LVU362
 1412 003c 7047     		bx	lr
 1413              	.L114:
 608:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         break;
 1414              		.loc 1 608 9 view .LVU363
 608:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         break;
 1415              		.loc 1 608 18 is_stmt 0 view .LVU364
 1416 003e 044A     		ldr	r2, .L117
 1417 0040 D2F80434 		ldr	r3, [r2, #1028]
 1418 0044 43F44003 		orr	r3, r3, #12582912
 1419 0048 C2F80434 		str	r3, [r2, #1028]
 609:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     default:
 1420              		.loc 1 609 9 is_stmt 1 view .LVU365
 1421              		.loc 1 613 1 is_stmt 0 view .LVU366
 1422 004c E7E7     		b	.L112
 1423              	.L118:
 1424 004e 00BF     		.align	2
 1425              	.L117:
 1426 0050 00200140 		.word	1073815552
 1427              		.cfi_endproc
 1428              	.LFE139:
 1430              		.section	.text.adc_watchdog_disable,"ax",%progbits
 1431              		.align	1
 1432              		.global	adc_watchdog_disable
 1433              		.syntax unified
 1434              		.thumb
 1435              		.thumb_func
 1437              	adc_watchdog_disable:
 1438              	.LFB140:
 614:lib/GD32F3x0/Source/gd32f3x0_adc.c **** 
 615:lib/GD32F3x0/Source/gd32f3x0_adc.c **** /*!
 616:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \brief      disable ADC analog watchdog
 617:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \param[in]  none
 618:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \param[out] none
 619:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \retval     none
 620:lib/GD32F3x0/Source/gd32f3x0_adc.c **** */
 621:lib/GD32F3x0/Source/gd32f3x0_adc.c **** void adc_watchdog_disable(void)
 622:lib/GD32F3x0/Source/gd32f3x0_adc.c **** {
 1439              		.loc 1 622 1 is_stmt 1 view -0
 1440              		.cfi_startproc
 1441              		@ args = 0, pretend = 0, frame = 0
 1442              		@ frame_needed = 0, uses_anonymous_args = 0
 1443              		@ link register save eliminated.
 623:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     ADC_CTL0 &= (uint32_t)~(ADC_CTL0_RWDEN | ADC_CTL0_IWDEN | ADC_CTL0_WDSC | ADC_CTL0_WDCHSEL);
 1444              		.loc 1 623 5 view .LVU368
 1445              		.loc 1 623 14 is_stmt 0 view .LVU369
 1446 0000 034A     		ldr	r2, .L120
 1447 0002 D2F80414 		ldr	r1, [r2, #1028]
 1448 0006 034B     		ldr	r3, .L120+4
 1449 0008 0B40     		ands	r3, r3, r1
 1450 000a C2F80434 		str	r3, [r2, #1028]
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s 			page 38


 624:lib/GD32F3x0/Source/gd32f3x0_adc.c **** }
 1451              		.loc 1 624 1 view .LVU370
 1452 000e 7047     		bx	lr
 1453              	.L121:
 1454              		.align	2
 1455              	.L120:
 1456 0010 00200140 		.word	1073815552
 1457 0014 E0FD3FFF 		.word	-12583456
 1458              		.cfi_endproc
 1459              	.LFE140:
 1461              		.section	.text.adc_watchdog_threshold_config,"ax",%progbits
 1462              		.align	1
 1463              		.global	adc_watchdog_threshold_config
 1464              		.syntax unified
 1465              		.thumb
 1466              		.thumb_func
 1468              	adc_watchdog_threshold_config:
 1469              	.LVL88:
 1470              	.LFB141:
 625:lib/GD32F3x0/Source/gd32f3x0_adc.c **** 
 626:lib/GD32F3x0/Source/gd32f3x0_adc.c **** /*!
 627:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \brief      configure ADC analog watchdog threshold
 628:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \param[in]  low_threshold: analog watchdog low threshold,0..4095
 629:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \param[in]  high_threshold: analog watchdog high threshold,0..4095
 630:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \param[out] none
 631:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \retval     none
 632:lib/GD32F3x0/Source/gd32f3x0_adc.c **** */
 633:lib/GD32F3x0/Source/gd32f3x0_adc.c **** void adc_watchdog_threshold_config(uint16_t low_threshold, uint16_t high_threshold)
 634:lib/GD32F3x0/Source/gd32f3x0_adc.c **** {
 1471              		.loc 1 634 1 is_stmt 1 view -0
 1472              		.cfi_startproc
 1473              		@ args = 0, pretend = 0, frame = 0
 1474              		@ frame_needed = 0, uses_anonymous_args = 0
 1475              		@ link register save eliminated.
 635:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     ADC_WDLT = (uint32_t)WDLT_WDLT(low_threshold);
 1476              		.loc 1 635 5 view .LVU372
 1477              		.loc 1 635 16 is_stmt 0 view .LVU373
 1478 0000 C0F30B00 		ubfx	r0, r0, #0, #12
 1479              	.LVL89:
 1480              		.loc 1 635 14 view .LVU374
 1481 0004 034B     		ldr	r3, .L123
 1482 0006 C3F82804 		str	r0, [r3, #1064]
 636:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     ADC_WDHT = (uint32_t)WDHT_WDHT(high_threshold);
 1483              		.loc 1 636 5 is_stmt 1 view .LVU375
 1484              		.loc 1 636 16 is_stmt 0 view .LVU376
 1485 000a C1F30B01 		ubfx	r1, r1, #0, #12
 1486              	.LVL90:
 1487              		.loc 1 636 14 view .LVU377
 1488 000e C3F82414 		str	r1, [r3, #1060]
 637:lib/GD32F3x0/Source/gd32f3x0_adc.c **** }
 1489              		.loc 1 637 1 view .LVU378
 1490 0012 7047     		bx	lr
 1491              	.L124:
 1492              		.align	2
 1493              	.L123:
 1494 0014 00200140 		.word	1073815552
 1495              		.cfi_endproc
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s 			page 39


 1496              	.LFE141:
 1498              		.section	.text.adc_resolution_config,"ax",%progbits
 1499              		.align	1
 1500              		.global	adc_resolution_config
 1501              		.syntax unified
 1502              		.thumb
 1503              		.thumb_func
 1505              	adc_resolution_config:
 1506              	.LVL91:
 1507              	.LFB142:
 638:lib/GD32F3x0/Source/gd32f3x0_adc.c **** 
 639:lib/GD32F3x0/Source/gd32f3x0_adc.c **** /*!
 640:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \brief      configure ADC resolution
 641:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \param[in]  resolution: ADC resolution
 642:lib/GD32F3x0/Source/gd32f3x0_adc.c ****                 only one parameter can be selected which is shown as below:
 643:lib/GD32F3x0/Source/gd32f3x0_adc.c ****       \arg        ADC_RESOLUTION_12B: 12-bit ADC resolution
 644:lib/GD32F3x0/Source/gd32f3x0_adc.c ****       \arg        ADC_RESOLUTION_10B: 10-bit ADC resolution
 645:lib/GD32F3x0/Source/gd32f3x0_adc.c ****       \arg        ADC_RESOLUTION_8B: 8-bit ADC resolution
 646:lib/GD32F3x0/Source/gd32f3x0_adc.c ****       \arg        ADC_RESOLUTION_6B: 6-bit ADC resolution
 647:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \param[out] none
 648:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \retval     none
 649:lib/GD32F3x0/Source/gd32f3x0_adc.c **** */
 650:lib/GD32F3x0/Source/gd32f3x0_adc.c **** void adc_resolution_config(uint32_t resolution)
 651:lib/GD32F3x0/Source/gd32f3x0_adc.c **** {
 1508              		.loc 1 651 1 is_stmt 1 view -0
 1509              		.cfi_startproc
 1510              		@ args = 0, pretend = 0, frame = 0
 1511              		@ frame_needed = 0, uses_anonymous_args = 0
 1512              		@ link register save eliminated.
 652:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     ADC_CTL0 &= ~((uint32_t)ADC_CTL0_DRES);
 1513              		.loc 1 652 5 view .LVU380
 1514              		.loc 1 652 14 is_stmt 0 view .LVU381
 1515 0000 064B     		ldr	r3, .L126
 1516 0002 D3F80414 		ldr	r1, [r3, #1028]
 1517 0006 21F04071 		bic	r1, r1, #50331648
 1518 000a C3F80414 		str	r1, [r3, #1028]
 653:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     ADC_CTL0 |= (uint32_t)resolution;
 1519              		.loc 1 653 5 is_stmt 1 view .LVU382
 1520              		.loc 1 653 14 is_stmt 0 view .LVU383
 1521 000e D3F80424 		ldr	r2, [r3, #1028]
 1522 0012 0243     		orrs	r2, r2, r0
 1523 0014 C3F80424 		str	r2, [r3, #1028]
 654:lib/GD32F3x0/Source/gd32f3x0_adc.c **** }
 1524              		.loc 1 654 1 view .LVU384
 1525 0018 7047     		bx	lr
 1526              	.L127:
 1527 001a 00BF     		.align	2
 1528              	.L126:
 1529 001c 00200140 		.word	1073815552
 1530              		.cfi_endproc
 1531              	.LFE142:
 1533              		.section	.text.adc_oversample_mode_config,"ax",%progbits
 1534              		.align	1
 1535              		.global	adc_oversample_mode_config
 1536              		.syntax unified
 1537              		.thumb
 1538              		.thumb_func
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s 			page 40


 1540              	adc_oversample_mode_config:
 1541              	.LVL92:
 1542              	.LFB143:
 655:lib/GD32F3x0/Source/gd32f3x0_adc.c **** 
 656:lib/GD32F3x0/Source/gd32f3x0_adc.c **** /*!
 657:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \brief      configure ADC oversample mode
 658:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \param[in]  mode: ADC oversampling mode
 659:lib/GD32F3x0/Source/gd32f3x0_adc.c ****                 only one parameter can be selected which is shown as below:
 660:lib/GD32F3x0/Source/gd32f3x0_adc.c ****       \arg        ADC_OVERSAMPLING_ALL_CONVERT: all oversampled conversions for a channel are done 
 661:lib/GD32F3x0/Source/gd32f3x0_adc.c ****       \arg        ADC_OVERSAMPLING_ONE_CONVERT: each oversampled conversion for a channel needs a t
 662:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \param[in]  shift: ADC oversampling shift
 663:lib/GD32F3x0/Source/gd32f3x0_adc.c ****                 only one parameter can be selected which is shown as below:
 664:lib/GD32F3x0/Source/gd32f3x0_adc.c ****       \arg        ADC_OVERSAMPLING_SHIFT_NONE: no oversampling shift
 665:lib/GD32F3x0/Source/gd32f3x0_adc.c ****       \arg        ADC_OVERSAMPLING_SHIFT_1B: 1-bit oversampling shift
 666:lib/GD32F3x0/Source/gd32f3x0_adc.c ****       \arg        ADC_OVERSAMPLING_SHIFT_2B: 2-bit oversampling shift
 667:lib/GD32F3x0/Source/gd32f3x0_adc.c ****       \arg        ADC_OVERSAMPLING_SHIFT_3B: 3-bit oversampling shift
 668:lib/GD32F3x0/Source/gd32f3x0_adc.c ****       \arg        ADC_OVERSAMPLING_SHIFT_4B: 3-bit oversampling shift
 669:lib/GD32F3x0/Source/gd32f3x0_adc.c ****       \arg        ADC_OVERSAMPLING_SHIFT_5B: 5-bit oversampling shift
 670:lib/GD32F3x0/Source/gd32f3x0_adc.c ****       \arg        ADC_OVERSAMPLING_SHIFT_6B: 6-bit oversampling shift
 671:lib/GD32F3x0/Source/gd32f3x0_adc.c ****       \arg        ADC_OVERSAMPLING_SHIFT_7B: 7-bit oversampling shift
 672:lib/GD32F3x0/Source/gd32f3x0_adc.c ****       \arg        ADC_OVERSAMPLING_SHIFT_8B: 8-bit oversampling shift
 673:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \param[in]  ratio: ADC oversampling ratio
 674:lib/GD32F3x0/Source/gd32f3x0_adc.c ****                 only one parameter can be selected which is shown as below:
 675:lib/GD32F3x0/Source/gd32f3x0_adc.c ****       \arg        ADC_OVERSAMPLING_RATIO_MUL2: oversampling ratio multiple 2
 676:lib/GD32F3x0/Source/gd32f3x0_adc.c ****       \arg        ADC_OVERSAMPLING_RATIO_MUL4: oversampling ratio multiple 4
 677:lib/GD32F3x0/Source/gd32f3x0_adc.c ****       \arg        ADC_OVERSAMPLING_RATIO_MUL8: oversampling ratio multiple 8
 678:lib/GD32F3x0/Source/gd32f3x0_adc.c ****       \arg        ADC_OVERSAMPLING_RATIO_MUL16: oversampling ratio multiple 16
 679:lib/GD32F3x0/Source/gd32f3x0_adc.c ****       \arg        ADC_OVERSAMPLING_RATIO_MUL32: oversampling ratio multiple 32
 680:lib/GD32F3x0/Source/gd32f3x0_adc.c ****       \arg        ADC_OVERSAMPLING_RATIO_MUL64: oversampling ratio multiple 64
 681:lib/GD32F3x0/Source/gd32f3x0_adc.c ****       \arg        ADC_OVERSAMPLING_RATIO_MUL128: oversampling ratio multiple 128
 682:lib/GD32F3x0/Source/gd32f3x0_adc.c ****       \arg        ADC_OVERSAMPLING_RATIO_MUL256: oversampling ratio multiple 256
 683:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \param[out] none
 684:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \retval     none
 685:lib/GD32F3x0/Source/gd32f3x0_adc.c **** */
 686:lib/GD32F3x0/Source/gd32f3x0_adc.c **** void adc_oversample_mode_config(uint8_t mode, uint16_t shift, uint8_t ratio)
 687:lib/GD32F3x0/Source/gd32f3x0_adc.c **** {
 1543              		.loc 1 687 1 is_stmt 1 view -0
 1544              		.cfi_startproc
 1545              		@ args = 0, pretend = 0, frame = 0
 1546              		@ frame_needed = 0, uses_anonymous_args = 0
 1547              		@ link register save eliminated.
 688:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     /* configure ADC oversampling mode */
 689:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     if(ADC_OVERSAMPLING_ONE_CONVERT == mode) {
 1548              		.loc 1 689 5 view .LVU386
 1549              		.loc 1 689 7 is_stmt 0 view .LVU387
 1550 0000 0128     		cmp	r0, #1
 1551 0002 14D0     		beq	.L131
 690:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         ADC_OVSAMPCTL |= (uint32_t)ADC_OVSAMPCTL_TOVS;
 691:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     } else {
 692:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         ADC_OVSAMPCTL &= ~((uint32_t)ADC_OVSAMPCTL_TOVS);
 1552              		.loc 1 692 9 is_stmt 1 view .LVU388
 1553              		.loc 1 692 23 is_stmt 0 view .LVU389
 1554 0004 0E48     		ldr	r0, .L132
 1555              	.LVL93:
 1556              		.loc 1 692 23 view .LVU390
 1557 0006 D0F88034 		ldr	r3, [r0, #1152]
 1558 000a 23F40073 		bic	r3, r3, #512
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s 			page 41


 1559 000e C0F88034 		str	r3, [r0, #1152]
 1560              	.L130:
 693:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     }
 694:lib/GD32F3x0/Source/gd32f3x0_adc.c **** 
 695:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     /* configure the shift and ratio */
 696:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     ADC_OVSAMPCTL &= ~((uint32_t)(ADC_OVSAMPCTL_OVSR | ADC_OVSAMPCTL_OVSS));
 1561              		.loc 1 696 5 is_stmt 1 view .LVU391
 1562              		.loc 1 696 19 is_stmt 0 view .LVU392
 1563 0012 0B4B     		ldr	r3, .L132
 1564 0014 D3F88004 		ldr	r0, [r3, #1152]
 1565 0018 20F4FE70 		bic	r0, r0, #508
 1566 001c C3F88004 		str	r0, [r3, #1152]
 697:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     ADC_OVSAMPCTL |= ((uint32_t)shift | (uint32_t)ratio);
 1567              		.loc 1 697 5 is_stmt 1 view .LVU393
 1568              		.loc 1 697 19 is_stmt 0 view .LVU394
 1569 0020 D3F88004 		ldr	r0, [r3, #1152]
 1570              		.loc 1 697 39 view .LVU395
 1571 0024 1143     		orrs	r1, r1, r2
 1572              	.LVL94:
 1573              		.loc 1 697 19 view .LVU396
 1574 0026 0143     		orrs	r1, r1, r0
 1575 0028 C3F88014 		str	r1, [r3, #1152]
 698:lib/GD32F3x0/Source/gd32f3x0_adc.c **** }
 1576              		.loc 1 698 1 view .LVU397
 1577 002c 7047     		bx	lr
 1578              	.LVL95:
 1579              	.L131:
 690:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     } else {
 1580              		.loc 1 690 9 is_stmt 1 view .LVU398
 690:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     } else {
 1581              		.loc 1 690 23 is_stmt 0 view .LVU399
 1582 002e 0448     		ldr	r0, .L132
 1583              	.LVL96:
 690:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     } else {
 1584              		.loc 1 690 23 view .LVU400
 1585 0030 D0F88034 		ldr	r3, [r0, #1152]
 1586 0034 43F40073 		orr	r3, r3, #512
 1587 0038 C0F88034 		str	r3, [r0, #1152]
 1588 003c E9E7     		b	.L130
 1589              	.L133:
 1590 003e 00BF     		.align	2
 1591              	.L132:
 1592 0040 00200140 		.word	1073815552
 1593              		.cfi_endproc
 1594              	.LFE143:
 1596              		.section	.text.adc_oversample_mode_enable,"ax",%progbits
 1597              		.align	1
 1598              		.global	adc_oversample_mode_enable
 1599              		.syntax unified
 1600              		.thumb
 1601              		.thumb_func
 1603              	adc_oversample_mode_enable:
 1604              	.LFB144:
 699:lib/GD32F3x0/Source/gd32f3x0_adc.c **** 
 700:lib/GD32F3x0/Source/gd32f3x0_adc.c **** /*!
 701:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \brief      enable ADC oversample mode
 702:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \param[in]  none
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s 			page 42


 703:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \param[out] none
 704:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \retval     none
 705:lib/GD32F3x0/Source/gd32f3x0_adc.c **** */
 706:lib/GD32F3x0/Source/gd32f3x0_adc.c **** void adc_oversample_mode_enable(void)
 707:lib/GD32F3x0/Source/gd32f3x0_adc.c **** {
 1605              		.loc 1 707 1 is_stmt 1 view -0
 1606              		.cfi_startproc
 1607              		@ args = 0, pretend = 0, frame = 0
 1608              		@ frame_needed = 0, uses_anonymous_args = 0
 1609              		@ link register save eliminated.
 708:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     ADC_OVSAMPCTL |= ADC_OVSAMPCTL_OVSEN;
 1610              		.loc 1 708 5 view .LVU402
 1611              		.loc 1 708 19 is_stmt 0 view .LVU403
 1612 0000 034A     		ldr	r2, .L135
 1613 0002 D2F88034 		ldr	r3, [r2, #1152]
 1614 0006 43F00103 		orr	r3, r3, #1
 1615 000a C2F88034 		str	r3, [r2, #1152]
 709:lib/GD32F3x0/Source/gd32f3x0_adc.c **** }
 1616              		.loc 1 709 1 view .LVU404
 1617 000e 7047     		bx	lr
 1618              	.L136:
 1619              		.align	2
 1620              	.L135:
 1621 0010 00200140 		.word	1073815552
 1622              		.cfi_endproc
 1623              	.LFE144:
 1625              		.section	.text.adc_oversample_mode_disable,"ax",%progbits
 1626              		.align	1
 1627              		.global	adc_oversample_mode_disable
 1628              		.syntax unified
 1629              		.thumb
 1630              		.thumb_func
 1632              	adc_oversample_mode_disable:
 1633              	.LFB145:
 710:lib/GD32F3x0/Source/gd32f3x0_adc.c **** 
 711:lib/GD32F3x0/Source/gd32f3x0_adc.c **** /*!
 712:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \brief      disable ADC oversample mode
 713:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \param[in]  none
 714:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \param[out] none
 715:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \retval     none
 716:lib/GD32F3x0/Source/gd32f3x0_adc.c **** */
 717:lib/GD32F3x0/Source/gd32f3x0_adc.c **** void adc_oversample_mode_disable(void)
 718:lib/GD32F3x0/Source/gd32f3x0_adc.c **** {
 1634              		.loc 1 718 1 is_stmt 1 view -0
 1635              		.cfi_startproc
 1636              		@ args = 0, pretend = 0, frame = 0
 1637              		@ frame_needed = 0, uses_anonymous_args = 0
 1638              		@ link register save eliminated.
 719:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     ADC_OVSAMPCTL &= ~((uint32_t)ADC_OVSAMPCTL_OVSEN);
 1639              		.loc 1 719 5 view .LVU406
 1640              		.loc 1 719 19 is_stmt 0 view .LVU407
 1641 0000 034A     		ldr	r2, .L138
 1642 0002 D2F88034 		ldr	r3, [r2, #1152]
 1643 0006 23F00103 		bic	r3, r3, #1
 1644 000a C2F88034 		str	r3, [r2, #1152]
 720:lib/GD32F3x0/Source/gd32f3x0_adc.c **** }
 1645              		.loc 1 720 1 view .LVU408
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s 			page 43


 1646 000e 7047     		bx	lr
 1647              	.L139:
 1648              		.align	2
 1649              	.L138:
 1650 0010 00200140 		.word	1073815552
 1651              		.cfi_endproc
 1652              	.LFE145:
 1654              		.section	.text.adc_flag_get,"ax",%progbits
 1655              		.align	1
 1656              		.global	adc_flag_get
 1657              		.syntax unified
 1658              		.thumb
 1659              		.thumb_func
 1661              	adc_flag_get:
 1662              	.LVL97:
 1663              	.LFB146:
 721:lib/GD32F3x0/Source/gd32f3x0_adc.c **** 
 722:lib/GD32F3x0/Source/gd32f3x0_adc.c **** /*!
 723:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \brief      get the ADC flag bits
 724:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \param[in]  flag: the adc flag bits
 725:lib/GD32F3x0/Source/gd32f3x0_adc.c ****                 only one parameter can be selected which is shown as below:
 726:lib/GD32F3x0/Source/gd32f3x0_adc.c ****       \arg        ADC_FLAG_WDE: analog watchdog event flag
 727:lib/GD32F3x0/Source/gd32f3x0_adc.c ****       \arg        ADC_FLAG_EOC: end of group conversion flag
 728:lib/GD32F3x0/Source/gd32f3x0_adc.c ****       \arg        ADC_FLAG_EOIC: end of inserted group conversion flag
 729:lib/GD32F3x0/Source/gd32f3x0_adc.c ****       \arg        ADC_FLAG_STIC: start flag of inserted channel group
 730:lib/GD32F3x0/Source/gd32f3x0_adc.c ****       \arg        ADC_FLAG_STRC: start flag of regular channel group
 731:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \param[out] none
 732:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \retval     FlagStatus: SET or RESET
 733:lib/GD32F3x0/Source/gd32f3x0_adc.c **** */
 734:lib/GD32F3x0/Source/gd32f3x0_adc.c **** FlagStatus adc_flag_get(uint32_t flag)
 735:lib/GD32F3x0/Source/gd32f3x0_adc.c **** {
 1664              		.loc 1 735 1 is_stmt 1 view -0
 1665              		.cfi_startproc
 1666              		@ args = 0, pretend = 0, frame = 0
 1667              		@ frame_needed = 0, uses_anonymous_args = 0
 1668              		@ link register save eliminated.
 736:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     FlagStatus reval = RESET;
 1669              		.loc 1 736 5 view .LVU410
 737:lib/GD32F3x0/Source/gd32f3x0_adc.c **** 
 738:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     if(ADC_STAT & flag) {
 1670              		.loc 1 738 5 view .LVU411
 1671              		.loc 1 738 8 is_stmt 0 view .LVU412
 1672 0000 044B     		ldr	r3, .L143
 1673 0002 D3F80034 		ldr	r3, [r3, #1024]
 1674              		.loc 1 738 7 view .LVU413
 1675 0006 0342     		tst	r3, r0
 1676 0008 01D1     		bne	.L142
 736:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     FlagStatus reval = RESET;
 1677              		.loc 1 736 16 view .LVU414
 1678 000a 0020     		movs	r0, #0
 1679              	.LVL98:
 736:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     FlagStatus reval = RESET;
 1680              		.loc 1 736 16 view .LVU415
 1681 000c 7047     		bx	lr
 1682              	.LVL99:
 1683              	.L142:
 739:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         reval = SET;
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s 			page 44


 1684              		.loc 1 739 15 view .LVU416
 1685 000e 0120     		movs	r0, #1
 1686              	.LVL100:
 740:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     }
 741:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     return reval;
 1687              		.loc 1 741 5 is_stmt 1 view .LVU417
 742:lib/GD32F3x0/Source/gd32f3x0_adc.c **** }
 1688              		.loc 1 742 1 is_stmt 0 view .LVU418
 1689 0010 7047     		bx	lr
 1690              	.L144:
 1691 0012 00BF     		.align	2
 1692              	.L143:
 1693 0014 00200140 		.word	1073815552
 1694              		.cfi_endproc
 1695              	.LFE146:
 1697              		.section	.text.adc_flag_clear,"ax",%progbits
 1698              		.align	1
 1699              		.global	adc_flag_clear
 1700              		.syntax unified
 1701              		.thumb
 1702              		.thumb_func
 1704              	adc_flag_clear:
 1705              	.LVL101:
 1706              	.LFB147:
 743:lib/GD32F3x0/Source/gd32f3x0_adc.c **** 
 744:lib/GD32F3x0/Source/gd32f3x0_adc.c **** /*!
 745:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \brief      clear the ADC flag
 746:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \param[in]  flag: the adc flag
 747:lib/GD32F3x0/Source/gd32f3x0_adc.c ****                 one or more parameters can be selected which is shown as below:
 748:lib/GD32F3x0/Source/gd32f3x0_adc.c ****       \arg        ADC_FLAG_WDE: analog watchdog event flag
 749:lib/GD32F3x0/Source/gd32f3x0_adc.c ****       \arg        ADC_FLAG_EOC: end of group conversion flag
 750:lib/GD32F3x0/Source/gd32f3x0_adc.c ****       \arg        ADC_FLAG_EOIC: end of inserted group conversion flag
 751:lib/GD32F3x0/Source/gd32f3x0_adc.c ****       \arg        ADC_FLAG_STIC: start flag of inserted channel group
 752:lib/GD32F3x0/Source/gd32f3x0_adc.c ****       \arg        ADC_FLAG_STRC: start flag of regular channel group
 753:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \param[out] none
 754:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \retval     none
 755:lib/GD32F3x0/Source/gd32f3x0_adc.c **** */
 756:lib/GD32F3x0/Source/gd32f3x0_adc.c **** void adc_flag_clear(uint32_t flag)
 757:lib/GD32F3x0/Source/gd32f3x0_adc.c **** {
 1707              		.loc 1 757 1 is_stmt 1 view -0
 1708              		.cfi_startproc
 1709              		@ args = 0, pretend = 0, frame = 0
 1710              		@ frame_needed = 0, uses_anonymous_args = 0
 1711              		@ link register save eliminated.
 758:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     ADC_STAT &= ~((uint32_t)flag);
 1712              		.loc 1 758 5 view .LVU420
 1713              		.loc 1 758 14 is_stmt 0 view .LVU421
 1714 0000 034A     		ldr	r2, .L146
 1715 0002 D2F80034 		ldr	r3, [r2, #1024]
 1716 0006 23EA0003 		bic	r3, r3, r0
 1717 000a C2F80034 		str	r3, [r2, #1024]
 759:lib/GD32F3x0/Source/gd32f3x0_adc.c **** }
 1718              		.loc 1 759 1 view .LVU422
 1719 000e 7047     		bx	lr
 1720              	.L147:
 1721              		.align	2
 1722              	.L146:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s 			page 45


 1723 0010 00200140 		.word	1073815552
 1724              		.cfi_endproc
 1725              	.LFE147:
 1727              		.section	.text.adc_interrupt_enable,"ax",%progbits
 1728              		.align	1
 1729              		.global	adc_interrupt_enable
 1730              		.syntax unified
 1731              		.thumb
 1732              		.thumb_func
 1734              	adc_interrupt_enable:
 1735              	.LVL102:
 1736              	.LFB148:
 760:lib/GD32F3x0/Source/gd32f3x0_adc.c **** 
 761:lib/GD32F3x0/Source/gd32f3x0_adc.c **** /*!
 762:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \brief      enable ADC interrupt
 763:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \param[in]  interrupt: the adc interrupt
 764:lib/GD32F3x0/Source/gd32f3x0_adc.c ****                 one or more parameters can be selected which is shown as below:
 765:lib/GD32F3x0/Source/gd32f3x0_adc.c ****       \arg        ADC_INT_WDE: analog watchdog interrupt
 766:lib/GD32F3x0/Source/gd32f3x0_adc.c ****       \arg        ADC_INT_EOC: end of group conversion interrupt
 767:lib/GD32F3x0/Source/gd32f3x0_adc.c ****       \arg        ADC_INT_EOIC: end of inserted group conversion interrupt
 768:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \param[out] none
 769:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \retval     none
 770:lib/GD32F3x0/Source/gd32f3x0_adc.c **** */
 771:lib/GD32F3x0/Source/gd32f3x0_adc.c **** void adc_interrupt_enable(uint32_t interrupt)
 772:lib/GD32F3x0/Source/gd32f3x0_adc.c **** {
 1737              		.loc 1 772 1 is_stmt 1 view -0
 1738              		.cfi_startproc
 1739              		@ args = 0, pretend = 0, frame = 0
 1740              		@ frame_needed = 0, uses_anonymous_args = 0
 1741              		@ link register save eliminated.
 773:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     /* enable analog watchdog interrupt */
 774:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     if(RESET != (interrupt & ADC_INT_WDE)) {
 1742              		.loc 1 774 5 view .LVU424
 1743              		.loc 1 774 7 is_stmt 0 view .LVU425
 1744 0000 10F0010F 		tst	r0, #1
 1745 0004 06D0     		beq	.L149
 775:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         ADC_CTL0 |= (uint32_t)ADC_CTL0_WDEIE;
 1746              		.loc 1 775 9 is_stmt 1 view .LVU426
 1747              		.loc 1 775 18 is_stmt 0 view .LVU427
 1748 0006 0E4A     		ldr	r2, .L152
 1749 0008 D2F80434 		ldr	r3, [r2, #1028]
 1750 000c 43F04003 		orr	r3, r3, #64
 1751 0010 C2F80434 		str	r3, [r2, #1028]
 1752              	.L149:
 776:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     }
 777:lib/GD32F3x0/Source/gd32f3x0_adc.c **** 
 778:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     /* enable end of group conversion interrupt */
 779:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     if(RESET != (interrupt & ADC_INT_EOC)) {
 1753              		.loc 1 779 5 is_stmt 1 view .LVU428
 1754              		.loc 1 779 7 is_stmt 0 view .LVU429
 1755 0014 10F0020F 		tst	r0, #2
 1756 0018 06D0     		beq	.L150
 780:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         ADC_CTL0 |= (uint32_t)ADC_CTL0_EOCIE;
 1757              		.loc 1 780 9 is_stmt 1 view .LVU430
 1758              		.loc 1 780 18 is_stmt 0 view .LVU431
 1759 001a 094A     		ldr	r2, .L152
 1760 001c D2F80434 		ldr	r3, [r2, #1028]
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s 			page 46


 1761 0020 43F02003 		orr	r3, r3, #32
 1762 0024 C2F80434 		str	r3, [r2, #1028]
 1763              	.L150:
 781:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     }
 782:lib/GD32F3x0/Source/gd32f3x0_adc.c **** 
 783:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     /* enable end of inserted group conversion interrupt */
 784:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     if(RESET != (interrupt & ADC_INT_EOIC)) {
 1764              		.loc 1 784 5 is_stmt 1 view .LVU432
 1765              		.loc 1 784 7 is_stmt 0 view .LVU433
 1766 0028 10F0040F 		tst	r0, #4
 1767 002c 06D0     		beq	.L148
 785:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         ADC_CTL0 |= (uint32_t)ADC_CTL0_EOICIE;
 1768              		.loc 1 785 9 is_stmt 1 view .LVU434
 1769              		.loc 1 785 18 is_stmt 0 view .LVU435
 1770 002e 044A     		ldr	r2, .L152
 1771 0030 D2F80434 		ldr	r3, [r2, #1028]
 1772 0034 43F08003 		orr	r3, r3, #128
 1773 0038 C2F80434 		str	r3, [r2, #1028]
 1774              	.L148:
 786:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     }
 787:lib/GD32F3x0/Source/gd32f3x0_adc.c **** }
 1775              		.loc 1 787 1 view .LVU436
 1776 003c 7047     		bx	lr
 1777              	.L153:
 1778 003e 00BF     		.align	2
 1779              	.L152:
 1780 0040 00200140 		.word	1073815552
 1781              		.cfi_endproc
 1782              	.LFE148:
 1784              		.section	.text.adc_interrupt_disable,"ax",%progbits
 1785              		.align	1
 1786              		.global	adc_interrupt_disable
 1787              		.syntax unified
 1788              		.thumb
 1789              		.thumb_func
 1791              	adc_interrupt_disable:
 1792              	.LVL103:
 1793              	.LFB149:
 788:lib/GD32F3x0/Source/gd32f3x0_adc.c **** 
 789:lib/GD32F3x0/Source/gd32f3x0_adc.c **** /*!
 790:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \brief      disable ADC interrupt
 791:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \param[in]  interrupt: the adc interrupt flag
 792:lib/GD32F3x0/Source/gd32f3x0_adc.c ****                 one or more parameters can be selected which is shown as below:
 793:lib/GD32F3x0/Source/gd32f3x0_adc.c ****       \arg        ADC_INT_WDE: analog watchdog interrupt
 794:lib/GD32F3x0/Source/gd32f3x0_adc.c ****       \arg        ADC_INT_EOC: end of group conversion interrupt
 795:lib/GD32F3x0/Source/gd32f3x0_adc.c ****       \arg        ADC_INT_EOIC: end of inserted group conversion interrupt
 796:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \param[out] none
 797:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \retval     none
 798:lib/GD32F3x0/Source/gd32f3x0_adc.c **** */
 799:lib/GD32F3x0/Source/gd32f3x0_adc.c **** void adc_interrupt_disable(uint32_t interrupt)
 800:lib/GD32F3x0/Source/gd32f3x0_adc.c **** {
 1794              		.loc 1 800 1 is_stmt 1 view -0
 1795              		.cfi_startproc
 1796              		@ args = 0, pretend = 0, frame = 0
 1797              		@ frame_needed = 0, uses_anonymous_args = 0
 1798              		@ link register save eliminated.
 801:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     /* disable analog watchdog interrupt */
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s 			page 47


 802:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     if(RESET != (interrupt & ADC_INT_WDE)) {
 1799              		.loc 1 802 5 view .LVU438
 1800              		.loc 1 802 7 is_stmt 0 view .LVU439
 1801 0000 10F0010F 		tst	r0, #1
 1802 0004 06D0     		beq	.L155
 803:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         ADC_CTL0 &= ~(uint32_t)ADC_CTL0_WDEIE;
 1803              		.loc 1 803 9 is_stmt 1 view .LVU440
 1804              		.loc 1 803 18 is_stmt 0 view .LVU441
 1805 0006 0E4A     		ldr	r2, .L158
 1806 0008 D2F80434 		ldr	r3, [r2, #1028]
 1807 000c 23F04003 		bic	r3, r3, #64
 1808 0010 C2F80434 		str	r3, [r2, #1028]
 1809              	.L155:
 804:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     }
 805:lib/GD32F3x0/Source/gd32f3x0_adc.c **** 
 806:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     /* disable end of group conversion interrupt */
 807:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     if(RESET != (interrupt & ADC_INT_EOC)) {
 1810              		.loc 1 807 5 is_stmt 1 view .LVU442
 1811              		.loc 1 807 7 is_stmt 0 view .LVU443
 1812 0014 10F0020F 		tst	r0, #2
 1813 0018 06D0     		beq	.L156
 808:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         ADC_CTL0 &= ~(uint32_t)ADC_CTL0_EOCIE;
 1814              		.loc 1 808 9 is_stmt 1 view .LVU444
 1815              		.loc 1 808 18 is_stmt 0 view .LVU445
 1816 001a 094A     		ldr	r2, .L158
 1817 001c D2F80434 		ldr	r3, [r2, #1028]
 1818 0020 23F02003 		bic	r3, r3, #32
 1819 0024 C2F80434 		str	r3, [r2, #1028]
 1820              	.L156:
 809:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     }
 810:lib/GD32F3x0/Source/gd32f3x0_adc.c **** 
 811:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     /* disable end of inserted group conversion interrupt */
 812:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     if(RESET != (interrupt & ADC_INT_EOIC)) {
 1821              		.loc 1 812 5 is_stmt 1 view .LVU446
 1822              		.loc 1 812 7 is_stmt 0 view .LVU447
 1823 0028 10F0040F 		tst	r0, #4
 1824 002c 06D0     		beq	.L154
 813:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         ADC_CTL0 &= ~(uint32_t)ADC_CTL0_EOICIE;
 1825              		.loc 1 813 9 is_stmt 1 view .LVU448
 1826              		.loc 1 813 18 is_stmt 0 view .LVU449
 1827 002e 044A     		ldr	r2, .L158
 1828 0030 D2F80434 		ldr	r3, [r2, #1028]
 1829 0034 23F08003 		bic	r3, r3, #128
 1830 0038 C2F80434 		str	r3, [r2, #1028]
 1831              	.L154:
 814:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     }
 815:lib/GD32F3x0/Source/gd32f3x0_adc.c **** }
 1832              		.loc 1 815 1 view .LVU450
 1833 003c 7047     		bx	lr
 1834              	.L159:
 1835 003e 00BF     		.align	2
 1836              	.L158:
 1837 0040 00200140 		.word	1073815552
 1838              		.cfi_endproc
 1839              	.LFE149:
 1841              		.section	.text.adc_interrupt_flag_get,"ax",%progbits
 1842              		.align	1
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s 			page 48


 1843              		.global	adc_interrupt_flag_get
 1844              		.syntax unified
 1845              		.thumb
 1846              		.thumb_func
 1848              	adc_interrupt_flag_get:
 1849              	.LVL104:
 1850              	.LFB150:
 816:lib/GD32F3x0/Source/gd32f3x0_adc.c **** 
 817:lib/GD32F3x0/Source/gd32f3x0_adc.c **** /*!
 818:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \brief      get the ADC interrupt flag
 819:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \param[in]  flag: the adc interrupt flag
 820:lib/GD32F3x0/Source/gd32f3x0_adc.c ****                 only one parameter can be selected which is shown as below:
 821:lib/GD32F3x0/Source/gd32f3x0_adc.c ****       \arg        ADC_INT_FLAG_WDE: analog watchdog interrupt flag
 822:lib/GD32F3x0/Source/gd32f3x0_adc.c ****       \arg        ADC_INT_FLAG_EOC: end of group conversion interrupt flag
 823:lib/GD32F3x0/Source/gd32f3x0_adc.c ****       \arg        ADC_INT_FLAG_EOIC: end of inserted group conversion interrupt flag
 824:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \param[out] none
 825:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \retval     FlagStatus: SET or RESET
 826:lib/GD32F3x0/Source/gd32f3x0_adc.c **** */
 827:lib/GD32F3x0/Source/gd32f3x0_adc.c **** FlagStatus adc_interrupt_flag_get(uint32_t flag)
 828:lib/GD32F3x0/Source/gd32f3x0_adc.c **** {
 1851              		.loc 1 828 1 is_stmt 1 view -0
 1852              		.cfi_startproc
 1853              		@ args = 0, pretend = 0, frame = 0
 1854              		@ frame_needed = 0, uses_anonymous_args = 0
 1855              		@ link register save eliminated.
 829:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     FlagStatus interrupt_flag = RESET;
 1856              		.loc 1 829 5 view .LVU452
 830:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     uint32_t state;
 1857              		.loc 1 830 5 view .LVU453
 831:lib/GD32F3x0/Source/gd32f3x0_adc.c **** 
 832:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     /* check the interrupt bits */
 833:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     switch(flag) {
 1858              		.loc 1 833 5 view .LVU454
 1859 0000 0228     		cmp	r0, #2
 1860 0002 12D0     		beq	.L161
 1861 0004 0428     		cmp	r0, #4
 1862 0006 1DD0     		beq	.L162
 1863 0008 0128     		cmp	r0, #1
 1864 000a 01D0     		beq	.L171
 1865 000c 0020     		movs	r0, #0
 1866              	.LVL105:
 1867              		.loc 1 833 5 is_stmt 0 view .LVU455
 1868 000e 7047     		bx	lr
 1869              	.LVL106:
 1870              	.L171:
 834:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     case ADC_INT_FLAG_WDE:
 835:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         state = ADC_STAT & ADC_STAT_WDE;
 1871              		.loc 1 835 9 is_stmt 1 view .LVU456
 1872              		.loc 1 835 17 is_stmt 0 view .LVU457
 1873 0010 194A     		ldr	r2, .L172
 1874 0012 D2F80034 		ldr	r3, [r2, #1024]
 1875              		.loc 1 835 15 view .LVU458
 1876 0016 03F00103 		and	r3, r3, #1
 1877              	.LVL107:
 836:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         if((ADC_CTL0 & ADC_CTL0_WDEIE) && state) {
 1878              		.loc 1 836 9 is_stmt 1 view .LVU459
 1879              		.loc 1 836 13 is_stmt 0 view .LVU460
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s 			page 49


 1880 001a D2F80424 		ldr	r2, [r2, #1028]
 1881              		.loc 1 836 11 view .LVU461
 1882 001e 12F0400F 		tst	r2, #64
 1883 0022 1CD0     		beq	.L165
 1884              		.loc 1 836 40 discriminator 1 view .LVU462
 1885 0024 EBB9     		cbnz	r3, .L166
 829:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     uint32_t state;
 1886              		.loc 1 829 16 view .LVU463
 1887 0026 0020     		movs	r0, #0
 1888              	.LVL108:
 829:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     uint32_t state;
 1889              		.loc 1 829 16 view .LVU464
 1890 0028 7047     		bx	lr
 1891              	.LVL109:
 1892              	.L161:
 837:lib/GD32F3x0/Source/gd32f3x0_adc.c ****             interrupt_flag = SET;
 838:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         }
 839:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         break;
 840:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     case ADC_INT_FLAG_EOC:
 841:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         state = ADC_STAT & ADC_STAT_EOC;
 1893              		.loc 1 841 9 is_stmt 1 view .LVU465
 1894              		.loc 1 841 17 is_stmt 0 view .LVU466
 1895 002a 134A     		ldr	r2, .L172
 1896 002c D2F80034 		ldr	r3, [r2, #1024]
 1897              		.loc 1 841 15 view .LVU467
 1898 0030 03F00203 		and	r3, r3, #2
 1899              	.LVL110:
 842:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         if((ADC_CTL0 & ADC_CTL0_EOCIE) && state) {
 1900              		.loc 1 842 9 is_stmt 1 view .LVU468
 1901              		.loc 1 842 13 is_stmt 0 view .LVU469
 1902 0034 D2F80424 		ldr	r2, [r2, #1028]
 1903              		.loc 1 842 11 view .LVU470
 1904 0038 12F0200F 		tst	r2, #32
 1905 003c 13D0     		beq	.L167
 1906              		.loc 1 842 40 discriminator 1 view .LVU471
 1907 003e A3B9     		cbnz	r3, .L168
 829:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     uint32_t state;
 1908              		.loc 1 829 16 view .LVU472
 1909 0040 0020     		movs	r0, #0
 1910              	.LVL111:
 829:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     uint32_t state;
 1911              		.loc 1 829 16 view .LVU473
 1912 0042 7047     		bx	lr
 1913              	.LVL112:
 1914              	.L162:
 843:lib/GD32F3x0/Source/gd32f3x0_adc.c ****             interrupt_flag = SET;
 844:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         }
 845:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         break;
 846:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     case ADC_INT_FLAG_EOIC:
 847:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         state = ADC_STAT & ADC_STAT_EOIC;
 1915              		.loc 1 847 9 is_stmt 1 view .LVU474
 1916              		.loc 1 847 17 is_stmt 0 view .LVU475
 1917 0044 0C4A     		ldr	r2, .L172
 1918 0046 D2F80034 		ldr	r3, [r2, #1024]
 1919              		.loc 1 847 15 view .LVU476
 1920 004a 03F00403 		and	r3, r3, #4
 1921              	.LVL113:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s 			page 50


 848:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         if((ADC_CTL0 & ADC_CTL0_EOICIE) && state) {
 1922              		.loc 1 848 9 is_stmt 1 view .LVU477
 1923              		.loc 1 848 13 is_stmt 0 view .LVU478
 1924 004e D2F80424 		ldr	r2, [r2, #1028]
 1925              		.loc 1 848 11 view .LVU479
 1926 0052 12F0800F 		tst	r2, #128
 1927 0056 0AD0     		beq	.L169
 1928              		.loc 1 848 41 discriminator 1 view .LVU480
 1929 0058 5BB9     		cbnz	r3, .L170
 829:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     uint32_t state;
 1930              		.loc 1 829 16 view .LVU481
 1931 005a 0020     		movs	r0, #0
 1932              	.LVL114:
 829:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     uint32_t state;
 1933              		.loc 1 829 16 view .LVU482
 1934 005c 7047     		bx	lr
 1935              	.LVL115:
 1936              	.L165:
 829:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     uint32_t state;
 1937              		.loc 1 829 16 view .LVU483
 1938 005e 0020     		movs	r0, #0
 1939              	.LVL116:
 829:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     uint32_t state;
 1940              		.loc 1 829 16 view .LVU484
 1941 0060 7047     		bx	lr
 1942              	.LVL117:
 1943              	.L166:
 837:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         }
 1944              		.loc 1 837 28 view .LVU485
 1945 0062 0120     		movs	r0, #1
 1946              	.LVL118:
 837:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         }
 1947              		.loc 1 837 28 view .LVU486
 1948 0064 7047     		bx	lr
 1949              	.LVL119:
 1950              	.L167:
 829:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     uint32_t state;
 1951              		.loc 1 829 16 view .LVU487
 1952 0066 0020     		movs	r0, #0
 1953              	.LVL120:
 829:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     uint32_t state;
 1954              		.loc 1 829 16 view .LVU488
 1955 0068 7047     		bx	lr
 1956              	.LVL121:
 1957              	.L168:
 843:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         }
 1958              		.loc 1 843 28 view .LVU489
 1959 006a 0120     		movs	r0, #1
 1960              	.LVL122:
 843:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         }
 1961              		.loc 1 843 28 view .LVU490
 1962 006c 7047     		bx	lr
 1963              	.LVL123:
 1964              	.L169:
 829:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     uint32_t state;
 1965              		.loc 1 829 16 view .LVU491
 1966 006e 0020     		movs	r0, #0
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s 			page 51


 1967              	.LVL124:
 829:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     uint32_t state;
 1968              		.loc 1 829 16 view .LVU492
 1969 0070 7047     		bx	lr
 1970              	.LVL125:
 1971              	.L170:
 849:lib/GD32F3x0/Source/gd32f3x0_adc.c ****             interrupt_flag = SET;
 1972              		.loc 1 849 28 view .LVU493
 1973 0072 0120     		movs	r0, #1
 1974              	.LVL126:
 850:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         }
 851:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         break;
 852:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     default:
 853:lib/GD32F3x0/Source/gd32f3x0_adc.c ****         break;
 854:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     }
 855:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     return interrupt_flag;
 1975              		.loc 1 855 5 is_stmt 1 view .LVU494
 856:lib/GD32F3x0/Source/gd32f3x0_adc.c **** }
 1976              		.loc 1 856 1 is_stmt 0 view .LVU495
 1977 0074 7047     		bx	lr
 1978              	.L173:
 1979 0076 00BF     		.align	2
 1980              	.L172:
 1981 0078 00200140 		.word	1073815552
 1982              		.cfi_endproc
 1983              	.LFE150:
 1985              		.section	.text.adc_interrupt_flag_clear,"ax",%progbits
 1986              		.align	1
 1987              		.global	adc_interrupt_flag_clear
 1988              		.syntax unified
 1989              		.thumb
 1990              		.thumb_func
 1992              	adc_interrupt_flag_clear:
 1993              	.LVL127:
 1994              	.LFB151:
 857:lib/GD32F3x0/Source/gd32f3x0_adc.c **** 
 858:lib/GD32F3x0/Source/gd32f3x0_adc.c **** /*!
 859:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \brief      clear ADC interrupt flag
 860:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \param[in]  flag: the adc interrupt flag
 861:lib/GD32F3x0/Source/gd32f3x0_adc.c ****                 only one parameter can be selected which is shown as below:
 862:lib/GD32F3x0/Source/gd32f3x0_adc.c ****       \arg        ADC_INT_FLAG_WDE: analog watchdog interrupt flag
 863:lib/GD32F3x0/Source/gd32f3x0_adc.c ****       \arg        ADC_INT_FLAG_EOC: end of group conversion interrupt flag
 864:lib/GD32F3x0/Source/gd32f3x0_adc.c ****       \arg        ADC_INT_FLAG_EOIC: end of inserted group conversion interrupt flag
 865:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \param[out] none
 866:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     \retval     none
 867:lib/GD32F3x0/Source/gd32f3x0_adc.c **** */
 868:lib/GD32F3x0/Source/gd32f3x0_adc.c **** void adc_interrupt_flag_clear(uint32_t flag)
 869:lib/GD32F3x0/Source/gd32f3x0_adc.c **** {
 1995              		.loc 1 869 1 is_stmt 1 view -0
 1996              		.cfi_startproc
 1997              		@ args = 0, pretend = 0, frame = 0
 1998              		@ frame_needed = 0, uses_anonymous_args = 0
 1999              		@ link register save eliminated.
 870:lib/GD32F3x0/Source/gd32f3x0_adc.c ****     ADC_STAT &= ~((uint32_t)flag);
 2000              		.loc 1 870 5 view .LVU497
 2001              		.loc 1 870 14 is_stmt 0 view .LVU498
 2002 0000 034A     		ldr	r2, .L175
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s 			page 52


 2003 0002 D2F80034 		ldr	r3, [r2, #1024]
 2004 0006 23EA0003 		bic	r3, r3, r0
 2005 000a C2F80034 		str	r3, [r2, #1024]
 871:lib/GD32F3x0/Source/gd32f3x0_adc.c **** }
 2006              		.loc 1 871 1 view .LVU499
 2007 000e 7047     		bx	lr
 2008              	.L176:
 2009              		.align	2
 2010              	.L175:
 2011 0010 00200140 		.word	1073815552
 2012              		.cfi_endproc
 2013              	.LFE151:
 2015              		.text
 2016              	.Letext0:
 2017              		.file 2 "/Applications/ARM/arm-none-eabi/include/machine/_default_types.h"
 2018              		.file 3 "/Applications/ARM/arm-none-eabi/include/sys/_stdint.h"
 2019              		.file 4 "lib/CMSIS/GD/GD32F3x0/Include/gd32f3x0.h"
 2020              		.file 5 "lib/GD32F3x0/Include/gd32f3x0_rcu.h"
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s 			page 53


DEFINED SYMBOLS
                            *ABS*:0000000000000000 gd32f3x0_adc.c
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s:18     .text.adc_deinit:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s:24     .text.adc_deinit:0000000000000000 adc_deinit
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s:50     .text.adc_enable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s:56     .text.adc_enable:0000000000000000 adc_enable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s:82     .text.adc_enable:000000000000001c $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s:87     .text.adc_disable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s:93     .text.adc_disable:0000000000000000 adc_disable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s:111    .text.adc_disable:0000000000000010 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s:116    .text.adc_calibration_enable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s:122    .text.adc_calibration_enable:0000000000000000 adc_calibration_enable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s:166    .text.adc_calibration_enable:0000000000000038 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s:171    .text.adc_dma_mode_enable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s:177    .text.adc_dma_mode_enable:0000000000000000 adc_dma_mode_enable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s:195    .text.adc_dma_mode_enable:0000000000000010 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s:200    .text.adc_dma_mode_disable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s:206    .text.adc_dma_mode_disable:0000000000000000 adc_dma_mode_disable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s:224    .text.adc_dma_mode_disable:0000000000000010 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s:229    .text.adc_tempsensor_vrefint_enable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s:235    .text.adc_tempsensor_vrefint_enable:0000000000000000 adc_tempsensor_vrefint_enable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s:253    .text.adc_tempsensor_vrefint_enable:0000000000000010 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s:258    .text.adc_tempsensor_vrefint_disable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s:264    .text.adc_tempsensor_vrefint_disable:0000000000000000 adc_tempsensor_vrefint_disable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s:282    .text.adc_tempsensor_vrefint_disable:0000000000000010 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s:287    .text.adc_vbat_enable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s:293    .text.adc_vbat_enable:0000000000000000 adc_vbat_enable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s:311    .text.adc_vbat_enable:0000000000000010 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s:316    .text.adc_vbat_disable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s:322    .text.adc_vbat_disable:0000000000000000 adc_vbat_disable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s:340    .text.adc_vbat_disable:0000000000000010 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s:345    .text.adc_discontinuous_mode_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s:351    .text.adc_discontinuous_mode_config:0000000000000000 adc_discontinuous_mode_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s:411    .text.adc_discontinuous_mode_config:0000000000000054 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s:416    .text.adc_special_function_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s:422    .text.adc_special_function_config:0000000000000000 adc_special_function_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s:505    .text.adc_special_function_config:0000000000000080 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s:510    .text.adc_data_alignment_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s:516    .text.adc_data_alignment_config:0000000000000000 adc_data_alignment_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s:546    .text.adc_data_alignment_config:0000000000000024 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s:551    .text.adc_channel_length_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s:557    .text.adc_channel_length_config:0000000000000000 adc_channel_length_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s:622    .text.adc_channel_length_config:0000000000000050 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s:627    .text.adc_regular_channel_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s:633    .text.adc_regular_channel_config:0000000000000000 adc_regular_channel_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s:824    .text.adc_regular_channel_config:00000000000000b4 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s:829    .text.adc_inserted_channel_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s:835    .text.adc_inserted_channel_config:0000000000000000 adc_inserted_channel_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s:970    .text.adc_inserted_channel_config:0000000000000070 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s:975    .text.adc_inserted_channel_offset_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s:981    .text.adc_inserted_channel_offset_config:0000000000000000 adc_inserted_channel_offset_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s:1027   .text.adc_inserted_channel_offset_config:0000000000000020 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s:1033   .text.adc_external_trigger_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s:1039   .text.adc_external_trigger_config:0000000000000000 adc_external_trigger_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s:1100   .text.adc_external_trigger_config:0000000000000058 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s:1105   .text.adc_external_trigger_source_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s:1111   .text.adc_external_trigger_source_config:0000000000000000 adc_external_trigger_source_config
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s 			page 54


/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s:1162   .text.adc_external_trigger_source_config:0000000000000040 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s:1167   .text.adc_software_trigger_enable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s:1173   .text.adc_software_trigger_enable:0000000000000000 adc_software_trigger_enable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s:1208   .text.adc_software_trigger_enable:000000000000002c $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s:1213   .text.adc_regular_data_read:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s:1219   .text.adc_regular_data_read:0000000000000000 adc_regular_data_read
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s:1236   .text.adc_regular_data_read:000000000000000c $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s:1241   .text.adc_inserted_data_read:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s:1247   .text.adc_inserted_data_read:0000000000000000 adc_inserted_data_read
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s:1261   .text.adc_inserted_data_read:0000000000000008 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s:1265   .text.adc_inserted_data_read:000000000000000c $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s:1317   .text.adc_inserted_data_read:0000000000000034 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s:1322   .text.adc_watchdog_single_channel_enable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s:1328   .text.adc_watchdog_single_channel_enable:0000000000000000 adc_watchdog_single_channel_enable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s:1359   .text.adc_watchdog_single_channel_enable:000000000000002c $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s:1365   .text.adc_watchdog_group_channel_enable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s:1371   .text.adc_watchdog_group_channel_enable:0000000000000000 adc_watchdog_group_channel_enable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s:1426   .text.adc_watchdog_group_channel_enable:0000000000000050 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s:1431   .text.adc_watchdog_disable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s:1437   .text.adc_watchdog_disable:0000000000000000 adc_watchdog_disable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s:1456   .text.adc_watchdog_disable:0000000000000010 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s:1462   .text.adc_watchdog_threshold_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s:1468   .text.adc_watchdog_threshold_config:0000000000000000 adc_watchdog_threshold_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s:1494   .text.adc_watchdog_threshold_config:0000000000000014 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s:1499   .text.adc_resolution_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s:1505   .text.adc_resolution_config:0000000000000000 adc_resolution_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s:1529   .text.adc_resolution_config:000000000000001c $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s:1534   .text.adc_oversample_mode_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s:1540   .text.adc_oversample_mode_config:0000000000000000 adc_oversample_mode_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s:1592   .text.adc_oversample_mode_config:0000000000000040 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s:1597   .text.adc_oversample_mode_enable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s:1603   .text.adc_oversample_mode_enable:0000000000000000 adc_oversample_mode_enable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s:1621   .text.adc_oversample_mode_enable:0000000000000010 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s:1626   .text.adc_oversample_mode_disable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s:1632   .text.adc_oversample_mode_disable:0000000000000000 adc_oversample_mode_disable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s:1650   .text.adc_oversample_mode_disable:0000000000000010 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s:1655   .text.adc_flag_get:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s:1661   .text.adc_flag_get:0000000000000000 adc_flag_get
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s:1693   .text.adc_flag_get:0000000000000014 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s:1698   .text.adc_flag_clear:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s:1704   .text.adc_flag_clear:0000000000000000 adc_flag_clear
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s:1723   .text.adc_flag_clear:0000000000000010 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s:1728   .text.adc_interrupt_enable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s:1734   .text.adc_interrupt_enable:0000000000000000 adc_interrupt_enable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s:1780   .text.adc_interrupt_enable:0000000000000040 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s:1785   .text.adc_interrupt_disable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s:1791   .text.adc_interrupt_disable:0000000000000000 adc_interrupt_disable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s:1837   .text.adc_interrupt_disable:0000000000000040 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s:1842   .text.adc_interrupt_flag_get:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s:1848   .text.adc_interrupt_flag_get:0000000000000000 adc_interrupt_flag_get
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s:1981   .text.adc_interrupt_flag_get:0000000000000078 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s:1986   .text.adc_interrupt_flag_clear:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s:1992   .text.adc_interrupt_flag_clear:0000000000000000 adc_interrupt_flag_clear
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s:2011   .text.adc_interrupt_flag_clear:0000000000000010 $d

UNDEFINED SYMBOLS
rcu_periph_reset_enable
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccotxVzv.s 			page 55


rcu_periph_reset_disable
