Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=C:/HK2_2025/SoC/LAB8_2/ --output-directory=C:/HK2_2025/SoC/LAB8_2/nios/ --report-file=bsf:C:/HK2_2025/SoC/LAB8_2/nios.bsf --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE115F29C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=C:/HK2_2025/SoC/LAB8_2/nios.qsys
Progress: Loading LAB8_2/nios.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.1]
Progress: Parameterizing module clk_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 13.1]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding uart_0 [altera_avalon_uart 13.1]
Progress: Parameterizing module uart_0
Progress: Adding pio_0 [altera_avalon_pio 13.1]
Progress: Parameterizing module pio_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios.pio_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=C:/HK2_2025/SoC/LAB8_2/ --output-directory=C:/HK2_2025/SoC/LAB8_2/nios/synthesis/ --file-set=QUARTUS_SYNTH --report-file=html:C:/HK2_2025/SoC/LAB8_2/nios.html --report-file=sopcinfo:C:/HK2_2025/SoC/LAB8_2/nios.sopcinfo --report-file=cmp:C:/HK2_2025/SoC/LAB8_2/nios.cmp --report-file=qip:C:/HK2_2025/SoC/LAB8_2/nios/synthesis/nios.qip --report-file=svd --report-file=regmap:C:/HK2_2025/SoC/LAB8_2/nios/synthesis/nios.regmap --report-file=debuginfo:C:/HK2_2025/SoC/LAB8_2/nios/synthesis/nios.debuginfo --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE115F29C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=C:/HK2_2025/SoC/LAB8_2/nios.qsys --language=VERILOG
Progress: Loading LAB8_2/nios.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.1]
Progress: Parameterizing module clk_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 13.1]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding uart_0 [altera_avalon_uart 13.1]
Progress: Parameterizing module uart_0
Progress: Adding pio_0 [altera_avalon_pio 13.1]
Progress: Parameterizing module pio_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios.pio_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios: Generating nios "nios" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 6 modules, 27 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 6 modules, 24 connections
Info: merlin_translator_transform: After transform: 13 modules, 49 connections
Info: merlin_domain_transform: After transform: 26 modules, 125 connections
Info: merlin_router_transform: After transform: 33 modules, 150 connections
Info: merlin_network_to_switch_transform: After transform: 46 modules, 188 connections
Info: merlin_clock_and_reset_bridge_transform: After transform: 49 modules, 236 connections
Info: merlin_hierarchy_transform: After transform: 7 modules, 28 connections
Info: merlin_mm_transform: After transform: 7 modules, 28 connections
Info: merlin_interrupt_mapper_transform: After transform: 8 modules, 31 connections
Info: reset_adaptation_transform: After transform: 12 modules, 39 connections
Warning: nios: "No matching role found for uart_0:s1:dataavailable (dataavailable)"
Warning: nios: "No matching role found for uart_0:s1:readyfordata (readyfordata)"
Info: nios2_qsys_0: Starting RTL generation for module 'nios_nios2_qsys_0'
Info: nios2_qsys_0:   Generation command is [exec C:/altera/13.1/quartus/bin/eperlcmd.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=nios_nios2_qsys_0 --dir=C:/Users/DELL74~1/AppData/Local/Temp/alt0170_6785867517804320649.dir/0001_nios2_qsys_0_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/DELL74~1/AppData/Local/Temp/alt0170_6785867517804320649.dir/0001_nios2_qsys_0_gen//nios_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0  ]
Info: nios2_qsys_0: # 2025.03.23 09:20:29 (*) Starting Nios II generation
Info: nios2_qsys_0: # 2025.03.23 09:20:29 (*)   Checking for plaintext license.
Info: nios2_qsys_0: # 2025.03.23 09:20:30 (*)   Couldn't query license setup in Quartus directory C:/altera/13.1/quartus
Info: nios2_qsys_0: # 2025.03.23 09:20:30 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_qsys_0: # 2025.03.23 09:20:30 (*)   LM_LICENSE_FILE environment variable is empty
Info: nios2_qsys_0: # 2025.03.23 09:20:30 (*)   Plaintext license not found.
Info: nios2_qsys_0: # 2025.03.23 09:20:30 (*)   No license required to generate encrypted Nios II/e.
Info: nios2_qsys_0: # 2025.03.23 09:20:30 (*)   Elaborating CPU configuration settings
Info: nios2_qsys_0: # 2025.03.23 09:20:30 (*)   Creating all objects for CPU
Info: nios2_qsys_0: # 2025.03.23 09:20:31 (*)   Generating RTL from CPU objects
Info: nios2_qsys_0: # 2025.03.23 09:20:31 (*)   Creating plain-text RTL
Info: nios2_qsys_0: # 2025.03.23 09:20:32 (*) Done Nios II generation
Info: nios2_qsys_0: Done RTL generation for module 'nios_nios2_qsys_0'
Info: nios2_qsys_0: "nios" instantiated altera_nios2_qsys "nios2_qsys_0"
Info: onchip_memory2_0: Starting RTL generation for module 'nios_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_onchip_memory2_0 --dir=C:/Users/DELL74~1/AppData/Local/Temp/alt0170_6785867517804320649.dir/0002_onchip_memory2_0_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/DELL74~1/AppData/Local/Temp/alt0170_6785867517804320649.dir/0002_onchip_memory2_0_gen//nios_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'nios_onchip_memory2_0'
Info: onchip_memory2_0: "nios" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: jtag_uart_0: Starting RTL generation for module 'nios_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_jtag_uart_0 --dir=C:/Users/DELL74~1/AppData/Local/Temp/alt0170_6785867517804320649.dir/0003_jtag_uart_0_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/DELL74~1/AppData/Local/Temp/alt0170_6785867517804320649.dir/0003_jtag_uart_0_gen//nios_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'nios_jtag_uart_0'
Info: jtag_uart_0: "nios" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: uart_0: Starting RTL generation for module 'nios_uart_0'
Info: uart_0:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=nios_uart_0 --dir=C:/Users/DELL74~1/AppData/Local/Temp/alt0170_6785867517804320649.dir/0004_uart_0_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/DELL74~1/AppData/Local/Temp/alt0170_6785867517804320649.dir/0004_uart_0_gen//nios_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: uart_0: Done RTL generation for module 'nios_uart_0'
Info: uart_0: "nios" instantiated altera_avalon_uart "uart_0"
Info: pio_0: Starting RTL generation for module 'nios_pio_0'
Info: pio_0:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_pio_0 --dir=C:/Users/DELL74~1/AppData/Local/Temp/alt0170_6785867517804320649.dir/0005_pio_0_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/DELL74~1/AppData/Local/Temp/alt0170_6785867517804320649.dir/0005_pio_0_gen//nios_pio_0_component_configuration.pl  --do_build_sim=0  ]
Info: pio_0: Done RTL generation for module 'nios_pio_0'
Info: pio_0: "nios" instantiated altera_avalon_pio "pio_0"
Info: pipeline_bridge_swap_transform: After transform: 43 modules, 145 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 43 modules, 145 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 43 modules, 145 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 43 modules, 145 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 43 modules, 145 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 43 modules, 145 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 43 modules, 145 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 43 modules, 145 connections
Info: mm_interconnect_0: "nios" instantiated altera_merlin_interconnect_wrapper "mm_interconnect_0"
Info: irq_mapper: "nios" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "nios" instantiated altera_reset_controller "rst_controller"
Info: nios2_qsys_0_instruction_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_qsys_0_instruction_master_translator"
Info: nios2_qsys_0_jtag_debug_module_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "nios2_qsys_0_jtag_debug_module_translator"
Info: nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "mm_interconnect_0" instantiated altera_merlin_router "addr_router"
Info: id_router: "mm_interconnect_0" instantiated altera_merlin_router "id_router"
Info: cmd_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file C:/HK2_2025/SoC/LAB8_2/nios/synthesis/submodules/altera_merlin_arbitrator.sv
Info: nios: Done "nios" with 20 modules, 34 files, 2903911 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
