verilog work "MEMORIA.v"
vhdl work "SimulacionMemoria.vhd"
verilog work "D:/Xilinx/14.6/ISE_DS/ISE//verilog/src/glbl.v"
