digraph "CFG for '_Z18kernelFormBinStartPiPjj' function" {
	label="CFG for '_Z18kernelFormBinStartPiPjj' function";

	Node0x57912a0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%3:\l  %4 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %5 = getelementptr i8, i8 addrspace(4)* %4, i64 4\l  %6 = bitcast i8 addrspace(4)* %5 to i16 addrspace(4)*\l  %7 = load i16, i16 addrspace(4)* %6, align 4, !range !4, !invariant.load !5\l  %8 = zext i16 %7 to i32\l  %9 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %10 = mul i32 %9, %8\l  %11 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %12 = add i32 %10, %11\l  %13 = icmp ult i32 %12, %2\l  br i1 %13, label %14, label %40\l|{<s0>T|<s1>F}}"];
	Node0x57912a0:s0 -> Node0x57931a0;
	Node0x57912a0:s1 -> Node0x5793230;
	Node0x57931a0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e8765c70",label="{%14:\l14:                                               \l  %15 = sext i32 %12 to i64\l  %16 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %15\l  %17 = load i32, i32 addrspace(1)* %16, align 4, !tbaa !7, !amdgpu.noclobber\l... !5\l  %18 = add nuw nsw i32 %11, 1\l  %19 = getelementptr inbounds [257 x i32], [257 x i32] addrspace(3)*\l... @_ZZ18kernelFormBinStartPiPjjE5cache, i32 0, i32 %18\l  store i32 %17, i32 addrspace(3)* %19, align 4, !tbaa !7\l  %20 = icmp eq i32 %11, 0\l  br i1 %20, label %21, label %30\l|{<s0>T|<s1>F}}"];
	Node0x57931a0:s0 -> Node0x5793e00;
	Node0x57931a0:s1 -> Node0x5794670;
	Node0x5793e00 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#efcebd70",label="{%21:\l21:                                               \l  %22 = icmp eq i32 %12, 0\l  br i1 %22, label %28, label %23\l|{<s0>T|<s1>F}}"];
	Node0x5793e00:s0 -> Node0x5794840;
	Node0x5793e00:s1 -> Node0x5794890;
	Node0x5794890 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dbdcde70",label="{%23:\l23:                                               \l  %24 = add nsw i32 %12, -1\l  %25 = sext i32 %24 to i64\l  %26 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %25\l  %27 = load i32, i32 addrspace(1)* %26, align 4, !tbaa !7, !amdgpu.noclobber\l... !5\l  br label %28\l}"];
	Node0x5794890 -> Node0x5794840;
	Node0x5794840 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#efcebd70",label="{%28:\l28:                                               \l  %29 = phi i32 [ %27, %23 ], [ -1, %21 ]\l  store i32 %29, i32 addrspace(3)* getelementptr inbounds ([257 x i32], [257 x\l... i32] addrspace(3)* @_ZZ18kernelFormBinStartPiPjjE5cache, i32 0, i32 0), align\l... 16, !tbaa !7\l  br label %30\l}"];
	Node0x5794840 -> Node0x5794670;
	Node0x5794670 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e8765c70",label="{%30:\l30:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %31 = getelementptr inbounds [257 x i32], [257 x i32] addrspace(3)*\l... @_ZZ18kernelFormBinStartPiPjjE5cache, i32 0, i32 %11\l  %32 = bitcast i32 addrspace(3)* %31 to \<2 x i32\> addrspace(3)*\l  %33 = load \<2 x i32\>, \<2 x i32\> addrspace(3)* %32, align 4, !tbaa !7\l  %34 = extractelement \<2 x i32\> %33, i64 0\l  %35 = extractelement \<2 x i32\> %33, i64 1\l  %36 = icmp eq i32 %35, %34\l  br i1 %36, label %40, label %37\l|{<s0>T|<s1>F}}"];
	Node0x5794670:s0 -> Node0x5793230;
	Node0x5794670:s1 -> Node0x57953e0;
	Node0x57953e0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b99e70",label="{%37:\l37:                                               \l  %38 = sext i32 %35 to i64\l  %39 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %38\l  store i32 %12, i32 addrspace(1)* %39, align 4, !tbaa !7\l  br label %40\l}"];
	Node0x57953e0 -> Node0x5793230;
	Node0x5793230 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%40:\l40:                                               \l  ret void\l}"];
}
