TimeQuest Timing Analyzer report for TP5
Mon Oct 29 14:11:17 2018
Quartus II 64-Bit Version 12.1 Build 177 11/07/2012 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1100mV 85C Model Fmax Summary
  6. Slow 1100mV 85C Model Setup Summary
  7. Slow 1100mV 85C Model Hold Summary
  8. Slow 1100mV 85C Model Recovery Summary
  9. Slow 1100mV 85C Model Removal Summary
 10. Slow 1100mV 85C Model Minimum Pulse Width Summary
 11. Setup Times
 12. Hold Times
 13. Clock to Output Times
 14. Minimum Clock to Output Times
 15. Slow 1100mV 85C Model Metastability Report
 16. Slow 1100mV 0C Model Fmax Summary
 17. Slow 1100mV 0C Model Setup Summary
 18. Slow 1100mV 0C Model Hold Summary
 19. Slow 1100mV 0C Model Recovery Summary
 20. Slow 1100mV 0C Model Removal Summary
 21. Slow 1100mV 0C Model Minimum Pulse Width Summary
 22. Setup Times
 23. Hold Times
 24. Clock to Output Times
 25. Minimum Clock to Output Times
 26. Slow 1100mV 0C Model Metastability Report
 27. Fast 1100mV 0C Model Setup Summary
 28. Fast 1100mV 0C Model Hold Summary
 29. Fast 1100mV 0C Model Recovery Summary
 30. Fast 1100mV 0C Model Removal Summary
 31. Fast 1100mV 0C Model Minimum Pulse Width Summary
 32. Setup Times
 33. Hold Times
 34. Clock to Output Times
 35. Minimum Clock to Output Times
 36. Fast 1100mV 0C Model Metastability Report
 37. Multicorner Timing Analysis Summary
 38. Setup Times
 39. Hold Times
 40. Clock to Output Times
 41. Minimum Clock to Output Times
 42. Board Trace Model Assignments
 43. Input Transition Times
 44. Signal Integrity Metrics (Slow 1100mv 0c Model)
 45. Signal Integrity Metrics (Slow 1100mv 85c Model)
 46. Signal Integrity Metrics (Fast 1100mv 0c Model)
 47. Setup Transfers
 48. Hold Transfers
 49. Recovery Transfers
 50. Removal Transfers
 51. Report TCCS
 52. Report RSKM
 53. Unconstrained Paths
 54. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                     ;
+--------------------+--------------------------------------------------+
; Quartus II Version ; Version 12.1 Build 177 11/07/2012 SJ Web Edition ;
; Revision Name      ; TP5                                              ;
; Device Family      ; Cyclone V                                        ;
; Device Name        ; 5CGXFC7C6F23C7                                   ;
; Timing Models      ; Preliminary                                      ;
; Delay Model        ; Combined                                         ;
; Rise/Fall Delays   ; Enabled                                          ;
+--------------------+--------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                             ;
+------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------+
; Clock Name                               ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                      ;
+------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------+
; clk_placa                                ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_placa }                                ;
; divisor_clock:divisor_clock_aula|clock_1 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divisor_clock:divisor_clock_aula|clock_1 } ;
; rst                                      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { rst }                                      ;
; start                                    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { start }                                    ;
+------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------+


+--------------------------------------------------------------------------------+
; Slow 1100mV 85C Model Fmax Summary                                             ;
+------------+-----------------+------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                               ; Note ;
+------------+-----------------+------------------------------------------+------+
; 72.83 MHz  ; 72.83 MHz       ; rst                                      ;      ;
; 196.85 MHz ; 196.85 MHz      ; clk_placa                                ;      ;
; 235.74 MHz ; 235.74 MHz      ; divisor_clock:divisor_clock_aula|clock_1 ;      ;
+------------+-----------------+------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------+
; Slow 1100mV 85C Model Setup Summary                               ;
+------------------------------------------+--------+---------------+
; Clock                                    ; Slack  ; End Point TNS ;
+------------------------------------------+--------+---------------+
; rst                                      ; -6.439 ; -49.540       ;
; divisor_clock:divisor_clock_aula|clock_1 ; -4.956 ; -144.836      ;
; clk_placa                                ; -4.080 ; -84.643       ;
; start                                    ; -0.235 ; -0.512        ;
+------------------------------------------+--------+---------------+


+-------------------------------------------------------------------+
; Slow 1100mV 85C Model Hold Summary                                ;
+------------------------------------------+--------+---------------+
; Clock                                    ; Slack  ; End Point TNS ;
+------------------------------------------+--------+---------------+
; rst                                      ; -4.891 ; -22.307       ;
; start                                    ; -0.959 ; -2.894        ;
; clk_placa                                ; -0.665 ; -0.665        ;
; divisor_clock:divisor_clock_aula|clock_1 ; 0.986  ; 0.000         ;
+------------------------------------------+--------+---------------+


+-------------------------------------------------------------------+
; Slow 1100mV 85C Model Recovery Summary                            ;
+------------------------------------------+--------+---------------+
; Clock                                    ; Slack  ; End Point TNS ;
+------------------------------------------+--------+---------------+
; divisor_clock:divisor_clock_aula|clock_1 ; -9.053 ; -272.263      ;
; start                                    ; -2.086 ; -10.834       ;
; rst                                      ; -0.609 ; -2.226        ;
+------------------------------------------+--------+---------------+


+-------------------------------------------------------------------+
; Slow 1100mV 85C Model Removal Summary                             ;
+------------------------------------------+--------+---------------+
; Clock                                    ; Slack  ; End Point TNS ;
+------------------------------------------+--------+---------------+
; rst                                      ; -1.654 ; -6.143        ;
; start                                    ; -0.345 ; -1.713        ;
; divisor_clock:divisor_clock_aula|clock_1 ; 2.082  ; 0.000         ;
+------------------------------------------+--------+---------------+


+-------------------------------------------------------------------+
; Slow 1100mV 85C Model Minimum Pulse Width Summary                 ;
+------------------------------------------+--------+---------------+
; Clock                                    ; Slack  ; End Point TNS ;
+------------------------------------------+--------+---------------+
; rst                                      ; -4.758 ; -355.384      ;
; divisor_clock:divisor_clock_aula|clock_1 ; -0.538 ; -26.461       ;
; clk_placa                                ; -0.538 ; -24.617       ;
; start                                    ; -0.538 ; -4.674        ;
+------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; rst       ; rst        ; 5.412 ; 5.287 ; Rise       ; rst             ;
; rst       ; rst        ; 5.965 ; 5.840 ; Fall       ; rst             ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Hold Times                                                            ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; rst       ; rst        ; 4.381 ; 4.648 ; Rise       ; rst             ;
; rst       ; rst        ; 4.624 ; 4.891 ; Fall       ; rst             ;
+-----------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                 ;
+------------------+------------------------------------------+--------+--------+------------+------------------------------------------+
; Data Port        ; Clock Port                               ; Rise   ; Fall   ; Clock Edge ; Clock Reference                          ;
+------------------+------------------------------------------+--------+--------+------------+------------------------------------------+
; displaya[*]      ; divisor_clock:divisor_clock_aula|clock_1 ; 77.055 ; 78.037 ; Rise       ; divisor_clock:divisor_clock_aula|clock_1 ;
;  displaya[0]     ; divisor_clock:divisor_clock_aula|clock_1 ; 76.871 ; 77.769 ; Rise       ; divisor_clock:divisor_clock_aula|clock_1 ;
;  displaya[1]     ; divisor_clock:divisor_clock_aula|clock_1 ; 76.137 ; 76.720 ; Rise       ; divisor_clock:divisor_clock_aula|clock_1 ;
;  displaya[2]     ; divisor_clock:divisor_clock_aula|clock_1 ; 77.055 ; 78.037 ; Rise       ; divisor_clock:divisor_clock_aula|clock_1 ;
;  displaya[3]     ; divisor_clock:divisor_clock_aula|clock_1 ; 75.425 ; 75.355 ; Rise       ; divisor_clock:divisor_clock_aula|clock_1 ;
;  displaya[4]     ; divisor_clock:divisor_clock_aula|clock_1 ; 76.697 ; 77.529 ; Rise       ; divisor_clock:divisor_clock_aula|clock_1 ;
;  displaya[5]     ; divisor_clock:divisor_clock_aula|clock_1 ; 76.918 ; 77.836 ; Rise       ; divisor_clock:divisor_clock_aula|clock_1 ;
;  displaya[6]     ; divisor_clock:divisor_clock_aula|clock_1 ; 76.933 ; 77.859 ; Rise       ; divisor_clock:divisor_clock_aula|clock_1 ;
; displayb[*]      ; divisor_clock:divisor_clock_aula|clock_1 ; 72.214 ; 74.003 ; Rise       ; divisor_clock:divisor_clock_aula|clock_1 ;
;  displayb[0]     ; divisor_clock:divisor_clock_aula|clock_1 ; 72.214 ; 73.695 ; Rise       ; divisor_clock:divisor_clock_aula|clock_1 ;
;  displayb[1]     ; divisor_clock:divisor_clock_aula|clock_1 ; 70.460 ; 71.382 ; Rise       ; divisor_clock:divisor_clock_aula|clock_1 ;
;  displayb[2]     ; divisor_clock:divisor_clock_aula|clock_1 ; 70.453 ; 71.376 ; Rise       ; divisor_clock:divisor_clock_aula|clock_1 ;
;  displayb[3]     ; divisor_clock:divisor_clock_aula|clock_1 ; 71.769 ; 73.256 ; Rise       ; divisor_clock:divisor_clock_aula|clock_1 ;
;  displayb[4]     ; divisor_clock:divisor_clock_aula|clock_1 ; 72.073 ; 74.003 ; Rise       ; divisor_clock:divisor_clock_aula|clock_1 ;
;  displayb[5]     ; divisor_clock:divisor_clock_aula|clock_1 ; 71.596 ; 72.998 ; Rise       ; divisor_clock:divisor_clock_aula|clock_1 ;
;  displayb[6]     ; divisor_clock:divisor_clock_aula|clock_1 ; 70.478 ; 71.424 ; Rise       ; divisor_clock:divisor_clock_aula|clock_1 ;
; sinalAmareloV_p  ; rst                                      ; 14.314 ; 15.282 ; Rise       ; rst                                      ;
; sinalVerdeP_p    ; rst                                      ; 13.864 ; 14.656 ; Rise       ; rst                                      ;
; sinalVerdeV_p    ; rst                                      ; 13.559 ; 13.875 ; Rise       ; rst                                      ;
; sinalVermelhoP_p ; rst                                      ; 13.767 ; 14.008 ; Rise       ; rst                                      ;
; sinalVermelhoV_p ; rst                                      ; 14.197 ; 15.146 ; Rise       ; rst                                      ;
; sinalAmareloV_p  ; rst                                      ; 14.557 ; 15.525 ; Fall       ; rst                                      ;
; sinalVerdeP_p    ; rst                                      ; 14.107 ; 14.899 ; Fall       ; rst                                      ;
; sinalVerdeV_p    ; rst                                      ; 13.637 ; 13.953 ; Fall       ; rst                                      ;
; sinalVermelhoP_p ; rst                                      ; 14.010 ; 14.251 ; Fall       ; rst                                      ;
; sinalVermelhoV_p ; rst                                      ; 14.440 ; 15.389 ; Fall       ; rst                                      ;
+------------------+------------------------------------------+--------+--------+------------+------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                         ;
+------------------+------------------------------------------+--------+--------+------------+------------------------------------------+
; Data Port        ; Clock Port                               ; Rise   ; Fall   ; Clock Edge ; Clock Reference                          ;
+------------------+------------------------------------------+--------+--------+------------+------------------------------------------+
; displaya[*]      ; divisor_clock:divisor_clock_aula|clock_1 ; 6.769  ; 6.902  ; Rise       ; divisor_clock:divisor_clock_aula|clock_1 ;
;  displaya[0]     ; divisor_clock:divisor_clock_aula|clock_1 ; 8.117  ; 9.195  ; Rise       ; divisor_clock:divisor_clock_aula|clock_1 ;
;  displaya[1]     ; divisor_clock:divisor_clock_aula|clock_1 ; 7.450  ; 8.234  ; Rise       ; divisor_clock:divisor_clock_aula|clock_1 ;
;  displaya[2]     ; divisor_clock:divisor_clock_aula|clock_1 ; 8.284  ; 9.438  ; Rise       ; divisor_clock:divisor_clock_aula|clock_1 ;
;  displaya[3]     ; divisor_clock:divisor_clock_aula|clock_1 ; 6.769  ; 6.902  ; Rise       ; divisor_clock:divisor_clock_aula|clock_1 ;
;  displaya[4]     ; divisor_clock:divisor_clock_aula|clock_1 ; 8.068  ; 8.920  ; Rise       ; divisor_clock:divisor_clock_aula|clock_1 ;
;  displaya[5]     ; divisor_clock:divisor_clock_aula|clock_1 ; 8.167  ; 9.211  ; Rise       ; divisor_clock:divisor_clock_aula|clock_1 ;
;  displaya[6]     ; divisor_clock:divisor_clock_aula|clock_1 ; 8.180  ; 9.232  ; Rise       ; divisor_clock:divisor_clock_aula|clock_1 ;
; displayb[*]      ; divisor_clock:divisor_clock_aula|clock_1 ; 9.693  ; 10.640 ; Rise       ; divisor_clock:divisor_clock_aula|clock_1 ;
;  displayb[0]     ; divisor_clock:divisor_clock_aula|clock_1 ; 11.170 ; 12.689 ; Rise       ; divisor_clock:divisor_clock_aula|clock_1 ;
;  displayb[1]     ; divisor_clock:divisor_clock_aula|clock_1 ; 9.944  ; 10.862 ; Rise       ; divisor_clock:divisor_clock_aula|clock_1 ;
;  displayb[2]     ; divisor_clock:divisor_clock_aula|clock_1 ; 9.886  ; 10.821 ; Rise       ; divisor_clock:divisor_clock_aula|clock_1 ;
;  displayb[3]     ; divisor_clock:divisor_clock_aula|clock_1 ; 10.746 ; 12.141 ; Rise       ; divisor_clock:divisor_clock_aula|clock_1 ;
;  displayb[4]     ; divisor_clock:divisor_clock_aula|clock_1 ; 11.414 ; 13.104 ; Rise       ; divisor_clock:divisor_clock_aula|clock_1 ;
;  displayb[5]     ; divisor_clock:divisor_clock_aula|clock_1 ; 10.780 ; 12.048 ; Rise       ; divisor_clock:divisor_clock_aula|clock_1 ;
;  displayb[6]     ; divisor_clock:divisor_clock_aula|clock_1 ; 9.693  ; 10.640 ; Rise       ; divisor_clock:divisor_clock_aula|clock_1 ;
; sinalAmareloV_p  ; rst                                      ; 9.810  ; 10.707 ; Rise       ; rst                                      ;
; sinalVerdeP_p    ; rst                                      ; 9.386  ; 10.120 ; Rise       ; rst                                      ;
; sinalVerdeV_p    ; rst                                      ; 8.925  ; 9.221  ; Rise       ; rst                                      ;
; sinalVermelhoP_p ; rst                                      ; 9.292  ; 9.518  ; Rise       ; rst                                      ;
; sinalVermelhoV_p ; rst                                      ; 9.711  ; 10.591 ; Rise       ; rst                                      ;
; sinalAmareloV_p  ; rst                                      ; 9.257  ; 10.154 ; Fall       ; rst                                      ;
; sinalVerdeP_p    ; rst                                      ; 8.833  ; 9.567  ; Fall       ; rst                                      ;
; sinalVerdeV_p    ; rst                                      ; 8.280  ; 8.576  ; Fall       ; rst                                      ;
; sinalVermelhoP_p ; rst                                      ; 8.739  ; 8.965  ; Fall       ; rst                                      ;
; sinalVermelhoV_p ; rst                                      ; 9.158  ; 10.038 ; Fall       ; rst                                      ;
+------------------+------------------------------------------+--------+--------+------------+------------------------------------------+


----------------------------------------------
; Slow 1100mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Slow 1100mV 0C Model Fmax Summary                                              ;
+------------+-----------------+------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                               ; Note ;
+------------+-----------------+------------------------------------------+------+
; 74.96 MHz  ; 74.96 MHz       ; rst                                      ;      ;
; 189.54 MHz ; 189.54 MHz      ; clk_placa                                ;      ;
; 226.96 MHz ; 226.96 MHz      ; divisor_clock:divisor_clock_aula|clock_1 ;      ;
+------------+-----------------+------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------+
; Slow 1100mV 0C Model Setup Summary                                ;
+------------------------------------------+--------+---------------+
; Clock                                    ; Slack  ; End Point TNS ;
+------------------------------------------+--------+---------------+
; rst                                      ; -6.400 ; -49.007       ;
; divisor_clock:divisor_clock_aula|clock_1 ; -4.755 ; -136.743      ;
; clk_placa                                ; -4.276 ; -83.128       ;
; start                                    ; -0.234 ; -0.497        ;
+------------------------------------------+--------+---------------+


+-------------------------------------------------------------------+
; Slow 1100mV 0C Model Hold Summary                                 ;
+------------------------------------------+--------+---------------+
; Clock                                    ; Slack  ; End Point TNS ;
+------------------------------------------+--------+---------------+
; rst                                      ; -4.793 ; -21.709       ;
; start                                    ; -0.893 ; -2.499        ;
; clk_placa                                ; -0.483 ; -0.483        ;
; divisor_clock:divisor_clock_aula|clock_1 ; 0.896  ; 0.000         ;
+------------------------------------------+--------+---------------+


+-------------------------------------------------------------------+
; Slow 1100mV 0C Model Recovery Summary                             ;
+------------------------------------------+--------+---------------+
; Clock                                    ; Slack  ; End Point TNS ;
+------------------------------------------+--------+---------------+
; divisor_clock:divisor_clock_aula|clock_1 ; -8.810 ; -265.449      ;
; start                                    ; -1.911 ; -10.025       ;
; rst                                      ; -0.523 ; -1.948        ;
+------------------------------------------+--------+---------------+


+-------------------------------------------------------------------+
; Slow 1100mV 0C Model Removal Summary                              ;
+------------------------------------------+--------+---------------+
; Clock                                    ; Slack  ; End Point TNS ;
+------------------------------------------+--------+---------------+
; rst                                      ; -1.591 ; -5.951        ;
; start                                    ; -0.329 ; -1.630        ;
; divisor_clock:divisor_clock_aula|clock_1 ; 1.967  ; 0.000         ;
+------------------------------------------+--------+---------------+


+-------------------------------------------------------------------+
; Slow 1100mV 0C Model Minimum Pulse Width Summary                  ;
+------------------------------------------+--------+---------------+
; Clock                                    ; Slack  ; End Point TNS ;
+------------------------------------------+--------+---------------+
; rst                                      ; -4.585 ; -351.057      ;
; divisor_clock:divisor_clock_aula|clock_1 ; -0.538 ; -24.868       ;
; clk_placa                                ; -0.538 ; -24.731       ;
; start                                    ; -0.538 ; -4.665        ;
+------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; rst       ; rst        ; 5.402 ; 5.333 ; Rise       ; rst             ;
; rst       ; rst        ; 5.785 ; 5.716 ; Fall       ; rst             ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Hold Times                                                            ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; rst       ; rst        ; 4.373 ; 4.543 ; Rise       ; rst             ;
; rst       ; rst        ; 4.623 ; 4.793 ; Fall       ; rst             ;
+-----------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                 ;
+------------------+------------------------------------------+--------+--------+------------+------------------------------------------+
; Data Port        ; Clock Port                               ; Rise   ; Fall   ; Clock Edge ; Clock Reference                          ;
+------------------+------------------------------------------+--------+--------+------------+------------------------------------------+
; displaya[*]      ; divisor_clock:divisor_clock_aula|clock_1 ; 81.370 ; 82.460 ; Rise       ; divisor_clock:divisor_clock_aula|clock_1 ;
;  displaya[0]     ; divisor_clock:divisor_clock_aula|clock_1 ; 81.183 ; 82.192 ; Rise       ; divisor_clock:divisor_clock_aula|clock_1 ;
;  displaya[1]     ; divisor_clock:divisor_clock_aula|clock_1 ; 80.435 ; 81.113 ; Rise       ; divisor_clock:divisor_clock_aula|clock_1 ;
;  displaya[2]     ; divisor_clock:divisor_clock_aula|clock_1 ; 81.370 ; 82.460 ; Rise       ; divisor_clock:divisor_clock_aula|clock_1 ;
;  displaya[3]     ; divisor_clock:divisor_clock_aula|clock_1 ; 79.658 ; 79.670 ; Rise       ; divisor_clock:divisor_clock_aula|clock_1 ;
;  displaya[4]     ; divisor_clock:divisor_clock_aula|clock_1 ; 81.012 ; 81.946 ; Rise       ; divisor_clock:divisor_clock_aula|clock_1 ;
;  displaya[5]     ; divisor_clock:divisor_clock_aula|clock_1 ; 81.246 ; 82.255 ; Rise       ; divisor_clock:divisor_clock_aula|clock_1 ;
;  displaya[6]     ; divisor_clock:divisor_clock_aula|clock_1 ; 81.258 ; 82.298 ; Rise       ; divisor_clock:divisor_clock_aula|clock_1 ;
; displayb[*]      ; divisor_clock:divisor_clock_aula|clock_1 ; 76.499 ; 78.366 ; Rise       ; divisor_clock:divisor_clock_aula|clock_1 ;
;  displayb[0]     ; divisor_clock:divisor_clock_aula|clock_1 ; 76.499 ; 78.044 ; Rise       ; divisor_clock:divisor_clock_aula|clock_1 ;
;  displayb[1]     ; divisor_clock:divisor_clock_aula|clock_1 ; 74.536 ; 75.598 ; Rise       ; divisor_clock:divisor_clock_aula|clock_1 ;
;  displayb[2]     ; divisor_clock:divisor_clock_aula|clock_1 ; 74.528 ; 75.594 ; Rise       ; divisor_clock:divisor_clock_aula|clock_1 ;
;  displayb[3]     ; divisor_clock:divisor_clock_aula|clock_1 ; 76.039 ; 77.606 ; Rise       ; divisor_clock:divisor_clock_aula|clock_1 ;
;  displayb[4]     ; divisor_clock:divisor_clock_aula|clock_1 ; 76.278 ; 78.366 ; Rise       ; divisor_clock:divisor_clock_aula|clock_1 ;
;  displayb[5]     ; divisor_clock:divisor_clock_aula|clock_1 ; 75.832 ; 77.347 ; Rise       ; divisor_clock:divisor_clock_aula|clock_1 ;
;  displayb[6]     ; divisor_clock:divisor_clock_aula|clock_1 ; 74.631 ; 75.686 ; Rise       ; divisor_clock:divisor_clock_aula|clock_1 ;
; sinalAmareloV_p  ; rst                                      ; 13.896 ; 14.987 ; Rise       ; rst                                      ;
; sinalVerdeP_p    ; rst                                      ; 13.459 ; 14.370 ; Rise       ; rst                                      ;
; sinalVerdeV_p    ; rst                                      ; 13.232 ; 13.651 ; Rise       ; rst                                      ;
; sinalVermelhoP_p ; rst                                      ; 13.171 ; 13.568 ; Rise       ; rst                                      ;
; sinalVermelhoV_p ; rst                                      ; 13.783 ; 14.854 ; Rise       ; rst                                      ;
; sinalAmareloV_p  ; rst                                      ; 14.146 ; 15.237 ; Fall       ; rst                                      ;
; sinalVerdeP_p    ; rst                                      ; 13.709 ; 14.620 ; Fall       ; rst                                      ;
; sinalVerdeV_p    ; rst                                      ; 13.198 ; 13.617 ; Fall       ; rst                                      ;
; sinalVermelhoP_p ; rst                                      ; 13.421 ; 13.818 ; Fall       ; rst                                      ;
; sinalVermelhoV_p ; rst                                      ; 14.033 ; 15.104 ; Fall       ; rst                                      ;
+------------------+------------------------------------------+--------+--------+------------+------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                         ;
+------------------+------------------------------------------+--------+--------+------------+------------------------------------------+
; Data Port        ; Clock Port                               ; Rise   ; Fall   ; Clock Edge ; Clock Reference                          ;
+------------------+------------------------------------------+--------+--------+------------+------------------------------------------+
; displaya[*]      ; divisor_clock:divisor_clock_aula|clock_1 ; 6.367  ; 6.623  ; Rise       ; divisor_clock:divisor_clock_aula|clock_1 ;
;  displaya[0]     ; divisor_clock:divisor_clock_aula|clock_1 ; 7.785  ; 9.012  ; Rise       ; divisor_clock:divisor_clock_aula|clock_1 ;
;  displaya[1]     ; divisor_clock:divisor_clock_aula|clock_1 ; 7.105  ; 8.027  ; Rise       ; divisor_clock:divisor_clock_aula|clock_1 ;
;  displaya[2]     ; divisor_clock:divisor_clock_aula|clock_1 ; 7.957  ; 9.260  ; Rise       ; divisor_clock:divisor_clock_aula|clock_1 ;
;  displaya[3]     ; divisor_clock:divisor_clock_aula|clock_1 ; 6.367  ; 6.623  ; Rise       ; divisor_clock:divisor_clock_aula|clock_1 ;
;  displaya[4]     ; divisor_clock:divisor_clock_aula|clock_1 ; 7.755  ; 8.718  ; Rise       ; divisor_clock:divisor_clock_aula|clock_1 ;
;  displaya[5]     ; divisor_clock:divisor_clock_aula|clock_1 ; 7.849  ; 9.009  ; Rise       ; divisor_clock:divisor_clock_aula|clock_1 ;
;  displaya[6]     ; divisor_clock:divisor_clock_aula|clock_1 ; 7.862  ; 9.051  ; Rise       ; divisor_clock:divisor_clock_aula|clock_1 ;
; displayb[*]      ; divisor_clock:divisor_clock_aula|clock_1 ; 9.419  ; 10.463 ; Rise       ; divisor_clock:divisor_clock_aula|clock_1 ;
;  displayb[0]     ; divisor_clock:divisor_clock_aula|clock_1 ; 11.013 ; 12.594 ; Rise       ; divisor_clock:divisor_clock_aula|clock_1 ;
;  displayb[1]     ; divisor_clock:divisor_clock_aula|clock_1 ; 9.668  ; 10.683 ; Rise       ; divisor_clock:divisor_clock_aula|clock_1 ;
;  displayb[2]     ; divisor_clock:divisor_clock_aula|clock_1 ; 9.608  ; 10.646 ; Rise       ; divisor_clock:divisor_clock_aula|clock_1 ;
;  displayb[3]     ; divisor_clock:divisor_clock_aula|clock_1 ; 10.577 ; 12.024 ; Rise       ; divisor_clock:divisor_clock_aula|clock_1 ;
;  displayb[4]     ; divisor_clock:divisor_clock_aula|clock_1 ; 11.256 ; 13.032 ; Rise       ; divisor_clock:divisor_clock_aula|clock_1 ;
;  displayb[5]     ; divisor_clock:divisor_clock_aula|clock_1 ; 10.590 ; 11.950 ; Rise       ; divisor_clock:divisor_clock_aula|clock_1 ;
;  displayb[6]     ; divisor_clock:divisor_clock_aula|clock_1 ; 9.419  ; 10.463 ; Rise       ; divisor_clock:divisor_clock_aula|clock_1 ;
; sinalAmareloV_p  ; rst                                      ; 9.405  ; 10.414 ; Rise       ; rst                                      ;
; sinalVerdeP_p    ; rst                                      ; 8.993  ; 9.838  ; Rise       ; rst                                      ;
; sinalVerdeV_p    ; rst                                      ; 8.533  ; 8.926  ; Rise       ; rst                                      ;
; sinalVermelhoP_p ; rst                                      ; 8.724  ; 9.096  ; Rise       ; rst                                      ;
; sinalVermelhoV_p ; rst                                      ; 9.312  ; 10.304 ; Rise       ; rst                                      ;
; sinalAmareloV_p  ; rst                                      ; 9.022  ; 10.031 ; Fall       ; rst                                      ;
; sinalVerdeP_p    ; rst                                      ; 8.610  ; 9.455  ; Fall       ; rst                                      ;
; sinalVerdeV_p    ; rst                                      ; 8.063  ; 8.456  ; Fall       ; rst                                      ;
; sinalVermelhoP_p ; rst                                      ; 8.341  ; 8.713  ; Fall       ; rst                                      ;
; sinalVermelhoV_p ; rst                                      ; 8.929  ; 9.921  ; Fall       ; rst                                      ;
+------------------+------------------------------------------+--------+--------+------------+------------------------------------------+


---------------------------------------------
; Slow 1100mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------+
; Fast 1100mV 0C Model Setup Summary                                ;
+------------------------------------------+--------+---------------+
; Clock                                    ; Slack  ; End Point TNS ;
+------------------------------------------+--------+---------------+
; rst                                      ; -3.440 ; -23.485       ;
; divisor_clock:divisor_clock_aula|clock_1 ; -2.778 ; -81.536       ;
; clk_placa                                ; -1.999 ; -18.913       ;
; start                                    ; 0.975  ; 0.000         ;
+------------------------------------------+--------+---------------+


+-------------------------------------------------------------------+
; Fast 1100mV 0C Model Hold Summary                                 ;
+------------------------------------------+--------+---------------+
; Clock                                    ; Slack  ; End Point TNS ;
+------------------------------------------+--------+---------------+
; rst                                      ; -2.006 ; -9.161        ;
; start                                    ; -0.809 ; -2.895        ;
; clk_placa                                ; -0.163 ; -0.163        ;
; divisor_clock:divisor_clock_aula|clock_1 ; 0.379  ; 0.000         ;
+------------------------------------------+--------+---------------+


+-------------------------------------------------------------------+
; Fast 1100mV 0C Model Recovery Summary                             ;
+------------------------------------------+--------+---------------+
; Clock                                    ; Slack  ; End Point TNS ;
+------------------------------------------+--------+---------------+
; divisor_clock:divisor_clock_aula|clock_1 ; -4.569 ; -136.881      ;
; start                                    ; -0.301 ; -0.888        ;
; rst                                      ; 0.471  ; 0.000         ;
+------------------------------------------+--------+---------------+


+-------------------------------------------------------------------+
; Fast 1100mV 0C Model Removal Summary                              ;
+------------------------------------------+--------+---------------+
; Clock                                    ; Slack  ; End Point TNS ;
+------------------------------------------+--------+---------------+
; rst                                      ; -0.648 ; -2.470        ;
; start                                    ; -0.566 ; -3.255        ;
; divisor_clock:divisor_clock_aula|clock_1 ; 0.771  ; 0.000         ;
+------------------------------------------+--------+---------------+


+-------------------------------------------------------------------+
; Fast 1100mV 0C Model Minimum Pulse Width Summary                  ;
+------------------------------------------+--------+---------------+
; Clock                                    ; Slack  ; End Point TNS ;
+------------------------------------------+--------+---------------+
; rst                                      ; -2.071 ; -114.172      ;
; clk_placa                                ; -0.320 ; -3.691        ;
; start                                    ; -0.088 ; -0.520        ;
; divisor_clock:divisor_clock_aula|clock_1 ; 0.066  ; 0.000         ;
+------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; rst       ; rst        ; 2.225 ; 2.772 ; Rise       ; rst             ;
; rst       ; rst        ; 1.900 ; 2.447 ; Fall       ; rst             ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Hold Times                                                            ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; rst       ; rst        ; 1.800 ; 1.316 ; Rise       ; rst             ;
; rst       ; rst        ; 2.490 ; 2.006 ; Fall       ; rst             ;
+-----------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                 ;
+------------------+------------------------------------------+--------+--------+------------+------------------------------------------+
; Data Port        ; Clock Port                               ; Rise   ; Fall   ; Clock Edge ; Clock Reference                          ;
+------------------+------------------------------------------+--------+--------+------------+------------------------------------------+
; displaya[*]      ; divisor_clock:divisor_clock_aula|clock_1 ; 33.071 ; 33.630 ; Rise       ; divisor_clock:divisor_clock_aula|clock_1 ;
;  displaya[0]     ; divisor_clock:divisor_clock_aula|clock_1 ; 32.961 ; 33.483 ; Rise       ; divisor_clock:divisor_clock_aula|clock_1 ;
;  displaya[1]     ; divisor_clock:divisor_clock_aula|clock_1 ; 32.524 ; 32.879 ; Rise       ; divisor_clock:divisor_clock_aula|clock_1 ;
;  displaya[2]     ; divisor_clock:divisor_clock_aula|clock_1 ; 33.071 ; 33.630 ; Rise       ; divisor_clock:divisor_clock_aula|clock_1 ;
;  displaya[3]     ; divisor_clock:divisor_clock_aula|clock_1 ; 31.896 ; 32.025 ; Rise       ; divisor_clock:divisor_clock_aula|clock_1 ;
;  displaya[4]     ; divisor_clock:divisor_clock_aula|clock_1 ; 32.872 ; 33.357 ; Rise       ; divisor_clock:divisor_clock_aula|clock_1 ;
;  displaya[5]     ; divisor_clock:divisor_clock_aula|clock_1 ; 33.019 ; 33.537 ; Rise       ; divisor_clock:divisor_clock_aula|clock_1 ;
;  displaya[6]     ; divisor_clock:divisor_clock_aula|clock_1 ; 33.026 ; 33.554 ; Rise       ; divisor_clock:divisor_clock_aula|clock_1 ;
; displayb[*]      ; divisor_clock:divisor_clock_aula|clock_1 ; 31.300 ; 32.221 ; Rise       ; divisor_clock:divisor_clock_aula|clock_1 ;
;  displayb[0]     ; divisor_clock:divisor_clock_aula|clock_1 ; 31.300 ; 32.056 ; Rise       ; divisor_clock:divisor_clock_aula|clock_1 ;
;  displayb[1]     ; divisor_clock:divisor_clock_aula|clock_1 ; 30.074 ; 30.584 ; Rise       ; divisor_clock:divisor_clock_aula|clock_1 ;
;  displayb[2]     ; divisor_clock:divisor_clock_aula|clock_1 ; 30.080 ; 30.590 ; Rise       ; divisor_clock:divisor_clock_aula|clock_1 ;
;  displayb[3]     ; divisor_clock:divisor_clock_aula|clock_1 ; 30.966 ; 31.790 ; Rise       ; divisor_clock:divisor_clock_aula|clock_1 ;
;  displayb[4]     ; divisor_clock:divisor_clock_aula|clock_1 ; 31.134 ; 32.221 ; Rise       ; divisor_clock:divisor_clock_aula|clock_1 ;
;  displayb[5]     ; divisor_clock:divisor_clock_aula|clock_1 ; 30.823 ; 31.609 ; Rise       ; divisor_clock:divisor_clock_aula|clock_1 ;
;  displayb[6]     ; divisor_clock:divisor_clock_aula|clock_1 ; 30.072 ; 30.620 ; Rise       ; divisor_clock:divisor_clock_aula|clock_1 ;
; sinalAmareloV_p  ; rst                                      ; 6.837  ; 7.397  ; Rise       ; rst                                      ;
; sinalVerdeP_p    ; rst                                      ; 6.464  ; 6.959  ; Rise       ; rst                                      ;
; sinalVerdeV_p    ; rst                                      ; 6.252  ; 6.507  ; Rise       ; rst                                      ;
; sinalVermelhoP_p ; rst                                      ; 6.101  ; 6.450  ; Rise       ; rst                                      ;
; sinalVermelhoV_p ; rst                                      ; 6.840  ; 7.379  ; Rise       ; rst                                      ;
; sinalAmareloV_p  ; rst                                      ; 7.527  ; 8.087  ; Fall       ; rst                                      ;
; sinalVerdeP_p    ; rst                                      ; 7.154  ; 7.649  ; Fall       ; rst                                      ;
; sinalVerdeV_p    ; rst                                      ; 6.913  ; 7.168  ; Fall       ; rst                                      ;
; sinalVermelhoP_p ; rst                                      ; 6.791  ; 7.140  ; Fall       ; rst                                      ;
; sinalVermelhoV_p ; rst                                      ; 7.530  ; 8.069  ; Fall       ; rst                                      ;
+------------------+------------------------------------------+--------+--------+------------+------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                       ;
+------------------+------------------------------------------+-------+-------+------------+------------------------------------------+
; Data Port        ; Clock Port                               ; Rise  ; Fall  ; Clock Edge ; Clock Reference                          ;
+------------------+------------------------------------------+-------+-------+------------+------------------------------------------+
; displaya[*]      ; divisor_clock:divisor_clock_aula|clock_1 ; 3.337 ; 3.559 ; Rise       ; divisor_clock:divisor_clock_aula|clock_1 ;
;  displaya[0]     ; divisor_clock:divisor_clock_aula|clock_1 ; 4.342 ; 4.999 ; Rise       ; divisor_clock:divisor_clock_aula|clock_1 ;
;  displaya[1]     ; divisor_clock:divisor_clock_aula|clock_1 ; 3.938 ; 4.441 ; Rise       ; divisor_clock:divisor_clock_aula|clock_1 ;
;  displaya[2]     ; divisor_clock:divisor_clock_aula|clock_1 ; 4.441 ; 5.135 ; Rise       ; divisor_clock:divisor_clock_aula|clock_1 ;
;  displaya[3]     ; divisor_clock:divisor_clock_aula|clock_1 ; 3.337 ; 3.559 ; Rise       ; divisor_clock:divisor_clock_aula|clock_1 ;
;  displaya[4]     ; divisor_clock:divisor_clock_aula|clock_1 ; 4.363 ; 4.802 ; Rise       ; divisor_clock:divisor_clock_aula|clock_1 ;
;  displaya[5]     ; divisor_clock:divisor_clock_aula|clock_1 ; 4.398 ; 4.973 ; Rise       ; divisor_clock:divisor_clock_aula|clock_1 ;
;  displaya[6]     ; divisor_clock:divisor_clock_aula|clock_1 ; 4.405 ; 4.988 ; Rise       ; divisor_clock:divisor_clock_aula|clock_1 ;
; displayb[*]      ; divisor_clock:divisor_clock_aula|clock_1 ; 5.023 ; 5.554 ; Rise       ; divisor_clock:divisor_clock_aula|clock_1 ;
;  displayb[0]     ; divisor_clock:divisor_clock_aula|clock_1 ; 6.079 ; 6.847 ; Rise       ; divisor_clock:divisor_clock_aula|clock_1 ;
;  displayb[1]     ; divisor_clock:divisor_clock_aula|clock_1 ; 5.188 ; 5.666 ; Rise       ; divisor_clock:divisor_clock_aula|clock_1 ;
;  displayb[2]     ; divisor_clock:divisor_clock_aula|clock_1 ; 5.171 ; 5.650 ; Rise       ; divisor_clock:divisor_clock_aula|clock_1 ;
;  displayb[3]     ; divisor_clock:divisor_clock_aula|clock_1 ; 5.760 ; 6.479 ; Rise       ; divisor_clock:divisor_clock_aula|clock_1 ;
;  displayb[4]     ; divisor_clock:divisor_clock_aula|clock_1 ; 6.151 ; 7.056 ; Rise       ; divisor_clock:divisor_clock_aula|clock_1 ;
;  displayb[5]     ; divisor_clock:divisor_clock_aula|clock_1 ; 5.771 ; 6.438 ; Rise       ; divisor_clock:divisor_clock_aula|clock_1 ;
;  displayb[6]     ; divisor_clock:divisor_clock_aula|clock_1 ; 5.023 ; 5.554 ; Rise       ; divisor_clock:divisor_clock_aula|clock_1 ;
; sinalAmareloV_p  ; rst                                      ; 4.983 ; 5.508 ; Rise       ; rst                                      ;
; sinalVerdeP_p    ; rst                                      ; 4.630 ; 5.094 ; Rise       ; rst                                      ;
; sinalVerdeV_p    ; rst                                      ; 4.349 ; 4.590 ; Rise       ; rst                                      ;
; sinalVermelhoP_p ; rst                                      ; 4.293 ; 4.620 ; Rise       ; rst                                      ;
; sinalVermelhoV_p ; rst                                      ; 4.990 ; 5.494 ; Rise       ; rst                                      ;
; sinalAmareloV_p  ; rst                                      ; 5.308 ; 5.833 ; Fall       ; rst                                      ;
; sinalVerdeP_p    ; rst                                      ; 4.955 ; 5.419 ; Fall       ; rst                                      ;
; sinalVerdeV_p    ; rst                                      ; 4.647 ; 4.888 ; Fall       ; rst                                      ;
; sinalVermelhoP_p ; rst                                      ; 4.618 ; 4.945 ; Fall       ; rst                                      ;
; sinalVermelhoV_p ; rst                                      ; 5.315 ; 5.819 ; Fall       ; rst                                      ;
+------------------+------------------------------------------+-------+-------+------------+------------------------------------------+


---------------------------------------------
; Fast 1100mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                       ;
+-------------------------------------------+----------+---------+----------+---------+---------------------+
; Clock                                     ; Setup    ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------+----------+---------+----------+---------+---------------------+
; Worst-case Slack                          ; -6.439   ; -4.891  ; -9.053   ; -1.654  ; -4.758              ;
;  clk_placa                                ; -4.276   ; -0.665  ; N/A      ; N/A     ; -0.538              ;
;  divisor_clock:divisor_clock_aula|clock_1 ; -4.956   ; 0.379   ; -9.053   ; 0.771   ; -0.538              ;
;  rst                                      ; -6.439   ; -4.891  ; -0.609   ; -1.654  ; -4.758              ;
;  start                                    ; -0.235   ; -0.959  ; -2.086   ; -0.566  ; -0.538              ;
; Design-wide TNS                           ; -279.531 ; -25.866 ; -285.323 ; -7.856  ; -411.136            ;
;  clk_placa                                ; -84.643  ; -0.665  ; N/A      ; N/A     ; -24.731             ;
;  divisor_clock:divisor_clock_aula|clock_1 ; -144.836 ; 0.000   ; -272.263 ; 0.000   ; -26.461             ;
;  rst                                      ; -49.540  ; -22.307 ; -2.226   ; -6.143  ; -355.384            ;
;  start                                    ; -0.512   ; -2.895  ; -10.834  ; -3.255  ; -4.674              ;
+-------------------------------------------+----------+---------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; rst       ; rst        ; 5.412 ; 5.333 ; Rise       ; rst             ;
; rst       ; rst        ; 5.965 ; 5.840 ; Fall       ; rst             ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Hold Times                                                            ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; rst       ; rst        ; 4.381 ; 4.648 ; Rise       ; rst             ;
; rst       ; rst        ; 4.624 ; 4.891 ; Fall       ; rst             ;
+-----------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                 ;
+------------------+------------------------------------------+--------+--------+------------+------------------------------------------+
; Data Port        ; Clock Port                               ; Rise   ; Fall   ; Clock Edge ; Clock Reference                          ;
+------------------+------------------------------------------+--------+--------+------------+------------------------------------------+
; displaya[*]      ; divisor_clock:divisor_clock_aula|clock_1 ; 81.370 ; 82.460 ; Rise       ; divisor_clock:divisor_clock_aula|clock_1 ;
;  displaya[0]     ; divisor_clock:divisor_clock_aula|clock_1 ; 81.183 ; 82.192 ; Rise       ; divisor_clock:divisor_clock_aula|clock_1 ;
;  displaya[1]     ; divisor_clock:divisor_clock_aula|clock_1 ; 80.435 ; 81.113 ; Rise       ; divisor_clock:divisor_clock_aula|clock_1 ;
;  displaya[2]     ; divisor_clock:divisor_clock_aula|clock_1 ; 81.370 ; 82.460 ; Rise       ; divisor_clock:divisor_clock_aula|clock_1 ;
;  displaya[3]     ; divisor_clock:divisor_clock_aula|clock_1 ; 79.658 ; 79.670 ; Rise       ; divisor_clock:divisor_clock_aula|clock_1 ;
;  displaya[4]     ; divisor_clock:divisor_clock_aula|clock_1 ; 81.012 ; 81.946 ; Rise       ; divisor_clock:divisor_clock_aula|clock_1 ;
;  displaya[5]     ; divisor_clock:divisor_clock_aula|clock_1 ; 81.246 ; 82.255 ; Rise       ; divisor_clock:divisor_clock_aula|clock_1 ;
;  displaya[6]     ; divisor_clock:divisor_clock_aula|clock_1 ; 81.258 ; 82.298 ; Rise       ; divisor_clock:divisor_clock_aula|clock_1 ;
; displayb[*]      ; divisor_clock:divisor_clock_aula|clock_1 ; 76.499 ; 78.366 ; Rise       ; divisor_clock:divisor_clock_aula|clock_1 ;
;  displayb[0]     ; divisor_clock:divisor_clock_aula|clock_1 ; 76.499 ; 78.044 ; Rise       ; divisor_clock:divisor_clock_aula|clock_1 ;
;  displayb[1]     ; divisor_clock:divisor_clock_aula|clock_1 ; 74.536 ; 75.598 ; Rise       ; divisor_clock:divisor_clock_aula|clock_1 ;
;  displayb[2]     ; divisor_clock:divisor_clock_aula|clock_1 ; 74.528 ; 75.594 ; Rise       ; divisor_clock:divisor_clock_aula|clock_1 ;
;  displayb[3]     ; divisor_clock:divisor_clock_aula|clock_1 ; 76.039 ; 77.606 ; Rise       ; divisor_clock:divisor_clock_aula|clock_1 ;
;  displayb[4]     ; divisor_clock:divisor_clock_aula|clock_1 ; 76.278 ; 78.366 ; Rise       ; divisor_clock:divisor_clock_aula|clock_1 ;
;  displayb[5]     ; divisor_clock:divisor_clock_aula|clock_1 ; 75.832 ; 77.347 ; Rise       ; divisor_clock:divisor_clock_aula|clock_1 ;
;  displayb[6]     ; divisor_clock:divisor_clock_aula|clock_1 ; 74.631 ; 75.686 ; Rise       ; divisor_clock:divisor_clock_aula|clock_1 ;
; sinalAmareloV_p  ; rst                                      ; 14.314 ; 15.282 ; Rise       ; rst                                      ;
; sinalVerdeP_p    ; rst                                      ; 13.864 ; 14.656 ; Rise       ; rst                                      ;
; sinalVerdeV_p    ; rst                                      ; 13.559 ; 13.875 ; Rise       ; rst                                      ;
; sinalVermelhoP_p ; rst                                      ; 13.767 ; 14.008 ; Rise       ; rst                                      ;
; sinalVermelhoV_p ; rst                                      ; 14.197 ; 15.146 ; Rise       ; rst                                      ;
; sinalAmareloV_p  ; rst                                      ; 14.557 ; 15.525 ; Fall       ; rst                                      ;
; sinalVerdeP_p    ; rst                                      ; 14.107 ; 14.899 ; Fall       ; rst                                      ;
; sinalVerdeV_p    ; rst                                      ; 13.637 ; 13.953 ; Fall       ; rst                                      ;
; sinalVermelhoP_p ; rst                                      ; 14.010 ; 14.251 ; Fall       ; rst                                      ;
; sinalVermelhoV_p ; rst                                      ; 14.440 ; 15.389 ; Fall       ; rst                                      ;
+------------------+------------------------------------------+--------+--------+------------+------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                       ;
+------------------+------------------------------------------+-------+-------+------------+------------------------------------------+
; Data Port        ; Clock Port                               ; Rise  ; Fall  ; Clock Edge ; Clock Reference                          ;
+------------------+------------------------------------------+-------+-------+------------+------------------------------------------+
; displaya[*]      ; divisor_clock:divisor_clock_aula|clock_1 ; 3.337 ; 3.559 ; Rise       ; divisor_clock:divisor_clock_aula|clock_1 ;
;  displaya[0]     ; divisor_clock:divisor_clock_aula|clock_1 ; 4.342 ; 4.999 ; Rise       ; divisor_clock:divisor_clock_aula|clock_1 ;
;  displaya[1]     ; divisor_clock:divisor_clock_aula|clock_1 ; 3.938 ; 4.441 ; Rise       ; divisor_clock:divisor_clock_aula|clock_1 ;
;  displaya[2]     ; divisor_clock:divisor_clock_aula|clock_1 ; 4.441 ; 5.135 ; Rise       ; divisor_clock:divisor_clock_aula|clock_1 ;
;  displaya[3]     ; divisor_clock:divisor_clock_aula|clock_1 ; 3.337 ; 3.559 ; Rise       ; divisor_clock:divisor_clock_aula|clock_1 ;
;  displaya[4]     ; divisor_clock:divisor_clock_aula|clock_1 ; 4.363 ; 4.802 ; Rise       ; divisor_clock:divisor_clock_aula|clock_1 ;
;  displaya[5]     ; divisor_clock:divisor_clock_aula|clock_1 ; 4.398 ; 4.973 ; Rise       ; divisor_clock:divisor_clock_aula|clock_1 ;
;  displaya[6]     ; divisor_clock:divisor_clock_aula|clock_1 ; 4.405 ; 4.988 ; Rise       ; divisor_clock:divisor_clock_aula|clock_1 ;
; displayb[*]      ; divisor_clock:divisor_clock_aula|clock_1 ; 5.023 ; 5.554 ; Rise       ; divisor_clock:divisor_clock_aula|clock_1 ;
;  displayb[0]     ; divisor_clock:divisor_clock_aula|clock_1 ; 6.079 ; 6.847 ; Rise       ; divisor_clock:divisor_clock_aula|clock_1 ;
;  displayb[1]     ; divisor_clock:divisor_clock_aula|clock_1 ; 5.188 ; 5.666 ; Rise       ; divisor_clock:divisor_clock_aula|clock_1 ;
;  displayb[2]     ; divisor_clock:divisor_clock_aula|clock_1 ; 5.171 ; 5.650 ; Rise       ; divisor_clock:divisor_clock_aula|clock_1 ;
;  displayb[3]     ; divisor_clock:divisor_clock_aula|clock_1 ; 5.760 ; 6.479 ; Rise       ; divisor_clock:divisor_clock_aula|clock_1 ;
;  displayb[4]     ; divisor_clock:divisor_clock_aula|clock_1 ; 6.151 ; 7.056 ; Rise       ; divisor_clock:divisor_clock_aula|clock_1 ;
;  displayb[5]     ; divisor_clock:divisor_clock_aula|clock_1 ; 5.771 ; 6.438 ; Rise       ; divisor_clock:divisor_clock_aula|clock_1 ;
;  displayb[6]     ; divisor_clock:divisor_clock_aula|clock_1 ; 5.023 ; 5.554 ; Rise       ; divisor_clock:divisor_clock_aula|clock_1 ;
; sinalAmareloV_p  ; rst                                      ; 4.983 ; 5.508 ; Rise       ; rst                                      ;
; sinalVerdeP_p    ; rst                                      ; 4.630 ; 5.094 ; Rise       ; rst                                      ;
; sinalVerdeV_p    ; rst                                      ; 4.349 ; 4.590 ; Rise       ; rst                                      ;
; sinalVermelhoP_p ; rst                                      ; 4.293 ; 4.620 ; Rise       ; rst                                      ;
; sinalVermelhoV_p ; rst                                      ; 4.990 ; 5.494 ; Rise       ; rst                                      ;
; sinalAmareloV_p  ; rst                                      ; 5.308 ; 5.833 ; Fall       ; rst                                      ;
; sinalVerdeP_p    ; rst                                      ; 4.955 ; 5.419 ; Fall       ; rst                                      ;
; sinalVerdeV_p    ; rst                                      ; 4.647 ; 4.888 ; Fall       ; rst                                      ;
; sinalVermelhoP_p ; rst                                      ; 4.618 ; 4.945 ; Fall       ; rst                                      ;
; sinalVermelhoV_p ; rst                                      ; 5.315 ; 5.819 ; Fall       ; rst                                      ;
+------------------+------------------------------------------+-------+-------+------------+------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin              ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; displaya[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; displaya[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; displaya[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; displaya[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; displaya[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; displaya[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; displaya[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; displayb[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; displayb[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; displayb[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; displayb[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; displayb[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; displayb[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; displayb[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sinalVermelhoV_p ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sinalAmareloV_p  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sinalVerdeV_p    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sinalVermelhoP_p ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sinalVerdeP_p    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+--------------------------------------------------------------+
; Input Transition Times                                       ;
+-----------+--------------+-----------------+-----------------+
; Pin       ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-----------+--------------+-----------------+-----------------+
; rst       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; start     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk_placa ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-----------+--------------+-----------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1100mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; displaya[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.8e-07 V                    ; 2.41 V              ; -0.0505 V           ; 0.163 V                              ; 0.091 V                              ; 4.43e-10 s                  ; 4.25e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.8e-07 V                   ; 2.41 V             ; -0.0505 V          ; 0.163 V                             ; 0.091 V                             ; 4.43e-10 s                 ; 4.25e-10 s                 ; No                        ; Yes                       ;
; displaya[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.8e-07 V                    ; 2.4 V               ; -0.0558 V           ; 0.156 V                              ; 0.094 V                              ; 4.4e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.8e-07 V                   ; 2.4 V              ; -0.0558 V          ; 0.156 V                             ; 0.094 V                             ; 4.4e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; displaya[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.8e-07 V                    ; 2.41 V              ; -0.0527 V           ; 0.158 V                              ; 0.092 V                              ; 4.4e-10 s                   ; 4.19e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.8e-07 V                   ; 2.41 V             ; -0.0527 V          ; 0.158 V                             ; 0.092 V                             ; 4.4e-10 s                  ; 4.19e-10 s                 ; No                        ; Yes                       ;
; displaya[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.8e-07 V                    ; 2.4 V               ; -0.0523 V           ; 0.162 V                              ; 0.094 V                              ; 4.43e-10 s                  ; 4.26e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.8e-07 V                   ; 2.4 V              ; -0.0523 V          ; 0.162 V                             ; 0.094 V                             ; 4.43e-10 s                 ; 4.26e-10 s                 ; No                        ; Yes                       ;
; displaya[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.8e-07 V                    ; 2.41 V              ; -0.0502 V           ; 0.161 V                              ; 0.093 V                              ; 4.43e-10 s                  ; 4.24e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.8e-07 V                   ; 2.41 V             ; -0.0502 V          ; 0.161 V                             ; 0.093 V                             ; 4.43e-10 s                 ; 4.24e-10 s                 ; No                        ; Yes                       ;
; displaya[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.8e-07 V                    ; 2.41 V              ; -0.0527 V           ; 0.158 V                              ; 0.092 V                              ; 4.4e-10 s                   ; 4.19e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.8e-07 V                   ; 2.41 V             ; -0.0527 V          ; 0.158 V                             ; 0.092 V                             ; 4.4e-10 s                  ; 4.19e-10 s                 ; No                        ; Yes                       ;
; displaya[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.8e-07 V                    ; 2.41 V              ; -0.0533 V           ; 0.155 V                              ; 0.093 V                              ; 4.4e-10 s                   ; 4.19e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.8e-07 V                   ; 2.41 V             ; -0.0533 V          ; 0.155 V                             ; 0.093 V                             ; 4.4e-10 s                  ; 4.19e-10 s                 ; No                        ; Yes                       ;
; displayb[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.8e-07 V                    ; 2.41 V              ; -0.0533 V           ; 0.155 V                              ; 0.093 V                              ; 4.4e-10 s                   ; 4.19e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.8e-07 V                   ; 2.41 V             ; -0.0533 V          ; 0.155 V                             ; 0.093 V                             ; 4.4e-10 s                  ; 4.19e-10 s                 ; No                        ; Yes                       ;
; displayb[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.8e-07 V                    ; 2.41 V              ; -0.0505 V           ; 0.163 V                              ; 0.091 V                              ; 4.43e-10 s                  ; 4.25e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.8e-07 V                   ; 2.41 V             ; -0.0505 V          ; 0.163 V                             ; 0.091 V                             ; 4.43e-10 s                 ; 4.25e-10 s                 ; No                        ; Yes                       ;
; displayb[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.8e-07 V                    ; 2.41 V              ; -0.0502 V           ; 0.161 V                              ; 0.093 V                              ; 4.43e-10 s                  ; 4.24e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.8e-07 V                   ; 2.41 V             ; -0.0502 V          ; 0.161 V                             ; 0.093 V                             ; 4.43e-10 s                 ; 4.24e-10 s                 ; No                        ; Yes                       ;
; displayb[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.8e-07 V                    ; 2.41 V              ; -0.0502 V           ; 0.161 V                              ; 0.093 V                              ; 4.43e-10 s                  ; 4.24e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.8e-07 V                   ; 2.41 V             ; -0.0502 V          ; 0.161 V                             ; 0.093 V                             ; 4.43e-10 s                 ; 4.24e-10 s                 ; No                        ; Yes                       ;
; displayb[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.8e-07 V                    ; 2.41 V              ; -0.0527 V           ; 0.158 V                              ; 0.092 V                              ; 4.4e-10 s                   ; 4.19e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.8e-07 V                   ; 2.41 V             ; -0.0527 V          ; 0.158 V                             ; 0.092 V                             ; 4.4e-10 s                  ; 4.19e-10 s                 ; No                        ; Yes                       ;
; displayb[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.8e-07 V                    ; 2.41 V              ; -0.0505 V           ; 0.163 V                              ; 0.091 V                              ; 4.43e-10 s                  ; 4.25e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.8e-07 V                   ; 2.41 V             ; -0.0505 V          ; 0.163 V                             ; 0.091 V                             ; 4.43e-10 s                 ; 4.25e-10 s                 ; No                        ; Yes                       ;
; displayb[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.8e-07 V                    ; 2.41 V              ; -0.0533 V           ; 0.155 V                              ; 0.093 V                              ; 4.4e-10 s                   ; 4.19e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.8e-07 V                   ; 2.41 V             ; -0.0533 V          ; 0.155 V                             ; 0.093 V                             ; 4.4e-10 s                  ; 4.19e-10 s                 ; No                        ; Yes                       ;
; sinalVermelhoV_p ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.8e-07 V                    ; 2.41 V              ; -0.0533 V           ; 0.155 V                              ; 0.093 V                              ; 4.4e-10 s                   ; 4.19e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.8e-07 V                   ; 2.41 V             ; -0.0533 V          ; 0.155 V                             ; 0.093 V                             ; 4.4e-10 s                  ; 4.19e-10 s                 ; No                        ; Yes                       ;
; sinalAmareloV_p  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.8e-07 V                    ; 2.41 V              ; -0.0505 V           ; 0.163 V                              ; 0.091 V                              ; 4.43e-10 s                  ; 4.25e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.8e-07 V                   ; 2.41 V             ; -0.0505 V          ; 0.163 V                             ; 0.091 V                             ; 4.43e-10 s                 ; 4.25e-10 s                 ; No                        ; Yes                       ;
; sinalVerdeV_p    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.8e-07 V                    ; 2.4 V               ; -0.0558 V           ; 0.156 V                              ; 0.094 V                              ; 4.4e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.8e-07 V                   ; 2.4 V              ; -0.0558 V          ; 0.156 V                             ; 0.094 V                             ; 4.4e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; sinalVermelhoP_p ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.8e-07 V                    ; 2.41 V              ; -0.0533 V           ; 0.155 V                              ; 0.093 V                              ; 4.4e-10 s                   ; 4.19e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.8e-07 V                   ; 2.41 V             ; -0.0533 V          ; 0.155 V                             ; 0.093 V                             ; 4.4e-10 s                  ; 4.19e-10 s                 ; No                        ; Yes                       ;
; sinalVerdeP_p    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.8e-07 V                    ; 2.41 V              ; -0.0502 V           ; 0.161 V                              ; 0.093 V                              ; 4.43e-10 s                  ; 4.24e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.8e-07 V                   ; 2.41 V             ; -0.0502 V          ; 0.161 V                             ; 0.093 V                             ; 4.43e-10 s                 ; 4.24e-10 s                 ; No                        ; Yes                       ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1100mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; displaya[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.17e-05 V                   ; 2.38 V              ; -0.0339 V           ; 0.184 V                              ; 0.137 V                              ; 4.61e-10 s                  ; 4.61e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.17e-05 V                  ; 2.38 V             ; -0.0339 V          ; 0.184 V                             ; 0.137 V                             ; 4.61e-10 s                 ; 4.61e-10 s                 ; No                        ; Yes                       ;
; displaya[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.17e-05 V                   ; 2.38 V              ; -0.037 V            ; 0.176 V                              ; 0.131 V                              ; 4.57e-10 s                  ; 4.54e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.17e-05 V                  ; 2.38 V             ; -0.037 V           ; 0.176 V                             ; 0.131 V                             ; 4.57e-10 s                 ; 4.54e-10 s                 ; No                        ; Yes                       ;
; displaya[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.17e-05 V                   ; 2.38 V              ; -0.0341 V           ; 0.176 V                              ; 0.129 V                              ; 4.57e-10 s                  ; 4.55e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.17e-05 V                  ; 2.38 V             ; -0.0341 V          ; 0.176 V                             ; 0.129 V                             ; 4.57e-10 s                 ; 4.55e-10 s                 ; No                        ; Yes                       ;
; displaya[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.17e-05 V                   ; 2.38 V              ; -0.0355 V           ; 0.184 V                              ; 0.139 V                              ; 4.61e-10 s                  ; 4.6e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 2.17e-05 V                  ; 2.38 V             ; -0.0355 V          ; 0.184 V                             ; 0.139 V                             ; 4.61e-10 s                 ; 4.6e-10 s                  ; No                        ; Yes                       ;
; displaya[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.17e-05 V                   ; 2.38 V              ; -0.0339 V           ; 0.183 V                              ; 0.138 V                              ; 4.61e-10 s                  ; 4.61e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.17e-05 V                  ; 2.38 V             ; -0.0339 V          ; 0.183 V                             ; 0.138 V                             ; 4.61e-10 s                 ; 4.61e-10 s                 ; No                        ; Yes                       ;
; displaya[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.17e-05 V                   ; 2.38 V              ; -0.0341 V           ; 0.176 V                              ; 0.129 V                              ; 4.57e-10 s                  ; 4.55e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.17e-05 V                  ; 2.38 V             ; -0.0341 V          ; 0.176 V                             ; 0.129 V                             ; 4.57e-10 s                 ; 4.55e-10 s                 ; No                        ; Yes                       ;
; displaya[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.17e-05 V                   ; 2.38 V              ; -0.0341 V           ; 0.177 V                              ; 0.128 V                              ; 4.57e-10 s                  ; 4.56e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.17e-05 V                  ; 2.38 V             ; -0.0341 V          ; 0.177 V                             ; 0.128 V                             ; 4.57e-10 s                 ; 4.56e-10 s                 ; No                        ; Yes                       ;
; displayb[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.17e-05 V                   ; 2.38 V              ; -0.0341 V           ; 0.177 V                              ; 0.128 V                              ; 4.57e-10 s                  ; 4.56e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.17e-05 V                  ; 2.38 V             ; -0.0341 V          ; 0.177 V                             ; 0.128 V                             ; 4.57e-10 s                 ; 4.56e-10 s                 ; No                        ; Yes                       ;
; displayb[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.17e-05 V                   ; 2.38 V              ; -0.0339 V           ; 0.184 V                              ; 0.137 V                              ; 4.61e-10 s                  ; 4.61e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.17e-05 V                  ; 2.38 V             ; -0.0339 V          ; 0.184 V                             ; 0.137 V                             ; 4.61e-10 s                 ; 4.61e-10 s                 ; No                        ; Yes                       ;
; displayb[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.17e-05 V                   ; 2.38 V              ; -0.0339 V           ; 0.183 V                              ; 0.138 V                              ; 4.61e-10 s                  ; 4.61e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.17e-05 V                  ; 2.38 V             ; -0.0339 V          ; 0.183 V                             ; 0.138 V                             ; 4.61e-10 s                 ; 4.61e-10 s                 ; No                        ; Yes                       ;
; displayb[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.17e-05 V                   ; 2.38 V              ; -0.0339 V           ; 0.183 V                              ; 0.138 V                              ; 4.61e-10 s                  ; 4.61e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.17e-05 V                  ; 2.38 V             ; -0.0339 V          ; 0.183 V                             ; 0.138 V                             ; 4.61e-10 s                 ; 4.61e-10 s                 ; No                        ; Yes                       ;
; displayb[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.17e-05 V                   ; 2.38 V              ; -0.0341 V           ; 0.176 V                              ; 0.129 V                              ; 4.57e-10 s                  ; 4.55e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.17e-05 V                  ; 2.38 V             ; -0.0341 V          ; 0.176 V                             ; 0.129 V                             ; 4.57e-10 s                 ; 4.55e-10 s                 ; No                        ; Yes                       ;
; displayb[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.17e-05 V                   ; 2.38 V              ; -0.0339 V           ; 0.184 V                              ; 0.137 V                              ; 4.61e-10 s                  ; 4.61e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.17e-05 V                  ; 2.38 V             ; -0.0339 V          ; 0.184 V                             ; 0.137 V                             ; 4.61e-10 s                 ; 4.61e-10 s                 ; No                        ; Yes                       ;
; displayb[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.17e-05 V                   ; 2.38 V              ; -0.0341 V           ; 0.177 V                              ; 0.128 V                              ; 4.57e-10 s                  ; 4.56e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.17e-05 V                  ; 2.38 V             ; -0.0341 V          ; 0.177 V                             ; 0.128 V                             ; 4.57e-10 s                 ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sinalVermelhoV_p ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.17e-05 V                   ; 2.38 V              ; -0.0341 V           ; 0.177 V                              ; 0.128 V                              ; 4.57e-10 s                  ; 4.56e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.17e-05 V                  ; 2.38 V             ; -0.0341 V          ; 0.177 V                             ; 0.128 V                             ; 4.57e-10 s                 ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sinalAmareloV_p  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.17e-05 V                   ; 2.38 V              ; -0.0339 V           ; 0.184 V                              ; 0.137 V                              ; 4.61e-10 s                  ; 4.61e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.17e-05 V                  ; 2.38 V             ; -0.0339 V          ; 0.184 V                             ; 0.137 V                             ; 4.61e-10 s                 ; 4.61e-10 s                 ; No                        ; Yes                       ;
; sinalVerdeV_p    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.17e-05 V                   ; 2.38 V              ; -0.037 V            ; 0.176 V                              ; 0.131 V                              ; 4.57e-10 s                  ; 4.54e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.17e-05 V                  ; 2.38 V             ; -0.037 V           ; 0.176 V                             ; 0.131 V                             ; 4.57e-10 s                 ; 4.54e-10 s                 ; No                        ; Yes                       ;
; sinalVermelhoP_p ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.17e-05 V                   ; 2.38 V              ; -0.0341 V           ; 0.177 V                              ; 0.128 V                              ; 4.57e-10 s                  ; 4.56e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.17e-05 V                  ; 2.38 V             ; -0.0341 V          ; 0.177 V                             ; 0.128 V                             ; 4.57e-10 s                 ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sinalVerdeP_p    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.17e-05 V                   ; 2.38 V              ; -0.0339 V           ; 0.183 V                              ; 0.138 V                              ; 4.61e-10 s                  ; 4.61e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.17e-05 V                  ; 2.38 V             ; -0.0339 V          ; 0.183 V                             ; 0.138 V                             ; 4.61e-10 s                 ; 4.61e-10 s                 ; No                        ; Yes                       ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1100mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; displaya[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 3.36e-06 V                   ; 2.89 V              ; -0.119 V            ; 0.284 V                              ; 0.244 V                              ; 2.7e-10 s                   ; 2.67e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 3.36e-06 V                  ; 2.89 V             ; -0.119 V           ; 0.284 V                             ; 0.244 V                             ; 2.7e-10 s                  ; 2.67e-10 s                 ; No                        ; Yes                       ;
; displaya[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 3.36e-06 V                   ; 2.89 V              ; -0.122 V            ; 0.271 V                              ; 0.233 V                              ; 2.67e-10 s                  ; 2.63e-10 s                  ; Yes                        ; Yes                        ; 2.75 V                      ; 3.36e-06 V                  ; 2.89 V             ; -0.122 V           ; 0.271 V                             ; 0.233 V                             ; 2.67e-10 s                 ; 2.63e-10 s                 ; Yes                       ; Yes                       ;
; displaya[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 3.36e-06 V                   ; 2.89 V              ; -0.122 V            ; 0.275 V                              ; 0.234 V                              ; 2.67e-10 s                  ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.75 V                      ; 3.36e-06 V                  ; 2.89 V             ; -0.122 V           ; 0.275 V                             ; 0.234 V                             ; 2.67e-10 s                 ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; displaya[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 3.36e-06 V                   ; 2.89 V              ; -0.119 V            ; 0.282 V                              ; 0.239 V                              ; 2.7e-10 s                   ; 2.68e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 3.36e-06 V                  ; 2.89 V             ; -0.119 V           ; 0.282 V                             ; 0.239 V                             ; 2.7e-10 s                  ; 2.68e-10 s                 ; No                        ; Yes                       ;
; displaya[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 3.36e-06 V                   ; 2.89 V              ; -0.12 V             ; 0.282 V                              ; 0.242 V                              ; 2.7e-10 s                   ; 2.67e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 3.36e-06 V                  ; 2.89 V             ; -0.12 V            ; 0.282 V                             ; 0.242 V                             ; 2.7e-10 s                  ; 2.67e-10 s                 ; No                        ; Yes                       ;
; displaya[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 3.36e-06 V                   ; 2.89 V              ; -0.122 V            ; 0.275 V                              ; 0.234 V                              ; 2.67e-10 s                  ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.75 V                      ; 3.36e-06 V                  ; 2.89 V             ; -0.122 V           ; 0.275 V                             ; 0.234 V                             ; 2.67e-10 s                 ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; displaya[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 3.36e-06 V                   ; 2.89 V              ; -0.126 V            ; 0.275 V                              ; 0.235 V                              ; 2.67e-10 s                  ; 2.62e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 3.36e-06 V                  ; 2.89 V             ; -0.126 V           ; 0.275 V                             ; 0.235 V                             ; 2.67e-10 s                 ; 2.62e-10 s                 ; No                        ; Yes                       ;
; displayb[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 3.36e-06 V                   ; 2.89 V              ; -0.126 V            ; 0.275 V                              ; 0.235 V                              ; 2.67e-10 s                  ; 2.62e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 3.36e-06 V                  ; 2.89 V             ; -0.126 V           ; 0.275 V                             ; 0.235 V                             ; 2.67e-10 s                 ; 2.62e-10 s                 ; No                        ; Yes                       ;
; displayb[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 3.36e-06 V                   ; 2.89 V              ; -0.119 V            ; 0.284 V                              ; 0.244 V                              ; 2.7e-10 s                   ; 2.67e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 3.36e-06 V                  ; 2.89 V             ; -0.119 V           ; 0.284 V                             ; 0.244 V                             ; 2.7e-10 s                  ; 2.67e-10 s                 ; No                        ; Yes                       ;
; displayb[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 3.36e-06 V                   ; 2.89 V              ; -0.12 V             ; 0.282 V                              ; 0.242 V                              ; 2.7e-10 s                   ; 2.67e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 3.36e-06 V                  ; 2.89 V             ; -0.12 V            ; 0.282 V                             ; 0.242 V                             ; 2.7e-10 s                  ; 2.67e-10 s                 ; No                        ; Yes                       ;
; displayb[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 3.36e-06 V                   ; 2.89 V              ; -0.12 V             ; 0.282 V                              ; 0.242 V                              ; 2.7e-10 s                   ; 2.67e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 3.36e-06 V                  ; 2.89 V             ; -0.12 V            ; 0.282 V                             ; 0.242 V                             ; 2.7e-10 s                  ; 2.67e-10 s                 ; No                        ; Yes                       ;
; displayb[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 3.36e-06 V                   ; 2.89 V              ; -0.122 V            ; 0.275 V                              ; 0.234 V                              ; 2.67e-10 s                  ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.75 V                      ; 3.36e-06 V                  ; 2.89 V             ; -0.122 V           ; 0.275 V                             ; 0.234 V                             ; 2.67e-10 s                 ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; displayb[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 3.36e-06 V                   ; 2.89 V              ; -0.119 V            ; 0.284 V                              ; 0.244 V                              ; 2.7e-10 s                   ; 2.67e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 3.36e-06 V                  ; 2.89 V             ; -0.119 V           ; 0.284 V                             ; 0.244 V                             ; 2.7e-10 s                  ; 2.67e-10 s                 ; No                        ; Yes                       ;
; displayb[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 3.36e-06 V                   ; 2.89 V              ; -0.126 V            ; 0.275 V                              ; 0.235 V                              ; 2.67e-10 s                  ; 2.62e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 3.36e-06 V                  ; 2.89 V             ; -0.126 V           ; 0.275 V                             ; 0.235 V                             ; 2.67e-10 s                 ; 2.62e-10 s                 ; No                        ; Yes                       ;
; sinalVermelhoV_p ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 3.36e-06 V                   ; 2.89 V              ; -0.126 V            ; 0.275 V                              ; 0.235 V                              ; 2.67e-10 s                  ; 2.62e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 3.36e-06 V                  ; 2.89 V             ; -0.126 V           ; 0.275 V                             ; 0.235 V                             ; 2.67e-10 s                 ; 2.62e-10 s                 ; No                        ; Yes                       ;
; sinalAmareloV_p  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 3.36e-06 V                   ; 2.89 V              ; -0.119 V            ; 0.284 V                              ; 0.244 V                              ; 2.7e-10 s                   ; 2.67e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 3.36e-06 V                  ; 2.89 V             ; -0.119 V           ; 0.284 V                             ; 0.244 V                             ; 2.7e-10 s                  ; 2.67e-10 s                 ; No                        ; Yes                       ;
; sinalVerdeV_p    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 3.36e-06 V                   ; 2.89 V              ; -0.122 V            ; 0.271 V                              ; 0.233 V                              ; 2.67e-10 s                  ; 2.63e-10 s                  ; Yes                        ; Yes                        ; 2.75 V                      ; 3.36e-06 V                  ; 2.89 V             ; -0.122 V           ; 0.271 V                             ; 0.233 V                             ; 2.67e-10 s                 ; 2.63e-10 s                 ; Yes                       ; Yes                       ;
; sinalVermelhoP_p ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 3.36e-06 V                   ; 2.89 V              ; -0.126 V            ; 0.275 V                              ; 0.235 V                              ; 2.67e-10 s                  ; 2.62e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 3.36e-06 V                  ; 2.89 V             ; -0.126 V           ; 0.275 V                             ; 0.235 V                             ; 2.67e-10 s                 ; 2.62e-10 s                 ; No                        ; Yes                       ;
; sinalVerdeP_p    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 3.36e-06 V                   ; 2.89 V              ; -0.12 V             ; 0.282 V                              ; 0.242 V                              ; 2.7e-10 s                   ; 2.67e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 3.36e-06 V                  ; 2.89 V             ; -0.12 V            ; 0.282 V                             ; 0.242 V                             ; 2.7e-10 s                  ; 2.67e-10 s                 ; No                        ; Yes                       ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                 ;
+------------------------------------------+------------------------------------------+----------+----------+----------+----------+
; From Clock                               ; To Clock                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------+------------------------------------------+----------+----------+----------+----------+
; clk_placa                                ; clk_placa                                ; 1488     ; 0        ; 0        ; 0        ;
; divisor_clock:divisor_clock_aula|clock_1 ; clk_placa                                ; 1        ; 1        ; 0        ; 0        ;
; divisor_clock:divisor_clock_aula|clock_1 ; divisor_clock:divisor_clock_aula|clock_1 ; 1457     ; 0        ; 0        ; 0        ;
; start                                    ; divisor_clock:divisor_clock_aula|clock_1 ; 0        ; 31       ; 0        ; 0        ;
; rst                                      ; rst                                      ; 220      ; 286      ; 253      ; 330      ;
; start                                    ; rst                                      ; 0        ; 208      ; 0        ; 245      ;
; rst                                      ; start                                    ; 0        ; 0        ; 0        ; 4        ;
+------------------------------------------+------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                  ;
+------------------------------------------+------------------------------------------+----------+----------+----------+----------+
; From Clock                               ; To Clock                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------+------------------------------------------+----------+----------+----------+----------+
; clk_placa                                ; clk_placa                                ; 1488     ; 0        ; 0        ; 0        ;
; divisor_clock:divisor_clock_aula|clock_1 ; clk_placa                                ; 1        ; 1        ; 0        ; 0        ;
; divisor_clock:divisor_clock_aula|clock_1 ; divisor_clock:divisor_clock_aula|clock_1 ; 1457     ; 0        ; 0        ; 0        ;
; start                                    ; divisor_clock:divisor_clock_aula|clock_1 ; 0        ; 31       ; 0        ; 0        ;
; rst                                      ; rst                                      ; 220      ; 286      ; 253      ; 330      ;
; start                                    ; rst                                      ; 0        ; 208      ; 0        ; 245      ;
; rst                                      ; start                                    ; 0        ; 0        ; 0        ; 4        ;
+------------------------------------------+------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                ;
+------------+------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------------------------------------+----------+----------+----------+----------+
; rst        ; divisor_clock:divisor_clock_aula|clock_1 ; 1488     ; 1953     ; 0        ; 0        ;
; start      ; divisor_clock:divisor_clock_aula|clock_1 ; 0        ; 1457     ; 0        ; 0        ;
; rst        ; rst                                      ; 0        ; 0        ; 4        ; 4        ;
; rst        ; start                                    ; 0        ; 0        ; 18       ; 18       ;
; start      ; start                                    ; 0        ; 0        ; 0        ; 6        ;
+------------+------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                 ;
+------------+------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------------------------------------+----------+----------+----------+----------+
; rst        ; divisor_clock:divisor_clock_aula|clock_1 ; 1488     ; 1953     ; 0        ; 0        ;
; start      ; divisor_clock:divisor_clock_aula|clock_1 ; 0        ; 1457     ; 0        ; 0        ;
; rst        ; rst                                      ; 0        ; 0        ; 4        ; 4        ;
; rst        ; start                                    ; 0        ; 0        ; 18       ; 18       ;
; start      ; start                                    ; 0        ; 0        ; 0        ; 6        ;
+------------+------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 19    ; 19   ;
; Unconstrained Output Port Paths ; 439   ; 439  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 12.1 Build 177 11/07/2012 SJ Web Edition
    Info: Processing started: Mon Oct 29 14:10:37 2018
Info: Command: quartus_sta TP5 -c TP5
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Warning (335093): TimeQuest Timing Analyzer is analyzing 10 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'TP5.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name divisor_clock:divisor_clock_aula|clock_1 divisor_clock:divisor_clock_aula|clock_1
    Info (332105): create_clock -period 1.000 -name clk_placa clk_placa
    Info (332105): create_clock -period 1.000 -name start start
    Info (332105): create_clock -period 1.000 -name rst rst
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "maquina_aula|state.inicial~2|combout"
    Warning (332126): Node "maquina_aula|state.inicial~reg0head_lut|datab"
    Warning (332126): Node "maquina_aula|state.inicial~reg0head_lut|combout"
    Warning (332126): Node "maquina_aula|state.inicial~2|datac"
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: maquina_aula|state.atravessa~reg0head_lut  from: datac  to: combout
    Info (332098): Cell: maquina_aula|state.luzAmarelaVec~reg0head_lut  from: datab  to: combout
    Info (332098): Cell: maquina_aula|state.luzVermelhaVec~reg0head_lut  from: datab  to: combout
    Info (332098): Cell: maquina_aula|state.piscaVerdeVec~reg0head_lut  from: datac  to: combout
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1100mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -6.439
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -6.439       -49.540 rst 
    Info (332119):    -4.956      -144.836 divisor_clock:divisor_clock_aula|clock_1 
    Info (332119):    -4.080       -84.643 clk_placa 
    Info (332119):    -0.235        -0.512 start 
Info (332146): Worst-case hold slack is -4.891
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.891       -22.307 rst 
    Info (332119):    -0.959        -2.894 start 
    Info (332119):    -0.665        -0.665 clk_placa 
    Info (332119):     0.986         0.000 divisor_clock:divisor_clock_aula|clock_1 
Info (332146): Worst-case recovery slack is -9.053
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -9.053      -272.263 divisor_clock:divisor_clock_aula|clock_1 
    Info (332119):    -2.086       -10.834 start 
    Info (332119):    -0.609        -2.226 rst 
Info (332146): Worst-case removal slack is -1.654
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.654        -6.143 rst 
    Info (332119):    -0.345        -1.713 start 
    Info (332119):     2.082         0.000 divisor_clock:divisor_clock_aula|clock_1 
Info (332146): Worst-case minimum pulse width slack is -4.758
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.758      -355.384 rst 
    Info (332119):    -0.538       -26.461 divisor_clock:divisor_clock_aula|clock_1 
    Info (332119):    -0.538       -24.617 clk_placa 
    Info (332119):    -0.538        -4.674 start 
Info: Analyzing Slow 1100mV 0C Model
Info (334003): Started post-fitting delay annotation
Warning (334000): Timing characteristics of device 5CGXFC7C6F23C7 are preliminary
Info (334004): Delay annotation completed successfully
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: maquina_aula|state.atravessa~reg0head_lut  from: datac  to: combout
    Info (332098): Cell: maquina_aula|state.luzAmarelaVec~reg0head_lut  from: datab  to: combout
    Info (332098): Cell: maquina_aula|state.luzVermelhaVec~reg0head_lut  from: datab  to: combout
    Info (332098): Cell: maquina_aula|state.piscaVerdeVec~reg0head_lut  from: datac  to: combout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -6.400
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -6.400       -49.007 rst 
    Info (332119):    -4.755      -136.743 divisor_clock:divisor_clock_aula|clock_1 
    Info (332119):    -4.276       -83.128 clk_placa 
    Info (332119):    -0.234        -0.497 start 
Info (332146): Worst-case hold slack is -4.793
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.793       -21.709 rst 
    Info (332119):    -0.893        -2.499 start 
    Info (332119):    -0.483        -0.483 clk_placa 
    Info (332119):     0.896         0.000 divisor_clock:divisor_clock_aula|clock_1 
Info (332146): Worst-case recovery slack is -8.810
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -8.810      -265.449 divisor_clock:divisor_clock_aula|clock_1 
    Info (332119):    -1.911       -10.025 start 
    Info (332119):    -0.523        -1.948 rst 
Info (332146): Worst-case removal slack is -1.591
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.591        -5.951 rst 
    Info (332119):    -0.329        -1.630 start 
    Info (332119):     1.967         0.000 divisor_clock:divisor_clock_aula|clock_1 
Info (332146): Worst-case minimum pulse width slack is -4.585
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.585      -351.057 rst 
    Info (332119):    -0.538       -24.868 divisor_clock:divisor_clock_aula|clock_1 
    Info (332119):    -0.538       -24.731 clk_placa 
    Info (332119):    -0.538        -4.665 start 
Info: Analyzing Fast 1100mV 0C Model
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: maquina_aula|state.atravessa~reg0head_lut  from: datac  to: combout
    Info (332098): Cell: maquina_aula|state.luzAmarelaVec~reg0head_lut  from: datab  to: combout
    Info (332098): Cell: maquina_aula|state.luzVermelhaVec~reg0head_lut  from: datab  to: combout
    Info (332098): Cell: maquina_aula|state.piscaVerdeVec~reg0head_lut  from: datac  to: combout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.440
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.440       -23.485 rst 
    Info (332119):    -2.778       -81.536 divisor_clock:divisor_clock_aula|clock_1 
    Info (332119):    -1.999       -18.913 clk_placa 
    Info (332119):     0.975         0.000 start 
Info (332146): Worst-case hold slack is -2.006
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.006        -9.161 rst 
    Info (332119):    -0.809        -2.895 start 
    Info (332119):    -0.163        -0.163 clk_placa 
    Info (332119):     0.379         0.000 divisor_clock:divisor_clock_aula|clock_1 
Info (332146): Worst-case recovery slack is -4.569
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.569      -136.881 divisor_clock:divisor_clock_aula|clock_1 
    Info (332119):    -0.301        -0.888 start 
    Info (332119):     0.471         0.000 rst 
Info (332146): Worst-case removal slack is -0.648
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.648        -2.470 rst 
    Info (332119):    -0.566        -3.255 start 
    Info (332119):     0.771         0.000 divisor_clock:divisor_clock_aula|clock_1 
Info (332146): Worst-case minimum pulse width slack is -2.071
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.071      -114.172 rst 
    Info (332119):    -0.320        -3.691 clk_placa 
    Info (332119):    -0.088        -0.520 start 
    Info (332119):     0.066         0.000 divisor_clock:divisor_clock_aula|clock_1 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 12 warnings
    Info: Peak virtual memory: 6863 megabytes
    Info: Processing ended: Mon Oct 29 14:11:17 2018
    Info: Elapsed time: 00:00:40
    Info: Total CPU time (on all processors): 00:00:19


