<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//ENhttp://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Power Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper { width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre;  border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.thermal_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.Configure_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#Message" style=" font-size: 16px;">Power Messages</a>
</li>
<li><a href="#Summary" style=" font-size: 16px;">Power Summary</a>
<ul>
<li><a href="#Power_Info" style=" font-size: 14px;">Power Information</a></li>
<li><a href="#Thermal_Info" style=" font-size: 14px;">Thermal Information</a></li>
<li><a href="#Configure_Info" style=" font-size: 14px;">Configure Information</a></li>
<li><a href="#Supply_Summary" style=" font-size: 14px;">Supply Information</a></li>
</ul>
</li>
<li><a href="#Detail" style=" font-size: 16px;">Power Details</a>
<ul>
<li><a href="#By_Block_Type" style=" font-size: 14px;">Power By Block Type</a></li>
<li><a href="#By_Hierarchy" style=" font-size: 14px;">Power By Hierarchy</a></li>
<li><a href="#By_Clock_Domain" style=" font-size: 14px;">Power By Clock Domain</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="Message">Power Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Power Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/impl/gwsynthesis/project.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tang9k.cst</td>
</tr>
<tr>
<td class="label">Timing Constraints File</td>
<td>/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/Z80_goauld.sdc</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.9 Beta-4 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Jan  6 05:29:40 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Power Summary</a></h1>
<h2><a name="Power_Info">Power Information:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Total Power (mW)</td>
<td>268.365</td>
</tr>
<tr>
<td class="label">Quiescent Power (mW)</td>
<td>93.206</td>
</tr>
<tr>
<td class="label">Dynamic Power (mW)</td>
<td>175.159</td>
</tr>
</table>
<h2><a name="Thermal_Info">Thermal Information:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Junction Temperature</td>
<td>33.008</td>
</tr>
<tr>
<td class="label">Theta JA</td>
<td>29.840</td>
</tr>
<tr>
<td class="label">Max Allowed Ambient Temperature</td>
<td>76.992</td>
</tr>
</table>
<h2><a name="Configure_Info">Configure Information:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Default IO Toggle Rate</td>
<td>0.125</td>
</tr>
<td class="label">Default Remain Toggle Rate</td>
<td>0.125</td>
</tr>
<tr>
<td class="label">Use Vectorless Estimation</td>
<td>false</td>
</tr>
<tr>
<td class="label">Filter Glitches</td>
<td>false</td>
</tr>
<tr>
<td class="label">Related Vcd File</td>
<td></td>
</tr>
<tr>
<td class="label">Related Saif File</td>
<td></td>
</tr>
<tr>
<td class="label">Use Custom Theta JA</td>
<td>false</td>
</tr>
<tr>
<td class="label">Air Flow</td>
<td>LFM_0</td>
</tr>
<tr>
<td class="label">Heat Sink</td>
<td>None</td>
</tr>
<tr>
<td class="label">Use Custom Theta SA</td>
<td>false</td>
</tr>
<tr>
<td class="label">Board Thermal Model</td>
<td>None</td>
</tr>
<tr>
<td class="label">Use Custom Theta JB</td>
<td>false</td>
</tr>
<tr>
<td class="label">Ambient Temperature</td>
<td>25.000
</tr>
</table>
<h2><a name="Supply_Summary">Supply Information:</a></h2>
<table class="summary_table">
<tr>
<th class="label">Voltage Source</th>
<th class="label">Voltage</th>
<th class="label">Dynamic Current(mA)</th>
<th class="label">Quiescent Current(mA)</th>
<th class="label">Power(mW)</th>
</tr>
<tr>
<td>VCC</td>
<td>1.000</td>
<td>123.228</td>
<td>61.505</td>
<td>184.733</td>
</tr>
<tr>
<td>VCCX</td>
<td>2.500</td>
<td>8.954</td>
<td>11.364</td>
<td>50.793</td>
</tr>
<tr>
<td>VCCIO33</td>
<td>3.300</td>
<td>8.954</td>
<td>0.997</td>
<td>32.839</td>
</tr>
</table>
<h1><a name="Detail">Power Details</a></h1>
<h2><a name="By_Block_Type">Power By Block Type:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Block Type</th>
<th class="label">Total Power(mW)</th>
<th class="label">Static Power(mW)</th>
<th class="label">Average Toggle Rate(millions of transitions/sec)</th>
</tr>
<tr>
<td>Logic</td>
<td>11.902</td>
<td>NA</td>
<td>7.911</td>
</tr>
<tr>
<td>IO</td>
<td>77.040
<td>16.104
<td>13.858
</tr>
<tr>
<td>BSRAM</td>
<td>65.506
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>PLL</td>
<td>25.418
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>DSP</td>
<td>11.300
<td>NA</td>
<td>0.997
</tr>
</table>
<h2><a name="By_Hierarchy">Power By Hierarchy:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Hierarchy Entity</th>
<th class="label">Total Power(mW)</th>
<th class="label">Block Dynamic Power(mW)</th>
</tr>
<tr>
<td>top</td>
<td>114.126</td>
<td>114.126(113.050)</td>
<tr>
<td>top/bios1/</td>
<td>17.730</td>
<td>17.730(0.000)</td>
<tr>
<td>top/clk_main/</td>
<td>11.297</td>
<td>11.297(0.000)</td>
<tr>
<td>top/cpu1/</td>
<td>4.400</td>
<td>4.400(4.359)</td>
<tr>
<td>top/cpu1/u0/</td>
<td>4.359</td>
<td>4.359(0.457)</td>
<tr>
<td>top/cpu1/u0/Regs/</td>
<td>0.060</td>
<td>0.060(0.000)</td>
<tr>
<td>top/cpu1/u0/alu/</td>
<td>0.089</td>
<td>0.089(0.000)</td>
<tr>
<td>top/cpu1/u0/mcode/</td>
<td>0.308</td>
<td>0.308(0.000)</td>
<tr>
<td>top/dn1/</td>
<td>0.004</td>
<td>0.004(0.000)</td>
<tr>
<td>top/dn2/</td>
<td>0.004</td>
<td>0.004(0.000)</td>
<tr>
<td>top/dn3/</td>
<td>0.004</td>
<td>0.004(0.000)</td>
<tr>
<td>top/dn4/</td>
<td>0.004</td>
<td>0.004(0.000)</td>
<tr>
<td>top/logo1/</td>
<td>8.865</td>
<td>8.865(0.000)</td>
<tr>
<td>top/megaram1/</td>
<td>5.661</td>
<td>5.661(5.589)</td>
<tr>
<td>top/megaram1/mega1/</td>
<td>5.589</td>
<td>5.589(5.572)</td>
<tr>
<td>top/megaram1/mega1/SccCh/</td>
<td>5.572</td>
<td>5.572(1.380)</td>
<tr>
<td>top/megaram1/mega1/SccCh/wavemem/</td>
<td>1.380</td>
<td>1.380(0.000)</td>
<tr>
<td>top/memory_ctrl/</td>
<td>0.379</td>
<td>0.379(0.312)</td>
<tr>
<td>top/memory_ctrl/start_mapper/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>top/memory_ctrl/start_vdp/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>top/memory_ctrl/vram/</td>
<td>0.311</td>
<td>0.311(0.244)</td>
<tr>
<td>top/memory_ctrl/vram/u_sdram/</td>
<td>0.244</td>
<td>0.244(0.000)</td>
<tr>
<td>top/mono/</td>
<td>0.217</td>
<td>0.217(0.000)</td>
<tr>
<td>top/opll/</td>
<td>7.604</td>
<td>7.604(7.604)</td>
<tr>
<td>top/opll/u_acc/</td>
<td>0.200</td>
<td>0.200(0.200)</td>
<tr>
<td>top/opll/u_acc/u_acc_0/</td>
<td>0.200</td>
<td>0.200(0.000)</td>
<tr>
<td>top/opll/u_eg/</td>
<td>2.795</td>
<td>2.795(2.774)</td>
<tr>
<td>top/opll/u_eg/u_blocksh/</td>
<td>0.003</td>
<td>0.003(0.000)</td>
<tr>
<td>top/opll/u_eg/u_cntsh/</td>
<td>0.038</td>
<td>0.038(0.000)</td>
<tr>
<td>top/opll/u_eg/u_comb/</td>
<td>0.817</td>
<td>0.817(0.817)</td>
<tr>
<td>top/opll/u_eg/u_comb/u_ctrl/</td>
<td>0.132</td>
<td>0.132(0.000)</td>
<tr>
<td>top/opll/u_eg/u_comb/u_final/</td>
<td>0.308</td>
<td>0.308(0.000)</td>
<tr>
<td>top/opll/u_eg/u_comb/u_pure/</td>
<td>0.252</td>
<td>0.252(0.000)</td>
<tr>
<td>top/opll/u_eg/u_comb/u_step/</td>
<td>0.124</td>
<td>0.124(0.000)</td>
<tr>
<td>top/opll/u_eg/u_egcnt/</td>
<td>0.115</td>
<td>0.115(0.000)</td>
<tr>
<td>top/opll/u_eg/u_egsh/</td>
<td>0.054</td>
<td>0.054(0.000)</td>
<tr>
<td>top/opll/u_eg/u_egstate/</td>
<td>0.031</td>
<td>0.031(0.000)</td>
<tr>
<td>top/opll/u_eg/u_fnumsh/</td>
<td>0.007</td>
<td>0.007(0.000)</td>
<tr>
<td>top/opll/u_eg/u_konsh/</td>
<td>1.709</td>
<td>1.709(0.000)</td>
<tr>
<td>top/opll/u_lfo/</td>
<td>0.048</td>
<td>0.048(0.000)</td>
<tr>
<td>top/opll/u_mmr/</td>
<td>0.517</td>
<td>0.517(0.476)</td>
<tr>
<td>top/opll/u_mmr/u_div/</td>
<td>0.006</td>
<td>0.006(0.000)</td>
<tr>
<td>top/opll/u_mmr/u_reg/</td>
<td>0.470</td>
<td>0.470(0.330)</td>
<tr>
<td>top/opll/u_mmr/u_reg/u_iv/</td>
<td>0.015</td>
<td>0.015(0.000)</td>
<tr>
<td>top/opll/u_mmr/u_reg/u_reg_ch/</td>
<td>0.290</td>
<td>0.290(0.000)</td>
<tr>
<td>top/opll/u_mmr/u_reg/u_slot_cnt/</td>
<td>0.025</td>
<td>0.025(0.000)</td>
<tr>
<td>top/opll/u_op/</td>
<td>3.625</td>
<td>3.625(3.096)</td>
<tr>
<td>top/opll/u_op/u_condly/</td>
<td>0.003</td>
<td>0.003(0.000)</td>
<tr>
<td>top/opll/u_op/u_csr0/</td>
<td>0.015</td>
<td>0.015(0.000)</td>
<tr>
<td>top/opll/u_op/u_csr1/</td>
<td>0.015</td>
<td>0.015(0.000)</td>
<tr>
<td>top/opll/u_op/u_csr2/</td>
<td>0.016</td>
<td>0.016(0.000)</td>
<tr>
<td>top/opll/u_op/u_delay/</td>
<td>0.014</td>
<td>0.014(0.000)</td>
<tr>
<td>top/opll/u_op/u_exprom/</td>
<td>1.516</td>
<td>1.516(0.000)</td>
<tr>
<td>top/opll/u_op/u_logsin/</td>
<td>1.516</td>
<td>1.516(0.000)</td>
<tr>
<td>top/opll/u_pg/</td>
<td>0.420</td>
<td>0.420(0.403)</td>
<tr>
<td>top/opll/u_pg/u_comb/</td>
<td>0.347</td>
<td>0.347(0.347)</td>
<tr>
<td>top/opll/u_pg/u_comb/u_inc/</td>
<td>0.132</td>
<td>0.132(0.000)</td>
<tr>
<td>top/opll/u_pg/u_comb/u_pm/</td>
<td>0.017</td>
<td>0.017(0.000)</td>
<tr>
<td>top/opll/u_pg/u_comb/u_rhy/</td>
<td>0.022</td>
<td>0.022(0.000)</td>
<tr>
<td>top/opll/u_pg/u_comb/u_sum/</td>
<td>0.176</td>
<td>0.176(0.000)</td>
<tr>
<td>top/opll/u_pg/u_noise/</td>
<td>0.022</td>
<td>0.022(0.000)</td>
<tr>
<td>top/opll/u_pg/u_pad/</td>
<td>0.014</td>
<td>0.014(0.000)</td>
<tr>
<td>top/opll/u_pg/u_phsh/</td>
<td>0.020</td>
<td>0.020(0.000)</td>
<tr>
<td>top/psg1/</td>
<td>0.051</td>
<td>0.051(0.000)</td>
<tr>
<td>top/rtc1/</td>
<td>0.130</td>
<td>0.130(0.004)</td>
<tr>
<td>top/rtc1/u_mem/</td>
<td>0.004</td>
<td>0.004(0.000)</td>
<tr>
<td>top/scc1/</td>
<td>5.623</td>
<td>5.623(5.582)</td>
<tr>
<td>top/scc1/SccCh/</td>
<td>5.582</td>
<td>5.582(1.380)</td>
<tr>
<td>top/scc1/SccCh/wavemem/</td>
<td>1.380</td>
<td>1.380(0.000)</td>
<tr>
<td>top/scc2/</td>
<td>19.616</td>
<td>19.616(19.596)</td>
<tr>
<td>top/scc2/SccCh/</td>
<td>19.596</td>
<td>19.596(15.412)</td>
<tr>
<td>top/scc2/SccCh/wavemem/</td>
<td>15.412</td>
<td>15.412(0.000)</td>
<tr>
<td>top/subrom1/</td>
<td>8.865</td>
<td>8.865(0.000)</td>
<tr>
<td>top/uart0/</td>
<td>0.207</td>
<td>0.207(0.181)</td>
<tr>
<td>top/uart0/ppi/</td>
<td>0.134</td>
<td>0.134(0.000)</td>
<tr>
<td>top/uart0/uart_rx_inst1/</td>
<td>0.028</td>
<td>0.028(0.000)</td>
<tr>
<td>top/uart0/uart_tx_inst0/</td>
<td>0.019</td>
<td>0.019(0.000)</td>
<tr>
<td>top/vdp4/</td>
<td>22.390</td>
<td>22.390(22.340)</td>
<tr>
<td>top/vdp4/audioclkd/</td>
<td>0.035</td>
<td>0.035(0.000)</td>
<tr>
<td>top/vdp4/clk_135_inst/</td>
<td>14.121</td>
<td>14.121(0.000)</td>
<tr>
<td>top/vdp4/hdmi_ntsc/</td>
<td>0.482</td>
<td>0.482(0.441)</td>
<tr>
<td>top/vdp4/hdmi_ntsc/tmds_gen[0].tmds_channel/</td>
<td>0.054</td>
<td>0.054(0.000)</td>
<tr>
<td>top/vdp4/hdmi_ntsc/tmds_gen[1].tmds_channel/</td>
<td>0.051</td>
<td>0.051(0.000)</td>
<tr>
<td>top/vdp4/hdmi_ntsc/tmds_gen[2].tmds_channel/</td>
<td>0.050</td>
<td>0.050(0.000)</td>
<tr>
<td>top/vdp4/hdmi_ntsc/true_hdmi_output.packet_assembler/</td>
<td>0.106</td>
<td>0.106(0.000)</td>
<tr>
<td>top/vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/</td>
<td>0.181</td>
<td>0.181(0.038)</td>
<tr>
<td>top/vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/</td>
<td>0.038</td>
<td>0.038(0.000)</td>
<tr>
<td>top/vdp4/hdmi_pal/</td>
<td>0.484</td>
<td>0.484(0.438)</td>
<tr>
<td>top/vdp4/hdmi_pal/tmds_gen[0].tmds_channel/</td>
<td>0.052</td>
<td>0.052(0.000)</td>
<tr>
<td>top/vdp4/hdmi_pal/tmds_gen[1].tmds_channel/</td>
<td>0.050</td>
<td>0.050(0.000)</td>
<tr>
<td>top/vdp4/hdmi_pal/tmds_gen[2].tmds_channel/</td>
<td>0.050</td>
<td>0.050(0.000)</td>
<tr>
<td>top/vdp4/hdmi_pal/true_hdmi_output.packet_assembler/</td>
<td>0.104</td>
<td>0.104(0.000)</td>
<tr>
<td>top/vdp4/hdmi_pal/true_hdmi_output.packet_picker/</td>
<td>0.184</td>
<td>0.184(0.038)</td>
<tr>
<td>top/vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/</td>
<td>0.038</td>
<td>0.038(0.000)</td>
<tr>
<td>top/vdp4/u_v9958/</td>
<td>7.216</td>
<td>7.216(7.117)</td>
<tr>
<td>top/vdp4/u_v9958/U_INTERRUPT/</td>
<td>0.010</td>
<td>0.010(0.000)</td>
<tr>
<td>top/vdp4/u_v9958/U_SPRITE/</td>
<td>0.864</td>
<td>0.864(0.699)</td>
<tr>
<td>top/vdp4/u_v9958/U_SPRITE/ISPINFORAM/</td>
<td>0.009</td>
<td>0.009(0.000)</td>
<tr>
<td>top/vdp4/u_v9958/U_SPRITE/U_EVEN_LINE_BUF/</td>
<td>0.345</td>
<td>0.345(0.000)</td>
<tr>
<td>top/vdp4/u_v9958/U_SPRITE/U_ODD_LINE_BUF/</td>
<td>0.345</td>
<td>0.345(0.000)</td>
<tr>
<td>top/vdp4/u_v9958/U_SSG/</td>
<td>0.169</td>
<td>0.169(0.028)</td>
<tr>
<td>top/vdp4/u_v9958/U_SSG/U_HVCOUNTER/</td>
<td>0.028</td>
<td>0.028(0.000)</td>
<tr>
<td>top/vdp4/u_v9958/U_VDP_COLORDEC/</td>
<td>0.033</td>
<td>0.033(0.000)</td>
<tr>
<td>top/vdp4/u_v9958/U_VDP_COMMAND/</td>
<td>0.314</td>
<td>0.314(0.000)</td>
<tr>
<td>top/vdp4/u_v9958/U_VDP_GRAPHIC123M/</td>
<td>0.036</td>
<td>0.036(0.000)</td>
<tr>
<td>top/vdp4/u_v9958/U_VDP_GRAPHIC4567/</td>
<td>0.489</td>
<td>0.489(0.345)</td>
<tr>
<td>top/vdp4/u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/</td>
<td>0.345</td>
<td>0.345(0.000)</td>
<tr>
<td>top/vdp4/u_v9958/U_VDP_REGISTER/</td>
<td>4.003</td>
<td>4.003(3.925)</td>
<tr>
<td>top/vdp4/u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/</td>
<td>3.925</td>
<td>3.925(0.000)</td>
<tr>
<td>top/vdp4/u_v9958/U_VDP_TEXT12/</td>
<td>0.079</td>
<td>0.079(0.000)</td>
<tr>
<td>top/vdp4/u_v9958/U_VDP_VGA/</td>
<td>0.751</td>
<td>0.751(0.744)</td>
<tr>
<td>top/vdp4/u_v9958/U_VDP_VGA/DBUF/</td>
<td>0.744</td>
<td>0.744(0.739)</td>
<tr>
<td>top/vdp4/u_v9958/U_VDP_VGA/DBUF/U_BUF_BE/</td>
<td>0.369</td>
<td>0.369(0.000)</td>
<tr>
<td>top/vdp4/u_v9958/U_VDP_VGA/DBUF/U_BUF_BO/</td>
<td>0.369</td>
<td>0.369(0.000)</td>
<tr>
<td>top/vdp4/u_v9958/U_VDP_WAIT_CONTROL/</td>
<td>0.370</td>
<td>0.370(0.000)</td>
</table>
<h2><a name="By_Clock_Domain">Power By Clock Domain:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Domain</th>
<th class="label">Clock Frequency(Mhz)</th>
<th class="label">Total Dynamic Power(mW)</th>
</tr>
<tr>
<td>clock_27m</td>
<td>27.000</td>
<td>33.743</td>
</tr>
<tr>
<td>clock_VideoDLClk</td>
<td>27.000</td>
<td>0.018</td>
</tr>
<tr>
<td>clock_audio</td>
<td>3.600</td>
<td>0.004</td>
</tr>
<tr>
<td>clock_108m</td>
<td>108.000</td>
<td>80.190</td>
</tr>
<tr>
<td>uart0/rx_data_valid_0</td>
<td>100.000</td>
<td>0.132</td>
</tr>
<tr>
<td>clock_reset</td>
<td>3.600</td>
<td>0.002</td>
</tr>
<tr>
<td>NO CLOCK DOMAIN</td>
<td>0.000</td>
<td>0.000</td>
</tr>
<tr>
<td>clock_env_reset</td>
<td>3.600</td>
<td>0.002</td>
</tr>
<tr>
<td>uart0/ppi/n99_3</td>
<td>100.000</td>
<td>0.094</td>
</tr>
<tr>
<td>uart0/key_row[3]</td>
<td>100.000</td>
<td>0.027</td>
</tr>
<tr>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>135.000</td>
<td>0.009</td>
</tr>
</table>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
