//! THE SYNC STATEMENTS.
//! ⛔ THE ORDER IS dxp's AND CITED: reordering syncs times the card out (CB state=TimedOut, sync rc=-1).
//!
//! 4 units. Every citation resolves against the authority tree
//! `/Users/nickm/git/deeptools-src` at revision `a0d29abbed`.
//!
//! | unit | level | LoC | authority |
//! |---|---|---|---|
//! | `e033_constructUnitsForUniformization` | 0 | 90 | `dsc-based-utils/DSC2ToDataflowIR/V3/SNSyncLowering.cpp:47` |
//! | `e061_constructUnits` | 1 | 25 | `dsc-based-utils/DSC2ToDataflowIR/V3/SNSyncLowering.cpp:20` |
//! | `e062_constructImplicitSyncOperation` | 1 | 66 | `dsc-based-utils/DSC2ToDataflowIR/V3/SNSyncLowering.cpp:138` |
//! | `e076_constructSyncOperation` | 2 | 69 | `dsc-based-utils/DSC2ToDataflowIR/V3/SNSyncLowering.cpp:205` |

// ⛔ ONE `crustify:todo:` PER SCHEDULED UNIT. Replace each with the ported function
// carrying `/// Replaces: eNNN_name`. A surviving TODO is open work.

use std::num::NonZeroI64;

use super::dsc_lowering::{
    Component, Handlers, Retrieved, constant_index, query_over_handles,
    retrieve_get_unit_op_in_same_core,
};
use crate::generated::SyncSignal;
use crate::islands::dataflow_ir::Values;
use crate::islands::dataflow_ir::dialects::uniform::MappedTy;
use crate::islands::dataflow_ir::dialects::{Op as DfirOp, Val, dataflow};
use crate::islands::dataflow_ir::ty::{AffineMap, ElemType, MemRef};
use crate::units::{Core, Corelet, DfirUnit, Row};

/// WHICH END A SYNC SIGNAL COMES FROM — `getComponentsFromOtherEnds`' first field.
///
/// ⛔ THE PT ROW IS NOT A [`DfirUnit`]: `L0LUROW0..7` (`sys-arch-spec/arch_enums.h:80-87`) are named
/// nowhere in this conversion except the two filters that SKIP rows 1-7 (`SNSyncLowering.cpp:26`,
/// `:57`), and only `L0LUROW0` is ever bound to a handler
/// (`DSC2ToDataflowIRUtils.hpp:285-296`) — so widening the island's unit vocabulary by seven
/// spellings would add seven units no `get_unit` can name.
#[derive(Debug, Clone, Copy, PartialEq, Eq)]
pub enum SyncEnd {
    /// A unit named outright.
    Unit(DfirUnit),
    /// One row's spelling of the L0 load unit.
    L0luRow(Row),
}

/// Replaces: e061_constructUnits
///
/// EVERY OTHER END OF A SYNC, AS A HANDLE IN **THIS** CORE — one per corelet, except that the L3
/// halves are asked once with no corelet at all (`SNSyncLowering.cpp:20-44`).
///
/// ⛔ ROWS 1-7 OF THE L0 LOAD UNIT ARE DROPPED — the reference's own note, *"skip the signals from
/// the l0lorow1-7"* (`:25`); row 0's signal is kept and asks for `L0LU`.
///
/// ⛔ THE L3 ARM PASSES `-1` (`:36`), which is [`None`] here: an L3 half is core-wide and a
/// `corelet = -1` attribute is not a corelet.
#[must_use]
pub fn construct_units(
    vals: &mut Values,
    handlers: &Handlers,
    ends: &[(SyncEnd, Vec<(Core, Vec<Corelet>)>)],
) -> Vec<Retrieved> {
    let mut units = Vec::new();
    for (end, cores) in ends {
        let comp = match end {
            SyncEnd::Unit(unit) => Component::Unit(*unit),
            SyncEnd::L0luRow(row) if row.get() == 0 => Component::Unit(DfirUnit::L0lu),
            SyncEnd::L0luRow(_) => continue,
        };
        let core_wide = matches!(end, SyncEnd::Unit(DfirUnit::L3lu | DfirUnit::L3su));
        for (core, corelets) in cores {
            if core_wide {
                units.push(retrieve_get_unit_op_in_same_core(
                    vals, handlers, comp, *core, None,
                ));
            } else {
                for corelet in corelets {
                    units.push(retrieve_get_unit_op_in_same_core(
                        vals,
                        handlers,
                        comp,
                        *core,
                        Some(*corelet),
                    ));
                }
            }
        }
    }
    units
}

/// Replaces: e033_constructUnitsForUniformization
///
/// THE UNIT A UNIFORMIZED SYNC SYNCS AGAINST — every other end grouped per `(core, fold)`, mapped by
/// this core's own fold handles and queried by the enclosing region's iterator
/// (`SNSyncLowering.cpp:47-136`).
///
/// ⛔⛔ THE GROUP IS PER **FOLD RESULT INDEX**, NOT PER UNIT: `getResult(idx)` of each other end's
/// defining `get_unit` puts fold `idx` of every corelet of a core into ONE group, and the key for that
/// group is this core's own `idx`-th result. Grouping per unit would sync fold 0 against fold 1.
///
/// ⛔ ROWS 1-7 ARE SKIPPED HERE TOO AND THE L3 HALVES ASK WITH `-1` — as in [`construct_units`].
///
/// ⛔ A GROUP OF ONE IS THE MEMBER ITSELF, not a one-member `create_group`.
///
/// ⭐ THE QUERY KEY IS `uniform_region_iterator_` WHERE THERE IS ONE, ELSE `program_unit_iterator_`.
///
/// ⚠️ THE REFERENCE'S CORE ORDER IS AN `unordered_map`'s. The groups are emitted here in the order
/// `ends` first names each core, which is the only order this port can state.
#[must_use]
pub fn construct_units_for_uniformization(
    vals: &mut Values,
    ops: &mut Vec<DfirOp>,
    ends: &[(SyncEnd, Vec<(Core, Vec<Corelet>)>)],
    comp: Component,
    relevant: &[(Core, Corelet)],
    fold_results: impl Fn(Core, Option<Corelet>, Component) -> Option<Vec<Val>>,
    region_iterator: Option<Val>,
    program_unit_iterator: Val,
) -> Option<Val> {
    // `core_fold_specific_units[core_id][idx].push_back(to_unit_def_op->getResult(idx))`.
    let mut per_core: Vec<(Core, Vec<Vec<Val>>)> = Vec::new();
    for (end, cores) in ends {
        let unit = match end {
            SyncEnd::Unit(unit) => Component::Unit(*unit),
            SyncEnd::L0luRow(row) if row.get() == 0 => Component::Unit(DfirUnit::L0lu),
            SyncEnd::L0luRow(_) => continue,
        };
        let core_wide = matches!(end, SyncEnd::Unit(DfirUnit::L3lu | DfirUnit::L3su));
        for (core, corelets) in cores {
            let asked: Vec<Option<Corelet>> = if core_wide {
                vec![None]
            } else {
                corelets.iter().copied().map(Some).collect()
            };
            for corelet in asked {
                // `unit_to_value_map_->at(core_id).at(corelet).at(unit)` — a throw for an end this
                // core never bound.
                let results = fold_results(*core, corelet, unit)?;
                let at = match per_core.iter().position(|(walked, _)| walked == core) {
                    Some(at) => at,
                    None => {
                        per_core.push((*core, Vec::new()));
                        per_core.len() - 1
                    }
                };
                let folds = &mut per_core.get_mut(at)?.1;
                for (idx, result) in results.into_iter().enumerate() {
                    if folds.len() <= idx {
                        folds.resize(idx + 1, Vec::new());
                    }
                    folds.get_mut(idx)?.push(result);
                }
            }
        }
    }

    // `CreateGroupOp::create(..)` per `(core, fold)`, or the lone member itself.
    let mut groups: Vec<(Core, Vec<Val>)> = Vec::new();
    for (core, folds) in &per_core {
        let mut per_fold = Vec::with_capacity(folds.len());
        for members in folds {
            if let [single] = members.as_slice() {
                per_fold.push(*single);
            } else {
                let result = vals.mint();
                ops.push(DfirOp::Dataflow(dataflow::Op::CreateGroup {
                    result,
                    unit_ids: members.clone(),
                }));
                per_fold.push(result);
            }
        }
        groups.push((*core, per_fold));
    }

    // `if (sync->isNodeRelevant(comp_, corelet_id, core_id))` over `coreIdsUsed_` × the corelets —
    // the double loop is mechanism, the surviving pairs are the input.
    let mut pairs = Vec::new();
    for (core, corelet) in relevant {
        let own = fold_results(*core, Some(*corelet), comp)?;
        let per_fold = groups
            .iter()
            .find(|(walked, _)| walked == core)
            .map(|(_, per_fold)| per_fold)?;
        for (idx, key) in own.into_iter().enumerate() {
            // `values.push_back(core_fold_specific_groups.at(core_id).at(idx))`.
            pairs.push((key, *per_fold.get(idx)?));
        }
    }

    Some(query_over_handles(
        vals,
        ops,
        region_iterator.unwrap_or(program_unit_iterator),
        pairs,
        MappedTy::Index,
    ))
}

/// WHICH SIDE OF THE L0 AN IMPLICIT SYNC IS BUILT ON.
///
/// ⛔ THE TWO VARIANTS ARE `DT_CHECK_MSG(is_any_of(this->comp_, L0SU, L0LUROW0), "implicit sync is
/// supported only in L0SU/L0LUROW0")` (`SNSyncLowering.cpp:139-140`) as a type.
#[derive(Debug, Clone, Copy, PartialEq, Eq)]
pub enum ImplicitSyncSide {
    /// `L0SU` — the store side.
    L0su,
    /// `L0LUROW0` — row 0 of the load side.
    L0luRow0,
}

impl ImplicitSyncSide {
    /// THE OTHER SIDE — `dst_comp = comp_ == L0SU ? L0LUROW0 : L0SU` (`:143`).
    #[must_use]
    pub const fn other(self) -> ImplicitSyncSide {
        match self {
            ImplicitSyncSide::L0su => ImplicitSyncSide::L0luRow0,
            ImplicitSyncSide::L0luRow0 => ImplicitSyncSide::L0su,
        }
    }
}

/// AN IMPLICIT SYNC'S TILE SIZE — the product of `getImplicitSyncTileSizePerDim`'s per-dim sizes.
///
/// ⛔ TWO CHECKS BECOME THIS TYPE: `tilesize_ss >= 1` and `tilesize_el == tilesize_ss`, the latter
/// because *"translator currently doesn't epilogues in implicit sync"* (`SNSyncLowering.cpp:183-186`).
/// Both stages' products go in, so there is nothing left for the sync itself to compare.
#[derive(Debug, Clone, Copy, PartialEq, Eq)]
pub struct TileSize(NonZeroI64);

impl TileSize {
    /// THE TWO PRODUCTS, AGREEING — [`None`] where they differ or the size is below one.
    #[must_use]
    pub const fn of(steady_state: i64, epilogue: i64) -> Option<TileSize> {
        if steady_state != epilogue || steady_state < 1 {
            return None;
        }
        match NonZeroI64::new(steady_state) {
            Some(size) => Some(TileSize(size)),
            None => None,
        }
    }
}

/// Replaces: e062_constructImplicitSyncOperation
///
/// THE `dataflow.implicit_sync_on_streaming_buffer` BETWEEN THE TWO SIDES OF ONE L0 — a tile-size
/// constant, a zero start address, a one-element view of the L0 and the sync itself
/// (`SNSyncLowering.cpp:138-203`).
///
/// ⛔ THE VIEW IS ONE ELEMENT AT A CONSTANT-ZERO LAYOUT — `MemRefType::get(1, element_type)` and
/// `AffineMap::get(1, 0, getAffineConstantExpr(0, ..))` (`:194-195`): the sync reads a doorbell, not
/// the buffer, so a layout derived from the transfer's own shape would name the wrong bytes.
///
/// ⭐ THE SYNC IS NAMED — `builder.getStringAttr(sync->name_)` (`:203`), which prints as
/// `{dbgName = ".."}` (`hcc/samples/Matmul_L0/matmul_l0.mlir:27`).
pub fn construct_implicit_sync_operation(
    vals: &mut Values,
    ops: &mut Vec<DfirOp>,
    side: ImplicitSyncSide,
    handler: impl Fn(ImplicitSyncSide) -> Val,
    l0_memory: Val,
    tile_size: TileSize,
    elem: ElemType,
    name: &str,
) {
    // step-1: `mlir::Value dst_unit = this->getComponentHandler(dst_comp);`
    let dst_unit = handler(side.other());

    // step-3: `tile_size = ConstantIndexOp::create(builder, loc, tilesize_ss)`
    let size = constant_index(vals, ops, tile_size.0.get());

    // step-4: the start address and the view over the L0.
    let start = constant_index(vals, ops, 0);
    let view_ty = MemRef {
        shape: vec![1],
        elem,
    };
    let view = vals.mint();
    ops.push(DfirOp::Dataflow(dataflow::Op::GetLogicalMemoryView {
        result: view,
        from: l0_memory,
        start,
        layout: AffineMap::constants(1, &[0]),
        ty: view_ty.clone(),
    }));

    // step-5: `ImplicitSyncOnStreamingBufferOp::create(builder, loc, view, dst_unit, tile_size, name)`
    ops.push(DfirOp::Dataflow(dataflow::Op::ImplicitSync {
        view,
        dst: dst_unit,
        size,
        view_ty,
        dbg_name: Some(name.to_owned()),
    }));
}

/// THE HANDLES A SYNC STATEMENT SIGNALS — the reference's `needsUniform()` branch, which is a choice
/// between two functions that fill the SAME vector (`SNSyncLowering.cpp:216-220`, `:245-249`).
#[derive(Debug, Clone, PartialEq)]
pub enum SyncUnits {
    /// `constructUnits(builder, units)` — one handle per other end, from entry 061.
    Plain(Vec<Retrieved>),
    /// `constructUnitsForUniformization(builder, units)` — ONE query result, from entry 033, and
    /// [`None`] where it built none.
    Uniform(Option<Val>),
}

/// WHICH OF THE THREE SYNC STATEMENTS THIS IS — `isReceive_` and `implicitSyncRefTransfer_` read as
/// one answer, because the reference tests both in every arm (`SNSyncLowering.cpp:208,241,266`).
pub enum SyncKind<'a> {
    /// `!isReceive_ && implicitSyncRefTransfer_ == nullptr` — the producer.
    Produce {
        /// `sync->isSoft_ == 0` — see the TRAP on [`construct_sync_operation`].
        wait_immediately: bool,
        /// `to_units`.
        units: SyncUnits,
    },
    /// `isReceive_ && implicitSyncRefTransfer_ == nullptr` — the consumer, and NO wait flag.
    Receive {
        /// `from_units`.
        units: SyncUnits,
    },
    /// `implicitSyncRefTransfer_ != nullptr`, whichever way `isReceive_` reads.
    Implicit {
        /// Which side of the L0 this program is.
        side: ImplicitSyncSide,
        /// `getComponentHandler(..)` for the other side.
        handler: &'a dyn Fn(ImplicitSyncSide) -> Val,
        /// The L0 the view is taken over.
        l0_memory: Val,
        /// The tile size both stages agree on.
        tile_size: TileSize,
        /// The view's element type.
        elem: ElemType,
    },
}

/// `units.size() > 1` becomes a `create_group`, `== 1` names the handle itself, and `0` is the
/// reference's trailing `return failure()` — no op at all.
fn one_handle(vals: &mut Values, ops: &mut Vec<DfirOp>, units: SyncUnits) -> Option<Val> {
    let handles: Vec<Val> = match units {
        SyncUnits::Plain(retrieved) => retrieved
            .into_iter()
            .map(|unit| unit.bind(ops))
            .collect(),
        SyncUnits::Uniform(query) => query.into_iter().collect(),
    };
    match handles.len() {
        0 => None,
        1 => handles.first().copied(),
        _ => {
            let result = vals.mint();
            ops.push(DfirOp::Dataflow(dataflow::Op::CreateGroup {
                result,
                unit_ids: handles,
            }));
            Some(result)
        }
    }
}

/// Replaces: e076_constructSyncOperation
///
/// **076/110** `SNSyncLowering.cpp:205` — the `sync_send`, `sync_recv` or implicit sync itself, over
/// one handle or over a `create_group` of every other end.
///
/// ⛔ `wait_immediately` REACHES NO ATTRIBUTE: [`dataflow::Op::SyncSend`]'s printer states
/// `wait_immediately_for_async_transfers = true` for every send, with its own cited reason, and a
/// `ddl.sync` carries no soft flag for this to disagree with.
/// ⛔ THE IMPLICIT ARM'S `DT_CHECK_MSG(coreArch >= RCUDD1A_ISA)` IS A TYPE FACT: [`crate::arch::IsaGen`]
/// has no generation below it, so there is no arch this can refuse on.
pub fn construct_sync_operation(
    vals: &mut Values,
    ops: &mut Vec<DfirOp>,
    signal: SyncSignal,
    kind: SyncKind<'_>,
) {
    match kind {
        SyncKind::Produce {
            wait_immediately: _,
            units,
        } => {
            if let Some(to) = one_handle(vals, ops, units) {
                ops.push(DfirOp::Dataflow(dataflow::Op::SyncSend { to, signal }));
            }
        }
        SyncKind::Receive { units } => {
            if let Some(from) = one_handle(vals, ops, units) {
                ops.push(DfirOp::Dataflow(dataflow::Op::SyncRecv { from, signal }));
            }
        }
        SyncKind::Implicit {
            side,
            handler,
            l0_memory,
            tile_size,
            elem,
        } => construct_implicit_sync_operation(
            vals,
            ops,
            side,
            handler,
            l0_memory,
            tile_size,
            elem,
            signal.spelling(),
        ),
    }
}

#[cfg(test)]
mod unit_tests {
    use super::{
        ImplicitSyncSide, MappedTy, SyncEnd, SyncKind, SyncUnits, TileSize,
        construct_implicit_sync_operation, construct_sync_operation, construct_units,
        construct_units_for_uniformization,
    };
    use crate::bridges::superdsc_to_dataflow_ir::dsc_lowering::{
        Bound, Component, Handlers, Retrieved,
    };
    use crate::generated::SyncSignal;
    use crate::islands::dataflow_ir::Values;
    use crate::islands::dataflow_ir::dialects::{Op as DfirOp, Val, arith, dataflow, uniform};
    use crate::islands::dataflow_ir::ty::{AffineMap, ElemType, MemRef};
    use crate::units::{Core, Corelet, DfirUnit, Residency, Row};

    /// 🎯 076/110 — ⭐ ONE OTHER END IS NAMED DIRECTLY AND TWO BECOME A `create_group`, and the
    /// receive carries the signal with NO wait flag.
    #[test]
    fn a_send_groups_every_other_end_and_a_single_one_is_named_outright() {
        let mut vals = Values::default();
        let (first, second) = (vals.mint(), vals.mint());
        let signal = SyncSignal::InputToLxsuToLxluToSync;
        let mut ops = Vec::new();
        construct_sync_operation(
            &mut vals,
            &mut ops,
            signal,
            SyncKind::Produce {
                wait_immediately: true,
                units: SyncUnits::Plain(vec![
                    Retrieved::Reused(first),
                    Retrieved::Reused(second),
                ]),
            },
        );
        assert_eq!(
            ops,
            vec![
                DfirOp::Dataflow(dataflow::Op::CreateGroup {
                    result: Val(2),
                    unit_ids: vec![first, second],
                }),
                DfirOp::Dataflow(dataflow::Op::SyncSend {
                    to: Val(2),
                    signal,
                }),
            ]
        );
        // ⭐ THE UNIFORMIZED ARM IS ONE QUERY RESULT, so it never groups.
        let mut ops = Vec::new();
        construct_sync_operation(
            &mut vals,
            &mut ops,
            signal,
            SyncKind::Receive {
                units: SyncUnits::Uniform(Some(first)),
            },
        );
        assert_eq!(
            ops,
            vec![DfirOp::Dataflow(dataflow::Op::SyncRecv {
                from: first,
                signal,
            })]
        );
        // ⛔ AND NO OTHER END IS THE REFERENCE'S TRAILING `return failure()`: nothing is emitted.
        let mut ops = Vec::new();
        construct_sync_operation(
            &mut vals,
            &mut ops,
            signal,
            SyncKind::Produce {
                wait_immediately: false,
                units: SyncUnits::Uniform(None),
            },
        );
        assert!(ops.is_empty());
    }

    /// ⛔ ROWS 1-7 CONTRIBUTE NOTHING AND THE L3 HALVES ASK ONCE WITH NO CORELET.
    ///
    /// A port that let row 3's signal through would sync against a handle no `get_unit` binds, and one
    /// that asked the L3 per corelet would emit `CORELETS_PER_CORE` handles for a core-wide unit.
    #[test]
    fn the_l0_rows_above_zero_are_skipped_and_an_l3_half_is_asked_once() {
        let core = Core::checked(0).expect("core 0");
        let cl0 = Corelet::checked(0).expect("corelet 0");
        let cl1 = Corelet::checked(1).expect("corelet 1");
        let handlers = Handlers {
            units: vec![(
                DfirUnit::L0lu,
                Bound::Unit {
                    handle: Val(30),
                    corelet: Some(cl0),
                },
            )],
            own_lrf: Val(1),
            pt_xrf: Val(2),
            latches: Default::default(),
        };
        let mut vals = Values::default();

        let got = construct_units(
            &mut vals,
            &handlers,
            &[
                (
                    SyncEnd::L0luRow(Row::checked(0).expect("row 0")),
                    vec![(core, vec![cl0])],
                ),
                (
                    SyncEnd::L0luRow(Row::checked(3).expect("row 3")),
                    vec![(core, vec![cl0, cl1])],
                ),
                (SyncEnd::Unit(DfirUnit::L3su), vec![(core, vec![cl0, cl1])]),
            ],
        );

        assert_eq!(
            got,
            vec![
                // Row 0 asks for `L0LU`, which corelet 0 has already bound.
                Retrieved::Reused(Val(30)),
                // The L3 store half: ONE handle, core-wide, for a core naming two corelets.
                Retrieved::Created(dataflow::Op::GetUnit {
                    result: Val(0),
                    residency: Residency::CoreWide { core },
                    unit: DfirUnit::L3su,
                    num_folds: None,
                }),
            ]
        );
    }

    /// ⛔ THE DESTINATION IS THE OTHER SIDE, AND THE VIEW IS ONE ELEMENT AT LAYOUT `(d0) -> (0)`.
    ///
    /// Syncing a side against itself is a doorbell nobody rings, and unequal stage tile sizes are an
    /// epilogue this op cannot express — which is why [`TileSize::of`] answers [`None`] for them.
    #[test]
    fn the_store_side_syncs_the_load_side_over_a_one_element_doorbell() {
        let mut vals = Values::default();
        let mut ops: Vec<DfirOp> = Vec::new();
        let tile = TileSize::of(4, 4).expect("equal stage products");
        assert_eq!(TileSize::of(4, 5), None);
        assert_eq!(TileSize::of(0, 0), None);

        construct_implicit_sync_operation(
            &mut vals,
            &mut ops,
            ImplicitSyncSide::L0su,
            |side| match side {
                ImplicitSyncSide::L0su => Val(60),
                ImplicitSyncSide::L0luRow0 => Val(61),
            },
            Val(62),
            tile,
            ElemType::F16,
            "sync_implicit_L0",
        );

        let view_ty = MemRef {
            shape: vec![1],
            elem: ElemType::F16,
        };
        assert_eq!(
            ops,
            vec![
                DfirOp::Arith(arith::Op::Constant {
                    result: Val(0),
                    value: 4,
                }),
                DfirOp::Arith(arith::Op::Constant {
                    result: Val(1),
                    value: 0,
                }),
                DfirOp::Dataflow(dataflow::Op::GetLogicalMemoryView {
                    result: Val(2),
                    from: Val(62),
                    start: Val(1),
                    layout: AffineMap::constants(1, &[0]),
                    ty: view_ty.clone(),
                }),
                DfirOp::Dataflow(dataflow::Op::ImplicitSync {
                    view: Val(2),
                    dst: Val(61),
                    size: Val(0),
                    view_ty,
                    dbg_name: Some("sync_implicit_L0".to_owned()),
                }),
            ]
        );
    }

    /// ⛔ ONE GROUP PER FOLD INDEX, AND THE KEY IS THIS CORE'S OWN RESULT FOR THAT FOLD.
    ///
    /// A port that grouped per unit would put fold 0 and fold 1 of the same corelet in one group and
    /// sync every fold against every other.
    #[test]
    fn the_other_ends_are_grouped_per_fold_and_keyed_by_this_cores_own_folds() {
        let core = Core::checked(0).expect("core 0");
        let cl0 = Corelet::checked(0).expect("corelet 0");
        let cl1 = Corelet::checked(1).expect("corelet 1");
        let mut vals = Values::default();
        let mut ops: Vec<DfirOp> = Vec::new();

        // Two folds per unit: the L0SU other end in both corelets, and this core's own L0LU.
        let fold_results =
            |_core: Core, corelet: Option<Corelet>, comp: Component| match (corelet, comp) {
                (Some(cl), Component::Unit(DfirUnit::L0su)) if cl == cl0 => {
                    Some(vec![Val(10), Val(11)])
                }
                (Some(_), Component::Unit(DfirUnit::L0su)) => Some(vec![Val(12), Val(13)]),
                (Some(cl), Component::Unit(DfirUnit::L0lu)) if cl == cl0 => {
                    Some(vec![Val(20), Val(21)])
                }
                (Some(_), Component::Unit(DfirUnit::L0lu)) => Some(vec![Val(22), Val(23)]),
                _ => None,
            };

        let got = construct_units_for_uniformization(
            &mut vals,
            &mut ops,
            &[
                (SyncEnd::Unit(DfirUnit::L0su), vec![(core, vec![cl0, cl1])]),
                // Row 3 contributes nothing at all — the `:57` filter.
                (
                    SyncEnd::L0luRow(Row::checked(3).expect("row 3")),
                    vec![(core, vec![cl0])],
                ),
            ],
            Component::Unit(DfirUnit::L0lu),
            &[(core, cl0), (core, cl1)],
            fold_results,
            Some(Val(90)),
            Val(91),
        );

        assert_eq!(got, Some(Val(3)));
        assert_eq!(
            ops,
            vec![
                // Fold 0 of both corelets, then fold 1 of both.
                DfirOp::Dataflow(dataflow::Op::CreateGroup {
                    result: Val(0),
                    unit_ids: vec![Val(10), Val(12)],
                }),
                DfirOp::Dataflow(dataflow::Op::CreateGroup {
                    result: Val(1),
                    unit_ids: vec![Val(11), Val(13)],
                }),
                DfirOp::Uniform(uniform::Op::DefImmutableMapping {
                    result: Val(2),
                    pairs: vec![
                        (Val(20), Val(0)),
                        (Val(21), Val(1)),
                        (Val(22), Val(0)),
                        (Val(23), Val(1)),
                    ],
                    values_ty: MappedTy::Index,
                }),
                DfirOp::Uniform(uniform::Op::QueryMap {
                    result: Val(3),
                    map: Val(2),
                    // The region's iterator, not the program unit's.
                    key: Val(90),
                    ty: MappedTy::Index,
                }),
            ]
        );
    }
}
