#Build: Fabric Compiler 2021.4-SP1.2, Build 96435, May 30 04:40 2022
#Install: J:\PDS_2021.4\pango\PDS_2021.4-SP1.2\bin
#Application name: pds.exe
#OS: Windows 7sp1 6.1.7601
#Hostname: USER-20180123QP
Generated by Fabric Compiler (version 2021.4-SP1.2 build 96435) at Wed Jun 22 14:20:29 2022
ADS Parser
Compiling architecture definition.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
File "J:/pds/ip_pll/prj/source/tb/vtf_ip_pll.v" has been added to project successfully. 
ADS Parser
Compiling architecture definition.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
File "J:/pds/ip_pll/prj/source/tb/tb_ip_pll.v" has been removed from project successfully. 
ADS Parser
Compiling architecture definition.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
W: Public-4009: File J:/pds/ip_pll/rtl/ip_pll.v already exists.
ADS Parser
Compiling architecture definition.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
ADS Parser
Compiling architecture definition.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
W: Public-4009: File J:/pds/ip_pll/rtl/ip_pll.v already exists.
W: Public-4009: File J:/pds/ip_pll/rtl/ip_pll.v already exists.
File "J:/pds/ip_pll/prj/source/sim/tb/vtf_ip_pll.v" has been added to project successfully. 
ADS Parser
Compiling architecture definition.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
File "J:/pds/ip_pll/prj/source/tb/vtf_ip_pll.v" has been removed from project successfully. 
ADS Parser
Compiling architecture definition.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
File "J:/pds/ip_pll/prj/source/sim/tb/vtf_ip_pll.v" has been removed from project successfully. 
ADS Parser
Compiling architecture definition.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
File "J:/pds/ip_pll/sim/tb/vtf_ip_pll.v" has been added to project successfully. 
ADS Parser
Compiling architecture definition.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
ADS Parser
Compiling architecture definition.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
ADS Parser
I: Flow-6004: Design file modified: "J:/pds/ip_pll/rtl/ip_pll.v". 
Compiling architecture definition.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
E: Verilog-4005: [J:/pds/ip_pll/rtl/ip_pll.v(line number: 22)] Syntax error near 1
E: Verilog-4005: [J:/pds/ip_pll/rtl/ip_pll.v(line number: 23)] Syntax error near 2
E: Verilog-4163: [J:/pds/ip_pll/rtl/ip_pll.v(line number: 23)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [J:/pds/ip_pll/rtl/ip_pll.v(line number: 34)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [J:/pds/ip_pll/rtl/ip_pll.v(line number: 35)] Syntax error near 14
E: Verilog-4163: [J:/pds/ip_pll/rtl/ip_pll.v(line number: 35)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [J:/pds/ip_pll/rtl/ip_pll.v(line number: 36)] Syntax error near 15
E: Verilog-4163: [J:/pds/ip_pll/rtl/ip_pll.v(line number: 42)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [J:/pds/ip_pll/rtl/ip_pll.v(line number: 45)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Parsing ERROR.
ADS Parser
I: Flow-6004: Design file modified: "J:/pds/ip_pll/rtl/ip_pll.v". 
Compiling architecture definition.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
E: Verilog-4005: [J:/pds/ip_pll/rtl/ip_pll.v(line number: 22)] Syntax error near 1
E: Verilog-4005: [J:/pds/ip_pll/rtl/ip_pll.v(line number: 23)] Syntax error near 2
E: Verilog-4163: [J:/pds/ip_pll/rtl/ip_pll.v(line number: 23)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [J:/pds/ip_pll/rtl/ip_pll.v(line number: 34)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [J:/pds/ip_pll/rtl/ip_pll.v(line number: 35)] Syntax error near 14
E: Verilog-4163: [J:/pds/ip_pll/rtl/ip_pll.v(line number: 35)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [J:/pds/ip_pll/rtl/ip_pll.v(line number: 36)] Syntax error near 15
E: Verilog-4163: [J:/pds/ip_pll/rtl/ip_pll.v(line number: 42)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [J:/pds/ip_pll/rtl/ip_pll.v(line number: 45)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Parsing ERROR.
ADS Parser
I: Flow-6004: Design file modified: "J:/pds/ip_pll/rtl/ip_pll.v". 
Compiling architecture definition.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
ADS Parser
Compiling architecture definition.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
ADS Parser
Compiling architecture definition.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.


Process "Compile" started.
Current time: Wed Jun 22 14:46:38 2022
Compiling architecture definition.
Analyzing project file 'J:/pds/ip_pll/prj/ip_pll.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Start rtl-analyze.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -work work -include_path {J:/pds/ip_pll/prj} J:/pds/ip_pll/rtl/ip_pll.v
I: Verilog-0001: Analyzing file J:/pds/ip_pll/rtl/ip_pll.v
I: Verilog-0002: [J:/pds/ip_pll/rtl/ip_pll.v(line number: 22)] Analyzing module ip_pll (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {J:/pds/ip_pll/prj} J:/pds/ip_pll/rtl/ip_pll.v successfully.
Executing : .rtl_analyze -include_path {J:/pds/ip_pll/prj} J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v
I: Verilog-0001: Analyzing file J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v
I: Verilog-0002: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 20)] Analyzing module pll_clk (library work)
Parsing done.
Executing : .rtl_analyze -include_path {J:/pds/ip_pll/prj} J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v successfully.
I: Module "ip_pll" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 0.815s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-elaborate.
I: Verilog-0003: [J:/pds/ip_pll/rtl/ip_pll.v(line number: 22)] Elaborating module ip_pll
I: Verilog-0004: [J:/pds/ip_pll/rtl/ip_pll.v(line number: 45)] Elaborating instance u_pll_clk
I: Verilog-0003: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 20)] Elaborating module pll_clk
I: Verilog-0004: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 249)] Elaborating instance u_pll_e1
W: Verilog-2021: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 126)] Net clkfb in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 129)] Net pfden in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 130)] Net clkout0_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 131)] Net clkout0_2pad_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 132)] Net clkout1_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 133)] Net clkout2_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 134)] Net clkout3_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 135)] Net clkout4_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 136)] Net clkout5_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 137)] Net dyn_idiv in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 138)] Net dyn_odiv0 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 139)] Net dyn_odiv1 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 140)] Net dyn_odiv2 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 141)] Net dyn_odiv3 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 142)] Net dyn_odiv4 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 143)] Net dyn_fdiv in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 144)] Net dyn_duty0 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 145)] Net dyn_duty1 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 146)] Net dyn_duty2 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 147)] Net dyn_duty3 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 148)] Net dyn_duty4 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 149)] Net dyn_phase0[0] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 149)] Net dyn_phase0[1] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 149)] Net dyn_phase0[2] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 149)] Net dyn_phase0[3] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 149)] Net dyn_phase0[4] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 149)] Net dyn_phase0[5] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 149)] Net dyn_phase0[6] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 149)] Net dyn_phase0[7] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 149)] Net dyn_phase0[8] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 149)] Net dyn_phase0[9] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 149)] Net dyn_phase0[10] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 149)] Net dyn_phase0[11] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 149)] Net dyn_phase0[12] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 150)] Net dyn_phase1[0] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 150)] Net dyn_phase1[1] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 150)] Net dyn_phase1[2] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 150)] Net dyn_phase1[3] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 150)] Net dyn_phase1[4] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 150)] Net dyn_phase1[5] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 150)] Net dyn_phase1[6] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 150)] Net dyn_phase1[7] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 150)] Net dyn_phase1[8] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 150)] Net dyn_phase1[9] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 150)] Net dyn_phase1[10] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 150)] Net dyn_phase1[11] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 150)] Net dyn_phase1[12] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 151)] Net dyn_phase2[0] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 151)] Net dyn_phase2[1] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 151)] Net dyn_phase2[2] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 151)] Net dyn_phase2[3] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 151)] Net dyn_phase2[4] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 151)] Net dyn_phase2[5] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 151)] Net dyn_phase2[6] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 151)] Net dyn_phase2[7] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 151)] Net dyn_phase2[8] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 151)] Net dyn_phase2[9] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 151)] Net dyn_phase2[10] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 151)] Net dyn_phase2[11] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 151)] Net dyn_phase2[12] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 152)] Net dyn_phase3[0] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 152)] Net dyn_phase3[1] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 152)] Net dyn_phase3[2] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 152)] Net dyn_phase3[3] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 152)] Net dyn_phase3[4] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 152)] Net dyn_phase3[5] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 152)] Net dyn_phase3[6] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 152)] Net dyn_phase3[7] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 152)] Net dyn_phase3[8] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 152)] Net dyn_phase3[9] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 152)] Net dyn_phase3[10] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 152)] Net dyn_phase3[11] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 152)] Net dyn_phase3[12] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 153)] Net dyn_phase4[0] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 153)] Net dyn_phase4[1] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 153)] Net dyn_phase4[2] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 153)] Net dyn_phase4[3] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 153)] Net dyn_phase4[4] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 153)] Net dyn_phase4[5] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 153)] Net dyn_phase4[6] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 153)] Net dyn_phase4[7] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 153)] Net dyn_phase4[8] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 153)] Net dyn_phase4[9] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 153)] Net dyn_phase4[10] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 153)] Net dyn_phase4[11] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 153)] Net dyn_phase4[12] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
Executing : rtl-elaborate successfully. Time elapsed: 0.007s wall, 0.016s user + 0.000s system = 0.016s CPU (220.6%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.004s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Executing : rtl-infer successfully. Time elapsed: 0.006s wall, 0.016s user + 0.000s system = 0.016s CPU (253.8%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.006s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
Executing : sdm2adm successfully. Time elapsed: 0.011s wall, 0.016s user + 0.000s system = 0.016s CPU (139.8%)

Saving design to DB.
Action compile: Real time elapsed is 3.000 sec
Action compile: CPU time elapsed is 1.342 sec
Action compile: Process CPU time elapsed is 1.342 sec
Current time: Wed Jun 22 14:46:40 2022
Action compile: Peak memory pool usage is 103,440,384 bytes
Process "Compile" done.


Process "Synthesize" started.
Current time: Wed Jun 22 14:46:40 2022
Compiling architecture definition.
Analyzing project file 'J:/pds/ip_pll/prj/ip_pll.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 350860

Constraint check start.
W: ConstraintEditor-4030: No constraint files found, so all ports are unspecified I/O constraint.
Constraint check end.
Start pre-mapping.
Executing : pre-mapping successfully. Time elapsed: 0.005s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start mod-gen.
Executing : mod-gen successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.019s wall, 0.016s user + 0.000s system = 0.016s CPU (80.7%)

Start tech-mapping phase 1.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.004s wall, 0.016s user + 0.000s system = 0.016s CPU (405.0%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.008s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.005s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)


Cell Usage:
GTP_GRS                       1 use
GTP_LUT1                      1 use
GTP_PLL_E1                    1 use

I/O ports: 7
GTP_INBUF                   2 uses
GTP_OUTBUF                  5 uses

Mapping Summary:
Total LUTs: 1 of 17536 (0.01%)
	LUTs as dram: 0 of 4440 (0.00%)
	LUTs as logic: 1
Total Registers: 0 of 26304 (0.00%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 48 (0.00%)

APMs:
Total APMs = 0.00 of 30 (0.00%)

Total I/O ports = 7 of 240 (2.92%)

Design 'ip_pll' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to ip_pll_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'clk_25m' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'clk_25m_75' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'clk_50m' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'clk_100m' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'clk_100m_180deg' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'sys_clk' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'sys_rst_n' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 2.000 sec
Action synthesize: CPU time elapsed is 1.513 sec
Action synthesize: Process CPU time elapsed is 1.513 sec
Current time: Wed Jun 22 14:46:42 2022
Action synthesize: Peak memory pool usage is 131,801,088 bytes
Process "Synthesize" done.


Process "Device Map" started.
Current time: Wed Jun 22 14:46:42 2022
Compiling architecture definition.
Analyzing project file 'J:/pds/ip_pll/prj/ip_pll.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
I: Parameter configuration file J:/pds/ip_pll/prj/testparam.txt cannot open.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 350860

Flattening design 'ip_pll'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
Converting tech operator to gate operator.
Processing gate operator.
Device mapping done.
Total device mapping takes 0.02 sec.

Device Utilization Summary:
+-------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+-------------------------------------------------------------------------+
| APM                   | 0        | 30            | 0                   
| IOCKDLY               | 0        | 24            | 0                   
| FF                    | 0        | 26304         | 0                   
| LUT                   | 1        | 17536         | 1                   
| Distributed RAM       | 0        | 4440          | 0                   
| DLL                   | 0        | 6             | 0                   
| DQSL                  | 0        | 18            | 0                   
| DRM                   | 0        | 48            | 0                   
| FUSECODE              | 0        | 1             | 0                   
| IO                    | 7        | 240           | 3                   
| IOCKDIV               | 0        | 12            | 0                   
| IOCKGATE              | 0        | 12            | 0                   
| IPAL                  | 0        | 1             | 0                   
| PLL                   | 1        | 6             | 17                  
| RCKB                  | 0        | 24            | 0                   
| SCANCHAIN             | 0        | 4             | 0                   
| START                 | 0        | 1             | 0                   
| USCM                  | 0        | 20            | 0                   
| HMEMC                 | 0        | 2             | 0                   
| OSC                   | 0        | 1             | 0                   
| ADC                   | 0        | 1             | 0                   
| CRYSTAL               | 0        | 6             | 0                   
| FLSIF                 | 0        | 1             | 0                   
| RESCAL                | 0        | 6             | 0                   
| UDID                  | 0        | 1             | 0                   
+-------------------------------------------------------------------------+

Design 'ip_pll' has been successfully mapped to architecture-specific objects.
Saving design to DB.
Action dev_map: Real time elapsed is 6.000 sec
Action dev_map: CPU time elapsed is 3.588 sec
Action dev_map: Process CPU time elapsed is 3.588 sec
Current time: Wed Jun 22 14:46:47 2022
Action dev_map: Peak memory pool usage is 203,132,928 bytes
Process "Device Map" done.


Process "Place & Route" started.
Current time: Wed Jun 22 14:46:47 2022
Compiling architecture definition.
Analyzing project file 'J:/pds/ip_pll/prj/ip_pll.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
I: Parameter configuration file J:/pds/ip_pll/prj/testparam.txt cannot open.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 1345561

I: Column Clock Check close.

Placement started.
Pre global placement started.
Wirelength after clock region placement is 109.
Pre global placement takes 1.28 sec.

Global placement started.
Run super clustering :
	Initial slack 2147483647.
	1 iterations finished.
	Final slack 2147483647.
Super clustering done.
Design Utilization : 1%.
Wirelength after global placement is 109.
Global placement takes 0.03 sec.

Post global placement started.
IO placement started.
IO placement takes 0.02 sec.

Macro cell placement started.
Wirelength after Macro cell placement is 264.
Macro cell placement takes 0.00 sec.

Run super clustering :
	Initial slack 2147483647.
	1 iterations finished.
	Final slack 2147483647.
Super clustering done.
Design Utilization : 1%.
Wirelength after post global placement is 264.
Post global placement takes 0.12 sec.

Legalization started.
Wirelength after legalization is 264.
Legalization takes 0.00 sec.

Timing-driven detailed placement started.
replication start
Worst slack before Replication Place is 2147483647.
Wirelength after replication placement is 264.
Legalized cost 2147483647.000000.
The detailed placement ends at 0th iteration.
Wirelength after detailed placement is 264.
Timing-driven detailed placement takes 0.02 sec.

Worst slack is 2147483647, TNS after placement is 0.
Placement done.
Total placement takes 1.47 sec.
Finished placement. (CPU time elapsed 0h:00m:01s)

Routing started.
Building routing graph takes 0.98 sec.
Worst slack is 2147483647, TNS before global route is 0.
Processing design graph takes 0.11 sec.
Total memory for routing:
	46.820355 M.
Total nets for routing : 24.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Global Routing step 1 processed 0 nets, it takes 0.00 sec.
Global Routing step 2 processed 0 nets, it takes 0.00 sec.
Global Routing step 3 processed 0 nets, it takes 0.00 sec.
Global routing takes 0.02 sec.
Total 24 subnets.
    forward max bucket size 820 , backward 926.
        Unrouted nets 5 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.031200 sec.
    forward max bucket size 764 , backward 926.
        Unrouted nets 5 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.031200 sec.
    forward max bucket size 868 , backward 926.
        Unrouted nets 5 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.015600 sec.
    forward max bucket size 865 , backward 880.
        Unrouted nets 4 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.015600 sec.
    forward max bucket size 866 , backward 865.
        Unrouted nets 2 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.015600 sec.
    forward max bucket size 600 , backward 860.
        Unrouted nets 2 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.015600 sec.
    forward max bucket size 586 , backward 860.
        Unrouted nets 2 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.000000 sec.
    forward max bucket size 570 , backward 861.
        Unrouted nets 2 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.015600 sec.
    forward max bucket size 531 , backward 861.
        Unrouted nets 2 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.000000 sec.
    forward max bucket size 501 , backward 861.
        Unrouted nets 2 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.015600 sec.
    forward max bucket size 489 , backward 861.
        Unrouted nets 2 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.000000 sec.
    forward max bucket size 442 , backward 860.
        Unrouted nets 2 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.015600 sec.
    forward max bucket size 404 , backward 861.
        Unrouted nets 2 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.000000 sec.
    forward max bucket size 372 , backward 861.
        Unrouted nets 2 at the end of iteration 13.
    route iteration 13, CPU time elapsed 0.015600 sec.
    forward max bucket size 332 , backward 860.
        Unrouted nets 2 at the end of iteration 14.
    route iteration 14, CPU time elapsed 0.000000 sec.
    forward max bucket size 736 , backward 865.
        Unrouted nets 0 at the end of iteration 15.
    route iteration 15, CPU time elapsed 0.015600 sec.
Detailed routing takes 0.20 sec.
Start fix hold violation.
Build tmp routing results takes 0.00 sec.
Timing analysis takes 0.00 sec.
No hold violation.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.09 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.00 sec.
Used srb routing arc is 283.
Cleanup routing takes 0.02 sec.
Routing done.
Total routing takes 1.62 sec.


Device Utilization Summary :
+----------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+----------------------------------------------------------------------------+
| Use of ADC               | 0        | 1             | 0                   
| Use of APM               | 0        | 30            | 0                   
| Use of BKCL              | 0        | 6             | 0                   
| Use of CLMA              | 7        | 3274          | 1                   
|   FF                     | 0        | 19644         | 0                   
|   LUT                    | 12       | 13096         | 1                   
|   LUT-FF pairs           | 0        | 13096         | 0                   
| Use of CLMS              | 0        | 1110          | 0                   
|   FF                     | 0        | 6660          | 0                   
|   LUT                    | 0        | 4440          | 0                   
|   LUT-FF pairs           | 0        | 4440          | 0                   
|   Distributed RAM        | 0        | 4440          | 0                   
| Use of CRYSTAL           | 0        | 6             | 0                   
| Use of DLL               | 0        | 6             | 0                   
| Use of DQSL              | 0        | 18            | 0                   
| Use of DRM               | 0        | 48            | 0                   
| Use of FLSIF             | 0        | 1             | 0                   
| Use of FUSECODE          | 0        | 1             | 0                   
| Use of HARD0N1           | 0        | 2745          | 0                   
| Use of HMEMC             | 0        | 2             | 0                   
| Use of IO                | 7        | 240           | 3                   
|   IOBD                   | 4        | 120           | 4                   
|   IOBR                   | 0        | 6             | 0                   
|   IOBS                   | 3        | 114           | 3                   
| Use of IOCKDIV           | 0        | 12            | 0                   
| Use of IOCKDLY           | 0        | 24            | 0                   
| Use of IOCKGATE          | 0        | 12            | 0                   
| Use of IOCKGMUX_TEST     | 0        | 12            | 0                   
| Use of IOL               | 7        | 240           | 3                   
| Use of IPAL              | 0        | 1             | 0                   
| Use of MFG_TEST          | 0        | 1             | 0                   
| Use of OSC               | 0        | 1             | 0                   
| Use of PLL               | 1        | 6             | 17                  
| Use of PREGMUX_TEST      | 0        | 6             | 0                   
| Use of RCKB              | 0        | 24            | 0                   
| Use of RCKBMUX_TEST      | 0        | 12            | 0                   
| Use of RESCAL            | 0        | 6             | 0                   
| Use of SCANCHAIN         | 0        | 4             | 0                   
| Use of START             | 1        | 1             | 100                 
| Use of UDID              | 0        | 1             | 0                   
| Use of USCM              | 5        | 20            | 25                  
| Use of USCMMUX_TEST      | 0        | 20            | 0                   
| Use of VCKBMUX_TEST      | 0        | 12            | 0                   
+----------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:00m:01s)
Design 'ip_pll' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing. (CPU time elapsed 0h:00m:06s)
Action pnr: Real time elapsed is 9.000 sec
Action pnr: CPU time elapsed is 7.972 sec
Action pnr: Process CPU time elapsed is 7.972 sec
Current time: Wed Jun 22 14:46:55 2022
Action pnr: Peak memory pool usage is 436,277,248 bytes
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Wed Jun 22 14:46:56 2022
Compiling architecture definition.
Analyzing project file 'J:/pds/ip_pll/prj/ip_pll.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 1345561

Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'clk_25m' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'clk_25m_75' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'clk_50m' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'clk_100m' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'clk_100m_180deg' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'sys_clk' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'sys_rst_n' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 7.000 sec
Action report_timing: CPU time elapsed is 5.288 sec
Action report_timing: Process CPU time elapsed is 5.288 sec
Current time: Wed Jun 22 14:47:02 2022
Action report_timing: Peak memory pool usage is 437,981,184 bytes
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Wed Jun 22 14:47:02 2022
Compiling architecture definition.
Analyzing project file 'J:/pds/ip_pll/prj/ip_pll.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.015600 sec.
Generating architecture configuration.
The bitstream file is "J:/pds/ip_pll/prj/generate_bitstream/ip_pll.sbit"
Generate programming file takes 2.371215 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 8.000 sec
Action gen_bit_stream: CPU time elapsed is 6.505 sec
Action gen_bit_stream: Process CPU time elapsed is 6.505 sec
Current time: Wed Jun 22 14:47:09 2022
Action gen_bit_stream: Peak memory pool usage is 303,898,624 bytes
Process "Generate Bitstream" done.
E: Simulation-0006: The Simulation Tool: C:/modeltech64_10.5/win64/modelsim.exe does not exist.


Process "Compile" started.
Current time: Wed Jun 22 15:12:27 2022
Compiling architecture definition.
Analyzing project file 'J:/pds/ip_pll/prj/ip_pll.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Start rtl-analyze.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -work work -include_path {J:/pds/ip_pll/prj} J:/pds/ip_pll/rtl/ip_pll.v
I: Verilog-0001: Analyzing file J:/pds/ip_pll/rtl/ip_pll.v
I: Verilog-0002: [J:/pds/ip_pll/rtl/ip_pll.v(line number: 22)] Analyzing module ip_pll (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {J:/pds/ip_pll/prj} J:/pds/ip_pll/rtl/ip_pll.v successfully.
Executing : .rtl_analyze -include_path {J:/pds/ip_pll/prj} J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v
I: Verilog-0001: Analyzing file J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v
I: Verilog-0002: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 20)] Analyzing module pll_clk (library work)
Parsing done.
Executing : .rtl_analyze -include_path {J:/pds/ip_pll/prj} J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v successfully.
I: Module "ip_pll" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 0.881s wall, 0.016s user + 0.000s system = 0.016s CPU (1.8%)

Start rtl-elaborate.
I: Verilog-0003: [J:/pds/ip_pll/rtl/ip_pll.v(line number: 22)] Elaborating module ip_pll
I: Verilog-0004: [J:/pds/ip_pll/rtl/ip_pll.v(line number: 45)] Elaborating instance u_pll_clk
I: Verilog-0003: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 20)] Elaborating module pll_clk
I: Verilog-0004: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 249)] Elaborating instance u_pll_e1
W: Verilog-2021: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 126)] Net clkfb in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 129)] Net pfden in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 130)] Net clkout0_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 131)] Net clkout0_2pad_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 132)] Net clkout1_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 133)] Net clkout2_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 134)] Net clkout3_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 135)] Net clkout4_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 136)] Net clkout5_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 137)] Net dyn_idiv in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 138)] Net dyn_odiv0 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 139)] Net dyn_odiv1 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 140)] Net dyn_odiv2 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 141)] Net dyn_odiv3 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 142)] Net dyn_odiv4 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 143)] Net dyn_fdiv in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 144)] Net dyn_duty0 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 145)] Net dyn_duty1 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 146)] Net dyn_duty2 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 147)] Net dyn_duty3 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 148)] Net dyn_duty4 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 149)] Net dyn_phase0[0] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 149)] Net dyn_phase0[1] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 149)] Net dyn_phase0[2] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 149)] Net dyn_phase0[3] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 149)] Net dyn_phase0[4] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 149)] Net dyn_phase0[5] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 149)] Net dyn_phase0[6] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 149)] Net dyn_phase0[7] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 149)] Net dyn_phase0[8] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 149)] Net dyn_phase0[9] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 149)] Net dyn_phase0[10] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 149)] Net dyn_phase0[11] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 149)] Net dyn_phase0[12] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 150)] Net dyn_phase1[0] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 150)] Net dyn_phase1[1] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 150)] Net dyn_phase1[2] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 150)] Net dyn_phase1[3] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 150)] Net dyn_phase1[4] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 150)] Net dyn_phase1[5] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 150)] Net dyn_phase1[6] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 150)] Net dyn_phase1[7] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 150)] Net dyn_phase1[8] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 150)] Net dyn_phase1[9] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 150)] Net dyn_phase1[10] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 150)] Net dyn_phase1[11] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 150)] Net dyn_phase1[12] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 151)] Net dyn_phase2[0] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 151)] Net dyn_phase2[1] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 151)] Net dyn_phase2[2] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 151)] Net dyn_phase2[3] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 151)] Net dyn_phase2[4] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 151)] Net dyn_phase2[5] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 151)] Net dyn_phase2[6] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 151)] Net dyn_phase2[7] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 151)] Net dyn_phase2[8] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 151)] Net dyn_phase2[9] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 151)] Net dyn_phase2[10] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 151)] Net dyn_phase2[11] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 151)] Net dyn_phase2[12] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 152)] Net dyn_phase3[0] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 152)] Net dyn_phase3[1] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 152)] Net dyn_phase3[2] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 152)] Net dyn_phase3[3] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 152)] Net dyn_phase3[4] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 152)] Net dyn_phase3[5] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 152)] Net dyn_phase3[6] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 152)] Net dyn_phase3[7] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 152)] Net dyn_phase3[8] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 152)] Net dyn_phase3[9] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 152)] Net dyn_phase3[10] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 152)] Net dyn_phase3[11] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 152)] Net dyn_phase3[12] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 153)] Net dyn_phase4[0] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 153)] Net dyn_phase4[1] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 153)] Net dyn_phase4[2] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 153)] Net dyn_phase4[3] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 153)] Net dyn_phase4[4] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 153)] Net dyn_phase4[5] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 153)] Net dyn_phase4[6] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 153)] Net dyn_phase4[7] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 153)] Net dyn_phase4[8] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 153)] Net dyn_phase4[9] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 153)] Net dyn_phase4[10] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 153)] Net dyn_phase4[11] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 153)] Net dyn_phase4[12] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
Executing : rtl-elaborate successfully. Time elapsed: 0.004s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.004s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Executing : rtl-infer successfully. Time elapsed: 0.007s wall, 0.016s user + 0.000s system = 0.016s CPU (236.9%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.006s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
Executing : sdm2adm successfully. Time elapsed: 0.012s wall, 0.016s user + 0.000s system = 0.016s CPU (126.2%)

Saving design to DB.
Action compile: Real time elapsed is 4.000 sec
Action compile: CPU time elapsed is 1.295 sec
Action compile: Process CPU time elapsed is 1.295 sec
Current time: Wed Jun 22 15:12:30 2022
Action compile: Peak memory pool usage is 103,243,776 bytes
Process "Compile" done.


Process "Synthesize" started.
Current time: Wed Jun 22 15:12:30 2022
Compiling architecture definition.
Analyzing project file 'J:/pds/ip_pll/prj/ip_pll.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 350860

Constraint check start.
W: ConstraintEditor-4030: No constraint files found, so all ports are unspecified I/O constraint.
Constraint check end.
Start pre-mapping.
Executing : pre-mapping successfully. Time elapsed: 0.005s wall, 0.016s user + 0.000s system = 0.016s CPU (298.1%)

Start mod-gen.
Executing : mod-gen successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.019s wall, 0.016s user + 0.000s system = 0.016s CPU (82.7%)

Start tech-mapping phase 1.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.004s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.008s wall, 0.000s user + 0.016s system = 0.016s CPU (192.7%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.004s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)


Cell Usage:
GTP_GRS                       1 use
GTP_LUT1                      1 use
GTP_PLL_E1                    1 use

I/O ports: 7
GTP_INBUF                   2 uses
GTP_OUTBUF                  5 uses

Mapping Summary:
Total LUTs: 1 of 17536 (0.01%)
	LUTs as dram: 0 of 4440 (0.00%)
	LUTs as logic: 1
Total Registers: 0 of 26304 (0.00%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 48 (0.00%)

APMs:
Total APMs = 0.00 of 30 (0.00%)

Total I/O ports = 7 of 240 (2.92%)

Design 'ip_pll' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to ip_pll_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'clk_25m' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'clk_25m_75' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'clk_50m' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'clk_100m' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'clk_100m_180deg' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'sys_clk' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'sys_rst_n' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 3.000 sec
Action synthesize: CPU time elapsed is 1.529 sec
Action synthesize: Process CPU time elapsed is 1.529 sec
Current time: Wed Jun 22 15:12:32 2022
Action synthesize: Peak memory pool usage is 131,837,952 bytes
Process "Synthesize" done.


Process "Device Map" started.
Current time: Wed Jun 22 15:12:32 2022
Compiling architecture definition.
Analyzing project file 'J:/pds/ip_pll/prj/ip_pll.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
I: Parameter configuration file J:/pds/ip_pll/prj/testparam.txt cannot open.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 350860

Flattening design 'ip_pll'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
Converting tech operator to gate operator.
Processing gate operator.
Device mapping done.
Total device mapping takes 0.00 sec.

Device Utilization Summary:
+-------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+-------------------------------------------------------------------------+
| APM                   | 0        | 30            | 0                   
| IOCKDLY               | 0        | 24            | 0                   
| FF                    | 0        | 26304         | 0                   
| LUT                   | 1        | 17536         | 1                   
| Distributed RAM       | 0        | 4440          | 0                   
| DLL                   | 0        | 6             | 0                   
| DQSL                  | 0        | 18            | 0                   
| DRM                   | 0        | 48            | 0                   
| FUSECODE              | 0        | 1             | 0                   
| IO                    | 7        | 240           | 3                   
| IOCKDIV               | 0        | 12            | 0                   
| IOCKGATE              | 0        | 12            | 0                   
| IPAL                  | 0        | 1             | 0                   
| PLL                   | 1        | 6             | 17                  
| RCKB                  | 0        | 24            | 0                   
| SCANCHAIN             | 0        | 4             | 0                   
| START                 | 0        | 1             | 0                   
| USCM                  | 0        | 20            | 0                   
| HMEMC                 | 0        | 2             | 0                   
| OSC                   | 0        | 1             | 0                   
| ADC                   | 0        | 1             | 0                   
| CRYSTAL               | 0        | 6             | 0                   
| FLSIF                 | 0        | 1             | 0                   
| RESCAL                | 0        | 6             | 0                   
| UDID                  | 0        | 1             | 0                   
+-------------------------------------------------------------------------+

Design 'ip_pll' has been successfully mapped to architecture-specific objects.
Saving design to DB.
Action dev_map: Real time elapsed is 5.000 sec
Action dev_map: CPU time elapsed is 3.557 sec
Action dev_map: Process CPU time elapsed is 3.557 sec
Current time: Wed Jun 22 15:12:36 2022
Action dev_map: Peak memory pool usage is 203,591,680 bytes
Process "Device Map" done.


Process "Place & Route" started.
Current time: Wed Jun 22 15:12:36 2022
Compiling architecture definition.
Analyzing project file 'J:/pds/ip_pll/prj/ip_pll.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
I: Parameter configuration file J:/pds/ip_pll/prj/testparam.txt cannot open.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 1345561

I: Column Clock Check close.

Placement started.
Pre global placement started.
Wirelength after clock region placement is 109.
Pre global placement takes 1.29 sec.

Global placement started.
Run super clustering :
	Initial slack 2147483647.
	1 iterations finished.
	Final slack 2147483647.
Super clustering done.
Design Utilization : 1%.
Wirelength after global placement is 109.
Global placement takes 0.03 sec.

Post global placement started.
IO placement started.
IO placement takes 0.02 sec.

Macro cell placement started.
Wirelength after Macro cell placement is 264.
Macro cell placement takes 0.00 sec.

Run super clustering :
	Initial slack 2147483647.
	1 iterations finished.
	Final slack 2147483647.
Super clustering done.
Design Utilization : 1%.
Wirelength after post global placement is 264.
Post global placement takes 0.12 sec.

Legalization started.
Wirelength after legalization is 264.
Legalization takes 0.00 sec.

Timing-driven detailed placement started.
replication start
Worst slack before Replication Place is 2147483647.
Wirelength after replication placement is 264.
Legalized cost 2147483647.000000.
The detailed placement ends at 0th iteration.
Wirelength after detailed placement is 264.
Timing-driven detailed placement takes 0.02 sec.

Worst slack is 2147483647, TNS after placement is 0.
Placement done.
Total placement takes 1.48 sec.
Finished placement. (CPU time elapsed 0h:00m:01s)

Routing started.
Building routing graph takes 0.98 sec.
Worst slack is 2147483647, TNS before global route is 0.
Processing design graph takes 0.11 sec.
Total memory for routing:
	46.820355 M.
Total nets for routing : 24.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Global Routing step 1 processed 0 nets, it takes 0.00 sec.
Global Routing step 2 processed 0 nets, it takes 0.00 sec.
Global Routing step 3 processed 0 nets, it takes 0.00 sec.
Global routing takes 0.02 sec.
Total 24 subnets.
    forward max bucket size 820 , backward 926.
        Unrouted nets 5 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.031200 sec.
    forward max bucket size 764 , backward 926.
        Unrouted nets 5 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.015600 sec.
    forward max bucket size 868 , backward 926.
        Unrouted nets 5 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.031200 sec.
    forward max bucket size 865 , backward 880.
        Unrouted nets 4 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.015600 sec.
    forward max bucket size 866 , backward 865.
        Unrouted nets 2 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.015600 sec.
    forward max bucket size 600 , backward 860.
        Unrouted nets 2 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.000000 sec.
    forward max bucket size 586 , backward 860.
        Unrouted nets 2 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.015600 sec.
    forward max bucket size 570 , backward 861.
        Unrouted nets 2 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.000000 sec.
    forward max bucket size 531 , backward 861.
        Unrouted nets 2 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.015600 sec.
    forward max bucket size 501 , backward 861.
        Unrouted nets 2 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.000000 sec.
    forward max bucket size 489 , backward 861.
        Unrouted nets 2 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.015600 sec.
    forward max bucket size 442 , backward 860.
        Unrouted nets 2 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.000000 sec.
    forward max bucket size 404 , backward 861.
        Unrouted nets 2 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.015600 sec.
    forward max bucket size 372 , backward 861.
        Unrouted nets 2 at the end of iteration 13.
    route iteration 13, CPU time elapsed 0.000000 sec.
    forward max bucket size 332 , backward 860.
        Unrouted nets 2 at the end of iteration 14.
    route iteration 14, CPU time elapsed 0.015600 sec.
    forward max bucket size 736 , backward 865.
        Unrouted nets 0 at the end of iteration 15.
    route iteration 15, CPU time elapsed 0.000000 sec.
Detailed routing takes 0.20 sec.
Start fix hold violation.
Build tmp routing results takes 0.00 sec.
Timing analysis takes 0.02 sec.
No hold violation.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.09 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.00 sec.
Used srb routing arc is 283.
Cleanup routing takes 0.02 sec.
Routing done.
Total routing takes 1.61 sec.


Device Utilization Summary :
+----------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+----------------------------------------------------------------------------+
| Use of ADC               | 0        | 1             | 0                   
| Use of APM               | 0        | 30            | 0                   
| Use of BKCL              | 0        | 6             | 0                   
| Use of CLMA              | 7        | 3274          | 1                   
|   FF                     | 0        | 19644         | 0                   
|   LUT                    | 12       | 13096         | 1                   
|   LUT-FF pairs           | 0        | 13096         | 0                   
| Use of CLMS              | 0        | 1110          | 0                   
|   FF                     | 0        | 6660          | 0                   
|   LUT                    | 0        | 4440          | 0                   
|   LUT-FF pairs           | 0        | 4440          | 0                   
|   Distributed RAM        | 0        | 4440          | 0                   
| Use of CRYSTAL           | 0        | 6             | 0                   
| Use of DLL               | 0        | 6             | 0                   
| Use of DQSL              | 0        | 18            | 0                   
| Use of DRM               | 0        | 48            | 0                   
| Use of FLSIF             | 0        | 1             | 0                   
| Use of FUSECODE          | 0        | 1             | 0                   
| Use of HARD0N1           | 0        | 2745          | 0                   
| Use of HMEMC             | 0        | 2             | 0                   
| Use of IO                | 7        | 240           | 3                   
|   IOBD                   | 4        | 120           | 4                   
|   IOBR                   | 0        | 6             | 0                   
|   IOBS                   | 3        | 114           | 3                   
| Use of IOCKDIV           | 0        | 12            | 0                   
| Use of IOCKDLY           | 0        | 24            | 0                   
| Use of IOCKGATE          | 0        | 12            | 0                   
| Use of IOCKGMUX_TEST     | 0        | 12            | 0                   
| Use of IOL               | 7        | 240           | 3                   
| Use of IPAL              | 0        | 1             | 0                   
| Use of MFG_TEST          | 0        | 1             | 0                   
| Use of OSC               | 0        | 1             | 0                   
| Use of PLL               | 1        | 6             | 17                  
| Use of PREGMUX_TEST      | 0        | 6             | 0                   
| Use of RCKB              | 0        | 24            | 0                   
| Use of RCKBMUX_TEST      | 0        | 12            | 0                   
| Use of RESCAL            | 0        | 6             | 0                   
| Use of SCANCHAIN         | 0        | 4             | 0                   
| Use of START             | 1        | 1             | 100                 
| Use of UDID              | 0        | 1             | 0                   
| Use of USCM              | 5        | 20            | 25                  
| Use of USCMMUX_TEST      | 0        | 20            | 0                   
| Use of VCKBMUX_TEST      | 0        | 12            | 0                   
+----------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:00m:01s)
Design 'ip_pll' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing. (CPU time elapsed 0h:00m:07s)
Action pnr: Real time elapsed is 10.000 sec
Action pnr: CPU time elapsed is 8.050 sec
Action pnr: Process CPU time elapsed is 8.050 sec
Current time: Wed Jun 22 15:12:45 2022
Action pnr: Peak memory pool usage is 436,019,200 bytes
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Wed Jun 22 15:12:45 2022
Compiling architecture definition.
Analyzing project file 'J:/pds/ip_pll/prj/ip_pll.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 1345561

Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'clk_25m' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'clk_25m_75' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'clk_50m' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'clk_100m' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'clk_100m_180deg' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'sys_clk' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'sys_rst_n' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 7.000 sec
Action report_timing: CPU time elapsed is 5.335 sec
Action report_timing: Process CPU time elapsed is 5.335 sec
Current time: Wed Jun 22 15:12:51 2022
Action report_timing: Peak memory pool usage is 437,972,992 bytes
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Wed Jun 22 15:12:51 2022
Compiling architecture definition.
Analyzing project file 'J:/pds/ip_pll/prj/ip_pll.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.000000 sec.
Generating architecture configuration.
The bitstream file is "J:/pds/ip_pll/prj/generate_bitstream/ip_pll.sbit"
Generate programming file takes 2.215214 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 9.000 sec
Action gen_bit_stream: CPU time elapsed is 6.583 sec
Action gen_bit_stream: Process CPU time elapsed is 6.583 sec
Current time: Wed Jun 22 15:12:59 2022
Action gen_bit_stream: Peak memory pool usage is 303,853,568 bytes
Process "Generate Bitstream" done.
ADS Parser
I: Flow-6004: Design file modified: "J:/pds/ip_pll/rtl/ip_pll.v". 
Compiling architecture definition.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
ADS Parser
Compiling architecture definition.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
ADS Parser
Compiling architecture definition.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.


Process "Compile" started.
Current time: Wed Jun 22 15:21:48 2022
Compiling architecture definition.
Analyzing project file 'J:/pds/ip_pll/prj/ip_pll.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Start rtl-analyze.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -work work -include_path {J:/pds/ip_pll/prj} J:/pds/ip_pll/rtl/ip_pll.v
I: Verilog-0001: Analyzing file J:/pds/ip_pll/rtl/ip_pll.v
I: Verilog-0002: [J:/pds/ip_pll/rtl/ip_pll.v(line number: 22)] Analyzing module ip_pll (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {J:/pds/ip_pll/prj} J:/pds/ip_pll/rtl/ip_pll.v successfully.
Executing : .rtl_analyze -include_path {J:/pds/ip_pll/prj} J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v
I: Verilog-0001: Analyzing file J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v
I: Verilog-0002: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 20)] Analyzing module pll_clk (library work)
Parsing done.
Executing : .rtl_analyze -include_path {J:/pds/ip_pll/prj} J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v successfully.
I: Module "ip_pll" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 0.817s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-elaborate.
I: Verilog-0003: [J:/pds/ip_pll/rtl/ip_pll.v(line number: 22)] Elaborating module ip_pll
I: Verilog-0004: [J:/pds/ip_pll/rtl/ip_pll.v(line number: 35)] Elaborating instance u_pll_clk
I: Verilog-0003: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 20)] Elaborating module pll_clk
I: Verilog-0004: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 249)] Elaborating instance u_pll_e1
W: Verilog-2021: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 126)] Net clkfb in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 129)] Net pfden in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 130)] Net clkout0_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 131)] Net clkout0_2pad_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 132)] Net clkout1_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 133)] Net clkout2_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 134)] Net clkout3_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 135)] Net clkout4_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 136)] Net clkout5_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 137)] Net dyn_idiv in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 138)] Net dyn_odiv0 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 139)] Net dyn_odiv1 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 140)] Net dyn_odiv2 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 141)] Net dyn_odiv3 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 142)] Net dyn_odiv4 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 143)] Net dyn_fdiv in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 144)] Net dyn_duty0 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 145)] Net dyn_duty1 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 146)] Net dyn_duty2 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 147)] Net dyn_duty3 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 148)] Net dyn_duty4 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 149)] Net dyn_phase0[0] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 149)] Net dyn_phase0[1] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 149)] Net dyn_phase0[2] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 149)] Net dyn_phase0[3] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 149)] Net dyn_phase0[4] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 149)] Net dyn_phase0[5] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 149)] Net dyn_phase0[6] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 149)] Net dyn_phase0[7] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 149)] Net dyn_phase0[8] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 149)] Net dyn_phase0[9] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 149)] Net dyn_phase0[10] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 149)] Net dyn_phase0[11] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 149)] Net dyn_phase0[12] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 150)] Net dyn_phase1[0] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 150)] Net dyn_phase1[1] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 150)] Net dyn_phase1[2] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 150)] Net dyn_phase1[3] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 150)] Net dyn_phase1[4] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 150)] Net dyn_phase1[5] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 150)] Net dyn_phase1[6] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 150)] Net dyn_phase1[7] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 150)] Net dyn_phase1[8] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 150)] Net dyn_phase1[9] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 150)] Net dyn_phase1[10] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 150)] Net dyn_phase1[11] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 150)] Net dyn_phase1[12] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 151)] Net dyn_phase2[0] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 151)] Net dyn_phase2[1] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 151)] Net dyn_phase2[2] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 151)] Net dyn_phase2[3] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 151)] Net dyn_phase2[4] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 151)] Net dyn_phase2[5] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 151)] Net dyn_phase2[6] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 151)] Net dyn_phase2[7] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 151)] Net dyn_phase2[8] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 151)] Net dyn_phase2[9] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 151)] Net dyn_phase2[10] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 151)] Net dyn_phase2[11] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 151)] Net dyn_phase2[12] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 152)] Net dyn_phase3[0] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 152)] Net dyn_phase3[1] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 152)] Net dyn_phase3[2] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 152)] Net dyn_phase3[3] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 152)] Net dyn_phase3[4] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 152)] Net dyn_phase3[5] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 152)] Net dyn_phase3[6] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 152)] Net dyn_phase3[7] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 152)] Net dyn_phase3[8] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 152)] Net dyn_phase3[9] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 152)] Net dyn_phase3[10] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 152)] Net dyn_phase3[11] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 152)] Net dyn_phase3[12] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 153)] Net dyn_phase4[0] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 153)] Net dyn_phase4[1] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 153)] Net dyn_phase4[2] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 153)] Net dyn_phase4[3] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 153)] Net dyn_phase4[4] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 153)] Net dyn_phase4[5] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 153)] Net dyn_phase4[6] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 153)] Net dyn_phase4[7] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 153)] Net dyn_phase4[8] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 153)] Net dyn_phase4[9] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 153)] Net dyn_phase4[10] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 153)] Net dyn_phase4[11] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_pll/prj/ipcore/pll_clk/pll_clk.v(line number: 153)] Net dyn_phase4[12] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
Executing : rtl-elaborate successfully. Time elapsed: 0.007s wall, 0.016s user + 0.000s system = 0.016s CPU (232.2%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.006s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Executing : rtl-infer successfully. Time elapsed: 0.010s wall, 0.016s user + 0.000s system = 0.016s CPU (159.6%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.006s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
Executing : sdm2adm successfully. Time elapsed: 0.008s wall, 0.016s user + 0.000s system = 0.016s CPU (194.5%)

Saving design to DB.
Action compile: Real time elapsed is 4.000 sec
Action compile: CPU time elapsed is 1.342 sec
Action compile: Process CPU time elapsed is 1.342 sec
Current time: Wed Jun 22 15:21:51 2022
Action compile: Peak memory pool usage is 102,875,136 bytes
Process "Compile" done.


Process "Synthesize" started.
Current time: Wed Jun 22 15:21:51 2022
Compiling architecture definition.
Analyzing project file 'J:/pds/ip_pll/prj/ip_pll.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 350860

Constraint check start.
W: ConstraintEditor-4030: No constraint files found, so all ports are unspecified I/O constraint.
Constraint check end.
Start pre-mapping.
Executing : pre-mapping successfully. Time elapsed: 0.004s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start mod-gen.
Executing : mod-gen successfully. Time elapsed: 0.002s wall, 0.016s user + 0.000s system = 0.016s CPU (641.4%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.019s wall, 0.000s user + 0.016s system = 0.016s CPU (81.7%)

Start tech-mapping phase 1.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.004s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.009s wall, 0.000s user + 0.016s system = 0.016s CPU (180.4%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.005s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)


Cell Usage:
GTP_GRS                       1 use
GTP_LUT1                      1 use
GTP_PLL_E1                    1 use

I/O ports: 8
GTP_INBUF                   2 uses
GTP_OUTBUF                  6 uses

Mapping Summary:
Total LUTs: 1 of 17536 (0.01%)
	LUTs as dram: 0 of 4440 (0.00%)
	LUTs as logic: 1
Total Registers: 0 of 26304 (0.00%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 48 (0.00%)

APMs:
Total APMs = 0.00 of 30 (0.00%)

Total I/O ports = 8 of 240 (3.33%)

Design 'ip_pll' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to ip_pll_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'clk_25m' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'clk_25m_75' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'clk_50m' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'clk_100m' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'clk_100m_180deg' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'locked' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'sys_clk' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'sys_rst_n' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 2.000 sec
Action synthesize: CPU time elapsed is 1.435 sec
Action synthesize: Process CPU time elapsed is 1.435 sec
Current time: Wed Jun 22 15:21:52 2022
Action synthesize: Peak memory pool usage is 131,883,008 bytes
Process "Synthesize" done.


Process "Device Map" started.
Current time: Wed Jun 22 15:21:53 2022
Compiling architecture definition.
Analyzing project file 'J:/pds/ip_pll/prj/ip_pll.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
I: Parameter configuration file J:/pds/ip_pll/prj/testparam.txt cannot open.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 350860

Flattening design 'ip_pll'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
Converting tech operator to gate operator.
Processing gate operator.
Device mapping done.
Total device mapping takes 0.00 sec.

Device Utilization Summary:
+-------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+-------------------------------------------------------------------------+
| APM                   | 0        | 30            | 0                   
| IOCKDLY               | 0        | 24            | 0                   
| FF                    | 0        | 26304         | 0                   
| LUT                   | 1        | 17536         | 1                   
| Distributed RAM       | 0        | 4440          | 0                   
| DLL                   | 0        | 6             | 0                   
| DQSL                  | 0        | 18            | 0                   
| DRM                   | 0        | 48            | 0                   
| FUSECODE              | 0        | 1             | 0                   
| IO                    | 8        | 240           | 4                   
| IOCKDIV               | 0        | 12            | 0                   
| IOCKGATE              | 0        | 12            | 0                   
| IPAL                  | 0        | 1             | 0                   
| PLL                   | 1        | 6             | 17                  
| RCKB                  | 0        | 24            | 0                   
| SCANCHAIN             | 0        | 4             | 0                   
| START                 | 0        | 1             | 0                   
| USCM                  | 0        | 20            | 0                   
| HMEMC                 | 0        | 2             | 0                   
| OSC                   | 0        | 1             | 0                   
| ADC                   | 0        | 1             | 0                   
| CRYSTAL               | 0        | 6             | 0                   
| FLSIF                 | 0        | 1             | 0                   
| RESCAL                | 0        | 6             | 0                   
| UDID                  | 0        | 1             | 0                   
+-------------------------------------------------------------------------+

Design 'ip_pll' has been successfully mapped to architecture-specific objects.
Saving design to DB.
Action dev_map: Real time elapsed is 5.000 sec
Action dev_map: CPU time elapsed is 3.650 sec
Action dev_map: Process CPU time elapsed is 3.650 sec
Current time: Wed Jun 22 15:21:57 2022
Action dev_map: Peak memory pool usage is 203,939,840 bytes
Process "Device Map" done.


Process "Place & Route" started.
Current time: Wed Jun 22 15:21:57 2022
Compiling architecture definition.
Analyzing project file 'J:/pds/ip_pll/prj/ip_pll.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
I: Parameter configuration file J:/pds/ip_pll/prj/testparam.txt cannot open.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 1345561

I: Column Clock Check close.

Placement started.
Pre global placement started.
Wirelength after clock region placement is 137.
Pre global placement takes 1.28 sec.

Global placement started.
Run super clustering :
	Initial slack 2147483647.
	1 iterations finished.
	Final slack 2147483647.
Super clustering done.
Design Utilization : 1%.
Wirelength after global placement is 137.
Global placement takes 0.05 sec.

Post global placement started.
IO placement started.
IO placement takes 0.02 sec.

Macro cell placement started.
Wirelength after Macro cell placement is 306.
Macro cell placement takes 0.00 sec.

Run super clustering :
	Initial slack 2147483647.
	1 iterations finished.
	Final slack 2147483647.
Super clustering done.
Design Utilization : 1%.
Wirelength after post global placement is 306.
Post global placement takes 0.11 sec.

Legalization started.
Wirelength after legalization is 306.
Legalization takes 0.00 sec.

Timing-driven detailed placement started.
replication start
Worst slack before Replication Place is 2147483647.
Wirelength after replication placement is 306.
Legalized cost 2147483647.000000.
The detailed placement ends at 0th iteration.
Wirelength after detailed placement is 306.
Timing-driven detailed placement takes 0.02 sec.

Worst slack is 2147483647, TNS after placement is 0.
Placement done.
Total placement takes 1.47 sec.
Finished placement. (CPU time elapsed 0h:00m:01s)

Routing started.
Building routing graph takes 0.95 sec.
Worst slack is 2147483647, TNS before global route is 0.
Processing design graph takes 0.12 sec.
Total memory for routing:
	46.821122 M.
Total nets for routing : 27.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Global Routing step 1 processed 0 nets, it takes 0.00 sec.
Global Routing step 2 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 3 processed 1 nets, it takes 0.02 sec.
Global routing takes 0.03 sec.
Total 28 subnets.
    forward max bucket size 985 , backward 1344.
        Unrouted nets 5 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.031200 sec.
    forward max bucket size 1021 , backward 1336.
        Unrouted nets 3 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.031200 sec.
    forward max bucket size 821 , backward 837.
        Unrouted nets 2 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.000000 sec.
    forward max bucket size 930 , backward 1336.
        Unrouted nets 3 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.015600 sec.
    forward max bucket size 693 , backward 836.
        Unrouted nets 2 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.015600 sec.
    forward max bucket size 661 , backward 836.
        Unrouted nets 2 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.015600 sec.
    forward max bucket size 629 , backward 837.
        Unrouted nets 2 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.015600 sec.
    forward max bucket size 581 , backward 829.
        Unrouted nets 2 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.000000 sec.
    forward max bucket size 549 , backward 829.
        Unrouted nets 2 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.015600 sec.
    forward max bucket size 533 , backward 829.
        Unrouted nets 2 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.015600 sec.
    forward max bucket size 501 , backward 829.
        Unrouted nets 2 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.000000 sec.
    forward max bucket size 469 , backward 829.
        Unrouted nets 2 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.015600 sec.
    forward max bucket size 453 , backward 829.
        Unrouted nets 2 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.015600 sec.
    forward max bucket size 436 , backward 829.
        Unrouted nets 2 at the end of iteration 13.
    route iteration 13, CPU time elapsed 0.000000 sec.
    forward max bucket size 406 , backward 829.
        Unrouted nets 2 at the end of iteration 14.
    route iteration 14, CPU time elapsed 0.015600 sec.
    forward max bucket size 373 , backward 829.
        Unrouted nets 3 at the end of iteration 15.
    route iteration 15, CPU time elapsed 0.015600 sec.
    forward max bucket size 903 , backward 907.
        Unrouted nets 2 at the end of iteration 16.
    route iteration 16, CPU time elapsed 0.015600 sec.
    forward max bucket size 334 , backward 829.
        Unrouted nets 2 at the end of iteration 17.
    route iteration 17, CPU time elapsed 0.000000 sec.
    forward max bucket size 809 , backward 1235.
        Unrouted nets 3 at the end of iteration 18.
    route iteration 18, CPU time elapsed 0.015600 sec.
    forward max bucket size 969 , backward 1211.
        Unrouted nets 2 at the end of iteration 19.
    route iteration 19, CPU time elapsed 0.031200 sec.
    forward max bucket size 790 , backward 1310.
        Unrouted nets 3 at the end of iteration 20.
    route iteration 20, CPU time elapsed 0.000000 sec.
    forward max bucket size 873 , backward 1211.
        Unrouted nets 2 at the end of iteration 21.
    route iteration 21, CPU time elapsed 0.015600 sec.
    forward max bucket size 742 , backward 1310.
        Unrouted nets 2 at the end of iteration 22.
    route iteration 22, CPU time elapsed 0.015600 sec.
    forward max bucket size 725 , backward 1311.
        Unrouted nets 3 at the end of iteration 23.
    route iteration 23, CPU time elapsed 0.015600 sec.
    forward max bucket size 874 , backward 1310.
        Unrouted nets 2 at the end of iteration 24.
    route iteration 24, CPU time elapsed 0.015600 sec.
    forward max bucket size 683 , backward 1310.
        Unrouted nets 2 at the end of iteration 25.
    route iteration 25, CPU time elapsed 0.000000 sec.
    forward max bucket size 575 , backward 1211.
        Unrouted nets 2 at the end of iteration 26.
    route iteration 26, CPU time elapsed 0.015600 sec.
    forward max bucket size 636 , backward 1310.
        Unrouted nets 2 at the end of iteration 27.
    route iteration 27, CPU time elapsed 0.015600 sec.
    forward max bucket size 535 , backward 1211.
        Unrouted nets 2 at the end of iteration 28.
    route iteration 28, CPU time elapsed 0.000000 sec.
    forward max bucket size 563 , backward 1311.
        Unrouted nets 3 at the end of iteration 29.
    route iteration 29, CPU time elapsed 0.015600 sec.
    forward max bucket size 1023 , backward 1311.
        Unrouted nets 2 at the end of iteration 30.
    route iteration 30, CPU time elapsed 0.015600 sec.
    forward max bucket size 461 , backward 1311.
        Unrouted nets 2 at the end of iteration 31.
    route iteration 31, CPU time elapsed 0.015600 sec.
    forward max bucket size 363 , backward 1211.
        Unrouted nets 2 at the end of iteration 32.
    route iteration 32, CPU time elapsed 0.000000 sec.
    forward max bucket size 387 , backward 1385.
        Unrouted nets 2 at the end of iteration 33.
    route iteration 33, CPU time elapsed 0.015600 sec.
    forward max bucket size 977 , backward 1395.
        Unrouted nets 2 at the end of iteration 34.
    route iteration 34, CPU time elapsed 0.015600 sec.
    forward max bucket size 1021 , backward 1092.
        Unrouted nets 3 at the end of iteration 35.
    route iteration 35, CPU time elapsed 0.015600 sec.
    forward max bucket size 312 , backward 829.
        Unrouted nets 2 at the end of iteration 36.
    route iteration 36, CPU time elapsed 0.000000 sec.
    forward max bucket size 280 , backward 829.
        Unrouted nets 2 at the end of iteration 37.
    route iteration 37, CPU time elapsed 0.015600 sec.
    forward max bucket size 903 , backward 1395.
        Unrouted nets 2 at the end of iteration 38.
    route iteration 38, CPU time elapsed 0.015600 sec.
    forward max bucket size 855 , backward 1395.
        Unrouted nets 2 at the end of iteration 39.
    route iteration 39, CPU time elapsed 0.000000 sec.
    forward max bucket size 875 , backward 1275.
        Unrouted nets 3 at the end of iteration 40.
    route iteration 40, CPU time elapsed 0.015600 sec.
    forward max bucket size 716 , backward 1275.
        Unrouted nets 2 at the end of iteration 41.
    route iteration 41, CPU time elapsed 0.015600 sec.
    forward max bucket size 688 , backward 1275.
        Unrouted nets 2 at the end of iteration 42.
    route iteration 42, CPU time elapsed 0.015600 sec.
    forward max bucket size 656 , backward 1275.
        Unrouted nets 2 at the end of iteration 43.
    route iteration 43, CPU time elapsed 0.015600 sec.
    forward max bucket size 624 , backward 1275.
        Unrouted nets 2 at the end of iteration 44.
    route iteration 44, CPU time elapsed 0.000000 sec.
    forward max bucket size 606 , backward 1275.
        Unrouted nets 2 at the end of iteration 45.
    route iteration 45, CPU time elapsed 0.015600 sec.
    forward max bucket size 584 , backward 1275.
        Unrouted nets 2 at the end of iteration 46.
    route iteration 46, CPU time elapsed 0.015600 sec.
    forward max bucket size 561 , backward 1275.
        Unrouted nets 2 at the end of iteration 47.
    route iteration 47, CPU time elapsed 0.000000 sec.
    forward max bucket size 538 , backward 1275.
        Unrouted nets 2 at the end of iteration 48.
    route iteration 48, CPU time elapsed 0.015600 sec.
    forward max bucket size 566 , backward 1395.
        Unrouted nets 2 at the end of iteration 49.
    route iteration 49, CPU time elapsed 0.015600 sec.
    forward max bucket size 448 , backward 1275.
        Unrouted nets 2 at the end of iteration 50.
    route iteration 50, CPU time elapsed 0.000000 sec.
    forward max bucket size 411 , backward 1275.
        Unrouted nets 2 at the end of iteration 51.
    route iteration 51, CPU time elapsed 0.015600 sec.
    forward max bucket size 407 , backward 1385.
        Unrouted nets 3 at the end of iteration 52.
    route iteration 52, CPU time elapsed 0.015600 sec.
    forward max bucket size 933 , backward 1261.
        Unrouted nets 0 at the end of iteration 53.
    route iteration 53, CPU time elapsed 0.015600 sec.
Detailed routing takes 0.67 sec.
Start fix hold violation.
Build tmp routing results takes 0.00 sec.
Timing analysis takes 0.00 sec.
No hold violation.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.09 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.00 sec.
Used srb routing arc is 305.
Cleanup routing takes 0.02 sec.
Routing done.
Total routing takes 2.07 sec.


Device Utilization Summary :
+----------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+----------------------------------------------------------------------------+
| Use of ADC               | 0        | 1             | 0                   
| Use of APM               | 0        | 30            | 0                   
| Use of BKCL              | 0        | 6             | 0                   
| Use of CLMA              | 6        | 3274          | 1                   
|   FF                     | 0        | 19644         | 0                   
|   LUT                    | 12       | 13096         | 1                   
|   LUT-FF pairs           | 0        | 13096         | 0                   
| Use of CLMS              | 2        | 1110          | 1                   
|   FF                     | 0        | 6660          | 0                   
|   LUT                    | 6        | 4440          | 1                   
|   LUT-FF pairs           | 0        | 4440          | 0                   
|   Distributed RAM        | 0        | 4440          | 0                   
| Use of CRYSTAL           | 0        | 6             | 0                   
| Use of DLL               | 0        | 6             | 0                   
| Use of DQSL              | 0        | 18            | 0                   
| Use of DRM               | 0        | 48            | 0                   
| Use of FLSIF             | 0        | 1             | 0                   
| Use of FUSECODE          | 0        | 1             | 0                   
| Use of HARD0N1           | 1        | 2745          | 1                   
| Use of HMEMC             | 0        | 2             | 0                   
| Use of IO                | 8        | 240           | 4                   
|   IOBD                   | 4        | 120           | 4                   
|   IOBR                   | 0        | 6             | 0                   
|   IOBS                   | 4        | 114           | 4                   
| Use of IOCKDIV           | 0        | 12            | 0                   
| Use of IOCKDLY           | 0        | 24            | 0                   
| Use of IOCKGATE          | 0        | 12            | 0                   
| Use of IOCKGMUX_TEST     | 0        | 12            | 0                   
| Use of IOL               | 8        | 240           | 4                   
| Use of IPAL              | 0        | 1             | 0                   
| Use of MFG_TEST          | 0        | 1             | 0                   
| Use of OSC               | 0        | 1             | 0                   
| Use of PLL               | 1        | 6             | 17                  
| Use of PREGMUX_TEST      | 0        | 6             | 0                   
| Use of RCKB              | 0        | 24            | 0                   
| Use of RCKBMUX_TEST      | 0        | 12            | 0                   
| Use of RESCAL            | 0        | 6             | 0                   
| Use of SCANCHAIN         | 0        | 4             | 0                   
| Use of START             | 1        | 1             | 100                 
| Use of UDID              | 0        | 1             | 0                   
| Use of USCM              | 5        | 20            | 25                  
| Use of USCMMUX_TEST      | 0        | 20            | 0                   
| Use of VCKBMUX_TEST      | 0        | 12            | 0                   
+----------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:00m:02s)
Design 'ip_pll' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing. (CPU time elapsed 0h:00m:07s)
Action pnr: Real time elapsed is 10.000 sec
Action pnr: CPU time elapsed is 8.518 sec
Action pnr: Process CPU time elapsed is 8.518 sec
Current time: Wed Jun 22 15:22:06 2022
Action pnr: Peak memory pool usage is 436,129,792 bytes
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Wed Jun 22 15:22:06 2022
Compiling architecture definition.
Analyzing project file 'J:/pds/ip_pll/prj/ip_pll.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 1345561

Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'clk_25m' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'clk_25m_75' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'clk_50m' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'clk_100m' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'clk_100m_180deg' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'locked' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'sys_clk' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'sys_rst_n' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 7.000 sec
Action report_timing: CPU time elapsed is 5.257 sec
Action report_timing: Process CPU time elapsed is 5.257 sec
Current time: Wed Jun 22 15:22:12 2022
Action report_timing: Peak memory pool usage is 438,067,200 bytes
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Wed Jun 22 15:22:12 2022
Compiling architecture definition.
Analyzing project file 'J:/pds/ip_pll/prj/ip_pll.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.015600 sec.
Generating architecture configuration.
The bitstream file is "J:/pds/ip_pll/prj/generate_bitstream/ip_pll.sbit"
Generate programming file takes 2.262015 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 8.000 sec
Action gen_bit_stream: CPU time elapsed is 6.521 sec
Action gen_bit_stream: Process CPU time elapsed is 6.521 sec
Current time: Wed Jun 22 15:22:19 2022
Action gen_bit_stream: Peak memory pool usage is 304,214,016 bytes
Process "Generate Bitstream" done.
ADS Parser
Compiling architecture definition.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Process exit normally.
