// Seed: 1551368779
module module_0 (
    input supply1 id_0,
    input tri id_1,
    input tri0 id_2
);
  assign id_4 = id_2 ? 1 : 1;
  module_2 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
endmodule
module module_1 (
    output tri1 id_0,
    input tri id_1,
    output wor id_2,
    output uwire id_3,
    input wor id_4,
    input supply1 id_5,
    output tri1 id_6,
    input tri1 id_7,
    input tri1 id_8,
    input uwire id_9
);
  assign id_6 = id_4;
  wire id_11;
  module_0 modCall_1 (
      id_9,
      id_7,
      id_1
  );
  assign modCall_1.id_4 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_8 = id_7;
  logic [7:0] id_9;
  assign id_9[1'd0] = 1;
endmodule
