{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1502542633811 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1502542633817 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 12 09:57:13 2017 " "Processing started: Sat Aug 12 09:57:13 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1502542633817 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1502542633817 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processor -c processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1502542633817 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1502542634946 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1502542634947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sll.v 1 1 " "Found 1 design units, including 1 entities, in source file sll.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftlogicalleft " "Found entity 1: shiftlogicalleft" {  } { { "sll.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/sll.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1502542651074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1502542651074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signext.v 1 1 " "Found 1 design units, including 1 entities, in source file signext.v" { { "Info" "ISGN_ENTITY_NAME" "1 signext " "Found entity 1: signext" {  } { { "signext.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/signext.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1502542651077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1502542651077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerfile " "Found entity 1: registerfile" {  } { { "registerfile.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/registerfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1502542651079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1502542651079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file programcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 programcounter " "Found entity 1: programcounter" {  } { { "programcounter.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/programcounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1502542651081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1502542651081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexor.v 4 4 " "Found 4 design units, including 4 entities, in source file multiplexor.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexorRegDst " "Found entity 1: multiplexorRegDst" {  } { { "multiplexor.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/multiplexor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1502542651084 ""} { "Info" "ISGN_ENTITY_NAME" "2 multiplexorALUSrc " "Found entity 2: multiplexorALUSrc" {  } { { "multiplexor.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/multiplexor.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1502542651084 ""} { "Info" "ISGN_ENTITY_NAME" "3 multiplexorMemtoReg " "Found entity 3: multiplexorMemtoReg" {  } { { "multiplexor.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/multiplexor.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1502542651084 ""} { "Info" "ISGN_ENTITY_NAME" "4 multiplexorPCSrc " "Found entity 4: multiplexorPCSrc" {  } { { "multiplexor.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/multiplexor.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1502542651084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1502542651084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maincontrolunit.v 1 1 " "Found 1 design units, including 1 entities, in source file maincontrolunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 maincontrolunit " "Found entity 1: maincontrolunit" {  } { { "maincontrolunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/maincontrolunit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1502542651088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1502542651088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file instructionmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instructionmemory " "Found entity 1: instructionmemory" {  } { { "instructionmemory.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/instructionmemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1502542651090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1502542651090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1502542651092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1502542651092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.v 1 1 " "Found 1 design units, including 1 entities, in source file datamemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 datamemory " "Found entity 1: datamemory" {  } { { "datamemory.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/datamemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1502542651095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1502542651095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmeticlogicunit.v 1 1 " "Found 1 design units, including 1 entities, in source file arithmeticlogicunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 arithmeticlogicunit " "Found entity 1: arithmeticlogicunit" {  } { { "arithmeticlogicunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/arithmeticlogicunit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1502542651100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1502542651100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "andgate.v 1 1 " "Found 1 design units, including 1 entities, in source file andgate.v" { { "Info" "ISGN_ENTITY_NAME" "1 andgate " "Found entity 1: andgate" {  } { { "andgate.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/andgate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1502542651102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1502542651102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_control.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_control " "Found entity 1: alu_control" {  } { { "alu_control.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/alu_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1502542651105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1502542651105 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DISPLAY0 display0 processor.v(9) " "Verilog HDL Declaration information at processor.v(9): object \"DISPLAY0\" differs only in case from object \"display0\" in the same scope" {  } { { "processor.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/processor.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1502542651109 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DISPLAY1 display1 processor.v(9) " "Verilog HDL Declaration information at processor.v(9): object \"DISPLAY1\" differs only in case from object \"display1\" in the same scope" {  } { { "processor.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/processor.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1502542651127 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DISPLAY2 display2 processor.v(9) " "Verilog HDL Declaration information at processor.v(9): object \"DISPLAY2\" differs only in case from object \"display2\" in the same scope" {  } { { "processor.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/processor.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1502542651127 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DISPLAY3 display3 processor.v(9) " "Verilog HDL Declaration information at processor.v(9): object \"DISPLAY3\" differs only in case from object \"display3\" in the same scope" {  } { { "processor.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/processor.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1502542651127 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DISPLAY4 display4 processor.v(9) " "Verilog HDL Declaration information at processor.v(9): object \"DISPLAY4\" differs only in case from object \"display4\" in the same scope" {  } { { "processor.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/processor.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1502542651127 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DISPLAY5 display5 processor.v(10) " "Verilog HDL Declaration information at processor.v(10): object \"DISPLAY5\" differs only in case from object \"display5\" in the same scope" {  } { { "processor.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/processor.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1502542651127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 1 1 " "Found 1 design units, including 1 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/processor.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1502542651127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1502542651127 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor " "Elaborating entity \"processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1502542651276 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "aluSrcOut processor.v(152) " "Verilog HDL Always Construct warning at processor.v(152): variable \"aluSrcOut\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "processor.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/processor.v" 152 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1502542651377 "|processor"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "aluSrcOut processor.v(153) " "Verilog HDL Always Construct warning at processor.v(153): variable \"aluSrcOut\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "processor.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/processor.v" 153 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1502542651377 "|processor"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "aluSrcOut processor.v(154) " "Verilog HDL Always Construct warning at processor.v(154): variable \"aluSrcOut\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "processor.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/processor.v" 154 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1502542651377 "|processor"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "aluSrcOut processor.v(155) " "Verilog HDL Always Construct warning at processor.v(155): variable \"aluSrcOut\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "processor.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/processor.v" 155 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1502542651377 "|processor"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "aluSrcOut processor.v(156) " "Verilog HDL Always Construct warning at processor.v(156): variable \"aluSrcOut\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "processor.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/processor.v" 156 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1502542651377 "|processor"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "aluSrcOut processor.v(157) " "Verilog HDL Always Construct warning at processor.v(157): variable \"aluSrcOut\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "processor.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/processor.v" 157 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1502542651377 "|processor"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg1content processor.v(160) " "Verilog HDL Always Construct warning at processor.v(160): variable \"reg1content\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "processor.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/processor.v" 160 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1502542651377 "|processor"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg1content processor.v(161) " "Verilog HDL Always Construct warning at processor.v(161): variable \"reg1content\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "processor.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/processor.v" 161 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1502542651378 "|processor"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg1content processor.v(162) " "Verilog HDL Always Construct warning at processor.v(162): variable \"reg1content\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "processor.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/processor.v" 162 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1502542651378 "|processor"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg1content processor.v(163) " "Verilog HDL Always Construct warning at processor.v(163): variable \"reg1content\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "processor.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/processor.v" 163 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1502542651378 "|processor"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg1content processor.v(164) " "Verilog HDL Always Construct warning at processor.v(164): variable \"reg1content\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "processor.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/processor.v" 164 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1502542651378 "|processor"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg1content processor.v(165) " "Verilog HDL Always Construct warning at processor.v(165): variable \"reg1content\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "processor.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/processor.v" 165 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1502542651378 "|processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displaysIn\[0\]\[0\] processor.v(126) " "Inferred latch for \"displaysIn\[0\]\[0\]\" at processor.v(126)" {  } { { "processor.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/processor.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502542651384 "|processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displaysIn\[0\]\[1\] processor.v(126) " "Inferred latch for \"displaysIn\[0\]\[1\]\" at processor.v(126)" {  } { { "processor.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/processor.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502542651384 "|processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displaysIn\[0\]\[2\] processor.v(126) " "Inferred latch for \"displaysIn\[0\]\[2\]\" at processor.v(126)" {  } { { "processor.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/processor.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502542651384 "|processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displaysIn\[0\]\[3\] processor.v(126) " "Inferred latch for \"displaysIn\[0\]\[3\]\" at processor.v(126)" {  } { { "processor.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/processor.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502542651384 "|processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displaysIn\[1\]\[0\] processor.v(126) " "Inferred latch for \"displaysIn\[1\]\[0\]\" at processor.v(126)" {  } { { "processor.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/processor.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502542651384 "|processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displaysIn\[1\]\[1\] processor.v(126) " "Inferred latch for \"displaysIn\[1\]\[1\]\" at processor.v(126)" {  } { { "processor.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/processor.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502542651384 "|processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displaysIn\[1\]\[2\] processor.v(126) " "Inferred latch for \"displaysIn\[1\]\[2\]\" at processor.v(126)" {  } { { "processor.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/processor.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502542651384 "|processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displaysIn\[1\]\[3\] processor.v(126) " "Inferred latch for \"displaysIn\[1\]\[3\]\" at processor.v(126)" {  } { { "processor.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/processor.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502542651385 "|processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displaysIn\[2\]\[0\] processor.v(126) " "Inferred latch for \"displaysIn\[2\]\[0\]\" at processor.v(126)" {  } { { "processor.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/processor.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502542651385 "|processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displaysIn\[2\]\[1\] processor.v(126) " "Inferred latch for \"displaysIn\[2\]\[1\]\" at processor.v(126)" {  } { { "processor.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/processor.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502542651385 "|processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displaysIn\[2\]\[2\] processor.v(126) " "Inferred latch for \"displaysIn\[2\]\[2\]\" at processor.v(126)" {  } { { "processor.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/processor.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502542651385 "|processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displaysIn\[2\]\[3\] processor.v(126) " "Inferred latch for \"displaysIn\[2\]\[3\]\" at processor.v(126)" {  } { { "processor.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/processor.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502542651385 "|processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displaysIn\[3\]\[0\] processor.v(126) " "Inferred latch for \"displaysIn\[3\]\[0\]\" at processor.v(126)" {  } { { "processor.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/processor.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502542651385 "|processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displaysIn\[3\]\[1\] processor.v(126) " "Inferred latch for \"displaysIn\[3\]\[1\]\" at processor.v(126)" {  } { { "processor.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/processor.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502542651385 "|processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displaysIn\[3\]\[2\] processor.v(126) " "Inferred latch for \"displaysIn\[3\]\[2\]\" at processor.v(126)" {  } { { "processor.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/processor.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502542651385 "|processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displaysIn\[3\]\[3\] processor.v(126) " "Inferred latch for \"displaysIn\[3\]\[3\]\" at processor.v(126)" {  } { { "processor.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/processor.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502542651385 "|processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displaysIn\[4\]\[0\] processor.v(126) " "Inferred latch for \"displaysIn\[4\]\[0\]\" at processor.v(126)" {  } { { "processor.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/processor.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502542651386 "|processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displaysIn\[4\]\[1\] processor.v(126) " "Inferred latch for \"displaysIn\[4\]\[1\]\" at processor.v(126)" {  } { { "processor.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/processor.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502542651386 "|processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displaysIn\[4\]\[2\] processor.v(126) " "Inferred latch for \"displaysIn\[4\]\[2\]\" at processor.v(126)" {  } { { "processor.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/processor.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502542651386 "|processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displaysIn\[4\]\[3\] processor.v(126) " "Inferred latch for \"displaysIn\[4\]\[3\]\" at processor.v(126)" {  } { { "processor.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/processor.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502542651386 "|processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displaysIn\[5\]\[0\] processor.v(126) " "Inferred latch for \"displaysIn\[5\]\[0\]\" at processor.v(126)" {  } { { "processor.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/processor.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502542651386 "|processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displaysIn\[5\]\[1\] processor.v(126) " "Inferred latch for \"displaysIn\[5\]\[1\]\" at processor.v(126)" {  } { { "processor.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/processor.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502542651386 "|processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displaysIn\[5\]\[2\] processor.v(126) " "Inferred latch for \"displaysIn\[5\]\[2\]\" at processor.v(126)" {  } { { "processor.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/processor.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502542651386 "|processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displaysIn\[5\]\[3\] processor.v(126) " "Inferred latch for \"displaysIn\[5\]\[3\]\" at processor.v(126)" {  } { { "processor.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/processor.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502542651386 "|processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:display0 " "Elaborating entity \"decoder\" for hierarchy \"decoder:display0\"" {  } { { "processor.v" "display0" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/processor.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502542651664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "programcounter programcounter:pc " "Elaborating entity \"programcounter\" for hierarchy \"programcounter:pc\"" {  } { { "processor.v" "pc" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/processor.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502542651681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arithmeticlogicunit arithmeticlogicunit:aluPCPlus4 " "Elaborating entity \"arithmeticlogicunit\" for hierarchy \"arithmeticlogicunit:aluPCPlus4\"" {  } { { "processor.v" "aluPCPlus4" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/processor.v" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502542651684 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OUT arithmeticlogicunit.v(10) " "Verilog HDL Always Construct warning at arithmeticlogicunit.v(10): inferring latch(es) for variable \"OUT\", which holds its previous value in one or more paths through the always construct" {  } { { "arithmeticlogicunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/arithmeticlogicunit.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1502542651709 "|processor|arithmeticlogicunit:aluPCPlus4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[0\] arithmeticlogicunit.v(10) " "Inferred latch for \"OUT\[0\]\" at arithmeticlogicunit.v(10)" {  } { { "arithmeticlogicunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/arithmeticlogicunit.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502542651709 "|processor|arithmeticlogicunit:aluPCPlus4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[1\] arithmeticlogicunit.v(10) " "Inferred latch for \"OUT\[1\]\" at arithmeticlogicunit.v(10)" {  } { { "arithmeticlogicunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/arithmeticlogicunit.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502542651709 "|processor|arithmeticlogicunit:aluPCPlus4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[2\] arithmeticlogicunit.v(10) " "Inferred latch for \"OUT\[2\]\" at arithmeticlogicunit.v(10)" {  } { { "arithmeticlogicunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/arithmeticlogicunit.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502542651709 "|processor|arithmeticlogicunit:aluPCPlus4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[3\] arithmeticlogicunit.v(10) " "Inferred latch for \"OUT\[3\]\" at arithmeticlogicunit.v(10)" {  } { { "arithmeticlogicunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/arithmeticlogicunit.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502542651709 "|processor|arithmeticlogicunit:aluPCPlus4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[4\] arithmeticlogicunit.v(10) " "Inferred latch for \"OUT\[4\]\" at arithmeticlogicunit.v(10)" {  } { { "arithmeticlogicunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/arithmeticlogicunit.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502542651709 "|processor|arithmeticlogicunit:aluPCPlus4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[5\] arithmeticlogicunit.v(10) " "Inferred latch for \"OUT\[5\]\" at arithmeticlogicunit.v(10)" {  } { { "arithmeticlogicunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/arithmeticlogicunit.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502542651709 "|processor|arithmeticlogicunit:aluPCPlus4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[6\] arithmeticlogicunit.v(10) " "Inferred latch for \"OUT\[6\]\" at arithmeticlogicunit.v(10)" {  } { { "arithmeticlogicunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/arithmeticlogicunit.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502542651709 "|processor|arithmeticlogicunit:aluPCPlus4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[7\] arithmeticlogicunit.v(10) " "Inferred latch for \"OUT\[7\]\" at arithmeticlogicunit.v(10)" {  } { { "arithmeticlogicunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/arithmeticlogicunit.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502542651709 "|processor|arithmeticlogicunit:aluPCPlus4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[8\] arithmeticlogicunit.v(10) " "Inferred latch for \"OUT\[8\]\" at arithmeticlogicunit.v(10)" {  } { { "arithmeticlogicunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/arithmeticlogicunit.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502542651709 "|processor|arithmeticlogicunit:aluPCPlus4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[9\] arithmeticlogicunit.v(10) " "Inferred latch for \"OUT\[9\]\" at arithmeticlogicunit.v(10)" {  } { { "arithmeticlogicunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/arithmeticlogicunit.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502542651709 "|processor|arithmeticlogicunit:aluPCPlus4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[10\] arithmeticlogicunit.v(10) " "Inferred latch for \"OUT\[10\]\" at arithmeticlogicunit.v(10)" {  } { { "arithmeticlogicunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/arithmeticlogicunit.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502542651709 "|processor|arithmeticlogicunit:aluPCPlus4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[11\] arithmeticlogicunit.v(10) " "Inferred latch for \"OUT\[11\]\" at arithmeticlogicunit.v(10)" {  } { { "arithmeticlogicunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/arithmeticlogicunit.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502542651709 "|processor|arithmeticlogicunit:aluPCPlus4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[12\] arithmeticlogicunit.v(10) " "Inferred latch for \"OUT\[12\]\" at arithmeticlogicunit.v(10)" {  } { { "arithmeticlogicunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/arithmeticlogicunit.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502542651710 "|processor|arithmeticlogicunit:aluPCPlus4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[13\] arithmeticlogicunit.v(10) " "Inferred latch for \"OUT\[13\]\" at arithmeticlogicunit.v(10)" {  } { { "arithmeticlogicunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/arithmeticlogicunit.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502542651710 "|processor|arithmeticlogicunit:aluPCPlus4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[14\] arithmeticlogicunit.v(10) " "Inferred latch for \"OUT\[14\]\" at arithmeticlogicunit.v(10)" {  } { { "arithmeticlogicunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/arithmeticlogicunit.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502542651710 "|processor|arithmeticlogicunit:aluPCPlus4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[15\] arithmeticlogicunit.v(10) " "Inferred latch for \"OUT\[15\]\" at arithmeticlogicunit.v(10)" {  } { { "arithmeticlogicunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/arithmeticlogicunit.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502542651710 "|processor|arithmeticlogicunit:aluPCPlus4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[16\] arithmeticlogicunit.v(10) " "Inferred latch for \"OUT\[16\]\" at arithmeticlogicunit.v(10)" {  } { { "arithmeticlogicunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/arithmeticlogicunit.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502542651710 "|processor|arithmeticlogicunit:aluPCPlus4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[17\] arithmeticlogicunit.v(10) " "Inferred latch for \"OUT\[17\]\" at arithmeticlogicunit.v(10)" {  } { { "arithmeticlogicunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/arithmeticlogicunit.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502542651710 "|processor|arithmeticlogicunit:aluPCPlus4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[18\] arithmeticlogicunit.v(10) " "Inferred latch for \"OUT\[18\]\" at arithmeticlogicunit.v(10)" {  } { { "arithmeticlogicunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/arithmeticlogicunit.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502542651710 "|processor|arithmeticlogicunit:aluPCPlus4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[19\] arithmeticlogicunit.v(10) " "Inferred latch for \"OUT\[19\]\" at arithmeticlogicunit.v(10)" {  } { { "arithmeticlogicunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/arithmeticlogicunit.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502542651710 "|processor|arithmeticlogicunit:aluPCPlus4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[20\] arithmeticlogicunit.v(10) " "Inferred latch for \"OUT\[20\]\" at arithmeticlogicunit.v(10)" {  } { { "arithmeticlogicunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/arithmeticlogicunit.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502542651710 "|processor|arithmeticlogicunit:aluPCPlus4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[21\] arithmeticlogicunit.v(10) " "Inferred latch for \"OUT\[21\]\" at arithmeticlogicunit.v(10)" {  } { { "arithmeticlogicunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/arithmeticlogicunit.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502542651710 "|processor|arithmeticlogicunit:aluPCPlus4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[22\] arithmeticlogicunit.v(10) " "Inferred latch for \"OUT\[22\]\" at arithmeticlogicunit.v(10)" {  } { { "arithmeticlogicunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/arithmeticlogicunit.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502542651710 "|processor|arithmeticlogicunit:aluPCPlus4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[23\] arithmeticlogicunit.v(10) " "Inferred latch for \"OUT\[23\]\" at arithmeticlogicunit.v(10)" {  } { { "arithmeticlogicunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/arithmeticlogicunit.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502542651710 "|processor|arithmeticlogicunit:aluPCPlus4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[24\] arithmeticlogicunit.v(10) " "Inferred latch for \"OUT\[24\]\" at arithmeticlogicunit.v(10)" {  } { { "arithmeticlogicunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/arithmeticlogicunit.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502542651710 "|processor|arithmeticlogicunit:aluPCPlus4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[25\] arithmeticlogicunit.v(10) " "Inferred latch for \"OUT\[25\]\" at arithmeticlogicunit.v(10)" {  } { { "arithmeticlogicunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/arithmeticlogicunit.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502542651710 "|processor|arithmeticlogicunit:aluPCPlus4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[26\] arithmeticlogicunit.v(10) " "Inferred latch for \"OUT\[26\]\" at arithmeticlogicunit.v(10)" {  } { { "arithmeticlogicunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/arithmeticlogicunit.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502542651710 "|processor|arithmeticlogicunit:aluPCPlus4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[27\] arithmeticlogicunit.v(10) " "Inferred latch for \"OUT\[27\]\" at arithmeticlogicunit.v(10)" {  } { { "arithmeticlogicunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/arithmeticlogicunit.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502542651710 "|processor|arithmeticlogicunit:aluPCPlus4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[28\] arithmeticlogicunit.v(10) " "Inferred latch for \"OUT\[28\]\" at arithmeticlogicunit.v(10)" {  } { { "arithmeticlogicunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/arithmeticlogicunit.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502542651710 "|processor|arithmeticlogicunit:aluPCPlus4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[29\] arithmeticlogicunit.v(10) " "Inferred latch for \"OUT\[29\]\" at arithmeticlogicunit.v(10)" {  } { { "arithmeticlogicunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/arithmeticlogicunit.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502542651710 "|processor|arithmeticlogicunit:aluPCPlus4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[30\] arithmeticlogicunit.v(10) " "Inferred latch for \"OUT\[30\]\" at arithmeticlogicunit.v(10)" {  } { { "arithmeticlogicunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/arithmeticlogicunit.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502542651710 "|processor|arithmeticlogicunit:aluPCPlus4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[31\] arithmeticlogicunit.v(10) " "Inferred latch for \"OUT\[31\]\" at arithmeticlogicunit.v(10)" {  } { { "arithmeticlogicunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/arithmeticlogicunit.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502542651710 "|processor|arithmeticlogicunit:aluPCPlus4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionmemory instructionmemory:insmem " "Elaborating entity \"instructionmemory\" for hierarchy \"instructionmemory:insmem\"" {  } { { "processor.v" "insmem" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/processor.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502542651711 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.data_a 0 instructionmemory.v(6) " "Net \"memory.data_a\" at instructionmemory.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "instructionmemory.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/instructionmemory.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1502542651716 "|processor|instructionmemory:insmem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.waddr_a 0 instructionmemory.v(6) " "Net \"memory.waddr_a\" at instructionmemory.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "instructionmemory.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/instructionmemory.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1502542651716 "|processor|instructionmemory:insmem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.we_a 0 instructionmemory.v(6) " "Net \"memory.we_a\" at instructionmemory.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "instructionmemory.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/instructionmemory.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1502542651716 "|processor|instructionmemory:insmem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maincontrolunit maincontrolunit:controlUnit " "Elaborating entity \"maincontrolunit\" for hierarchy \"maincontrolunit:controlUnit\"" {  } { { "processor.v" "controlUnit" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/processor.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502542651754 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "maincontrolunit.v(15) " "Verilog HDL Case Statement warning at maincontrolunit.v(15): incomplete case statement has no default case item" {  } { { "maincontrolunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/maincontrolunit.v" 15 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1502542651757 "|processor|maincontrolunit:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "regDst maincontrolunit.v(14) " "Verilog HDL Always Construct warning at maincontrolunit.v(14): inferring latch(es) for variable \"regDst\", which holds its previous value in one or more paths through the always construct" {  } { { "maincontrolunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/maincontrolunit.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1502542651757 "|processor|maincontrolunit:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUSrc maincontrolunit.v(14) " "Verilog HDL Always Construct warning at maincontrolunit.v(14): inferring latch(es) for variable \"ALUSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "maincontrolunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/maincontrolunit.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1502542651757 "|processor|maincontrolunit:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "memtoReg maincontrolunit.v(14) " "Verilog HDL Always Construct warning at maincontrolunit.v(14): inferring latch(es) for variable \"memtoReg\", which holds its previous value in one or more paths through the always construct" {  } { { "maincontrolunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/maincontrolunit.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1502542651757 "|processor|maincontrolunit:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "regWrite maincontrolunit.v(14) " "Verilog HDL Always Construct warning at maincontrolunit.v(14): inferring latch(es) for variable \"regWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "maincontrolunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/maincontrolunit.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1502542651757 "|processor|maincontrolunit:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "memRead maincontrolunit.v(14) " "Verilog HDL Always Construct warning at maincontrolunit.v(14): inferring latch(es) for variable \"memRead\", which holds its previous value in one or more paths through the always construct" {  } { { "maincontrolunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/maincontrolunit.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1502542651757 "|processor|maincontrolunit:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "memWrite maincontrolunit.v(14) " "Verilog HDL Always Construct warning at maincontrolunit.v(14): inferring latch(es) for variable \"memWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "maincontrolunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/maincontrolunit.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1502542651757 "|processor|maincontrolunit:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "branch maincontrolunit.v(14) " "Verilog HDL Always Construct warning at maincontrolunit.v(14): inferring latch(es) for variable \"branch\", which holds its previous value in one or more paths through the always construct" {  } { { "maincontrolunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/maincontrolunit.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1502542651758 "|processor|maincontrolunit:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUOp1 maincontrolunit.v(14) " "Verilog HDL Always Construct warning at maincontrolunit.v(14): inferring latch(es) for variable \"ALUOp1\", which holds its previous value in one or more paths through the always construct" {  } { { "maincontrolunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/maincontrolunit.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1502542651758 "|processor|maincontrolunit:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUOp0 maincontrolunit.v(14) " "Verilog HDL Always Construct warning at maincontrolunit.v(14): inferring latch(es) for variable \"ALUOp0\", which holds its previous value in one or more paths through the always construct" {  } { { "maincontrolunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/maincontrolunit.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1502542651758 "|processor|maincontrolunit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp0 maincontrolunit.v(14) " "Inferred latch for \"ALUOp0\" at maincontrolunit.v(14)" {  } { { "maincontrolunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/maincontrolunit.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502542651758 "|processor|maincontrolunit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp1 maincontrolunit.v(14) " "Inferred latch for \"ALUOp1\" at maincontrolunit.v(14)" {  } { { "maincontrolunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/maincontrolunit.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502542651758 "|processor|maincontrolunit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "branch maincontrolunit.v(14) " "Inferred latch for \"branch\" at maincontrolunit.v(14)" {  } { { "maincontrolunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/maincontrolunit.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502542651758 "|processor|maincontrolunit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memWrite maincontrolunit.v(14) " "Inferred latch for \"memWrite\" at maincontrolunit.v(14)" {  } { { "maincontrolunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/maincontrolunit.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502542651758 "|processor|maincontrolunit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memRead maincontrolunit.v(14) " "Inferred latch for \"memRead\" at maincontrolunit.v(14)" {  } { { "maincontrolunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/maincontrolunit.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502542651758 "|processor|maincontrolunit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regWrite maincontrolunit.v(14) " "Inferred latch for \"regWrite\" at maincontrolunit.v(14)" {  } { { "maincontrolunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/maincontrolunit.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502542651758 "|processor|maincontrolunit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memtoReg maincontrolunit.v(14) " "Inferred latch for \"memtoReg\" at maincontrolunit.v(14)" {  } { { "maincontrolunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/maincontrolunit.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502542651759 "|processor|maincontrolunit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUSrc maincontrolunit.v(14) " "Inferred latch for \"ALUSrc\" at maincontrolunit.v(14)" {  } { { "maincontrolunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/maincontrolunit.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502542651759 "|processor|maincontrolunit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regDst maincontrolunit.v(14) " "Inferred latch for \"regDst\" at maincontrolunit.v(14)" {  } { { "maincontrolunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/maincontrolunit.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502542651759 "|processor|maincontrolunit:controlUnit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexorRegDst multiplexorRegDst:regfilemux " "Elaborating entity \"multiplexorRegDst\" for hierarchy \"multiplexorRegDst:regfilemux\"" {  } { { "processor.v" "regfilemux" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/processor.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502542651760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signext signext:ext " "Elaborating entity \"signext\" for hierarchy \"signext:ext\"" {  } { { "processor.v" "ext" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/processor.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502542651762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerfile registerfile:regfile " "Elaborating entity \"registerfile\" for hierarchy \"registerfile:regfile\"" {  } { { "processor.v" "regfile" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/processor.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502542651764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexorALUSrc multiplexorALUSrc:alumux " "Elaborating entity \"multiplexorALUSrc\" for hierarchy \"multiplexorALUSrc:alumux\"" {  } { { "processor.v" "alumux" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/processor.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502542651794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_control alu_control:aluControl " "Elaborating entity \"alu_control\" for hierarchy \"alu_control:aluControl\"" {  } { { "processor.v" "aluControl" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/processor.v" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502542651796 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu_control.v(11) " "Verilog HDL Case Statement warning at alu_control.v(11): incomplete case statement has no default case item" {  } { { "alu_control.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/alu_control.v" 11 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1502542651797 "|processor|alu_control:aluControl"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu_control.v(8) " "Verilog HDL Case Statement warning at alu_control.v(8): incomplete case statement has no default case item" {  } { { "alu_control.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/alu_control.v" 8 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1502542651798 "|processor|alu_control:aluControl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "aluCtrlOut alu_control.v(7) " "Verilog HDL Always Construct warning at alu_control.v(7): inferring latch(es) for variable \"aluCtrlOut\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_control.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/alu_control.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1502542651798 "|processor|alu_control:aluControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluCtrlOut\[0\] alu_control.v(7) " "Inferred latch for \"aluCtrlOut\[0\]\" at alu_control.v(7)" {  } { { "alu_control.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/alu_control.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502542651798 "|processor|alu_control:aluControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluCtrlOut\[1\] alu_control.v(7) " "Inferred latch for \"aluCtrlOut\[1\]\" at alu_control.v(7)" {  } { { "alu_control.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/alu_control.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502542651798 "|processor|alu_control:aluControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluCtrlOut\[2\] alu_control.v(7) " "Inferred latch for \"aluCtrlOut\[2\]\" at alu_control.v(7)" {  } { { "alu_control.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/alu_control.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502542651798 "|processor|alu_control:aluControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluCtrlOut\[3\] alu_control.v(7) " "Inferred latch for \"aluCtrlOut\[3\]\" at alu_control.v(7)" {  } { { "alu_control.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/alu_control.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502542651798 "|processor|alu_control:aluControl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftlogicalleft shiftlogicalleft:sll " "Elaborating entity \"shiftlogicalleft\" for hierarchy \"shiftlogicalleft:sll\"" {  } { { "processor.v" "sll" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/processor.v" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502542651800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexorPCSrc multiplexorPCSrc:branchmux " "Elaborating entity \"multiplexorPCSrc\" for hierarchy \"multiplexorPCSrc:branchmux\"" {  } { { "processor.v" "branchmux" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/processor.v" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502542651802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andgate andgate:gate " "Elaborating entity \"andgate\" for hierarchy \"andgate:gate\"" {  } { { "processor.v" "gate" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/processor.v" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502542651804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datamemory datamemory:datamem " "Elaborating entity \"datamemory\" for hierarchy \"datamemory:datamem\"" {  } { { "processor.v" "datamem" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/processor.v" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502542651806 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "readData datamemory.v(12) " "Verilog HDL Always Construct warning at datamemory.v(12): inferring latch(es) for variable \"readData\", which holds its previous value in one or more paths through the always construct" {  } { { "datamemory.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/datamemory.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1502542651808 "|processor|datamemory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[0\] datamemory.v(12) " "Inferred latch for \"readData\[0\]\" at datamemory.v(12)" {  } { { "datamemory.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/datamemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502542651816 "|processor|datamemory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[1\] datamemory.v(12) " "Inferred latch for \"readData\[1\]\" at datamemory.v(12)" {  } { { "datamemory.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/datamemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502542651816 "|processor|datamemory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[2\] datamemory.v(12) " "Inferred latch for \"readData\[2\]\" at datamemory.v(12)" {  } { { "datamemory.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/datamemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502542651816 "|processor|datamemory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[3\] datamemory.v(12) " "Inferred latch for \"readData\[3\]\" at datamemory.v(12)" {  } { { "datamemory.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/datamemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502542651816 "|processor|datamemory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[4\] datamemory.v(12) " "Inferred latch for \"readData\[4\]\" at datamemory.v(12)" {  } { { "datamemory.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/datamemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502542651816 "|processor|datamemory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[5\] datamemory.v(12) " "Inferred latch for \"readData\[5\]\" at datamemory.v(12)" {  } { { "datamemory.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/datamemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502542651816 "|processor|datamemory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[6\] datamemory.v(12) " "Inferred latch for \"readData\[6\]\" at datamemory.v(12)" {  } { { "datamemory.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/datamemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502542651816 "|processor|datamemory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[7\] datamemory.v(12) " "Inferred latch for \"readData\[7\]\" at datamemory.v(12)" {  } { { "datamemory.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/datamemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502542651817 "|processor|datamemory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[8\] datamemory.v(12) " "Inferred latch for \"readData\[8\]\" at datamemory.v(12)" {  } { { "datamemory.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/datamemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502542651817 "|processor|datamemory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[9\] datamemory.v(12) " "Inferred latch for \"readData\[9\]\" at datamemory.v(12)" {  } { { "datamemory.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/datamemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502542651817 "|processor|datamemory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[10\] datamemory.v(12) " "Inferred latch for \"readData\[10\]\" at datamemory.v(12)" {  } { { "datamemory.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/datamemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502542651817 "|processor|datamemory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[11\] datamemory.v(12) " "Inferred latch for \"readData\[11\]\" at datamemory.v(12)" {  } { { "datamemory.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/datamemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502542651817 "|processor|datamemory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[12\] datamemory.v(12) " "Inferred latch for \"readData\[12\]\" at datamemory.v(12)" {  } { { "datamemory.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/datamemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502542651817 "|processor|datamemory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[13\] datamemory.v(12) " "Inferred latch for \"readData\[13\]\" at datamemory.v(12)" {  } { { "datamemory.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/datamemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502542651817 "|processor|datamemory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[14\] datamemory.v(12) " "Inferred latch for \"readData\[14\]\" at datamemory.v(12)" {  } { { "datamemory.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/datamemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502542651817 "|processor|datamemory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[15\] datamemory.v(12) " "Inferred latch for \"readData\[15\]\" at datamemory.v(12)" {  } { { "datamemory.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/datamemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502542651817 "|processor|datamemory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[16\] datamemory.v(12) " "Inferred latch for \"readData\[16\]\" at datamemory.v(12)" {  } { { "datamemory.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/datamemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502542651817 "|processor|datamemory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[17\] datamemory.v(12) " "Inferred latch for \"readData\[17\]\" at datamemory.v(12)" {  } { { "datamemory.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/datamemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502542651817 "|processor|datamemory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[18\] datamemory.v(12) " "Inferred latch for \"readData\[18\]\" at datamemory.v(12)" {  } { { "datamemory.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/datamemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502542651817 "|processor|datamemory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[19\] datamemory.v(12) " "Inferred latch for \"readData\[19\]\" at datamemory.v(12)" {  } { { "datamemory.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/datamemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502542651818 "|processor|datamemory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[20\] datamemory.v(12) " "Inferred latch for \"readData\[20\]\" at datamemory.v(12)" {  } { { "datamemory.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/datamemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502542651818 "|processor|datamemory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[21\] datamemory.v(12) " "Inferred latch for \"readData\[21\]\" at datamemory.v(12)" {  } { { "datamemory.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/datamemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502542651818 "|processor|datamemory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[22\] datamemory.v(12) " "Inferred latch for \"readData\[22\]\" at datamemory.v(12)" {  } { { "datamemory.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/datamemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502542651818 "|processor|datamemory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[23\] datamemory.v(12) " "Inferred latch for \"readData\[23\]\" at datamemory.v(12)" {  } { { "datamemory.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/datamemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502542651818 "|processor|datamemory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[24\] datamemory.v(12) " "Inferred latch for \"readData\[24\]\" at datamemory.v(12)" {  } { { "datamemory.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/datamemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502542651818 "|processor|datamemory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[25\] datamemory.v(12) " "Inferred latch for \"readData\[25\]\" at datamemory.v(12)" {  } { { "datamemory.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/datamemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502542651818 "|processor|datamemory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[26\] datamemory.v(12) " "Inferred latch for \"readData\[26\]\" at datamemory.v(12)" {  } { { "datamemory.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/datamemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502542651818 "|processor|datamemory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[27\] datamemory.v(12) " "Inferred latch for \"readData\[27\]\" at datamemory.v(12)" {  } { { "datamemory.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/datamemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502542651818 "|processor|datamemory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[28\] datamemory.v(12) " "Inferred latch for \"readData\[28\]\" at datamemory.v(12)" {  } { { "datamemory.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/datamemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502542651818 "|processor|datamemory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[29\] datamemory.v(12) " "Inferred latch for \"readData\[29\]\" at datamemory.v(12)" {  } { { "datamemory.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/datamemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502542651818 "|processor|datamemory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[30\] datamemory.v(12) " "Inferred latch for \"readData\[30\]\" at datamemory.v(12)" {  } { { "datamemory.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/datamemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502542651818 "|processor|datamemory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[31\] datamemory.v(12) " "Inferred latch for \"readData\[31\]\" at datamemory.v(12)" {  } { { "datamemory.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/datamemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502542651818 "|processor|datamemory:datamem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexorMemtoReg multiplexorMemtoReg:dataMemMux " "Elaborating entity \"multiplexorMemtoReg\" for hierarchy \"multiplexorMemtoReg:dataMemMux\"" {  } { { "processor.v" "dataMemMux" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/processor.v" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502542651830 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "arithmeticlogicunit:branchAlu\|OUT\[0\] " "LATCH primitive \"arithmeticlogicunit:branchAlu\|OUT\[0\]\" is permanently enabled" {  } { { "arithmeticlogicunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/arithmeticlogicunit.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1502542652207 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "arithmeticlogicunit:branchAlu\|OUT\[1\] " "LATCH primitive \"arithmeticlogicunit:branchAlu\|OUT\[1\]\" is permanently enabled" {  } { { "arithmeticlogicunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/arithmeticlogicunit.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1502542652207 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "arithmeticlogicunit:branchAlu\|OUT\[2\] " "LATCH primitive \"arithmeticlogicunit:branchAlu\|OUT\[2\]\" is permanently enabled" {  } { { "arithmeticlogicunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/arithmeticlogicunit.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1502542652207 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "arithmeticlogicunit:branchAlu\|OUT\[3\] " "LATCH primitive \"arithmeticlogicunit:branchAlu\|OUT\[3\]\" is permanently enabled" {  } { { "arithmeticlogicunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/arithmeticlogicunit.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1502542652207 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "arithmeticlogicunit:branchAlu\|OUT\[4\] " "LATCH primitive \"arithmeticlogicunit:branchAlu\|OUT\[4\]\" is permanently enabled" {  } { { "arithmeticlogicunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/arithmeticlogicunit.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1502542652207 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "arithmeticlogicunit:branchAlu\|OUT\[5\] " "LATCH primitive \"arithmeticlogicunit:branchAlu\|OUT\[5\]\" is permanently enabled" {  } { { "arithmeticlogicunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/arithmeticlogicunit.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1502542652208 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "arithmeticlogicunit:branchAlu\|OUT\[6\] " "LATCH primitive \"arithmeticlogicunit:branchAlu\|OUT\[6\]\" is permanently enabled" {  } { { "arithmeticlogicunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/arithmeticlogicunit.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1502542652208 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "arithmeticlogicunit:branchAlu\|OUT\[7\] " "LATCH primitive \"arithmeticlogicunit:branchAlu\|OUT\[7\]\" is permanently enabled" {  } { { "arithmeticlogicunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/arithmeticlogicunit.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1502542652208 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "arithmeticlogicunit:branchAlu\|OUT\[8\] " "LATCH primitive \"arithmeticlogicunit:branchAlu\|OUT\[8\]\" is permanently enabled" {  } { { "arithmeticlogicunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/arithmeticlogicunit.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1502542652208 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "arithmeticlogicunit:branchAlu\|OUT\[9\] " "LATCH primitive \"arithmeticlogicunit:branchAlu\|OUT\[9\]\" is permanently enabled" {  } { { "arithmeticlogicunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/arithmeticlogicunit.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1502542652208 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "arithmeticlogicunit:branchAlu\|OUT\[10\] " "LATCH primitive \"arithmeticlogicunit:branchAlu\|OUT\[10\]\" is permanently enabled" {  } { { "arithmeticlogicunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/arithmeticlogicunit.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1502542652208 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "arithmeticlogicunit:branchAlu\|OUT\[11\] " "LATCH primitive \"arithmeticlogicunit:branchAlu\|OUT\[11\]\" is permanently enabled" {  } { { "arithmeticlogicunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/arithmeticlogicunit.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1502542652208 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "arithmeticlogicunit:branchAlu\|OUT\[12\] " "LATCH primitive \"arithmeticlogicunit:branchAlu\|OUT\[12\]\" is permanently enabled" {  } { { "arithmeticlogicunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/arithmeticlogicunit.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1502542652208 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "arithmeticlogicunit:branchAlu\|OUT\[13\] " "LATCH primitive \"arithmeticlogicunit:branchAlu\|OUT\[13\]\" is permanently enabled" {  } { { "arithmeticlogicunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/arithmeticlogicunit.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1502542652208 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "arithmeticlogicunit:branchAlu\|OUT\[14\] " "LATCH primitive \"arithmeticlogicunit:branchAlu\|OUT\[14\]\" is permanently enabled" {  } { { "arithmeticlogicunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/arithmeticlogicunit.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1502542652208 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "arithmeticlogicunit:branchAlu\|OUT\[15\] " "LATCH primitive \"arithmeticlogicunit:branchAlu\|OUT\[15\]\" is permanently enabled" {  } { { "arithmeticlogicunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/arithmeticlogicunit.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1502542652209 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "arithmeticlogicunit:branchAlu\|OUT\[16\] " "LATCH primitive \"arithmeticlogicunit:branchAlu\|OUT\[16\]\" is permanently enabled" {  } { { "arithmeticlogicunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/arithmeticlogicunit.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1502542652209 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "arithmeticlogicunit:branchAlu\|OUT\[17\] " "LATCH primitive \"arithmeticlogicunit:branchAlu\|OUT\[17\]\" is permanently enabled" {  } { { "arithmeticlogicunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/arithmeticlogicunit.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1502542652209 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "arithmeticlogicunit:branchAlu\|OUT\[18\] " "LATCH primitive \"arithmeticlogicunit:branchAlu\|OUT\[18\]\" is permanently enabled" {  } { { "arithmeticlogicunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/arithmeticlogicunit.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1502542652209 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "arithmeticlogicunit:branchAlu\|OUT\[19\] " "LATCH primitive \"arithmeticlogicunit:branchAlu\|OUT\[19\]\" is permanently enabled" {  } { { "arithmeticlogicunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/arithmeticlogicunit.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1502542652209 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "arithmeticlogicunit:branchAlu\|OUT\[20\] " "LATCH primitive \"arithmeticlogicunit:branchAlu\|OUT\[20\]\" is permanently enabled" {  } { { "arithmeticlogicunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/arithmeticlogicunit.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1502542652209 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "arithmeticlogicunit:branchAlu\|OUT\[21\] " "LATCH primitive \"arithmeticlogicunit:branchAlu\|OUT\[21\]\" is permanently enabled" {  } { { "arithmeticlogicunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/arithmeticlogicunit.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1502542652209 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "arithmeticlogicunit:branchAlu\|OUT\[22\] " "LATCH primitive \"arithmeticlogicunit:branchAlu\|OUT\[22\]\" is permanently enabled" {  } { { "arithmeticlogicunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/arithmeticlogicunit.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1502542652209 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "arithmeticlogicunit:branchAlu\|OUT\[23\] " "LATCH primitive \"arithmeticlogicunit:branchAlu\|OUT\[23\]\" is permanently enabled" {  } { { "arithmeticlogicunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/arithmeticlogicunit.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1502542652209 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "arithmeticlogicunit:branchAlu\|OUT\[24\] " "LATCH primitive \"arithmeticlogicunit:branchAlu\|OUT\[24\]\" is permanently enabled" {  } { { "arithmeticlogicunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/arithmeticlogicunit.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1502542652209 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "arithmeticlogicunit:branchAlu\|OUT\[25\] " "LATCH primitive \"arithmeticlogicunit:branchAlu\|OUT\[25\]\" is permanently enabled" {  } { { "arithmeticlogicunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/arithmeticlogicunit.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1502542652210 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "arithmeticlogicunit:branchAlu\|OUT\[26\] " "LATCH primitive \"arithmeticlogicunit:branchAlu\|OUT\[26\]\" is permanently enabled" {  } { { "arithmeticlogicunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/arithmeticlogicunit.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1502542652210 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "arithmeticlogicunit:branchAlu\|OUT\[27\] " "LATCH primitive \"arithmeticlogicunit:branchAlu\|OUT\[27\]\" is permanently enabled" {  } { { "arithmeticlogicunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/arithmeticlogicunit.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1502542652210 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "arithmeticlogicunit:branchAlu\|OUT\[28\] " "LATCH primitive \"arithmeticlogicunit:branchAlu\|OUT\[28\]\" is permanently enabled" {  } { { "arithmeticlogicunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/arithmeticlogicunit.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1502542652210 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "arithmeticlogicunit:branchAlu\|OUT\[29\] " "LATCH primitive \"arithmeticlogicunit:branchAlu\|OUT\[29\]\" is permanently enabled" {  } { { "arithmeticlogicunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/arithmeticlogicunit.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1502542652210 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "arithmeticlogicunit:branchAlu\|OUT\[30\] " "LATCH primitive \"arithmeticlogicunit:branchAlu\|OUT\[30\]\" is permanently enabled" {  } { { "arithmeticlogicunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/arithmeticlogicunit.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1502542652210 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "arithmeticlogicunit:branchAlu\|OUT\[31\] " "LATCH primitive \"arithmeticlogicunit:branchAlu\|OUT\[31\]\" is permanently enabled" {  } { { "arithmeticlogicunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/arithmeticlogicunit.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1502542652210 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "arithmeticlogicunit:aluPCPlus4\|OUT\[0\] " "LATCH primitive \"arithmeticlogicunit:aluPCPlus4\|OUT\[0\]\" is permanently enabled" {  } { { "arithmeticlogicunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/arithmeticlogicunit.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1502542652210 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "arithmeticlogicunit:aluPCPlus4\|OUT\[1\] " "LATCH primitive \"arithmeticlogicunit:aluPCPlus4\|OUT\[1\]\" is permanently enabled" {  } { { "arithmeticlogicunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/arithmeticlogicunit.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1502542652210 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "arithmeticlogicunit:aluPCPlus4\|OUT\[2\] " "LATCH primitive \"arithmeticlogicunit:aluPCPlus4\|OUT\[2\]\" is permanently enabled" {  } { { "arithmeticlogicunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/arithmeticlogicunit.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1502542652210 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "arithmeticlogicunit:aluPCPlus4\|OUT\[3\] " "LATCH primitive \"arithmeticlogicunit:aluPCPlus4\|OUT\[3\]\" is permanently enabled" {  } { { "arithmeticlogicunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/arithmeticlogicunit.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1502542652210 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "arithmeticlogicunit:aluPCPlus4\|OUT\[4\] " "LATCH primitive \"arithmeticlogicunit:aluPCPlus4\|OUT\[4\]\" is permanently enabled" {  } { { "arithmeticlogicunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/arithmeticlogicunit.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1502542652210 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "arithmeticlogicunit:aluPCPlus4\|OUT\[5\] " "LATCH primitive \"arithmeticlogicunit:aluPCPlus4\|OUT\[5\]\" is permanently enabled" {  } { { "arithmeticlogicunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/arithmeticlogicunit.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1502542652210 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "arithmeticlogicunit:aluPCPlus4\|OUT\[6\] " "LATCH primitive \"arithmeticlogicunit:aluPCPlus4\|OUT\[6\]\" is permanently enabled" {  } { { "arithmeticlogicunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/arithmeticlogicunit.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1502542652211 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "arithmeticlogicunit:aluPCPlus4\|OUT\[7\] " "LATCH primitive \"arithmeticlogicunit:aluPCPlus4\|OUT\[7\]\" is permanently enabled" {  } { { "arithmeticlogicunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/arithmeticlogicunit.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1502542652211 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "arithmeticlogicunit:aluPCPlus4\|OUT\[8\] " "LATCH primitive \"arithmeticlogicunit:aluPCPlus4\|OUT\[8\]\" is permanently enabled" {  } { { "arithmeticlogicunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/arithmeticlogicunit.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1502542652211 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "arithmeticlogicunit:aluPCPlus4\|OUT\[9\] " "LATCH primitive \"arithmeticlogicunit:aluPCPlus4\|OUT\[9\]\" is permanently enabled" {  } { { "arithmeticlogicunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/arithmeticlogicunit.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1502542652211 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "arithmeticlogicunit:aluPCPlus4\|OUT\[10\] " "LATCH primitive \"arithmeticlogicunit:aluPCPlus4\|OUT\[10\]\" is permanently enabled" {  } { { "arithmeticlogicunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/arithmeticlogicunit.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1502542652211 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "arithmeticlogicunit:aluPCPlus4\|OUT\[11\] " "LATCH primitive \"arithmeticlogicunit:aluPCPlus4\|OUT\[11\]\" is permanently enabled" {  } { { "arithmeticlogicunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/arithmeticlogicunit.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1502542652211 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "arithmeticlogicunit:aluPCPlus4\|OUT\[12\] " "LATCH primitive \"arithmeticlogicunit:aluPCPlus4\|OUT\[12\]\" is permanently enabled" {  } { { "arithmeticlogicunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/arithmeticlogicunit.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1502542652211 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "arithmeticlogicunit:aluPCPlus4\|OUT\[13\] " "LATCH primitive \"arithmeticlogicunit:aluPCPlus4\|OUT\[13\]\" is permanently enabled" {  } { { "arithmeticlogicunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/arithmeticlogicunit.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1502542652211 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "arithmeticlogicunit:aluPCPlus4\|OUT\[14\] " "LATCH primitive \"arithmeticlogicunit:aluPCPlus4\|OUT\[14\]\" is permanently enabled" {  } { { "arithmeticlogicunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/arithmeticlogicunit.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1502542652211 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "arithmeticlogicunit:aluPCPlus4\|OUT\[15\] " "LATCH primitive \"arithmeticlogicunit:aluPCPlus4\|OUT\[15\]\" is permanently enabled" {  } { { "arithmeticlogicunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/arithmeticlogicunit.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1502542652211 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "arithmeticlogicunit:aluPCPlus4\|OUT\[16\] " "LATCH primitive \"arithmeticlogicunit:aluPCPlus4\|OUT\[16\]\" is permanently enabled" {  } { { "arithmeticlogicunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/arithmeticlogicunit.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1502542652211 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "arithmeticlogicunit:aluPCPlus4\|OUT\[17\] " "LATCH primitive \"arithmeticlogicunit:aluPCPlus4\|OUT\[17\]\" is permanently enabled" {  } { { "arithmeticlogicunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/arithmeticlogicunit.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1502542652212 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "arithmeticlogicunit:aluPCPlus4\|OUT\[18\] " "LATCH primitive \"arithmeticlogicunit:aluPCPlus4\|OUT\[18\]\" is permanently enabled" {  } { { "arithmeticlogicunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/arithmeticlogicunit.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1502542652212 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "arithmeticlogicunit:aluPCPlus4\|OUT\[19\] " "LATCH primitive \"arithmeticlogicunit:aluPCPlus4\|OUT\[19\]\" is permanently enabled" {  } { { "arithmeticlogicunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/arithmeticlogicunit.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1502542652212 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "arithmeticlogicunit:aluPCPlus4\|OUT\[20\] " "LATCH primitive \"arithmeticlogicunit:aluPCPlus4\|OUT\[20\]\" is permanently enabled" {  } { { "arithmeticlogicunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/arithmeticlogicunit.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1502542652212 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "arithmeticlogicunit:aluPCPlus4\|OUT\[21\] " "LATCH primitive \"arithmeticlogicunit:aluPCPlus4\|OUT\[21\]\" is permanently enabled" {  } { { "arithmeticlogicunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/arithmeticlogicunit.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1502542652212 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "arithmeticlogicunit:aluPCPlus4\|OUT\[22\] " "LATCH primitive \"arithmeticlogicunit:aluPCPlus4\|OUT\[22\]\" is permanently enabled" {  } { { "arithmeticlogicunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/arithmeticlogicunit.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1502542652213 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "arithmeticlogicunit:aluPCPlus4\|OUT\[23\] " "LATCH primitive \"arithmeticlogicunit:aluPCPlus4\|OUT\[23\]\" is permanently enabled" {  } { { "arithmeticlogicunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/arithmeticlogicunit.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1502542652213 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "arithmeticlogicunit:aluPCPlus4\|OUT\[24\] " "LATCH primitive \"arithmeticlogicunit:aluPCPlus4\|OUT\[24\]\" is permanently enabled" {  } { { "arithmeticlogicunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/arithmeticlogicunit.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1502542652213 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "arithmeticlogicunit:aluPCPlus4\|OUT\[25\] " "LATCH primitive \"arithmeticlogicunit:aluPCPlus4\|OUT\[25\]\" is permanently enabled" {  } { { "arithmeticlogicunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/arithmeticlogicunit.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1502542652213 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "arithmeticlogicunit:aluPCPlus4\|OUT\[26\] " "LATCH primitive \"arithmeticlogicunit:aluPCPlus4\|OUT\[26\]\" is permanently enabled" {  } { { "arithmeticlogicunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/arithmeticlogicunit.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1502542652213 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "arithmeticlogicunit:aluPCPlus4\|OUT\[27\] " "LATCH primitive \"arithmeticlogicunit:aluPCPlus4\|OUT\[27\]\" is permanently enabled" {  } { { "arithmeticlogicunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/arithmeticlogicunit.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1502542652213 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "arithmeticlogicunit:aluPCPlus4\|OUT\[28\] " "LATCH primitive \"arithmeticlogicunit:aluPCPlus4\|OUT\[28\]\" is permanently enabled" {  } { { "arithmeticlogicunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/arithmeticlogicunit.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1502542652213 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "arithmeticlogicunit:aluPCPlus4\|OUT\[29\] " "LATCH primitive \"arithmeticlogicunit:aluPCPlus4\|OUT\[29\]\" is permanently enabled" {  } { { "arithmeticlogicunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/arithmeticlogicunit.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1502542652214 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "arithmeticlogicunit:aluPCPlus4\|OUT\[30\] " "LATCH primitive \"arithmeticlogicunit:aluPCPlus4\|OUT\[30\]\" is permanently enabled" {  } { { "arithmeticlogicunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/arithmeticlogicunit.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1502542652214 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "arithmeticlogicunit:aluPCPlus4\|OUT\[31\] " "LATCH primitive \"arithmeticlogicunit:aluPCPlus4\|OUT\[31\]\" is permanently enabled" {  } { { "arithmeticlogicunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/arithmeticlogicunit.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1502542652214 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/db/processor.ram0_registerfile_e17e90b4.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/db/processor.ram0_registerfile_e17e90b4.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1502542653146 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/db/processor.ram0_registerfile_e17e90b4.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/db/processor.ram0_registerfile_e17e90b4.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1502542653147 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/db/processor.ram0_registerfile_e17e90b4.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/db/processor.ram0_registerfile_e17e90b4.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1502542653148 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/db/processor.ram0_instructionmemory_56655cf4.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/db/processor.ram0_instructionmemory_56655cf4.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1502542653151 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "registerfile:regfile\|registers " "RAM logic \"registerfile:regfile\|registers\" is uninferred because MIF is not supported for the selected family" {  } { { "registerfile.v" "registers" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/registerfile.v" 13 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1502542653212 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "instructionmemory:insmem\|memory " "RAM logic \"instructionmemory:insmem\|memory\" is uninferred because MIF is not supported for the selected family" {  } { { "instructionmemory.v" "memory" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/instructionmemory.v" 6 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1502542653212 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "datamemory:datamem\|memory " "RAM logic \"datamemory:datamem\|memory\" is uninferred due to asynchronous read logic" {  } { { "datamemory.v" "memory" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/datamemory.v" 10 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1502542653212 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1502542653212 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/db/processor.ram0_instructionmemory_56655cf4.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/db/processor.ram0_instructionmemory_56655cf4.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1502542653215 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/db/processor.ram0_registerfile_e17e90b4.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/db/processor.ram0_registerfile_e17e90b4.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1502542653598 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1502542655038 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "maincontrolunit:controlUnit\|ALUOp0 maincontrolunit:controlUnit\|branch " "Duplicate LATCH primitive \"maincontrolunit:controlUnit\|ALUOp0\" merged with LATCH primitive \"maincontrolunit:controlUnit\|branch\"" {  } { { "maincontrolunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/maincontrolunit.v" 12 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1502542655186 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "maincontrolunit:controlUnit\|memRead maincontrolunit:controlUnit\|memtoReg " "Duplicate LATCH primitive \"maincontrolunit:controlUnit\|memRead\" merged with LATCH primitive \"maincontrolunit:controlUnit\|memtoReg\"" {  } { { "maincontrolunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/maincontrolunit.v" 7 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1502542655186 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "maincontrolunit:controlUnit\|ALUOp1 maincontrolunit:controlUnit\|regDst " "Duplicate LATCH primitive \"maincontrolunit:controlUnit\|ALUOp1\" merged with LATCH primitive \"maincontrolunit:controlUnit\|regDst\"" {  } { { "maincontrolunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/maincontrolunit.v" 10 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1502542655186 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1502542655186 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displaysIn\[0\]\[0\] " "Latch displaysIn\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw5 " "Ports D and ENA on the latch are fed by the same signal sw5" {  } { { "processor.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/processor.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1502542655194 ""}  } { { "processor.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/processor.v" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1502542655194 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displaysIn\[0\]\[1\] " "Latch displaysIn\[0\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw5 " "Ports D and ENA on the latch are fed by the same signal sw5" {  } { { "processor.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/processor.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1502542655194 ""}  } { { "processor.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/processor.v" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1502542655194 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displaysIn\[0\]\[2\] " "Latch displaysIn\[0\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw8 " "Ports D and ENA on the latch are fed by the same signal sw8" {  } { { "processor.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/processor.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1502542655195 ""}  } { { "processor.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/processor.v" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1502542655195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displaysIn\[0\]\[3\] " "Latch displaysIn\[0\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw8 " "Ports D and ENA on the latch are fed by the same signal sw8" {  } { { "processor.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/processor.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1502542655195 ""}  } { { "processor.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/processor.v" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1502542655195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displaysIn\[1\]\[0\] " "Latch displaysIn\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw8 " "Ports D and ENA on the latch are fed by the same signal sw8" {  } { { "processor.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/processor.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1502542655195 ""}  } { { "processor.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/processor.v" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1502542655195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displaysIn\[1\]\[1\] " "Latch displaysIn\[1\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw8 " "Ports D and ENA on the latch are fed by the same signal sw8" {  } { { "processor.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/processor.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1502542655195 ""}  } { { "processor.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/processor.v" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1502542655195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displaysIn\[1\]\[2\] " "Latch displaysIn\[1\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw8 " "Ports D and ENA on the latch are fed by the same signal sw8" {  } { { "processor.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/processor.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1502542655195 ""}  } { { "processor.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/processor.v" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1502542655195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displaysIn\[1\]\[3\] " "Latch displaysIn\[1\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw8 " "Ports D and ENA on the latch are fed by the same signal sw8" {  } { { "processor.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/processor.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1502542655195 ""}  } { { "processor.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/processor.v" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1502542655195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displaysIn\[2\]\[0\] " "Latch displaysIn\[2\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw8 " "Ports D and ENA on the latch are fed by the same signal sw8" {  } { { "processor.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/processor.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1502542655195 ""}  } { { "processor.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/processor.v" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1502542655195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displaysIn\[2\]\[1\] " "Latch displaysIn\[2\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw8 " "Ports D and ENA on the latch are fed by the same signal sw8" {  } { { "processor.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/processor.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1502542655195 ""}  } { { "processor.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/processor.v" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1502542655195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displaysIn\[2\]\[2\] " "Latch displaysIn\[2\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw8 " "Ports D and ENA on the latch are fed by the same signal sw8" {  } { { "processor.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/processor.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1502542655196 ""}  } { { "processor.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/processor.v" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1502542655196 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displaysIn\[2\]\[3\] " "Latch displaysIn\[2\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw8 " "Ports D and ENA on the latch are fed by the same signal sw8" {  } { { "processor.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/processor.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1502542655196 ""}  } { { "processor.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/processor.v" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1502542655196 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displaysIn\[3\]\[0\] " "Latch displaysIn\[3\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw8 " "Ports D and ENA on the latch are fed by the same signal sw8" {  } { { "processor.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/processor.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1502542655196 ""}  } { { "processor.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/processor.v" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1502542655196 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displaysIn\[3\]\[1\] " "Latch displaysIn\[3\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw8 " "Ports D and ENA on the latch are fed by the same signal sw8" {  } { { "processor.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/processor.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1502542655196 ""}  } { { "processor.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/processor.v" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1502542655196 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displaysIn\[3\]\[2\] " "Latch displaysIn\[3\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw8 " "Ports D and ENA on the latch are fed by the same signal sw8" {  } { { "processor.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/processor.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1502542655196 ""}  } { { "processor.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/processor.v" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1502542655196 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displaysIn\[3\]\[3\] " "Latch displaysIn\[3\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw8 " "Ports D and ENA on the latch are fed by the same signal sw8" {  } { { "processor.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/processor.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1502542655196 ""}  } { { "processor.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/processor.v" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1502542655196 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displaysIn\[4\]\[0\] " "Latch displaysIn\[4\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw8 " "Ports D and ENA on the latch are fed by the same signal sw8" {  } { { "processor.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/processor.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1502542655196 ""}  } { { "processor.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/processor.v" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1502542655196 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displaysIn\[4\]\[1\] " "Latch displaysIn\[4\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw8 " "Ports D and ENA on the latch are fed by the same signal sw8" {  } { { "processor.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/processor.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1502542655197 ""}  } { { "processor.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/processor.v" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1502542655197 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displaysIn\[4\]\[2\] " "Latch displaysIn\[4\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw8 " "Ports D and ENA on the latch are fed by the same signal sw8" {  } { { "processor.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/processor.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1502542655197 ""}  } { { "processor.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/processor.v" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1502542655197 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displaysIn\[4\]\[3\] " "Latch displaysIn\[4\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw8 " "Ports D and ENA on the latch are fed by the same signal sw8" {  } { { "processor.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/processor.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1502542655197 ""}  } { { "processor.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/processor.v" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1502542655197 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displaysIn\[5\]\[0\] " "Latch displaysIn\[5\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw8 " "Ports D and ENA on the latch are fed by the same signal sw8" {  } { { "processor.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/processor.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1502542655197 ""}  } { { "processor.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/processor.v" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1502542655197 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displaysIn\[5\]\[1\] " "Latch displaysIn\[5\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw8 " "Ports D and ENA on the latch are fed by the same signal sw8" {  } { { "processor.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/processor.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1502542655197 ""}  } { { "processor.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/processor.v" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1502542655197 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displaysIn\[5\]\[2\] " "Latch displaysIn\[5\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw8 " "Ports D and ENA on the latch are fed by the same signal sw8" {  } { { "processor.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/processor.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1502542655197 ""}  } { { "processor.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/processor.v" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1502542655197 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displaysIn\[5\]\[3\] " "Latch displaysIn\[5\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw8 " "Ports D and ENA on the latch are fed by the same signal sw8" {  } { { "processor.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/processor.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1502542655197 ""}  } { { "processor.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/processor.v" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1502542655197 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "arithmeticlogicunit:mainAlu\|OUT\[0\] " "Latch arithmeticlogicunit:mainAlu\|OUT\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control:aluControl\|aluCtrlOut\[0\] " "Ports D and ENA on the latch are fed by the same signal alu_control:aluControl\|aluCtrlOut\[0\]" {  } { { "alu_control.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/alu_control.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1502542655197 ""}  } { { "arithmeticlogicunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/arithmeticlogicunit.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1502542655197 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "maincontrolunit:controlUnit\|ALUSrc " "Latch maincontrolunit:controlUnit\|ALUSrc has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA programcounter:pc\|out\[2\] " "Ports D and ENA on the latch are fed by the same signal programcounter:pc\|out\[2\]" {  } { { "programcounter.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/programcounter.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1502542655197 ""}  } { { "maincontrolunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/maincontrolunit.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1502542655197 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "arithmeticlogicunit:mainAlu\|OUT\[1\] " "Latch arithmeticlogicunit:mainAlu\|OUT\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control:aluControl\|aluCtrlOut\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_control:aluControl\|aluCtrlOut\[1\]" {  } { { "alu_control.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/alu_control.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1502542655198 ""}  } { { "arithmeticlogicunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/arithmeticlogicunit.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1502542655198 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "arithmeticlogicunit:mainAlu\|OUT\[2\] " "Latch arithmeticlogicunit:mainAlu\|OUT\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control:aluControl\|aluCtrlOut\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_control:aluControl\|aluCtrlOut\[1\]" {  } { { "alu_control.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/alu_control.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1502542655198 ""}  } { { "arithmeticlogicunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/arithmeticlogicunit.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1502542655198 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "maincontrolunit:controlUnit\|branch " "Latch maincontrolunit:controlUnit\|branch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA programcounter:pc\|out\[2\] " "Ports D and ENA on the latch are fed by the same signal programcounter:pc\|out\[2\]" {  } { { "programcounter.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/programcounter.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1502542655198 ""}  } { { "maincontrolunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/maincontrolunit.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1502542655198 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "arithmeticlogicunit:mainAlu\|OUT\[3\] " "Latch arithmeticlogicunit:mainAlu\|OUT\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control:aluControl\|aluCtrlOut\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_control:aluControl\|aluCtrlOut\[1\]" {  } { { "alu_control.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/alu_control.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1502542655198 ""}  } { { "arithmeticlogicunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/arithmeticlogicunit.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1502542655198 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "arithmeticlogicunit:mainAlu\|OUT\[4\] " "Latch arithmeticlogicunit:mainAlu\|OUT\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control:aluControl\|aluCtrlOut\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_control:aluControl\|aluCtrlOut\[1\]" {  } { { "alu_control.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/alu_control.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1502542655198 ""}  } { { "arithmeticlogicunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/arithmeticlogicunit.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1502542655198 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "arithmeticlogicunit:mainAlu\|OUT\[5\] " "Latch arithmeticlogicunit:mainAlu\|OUT\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control:aluControl\|aluCtrlOut\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_control:aluControl\|aluCtrlOut\[1\]" {  } { { "alu_control.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/alu_control.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1502542655198 ""}  } { { "arithmeticlogicunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/arithmeticlogicunit.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1502542655198 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "arithmeticlogicunit:mainAlu\|OUT\[6\] " "Latch arithmeticlogicunit:mainAlu\|OUT\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control:aluControl\|aluCtrlOut\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_control:aluControl\|aluCtrlOut\[1\]" {  } { { "alu_control.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/alu_control.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1502542655198 ""}  } { { "arithmeticlogicunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/arithmeticlogicunit.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1502542655198 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "arithmeticlogicunit:mainAlu\|OUT\[7\] " "Latch arithmeticlogicunit:mainAlu\|OUT\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control:aluControl\|aluCtrlOut\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_control:aluControl\|aluCtrlOut\[1\]" {  } { { "alu_control.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/alu_control.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1502542655199 ""}  } { { "arithmeticlogicunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/arithmeticlogicunit.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1502542655199 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "arithmeticlogicunit:mainAlu\|OUT\[8\] " "Latch arithmeticlogicunit:mainAlu\|OUT\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control:aluControl\|aluCtrlOut\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_control:aluControl\|aluCtrlOut\[1\]" {  } { { "alu_control.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/alu_control.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1502542655199 ""}  } { { "arithmeticlogicunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/arithmeticlogicunit.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1502542655199 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "arithmeticlogicunit:mainAlu\|OUT\[9\] " "Latch arithmeticlogicunit:mainAlu\|OUT\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control:aluControl\|aluCtrlOut\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_control:aluControl\|aluCtrlOut\[1\]" {  } { { "alu_control.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/alu_control.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1502542655199 ""}  } { { "arithmeticlogicunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/arithmeticlogicunit.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1502542655199 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "arithmeticlogicunit:mainAlu\|OUT\[10\] " "Latch arithmeticlogicunit:mainAlu\|OUT\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control:aluControl\|aluCtrlOut\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_control:aluControl\|aluCtrlOut\[1\]" {  } { { "alu_control.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/alu_control.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1502542655199 ""}  } { { "arithmeticlogicunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/arithmeticlogicunit.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1502542655199 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "arithmeticlogicunit:mainAlu\|OUT\[11\] " "Latch arithmeticlogicunit:mainAlu\|OUT\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control:aluControl\|aluCtrlOut\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_control:aluControl\|aluCtrlOut\[1\]" {  } { { "alu_control.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/alu_control.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1502542655199 ""}  } { { "arithmeticlogicunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/arithmeticlogicunit.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1502542655199 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "arithmeticlogicunit:mainAlu\|OUT\[12\] " "Latch arithmeticlogicunit:mainAlu\|OUT\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control:aluControl\|aluCtrlOut\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_control:aluControl\|aluCtrlOut\[1\]" {  } { { "alu_control.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/alu_control.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1502542655199 ""}  } { { "arithmeticlogicunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/arithmeticlogicunit.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1502542655199 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "arithmeticlogicunit:mainAlu\|OUT\[13\] " "Latch arithmeticlogicunit:mainAlu\|OUT\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control:aluControl\|aluCtrlOut\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_control:aluControl\|aluCtrlOut\[1\]" {  } { { "alu_control.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/alu_control.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1502542655199 ""}  } { { "arithmeticlogicunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/arithmeticlogicunit.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1502542655199 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "arithmeticlogicunit:mainAlu\|OUT\[14\] " "Latch arithmeticlogicunit:mainAlu\|OUT\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control:aluControl\|aluCtrlOut\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_control:aluControl\|aluCtrlOut\[1\]" {  } { { "alu_control.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/alu_control.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1502542655199 ""}  } { { "arithmeticlogicunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/arithmeticlogicunit.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1502542655199 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "arithmeticlogicunit:mainAlu\|OUT\[15\] " "Latch arithmeticlogicunit:mainAlu\|OUT\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control:aluControl\|aluCtrlOut\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_control:aluControl\|aluCtrlOut\[1\]" {  } { { "alu_control.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/alu_control.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1502542655200 ""}  } { { "arithmeticlogicunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/arithmeticlogicunit.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1502542655200 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "arithmeticlogicunit:mainAlu\|OUT\[16\] " "Latch arithmeticlogicunit:mainAlu\|OUT\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control:aluControl\|aluCtrlOut\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_control:aluControl\|aluCtrlOut\[1\]" {  } { { "alu_control.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/alu_control.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1502542655200 ""}  } { { "arithmeticlogicunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/arithmeticlogicunit.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1502542655200 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "arithmeticlogicunit:mainAlu\|OUT\[17\] " "Latch arithmeticlogicunit:mainAlu\|OUT\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control:aluControl\|aluCtrlOut\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_control:aluControl\|aluCtrlOut\[1\]" {  } { { "alu_control.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/alu_control.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1502542655200 ""}  } { { "arithmeticlogicunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/arithmeticlogicunit.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1502542655200 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "arithmeticlogicunit:mainAlu\|OUT\[18\] " "Latch arithmeticlogicunit:mainAlu\|OUT\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control:aluControl\|aluCtrlOut\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_control:aluControl\|aluCtrlOut\[1\]" {  } { { "alu_control.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/alu_control.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1502542655200 ""}  } { { "arithmeticlogicunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/arithmeticlogicunit.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1502542655200 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "arithmeticlogicunit:mainAlu\|OUT\[19\] " "Latch arithmeticlogicunit:mainAlu\|OUT\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control:aluControl\|aluCtrlOut\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_control:aluControl\|aluCtrlOut\[1\]" {  } { { "alu_control.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/alu_control.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1502542655200 ""}  } { { "arithmeticlogicunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/arithmeticlogicunit.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1502542655200 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "arithmeticlogicunit:mainAlu\|OUT\[20\] " "Latch arithmeticlogicunit:mainAlu\|OUT\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control:aluControl\|aluCtrlOut\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_control:aluControl\|aluCtrlOut\[1\]" {  } { { "alu_control.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/alu_control.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1502542655200 ""}  } { { "arithmeticlogicunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/arithmeticlogicunit.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1502542655200 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "arithmeticlogicunit:mainAlu\|OUT\[21\] " "Latch arithmeticlogicunit:mainAlu\|OUT\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control:aluControl\|aluCtrlOut\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_control:aluControl\|aluCtrlOut\[1\]" {  } { { "alu_control.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/alu_control.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1502542655200 ""}  } { { "arithmeticlogicunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/arithmeticlogicunit.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1502542655200 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "arithmeticlogicunit:mainAlu\|OUT\[22\] " "Latch arithmeticlogicunit:mainAlu\|OUT\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control:aluControl\|aluCtrlOut\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_control:aluControl\|aluCtrlOut\[1\]" {  } { { "alu_control.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/alu_control.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1502542655200 ""}  } { { "arithmeticlogicunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/arithmeticlogicunit.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1502542655200 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "arithmeticlogicunit:mainAlu\|OUT\[23\] " "Latch arithmeticlogicunit:mainAlu\|OUT\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control:aluControl\|aluCtrlOut\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_control:aluControl\|aluCtrlOut\[1\]" {  } { { "alu_control.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/alu_control.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1502542655201 ""}  } { { "arithmeticlogicunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/arithmeticlogicunit.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1502542655201 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "arithmeticlogicunit:mainAlu\|OUT\[24\] " "Latch arithmeticlogicunit:mainAlu\|OUT\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control:aluControl\|aluCtrlOut\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_control:aluControl\|aluCtrlOut\[1\]" {  } { { "alu_control.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/alu_control.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1502542655201 ""}  } { { "arithmeticlogicunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/arithmeticlogicunit.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1502542655201 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "arithmeticlogicunit:mainAlu\|OUT\[25\] " "Latch arithmeticlogicunit:mainAlu\|OUT\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control:aluControl\|aluCtrlOut\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_control:aluControl\|aluCtrlOut\[1\]" {  } { { "alu_control.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/alu_control.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1502542655201 ""}  } { { "arithmeticlogicunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/arithmeticlogicunit.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1502542655201 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "arithmeticlogicunit:mainAlu\|OUT\[26\] " "Latch arithmeticlogicunit:mainAlu\|OUT\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control:aluControl\|aluCtrlOut\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_control:aluControl\|aluCtrlOut\[1\]" {  } { { "alu_control.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/alu_control.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1502542655201 ""}  } { { "arithmeticlogicunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/arithmeticlogicunit.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1502542655201 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "arithmeticlogicunit:mainAlu\|OUT\[27\] " "Latch arithmeticlogicunit:mainAlu\|OUT\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control:aluControl\|aluCtrlOut\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_control:aluControl\|aluCtrlOut\[1\]" {  } { { "alu_control.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/alu_control.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1502542655201 ""}  } { { "arithmeticlogicunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/arithmeticlogicunit.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1502542655201 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "arithmeticlogicunit:mainAlu\|OUT\[28\] " "Latch arithmeticlogicunit:mainAlu\|OUT\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control:aluControl\|aluCtrlOut\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_control:aluControl\|aluCtrlOut\[1\]" {  } { { "alu_control.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/alu_control.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1502542655201 ""}  } { { "arithmeticlogicunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/arithmeticlogicunit.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1502542655201 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "arithmeticlogicunit:mainAlu\|OUT\[29\] " "Latch arithmeticlogicunit:mainAlu\|OUT\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control:aluControl\|aluCtrlOut\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_control:aluControl\|aluCtrlOut\[1\]" {  } { { "alu_control.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/alu_control.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1502542655201 ""}  } { { "arithmeticlogicunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/arithmeticlogicunit.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1502542655201 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "arithmeticlogicunit:mainAlu\|OUT\[30\] " "Latch arithmeticlogicunit:mainAlu\|OUT\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control:aluControl\|aluCtrlOut\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_control:aluControl\|aluCtrlOut\[1\]" {  } { { "alu_control.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/alu_control.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1502542655201 ""}  } { { "arithmeticlogicunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/arithmeticlogicunit.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1502542655201 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "arithmeticlogicunit:mainAlu\|OUT\[31\] " "Latch arithmeticlogicunit:mainAlu\|OUT\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control:aluControl\|aluCtrlOut\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_control:aluControl\|aluCtrlOut\[1\]" {  } { { "alu_control.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/alu_control.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1502542655202 ""}  } { { "arithmeticlogicunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/arithmeticlogicunit.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1502542655202 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_control:aluControl\|aluCtrlOut\[0\] " "Latch alu_control:aluControl\|aluCtrlOut\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA maincontrolunit:controlUnit\|regDst " "Ports D and ENA on the latch are fed by the same signal maincontrolunit:controlUnit\|regDst" {  } { { "maincontrolunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/maincontrolunit.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1502542655202 ""}  } { { "alu_control.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/alu_control.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1502542655202 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_control:aluControl\|aluCtrlOut\[2\] " "Latch alu_control:aluControl\|aluCtrlOut\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA maincontrolunit:controlUnit\|branch " "Ports D and ENA on the latch are fed by the same signal maincontrolunit:controlUnit\|branch" {  } { { "maincontrolunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/maincontrolunit.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1502542655202 ""}  } { { "alu_control.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/alu_control.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1502542655202 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_control:aluControl\|aluCtrlOut\[1\] " "Latch alu_control:aluControl\|aluCtrlOut\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA maincontrolunit:controlUnit\|regDst " "Ports D and ENA on the latch are fed by the same signal maincontrolunit:controlUnit\|regDst" {  } { { "maincontrolunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/maincontrolunit.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1502542655203 ""}  } { { "alu_control.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/alu_control.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1502542655203 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "maincontrolunit:controlUnit\|memtoReg " "Latch maincontrolunit:controlUnit\|memtoReg has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA programcounter:pc\|out\[2\] " "Ports D and ENA on the latch are fed by the same signal programcounter:pc\|out\[2\]" {  } { { "programcounter.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/programcounter.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1502542655203 ""}  } { { "maincontrolunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/maincontrolunit.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1502542655203 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "maincontrolunit:controlUnit\|regWrite " "Latch maincontrolunit:controlUnit\|regWrite has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA programcounter:pc\|out\[2\] " "Ports D and ENA on the latch are fed by the same signal programcounter:pc\|out\[2\]" {  } { { "programcounter.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/programcounter.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1502542655203 ""}  } { { "maincontrolunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/maincontrolunit.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1502542655203 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "maincontrolunit:controlUnit\|regDst " "Latch maincontrolunit:controlUnit\|regDst has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA programcounter:pc\|out\[3\] " "Ports D and ENA on the latch are fed by the same signal programcounter:pc\|out\[3\]" {  } { { "programcounter.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/programcounter.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1502542655203 ""}  } { { "maincontrolunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/maincontrolunit.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1502542655203 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "maincontrolunit:controlUnit\|memWrite " "Latch maincontrolunit:controlUnit\|memWrite has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA programcounter:pc\|out\[2\] " "Ports D and ENA on the latch are fed by the same signal programcounter:pc\|out\[2\]" {  } { { "programcounter.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/programcounter.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1502542655205 ""}  } { { "maincontrolunit.v" "" { Text "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/maincontrolunit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1502542655205 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1502542657166 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "16 " "16 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1502542664609 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/output_files/processor.map.smsg " "Generated suppressed messages file D:/Cloud_Storage/Google Drive/Faculdade/Semestre 4/OC II/OC2_MIPS_Processador_Pipeline/output_files/processor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1502542665255 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1502542666182 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502542666182 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6320 " "Implemented 6320 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1502542667614 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1502542667614 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6257 " "Implemented 6257 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1502542667614 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1502542667614 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 232 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 232 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "712 " "Peak virtual memory: 712 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1502542667659 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 12 09:57:47 2017 " "Processing ended: Sat Aug 12 09:57:47 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1502542667659 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1502542667659 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:53 " "Total CPU time (on all processors): 00:00:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1502542667659 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1502542667659 ""}
