
123.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002428  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000070  080024e8  080024e8  000124e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002558  08002558  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08002558  08002558  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002558  08002558  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002558  08002558  00012558  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800255c  0800255c  0001255c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08002560  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000ac  2000000c  0800256c  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000b8  0800256c  000200b8  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00004a72  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001344  00000000  00000000  00024aa6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000004f8  00000000  00000000  00025df0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000450  00000000  00000000  000262e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000e69a  00000000  00000000  00026738  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000065ef  00000000  00000000  00034dd2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0005647b  00000000  00000000  0003b3c1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0009183c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001120  00000000  00000000  0009188c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080024d0 	.word	0x080024d0

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	080024d0 	.word	0x080024d0

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <__aeabi_cfrcmple>:
 8000220:	4684      	mov	ip, r0
 8000222:	0008      	movs	r0, r1
 8000224:	4661      	mov	r1, ip
 8000226:	e7ff      	b.n	8000228 <__aeabi_cfcmpeq>

08000228 <__aeabi_cfcmpeq>:
 8000228:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800022a:	f000 f89f 	bl	800036c <__lesf2>
 800022e:	2800      	cmp	r0, #0
 8000230:	d401      	bmi.n	8000236 <__aeabi_cfcmpeq+0xe>
 8000232:	2100      	movs	r1, #0
 8000234:	42c8      	cmn	r0, r1
 8000236:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000238 <__aeabi_fcmpeq>:
 8000238:	b510      	push	{r4, lr}
 800023a:	f000 f82b 	bl	8000294 <__eqsf2>
 800023e:	4240      	negs	r0, r0
 8000240:	3001      	adds	r0, #1
 8000242:	bd10      	pop	{r4, pc}

08000244 <__aeabi_fcmplt>:
 8000244:	b510      	push	{r4, lr}
 8000246:	f000 f891 	bl	800036c <__lesf2>
 800024a:	2800      	cmp	r0, #0
 800024c:	db01      	blt.n	8000252 <__aeabi_fcmplt+0xe>
 800024e:	2000      	movs	r0, #0
 8000250:	bd10      	pop	{r4, pc}
 8000252:	2001      	movs	r0, #1
 8000254:	bd10      	pop	{r4, pc}
 8000256:	46c0      	nop			; (mov r8, r8)

08000258 <__aeabi_fcmple>:
 8000258:	b510      	push	{r4, lr}
 800025a:	f000 f887 	bl	800036c <__lesf2>
 800025e:	2800      	cmp	r0, #0
 8000260:	dd01      	ble.n	8000266 <__aeabi_fcmple+0xe>
 8000262:	2000      	movs	r0, #0
 8000264:	bd10      	pop	{r4, pc}
 8000266:	2001      	movs	r0, #1
 8000268:	bd10      	pop	{r4, pc}
 800026a:	46c0      	nop			; (mov r8, r8)

0800026c <__aeabi_fcmpgt>:
 800026c:	b510      	push	{r4, lr}
 800026e:	f000 f837 	bl	80002e0 <__gesf2>
 8000272:	2800      	cmp	r0, #0
 8000274:	dc01      	bgt.n	800027a <__aeabi_fcmpgt+0xe>
 8000276:	2000      	movs	r0, #0
 8000278:	bd10      	pop	{r4, pc}
 800027a:	2001      	movs	r0, #1
 800027c:	bd10      	pop	{r4, pc}
 800027e:	46c0      	nop			; (mov r8, r8)

08000280 <__aeabi_fcmpge>:
 8000280:	b510      	push	{r4, lr}
 8000282:	f000 f82d 	bl	80002e0 <__gesf2>
 8000286:	2800      	cmp	r0, #0
 8000288:	da01      	bge.n	800028e <__aeabi_fcmpge+0xe>
 800028a:	2000      	movs	r0, #0
 800028c:	bd10      	pop	{r4, pc}
 800028e:	2001      	movs	r0, #1
 8000290:	bd10      	pop	{r4, pc}
 8000292:	46c0      	nop			; (mov r8, r8)

08000294 <__eqsf2>:
 8000294:	b570      	push	{r4, r5, r6, lr}
 8000296:	0042      	lsls	r2, r0, #1
 8000298:	0245      	lsls	r5, r0, #9
 800029a:	024e      	lsls	r6, r1, #9
 800029c:	004c      	lsls	r4, r1, #1
 800029e:	0fc3      	lsrs	r3, r0, #31
 80002a0:	0a6d      	lsrs	r5, r5, #9
 80002a2:	2001      	movs	r0, #1
 80002a4:	0e12      	lsrs	r2, r2, #24
 80002a6:	0a76      	lsrs	r6, r6, #9
 80002a8:	0e24      	lsrs	r4, r4, #24
 80002aa:	0fc9      	lsrs	r1, r1, #31
 80002ac:	2aff      	cmp	r2, #255	; 0xff
 80002ae:	d006      	beq.n	80002be <__eqsf2+0x2a>
 80002b0:	2cff      	cmp	r4, #255	; 0xff
 80002b2:	d003      	beq.n	80002bc <__eqsf2+0x28>
 80002b4:	42a2      	cmp	r2, r4
 80002b6:	d101      	bne.n	80002bc <__eqsf2+0x28>
 80002b8:	42b5      	cmp	r5, r6
 80002ba:	d006      	beq.n	80002ca <__eqsf2+0x36>
 80002bc:	bd70      	pop	{r4, r5, r6, pc}
 80002be:	2d00      	cmp	r5, #0
 80002c0:	d1fc      	bne.n	80002bc <__eqsf2+0x28>
 80002c2:	2cff      	cmp	r4, #255	; 0xff
 80002c4:	d1fa      	bne.n	80002bc <__eqsf2+0x28>
 80002c6:	2e00      	cmp	r6, #0
 80002c8:	d1f8      	bne.n	80002bc <__eqsf2+0x28>
 80002ca:	428b      	cmp	r3, r1
 80002cc:	d006      	beq.n	80002dc <__eqsf2+0x48>
 80002ce:	2001      	movs	r0, #1
 80002d0:	2a00      	cmp	r2, #0
 80002d2:	d1f3      	bne.n	80002bc <__eqsf2+0x28>
 80002d4:	0028      	movs	r0, r5
 80002d6:	1e43      	subs	r3, r0, #1
 80002d8:	4198      	sbcs	r0, r3
 80002da:	e7ef      	b.n	80002bc <__eqsf2+0x28>
 80002dc:	2000      	movs	r0, #0
 80002de:	e7ed      	b.n	80002bc <__eqsf2+0x28>

080002e0 <__gesf2>:
 80002e0:	b570      	push	{r4, r5, r6, lr}
 80002e2:	0042      	lsls	r2, r0, #1
 80002e4:	0245      	lsls	r5, r0, #9
 80002e6:	024e      	lsls	r6, r1, #9
 80002e8:	004c      	lsls	r4, r1, #1
 80002ea:	0fc3      	lsrs	r3, r0, #31
 80002ec:	0a6d      	lsrs	r5, r5, #9
 80002ee:	0e12      	lsrs	r2, r2, #24
 80002f0:	0a76      	lsrs	r6, r6, #9
 80002f2:	0e24      	lsrs	r4, r4, #24
 80002f4:	0fc8      	lsrs	r0, r1, #31
 80002f6:	2aff      	cmp	r2, #255	; 0xff
 80002f8:	d01b      	beq.n	8000332 <__gesf2+0x52>
 80002fa:	2cff      	cmp	r4, #255	; 0xff
 80002fc:	d00e      	beq.n	800031c <__gesf2+0x3c>
 80002fe:	2a00      	cmp	r2, #0
 8000300:	d11b      	bne.n	800033a <__gesf2+0x5a>
 8000302:	2c00      	cmp	r4, #0
 8000304:	d101      	bne.n	800030a <__gesf2+0x2a>
 8000306:	2e00      	cmp	r6, #0
 8000308:	d01c      	beq.n	8000344 <__gesf2+0x64>
 800030a:	2d00      	cmp	r5, #0
 800030c:	d00c      	beq.n	8000328 <__gesf2+0x48>
 800030e:	4283      	cmp	r3, r0
 8000310:	d01c      	beq.n	800034c <__gesf2+0x6c>
 8000312:	2102      	movs	r1, #2
 8000314:	1e58      	subs	r0, r3, #1
 8000316:	4008      	ands	r0, r1
 8000318:	3801      	subs	r0, #1
 800031a:	bd70      	pop	{r4, r5, r6, pc}
 800031c:	2e00      	cmp	r6, #0
 800031e:	d122      	bne.n	8000366 <__gesf2+0x86>
 8000320:	2a00      	cmp	r2, #0
 8000322:	d1f4      	bne.n	800030e <__gesf2+0x2e>
 8000324:	2d00      	cmp	r5, #0
 8000326:	d1f2      	bne.n	800030e <__gesf2+0x2e>
 8000328:	2800      	cmp	r0, #0
 800032a:	d1f6      	bne.n	800031a <__gesf2+0x3a>
 800032c:	2001      	movs	r0, #1
 800032e:	4240      	negs	r0, r0
 8000330:	e7f3      	b.n	800031a <__gesf2+0x3a>
 8000332:	2d00      	cmp	r5, #0
 8000334:	d117      	bne.n	8000366 <__gesf2+0x86>
 8000336:	2cff      	cmp	r4, #255	; 0xff
 8000338:	d0f0      	beq.n	800031c <__gesf2+0x3c>
 800033a:	2c00      	cmp	r4, #0
 800033c:	d1e7      	bne.n	800030e <__gesf2+0x2e>
 800033e:	2e00      	cmp	r6, #0
 8000340:	d1e5      	bne.n	800030e <__gesf2+0x2e>
 8000342:	e7e6      	b.n	8000312 <__gesf2+0x32>
 8000344:	2000      	movs	r0, #0
 8000346:	2d00      	cmp	r5, #0
 8000348:	d0e7      	beq.n	800031a <__gesf2+0x3a>
 800034a:	e7e2      	b.n	8000312 <__gesf2+0x32>
 800034c:	42a2      	cmp	r2, r4
 800034e:	dc05      	bgt.n	800035c <__gesf2+0x7c>
 8000350:	dbea      	blt.n	8000328 <__gesf2+0x48>
 8000352:	42b5      	cmp	r5, r6
 8000354:	d802      	bhi.n	800035c <__gesf2+0x7c>
 8000356:	d3e7      	bcc.n	8000328 <__gesf2+0x48>
 8000358:	2000      	movs	r0, #0
 800035a:	e7de      	b.n	800031a <__gesf2+0x3a>
 800035c:	4243      	negs	r3, r0
 800035e:	4158      	adcs	r0, r3
 8000360:	0040      	lsls	r0, r0, #1
 8000362:	3801      	subs	r0, #1
 8000364:	e7d9      	b.n	800031a <__gesf2+0x3a>
 8000366:	2002      	movs	r0, #2
 8000368:	4240      	negs	r0, r0
 800036a:	e7d6      	b.n	800031a <__gesf2+0x3a>

0800036c <__lesf2>:
 800036c:	b570      	push	{r4, r5, r6, lr}
 800036e:	0042      	lsls	r2, r0, #1
 8000370:	0245      	lsls	r5, r0, #9
 8000372:	024e      	lsls	r6, r1, #9
 8000374:	004c      	lsls	r4, r1, #1
 8000376:	0fc3      	lsrs	r3, r0, #31
 8000378:	0a6d      	lsrs	r5, r5, #9
 800037a:	0e12      	lsrs	r2, r2, #24
 800037c:	0a76      	lsrs	r6, r6, #9
 800037e:	0e24      	lsrs	r4, r4, #24
 8000380:	0fc8      	lsrs	r0, r1, #31
 8000382:	2aff      	cmp	r2, #255	; 0xff
 8000384:	d00b      	beq.n	800039e <__lesf2+0x32>
 8000386:	2cff      	cmp	r4, #255	; 0xff
 8000388:	d00d      	beq.n	80003a6 <__lesf2+0x3a>
 800038a:	2a00      	cmp	r2, #0
 800038c:	d11f      	bne.n	80003ce <__lesf2+0x62>
 800038e:	2c00      	cmp	r4, #0
 8000390:	d116      	bne.n	80003c0 <__lesf2+0x54>
 8000392:	2e00      	cmp	r6, #0
 8000394:	d114      	bne.n	80003c0 <__lesf2+0x54>
 8000396:	2000      	movs	r0, #0
 8000398:	2d00      	cmp	r5, #0
 800039a:	d010      	beq.n	80003be <__lesf2+0x52>
 800039c:	e009      	b.n	80003b2 <__lesf2+0x46>
 800039e:	2d00      	cmp	r5, #0
 80003a0:	d10c      	bne.n	80003bc <__lesf2+0x50>
 80003a2:	2cff      	cmp	r4, #255	; 0xff
 80003a4:	d113      	bne.n	80003ce <__lesf2+0x62>
 80003a6:	2e00      	cmp	r6, #0
 80003a8:	d108      	bne.n	80003bc <__lesf2+0x50>
 80003aa:	2a00      	cmp	r2, #0
 80003ac:	d008      	beq.n	80003c0 <__lesf2+0x54>
 80003ae:	4283      	cmp	r3, r0
 80003b0:	d012      	beq.n	80003d8 <__lesf2+0x6c>
 80003b2:	2102      	movs	r1, #2
 80003b4:	1e58      	subs	r0, r3, #1
 80003b6:	4008      	ands	r0, r1
 80003b8:	3801      	subs	r0, #1
 80003ba:	e000      	b.n	80003be <__lesf2+0x52>
 80003bc:	2002      	movs	r0, #2
 80003be:	bd70      	pop	{r4, r5, r6, pc}
 80003c0:	2d00      	cmp	r5, #0
 80003c2:	d1f4      	bne.n	80003ae <__lesf2+0x42>
 80003c4:	2800      	cmp	r0, #0
 80003c6:	d1fa      	bne.n	80003be <__lesf2+0x52>
 80003c8:	2001      	movs	r0, #1
 80003ca:	4240      	negs	r0, r0
 80003cc:	e7f7      	b.n	80003be <__lesf2+0x52>
 80003ce:	2c00      	cmp	r4, #0
 80003d0:	d1ed      	bne.n	80003ae <__lesf2+0x42>
 80003d2:	2e00      	cmp	r6, #0
 80003d4:	d1eb      	bne.n	80003ae <__lesf2+0x42>
 80003d6:	e7ec      	b.n	80003b2 <__lesf2+0x46>
 80003d8:	42a2      	cmp	r2, r4
 80003da:	dc05      	bgt.n	80003e8 <__lesf2+0x7c>
 80003dc:	dbf2      	blt.n	80003c4 <__lesf2+0x58>
 80003de:	42b5      	cmp	r5, r6
 80003e0:	d802      	bhi.n	80003e8 <__lesf2+0x7c>
 80003e2:	d3ef      	bcc.n	80003c4 <__lesf2+0x58>
 80003e4:	2000      	movs	r0, #0
 80003e6:	e7ea      	b.n	80003be <__lesf2+0x52>
 80003e8:	4243      	negs	r3, r0
 80003ea:	4158      	adcs	r0, r3
 80003ec:	0040      	lsls	r0, r0, #1
 80003ee:	3801      	subs	r0, #1
 80003f0:	e7e5      	b.n	80003be <__lesf2+0x52>
 80003f2:	46c0      	nop			; (mov r8, r8)

080003f4 <__aeabi_ddiv>:
 80003f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80003f6:	4657      	mov	r7, sl
 80003f8:	464e      	mov	r6, r9
 80003fa:	4645      	mov	r5, r8
 80003fc:	46de      	mov	lr, fp
 80003fe:	b5e0      	push	{r5, r6, r7, lr}
 8000400:	4681      	mov	r9, r0
 8000402:	0005      	movs	r5, r0
 8000404:	030c      	lsls	r4, r1, #12
 8000406:	0048      	lsls	r0, r1, #1
 8000408:	4692      	mov	sl, r2
 800040a:	001f      	movs	r7, r3
 800040c:	b085      	sub	sp, #20
 800040e:	0b24      	lsrs	r4, r4, #12
 8000410:	0d40      	lsrs	r0, r0, #21
 8000412:	0fce      	lsrs	r6, r1, #31
 8000414:	2800      	cmp	r0, #0
 8000416:	d100      	bne.n	800041a <__aeabi_ddiv+0x26>
 8000418:	e156      	b.n	80006c8 <__aeabi_ddiv+0x2d4>
 800041a:	4bd4      	ldr	r3, [pc, #848]	; (800076c <__aeabi_ddiv+0x378>)
 800041c:	4298      	cmp	r0, r3
 800041e:	d100      	bne.n	8000422 <__aeabi_ddiv+0x2e>
 8000420:	e172      	b.n	8000708 <__aeabi_ddiv+0x314>
 8000422:	0f6b      	lsrs	r3, r5, #29
 8000424:	00e4      	lsls	r4, r4, #3
 8000426:	431c      	orrs	r4, r3
 8000428:	2380      	movs	r3, #128	; 0x80
 800042a:	041b      	lsls	r3, r3, #16
 800042c:	4323      	orrs	r3, r4
 800042e:	4698      	mov	r8, r3
 8000430:	4bcf      	ldr	r3, [pc, #828]	; (8000770 <__aeabi_ddiv+0x37c>)
 8000432:	00ed      	lsls	r5, r5, #3
 8000434:	469b      	mov	fp, r3
 8000436:	2300      	movs	r3, #0
 8000438:	4699      	mov	r9, r3
 800043a:	4483      	add	fp, r0
 800043c:	9300      	str	r3, [sp, #0]
 800043e:	033c      	lsls	r4, r7, #12
 8000440:	007b      	lsls	r3, r7, #1
 8000442:	4650      	mov	r0, sl
 8000444:	0b24      	lsrs	r4, r4, #12
 8000446:	0d5b      	lsrs	r3, r3, #21
 8000448:	0fff      	lsrs	r7, r7, #31
 800044a:	2b00      	cmp	r3, #0
 800044c:	d100      	bne.n	8000450 <__aeabi_ddiv+0x5c>
 800044e:	e11f      	b.n	8000690 <__aeabi_ddiv+0x29c>
 8000450:	4ac6      	ldr	r2, [pc, #792]	; (800076c <__aeabi_ddiv+0x378>)
 8000452:	4293      	cmp	r3, r2
 8000454:	d100      	bne.n	8000458 <__aeabi_ddiv+0x64>
 8000456:	e162      	b.n	800071e <__aeabi_ddiv+0x32a>
 8000458:	49c5      	ldr	r1, [pc, #788]	; (8000770 <__aeabi_ddiv+0x37c>)
 800045a:	0f42      	lsrs	r2, r0, #29
 800045c:	468c      	mov	ip, r1
 800045e:	00e4      	lsls	r4, r4, #3
 8000460:	4659      	mov	r1, fp
 8000462:	4314      	orrs	r4, r2
 8000464:	2280      	movs	r2, #128	; 0x80
 8000466:	4463      	add	r3, ip
 8000468:	0412      	lsls	r2, r2, #16
 800046a:	1acb      	subs	r3, r1, r3
 800046c:	4314      	orrs	r4, r2
 800046e:	469b      	mov	fp, r3
 8000470:	00c2      	lsls	r2, r0, #3
 8000472:	2000      	movs	r0, #0
 8000474:	0033      	movs	r3, r6
 8000476:	407b      	eors	r3, r7
 8000478:	469a      	mov	sl, r3
 800047a:	464b      	mov	r3, r9
 800047c:	2b0f      	cmp	r3, #15
 800047e:	d827      	bhi.n	80004d0 <__aeabi_ddiv+0xdc>
 8000480:	49bc      	ldr	r1, [pc, #752]	; (8000774 <__aeabi_ddiv+0x380>)
 8000482:	009b      	lsls	r3, r3, #2
 8000484:	58cb      	ldr	r3, [r1, r3]
 8000486:	469f      	mov	pc, r3
 8000488:	46b2      	mov	sl, r6
 800048a:	9b00      	ldr	r3, [sp, #0]
 800048c:	2b02      	cmp	r3, #2
 800048e:	d016      	beq.n	80004be <__aeabi_ddiv+0xca>
 8000490:	2b03      	cmp	r3, #3
 8000492:	d100      	bne.n	8000496 <__aeabi_ddiv+0xa2>
 8000494:	e28e      	b.n	80009b4 <__aeabi_ddiv+0x5c0>
 8000496:	2b01      	cmp	r3, #1
 8000498:	d000      	beq.n	800049c <__aeabi_ddiv+0xa8>
 800049a:	e0d9      	b.n	8000650 <__aeabi_ddiv+0x25c>
 800049c:	2300      	movs	r3, #0
 800049e:	2400      	movs	r4, #0
 80004a0:	2500      	movs	r5, #0
 80004a2:	4652      	mov	r2, sl
 80004a4:	051b      	lsls	r3, r3, #20
 80004a6:	4323      	orrs	r3, r4
 80004a8:	07d2      	lsls	r2, r2, #31
 80004aa:	4313      	orrs	r3, r2
 80004ac:	0028      	movs	r0, r5
 80004ae:	0019      	movs	r1, r3
 80004b0:	b005      	add	sp, #20
 80004b2:	bcf0      	pop	{r4, r5, r6, r7}
 80004b4:	46bb      	mov	fp, r7
 80004b6:	46b2      	mov	sl, r6
 80004b8:	46a9      	mov	r9, r5
 80004ba:	46a0      	mov	r8, r4
 80004bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80004be:	2400      	movs	r4, #0
 80004c0:	2500      	movs	r5, #0
 80004c2:	4baa      	ldr	r3, [pc, #680]	; (800076c <__aeabi_ddiv+0x378>)
 80004c4:	e7ed      	b.n	80004a2 <__aeabi_ddiv+0xae>
 80004c6:	46ba      	mov	sl, r7
 80004c8:	46a0      	mov	r8, r4
 80004ca:	0015      	movs	r5, r2
 80004cc:	9000      	str	r0, [sp, #0]
 80004ce:	e7dc      	b.n	800048a <__aeabi_ddiv+0x96>
 80004d0:	4544      	cmp	r4, r8
 80004d2:	d200      	bcs.n	80004d6 <__aeabi_ddiv+0xe2>
 80004d4:	e1c7      	b.n	8000866 <__aeabi_ddiv+0x472>
 80004d6:	d100      	bne.n	80004da <__aeabi_ddiv+0xe6>
 80004d8:	e1c2      	b.n	8000860 <__aeabi_ddiv+0x46c>
 80004da:	2301      	movs	r3, #1
 80004dc:	425b      	negs	r3, r3
 80004de:	469c      	mov	ip, r3
 80004e0:	002e      	movs	r6, r5
 80004e2:	4640      	mov	r0, r8
 80004e4:	2500      	movs	r5, #0
 80004e6:	44e3      	add	fp, ip
 80004e8:	0223      	lsls	r3, r4, #8
 80004ea:	0e14      	lsrs	r4, r2, #24
 80004ec:	431c      	orrs	r4, r3
 80004ee:	0c1b      	lsrs	r3, r3, #16
 80004f0:	4699      	mov	r9, r3
 80004f2:	0423      	lsls	r3, r4, #16
 80004f4:	0c1f      	lsrs	r7, r3, #16
 80004f6:	0212      	lsls	r2, r2, #8
 80004f8:	4649      	mov	r1, r9
 80004fa:	9200      	str	r2, [sp, #0]
 80004fc:	9701      	str	r7, [sp, #4]
 80004fe:	f7ff fe89 	bl	8000214 <__aeabi_uidivmod>
 8000502:	0002      	movs	r2, r0
 8000504:	437a      	muls	r2, r7
 8000506:	040b      	lsls	r3, r1, #16
 8000508:	0c31      	lsrs	r1, r6, #16
 800050a:	4680      	mov	r8, r0
 800050c:	4319      	orrs	r1, r3
 800050e:	428a      	cmp	r2, r1
 8000510:	d907      	bls.n	8000522 <__aeabi_ddiv+0x12e>
 8000512:	2301      	movs	r3, #1
 8000514:	425b      	negs	r3, r3
 8000516:	469c      	mov	ip, r3
 8000518:	1909      	adds	r1, r1, r4
 800051a:	44e0      	add	r8, ip
 800051c:	428c      	cmp	r4, r1
 800051e:	d800      	bhi.n	8000522 <__aeabi_ddiv+0x12e>
 8000520:	e207      	b.n	8000932 <__aeabi_ddiv+0x53e>
 8000522:	1a88      	subs	r0, r1, r2
 8000524:	4649      	mov	r1, r9
 8000526:	f7ff fe75 	bl	8000214 <__aeabi_uidivmod>
 800052a:	0409      	lsls	r1, r1, #16
 800052c:	468c      	mov	ip, r1
 800052e:	0431      	lsls	r1, r6, #16
 8000530:	4666      	mov	r6, ip
 8000532:	9a01      	ldr	r2, [sp, #4]
 8000534:	0c09      	lsrs	r1, r1, #16
 8000536:	4342      	muls	r2, r0
 8000538:	0003      	movs	r3, r0
 800053a:	4331      	orrs	r1, r6
 800053c:	428a      	cmp	r2, r1
 800053e:	d904      	bls.n	800054a <__aeabi_ddiv+0x156>
 8000540:	1909      	adds	r1, r1, r4
 8000542:	3b01      	subs	r3, #1
 8000544:	428c      	cmp	r4, r1
 8000546:	d800      	bhi.n	800054a <__aeabi_ddiv+0x156>
 8000548:	e1ed      	b.n	8000926 <__aeabi_ddiv+0x532>
 800054a:	1a88      	subs	r0, r1, r2
 800054c:	4642      	mov	r2, r8
 800054e:	0412      	lsls	r2, r2, #16
 8000550:	431a      	orrs	r2, r3
 8000552:	4690      	mov	r8, r2
 8000554:	4641      	mov	r1, r8
 8000556:	9b00      	ldr	r3, [sp, #0]
 8000558:	040e      	lsls	r6, r1, #16
 800055a:	0c1b      	lsrs	r3, r3, #16
 800055c:	001f      	movs	r7, r3
 800055e:	9302      	str	r3, [sp, #8]
 8000560:	9b00      	ldr	r3, [sp, #0]
 8000562:	0c36      	lsrs	r6, r6, #16
 8000564:	041b      	lsls	r3, r3, #16
 8000566:	0c19      	lsrs	r1, r3, #16
 8000568:	000b      	movs	r3, r1
 800056a:	4373      	muls	r3, r6
 800056c:	0c12      	lsrs	r2, r2, #16
 800056e:	437e      	muls	r6, r7
 8000570:	9103      	str	r1, [sp, #12]
 8000572:	4351      	muls	r1, r2
 8000574:	437a      	muls	r2, r7
 8000576:	0c1f      	lsrs	r7, r3, #16
 8000578:	46bc      	mov	ip, r7
 800057a:	1876      	adds	r6, r6, r1
 800057c:	4466      	add	r6, ip
 800057e:	42b1      	cmp	r1, r6
 8000580:	d903      	bls.n	800058a <__aeabi_ddiv+0x196>
 8000582:	2180      	movs	r1, #128	; 0x80
 8000584:	0249      	lsls	r1, r1, #9
 8000586:	468c      	mov	ip, r1
 8000588:	4462      	add	r2, ip
 800058a:	0c31      	lsrs	r1, r6, #16
 800058c:	188a      	adds	r2, r1, r2
 800058e:	0431      	lsls	r1, r6, #16
 8000590:	041e      	lsls	r6, r3, #16
 8000592:	0c36      	lsrs	r6, r6, #16
 8000594:	198e      	adds	r6, r1, r6
 8000596:	4290      	cmp	r0, r2
 8000598:	d302      	bcc.n	80005a0 <__aeabi_ddiv+0x1ac>
 800059a:	d112      	bne.n	80005c2 <__aeabi_ddiv+0x1ce>
 800059c:	42b5      	cmp	r5, r6
 800059e:	d210      	bcs.n	80005c2 <__aeabi_ddiv+0x1ce>
 80005a0:	4643      	mov	r3, r8
 80005a2:	1e59      	subs	r1, r3, #1
 80005a4:	9b00      	ldr	r3, [sp, #0]
 80005a6:	469c      	mov	ip, r3
 80005a8:	4465      	add	r5, ip
 80005aa:	001f      	movs	r7, r3
 80005ac:	429d      	cmp	r5, r3
 80005ae:	419b      	sbcs	r3, r3
 80005b0:	425b      	negs	r3, r3
 80005b2:	191b      	adds	r3, r3, r4
 80005b4:	18c0      	adds	r0, r0, r3
 80005b6:	4284      	cmp	r4, r0
 80005b8:	d200      	bcs.n	80005bc <__aeabi_ddiv+0x1c8>
 80005ba:	e1a0      	b.n	80008fe <__aeabi_ddiv+0x50a>
 80005bc:	d100      	bne.n	80005c0 <__aeabi_ddiv+0x1cc>
 80005be:	e19b      	b.n	80008f8 <__aeabi_ddiv+0x504>
 80005c0:	4688      	mov	r8, r1
 80005c2:	1bae      	subs	r6, r5, r6
 80005c4:	42b5      	cmp	r5, r6
 80005c6:	41ad      	sbcs	r5, r5
 80005c8:	1a80      	subs	r0, r0, r2
 80005ca:	426d      	negs	r5, r5
 80005cc:	1b40      	subs	r0, r0, r5
 80005ce:	4284      	cmp	r4, r0
 80005d0:	d100      	bne.n	80005d4 <__aeabi_ddiv+0x1e0>
 80005d2:	e1d5      	b.n	8000980 <__aeabi_ddiv+0x58c>
 80005d4:	4649      	mov	r1, r9
 80005d6:	f7ff fe1d 	bl	8000214 <__aeabi_uidivmod>
 80005da:	9a01      	ldr	r2, [sp, #4]
 80005dc:	040b      	lsls	r3, r1, #16
 80005de:	4342      	muls	r2, r0
 80005e0:	0c31      	lsrs	r1, r6, #16
 80005e2:	0005      	movs	r5, r0
 80005e4:	4319      	orrs	r1, r3
 80005e6:	428a      	cmp	r2, r1
 80005e8:	d900      	bls.n	80005ec <__aeabi_ddiv+0x1f8>
 80005ea:	e16c      	b.n	80008c6 <__aeabi_ddiv+0x4d2>
 80005ec:	1a88      	subs	r0, r1, r2
 80005ee:	4649      	mov	r1, r9
 80005f0:	f7ff fe10 	bl	8000214 <__aeabi_uidivmod>
 80005f4:	9a01      	ldr	r2, [sp, #4]
 80005f6:	0436      	lsls	r6, r6, #16
 80005f8:	4342      	muls	r2, r0
 80005fa:	0409      	lsls	r1, r1, #16
 80005fc:	0c36      	lsrs	r6, r6, #16
 80005fe:	0003      	movs	r3, r0
 8000600:	430e      	orrs	r6, r1
 8000602:	42b2      	cmp	r2, r6
 8000604:	d900      	bls.n	8000608 <__aeabi_ddiv+0x214>
 8000606:	e153      	b.n	80008b0 <__aeabi_ddiv+0x4bc>
 8000608:	9803      	ldr	r0, [sp, #12]
 800060a:	1ab6      	subs	r6, r6, r2
 800060c:	0002      	movs	r2, r0
 800060e:	042d      	lsls	r5, r5, #16
 8000610:	431d      	orrs	r5, r3
 8000612:	9f02      	ldr	r7, [sp, #8]
 8000614:	042b      	lsls	r3, r5, #16
 8000616:	0c1b      	lsrs	r3, r3, #16
 8000618:	435a      	muls	r2, r3
 800061a:	437b      	muls	r3, r7
 800061c:	469c      	mov	ip, r3
 800061e:	0c29      	lsrs	r1, r5, #16
 8000620:	4348      	muls	r0, r1
 8000622:	0c13      	lsrs	r3, r2, #16
 8000624:	4484      	add	ip, r0
 8000626:	4463      	add	r3, ip
 8000628:	4379      	muls	r1, r7
 800062a:	4298      	cmp	r0, r3
 800062c:	d903      	bls.n	8000636 <__aeabi_ddiv+0x242>
 800062e:	2080      	movs	r0, #128	; 0x80
 8000630:	0240      	lsls	r0, r0, #9
 8000632:	4684      	mov	ip, r0
 8000634:	4461      	add	r1, ip
 8000636:	0c18      	lsrs	r0, r3, #16
 8000638:	0412      	lsls	r2, r2, #16
 800063a:	041b      	lsls	r3, r3, #16
 800063c:	0c12      	lsrs	r2, r2, #16
 800063e:	1841      	adds	r1, r0, r1
 8000640:	189b      	adds	r3, r3, r2
 8000642:	428e      	cmp	r6, r1
 8000644:	d200      	bcs.n	8000648 <__aeabi_ddiv+0x254>
 8000646:	e0ff      	b.n	8000848 <__aeabi_ddiv+0x454>
 8000648:	d100      	bne.n	800064c <__aeabi_ddiv+0x258>
 800064a:	e0fa      	b.n	8000842 <__aeabi_ddiv+0x44e>
 800064c:	2301      	movs	r3, #1
 800064e:	431d      	orrs	r5, r3
 8000650:	4a49      	ldr	r2, [pc, #292]	; (8000778 <__aeabi_ddiv+0x384>)
 8000652:	445a      	add	r2, fp
 8000654:	2a00      	cmp	r2, #0
 8000656:	dc00      	bgt.n	800065a <__aeabi_ddiv+0x266>
 8000658:	e0aa      	b.n	80007b0 <__aeabi_ddiv+0x3bc>
 800065a:	076b      	lsls	r3, r5, #29
 800065c:	d000      	beq.n	8000660 <__aeabi_ddiv+0x26c>
 800065e:	e13d      	b.n	80008dc <__aeabi_ddiv+0x4e8>
 8000660:	08ed      	lsrs	r5, r5, #3
 8000662:	4643      	mov	r3, r8
 8000664:	01db      	lsls	r3, r3, #7
 8000666:	d506      	bpl.n	8000676 <__aeabi_ddiv+0x282>
 8000668:	4642      	mov	r2, r8
 800066a:	4b44      	ldr	r3, [pc, #272]	; (800077c <__aeabi_ddiv+0x388>)
 800066c:	401a      	ands	r2, r3
 800066e:	4690      	mov	r8, r2
 8000670:	2280      	movs	r2, #128	; 0x80
 8000672:	00d2      	lsls	r2, r2, #3
 8000674:	445a      	add	r2, fp
 8000676:	4b42      	ldr	r3, [pc, #264]	; (8000780 <__aeabi_ddiv+0x38c>)
 8000678:	429a      	cmp	r2, r3
 800067a:	dd00      	ble.n	800067e <__aeabi_ddiv+0x28a>
 800067c:	e71f      	b.n	80004be <__aeabi_ddiv+0xca>
 800067e:	4643      	mov	r3, r8
 8000680:	075b      	lsls	r3, r3, #29
 8000682:	431d      	orrs	r5, r3
 8000684:	4643      	mov	r3, r8
 8000686:	0552      	lsls	r2, r2, #21
 8000688:	025c      	lsls	r4, r3, #9
 800068a:	0b24      	lsrs	r4, r4, #12
 800068c:	0d53      	lsrs	r3, r2, #21
 800068e:	e708      	b.n	80004a2 <__aeabi_ddiv+0xae>
 8000690:	4652      	mov	r2, sl
 8000692:	4322      	orrs	r2, r4
 8000694:	d100      	bne.n	8000698 <__aeabi_ddiv+0x2a4>
 8000696:	e07b      	b.n	8000790 <__aeabi_ddiv+0x39c>
 8000698:	2c00      	cmp	r4, #0
 800069a:	d100      	bne.n	800069e <__aeabi_ddiv+0x2aa>
 800069c:	e0fa      	b.n	8000894 <__aeabi_ddiv+0x4a0>
 800069e:	0020      	movs	r0, r4
 80006a0:	f000 fa56 	bl	8000b50 <__clzsi2>
 80006a4:	0002      	movs	r2, r0
 80006a6:	3a0b      	subs	r2, #11
 80006a8:	231d      	movs	r3, #29
 80006aa:	0001      	movs	r1, r0
 80006ac:	1a9b      	subs	r3, r3, r2
 80006ae:	4652      	mov	r2, sl
 80006b0:	3908      	subs	r1, #8
 80006b2:	40da      	lsrs	r2, r3
 80006b4:	408c      	lsls	r4, r1
 80006b6:	4314      	orrs	r4, r2
 80006b8:	4652      	mov	r2, sl
 80006ba:	408a      	lsls	r2, r1
 80006bc:	4b31      	ldr	r3, [pc, #196]	; (8000784 <__aeabi_ddiv+0x390>)
 80006be:	4458      	add	r0, fp
 80006c0:	469b      	mov	fp, r3
 80006c2:	4483      	add	fp, r0
 80006c4:	2000      	movs	r0, #0
 80006c6:	e6d5      	b.n	8000474 <__aeabi_ddiv+0x80>
 80006c8:	464b      	mov	r3, r9
 80006ca:	4323      	orrs	r3, r4
 80006cc:	4698      	mov	r8, r3
 80006ce:	d044      	beq.n	800075a <__aeabi_ddiv+0x366>
 80006d0:	2c00      	cmp	r4, #0
 80006d2:	d100      	bne.n	80006d6 <__aeabi_ddiv+0x2e2>
 80006d4:	e0ce      	b.n	8000874 <__aeabi_ddiv+0x480>
 80006d6:	0020      	movs	r0, r4
 80006d8:	f000 fa3a 	bl	8000b50 <__clzsi2>
 80006dc:	0001      	movs	r1, r0
 80006de:	0002      	movs	r2, r0
 80006e0:	390b      	subs	r1, #11
 80006e2:	231d      	movs	r3, #29
 80006e4:	1a5b      	subs	r3, r3, r1
 80006e6:	4649      	mov	r1, r9
 80006e8:	0010      	movs	r0, r2
 80006ea:	40d9      	lsrs	r1, r3
 80006ec:	3808      	subs	r0, #8
 80006ee:	4084      	lsls	r4, r0
 80006f0:	000b      	movs	r3, r1
 80006f2:	464d      	mov	r5, r9
 80006f4:	4323      	orrs	r3, r4
 80006f6:	4698      	mov	r8, r3
 80006f8:	4085      	lsls	r5, r0
 80006fa:	4823      	ldr	r0, [pc, #140]	; (8000788 <__aeabi_ddiv+0x394>)
 80006fc:	1a83      	subs	r3, r0, r2
 80006fe:	469b      	mov	fp, r3
 8000700:	2300      	movs	r3, #0
 8000702:	4699      	mov	r9, r3
 8000704:	9300      	str	r3, [sp, #0]
 8000706:	e69a      	b.n	800043e <__aeabi_ddiv+0x4a>
 8000708:	464b      	mov	r3, r9
 800070a:	4323      	orrs	r3, r4
 800070c:	4698      	mov	r8, r3
 800070e:	d11d      	bne.n	800074c <__aeabi_ddiv+0x358>
 8000710:	2308      	movs	r3, #8
 8000712:	4699      	mov	r9, r3
 8000714:	3b06      	subs	r3, #6
 8000716:	2500      	movs	r5, #0
 8000718:	4683      	mov	fp, r0
 800071a:	9300      	str	r3, [sp, #0]
 800071c:	e68f      	b.n	800043e <__aeabi_ddiv+0x4a>
 800071e:	4652      	mov	r2, sl
 8000720:	4322      	orrs	r2, r4
 8000722:	d109      	bne.n	8000738 <__aeabi_ddiv+0x344>
 8000724:	2302      	movs	r3, #2
 8000726:	4649      	mov	r1, r9
 8000728:	4319      	orrs	r1, r3
 800072a:	4b18      	ldr	r3, [pc, #96]	; (800078c <__aeabi_ddiv+0x398>)
 800072c:	4689      	mov	r9, r1
 800072e:	469c      	mov	ip, r3
 8000730:	2400      	movs	r4, #0
 8000732:	2002      	movs	r0, #2
 8000734:	44e3      	add	fp, ip
 8000736:	e69d      	b.n	8000474 <__aeabi_ddiv+0x80>
 8000738:	2303      	movs	r3, #3
 800073a:	464a      	mov	r2, r9
 800073c:	431a      	orrs	r2, r3
 800073e:	4b13      	ldr	r3, [pc, #76]	; (800078c <__aeabi_ddiv+0x398>)
 8000740:	4691      	mov	r9, r2
 8000742:	469c      	mov	ip, r3
 8000744:	4652      	mov	r2, sl
 8000746:	2003      	movs	r0, #3
 8000748:	44e3      	add	fp, ip
 800074a:	e693      	b.n	8000474 <__aeabi_ddiv+0x80>
 800074c:	230c      	movs	r3, #12
 800074e:	4699      	mov	r9, r3
 8000750:	3b09      	subs	r3, #9
 8000752:	46a0      	mov	r8, r4
 8000754:	4683      	mov	fp, r0
 8000756:	9300      	str	r3, [sp, #0]
 8000758:	e671      	b.n	800043e <__aeabi_ddiv+0x4a>
 800075a:	2304      	movs	r3, #4
 800075c:	4699      	mov	r9, r3
 800075e:	2300      	movs	r3, #0
 8000760:	469b      	mov	fp, r3
 8000762:	3301      	adds	r3, #1
 8000764:	2500      	movs	r5, #0
 8000766:	9300      	str	r3, [sp, #0]
 8000768:	e669      	b.n	800043e <__aeabi_ddiv+0x4a>
 800076a:	46c0      	nop			; (mov r8, r8)
 800076c:	000007ff 	.word	0x000007ff
 8000770:	fffffc01 	.word	0xfffffc01
 8000774:	080024e8 	.word	0x080024e8
 8000778:	000003ff 	.word	0x000003ff
 800077c:	feffffff 	.word	0xfeffffff
 8000780:	000007fe 	.word	0x000007fe
 8000784:	000003f3 	.word	0x000003f3
 8000788:	fffffc0d 	.word	0xfffffc0d
 800078c:	fffff801 	.word	0xfffff801
 8000790:	4649      	mov	r1, r9
 8000792:	2301      	movs	r3, #1
 8000794:	4319      	orrs	r1, r3
 8000796:	4689      	mov	r9, r1
 8000798:	2400      	movs	r4, #0
 800079a:	2001      	movs	r0, #1
 800079c:	e66a      	b.n	8000474 <__aeabi_ddiv+0x80>
 800079e:	2300      	movs	r3, #0
 80007a0:	2480      	movs	r4, #128	; 0x80
 80007a2:	469a      	mov	sl, r3
 80007a4:	2500      	movs	r5, #0
 80007a6:	4b8a      	ldr	r3, [pc, #552]	; (80009d0 <__aeabi_ddiv+0x5dc>)
 80007a8:	0324      	lsls	r4, r4, #12
 80007aa:	e67a      	b.n	80004a2 <__aeabi_ddiv+0xae>
 80007ac:	2501      	movs	r5, #1
 80007ae:	426d      	negs	r5, r5
 80007b0:	2301      	movs	r3, #1
 80007b2:	1a9b      	subs	r3, r3, r2
 80007b4:	2b38      	cmp	r3, #56	; 0x38
 80007b6:	dd00      	ble.n	80007ba <__aeabi_ddiv+0x3c6>
 80007b8:	e670      	b.n	800049c <__aeabi_ddiv+0xa8>
 80007ba:	2b1f      	cmp	r3, #31
 80007bc:	dc00      	bgt.n	80007c0 <__aeabi_ddiv+0x3cc>
 80007be:	e0bf      	b.n	8000940 <__aeabi_ddiv+0x54c>
 80007c0:	211f      	movs	r1, #31
 80007c2:	4249      	negs	r1, r1
 80007c4:	1a8a      	subs	r2, r1, r2
 80007c6:	4641      	mov	r1, r8
 80007c8:	40d1      	lsrs	r1, r2
 80007ca:	000a      	movs	r2, r1
 80007cc:	2b20      	cmp	r3, #32
 80007ce:	d004      	beq.n	80007da <__aeabi_ddiv+0x3e6>
 80007d0:	4641      	mov	r1, r8
 80007d2:	4b80      	ldr	r3, [pc, #512]	; (80009d4 <__aeabi_ddiv+0x5e0>)
 80007d4:	445b      	add	r3, fp
 80007d6:	4099      	lsls	r1, r3
 80007d8:	430d      	orrs	r5, r1
 80007da:	1e6b      	subs	r3, r5, #1
 80007dc:	419d      	sbcs	r5, r3
 80007de:	2307      	movs	r3, #7
 80007e0:	432a      	orrs	r2, r5
 80007e2:	001d      	movs	r5, r3
 80007e4:	2400      	movs	r4, #0
 80007e6:	4015      	ands	r5, r2
 80007e8:	4213      	tst	r3, r2
 80007ea:	d100      	bne.n	80007ee <__aeabi_ddiv+0x3fa>
 80007ec:	e0d4      	b.n	8000998 <__aeabi_ddiv+0x5a4>
 80007ee:	210f      	movs	r1, #15
 80007f0:	2300      	movs	r3, #0
 80007f2:	4011      	ands	r1, r2
 80007f4:	2904      	cmp	r1, #4
 80007f6:	d100      	bne.n	80007fa <__aeabi_ddiv+0x406>
 80007f8:	e0cb      	b.n	8000992 <__aeabi_ddiv+0x59e>
 80007fa:	1d11      	adds	r1, r2, #4
 80007fc:	4291      	cmp	r1, r2
 80007fe:	4192      	sbcs	r2, r2
 8000800:	4252      	negs	r2, r2
 8000802:	189b      	adds	r3, r3, r2
 8000804:	000a      	movs	r2, r1
 8000806:	0219      	lsls	r1, r3, #8
 8000808:	d400      	bmi.n	800080c <__aeabi_ddiv+0x418>
 800080a:	e0c2      	b.n	8000992 <__aeabi_ddiv+0x59e>
 800080c:	2301      	movs	r3, #1
 800080e:	2400      	movs	r4, #0
 8000810:	2500      	movs	r5, #0
 8000812:	e646      	b.n	80004a2 <__aeabi_ddiv+0xae>
 8000814:	2380      	movs	r3, #128	; 0x80
 8000816:	4641      	mov	r1, r8
 8000818:	031b      	lsls	r3, r3, #12
 800081a:	4219      	tst	r1, r3
 800081c:	d008      	beq.n	8000830 <__aeabi_ddiv+0x43c>
 800081e:	421c      	tst	r4, r3
 8000820:	d106      	bne.n	8000830 <__aeabi_ddiv+0x43c>
 8000822:	431c      	orrs	r4, r3
 8000824:	0324      	lsls	r4, r4, #12
 8000826:	46ba      	mov	sl, r7
 8000828:	0015      	movs	r5, r2
 800082a:	4b69      	ldr	r3, [pc, #420]	; (80009d0 <__aeabi_ddiv+0x5dc>)
 800082c:	0b24      	lsrs	r4, r4, #12
 800082e:	e638      	b.n	80004a2 <__aeabi_ddiv+0xae>
 8000830:	2480      	movs	r4, #128	; 0x80
 8000832:	4643      	mov	r3, r8
 8000834:	0324      	lsls	r4, r4, #12
 8000836:	431c      	orrs	r4, r3
 8000838:	0324      	lsls	r4, r4, #12
 800083a:	46b2      	mov	sl, r6
 800083c:	4b64      	ldr	r3, [pc, #400]	; (80009d0 <__aeabi_ddiv+0x5dc>)
 800083e:	0b24      	lsrs	r4, r4, #12
 8000840:	e62f      	b.n	80004a2 <__aeabi_ddiv+0xae>
 8000842:	2b00      	cmp	r3, #0
 8000844:	d100      	bne.n	8000848 <__aeabi_ddiv+0x454>
 8000846:	e703      	b.n	8000650 <__aeabi_ddiv+0x25c>
 8000848:	19a6      	adds	r6, r4, r6
 800084a:	1e68      	subs	r0, r5, #1
 800084c:	42a6      	cmp	r6, r4
 800084e:	d200      	bcs.n	8000852 <__aeabi_ddiv+0x45e>
 8000850:	e08d      	b.n	800096e <__aeabi_ddiv+0x57a>
 8000852:	428e      	cmp	r6, r1
 8000854:	d200      	bcs.n	8000858 <__aeabi_ddiv+0x464>
 8000856:	e0a3      	b.n	80009a0 <__aeabi_ddiv+0x5ac>
 8000858:	d100      	bne.n	800085c <__aeabi_ddiv+0x468>
 800085a:	e0b3      	b.n	80009c4 <__aeabi_ddiv+0x5d0>
 800085c:	0005      	movs	r5, r0
 800085e:	e6f5      	b.n	800064c <__aeabi_ddiv+0x258>
 8000860:	42aa      	cmp	r2, r5
 8000862:	d900      	bls.n	8000866 <__aeabi_ddiv+0x472>
 8000864:	e639      	b.n	80004da <__aeabi_ddiv+0xe6>
 8000866:	4643      	mov	r3, r8
 8000868:	07de      	lsls	r6, r3, #31
 800086a:	0858      	lsrs	r0, r3, #1
 800086c:	086b      	lsrs	r3, r5, #1
 800086e:	431e      	orrs	r6, r3
 8000870:	07ed      	lsls	r5, r5, #31
 8000872:	e639      	b.n	80004e8 <__aeabi_ddiv+0xf4>
 8000874:	4648      	mov	r0, r9
 8000876:	f000 f96b 	bl	8000b50 <__clzsi2>
 800087a:	0001      	movs	r1, r0
 800087c:	0002      	movs	r2, r0
 800087e:	3115      	adds	r1, #21
 8000880:	3220      	adds	r2, #32
 8000882:	291c      	cmp	r1, #28
 8000884:	dc00      	bgt.n	8000888 <__aeabi_ddiv+0x494>
 8000886:	e72c      	b.n	80006e2 <__aeabi_ddiv+0x2ee>
 8000888:	464b      	mov	r3, r9
 800088a:	3808      	subs	r0, #8
 800088c:	4083      	lsls	r3, r0
 800088e:	2500      	movs	r5, #0
 8000890:	4698      	mov	r8, r3
 8000892:	e732      	b.n	80006fa <__aeabi_ddiv+0x306>
 8000894:	f000 f95c 	bl	8000b50 <__clzsi2>
 8000898:	0003      	movs	r3, r0
 800089a:	001a      	movs	r2, r3
 800089c:	3215      	adds	r2, #21
 800089e:	3020      	adds	r0, #32
 80008a0:	2a1c      	cmp	r2, #28
 80008a2:	dc00      	bgt.n	80008a6 <__aeabi_ddiv+0x4b2>
 80008a4:	e700      	b.n	80006a8 <__aeabi_ddiv+0x2b4>
 80008a6:	4654      	mov	r4, sl
 80008a8:	3b08      	subs	r3, #8
 80008aa:	2200      	movs	r2, #0
 80008ac:	409c      	lsls	r4, r3
 80008ae:	e705      	b.n	80006bc <__aeabi_ddiv+0x2c8>
 80008b0:	1936      	adds	r6, r6, r4
 80008b2:	3b01      	subs	r3, #1
 80008b4:	42b4      	cmp	r4, r6
 80008b6:	d900      	bls.n	80008ba <__aeabi_ddiv+0x4c6>
 80008b8:	e6a6      	b.n	8000608 <__aeabi_ddiv+0x214>
 80008ba:	42b2      	cmp	r2, r6
 80008bc:	d800      	bhi.n	80008c0 <__aeabi_ddiv+0x4cc>
 80008be:	e6a3      	b.n	8000608 <__aeabi_ddiv+0x214>
 80008c0:	1e83      	subs	r3, r0, #2
 80008c2:	1936      	adds	r6, r6, r4
 80008c4:	e6a0      	b.n	8000608 <__aeabi_ddiv+0x214>
 80008c6:	1909      	adds	r1, r1, r4
 80008c8:	3d01      	subs	r5, #1
 80008ca:	428c      	cmp	r4, r1
 80008cc:	d900      	bls.n	80008d0 <__aeabi_ddiv+0x4dc>
 80008ce:	e68d      	b.n	80005ec <__aeabi_ddiv+0x1f8>
 80008d0:	428a      	cmp	r2, r1
 80008d2:	d800      	bhi.n	80008d6 <__aeabi_ddiv+0x4e2>
 80008d4:	e68a      	b.n	80005ec <__aeabi_ddiv+0x1f8>
 80008d6:	1e85      	subs	r5, r0, #2
 80008d8:	1909      	adds	r1, r1, r4
 80008da:	e687      	b.n	80005ec <__aeabi_ddiv+0x1f8>
 80008dc:	230f      	movs	r3, #15
 80008de:	402b      	ands	r3, r5
 80008e0:	2b04      	cmp	r3, #4
 80008e2:	d100      	bne.n	80008e6 <__aeabi_ddiv+0x4f2>
 80008e4:	e6bc      	b.n	8000660 <__aeabi_ddiv+0x26c>
 80008e6:	2305      	movs	r3, #5
 80008e8:	425b      	negs	r3, r3
 80008ea:	42ab      	cmp	r3, r5
 80008ec:	419b      	sbcs	r3, r3
 80008ee:	3504      	adds	r5, #4
 80008f0:	425b      	negs	r3, r3
 80008f2:	08ed      	lsrs	r5, r5, #3
 80008f4:	4498      	add	r8, r3
 80008f6:	e6b4      	b.n	8000662 <__aeabi_ddiv+0x26e>
 80008f8:	42af      	cmp	r7, r5
 80008fa:	d900      	bls.n	80008fe <__aeabi_ddiv+0x50a>
 80008fc:	e660      	b.n	80005c0 <__aeabi_ddiv+0x1cc>
 80008fe:	4282      	cmp	r2, r0
 8000900:	d804      	bhi.n	800090c <__aeabi_ddiv+0x518>
 8000902:	d000      	beq.n	8000906 <__aeabi_ddiv+0x512>
 8000904:	e65c      	b.n	80005c0 <__aeabi_ddiv+0x1cc>
 8000906:	42ae      	cmp	r6, r5
 8000908:	d800      	bhi.n	800090c <__aeabi_ddiv+0x518>
 800090a:	e659      	b.n	80005c0 <__aeabi_ddiv+0x1cc>
 800090c:	2302      	movs	r3, #2
 800090e:	425b      	negs	r3, r3
 8000910:	469c      	mov	ip, r3
 8000912:	9b00      	ldr	r3, [sp, #0]
 8000914:	44e0      	add	r8, ip
 8000916:	469c      	mov	ip, r3
 8000918:	4465      	add	r5, ip
 800091a:	429d      	cmp	r5, r3
 800091c:	419b      	sbcs	r3, r3
 800091e:	425b      	negs	r3, r3
 8000920:	191b      	adds	r3, r3, r4
 8000922:	18c0      	adds	r0, r0, r3
 8000924:	e64d      	b.n	80005c2 <__aeabi_ddiv+0x1ce>
 8000926:	428a      	cmp	r2, r1
 8000928:	d800      	bhi.n	800092c <__aeabi_ddiv+0x538>
 800092a:	e60e      	b.n	800054a <__aeabi_ddiv+0x156>
 800092c:	1e83      	subs	r3, r0, #2
 800092e:	1909      	adds	r1, r1, r4
 8000930:	e60b      	b.n	800054a <__aeabi_ddiv+0x156>
 8000932:	428a      	cmp	r2, r1
 8000934:	d800      	bhi.n	8000938 <__aeabi_ddiv+0x544>
 8000936:	e5f4      	b.n	8000522 <__aeabi_ddiv+0x12e>
 8000938:	1e83      	subs	r3, r0, #2
 800093a:	4698      	mov	r8, r3
 800093c:	1909      	adds	r1, r1, r4
 800093e:	e5f0      	b.n	8000522 <__aeabi_ddiv+0x12e>
 8000940:	4925      	ldr	r1, [pc, #148]	; (80009d8 <__aeabi_ddiv+0x5e4>)
 8000942:	0028      	movs	r0, r5
 8000944:	4459      	add	r1, fp
 8000946:	408d      	lsls	r5, r1
 8000948:	4642      	mov	r2, r8
 800094a:	408a      	lsls	r2, r1
 800094c:	1e69      	subs	r1, r5, #1
 800094e:	418d      	sbcs	r5, r1
 8000950:	4641      	mov	r1, r8
 8000952:	40d8      	lsrs	r0, r3
 8000954:	40d9      	lsrs	r1, r3
 8000956:	4302      	orrs	r2, r0
 8000958:	432a      	orrs	r2, r5
 800095a:	000b      	movs	r3, r1
 800095c:	0751      	lsls	r1, r2, #29
 800095e:	d100      	bne.n	8000962 <__aeabi_ddiv+0x56e>
 8000960:	e751      	b.n	8000806 <__aeabi_ddiv+0x412>
 8000962:	210f      	movs	r1, #15
 8000964:	4011      	ands	r1, r2
 8000966:	2904      	cmp	r1, #4
 8000968:	d000      	beq.n	800096c <__aeabi_ddiv+0x578>
 800096a:	e746      	b.n	80007fa <__aeabi_ddiv+0x406>
 800096c:	e74b      	b.n	8000806 <__aeabi_ddiv+0x412>
 800096e:	0005      	movs	r5, r0
 8000970:	428e      	cmp	r6, r1
 8000972:	d000      	beq.n	8000976 <__aeabi_ddiv+0x582>
 8000974:	e66a      	b.n	800064c <__aeabi_ddiv+0x258>
 8000976:	9a00      	ldr	r2, [sp, #0]
 8000978:	4293      	cmp	r3, r2
 800097a:	d000      	beq.n	800097e <__aeabi_ddiv+0x58a>
 800097c:	e666      	b.n	800064c <__aeabi_ddiv+0x258>
 800097e:	e667      	b.n	8000650 <__aeabi_ddiv+0x25c>
 8000980:	4a16      	ldr	r2, [pc, #88]	; (80009dc <__aeabi_ddiv+0x5e8>)
 8000982:	445a      	add	r2, fp
 8000984:	2a00      	cmp	r2, #0
 8000986:	dc00      	bgt.n	800098a <__aeabi_ddiv+0x596>
 8000988:	e710      	b.n	80007ac <__aeabi_ddiv+0x3b8>
 800098a:	2301      	movs	r3, #1
 800098c:	2500      	movs	r5, #0
 800098e:	4498      	add	r8, r3
 8000990:	e667      	b.n	8000662 <__aeabi_ddiv+0x26e>
 8000992:	075d      	lsls	r5, r3, #29
 8000994:	025b      	lsls	r3, r3, #9
 8000996:	0b1c      	lsrs	r4, r3, #12
 8000998:	08d2      	lsrs	r2, r2, #3
 800099a:	2300      	movs	r3, #0
 800099c:	4315      	orrs	r5, r2
 800099e:	e580      	b.n	80004a2 <__aeabi_ddiv+0xae>
 80009a0:	9800      	ldr	r0, [sp, #0]
 80009a2:	3d02      	subs	r5, #2
 80009a4:	0042      	lsls	r2, r0, #1
 80009a6:	4282      	cmp	r2, r0
 80009a8:	41bf      	sbcs	r7, r7
 80009aa:	427f      	negs	r7, r7
 80009ac:	193c      	adds	r4, r7, r4
 80009ae:	1936      	adds	r6, r6, r4
 80009b0:	9200      	str	r2, [sp, #0]
 80009b2:	e7dd      	b.n	8000970 <__aeabi_ddiv+0x57c>
 80009b4:	2480      	movs	r4, #128	; 0x80
 80009b6:	4643      	mov	r3, r8
 80009b8:	0324      	lsls	r4, r4, #12
 80009ba:	431c      	orrs	r4, r3
 80009bc:	0324      	lsls	r4, r4, #12
 80009be:	4b04      	ldr	r3, [pc, #16]	; (80009d0 <__aeabi_ddiv+0x5dc>)
 80009c0:	0b24      	lsrs	r4, r4, #12
 80009c2:	e56e      	b.n	80004a2 <__aeabi_ddiv+0xae>
 80009c4:	9a00      	ldr	r2, [sp, #0]
 80009c6:	429a      	cmp	r2, r3
 80009c8:	d3ea      	bcc.n	80009a0 <__aeabi_ddiv+0x5ac>
 80009ca:	0005      	movs	r5, r0
 80009cc:	e7d3      	b.n	8000976 <__aeabi_ddiv+0x582>
 80009ce:	46c0      	nop			; (mov r8, r8)
 80009d0:	000007ff 	.word	0x000007ff
 80009d4:	0000043e 	.word	0x0000043e
 80009d8:	0000041e 	.word	0x0000041e
 80009dc:	000003ff 	.word	0x000003ff

080009e0 <__aeabi_i2d>:
 80009e0:	b570      	push	{r4, r5, r6, lr}
 80009e2:	2800      	cmp	r0, #0
 80009e4:	d016      	beq.n	8000a14 <__aeabi_i2d+0x34>
 80009e6:	17c3      	asrs	r3, r0, #31
 80009e8:	18c5      	adds	r5, r0, r3
 80009ea:	405d      	eors	r5, r3
 80009ec:	0fc4      	lsrs	r4, r0, #31
 80009ee:	0028      	movs	r0, r5
 80009f0:	f000 f8ae 	bl	8000b50 <__clzsi2>
 80009f4:	4a11      	ldr	r2, [pc, #68]	; (8000a3c <__aeabi_i2d+0x5c>)
 80009f6:	1a12      	subs	r2, r2, r0
 80009f8:	280a      	cmp	r0, #10
 80009fa:	dc16      	bgt.n	8000a2a <__aeabi_i2d+0x4a>
 80009fc:	0003      	movs	r3, r0
 80009fe:	002e      	movs	r6, r5
 8000a00:	3315      	adds	r3, #21
 8000a02:	409e      	lsls	r6, r3
 8000a04:	230b      	movs	r3, #11
 8000a06:	1a18      	subs	r0, r3, r0
 8000a08:	40c5      	lsrs	r5, r0
 8000a0a:	0552      	lsls	r2, r2, #21
 8000a0c:	032d      	lsls	r5, r5, #12
 8000a0e:	0b2d      	lsrs	r5, r5, #12
 8000a10:	0d53      	lsrs	r3, r2, #21
 8000a12:	e003      	b.n	8000a1c <__aeabi_i2d+0x3c>
 8000a14:	2400      	movs	r4, #0
 8000a16:	2300      	movs	r3, #0
 8000a18:	2500      	movs	r5, #0
 8000a1a:	2600      	movs	r6, #0
 8000a1c:	051b      	lsls	r3, r3, #20
 8000a1e:	432b      	orrs	r3, r5
 8000a20:	07e4      	lsls	r4, r4, #31
 8000a22:	4323      	orrs	r3, r4
 8000a24:	0030      	movs	r0, r6
 8000a26:	0019      	movs	r1, r3
 8000a28:	bd70      	pop	{r4, r5, r6, pc}
 8000a2a:	380b      	subs	r0, #11
 8000a2c:	4085      	lsls	r5, r0
 8000a2e:	0552      	lsls	r2, r2, #21
 8000a30:	032d      	lsls	r5, r5, #12
 8000a32:	2600      	movs	r6, #0
 8000a34:	0b2d      	lsrs	r5, r5, #12
 8000a36:	0d53      	lsrs	r3, r2, #21
 8000a38:	e7f0      	b.n	8000a1c <__aeabi_i2d+0x3c>
 8000a3a:	46c0      	nop			; (mov r8, r8)
 8000a3c:	0000041e 	.word	0x0000041e

08000a40 <__aeabi_d2f>:
 8000a40:	0002      	movs	r2, r0
 8000a42:	004b      	lsls	r3, r1, #1
 8000a44:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000a46:	0d5b      	lsrs	r3, r3, #21
 8000a48:	030c      	lsls	r4, r1, #12
 8000a4a:	4e3d      	ldr	r6, [pc, #244]	; (8000b40 <__aeabi_d2f+0x100>)
 8000a4c:	0a64      	lsrs	r4, r4, #9
 8000a4e:	0f40      	lsrs	r0, r0, #29
 8000a50:	1c5f      	adds	r7, r3, #1
 8000a52:	0fc9      	lsrs	r1, r1, #31
 8000a54:	4304      	orrs	r4, r0
 8000a56:	00d5      	lsls	r5, r2, #3
 8000a58:	4237      	tst	r7, r6
 8000a5a:	d00a      	beq.n	8000a72 <__aeabi_d2f+0x32>
 8000a5c:	4839      	ldr	r0, [pc, #228]	; (8000b44 <__aeabi_d2f+0x104>)
 8000a5e:	181e      	adds	r6, r3, r0
 8000a60:	2efe      	cmp	r6, #254	; 0xfe
 8000a62:	dd16      	ble.n	8000a92 <__aeabi_d2f+0x52>
 8000a64:	20ff      	movs	r0, #255	; 0xff
 8000a66:	2400      	movs	r4, #0
 8000a68:	05c0      	lsls	r0, r0, #23
 8000a6a:	4320      	orrs	r0, r4
 8000a6c:	07c9      	lsls	r1, r1, #31
 8000a6e:	4308      	orrs	r0, r1
 8000a70:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000a72:	2b00      	cmp	r3, #0
 8000a74:	d106      	bne.n	8000a84 <__aeabi_d2f+0x44>
 8000a76:	432c      	orrs	r4, r5
 8000a78:	d026      	beq.n	8000ac8 <__aeabi_d2f+0x88>
 8000a7a:	2205      	movs	r2, #5
 8000a7c:	0192      	lsls	r2, r2, #6
 8000a7e:	0a54      	lsrs	r4, r2, #9
 8000a80:	b2d8      	uxtb	r0, r3
 8000a82:	e7f1      	b.n	8000a68 <__aeabi_d2f+0x28>
 8000a84:	4325      	orrs	r5, r4
 8000a86:	d0ed      	beq.n	8000a64 <__aeabi_d2f+0x24>
 8000a88:	2080      	movs	r0, #128	; 0x80
 8000a8a:	03c0      	lsls	r0, r0, #15
 8000a8c:	4304      	orrs	r4, r0
 8000a8e:	20ff      	movs	r0, #255	; 0xff
 8000a90:	e7ea      	b.n	8000a68 <__aeabi_d2f+0x28>
 8000a92:	2e00      	cmp	r6, #0
 8000a94:	dd1b      	ble.n	8000ace <__aeabi_d2f+0x8e>
 8000a96:	0192      	lsls	r2, r2, #6
 8000a98:	1e53      	subs	r3, r2, #1
 8000a9a:	419a      	sbcs	r2, r3
 8000a9c:	00e4      	lsls	r4, r4, #3
 8000a9e:	0f6d      	lsrs	r5, r5, #29
 8000aa0:	4322      	orrs	r2, r4
 8000aa2:	432a      	orrs	r2, r5
 8000aa4:	0753      	lsls	r3, r2, #29
 8000aa6:	d048      	beq.n	8000b3a <__aeabi_d2f+0xfa>
 8000aa8:	230f      	movs	r3, #15
 8000aaa:	4013      	ands	r3, r2
 8000aac:	2b04      	cmp	r3, #4
 8000aae:	d000      	beq.n	8000ab2 <__aeabi_d2f+0x72>
 8000ab0:	3204      	adds	r2, #4
 8000ab2:	2380      	movs	r3, #128	; 0x80
 8000ab4:	04db      	lsls	r3, r3, #19
 8000ab6:	4013      	ands	r3, r2
 8000ab8:	d03f      	beq.n	8000b3a <__aeabi_d2f+0xfa>
 8000aba:	1c70      	adds	r0, r6, #1
 8000abc:	2efe      	cmp	r6, #254	; 0xfe
 8000abe:	d0d1      	beq.n	8000a64 <__aeabi_d2f+0x24>
 8000ac0:	0192      	lsls	r2, r2, #6
 8000ac2:	0a54      	lsrs	r4, r2, #9
 8000ac4:	b2c0      	uxtb	r0, r0
 8000ac6:	e7cf      	b.n	8000a68 <__aeabi_d2f+0x28>
 8000ac8:	2000      	movs	r0, #0
 8000aca:	2400      	movs	r4, #0
 8000acc:	e7cc      	b.n	8000a68 <__aeabi_d2f+0x28>
 8000ace:	0032      	movs	r2, r6
 8000ad0:	3217      	adds	r2, #23
 8000ad2:	db22      	blt.n	8000b1a <__aeabi_d2f+0xda>
 8000ad4:	2080      	movs	r0, #128	; 0x80
 8000ad6:	0400      	lsls	r0, r0, #16
 8000ad8:	4320      	orrs	r0, r4
 8000ada:	241e      	movs	r4, #30
 8000adc:	1ba4      	subs	r4, r4, r6
 8000ade:	2c1f      	cmp	r4, #31
 8000ae0:	dd1d      	ble.n	8000b1e <__aeabi_d2f+0xde>
 8000ae2:	2202      	movs	r2, #2
 8000ae4:	4252      	negs	r2, r2
 8000ae6:	1b96      	subs	r6, r2, r6
 8000ae8:	0002      	movs	r2, r0
 8000aea:	40f2      	lsrs	r2, r6
 8000aec:	0016      	movs	r6, r2
 8000aee:	2c20      	cmp	r4, #32
 8000af0:	d004      	beq.n	8000afc <__aeabi_d2f+0xbc>
 8000af2:	4a15      	ldr	r2, [pc, #84]	; (8000b48 <__aeabi_d2f+0x108>)
 8000af4:	4694      	mov	ip, r2
 8000af6:	4463      	add	r3, ip
 8000af8:	4098      	lsls	r0, r3
 8000afa:	4305      	orrs	r5, r0
 8000afc:	002a      	movs	r2, r5
 8000afe:	1e53      	subs	r3, r2, #1
 8000b00:	419a      	sbcs	r2, r3
 8000b02:	4332      	orrs	r2, r6
 8000b04:	2600      	movs	r6, #0
 8000b06:	0753      	lsls	r3, r2, #29
 8000b08:	d1ce      	bne.n	8000aa8 <__aeabi_d2f+0x68>
 8000b0a:	2480      	movs	r4, #128	; 0x80
 8000b0c:	0013      	movs	r3, r2
 8000b0e:	04e4      	lsls	r4, r4, #19
 8000b10:	2001      	movs	r0, #1
 8000b12:	4023      	ands	r3, r4
 8000b14:	4222      	tst	r2, r4
 8000b16:	d1d3      	bne.n	8000ac0 <__aeabi_d2f+0x80>
 8000b18:	e7b0      	b.n	8000a7c <__aeabi_d2f+0x3c>
 8000b1a:	2300      	movs	r3, #0
 8000b1c:	e7ad      	b.n	8000a7a <__aeabi_d2f+0x3a>
 8000b1e:	4a0b      	ldr	r2, [pc, #44]	; (8000b4c <__aeabi_d2f+0x10c>)
 8000b20:	4694      	mov	ip, r2
 8000b22:	002a      	movs	r2, r5
 8000b24:	40e2      	lsrs	r2, r4
 8000b26:	0014      	movs	r4, r2
 8000b28:	002a      	movs	r2, r5
 8000b2a:	4463      	add	r3, ip
 8000b2c:	409a      	lsls	r2, r3
 8000b2e:	4098      	lsls	r0, r3
 8000b30:	1e55      	subs	r5, r2, #1
 8000b32:	41aa      	sbcs	r2, r5
 8000b34:	4302      	orrs	r2, r0
 8000b36:	4322      	orrs	r2, r4
 8000b38:	e7e4      	b.n	8000b04 <__aeabi_d2f+0xc4>
 8000b3a:	0033      	movs	r3, r6
 8000b3c:	e79e      	b.n	8000a7c <__aeabi_d2f+0x3c>
 8000b3e:	46c0      	nop			; (mov r8, r8)
 8000b40:	000007fe 	.word	0x000007fe
 8000b44:	fffffc80 	.word	0xfffffc80
 8000b48:	fffffca2 	.word	0xfffffca2
 8000b4c:	fffffc82 	.word	0xfffffc82

08000b50 <__clzsi2>:
 8000b50:	211c      	movs	r1, #28
 8000b52:	2301      	movs	r3, #1
 8000b54:	041b      	lsls	r3, r3, #16
 8000b56:	4298      	cmp	r0, r3
 8000b58:	d301      	bcc.n	8000b5e <__clzsi2+0xe>
 8000b5a:	0c00      	lsrs	r0, r0, #16
 8000b5c:	3910      	subs	r1, #16
 8000b5e:	0a1b      	lsrs	r3, r3, #8
 8000b60:	4298      	cmp	r0, r3
 8000b62:	d301      	bcc.n	8000b68 <__clzsi2+0x18>
 8000b64:	0a00      	lsrs	r0, r0, #8
 8000b66:	3908      	subs	r1, #8
 8000b68:	091b      	lsrs	r3, r3, #4
 8000b6a:	4298      	cmp	r0, r3
 8000b6c:	d301      	bcc.n	8000b72 <__clzsi2+0x22>
 8000b6e:	0900      	lsrs	r0, r0, #4
 8000b70:	3904      	subs	r1, #4
 8000b72:	a202      	add	r2, pc, #8	; (adr r2, 8000b7c <__clzsi2+0x2c>)
 8000b74:	5c10      	ldrb	r0, [r2, r0]
 8000b76:	1840      	adds	r0, r0, r1
 8000b78:	4770      	bx	lr
 8000b7a:	46c0      	nop			; (mov r8, r8)
 8000b7c:	02020304 	.word	0x02020304
 8000b80:	01010101 	.word	0x01010101
	...

08000b8c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b8c:	b580      	push	{r7, lr}
 8000b8e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000b90:	f000 fa28 	bl	8000fe4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000b94:	f000 f83c 	bl	8000c10 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000b98:	f000 f8fa 	bl	8000d90 <MX_GPIO_Init>
  MX_DMA_Init();
 8000b9c:	f000 f8da 	bl	8000d54 <MX_DMA_Init>
  MX_ADC_Init();
 8000ba0:	f000 f87c 	bl	8000c9c <MX_ADC_Init>
  while (1)
  {
	  /*HAL_GPIO_WritePin(LED1_GPIO_Port,LED1_Pin,GPIO_PIN_SET);
	  HAL_Delay(500);
	  HAL_GPIO_WritePin(LED1_GPIO_Port,LED1_Pin,GPIO_PIN_RESET);*/
	  mcuVoltage = ADC_MAX * ADC_REFERENCE_VOLTAGE / adcData;
 8000ba4:	4b16      	ldr	r3, [pc, #88]	; (8000c00 <main+0x74>)
 8000ba6:	881b      	ldrh	r3, [r3, #0]
 8000ba8:	0018      	movs	r0, r3
 8000baa:	f7ff ff19 	bl	80009e0 <__aeabi_i2d>
 8000bae:	0002      	movs	r2, r0
 8000bb0:	000b      	movs	r3, r1
 8000bb2:	2000      	movs	r0, #0
 8000bb4:	4913      	ldr	r1, [pc, #76]	; (8000c04 <main+0x78>)
 8000bb6:	f7ff fc1d 	bl	80003f4 <__aeabi_ddiv>
 8000bba:	0002      	movs	r2, r0
 8000bbc:	000b      	movs	r3, r1
 8000bbe:	0010      	movs	r0, r2
 8000bc0:	0019      	movs	r1, r3
 8000bc2:	f7ff ff3d 	bl	8000a40 <__aeabi_d2f>
 8000bc6:	1c02      	adds	r2, r0, #0
 8000bc8:	4b0f      	ldr	r3, [pc, #60]	; (8000c08 <main+0x7c>)
 8000bca:	601a      	str	r2, [r3, #0]

	  if (mcuVoltage < 3) {
 8000bcc:	4b0e      	ldr	r3, [pc, #56]	; (8000c08 <main+0x7c>)
 8000bce:	681b      	ldr	r3, [r3, #0]
 8000bd0:	490e      	ldr	r1, [pc, #56]	; (8000c0c <main+0x80>)
 8000bd2:	1c18      	adds	r0, r3, #0
 8000bd4:	f7ff fb36 	bl	8000244 <__aeabi_fcmplt>
 8000bd8:	1e03      	subs	r3, r0, #0
 8000bda:	d008      	beq.n	8000bee <main+0x62>
		  HAL_GPIO_WritePin(LED1_GPIO_Port,LED1_Pin,GPIO_PIN_SET);
 8000bdc:	2380      	movs	r3, #128	; 0x80
 8000bde:	0099      	lsls	r1, r3, #2
 8000be0:	2390      	movs	r3, #144	; 0x90
 8000be2:	05db      	lsls	r3, r3, #23
 8000be4:	2201      	movs	r2, #1
 8000be6:	0018      	movs	r0, r3
 8000be8:	f000 ffea 	bl	8001bc0 <HAL_GPIO_WritePin>
 8000bec:	e7da      	b.n	8000ba4 <main+0x18>
	  } else {
		  HAL_GPIO_WritePin(LED1_GPIO_Port,LED1_Pin,GPIO_PIN_RESET);
 8000bee:	2380      	movs	r3, #128	; 0x80
 8000bf0:	0099      	lsls	r1, r3, #2
 8000bf2:	2390      	movs	r3, #144	; 0x90
 8000bf4:	05db      	lsls	r3, r3, #23
 8000bf6:	2200      	movs	r2, #0
 8000bf8:	0018      	movs	r0, r3
 8000bfa:	f000 ffe1 	bl	8001bc0 <HAL_GPIO_WritePin>
	  mcuVoltage = ADC_MAX * ADC_REFERENCE_VOLTAGE / adcData;
 8000bfe:	e7d1      	b.n	8000ba4 <main+0x18>
 8000c00:	200000b0 	.word	0x200000b0
 8000c04:	40b33200 	.word	0x40b33200
 8000c08:	200000ac 	.word	0x200000ac
 8000c0c:	40400000 	.word	0x40400000

08000c10 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c10:	b590      	push	{r4, r7, lr}
 8000c12:	b091      	sub	sp, #68	; 0x44
 8000c14:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c16:	2410      	movs	r4, #16
 8000c18:	193b      	adds	r3, r7, r4
 8000c1a:	0018      	movs	r0, r3
 8000c1c:	2330      	movs	r3, #48	; 0x30
 8000c1e:	001a      	movs	r2, r3
 8000c20:	2100      	movs	r1, #0
 8000c22:	f001 fc4d 	bl	80024c0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c26:	003b      	movs	r3, r7
 8000c28:	0018      	movs	r0, r3
 8000c2a:	2310      	movs	r3, #16
 8000c2c:	001a      	movs	r2, r3
 8000c2e:	2100      	movs	r1, #0
 8000c30:	f001 fc46 	bl	80024c0 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI14;
 8000c34:	0021      	movs	r1, r4
 8000c36:	187b      	adds	r3, r7, r1
 8000c38:	2212      	movs	r2, #18
 8000c3a:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000c3c:	187b      	adds	r3, r7, r1
 8000c3e:	2201      	movs	r2, #1
 8000c40:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
 8000c42:	187b      	adds	r3, r7, r1
 8000c44:	2201      	movs	r2, #1
 8000c46:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000c48:	187b      	adds	r3, r7, r1
 8000c4a:	2210      	movs	r2, #16
 8000c4c:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSI14CalibrationValue = 16;
 8000c4e:	187b      	adds	r3, r7, r1
 8000c50:	2210      	movs	r2, #16
 8000c52:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000c54:	187b      	adds	r3, r7, r1
 8000c56:	2200      	movs	r2, #0
 8000c58:	621a      	str	r2, [r3, #32]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c5a:	187b      	adds	r3, r7, r1
 8000c5c:	0018      	movs	r0, r3
 8000c5e:	f000 ffcd 	bl	8001bfc <HAL_RCC_OscConfig>
 8000c62:	1e03      	subs	r3, r0, #0
 8000c64:	d001      	beq.n	8000c6a <SystemClock_Config+0x5a>
  {
    Error_Handler();
 8000c66:	f000 f8cd 	bl	8000e04 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c6a:	003b      	movs	r3, r7
 8000c6c:	2207      	movs	r2, #7
 8000c6e:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000c70:	003b      	movs	r3, r7
 8000c72:	2200      	movs	r2, #0
 8000c74:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000c76:	003b      	movs	r3, r7
 8000c78:	2200      	movs	r2, #0
 8000c7a:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000c7c:	003b      	movs	r3, r7
 8000c7e:	2200      	movs	r2, #0
 8000c80:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000c82:	003b      	movs	r3, r7
 8000c84:	2100      	movs	r1, #0
 8000c86:	0018      	movs	r0, r3
 8000c88:	f001 fad2 	bl	8002230 <HAL_RCC_ClockConfig>
 8000c8c:	1e03      	subs	r3, r0, #0
 8000c8e:	d001      	beq.n	8000c94 <SystemClock_Config+0x84>
  {
    Error_Handler();
 8000c90:	f000 f8b8 	bl	8000e04 <Error_Handler>
  }
}
 8000c94:	46c0      	nop			; (mov r8, r8)
 8000c96:	46bd      	mov	sp, r7
 8000c98:	b011      	add	sp, #68	; 0x44
 8000c9a:	bd90      	pop	{r4, r7, pc}

08000c9c <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 8000c9c:	b580      	push	{r7, lr}
 8000c9e:	b084      	sub	sp, #16
 8000ca0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000ca2:	1d3b      	adds	r3, r7, #4
 8000ca4:	0018      	movs	r0, r3
 8000ca6:	230c      	movs	r3, #12
 8000ca8:	001a      	movs	r2, r3
 8000caa:	2100      	movs	r1, #0
 8000cac:	f001 fc08 	bl	80024c0 <memset>

  /* USER CODE END ADC_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 8000cb0:	4b26      	ldr	r3, [pc, #152]	; (8000d4c <MX_ADC_Init+0xb0>)
 8000cb2:	4a27      	ldr	r2, [pc, #156]	; (8000d50 <MX_ADC_Init+0xb4>)
 8000cb4:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000cb6:	4b25      	ldr	r3, [pc, #148]	; (8000d4c <MX_ADC_Init+0xb0>)
 8000cb8:	2200      	movs	r2, #0
 8000cba:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8000cbc:	4b23      	ldr	r3, [pc, #140]	; (8000d4c <MX_ADC_Init+0xb0>)
 8000cbe:	2200      	movs	r2, #0
 8000cc0:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000cc2:	4b22      	ldr	r3, [pc, #136]	; (8000d4c <MX_ADC_Init+0xb0>)
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8000cc8:	4b20      	ldr	r3, [pc, #128]	; (8000d4c <MX_ADC_Init+0xb0>)
 8000cca:	2201      	movs	r2, #1
 8000ccc:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000cce:	4b1f      	ldr	r3, [pc, #124]	; (8000d4c <MX_ADC_Init+0xb0>)
 8000cd0:	2204      	movs	r2, #4
 8000cd2:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 8000cd4:	4b1d      	ldr	r3, [pc, #116]	; (8000d4c <MX_ADC_Init+0xb0>)
 8000cd6:	2200      	movs	r2, #0
 8000cd8:	761a      	strb	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 8000cda:	4b1c      	ldr	r3, [pc, #112]	; (8000d4c <MX_ADC_Init+0xb0>)
 8000cdc:	2200      	movs	r2, #0
 8000cde:	765a      	strb	r2, [r3, #25]
  hadc.Init.ContinuousConvMode = DISABLE;
 8000ce0:	4b1a      	ldr	r3, [pc, #104]	; (8000d4c <MX_ADC_Init+0xb0>)
 8000ce2:	2200      	movs	r2, #0
 8000ce4:	769a      	strb	r2, [r3, #26]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 8000ce6:	4b19      	ldr	r3, [pc, #100]	; (8000d4c <MX_ADC_Init+0xb0>)
 8000ce8:	2200      	movs	r2, #0
 8000cea:	76da      	strb	r2, [r3, #27]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000cec:	4b17      	ldr	r3, [pc, #92]	; (8000d4c <MX_ADC_Init+0xb0>)
 8000cee:	22c2      	movs	r2, #194	; 0xc2
 8000cf0:	32ff      	adds	r2, #255	; 0xff
 8000cf2:	61da      	str	r2, [r3, #28]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000cf4:	4b15      	ldr	r3, [pc, #84]	; (8000d4c <MX_ADC_Init+0xb0>)
 8000cf6:	2200      	movs	r2, #0
 8000cf8:	621a      	str	r2, [r3, #32]
  hadc.Init.DMAContinuousRequests = DISABLE;
 8000cfa:	4b14      	ldr	r3, [pc, #80]	; (8000d4c <MX_ADC_Init+0xb0>)
 8000cfc:	2224      	movs	r2, #36	; 0x24
 8000cfe:	2100      	movs	r1, #0
 8000d00:	5499      	strb	r1, [r3, r2]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000d02:	4b12      	ldr	r3, [pc, #72]	; (8000d4c <MX_ADC_Init+0xb0>)
 8000d04:	2201      	movs	r2, #1
 8000d06:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8000d08:	4b10      	ldr	r3, [pc, #64]	; (8000d4c <MX_ADC_Init+0xb0>)
 8000d0a:	0018      	movs	r0, r3
 8000d0c:	f000 f9ce 	bl	80010ac <HAL_ADC_Init>
 8000d10:	1e03      	subs	r3, r0, #0
 8000d12:	d001      	beq.n	8000d18 <MX_ADC_Init+0x7c>
  {
    Error_Handler();
 8000d14:	f000 f876 	bl	8000e04 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000d18:	1d3b      	adds	r3, r7, #4
 8000d1a:	2201      	movs	r2, #1
 8000d1c:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8000d1e:	1d3b      	adds	r3, r7, #4
 8000d20:	2280      	movs	r2, #128	; 0x80
 8000d22:	0152      	lsls	r2, r2, #5
 8000d24:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000d26:	1d3b      	adds	r3, r7, #4
 8000d28:	2280      	movs	r2, #128	; 0x80
 8000d2a:	0552      	lsls	r2, r2, #21
 8000d2c:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000d2e:	1d3a      	adds	r2, r7, #4
 8000d30:	4b06      	ldr	r3, [pc, #24]	; (8000d4c <MX_ADC_Init+0xb0>)
 8000d32:	0011      	movs	r1, r2
 8000d34:	0018      	movs	r0, r3
 8000d36:	f000 faf9 	bl	800132c <HAL_ADC_ConfigChannel>
 8000d3a:	1e03      	subs	r3, r0, #0
 8000d3c:	d001      	beq.n	8000d42 <MX_ADC_Init+0xa6>
  {
    Error_Handler();
 8000d3e:	f000 f861 	bl	8000e04 <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 8000d42:	46c0      	nop			; (mov r8, r8)
 8000d44:	46bd      	mov	sp, r7
 8000d46:	b004      	add	sp, #16
 8000d48:	bd80      	pop	{r7, pc}
 8000d4a:	46c0      	nop			; (mov r8, r8)
 8000d4c:	20000028 	.word	0x20000028
 8000d50:	40012400 	.word	0x40012400

08000d54 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000d54:	b580      	push	{r7, lr}
 8000d56:	b082      	sub	sp, #8
 8000d58:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000d5a:	4b0c      	ldr	r3, [pc, #48]	; (8000d8c <MX_DMA_Init+0x38>)
 8000d5c:	695a      	ldr	r2, [r3, #20]
 8000d5e:	4b0b      	ldr	r3, [pc, #44]	; (8000d8c <MX_DMA_Init+0x38>)
 8000d60:	2101      	movs	r1, #1
 8000d62:	430a      	orrs	r2, r1
 8000d64:	615a      	str	r2, [r3, #20]
 8000d66:	4b09      	ldr	r3, [pc, #36]	; (8000d8c <MX_DMA_Init+0x38>)
 8000d68:	695b      	ldr	r3, [r3, #20]
 8000d6a:	2201      	movs	r2, #1
 8000d6c:	4013      	ands	r3, r2
 8000d6e:	607b      	str	r3, [r7, #4]
 8000d70:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000d72:	2200      	movs	r2, #0
 8000d74:	2100      	movs	r1, #0
 8000d76:	2009      	movs	r0, #9
 8000d78:	f000 fc7a 	bl	8001670 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000d7c:	2009      	movs	r0, #9
 8000d7e:	f000 fc8c 	bl	800169a <HAL_NVIC_EnableIRQ>

}
 8000d82:	46c0      	nop			; (mov r8, r8)
 8000d84:	46bd      	mov	sp, r7
 8000d86:	b002      	add	sp, #8
 8000d88:	bd80      	pop	{r7, pc}
 8000d8a:	46c0      	nop			; (mov r8, r8)
 8000d8c:	40021000 	.word	0x40021000

08000d90 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000d90:	b580      	push	{r7, lr}
 8000d92:	b086      	sub	sp, #24
 8000d94:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d96:	1d3b      	adds	r3, r7, #4
 8000d98:	0018      	movs	r0, r3
 8000d9a:	2314      	movs	r3, #20
 8000d9c:	001a      	movs	r2, r3
 8000d9e:	2100      	movs	r1, #0
 8000da0:	f001 fb8e 	bl	80024c0 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000da4:	4b16      	ldr	r3, [pc, #88]	; (8000e00 <MX_GPIO_Init+0x70>)
 8000da6:	695a      	ldr	r2, [r3, #20]
 8000da8:	4b15      	ldr	r3, [pc, #84]	; (8000e00 <MX_GPIO_Init+0x70>)
 8000daa:	2180      	movs	r1, #128	; 0x80
 8000dac:	0289      	lsls	r1, r1, #10
 8000dae:	430a      	orrs	r2, r1
 8000db0:	615a      	str	r2, [r3, #20]
 8000db2:	4b13      	ldr	r3, [pc, #76]	; (8000e00 <MX_GPIO_Init+0x70>)
 8000db4:	695a      	ldr	r2, [r3, #20]
 8000db6:	2380      	movs	r3, #128	; 0x80
 8000db8:	029b      	lsls	r3, r3, #10
 8000dba:	4013      	ands	r3, r2
 8000dbc:	603b      	str	r3, [r7, #0]
 8000dbe:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 8000dc0:	2380      	movs	r3, #128	; 0x80
 8000dc2:	0099      	lsls	r1, r3, #2
 8000dc4:	2390      	movs	r3, #144	; 0x90
 8000dc6:	05db      	lsls	r3, r3, #23
 8000dc8:	2200      	movs	r2, #0
 8000dca:	0018      	movs	r0, r3
 8000dcc:	f000 fef8 	bl	8001bc0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED1_Pin */
  GPIO_InitStruct.Pin = LED1_Pin;
 8000dd0:	1d3b      	adds	r3, r7, #4
 8000dd2:	2280      	movs	r2, #128	; 0x80
 8000dd4:	0092      	lsls	r2, r2, #2
 8000dd6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000dd8:	1d3b      	adds	r3, r7, #4
 8000dda:	2201      	movs	r2, #1
 8000ddc:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dde:	1d3b      	adds	r3, r7, #4
 8000de0:	2200      	movs	r2, #0
 8000de2:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000de4:	1d3b      	adds	r3, r7, #4
 8000de6:	2200      	movs	r2, #0
 8000de8:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LED1_GPIO_Port, &GPIO_InitStruct);
 8000dea:	1d3a      	adds	r2, r7, #4
 8000dec:	2390      	movs	r3, #144	; 0x90
 8000dee:	05db      	lsls	r3, r3, #23
 8000df0:	0011      	movs	r1, r2
 8000df2:	0018      	movs	r0, r3
 8000df4:	f000 fd74 	bl	80018e0 <HAL_GPIO_Init>

}
 8000df8:	46c0      	nop			; (mov r8, r8)
 8000dfa:	46bd      	mov	sp, r7
 8000dfc:	b006      	add	sp, #24
 8000dfe:	bd80      	pop	{r7, pc}
 8000e00:	40021000 	.word	0x40021000

08000e04 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e04:	b580      	push	{r7, lr}
 8000e06:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e08:	b672      	cpsid	i
}
 8000e0a:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000e0c:	e7fe      	b.n	8000e0c <Error_Handler+0x8>
	...

08000e10 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e10:	b580      	push	{r7, lr}
 8000e12:	b082      	sub	sp, #8
 8000e14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e16:	4b0f      	ldr	r3, [pc, #60]	; (8000e54 <HAL_MspInit+0x44>)
 8000e18:	699a      	ldr	r2, [r3, #24]
 8000e1a:	4b0e      	ldr	r3, [pc, #56]	; (8000e54 <HAL_MspInit+0x44>)
 8000e1c:	2101      	movs	r1, #1
 8000e1e:	430a      	orrs	r2, r1
 8000e20:	619a      	str	r2, [r3, #24]
 8000e22:	4b0c      	ldr	r3, [pc, #48]	; (8000e54 <HAL_MspInit+0x44>)
 8000e24:	699b      	ldr	r3, [r3, #24]
 8000e26:	2201      	movs	r2, #1
 8000e28:	4013      	ands	r3, r2
 8000e2a:	607b      	str	r3, [r7, #4]
 8000e2c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e2e:	4b09      	ldr	r3, [pc, #36]	; (8000e54 <HAL_MspInit+0x44>)
 8000e30:	69da      	ldr	r2, [r3, #28]
 8000e32:	4b08      	ldr	r3, [pc, #32]	; (8000e54 <HAL_MspInit+0x44>)
 8000e34:	2180      	movs	r1, #128	; 0x80
 8000e36:	0549      	lsls	r1, r1, #21
 8000e38:	430a      	orrs	r2, r1
 8000e3a:	61da      	str	r2, [r3, #28]
 8000e3c:	4b05      	ldr	r3, [pc, #20]	; (8000e54 <HAL_MspInit+0x44>)
 8000e3e:	69da      	ldr	r2, [r3, #28]
 8000e40:	2380      	movs	r3, #128	; 0x80
 8000e42:	055b      	lsls	r3, r3, #21
 8000e44:	4013      	ands	r3, r2
 8000e46:	603b      	str	r3, [r7, #0]
 8000e48:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000e4a:	46c0      	nop			; (mov r8, r8)
 8000e4c:	46bd      	mov	sp, r7
 8000e4e:	b002      	add	sp, #8
 8000e50:	bd80      	pop	{r7, pc}
 8000e52:	46c0      	nop			; (mov r8, r8)
 8000e54:	40021000 	.word	0x40021000

08000e58 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000e58:	b590      	push	{r4, r7, lr}
 8000e5a:	b08b      	sub	sp, #44	; 0x2c
 8000e5c:	af00      	add	r7, sp, #0
 8000e5e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e60:	2414      	movs	r4, #20
 8000e62:	193b      	adds	r3, r7, r4
 8000e64:	0018      	movs	r0, r3
 8000e66:	2314      	movs	r3, #20
 8000e68:	001a      	movs	r2, r3
 8000e6a:	2100      	movs	r1, #0
 8000e6c:	f001 fb28 	bl	80024c0 <memset>
  if(hadc->Instance==ADC1)
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	681b      	ldr	r3, [r3, #0]
 8000e74:	4a2d      	ldr	r2, [pc, #180]	; (8000f2c <HAL_ADC_MspInit+0xd4>)
 8000e76:	4293      	cmp	r3, r2
 8000e78:	d153      	bne.n	8000f22 <HAL_ADC_MspInit+0xca>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000e7a:	4b2d      	ldr	r3, [pc, #180]	; (8000f30 <HAL_ADC_MspInit+0xd8>)
 8000e7c:	699a      	ldr	r2, [r3, #24]
 8000e7e:	4b2c      	ldr	r3, [pc, #176]	; (8000f30 <HAL_ADC_MspInit+0xd8>)
 8000e80:	2180      	movs	r1, #128	; 0x80
 8000e82:	0089      	lsls	r1, r1, #2
 8000e84:	430a      	orrs	r2, r1
 8000e86:	619a      	str	r2, [r3, #24]
 8000e88:	4b29      	ldr	r3, [pc, #164]	; (8000f30 <HAL_ADC_MspInit+0xd8>)
 8000e8a:	699a      	ldr	r2, [r3, #24]
 8000e8c:	2380      	movs	r3, #128	; 0x80
 8000e8e:	009b      	lsls	r3, r3, #2
 8000e90:	4013      	ands	r3, r2
 8000e92:	613b      	str	r3, [r7, #16]
 8000e94:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e96:	4b26      	ldr	r3, [pc, #152]	; (8000f30 <HAL_ADC_MspInit+0xd8>)
 8000e98:	695a      	ldr	r2, [r3, #20]
 8000e9a:	4b25      	ldr	r3, [pc, #148]	; (8000f30 <HAL_ADC_MspInit+0xd8>)
 8000e9c:	2180      	movs	r1, #128	; 0x80
 8000e9e:	0289      	lsls	r1, r1, #10
 8000ea0:	430a      	orrs	r2, r1
 8000ea2:	615a      	str	r2, [r3, #20]
 8000ea4:	4b22      	ldr	r3, [pc, #136]	; (8000f30 <HAL_ADC_MspInit+0xd8>)
 8000ea6:	695a      	ldr	r2, [r3, #20]
 8000ea8:	2380      	movs	r3, #128	; 0x80
 8000eaa:	029b      	lsls	r3, r3, #10
 8000eac:	4013      	ands	r3, r2
 8000eae:	60fb      	str	r3, [r7, #12]
 8000eb0:	68fb      	ldr	r3, [r7, #12]
    /**ADC GPIO Configuration
    PA1     ------> ADC_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000eb2:	193b      	adds	r3, r7, r4
 8000eb4:	2202      	movs	r2, #2
 8000eb6:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000eb8:	193b      	adds	r3, r7, r4
 8000eba:	2203      	movs	r2, #3
 8000ebc:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ebe:	193b      	adds	r3, r7, r4
 8000ec0:	2200      	movs	r2, #0
 8000ec2:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ec4:	193a      	adds	r2, r7, r4
 8000ec6:	2390      	movs	r3, #144	; 0x90
 8000ec8:	05db      	lsls	r3, r3, #23
 8000eca:	0011      	movs	r1, r2
 8000ecc:	0018      	movs	r0, r3
 8000ece:	f000 fd07 	bl	80018e0 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC Init */
    hdma_adc.Instance = DMA1_Channel1;
 8000ed2:	4b18      	ldr	r3, [pc, #96]	; (8000f34 <HAL_ADC_MspInit+0xdc>)
 8000ed4:	4a18      	ldr	r2, [pc, #96]	; (8000f38 <HAL_ADC_MspInit+0xe0>)
 8000ed6:	601a      	str	r2, [r3, #0]
    hdma_adc.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000ed8:	4b16      	ldr	r3, [pc, #88]	; (8000f34 <HAL_ADC_MspInit+0xdc>)
 8000eda:	2200      	movs	r2, #0
 8000edc:	605a      	str	r2, [r3, #4]
    hdma_adc.Init.PeriphInc = DMA_PINC_DISABLE;
 8000ede:	4b15      	ldr	r3, [pc, #84]	; (8000f34 <HAL_ADC_MspInit+0xdc>)
 8000ee0:	2200      	movs	r2, #0
 8000ee2:	609a      	str	r2, [r3, #8]
    hdma_adc.Init.MemInc = DMA_MINC_ENABLE;
 8000ee4:	4b13      	ldr	r3, [pc, #76]	; (8000f34 <HAL_ADC_MspInit+0xdc>)
 8000ee6:	2280      	movs	r2, #128	; 0x80
 8000ee8:	60da      	str	r2, [r3, #12]
    hdma_adc.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000eea:	4b12      	ldr	r3, [pc, #72]	; (8000f34 <HAL_ADC_MspInit+0xdc>)
 8000eec:	2280      	movs	r2, #128	; 0x80
 8000eee:	0052      	lsls	r2, r2, #1
 8000ef0:	611a      	str	r2, [r3, #16]
    hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000ef2:	4b10      	ldr	r3, [pc, #64]	; (8000f34 <HAL_ADC_MspInit+0xdc>)
 8000ef4:	2280      	movs	r2, #128	; 0x80
 8000ef6:	00d2      	lsls	r2, r2, #3
 8000ef8:	615a      	str	r2, [r3, #20]
    hdma_adc.Init.Mode = DMA_NORMAL;
 8000efa:	4b0e      	ldr	r3, [pc, #56]	; (8000f34 <HAL_ADC_MspInit+0xdc>)
 8000efc:	2200      	movs	r2, #0
 8000efe:	619a      	str	r2, [r3, #24]
    hdma_adc.Init.Priority = DMA_PRIORITY_LOW;
 8000f00:	4b0c      	ldr	r3, [pc, #48]	; (8000f34 <HAL_ADC_MspInit+0xdc>)
 8000f02:	2200      	movs	r2, #0
 8000f04:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc) != HAL_OK)
 8000f06:	4b0b      	ldr	r3, [pc, #44]	; (8000f34 <HAL_ADC_MspInit+0xdc>)
 8000f08:	0018      	movs	r0, r3
 8000f0a:	f000 fbe3 	bl	80016d4 <HAL_DMA_Init>
 8000f0e:	1e03      	subs	r3, r0, #0
 8000f10:	d001      	beq.n	8000f16 <HAL_ADC_MspInit+0xbe>
    {
      Error_Handler();
 8000f12:	f7ff ff77 	bl	8000e04 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc);
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	4a06      	ldr	r2, [pc, #24]	; (8000f34 <HAL_ADC_MspInit+0xdc>)
 8000f1a:	631a      	str	r2, [r3, #48]	; 0x30
 8000f1c:	4b05      	ldr	r3, [pc, #20]	; (8000f34 <HAL_ADC_MspInit+0xdc>)
 8000f1e:	687a      	ldr	r2, [r7, #4]
 8000f20:	625a      	str	r2, [r3, #36]	; 0x24
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8000f22:	46c0      	nop			; (mov r8, r8)
 8000f24:	46bd      	mov	sp, r7
 8000f26:	b00b      	add	sp, #44	; 0x2c
 8000f28:	bd90      	pop	{r4, r7, pc}
 8000f2a:	46c0      	nop			; (mov r8, r8)
 8000f2c:	40012400 	.word	0x40012400
 8000f30:	40021000 	.word	0x40021000
 8000f34:	20000068 	.word	0x20000068
 8000f38:	40020008 	.word	0x40020008

08000f3c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000f40:	e7fe      	b.n	8000f40 <NMI_Handler+0x4>

08000f42 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f42:	b580      	push	{r7, lr}
 8000f44:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f46:	e7fe      	b.n	8000f46 <HardFault_Handler+0x4>

08000f48 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000f4c:	46c0      	nop			; (mov r8, r8)
 8000f4e:	46bd      	mov	sp, r7
 8000f50:	bd80      	pop	{r7, pc}

08000f52 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000f52:	b580      	push	{r7, lr}
 8000f54:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000f56:	46c0      	nop			; (mov r8, r8)
 8000f58:	46bd      	mov	sp, r7
 8000f5a:	bd80      	pop	{r7, pc}

08000f5c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000f60:	f000 f888 	bl	8001074 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000f64:	46c0      	nop			; (mov r8, r8)
 8000f66:	46bd      	mov	sp, r7
 8000f68:	bd80      	pop	{r7, pc}
	...

08000f6c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc);
 8000f70:	4b03      	ldr	r3, [pc, #12]	; (8000f80 <DMA1_Channel1_IRQHandler+0x14>)
 8000f72:	0018      	movs	r0, r3
 8000f74:	f000 fbf6 	bl	8001764 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8000f78:	46c0      	nop			; (mov r8, r8)
 8000f7a:	46bd      	mov	sp, r7
 8000f7c:	bd80      	pop	{r7, pc}
 8000f7e:	46c0      	nop			; (mov r8, r8)
 8000f80:	20000068 	.word	0x20000068

08000f84 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000f84:	b580      	push	{r7, lr}
 8000f86:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8000f88:	46c0      	nop			; (mov r8, r8)
 8000f8a:	46bd      	mov	sp, r7
 8000f8c:	bd80      	pop	{r7, pc}
	...

08000f90 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000f90:	480d      	ldr	r0, [pc, #52]	; (8000fc8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000f92:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000f94:	f7ff fff6 	bl	8000f84 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000f98:	480c      	ldr	r0, [pc, #48]	; (8000fcc <LoopForever+0x6>)
  ldr r1, =_edata
 8000f9a:	490d      	ldr	r1, [pc, #52]	; (8000fd0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000f9c:	4a0d      	ldr	r2, [pc, #52]	; (8000fd4 <LoopForever+0xe>)
  movs r3, #0
 8000f9e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000fa0:	e002      	b.n	8000fa8 <LoopCopyDataInit>

08000fa2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000fa2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000fa4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000fa6:	3304      	adds	r3, #4

08000fa8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000fa8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000faa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000fac:	d3f9      	bcc.n	8000fa2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000fae:	4a0a      	ldr	r2, [pc, #40]	; (8000fd8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000fb0:	4c0a      	ldr	r4, [pc, #40]	; (8000fdc <LoopForever+0x16>)
  movs r3, #0
 8000fb2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000fb4:	e001      	b.n	8000fba <LoopFillZerobss>

08000fb6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000fb6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000fb8:	3204      	adds	r2, #4

08000fba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000fba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000fbc:	d3fb      	bcc.n	8000fb6 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000fbe:	f001 fa5b 	bl	8002478 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000fc2:	f7ff fde3 	bl	8000b8c <main>

08000fc6 <LoopForever>:

LoopForever:
    b LoopForever
 8000fc6:	e7fe      	b.n	8000fc6 <LoopForever>
  ldr   r0, =_estack
 8000fc8:	20001000 	.word	0x20001000
  ldr r0, =_sdata
 8000fcc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000fd0:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000fd4:	08002560 	.word	0x08002560
  ldr r2, =_sbss
 8000fd8:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000fdc:	200000b8 	.word	0x200000b8

08000fe0 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000fe0:	e7fe      	b.n	8000fe0 <ADC1_IRQHandler>
	...

08000fe4 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000fe8:	4b07      	ldr	r3, [pc, #28]	; (8001008 <HAL_Init+0x24>)
 8000fea:	681a      	ldr	r2, [r3, #0]
 8000fec:	4b06      	ldr	r3, [pc, #24]	; (8001008 <HAL_Init+0x24>)
 8000fee:	2110      	movs	r1, #16
 8000ff0:	430a      	orrs	r2, r1
 8000ff2:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8000ff4:	2003      	movs	r0, #3
 8000ff6:	f000 f809 	bl	800100c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000ffa:	f7ff ff09 	bl	8000e10 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000ffe:	2300      	movs	r3, #0
}
 8001000:	0018      	movs	r0, r3
 8001002:	46bd      	mov	sp, r7
 8001004:	bd80      	pop	{r7, pc}
 8001006:	46c0      	nop			; (mov r8, r8)
 8001008:	40022000 	.word	0x40022000

0800100c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800100c:	b590      	push	{r4, r7, lr}
 800100e:	b083      	sub	sp, #12
 8001010:	af00      	add	r7, sp, #0
 8001012:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001014:	4b14      	ldr	r3, [pc, #80]	; (8001068 <HAL_InitTick+0x5c>)
 8001016:	681c      	ldr	r4, [r3, #0]
 8001018:	4b14      	ldr	r3, [pc, #80]	; (800106c <HAL_InitTick+0x60>)
 800101a:	781b      	ldrb	r3, [r3, #0]
 800101c:	0019      	movs	r1, r3
 800101e:	23fa      	movs	r3, #250	; 0xfa
 8001020:	0098      	lsls	r0, r3, #2
 8001022:	f7ff f871 	bl	8000108 <__udivsi3>
 8001026:	0003      	movs	r3, r0
 8001028:	0019      	movs	r1, r3
 800102a:	0020      	movs	r0, r4
 800102c:	f7ff f86c 	bl	8000108 <__udivsi3>
 8001030:	0003      	movs	r3, r0
 8001032:	0018      	movs	r0, r3
 8001034:	f000 fb41 	bl	80016ba <HAL_SYSTICK_Config>
 8001038:	1e03      	subs	r3, r0, #0
 800103a:	d001      	beq.n	8001040 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 800103c:	2301      	movs	r3, #1
 800103e:	e00f      	b.n	8001060 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	2b03      	cmp	r3, #3
 8001044:	d80b      	bhi.n	800105e <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001046:	6879      	ldr	r1, [r7, #4]
 8001048:	2301      	movs	r3, #1
 800104a:	425b      	negs	r3, r3
 800104c:	2200      	movs	r2, #0
 800104e:	0018      	movs	r0, r3
 8001050:	f000 fb0e 	bl	8001670 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001054:	4b06      	ldr	r3, [pc, #24]	; (8001070 <HAL_InitTick+0x64>)
 8001056:	687a      	ldr	r2, [r7, #4]
 8001058:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 800105a:	2300      	movs	r3, #0
 800105c:	e000      	b.n	8001060 <HAL_InitTick+0x54>
    return HAL_ERROR;
 800105e:	2301      	movs	r3, #1
}
 8001060:	0018      	movs	r0, r3
 8001062:	46bd      	mov	sp, r7
 8001064:	b003      	add	sp, #12
 8001066:	bd90      	pop	{r4, r7, pc}
 8001068:	20000000 	.word	0x20000000
 800106c:	20000008 	.word	0x20000008
 8001070:	20000004 	.word	0x20000004

08001074 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001074:	b580      	push	{r7, lr}
 8001076:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001078:	4b05      	ldr	r3, [pc, #20]	; (8001090 <HAL_IncTick+0x1c>)
 800107a:	781b      	ldrb	r3, [r3, #0]
 800107c:	001a      	movs	r2, r3
 800107e:	4b05      	ldr	r3, [pc, #20]	; (8001094 <HAL_IncTick+0x20>)
 8001080:	681b      	ldr	r3, [r3, #0]
 8001082:	18d2      	adds	r2, r2, r3
 8001084:	4b03      	ldr	r3, [pc, #12]	; (8001094 <HAL_IncTick+0x20>)
 8001086:	601a      	str	r2, [r3, #0]
}
 8001088:	46c0      	nop			; (mov r8, r8)
 800108a:	46bd      	mov	sp, r7
 800108c:	bd80      	pop	{r7, pc}
 800108e:	46c0      	nop			; (mov r8, r8)
 8001090:	20000008 	.word	0x20000008
 8001094:	200000b4 	.word	0x200000b4

08001098 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001098:	b580      	push	{r7, lr}
 800109a:	af00      	add	r7, sp, #0
  return uwTick;
 800109c:	4b02      	ldr	r3, [pc, #8]	; (80010a8 <HAL_GetTick+0x10>)
 800109e:	681b      	ldr	r3, [r3, #0]
}
 80010a0:	0018      	movs	r0, r3
 80010a2:	46bd      	mov	sp, r7
 80010a4:	bd80      	pop	{r7, pc}
 80010a6:	46c0      	nop			; (mov r8, r8)
 80010a8:	200000b4 	.word	0x200000b4

080010ac <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	b084      	sub	sp, #16
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80010b4:	230f      	movs	r3, #15
 80010b6:	18fb      	adds	r3, r7, r3
 80010b8:	2200      	movs	r2, #0
 80010ba:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0U;
 80010bc:	2300      	movs	r3, #0
 80010be:	60bb      	str	r3, [r7, #8]

  /* Check ADC handle */
  if(hadc == NULL)
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	d101      	bne.n	80010ca <HAL_ADC_Init+0x1e>
  {
    return HAL_ERROR;
 80010c6:	2301      	movs	r3, #1
 80010c8:	e125      	b.n	8001316 <HAL_ADC_Init+0x26a>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	d10a      	bne.n	80010e8 <HAL_ADC_Init+0x3c>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	2200      	movs	r2, #0
 80010d6:	63da      	str	r2, [r3, #60]	; 0x3c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	2234      	movs	r2, #52	; 0x34
 80010dc:	2100      	movs	r1, #0
 80010de:	5499      	strb	r1, [r3, r2]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	0018      	movs	r0, r3
 80010e4:	f7ff feb8 	bl	8000e58 <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */ 
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80010ec:	2210      	movs	r2, #16
 80010ee:	4013      	ands	r3, r2
 80010f0:	d000      	beq.n	80010f4 <HAL_ADC_Init+0x48>
 80010f2:	e103      	b.n	80012fc <HAL_ADC_Init+0x250>
 80010f4:	230f      	movs	r3, #15
 80010f6:	18fb      	adds	r3, r7, r3
 80010f8:	781b      	ldrb	r3, [r3, #0]
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	d000      	beq.n	8001100 <HAL_ADC_Init+0x54>
 80010fe:	e0fd      	b.n	80012fc <HAL_ADC_Init+0x250>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	689b      	ldr	r3, [r3, #8]
 8001106:	2204      	movs	r2, #4
 8001108:	4013      	ands	r3, r2
      (tmp_hal_status == HAL_OK)                                &&
 800110a:	d000      	beq.n	800110e <HAL_ADC_Init+0x62>
 800110c:	e0f6      	b.n	80012fc <HAL_ADC_Init+0x250>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001112:	4a83      	ldr	r2, [pc, #524]	; (8001320 <HAL_ADC_Init+0x274>)
 8001114:	4013      	ands	r3, r2
 8001116:	2202      	movs	r2, #2
 8001118:	431a      	orrs	r2, r3
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	639a      	str	r2, [r3, #56]	; 0x38
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - ADC clock mode                                                      */
    /*  - ADC clock prescaler                                                 */
    /*  - ADC resolution                                                      */
    if (ADC_IS_ENABLE(hadc) == RESET)
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	689b      	ldr	r3, [r3, #8]
 8001124:	2203      	movs	r2, #3
 8001126:	4013      	ands	r3, r2
 8001128:	2b01      	cmp	r3, #1
 800112a:	d112      	bne.n	8001152 <HAL_ADC_Init+0xa6>
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	2201      	movs	r2, #1
 8001134:	4013      	ands	r3, r2
 8001136:	2b01      	cmp	r3, #1
 8001138:	d009      	beq.n	800114e <HAL_ADC_Init+0xa2>
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	681b      	ldr	r3, [r3, #0]
 800113e:	68da      	ldr	r2, [r3, #12]
 8001140:	2380      	movs	r3, #128	; 0x80
 8001142:	021b      	lsls	r3, r3, #8
 8001144:	401a      	ands	r2, r3
 8001146:	2380      	movs	r3, #128	; 0x80
 8001148:	021b      	lsls	r3, r3, #8
 800114a:	429a      	cmp	r2, r3
 800114c:	d101      	bne.n	8001152 <HAL_ADC_Init+0xa6>
 800114e:	2301      	movs	r3, #1
 8001150:	e000      	b.n	8001154 <HAL_ADC_Init+0xa8>
 8001152:	2300      	movs	r3, #0
 8001154:	2b00      	cmp	r3, #0
 8001156:	d116      	bne.n	8001186 <HAL_ADC_Init+0xda>
      /* parameters):                                                         */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() )                              */
     
      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	68db      	ldr	r3, [r3, #12]
 800115e:	2218      	movs	r2, #24
 8001160:	4393      	bics	r3, r2
 8001162:	0019      	movs	r1, r3
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	689a      	ldr	r2, [r3, #8]
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	430a      	orrs	r2, r1
 800116e:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_RES        ,
                 hadc->Init.Resolution );
      
      /* Configuration of ADC clock mode: clock source AHB or HSI with        */
      /* selectable prescaler                                                 */
      MODIFY_REG(hadc->Instance->CFGR2    ,
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	691b      	ldr	r3, [r3, #16]
 8001176:	009b      	lsls	r3, r3, #2
 8001178:	0899      	lsrs	r1, r3, #2
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	685a      	ldr	r2, [r3, #4]
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	430a      	orrs	r2, r1
 8001184:	611a      	str	r2, [r3, #16]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	68da      	ldr	r2, [r3, #12]
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	4964      	ldr	r1, [pc, #400]	; (8001324 <HAL_ADC_Init+0x278>)
 8001192:	400a      	ands	r2, r1
 8001194:	60da      	str	r2, [r3, #12]
                                ADC_CFGR1_EXTEN   |
                                ADC_CFGR1_ALIGN   |
                                ADC_CFGR1_SCANDIR |
                                ADC_CFGR1_DMACFG   );

    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	7e1b      	ldrb	r3, [r3, #24]
 800119a:	039a      	lsls	r2, r3, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	7e5b      	ldrb	r3, [r3, #25]
 80011a0:	03db      	lsls	r3, r3, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80011a2:	431a      	orrs	r2, r3
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	7e9b      	ldrb	r3, [r3, #26]
 80011a8:	035b      	lsls	r3, r3, #13
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 80011aa:	431a      	orrs	r2, r3
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80011b0:	2b01      	cmp	r3, #1
 80011b2:	d002      	beq.n	80011ba <HAL_ADC_Init+0x10e>
 80011b4:	2380      	movs	r3, #128	; 0x80
 80011b6:	015b      	lsls	r3, r3, #5
 80011b8:	e000      	b.n	80011bc <HAL_ADC_Init+0x110>
 80011ba:	2300      	movs	r3, #0
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 80011bc:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                             |
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	68db      	ldr	r3, [r3, #12]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 80011c2:	431a      	orrs	r2, r3
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	691b      	ldr	r3, [r3, #16]
 80011c8:	2b02      	cmp	r3, #2
 80011ca:	d101      	bne.n	80011d0 <HAL_ADC_Init+0x124>
 80011cc:	2304      	movs	r3, #4
 80011ce:	e000      	b.n	80011d2 <HAL_ADC_Init+0x126>
 80011d0:	2300      	movs	r3, #0
                 hadc->Init.DataAlign                                             |
 80011d2:	431a      	orrs	r2, r3
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	2124      	movs	r1, #36	; 0x24
 80011d8:	5c5b      	ldrb	r3, [r3, r1]
 80011da:	005b      	lsls	r3, r3, #1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 80011dc:	4313      	orrs	r3, r2
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80011de:	68ba      	ldr	r2, [r7, #8]
 80011e0:	4313      	orrs	r3, r2
 80011e2:	60bb      	str	r3, [r7, #8]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	7edb      	ldrb	r3, [r3, #27]
 80011e8:	2b01      	cmp	r3, #1
 80011ea:	d115      	bne.n	8001218 <HAL_ADC_Init+0x16c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	7e9b      	ldrb	r3, [r3, #26]
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d105      	bne.n	8001200 <HAL_ADC_Init+0x154>
      {
        /* Enable the selected ADC group regular discontinuous mode */
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 80011f4:	68bb      	ldr	r3, [r7, #8]
 80011f6:	2280      	movs	r2, #128	; 0x80
 80011f8:	0252      	lsls	r2, r2, #9
 80011fa:	4313      	orrs	r3, r2
 80011fc:	60bb      	str	r3, [r7, #8]
 80011fe:	e00b      	b.n	8001218 <HAL_ADC_Init+0x16c>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001204:	2220      	movs	r2, #32
 8001206:	431a      	orrs	r2, r3
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	639a      	str	r2, [r3, #56]	; 0x38
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001210:	2201      	movs	r2, #1
 8001212:	431a      	orrs	r2, r3
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	63da      	str	r2, [r3, #60]	; 0x3c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	69da      	ldr	r2, [r3, #28]
 800121c:	23c2      	movs	r3, #194	; 0xc2
 800121e:	33ff      	adds	r3, #255	; 0xff
 8001220:	429a      	cmp	r2, r3
 8001222:	d007      	beq.n	8001234 <HAL_ADC_Init+0x188>
    {
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	69da      	ldr	r2, [r3, #28]
                    hadc->Init.ExternalTrigConvEdge );
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	6a1b      	ldr	r3, [r3, #32]
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 800122c:	4313      	orrs	r3, r2
 800122e:	68ba      	ldr	r2, [r7, #8]
 8001230:	4313      	orrs	r3, r2
 8001232:	60bb      	str	r3, [r7, #8]
    }
    
    /* Update ADC configuration register with previous settings */
    hadc->Instance->CFGR1 |= tmpCFGR1;
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	68d9      	ldr	r1, [r3, #12]
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	68ba      	ldr	r2, [r7, #8]
 8001240:	430a      	orrs	r2, r1
 8001242:	60da      	str	r2, [r3, #12]
    /* Management of parameters "SamplingTimeCommon" and "SamplingTime"       */
    /* (obsolete): sampling time set in this function if parameter            */
    /*  "SamplingTimeCommon" has been set to a valid sampling time.           */
    /* Otherwise, sampling time is set into ADC channel initialization        */
    /* structure with parameter "SamplingTime" (obsolete).                    */
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001248:	2380      	movs	r3, #128	; 0x80
 800124a:	055b      	lsls	r3, r3, #21
 800124c:	429a      	cmp	r2, r3
 800124e:	d01b      	beq.n	8001288 <HAL_ADC_Init+0x1dc>
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001254:	2b01      	cmp	r3, #1
 8001256:	d017      	beq.n	8001288 <HAL_ADC_Init+0x1dc>
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800125c:	2b02      	cmp	r3, #2
 800125e:	d013      	beq.n	8001288 <HAL_ADC_Init+0x1dc>
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001264:	2b03      	cmp	r3, #3
 8001266:	d00f      	beq.n	8001288 <HAL_ADC_Init+0x1dc>
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800126c:	2b04      	cmp	r3, #4
 800126e:	d00b      	beq.n	8001288 <HAL_ADC_Init+0x1dc>
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001274:	2b05      	cmp	r3, #5
 8001276:	d007      	beq.n	8001288 <HAL_ADC_Init+0x1dc>
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800127c:	2b06      	cmp	r3, #6
 800127e:	d003      	beq.n	8001288 <HAL_ADC_Init+0x1dc>
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001284:	2b07      	cmp	r3, #7
 8001286:	d112      	bne.n	80012ae <HAL_ADC_Init+0x202>
    {
      /* Channel sampling time configuration */
      /* Clear the old sample time */
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	695a      	ldr	r2, [r3, #20]
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	2107      	movs	r1, #7
 8001294:	438a      	bics	r2, r1
 8001296:	615a      	str	r2, [r3, #20]
      
      /* Set the new sample time */
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	6959      	ldr	r1, [r3, #20]
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80012a2:	2207      	movs	r2, #7
 80012a4:	401a      	ands	r2, r3
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	430a      	orrs	r2, r1
 80012ac:	615a      	str	r2, [r3, #20]
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	68db      	ldr	r3, [r3, #12]
 80012b4:	4a1c      	ldr	r2, [pc, #112]	; (8001328 <HAL_ADC_Init+0x27c>)
 80012b6:	4013      	ands	r3, r2
 80012b8:	68ba      	ldr	r2, [r7, #8]
 80012ba:	429a      	cmp	r2, r3
 80012bc:	d10b      	bne.n	80012d6 <HAL_ADC_Init+0x22a>
         == tmpCFGR1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	2200      	movs	r2, #0
 80012c2:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80012c8:	2203      	movs	r2, #3
 80012ca:	4393      	bics	r3, r2
 80012cc:	2201      	movs	r2, #1
 80012ce:	431a      	orrs	r2, r3
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	639a      	str	r2, [r3, #56]	; 0x38
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 80012d4:	e01c      	b.n	8001310 <HAL_ADC_Init+0x264>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80012da:	2212      	movs	r2, #18
 80012dc:	4393      	bics	r3, r2
 80012de:	2210      	movs	r2, #16
 80012e0:	431a      	orrs	r2, r3
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80012ea:	2201      	movs	r2, #1
 80012ec:	431a      	orrs	r2, r3
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	63da      	str	r2, [r3, #60]	; 0x3c
      
      tmp_hal_status = HAL_ERROR;
 80012f2:	230f      	movs	r3, #15
 80012f4:	18fb      	adds	r3, r7, r3
 80012f6:	2201      	movs	r2, #1
 80012f8:	701a      	strb	r2, [r3, #0]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 80012fa:	e009      	b.n	8001310 <HAL_ADC_Init+0x264>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001300:	2210      	movs	r2, #16
 8001302:	431a      	orrs	r2, r3
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	639a      	str	r2, [r3, #56]	; 0x38
        
    tmp_hal_status = HAL_ERROR;
 8001308:	230f      	movs	r3, #15
 800130a:	18fb      	adds	r3, r7, r3
 800130c:	2201      	movs	r2, #1
 800130e:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001310:	230f      	movs	r3, #15
 8001312:	18fb      	adds	r3, r7, r3
 8001314:	781b      	ldrb	r3, [r3, #0]
}
 8001316:	0018      	movs	r0, r3
 8001318:	46bd      	mov	sp, r7
 800131a:	b004      	add	sp, #16
 800131c:	bd80      	pop	{r7, pc}
 800131e:	46c0      	nop			; (mov r8, r8)
 8001320:	fffffefd 	.word	0xfffffefd
 8001324:	fffe0219 	.word	0xfffe0219
 8001328:	833fffe7 	.word	0x833fffe7

0800132c <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 800132c:	b580      	push	{r7, lr}
 800132e:	b084      	sub	sp, #16
 8001330:	af00      	add	r7, sp, #0
 8001332:	6078      	str	r0, [r7, #4]
 8001334:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001336:	230f      	movs	r3, #15
 8001338:	18fb      	adds	r3, r7, r3
 800133a:	2200      	movs	r2, #0
 800133c:	701a      	strb	r2, [r3, #0]
  __IO uint32_t wait_loop_index = 0U;
 800133e:	2300      	movs	r3, #0
 8001340:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));
  
  if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001346:	2380      	movs	r3, #128	; 0x80
 8001348:	055b      	lsls	r3, r3, #21
 800134a:	429a      	cmp	r2, r3
 800134c:	d011      	beq.n	8001372 <HAL_ADC_ConfigChannel+0x46>
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001352:	2b01      	cmp	r3, #1
 8001354:	d00d      	beq.n	8001372 <HAL_ADC_ConfigChannel+0x46>
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800135a:	2b02      	cmp	r3, #2
 800135c:	d009      	beq.n	8001372 <HAL_ADC_ConfigChannel+0x46>
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001362:	2b03      	cmp	r3, #3
 8001364:	d005      	beq.n	8001372 <HAL_ADC_ConfigChannel+0x46>
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800136a:	2b04      	cmp	r3, #4
 800136c:	d001      	beq.n	8001372 <HAL_ADC_ConfigChannel+0x46>
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  {
    assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	2234      	movs	r2, #52	; 0x34
 8001376:	5c9b      	ldrb	r3, [r3, r2]
 8001378:	2b01      	cmp	r3, #1
 800137a:	d101      	bne.n	8001380 <HAL_ADC_ConfigChannel+0x54>
 800137c:	2302      	movs	r3, #2
 800137e:	e0bb      	b.n	80014f8 <HAL_ADC_ConfigChannel+0x1cc>
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	2234      	movs	r2, #52	; 0x34
 8001384:	2101      	movs	r1, #1
 8001386:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	689b      	ldr	r3, [r3, #8]
 800138e:	2204      	movs	r2, #4
 8001390:	4013      	ands	r3, r2
 8001392:	d000      	beq.n	8001396 <HAL_ADC_ConfigChannel+0x6a>
 8001394:	e09f      	b.n	80014d6 <HAL_ADC_ConfigChannel+0x1aa>
  {
    /* Configure channel: depending on rank setting, add it or remove it from */
    /* ADC conversion sequencer.                                              */
    if (sConfig->Rank != ADC_RANK_NONE)
 8001396:	683b      	ldr	r3, [r7, #0]
 8001398:	685b      	ldr	r3, [r3, #4]
 800139a:	4a59      	ldr	r2, [pc, #356]	; (8001500 <HAL_ADC_ConfigChannel+0x1d4>)
 800139c:	4293      	cmp	r3, r2
 800139e:	d100      	bne.n	80013a2 <HAL_ADC_ConfigChannel+0x76>
 80013a0:	e077      	b.n	8001492 <HAL_ADC_ConfigChannel+0x166>
    {
      /* Regular sequence configuration */
      /* Set the channel selection register from the selected channel */
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	6a99      	ldr	r1, [r3, #40]	; 0x28
 80013a8:	683b      	ldr	r3, [r7, #0]
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	2201      	movs	r2, #1
 80013ae:	409a      	lsls	r2, r3
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	430a      	orrs	r2, r1
 80013b6:	629a      	str	r2, [r3, #40]	; 0x28
      /* Channel sampling time configuration */
      /* Management of parameters "SamplingTimeCommon" and "SamplingTime"     */
      /* (obsolete): sampling time set in this function with                  */
      /* parameter "SamplingTime" (obsolete) only if not already set into     */
      /* ADC initialization structure with parameter "SamplingTimeCommon".    */
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80013bc:	2380      	movs	r3, #128	; 0x80
 80013be:	055b      	lsls	r3, r3, #21
 80013c0:	429a      	cmp	r2, r3
 80013c2:	d037      	beq.n	8001434 <HAL_ADC_ConfigChannel+0x108>
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80013c8:	2b01      	cmp	r3, #1
 80013ca:	d033      	beq.n	8001434 <HAL_ADC_ConfigChannel+0x108>
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80013d0:	2b02      	cmp	r3, #2
 80013d2:	d02f      	beq.n	8001434 <HAL_ADC_ConfigChannel+0x108>
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80013d8:	2b03      	cmp	r3, #3
 80013da:	d02b      	beq.n	8001434 <HAL_ADC_ConfigChannel+0x108>
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80013e0:	2b04      	cmp	r3, #4
 80013e2:	d027      	beq.n	8001434 <HAL_ADC_ConfigChannel+0x108>
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80013e8:	2b05      	cmp	r3, #5
 80013ea:	d023      	beq.n	8001434 <HAL_ADC_ConfigChannel+0x108>
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80013f0:	2b06      	cmp	r3, #6
 80013f2:	d01f      	beq.n	8001434 <HAL_ADC_ConfigChannel+0x108>
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80013f8:	2b07      	cmp	r3, #7
 80013fa:	d01b      	beq.n	8001434 <HAL_ADC_ConfigChannel+0x108>
      {
        /* Modify sampling time if needed (not needed in case of recurrence */
        /* for several channels programmed consecutively into the sequencer)  */
        if (sConfig->SamplingTime != ADC_GET_SAMPLINGTIME(hadc))
 80013fc:	683b      	ldr	r3, [r7, #0]
 80013fe:	689a      	ldr	r2, [r3, #8]
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	695b      	ldr	r3, [r3, #20]
 8001406:	2107      	movs	r1, #7
 8001408:	400b      	ands	r3, r1
 800140a:	429a      	cmp	r2, r3
 800140c:	d012      	beq.n	8001434 <HAL_ADC_ConfigChannel+0x108>
        {
          /* Channel sampling time configuration */
          /* Clear the old sample time */
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	695a      	ldr	r2, [r3, #20]
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	2107      	movs	r1, #7
 800141a:	438a      	bics	r2, r1
 800141c:	615a      	str	r2, [r3, #20]
          
          /* Set the new sample time */
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	6959      	ldr	r1, [r3, #20]
 8001424:	683b      	ldr	r3, [r7, #0]
 8001426:	689b      	ldr	r3, [r3, #8]
 8001428:	2207      	movs	r2, #7
 800142a:	401a      	ands	r2, r3
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	430a      	orrs	r2, r1
 8001432:	615a      	str	r2, [r3, #20]
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8001434:	683b      	ldr	r3, [r7, #0]
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	2b10      	cmp	r3, #16
 800143a:	d003      	beq.n	8001444 <HAL_ADC_ConfigChannel+0x118>
 800143c:	683b      	ldr	r3, [r7, #0]
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	2b11      	cmp	r3, #17
 8001442:	d152      	bne.n	80014ea <HAL_ADC_ConfigChannel+0x1be>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path. */
        /* If Channel_17 is selected, enable VREFINT measurement path. */
        /* If Channel_18 is selected, enable VBAT measurement path. */
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8001444:	4b2f      	ldr	r3, [pc, #188]	; (8001504 <HAL_ADC_ConfigChannel+0x1d8>)
 8001446:	6819      	ldr	r1, [r3, #0]
 8001448:	683b      	ldr	r3, [r7, #0]
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	2b10      	cmp	r3, #16
 800144e:	d102      	bne.n	8001456 <HAL_ADC_ConfigChannel+0x12a>
 8001450:	2380      	movs	r3, #128	; 0x80
 8001452:	041b      	lsls	r3, r3, #16
 8001454:	e001      	b.n	800145a <HAL_ADC_ConfigChannel+0x12e>
 8001456:	2380      	movs	r3, #128	; 0x80
 8001458:	03db      	lsls	r3, r3, #15
 800145a:	4a2a      	ldr	r2, [pc, #168]	; (8001504 <HAL_ADC_ConfigChannel+0x1d8>)
 800145c:	430b      	orrs	r3, r1
 800145e:	6013      	str	r3, [r2, #0]
        
        /* If Temp. sensor is selected, wait for stabilization delay */
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001460:	683b      	ldr	r3, [r7, #0]
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	2b10      	cmp	r3, #16
 8001466:	d140      	bne.n	80014ea <HAL_ADC_ConfigChannel+0x1be>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001468:	4b27      	ldr	r3, [pc, #156]	; (8001508 <HAL_ADC_ConfigChannel+0x1dc>)
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	4927      	ldr	r1, [pc, #156]	; (800150c <HAL_ADC_ConfigChannel+0x1e0>)
 800146e:	0018      	movs	r0, r3
 8001470:	f7fe fe4a 	bl	8000108 <__udivsi3>
 8001474:	0003      	movs	r3, r0
 8001476:	001a      	movs	r2, r3
 8001478:	0013      	movs	r3, r2
 800147a:	009b      	lsls	r3, r3, #2
 800147c:	189b      	adds	r3, r3, r2
 800147e:	005b      	lsls	r3, r3, #1
 8001480:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001482:	e002      	b.n	800148a <HAL_ADC_ConfigChannel+0x15e>
          {
            wait_loop_index--;
 8001484:	68bb      	ldr	r3, [r7, #8]
 8001486:	3b01      	subs	r3, #1
 8001488:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800148a:	68bb      	ldr	r3, [r7, #8]
 800148c:	2b00      	cmp	r3, #0
 800148e:	d1f9      	bne.n	8001484 <HAL_ADC_ConfigChannel+0x158>
 8001490:	e02b      	b.n	80014ea <HAL_ADC_ConfigChannel+0x1be>
    }
    else
    {
      /* Regular sequence configuration */
      /* Reset the channel selection register from the selected channel */
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001498:	683b      	ldr	r3, [r7, #0]
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	2101      	movs	r1, #1
 800149e:	4099      	lsls	r1, r3
 80014a0:	000b      	movs	r3, r1
 80014a2:	43d9      	mvns	r1, r3
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	400a      	ands	r2, r1
 80014aa:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
      /* internal measurement paths disable: If internal channel selected,    */
      /* disable dedicated internal buffers and path.                         */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80014ac:	683b      	ldr	r3, [r7, #0]
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	2b10      	cmp	r3, #16
 80014b2:	d003      	beq.n	80014bc <HAL_ADC_ConfigChannel+0x190>
 80014b4:	683b      	ldr	r3, [r7, #0]
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	2b11      	cmp	r3, #17
 80014ba:	d116      	bne.n	80014ea <HAL_ADC_ConfigChannel+0x1be>
      {
        /* If Channel_16 is selected, disable Temp. sensor measurement path. */
        /* If Channel_17 is selected, disable VREFINT measurement path. */
        /* If Channel_18 is selected, disable VBAT measurement path. */
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 80014bc:	4b11      	ldr	r3, [pc, #68]	; (8001504 <HAL_ADC_ConfigChannel+0x1d8>)
 80014be:	6819      	ldr	r1, [r3, #0]
 80014c0:	683b      	ldr	r3, [r7, #0]
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	2b10      	cmp	r3, #16
 80014c6:	d101      	bne.n	80014cc <HAL_ADC_ConfigChannel+0x1a0>
 80014c8:	4a11      	ldr	r2, [pc, #68]	; (8001510 <HAL_ADC_ConfigChannel+0x1e4>)
 80014ca:	e000      	b.n	80014ce <HAL_ADC_ConfigChannel+0x1a2>
 80014cc:	4a11      	ldr	r2, [pc, #68]	; (8001514 <HAL_ADC_ConfigChannel+0x1e8>)
 80014ce:	4b0d      	ldr	r3, [pc, #52]	; (8001504 <HAL_ADC_ConfigChannel+0x1d8>)
 80014d0:	400a      	ands	r2, r1
 80014d2:	601a      	str	r2, [r3, #0]
 80014d4:	e009      	b.n	80014ea <HAL_ADC_ConfigChannel+0x1be>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80014da:	2220      	movs	r2, #32
 80014dc:	431a      	orrs	r2, r3
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	639a      	str	r2, [r3, #56]	; 0x38
    
    tmp_hal_status = HAL_ERROR;
 80014e2:	230f      	movs	r3, #15
 80014e4:	18fb      	adds	r3, r7, r3
 80014e6:	2201      	movs	r2, #1
 80014e8:	701a      	strb	r2, [r3, #0]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	2234      	movs	r2, #52	; 0x34
 80014ee:	2100      	movs	r1, #0
 80014f0:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 80014f2:	230f      	movs	r3, #15
 80014f4:	18fb      	adds	r3, r7, r3
 80014f6:	781b      	ldrb	r3, [r3, #0]
}
 80014f8:	0018      	movs	r0, r3
 80014fa:	46bd      	mov	sp, r7
 80014fc:	b004      	add	sp, #16
 80014fe:	bd80      	pop	{r7, pc}
 8001500:	00001001 	.word	0x00001001
 8001504:	40012708 	.word	0x40012708
 8001508:	20000000 	.word	0x20000000
 800150c:	000f4240 	.word	0x000f4240
 8001510:	ff7fffff 	.word	0xff7fffff
 8001514:	ffbfffff 	.word	0xffbfffff

08001518 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001518:	b580      	push	{r7, lr}
 800151a:	b082      	sub	sp, #8
 800151c:	af00      	add	r7, sp, #0
 800151e:	0002      	movs	r2, r0
 8001520:	1dfb      	adds	r3, r7, #7
 8001522:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001524:	1dfb      	adds	r3, r7, #7
 8001526:	781b      	ldrb	r3, [r3, #0]
 8001528:	2b7f      	cmp	r3, #127	; 0x7f
 800152a:	d809      	bhi.n	8001540 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800152c:	1dfb      	adds	r3, r7, #7
 800152e:	781b      	ldrb	r3, [r3, #0]
 8001530:	001a      	movs	r2, r3
 8001532:	231f      	movs	r3, #31
 8001534:	401a      	ands	r2, r3
 8001536:	4b04      	ldr	r3, [pc, #16]	; (8001548 <__NVIC_EnableIRQ+0x30>)
 8001538:	2101      	movs	r1, #1
 800153a:	4091      	lsls	r1, r2
 800153c:	000a      	movs	r2, r1
 800153e:	601a      	str	r2, [r3, #0]
  }
}
 8001540:	46c0      	nop			; (mov r8, r8)
 8001542:	46bd      	mov	sp, r7
 8001544:	b002      	add	sp, #8
 8001546:	bd80      	pop	{r7, pc}
 8001548:	e000e100 	.word	0xe000e100

0800154c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800154c:	b590      	push	{r4, r7, lr}
 800154e:	b083      	sub	sp, #12
 8001550:	af00      	add	r7, sp, #0
 8001552:	0002      	movs	r2, r0
 8001554:	6039      	str	r1, [r7, #0]
 8001556:	1dfb      	adds	r3, r7, #7
 8001558:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800155a:	1dfb      	adds	r3, r7, #7
 800155c:	781b      	ldrb	r3, [r3, #0]
 800155e:	2b7f      	cmp	r3, #127	; 0x7f
 8001560:	d828      	bhi.n	80015b4 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001562:	4a2f      	ldr	r2, [pc, #188]	; (8001620 <__NVIC_SetPriority+0xd4>)
 8001564:	1dfb      	adds	r3, r7, #7
 8001566:	781b      	ldrb	r3, [r3, #0]
 8001568:	b25b      	sxtb	r3, r3
 800156a:	089b      	lsrs	r3, r3, #2
 800156c:	33c0      	adds	r3, #192	; 0xc0
 800156e:	009b      	lsls	r3, r3, #2
 8001570:	589b      	ldr	r3, [r3, r2]
 8001572:	1dfa      	adds	r2, r7, #7
 8001574:	7812      	ldrb	r2, [r2, #0]
 8001576:	0011      	movs	r1, r2
 8001578:	2203      	movs	r2, #3
 800157a:	400a      	ands	r2, r1
 800157c:	00d2      	lsls	r2, r2, #3
 800157e:	21ff      	movs	r1, #255	; 0xff
 8001580:	4091      	lsls	r1, r2
 8001582:	000a      	movs	r2, r1
 8001584:	43d2      	mvns	r2, r2
 8001586:	401a      	ands	r2, r3
 8001588:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800158a:	683b      	ldr	r3, [r7, #0]
 800158c:	019b      	lsls	r3, r3, #6
 800158e:	22ff      	movs	r2, #255	; 0xff
 8001590:	401a      	ands	r2, r3
 8001592:	1dfb      	adds	r3, r7, #7
 8001594:	781b      	ldrb	r3, [r3, #0]
 8001596:	0018      	movs	r0, r3
 8001598:	2303      	movs	r3, #3
 800159a:	4003      	ands	r3, r0
 800159c:	00db      	lsls	r3, r3, #3
 800159e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80015a0:	481f      	ldr	r0, [pc, #124]	; (8001620 <__NVIC_SetPriority+0xd4>)
 80015a2:	1dfb      	adds	r3, r7, #7
 80015a4:	781b      	ldrb	r3, [r3, #0]
 80015a6:	b25b      	sxtb	r3, r3
 80015a8:	089b      	lsrs	r3, r3, #2
 80015aa:	430a      	orrs	r2, r1
 80015ac:	33c0      	adds	r3, #192	; 0xc0
 80015ae:	009b      	lsls	r3, r3, #2
 80015b0:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80015b2:	e031      	b.n	8001618 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80015b4:	4a1b      	ldr	r2, [pc, #108]	; (8001624 <__NVIC_SetPriority+0xd8>)
 80015b6:	1dfb      	adds	r3, r7, #7
 80015b8:	781b      	ldrb	r3, [r3, #0]
 80015ba:	0019      	movs	r1, r3
 80015bc:	230f      	movs	r3, #15
 80015be:	400b      	ands	r3, r1
 80015c0:	3b08      	subs	r3, #8
 80015c2:	089b      	lsrs	r3, r3, #2
 80015c4:	3306      	adds	r3, #6
 80015c6:	009b      	lsls	r3, r3, #2
 80015c8:	18d3      	adds	r3, r2, r3
 80015ca:	3304      	adds	r3, #4
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	1dfa      	adds	r2, r7, #7
 80015d0:	7812      	ldrb	r2, [r2, #0]
 80015d2:	0011      	movs	r1, r2
 80015d4:	2203      	movs	r2, #3
 80015d6:	400a      	ands	r2, r1
 80015d8:	00d2      	lsls	r2, r2, #3
 80015da:	21ff      	movs	r1, #255	; 0xff
 80015dc:	4091      	lsls	r1, r2
 80015de:	000a      	movs	r2, r1
 80015e0:	43d2      	mvns	r2, r2
 80015e2:	401a      	ands	r2, r3
 80015e4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80015e6:	683b      	ldr	r3, [r7, #0]
 80015e8:	019b      	lsls	r3, r3, #6
 80015ea:	22ff      	movs	r2, #255	; 0xff
 80015ec:	401a      	ands	r2, r3
 80015ee:	1dfb      	adds	r3, r7, #7
 80015f0:	781b      	ldrb	r3, [r3, #0]
 80015f2:	0018      	movs	r0, r3
 80015f4:	2303      	movs	r3, #3
 80015f6:	4003      	ands	r3, r0
 80015f8:	00db      	lsls	r3, r3, #3
 80015fa:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80015fc:	4809      	ldr	r0, [pc, #36]	; (8001624 <__NVIC_SetPriority+0xd8>)
 80015fe:	1dfb      	adds	r3, r7, #7
 8001600:	781b      	ldrb	r3, [r3, #0]
 8001602:	001c      	movs	r4, r3
 8001604:	230f      	movs	r3, #15
 8001606:	4023      	ands	r3, r4
 8001608:	3b08      	subs	r3, #8
 800160a:	089b      	lsrs	r3, r3, #2
 800160c:	430a      	orrs	r2, r1
 800160e:	3306      	adds	r3, #6
 8001610:	009b      	lsls	r3, r3, #2
 8001612:	18c3      	adds	r3, r0, r3
 8001614:	3304      	adds	r3, #4
 8001616:	601a      	str	r2, [r3, #0]
}
 8001618:	46c0      	nop			; (mov r8, r8)
 800161a:	46bd      	mov	sp, r7
 800161c:	b003      	add	sp, #12
 800161e:	bd90      	pop	{r4, r7, pc}
 8001620:	e000e100 	.word	0xe000e100
 8001624:	e000ed00 	.word	0xe000ed00

08001628 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001628:	b580      	push	{r7, lr}
 800162a:	b082      	sub	sp, #8
 800162c:	af00      	add	r7, sp, #0
 800162e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	1e5a      	subs	r2, r3, #1
 8001634:	2380      	movs	r3, #128	; 0x80
 8001636:	045b      	lsls	r3, r3, #17
 8001638:	429a      	cmp	r2, r3
 800163a:	d301      	bcc.n	8001640 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 800163c:	2301      	movs	r3, #1
 800163e:	e010      	b.n	8001662 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001640:	4b0a      	ldr	r3, [pc, #40]	; (800166c <SysTick_Config+0x44>)
 8001642:	687a      	ldr	r2, [r7, #4]
 8001644:	3a01      	subs	r2, #1
 8001646:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001648:	2301      	movs	r3, #1
 800164a:	425b      	negs	r3, r3
 800164c:	2103      	movs	r1, #3
 800164e:	0018      	movs	r0, r3
 8001650:	f7ff ff7c 	bl	800154c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001654:	4b05      	ldr	r3, [pc, #20]	; (800166c <SysTick_Config+0x44>)
 8001656:	2200      	movs	r2, #0
 8001658:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800165a:	4b04      	ldr	r3, [pc, #16]	; (800166c <SysTick_Config+0x44>)
 800165c:	2207      	movs	r2, #7
 800165e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001660:	2300      	movs	r3, #0
}
 8001662:	0018      	movs	r0, r3
 8001664:	46bd      	mov	sp, r7
 8001666:	b002      	add	sp, #8
 8001668:	bd80      	pop	{r7, pc}
 800166a:	46c0      	nop			; (mov r8, r8)
 800166c:	e000e010 	.word	0xe000e010

08001670 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001670:	b580      	push	{r7, lr}
 8001672:	b084      	sub	sp, #16
 8001674:	af00      	add	r7, sp, #0
 8001676:	60b9      	str	r1, [r7, #8]
 8001678:	607a      	str	r2, [r7, #4]
 800167a:	210f      	movs	r1, #15
 800167c:	187b      	adds	r3, r7, r1
 800167e:	1c02      	adds	r2, r0, #0
 8001680:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8001682:	68ba      	ldr	r2, [r7, #8]
 8001684:	187b      	adds	r3, r7, r1
 8001686:	781b      	ldrb	r3, [r3, #0]
 8001688:	b25b      	sxtb	r3, r3
 800168a:	0011      	movs	r1, r2
 800168c:	0018      	movs	r0, r3
 800168e:	f7ff ff5d 	bl	800154c <__NVIC_SetPriority>
}
 8001692:	46c0      	nop			; (mov r8, r8)
 8001694:	46bd      	mov	sp, r7
 8001696:	b004      	add	sp, #16
 8001698:	bd80      	pop	{r7, pc}

0800169a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800169a:	b580      	push	{r7, lr}
 800169c:	b082      	sub	sp, #8
 800169e:	af00      	add	r7, sp, #0
 80016a0:	0002      	movs	r2, r0
 80016a2:	1dfb      	adds	r3, r7, #7
 80016a4:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80016a6:	1dfb      	adds	r3, r7, #7
 80016a8:	781b      	ldrb	r3, [r3, #0]
 80016aa:	b25b      	sxtb	r3, r3
 80016ac:	0018      	movs	r0, r3
 80016ae:	f7ff ff33 	bl	8001518 <__NVIC_EnableIRQ>
}
 80016b2:	46c0      	nop			; (mov r8, r8)
 80016b4:	46bd      	mov	sp, r7
 80016b6:	b002      	add	sp, #8
 80016b8:	bd80      	pop	{r7, pc}

080016ba <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80016ba:	b580      	push	{r7, lr}
 80016bc:	b082      	sub	sp, #8
 80016be:	af00      	add	r7, sp, #0
 80016c0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	0018      	movs	r0, r3
 80016c6:	f7ff ffaf 	bl	8001628 <SysTick_Config>
 80016ca:	0003      	movs	r3, r0
}
 80016cc:	0018      	movs	r0, r3
 80016ce:	46bd      	mov	sp, r7
 80016d0:	b002      	add	sp, #8
 80016d2:	bd80      	pop	{r7, pc}

080016d4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80016d4:	b580      	push	{r7, lr}
 80016d6:	b084      	sub	sp, #16
 80016d8:	af00      	add	r7, sp, #0
 80016da:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80016dc:	2300      	movs	r3, #0
 80016de:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if (NULL == hdma)
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d101      	bne.n	80016ea <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80016e6:	2301      	movs	r3, #1
 80016e8:	e036      	b.n	8001758 <HAL_DMA_Init+0x84>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	2221      	movs	r2, #33	; 0x21
 80016ee:	2102      	movs	r1, #2
 80016f0:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80016fa:	68fb      	ldr	r3, [r7, #12]
 80016fc:	4a18      	ldr	r2, [pc, #96]	; (8001760 <HAL_DMA_Init+0x8c>)
 80016fe:	4013      	ands	r3, r2
 8001700:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 800170a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	68db      	ldr	r3, [r3, #12]
 8001710:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001716:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	695b      	ldr	r3, [r3, #20]
 800171c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001722:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	69db      	ldr	r3, [r3, #28]
 8001728:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800172a:	68fa      	ldr	r2, [r7, #12]
 800172c:	4313      	orrs	r3, r2
 800172e:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	68fa      	ldr	r2, [r7, #12]
 8001736:	601a      	str	r2, [r3, #0]

  /* Initialize DmaBaseAddress and ChannelIndex parameters used
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	0018      	movs	r0, r3
 800173c:	f000 f8b4 	bl	80018a8 <DMA_CalcBaseAndBitshift>

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	2200      	movs	r2, #0
 8001744:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	2221      	movs	r2, #33	; 0x21
 800174a:	2101      	movs	r1, #1
 800174c:	5499      	strb	r1, [r3, r2]

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	2220      	movs	r2, #32
 8001752:	2100      	movs	r1, #0
 8001754:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001756:	2300      	movs	r3, #0
}
 8001758:	0018      	movs	r0, r3
 800175a:	46bd      	mov	sp, r7
 800175c:	b004      	add	sp, #16
 800175e:	bd80      	pop	{r7, pc}
 8001760:	ffffc00f 	.word	0xffffc00f

08001764 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001764:	b580      	push	{r7, lr}
 8001766:	b084      	sub	sp, #16
 8001768:	af00      	add	r7, sp, #0
 800176a:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001780:	2204      	movs	r2, #4
 8001782:	409a      	lsls	r2, r3
 8001784:	0013      	movs	r3, r2
 8001786:	68fa      	ldr	r2, [r7, #12]
 8001788:	4013      	ands	r3, r2
 800178a:	d024      	beq.n	80017d6 <HAL_DMA_IRQHandler+0x72>
 800178c:	68bb      	ldr	r3, [r7, #8]
 800178e:	2204      	movs	r2, #4
 8001790:	4013      	ands	r3, r2
 8001792:	d020      	beq.n	80017d6 <HAL_DMA_IRQHandler+0x72>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	2220      	movs	r2, #32
 800179c:	4013      	ands	r3, r2
 800179e:	d107      	bne.n	80017b0 <HAL_DMA_IRQHandler+0x4c>
    {
      /* Disable the half transfer interrupt */
      hdma->Instance->CCR &= ~DMA_IT_HT;
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	681a      	ldr	r2, [r3, #0]
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	2104      	movs	r1, #4
 80017ac:	438a      	bics	r2, r1
 80017ae:	601a      	str	r2, [r3, #0]
    }

    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80017b8:	2104      	movs	r1, #4
 80017ba:	4091      	lsls	r1, r2
 80017bc:	000a      	movs	r2, r1
 80017be:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* State is updated only in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d100      	bne.n	80017ca <HAL_DMA_IRQHandler+0x66>
 80017c8:	e06a      	b.n	80018a0 <HAL_DMA_IRQHandler+0x13c>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80017ce:	687a      	ldr	r2, [r7, #4]
 80017d0:	0010      	movs	r0, r2
 80017d2:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 80017d4:	e064      	b.n	80018a0 <HAL_DMA_IRQHandler+0x13c>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017da:	2202      	movs	r2, #2
 80017dc:	409a      	lsls	r2, r3
 80017de:	0013      	movs	r3, r2
 80017e0:	68fa      	ldr	r2, [r7, #12]
 80017e2:	4013      	ands	r3, r2
 80017e4:	d02b      	beq.n	800183e <HAL_DMA_IRQHandler+0xda>
 80017e6:	68bb      	ldr	r3, [r7, #8]
 80017e8:	2202      	movs	r2, #2
 80017ea:	4013      	ands	r3, r2
 80017ec:	d027      	beq.n	800183e <HAL_DMA_IRQHandler+0xda>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	2220      	movs	r2, #32
 80017f6:	4013      	ands	r3, r2
 80017f8:	d10b      	bne.n	8001812 <HAL_DMA_IRQHandler+0xae>
    {
      /* Disable the transfer complete  & transfer error interrupts */
      /* if the DMA mode is not CIRCULAR */
      hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	681a      	ldr	r2, [r3, #0]
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	210a      	movs	r1, #10
 8001806:	438a      	bics	r2, r1
 8001808:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	2221      	movs	r2, #33	; 0x21
 800180e:	2101      	movs	r1, #1
 8001810:	5499      	strb	r1, [r3, r2]
    }

    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800181a:	2102      	movs	r1, #2
 800181c:	4091      	lsls	r1, r2
 800181e:	000a      	movs	r2, r1
 8001820:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	2220      	movs	r2, #32
 8001826:	2100      	movs	r1, #0
 8001828:	5499      	strb	r1, [r3, r2]

    if (hdma->XferCpltCallback != NULL)
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800182e:	2b00      	cmp	r3, #0
 8001830:	d036      	beq.n	80018a0 <HAL_DMA_IRQHandler+0x13c>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001836:	687a      	ldr	r2, [r7, #4]
 8001838:	0010      	movs	r0, r2
 800183a:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 800183c:	e030      	b.n	80018a0 <HAL_DMA_IRQHandler+0x13c>
    }
  }

  /* Transfer Error Interrupt management ***************************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001842:	2208      	movs	r2, #8
 8001844:	409a      	lsls	r2, r3
 8001846:	0013      	movs	r3, r2
 8001848:	68fa      	ldr	r2, [r7, #12]
 800184a:	4013      	ands	r3, r2
 800184c:	d028      	beq.n	80018a0 <HAL_DMA_IRQHandler+0x13c>
 800184e:	68bb      	ldr	r3, [r7, #8]
 8001850:	2208      	movs	r2, #8
 8001852:	4013      	ands	r3, r2
 8001854:	d024      	beq.n	80018a0 <HAL_DMA_IRQHandler+0x13c>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	681a      	ldr	r2, [r3, #0]
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	210e      	movs	r1, #14
 8001862:	438a      	bics	r2, r1
 8001864:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800186e:	2101      	movs	r1, #1
 8001870:	4091      	lsls	r1, r2
 8001872:	000a      	movs	r2, r1
 8001874:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	2201      	movs	r2, #1
 800187a:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	2221      	movs	r2, #33	; 0x21
 8001880:	2101      	movs	r1, #1
 8001882:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	2220      	movs	r2, #32
 8001888:	2100      	movs	r1, #0
 800188a:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001890:	2b00      	cmp	r3, #0
 8001892:	d005      	beq.n	80018a0 <HAL_DMA_IRQHandler+0x13c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001898:	687a      	ldr	r2, [r7, #4]
 800189a:	0010      	movs	r0, r2
 800189c:	4798      	blx	r3
    }
  }
}
 800189e:	e7ff      	b.n	80018a0 <HAL_DMA_IRQHandler+0x13c>
 80018a0:	46c0      	nop			; (mov r8, r8)
 80018a2:	46bd      	mov	sp, r7
 80018a4:	b004      	add	sp, #16
 80018a6:	bd80      	pop	{r7, pc}

080018a8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80018a8:	b580      	push	{r7, lr}
 80018aa:	b082      	sub	sp, #8
 80018ac:	af00      	add	r7, sp, #0
 80018ae:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	4a08      	ldr	r2, [pc, #32]	; (80018d8 <DMA_CalcBaseAndBitshift+0x30>)
 80018b6:	4694      	mov	ip, r2
 80018b8:	4463      	add	r3, ip
 80018ba:	2114      	movs	r1, #20
 80018bc:	0018      	movs	r0, r3
 80018be:	f7fe fc23 	bl	8000108 <__udivsi3>
 80018c2:	0003      	movs	r3, r0
 80018c4:	009a      	lsls	r2, r3, #2
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	4a03      	ldr	r2, [pc, #12]	; (80018dc <DMA_CalcBaseAndBitshift+0x34>)
 80018ce:	63da      	str	r2, [r3, #60]	; 0x3c
#endif
}
 80018d0:	46c0      	nop			; (mov r8, r8)
 80018d2:	46bd      	mov	sp, r7
 80018d4:	b002      	add	sp, #8
 80018d6:	bd80      	pop	{r7, pc}
 80018d8:	bffdfff8 	.word	0xbffdfff8
 80018dc:	40020000 	.word	0x40020000

080018e0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80018e0:	b580      	push	{r7, lr}
 80018e2:	b086      	sub	sp, #24
 80018e4:	af00      	add	r7, sp, #0
 80018e6:	6078      	str	r0, [r7, #4]
 80018e8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80018ea:	2300      	movs	r3, #0
 80018ec:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80018ee:	e14f      	b.n	8001b90 <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80018f0:	683b      	ldr	r3, [r7, #0]
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	2101      	movs	r1, #1
 80018f6:	697a      	ldr	r2, [r7, #20]
 80018f8:	4091      	lsls	r1, r2
 80018fa:	000a      	movs	r2, r1
 80018fc:	4013      	ands	r3, r2
 80018fe:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001900:	68fb      	ldr	r3, [r7, #12]
 8001902:	2b00      	cmp	r3, #0
 8001904:	d100      	bne.n	8001908 <HAL_GPIO_Init+0x28>
 8001906:	e140      	b.n	8001b8a <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001908:	683b      	ldr	r3, [r7, #0]
 800190a:	685b      	ldr	r3, [r3, #4]
 800190c:	2203      	movs	r2, #3
 800190e:	4013      	ands	r3, r2
 8001910:	2b01      	cmp	r3, #1
 8001912:	d005      	beq.n	8001920 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001914:	683b      	ldr	r3, [r7, #0]
 8001916:	685b      	ldr	r3, [r3, #4]
 8001918:	2203      	movs	r2, #3
 800191a:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800191c:	2b02      	cmp	r3, #2
 800191e:	d130      	bne.n	8001982 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	689b      	ldr	r3, [r3, #8]
 8001924:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001926:	697b      	ldr	r3, [r7, #20]
 8001928:	005b      	lsls	r3, r3, #1
 800192a:	2203      	movs	r2, #3
 800192c:	409a      	lsls	r2, r3
 800192e:	0013      	movs	r3, r2
 8001930:	43da      	mvns	r2, r3
 8001932:	693b      	ldr	r3, [r7, #16]
 8001934:	4013      	ands	r3, r2
 8001936:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001938:	683b      	ldr	r3, [r7, #0]
 800193a:	68da      	ldr	r2, [r3, #12]
 800193c:	697b      	ldr	r3, [r7, #20]
 800193e:	005b      	lsls	r3, r3, #1
 8001940:	409a      	lsls	r2, r3
 8001942:	0013      	movs	r3, r2
 8001944:	693a      	ldr	r2, [r7, #16]
 8001946:	4313      	orrs	r3, r2
 8001948:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	693a      	ldr	r2, [r7, #16]
 800194e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	685b      	ldr	r3, [r3, #4]
 8001954:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001956:	2201      	movs	r2, #1
 8001958:	697b      	ldr	r3, [r7, #20]
 800195a:	409a      	lsls	r2, r3
 800195c:	0013      	movs	r3, r2
 800195e:	43da      	mvns	r2, r3
 8001960:	693b      	ldr	r3, [r7, #16]
 8001962:	4013      	ands	r3, r2
 8001964:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001966:	683b      	ldr	r3, [r7, #0]
 8001968:	685b      	ldr	r3, [r3, #4]
 800196a:	091b      	lsrs	r3, r3, #4
 800196c:	2201      	movs	r2, #1
 800196e:	401a      	ands	r2, r3
 8001970:	697b      	ldr	r3, [r7, #20]
 8001972:	409a      	lsls	r2, r3
 8001974:	0013      	movs	r3, r2
 8001976:	693a      	ldr	r2, [r7, #16]
 8001978:	4313      	orrs	r3, r2
 800197a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	693a      	ldr	r2, [r7, #16]
 8001980:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001982:	683b      	ldr	r3, [r7, #0]
 8001984:	685b      	ldr	r3, [r3, #4]
 8001986:	2203      	movs	r2, #3
 8001988:	4013      	ands	r3, r2
 800198a:	2b03      	cmp	r3, #3
 800198c:	d017      	beq.n	80019be <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	68db      	ldr	r3, [r3, #12]
 8001992:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001994:	697b      	ldr	r3, [r7, #20]
 8001996:	005b      	lsls	r3, r3, #1
 8001998:	2203      	movs	r2, #3
 800199a:	409a      	lsls	r2, r3
 800199c:	0013      	movs	r3, r2
 800199e:	43da      	mvns	r2, r3
 80019a0:	693b      	ldr	r3, [r7, #16]
 80019a2:	4013      	ands	r3, r2
 80019a4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80019a6:	683b      	ldr	r3, [r7, #0]
 80019a8:	689a      	ldr	r2, [r3, #8]
 80019aa:	697b      	ldr	r3, [r7, #20]
 80019ac:	005b      	lsls	r3, r3, #1
 80019ae:	409a      	lsls	r2, r3
 80019b0:	0013      	movs	r3, r2
 80019b2:	693a      	ldr	r2, [r7, #16]
 80019b4:	4313      	orrs	r3, r2
 80019b6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	693a      	ldr	r2, [r7, #16]
 80019bc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80019be:	683b      	ldr	r3, [r7, #0]
 80019c0:	685b      	ldr	r3, [r3, #4]
 80019c2:	2203      	movs	r2, #3
 80019c4:	4013      	ands	r3, r2
 80019c6:	2b02      	cmp	r3, #2
 80019c8:	d123      	bne.n	8001a12 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80019ca:	697b      	ldr	r3, [r7, #20]
 80019cc:	08da      	lsrs	r2, r3, #3
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	3208      	adds	r2, #8
 80019d2:	0092      	lsls	r2, r2, #2
 80019d4:	58d3      	ldr	r3, [r2, r3]
 80019d6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80019d8:	697b      	ldr	r3, [r7, #20]
 80019da:	2207      	movs	r2, #7
 80019dc:	4013      	ands	r3, r2
 80019de:	009b      	lsls	r3, r3, #2
 80019e0:	220f      	movs	r2, #15
 80019e2:	409a      	lsls	r2, r3
 80019e4:	0013      	movs	r3, r2
 80019e6:	43da      	mvns	r2, r3
 80019e8:	693b      	ldr	r3, [r7, #16]
 80019ea:	4013      	ands	r3, r2
 80019ec:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80019ee:	683b      	ldr	r3, [r7, #0]
 80019f0:	691a      	ldr	r2, [r3, #16]
 80019f2:	697b      	ldr	r3, [r7, #20]
 80019f4:	2107      	movs	r1, #7
 80019f6:	400b      	ands	r3, r1
 80019f8:	009b      	lsls	r3, r3, #2
 80019fa:	409a      	lsls	r2, r3
 80019fc:	0013      	movs	r3, r2
 80019fe:	693a      	ldr	r2, [r7, #16]
 8001a00:	4313      	orrs	r3, r2
 8001a02:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001a04:	697b      	ldr	r3, [r7, #20]
 8001a06:	08da      	lsrs	r2, r3, #3
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	3208      	adds	r2, #8
 8001a0c:	0092      	lsls	r2, r2, #2
 8001a0e:	6939      	ldr	r1, [r7, #16]
 8001a10:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001a18:	697b      	ldr	r3, [r7, #20]
 8001a1a:	005b      	lsls	r3, r3, #1
 8001a1c:	2203      	movs	r2, #3
 8001a1e:	409a      	lsls	r2, r3
 8001a20:	0013      	movs	r3, r2
 8001a22:	43da      	mvns	r2, r3
 8001a24:	693b      	ldr	r3, [r7, #16]
 8001a26:	4013      	ands	r3, r2
 8001a28:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001a2a:	683b      	ldr	r3, [r7, #0]
 8001a2c:	685b      	ldr	r3, [r3, #4]
 8001a2e:	2203      	movs	r2, #3
 8001a30:	401a      	ands	r2, r3
 8001a32:	697b      	ldr	r3, [r7, #20]
 8001a34:	005b      	lsls	r3, r3, #1
 8001a36:	409a      	lsls	r2, r3
 8001a38:	0013      	movs	r3, r2
 8001a3a:	693a      	ldr	r2, [r7, #16]
 8001a3c:	4313      	orrs	r3, r2
 8001a3e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	693a      	ldr	r2, [r7, #16]
 8001a44:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001a46:	683b      	ldr	r3, [r7, #0]
 8001a48:	685a      	ldr	r2, [r3, #4]
 8001a4a:	23c0      	movs	r3, #192	; 0xc0
 8001a4c:	029b      	lsls	r3, r3, #10
 8001a4e:	4013      	ands	r3, r2
 8001a50:	d100      	bne.n	8001a54 <HAL_GPIO_Init+0x174>
 8001a52:	e09a      	b.n	8001b8a <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a54:	4b54      	ldr	r3, [pc, #336]	; (8001ba8 <HAL_GPIO_Init+0x2c8>)
 8001a56:	699a      	ldr	r2, [r3, #24]
 8001a58:	4b53      	ldr	r3, [pc, #332]	; (8001ba8 <HAL_GPIO_Init+0x2c8>)
 8001a5a:	2101      	movs	r1, #1
 8001a5c:	430a      	orrs	r2, r1
 8001a5e:	619a      	str	r2, [r3, #24]
 8001a60:	4b51      	ldr	r3, [pc, #324]	; (8001ba8 <HAL_GPIO_Init+0x2c8>)
 8001a62:	699b      	ldr	r3, [r3, #24]
 8001a64:	2201      	movs	r2, #1
 8001a66:	4013      	ands	r3, r2
 8001a68:	60bb      	str	r3, [r7, #8]
 8001a6a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001a6c:	4a4f      	ldr	r2, [pc, #316]	; (8001bac <HAL_GPIO_Init+0x2cc>)
 8001a6e:	697b      	ldr	r3, [r7, #20]
 8001a70:	089b      	lsrs	r3, r3, #2
 8001a72:	3302      	adds	r3, #2
 8001a74:	009b      	lsls	r3, r3, #2
 8001a76:	589b      	ldr	r3, [r3, r2]
 8001a78:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001a7a:	697b      	ldr	r3, [r7, #20]
 8001a7c:	2203      	movs	r2, #3
 8001a7e:	4013      	ands	r3, r2
 8001a80:	009b      	lsls	r3, r3, #2
 8001a82:	220f      	movs	r2, #15
 8001a84:	409a      	lsls	r2, r3
 8001a86:	0013      	movs	r3, r2
 8001a88:	43da      	mvns	r2, r3
 8001a8a:	693b      	ldr	r3, [r7, #16]
 8001a8c:	4013      	ands	r3, r2
 8001a8e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001a90:	687a      	ldr	r2, [r7, #4]
 8001a92:	2390      	movs	r3, #144	; 0x90
 8001a94:	05db      	lsls	r3, r3, #23
 8001a96:	429a      	cmp	r2, r3
 8001a98:	d013      	beq.n	8001ac2 <HAL_GPIO_Init+0x1e2>
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	4a44      	ldr	r2, [pc, #272]	; (8001bb0 <HAL_GPIO_Init+0x2d0>)
 8001a9e:	4293      	cmp	r3, r2
 8001aa0:	d00d      	beq.n	8001abe <HAL_GPIO_Init+0x1de>
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	4a43      	ldr	r2, [pc, #268]	; (8001bb4 <HAL_GPIO_Init+0x2d4>)
 8001aa6:	4293      	cmp	r3, r2
 8001aa8:	d007      	beq.n	8001aba <HAL_GPIO_Init+0x1da>
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	4a42      	ldr	r2, [pc, #264]	; (8001bb8 <HAL_GPIO_Init+0x2d8>)
 8001aae:	4293      	cmp	r3, r2
 8001ab0:	d101      	bne.n	8001ab6 <HAL_GPIO_Init+0x1d6>
 8001ab2:	2303      	movs	r3, #3
 8001ab4:	e006      	b.n	8001ac4 <HAL_GPIO_Init+0x1e4>
 8001ab6:	2305      	movs	r3, #5
 8001ab8:	e004      	b.n	8001ac4 <HAL_GPIO_Init+0x1e4>
 8001aba:	2302      	movs	r3, #2
 8001abc:	e002      	b.n	8001ac4 <HAL_GPIO_Init+0x1e4>
 8001abe:	2301      	movs	r3, #1
 8001ac0:	e000      	b.n	8001ac4 <HAL_GPIO_Init+0x1e4>
 8001ac2:	2300      	movs	r3, #0
 8001ac4:	697a      	ldr	r2, [r7, #20]
 8001ac6:	2103      	movs	r1, #3
 8001ac8:	400a      	ands	r2, r1
 8001aca:	0092      	lsls	r2, r2, #2
 8001acc:	4093      	lsls	r3, r2
 8001ace:	693a      	ldr	r2, [r7, #16]
 8001ad0:	4313      	orrs	r3, r2
 8001ad2:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001ad4:	4935      	ldr	r1, [pc, #212]	; (8001bac <HAL_GPIO_Init+0x2cc>)
 8001ad6:	697b      	ldr	r3, [r7, #20]
 8001ad8:	089b      	lsrs	r3, r3, #2
 8001ada:	3302      	adds	r3, #2
 8001adc:	009b      	lsls	r3, r3, #2
 8001ade:	693a      	ldr	r2, [r7, #16]
 8001ae0:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001ae2:	4b36      	ldr	r3, [pc, #216]	; (8001bbc <HAL_GPIO_Init+0x2dc>)
 8001ae4:	689b      	ldr	r3, [r3, #8]
 8001ae6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001ae8:	68fb      	ldr	r3, [r7, #12]
 8001aea:	43da      	mvns	r2, r3
 8001aec:	693b      	ldr	r3, [r7, #16]
 8001aee:	4013      	ands	r3, r2
 8001af0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001af2:	683b      	ldr	r3, [r7, #0]
 8001af4:	685a      	ldr	r2, [r3, #4]
 8001af6:	2380      	movs	r3, #128	; 0x80
 8001af8:	035b      	lsls	r3, r3, #13
 8001afa:	4013      	ands	r3, r2
 8001afc:	d003      	beq.n	8001b06 <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 8001afe:	693a      	ldr	r2, [r7, #16]
 8001b00:	68fb      	ldr	r3, [r7, #12]
 8001b02:	4313      	orrs	r3, r2
 8001b04:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001b06:	4b2d      	ldr	r3, [pc, #180]	; (8001bbc <HAL_GPIO_Init+0x2dc>)
 8001b08:	693a      	ldr	r2, [r7, #16]
 8001b0a:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8001b0c:	4b2b      	ldr	r3, [pc, #172]	; (8001bbc <HAL_GPIO_Init+0x2dc>)
 8001b0e:	68db      	ldr	r3, [r3, #12]
 8001b10:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b12:	68fb      	ldr	r3, [r7, #12]
 8001b14:	43da      	mvns	r2, r3
 8001b16:	693b      	ldr	r3, [r7, #16]
 8001b18:	4013      	ands	r3, r2
 8001b1a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001b1c:	683b      	ldr	r3, [r7, #0]
 8001b1e:	685a      	ldr	r2, [r3, #4]
 8001b20:	2380      	movs	r3, #128	; 0x80
 8001b22:	039b      	lsls	r3, r3, #14
 8001b24:	4013      	ands	r3, r2
 8001b26:	d003      	beq.n	8001b30 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8001b28:	693a      	ldr	r2, [r7, #16]
 8001b2a:	68fb      	ldr	r3, [r7, #12]
 8001b2c:	4313      	orrs	r3, r2
 8001b2e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001b30:	4b22      	ldr	r3, [pc, #136]	; (8001bbc <HAL_GPIO_Init+0x2dc>)
 8001b32:	693a      	ldr	r2, [r7, #16]
 8001b34:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 8001b36:	4b21      	ldr	r3, [pc, #132]	; (8001bbc <HAL_GPIO_Init+0x2dc>)
 8001b38:	685b      	ldr	r3, [r3, #4]
 8001b3a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b3c:	68fb      	ldr	r3, [r7, #12]
 8001b3e:	43da      	mvns	r2, r3
 8001b40:	693b      	ldr	r3, [r7, #16]
 8001b42:	4013      	ands	r3, r2
 8001b44:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001b46:	683b      	ldr	r3, [r7, #0]
 8001b48:	685a      	ldr	r2, [r3, #4]
 8001b4a:	2380      	movs	r3, #128	; 0x80
 8001b4c:	029b      	lsls	r3, r3, #10
 8001b4e:	4013      	ands	r3, r2
 8001b50:	d003      	beq.n	8001b5a <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 8001b52:	693a      	ldr	r2, [r7, #16]
 8001b54:	68fb      	ldr	r3, [r7, #12]
 8001b56:	4313      	orrs	r3, r2
 8001b58:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001b5a:	4b18      	ldr	r3, [pc, #96]	; (8001bbc <HAL_GPIO_Init+0x2dc>)
 8001b5c:	693a      	ldr	r2, [r7, #16]
 8001b5e:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 8001b60:	4b16      	ldr	r3, [pc, #88]	; (8001bbc <HAL_GPIO_Init+0x2dc>)
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b66:	68fb      	ldr	r3, [r7, #12]
 8001b68:	43da      	mvns	r2, r3
 8001b6a:	693b      	ldr	r3, [r7, #16]
 8001b6c:	4013      	ands	r3, r2
 8001b6e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001b70:	683b      	ldr	r3, [r7, #0]
 8001b72:	685a      	ldr	r2, [r3, #4]
 8001b74:	2380      	movs	r3, #128	; 0x80
 8001b76:	025b      	lsls	r3, r3, #9
 8001b78:	4013      	ands	r3, r2
 8001b7a:	d003      	beq.n	8001b84 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 8001b7c:	693a      	ldr	r2, [r7, #16]
 8001b7e:	68fb      	ldr	r3, [r7, #12]
 8001b80:	4313      	orrs	r3, r2
 8001b82:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001b84:	4b0d      	ldr	r3, [pc, #52]	; (8001bbc <HAL_GPIO_Init+0x2dc>)
 8001b86:	693a      	ldr	r2, [r7, #16]
 8001b88:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8001b8a:	697b      	ldr	r3, [r7, #20]
 8001b8c:	3301      	adds	r3, #1
 8001b8e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001b90:	683b      	ldr	r3, [r7, #0]
 8001b92:	681a      	ldr	r2, [r3, #0]
 8001b94:	697b      	ldr	r3, [r7, #20]
 8001b96:	40da      	lsrs	r2, r3
 8001b98:	1e13      	subs	r3, r2, #0
 8001b9a:	d000      	beq.n	8001b9e <HAL_GPIO_Init+0x2be>
 8001b9c:	e6a8      	b.n	80018f0 <HAL_GPIO_Init+0x10>
  } 
}
 8001b9e:	46c0      	nop			; (mov r8, r8)
 8001ba0:	46c0      	nop			; (mov r8, r8)
 8001ba2:	46bd      	mov	sp, r7
 8001ba4:	b006      	add	sp, #24
 8001ba6:	bd80      	pop	{r7, pc}
 8001ba8:	40021000 	.word	0x40021000
 8001bac:	40010000 	.word	0x40010000
 8001bb0:	48000400 	.word	0x48000400
 8001bb4:	48000800 	.word	0x48000800
 8001bb8:	48000c00 	.word	0x48000c00
 8001bbc:	40010400 	.word	0x40010400

08001bc0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001bc0:	b580      	push	{r7, lr}
 8001bc2:	b082      	sub	sp, #8
 8001bc4:	af00      	add	r7, sp, #0
 8001bc6:	6078      	str	r0, [r7, #4]
 8001bc8:	0008      	movs	r0, r1
 8001bca:	0011      	movs	r1, r2
 8001bcc:	1cbb      	adds	r3, r7, #2
 8001bce:	1c02      	adds	r2, r0, #0
 8001bd0:	801a      	strh	r2, [r3, #0]
 8001bd2:	1c7b      	adds	r3, r7, #1
 8001bd4:	1c0a      	adds	r2, r1, #0
 8001bd6:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001bd8:	1c7b      	adds	r3, r7, #1
 8001bda:	781b      	ldrb	r3, [r3, #0]
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	d004      	beq.n	8001bea <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001be0:	1cbb      	adds	r3, r7, #2
 8001be2:	881a      	ldrh	r2, [r3, #0]
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001be8:	e003      	b.n	8001bf2 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001bea:	1cbb      	adds	r3, r7, #2
 8001bec:	881a      	ldrh	r2, [r3, #0]
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001bf2:	46c0      	nop			; (mov r8, r8)
 8001bf4:	46bd      	mov	sp, r7
 8001bf6:	b002      	add	sp, #8
 8001bf8:	bd80      	pop	{r7, pc}
	...

08001bfc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001bfc:	b580      	push	{r7, lr}
 8001bfe:	b088      	sub	sp, #32
 8001c00:	af00      	add	r7, sp, #0
 8001c02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d101      	bne.n	8001c0e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001c0a:	2301      	movs	r3, #1
 8001c0c:	e301      	b.n	8002212 <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	2201      	movs	r2, #1
 8001c14:	4013      	ands	r3, r2
 8001c16:	d100      	bne.n	8001c1a <HAL_RCC_OscConfig+0x1e>
 8001c18:	e08d      	b.n	8001d36 <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001c1a:	4bc3      	ldr	r3, [pc, #780]	; (8001f28 <HAL_RCC_OscConfig+0x32c>)
 8001c1c:	685b      	ldr	r3, [r3, #4]
 8001c1e:	220c      	movs	r2, #12
 8001c20:	4013      	ands	r3, r2
 8001c22:	2b04      	cmp	r3, #4
 8001c24:	d00e      	beq.n	8001c44 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001c26:	4bc0      	ldr	r3, [pc, #768]	; (8001f28 <HAL_RCC_OscConfig+0x32c>)
 8001c28:	685b      	ldr	r3, [r3, #4]
 8001c2a:	220c      	movs	r2, #12
 8001c2c:	4013      	ands	r3, r2
 8001c2e:	2b08      	cmp	r3, #8
 8001c30:	d116      	bne.n	8001c60 <HAL_RCC_OscConfig+0x64>
 8001c32:	4bbd      	ldr	r3, [pc, #756]	; (8001f28 <HAL_RCC_OscConfig+0x32c>)
 8001c34:	685a      	ldr	r2, [r3, #4]
 8001c36:	2380      	movs	r3, #128	; 0x80
 8001c38:	025b      	lsls	r3, r3, #9
 8001c3a:	401a      	ands	r2, r3
 8001c3c:	2380      	movs	r3, #128	; 0x80
 8001c3e:	025b      	lsls	r3, r3, #9
 8001c40:	429a      	cmp	r2, r3
 8001c42:	d10d      	bne.n	8001c60 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c44:	4bb8      	ldr	r3, [pc, #736]	; (8001f28 <HAL_RCC_OscConfig+0x32c>)
 8001c46:	681a      	ldr	r2, [r3, #0]
 8001c48:	2380      	movs	r3, #128	; 0x80
 8001c4a:	029b      	lsls	r3, r3, #10
 8001c4c:	4013      	ands	r3, r2
 8001c4e:	d100      	bne.n	8001c52 <HAL_RCC_OscConfig+0x56>
 8001c50:	e070      	b.n	8001d34 <HAL_RCC_OscConfig+0x138>
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	685b      	ldr	r3, [r3, #4]
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d000      	beq.n	8001c5c <HAL_RCC_OscConfig+0x60>
 8001c5a:	e06b      	b.n	8001d34 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8001c5c:	2301      	movs	r3, #1
 8001c5e:	e2d8      	b.n	8002212 <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	685b      	ldr	r3, [r3, #4]
 8001c64:	2b01      	cmp	r3, #1
 8001c66:	d107      	bne.n	8001c78 <HAL_RCC_OscConfig+0x7c>
 8001c68:	4baf      	ldr	r3, [pc, #700]	; (8001f28 <HAL_RCC_OscConfig+0x32c>)
 8001c6a:	681a      	ldr	r2, [r3, #0]
 8001c6c:	4bae      	ldr	r3, [pc, #696]	; (8001f28 <HAL_RCC_OscConfig+0x32c>)
 8001c6e:	2180      	movs	r1, #128	; 0x80
 8001c70:	0249      	lsls	r1, r1, #9
 8001c72:	430a      	orrs	r2, r1
 8001c74:	601a      	str	r2, [r3, #0]
 8001c76:	e02f      	b.n	8001cd8 <HAL_RCC_OscConfig+0xdc>
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	685b      	ldr	r3, [r3, #4]
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d10c      	bne.n	8001c9a <HAL_RCC_OscConfig+0x9e>
 8001c80:	4ba9      	ldr	r3, [pc, #676]	; (8001f28 <HAL_RCC_OscConfig+0x32c>)
 8001c82:	681a      	ldr	r2, [r3, #0]
 8001c84:	4ba8      	ldr	r3, [pc, #672]	; (8001f28 <HAL_RCC_OscConfig+0x32c>)
 8001c86:	49a9      	ldr	r1, [pc, #676]	; (8001f2c <HAL_RCC_OscConfig+0x330>)
 8001c88:	400a      	ands	r2, r1
 8001c8a:	601a      	str	r2, [r3, #0]
 8001c8c:	4ba6      	ldr	r3, [pc, #664]	; (8001f28 <HAL_RCC_OscConfig+0x32c>)
 8001c8e:	681a      	ldr	r2, [r3, #0]
 8001c90:	4ba5      	ldr	r3, [pc, #660]	; (8001f28 <HAL_RCC_OscConfig+0x32c>)
 8001c92:	49a7      	ldr	r1, [pc, #668]	; (8001f30 <HAL_RCC_OscConfig+0x334>)
 8001c94:	400a      	ands	r2, r1
 8001c96:	601a      	str	r2, [r3, #0]
 8001c98:	e01e      	b.n	8001cd8 <HAL_RCC_OscConfig+0xdc>
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	685b      	ldr	r3, [r3, #4]
 8001c9e:	2b05      	cmp	r3, #5
 8001ca0:	d10e      	bne.n	8001cc0 <HAL_RCC_OscConfig+0xc4>
 8001ca2:	4ba1      	ldr	r3, [pc, #644]	; (8001f28 <HAL_RCC_OscConfig+0x32c>)
 8001ca4:	681a      	ldr	r2, [r3, #0]
 8001ca6:	4ba0      	ldr	r3, [pc, #640]	; (8001f28 <HAL_RCC_OscConfig+0x32c>)
 8001ca8:	2180      	movs	r1, #128	; 0x80
 8001caa:	02c9      	lsls	r1, r1, #11
 8001cac:	430a      	orrs	r2, r1
 8001cae:	601a      	str	r2, [r3, #0]
 8001cb0:	4b9d      	ldr	r3, [pc, #628]	; (8001f28 <HAL_RCC_OscConfig+0x32c>)
 8001cb2:	681a      	ldr	r2, [r3, #0]
 8001cb4:	4b9c      	ldr	r3, [pc, #624]	; (8001f28 <HAL_RCC_OscConfig+0x32c>)
 8001cb6:	2180      	movs	r1, #128	; 0x80
 8001cb8:	0249      	lsls	r1, r1, #9
 8001cba:	430a      	orrs	r2, r1
 8001cbc:	601a      	str	r2, [r3, #0]
 8001cbe:	e00b      	b.n	8001cd8 <HAL_RCC_OscConfig+0xdc>
 8001cc0:	4b99      	ldr	r3, [pc, #612]	; (8001f28 <HAL_RCC_OscConfig+0x32c>)
 8001cc2:	681a      	ldr	r2, [r3, #0]
 8001cc4:	4b98      	ldr	r3, [pc, #608]	; (8001f28 <HAL_RCC_OscConfig+0x32c>)
 8001cc6:	4999      	ldr	r1, [pc, #612]	; (8001f2c <HAL_RCC_OscConfig+0x330>)
 8001cc8:	400a      	ands	r2, r1
 8001cca:	601a      	str	r2, [r3, #0]
 8001ccc:	4b96      	ldr	r3, [pc, #600]	; (8001f28 <HAL_RCC_OscConfig+0x32c>)
 8001cce:	681a      	ldr	r2, [r3, #0]
 8001cd0:	4b95      	ldr	r3, [pc, #596]	; (8001f28 <HAL_RCC_OscConfig+0x32c>)
 8001cd2:	4997      	ldr	r1, [pc, #604]	; (8001f30 <HAL_RCC_OscConfig+0x334>)
 8001cd4:	400a      	ands	r2, r1
 8001cd6:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	685b      	ldr	r3, [r3, #4]
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d014      	beq.n	8001d0a <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ce0:	f7ff f9da 	bl	8001098 <HAL_GetTick>
 8001ce4:	0003      	movs	r3, r0
 8001ce6:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ce8:	e008      	b.n	8001cfc <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001cea:	f7ff f9d5 	bl	8001098 <HAL_GetTick>
 8001cee:	0002      	movs	r2, r0
 8001cf0:	69bb      	ldr	r3, [r7, #24]
 8001cf2:	1ad3      	subs	r3, r2, r3
 8001cf4:	2b64      	cmp	r3, #100	; 0x64
 8001cf6:	d901      	bls.n	8001cfc <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8001cf8:	2303      	movs	r3, #3
 8001cfa:	e28a      	b.n	8002212 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001cfc:	4b8a      	ldr	r3, [pc, #552]	; (8001f28 <HAL_RCC_OscConfig+0x32c>)
 8001cfe:	681a      	ldr	r2, [r3, #0]
 8001d00:	2380      	movs	r3, #128	; 0x80
 8001d02:	029b      	lsls	r3, r3, #10
 8001d04:	4013      	ands	r3, r2
 8001d06:	d0f0      	beq.n	8001cea <HAL_RCC_OscConfig+0xee>
 8001d08:	e015      	b.n	8001d36 <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d0a:	f7ff f9c5 	bl	8001098 <HAL_GetTick>
 8001d0e:	0003      	movs	r3, r0
 8001d10:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001d12:	e008      	b.n	8001d26 <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001d14:	f7ff f9c0 	bl	8001098 <HAL_GetTick>
 8001d18:	0002      	movs	r2, r0
 8001d1a:	69bb      	ldr	r3, [r7, #24]
 8001d1c:	1ad3      	subs	r3, r2, r3
 8001d1e:	2b64      	cmp	r3, #100	; 0x64
 8001d20:	d901      	bls.n	8001d26 <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8001d22:	2303      	movs	r3, #3
 8001d24:	e275      	b.n	8002212 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001d26:	4b80      	ldr	r3, [pc, #512]	; (8001f28 <HAL_RCC_OscConfig+0x32c>)
 8001d28:	681a      	ldr	r2, [r3, #0]
 8001d2a:	2380      	movs	r3, #128	; 0x80
 8001d2c:	029b      	lsls	r3, r3, #10
 8001d2e:	4013      	ands	r3, r2
 8001d30:	d1f0      	bne.n	8001d14 <HAL_RCC_OscConfig+0x118>
 8001d32:	e000      	b.n	8001d36 <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d34:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	2202      	movs	r2, #2
 8001d3c:	4013      	ands	r3, r2
 8001d3e:	d100      	bne.n	8001d42 <HAL_RCC_OscConfig+0x146>
 8001d40:	e069      	b.n	8001e16 <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001d42:	4b79      	ldr	r3, [pc, #484]	; (8001f28 <HAL_RCC_OscConfig+0x32c>)
 8001d44:	685b      	ldr	r3, [r3, #4]
 8001d46:	220c      	movs	r2, #12
 8001d48:	4013      	ands	r3, r2
 8001d4a:	d00b      	beq.n	8001d64 <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001d4c:	4b76      	ldr	r3, [pc, #472]	; (8001f28 <HAL_RCC_OscConfig+0x32c>)
 8001d4e:	685b      	ldr	r3, [r3, #4]
 8001d50:	220c      	movs	r2, #12
 8001d52:	4013      	ands	r3, r2
 8001d54:	2b08      	cmp	r3, #8
 8001d56:	d11c      	bne.n	8001d92 <HAL_RCC_OscConfig+0x196>
 8001d58:	4b73      	ldr	r3, [pc, #460]	; (8001f28 <HAL_RCC_OscConfig+0x32c>)
 8001d5a:	685a      	ldr	r2, [r3, #4]
 8001d5c:	2380      	movs	r3, #128	; 0x80
 8001d5e:	025b      	lsls	r3, r3, #9
 8001d60:	4013      	ands	r3, r2
 8001d62:	d116      	bne.n	8001d92 <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001d64:	4b70      	ldr	r3, [pc, #448]	; (8001f28 <HAL_RCC_OscConfig+0x32c>)
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	2202      	movs	r2, #2
 8001d6a:	4013      	ands	r3, r2
 8001d6c:	d005      	beq.n	8001d7a <HAL_RCC_OscConfig+0x17e>
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	68db      	ldr	r3, [r3, #12]
 8001d72:	2b01      	cmp	r3, #1
 8001d74:	d001      	beq.n	8001d7a <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8001d76:	2301      	movs	r3, #1
 8001d78:	e24b      	b.n	8002212 <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d7a:	4b6b      	ldr	r3, [pc, #428]	; (8001f28 <HAL_RCC_OscConfig+0x32c>)
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	22f8      	movs	r2, #248	; 0xf8
 8001d80:	4393      	bics	r3, r2
 8001d82:	0019      	movs	r1, r3
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	691b      	ldr	r3, [r3, #16]
 8001d88:	00da      	lsls	r2, r3, #3
 8001d8a:	4b67      	ldr	r3, [pc, #412]	; (8001f28 <HAL_RCC_OscConfig+0x32c>)
 8001d8c:	430a      	orrs	r2, r1
 8001d8e:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001d90:	e041      	b.n	8001e16 <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	68db      	ldr	r3, [r3, #12]
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d024      	beq.n	8001de4 <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001d9a:	4b63      	ldr	r3, [pc, #396]	; (8001f28 <HAL_RCC_OscConfig+0x32c>)
 8001d9c:	681a      	ldr	r2, [r3, #0]
 8001d9e:	4b62      	ldr	r3, [pc, #392]	; (8001f28 <HAL_RCC_OscConfig+0x32c>)
 8001da0:	2101      	movs	r1, #1
 8001da2:	430a      	orrs	r2, r1
 8001da4:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001da6:	f7ff f977 	bl	8001098 <HAL_GetTick>
 8001daa:	0003      	movs	r3, r0
 8001dac:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001dae:	e008      	b.n	8001dc2 <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001db0:	f7ff f972 	bl	8001098 <HAL_GetTick>
 8001db4:	0002      	movs	r2, r0
 8001db6:	69bb      	ldr	r3, [r7, #24]
 8001db8:	1ad3      	subs	r3, r2, r3
 8001dba:	2b02      	cmp	r3, #2
 8001dbc:	d901      	bls.n	8001dc2 <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 8001dbe:	2303      	movs	r3, #3
 8001dc0:	e227      	b.n	8002212 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001dc2:	4b59      	ldr	r3, [pc, #356]	; (8001f28 <HAL_RCC_OscConfig+0x32c>)
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	2202      	movs	r2, #2
 8001dc8:	4013      	ands	r3, r2
 8001dca:	d0f1      	beq.n	8001db0 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001dcc:	4b56      	ldr	r3, [pc, #344]	; (8001f28 <HAL_RCC_OscConfig+0x32c>)
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	22f8      	movs	r2, #248	; 0xf8
 8001dd2:	4393      	bics	r3, r2
 8001dd4:	0019      	movs	r1, r3
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	691b      	ldr	r3, [r3, #16]
 8001dda:	00da      	lsls	r2, r3, #3
 8001ddc:	4b52      	ldr	r3, [pc, #328]	; (8001f28 <HAL_RCC_OscConfig+0x32c>)
 8001dde:	430a      	orrs	r2, r1
 8001de0:	601a      	str	r2, [r3, #0]
 8001de2:	e018      	b.n	8001e16 <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001de4:	4b50      	ldr	r3, [pc, #320]	; (8001f28 <HAL_RCC_OscConfig+0x32c>)
 8001de6:	681a      	ldr	r2, [r3, #0]
 8001de8:	4b4f      	ldr	r3, [pc, #316]	; (8001f28 <HAL_RCC_OscConfig+0x32c>)
 8001dea:	2101      	movs	r1, #1
 8001dec:	438a      	bics	r2, r1
 8001dee:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001df0:	f7ff f952 	bl	8001098 <HAL_GetTick>
 8001df4:	0003      	movs	r3, r0
 8001df6:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001df8:	e008      	b.n	8001e0c <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001dfa:	f7ff f94d 	bl	8001098 <HAL_GetTick>
 8001dfe:	0002      	movs	r2, r0
 8001e00:	69bb      	ldr	r3, [r7, #24]
 8001e02:	1ad3      	subs	r3, r2, r3
 8001e04:	2b02      	cmp	r3, #2
 8001e06:	d901      	bls.n	8001e0c <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 8001e08:	2303      	movs	r3, #3
 8001e0a:	e202      	b.n	8002212 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001e0c:	4b46      	ldr	r3, [pc, #280]	; (8001f28 <HAL_RCC_OscConfig+0x32c>)
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	2202      	movs	r2, #2
 8001e12:	4013      	ands	r3, r2
 8001e14:	d1f1      	bne.n	8001dfa <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	2208      	movs	r2, #8
 8001e1c:	4013      	ands	r3, r2
 8001e1e:	d036      	beq.n	8001e8e <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	69db      	ldr	r3, [r3, #28]
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d019      	beq.n	8001e5c <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001e28:	4b3f      	ldr	r3, [pc, #252]	; (8001f28 <HAL_RCC_OscConfig+0x32c>)
 8001e2a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001e2c:	4b3e      	ldr	r3, [pc, #248]	; (8001f28 <HAL_RCC_OscConfig+0x32c>)
 8001e2e:	2101      	movs	r1, #1
 8001e30:	430a      	orrs	r2, r1
 8001e32:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e34:	f7ff f930 	bl	8001098 <HAL_GetTick>
 8001e38:	0003      	movs	r3, r0
 8001e3a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001e3c:	e008      	b.n	8001e50 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001e3e:	f7ff f92b 	bl	8001098 <HAL_GetTick>
 8001e42:	0002      	movs	r2, r0
 8001e44:	69bb      	ldr	r3, [r7, #24]
 8001e46:	1ad3      	subs	r3, r2, r3
 8001e48:	2b02      	cmp	r3, #2
 8001e4a:	d901      	bls.n	8001e50 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 8001e4c:	2303      	movs	r3, #3
 8001e4e:	e1e0      	b.n	8002212 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001e50:	4b35      	ldr	r3, [pc, #212]	; (8001f28 <HAL_RCC_OscConfig+0x32c>)
 8001e52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e54:	2202      	movs	r2, #2
 8001e56:	4013      	ands	r3, r2
 8001e58:	d0f1      	beq.n	8001e3e <HAL_RCC_OscConfig+0x242>
 8001e5a:	e018      	b.n	8001e8e <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001e5c:	4b32      	ldr	r3, [pc, #200]	; (8001f28 <HAL_RCC_OscConfig+0x32c>)
 8001e5e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001e60:	4b31      	ldr	r3, [pc, #196]	; (8001f28 <HAL_RCC_OscConfig+0x32c>)
 8001e62:	2101      	movs	r1, #1
 8001e64:	438a      	bics	r2, r1
 8001e66:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e68:	f7ff f916 	bl	8001098 <HAL_GetTick>
 8001e6c:	0003      	movs	r3, r0
 8001e6e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001e70:	e008      	b.n	8001e84 <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001e72:	f7ff f911 	bl	8001098 <HAL_GetTick>
 8001e76:	0002      	movs	r2, r0
 8001e78:	69bb      	ldr	r3, [r7, #24]
 8001e7a:	1ad3      	subs	r3, r2, r3
 8001e7c:	2b02      	cmp	r3, #2
 8001e7e:	d901      	bls.n	8001e84 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 8001e80:	2303      	movs	r3, #3
 8001e82:	e1c6      	b.n	8002212 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001e84:	4b28      	ldr	r3, [pc, #160]	; (8001f28 <HAL_RCC_OscConfig+0x32c>)
 8001e86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e88:	2202      	movs	r2, #2
 8001e8a:	4013      	ands	r3, r2
 8001e8c:	d1f1      	bne.n	8001e72 <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	2204      	movs	r2, #4
 8001e94:	4013      	ands	r3, r2
 8001e96:	d100      	bne.n	8001e9a <HAL_RCC_OscConfig+0x29e>
 8001e98:	e0b4      	b.n	8002004 <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001e9a:	201f      	movs	r0, #31
 8001e9c:	183b      	adds	r3, r7, r0
 8001e9e:	2200      	movs	r2, #0
 8001ea0:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001ea2:	4b21      	ldr	r3, [pc, #132]	; (8001f28 <HAL_RCC_OscConfig+0x32c>)
 8001ea4:	69da      	ldr	r2, [r3, #28]
 8001ea6:	2380      	movs	r3, #128	; 0x80
 8001ea8:	055b      	lsls	r3, r3, #21
 8001eaa:	4013      	ands	r3, r2
 8001eac:	d110      	bne.n	8001ed0 <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001eae:	4b1e      	ldr	r3, [pc, #120]	; (8001f28 <HAL_RCC_OscConfig+0x32c>)
 8001eb0:	69da      	ldr	r2, [r3, #28]
 8001eb2:	4b1d      	ldr	r3, [pc, #116]	; (8001f28 <HAL_RCC_OscConfig+0x32c>)
 8001eb4:	2180      	movs	r1, #128	; 0x80
 8001eb6:	0549      	lsls	r1, r1, #21
 8001eb8:	430a      	orrs	r2, r1
 8001eba:	61da      	str	r2, [r3, #28]
 8001ebc:	4b1a      	ldr	r3, [pc, #104]	; (8001f28 <HAL_RCC_OscConfig+0x32c>)
 8001ebe:	69da      	ldr	r2, [r3, #28]
 8001ec0:	2380      	movs	r3, #128	; 0x80
 8001ec2:	055b      	lsls	r3, r3, #21
 8001ec4:	4013      	ands	r3, r2
 8001ec6:	60fb      	str	r3, [r7, #12]
 8001ec8:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001eca:	183b      	adds	r3, r7, r0
 8001ecc:	2201      	movs	r2, #1
 8001ece:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ed0:	4b18      	ldr	r3, [pc, #96]	; (8001f34 <HAL_RCC_OscConfig+0x338>)
 8001ed2:	681a      	ldr	r2, [r3, #0]
 8001ed4:	2380      	movs	r3, #128	; 0x80
 8001ed6:	005b      	lsls	r3, r3, #1
 8001ed8:	4013      	ands	r3, r2
 8001eda:	d11a      	bne.n	8001f12 <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001edc:	4b15      	ldr	r3, [pc, #84]	; (8001f34 <HAL_RCC_OscConfig+0x338>)
 8001ede:	681a      	ldr	r2, [r3, #0]
 8001ee0:	4b14      	ldr	r3, [pc, #80]	; (8001f34 <HAL_RCC_OscConfig+0x338>)
 8001ee2:	2180      	movs	r1, #128	; 0x80
 8001ee4:	0049      	lsls	r1, r1, #1
 8001ee6:	430a      	orrs	r2, r1
 8001ee8:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001eea:	f7ff f8d5 	bl	8001098 <HAL_GetTick>
 8001eee:	0003      	movs	r3, r0
 8001ef0:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ef2:	e008      	b.n	8001f06 <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001ef4:	f7ff f8d0 	bl	8001098 <HAL_GetTick>
 8001ef8:	0002      	movs	r2, r0
 8001efa:	69bb      	ldr	r3, [r7, #24]
 8001efc:	1ad3      	subs	r3, r2, r3
 8001efe:	2b64      	cmp	r3, #100	; 0x64
 8001f00:	d901      	bls.n	8001f06 <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 8001f02:	2303      	movs	r3, #3
 8001f04:	e185      	b.n	8002212 <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f06:	4b0b      	ldr	r3, [pc, #44]	; (8001f34 <HAL_RCC_OscConfig+0x338>)
 8001f08:	681a      	ldr	r2, [r3, #0]
 8001f0a:	2380      	movs	r3, #128	; 0x80
 8001f0c:	005b      	lsls	r3, r3, #1
 8001f0e:	4013      	ands	r3, r2
 8001f10:	d0f0      	beq.n	8001ef4 <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	689b      	ldr	r3, [r3, #8]
 8001f16:	2b01      	cmp	r3, #1
 8001f18:	d10e      	bne.n	8001f38 <HAL_RCC_OscConfig+0x33c>
 8001f1a:	4b03      	ldr	r3, [pc, #12]	; (8001f28 <HAL_RCC_OscConfig+0x32c>)
 8001f1c:	6a1a      	ldr	r2, [r3, #32]
 8001f1e:	4b02      	ldr	r3, [pc, #8]	; (8001f28 <HAL_RCC_OscConfig+0x32c>)
 8001f20:	2101      	movs	r1, #1
 8001f22:	430a      	orrs	r2, r1
 8001f24:	621a      	str	r2, [r3, #32]
 8001f26:	e035      	b.n	8001f94 <HAL_RCC_OscConfig+0x398>
 8001f28:	40021000 	.word	0x40021000
 8001f2c:	fffeffff 	.word	0xfffeffff
 8001f30:	fffbffff 	.word	0xfffbffff
 8001f34:	40007000 	.word	0x40007000
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	689b      	ldr	r3, [r3, #8]
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d10c      	bne.n	8001f5a <HAL_RCC_OscConfig+0x35e>
 8001f40:	4bb6      	ldr	r3, [pc, #728]	; (800221c <HAL_RCC_OscConfig+0x620>)
 8001f42:	6a1a      	ldr	r2, [r3, #32]
 8001f44:	4bb5      	ldr	r3, [pc, #724]	; (800221c <HAL_RCC_OscConfig+0x620>)
 8001f46:	2101      	movs	r1, #1
 8001f48:	438a      	bics	r2, r1
 8001f4a:	621a      	str	r2, [r3, #32]
 8001f4c:	4bb3      	ldr	r3, [pc, #716]	; (800221c <HAL_RCC_OscConfig+0x620>)
 8001f4e:	6a1a      	ldr	r2, [r3, #32]
 8001f50:	4bb2      	ldr	r3, [pc, #712]	; (800221c <HAL_RCC_OscConfig+0x620>)
 8001f52:	2104      	movs	r1, #4
 8001f54:	438a      	bics	r2, r1
 8001f56:	621a      	str	r2, [r3, #32]
 8001f58:	e01c      	b.n	8001f94 <HAL_RCC_OscConfig+0x398>
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	689b      	ldr	r3, [r3, #8]
 8001f5e:	2b05      	cmp	r3, #5
 8001f60:	d10c      	bne.n	8001f7c <HAL_RCC_OscConfig+0x380>
 8001f62:	4bae      	ldr	r3, [pc, #696]	; (800221c <HAL_RCC_OscConfig+0x620>)
 8001f64:	6a1a      	ldr	r2, [r3, #32]
 8001f66:	4bad      	ldr	r3, [pc, #692]	; (800221c <HAL_RCC_OscConfig+0x620>)
 8001f68:	2104      	movs	r1, #4
 8001f6a:	430a      	orrs	r2, r1
 8001f6c:	621a      	str	r2, [r3, #32]
 8001f6e:	4bab      	ldr	r3, [pc, #684]	; (800221c <HAL_RCC_OscConfig+0x620>)
 8001f70:	6a1a      	ldr	r2, [r3, #32]
 8001f72:	4baa      	ldr	r3, [pc, #680]	; (800221c <HAL_RCC_OscConfig+0x620>)
 8001f74:	2101      	movs	r1, #1
 8001f76:	430a      	orrs	r2, r1
 8001f78:	621a      	str	r2, [r3, #32]
 8001f7a:	e00b      	b.n	8001f94 <HAL_RCC_OscConfig+0x398>
 8001f7c:	4ba7      	ldr	r3, [pc, #668]	; (800221c <HAL_RCC_OscConfig+0x620>)
 8001f7e:	6a1a      	ldr	r2, [r3, #32]
 8001f80:	4ba6      	ldr	r3, [pc, #664]	; (800221c <HAL_RCC_OscConfig+0x620>)
 8001f82:	2101      	movs	r1, #1
 8001f84:	438a      	bics	r2, r1
 8001f86:	621a      	str	r2, [r3, #32]
 8001f88:	4ba4      	ldr	r3, [pc, #656]	; (800221c <HAL_RCC_OscConfig+0x620>)
 8001f8a:	6a1a      	ldr	r2, [r3, #32]
 8001f8c:	4ba3      	ldr	r3, [pc, #652]	; (800221c <HAL_RCC_OscConfig+0x620>)
 8001f8e:	2104      	movs	r1, #4
 8001f90:	438a      	bics	r2, r1
 8001f92:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	689b      	ldr	r3, [r3, #8]
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d014      	beq.n	8001fc6 <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f9c:	f7ff f87c 	bl	8001098 <HAL_GetTick>
 8001fa0:	0003      	movs	r3, r0
 8001fa2:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001fa4:	e009      	b.n	8001fba <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001fa6:	f7ff f877 	bl	8001098 <HAL_GetTick>
 8001faa:	0002      	movs	r2, r0
 8001fac:	69bb      	ldr	r3, [r7, #24]
 8001fae:	1ad3      	subs	r3, r2, r3
 8001fb0:	4a9b      	ldr	r2, [pc, #620]	; (8002220 <HAL_RCC_OscConfig+0x624>)
 8001fb2:	4293      	cmp	r3, r2
 8001fb4:	d901      	bls.n	8001fba <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 8001fb6:	2303      	movs	r3, #3
 8001fb8:	e12b      	b.n	8002212 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001fba:	4b98      	ldr	r3, [pc, #608]	; (800221c <HAL_RCC_OscConfig+0x620>)
 8001fbc:	6a1b      	ldr	r3, [r3, #32]
 8001fbe:	2202      	movs	r2, #2
 8001fc0:	4013      	ands	r3, r2
 8001fc2:	d0f0      	beq.n	8001fa6 <HAL_RCC_OscConfig+0x3aa>
 8001fc4:	e013      	b.n	8001fee <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001fc6:	f7ff f867 	bl	8001098 <HAL_GetTick>
 8001fca:	0003      	movs	r3, r0
 8001fcc:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001fce:	e009      	b.n	8001fe4 <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001fd0:	f7ff f862 	bl	8001098 <HAL_GetTick>
 8001fd4:	0002      	movs	r2, r0
 8001fd6:	69bb      	ldr	r3, [r7, #24]
 8001fd8:	1ad3      	subs	r3, r2, r3
 8001fda:	4a91      	ldr	r2, [pc, #580]	; (8002220 <HAL_RCC_OscConfig+0x624>)
 8001fdc:	4293      	cmp	r3, r2
 8001fde:	d901      	bls.n	8001fe4 <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 8001fe0:	2303      	movs	r3, #3
 8001fe2:	e116      	b.n	8002212 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001fe4:	4b8d      	ldr	r3, [pc, #564]	; (800221c <HAL_RCC_OscConfig+0x620>)
 8001fe6:	6a1b      	ldr	r3, [r3, #32]
 8001fe8:	2202      	movs	r2, #2
 8001fea:	4013      	ands	r3, r2
 8001fec:	d1f0      	bne.n	8001fd0 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001fee:	231f      	movs	r3, #31
 8001ff0:	18fb      	adds	r3, r7, r3
 8001ff2:	781b      	ldrb	r3, [r3, #0]
 8001ff4:	2b01      	cmp	r3, #1
 8001ff6:	d105      	bne.n	8002004 <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001ff8:	4b88      	ldr	r3, [pc, #544]	; (800221c <HAL_RCC_OscConfig+0x620>)
 8001ffa:	69da      	ldr	r2, [r3, #28]
 8001ffc:	4b87      	ldr	r3, [pc, #540]	; (800221c <HAL_RCC_OscConfig+0x620>)
 8001ffe:	4989      	ldr	r1, [pc, #548]	; (8002224 <HAL_RCC_OscConfig+0x628>)
 8002000:	400a      	ands	r2, r1
 8002002:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	2210      	movs	r2, #16
 800200a:	4013      	ands	r3, r2
 800200c:	d063      	beq.n	80020d6 <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	695b      	ldr	r3, [r3, #20]
 8002012:	2b01      	cmp	r3, #1
 8002014:	d12a      	bne.n	800206c <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8002016:	4b81      	ldr	r3, [pc, #516]	; (800221c <HAL_RCC_OscConfig+0x620>)
 8002018:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800201a:	4b80      	ldr	r3, [pc, #512]	; (800221c <HAL_RCC_OscConfig+0x620>)
 800201c:	2104      	movs	r1, #4
 800201e:	430a      	orrs	r2, r1
 8002020:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8002022:	4b7e      	ldr	r3, [pc, #504]	; (800221c <HAL_RCC_OscConfig+0x620>)
 8002024:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002026:	4b7d      	ldr	r3, [pc, #500]	; (800221c <HAL_RCC_OscConfig+0x620>)
 8002028:	2101      	movs	r1, #1
 800202a:	430a      	orrs	r2, r1
 800202c:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800202e:	f7ff f833 	bl	8001098 <HAL_GetTick>
 8002032:	0003      	movs	r3, r0
 8002034:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8002036:	e008      	b.n	800204a <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8002038:	f7ff f82e 	bl	8001098 <HAL_GetTick>
 800203c:	0002      	movs	r2, r0
 800203e:	69bb      	ldr	r3, [r7, #24]
 8002040:	1ad3      	subs	r3, r2, r3
 8002042:	2b02      	cmp	r3, #2
 8002044:	d901      	bls.n	800204a <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 8002046:	2303      	movs	r3, #3
 8002048:	e0e3      	b.n	8002212 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800204a:	4b74      	ldr	r3, [pc, #464]	; (800221c <HAL_RCC_OscConfig+0x620>)
 800204c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800204e:	2202      	movs	r2, #2
 8002050:	4013      	ands	r3, r2
 8002052:	d0f1      	beq.n	8002038 <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8002054:	4b71      	ldr	r3, [pc, #452]	; (800221c <HAL_RCC_OscConfig+0x620>)
 8002056:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002058:	22f8      	movs	r2, #248	; 0xf8
 800205a:	4393      	bics	r3, r2
 800205c:	0019      	movs	r1, r3
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	699b      	ldr	r3, [r3, #24]
 8002062:	00da      	lsls	r2, r3, #3
 8002064:	4b6d      	ldr	r3, [pc, #436]	; (800221c <HAL_RCC_OscConfig+0x620>)
 8002066:	430a      	orrs	r2, r1
 8002068:	635a      	str	r2, [r3, #52]	; 0x34
 800206a:	e034      	b.n	80020d6 <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	695b      	ldr	r3, [r3, #20]
 8002070:	3305      	adds	r3, #5
 8002072:	d111      	bne.n	8002098 <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8002074:	4b69      	ldr	r3, [pc, #420]	; (800221c <HAL_RCC_OscConfig+0x620>)
 8002076:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002078:	4b68      	ldr	r3, [pc, #416]	; (800221c <HAL_RCC_OscConfig+0x620>)
 800207a:	2104      	movs	r1, #4
 800207c:	438a      	bics	r2, r1
 800207e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8002080:	4b66      	ldr	r3, [pc, #408]	; (800221c <HAL_RCC_OscConfig+0x620>)
 8002082:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002084:	22f8      	movs	r2, #248	; 0xf8
 8002086:	4393      	bics	r3, r2
 8002088:	0019      	movs	r1, r3
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	699b      	ldr	r3, [r3, #24]
 800208e:	00da      	lsls	r2, r3, #3
 8002090:	4b62      	ldr	r3, [pc, #392]	; (800221c <HAL_RCC_OscConfig+0x620>)
 8002092:	430a      	orrs	r2, r1
 8002094:	635a      	str	r2, [r3, #52]	; 0x34
 8002096:	e01e      	b.n	80020d6 <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8002098:	4b60      	ldr	r3, [pc, #384]	; (800221c <HAL_RCC_OscConfig+0x620>)
 800209a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800209c:	4b5f      	ldr	r3, [pc, #380]	; (800221c <HAL_RCC_OscConfig+0x620>)
 800209e:	2104      	movs	r1, #4
 80020a0:	430a      	orrs	r2, r1
 80020a2:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 80020a4:	4b5d      	ldr	r3, [pc, #372]	; (800221c <HAL_RCC_OscConfig+0x620>)
 80020a6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80020a8:	4b5c      	ldr	r3, [pc, #368]	; (800221c <HAL_RCC_OscConfig+0x620>)
 80020aa:	2101      	movs	r1, #1
 80020ac:	438a      	bics	r2, r1
 80020ae:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80020b0:	f7fe fff2 	bl	8001098 <HAL_GetTick>
 80020b4:	0003      	movs	r3, r0
 80020b6:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80020b8:	e008      	b.n	80020cc <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80020ba:	f7fe ffed 	bl	8001098 <HAL_GetTick>
 80020be:	0002      	movs	r2, r0
 80020c0:	69bb      	ldr	r3, [r7, #24]
 80020c2:	1ad3      	subs	r3, r2, r3
 80020c4:	2b02      	cmp	r3, #2
 80020c6:	d901      	bls.n	80020cc <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 80020c8:	2303      	movs	r3, #3
 80020ca:	e0a2      	b.n	8002212 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80020cc:	4b53      	ldr	r3, [pc, #332]	; (800221c <HAL_RCC_OscConfig+0x620>)
 80020ce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80020d0:	2202      	movs	r2, #2
 80020d2:	4013      	ands	r3, r2
 80020d4:	d1f1      	bne.n	80020ba <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	6a1b      	ldr	r3, [r3, #32]
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d100      	bne.n	80020e0 <HAL_RCC_OscConfig+0x4e4>
 80020de:	e097      	b.n	8002210 <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80020e0:	4b4e      	ldr	r3, [pc, #312]	; (800221c <HAL_RCC_OscConfig+0x620>)
 80020e2:	685b      	ldr	r3, [r3, #4]
 80020e4:	220c      	movs	r2, #12
 80020e6:	4013      	ands	r3, r2
 80020e8:	2b08      	cmp	r3, #8
 80020ea:	d100      	bne.n	80020ee <HAL_RCC_OscConfig+0x4f2>
 80020ec:	e06b      	b.n	80021c6 <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	6a1b      	ldr	r3, [r3, #32]
 80020f2:	2b02      	cmp	r3, #2
 80020f4:	d14c      	bne.n	8002190 <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80020f6:	4b49      	ldr	r3, [pc, #292]	; (800221c <HAL_RCC_OscConfig+0x620>)
 80020f8:	681a      	ldr	r2, [r3, #0]
 80020fa:	4b48      	ldr	r3, [pc, #288]	; (800221c <HAL_RCC_OscConfig+0x620>)
 80020fc:	494a      	ldr	r1, [pc, #296]	; (8002228 <HAL_RCC_OscConfig+0x62c>)
 80020fe:	400a      	ands	r2, r1
 8002100:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002102:	f7fe ffc9 	bl	8001098 <HAL_GetTick>
 8002106:	0003      	movs	r3, r0
 8002108:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800210a:	e008      	b.n	800211e <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800210c:	f7fe ffc4 	bl	8001098 <HAL_GetTick>
 8002110:	0002      	movs	r2, r0
 8002112:	69bb      	ldr	r3, [r7, #24]
 8002114:	1ad3      	subs	r3, r2, r3
 8002116:	2b02      	cmp	r3, #2
 8002118:	d901      	bls.n	800211e <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 800211a:	2303      	movs	r3, #3
 800211c:	e079      	b.n	8002212 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800211e:	4b3f      	ldr	r3, [pc, #252]	; (800221c <HAL_RCC_OscConfig+0x620>)
 8002120:	681a      	ldr	r2, [r3, #0]
 8002122:	2380      	movs	r3, #128	; 0x80
 8002124:	049b      	lsls	r3, r3, #18
 8002126:	4013      	ands	r3, r2
 8002128:	d1f0      	bne.n	800210c <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800212a:	4b3c      	ldr	r3, [pc, #240]	; (800221c <HAL_RCC_OscConfig+0x620>)
 800212c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800212e:	220f      	movs	r2, #15
 8002130:	4393      	bics	r3, r2
 8002132:	0019      	movs	r1, r3
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002138:	4b38      	ldr	r3, [pc, #224]	; (800221c <HAL_RCC_OscConfig+0x620>)
 800213a:	430a      	orrs	r2, r1
 800213c:	62da      	str	r2, [r3, #44]	; 0x2c
 800213e:	4b37      	ldr	r3, [pc, #220]	; (800221c <HAL_RCC_OscConfig+0x620>)
 8002140:	685b      	ldr	r3, [r3, #4]
 8002142:	4a3a      	ldr	r2, [pc, #232]	; (800222c <HAL_RCC_OscConfig+0x630>)
 8002144:	4013      	ands	r3, r2
 8002146:	0019      	movs	r1, r3
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002150:	431a      	orrs	r2, r3
 8002152:	4b32      	ldr	r3, [pc, #200]	; (800221c <HAL_RCC_OscConfig+0x620>)
 8002154:	430a      	orrs	r2, r1
 8002156:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002158:	4b30      	ldr	r3, [pc, #192]	; (800221c <HAL_RCC_OscConfig+0x620>)
 800215a:	681a      	ldr	r2, [r3, #0]
 800215c:	4b2f      	ldr	r3, [pc, #188]	; (800221c <HAL_RCC_OscConfig+0x620>)
 800215e:	2180      	movs	r1, #128	; 0x80
 8002160:	0449      	lsls	r1, r1, #17
 8002162:	430a      	orrs	r2, r1
 8002164:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002166:	f7fe ff97 	bl	8001098 <HAL_GetTick>
 800216a:	0003      	movs	r3, r0
 800216c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800216e:	e008      	b.n	8002182 <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002170:	f7fe ff92 	bl	8001098 <HAL_GetTick>
 8002174:	0002      	movs	r2, r0
 8002176:	69bb      	ldr	r3, [r7, #24]
 8002178:	1ad3      	subs	r3, r2, r3
 800217a:	2b02      	cmp	r3, #2
 800217c:	d901      	bls.n	8002182 <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 800217e:	2303      	movs	r3, #3
 8002180:	e047      	b.n	8002212 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002182:	4b26      	ldr	r3, [pc, #152]	; (800221c <HAL_RCC_OscConfig+0x620>)
 8002184:	681a      	ldr	r2, [r3, #0]
 8002186:	2380      	movs	r3, #128	; 0x80
 8002188:	049b      	lsls	r3, r3, #18
 800218a:	4013      	ands	r3, r2
 800218c:	d0f0      	beq.n	8002170 <HAL_RCC_OscConfig+0x574>
 800218e:	e03f      	b.n	8002210 <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002190:	4b22      	ldr	r3, [pc, #136]	; (800221c <HAL_RCC_OscConfig+0x620>)
 8002192:	681a      	ldr	r2, [r3, #0]
 8002194:	4b21      	ldr	r3, [pc, #132]	; (800221c <HAL_RCC_OscConfig+0x620>)
 8002196:	4924      	ldr	r1, [pc, #144]	; (8002228 <HAL_RCC_OscConfig+0x62c>)
 8002198:	400a      	ands	r2, r1
 800219a:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800219c:	f7fe ff7c 	bl	8001098 <HAL_GetTick>
 80021a0:	0003      	movs	r3, r0
 80021a2:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80021a4:	e008      	b.n	80021b8 <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80021a6:	f7fe ff77 	bl	8001098 <HAL_GetTick>
 80021aa:	0002      	movs	r2, r0
 80021ac:	69bb      	ldr	r3, [r7, #24]
 80021ae:	1ad3      	subs	r3, r2, r3
 80021b0:	2b02      	cmp	r3, #2
 80021b2:	d901      	bls.n	80021b8 <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 80021b4:	2303      	movs	r3, #3
 80021b6:	e02c      	b.n	8002212 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80021b8:	4b18      	ldr	r3, [pc, #96]	; (800221c <HAL_RCC_OscConfig+0x620>)
 80021ba:	681a      	ldr	r2, [r3, #0]
 80021bc:	2380      	movs	r3, #128	; 0x80
 80021be:	049b      	lsls	r3, r3, #18
 80021c0:	4013      	ands	r3, r2
 80021c2:	d1f0      	bne.n	80021a6 <HAL_RCC_OscConfig+0x5aa>
 80021c4:	e024      	b.n	8002210 <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	6a1b      	ldr	r3, [r3, #32]
 80021ca:	2b01      	cmp	r3, #1
 80021cc:	d101      	bne.n	80021d2 <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 80021ce:	2301      	movs	r3, #1
 80021d0:	e01f      	b.n	8002212 <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 80021d2:	4b12      	ldr	r3, [pc, #72]	; (800221c <HAL_RCC_OscConfig+0x620>)
 80021d4:	685b      	ldr	r3, [r3, #4]
 80021d6:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 80021d8:	4b10      	ldr	r3, [pc, #64]	; (800221c <HAL_RCC_OscConfig+0x620>)
 80021da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021dc:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80021de:	697a      	ldr	r2, [r7, #20]
 80021e0:	2380      	movs	r3, #128	; 0x80
 80021e2:	025b      	lsls	r3, r3, #9
 80021e4:	401a      	ands	r2, r3
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021ea:	429a      	cmp	r2, r3
 80021ec:	d10e      	bne.n	800220c <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80021ee:	693b      	ldr	r3, [r7, #16]
 80021f0:	220f      	movs	r2, #15
 80021f2:	401a      	ands	r2, r3
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80021f8:	429a      	cmp	r2, r3
 80021fa:	d107      	bne.n	800220c <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 80021fc:	697a      	ldr	r2, [r7, #20]
 80021fe:	23f0      	movs	r3, #240	; 0xf0
 8002200:	039b      	lsls	r3, r3, #14
 8002202:	401a      	ands	r2, r3
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8002208:	429a      	cmp	r2, r3
 800220a:	d001      	beq.n	8002210 <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 800220c:	2301      	movs	r3, #1
 800220e:	e000      	b.n	8002212 <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 8002210:	2300      	movs	r3, #0
}
 8002212:	0018      	movs	r0, r3
 8002214:	46bd      	mov	sp, r7
 8002216:	b008      	add	sp, #32
 8002218:	bd80      	pop	{r7, pc}
 800221a:	46c0      	nop			; (mov r8, r8)
 800221c:	40021000 	.word	0x40021000
 8002220:	00001388 	.word	0x00001388
 8002224:	efffffff 	.word	0xefffffff
 8002228:	feffffff 	.word	0xfeffffff
 800222c:	ffc2ffff 	.word	0xffc2ffff

08002230 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002230:	b580      	push	{r7, lr}
 8002232:	b084      	sub	sp, #16
 8002234:	af00      	add	r7, sp, #0
 8002236:	6078      	str	r0, [r7, #4]
 8002238:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	2b00      	cmp	r3, #0
 800223e:	d101      	bne.n	8002244 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002240:	2301      	movs	r3, #1
 8002242:	e0b3      	b.n	80023ac <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002244:	4b5b      	ldr	r3, [pc, #364]	; (80023b4 <HAL_RCC_ClockConfig+0x184>)
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	2201      	movs	r2, #1
 800224a:	4013      	ands	r3, r2
 800224c:	683a      	ldr	r2, [r7, #0]
 800224e:	429a      	cmp	r2, r3
 8002250:	d911      	bls.n	8002276 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002252:	4b58      	ldr	r3, [pc, #352]	; (80023b4 <HAL_RCC_ClockConfig+0x184>)
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	2201      	movs	r2, #1
 8002258:	4393      	bics	r3, r2
 800225a:	0019      	movs	r1, r3
 800225c:	4b55      	ldr	r3, [pc, #340]	; (80023b4 <HAL_RCC_ClockConfig+0x184>)
 800225e:	683a      	ldr	r2, [r7, #0]
 8002260:	430a      	orrs	r2, r1
 8002262:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002264:	4b53      	ldr	r3, [pc, #332]	; (80023b4 <HAL_RCC_ClockConfig+0x184>)
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	2201      	movs	r2, #1
 800226a:	4013      	ands	r3, r2
 800226c:	683a      	ldr	r2, [r7, #0]
 800226e:	429a      	cmp	r2, r3
 8002270:	d001      	beq.n	8002276 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8002272:	2301      	movs	r3, #1
 8002274:	e09a      	b.n	80023ac <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	2202      	movs	r2, #2
 800227c:	4013      	ands	r3, r2
 800227e:	d015      	beq.n	80022ac <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	2204      	movs	r2, #4
 8002286:	4013      	ands	r3, r2
 8002288:	d006      	beq.n	8002298 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 800228a:	4b4b      	ldr	r3, [pc, #300]	; (80023b8 <HAL_RCC_ClockConfig+0x188>)
 800228c:	685a      	ldr	r2, [r3, #4]
 800228e:	4b4a      	ldr	r3, [pc, #296]	; (80023b8 <HAL_RCC_ClockConfig+0x188>)
 8002290:	21e0      	movs	r1, #224	; 0xe0
 8002292:	00c9      	lsls	r1, r1, #3
 8002294:	430a      	orrs	r2, r1
 8002296:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002298:	4b47      	ldr	r3, [pc, #284]	; (80023b8 <HAL_RCC_ClockConfig+0x188>)
 800229a:	685b      	ldr	r3, [r3, #4]
 800229c:	22f0      	movs	r2, #240	; 0xf0
 800229e:	4393      	bics	r3, r2
 80022a0:	0019      	movs	r1, r3
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	689a      	ldr	r2, [r3, #8]
 80022a6:	4b44      	ldr	r3, [pc, #272]	; (80023b8 <HAL_RCC_ClockConfig+0x188>)
 80022a8:	430a      	orrs	r2, r1
 80022aa:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	2201      	movs	r2, #1
 80022b2:	4013      	ands	r3, r2
 80022b4:	d040      	beq.n	8002338 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	685b      	ldr	r3, [r3, #4]
 80022ba:	2b01      	cmp	r3, #1
 80022bc:	d107      	bne.n	80022ce <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80022be:	4b3e      	ldr	r3, [pc, #248]	; (80023b8 <HAL_RCC_ClockConfig+0x188>)
 80022c0:	681a      	ldr	r2, [r3, #0]
 80022c2:	2380      	movs	r3, #128	; 0x80
 80022c4:	029b      	lsls	r3, r3, #10
 80022c6:	4013      	ands	r3, r2
 80022c8:	d114      	bne.n	80022f4 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80022ca:	2301      	movs	r3, #1
 80022cc:	e06e      	b.n	80023ac <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	685b      	ldr	r3, [r3, #4]
 80022d2:	2b02      	cmp	r3, #2
 80022d4:	d107      	bne.n	80022e6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80022d6:	4b38      	ldr	r3, [pc, #224]	; (80023b8 <HAL_RCC_ClockConfig+0x188>)
 80022d8:	681a      	ldr	r2, [r3, #0]
 80022da:	2380      	movs	r3, #128	; 0x80
 80022dc:	049b      	lsls	r3, r3, #18
 80022de:	4013      	ands	r3, r2
 80022e0:	d108      	bne.n	80022f4 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80022e2:	2301      	movs	r3, #1
 80022e4:	e062      	b.n	80023ac <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80022e6:	4b34      	ldr	r3, [pc, #208]	; (80023b8 <HAL_RCC_ClockConfig+0x188>)
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	2202      	movs	r2, #2
 80022ec:	4013      	ands	r3, r2
 80022ee:	d101      	bne.n	80022f4 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80022f0:	2301      	movs	r3, #1
 80022f2:	e05b      	b.n	80023ac <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80022f4:	4b30      	ldr	r3, [pc, #192]	; (80023b8 <HAL_RCC_ClockConfig+0x188>)
 80022f6:	685b      	ldr	r3, [r3, #4]
 80022f8:	2203      	movs	r2, #3
 80022fa:	4393      	bics	r3, r2
 80022fc:	0019      	movs	r1, r3
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	685a      	ldr	r2, [r3, #4]
 8002302:	4b2d      	ldr	r3, [pc, #180]	; (80023b8 <HAL_RCC_ClockConfig+0x188>)
 8002304:	430a      	orrs	r2, r1
 8002306:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002308:	f7fe fec6 	bl	8001098 <HAL_GetTick>
 800230c:	0003      	movs	r3, r0
 800230e:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002310:	e009      	b.n	8002326 <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002312:	f7fe fec1 	bl	8001098 <HAL_GetTick>
 8002316:	0002      	movs	r2, r0
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	1ad3      	subs	r3, r2, r3
 800231c:	4a27      	ldr	r2, [pc, #156]	; (80023bc <HAL_RCC_ClockConfig+0x18c>)
 800231e:	4293      	cmp	r3, r2
 8002320:	d901      	bls.n	8002326 <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 8002322:	2303      	movs	r3, #3
 8002324:	e042      	b.n	80023ac <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002326:	4b24      	ldr	r3, [pc, #144]	; (80023b8 <HAL_RCC_ClockConfig+0x188>)
 8002328:	685b      	ldr	r3, [r3, #4]
 800232a:	220c      	movs	r2, #12
 800232c:	401a      	ands	r2, r3
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	685b      	ldr	r3, [r3, #4]
 8002332:	009b      	lsls	r3, r3, #2
 8002334:	429a      	cmp	r2, r3
 8002336:	d1ec      	bne.n	8002312 <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002338:	4b1e      	ldr	r3, [pc, #120]	; (80023b4 <HAL_RCC_ClockConfig+0x184>)
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	2201      	movs	r2, #1
 800233e:	4013      	ands	r3, r2
 8002340:	683a      	ldr	r2, [r7, #0]
 8002342:	429a      	cmp	r2, r3
 8002344:	d211      	bcs.n	800236a <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002346:	4b1b      	ldr	r3, [pc, #108]	; (80023b4 <HAL_RCC_ClockConfig+0x184>)
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	2201      	movs	r2, #1
 800234c:	4393      	bics	r3, r2
 800234e:	0019      	movs	r1, r3
 8002350:	4b18      	ldr	r3, [pc, #96]	; (80023b4 <HAL_RCC_ClockConfig+0x184>)
 8002352:	683a      	ldr	r2, [r7, #0]
 8002354:	430a      	orrs	r2, r1
 8002356:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002358:	4b16      	ldr	r3, [pc, #88]	; (80023b4 <HAL_RCC_ClockConfig+0x184>)
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	2201      	movs	r2, #1
 800235e:	4013      	ands	r3, r2
 8002360:	683a      	ldr	r2, [r7, #0]
 8002362:	429a      	cmp	r2, r3
 8002364:	d001      	beq.n	800236a <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 8002366:	2301      	movs	r3, #1
 8002368:	e020      	b.n	80023ac <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	2204      	movs	r2, #4
 8002370:	4013      	ands	r3, r2
 8002372:	d009      	beq.n	8002388 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8002374:	4b10      	ldr	r3, [pc, #64]	; (80023b8 <HAL_RCC_ClockConfig+0x188>)
 8002376:	685b      	ldr	r3, [r3, #4]
 8002378:	4a11      	ldr	r2, [pc, #68]	; (80023c0 <HAL_RCC_ClockConfig+0x190>)
 800237a:	4013      	ands	r3, r2
 800237c:	0019      	movs	r1, r3
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	68da      	ldr	r2, [r3, #12]
 8002382:	4b0d      	ldr	r3, [pc, #52]	; (80023b8 <HAL_RCC_ClockConfig+0x188>)
 8002384:	430a      	orrs	r2, r1
 8002386:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002388:	f000 f820 	bl	80023cc <HAL_RCC_GetSysClockFreq>
 800238c:	0001      	movs	r1, r0
 800238e:	4b0a      	ldr	r3, [pc, #40]	; (80023b8 <HAL_RCC_ClockConfig+0x188>)
 8002390:	685b      	ldr	r3, [r3, #4]
 8002392:	091b      	lsrs	r3, r3, #4
 8002394:	220f      	movs	r2, #15
 8002396:	4013      	ands	r3, r2
 8002398:	4a0a      	ldr	r2, [pc, #40]	; (80023c4 <HAL_RCC_ClockConfig+0x194>)
 800239a:	5cd3      	ldrb	r3, [r2, r3]
 800239c:	000a      	movs	r2, r1
 800239e:	40da      	lsrs	r2, r3
 80023a0:	4b09      	ldr	r3, [pc, #36]	; (80023c8 <HAL_RCC_ClockConfig+0x198>)
 80023a2:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 80023a4:	2003      	movs	r0, #3
 80023a6:	f7fe fe31 	bl	800100c <HAL_InitTick>
  
  return HAL_OK;
 80023aa:	2300      	movs	r3, #0
}
 80023ac:	0018      	movs	r0, r3
 80023ae:	46bd      	mov	sp, r7
 80023b0:	b004      	add	sp, #16
 80023b2:	bd80      	pop	{r7, pc}
 80023b4:	40022000 	.word	0x40022000
 80023b8:	40021000 	.word	0x40021000
 80023bc:	00001388 	.word	0x00001388
 80023c0:	fffff8ff 	.word	0xfffff8ff
 80023c4:	08002528 	.word	0x08002528
 80023c8:	20000000 	.word	0x20000000

080023cc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80023cc:	b580      	push	{r7, lr}
 80023ce:	b086      	sub	sp, #24
 80023d0:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80023d2:	2300      	movs	r3, #0
 80023d4:	60fb      	str	r3, [r7, #12]
 80023d6:	2300      	movs	r3, #0
 80023d8:	60bb      	str	r3, [r7, #8]
 80023da:	2300      	movs	r3, #0
 80023dc:	617b      	str	r3, [r7, #20]
 80023de:	2300      	movs	r3, #0
 80023e0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80023e2:	2300      	movs	r3, #0
 80023e4:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 80023e6:	4b20      	ldr	r3, [pc, #128]	; (8002468 <HAL_RCC_GetSysClockFreq+0x9c>)
 80023e8:	685b      	ldr	r3, [r3, #4]
 80023ea:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	220c      	movs	r2, #12
 80023f0:	4013      	ands	r3, r2
 80023f2:	2b04      	cmp	r3, #4
 80023f4:	d002      	beq.n	80023fc <HAL_RCC_GetSysClockFreq+0x30>
 80023f6:	2b08      	cmp	r3, #8
 80023f8:	d003      	beq.n	8002402 <HAL_RCC_GetSysClockFreq+0x36>
 80023fa:	e02c      	b.n	8002456 <HAL_RCC_GetSysClockFreq+0x8a>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80023fc:	4b1b      	ldr	r3, [pc, #108]	; (800246c <HAL_RCC_GetSysClockFreq+0xa0>)
 80023fe:	613b      	str	r3, [r7, #16]
      break;
 8002400:	e02c      	b.n	800245c <HAL_RCC_GetSysClockFreq+0x90>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	0c9b      	lsrs	r3, r3, #18
 8002406:	220f      	movs	r2, #15
 8002408:	4013      	ands	r3, r2
 800240a:	4a19      	ldr	r2, [pc, #100]	; (8002470 <HAL_RCC_GetSysClockFreq+0xa4>)
 800240c:	5cd3      	ldrb	r3, [r2, r3]
 800240e:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8002410:	4b15      	ldr	r3, [pc, #84]	; (8002468 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002412:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002414:	220f      	movs	r2, #15
 8002416:	4013      	ands	r3, r2
 8002418:	4a16      	ldr	r2, [pc, #88]	; (8002474 <HAL_RCC_GetSysClockFreq+0xa8>)
 800241a:	5cd3      	ldrb	r3, [r2, r3]
 800241c:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800241e:	68fa      	ldr	r2, [r7, #12]
 8002420:	2380      	movs	r3, #128	; 0x80
 8002422:	025b      	lsls	r3, r3, #9
 8002424:	4013      	ands	r3, r2
 8002426:	d009      	beq.n	800243c <HAL_RCC_GetSysClockFreq+0x70>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002428:	68b9      	ldr	r1, [r7, #8]
 800242a:	4810      	ldr	r0, [pc, #64]	; (800246c <HAL_RCC_GetSysClockFreq+0xa0>)
 800242c:	f7fd fe6c 	bl	8000108 <__udivsi3>
 8002430:	0003      	movs	r3, r0
 8002432:	001a      	movs	r2, r3
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	4353      	muls	r3, r2
 8002438:	617b      	str	r3, [r7, #20]
 800243a:	e009      	b.n	8002450 <HAL_RCC_GetSysClockFreq+0x84>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 800243c:	6879      	ldr	r1, [r7, #4]
 800243e:	000a      	movs	r2, r1
 8002440:	0152      	lsls	r2, r2, #5
 8002442:	1a52      	subs	r2, r2, r1
 8002444:	0193      	lsls	r3, r2, #6
 8002446:	1a9b      	subs	r3, r3, r2
 8002448:	00db      	lsls	r3, r3, #3
 800244a:	185b      	adds	r3, r3, r1
 800244c:	021b      	lsls	r3, r3, #8
 800244e:	617b      	str	r3, [r7, #20]
#endif
      }
      sysclockfreq = pllclk;
 8002450:	697b      	ldr	r3, [r7, #20]
 8002452:	613b      	str	r3, [r7, #16]
      break;
 8002454:	e002      	b.n	800245c <HAL_RCC_GetSysClockFreq+0x90>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002456:	4b05      	ldr	r3, [pc, #20]	; (800246c <HAL_RCC_GetSysClockFreq+0xa0>)
 8002458:	613b      	str	r3, [r7, #16]
      break;
 800245a:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 800245c:	693b      	ldr	r3, [r7, #16]
}
 800245e:	0018      	movs	r0, r3
 8002460:	46bd      	mov	sp, r7
 8002462:	b006      	add	sp, #24
 8002464:	bd80      	pop	{r7, pc}
 8002466:	46c0      	nop			; (mov r8, r8)
 8002468:	40021000 	.word	0x40021000
 800246c:	007a1200 	.word	0x007a1200
 8002470:	08002538 	.word	0x08002538
 8002474:	08002548 	.word	0x08002548

08002478 <__libc_init_array>:
 8002478:	b570      	push	{r4, r5, r6, lr}
 800247a:	2600      	movs	r6, #0
 800247c:	4d0c      	ldr	r5, [pc, #48]	; (80024b0 <__libc_init_array+0x38>)
 800247e:	4c0d      	ldr	r4, [pc, #52]	; (80024b4 <__libc_init_array+0x3c>)
 8002480:	1b64      	subs	r4, r4, r5
 8002482:	10a4      	asrs	r4, r4, #2
 8002484:	42a6      	cmp	r6, r4
 8002486:	d109      	bne.n	800249c <__libc_init_array+0x24>
 8002488:	2600      	movs	r6, #0
 800248a:	f000 f821 	bl	80024d0 <_init>
 800248e:	4d0a      	ldr	r5, [pc, #40]	; (80024b8 <__libc_init_array+0x40>)
 8002490:	4c0a      	ldr	r4, [pc, #40]	; (80024bc <__libc_init_array+0x44>)
 8002492:	1b64      	subs	r4, r4, r5
 8002494:	10a4      	asrs	r4, r4, #2
 8002496:	42a6      	cmp	r6, r4
 8002498:	d105      	bne.n	80024a6 <__libc_init_array+0x2e>
 800249a:	bd70      	pop	{r4, r5, r6, pc}
 800249c:	00b3      	lsls	r3, r6, #2
 800249e:	58eb      	ldr	r3, [r5, r3]
 80024a0:	4798      	blx	r3
 80024a2:	3601      	adds	r6, #1
 80024a4:	e7ee      	b.n	8002484 <__libc_init_array+0xc>
 80024a6:	00b3      	lsls	r3, r6, #2
 80024a8:	58eb      	ldr	r3, [r5, r3]
 80024aa:	4798      	blx	r3
 80024ac:	3601      	adds	r6, #1
 80024ae:	e7f2      	b.n	8002496 <__libc_init_array+0x1e>
 80024b0:	08002558 	.word	0x08002558
 80024b4:	08002558 	.word	0x08002558
 80024b8:	08002558 	.word	0x08002558
 80024bc:	0800255c 	.word	0x0800255c

080024c0 <memset>:
 80024c0:	0003      	movs	r3, r0
 80024c2:	1882      	adds	r2, r0, r2
 80024c4:	4293      	cmp	r3, r2
 80024c6:	d100      	bne.n	80024ca <memset+0xa>
 80024c8:	4770      	bx	lr
 80024ca:	7019      	strb	r1, [r3, #0]
 80024cc:	3301      	adds	r3, #1
 80024ce:	e7f9      	b.n	80024c4 <memset+0x4>

080024d0 <_init>:
 80024d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80024d2:	46c0      	nop			; (mov r8, r8)
 80024d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80024d6:	bc08      	pop	{r3}
 80024d8:	469e      	mov	lr, r3
 80024da:	4770      	bx	lr

080024dc <_fini>:
 80024dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80024de:	46c0      	nop			; (mov r8, r8)
 80024e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80024e2:	bc08      	pop	{r3}
 80024e4:	469e      	mov	lr, r3
 80024e6:	4770      	bx	lr
