# compile vhdl design source files
vhdl xil_defaultlib  "../../../And2.srcs/sources_1/imports/__demo source files__/And2.vhd"
vhdl xil_defaultlib  "../../../And2.srcs/sim_1/imports/__demo source files__/And2_tb.vhd"

# Do not sort compile order
nosort
