-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
-- Date        : Sun Oct  6 10:39:10 2024
-- Host        : ashraf-Yoga-Slim-7-14ARE05 running 64-bit Ubuntu 20.04.6 LTS
-- Command     : write_vhdl -force -mode funcsim
--               /home/ashraf/vivado-risc-v/workspace/rocket64b1/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_gig_ethernet_pcs_pma_0_0/riscv_gig_ethernet_pcs_pma_0_0_sim_netlist.vhdl
-- Design      : riscv_gig_ethernet_pcs_pma_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7vx485tffg1761-2
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity riscv_gig_ethernet_pcs_pma_0_0_GTWIZARD_GT is
  port (
    gtxe2_i_0 : out STD_LOGIC;
    gt0_cpllrefclklost_i : out STD_LOGIC;
    txn : out STD_LOGIC;
    txp : out STD_LOGIC;
    rxoutclk : out STD_LOGIC;
    gtxe2_i_1 : out STD_LOGIC;
    txoutclk : out STD_LOGIC;
    gtxe2_i_2 : out STD_LOGIC;
    TXBUFSTATUS : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 23 downto 0 );
    independent_clock_bufg : in STD_LOGIC;
    gt0_cpllpd_i : in STD_LOGIC;
    gt0_cpllreset_i_0 : in STD_LOGIC;
    gtrefclk_bufg : in STD_LOGIC;
    gtrefclk_out : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt0_gttxreset_gt : in STD_LOGIC;
    rxn : in STD_LOGIC;
    rxp : in STD_LOGIC;
    gt0_qplloutclk_out : in STD_LOGIC;
    gt0_qplloutrefclk_out : in STD_LOGIC;
    reset_out : in STD_LOGIC;
    wtd_rxpcsreset_in : in STD_LOGIC;
    gt0_rxuserrdy_i : in STD_LOGIC;
    rxuserclk2 : in STD_LOGIC;
    TXPD : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt0_txuserrdy_i : in STD_LOGIC;
    gtxe2_i_3 : in STD_LOGIC;
    RXPD : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gtxe2_i_4 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gtxe2_i_5 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gtxe2_i_6 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end riscv_gig_ethernet_pcs_pma_0_0_GTWIZARD_GT;

architecture STRUCTURE of riscv_gig_ethernet_pcs_pma_0_0_GTWIZARD_GT is
  signal gtxe2_i_n_0 : STD_LOGIC;
  signal gtxe2_i_n_10 : STD_LOGIC;
  signal gtxe2_i_n_16 : STD_LOGIC;
  signal gtxe2_i_n_170 : STD_LOGIC;
  signal gtxe2_i_n_171 : STD_LOGIC;
  signal gtxe2_i_n_172 : STD_LOGIC;
  signal gtxe2_i_n_173 : STD_LOGIC;
  signal gtxe2_i_n_174 : STD_LOGIC;
  signal gtxe2_i_n_175 : STD_LOGIC;
  signal gtxe2_i_n_176 : STD_LOGIC;
  signal gtxe2_i_n_177 : STD_LOGIC;
  signal gtxe2_i_n_178 : STD_LOGIC;
  signal gtxe2_i_n_179 : STD_LOGIC;
  signal gtxe2_i_n_180 : STD_LOGIC;
  signal gtxe2_i_n_181 : STD_LOGIC;
  signal gtxe2_i_n_182 : STD_LOGIC;
  signal gtxe2_i_n_183 : STD_LOGIC;
  signal gtxe2_i_n_184 : STD_LOGIC;
  signal gtxe2_i_n_27 : STD_LOGIC;
  signal gtxe2_i_n_3 : STD_LOGIC;
  signal gtxe2_i_n_38 : STD_LOGIC;
  signal gtxe2_i_n_39 : STD_LOGIC;
  signal gtxe2_i_n_4 : STD_LOGIC;
  signal gtxe2_i_n_46 : STD_LOGIC;
  signal gtxe2_i_n_47 : STD_LOGIC;
  signal gtxe2_i_n_48 : STD_LOGIC;
  signal gtxe2_i_n_49 : STD_LOGIC;
  signal gtxe2_i_n_50 : STD_LOGIC;
  signal gtxe2_i_n_51 : STD_LOGIC;
  signal gtxe2_i_n_52 : STD_LOGIC;
  signal gtxe2_i_n_53 : STD_LOGIC;
  signal gtxe2_i_n_54 : STD_LOGIC;
  signal gtxe2_i_n_55 : STD_LOGIC;
  signal gtxe2_i_n_56 : STD_LOGIC;
  signal gtxe2_i_n_57 : STD_LOGIC;
  signal gtxe2_i_n_58 : STD_LOGIC;
  signal gtxe2_i_n_59 : STD_LOGIC;
  signal gtxe2_i_n_60 : STD_LOGIC;
  signal gtxe2_i_n_61 : STD_LOGIC;
  signal gtxe2_i_n_81 : STD_LOGIC;
  signal gtxe2_i_n_82 : STD_LOGIC;
  signal gtxe2_i_n_83 : STD_LOGIC;
  signal gtxe2_i_n_84 : STD_LOGIC;
  signal gtxe2_i_n_9 : STD_LOGIC;
  signal NLW_gtxe2_i_GTREFCLKMONITOR_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_PHYSTATUS_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCDRLOCK_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCHANBONDSEQ_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCHANISALIGNED_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCHANREALIGN_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCOMINITDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCOMSASDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCOMWAKEDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXDATAVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXDLYSRESETDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXELECIDLE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXHEADERVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXOUTCLKFABRIC_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXOUTCLKPCS_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXPHALIGNDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXQPISENN_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXQPISENP_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXRATEDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXSTARTOFSEQ_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXCOMFINISH_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXDLYSRESETDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXGEARBOXREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXPHALIGNDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXPHINITDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXQPISENN_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXQPISENP_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXRATEDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_PCSRSVDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_gtxe2_i_RXCHARISCOMMA_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal NLW_gtxe2_i_RXCHARISK_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal NLW_gtxe2_i_RXCHBONDO_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gtxe2_i_RXCLKCORCNT_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_gtxe2_i_RXDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 16 );
  signal NLW_gtxe2_i_RXDISPERR_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal NLW_gtxe2_i_RXHEADER_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_gtxe2_i_RXNOTINTABLE_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal NLW_gtxe2_i_RXPHMONITOR_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gtxe2_i_RXPHSLIPMONITOR_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gtxe2_i_RXSTATUS_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_gtxe2_i_TSTOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of gtxe2_i : label is "PRIMITIVE";
begin
gtxe2_i: unisim.vcomponents.GTXE2_CHANNEL
    generic map(
      ALIGN_COMMA_DOUBLE => "FALSE",
      ALIGN_COMMA_ENABLE => B"0001111111",
      ALIGN_COMMA_WORD => 2,
      ALIGN_MCOMMA_DET => "TRUE",
      ALIGN_MCOMMA_VALUE => B"1010000011",
      ALIGN_PCOMMA_DET => "TRUE",
      ALIGN_PCOMMA_VALUE => B"0101111100",
      CBCC_DATA_SOURCE_SEL => "DECODED",
      CHAN_BOND_KEEP_ALIGN => "FALSE",
      CHAN_BOND_MAX_SKEW => 1,
      CHAN_BOND_SEQ_1_1 => B"0000000000",
      CHAN_BOND_SEQ_1_2 => B"0000000000",
      CHAN_BOND_SEQ_1_3 => B"0000000000",
      CHAN_BOND_SEQ_1_4 => B"0000000000",
      CHAN_BOND_SEQ_1_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_1 => B"0000000000",
      CHAN_BOND_SEQ_2_2 => B"0000000000",
      CHAN_BOND_SEQ_2_3 => B"0000000000",
      CHAN_BOND_SEQ_2_4 => B"0000000000",
      CHAN_BOND_SEQ_2_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_USE => "FALSE",
      CHAN_BOND_SEQ_LEN => 1,
      CLK_CORRECT_USE => "FALSE",
      CLK_COR_KEEP_IDLE => "FALSE",
      CLK_COR_MAX_LAT => 36,
      CLK_COR_MIN_LAT => 32,
      CLK_COR_PRECEDENCE => "TRUE",
      CLK_COR_REPEAT_WAIT => 0,
      CLK_COR_SEQ_1_1 => B"0100000000",
      CLK_COR_SEQ_1_2 => B"0000000000",
      CLK_COR_SEQ_1_3 => B"0000000000",
      CLK_COR_SEQ_1_4 => B"0000000000",
      CLK_COR_SEQ_1_ENABLE => B"1111",
      CLK_COR_SEQ_2_1 => B"0100000000",
      CLK_COR_SEQ_2_2 => B"0000000000",
      CLK_COR_SEQ_2_3 => B"0000000000",
      CLK_COR_SEQ_2_4 => B"0000000000",
      CLK_COR_SEQ_2_ENABLE => B"1111",
      CLK_COR_SEQ_2_USE => "FALSE",
      CLK_COR_SEQ_LEN => 1,
      CPLL_CFG => X"BC07DC",
      CPLL_FBDIV => 4,
      CPLL_FBDIV_45 => 5,
      CPLL_INIT_CFG => X"00001E",
      CPLL_LOCK_CFG => X"01E8",
      CPLL_REFCLK_DIV => 1,
      DEC_MCOMMA_DETECT => "TRUE",
      DEC_PCOMMA_DETECT => "TRUE",
      DEC_VALID_COMMA_ONLY => "FALSE",
      DMONITOR_CFG => X"000A00",
      ES_CONTROL => B"000000",
      ES_ERRDET_EN => "FALSE",
      ES_EYE_SCAN_EN => "TRUE",
      ES_HORZ_OFFSET => X"000",
      ES_PMA_CFG => B"0000000000",
      ES_PRESCALE => B"00000",
      ES_QUALIFIER => X"00000000000000000000",
      ES_QUAL_MASK => X"00000000000000000000",
      ES_SDATA_MASK => X"00000000000000000000",
      ES_VERT_OFFSET => B"000000000",
      FTS_DESKEW_SEQ_ENABLE => B"1111",
      FTS_LANE_DESKEW_CFG => B"1111",
      FTS_LANE_DESKEW_EN => "FALSE",
      GEARBOX_MODE => B"000",
      IS_CPLLLOCKDETCLK_INVERTED => '0',
      IS_DRPCLK_INVERTED => '0',
      IS_GTGREFCLK_INVERTED => '0',
      IS_RXUSRCLK2_INVERTED => '0',
      IS_RXUSRCLK_INVERTED => '0',
      IS_TXPHDLYTSTCLK_INVERTED => '0',
      IS_TXUSRCLK2_INVERTED => '0',
      IS_TXUSRCLK_INVERTED => '0',
      OUTREFCLK_SEL_INV => B"11",
      PCS_PCIE_EN => "FALSE",
      PCS_RSVD_ATTR => X"000000000000",
      PD_TRANS_TIME_FROM_P2 => X"03C",
      PD_TRANS_TIME_NONE_P2 => X"19",
      PD_TRANS_TIME_TO_P2 => X"64",
      PMA_RSV => X"00018480",
      PMA_RSV2 => X"2050",
      PMA_RSV3 => B"00",
      PMA_RSV4 => X"00000000",
      RXBUFRESET_TIME => B"00001",
      RXBUF_ADDR_MODE => "FAST",
      RXBUF_EIDLE_HI_CNT => B"1000",
      RXBUF_EIDLE_LO_CNT => B"0000",
      RXBUF_EN => "TRUE",
      RXBUF_RESET_ON_CB_CHANGE => "TRUE",
      RXBUF_RESET_ON_COMMAALIGN => "FALSE",
      RXBUF_RESET_ON_EIDLE => "FALSE",
      RXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      RXBUF_THRESH_OVFLW => 61,
      RXBUF_THRESH_OVRD => "FALSE",
      RXBUF_THRESH_UNDFLW => 8,
      RXCDRFREQRESET_TIME => B"00001",
      RXCDRPHRESET_TIME => B"00001",
      RXCDR_CFG => X"03000023FF10100020",
      RXCDR_FR_RESET_ON_EIDLE => '0',
      RXCDR_HOLD_DURING_EIDLE => '0',
      RXCDR_LOCK_CFG => B"010101",
      RXCDR_PH_RESET_ON_EIDLE => '0',
      RXDFELPMRESET_TIME => B"0001111",
      RXDLY_CFG => X"001F",
      RXDLY_LCFG => X"030",
      RXDLY_TAP_CFG => X"0000",
      RXGEARBOX_EN => "FALSE",
      RXISCANRESET_TIME => B"00001",
      RXLPM_HF_CFG => B"00000011110000",
      RXLPM_LF_CFG => B"00000011110000",
      RXOOB_CFG => B"0000110",
      RXOUT_DIV => 4,
      RXPCSRESET_TIME => B"00001",
      RXPHDLY_CFG => X"084020",
      RXPH_CFG => X"000000",
      RXPH_MONITOR_SEL => B"00000",
      RXPMARESET_TIME => B"00011",
      RXPRBS_ERR_LOOPBACK => '0',
      RXSLIDE_AUTO_WAIT => 7,
      RXSLIDE_MODE => "OFF",
      RX_BIAS_CFG => B"000000000100",
      RX_BUFFER_CFG => B"000000",
      RX_CLK25_DIV => 5,
      RX_CLKMUX_PD => '1',
      RX_CM_SEL => B"11",
      RX_CM_TRIM => B"010",
      RX_DATA_WIDTH => 20,
      RX_DDI_SEL => B"000000",
      RX_DEBUG_CFG => B"000000000000",
      RX_DEFER_RESET_BUF_EN => "TRUE",
      RX_DFE_GAIN_CFG => X"020FEA",
      RX_DFE_H2_CFG => B"000000000000",
      RX_DFE_H3_CFG => B"000001000000",
      RX_DFE_H4_CFG => B"00011110000",
      RX_DFE_H5_CFG => B"00011100000",
      RX_DFE_KL_CFG => B"0000011111110",
      RX_DFE_KL_CFG2 => X"301148AC",
      RX_DFE_LPM_CFG => X"0904",
      RX_DFE_LPM_HOLD_DURING_EIDLE => '0',
      RX_DFE_UT_CFG => B"10001111000000000",
      RX_DFE_VP_CFG => B"00011111100000011",
      RX_DFE_XYD_CFG => B"0000000000000",
      RX_DISPERR_SEQ_MATCH => "TRUE",
      RX_INT_DATAWIDTH => 0,
      RX_OS_CFG => B"0000010000000",
      RX_SIG_VALID_DLY => 10,
      RX_XCLK_SEL => "RXREC",
      SAS_MAX_COM => 64,
      SAS_MIN_COM => 36,
      SATA_BURST_SEQ_LEN => B"0101",
      SATA_BURST_VAL => B"100",
      SATA_CPLL_CFG => "VCO_3000MHZ",
      SATA_EIDLE_VAL => B"100",
      SATA_MAX_BURST => 8,
      SATA_MAX_INIT => 21,
      SATA_MAX_WAKE => 7,
      SATA_MIN_BURST => 4,
      SATA_MIN_INIT => 12,
      SATA_MIN_WAKE => 4,
      SHOW_REALIGN_COMMA => "TRUE",
      SIM_CPLLREFCLK_SEL => B"001",
      SIM_RECEIVER_DETECT_PASS => "TRUE",
      SIM_RESET_SPEEDUP => "TRUE",
      SIM_TX_EIDLE_DRIVE_LEVEL => "X",
      SIM_VERSION => "4.0",
      TERM_RCAL_CFG => B"10000",
      TERM_RCAL_OVRD => '0',
      TRANS_TIME_RATE => X"0E",
      TST_RSV => X"00000000",
      TXBUF_EN => "TRUE",
      TXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      TXDLY_CFG => X"001F",
      TXDLY_LCFG => X"030",
      TXDLY_TAP_CFG => X"0000",
      TXGEARBOX_EN => "FALSE",
      TXOUT_DIV => 4,
      TXPCSRESET_TIME => B"00001",
      TXPHDLY_CFG => X"084020",
      TXPH_CFG => X"0780",
      TXPH_MONITOR_SEL => B"00000",
      TXPMARESET_TIME => B"00001",
      TX_CLK25_DIV => 5,
      TX_CLKMUX_PD => '1',
      TX_DATA_WIDTH => 20,
      TX_DEEMPH0 => B"00000",
      TX_DEEMPH1 => B"00000",
      TX_DRIVE_MODE => "DIRECT",
      TX_EIDLE_ASSERT_DELAY => B"110",
      TX_EIDLE_DEASSERT_DELAY => B"100",
      TX_INT_DATAWIDTH => 0,
      TX_LOOPBACK_DRIVE_HIZ => "FALSE",
      TX_MAINCURSOR_SEL => '0',
      TX_MARGIN_FULL_0 => B"1001110",
      TX_MARGIN_FULL_1 => B"1001001",
      TX_MARGIN_FULL_2 => B"1000101",
      TX_MARGIN_FULL_3 => B"1000010",
      TX_MARGIN_FULL_4 => B"1000000",
      TX_MARGIN_LOW_0 => B"1000110",
      TX_MARGIN_LOW_1 => B"1000100",
      TX_MARGIN_LOW_2 => B"1000010",
      TX_MARGIN_LOW_3 => B"1000000",
      TX_MARGIN_LOW_4 => B"1000000",
      TX_PREDRIVER_MODE => '0',
      TX_QPI_STATUS_EN => '0',
      TX_RXDETECT_CFG => X"1832",
      TX_RXDETECT_REF => B"100",
      TX_XCLK_SEL => "TXOUT",
      UCODEER_CLR => '0'
    )
        port map (
      CFGRESET => '0',
      CLKRSVD(3 downto 0) => B"0000",
      CPLLFBCLKLOST => gtxe2_i_n_0,
      CPLLLOCK => gtxe2_i_0,
      CPLLLOCKDETCLK => independent_clock_bufg,
      CPLLLOCKEN => '1',
      CPLLPD => gt0_cpllpd_i,
      CPLLREFCLKLOST => gt0_cpllrefclklost_i,
      CPLLREFCLKSEL(2 downto 0) => B"001",
      CPLLRESET => gt0_cpllreset_i_0,
      DMONITOROUT(7) => gtxe2_i_n_177,
      DMONITOROUT(6) => gtxe2_i_n_178,
      DMONITOROUT(5) => gtxe2_i_n_179,
      DMONITOROUT(4) => gtxe2_i_n_180,
      DMONITOROUT(3) => gtxe2_i_n_181,
      DMONITOROUT(2) => gtxe2_i_n_182,
      DMONITOROUT(1) => gtxe2_i_n_183,
      DMONITOROUT(0) => gtxe2_i_n_184,
      DRPADDR(8 downto 0) => B"000000000",
      DRPCLK => gtrefclk_bufg,
      DRPDI(15 downto 0) => B"0000000000000000",
      DRPDO(15) => gtxe2_i_n_46,
      DRPDO(14) => gtxe2_i_n_47,
      DRPDO(13) => gtxe2_i_n_48,
      DRPDO(12) => gtxe2_i_n_49,
      DRPDO(11) => gtxe2_i_n_50,
      DRPDO(10) => gtxe2_i_n_51,
      DRPDO(9) => gtxe2_i_n_52,
      DRPDO(8) => gtxe2_i_n_53,
      DRPDO(7) => gtxe2_i_n_54,
      DRPDO(6) => gtxe2_i_n_55,
      DRPDO(5) => gtxe2_i_n_56,
      DRPDO(4) => gtxe2_i_n_57,
      DRPDO(3) => gtxe2_i_n_58,
      DRPDO(2) => gtxe2_i_n_59,
      DRPDO(1) => gtxe2_i_n_60,
      DRPDO(0) => gtxe2_i_n_61,
      DRPEN => '0',
      DRPRDY => gtxe2_i_n_3,
      DRPWE => '0',
      EYESCANDATAERROR => gtxe2_i_n_4,
      EYESCANMODE => '0',
      EYESCANRESET => '0',
      EYESCANTRIGGER => '0',
      GTGREFCLK => '0',
      GTNORTHREFCLK0 => '0',
      GTNORTHREFCLK1 => '0',
      GTREFCLK0 => gtrefclk_out,
      GTREFCLK1 => '0',
      GTREFCLKMONITOR => NLW_gtxe2_i_GTREFCLKMONITOR_UNCONNECTED,
      GTRESETSEL => '0',
      GTRSVD(15 downto 0) => B"0000000000000000",
      GTRXRESET => SR(0),
      GTSOUTHREFCLK0 => '0',
      GTSOUTHREFCLK1 => '0',
      GTTXRESET => gt0_gttxreset_gt,
      GTXRXN => rxn,
      GTXRXP => rxp,
      GTXTXN => txn,
      GTXTXP => txp,
      LOOPBACK(2 downto 0) => B"000",
      PCSRSVDIN(15 downto 0) => B"0000000000000000",
      PCSRSVDIN2(4 downto 0) => B"00000",
      PCSRSVDOUT(15 downto 0) => NLW_gtxe2_i_PCSRSVDOUT_UNCONNECTED(15 downto 0),
      PHYSTATUS => NLW_gtxe2_i_PHYSTATUS_UNCONNECTED,
      PMARSVDIN(4 downto 0) => B"00000",
      PMARSVDIN2(4 downto 0) => B"00000",
      QPLLCLK => gt0_qplloutclk_out,
      QPLLREFCLK => gt0_qplloutrefclk_out,
      RESETOVRD => '0',
      RX8B10BEN => '1',
      RXBUFRESET => '0',
      RXBUFSTATUS(2) => gtxe2_i_n_82,
      RXBUFSTATUS(1) => gtxe2_i_n_83,
      RXBUFSTATUS(0) => gtxe2_i_n_84,
      RXBYTEISALIGNED => gtxe2_i_n_9,
      RXBYTEREALIGN => gtxe2_i_n_10,
      RXCDRFREQRESET => '0',
      RXCDRHOLD => '0',
      RXCDRLOCK => NLW_gtxe2_i_RXCDRLOCK_UNCONNECTED,
      RXCDROVRDEN => '0',
      RXCDRRESET => '0',
      RXCDRRESETRSV => '0',
      RXCHANBONDSEQ => NLW_gtxe2_i_RXCHANBONDSEQ_UNCONNECTED,
      RXCHANISALIGNED => NLW_gtxe2_i_RXCHANISALIGNED_UNCONNECTED,
      RXCHANREALIGN => NLW_gtxe2_i_RXCHANREALIGN_UNCONNECTED,
      RXCHARISCOMMA(7 downto 2) => NLW_gtxe2_i_RXCHARISCOMMA_UNCONNECTED(7 downto 2),
      RXCHARISCOMMA(1) => D(11),
      RXCHARISCOMMA(0) => D(23),
      RXCHARISK(7 downto 2) => NLW_gtxe2_i_RXCHARISK_UNCONNECTED(7 downto 2),
      RXCHARISK(1) => D(10),
      RXCHARISK(0) => D(22),
      RXCHBONDEN => '0',
      RXCHBONDI(4 downto 0) => B"00000",
      RXCHBONDLEVEL(2 downto 0) => B"000",
      RXCHBONDMASTER => '0',
      RXCHBONDO(4 downto 0) => NLW_gtxe2_i_RXCHBONDO_UNCONNECTED(4 downto 0),
      RXCHBONDSLAVE => '0',
      RXCLKCORCNT(1 downto 0) => NLW_gtxe2_i_RXCLKCORCNT_UNCONNECTED(1 downto 0),
      RXCOMINITDET => NLW_gtxe2_i_RXCOMINITDET_UNCONNECTED,
      RXCOMMADET => gtxe2_i_n_16,
      RXCOMMADETEN => '1',
      RXCOMSASDET => NLW_gtxe2_i_RXCOMSASDET_UNCONNECTED,
      RXCOMWAKEDET => NLW_gtxe2_i_RXCOMWAKEDET_UNCONNECTED,
      RXDATA(63 downto 16) => NLW_gtxe2_i_RXDATA_UNCONNECTED(63 downto 16),
      RXDATA(15 downto 8) => D(7 downto 0),
      RXDATA(7 downto 0) => D(19 downto 12),
      RXDATAVALID => NLW_gtxe2_i_RXDATAVALID_UNCONNECTED,
      RXDDIEN => '0',
      RXDFEAGCHOLD => '0',
      RXDFEAGCOVRDEN => '0',
      RXDFECM1EN => '0',
      RXDFELFHOLD => '0',
      RXDFELFOVRDEN => '0',
      RXDFELPMRESET => '0',
      RXDFETAP2HOLD => '0',
      RXDFETAP2OVRDEN => '0',
      RXDFETAP3HOLD => '0',
      RXDFETAP3OVRDEN => '0',
      RXDFETAP4HOLD => '0',
      RXDFETAP4OVRDEN => '0',
      RXDFETAP5HOLD => '0',
      RXDFETAP5OVRDEN => '0',
      RXDFEUTHOLD => '0',
      RXDFEUTOVRDEN => '0',
      RXDFEVPHOLD => '0',
      RXDFEVPOVRDEN => '0',
      RXDFEVSEN => '0',
      RXDFEXYDEN => '1',
      RXDFEXYDHOLD => '0',
      RXDFEXYDOVRDEN => '0',
      RXDISPERR(7 downto 2) => NLW_gtxe2_i_RXDISPERR_UNCONNECTED(7 downto 2),
      RXDISPERR(1) => D(9),
      RXDISPERR(0) => D(21),
      RXDLYBYPASS => '1',
      RXDLYEN => '0',
      RXDLYOVRDEN => '0',
      RXDLYSRESET => '0',
      RXDLYSRESETDONE => NLW_gtxe2_i_RXDLYSRESETDONE_UNCONNECTED,
      RXELECIDLE => NLW_gtxe2_i_RXELECIDLE_UNCONNECTED,
      RXELECIDLEMODE(1 downto 0) => B"11",
      RXGEARBOXSLIP => '0',
      RXHEADER(2 downto 0) => NLW_gtxe2_i_RXHEADER_UNCONNECTED(2 downto 0),
      RXHEADERVALID => NLW_gtxe2_i_RXHEADERVALID_UNCONNECTED,
      RXLPMEN => '1',
      RXLPMHFHOLD => '0',
      RXLPMHFOVRDEN => '0',
      RXLPMLFHOLD => '0',
      RXLPMLFKLOVRDEN => '0',
      RXMCOMMAALIGNEN => reset_out,
      RXMONITOROUT(6) => gtxe2_i_n_170,
      RXMONITOROUT(5) => gtxe2_i_n_171,
      RXMONITOROUT(4) => gtxe2_i_n_172,
      RXMONITOROUT(3) => gtxe2_i_n_173,
      RXMONITOROUT(2) => gtxe2_i_n_174,
      RXMONITOROUT(1) => gtxe2_i_n_175,
      RXMONITOROUT(0) => gtxe2_i_n_176,
      RXMONITORSEL(1 downto 0) => B"00",
      RXNOTINTABLE(7 downto 2) => NLW_gtxe2_i_RXNOTINTABLE_UNCONNECTED(7 downto 2),
      RXNOTINTABLE(1) => D(8),
      RXNOTINTABLE(0) => D(20),
      RXOOBRESET => '0',
      RXOSHOLD => '0',
      RXOSOVRDEN => '0',
      RXOUTCLK => rxoutclk,
      RXOUTCLKFABRIC => NLW_gtxe2_i_RXOUTCLKFABRIC_UNCONNECTED,
      RXOUTCLKPCS => NLW_gtxe2_i_RXOUTCLKPCS_UNCONNECTED,
      RXOUTCLKSEL(2 downto 0) => B"010",
      RXPCOMMAALIGNEN => reset_out,
      RXPCSRESET => wtd_rxpcsreset_in,
      RXPD(1) => RXPD(0),
      RXPD(0) => RXPD(0),
      RXPHALIGN => '0',
      RXPHALIGNDONE => NLW_gtxe2_i_RXPHALIGNDONE_UNCONNECTED,
      RXPHALIGNEN => '0',
      RXPHDLYPD => '0',
      RXPHDLYRESET => '0',
      RXPHMONITOR(4 downto 0) => NLW_gtxe2_i_RXPHMONITOR_UNCONNECTED(4 downto 0),
      RXPHOVRDEN => '0',
      RXPHSLIPMONITOR(4 downto 0) => NLW_gtxe2_i_RXPHSLIPMONITOR_UNCONNECTED(4 downto 0),
      RXPMARESET => '0',
      RXPOLARITY => '0',
      RXPRBSCNTRESET => '0',
      RXPRBSERR => gtxe2_i_n_27,
      RXPRBSSEL(2 downto 0) => B"000",
      RXQPIEN => '0',
      RXQPISENN => NLW_gtxe2_i_RXQPISENN_UNCONNECTED,
      RXQPISENP => NLW_gtxe2_i_RXQPISENP_UNCONNECTED,
      RXRATE(2 downto 0) => B"000",
      RXRATEDONE => NLW_gtxe2_i_RXRATEDONE_UNCONNECTED,
      RXRESETDONE => gtxe2_i_1,
      RXSLIDE => '0',
      RXSTARTOFSEQ => NLW_gtxe2_i_RXSTARTOFSEQ_UNCONNECTED,
      RXSTATUS(2 downto 0) => NLW_gtxe2_i_RXSTATUS_UNCONNECTED(2 downto 0),
      RXSYSCLKSEL(1 downto 0) => B"00",
      RXUSERRDY => gt0_rxuserrdy_i,
      RXUSRCLK => rxuserclk2,
      RXUSRCLK2 => rxuserclk2,
      RXVALID => NLW_gtxe2_i_RXVALID_UNCONNECTED,
      SETERRSTATUS => '0',
      TSTIN(19 downto 0) => B"11111111111111111111",
      TSTOUT(9 downto 0) => NLW_gtxe2_i_TSTOUT_UNCONNECTED(9 downto 0),
      TX8B10BBYPASS(7 downto 0) => B"00000000",
      TX8B10BEN => '1',
      TXBUFDIFFCTRL(2 downto 0) => B"100",
      TXBUFSTATUS(1) => TXBUFSTATUS(0),
      TXBUFSTATUS(0) => gtxe2_i_n_81,
      TXCHARDISPMODE(7 downto 2) => B"000000",
      TXCHARDISPMODE(1 downto 0) => gtxe2_i_4(1 downto 0),
      TXCHARDISPVAL(7 downto 2) => B"000000",
      TXCHARDISPVAL(1 downto 0) => gtxe2_i_5(1 downto 0),
      TXCHARISK(7 downto 2) => B"000000",
      TXCHARISK(1 downto 0) => gtxe2_i_6(1 downto 0),
      TXCOMFINISH => NLW_gtxe2_i_TXCOMFINISH_UNCONNECTED,
      TXCOMINIT => '0',
      TXCOMSAS => '0',
      TXCOMWAKE => '0',
      TXDATA(63 downto 16) => B"000000000000000000000000000000000000000000000000",
      TXDATA(15 downto 0) => Q(15 downto 0),
      TXDEEMPH => '0',
      TXDETECTRX => '0',
      TXDIFFCTRL(3 downto 0) => B"1000",
      TXDIFFPD => '0',
      TXDLYBYPASS => '1',
      TXDLYEN => '0',
      TXDLYHOLD => '0',
      TXDLYOVRDEN => '0',
      TXDLYSRESET => '0',
      TXDLYSRESETDONE => NLW_gtxe2_i_TXDLYSRESETDONE_UNCONNECTED,
      TXDLYUPDOWN => '0',
      TXELECIDLE => TXPD(0),
      TXGEARBOXREADY => NLW_gtxe2_i_TXGEARBOXREADY_UNCONNECTED,
      TXHEADER(2 downto 0) => B"000",
      TXINHIBIT => '0',
      TXMAINCURSOR(6 downto 0) => B"0000000",
      TXMARGIN(2 downto 0) => B"000",
      TXOUTCLK => txoutclk,
      TXOUTCLKFABRIC => gtxe2_i_n_38,
      TXOUTCLKPCS => gtxe2_i_n_39,
      TXOUTCLKSEL(2 downto 0) => B"100",
      TXPCSRESET => '0',
      TXPD(1) => TXPD(0),
      TXPD(0) => TXPD(0),
      TXPDELECIDLEMODE => '0',
      TXPHALIGN => '0',
      TXPHALIGNDONE => NLW_gtxe2_i_TXPHALIGNDONE_UNCONNECTED,
      TXPHALIGNEN => '0',
      TXPHDLYPD => '0',
      TXPHDLYRESET => '0',
      TXPHDLYTSTCLK => '0',
      TXPHINIT => '0',
      TXPHINITDONE => NLW_gtxe2_i_TXPHINITDONE_UNCONNECTED,
      TXPHOVRDEN => '0',
      TXPISOPD => '0',
      TXPMARESET => '0',
      TXPOLARITY => '0',
      TXPOSTCURSOR(4 downto 0) => B"00000",
      TXPOSTCURSORINV => '0',
      TXPRBSFORCEERR => '0',
      TXPRBSSEL(2 downto 0) => B"000",
      TXPRECURSOR(4 downto 0) => B"00000",
      TXPRECURSORINV => '0',
      TXQPIBIASEN => '0',
      TXQPISENN => NLW_gtxe2_i_TXQPISENN_UNCONNECTED,
      TXQPISENP => NLW_gtxe2_i_TXQPISENP_UNCONNECTED,
      TXQPISTRONGPDOWN => '0',
      TXQPIWEAKPUP => '0',
      TXRATE(2 downto 0) => B"000",
      TXRATEDONE => NLW_gtxe2_i_TXRATEDONE_UNCONNECTED,
      TXRESETDONE => gtxe2_i_2,
      TXSEQUENCE(6 downto 0) => B"0000000",
      TXSTARTSEQ => '0',
      TXSWING => '0',
      TXSYSCLKSEL(1 downto 0) => B"00",
      TXUSERRDY => gt0_txuserrdy_i,
      TXUSRCLK => gtxe2_i_3,
      TXUSRCLK2 => gtxe2_i_3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity riscv_gig_ethernet_pcs_pma_0_0_clocking is
  port (
    gtrefclk_out : out STD_LOGIC;
    gtrefclk_bufg : out STD_LOGIC;
    mmcm_locked : out STD_LOGIC;
    userclk : out STD_LOGIC;
    userclk2 : out STD_LOGIC;
    rxuserclk2 : out STD_LOGIC;
    gtrefclk_p : in STD_LOGIC;
    gtrefclk_n : in STD_LOGIC;
    txoutclk : in STD_LOGIC;
    mmcm_reset : in STD_LOGIC;
    rxoutclk : in STD_LOGIC
  );
end riscv_gig_ethernet_pcs_pma_0_0_clocking;

architecture STRUCTURE of riscv_gig_ethernet_pcs_pma_0_0_clocking is
  signal clkfbout : STD_LOGIC;
  signal clkout0 : STD_LOGIC;
  signal clkout1 : STD_LOGIC;
  signal \^gtrefclk_out\ : STD_LOGIC;
  signal txoutclk_bufg : STD_LOGIC;
  signal NLW_ibufds_gtrefclk_ODIV2_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKFBOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKFBSTOPPED_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKINSTOPPED_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT0B_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT1B_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT2_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT2B_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT3_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT3B_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT4_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT5_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT6_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_DRDY_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_PSDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_DO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of bufg_gtrefclk : label is "PRIMITIVE";
  attribute BOX_TYPE of bufg_txoutclk : label is "PRIMITIVE";
  attribute BOX_TYPE of bufg_userclk : label is "PRIMITIVE";
  attribute BOX_TYPE of bufg_userclk2 : label is "PRIMITIVE";
  attribute BOX_TYPE of ibufds_gtrefclk : label is "PRIMITIVE";
  attribute BOX_TYPE of mmcm_adv_inst : label is "PRIMITIVE";
  attribute BOX_TYPE of rxrecclkbufg : label is "PRIMITIVE";
begin
  gtrefclk_out <= \^gtrefclk_out\;
bufg_gtrefclk: unisim.vcomponents.BUFG
     port map (
      I => \^gtrefclk_out\,
      O => gtrefclk_bufg
    );
bufg_txoutclk: unisim.vcomponents.BUFG
     port map (
      I => txoutclk,
      O => txoutclk_bufg
    );
bufg_userclk: unisim.vcomponents.BUFG
     port map (
      I => clkout1,
      O => userclk
    );
bufg_userclk2: unisim.vcomponents.BUFG
     port map (
      I => clkout0,
      O => userclk2
    );
ibufds_gtrefclk: unisim.vcomponents.IBUFDS_GTE2
    generic map(
      CLKCM_CFG => true,
      CLKRCV_TRST => true,
      CLKSWING_CFG => B"11"
    )
        port map (
      CEB => '0',
      I => gtrefclk_p,
      IB => gtrefclk_n,
      O => \^gtrefclk_out\,
      ODIV2 => NLW_ibufds_gtrefclk_ODIV2_UNCONNECTED
    );
mmcm_adv_inst: unisim.vcomponents.MMCME2_ADV
    generic map(
      BANDWIDTH => "OPTIMIZED",
      CLKFBOUT_MULT_F => 16.000000,
      CLKFBOUT_PHASE => 0.000000,
      CLKFBOUT_USE_FINE_PS => false,
      CLKIN1_PERIOD => 16.000000,
      CLKIN2_PERIOD => 0.000000,
      CLKOUT0_DIVIDE_F => 8.000000,
      CLKOUT0_DUTY_CYCLE => 0.500000,
      CLKOUT0_PHASE => 0.000000,
      CLKOUT0_USE_FINE_PS => false,
      CLKOUT1_DIVIDE => 16,
      CLKOUT1_DUTY_CYCLE => 0.500000,
      CLKOUT1_PHASE => 0.000000,
      CLKOUT1_USE_FINE_PS => false,
      CLKOUT2_DIVIDE => 1,
      CLKOUT2_DUTY_CYCLE => 0.500000,
      CLKOUT2_PHASE => 0.000000,
      CLKOUT2_USE_FINE_PS => false,
      CLKOUT3_DIVIDE => 1,
      CLKOUT3_DUTY_CYCLE => 0.500000,
      CLKOUT3_PHASE => 0.000000,
      CLKOUT3_USE_FINE_PS => false,
      CLKOUT4_CASCADE => false,
      CLKOUT4_DIVIDE => 1,
      CLKOUT4_DUTY_CYCLE => 0.500000,
      CLKOUT4_PHASE => 0.000000,
      CLKOUT4_USE_FINE_PS => false,
      CLKOUT5_DIVIDE => 1,
      CLKOUT5_DUTY_CYCLE => 0.500000,
      CLKOUT5_PHASE => 0.000000,
      CLKOUT5_USE_FINE_PS => false,
      CLKOUT6_DIVIDE => 1,
      CLKOUT6_DUTY_CYCLE => 0.500000,
      CLKOUT6_PHASE => 0.000000,
      CLKOUT6_USE_FINE_PS => false,
      COMPENSATION => "INTERNAL",
      DIVCLK_DIVIDE => 1,
      IS_CLKINSEL_INVERTED => '0',
      IS_PSEN_INVERTED => '0',
      IS_PSINCDEC_INVERTED => '0',
      IS_PWRDWN_INVERTED => '0',
      IS_RST_INVERTED => '0',
      REF_JITTER1 => 0.010000,
      REF_JITTER2 => 0.010000,
      SS_EN => "FALSE",
      SS_MODE => "CENTER_HIGH",
      SS_MOD_PERIOD => 10000,
      STARTUP_WAIT => false
    )
        port map (
      CLKFBIN => clkfbout,
      CLKFBOUT => clkfbout,
      CLKFBOUTB => NLW_mmcm_adv_inst_CLKFBOUTB_UNCONNECTED,
      CLKFBSTOPPED => NLW_mmcm_adv_inst_CLKFBSTOPPED_UNCONNECTED,
      CLKIN1 => txoutclk_bufg,
      CLKIN2 => '0',
      CLKINSEL => '1',
      CLKINSTOPPED => NLW_mmcm_adv_inst_CLKINSTOPPED_UNCONNECTED,
      CLKOUT0 => clkout0,
      CLKOUT0B => NLW_mmcm_adv_inst_CLKOUT0B_UNCONNECTED,
      CLKOUT1 => clkout1,
      CLKOUT1B => NLW_mmcm_adv_inst_CLKOUT1B_UNCONNECTED,
      CLKOUT2 => NLW_mmcm_adv_inst_CLKOUT2_UNCONNECTED,
      CLKOUT2B => NLW_mmcm_adv_inst_CLKOUT2B_UNCONNECTED,
      CLKOUT3 => NLW_mmcm_adv_inst_CLKOUT3_UNCONNECTED,
      CLKOUT3B => NLW_mmcm_adv_inst_CLKOUT3B_UNCONNECTED,
      CLKOUT4 => NLW_mmcm_adv_inst_CLKOUT4_UNCONNECTED,
      CLKOUT5 => NLW_mmcm_adv_inst_CLKOUT5_UNCONNECTED,
      CLKOUT6 => NLW_mmcm_adv_inst_CLKOUT6_UNCONNECTED,
      DADDR(6 downto 0) => B"0000000",
      DCLK => '0',
      DEN => '0',
      DI(15 downto 0) => B"0000000000000000",
      DO(15 downto 0) => NLW_mmcm_adv_inst_DO_UNCONNECTED(15 downto 0),
      DRDY => NLW_mmcm_adv_inst_DRDY_UNCONNECTED,
      DWE => '0',
      LOCKED => mmcm_locked,
      PSCLK => '0',
      PSDONE => NLW_mmcm_adv_inst_PSDONE_UNCONNECTED,
      PSEN => '0',
      PSINCDEC => '0',
      PWRDWN => '0',
      RST => mmcm_reset
    );
rxrecclkbufg: unisim.vcomponents.BUFG
     port map (
      I => rxoutclk,
      O => rxuserclk2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity riscv_gig_ethernet_pcs_pma_0_0_cpll_railing is
  port (
    gt0_cpllpd_i : out STD_LOGIC;
    gt0_cpllreset_i_0 : out STD_LOGIC;
    gtrefclk_bufg : in STD_LOGIC;
    gt0_cpllreset_i : in STD_LOGIC
  );
end riscv_gig_ethernet_pcs_pma_0_0_cpll_railing;

architecture STRUCTURE of riscv_gig_ethernet_pcs_pma_0_0_cpll_railing is
  signal cpll_reset0_i : STD_LOGIC;
  signal \cpllpd_wait_reg[31]_srl32_n_1\ : STD_LOGIC;
  signal \cpllpd_wait_reg[63]_srl32_n_1\ : STD_LOGIC;
  signal \cpllpd_wait_reg[94]_srl31_n_0\ : STD_LOGIC;
  signal \cpllreset_wait_reg[126]_srl31_n_0\ : STD_LOGIC;
  signal \cpllreset_wait_reg[31]_srl32_n_1\ : STD_LOGIC;
  signal \cpllreset_wait_reg[63]_srl32_n_1\ : STD_LOGIC;
  signal \cpllreset_wait_reg[95]_srl32_n_1\ : STD_LOGIC;
  signal \NLW_cpllpd_wait_reg[31]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_cpllpd_wait_reg[63]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_cpllpd_wait_reg[94]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_cpllreset_wait_reg[126]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_cpllreset_wait_reg[31]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_cpllreset_wait_reg[63]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_cpllreset_wait_reg[95]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \cpllpd_wait_reg[31]_srl32\ : label is "inst/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg ";
  attribute srl_name : string;
  attribute srl_name of \cpllpd_wait_reg[31]_srl32\ : label is "inst/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32 ";
  attribute srl_bus_name of \cpllpd_wait_reg[63]_srl32\ : label is "inst/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg ";
  attribute srl_name of \cpllpd_wait_reg[63]_srl32\ : label is "inst/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32 ";
  attribute srl_bus_name of \cpllpd_wait_reg[94]_srl31\ : label is "inst/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg ";
  attribute srl_name of \cpllpd_wait_reg[94]_srl31\ : label is "inst/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31 ";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \cpllpd_wait_reg[95]\ : label is "no";
  attribute srl_bus_name of \cpllreset_wait_reg[126]_srl31\ : label is "inst/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg ";
  attribute srl_name of \cpllreset_wait_reg[126]_srl31\ : label is "inst/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31 ";
  attribute equivalent_register_removal of \cpllreset_wait_reg[127]\ : label is "no";
  attribute srl_bus_name of \cpllreset_wait_reg[31]_srl32\ : label is "inst/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg ";
  attribute srl_name of \cpllreset_wait_reg[31]_srl32\ : label is "inst/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32 ";
  attribute srl_bus_name of \cpllreset_wait_reg[63]_srl32\ : label is "inst/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg ";
  attribute srl_name of \cpllreset_wait_reg[63]_srl32\ : label is "inst/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32 ";
  attribute srl_bus_name of \cpllreset_wait_reg[95]_srl32\ : label is "inst/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg ";
  attribute srl_name of \cpllreset_wait_reg[95]_srl32\ : label is "inst/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32 ";
begin
\cpllpd_wait_reg[31]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"FFFFFFFF"
    )
        port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => gtrefclk_bufg,
      D => '0',
      Q => \NLW_cpllpd_wait_reg[31]_srl32_Q_UNCONNECTED\,
      Q31 => \cpllpd_wait_reg[31]_srl32_n_1\
    );
\cpllpd_wait_reg[63]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"FFFFFFFF"
    )
        port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => gtrefclk_bufg,
      D => \cpllpd_wait_reg[31]_srl32_n_1\,
      Q => \NLW_cpllpd_wait_reg[63]_srl32_Q_UNCONNECTED\,
      Q31 => \cpllpd_wait_reg[63]_srl32_n_1\
    );
\cpllpd_wait_reg[94]_srl31\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      A(4 downto 0) => B"11110",
      CE => '1',
      CLK => gtrefclk_bufg,
      D => \cpllpd_wait_reg[63]_srl32_n_1\,
      Q => \cpllpd_wait_reg[94]_srl31_n_0\,
      Q31 => \NLW_cpllpd_wait_reg[94]_srl31_Q31_UNCONNECTED\
    );
\cpllpd_wait_reg[95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtrefclk_bufg,
      CE => '1',
      D => \cpllpd_wait_reg[94]_srl31_n_0\,
      Q => gt0_cpllpd_i,
      R => '0'
    );
\cpllreset_wait_reg[126]_srl31\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => B"11110",
      CE => '1',
      CLK => gtrefclk_bufg,
      D => \cpllreset_wait_reg[95]_srl32_n_1\,
      Q => \cpllreset_wait_reg[126]_srl31_n_0\,
      Q31 => \NLW_cpllreset_wait_reg[126]_srl31_Q31_UNCONNECTED\
    );
\cpllreset_wait_reg[127]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtrefclk_bufg,
      CE => '1',
      D => \cpllreset_wait_reg[126]_srl31_n_0\,
      Q => cpll_reset0_i,
      R => '0'
    );
\cpllreset_wait_reg[31]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"000000FF"
    )
        port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => gtrefclk_bufg,
      D => '0',
      Q => \NLW_cpllreset_wait_reg[31]_srl32_Q_UNCONNECTED\,
      Q31 => \cpllreset_wait_reg[31]_srl32_n_1\
    );
\cpllreset_wait_reg[63]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => gtrefclk_bufg,
      D => \cpllreset_wait_reg[31]_srl32_n_1\,
      Q => \NLW_cpllreset_wait_reg[63]_srl32_Q_UNCONNECTED\,
      Q31 => \cpllreset_wait_reg[63]_srl32_n_1\
    );
\cpllreset_wait_reg[95]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => gtrefclk_bufg,
      D => \cpllreset_wait_reg[63]_srl32_n_1\,
      Q => \NLW_cpllreset_wait_reg[95]_srl32_Q_UNCONNECTED\,
      Q31 => \cpllreset_wait_reg[95]_srl32_n_1\
    );
gtxe2_i_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cpll_reset0_i,
      I1 => gt0_cpllreset_i,
      O => gt0_cpllreset_i_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity riscv_gig_ethernet_pcs_pma_0_0_gt_common is
  port (
    gt0_qplloutclk_out : out STD_LOGIC;
    gt0_qplloutrefclk_out : out STD_LOGIC;
    gtrefclk_out : in STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end riscv_gig_ethernet_pcs_pma_0_0_gt_common;

architecture STRUCTURE of riscv_gig_ethernet_pcs_pma_0_0_gt_common is
  signal gtxe2_common_i_n_2 : STD_LOGIC;
  signal gtxe2_common_i_n_5 : STD_LOGIC;
  signal NLW_gtxe2_common_i_DRPRDY_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_common_i_QPLLFBCLKLOST_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_common_i_REFCLKOUTMONITOR_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_common_i_DRPDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_gtxe2_common_i_QPLLDMONITOR_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of gtxe2_common_i : label is "PRIMITIVE";
begin
gtxe2_common_i: unisim.vcomponents.GTXE2_COMMON
    generic map(
      BIAS_CFG => X"0000040000001000",
      COMMON_CFG => X"00000000",
      IS_DRPCLK_INVERTED => '0',
      IS_GTGREFCLK_INVERTED => '0',
      IS_QPLLLOCKDETCLK_INVERTED => '0',
      QPLL_CFG => X"06801C1",
      QPLL_CLKOUT_CFG => B"0000",
      QPLL_COARSE_FREQ_OVRD => B"010000",
      QPLL_COARSE_FREQ_OVRD_EN => '0',
      QPLL_CP => B"0000011111",
      QPLL_CP_MONITOR_EN => '0',
      QPLL_DMONITOR_SEL => '0',
      QPLL_FBDIV => B"0000100000",
      QPLL_FBDIV_MONITOR_EN => '0',
      QPLL_FBDIV_RATIO => '1',
      QPLL_INIT_CFG => X"000006",
      QPLL_LOCK_CFG => X"21E8",
      QPLL_LPF => B"1111",
      QPLL_REFCLK_DIV => 1,
      SIM_QPLLREFCLK_SEL => B"001",
      SIM_RESET_SPEEDUP => "FALSE",
      SIM_VERSION => "4.0"
    )
        port map (
      BGBYPASSB => '1',
      BGMONITORENB => '1',
      BGPDB => '1',
      BGRCALOVRD(4 downto 0) => B"11111",
      DRPADDR(7 downto 0) => B"00000000",
      DRPCLK => '0',
      DRPDI(15 downto 0) => B"0000000000000000",
      DRPDO(15 downto 0) => NLW_gtxe2_common_i_DRPDO_UNCONNECTED(15 downto 0),
      DRPEN => '0',
      DRPRDY => NLW_gtxe2_common_i_DRPRDY_UNCONNECTED,
      DRPWE => '0',
      GTGREFCLK => '0',
      GTNORTHREFCLK0 => '0',
      GTNORTHREFCLK1 => '0',
      GTREFCLK0 => gtrefclk_out,
      GTREFCLK1 => '0',
      GTSOUTHREFCLK0 => '0',
      GTSOUTHREFCLK1 => '0',
      PMARSVD(7 downto 0) => B"00000000",
      QPLLDMONITOR(7 downto 0) => NLW_gtxe2_common_i_QPLLDMONITOR_UNCONNECTED(7 downto 0),
      QPLLFBCLKLOST => NLW_gtxe2_common_i_QPLLFBCLKLOST_UNCONNECTED,
      QPLLLOCK => gtxe2_common_i_n_2,
      QPLLLOCKDETCLK => independent_clock_bufg,
      QPLLLOCKEN => '1',
      QPLLOUTCLK => gt0_qplloutclk_out,
      QPLLOUTREFCLK => gt0_qplloutrefclk_out,
      QPLLOUTRESET => '0',
      QPLLPD => '1',
      QPLLREFCLKLOST => gtxe2_common_i_n_5,
      QPLLREFCLKSEL(2 downto 0) => B"001",
      QPLLRESET => \out\(0),
      QPLLRSVD1(15 downto 0) => B"0000000000000000",
      QPLLRSVD2(4 downto 0) => B"11111",
      RCALENB => '1',
      REFCLKOUTMONITOR => NLW_gtxe2_common_i_REFCLKOUTMONITOR_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity riscv_gig_ethernet_pcs_pma_0_0_johnson_cntr is
  port (
    clk12_5 : out STD_LOGIC;
    clk_en_12_5_fall0 : out STD_LOGIC;
    clk_en_12_5_rise0 : out STD_LOGIC;
    speed_is_10_100_fall_reg : out STD_LOGIC;
    CLK : in STD_LOGIC;
    reset_out : in STD_LOGIC;
    clk12_5_reg : in STD_LOGIC;
    speed_is_10_100_fall : in STD_LOGIC;
    speed_is_100_fall : in STD_LOGIC;
    clk1_25 : in STD_LOGIC;
    reset_fall : in STD_LOGIC
  );
end riscv_gig_ethernet_pcs_pma_0_0_johnson_cntr;

architecture STRUCTURE of riscv_gig_ethernet_pcs_pma_0_0_johnson_cntr is
  signal \^clk12_5\ : STD_LOGIC;
  signal reg1 : STD_LOGIC;
  signal reg1_i_1_n_0 : STD_LOGIC;
  signal reg2 : STD_LOGIC;
  signal reg4 : STD_LOGIC;
  signal reg5 : STD_LOGIC;
  signal reg5_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of clk_en_12_5_fall_i_1 : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of clk_en_12_5_rise_i_1 : label is "soft_lutpair70";
begin
  clk12_5 <= \^clk12_5\;
clk_en_12_5_fall_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clk12_5_reg,
      I1 => \^clk12_5\,
      O => clk_en_12_5_fall0
    );
clk_en_12_5_rise_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^clk12_5\,
      I1 => clk12_5_reg,
      O => clk_en_12_5_rise0
    );
reg1_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reg5_reg_n_0,
      O => reg1_i_1_n_0
    );
reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => reg1_i_1_n_0,
      Q => reg1,
      R => reg5
    );
reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => reg1,
      Q => reg2,
      R => reg5
    );
reg3_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => reg2,
      Q => \^clk12_5\,
      R => reg5
    );
reg4_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \^clk12_5\,
      Q => reg4,
      R => reg5
    );
reg5_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => reg4,
      I1 => reg5_reg_n_0,
      I2 => reset_out,
      O => reg5
    );
reg5_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => reg4,
      Q => reg5_reg_n_0,
      R => reg5
    );
sgmii_clk_f_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFDFD5"
    )
        port map (
      I0 => speed_is_10_100_fall,
      I1 => \^clk12_5\,
      I2 => speed_is_100_fall,
      I3 => clk1_25,
      I4 => reset_fall,
      O => speed_is_10_100_fall_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity riscv_gig_ethernet_pcs_pma_0_0_johnson_cntr_34 is
  port (
    clk1_25 : out STD_LOGIC;
    sgmii_clk_r0_out : out STD_LOGIC;
    clk_en_1_25_fall0 : out STD_LOGIC;
    clk_en_12_5_rise : in STD_LOGIC;
    CLK : in STD_LOGIC;
    reset_out : in STD_LOGIC;
    sgmii_clk_r_reg : in STD_LOGIC;
    data_out : in STD_LOGIC;
    clk12_5 : in STD_LOGIC;
    clk1_25_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of riscv_gig_ethernet_pcs_pma_0_0_johnson_cntr_34 : entity is "riscv_gig_ethernet_pcs_pma_0_0_johnson_cntr";
end riscv_gig_ethernet_pcs_pma_0_0_johnson_cntr_34;

architecture STRUCTURE of riscv_gig_ethernet_pcs_pma_0_0_johnson_cntr_34 is
  signal \^clk1_25\ : STD_LOGIC;
  signal \reg1_i_1__0_n_0\ : STD_LOGIC;
  signal reg1_reg_n_0 : STD_LOGIC;
  signal reg2_reg_n_0 : STD_LOGIC;
  signal reg4 : STD_LOGIC;
  signal reg5 : STD_LOGIC;
  signal reg5_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of clk_en_1_25_fall_i_1 : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of sgmii_clk_r_i_1 : label is "soft_lutpair71";
begin
  clk1_25 <= \^clk1_25\;
clk_en_1_25_fall_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clk1_25_reg,
      I1 => \^clk1_25\,
      O => clk_en_1_25_fall0
    );
\reg1_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reg5_reg_n_0,
      O => \reg1_i_1__0_n_0\
    );
reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => clk_en_12_5_rise,
      D => \reg1_i_1__0_n_0\,
      Q => reg1_reg_n_0,
      R => reg5
    );
reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => clk_en_12_5_rise,
      D => reg1_reg_n_0,
      Q => reg2_reg_n_0,
      R => reg5
    );
reg3_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => clk_en_12_5_rise,
      D => reg2_reg_n_0,
      Q => \^clk1_25\,
      R => reg5
    );
reg4_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => clk_en_12_5_rise,
      D => \^clk1_25\,
      Q => reg4,
      R => reg5
    );
\reg5_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF40"
    )
        port map (
      I0 => reg4,
      I1 => clk_en_12_5_rise,
      I2 => reg5_reg_n_0,
      I3 => reset_out,
      O => reg5
    );
reg5_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => clk_en_12_5_rise,
      D => reg4,
      Q => reg5_reg_n_0,
      R => reg5
    );
sgmii_clk_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => sgmii_clk_r_reg,
      I1 => \^clk1_25\,
      I2 => data_out,
      I3 => clk12_5,
      O => sgmii_clk_r0_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity riscv_gig_ethernet_pcs_pma_0_0_reset_sync is
  port (
    reset_out : out STD_LOGIC;
    rxuserclk2 : in STD_LOGIC;
    enablealign : in STD_LOGIC
  );
end riscv_gig_ethernet_pcs_pma_0_0_reset_sync;

architecture STRUCTURE of riscv_gig_ethernet_pcs_pma_0_0_reset_sync is
  signal reset_stage1 : STD_LOGIC;
  signal reset_stage2 : STD_LOGIC;
  signal reset_stage3 : STD_LOGIC;
  signal reset_stage4 : STD_LOGIC;
  signal reset_stage5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of reset_sync1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of reset_sync1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of reset_sync1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of reset_sync1 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of reset_sync1 : label is "VCC:CE";
  attribute ASYNC_REG of reset_sync2 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync2 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync2 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync2 : label is "VCC:CE";
  attribute ASYNC_REG of reset_sync3 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync3 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync3 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync3 : label is "VCC:CE";
  attribute ASYNC_REG of reset_sync4 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync4 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync4 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync4 : label is "VCC:CE";
  attribute ASYNC_REG of reset_sync5 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync5 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync5 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync5 : label is "VCC:CE";
  attribute ASYNC_REG of reset_sync6 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync6 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync6 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync6 : label is "VCC:CE";
begin
reset_sync1: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => '0',
      PRE => enablealign,
      Q => reset_stage1
    );
reset_sync2: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_stage1,
      PRE => enablealign,
      Q => reset_stage2
    );
reset_sync3: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_stage2,
      PRE => enablealign,
      Q => reset_stage3
    );
reset_sync4: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_stage3,
      PRE => enablealign,
      Q => reset_stage4
    );
reset_sync5: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_stage4,
      PRE => enablealign,
      Q => reset_stage5
    );
reset_sync6: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_stage5,
      PRE => '0',
      Q => reset_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity riscv_gig_ethernet_pcs_pma_0_0_reset_sync_1 is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    reset_out : out STD_LOGIC;
    reset_sync6_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    initialize_ram_complete : in STD_LOGIC;
    initialize_ram_complete_pulse : in STD_LOGIC;
    rxuserclk2 : in STD_LOGIC;
    mgt_rx_reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of riscv_gig_ethernet_pcs_pma_0_0_reset_sync_1 : entity is "riscv_gig_ethernet_pcs_pma_0_0_reset_sync";
end riscv_gig_ethernet_pcs_pma_0_0_reset_sync_1;

architecture STRUCTURE of riscv_gig_ethernet_pcs_pma_0_0_reset_sync_1 is
  signal \^reset_out\ : STD_LOGIC;
  signal reset_stage1 : STD_LOGIC;
  signal reset_stage2 : STD_LOGIC;
  signal reset_stage3 : STD_LOGIC;
  signal reset_stage4 : STD_LOGIC;
  signal reset_stage5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of reset_sync1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of reset_sync1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of reset_sync1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of reset_sync1 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of reset_sync1 : label is "VCC:CE";
  attribute ASYNC_REG of reset_sync2 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync2 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync2 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync2 : label is "VCC:CE";
  attribute ASYNC_REG of reset_sync3 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync3 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync3 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync3 : label is "VCC:CE";
  attribute ASYNC_REG of reset_sync4 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync4 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync4 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync4 : label is "VCC:CE";
  attribute ASYNC_REG of reset_sync5 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync5 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync5 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync5 : label is "VCC:CE";
  attribute ASYNC_REG of reset_sync6 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync6 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync6 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync6 : label is "VCC:CE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \wr_addr[4]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \wr_data_reg[28]_i_1\ : label is "soft_lutpair105";
begin
  reset_out <= \^reset_out\;
reset_sync1: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => '0',
      PRE => mgt_rx_reset,
      Q => reset_stage1
    );
reset_sync2: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_stage1,
      PRE => mgt_rx_reset,
      Q => reset_stage2
    );
reset_sync3: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_stage2,
      PRE => mgt_rx_reset,
      Q => reset_stage3
    );
reset_sync4: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_stage3,
      PRE => mgt_rx_reset,
      Q => reset_stage4
    );
reset_sync5: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_stage4,
      PRE => mgt_rx_reset,
      Q => reset_stage5
    );
reset_sync6: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_stage5,
      PRE => '0',
      Q => \^reset_out\
    );
\wr_addr[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^reset_out\,
      I1 => initialize_ram_complete_pulse,
      O => reset_sync6_0(0)
    );
\wr_data_reg[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^reset_out\,
      I1 => initialize_ram_complete,
      O => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity riscv_gig_ethernet_pcs_pma_0_0_reset_sync_2 is
  port (
    reset_out : out STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC;
    mgt_rx_reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of riscv_gig_ethernet_pcs_pma_0_0_reset_sync_2 : entity is "riscv_gig_ethernet_pcs_pma_0_0_reset_sync";
end riscv_gig_ethernet_pcs_pma_0_0_reset_sync_2;

architecture STRUCTURE of riscv_gig_ethernet_pcs_pma_0_0_reset_sync_2 is
  signal reset_stage1 : STD_LOGIC;
  signal reset_stage2 : STD_LOGIC;
  signal reset_stage3 : STD_LOGIC;
  signal reset_stage4 : STD_LOGIC;
  signal reset_stage5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of reset_sync1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of reset_sync1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of reset_sync1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of reset_sync1 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of reset_sync1 : label is "VCC:CE";
  attribute ASYNC_REG of reset_sync2 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync2 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync2 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync2 : label is "VCC:CE";
  attribute ASYNC_REG of reset_sync3 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync3 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync3 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync3 : label is "VCC:CE";
  attribute ASYNC_REG of reset_sync4 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync4 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync4 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync4 : label is "VCC:CE";
  attribute ASYNC_REG of reset_sync5 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync5 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync5 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync5 : label is "VCC:CE";
  attribute ASYNC_REG of reset_sync6 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync6 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync6 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync6 : label is "VCC:CE";
begin
reset_sync1: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => '0',
      PRE => mgt_rx_reset,
      Q => reset_stage1
    );
reset_sync2: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => reset_stage1,
      PRE => mgt_rx_reset,
      Q => reset_stage2
    );
reset_sync3: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => reset_stage2,
      PRE => mgt_rx_reset,
      Q => reset_stage3
    );
reset_sync4: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => reset_stage3,
      PRE => mgt_rx_reset,
      Q => reset_stage4
    );
reset_sync5: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => reset_stage4,
      PRE => mgt_rx_reset,
      Q => reset_stage5
    );
reset_sync6: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => reset_stage5,
      PRE => '0',
      Q => reset_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity riscv_gig_ethernet_pcs_pma_0_0_reset_sync_3 is
  port (
    reset_out : out STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of riscv_gig_ethernet_pcs_pma_0_0_reset_sync_3 : entity is "riscv_gig_ethernet_pcs_pma_0_0_reset_sync";
end riscv_gig_ethernet_pcs_pma_0_0_reset_sync_3;

architecture STRUCTURE of riscv_gig_ethernet_pcs_pma_0_0_reset_sync_3 is
  signal reset_stage1 : STD_LOGIC;
  signal reset_stage2 : STD_LOGIC;
  signal reset_stage3 : STD_LOGIC;
  signal reset_stage4 : STD_LOGIC;
  signal reset_stage5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of reset_sync1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of reset_sync1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of reset_sync1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of reset_sync1 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of reset_sync1 : label is "VCC:CE";
  attribute ASYNC_REG of reset_sync2 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync2 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync2 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync2 : label is "VCC:CE";
  attribute ASYNC_REG of reset_sync3 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync3 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync3 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync3 : label is "VCC:CE";
  attribute ASYNC_REG of reset_sync4 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync4 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync4 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync4 : label is "VCC:CE";
  attribute ASYNC_REG of reset_sync5 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync5 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync5 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync5 : label is "VCC:CE";
  attribute ASYNC_REG of reset_sync6 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync6 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync6 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync6 : label is "VCC:CE";
begin
reset_sync1: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => '0',
      PRE => SR(0),
      Q => reset_stage1
    );
reset_sync2: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => reset_stage1,
      PRE => SR(0),
      Q => reset_stage2
    );
reset_sync3: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => reset_stage2,
      PRE => SR(0),
      Q => reset_stage3
    );
reset_sync4: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => reset_stage3,
      PRE => SR(0),
      Q => reset_stage4
    );
reset_sync5: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => reset_stage4,
      PRE => SR(0),
      Q => reset_stage5
    );
reset_sync6: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => reset_stage5,
      PRE => '0',
      Q => reset_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity riscv_gig_ethernet_pcs_pma_0_0_reset_sync_31 is
  port (
    reset_out : out STD_LOGIC;
    CLK : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of riscv_gig_ethernet_pcs_pma_0_0_reset_sync_31 : entity is "riscv_gig_ethernet_pcs_pma_0_0_reset_sync";
end riscv_gig_ethernet_pcs_pma_0_0_reset_sync_31;

architecture STRUCTURE of riscv_gig_ethernet_pcs_pma_0_0_reset_sync_31 is
  signal reset_stage1 : STD_LOGIC;
  signal reset_stage2 : STD_LOGIC;
  signal reset_stage3 : STD_LOGIC;
  signal reset_stage4 : STD_LOGIC;
  signal reset_stage5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of reset_sync1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of reset_sync1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of reset_sync1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of reset_sync1 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of reset_sync1 : label is "VCC:CE";
  attribute ASYNC_REG of reset_sync2 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync2 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync2 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync2 : label is "VCC:CE";
  attribute ASYNC_REG of reset_sync3 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync3 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync3 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync3 : label is "VCC:CE";
  attribute ASYNC_REG of reset_sync4 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync4 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync4 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync4 : label is "VCC:CE";
  attribute ASYNC_REG of reset_sync5 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync5 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync5 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync5 : label is "VCC:CE";
  attribute ASYNC_REG of reset_sync6 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync6 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync6 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync6 : label is "VCC:CE";
begin
reset_sync1: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => '0',
      PRE => SR(0),
      Q => reset_stage1
    );
reset_sync2: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => reset_stage1,
      PRE => SR(0),
      Q => reset_stage2
    );
reset_sync3: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => reset_stage2,
      PRE => SR(0),
      Q => reset_stage3
    );
reset_sync4: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => reset_stage3,
      PRE => SR(0),
      Q => reset_stage4
    );
reset_sync5: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => reset_stage4,
      PRE => SR(0),
      Q => reset_stage5
    );
reset_sync6: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => reset_stage5,
      PRE => '0',
      Q => reset_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity riscv_gig_ethernet_pcs_pma_0_0_reset_wtd_timer is
  port (
    wtd_rxpcsreset_in : out STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC;
    data_out : in STD_LOGIC
  );
end riscv_gig_ethernet_pcs_pma_0_0_reset_wtd_timer;

architecture STRUCTURE of riscv_gig_ethernet_pcs_pma_0_0_reset_wtd_timer is
  signal \counter_stg1[5]_i_1_n_0\ : STD_LOGIC;
  signal counter_stg1_reg : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \counter_stg1_reg__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal counter_stg1_roll : STD_LOGIC;
  signal \counter_stg2[0]_i_3_n_0\ : STD_LOGIC;
  signal counter_stg2_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \counter_stg2_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \counter_stg2_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \counter_stg2_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \counter_stg2_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \counter_stg2_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \counter_stg2_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \counter_stg2_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \counter_stg2_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \counter_stg2_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \counter_stg2_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \counter_stg2_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \counter_stg2_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \counter_stg2_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \counter_stg2_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \counter_stg2_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \counter_stg2_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \counter_stg2_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \counter_stg2_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \counter_stg2_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \counter_stg2_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \counter_stg2_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \counter_stg2_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \counter_stg2_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal counter_stg30 : STD_LOGIC;
  signal \counter_stg3[0]_i_3_n_0\ : STD_LOGIC;
  signal \counter_stg3[0]_i_4_n_0\ : STD_LOGIC;
  signal \counter_stg3[0]_i_5_n_0\ : STD_LOGIC;
  signal counter_stg3_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \counter_stg3_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \counter_stg3_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \counter_stg3_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \counter_stg3_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \counter_stg3_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \counter_stg3_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \counter_stg3_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \counter_stg3_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \counter_stg3_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \counter_stg3_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \counter_stg3_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \counter_stg3_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \counter_stg3_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \counter_stg3_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \counter_stg3_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \counter_stg3_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \counter_stg3_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \counter_stg3_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \counter_stg3_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \counter_stg3_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \counter_stg3_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \counter_stg3_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \counter_stg3_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal reset0 : STD_LOGIC;
  signal reset_i_2_n_0 : STD_LOGIC;
  signal reset_i_3_n_0 : STD_LOGIC;
  signal reset_i_4_n_0 : STD_LOGIC;
  signal reset_i_5_n_0 : STD_LOGIC;
  signal reset_i_6_n_0 : STD_LOGIC;
  signal reset_i_7_n_0 : STD_LOGIC;
  signal reset_i_8_n_0 : STD_LOGIC;
  signal \NLW_counter_stg2_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_counter_stg3_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \counter_stg1[1]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \counter_stg1[2]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \counter_stg1[3]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \counter_stg1[4]_i_1\ : label is "soft_lutpair106";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \counter_stg2_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \counter_stg2_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \counter_stg2_reg[8]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \counter_stg3_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \counter_stg3_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \counter_stg3_reg[8]_i_1\ : label is 11;
begin
\counter_stg1[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_stg1_reg__0\(0),
      O => p_0_in(0)
    );
\counter_stg1[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \counter_stg1_reg__0\(1),
      I1 => \counter_stg1_reg__0\(0),
      O => p_0_in(1)
    );
\counter_stg1[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \counter_stg1_reg__0\(2),
      I1 => \counter_stg1_reg__0\(1),
      I2 => \counter_stg1_reg__0\(0),
      O => p_0_in(2)
    );
\counter_stg1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \counter_stg1_reg__0\(3),
      I1 => \counter_stg1_reg__0\(0),
      I2 => \counter_stg1_reg__0\(1),
      I3 => \counter_stg1_reg__0\(2),
      O => p_0_in(3)
    );
\counter_stg1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \counter_stg1_reg__0\(4),
      I1 => \counter_stg1_reg__0\(2),
      I2 => \counter_stg1_reg__0\(1),
      I3 => \counter_stg1_reg__0\(0),
      I4 => \counter_stg1_reg__0\(3),
      O => p_0_in(4)
    );
\counter_stg1[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => data_out,
      I1 => reset_i_2_n_0,
      I2 => counter_stg1_roll,
      O => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg1[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \counter_stg1_reg__0\(3),
      I1 => \counter_stg1_reg__0\(0),
      I2 => \counter_stg1_reg__0\(1),
      I3 => \counter_stg1_reg__0\(2),
      I4 => \counter_stg1_reg__0\(4),
      I5 => counter_stg1_reg(5),
      O => p_0_in(5)
    );
\counter_stg1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => p_0_in(0),
      Q => \counter_stg1_reg__0\(0),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => p_0_in(1),
      Q => \counter_stg1_reg__0\(1),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => p_0_in(2),
      Q => \counter_stg1_reg__0\(2),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => p_0_in(3),
      Q => \counter_stg1_reg__0\(3),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => p_0_in(4),
      Q => \counter_stg1_reg__0\(4),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => p_0_in(5),
      Q => counter_stg1_reg(5),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg2[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => counter_stg1_reg(5),
      I1 => \counter_stg1_reg__0\(4),
      I2 => \counter_stg1_reg__0\(2),
      I3 => \counter_stg1_reg__0\(1),
      I4 => \counter_stg1_reg__0\(0),
      I5 => \counter_stg1_reg__0\(3),
      O => counter_stg1_roll
    );
\counter_stg2[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_stg2_reg(0),
      O => \counter_stg2[0]_i_3_n_0\
    );
\counter_stg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg1_roll,
      D => \counter_stg2_reg[0]_i_2_n_7\,
      Q => counter_stg2_reg(0),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg2_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_stg2_reg[0]_i_2_n_0\,
      CO(2) => \counter_stg2_reg[0]_i_2_n_1\,
      CO(1) => \counter_stg2_reg[0]_i_2_n_2\,
      CO(0) => \counter_stg2_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \counter_stg2_reg[0]_i_2_n_4\,
      O(2) => \counter_stg2_reg[0]_i_2_n_5\,
      O(1) => \counter_stg2_reg[0]_i_2_n_6\,
      O(0) => \counter_stg2_reg[0]_i_2_n_7\,
      S(3 downto 1) => counter_stg2_reg(3 downto 1),
      S(0) => \counter_stg2[0]_i_3_n_0\
    );
\counter_stg2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg1_roll,
      D => \counter_stg2_reg[8]_i_1_n_5\,
      Q => counter_stg2_reg(10),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg1_roll,
      D => \counter_stg2_reg[8]_i_1_n_4\,
      Q => counter_stg2_reg(11),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg1_roll,
      D => \counter_stg2_reg[0]_i_2_n_6\,
      Q => counter_stg2_reg(1),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg1_roll,
      D => \counter_stg2_reg[0]_i_2_n_5\,
      Q => counter_stg2_reg(2),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg1_roll,
      D => \counter_stg2_reg[0]_i_2_n_4\,
      Q => counter_stg2_reg(3),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg1_roll,
      D => \counter_stg2_reg[4]_i_1_n_7\,
      Q => counter_stg2_reg(4),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg2_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_stg2_reg[0]_i_2_n_0\,
      CO(3) => \counter_stg2_reg[4]_i_1_n_0\,
      CO(2) => \counter_stg2_reg[4]_i_1_n_1\,
      CO(1) => \counter_stg2_reg[4]_i_1_n_2\,
      CO(0) => \counter_stg2_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_stg2_reg[4]_i_1_n_4\,
      O(2) => \counter_stg2_reg[4]_i_1_n_5\,
      O(1) => \counter_stg2_reg[4]_i_1_n_6\,
      O(0) => \counter_stg2_reg[4]_i_1_n_7\,
      S(3 downto 0) => counter_stg2_reg(7 downto 4)
    );
\counter_stg2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg1_roll,
      D => \counter_stg2_reg[4]_i_1_n_6\,
      Q => counter_stg2_reg(5),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg1_roll,
      D => \counter_stg2_reg[4]_i_1_n_5\,
      Q => counter_stg2_reg(6),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg1_roll,
      D => \counter_stg2_reg[4]_i_1_n_4\,
      Q => counter_stg2_reg(7),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg1_roll,
      D => \counter_stg2_reg[8]_i_1_n_7\,
      Q => counter_stg2_reg(8),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg2_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_stg2_reg[4]_i_1_n_0\,
      CO(3) => \NLW_counter_stg2_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \counter_stg2_reg[8]_i_1_n_1\,
      CO(1) => \counter_stg2_reg[8]_i_1_n_2\,
      CO(0) => \counter_stg2_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_stg2_reg[8]_i_1_n_4\,
      O(2) => \counter_stg2_reg[8]_i_1_n_5\,
      O(1) => \counter_stg2_reg[8]_i_1_n_6\,
      O(0) => \counter_stg2_reg[8]_i_1_n_7\,
      S(3 downto 0) => counter_stg2_reg(11 downto 8)
    );
\counter_stg2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg1_roll,
      D => \counter_stg2_reg[8]_i_1_n_6\,
      Q => counter_stg2_reg(9),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg3[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => counter_stg1_roll,
      I1 => \counter_stg3[0]_i_3_n_0\,
      I2 => counter_stg2_reg(3),
      I3 => counter_stg2_reg(8),
      I4 => counter_stg2_reg(11),
      I5 => counter_stg2_reg(4),
      O => counter_stg30
    );
\counter_stg3[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => counter_stg2_reg(10),
      I1 => counter_stg2_reg(9),
      I2 => counter_stg2_reg(2),
      I3 => counter_stg2_reg(1),
      I4 => \counter_stg3[0]_i_5_n_0\,
      O => \counter_stg3[0]_i_3_n_0\
    );
\counter_stg3[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_stg3_reg(0),
      O => \counter_stg3[0]_i_4_n_0\
    );
\counter_stg3[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => counter_stg2_reg(0),
      I1 => counter_stg2_reg(7),
      I2 => counter_stg2_reg(5),
      I3 => counter_stg2_reg(6),
      O => \counter_stg3[0]_i_5_n_0\
    );
\counter_stg3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg30,
      D => \counter_stg3_reg[0]_i_2_n_7\,
      Q => counter_stg3_reg(0),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg3_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_stg3_reg[0]_i_2_n_0\,
      CO(2) => \counter_stg3_reg[0]_i_2_n_1\,
      CO(1) => \counter_stg3_reg[0]_i_2_n_2\,
      CO(0) => \counter_stg3_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \counter_stg3_reg[0]_i_2_n_4\,
      O(2) => \counter_stg3_reg[0]_i_2_n_5\,
      O(1) => \counter_stg3_reg[0]_i_2_n_6\,
      O(0) => \counter_stg3_reg[0]_i_2_n_7\,
      S(3 downto 1) => counter_stg3_reg(3 downto 1),
      S(0) => \counter_stg3[0]_i_4_n_0\
    );
\counter_stg3_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg30,
      D => \counter_stg3_reg[8]_i_1_n_5\,
      Q => counter_stg3_reg(10),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg3_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg30,
      D => \counter_stg3_reg[8]_i_1_n_4\,
      Q => counter_stg3_reg(11),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg30,
      D => \counter_stg3_reg[0]_i_2_n_6\,
      Q => counter_stg3_reg(1),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg30,
      D => \counter_stg3_reg[0]_i_2_n_5\,
      Q => counter_stg3_reg(2),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg30,
      D => \counter_stg3_reg[0]_i_2_n_4\,
      Q => counter_stg3_reg(3),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg30,
      D => \counter_stg3_reg[4]_i_1_n_7\,
      Q => counter_stg3_reg(4),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg3_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_stg3_reg[0]_i_2_n_0\,
      CO(3) => \counter_stg3_reg[4]_i_1_n_0\,
      CO(2) => \counter_stg3_reg[4]_i_1_n_1\,
      CO(1) => \counter_stg3_reg[4]_i_1_n_2\,
      CO(0) => \counter_stg3_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_stg3_reg[4]_i_1_n_4\,
      O(2) => \counter_stg3_reg[4]_i_1_n_5\,
      O(1) => \counter_stg3_reg[4]_i_1_n_6\,
      O(0) => \counter_stg3_reg[4]_i_1_n_7\,
      S(3 downto 0) => counter_stg3_reg(7 downto 4)
    );
\counter_stg3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg30,
      D => \counter_stg3_reg[4]_i_1_n_6\,
      Q => counter_stg3_reg(5),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg30,
      D => \counter_stg3_reg[4]_i_1_n_5\,
      Q => counter_stg3_reg(6),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg30,
      D => \counter_stg3_reg[4]_i_1_n_4\,
      Q => counter_stg3_reg(7),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg3_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg30,
      D => \counter_stg3_reg[8]_i_1_n_7\,
      Q => counter_stg3_reg(8),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg3_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_stg3_reg[4]_i_1_n_0\,
      CO(3) => \NLW_counter_stg3_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \counter_stg3_reg[8]_i_1_n_1\,
      CO(1) => \counter_stg3_reg[8]_i_1_n_2\,
      CO(0) => \counter_stg3_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_stg3_reg[8]_i_1_n_4\,
      O(2) => \counter_stg3_reg[8]_i_1_n_5\,
      O(1) => \counter_stg3_reg[8]_i_1_n_6\,
      O(0) => \counter_stg3_reg[8]_i_1_n_7\,
      S(3 downto 0) => counter_stg3_reg(11 downto 8)
    );
\counter_stg3_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg30,
      D => \counter_stg3_reg[8]_i_1_n_6\,
      Q => counter_stg3_reg(9),
      R => \counter_stg1[5]_i_1_n_0\
    );
reset_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => counter_stg1_reg(5),
      I1 => reset_i_2_n_0,
      O => reset0
    );
reset_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => reset_i_3_n_0,
      I1 => reset_i_4_n_0,
      I2 => reset_i_5_n_0,
      I3 => reset_i_6_n_0,
      I4 => reset_i_7_n_0,
      I5 => reset_i_8_n_0,
      O => reset_i_2_n_0
    );
reset_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => counter_stg3_reg(9),
      I1 => counter_stg3_reg(8),
      I2 => counter_stg3_reg(6),
      I3 => counter_stg3_reg(11),
      O => reset_i_3_n_0
    );
reset_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => counter_stg3_reg(1),
      I1 => counter_stg2_reg(0),
      I2 => counter_stg2_reg(10),
      I3 => counter_stg3_reg(0),
      O => reset_i_4_n_0
    );
reset_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => counter_stg2_reg(3),
      I1 => counter_stg2_reg(8),
      I2 => counter_stg2_reg(11),
      I3 => counter_stg2_reg(4),
      O => reset_i_5_n_0
    );
reset_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter_stg2_reg(7),
      I1 => counter_stg3_reg(10),
      I2 => counter_stg2_reg(2),
      I3 => counter_stg3_reg(3),
      O => reset_i_6_n_0
    );
reset_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => counter_stg3_reg(7),
      I1 => counter_stg2_reg(5),
      I2 => counter_stg3_reg(5),
      I3 => counter_stg3_reg(2),
      O => reset_i_7_n_0
    );
reset_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => counter_stg2_reg(9),
      I1 => counter_stg2_reg(6),
      I2 => counter_stg3_reg(4),
      I3 => counter_stg2_reg(1),
      O => reset_i_8_n_0
    );
reset_reg: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => '1',
      D => reset0,
      Q => wtd_rxpcsreset_in,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity riscv_gig_ethernet_pcs_pma_0_0_resets is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    independent_clock_bufg : in STD_LOGIC;
    reset : in STD_LOGIC
  );
end riscv_gig_ethernet_pcs_pma_0_0_resets;

architecture STRUCTURE of riscv_gig_ethernet_pcs_pma_0_0_resets is
  signal pma_reset_pipe : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute async_reg : string;
  attribute async_reg of pma_reset_pipe : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \pma_reset_pipe_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \pma_reset_pipe_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \pma_reset_pipe_reg[1]\ : label is std.standard.true;
  attribute KEEP of \pma_reset_pipe_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \pma_reset_pipe_reg[2]\ : label is std.standard.true;
  attribute KEEP of \pma_reset_pipe_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \pma_reset_pipe_reg[3]\ : label is std.standard.true;
  attribute KEEP of \pma_reset_pipe_reg[3]\ : label is "yes";
begin
  \out\(0) <= pma_reset_pipe(3);
\pma_reset_pipe_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => independent_clock_bufg,
      CE => '1',
      D => '0',
      PRE => reset,
      Q => pma_reset_pipe(0)
    );
\pma_reset_pipe_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => independent_clock_bufg,
      CE => '1',
      D => pma_reset_pipe(0),
      PRE => reset,
      Q => pma_reset_pipe(1)
    );
\pma_reset_pipe_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => independent_clock_bufg,
      CE => '1',
      D => pma_reset_pipe(1),
      PRE => reset,
      Q => pma_reset_pipe(2)
    );
\pma_reset_pipe_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => independent_clock_bufg,
      CE => '1',
      D => pma_reset_pipe(2),
      PRE => reset,
      Q => pma_reset_pipe(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity riscv_gig_ethernet_pcs_pma_0_0_rx_rate_adapt is
  port (
    gmii_rx_dv_out_reg_0 : out STD_LOGIC;
    gmii_rx_er_out_reg_0 : out STD_LOGIC;
    gmii_rxd : out STD_LOGIC_VECTOR ( 7 downto 0 );
    reset_out : in STD_LOGIC;
    gmii_rx_er_out_reg_1 : in STD_LOGIC;
    gmii_rx_dv : in STD_LOGIC;
    CLK : in STD_LOGIC;
    gmii_rx_er : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end riscv_gig_ethernet_pcs_pma_0_0_rx_rate_adapt;

architecture STRUCTURE of riscv_gig_ethernet_pcs_pma_0_0_rx_rate_adapt is
  signal muxsel : STD_LOGIC;
  signal muxsel_i_1_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rx_dv_aligned : STD_LOGIC;
  signal rx_dv_aligned_i_1_n_0 : STD_LOGIC;
  signal rx_dv_reg1 : STD_LOGIC;
  signal rx_dv_reg2 : STD_LOGIC;
  signal rx_er_aligned : STD_LOGIC;
  signal rx_er_aligned_0 : STD_LOGIC;
  signal rx_er_reg1 : STD_LOGIC;
  signal rx_er_reg2 : STD_LOGIC;
  signal rxd_aligned : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \rxd_aligned[0]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_aligned[1]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_aligned[2]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_aligned[3]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_aligned[4]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_aligned[5]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_aligned[6]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_aligned[7]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_reg1_reg_n_0_[0]\ : STD_LOGIC;
  signal \rxd_reg1_reg_n_0_[1]\ : STD_LOGIC;
  signal \rxd_reg1_reg_n_0_[2]\ : STD_LOGIC;
  signal \rxd_reg1_reg_n_0_[3]\ : STD_LOGIC;
  signal rxd_reg2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sfd_enable : STD_LOGIC;
  signal sfd_enable0 : STD_LOGIC;
  signal sfd_enable_i_1_n_0 : STD_LOGIC;
  signal sfd_enable_i_2_n_0 : STD_LOGIC;
  signal sfd_enable_i_4_n_0 : STD_LOGIC;
  signal sfd_enable_i_5_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of rx_dv_aligned_i_1 : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of rx_er_aligned_i_1 : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \rxd_aligned[0]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \rxd_aligned[1]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \rxd_aligned[2]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \rxd_aligned[4]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \rxd_aligned[5]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \rxd_aligned[6]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \rxd_aligned[7]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of sfd_enable_i_3 : label is "soft_lutpair72";
begin
gmii_rx_dv_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => gmii_rx_er_out_reg_1,
      D => rx_dv_aligned,
      Q => gmii_rx_dv_out_reg_0,
      R => reset_out
    );
gmii_rx_er_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => gmii_rx_er_out_reg_1,
      D => rx_er_aligned,
      Q => gmii_rx_er_out_reg_0,
      R => reset_out
    );
\gmii_rxd_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => gmii_rx_er_out_reg_1,
      D => rxd_aligned(0),
      Q => gmii_rxd(0),
      R => reset_out
    );
\gmii_rxd_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => gmii_rx_er_out_reg_1,
      D => rxd_aligned(1),
      Q => gmii_rxd(1),
      R => reset_out
    );
\gmii_rxd_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => gmii_rx_er_out_reg_1,
      D => rxd_aligned(2),
      Q => gmii_rxd(2),
      R => reset_out
    );
\gmii_rxd_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => gmii_rx_er_out_reg_1,
      D => rxd_aligned(3),
      Q => gmii_rxd(3),
      R => reset_out
    );
\gmii_rxd_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => gmii_rx_er_out_reg_1,
      D => rxd_aligned(4),
      Q => gmii_rxd(4),
      R => reset_out
    );
\gmii_rxd_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => gmii_rx_er_out_reg_1,
      D => rxd_aligned(5),
      Q => gmii_rxd(5),
      R => reset_out
    );
\gmii_rxd_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => gmii_rx_er_out_reg_1,
      D => rxd_aligned(6),
      Q => gmii_rxd(6),
      R => reset_out
    );
\gmii_rxd_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => gmii_rx_er_out_reg_1,
      D => rxd_aligned(7),
      Q => gmii_rxd(7),
      R => reset_out
    );
muxsel_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCCCA8CC"
    )
        port map (
      I0 => sfd_enable_i_5_n_0,
      I1 => muxsel,
      I2 => sfd_enable_i_2_n_0,
      I3 => sfd_enable,
      I4 => sfd_enable_i_4_n_0,
      I5 => reset_out,
      O => muxsel_i_1_n_0
    );
muxsel_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => muxsel_i_1_n_0,
      Q => muxsel,
      R => '0'
    );
rx_dv_aligned_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => rx_dv_reg1,
      I1 => muxsel,
      I2 => rx_dv_reg2,
      O => rx_dv_aligned_i_1_n_0
    );
rx_dv_aligned_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => gmii_rx_er_out_reg_1,
      D => rx_dv_aligned_i_1_n_0,
      Q => rx_dv_aligned,
      R => reset_out
    );
rx_dv_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => gmii_rx_er_out_reg_1,
      D => gmii_rx_dv,
      Q => rx_dv_reg1,
      R => reset_out
    );
rx_dv_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => gmii_rx_er_out_reg_1,
      D => rx_dv_reg1,
      Q => rx_dv_reg2,
      R => reset_out
    );
rx_er_aligned_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => muxsel,
      I1 => rx_er_reg1,
      I2 => rx_er_reg2,
      O => rx_er_aligned_0
    );
rx_er_aligned_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => gmii_rx_er_out_reg_1,
      D => rx_er_aligned_0,
      Q => rx_er_aligned,
      R => reset_out
    );
rx_er_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => gmii_rx_er_out_reg_1,
      D => gmii_rx_er,
      Q => rx_er_reg1,
      R => reset_out
    );
rx_er_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => gmii_rx_er_out_reg_1,
      D => rx_er_reg1,
      Q => rx_er_reg2,
      R => reset_out
    );
\rxd_aligned[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rxd_reg2(4),
      I1 => muxsel,
      I2 => rxd_reg2(0),
      O => \rxd_aligned[0]_i_1_n_0\
    );
\rxd_aligned[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rxd_reg2(5),
      I1 => muxsel,
      I2 => rxd_reg2(1),
      O => \rxd_aligned[1]_i_1_n_0\
    );
\rxd_aligned[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rxd_reg2(6),
      I1 => muxsel,
      I2 => rxd_reg2(2),
      O => \rxd_aligned[2]_i_1_n_0\
    );
\rxd_aligned[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rxd_reg2(7),
      I1 => muxsel,
      I2 => rxd_reg2(3),
      O => \rxd_aligned[3]_i_1_n_0\
    );
\rxd_aligned[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rxd_reg1_reg_n_0_[0]\,
      I1 => muxsel,
      I2 => rxd_reg2(4),
      O => \rxd_aligned[4]_i_1_n_0\
    );
\rxd_aligned[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rxd_reg1_reg_n_0_[1]\,
      I1 => muxsel,
      I2 => rxd_reg2(5),
      O => \rxd_aligned[5]_i_1_n_0\
    );
\rxd_aligned[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rxd_reg1_reg_n_0_[2]\,
      I1 => muxsel,
      I2 => rxd_reg2(6),
      O => \rxd_aligned[6]_i_1_n_0\
    );
\rxd_aligned[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rxd_reg1_reg_n_0_[3]\,
      I1 => muxsel,
      I2 => rxd_reg2(7),
      O => \rxd_aligned[7]_i_1_n_0\
    );
\rxd_aligned_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => gmii_rx_er_out_reg_1,
      D => \rxd_aligned[0]_i_1_n_0\,
      Q => rxd_aligned(0),
      R => reset_out
    );
\rxd_aligned_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => gmii_rx_er_out_reg_1,
      D => \rxd_aligned[1]_i_1_n_0\,
      Q => rxd_aligned(1),
      R => reset_out
    );
\rxd_aligned_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => gmii_rx_er_out_reg_1,
      D => \rxd_aligned[2]_i_1_n_0\,
      Q => rxd_aligned(2),
      R => reset_out
    );
\rxd_aligned_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => gmii_rx_er_out_reg_1,
      D => \rxd_aligned[3]_i_1_n_0\,
      Q => rxd_aligned(3),
      R => reset_out
    );
\rxd_aligned_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => gmii_rx_er_out_reg_1,
      D => \rxd_aligned[4]_i_1_n_0\,
      Q => rxd_aligned(4),
      R => reset_out
    );
\rxd_aligned_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => gmii_rx_er_out_reg_1,
      D => \rxd_aligned[5]_i_1_n_0\,
      Q => rxd_aligned(5),
      R => reset_out
    );
\rxd_aligned_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => gmii_rx_er_out_reg_1,
      D => \rxd_aligned[6]_i_1_n_0\,
      Q => rxd_aligned(6),
      R => reset_out
    );
\rxd_aligned_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => gmii_rx_er_out_reg_1,
      D => \rxd_aligned[7]_i_1_n_0\,
      Q => rxd_aligned(7),
      R => reset_out
    );
\rxd_reg1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => gmii_rx_er_out_reg_1,
      D => D(0),
      Q => \rxd_reg1_reg_n_0_[0]\,
      R => reset_out
    );
\rxd_reg1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => gmii_rx_er_out_reg_1,
      D => D(1),
      Q => \rxd_reg1_reg_n_0_[1]\,
      R => reset_out
    );
\rxd_reg1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => gmii_rx_er_out_reg_1,
      D => D(2),
      Q => \rxd_reg1_reg_n_0_[2]\,
      R => reset_out
    );
\rxd_reg1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => gmii_rx_er_out_reg_1,
      D => D(3),
      Q => \rxd_reg1_reg_n_0_[3]\,
      R => reset_out
    );
\rxd_reg1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => gmii_rx_er_out_reg_1,
      D => D(4),
      Q => p_0_in(0),
      R => reset_out
    );
\rxd_reg1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => gmii_rx_er_out_reg_1,
      D => D(5),
      Q => p_0_in(1),
      R => reset_out
    );
\rxd_reg1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => gmii_rx_er_out_reg_1,
      D => D(6),
      Q => p_0_in(2),
      R => reset_out
    );
\rxd_reg1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => gmii_rx_er_out_reg_1,
      D => D(7),
      Q => p_0_in(3),
      R => reset_out
    );
\rxd_reg2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => gmii_rx_er_out_reg_1,
      D => \rxd_reg1_reg_n_0_[0]\,
      Q => rxd_reg2(0),
      R => reset_out
    );
\rxd_reg2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => gmii_rx_er_out_reg_1,
      D => \rxd_reg1_reg_n_0_[1]\,
      Q => rxd_reg2(1),
      R => reset_out
    );
\rxd_reg2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => gmii_rx_er_out_reg_1,
      D => \rxd_reg1_reg_n_0_[2]\,
      Q => rxd_reg2(2),
      R => reset_out
    );
\rxd_reg2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => gmii_rx_er_out_reg_1,
      D => \rxd_reg1_reg_n_0_[3]\,
      Q => rxd_reg2(3),
      R => reset_out
    );
\rxd_reg2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => gmii_rx_er_out_reg_1,
      D => p_0_in(0),
      Q => rxd_reg2(4),
      R => reset_out
    );
\rxd_reg2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => gmii_rx_er_out_reg_1,
      D => p_0_in(1),
      Q => rxd_reg2(5),
      R => reset_out
    );
\rxd_reg2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => gmii_rx_er_out_reg_1,
      D => p_0_in(2),
      Q => rxd_reg2(6),
      R => reset_out
    );
\rxd_reg2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => gmii_rx_er_out_reg_1,
      D => p_0_in(3),
      Q => rxd_reg2(7),
      R => reset_out
    );
sfd_enable_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDDFFCCC0C8C0CC"
    )
        port map (
      I0 => sfd_enable_i_2_n_0,
      I1 => sfd_enable0,
      I2 => gmii_rx_er_out_reg_1,
      I3 => sfd_enable_i_4_n_0,
      I4 => sfd_enable_i_5_n_0,
      I5 => sfd_enable,
      O => sfd_enable_i_1_n_0
    );
sfd_enable_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => p_0_in(3),
      I1 => D(0),
      I2 => D(1),
      I3 => D(3),
      I4 => D(2),
      O => sfd_enable_i_2_n_0
    );
sfd_enable_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => gmii_rx_dv,
      I1 => rx_dv_reg1,
      O => sfd_enable0
    );
sfd_enable_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => p_0_in(0),
      I1 => p_0_in(1),
      I2 => gmii_rx_er_out_reg_1,
      I3 => p_0_in(2),
      O => sfd_enable_i_4_n_0
    );
sfd_enable_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFDFFF"
    )
        port map (
      I0 => \rxd_reg1_reg_n_0_[0]\,
      I1 => \rxd_reg1_reg_n_0_[3]\,
      I2 => p_0_in(3),
      I3 => \rxd_reg1_reg_n_0_[2]\,
      I4 => \rxd_reg1_reg_n_0_[1]\,
      O => sfd_enable_i_5_n_0
    );
sfd_enable_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => sfd_enable_i_1_n_0,
      Q => sfd_enable,
      R => reset_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity riscv_gig_ethernet_pcs_pma_0_0_sync_block is
  port (
    resetdone : out STD_LOGIC;
    data_out : in STD_LOGIC;
    data_in : in STD_LOGIC;
    CLK : in STD_LOGIC
  );
end riscv_gig_ethernet_pcs_pma_0_0_sync_block;

architecture STRUCTURE of riscv_gig_ethernet_pcs_pma_0_0_sync_block is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal rx_reset_done_i : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync5,
      Q => rx_reset_done_i,
      R => '0'
    );
resetdone_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rx_reset_done_i,
      I1 => data_out,
      O => resetdone
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity riscv_gig_ethernet_pcs_pma_0_0_sync_block_0 is
  port (
    data_out : out STD_LOGIC;
    data_in : in STD_LOGIC;
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of riscv_gig_ethernet_pcs_pma_0_0_sync_block_0 : entity is "riscv_gig_ethernet_pcs_pma_0_0_sync_block";
end riscv_gig_ethernet_pcs_pma_0_0_sync_block_0;

architecture STRUCTURE of riscv_gig_ethernet_pcs_pma_0_0_sync_block_0 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity riscv_gig_ethernet_pcs_pma_0_0_sync_block_10 is
  port (
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    data_out : out STD_LOGIC;
    ADDRD : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \wr_occupancy_reg[5]\ : in STD_LOGIC;
    data_in : in STD_LOGIC;
    rxuserclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of riscv_gig_ethernet_pcs_pma_0_0_sync_block_10 : entity is "riscv_gig_ethernet_pcs_pma_0_0_sync_block";
end riscv_gig_ethernet_pcs_pma_0_0_sync_block_10;

architecture STRUCTURE of riscv_gig_ethernet_pcs_pma_0_0_sync_block_10 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
begin
  data_out <= \^data_out\;
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
\wr_occupancy0_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ADDRD(1),
      I1 => \^data_out\,
      O => S(1)
    );
\wr_occupancy0_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => ADDRD(0),
      I1 => \^data_out\,
      I2 => \wr_occupancy_reg[5]\,
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity riscv_gig_ethernet_pcs_pma_0_0_sync_block_11 is
  port (
    data_out : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of riscv_gig_ethernet_pcs_pma_0_0_sync_block_11 : entity is "riscv_gig_ethernet_pcs_pma_0_0_sync_block";
end riscv_gig_ethernet_pcs_pma_0_0_sync_block_11;

architecture STRUCTURE of riscv_gig_ethernet_pcs_pma_0_0_sync_block_11 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => Q(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity riscv_gig_ethernet_pcs_pma_0_0_sync_block_12 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_sync_reg6_0 : out STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    data_sync_reg1_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of riscv_gig_ethernet_pcs_pma_0_0_sync_block_12 : entity is "riscv_gig_ethernet_pcs_pma_0_0_sync_block";
end riscv_gig_ethernet_pcs_pma_0_0_sync_block_12;

architecture STRUCTURE of riscv_gig_ethernet_pcs_pma_0_0_sync_block_12 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync_reg1_0(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync5,
      Q => data_sync_reg6_0,
      R => '0'
    );
rd_occupancy0_carry_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => DI(0),
      I1 => data_out,
      I2 => Q(0),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity riscv_gig_ethernet_pcs_pma_0_0_sync_block_13 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC;
    \rd_occupancy_reg[3]\ : in STD_LOGIC;
    \rd_occupancy_reg[3]_0\ : in STD_LOGIC;
    \rd_occupancy_reg[3]_1\ : in STD_LOGIC;
    \rd_occupancy_reg[3]_2\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    data_sync_reg1_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of riscv_gig_ethernet_pcs_pma_0_0_sync_block_13 : entity is "riscv_gig_ethernet_pcs_pma_0_0_sync_block";
end riscv_gig_ethernet_pcs_pma_0_0_sync_block_13;

architecture STRUCTURE of riscv_gig_ethernet_pcs_pma_0_0_sync_block_13 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
begin
  data_out <= \^data_out\;
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync_reg1_0(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
rd_occupancy0_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \^data_out\,
      I1 => \rd_occupancy_reg[3]\,
      I2 => \rd_occupancy_reg[3]_0\,
      I3 => \rd_occupancy_reg[3]_1\,
      I4 => \rd_occupancy_reg[3]_2\,
      I5 => Q(0),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity riscv_gig_ethernet_pcs_pma_0_0_sync_block_14 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC;
    \rd_occupancy_reg[3]\ : in STD_LOGIC;
    \rd_occupancy_reg[3]_0\ : in STD_LOGIC;
    \rd_occupancy_reg[3]_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    data_sync_reg1_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of riscv_gig_ethernet_pcs_pma_0_0_sync_block_14 : entity is "riscv_gig_ethernet_pcs_pma_0_0_sync_block";
end riscv_gig_ethernet_pcs_pma_0_0_sync_block_14;

architecture STRUCTURE of riscv_gig_ethernet_pcs_pma_0_0_sync_block_14 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
begin
  data_out <= \^data_out\;
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync_reg1_0(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
rd_occupancy0_carry_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => \^data_out\,
      I1 => \rd_occupancy_reg[3]\,
      I2 => \rd_occupancy_reg[3]_0\,
      I3 => \rd_occupancy_reg[3]_1\,
      I4 => Q(0),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity riscv_gig_ethernet_pcs_pma_0_0_sync_block_15 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC;
    \rd_occupancy_reg[3]\ : in STD_LOGIC;
    \rd_occupancy_reg[3]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    data_sync_reg1_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of riscv_gig_ethernet_pcs_pma_0_0_sync_block_15 : entity is "riscv_gig_ethernet_pcs_pma_0_0_sync_block";
end riscv_gig_ethernet_pcs_pma_0_0_sync_block_15;

architecture STRUCTURE of riscv_gig_ethernet_pcs_pma_0_0_sync_block_15 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
begin
  data_out <= \^data_out\;
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync_reg1_0(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
rd_occupancy0_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^data_out\,
      I1 => \rd_occupancy_reg[3]\,
      I2 => \rd_occupancy_reg[3]_0\,
      I3 => Q(0),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity riscv_gig_ethernet_pcs_pma_0_0_sync_block_16 is
  port (
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    data_out : out STD_LOGIC;
    \rd_occupancy_reg[5]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data_sync_reg1_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of riscv_gig_ethernet_pcs_pma_0_0_sync_block_16 : entity is "riscv_gig_ethernet_pcs_pma_0_0_sync_block";
end riscv_gig_ethernet_pcs_pma_0_0_sync_block_16;

architecture STRUCTURE of riscv_gig_ethernet_pcs_pma_0_0_sync_block_16 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
begin
  data_out <= \^data_out\;
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync_reg1_0(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
\rd_occupancy0_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^data_out\,
      I1 => Q(1),
      O => S(1)
    );
\rd_occupancy0_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^data_out\,
      I1 => \rd_occupancy_reg[5]\,
      I2 => Q(0),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity riscv_gig_ethernet_pcs_pma_0_0_sync_block_17 is
  port (
    initialize_ram_complete_sync_ris_edg0 : out STD_LOGIC;
    data_out : out STD_LOGIC;
    initialize_ram_complete_sync_reg1 : in STD_LOGIC;
    data_in : in STD_LOGIC;
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of riscv_gig_ethernet_pcs_pma_0_0_sync_block_17 : entity is "riscv_gig_ethernet_pcs_pma_0_0_sync_block";
end riscv_gig_ethernet_pcs_pma_0_0_sync_block_17;

architecture STRUCTURE of riscv_gig_ethernet_pcs_pma_0_0_sync_block_17 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
begin
  data_out <= \^data_out\;
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
initialize_ram_complete_sync_ris_edg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^data_out\,
      I1 => initialize_ram_complete_sync_reg1,
      O => initialize_ram_complete_sync_ris_edg0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity riscv_gig_ethernet_pcs_pma_0_0_sync_block_18 is
  port (
    data_out : out STD_LOGIC;
    data_sync_reg1_0 : in STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of riscv_gig_ethernet_pcs_pma_0_0_sync_block_18 : entity is "riscv_gig_ethernet_pcs_pma_0_0_sync_block";
end riscv_gig_ethernet_pcs_pma_0_0_sync_block_18;

architecture STRUCTURE of riscv_gig_ethernet_pcs_pma_0_0_sync_block_18 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync_reg1_0,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity riscv_gig_ethernet_pcs_pma_0_0_sync_block_19 is
  port (
    \FSM_sequential_tx_state_reg[3]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    reset_time_out : in STD_LOGIC;
    reset_time_out_reg : in STD_LOGIC;
    \FSM_sequential_tx_state_reg[0]\ : in STD_LOGIC;
    \FSM_sequential_tx_state_reg[0]_0\ : in STD_LOGIC;
    sel : in STD_LOGIC;
    \FSM_sequential_tx_state_reg[0]_1\ : in STD_LOGIC;
    \FSM_sequential_tx_state_reg[0]_2\ : in STD_LOGIC;
    \FSM_sequential_tx_state[3]_i_3_0\ : in STD_LOGIC;
    \FSM_sequential_tx_state[3]_i_3_1\ : in STD_LOGIC;
    txresetdone_s3 : in STD_LOGIC;
    \FSM_sequential_tx_state[3]_i_3_2\ : in STD_LOGIC;
    \FSM_sequential_tx_state[3]_i_3_3\ : in STD_LOGIC;
    data_sync_reg1_0 : in STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of riscv_gig_ethernet_pcs_pma_0_0_sync_block_19 : entity is "riscv_gig_ethernet_pcs_pma_0_0_sync_block";
end riscv_gig_ethernet_pcs_pma_0_0_sync_block_19;

architecture STRUCTURE of riscv_gig_ethernet_pcs_pma_0_0_sync_block_19 is
  signal \FSM_sequential_tx_state[3]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[3]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[3]_i_8_n_0\ : STD_LOGIC;
  signal cplllock_sync : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal reset_time_out_0 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
begin
\FSM_sequential_tx_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3300744433007477"
    )
        port map (
      I0 => \FSM_sequential_tx_state[3]_i_3_n_0\,
      I1 => Q(0),
      I2 => \FSM_sequential_tx_state_reg[0]\,
      I3 => \FSM_sequential_tx_state_reg[0]_0\,
      I4 => Q(3),
      I5 => sel,
      O => E(0)
    );
\FSM_sequential_tx_state[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF4444FF4F"
    )
        port map (
      I0 => \FSM_sequential_tx_state[3]_i_6_n_0\,
      I1 => Q(1),
      I2 => \FSM_sequential_tx_state_reg[0]_1\,
      I3 => reset_time_out,
      I4 => \FSM_sequential_tx_state_reg[0]_2\,
      I5 => \FSM_sequential_tx_state[3]_i_8_n_0\,
      O => \FSM_sequential_tx_state[3]_i_3_n_0\
    );
\FSM_sequential_tx_state[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAFFBAFFBAFFBA00"
    )
        port map (
      I0 => txresetdone_s3,
      I1 => reset_time_out,
      I2 => \FSM_sequential_tx_state[3]_i_3_2\,
      I3 => Q(2),
      I4 => \FSM_sequential_tx_state[3]_i_3_3\,
      I5 => cplllock_sync,
      O => \FSM_sequential_tx_state[3]_i_6_n_0\
    );
\FSM_sequential_tx_state[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10111111"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => cplllock_sync,
      I3 => \FSM_sequential_tx_state[3]_i_3_0\,
      I4 => \FSM_sequential_tx_state[3]_i_3_1\,
      O => \FSM_sequential_tx_state[3]_i_8_n_0\
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync_reg1_0,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync5,
      Q => cplllock_sync,
      R => '0'
    );
reset_time_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFAA202020AA"
    )
        port map (
      I0 => reset_time_out_0,
      I1 => Q(3),
      I2 => Q(0),
      I3 => Q(1),
      I4 => Q(2),
      I5 => reset_time_out,
      O => \FSM_sequential_tx_state_reg[3]\
    );
reset_time_out_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10337733"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => cplllock_sync,
      I3 => Q(0),
      I4 => reset_time_out_reg,
      O => reset_time_out_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity riscv_gig_ethernet_pcs_pma_0_0_sync_block_20 is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC;
    data_sync_reg1_0 : in STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of riscv_gig_ethernet_pcs_pma_0_0_sync_block_20 : entity is "riscv_gig_ethernet_pcs_pma_0_0_sync_block";
end riscv_gig_ethernet_pcs_pma_0_0_sync_block_20;

architecture STRUCTURE of riscv_gig_ethernet_pcs_pma_0_0_sync_block_20 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
begin
  data_out <= \^data_out\;
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync_reg1_0,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
\mmcm_lock_count[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^data_out\,
      O => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity riscv_gig_ethernet_pcs_pma_0_0_sync_block_21 is
  port (
    data_out : out STD_LOGIC;
    data_in : in STD_LOGIC;
    data_sync_reg1_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of riscv_gig_ethernet_pcs_pma_0_0_sync_block_21 : entity is "riscv_gig_ethernet_pcs_pma_0_0_sync_block";
end riscv_gig_ethernet_pcs_pma_0_0_sync_block_21;

architecture STRUCTURE of riscv_gig_ethernet_pcs_pma_0_0_sync_block_21 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => data_sync_reg1_0,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => data_sync_reg1_0,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => data_sync_reg1_0,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => data_sync_reg1_0,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => data_sync_reg1_0,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => data_sync_reg1_0,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity riscv_gig_ethernet_pcs_pma_0_0_sync_block_22 is
  port (
    data_out : out STD_LOGIC;
    data_in : in STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of riscv_gig_ethernet_pcs_pma_0_0_sync_block_22 : entity is "riscv_gig_ethernet_pcs_pma_0_0_sync_block";
end riscv_gig_ethernet_pcs_pma_0_0_sync_block_22;

architecture STRUCTURE of riscv_gig_ethernet_pcs_pma_0_0_sync_block_22 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity riscv_gig_ethernet_pcs_pma_0_0_sync_block_23 is
  port (
    data_out : out STD_LOGIC;
    data_in : in STD_LOGIC;
    data_sync_reg6_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of riscv_gig_ethernet_pcs_pma_0_0_sync_block_23 : entity is "riscv_gig_ethernet_pcs_pma_0_0_sync_block";
end riscv_gig_ethernet_pcs_pma_0_0_sync_block_23;

architecture STRUCTURE of riscv_gig_ethernet_pcs_pma_0_0_sync_block_23 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => data_sync_reg6_0,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => data_sync_reg6_0,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => data_sync_reg6_0,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => data_sync_reg6_0,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => data_sync_reg6_0,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => data_sync_reg6_0,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity riscv_gig_ethernet_pcs_pma_0_0_sync_block_24 is
  port (
    data_out : out STD_LOGIC;
    data_sync_reg1_0 : in STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of riscv_gig_ethernet_pcs_pma_0_0_sync_block_24 : entity is "riscv_gig_ethernet_pcs_pma_0_0_sync_block";
end riscv_gig_ethernet_pcs_pma_0_0_sync_block_24;

architecture STRUCTURE of riscv_gig_ethernet_pcs_pma_0_0_sync_block_24 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync_reg1_0,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity riscv_gig_ethernet_pcs_pma_0_0_sync_block_25 is
  port (
    reset_time_out_reg : out STD_LOGIC;
    time_out_2ms_reg : out STD_LOGIC;
    reset_time_out_reg_0 : in STD_LOGIC;
    check_tlock_max : in STD_LOGIC;
    reset_time_out_reg_1 : in STD_LOGIC;
    reset_time_out_reg_2 : in STD_LOGIC;
    reset_time_out_reg_3 : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    data_out : in STD_LOGIC;
    data_sync_reg1_0 : in STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of riscv_gig_ethernet_pcs_pma_0_0_sync_block_25 : entity is "riscv_gig_ethernet_pcs_pma_0_0_sync_block";
end riscv_gig_ethernet_pcs_pma_0_0_sync_block_25;

architecture STRUCTURE of riscv_gig_ethernet_pcs_pma_0_0_sync_block_25 is
  signal cplllock_sync : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal reset_time_out_i_5_n_0 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
begin
\FSM_sequential_rx_state[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFF00000000"
    )
        port map (
      I0 => \FSM_sequential_rx_state_reg[0]\,
      I1 => cplllock_sync,
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(0),
      I5 => Q(1),
      O => time_out_2ms_reg
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync_reg1_0,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync5,
      Q => cplllock_sync,
      R => '0'
    );
\reset_time_out_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80FFFFFF800000"
    )
        port map (
      I0 => reset_time_out_reg_0,
      I1 => check_tlock_max,
      I2 => reset_time_out_reg_1,
      I3 => reset_time_out_i_5_n_0,
      I4 => reset_time_out_reg_2,
      I5 => reset_time_out_reg_3,
      O => reset_time_out_reg
    );
reset_time_out_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D0D1D0DD1C1DDCD"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => Q(1),
      I3 => cplllock_sync,
      I4 => Q(0),
      I5 => data_out,
      O => reset_time_out_i_5_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity riscv_gig_ethernet_pcs_pma_0_0_sync_block_26 is
  port (
    \FSM_sequential_rx_state_reg[2]\ : out STD_LOGIC;
    data_out : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    data_in : in STD_LOGIC;
    rx_fsm_reset_done_int_reg : in STD_LOGIC;
    rx_fsm_reset_done_int_reg_0 : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[0]\ : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[0]_0\ : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[0]_1\ : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[0]_2\ : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[3]\ : in STD_LOGIC;
    time_out_wait_bypass_s3 : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[3]_0\ : in STD_LOGIC;
    rx_fsm_reset_done_int_reg_1 : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[0]_3\ : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[0]_4\ : in STD_LOGIC;
    data_sync_reg1_0 : in STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of riscv_gig_ethernet_pcs_pma_0_0_sync_block_26 : entity is "riscv_gig_ethernet_pcs_pma_0_0_sync_block";
end riscv_gig_ethernet_pcs_pma_0_0_sync_block_26;

architecture STRUCTURE of riscv_gig_ethernet_pcs_pma_0_0_sync_block_26 is
  signal \FSM_sequential_rx_state[3]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_7_n_0\ : STD_LOGIC;
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal rx_fsm_reset_done_int : STD_LOGIC;
  signal rx_fsm_reset_done_int_i_3_n_0 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
begin
  data_out <= \^data_out\;
\FSM_sequential_rx_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8FFA8A8"
    )
        port map (
      I0 => Q(3),
      I1 => Q(1),
      I2 => \FSM_sequential_rx_state[3]_i_7_n_0\,
      I3 => \FSM_sequential_rx_state_reg[0]_3\,
      I4 => \FSM_sequential_rx_state_reg[0]_4\,
      O => D(0)
    );
\FSM_sequential_rx_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"03443377"
    )
        port map (
      I0 => \FSM_sequential_rx_state[3]_i_7_n_0\,
      I1 => Q(3),
      I2 => Q(0),
      I3 => Q(1),
      I4 => \FSM_sequential_rx_state_reg[0]_4\,
      O => D(1)
    );
\FSM_sequential_rx_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABBBBBAAABAAAB"
    )
        port map (
      I0 => \FSM_sequential_rx_state[3]_i_3_n_0\,
      I1 => \FSM_sequential_rx_state_reg[0]\,
      I2 => \FSM_sequential_rx_state_reg[0]_0\,
      I3 => Q(0),
      I4 => \FSM_sequential_rx_state_reg[0]_1\,
      I5 => \FSM_sequential_rx_state_reg[0]_2\,
      O => E(0)
    );
\FSM_sequential_rx_state[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDFFFFFDDDF0000"
    )
        port map (
      I0 => \FSM_sequential_rx_state[3]_i_7_n_0\,
      I1 => \FSM_sequential_rx_state_reg[3]\,
      I2 => Q(0),
      I3 => time_out_wait_bypass_s3,
      I4 => Q(3),
      I5 => \FSM_sequential_rx_state_reg[3]_0\,
      O => D(2)
    );
\FSM_sequential_rx_state[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4C48"
    )
        port map (
      I0 => \^data_out\,
      I1 => Q(3),
      I2 => Q(1),
      I3 => \FSM_sequential_rx_state[3]_i_7_n_0\,
      O => \FSM_sequential_rx_state[3]_i_3_n_0\
    );
\FSM_sequential_rx_state[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04FF"
    )
        port map (
      I0 => rx_fsm_reset_done_int_reg,
      I1 => rx_fsm_reset_done_int_reg_0,
      I2 => \^data_out\,
      I3 => Q(0),
      O => \FSM_sequential_rx_state[3]_i_7_n_0\
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync_reg1_0,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
rx_fsm_reset_done_int_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => rx_fsm_reset_done_int,
      I1 => Q(2),
      I2 => Q(3),
      I3 => rx_fsm_reset_done_int_i_3_n_0,
      I4 => data_in,
      O => \FSM_sequential_rx_state_reg[2]\
    );
rx_fsm_reset_done_int_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      I2 => rx_fsm_reset_done_int_reg_1,
      I3 => rx_fsm_reset_done_int_reg,
      I4 => \^data_out\,
      O => rx_fsm_reset_done_int
    );
rx_fsm_reset_done_int_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF3131C0CCFFFF"
    )
        port map (
      I0 => rx_fsm_reset_done_int_reg_0,
      I1 => \^data_out\,
      I2 => rx_fsm_reset_done_int_reg,
      I3 => rx_fsm_reset_done_int_reg_1,
      I4 => Q(1),
      I5 => Q(0),
      O => rx_fsm_reset_done_int_i_3_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity riscv_gig_ethernet_pcs_pma_0_0_sync_block_27 is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC;
    data_sync_reg1_0 : in STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of riscv_gig_ethernet_pcs_pma_0_0_sync_block_27 : entity is "riscv_gig_ethernet_pcs_pma_0_0_sync_block";
end riscv_gig_ethernet_pcs_pma_0_0_sync_block_27;

architecture STRUCTURE of riscv_gig_ethernet_pcs_pma_0_0_sync_block_27 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
begin
  data_out <= \^data_out\;
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync_reg1_0,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
\mmcm_lock_count[7]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^data_out\,
      O => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity riscv_gig_ethernet_pcs_pma_0_0_sync_block_28 is
  port (
    data_out : out STD_LOGIC;
    data_in : in STD_LOGIC;
    rxuserclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of riscv_gig_ethernet_pcs_pma_0_0_sync_block_28 : entity is "riscv_gig_ethernet_pcs_pma_0_0_sync_block";
end riscv_gig_ethernet_pcs_pma_0_0_sync_block_28;

architecture STRUCTURE of riscv_gig_ethernet_pcs_pma_0_0_sync_block_28 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity riscv_gig_ethernet_pcs_pma_0_0_sync_block_29 is
  port (
    data_out : out STD_LOGIC;
    data_in : in STD_LOGIC;
    rxuserclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of riscv_gig_ethernet_pcs_pma_0_0_sync_block_29 : entity is "riscv_gig_ethernet_pcs_pma_0_0_sync_block";
end riscv_gig_ethernet_pcs_pma_0_0_sync_block_29;

architecture STRUCTURE of riscv_gig_ethernet_pcs_pma_0_0_sync_block_29 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity riscv_gig_ethernet_pcs_pma_0_0_sync_block_30 is
  port (
    data_out : out STD_LOGIC;
    data_in : in STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of riscv_gig_ethernet_pcs_pma_0_0_sync_block_30 : entity is "riscv_gig_ethernet_pcs_pma_0_0_sync_block";
end riscv_gig_ethernet_pcs_pma_0_0_sync_block_30;

architecture STRUCTURE of riscv_gig_ethernet_pcs_pma_0_0_sync_block_30 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity riscv_gig_ethernet_pcs_pma_0_0_sync_block_32 is
  port (
    data_out : out STD_LOGIC;
    speed_is_100 : in STD_LOGIC;
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of riscv_gig_ethernet_pcs_pma_0_0_sync_block_32 : entity is "riscv_gig_ethernet_pcs_pma_0_0_sync_block";
end riscv_gig_ethernet_pcs_pma_0_0_sync_block_32;

architecture STRUCTURE of riscv_gig_ethernet_pcs_pma_0_0_sync_block_32 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => speed_is_100,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity riscv_gig_ethernet_pcs_pma_0_0_sync_block_33 is
  port (
    data_out : out STD_LOGIC;
    speed_is_10_100 : in STD_LOGIC;
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of riscv_gig_ethernet_pcs_pma_0_0_sync_block_33 : entity is "riscv_gig_ethernet_pcs_pma_0_0_sync_block";
end riscv_gig_ethernet_pcs_pma_0_0_sync_block_33;

architecture STRUCTURE of riscv_gig_ethernet_pcs_pma_0_0_sync_block_33 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => speed_is_10_100,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity riscv_gig_ethernet_pcs_pma_0_0_sync_block_4 is
  port (
    data_out : out STD_LOGIC;
    status_vector : in STD_LOGIC_VECTOR ( 0 to 0 );
    independent_clock_bufg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of riscv_gig_ethernet_pcs_pma_0_0_sync_block_4 : entity is "riscv_gig_ethernet_pcs_pma_0_0_sync_block";
end riscv_gig_ethernet_pcs_pma_0_0_sync_block_4;

architecture STRUCTURE of riscv_gig_ethernet_pcs_pma_0_0_sync_block_4 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => status_vector(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity riscv_gig_ethernet_pcs_pma_0_0_sync_block_5 is
  port (
    data_out : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxuserclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of riscv_gig_ethernet_pcs_pma_0_0_sync_block_5 : entity is "riscv_gig_ethernet_pcs_pma_0_0_sync_block";
end riscv_gig_ethernet_pcs_pma_0_0_sync_block_5;

architecture STRUCTURE of riscv_gig_ethernet_pcs_pma_0_0_sync_block_5 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => Q(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity riscv_gig_ethernet_pcs_pma_0_0_sync_block_6 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_sync_reg6_0 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_6_in : in STD_LOGIC;
    data_out : in STD_LOGIC;
    data_sync_reg1_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxuserclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of riscv_gig_ethernet_pcs_pma_0_0_sync_block_6 : entity is "riscv_gig_ethernet_pcs_pma_0_0_sync_block";
end riscv_gig_ethernet_pcs_pma_0_0_sync_block_6;

architecture STRUCTURE of riscv_gig_ethernet_pcs_pma_0_0_sync_block_6 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync_reg1_0(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync5,
      Q => data_sync_reg6_0,
      R => '0'
    );
wr_occupancy0_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => Q(0),
      I1 => p_6_in,
      I2 => data_out,
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity riscv_gig_ethernet_pcs_pma_0_0_sync_block_7 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_occupancy_reg[3]\ : in STD_LOGIC;
    \wr_occupancy_reg[3]_0\ : in STD_LOGIC;
    \wr_occupancy_reg[3]_1\ : in STD_LOGIC;
    \wr_occupancy_reg[3]_2\ : in STD_LOGIC;
    data_sync_reg1_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxuserclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of riscv_gig_ethernet_pcs_pma_0_0_sync_block_7 : entity is "riscv_gig_ethernet_pcs_pma_0_0_sync_block";
end riscv_gig_ethernet_pcs_pma_0_0_sync_block_7;

architecture STRUCTURE of riscv_gig_ethernet_pcs_pma_0_0_sync_block_7 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
begin
  data_out <= \^data_out\;
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync_reg1_0(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
wr_occupancy0_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => Q(0),
      I1 => \^data_out\,
      I2 => \wr_occupancy_reg[3]\,
      I3 => \wr_occupancy_reg[3]_0\,
      I4 => \wr_occupancy_reg[3]_1\,
      I5 => \wr_occupancy_reg[3]_2\,
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity riscv_gig_ethernet_pcs_pma_0_0_sync_block_8 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_occupancy_reg[3]\ : in STD_LOGIC;
    \wr_occupancy_reg[3]_0\ : in STD_LOGIC;
    \wr_occupancy_reg[3]_1\ : in STD_LOGIC;
    data_sync_reg1_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxuserclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of riscv_gig_ethernet_pcs_pma_0_0_sync_block_8 : entity is "riscv_gig_ethernet_pcs_pma_0_0_sync_block";
end riscv_gig_ethernet_pcs_pma_0_0_sync_block_8;

architecture STRUCTURE of riscv_gig_ethernet_pcs_pma_0_0_sync_block_8 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
begin
  data_out <= \^data_out\;
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync_reg1_0(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
wr_occupancy0_carry_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => Q(0),
      I1 => \^data_out\,
      I2 => \wr_occupancy_reg[3]\,
      I3 => \wr_occupancy_reg[3]_0\,
      I4 => \wr_occupancy_reg[3]_1\,
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity riscv_gig_ethernet_pcs_pma_0_0_sync_block_9 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_occupancy_reg[3]\ : in STD_LOGIC;
    \wr_occupancy_reg[3]_0\ : in STD_LOGIC;
    data_sync_reg1_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxuserclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of riscv_gig_ethernet_pcs_pma_0_0_sync_block_9 : entity is "riscv_gig_ethernet_pcs_pma_0_0_sync_block";
end riscv_gig_ethernet_pcs_pma_0_0_sync_block_9;

architecture STRUCTURE of riscv_gig_ethernet_pcs_pma_0_0_sync_block_9 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
begin
  data_out <= \^data_out\;
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync_reg1_0(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
wr_occupancy0_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => Q(0),
      I1 => \^data_out\,
      I2 => \wr_occupancy_reg[3]\,
      I3 => \wr_occupancy_reg[3]_0\,
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity riscv_gig_ethernet_pcs_pma_0_0_tx_rate_adapt is
  port (
    gmii_tx_en : out STD_LOGIC;
    gmii_tx_er : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    reset_out : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    gmii_tx_en_out_reg_0 : in STD_LOGIC;
    CLK : in STD_LOGIC;
    gmii_tx_er_out_reg_0 : in STD_LOGIC;
    gmii_txd : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end riscv_gig_ethernet_pcs_pma_0_0_tx_rate_adapt;

architecture STRUCTURE of riscv_gig_ethernet_pcs_pma_0_0_tx_rate_adapt is
begin
gmii_tx_en_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => gmii_tx_en_out_reg_0,
      Q => gmii_tx_en,
      R => reset_out
    );
gmii_tx_er_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => gmii_tx_er_out_reg_0,
      Q => gmii_tx_er,
      R => reset_out
    );
\gmii_txd_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => gmii_txd(0),
      Q => Q(0),
      R => reset_out
    );
\gmii_txd_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => gmii_txd(1),
      Q => Q(1),
      R => reset_out
    );
\gmii_txd_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => gmii_txd(2),
      Q => Q(2),
      R => reset_out
    );
\gmii_txd_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => gmii_txd(3),
      Q => Q(3),
      R => reset_out
    );
\gmii_txd_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => gmii_txd(4),
      Q => Q(4),
      R => reset_out
    );
\gmii_txd_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => gmii_txd(5),
      Q => Q(5),
      R => reset_out
    );
\gmii_txd_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => gmii_txd(6),
      Q => Q(6),
      R => reset_out
    );
\gmii_txd_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => gmii_txd(7),
      Q => Q(7),
      R => reset_out
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2022.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
kYrcO/E+Jhm4R/4R3+CukKYR9M2FIvcsEHYDIEQ941LV/qe3nw66ouV0tjU2K77WxMp0KzE3bUaN
EkHZUhS54Zbapq0AAlHGThTWWu9TToic0Fogfo0uxbTRj/YKvsYbGHXn+38UtVT4gl+Z+q34s2Mx
S+RksJLLbqa/UjuB2IA=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
k7VYfhbczr+tglBVnP2dNpzQUg4faERuh35S6DlbOXKmaLBzNWJuLZKd3/iHJso+4/ki/NZUVDCo
PIbVzwxMtfGyW1fMXDvveUi46OnejPwVxk5t1kIbtSbcZCd++dNgqg5UzMEgptRWzheZuzX0GigU
yFrxhwF/EKgqip1pp6C9cstz8ElT8YbfLOW5ZqJRuK3p8wRTUD9tZ+3ZT4AUQNnb5LwhJYd18bKy
gCZ5WG9Mj+aMW9valUSRFjEY4oFOYnca2u9dC1uGlv48Br0t9pUhfrmTbufRCalBxAR594dFK/W+
13kLKPWgZzIiZRLopKxSb3kx8JrEbJXF16BnhQ==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
TxEtvLMShWARGvALMwAihIuShrdtPpwirMDR7BzuLz8WzVhoqvJSM5/nLMHFGqovxD5hXGIA2TAw
UB0YVlq6K3gG1/oM4RpzHTN3yz8Lt5YW3A+UfuxJr1V9UVkS6LmvF75rPoruMKpllkRnQaQkrdOH
79erJYgSSdvNFj79HX4=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Jd4QdSkhWhpPJfQcqGINGTBbyQi4fwpgiNWDB3Wd2IjKeric0AmdHU7UViuSzCLh03DSaNG2q/XP
qatCMMw9/14uzhpUJU/1zUWxXlbRxdCkB/LSsYsRRmVRjaX8PHa9/COyOOXOwziBKCZ4EH/zCO32
LML+m8CiAQ/Hl3o7OkbgzReeGFKo2yT0AlTR1mlGeI1ujqvvwRe1Fai0g+TwEJcmsDU1/5bkvxQ8
aV49pZh6N2SUhTCJ+wLBZlcMIljfD3Bu8Sp/4tL/+j+yW2zEEf4Sl33jw0Cb08EifW3RF8BmuSm6
hUeX9HuDvEf347dVCR8t8qRzeC+0nGD4/fB1NQ==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
nE6k/lSQEQ4OmPB4XqBcP/LpC07K/JJ0IvLqk0FbQzQZjzqT5yDvPsiRjELAcBvPJRahwOqlfyes
JDXxH4G+XSbtKQtE02yLheyEjNesZ0dv/v3vL+wA09O8khSrVyP5ijRndW00Cf5Bf2IpNiaJRcds
F1ushZZu9jXeBItrh4znBf9fOoXggbdnBLyNjuw7bRfvTeY2Xhe1Z7RpJLgPWMz3yKmlUVxO5Zyf
mjNu1+82dGuZ9x/eImCHDzcLcpca/TdMV0iJAkZHrvuhhu0GfQ7zgBbvuyb+I/r0q0vuL52PeEET
HDmGQS2oxiFTbcwiGY3t/ioXPJYkEEqNFUIzSA==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_07", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
EYYoCPbR+OMFlmBfBNcQ1RKQKD88wkYgxA5pkdacb5EuwAeven6zC8gsLrmbmaf1Y+GE+exjL/E8
csfwUz3cQq4551Y/pgVQB6wc+K/5qus2SV7wqxTpqsWY/Yu+bULiGuBSdS51qWlfxDNujKEBhRPN
GKWkQK8KP7xMHh1W8rO4WL7cLP0qnZ7xSovnz379iAYpAJOGf/f5GjM87wrRCh+60BUmNbENwN6h
Un/7huetrD2tvDcD67Ox5Dkto+nybbrNNH3ry0zh96Cq8sxNBI7cJ/iRp5kCBgqxCxELTa7hlTHW
RWkLjA2W/Y2HjatDbYo5U0A7bO8ORiG66IX0Kg==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
q9bGXHBOyTLb3eTSnDNZfQbfjyoc3yN7NB+1C2N+mReGSJxWRtlWWn5HWbhvjoAJehclGC7OtjK2
ZSTJ0A3pHY3St3rul3liQXKD5kCQ9+vFLUhyKlQc08mhaOXPkXVrLBkSbJoneeg+zcwJuKQzPvv8
Se016G+DYsP9PPIjvWbgYSkDDPBmrvDI1+5mRe5HwZFGFGhAQNqFMnPAskAW1MwhObzaIpkQKTZT
7A6i2BjYT3UzWyOCYK2zgjiB9ZFwChUw4Bwh+H8Xf2j3ysF46VVr3Y/hfiRxPSHR8Jb8iMEkCJjf
nRAfkr8Y2ZxDL10aUR1VFpL5aHsLiRKnNRdZXw==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
nsakC0nZIZNi1X6ujQodgmUw2UIdYzuFQ4iAZwA9YfvRrxXUL7ynKQCgPpNVzwJk5S+CJlgNjRvH
avhNsBU4C+cBB3dvqouQ4tOLrtjvGCn/tgPDevuIaG5LBxGdZZ/MOgVEltPHWIYycz6nfuA5/Axp
6IIz71mUhQT3OW6kWYR5cK3zVKmHXkQGZxfNAWG/Pw5DHuc9xxTQpswaIv4ECw8olrxqfoRkzz/n
gmc1riU255Qanc8CpzTXkB0TXLYD8b3W4k0EIAYhAlKk5HVAVS9D3DfcWg27dKxRMm5dVH7ddpvn
9W7az/Gv4/jAcQ/A2wvn+5RGmVdmY2XJTvnb42j3M+6+R6PXkHvxDCRRgj7df9TYddZWyOeT0KQd
DnIaIlkFA345xytHveeTmDy6qVwsD6GrlsYJS9tCsR6FloMwjoQcZKSxBqfWh+rvQ8/8NxsGVy4v
3tFI5PwOhr5e4Nw4hm2q3u3mpmtv9+BzXIuf1HXxWr2eSaeu22WHlCsg

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
WuUgcS5b6yfqTuzjufwmIVC5kWm6y/3mx22Aii+Dgdcnv/uLoI9/njjHdhb7hUlsD3Xs1keDNIwN
3pNTWeUxyZTJzKR7udvlJMLBMym3o/ECBMv+uN4BToB/hl2qqhLvFAO/r5AFOlliZqDwiGcbQvyz
YxE2I3qA+lBeP2iX2/4t2ns07deHzxcGsGDpvkWpwNcM3RmD3m5puzv13u/mWj0iTjzSuDu+lCO3
EIjElwRdbJl/F7N/czlKYgmKd6feg7/nbSKTQgrJk+bEOJwzrhlLGQvovZgtfM2nxWwlvulcT7sS
n2ZxTDzZIZJeakYPGSP3PRWLzaOntLk4/JYNoQ==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
HAfLWwf5IE4nVH0RKu6Ckfcag4YISAB7GxmA74RLd0WtgVtvSg/hiI6xjdDBajL3WlsS8r0EeRuE
7k3XV6Iw18PLWYY7xEqYXN+4UCUMJuuhFnCKbupuHsoPe92DFCS1iQmSCu4KA4if6La2soKs0Eai
lizBuddfJbplTj7Z459Jc2VAD/slvgcakh9coxr57R1xf3xL+SqtbztnNWXTWebaVsMi9o1R8+q2
Bw6o2bthJTK5AjuaNFC1mXchmICuCVK92/JyceC3nXwexvYK1qRmiOyoTPwPOS9/j/gup9+/1Be6
vYxlYOcskfzyxWLNti298ohd6UCc2uC5C4Rl3w==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
DzCZLHkutR8dxKMJJC1uS/LdG9PoCtj5GsOR4GKxJSZTHbAW3Lwb4zUisDiKbo8nzvAc+Pc3aKIh
FZY+iEihN/UyNBp/ZVBx4xfw4KiNs0WcNidwHxnj/AmT0YahVcv3MBdpFE4TvDgOFqEqCr2KvrS5
K14RY6HsADqifYcgChtDVh4X+2Nen/oSD8dZS1qLOsyQr7ETEhogVmc4Gi3TE4/HYjm8lV5GRuJM
x1+0GPRONu+RFuc2B6sidWODYyJus0b7HVqnBAA8gMcV6twjAADrnyIqZwnPoiUCKAMzsDKVKhW3
GrlmNwP5uDSVq/4QrLJ59GIzFy3EXCfFTYr7nA==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 226560)
`protect data_block
PdHdNyBmz2nKIzexHLoS6bRJc569FbH8eAR/2tpOnY6VsphcoF25hDLX4G44/bcCKztumtwftOPy
8y9MZPNQSTLJoeZbD09ODGmuZTRJ3fH1t657vU332yIoUFujGQ+MH4VP1/cW/DJANPXm1AVlSKWp
aHX9vam4gwGWFux1fZITIpwkCMpCz+s4IkCpSzUoxofEY5V66bMvXEhoD+xGbbRqQRucDXrIklkl
e4XE/s6ATU17NjEJTgrXc6ssBUuO/D1XTkLEOSZj5h1tAPnMNiXsxrkHwr6Wa1kqi5/CoLex4Oxs
XCkoZ/zMQn9lQMZMv92xK9yG3JtScK+XwWi3AWV8UKcfQ3Br9HT+Jv139ez9VP8UNCnC4miJzoBP
y2eDuBUWk2SIps2km27JllbRP7Bkz3EdPBJSQKMtd3WDIPHa3wf6qGlJiBpY8RdB1HHl6ClV+NY9
jppEfPF55c55wjHsR5dHT0cAsgueyaqp2hUWmey27C9BpSihxd5s62N65NHaBZmdUWR5NXYm5GRe
66+Ud9uU4eNZul4YGzw/hX14BmZO1+rZg0HextNa5zjOnoFZ9IxQOm5M/4fxkWwMK5/OLY2fyUmF
fc1u0YVLYX1EFfx/6/GTNRYSdn1T2Y/E6RrYdj8TFYPaL+pXPkDV/JYInrw5wi2JueDj1LpAh7NX
shVo23CXpBsXQDprytQwkmFuyO2Z/p7yrIW0SHJN08aZk1x4lIdoBJsX4KD7SlK0QaodCxSCl1q8
uyz1zyd89l9X3phKi7o5OI7Ako8hp/+Nrc5xQ1LwXdmgtg3z2IDq8vZOGWO5W2K/B6IiFr6UK0bx
cGT/IW6aj19PbwqqgVuB/glNfy0cbEzFBVW96uzPF0uczp8D0knlhQH/PPRp3MvM8EKMY1hR22vO
2o+a/4sIlsSN5HenXsnOX6X7LVo3eq19yX8/CHPGvB0E2xUP3o+4HjBpSTTDrqN5sCstrc4958BN
42MeKxFIhzwTmJ7phERvfNzmbW+nh//q8tiwzZovDrtZJ4JloMaWuXMLKZ17qdQTA4yDz6NOn87W
8SOfQUiGs+ksAA2YgWGtBfBRrn8sYDa0rJVCj+Gg1xArfgFPMH1X7Ck1IXHdmtOx8xGs520DWCQ/
jln/IYvonFJ0NsxYhbawAEStKAHEnaHsmTGmJPmc+EBIJIC152j2qHmqgvPh8PegVuTSxUKkXsq2
RJniauKhSxAXERi1YgxscWCQB/dlO0qA4bDm03K45ZbLJhgd4pdqWJvOs8pCgaAtCJKEC0lfYPCA
e9/h1/zulUUjlMN8pjrtKKMfo9i4DvK5/oZ7MIqIZJ57zSEAb8rptUyxKchKIA6GCWj96nekpyag
16G91WB0zWLcOe+c+JTx7ACo6OyMi8VncR9TPvCzP0CO/xKMEidh9oC71MlFcXPSXuDi7r2SIsIl
Jj9pVjkzwOOwya6nOPv4Jqra8MKG4WMTO9oBZ+tIz0624KYPkdBcTEub3xdeJQKRyYhds//gYYRK
qioVe9ihq+BvCb9RxKq6LyXQX0ajV0G34kBfpS7+hDR1PJMAeDhnX2WK0OtcIPQ6KtFwDukTR4Fo
oJM8nEsg400WI2wBclEFYt0x90j+KsmlfgL9pYDBQmGnKXa6yR63cLi1CORqp+2ppvRkuhHbGp/V
sFt4IPtPvT/bt5ELaj15mZuJsH0hr0X1FfqYxUdYTXsWHUm2PNGrIxmUW7LywXl+8lVHbmHM2mm6
VXl9uEstqwK6d1QmAxOp+UlSj+PmwsgglX1BKJZb0KH5pBsFGevGTcP9njBJ57x6jkTHyoM9Qey3
SpB0P8Dc4gEmwdL2rEaFPjNt5U9z5su5wTlxjMuvcpEFK024y/28bXA/g3Gf1vKJZjqxk5QqP4px
jdV5EK3oHsOdwUtAbFK/anB5xbv9RFrWhJupMrtp7fSMB3lKgN7T0x5P2TtJI81lmcGeGKBslCjG
Jzfvjion1xV6eNkzbI+Yd9xF7ZyseqQt8lo7ludoHH23J/aw2gN2YJooySG/IlgVWLv2JO7kRXPy
YEPO0e0O6YeszaTzMYiUtr7inf5qJp8JDffug/uGcuKErrrsvVWl7Ms9sBubTougFjWO7gKS5RPC
VXsGgyigS/tnXXjJHHW/5BEL/G0AQobrQB9r9ava8NveLTby8YgvpTNcoUkOe5vAVohlqrG29lOa
Fyv3bfa7zVqlxhYJYXOp2lDxE+nANXxzQw92srBipJE4dO3gRPP0mKJfrpbmpshQaRS+7sCnB82p
IoyyZI8gvxf05O/G+hcWGB1vDFncNbZPns3MDXDJPkC34/+4i/0CkGN8ynAMlTC3E9DyFQMgREoB
1AIPbAyp3swtjs1vSvEkXDVGva2GdWLpHIFrYMzlM8LT7px0/4xiVoYdOBS0f8KF9gPiULWbkmvl
6PXn/ovo6fNXuGE3Q8K20r4sA9ovWjjjgLsFe+BhoqexD+RSecw1UmLCRMymql/9n7abXOqgMCs/
v/qD2ZWpHXY92kWiuxQ6Lh3vf7PWfoWgrGNd0aJUTWuc+02cF+ZFZh77kV+dkR+1Dbao4sYps8sH
stCmEobyc7w8BT4v608mUD2BKXG1ozcK72afiLLpgLxPY15QFXha7P/NgOk0FCb+EIxMu7usvwM3
a8F7QAPqGjawXNYqQLN+DhbSoPTYDoxRkrKOnOT7FCHhmkz0ingDty/LBkWqSPV+r1Pu21XCC0ll
By5dDzQU0xdHN8BvtgsZVoL0Xj8VLgJofpWHQD8yA95KLgFYyWfFjBU7m1GobDoOb0FnJaUcY149
lmLE9b3U+JVxRgYBaRTrNOzR+2ZjhIQhEFuT152rMrKSqwP6ldcBsAAM8E3j+Y6GNHN/2lys0m0k
TSJB/QMsORfA6997xxFVFGQ72NnuBp3pJgGvuDBC3AtByNEPtfu9qgFrwvT8TtYdxIKwp/LTq0dA
DzgyYAgiHrE1l0qVs8EBSNkWK/92QplsQV+3yTdw2rv3VNX+5D71ycLEIS73j4yIPEhTjfpEAjQz
8IlzgIhb1c5EHhGHVRROjwyAL44r8IojQeWcgChcy10zXTnjmhvTI3yswxgXjLk4oxV4ykahI3rT
LMyduMR1Qe4JiVQ+5i86LJVTQ9mpikHMiT0Spw2VBwCoX3kYH3RFQuHhirpe+hqQnPF3cc3Gbkar
+mJr2lFDDes/DTtOJoSsHSFr2Ofk/Xrpmz+L77omdp6IkofbCDynQyAkNfs0h71QgufGAzwuvST+
CDuUmBxC+GAM2gO6DDPtzr+/zHEDjK2fOgeYrB14qsSekJFtmfJfZndEZmjWwoQsi0+D0DVRtgfF
CHYhK1qZNqE34LdgMs5yj5z41pqX6JlbM85shar668h8Exn5UrtWLGvZ8JjqB/J2QjYQyyRB43ou
GiTbsp19MiSNAjUcy75tulIw9q8gta9p4d50iFomlTs9ybdRqlP2FFhxvKHXO1C8ysFON6ItlN67
R3RhKHvLBHOyE/Uw7glcakVvkd9e1zD0+WsE4J5stUPHzbtThLP46sKUcRKJhBVG0gXGM2QjydHg
Fy0PZhzGZntyq4rNUp+mVUxgbDt0EITWG8U5p4zHjcUh8xyg9GgYDs726Zf1E3OgXpSyn9XoRPVs
mAb5eE/RSx0sBpGsIgl0MXhqDpXLxy9mJ3W5G5IFxxPlNdSTEl9+GT1yi3N/u/9m/Mca8kwzzFwe
69rIL5W6lrqXbqrEyjZGIC4e7Z0AiuXf0r9rxsegVv6NlqyOA/p+y7H3xKteby53xY19cRGcU6Ko
wTO+PHG+ZlJoWIb1yQ1TpLoiRmmRnRjH1VvidXjDPHNNLmA3/4EaTdGBFjq6+TAeLORRlK8xntDR
STSSF5ONxRaOhw2qAPFA+30+QkPgL62KKg95FjMHYqmm8+V8nd/oN5mtWy4jnyPW6RMh+X1dh++v
HiNbAsAcsTWBIwGEtwYE8FEJNx9+MzAV9Vfs4NtYHhiPhrZDsKR8VlQ2SdIh+mfdWGrskVjFWbg1
LYWDhVEiKGQKNXtL25tkTtiABzupL3qIKIT6tdi86DQbi64z/CfZDptWdJCf6i94E02UabGl6Mm1
Oa+09DNdTJCnTqYEHO2SDimU0GPsG19//wg0jXEUBoGJSIIMe7+3MqOqErB1Jt4yAiLts0eMp5oN
unFcYySoo5tSKnEThoYRCXMPpsvINt3FuiFadwVLTVeap1fDW1oqRr/V+irIh31v9uhiidOwEdqj
4Yf0arijsEn+vPIcpo3122kUBQmYgepZIu2g69tvvwVcD22dI6CWLCYhA9tIoP2QL2yzY6BS5Wh7
L8KtpkOv6eqYG84MXNSX9QWSBzc2aDwy4MlVoGFu2EOoabMJY7FGq4Eo7OwUu0iDE600J7dtq75I
M6/b6jk8VNfMK6M4j1ewVUC0wBnOS7wEfQ2lCXWEqcvfT/2Tj2x8uS8i/hnVZ1Z5lsd/hMrfsYwk
7SpyDi5w2XoO0Uujbwd1BgyL0lJmlEbrMhMd1tmbsa8U3Uz0VreJ+NA0mP6XmxgQ1U+k6yzr17WU
+eZMe+isqJ8vY9NDE1iMqsYfYCT+9ukbmUfj0vH/pcjDrv4pwSSuCzI2KoPTZmLipEQ2X4kEfTcu
wYqMNZz1OpnmE5Ac1tZ03tSR2gK4nd8V4suBTTzJMVs/uFCqzqhqS7NBeoaN0aogKdS2ePKmPfT0
teWFwviGZ7Yzq3ktmSHb8u2l16p/iQCq+OOWyhZ+Wxh1ESRBSS8hsXWcEDMHIwu1ljJTQLFL0Mkl
v3/B/4W32/VDldsOFm+ldanWxL5jYVDL068I1xmuRChuis5e7LSOS3NURExEK7qiVXDD9ZTgU4SJ
QdMpFYAVAVZ4oVLwxrlkbVCEFPqrsmaZmn4rKZRMb7lM2n+0liCA83D0zRFal5MC3zd5YJHKoqCK
Hk8v+x2qP+UZ6cgwtilVcsBmRgchfzlS6O6cfYU11zzaiithE1PQYqrdGPY+bVqFM/KqvXaa/GiP
kn0JstN7G0X82Q4HWMmy7fHft8F8NUr29yw3LFgBzyeeJOClt/LrF3breBA2jh2YXzcP7pmB535T
5uniuPwiR5BdcBp337z9K7ed2r1yFBpm8jy//GC9mp+igDjkdrIQnV5DMp7I7RD0rrE/OrXSSQc+
WzJrxFGgg6R/sdVU+XACQ+mIzH70/s60HC7dEPL++cxTXvCeMuZGSFOjs7/X6lSovG4QAeQRRnCi
5F1xTjtBAdvS7wLWm/EsKruMW1SbYyUJO5A/cCYxDXUU8xtPIR9Y3jr6DbFuB+Rzt4g2ZoaqhKdj
8Kug1W68vWX6z7zUsJmAVmY9W0vd9p0nkHh87n6eOrkGiuFKeyJ/V1RbsYJJ9vhQe30S1YdUjTTK
kxBRgB8VRz8nWxRenazT8HCFszFWJ1GlP9PnyCBzMXbIw7TtVfMRJUj5NrmPlyE0PR8TBM4aVMF+
+U150kFpuHenrbi5AD4D0bEq1qYGa5vsHcu/iXdnzNXwifP64epr6lh7Ywwf6oi++PXmW0ygjSW9
X1BEUB45n1zzzrVFvN5JOPq14x/qdKGbxQY+NoyWn5zJ1zk1AS/Ut16nM72sLzJQcaPfisdi+u2R
4yGgmznQKQWVpRp/VJ6Zvzr7siGWiaq2MhWzY9CiENhMNqfSxnOWM6w3gbC4xQW0o10CD7mrEe7C
M5KOkgh5MHxMQXi24tvmp2qOnfGA+0Fc4CWTvng4pgYR51hPuQBCfHNZDb9bQyXgMQbJSM+oGgEZ
ABDfqojmWFdnJRVuG0nA1yfmM01lgoc7nTjdDA/wGkBUvacHEKO+8SAsW7E5cNFFmfjv8cJwf1XK
TwZsmDxI9yFbUCeMokWYE5ezkfNbVDL7OTaSiaJfNmWg7J0rcZWxqtRRYwJLgPykp4YjC1FXteOl
fS9sNNKXpubKwXA5wtP7vVdkXW38HPJF7AX4yjIORhZdhD7D/CAugql1Y0iORBJLZ5mN5nWzjM/j
vdK/zpCHJXFQ7CFiDbz1tbJBijj++rhqylKTRytKBcCiTK2r3+uZxCTdF8F+2K80HOHVoTcuNo/S
JzDavE84O+ZtXCvC5qD7SpU10lhLuSTsT8RjPOQ49vdlUSK+yRDWxJxAblJAVpqSJcWIoUTZW7Gl
8AeP1sk0hRLoD1PbOLszq7i/2JBnEzu21UvbmZAeofIBU+lM0W5a5bE2yRNtgxy1Ym+QUTYA/B5c
B4bzz6bKzhnbvOjFOiatWkYXe3XEMFUSrvlOtp18ixWDCeve1AzHqiKheftokNymiLu2B1mIDjA9
VpSjsaVo2u9lo5AWmezaB7Q4nxQeHUn2Uv75lKpN4EfNE+jVo2XwlSI57Wp+K0POF+JTIvVXvjqA
e64eUJqDi53hXW1dJ0NeWpQireXhpm/r4Zgv5MbRttnC36TxcSyaU0qeegnYPSDK7Jj8T5CoyvUs
KjApZdlcEH69WwmKoUeFELulb8Cv8uOqWv+3TOrrruO7+nv3v20YYdJ6uDtI7h9RGJzM90ztDYGC
1if75gt1956m351pJv2fQvttuK20R4TdLamC9OUDWllmou5DY0XThjGIN38wuz48ItSUPhPja5Ih
UqK8s4avCUBa02g4dWSO+g6qvut4wPvAiLN64Dhu6DFwiGdwHh0KCDIpFWhennuYStGPv/QUKJVg
mS9pc9Qc/nXqRdSDn9mqIYqHcBV4J5Z6akbBi/uqLuxxXYNKt8cLx1xpIAsh+rNPw49x+m9WaT/t
0y1/bcs+/x+0xBFTXuqyQYos46UfdFS7OPdgkkVR9Ut11DmGzCfKwmWxFOlopofDDPfg/R9APhV6
1seDDVxoW0sFNKGoCAB7sw5Qczyt/v3EvIuqA1G0PV/JDr4kyUX+23lvdKZM62M+47qpo7Lb+3+P
qfHG1++V8+ITAcc2Uk90Y48TXa/pJ+qGIey+2bjB3S7As5gmgAsp7KLSrWamTcehEy+iV0xEMJiF
Jc6YWIUG2rzLfF0OZ+sTj6yJLBsN1UBk3T8ox8Mawa7dAzUNdhwQ5Dz2g9lmugzYbMCNyNguYp3u
2L3TBJWGchvhRspfBAcXtOk+iifTlKVHTCvyK7ROYwQ2Kv6pSg22Z0srXxqgsEnFWK7aauXeKUHr
z9FwkSAIieSyIynuFlvN22JvaLrfLdT1iwv+qUZdBtfCo5rM16s0ctFj/rn2UHW3ElelkVxzps29
llgTa5vz5bPZZI7VzOp7JBzedALA6Vajb6ohcOYG6qCFCk/Iz2Y/DySb7sHGsYg6mhaKIhd91ADk
wc2wTKeI8yEK4WaPknpPwey/zvj1p+KyAb/FuRZc3qNOcdFjpq5J57ogjeNwaHDUFBtUaOGu7uD+
h507hFek9PmCDi/0lRXsA2xhUWFg0fpqD2XxfPWqrrIYYOSTkwuZQ4mpOd8noLGVoKLSuM2mzfzT
XoYQjtW6yKY1QYxhlbY0o2dFCDoTsOr6NLC80KXMf3GaCFFC53T0u/Y2bCMt1y4y7P1x7CxbUFmi
RBWgHCuUrRGDDjjrhxOZYxDSnbrWh80N/BRZfUKItMwwI0oSnkU+oYV8ImgA/W+jixl97sHSqq77
kFpcuttTmPiJTCfNaKViftFqyKgUdNqJEkjyLGY7NFpDk5LL9PgJdk0pa+eDd8P27LUkSSnyT2PV
OGc9eynyZEibKj5rgzv4HYXFcMq2mNmQoaLTfFaeB70IXjsSFQhUJJWTUU/cipkEkLfCbYf8pQtj
MI3vletWe0OzSvnquBiEKIbsGDnGIrBlhUsEEBLF3ysXRd5mfbjsOakvl8nodOWpbMvUwwUXa0K6
effI29PQ6qnybP7876083ITb5rfJw26+mPVIQZ3wKrs4YfVfFT5ZDC2qEYkSgTNcoHydTJ+U94X6
xb5/Y3W6Q4+8Hp+jnoJ9HsVxaPacUstFOWkkRy83tRwPx1fAOricUGkbXcOB/UY+LWVorSoJ2jmQ
30djlZL37eBWhUJsi/ocHpfrYZ1TrO9iLbdfS1zBDgvJjsn72fPMviBCpOZRRKHO3IDqS3zgk3a/
+r+gN+4XqNakciyVOlJ99hrOJ8uyyvwe3bJ4UEbka4i1KUj2T7flfavDQaJKkzVRB7Pbj8NB+SiY
WzFn4NJ5cx41tAuCAdUr91jtAClg9gNjM/yOaoVAAOeprhFn2y0ulLd+0H9OBlzeAdGhfHufrjJK
sZSYf2RjGH3GezjJ+b+GWG3GfeVD2qB9k7xJEENp0bkgpib1BjtcIl4UiUdUABbBqrxHLqrQi84V
gfQf43Om8X/en0gG0efadTzH9ydHEzOzWjnpKBw7o8ieTrjs7ktZWbRX2ODbp/wC78hda1XWAuLQ
wSpcnqm5OVtT5H5XSuXXzIy69+SUJGRqBTCnRSoE9Rr1B5q/gCXoFOW81+KjZvvLEuyF8NNv8db3
29K0c0chjDOQ3ffnZjFJoURCwH8ftYgn46LN0opt9HRlZ4k6FufqRgXiVW46bj/MwF+iCzuQqkBq
p2cc10SkbDMH0ozeD3HbIdTPOqQ1NnWO/7z6W47V5WVgEOh1ecxnJh3hmNFX0ixIzLurxvAaOdZ/
BA66ehiOfy+ZwOVT/zNWyVb6w/vhAuO30RTdvX9I/pmI3cdKayNyNxHjdjDAF7tgqbXrQaxZGak0
OGXva5KKVNMcnnJIAqUZp/Ii0/N5npMPp2Wta3AezSKMyZkKRRw21T8hIm4tf54co0zc2H/ZTGsf
fWLWbsWBKjI10SZxd8p+aPgTLtY8T6ncgDewqiNn0jKt7ywJ0xt3+9nTaEuPoNCwscoBKVgL9DGL
mIur8QOrUGursyLsYPUkAC2WgyYJdmG6/IXvcUCq4wdh2JObyZEDGZ+KCEN4gUNwrasDPD4YlC6J
aSqcpV3za4EHNPYvtoTayglct3qdK1/o2YrQlKm5xGqjYHMhl1yJDT2Ur4i1lTv4TnEkXdBHLZjK
xc4D2AsUkQhnnZokzoTgmXKY8SIU7zEbSa7AsdNJaVpo05gPJs9A9d+OuZZb2G9g36VUFM8N9rR+
UinZ3GcRs9MohfT/W1PN/wOjggrs7ThkspJgz83SWd4QSERR+FfFnpxOQDCZpygBUjQALPfl2CyJ
XKP4XaUqsscZbRi3IraGuJa476QjyYA/t7tgQ4qQLEY2atFt7A0N/CbHMudrx9Zstjbu+iFSITER
28SQqeb9r0tqyP+i8ZjSkJ+O4icrUlJHyUROV1yoJ+1Wg+97C8PW2ZJFMFIFFXJR1hiV/AnSxzsv
MRy9LVD+1jUIVt6BNVEQ0IVW3awXhakVphb1uWlJim16kgsfop8kgj4K4tW6KzvaMYpY895PPv7g
k9Io0u6imhXzArpHU6JK3Whl2tFCK2iKtr3AuzV0be1OzlTMyXT67bfi1/TTFohS98V+oTyQ0qaA
VtcFLSL2i/X8G2nPHPxRMzdqli12JWjq0vghGULUcr6ILay6kPU4+tJ7TWZhz2un0mmsJEEXkeuN
QFZXz10RMc+80m2y6/FSbkYjnTYtum/OOjsCqjfSxHS9f94u9kB+MnaUnInz6eTxFWY4k44HewtG
d5DJdT2K2XaKCdUstpOM8V9pFCDIjCCu8ai+YJmzAIoimriC03OGEryMnF4DKir3HzREhbLZRa5G
HVJ1IC4BQdbrTsEYSwZ1wHE7Y6F5ICSTCK4n2EDIMbonnRIBbX5szYZ/UWx20v64iaN8c/nVyv1x
Uz6+j13s2qgPC8q4xX4Arcp9jQSEl7dH/7KC8XSoTETnVnYYNOfmJglEuWOsEs9ajwcjwzU/r8w5
VizzznhxSsKY/klJRaNGOmbnVE39IBrqQpOST8yEJZQvYkW9tl3Gcu3khE0AlauIrZW2JoEeji3x
CdJZKpeCw7J6xfoEQNhjUUE0S/NUlmC1VUuesn+8kRVP40Elsn1TKsZCihzjDQps3aKJ8tCvg+yZ
25xgES7tI97FSz1rSyeqe9NAu1VUm8uJLIaCDjXwkZQgpWC9f5K2vRuHwc08nkOPJBo8eRK3hCA+
CvZ8hBsMn8fPhqxgMtMwD3wwFJWa944QMk0eKUY95fPvxFU3hM+MKGQHxI2IWX9AwfcvYtJA5XJs
KYM65M/UHZ/xhifIw8AR+TpiaQp4lE6TFh0d2PnAauGZauTZw/R8sg1i+ZTT/x4X+ivk3CzVPxZA
oTJerneJhjK2SSUozaE5gCIyGZ8+m450ZClfc6FCFK1YQksyZI0NDHT6NYze5D/TkxeRpkKMsOvy
ydoqg2UWfrXb5w8UjIYZF21o37ZnNkbXRGdaPUuA8NU3kFCJNnsjPSVvUVUOkBVVyHeusbMgJ6Rk
b4WCAQs6ZiHXpNa7zy5OFFpZMl/xZz0EnVG8x49vp8F0cGHiLCxvpY83gkCOTrdZhwx5E+bVY9UV
uS17qPVSVbRozIG9yH2kLTcHGTROopx48exyZZ8/I60cm9fP+uVse8MaMMXUtfpqr1JWdPntie8L
+DMvnuhPYTW9F7bZSi1t5hipVagIJCzOZdL6hx4VzxoxVTs6m6DIZzzdciDFF1F2TmqMQAdDhu9W
DhLk8gjdU81k3R2Kj345kddJyuQ8KlGF+7R9AsLdHOI0AX3KGIcJ2L1q8mec4C/1ARWht/V8NSeW
nWezVjDC9LzhxhE7j7YDg/tOg2AG/q+fy8W/cniR7BA4HJcPLFlp2bI7lT+VC8k6GzaCafLo9kdA
zl/wJAAe67510PlWELi3zVRj9g7s/2bI8ViUnb8A2vNXX1Xlrb5sQ9WXBQ1J4ah5wU6L2Lkbe/Hp
PLRsvxeqq8LfX2t4qrrjk91TLecIvg4ArOE3cl/kkajnWsH4FBosnvV+4D67QHUuhD9GrJWJHTD0
vBtnnqugcwVgVU0jN8FMjwwDNVuSVd0gmnLJyvwn7Wxkoi2zwNs5+tujflEGJZHJSu+Xqdo9KzQ3
30ar77sFzhspe2lG3/41MHT+1f4gyAoZZifcM8gSdUOpgmV8T+0pSXnqnEZj8roUfRy7tIuTc+z2
xcCOPQ1TAjXNb+GW2kNI+eZU9MFB965AlURYfTqCQ1CYGQfKChctD2ma/fAsKRuHmKTYKixAXqJc
kfONeCFXWiWYZS3w3Pv3J9ROJxSDYMZWp0L9J21Iaghj/exJ69FTFhwbuwitiIqIQVZa+3f6/FX2
YB4zkqmsGY1edckw6NQ6YBMBqFkgiJnDR96f/xcFKTXvb7/v+ZyzGwfJCEDs47rRBCzNuK76OXOh
NuPN2PYv2SEbslpTVTQcbyy+Xqe7sa5XJh1LVc+RfIz0ZwS2RWaisWHBY/KL1E+jDcOBrbXbNSb5
Pw/dJPKC5SPOw9HNm9cSfobGt4hT2/6whXIoSp+7sL9T8xNAKabECURHl/nwqBozjIMuSEEYD4Au
tXEUrOZhSjHevQvNb5Jz2fqs8DQ18AZJMNPyLkUDveSxza9UnGCmQnPIfxUCHATqs6GjBLstvfO/
9MdFVd6vrpp8/B788oeqq0jMMxydMAxdwAc4pBCjAa4Uk35kgV7fRX9hvOO1BbpKHH+VsD2Y0gRF
d5hv8rBwUWPeoyePvADoYYCrsRo1ZVJa1OCRjHCO6vP61Hk0kr/Npj+sNEEHpvQOo571gxD56YSF
ldbT09InOtR0KeXpG6xVN7D6cpK6/uaVxH8cpKqPYTCJUapLsCW37bq9vE2e280PcgBX/6MALA0e
3h3VO7iI9dD+v42L7uvR9CkLm744LaYdyABDZnZaMcyCmvD5Hw5hlq7wTtOwI0cs468eo5pKzke+
PhF3Nbxe1ChyUXspSO9VJM1Z3KxVVkvI8+qq3kiRyiEkU+KON2b8sEy9MZZnQNXzkjU3QF5tciRI
1TmjpZqEmwrp2VTYUntrwd8d3aMed1+Bep8NNmQgUo1J8RRVUzMFbSGcd1nGcMbyfp2p+t2WQHo8
5Uk3wy3gDf5s+GDiBDEoCEl7h7ImM9slF5zfjExwK6bxsM+B/b++qOTNT0KFKeOixqVfowntrzU2
bYr3x7sVrVljmx3HxIgSdxlTlQwBbQzenfsnA2LbaF1YB5WtsCZrVGZNgrhy1ILura9UYWBRza6a
0DJSrb70usA+GXbMQH+R4PMxlweodh8DG9jccgZycRkeZSeXbGi6Mm68Dq0ocyJbVDwyDb6rj/2b
jfhc71Iul3NlYHgV7TcIhv/VSkcsrSxxbuHON8XN7lklfYAYUPXLaIeUGLdz0H2OmgKoNC6BEaxO
JZJxpBWoWCFT1t0Y70XwD+D6enPiSe0crD6WU2i7iAQ7uG+zlEUfZRDBhX1dfuPzB6W07wcT7G05
5PL3DETv0K/JWrw4A5erfTngSJaOlLxDXlKcobR57jxR2jms46GRhtT0rDZ/XYQhtN0zs0FdbLeU
XiPWW5aua4KdGWQfoJIDG1CvtZPycNCQKXhHRzE2aiq0vDKveTHLRpIixxKgm0umzEyU11HzyaqK
fI3+3FB0FSTf9tedUvdLjOj68sVE6zFQ/5ddGsn3Fn4UXoAYZz75tvlp9Yu+eYlco3VWuqeHlNSK
FvYmb54XaERIQMaLFsnKLCFdaYG8ZtXwujpo80xWQFij2ouHCjuDWkexVW/Sv37NLsj09H7A6QlE
lmVAQzMBDjGSgXdEch4MDOewvAU20CST2gGdLbSUlbst2bw0dCdtcNi2msKo3wPl16tpYjyO9W8I
zQFQyCp1B9GeVMNjh1jt9GCWpczz+woS1x67Gmw8aynGquA3mcbwjcQ72PbToPOFBOQtxTZim6vO
ld75T4oD4vln0rP23Dra7u8WaDSwQoesVcWapNilyxbefTV8Xd+jN+Do3zfaS6ffzpH/12qGWi07
mVqbPA7IqoBnzvrlkvvDqRl1ybaiwBoPo5n4A7/QU/XhSei3vPBuirLbHL4HqFnNYyicmugmiRiB
7JTLH3ZOGHO2PhRhlykGsUqht8hk85ly9ncKM3MdyyWTnFYqxhKTbCkwncPJIr0QenKtKBYGlt7i
bqENkCH4swQeOdmskEBuldQurqt6Pc4gnr6VsL4BLPwCojeFhkhUcrOOaXFIYBVGQyyC0edmmae1
Jv3Rg7R362dORR1ty8rCWy6adA6Rs84Y3NWt6MesFNq5J5OhUHpYiWM6okViy02sJuT+WsHOIJtE
qOI7Hvkq5A5KXq9LKslqO/C1OkwUOO0wCuiBRGKn0J1clpRYFgyTkQ9og/7zO3qQQh7tkionWlbR
BnyCopiA3/NFsJ8UaxcjVXMgagL/2JREPX5PSdI8NbY5xNrjOl/jO4vgTQRr6Mmprcz3Ewpq0n3v
h8C4F0dL4++koxjtNwJCaa/JMA8Djw8Aq9fM0XNDul4qWhOxQbXKYAJ59PxBBPBpkMUnXYvmaL5d
jFyRRc6640MevcB4l/4vqpcj50WtTkxShgDCrYdtrfYDmFxIr0zmOdrO/pT1H9Ps2oisjf12ZB+O
2X6P5nfgXmETE4kgZYtfAKUzXFkJPzZyuZGf1NgkVBFPbOzBj257sNITjyRegxqG4IuADucfXbpW
MwdHKtgJayhse6KA4hNKfDEzjLBe/+MLpIv9h9iKq05Zm3NIUE2geBd531ZSJKKdQrU19RBCPTdB
N2P3RQj+bI//BrhXy/b7VHUabdlTh1omRrnv9dzZM175YdlxSbHxay+MjqNX1uzRa18LX1pKW4Oz
emLayw8AM1cYVstxtHF7W1ofO8/F3xc2XI41turqMEbIP1hgN9Oqh4LHdJh1RJLh826+xpEoK6sW
V+hec6tCBVoysKkrmZ4TYE1KiD6HVayJe2b2gXIS28upld+hpsyUDHITA8tybjhU/0KZJoIzuLzu
WMvQDO65wtrtjozXszDRbDFnxhrt3eEbTNh1/MZ3HGLoyCkiO4I0GvhwgY55+C85NhMO6H9jM9T7
y822lkvM3EMcZbc0kEmbPY35+nzvKpmV569ndFs3VnoEc1M7l1efIk7bzneyz+jZjxcfaDxdmPls
uw3y+MHns7w06B+BUQztsn5bD5V1pgp4PvqTnOv/1j5j9tAfBzxbyN2LjzqjbZbMmNgB1oVrHhJQ
YWA5sE7OzGXdQwNVWZGt8eFf6nf1LaY46rVNIKc6SmeRELH7aq6RgAJuIsLYpNfOW79MStLSa2uk
Q4cvBHkWug5qq3LdLYW1eafqOXpmMpQ4N4vYk7DjTm5iAm4vVuegZc3NiJTjh2OYInjqLh+QIWL0
EkoF9ivlEw4TD2XPRIUw3g0TB+uyxPHURbrxVCfTHxzEYx9FlZ2zpNonb9DjXZCgloA5SCSJ5f0Q
lLhHvKHNque9e7HTGLd2ys7yKeC47d/20Suy35Ml2AHE99n9Q5s5T7k+nDX58kaSAXNZPvhgTYIS
zi3Jq3tlGeMJDMqNMsppd/pboq3dCIytidlSHrruWB2G5dej1p2XER/r1SqaquaaPr+lw23L90UJ
Qjs+zcMJ2Gj/4WBHaytFmFTsqw1GC7osY2XZYehJr7afFrydwQOEiI5V54RkFkdqNHJmc8TbE/3w
XmkqJubpT6Cc0/Ugc9LTUvXXwaM15HJiYI1Mas0NCME8YuNGcEps0i8XAh2C7peN6FDLadK9dS7N
gJ48rO9vYYM3ywhn1G434FLs1XL2GRAfAJ+HfomA2TCUfk1R0A+HLTCfMu3TouA0t9NkUXDhJ7EB
tzKIgnT3PgI/YVZC2oe0lh71u87Zk90uv/9atyKDIuST9Dj6qxJljd1shMUVSYhAN6zjRAjPuGuE
5oJ78gUKbsSUcDDDSO+h2yHBPluSOdJhQ6zass968k9MSirLiVYOL5ygXraSBMdbaFoNHceAFjlg
GtCCRIF85ahadEM9Kwf/VbFJMyiFG9l/I4Umcpd9nxzbNxRwE0PDvAWytIRdFI8xlfVgBS0w+m9P
GAf6T6MURPNJ6MERKMLnPwYyT78xmHrMo91vKg+1g1VGO11OTok92sEpvkl7BhIXPl6KFJTBhbyG
yeG4uLcLVWgWJ+fvNPyrpRiptYB6cUgbXqLCp/a5cqKDW9A0raw4hb0mhm9XapUUXHk2sPl2FjXS
LyHwsCOKfoqQcF8nUin/xJRuApvHzexNkdra23/Fc64yhs84f/RWnyPERDb+ldbio3QssHtj+ccK
gwHA1/pLs8rkMugzu3tRGSPzpf8XYEweLLRzanKYI2iWJtHjx4vuh1poYZ2fS8WBBBswWaDcf4HD
k+AQZdui7Vy7m0XHlJ86etHI4lnF4bkm2s8+qrZ0Icf3YoFqlT9xWctDHp5pg2V0ginYIb44NMYd
l0JgoNoPtHvVeHFOtqoUBtllxuSYnzs2N7Uw1/KW0esvdFd4dYfLhWpU3HcFeYGDZGJGI1AuDnsk
fgt64TmbrdXTRgWpQVreL67HiNAixSKZ1UBIs1/+cRqiL4WqIvf3Jb+/fvKcde0VuxehTecwG/jj
DJoZVmhn6KBH4b90MuKH0CYQYjL3v2OYUpa6BraKdeW63LTEahEJktHM77gyRoOzrB/DfkJlRf60
1W2zYX1xnmOdArGtWwbmamYMyWMf6dOR9HuUjvy1KSPRsiApGzIzhSliafMm4bHF9uMg6I9HjqOZ
S1xcElAZXdKzrbWiNazcNoWaZtu1H5PvnAdKUI6mg6r0ENJijgozHTikv6Nb1K/O5ZculAX2eewg
fHgoFzrWJEQ/WSTEJZTp3DfApWGUo5iDyK5V6MJ/XBwgBPIHeLdKtg4jFIr1gkAbTUL5WjaNUdKf
cm7rctC5JM0ZRU7BS5rw+XSfN3GVmhjYHCY7zNlTuOIxilUYaOKJjzfGMyMm8GpDtortyg5iULhD
tAazCxPQ/iP6iBpplvrg10nA987LmBljK+ubZoCSBtafe9Vb4eIisyQ+0OC9ghrxQO+h0iqUcqJN
GTJVYbMNR17WIf8doZ8AeDMZTdp95fJPXzYDNFR5R2xCRaq5bj3X0gBng/0mPF7/dtngm9eW/JB0
y0q9SI2LY4QGVhFRBGrEv3sArWGfAql9Rv4EydXDo5ee03sh6/NmvOQK1fXRoAqoSvykSYhh/hBS
uLzkhOE3ICkMDgjcRTEoMErXJSKWGzox93n5eGQ3dE3PmCaoasXGyMPVeHD9cPkBt/9gG3bGx4Lf
EPdLLIXtnDxnRi7hqsfCWy/QcX/88+oqx+8exBhCgBrGHDkphWHqrpOeKY3sBHtZ/2/6Kc3csOlq
xO8UdAbKVrlf+EbNIcSdNh9E67CErVppjU3IHQpjk5qxMuhluEh+CLG88+e3B/BV/IDZ0m2f+T9f
HigP2XuDkm9NJTXt7KLvzg1vOBInbUA5Ur36SraSWod/eo7h+9TElmtf5dlPe48ST9xsDVt0qSav
e7/6xXfxS3MCfjy8mmp+ETJj9xfHushPeTMGX0P/yuhzNUPwQc+Fd3zbqr0MQ498PO54U7TUD5is
pgHiBV1Hj78gM+5uu+LV2lhQ+rNic9Am4NJLVA3Rnn5nrB8pQ0khFROOvTtyH5tgGrvitSmG052U
Dk7LM5k4BopG/nzPh7SgIfVDl+ResD6g3qv9oAwnPvCycO2hbhJDNAGtF89TGW7gFuzjdpsCOdWn
8GcQyG661wEG79I2P6Dhh7NngCP3GI/TqQPEhEmLdNd3BqsL26LOnqhcI4O1CyGdO69kUeeU4ZGW
w/pdd3xYXlA3XeWkhm/Q58fyg1lNh1/iHaQDoEosXFQiO1HwMwz0TLpO2eRIXrBp4ne6uFnlIrxX
bwr+ZBACG1aWbN3NgqhnjJ9GnpJurm0/249bEpg8Y/TvGf0hLJCkW2SbY5EiB3QxMl+ykeiHcOcE
o2lV/t79hmyHpZ2eB5rZIhZuI63uWfkGNOvxrTnTbtjm4GzjDwNafQwuxIH5fTkqOTDRxx+WEMJh
2QrkWQQWS1NQ2BMaXyRVTCeSpBT5z5mUpxhecSnI8ogFjdrKXgpGcj7Bg4PnkZ/DNv3caLvTFTUB
lmMAHcuVMo3e+Hs3eCWBvmzhPZWPauuW3RecXxJHMBfdfgBwvMxUGt9mvBCEsfOHQEx5laiJFqlt
YeyhPPrb0rfE247m2+i7XHraLGiVYZ+xAV4CgQQHb8Ls9OBZKEUx+ZkB1wzc0ZIierIU9E5L4xXe
XAvosaqs9IJOZvLhxB81RvlwrINi56LU/rXxurLG3IjspLjcSS9c1eqCx6hi8IG4GWQ+STIWVCY6
30lMwl+KBiTZ7wd0YaOIKboVNqfOYsiAZFiFqOYsFWZsuXsue11c+9XHnVIVZoGxlufjy8kfIolu
DloxQS877qumUbaC/Mx1qfTwOffoO6feq8wJx0vjdYlBgmXjBuCbmycVH2idUqdgpJxG/M5gPdlA
q+YGfpGHKNd6zu0c9fJ6d8gPgf4LTCyQ3Y5olYyPo7QSzd5nKKnNx1gwMPSflqUe0mv8A4WedpT6
gD3LzrcCk2lQzm13s/Y0ON8eFOr3UjGOU4Un/8gGeDqAyWKExo0mnOQ3Y168vPRKnXwS3OWPjNz3
Ob1KA8NuR0ujX0ZzChyh2Q24fMV4afe9OiRephf9iqBqT3fqo0lxY1iG3aaxV2ggNMpv1SUmxpOD
WzI/azDc52sHbHT4FbhSpG9zmf+VjdYeQfemvaGUNJmFg/tKf0+ZcEwbxXd9Wefxmcxi7w8O2JGN
2mW1Feuj49dPDqnjXtYXjMvm9uSg9lGkl0XXdbpsoxDUzabai8pVzkdn/m8/M039NlqT3VyF7QIw
6Q6smeahHRNg11lhg/Fg4dod+0roF+CmV2dA3zHC/t9NEHC9JSv6twA1GrbvIy8Vi8dX1LnZpgeY
G1KxWoJfrZyOoLq2Ktr2SnFNGQgZugNvpkdlO2B1Lk4LLGOOlobjpEiFKiPNRga7XnwxuhSqzr2h
mKfl6D7K3gwyW9cWGJUZsE7uamRbdq4SImG/ONjgMvPruids6gnZUh/XhsgxiCFSlF0lQUGwOjX4
c8AGxBT2AxOSyfcQnM3/gOiIi+9xyyUmUVl5Iyhao8pNY63OC5FtwJBxfCQHp6Hy54FcoOSP3WEF
MrEzEQ66QjfOky6+XWzpUIwxfJlLREIlaEiDu+RFaawki4tD0N2bypxcadgXTStFWkz1vIcvRV4t
setyqXAu+60O1tudkncI12yOK4lVSP44sRcqxspfQKAIs8FXTZLsyDeQ4W2A9p6r3DFMAA8qUCA0
Eje8+wWBgJQsbQTGlGaJ3mtVWuvaR1qAO910k1puHfVyNH17C4mZcgqGIdzlfYD9/ny8J5s1JWDk
P58bkbuaI01SZCAa8G3kyrIBJs5OJ+vVg48pS7tLXHkFtjDGmG1hFwu8F47OnogwBFvjZa11v+pv
m0nWGMCZAHxWN3xjUNRHroJBPSnyoXB+oj/33UigamIfCHJ9Wbp+IYLxNfLQoYecCRILbehEZ2tF
kHFWUWNd/Q4hn1ufWwNDI7GojWqScrejw25CT6tc/IHIFs8JVCBvMRLx5b1Qv0voVXQJpNTvJt/e
Euvw4w+Aoi75bmP51UF0kHl1SgcCuq8Swh/gou7tRepeXN2lLjLjJQ0P5JVVvlOFcExKiBgq5AxC
GVQhYx8mNq8XYoysIKS8J2dc5PCeImst9KNfRD5YOY6bWAG0Ctwg7z+sg4ark0Oguoyxu+TH+wQH
tW/+gTR/3M74ZXar7a1BUqBTBBO5A5N3ADy95d5aIwjE0aKh9atHZkphMh3GHpE9wxCTzgPl6KsY
rREIxnqpVM7flrTtBdhKg+0WffYHKYRBuVbYf8Sk2uMgPEvoTTX2bdV/rYOj5D3rwPmF0WAj5lcI
TOHbxO8DLkOWMUGAG6GiDVol9I1ZJQ6F3KVL1LetXTJsT8JQutT6UkMof2Pmib/vY5D04f3G200s
Ui8gsxNIdzk0C7vFKGuzCLrM7ADxWsV4jsBW4oPmoUyufaLtOd80hY7U7EWK6qTX5K9iRD8DMJOD
y4mj4/RYCrT/u3IbCcTR0xG5MWB3mc/xbnkZDs71m26LoSDV3M1NzfTUoQYS97uTZ1B+fjuxjU88
sCWrB96vsTDfukjVVJmtQxwt51k/QXY60iRtcePxbumpJo66rrikTVVPbeDWk6s+RZulWUDY09KJ
PMkEjNfXvULbDWpJ6irux/+kbq06aoAhX0cFAL5QMBKje7tmkTB8B3/KCnfHev+nT469lqFycWCP
6W8D+RC3EEJDBHEaCYSkNQmWeErT2YctDWvWSPzjGHpzGF+7NwTd2gjc/Qdu59kkXnAirWVOyl/g
d6JYLBQ0CSS16fi89927h+TOrCtdLbBjXCn+CI1mwPHjIFQ45QxD5XIZ0gnRnrr9ZSTw1pmJsmo7
OpqczJYvE+oNrMKpS1dDz979CA6TX7Jm5tSYRkORZLlquoz/kGHGztqVhs/u4r9a+7jhP0/hMzo1
5wChcKv2OkxY9wSeGBsOHmycXeQnF8oVzvVFR3KGy9XA4JUtdRuMQ9/Zvq80AiuindtbZDAGk8NS
gXfZFXo3gH3NvdcgFOrP7M4R46OfUDTjhzk+eMiI32VadWAUIYtOR7A0mIAcUQxtDbLo2irD3SA4
rcZADFWhSBM/V4aiPPpDpFTGd7bhnYAhsfBNOLazrQRx8ZyTjSxQpKIwUZ5Q32+HTE9lzcmUqn9A
X9L5LGo6NFugFF9PCcH6crndmHPd49qsszekP6eBvyMD/89gh0q4AXccHkYV0mP66hNkxKVzCRwQ
wBgsTlZgzGfOrAHDo2XvMjpwcPytF84aOqEb1Y1oRCx5z+etoTdWzhvHEkjuJp7GJTlv04r0unfb
rVd+mGhLu610T/RxwC8CyEc7FvwLQaxwlqOWktGTvY2fyNc8SWyt6V7uvg/AQPFuuGFW58q3nPBc
2+istaNsAGuBL8bG4ed+r6LGTBw0sJFwICfjNx1s6pT2K5PZzsJt6STQkpzoa8GPxijRBMk5Cqa/
S73pAl4WTEtjFxUZlC/5eooPhWLtFt4RerQuN+sVNio0J6lbRCd6kQckO/tX2eRaFZMncSodLdkB
PZdo10dMjk3Akzwr8WVw1ulZEg0qfeIL3V3rPo9VWjnAczUg0ZVPUHOSmG8OfSNu8OmD6scWzYVC
pUYTOEOUNdc6rQkpRpdYSwEKxE1Gw1vJQu6Cy/Jm9Z8JvBn+k1+34BqIv/rCP8y47u5IbZdzakKs
0u8qc6aZoZ7nbRHOiWsok2zsOCQIH3CmdFP87duIxQTmS846vwrFNdiGJzxDSZk2d5sa3cgJZwYg
qRUHwQByVz2WjUdefg6BjKACqH2C2xWhSxJdXFvxCBR740uwhGHetWDUd0camv/cddQopiww46Tj
ja3o7rHqiig+paBmpQXC33g4c3lzcF9+Y2mhUX7e67YdidLUwtJgByH5A/S05ppElftZYR2ze+ox
SoSbuUhASEBOLw53d69k0dG+tSdCQ7xFEACmET7Ya61KaogLrJpnOuV89uCI7L68pEVN7VNCg0PU
VDofrgXAUUZ80yo3Bw/1OtvELv/xunq/EEbO4ylvaL4cmLyfnlrQT5nyIDa97k5vNO3dL3wQHaW2
oP5AcAxAAHsUCrn/tBmMW4Rh4C6KQib+EUxQ8xi8o994cZFcv9RzO6gssud5VdJKY0rqdkGzozsf
ChKwrr0iJa8NXRO+YmXdMdrBMaT6d/95pGqXce1Re8qWtPCHn7vXdNYZ/SJne2Hc7qw50HvVM3ju
5UEIhsFTvHp2IcYcr/7g2Cy/JHDX6zekA+zpft1prEvkOBBoRDB5aYI4U97hRSEvPN59go2tkwYG
+vNvJ3bgGb/6xU8jidG0Leb1ErsU0riim/4sLoDeRDVkjJOdn4FE70S+P3yKQLik5RQ/X/PXMztH
H47FhIv70WS3D1MiEpegEJeKLbO50j40GGuwKb9eSCaHOu5Jp4Qq7FHF1mQmvFCTXkyfNwc2p+VB
EvItc/k1oIJmAvchFWucD/vjwgkvFkVmyq4heFb6Ln8ADn783Nz3OpzaTG5ZjIoUMwLQ03iTupt/
X27gMpuKw90LyOjk+J7mhnO/rGt8SKCqLz7hZ+J7Yd+UmhKp3JZOBXnhHFBreJOTG5JXnV/I3k+u
HmJIlEE2UakqYK6yRQR5ZJgcU1plkby6BWPaTq+fl0FfiamGF9VEwSMpbngUeLTNzukgubsqRh/c
/KUKfMUpaqYWBHG4OR2SEMX155Fnx6MX579otWnuJB1rY8ag0Dz3JtFoEdg4v4FT4PtfrVEg8eHx
UzQIREESoBpBTLNCU6jeYfjogNjefFMu9Nsgj7brdqydp7tZItUmGq4UgJQyFggJgtNjaq9GB0HL
ZRjVvYHAkqfeln8tqqLiQkK7I+xJtKtzB2OoZokbfNcYCg6zdLigJ1g8d+1npHMAUn1k1CWxqs3C
ZHrZFc1a6F5B5d3XSCLflMcj/7Rk6azHIv8x+S37fQYQ0HLlkIwoPXRvtKXgR53RVek5+buoQw/R
PhOmJcNaIujSslhbQO65oVF5sTtRgoiWa705VRuaBV46mS8CG25005FC10WD8295mEByLhCRD47H
dFTEHbs0aw7o74QmmCLjUnPxJHzY586tENOD/QryHaJ48iUxVgGld+X1d3+CE5DOP4tuv7Ps9SeO
5G663T83E7MlCTFPnW2ZeUuYC5cEy6d/sB/aedMxrbwqBa3Prkk3fxx570XQu4GXsYkKrdVeyAaq
C5H8Vl2HyUjyiaZJ37FC0dGSGYFLpdygez36w4kDlvDhy/AoRLzzqLWL8lJA9uubvL2Km4kIbRh4
baXS65fkmOCNoFTY68lbCDfFAsS/lkiUX4GUpBhJvbcTXKvVVoJv6tBqinbCCtKB4Lt67faqCUVL
hk6py+6Gs0M+WHuqi5rdiwli1Rqivty0NjTMaJGCBKGvrAKI3KQWY+NP8PsivDesg4xdbq483vZV
Qb4M44mjz4JQUoFK4np6lhZzoAPn+w4zUxnQ+CZ4NRi+UygibyUpN7RWBWbLjcx9C6OWckbrGmJW
yWh8b90JI1JUC0xn4cOA3rWkwtnBkMbCLqF2mRcYKE1TSoJ+z9qmhEjFak4KrNrcyqm92MzFPSR0
AAtKCB3CaM7BSI0Oql1sTiRJFvHyhXL3C27+6eNTF154oz2DqFM9L55rP7QlEO3iSMtB9Eoj42Gh
aaAf5pRhfliiNpZ7Z9pRrxqcmytwXRqolWao3xFFCDQd5DadUsDHiJ374XXY6r/tG1/DgukX1Wnh
uqQmSgm9Jp9JLArlMjnW5X5qkVUmQLXGVnx++UFSMfbqDdjE3CD5fUyHCAkDGG/zurFHT8x8lgZJ
p6hXhaV4lW6/lnNLfeRPHzUfoXFl8Vx0G6ApjTEHE6wKDh6qVPkwrXvG0lUXq0/vDLRX8W9IeYDC
cGlG11+pHF22zzQ6kXuQzvB9BWCX0vZLWD7lgRnghiRRFAnFxCBGm4I8CayyZHA9jWcKXawl05OE
HsrPr20fI4dvwA2LgeX+OmnSkrWN5gH5dRCA/nkrWG6IScqh4KXgbC/m5hhALx/lKJYouyx4sbZz
3P7o5+gJPqHRnrg7JbCEwsAo5Xn84r8tzDGeV6RhNgwXkUof9ccFdoGeJ0HiHnIU32YR8fuEIqNR
9+gJwGDQ31PXnSfgA3tO29i2mkCzHxVUUy5EJboVE1y+IWl8x2CE+v2pkBQp0WjBPEL93OXKX0Br
+ZvHpzfev9iJlZdg9sxe/8jRt1L2hL3mVRjhQWY+jZb+l5BVMfypBU5t1qpu/njPPWWBBDf+GiP2
gYiNjv3sjM2SBYwqiK3N7NI4Eu1DGbzuy61KJCH7VOBcJBiNPdRI4hfae8t/j5tgpVDcePkrYEUY
IudquHW7EtvCnMQvsm+T1NzBZ2BvU+QnELBpGFElv0sa+dDTcM1Pw1rWx3JGiuUgsdpM5L9nafdT
gs9zIPObwYNzYRBaB3mU6KZjaStXqIlDCRYdzzAwsfM3oy9JNcVI3Z2SVmgn4oaBt6JCzWnoPC/9
76j/bMN3jnNfM55MfSeyoUl19wo9UenI9a8ZD2ROLskrRuaJSh3luryjqdUHw22QFrhg04Q3jW6Q
vvEXtsDEpTX5klpDWV05VVOK2Sy/hgfHTS5MPk8dcgwYqQUznMfaAkVkyXmStJFtw675cZw502xx
XCRKEuWPaFyX7z+QBGk19+mQtCmggKe3/ykEbMTCserYayuRLlpD1XC3e6f0nyavCx1spbxUn4oJ
js1JhInfvV2snKB88EIVi3KDgRJYD0ip/l/XlR4IDpIXkmpMSjHRJT0ffnA8oLv+5PuKC3KQhIQW
WAZhD7+JMjes0VjMy3rgxpmDzs/n3vLgP9FCn81M+TrZbFhRPEvjNP4f9cIbrI7ERH16zmTOUhA3
hg2ihAkXQPfGkdEJHRYyGu114uFvJ+mSap+39FuE1mrg5vj0oxrUsG4EHhkjPesh+AVY45H/ORwt
AuKZQZ2XHvhkBKOyXwJ1Nh2D52l6+pClgLYEK+fJej9mOQd61du7xAy/wB2ySpVeC5lv6VwTnaWW
1CEZ9HPJ6WgwOAaocFHTRHZjaoOlA9fCG7fmEu6kntbP8G6WyoIMZsTVISAdyCb13ZFJLu38dk0J
ykSZ+W5oKxxeNrtLJ3PsC6adKcO3QDcpQnGN25Ruk1AmNDbWWXdT/7K3RMXxiEk26HrAmP4ArhNk
wTu584lnxBQe0ccgSVu0aesvFGfkAmEM45dZpI/Us0bUuA9Zw9KEZJYxd8QvOQCgQcy/pftjmE8N
vPGcDfVxiu/iQm4oS+Cam4GEnkENunNdvQkNvQwLG7lsnawhf29asqkNNgSVhJniq7utZLHbAcfS
zqs7aRyR3SrYEMeP03dOa0Qr23Hc7uUY4SgTlx9QVvKF8N1PJ91jjXQmWS0Gd+mUeTkTOJLheS9f
GxQ1Rfgcz3vM1819aEWqPEjOe+rsHgbn5iBOPO1+E7MtwoN9udCdh6kUu5Qh/ibFkgwpUYpTpC/4
f/sTVOJkpD9debvj9SE121FjBUTPApfVD0MIxY3Mc4aruStTgS9+ZO1OUjL+rajfXZIqG+pWihEY
/kpoOuPnLFhvpKDxQw6jbI1tTDjOwK4fiR1KHbSZTKaw+wlAwO16R9qhdTf9NeKoJeHTZLm8tAI8
ZsSbYY1nvKrjuVQRGol3WGQGpxJnAzhpZ7izlHBttEKwXNi3+fgkb8ivk3xNwSUhntInhUtBlo7O
WWSvRvhKQNAV8VSxHUXKjDC7tr4kUrgZw7YFW4toNqdK3OMcuR5LmmYT5xG15S6v7l/WvzP9iIBo
dCirqUYOfVX9zaNPq9dKW4yWN6zyoxbISKX9Euqqv/XUtn7iHKQn7Sw7JiWF8NPC1mjdw+V/6JLw
RnquL91iuheVfIQtRGWVxk98941vEiYYHhx6y6QOnQPGEMnBV0nswNqo2lXLu1sklAsrjCdR4MHh
JsXrkJTTsWVuj8+iRWsVBIGYTdkeHjFGdOne8JC5WeiJkcIJlnEsBecUeTossMg6uzYDpJKb+8Mq
IGDsGayAtqOAis6ARLlOxxVGpeEL8KcSKTrBlwN+8HY1EXjKrMk96UDyj96cUB7Y5W+T4QHwL3Y3
4FITLLzZ2iDtDGibPpKkvQPspfKDHtGZjY0MZWRdDXsIVObrHeCQRSV0nGRTSWaRcl/lWPiueTi2
zS4V/RDy31NgCPWsvyEgGoJIF8hkZz0eEeVz3sYt2t/H0snjqYgXracYgmv/2dtqWeWYjDjYf21+
+s/GvPFbmuc8KbZ9pY1bQp21fDaERjyXAD7D3+OBRonfqYusn10usW8PJpvqYFSuMS31G8b7y7QS
Iys0OjM8qkZwn5dOJXcJWL8AZ7Dpx7t4Xm/56PpCP0SwqoqL0qqQG1sSXX4xswTTT3a2g62o7qEA
VCtlAtcA9eRHVv/dUUzQ+V/giquFi1BK0PnZ9PjPJ7M7RXM9q9cfChP1Bry5xYu1gip/Gfkv21gj
BnAz5y0HCp6Kvnv+MCTUqIsaSWtzRr9L8tXmWZV+DLtC+O0bfB3Q/NgRYcJopAiwYfs8Lf7WUm1u
PIy0dEk8y9bGj7LoFduyvgljbLkfkYdK7tyhy+PbJ+d38ooLdx6rs/mpTDGBZeMRMxVYxCfum+Om
9NpxW+LUFtn208cItf8kZ2dWABhyeRr6Vhn5YoVuHJeUeClStpLp+k9G/0WlTx9LE7sABra/AwIY
8E433iCrJwhVwiHhWly9gG9sZo4RL2kIgTEf5ZjlE1nPOpbfgVVxWIfud/DWyFptDLsq1XwI36Wv
DuM0+VFvFLtqPXJNJ0QZGB50uR19ykMnJRtNUIhVMe7sCmIanenObI2NfQAZeadGsrT+HZ3VXh2v
lq80rocDaBDoRfHpTLWa2L1vQtUL8vnJaTC6ARh/6qetwy2Ks7HrRag3TzoIGl6xSJWqo49PyG+6
vkQAoExSx7HVPGNRx/9ocgSq02ApKkgd4ApxGfSxU4irMwmBu8XPaFIoQ6rtq3T06V2zKFgM6ZfZ
uDyYHzLKm0jhMEohwwnvU17398nJo4yJ5Cv0G7dSgu3tSyJKOo+DYZa8U6Z3cbEgQclW5yJ/uWQM
i+PqGov6xXIpM7tlaFYbotbKcbh+DXuJjuqJe/dIi3GZum1oQDcqcBzGUBXF1JpuBzJbxSMFtZq1
JrWexAyJeHpsa1MEj8crceUCnFX97blVdIK4Qs0oebLfSv34ELN7k7SxWPcolwJxCqPgtgQL/a8o
M9IfFPNBGJypk4jpfF5RaWGWb3lQunAqylJpp93W2TGiExlo29wGoZgYYmEV7j3/DdLR00CAj+CZ
yX3CuxbGyAcpbUCOba7iTootEF0tT0PbloqQ/IH1iw5CHAEn01TNMQS1TQbnFC4WG2mG5I/KckG3
jumgnMNGvsGG+OWiBMdfAhWwnH6IGCOf2i794a/LHadaKOeTYrVbHWeE43BLG6DoBjsVtDWBKuzD
m5RYw7B2abs11dvkLO5zic/2wrbKNajkX19lmyVruEXb9pjsdOnnvF6qJiRWCdqV681iKPqpkYYt
wnXMf3aDwe9WKskv/GIDmTQBUZj73g1ibf4D89JHuMZhp2IOIsUaA3kkg1r4vtN5OK4+vg858Aql
s8bDvm1veb6s+FBDdz1mn4LJFGQiPTetKQVX+hRTbnlJTRoDTFygDbeXOCD/rszHmBY2xDz+rvSt
e3JQEW7KRtUK7CBz5+CDabQC+tqVGF74VkMDimpWiV4It9MT/g5qLf4/x6lCBOHyOKd/pwsqgEiL
fKEDcuCBS4YemRdqOQewYENfuzFpLLo6d09xVFugkndTYZmE1K3ntMN+X6+qse1MULaa7xCpq/5G
UeNS3w4NISXJMm/DM8TIJHn0gg5OoriccgovPHHZIM7M36ir2Lza9KM9ZqoxTX4PscSlSGVq91hf
F9sSXWOGhDcvOJp8Pgl8ay8zWgWHeU/IvbteEoPu95KiZWA9ZkVPXzzYQyD4fR1k71eDwjqQvt5r
9WmAesKlfPiiBZz/ynMSVPPUENDRJmIs3r7dO9jfBdU6Pm+XjxNOUyD6h/3WznPtQPhNJBcaawLk
CjoIwkQttLN4PByOYneTeFATY5kLuy0+bi1Enk+Jgay7maGIKr44BD1MjPjI9rW17XtFATuvbUWP
JK7EiDPOrVcHZUW10eLLQHYKZ7GDznnPmZpTPlXdVg7nUsUftXqz/iRQNlAPxJjKQC40FVDzAQkR
OdO+UeFoY64MO9Fy+cDC8Sb2O5vAYijBYZeIYpz/UK5z75d8Ui3QIxMoj4l1vRmyFCthvw9iymA3
pxKPBKYaYFKfof6Axpt64P9kOsDyCscBiwbDU36mAlEeGFM8TCIAwu+B/z2jvLhAHTdghrmqleMm
hwTOKadaS9RNWUcydxLcpJtQQ3rKm+id/WlZe2FpTzOu2gsCSm1JjFg1nfJDihDFeOx9fH31WfQT
BCPqMYQQpcv6UFC07xgSTdthbHreR8Vz20C93L+1Op/ObfHMcWVcwBarMiWQBHL+1vsrPx9QysQJ
+t7EYqnOwqY1DKV4bNr7LwgFTBYR7RKrAZnbT4O6KlEKh2Pya1ipIgaJIsE/yzIzdTSHdUdXWex9
Z6x5/kJzgtwoqG3iVx6J6e3vLVlw8gR9uTv6xCPIi7xFf6VusNm9nsUPRSBR4mVCF5cCYwxJMeRv
lPFRD1iQiDIJ0r2Xz8RXxvZoaVJH/NE5+PeExE9WFRTQGAl4d1ipNrnxc+Ut6dzDfj0T90wWdGzD
E5ru5jBjb61cFMHJX63m6ojT+KsRbAiyEGTIhniDBAfAq9r76a+zpNGtuE/rcza+dq4UlnMCJIF6
aSMfa8/9/I/rmt0AQyK/IPVp8sj4Rkxffh1OSss7VVldQ2X0ZFokRy//ewkaIwusSjoctZtTJVd/
cP4ByU+2Wuf2sbbn+qghNx570ff+2XWupQKwbxupEiIpSY2fPEJAtdaemAcT9dTJgtXjgZaJQJpe
zwiCMyevFYxa597sNd62oaytFvejr0Ncq54o8aSH9lrK2wmhaIsgW9rcDL5Adybfl6BcD9yQOXLx
QdN4nA3zh5CsZDNATC0PX6YJtsdb0yehYAkIIQaWqbd+7qOtxbHm9Wxhw0fpVZsTtl10QHoqEqUE
DcRjeAy9z/O+WMxLFdlAo3Ccg6VMo+XN4vUAYHQLop5G7dmYPuFrfv3y2XiJJlIyARSSaIr1CY4C
CdwBTmBOSFYutHYp1Qr7+UzQJCgRdf6rYtKMQZ2VVNGMojfduFz24EE/nOenwO+ShVQDB09Nhnvm
SHAqDh3Yh4EvB8QFVEURTL/VS+DjBclk3KZTLYzbAtl6+Py1DXkNHq3UWAMMBpG0kgELVoVvIm8j
6ptayK3zxp9wQcJ0l8KDRqQsHi0sQxM0CxetT+BunEOLWgv2hp608GUGZxttj8K3a6GQJm2k9OPJ
nKxxEiSi3I7NU4+6OuGHOjTNN/ldMEZU64xyHPCsjlN6ZEQBb/pThpG7QNjjN0IDkyvGWsqiWt9O
WS8ya1tPg1budv7Igwwd02U/pJUt0jDhoIEtRihru46Nk2iDJSZCV+JIRlP43uNa/x8RvG5/8xXm
Ohad+XO4A07m5prjl6xl5r9iCoV1WTg/CFqA7K7xmh2J/0Lo3xbLV7mNR4pY2ok/mookdxN1ygeZ
EvyhInrC7MGac6Ik759Tdsl7QBqKZCyhxGxFUHwcfKCX74I8ZQrSdEuUsUZDCMj8DNNqT8LTgHQD
G5ZQ22Y20gOj4A9y2AY7CJQhe4+Ypx8IlEOuPKuIZl/RZzZbi3d/XtWuZ/lF/SNy9rrpz0hdSvKv
0EZKk2ls4rAgKPhYTomezB5LSDMq/oWznL35EOCO8mAFAlW+0bUmQFDxx3C4Gl57mX6+G1fUA8hs
1Keykh8mDKmDQuJw7KgZ1kmr0/NXm1IngEAiE9zngArQ2oTqrKE3YUPZF/POPahOlBFp2ixshe1F
lQRNKHLe9BN+qJqhPMIzVM/WcRhidpSoQVC3FODM/Jcf8dqFN3vaCDkzkYqPWhM9BvdM7GwWnyza
baR8IcQGMvXwgM+WrrcXZoNJrZMQKXPczlsWHt7x1kewvOsJnwnM8b0va8nyBOvGMuU3B5pbNK7S
cO2jv1f0s7Wmzn4fwYwTM2mL7ankLo9WKa4o0W/4PEXfvQ4uwkoSWyZbq0PzfLwqrEQlbsaqX8pg
Em9s3kvdGFY4mahQj0VE890rqJkxeExvTmMAWce+8Jc+qiZ1dIdo06C76B6pop0lAE4+il67i4hc
xDEXKu96WBFsmcC5yP1VM+EFZDn9lt5nHo3Zdf41XuyJwFwk6K1qs0K662oEow+WEt2ES8k7x8Pp
qFaxhXGjUD3aqTeTqJovFg1x5jH+77VTvbOaTyL5kFYjK1aL+WNWSXD9vMtgk15EV70HGrBhacPB
ZTB6/MppbWa5/8W2bMECWAPQsMxBHm5eFv/M6QlB5iMO3aJXqjNVBn5z0dStws5kTHlHRoKuh/5b
/yYQLeT4YGCbPZzmeHSdrTYkI4b7UQn5q0C+tUe93rb2gPNaDq2j8CGvuTApm4+t33RlrUjpYfV1
AUgZklEYZ45Fvpt5uoXqPR0TRAB4Fh5V6fYrVvqJcCy7wBHqtUoeXf3eBEw1jM7u9I5UAkNKJGh1
v+tchFj7pXzYvJZgkt8hkhW8NbVJZQrJEm3bxYF8PhGKW+2dMQYiYIZIFnFEHj8S2lz0KUXlufE+
ECdDgRXi1ZaomZEthA4l4iHDuP1ntI02r7dnctnXy5undI8iQEnEw7L2m6f1+mzMLqEtW04uviju
WCVYjEymgMAGMtVqTJvQnwk/e95wj74cLZF51IjNH4xIzJ3nRPS8UjpA/GcoDo+/LlR7FKCUiLQd
08VAdNn80LMjmi+RaJEhLIPgZeFvcNyBwWIsO5T3c+hjfr2wE0cJ437njUft3qTTD5iAxNYwD5fl
vy7gmIMJ3reSs4sqkOBoGR0RVGhrp2Z1lx3a5DiepmsfszITJudlviPeyr/34MNFDSnBd4zb2csk
Ni9rMVPyink6P6VflIVkJ0DQ5/tPDOb6AU95CfO8SIN8d3gNo3SHkMjd8/s2G8wQTuc7Gzsr/yHy
o5XcJZwSp+T3vsm6n+JuQFvyv5gx5UBd8SzGFEF6EmBvCQqg18s3Ndl+iw6wb/KLupnq9eFgxG/r
9ARwGCYlPeL0e8UWl2lMffAyYjVpB3C07fOLoLPPpZ17tJNNTSMv4DTWOtbCmr02jbTs6GoUN/L9
fMpl/MJK6IChZs0MvrrPAbd+TMXrVjTmrff1TmQmIoxs9x7Ar2c/qAyRvfde+UZwD4wa/M3se1F2
Vl3o+I/1Nw8HXvIz2mqcWnBHNGSqpQhY37pL9WlS/5QiSODeaL5+blv36M4yXvgyt3Jiepz+CTFh
Sv+fX/r+qhTX5haEfgTTgxqDvij+ZYzpP64gKCXnnKkbRTzoI2l+yUkClLwPOeeZDeHhGTwtqtx+
9GTi/rvw4w+Mkq1uOFXJhtLAgYh+2Kcs0KAKUufpAaAa1lISgWnjq9CmWxh2JFFA+oTdwcMUCGA/
EszecQHG1yvB0kSp/ZMUOcqf+M59eKul2F880Akgd92DdhDuyDlZAgle11ohABIfDGppKFrudsuK
8es7RQ6M8yIu3osFLOYrCh9cIgS4mmLSvzYpEhjXmRWiE8/OXEmIFcz6+zZFM/JK8nk2j9KeGdB9
+YXbCHCX5GqiY4cn3K3cANw64P22NN6bcNdP85jZNt7Rw+PZ5d+wZEt+s5m1oONE6i8IerHvwDP+
ijxww6nMCunB05OPDpoxdhOp5dTOKEKAtUnD6wSjTrGveV1Yxr/jgfmEWnUREtFEf3x4fgowbN1/
MJZlTdfAGLkkOd8h9jkGAlGJPIRCnbF7ojyBFHzmBDXtY+46PjRqHC3pMsoJB71FObZoW0WKMWRo
EIPJ6QBHMEXljd55fkJcdIQuYG9dkGsppaBiO2azx97486jyu8eZtkzo3MsvzEx3DOd87a6YWJa0
mc1iH3EBGP7bd9pi4MHAtwW/eB+5p93FWEmRnETAZTtTPy8/CCHbl4Ew2D9CsT/F0FKph+7YKOnR
b+1DigSduQ1SwKLG0JQ97SkAo0ifY9HVTrlTyCb8bPN9s7CpStNTwszL9qRuRuvuLdTV0RpVmYfz
IjE1Z6c688HTeA2arNSNxQEWawRcfj7ZNEAkkW0uXKwM1Xm9kcobJ3SvYEFhuSYUdhwW/5qaJNgu
0qVfnNexoxFZ83EsOoGwPR8HEJhM35m4i/JFF2Ye5nCvoU4deWIL/RMNlWp98uozNq7a1B7lpS46
6RFzAjosc+uDMrbsPJ+kVWUI4vJOCEQf1GXaEXH47+PRdrEtIgFMoQOJPUxOc1oUUm3rTOx4ZkrA
RLQ9TR414X28dvauDPE7M3Nu5NgMBecqRWfqHEmhDnL+p4CKK1SmW9QBhOkQE2rg2pdZkK6Z4KU8
7dfoqqYdOEtvHT69oz6lkJAblwxE80Ziu9JBTPAFjpYrHmRKTiXiZqEA7bs3FBt2M/t8hYQbQkEJ
Bh45L2L83Xm5trsJOjLWWwANPwieBcU1pC3t514xRP4m9CN0Lz7MDUwK6hcQ2rVZ6IMvq+MVjvkT
haZMUgm54004Iqc7wsV0cG6AwCshQwY64UIgyYmcJZMpejvtAqyrGTHAKNT6+DaflF7cOPFMpe2N
LkuVeuV3u0AarxyBsG1j9R8gVtLp9oxBs9jhQW8V4+GSx58LkdCAESbOzPqNxG2Lt8ecS+erkRLA
kiKLEtCQZ1YysycUKJwyHWvgH2V+t9tlfF9LE+THbiHGCguh5Ftf+udRlFxDluaN05DB4KJpcP+u
ZnYr1UAVBclAH0AbqWR/ztSycjsC+QHGzmVEuIRviHoINS0ptNu3iftA8/T7G+HjU7p9HlPr+fAY
sUCX0fDsP2RmiHfEd+hz1CgThC8MNuE8rysJez0nvRtVpRljI/4V9aRjivAMuNCKrgJRWTIEtUkp
Mv0sRtw3nfQepcNpp5K0YBYoG2tbM7OIvDuv6wXt80spl4Xm7CwbckKdeZpqQPksMYtWxxdkphdt
WbwS179mHiIwZA3UlTwnohtmbbUiuYcimqYIwDhmlEbgUf5ZJj7fmhUSWOIqmmn6k7oaQggMyIgP
YhITiOx2POjEdn60D0XFC/fSvYoo/mgWcz9rMqof1zF5mkQ4wjz6604sBJ8YVnLN6jdqWjfrKqbY
fHwWn+JKmTp0AWBp+/dsCUp4hCyXTuTR3WbCli42R61n+uXTZX/5aIbR1Afa//H7Let0m8TtI1PI
hvezaCv2LpmrYa+n5CI/m1yg4226zcPyy6SiBpDgNQ8pjf/O6MDiQY6R/iptFWuHHtkW8jqzNvQ8
RJiNbaJEbwFX/Crt9+7Qt38Msejjs+m1zu0oGuzDYeDFBDIJgMtpUdu7qLcbSqtf4N05sjLNpSqw
ZE5/CQjest9JaMP1pFdHkZn/TUfXK/ejE8bMLWRdsmqMCTO3B2ynCJxpYNPHoqd25L1rIF2HyyXm
BorSAsnnCcv17vLJD7obcNJMZ4xQo4wnWqLQK81GBLWJRfbqdsV/jugR5b+EJY+noL8zMUW/QFr1
PV7KDtYVcyW1CYEBZKrhmFA9fpsrV9YQy+z2bM70xzOw6weQ6C2M+y+r2pZxpTzSBFTBiYchV5L9
MtFNvUzBXfKooEMt3asQUapUuOBvuCbYVtHvQTpdGnHUJArj2tyYW5J1Jqx8Isu0hliSOkQEBFj0
MZMSsEDHx95CQqagsrTFlICcHDhllY7jnyW39uPmZl38p9ip/vUK1rfTqbQxawd9scL4EJLKPQTB
3BKqdQevYScUSlEH4PhdOejJfeoRUizoWLB3fvNVZvbsD9qnatOCZpweWCv07yyWdBmm1FlC9d7D
epMiTcZWCSN+KnEgxnQd/9shZA/MtAIVncMA6kMNgspj2DnWFvneEQFKc5gk8GKE1w6KAIECWflJ
u6m0z4xynpnligS4tTLLdG8LNA6y1Y/GbT5qKJfB2YECwYVCLnVtJTh4d6f8MEF6F1n1WaNEe/Yw
gc4vd5h3xIPNy60DyWTucjeRKYjdlvF5t5A+E11FWf+vJcIj1P1usdBe5xkDKSvLbeNDTPYa8Jxf
jiijZe6t7/J2fe+DEqqJCTSpzsy48CFOX2ngn4tWZwGLvt/NOlp+VLA7FxcV50gNPUfnpblPPkFi
SXZCH7uKZ+6qccYS4EV0GjCQ19oohttfBSgFuvwTBxZLcSlWfsY49KeNDHU+o/LkHrc7ejbhudWw
YGIilkSo59flRoM60tA+7blBwcbrCHGevcW6YlqzH2kR+VOv1t0nJ3qcFdt5/96A6nqHx1UWFiic
PM7cYKqO0GFfpbJcOhPqiKckr78g+asH4hoJcYZ2ZUvBBqIwektaBggUzyA/GnQ9VrYLZj1iXJpg
Lml4mmkhbO5p3QsbztKvyYeHHIegmqK55Mc4Y0n+Y//5MyM7Nk27pzZYUs/wabNAJkjVYRYOXnyL
u6p7cBxHdnIpaP8u5hyFJnaRnORxA9nznkfjqh9JcD9leB86WH2MgUGgv5wko5TZj2pzB5lpzSl7
4fLKaZrQX6gEHsyJflYHBRbnqmsX1HUDUfqMj1/M1huVK0YrinZO7ViB1XHS7ekV7GBqPFQ7s5ee
6A3S5V7gnGM/UISaCgzsKCq3Z6gcQeeXq1wdOMZR4rar8BHUlVLHmyLdxV1aJRs9+kUS3N62/+tb
1NmFPDXr4EjMuhBn9RRGl9qOZMY48jM9xx+YD38MfcCO+eFbShblBaPhJj1VPvFsAYchQOALVDGO
dV05DLeImnt03Y88/q+zRD2I7465f8jL3b90qNrmedbrVmhnMnVlV+A7ncJnpZz2ItSE683FW6rs
dVutO2tKHn5OJkCUVQ0NPTh46br3jG0WJLprtvxovbCB8rU7jG89RHSVqfQMs5vFuOC4bOO2YxhK
g47UGLm/YueOyy43WxMEPwcLhL//nzkjC27MOgeIl5xJAj0FFViUYH6CyuYnJr0ymvtdSGNskwPz
R2J5/KoT70atd8aZcdnt+WC6Pa8Ch0r48tOoCRLB8Tfk1f9KQWrjF5Bn7ZF49O2BQe4QfRAYmYcP
gEpDZLwLTAgw4xea0sdw/67GsET3D0FwBipzjlDRNydQyfQttMBF22EZzVUXpHLaWdHAlWHR6fvp
ho1VFIIPnX+tjrgnvlPmGViksP+XcJeHrr4pbRrPShsmwuWMzbI3UZLoFamCgJeah8lLK8JNPOXO
xnDn9wTmgKbuBzSgtGOH7dzFzo8kCum59l1ZtlVgxYApP2mkCaNofRQc8yDVCaXIfSaEjk0dZc97
x45F6yTJ6/VYt+WfZ2HAi1IH+CAHkcroR57jvsWbvVin3wxJJHKt31bl0PLN/dV5KqP3R0lrvXGe
hd0sRsvMWM1l0AhaTLbfriK9w+rIhOQx+1IWovIJIbFJjZFT5zr6TpnAwC15Bt0lSGsgP8/yIKUx
I8JgdtozIaZjEj8SSJlXoy5tvD0YIBMbGJGbcGGoT5aJK7dYKG7actLjmKvWb5W8+TG6dMtQ1qmu
1GqWHSfx9Yqg3Iv4ACAp5lf+/crLOhUrQPLdDlfCu+/P/ZOQ/3yWue+oJrlSJn8vlPZCSqBpD8O7
bdl9iRFd9pB8sbK+iOnwzX6nn0f8r36EIabbLbXN0EniNCp5UWZWQG/IsTVUC8h/yrDtvnFpiQCt
Zclb5Qk7lejtU08EIkdOsc35BbdWW6JrxIz+Abyo1VwvoJ2B9rSlFElL1w2FlR3bcazuMhYHWhbX
qb/ZvgTE1BnpYRKyxvn8HI3A6/3EAGJgUHN8cl4LWGJLF8d2ffsMtqiwDzMnSWgSdambnPkVOz1H
5d2zNNKda9eDH+NfeGi1r9OGoH41WibfPTUl09fGwPEGRqSwH+6taRGmgYOcJFpqxwi3eFI0UtN0
I7LujOeDirFRPu2RY2DhYL+HOXY84b2/caWLcW4Vl3zuw2apk5DjUYPdB/G7T1wYYt/ITguW7JXU
ouXmEq3JpwijuPgSYFKRhwwkWuzr8EDEq6iYL1ehaJ8CwUDAJnqqjQZIDoAWp24N9S+JqFTcGfeK
ONTJwuM3nJozNxLUW1cyvzgG77Wh1dByUu0TirANgUi/Z9Drg4fOJw2BitkNTXY5D9Wk2PFRO9JL
rWkVPY/gp3YEYdGucvYDo6zmP1sUSVo8lDszumVNTzDOvgs+yYVfhY+WJNON2JkC0NZ5+4JLKp+M
voIw7ngdCa/qkEfCuV6vie7AVMAUTJB0P2k11Zn0CqdfyCgMJYjF75R4PxZVheizwgqWGps5T+ga
db0x3X8WrmNJioC6zLFI158p2aBZ7y6nz8CI8eEsEyrOJLXXeTdPsAcrUIbcyHAfUcIyoqhfmbu/
ruYXDjPUsEpi/A+On04TKMn7yEpxAeO62+PVbASdeK3GZ64Dpb/RxxCVwsiZFqDiDBovrVv2OwtN
Oq8ocl9DoNK5KFRWZpQ1+XVUxkl5iGFNnjZyBy3djJbb9ht3oiYGF8+ETqWEI9CI3lyN5YtUIWjV
r5P5qC94X2qGxxRXkoDIz88hEQa+T/+hnVBHzqOIjtpkxazx9A++gUxs9YjI7J/BZebftdAHR4Na
3zQlItXaGSNDlnQ4BoFOP+HS0e6Ho/XIAgNF5tHfpHDnOsL/Z+It6utSsWOwECq20uChpnnoCvxr
vsRwPgQTBBFRRJDv0c/20asYJ8x8KklELiIfCUrC/bzSnO9f9C+Ec5zKobK4HS/Csx4NVvQY5EdT
SP6OGvV61lZ3y3z0ECr0i+EEMJjgJjHl5SyZnWuSbhtFwUq0fcGPx8LnTTEGTyJy5nsM+j3wx3DB
ZbifGDOVJKs0fJ5hUKzYLnQqXdc6e9BgPp0gVZYVHAXoBDrXFmAlkTC2KfM2Je0N94DTRHzyZB0+
NiyRKTxcoMotw55OVYbje6+7PflVQMqQlcZuTwUmvdBTmlWD2BP7ZiU3+T7Z4YWCJXlicVKblxuM
lF8Ab/twbMooxCSxw76igneIb8dcmzuTJWuisM/P8jyVr3gFRnB/Gyi2ZmquneKcGeb+5s/vwHgh
PDW4Zj61g5XwGXuDL26Q0VEJLFbuu1ZkxhYAGRCAZxpg6+ZGSDAlQjdEBMFvNQxvjPp9bSUhoLAC
Aq/Is9AtycCGBAAz8Agnq0/06qBx5e6TDMm7cpE1U/lhvsqEY7hGkpmTVK6pYbkJH4EILKG4rN06
221YnqUI1RTuUf6VSvNz7WM+ADEV0s8nscHr2fmwnpJPSimtHlIbfkB4AVWLCukCAmoxUfF1XN47
+SvlwMULvx9w2H+t2f0dThtppHwuuM5/x1bJrXGP9SFb2pceWIrCGNd1T2y9X1qS4PkzjmF3VLk4
nS4d9eDOevYvM+O4S0l72JQJm4BI3NDuJHrjHlDvInT8iZmEnkjqO1I28x49+YT5Lp8wiKq0ZLNg
kPK4U1qByJvnYzJ+c9FMm8NF4jhFYRu5CAjxZbKp4l83l+/yhgnD1T5YEdaosvn2vOwe8rweuaKc
9FJTsfCIKs8H8uVtHoV21yEIKwI97JH0j63dOQurkU6es+QvIXw23AzFBgfONTKf9ld7y1Jtq5Kp
nseWK2XOy8jcaEcrbphQCoTwcb5YOPbKbUDsaJPkULHjWJTuRjOr9ft7R72rVhbvTcH2l8pc6rwk
9f4xV6GNXXrCPFWuM+0fY1TXLrWCi09eTiwfseBPCwKseojCOA5cGXC6Mhxj6QMjQ0GtpVmX221s
zF8JTIj65Q4QkufI64ckl7yXIUewKXOcrUQSUNoj26vonJpYd7Fjkbg22rvBdwej7h520pB18qrU
sXApUq0ObSVvgLWWPN+4UxpzD92P3a5XItVRBbnnpGUf2K9rYC970qK39CQqY1XsHGwg3ucW2WHV
QmEn9yPZYlzL8vI1SSQ110tivOjVDeJ2FQnBNe+BN9y5+r5bx+CC7eD8I9QMgwLKQVKKNrdm4glo
utnUxcjL7vUCdSIsOGaEZfaFQi0wMremdSI1vooh9koNbo+wGZwH6IKmIzRNz9xEIlTR/vu6BSOX
osFsJW6lxNqkR/n+uHhQaf6NpUNrrBEu3Ax9M1un+bP+EQ6jNzTuGDQdHhKKDAXZUfUCANK3QuiQ
Dxc+t1pNbfINZMY3CeZBOV3ebxxkSblME8cnSmzvqdKCyLXT3KBrxIRK/1cnfiKNGaV1D5Ogz5qp
oQrDxoiurDIlVn3vGjY8mOCTMpdlvXFzCiExmyI+AF7Wngckn+Ne9KMPLOUJNKYFG6ykx+dd5ASg
4T5lVTA+amAIwYdTKtwEqlRGIYfobL192kcmNnCDyICbEgocjoVOzXviZ4ggVX8OOPBO14n5PYZS
xZNLk/v88JroILksj8wwt3GZ39/51uCEGBmweUS8OYDZHxWjM2pWGcEif4tpxl8cQ+Qz9CCBET/b
SQudv+LISqKK6qr5/afg1eOE5eIN4pBsWIOL414mPcgS2VSMu8CQuQrEU00j/3O6vkXtqxiOFOtU
DRy1rWaBu1611OGWJYYW28K91kNtzdnc7FKqyYk1BYLfXTBAAtqJ1apH/c+l7Sje7qe7uqnO04aS
R9ygKezW+wxTzQbhjxeGHn9+cZXaxiTvmXiXpxnrvZ63TVk64Iuli+JVWT/VmD2l8VfwrnSGNX5z
p4v/AKQ/UdsROgXasP/IbDrZgvwEJerKPCUURyF2VF40G4nqwgkhBAwXt8Tis7cechiR4imDeV/9
c05w7OHLuTZ7Zss1RjcsPUEww6OaetuFd5a/vNFfjHeNRpoahBpMhvIHAVPkgst4+0+CEq8kpcXA
rHr3zusGVaNdmizF7+gfy/Xmb9kl7hPiEqlnBNuLAN3t1g2qx1qD8FporB5WAkbl+lxXSzANgbCO
xDZpLwLFVrCOVnCXz68TmTHpVRnPt8aNiuZpTwZ9q69LazTzdEwej5TtcBsdTv94wjh2ECTiabDk
YLDTKTHpFiyU8OWvhykiqR6ij4cdqWGyjJ0Ia+9S6Ocxj843YR7KfVjGBBlFDIC+ORxtBvCinIZ2
Zx7VTyROHAbas2GrVTKyHlpiy5ET0FWBiS/rLIXiSXpKXy3qgJ1z7Bkq8vZ70Us/8NiM5CMzqr17
MsdOXUQtepS5fHJe2+Ln2R6gBiuruh4E40mg0wyNttfiKVJvw+AiSj36XuMLfh7rD0clw7yhxFIN
7IizMH2pt5AqhZxJJ9U7AHP597nOkn8STxF7FQnzFWnYmT3tJU/s0AlE6M+ArCqTc7PhXytJZlMQ
Xiui4pUVtYnPHmUD8uyMVcQuGEjBcaZs742IagyRCY2ckk61/S+Ek+fwJ1W+OUhS72ZuKUWm7oHU
pmHrisI8W9Y2lZE+wBiWAzxu1+CONNx8McnnmJYNCwkqvGO7kDe9GXt9K98Cg6WwnYxCwvp2ooZs
2Lq79hdNPwnbQ66d3SswNPMPoDEmlp+kxkIC6sCl+h4vaW278EvZqyQ3xa/YF10gJeI/OyS0qYR+
euQAhDa0Pg0hd/iaUQzgmuULtFaRcVcxAO4NvRB68kfUPQdYecyVDDzTGBKrqn/rH2IQ/elY/sHx
Dr62TQXG9c5kujpKogKtwYqdpyEeI+nYfdao88FKqI2M6SEgEeZu4cs0g3r7TIM13Z26xZm6qaqz
1xyCWO2fdV1BbVlaTBGpb1qapLVA9X9KhZdgIsFUWXX8g3GylNvSgnyhRAi8o8eiqzDrpiyPEqiG
Q/ITuenCJioMykwnntqhUO73j2ECz5i7+8jD/895NZhPL3ryRoM3a257ZdfnSvSH8l8GJlqNUcYB
Af2wNud3b/Lmw6qrzoktL7FTrH8oPWXBwmE97qmH49C7THpus6LXfB1R3bltsAke9P70QZ1NVf6p
iDTm49NF2o1hInY4DsGqqw7eSyYQSLnyhT+cuitQtGeNp844tHmD7WiPtns+AxHai2kztoej93yD
EgpS3eljTTVODXmvfOH2BgYgoKbQEbIMANNUqRZGSxZ7dhhfmGKAoHVKjbXErQ6/EKc+QtEaYrjY
ILP3WLio6LWOeskbRowcWCMfzG1HhYffmOfl2bF+LNZyMNyeJ6f6uSmCja7w1pDWML0eGNl2h7Es
KGB4k9bTOogxnp/LQyhrsolJYrJJQQFdiu8TTHXvrU4C5pdW4c9dplYclcbfr3CgrcUtelP9ryAu
KUaeosAMJhdnhePDGGDXLKu99pfKQN1KHO/y6iOHSC0R2T6gutM3QafmKj8A97G4IFC4Lx66Nf3d
pX0ewcnnKytwYBXuWYtRwQs8w2LQk+PAmQfbvRxaJD1Fj5Wx6hw7NPbwf/N7RWeK1e6NgMmKCWte
MoIbj1qTCPKM72/fVqawxhQKbGlOKtPtcP0KXPVgEzLXOLs6LszmV0QEg1Yan/izVu5tqBZBAo13
qbN9G/5GCz8AVmO3Cmu2TOizPK/LW1pGIEZoz9HYXgwTzlEjt8cBMvR6iDl5wwMJtugYq+/aLLwn
bVZ4d4HIVTG6wa1IYxlRjK8OA7ROGTNB25HvoeJ3lYUT+9Hir3FcgcRaW/ea7+C5lUhfkdA130M2
M2nAG9mojIZKiE0gvNyD+SKyZ3yNW0nwV+/VuwgaLEEPAIVKnDp5hq3g2dS2FjwlX0KhhppTtGnz
VysaNEfeGEZNQpM5mxV9dh02kPJlq9we66v58JP0f8c6K7nAfzYkroBVcTJ7UynQRUhhlvn4bZEK
zS8M1im86Y/dPYYyoXKoZW7tgx+Z49Sh5YFKgMMm6lzhJBjAbvx0bFhz16xcT6OMZZOkt6vYzSpL
4wZRMqaJxyDwAOh5u3nFyGQgFL+QOZ9o9ThNwEcRTpjZQ3ldGYI4zcV2R6GAbHGjI8d8SqFvdHzW
Vu44L2M2End7k58CIPgFACBpSSLtNZU92e76P/MCKNCKz1bBqWULFFHYs7dal5Zs0JCGDEBmtlBr
j66dVRbVfxAm5OT9210qwLrrXjc4Fb1EZyycgXMPiPLb33Ktc/R906pBtXfh8nvnhvXOHV7KL4NT
Wqewbi/EwQqIdsi7V8yuu3wOx0amQV2vRtmZe7CYx9G8n3rkwDeunNsW6YlGqbGeepY88Ek09N6o
5vFtba/VAhqYchFLOCv5g7u1Yq7/ZUdhHc24IhyAlKF0+mAAVeDAEOIrvD6ebi5Vd0tWE+1uOotd
b9B7G+nVTu4uSRqNo8Ed564RZMj3e48FKnm0FokLlhtFywZeUroiWU73KqyLV+58gme7qSzHYJ0u
okmg+Mkc7ipmjn1PtuK4zTJkRefQ9gJsOJeSa9Y6/pLMZkChOj+DADqRRmzTQN4ZcDL5wg0Ylz87
U7QthKT7Qlm2tAX8iNGJbTA7787IAm1tiGDeIDxrgHYPs3pbTWBaRM5Wk+GQLj9iX+kqETTw2w67
Bi6ZuQlXu3C1wvybPh0/t4Ubyin5gl3qCVoVtYiWRyH96h/UIhgorlllpXlclxwKz33LCTJDUM6Y
Q3Wulx/aUVSS0/6vNS2Z4MAsuRVED7oiexE6ePgARfnCdbNLVeeYb4Y23t2atrSkeEXGwQxJwTBa
m/Vs0Yi8ANUqWcf/LMduR3crmcLcnkVAml1mMt1cp3CBqzRt5PADkXLVK8zzxZwG8PZg0U53+HK8
9t1ZrVcJ8gNm6XA7S3Lc9Hqr1CPqsifudtJfU+Y0vUsq5XOeBvqpKyB4XLGfIXr2UaJUGy/KQ/GS
9z02cnx16942gVytQAxSLjbdyQbhZIJBqXagRSWUiKKyLRIzLVw36uItEzUggcLDf9ZrIkIkHvAQ
jE6R/cezLOd4LYwyFpPc+d8e9CI1GEbDdz58zhwzJcEqf8a2U/GqYl3qdYgVN7wXeZmEUFr1gAVp
oaZP+EO1KBJLu/3R+ZkTx2JelyH89JDp+rYL9v1Z4XOEfFJyo54LanlKv/Q5WX7o2sqTAXAQDlZa
soH9XrnwVlPxXD38BEcUW5Qxw2QTGimOaf9rxMM0/AnwluVwwfIld9AfwU06r6qiHP8/8gA/+i9r
GPPM3b8fj14fx2asX/tpAkZEzTORVERW1jIOnnkZ2diQS7+tyrKXyQBHTyxxE7+z2x0BDBbs520p
M2RCZd4ElJqRP/BQv0KbfXRURPJ4+Yz/jw+FBqZKQaPorsWWhK7Md3x90kcu11+zTbXkydcHI2Xe
bGbhmniaLrc0GgRLLBoOTPwV217VpQvjy1IiIzX/gv9NAYK5ppax7g43kzc+qT0mAW5cKdZMPvQ9
g8wfohoURoYwoE6IwKLyX6h14+PGKLtfXvlddiqbyZpRDg/SFVKdtKVxi3aV+nvtMr5XP0lZS1xO
H7xsyTkgl8tuaSssovjZZfe5VnCGh5U5CLOvDJ2coDSzhG2kMW9vByzLxYuHALifkpoZYcaj2s0D
KJq6tUb0dPMjX1N8tjkDnT3it1obCyS5KcYTm+pwSFiaAYZZUpHZkdmMK7h/k18Rzi2d3JdGrPN5
vL9jcGrwV0KzQwgUcbuELysVQYtriarJ73DSnJrJgwZbMHTlfbh0MWtjWcJgZu3cnKz8jDGQCyKA
1QgyNSs6QKce8WU1QmlQVrsW8BpgPihFT4BxOIkFVS82y2NMoJspwLGIKl0ZcnvMdgSD+t19SZmx
BX72+ziDTR3F9qXCTktvBWckfhDTPlGQgKEX02C3u/jpDPTqnWRXFPG+Wx+e6tN/xtcv9fM3B3Q5
Oq1rTgAToiEwAyYwMvpxpFBhjHDtA6ihUXQAG6jSCDIyDxP0bZoPgA2TWIDxWsO8JJDL6Ihb03a1
YnStWKRggIzw9msjm2ZS5LFZvFvtnMoW2mvNV8aG0WV+PY4BuRHd0oMH6rzeurKxZWzsEAPsyQzq
OdeiltRoFE+fSAs4zPJO7Yu5wm2FlD+q38sb+3f4gKc/r7KpiXnOU2ufwVB90CEnYJQZPx6yjGma
aR3eiCgeueoweC/rMPLPrg2QIyDNuxYXELVzjqSThGIUbsHbL4jQje4DcVZ2K1dRcHFxp2SkFteN
SazqW77qNHGt0CZarqynfJEIFNrpPhQKqXmudRdztnwjbjceY4Y0NAhAu15xAzkOT9nNilB4uchd
c864eMV54UkM1dD9dzDXL0LNXBYce41DoxCgnPjtb3Bj7deUTs5NiApB98fCbKb2q9xqnxInGzb1
gTCh8sUlQFAQG22jjr5tDLIQSzSatUTJklWJeZusWEzwl8xIfCfNWTUrYM2fZ30pjkMqi8r8u5Sr
JjIkTa93zpztw5ak7nqZnFMlg60TRjCCF/ydRZqWMDntnCcM1VixEQazhRpSqS+UeEbBkhngON22
JqLKGh3ZAy+78LyhFc4Doa7yFmpJwXW+mb+lUrQbSs+PQMKCud0mUxcTQFRfvT7nEPSh+1UUxcZm
WpcJGqZR8sKs9Ypy1genKqkJoGS1wUNAwJJgOt2EBjEWIciD58wWd6N4e424Wm76lViSnhSbEX4p
jsKQr0LBGzm1dANe5gLQ++DG2jrX/zxInt6sjkunyKUH1kU882VtS+2C5Y6juynKfZqhLzqiqUEO
zvFIwNKydCdzGkIU5YR27ddYaPmiezCkhjGiIWr+DsUZpgcw8ldQCInpgeaFSQi2jiW3rGunKpZc
Gl0WrI/HY7b+VodCp2HlwMl98Wu6hKm5JqBetH17ppbSG2J0Yh9mCPF+nvkv+/DPp7kzhpRw4E8/
F4rztevO8DH67dX/JngghUDCDt17YVELwTHF1ERZfUGMcw33LhN+D0NKgMXxCNM0/SR0XwZHci5Q
19Z0IFekFX8+M84FJ9J5wnOcjXHCFnytogDpIL7MfTkoh1XLrH19MEMABpU7fmNk59uEzmNHMenp
ZP3YC5DQ8GnEGlmqsY1s657EgsbUv2fqC+b00oiiTkJ8VgqmzKtfQ7WHe8qEbe4Xn6FM1wbb4ijo
UcvnLjhmTqlyW998M0MCvLu15JWUfCIXYVRJ3zi+gh25iEX6zVYk5jzYYKbgmd0a+XjyH88OLheg
qFZ3Rp+h+Wm8JM0/KUEfNnMGgpDldPan7qrnhEThnQHB1Y83hT46Q4OWrxUcCIxiw8WE9qc7rHEP
HDzebvgkL3HurwxSxawgmX/RlnVjoM2NbbBqcXEJCxWgek6c7e7jR81G30wjLjj/kf5d4S8nGeUp
shpy8pVGSnpNbaJlmlWIRBmjjeWxO/QhUdXdpbQrHB2SbqZmfOCNahlF9jJOIlsvBn/5VmaDTscR
3mD2wIGG5UhNLTfhfHuN6DG2IbzeTFTFMqS2tRRi3EYETQo+h9rQ/k9wJDeWam/Wy5Ke7G045w/t
ozu4fYAS1DDW/7DMWFYDiU3kznzYW6ILBh4SSZtgG+cFRepVkmZsd8Hp2ZbzyiMP8ByjgIz01lAf
XXluvOdYOj/VyGQ6/mNB55bLv70SECvtWLM8E0xJFBhsIdr2v1JKoKTwYAoqnuBUKeKPyF54G2mM
6y1MR6UzmPSOzgBuZudwveWgHunULhdkSwWKQhhj2+Ttr3BOzlC6o9O0/7l29r//6ksskgRRw89C
pfHDLAeGF+yDNBvAD0TdvYA2HynBD+iFBG5TEpR/q5ZJEXyO7tBpw9sbJT+rvA2TznWNGOHxBpVX
yIdeaDUqAuCk47icji45ZUcoJNb4ZS9G28qqScPs7aBekrkWdsV8u4w2FrhAUuwpBSLSC0A5IJqB
RPQUftG1PVY3EWJQntzTGbi6ACKdtJEJK2Y1M7K0gBzYbrvq0qXfM0Q8ZeyouuhddMiIrxaTwZEE
SYhCWptBpdxCFavr90pYpplJ49yE85YMJybxe24uldZbNrWUO1lA7NxNsUFoCGhe1KBuiStAzMeh
iyvfdI1OJlxAOXBclcENemO3Jb+s5fvrsnnAQmYsI5xAtqIXBWrMxbQ0B0zyAK9RH9o2qdFFhxEJ
qoeTvpVxiK/XbKg1+wngPjeZ9H/JUobp4yO33y7xP7GkK5/iA6Q7/aY8SZEagNUv89XW0GL7We+2
iPgpm1ct1AgA35eu4kMiR+CIEBm+ZXXx4BDiDF5ZwYUJ3GF3gdhpzx+aZ5Ti2XWQBSvy4jINr41A
Wjc+lvnatG0uPcrSv5NGQU8FwhD9OQzREw8uDbYxFseBcw076K/tEfusaqph2FjVZnzP0JhqhVdH
jFT6NGwbYaaPg/ddOqFZLt2CukVrkXtv9PdHFlVdIvjdfA01VsF9NAMj7W9J94sTvW5mYYSnCYms
wNbammwUPAdU3tjVKm++a9xsDu/dnJNV26Xd9ZqP3FSp3Ai8fxYZkrhFkoROhM/vVCi7omH3Nyn8
KsgR10JABx23P5/vGcJ7gv/Mn+WBwxJd7DghY3FSvrNqCiVvskFYdwS+PxqPpUnyIdp451ye0cOA
GR+jGGszPG6XwbYRQ8tNnXUJz51ZP031aVt+ZQyff46+1/UfFhpx4rXMJCAMmCHljbwwcUZNK7l/
skyO5mCBLv10hiHgbj5p2P9I8m179U5vp6TiFsNBBSGgPgopw/VGFKApBqB7lHexEUIID+/uVt8G
EHUXK0IHwV/SN7VebHWoKu1vHdQaWfy9IxlcG2wdQJfdmN0Zr2Em1GreB/rBQYOPpDq9ATQMZsod
cST9OZOEhnVOni0H/BcOvrn8wA0j5WG1cAxdAqoh1vr54VEf7nqFMXVmN/ZeVBmqfTvmR7vPAWkE
2gW0F4N7zUamEPY6HkF5+QL5ocrSsIwz4mgHkoARttOZ9686VvhjYgk/g0aMt+4wB5w9wGp5iC0x
IGY3H6DUkX1SlWGRWnSbUxylRV2Xd5BPl9tjj76tS59pWtiFViO+6Pr8zmGeRUES0GIqrQlA8D2z
N7/o2Be+ldeXCizD3jmedAdmXAAuErSgypKpbQewinwxUIs44d7Qs2TWLhbAufJJzV/l3u+WapIY
g+OU73ta7rLi6PCT2BUudxX0hXo3u3WHHgJ3vO8TQQKJbP7/yGKrBqZq9a5MTdE37rbCbaaSZ4IN
G4VMr/gWdqCzCzAqL1Q9342icdbBYAFsg0RDIC3kANOxtiHvEd1KQ5rS+7UjPRY+LLg36hd4ql1w
Wr2LBA9X51mRP7uNaIn/itIB4rXIEBX1CWHMO9ZsGSLcijcdRuBKBjxHzvPdQP7N2hHrhGmqIHnE
zjn8DiF1jxAPC+cN9+plmu6q6PDfbH6fNLGQmJh29dpUe1Kw+X+ZBX0pJ48DmKjW2p5ej1mnPLSo
+boEiQO+N/nDLPVZPQIL3Doz6VghTwLNKFfShljKsLn0Nc78pyejTKhoTBX5govz1Tqxt+vQtqUl
HlIzT7aBRYJYoTPpw7wcfPyzCjUSX0sOKzEGrZRKxlO/DLE39YduMsZegs5pOXKPG+hUqs7T59h/
/E5k0vL+dwfB3rO5dPj0+yeJaBGPPw4S5mKdA1MSC1SDq3V0YLH5BSrff2lpndSYIe3jjz11QeXI
JxFlu9o4yrerUCkzUHraGhvA6NpBov4ljZEuMkcXVdEjQ89+SxMCcf0XG4uH7buKP5k9KjI2AxUq
6A+aSgV3cbUxcmlSkCsWO9wf/t8Ay1dUa1qIvNN4OlBQJIv4GG9hz9050jn1h8FvpwuiZVdBSpEV
+5QkTciWeFOZHn9/5VaX9J/preEB27zqxIn7SGt9pXRWOssjAQq9yJ1hsGQjfOODIZzxsv+fUKdC
mbi59dm8sECEobrLZWkkMyPzv2pp/772CAI22CnSDIu+OKu9Fo5Gy0RWtYR91f8mwXg7Es1gNgC/
ZxuyTdmrVT9rkHqtzHSgSsD/D1R5nlb26gkpF+RQZGDPMLlYabowHneI5fhfKIls2H/KEZUK+S93
e7qpqlNp/ffhYw24WpBnwJ6OEfnFE32iIwfNi++ZYIEHfA1/mS3ooy+Ca0WOk4dErtYW+NqGJ9v2
GpXz8Q+2OvrfharjBUpVUg9sWwsQlee4qaLt+1k+SQZ6sCzwSfDB9v7eLYKe/yvNKNXaigYUdRte
WVMMh8mzt8l5Fkz0DbFTmJbVUO+0rydpqTHi7wPMgzp7Ku6z9tw2evjZPFjMUn/WxcL91gpl8XTv
x6lphYdZGUK+MtISPAxJrbzN10NQVdUta6chx1xOZqHr00WSSSb+OWeixXJjZkrpOqJFTD5516X/
hCI2JSc9mBn/2QGAaPTrm5lxAGfZ5B/aSvT5ElgM4PePlLK1f1qPKgEbi7PNqiTxBB7r0B6XsDNc
Mpj+OTkxYs+75j3nZE4jWKnigz/zECGWKJ9aSTac3dU3ayhz127SOQZnjC+TGPMTCecATwebnudj
H6m1Y0DwbykaojXXFEKo+qeGwC1FypoAYVMH46Ya5cfzNHYvkrNbMD7379qT6t6Y7tCqp7uewGgL
s+TgiJnqolKDegSVRJCWwfTH30z0GBxtE9O5E/fff9pnJ1+zGcYIVxH4Mgq+ZqVnWMu9j4Xbtm/n
DvZfiX6mn8bsB1miA6W9ZTN0ZooKRXUYvt4+KsUFh4+9yZTCu+nldVcjBxlBHPBatZLzw+K9Aazg
IOu4tnvmgX29X4skZ6gKgZWMKek3cfzOXvV25k2up6vTYJvJZwyQyGfPmwn7D2EtnbouGGx+ZOxt
9aWOQplNJbqXRCRz62wOLZYzjq1/tzqi8G7X0N1GUcHLcQQeJEMvj0p9klJa9XNjHPJg7Aqu5d1J
c5h9/JhOxtRou5kBfJk5lezsEmSKtLpsW2ssRKqlN71e8gOSlPVF032WfCprREkwy3BcQSYFlz9h
0/U5KlRuO6cM6RMSMV4n/0e5TZsUk4lhS8TiBrSM/pzyteO5n5HNuFXuqvnPPGPqBX2+I3HMG7TX
Nz6ouzEhKJtP64XHgXosIDCMvkiDq2xlOPbPcV9WIWntD6tBlh6XK6klrh3Sns+iOISuNukGLmhe
PFvVjmblQUgf1JhxwmKfFoyFahB4ukUQnmsa6i0kKfgfs8n+gpJsquADqA8eOb/ARYDnWFuAvBz6
FbQ46dkEgyFCOBb+SxRIVdV8//ApFTDr3G/nZobEHaq7tghHK0jewu/aKn4dkFAYdOBARjRR9ETI
5dsZSPmgWEKj07EgUwpSeiJwWyqTiB+tdIVVe4aFUDYB78KGGCl/7NL6upssW+Lo8e9mqTC13gC0
vGC6S0Tz4esJy3mbvFlmfpBBpHfM/GOZeDLL+EkVNYY4Ml7WFYqjZ0Ex/+QaYYYtQvSfa9GZczGp
7uK6DopYyHRVa602tYCY52Zn0gc/3DSV7yy1K7eit55GDrobM2oSXOzrWbaNEmmy9IQTBpN12RBI
Ia/0sLZx74W0V40vPhbTkR6YVMH/rlpP8Qlyp1sOmnYtpphOKs+bOTootP/VG4lCSknauhcWKy+0
r2sc2wx67VXjp9qrUkpGd4npQ0moxqNqPOn//mxrE1GAOKzLZWw9bCFGvCoT7xmuc59sqF2fbfFC
3GMZTIdrfBWTb0Pxl57jHSVbSP9x6xpB9u3WP4uz3EDhgifPeMbbt5I5O+qRUjPBVSUNqmiOugE8
r8NMXHzNVlxT5PxNLiwNfw/CoFF9SpjoWZgYyB6f8BARpDCO/8jA6fuMH2rXmdLmIGXGJhc0GEEo
mHhw4OZFJabNayR0+becXNU1pbRkgMj8VctK5aYmVXjXuIf4WV6JlgKOraK0lqrV9dUs7N6Uzmrl
GrjSpw+FTPa4JMmi2aX/TsDXTdfEbU4adyE6CLZE9pSNJa0eeovxTQh1gRuSg9YiytMWq2tGHCI1
jdntUSUNZIzZmnCgCWm0cs2C7HT8i9t3gcYtuYl8IxV/fBVYGdIyKSVQpPDHba5Hbz6mx/cs6o/3
01UcsmJ/2I5TjMpjRW/3Bf9ENJ0APUofQDofObN0Xm7M6McZYcXC+ePdytfkxvctP9Y85nzmJUUM
R/apeZfq+HimkKqptc/46L77AqJM8Ep7YfiRTBV2hsHDi6aCQ/NIBW93AOhl4rnLXIKcLM062kSg
rYwYW06zL/tYEspfT8Ir2Jj2SXN3x4n/keOJ7Jz8T6Qlr7BQsYcRM+EnfopBB0WsilKAGecqY7+I
Ol8WVX6YHLD12AMhkVZXmsdac/XzwGlV0RjC7HVrojO5dWzus4BZ4NJ6ANn7ZLGjI0kRKCKCbFty
3K4ygvFRBsAuxb95G7etQSCcpy4HBMA7PDTt+x01SIsvUuJhE6eLQY7zf75gy6z/Ggcx0zK2zEUz
1YV3pS7eNGqYhj0Ls5TrHzZf+IrwYRmowsJJOvN0j7gNyo9ctyHiKgUa+PTbhRxCJH0ahnlhQHqb
ZD6GkMqyijV5xdLmDKgL5GKeGvo1kT71h1G6N9AS0/yv017fE9H/TA8VcZwTzP538qU2kLe9ATU0
gW6JQNywAsNpHZTm20J//cxIEd7t9ck9QuQtnEclJ25P2vLOdfIiA0uAJgu2JW6fmOq2aymi2Dnl
b8PSeaxiktErA33DskifVfA/RQOoND6QP6ytjatHOg5ZEdZIJ6J9AN1I0XAG7bce+uzV4YnyoV59
ocfbqdJhPr1MPCKFLD36uY5jxrSjBZRH26RwgRjqjXfpzIzX36rvexiWn8SVZ38HgJENVwmImb/a
NOZiR38pp5z80hBWiQzGELQKsQBk2ZYxSLstQkqfFxGN9KKOn92JBQf4a7gRpXQFG52s2lzUuydb
3kVRbPNLCHfVvC3zNA6iWUekKpr0HB8bfvtkpJPWgBc0ZkpShuglGnf39h+JiaKtx0z1nc7NR9xY
2aymTOcd8xZ/bRgrF4eA57DvarnQ7hvnYgxugfgzRK/cggDOgynD9ywh/l6d310Pf+nxO/J7NUb8
YNbQUv1Ky+PJup7wdSdR0DLSU55scvUtpz+IqgCOZid3sxiccgkWhizo+ouY0Drsn5xdVdOq8hPj
dxRwdO9PD4wbF/p8OiY4senkLS9l6uni0RBClawXfjfxhapF2daMJqf4ODNQ5hcFYz9KTivvloWH
RxnMHCm4Hj+TmwAqPLegYdGP+a4y3BhRx79VAKAFzDlHI8dkucgWLZlvAFZrEea1+EbMMCJiAjZT
Cz9R+CzP7g39oUXSPOHhVHaIfpYR+oqNforVK/CLginYgN/ZK+nJveegZK4QgO3XEtAEsQRtJbkm
f3CGQ97ld500SzZHcsjO3ob34vC+Dm5r4RYsb2cRJk5cw6uRZ5sA5nGtSgoBX6wX8GwqK9z9yAkU
t13xLGzfPywGYM9lyqvT8gqFRuG3RwPn1Htf0OZI3EPWVF6LEWiYSHCokTgOAW1SnXvW9BjkYXRI
+RMyyWfWjDUevM1+YrEs4fcy7o5ph/KpvI9uNiR4/KMgIJwl67gY1nFKmBU2Jlv3T4KE/6ivtHDJ
w6IdsO7lVf2k7/jrxAJu1kLdHlQkF3cf7JAB4J82uoy/eUPXA0m0qMluw8mYhUSAq4kHzeLcwcKQ
ebPN+kdW5Be+qvN+hcxbQiDRLQKE3K12g5qO3Un8ApYRvZxFQseahvfo3CdsaHWPJS9reEiDKG6R
cbNieosWJsTmgptlafH8jlv/Xty+EwmaEr/mVgOp7154i53HKuWKUpDHkeODFoXIW/ZrVM44xswS
aDbZ+jRqwUHdQUjHKau3CSsL/qO4NTCNiJ/VCNERecInw49Vkr9x4u97MOuBXNWc/7yM/OF6Om9k
J5OweWbLASOuUrqOLtJFlPsZZia9z9lI+O6H7ym6kwxAx0+xSWt7Tdhxo+CXsNHt1OwsqTo4CYl+
HL2UWnDKaxCBkbikYSq5sTvDboyyiTgNeU76+NHJysR1ecClOiXevFEoAE+an65sWVi6jBduVMm6
xynw8OOaYzu83R5W4Y+zqBrxIT/aK0vneakCdt5ZYgW6e0W3ZseH1my1v9DpyXhhNKhDxQdkBqdg
VmCqYM7Cl7bD7q2XOwedxx/b6yZOL5irubnGD/2mTgneCyGWEqOipTpMr4ZTEeHpmkK+gYhuox66
B0x6XME1I0cOasWYISo3TFtmul2hdOkpIz1p5q60J54ZxQ/FvpGvVe4zEhM8QjH/WkoE+tttqRlp
TnahE16Ozo+fmpqHPHVKKvR2Vpn2TLHMbX+Dr7lWIWcxcmIKF+0AA1H83vvkvqrmT8o0JSECCjFK
X+cqnbPmNi6dbHqVGl2Htwhcga7MCfWcLxTauJs6/Pc2fuPACp2P9UXjrOg2z2sgyLBYHxYKmumU
mzLDIKb5BMh777CMGVaQx5QyExqURm1djEnVm7pgN3zZ0yITmzwZE/351pemTN1ZqNOLsMW42usv
JEYNIlPux9kRczXotmSNQ9z9ClNHMFXs/19BAOsMTFW4OHiCCZ4LyANkWjSYQRBrM2kEhSaUc/60
qgSSxzh7y6BRtBPyetbg7uH3eS3xmFwAr7V9e/OdLYtd/flDb7a02Gefgno+SWl3th7ynqSN9cQ1
k3gBEToSpWmafJyLyXwSgnzlonJlJZQlTju+H5kf6j1G6m3HFAyG6eBF/VxDDLPta21r3fNLb1GX
o7qe7ommRSeFKV+Ju/tl7Qhc7578/9aC9hzu0mOOH7ssJB7Loq0NmbxJdX3d7IX5/ZD2kZQScGRv
QNyVlgp8jYwssa4Wl8U6YwmeewWqatcEs40e0D2ufCxzR2VD3b1BL70cPUCowobK/bTqw7XsKBoG
IyfFQTpnF9kdMk3LlbRPRRuXdMaezXRnmCBHBbaN6ntSeBQH47Z4FZdYS7uqpqWcx7VuvZ761BMg
QZGolMxjpMLOqV2xVk2Hm8wyo0y3Ruh1aI6au6kDLCMG+tZzCU3Ct/koZCBX8YYqfvJeyyHMtXJ1
XnIxZTvLPBDjz2YvNNGdLOefK3DoWa9ck0dayYqWbWRmmB3vFfTXUYbVV3DrBHnTcSufXJyTK6wP
lNsPPPOTr60CSnv3hBYcjk3AQpLQeWaulOzSGLwtT8pcrzGIw+PtATGvUAQt2s6KK7fhUUa/N7B1
HsRscNJyiVdqByQDi7hFCNClRB3ueuYdPH8gQAkV6VxodfTSO2uhEGXqClQIU7gUpB888iQAZiOg
n/zTlysUrb0SAif4fnWdoaIzoB3Z2/DVkig90POtGu7HhFcgA6Pw8CsmdKV86kyVhBPZMKesZO3L
aNM3ODdiZ1+xbVSJqKArJS13Zz2HvxSJZvlaj5HnQpsr58Rk5112/+lOhpxt+4Iff4CnQRmoPwGi
4u3m+Saur2PyTul6l1FuDfwuPn3D34q2JdjI9eUx1cMkh78AodibYNEnQwAmLP4h67C0gYKQJ/BV
qaV13j9hP6GL3NDcflV/mw+LBRtYu65cJyhWvlltjQZS+xxzV7uyMkOFVLPx8vYIt5Ykm9y6MRig
k9tv/EKIcrVq01jMmSdV9YYHXM1xczpCOp9mD+2UP8abRWGNbCUKMM59p1FNZZangkF2ADH370IR
K4Ca7m/cAyqXtJRARZPd5TZtmWBtt/ZnIbapp1MGka3xS7unHrgX9zPX404c979eK/LPWbV9E/5+
SyUmY4Wtg1q/HLEaebkd8Nw4Tk+H539e41YkHvl/24xLEbVAVl52eFBC4eSZ96UFIXvRDTYdPVNg
lOKCie+dPqh9n2ajXmdlF/RrFsKzMRga/vXDqIOxOZfINvjIPhPD3f1O/DSFl3TegIK31aVdrZTi
TLKhpSq/AR6eYaVWdRkwHxyo0CxvqOvD5NSS2vO6ZSyWLi3kFMIfvFpKAZiQdeXcBh3NDYpP0f9v
RNhfb7qtfO0l9DtoeHC5Mr3UbmjwOV/SyfUF1sINNc1ro1x7neS5mljX8uEHyDFodg6FWCoiLJN5
/vWpQq/vZRMqHpDlrdvsokv9iOBqWfqlqM+tm0MbdBRccDOH+XOMPgAS+Z9lZDWPxzwv4pUIQLEb
osQFn74l68JDklK0uxJtNL/cUwio+aEpNDnlapomsValrpXYyKF/e/zkh07yWuGmihgGkXsVz+uY
mJlUTdJarDe65Dh+IkZ7z3f3I4xHOj4Yvnu9rDHn5JB1HLv0Lzkj0mEeuCoHLlOIeqA8VsWmN6+j
MgT82bXH0hiR/WxyRAbPoRUCVktrt2dcqswPokGudgCzeQXO0osvy1bP87nZKl3oPxdkYgtung3d
b85uQuTuHtQbM7Q7Ev1SLlUwlJvF3BTEcqx3z+1/L7U2XrGV3vRva+nWC9A9S3DZkNCqV5yIn1J0
KgoYhGgMVEaXd3bDJvd9+FH+yZEZjIh4FqIKg2rt5WkqmCmC7R4AaLz7igiPJ3pnpGfWn6PDlA7x
PyEyB9rSB1OIZpD64fMlarDjDo7KWrKpuQv/5sjvoZbJmwQRDgWBTvpQ7AoCz3yzOP6tcMKbSEqU
PauIblPKzxQkvecfcsIyx931M4aPu54nWBshMeznGmXCwHcLUifgqJkQEfzLgj+E1Cg6DwwUAri0
X1qST4Mg9GVFzke455EgJuPnQyPvyKSwWfW74veLy9BFx5+T0DqWX6hQIvzqtKG0sdjzR9jm4oRz
4iuF5sfgUVIVPh9KhgW0AAWHCW98yEs/HsEmGbaDkU79P92P/p2VsPobhc7s0jrYo6Uc8WYO7K2K
CTLaCD97RPPjqL8aJUULKsT3SoBYVrCqDlVyrLuch1BcCcVb8VBw5fty/VPdQM3hRJhQXtbbXeSd
g3lAcWWC9dncRKPKh3CFQ+TgSMlY1qowwr5c0WejeuD4zhtq+n4iNolyfgSDBeay/i9rv3z3mRg3
C1D0Kh0m8G9BfEEhVNEBedWW9G2WqYnperPDy9KEIi9L7pvOJhm4R02FDCv4P5fxjuc9LXHA8PHL
2Jh9zVVXWzRfHb9vroDAxrtHkr5TMomLMDra7irRClw4wfdqkUCdFeXnitwg0QA4CxKz7t5ZVsVe
Sy6xjzKhtjPCE3ary2VCMh1+eJUQTuqlAJ225Fk7b8Fnzic2OloHZekqojNbpLuXIMlOiMHTPeBm
MlerDUHx4Jg8lcuAz8qk2tppGuUZopqSQpNu43CURc4l4LiJZCcfd+d+DCjPSXzAjrYJP4WQTyAX
CB+IXAdUxplVCUx+oNDcPANKs5hbXnxsTy+0aMtEw9jThjjiV5AGs0I5hgZLwbmSDXx8tcOKwr8q
GNUVUdwIfkN/nfbNFihZlpXjfZlmTCiMHcNvFzz+X4XjyB7yQqvorE1zke7ikzTSkdvrGja7GNgO
GQ5jRcUK6t4sNtUDtOv4tUS76pNoNieJ5jvjnReqcxaRI7t5riMuJj3InIhHpS2RkKkLNQrVvoLP
sIdgIeNvxxhQMxzJIo4EGbfqvc/LbYPGYQJ8NrtQ3OAQxoh77jWlkTKFIGaka8aZqNFMEoxff6yd
T+v5z2JxUnKFFR69aze2dUZlLy9zOwE6EbA+Z/5o6QWcc6xjW3L4TfExHs9y3FJ6gKKflYO3CWF7
drnDKMMt/6cpCkCdVnWnydgFDc6f60G3JbPYhDfLzL8M3S330ql8AmxLK0sZxjoS6k58RLc90rg8
u7jeRd8lPCx6MRVyhN+MlNFVOtp2aEo7gE/PtMUnyCYJ+wnFWq4NgiFlh9tWJHV1vXK/SaJ6TOTA
8mUzUb2KKlRgzgbrF3/leqPF8+2Piryxf3w+fqBC2y+U6L0beE+JPurSMmMEGvYNSTrK4J4JDuOk
CG77LSpbwMwEhkqW8yb7SJCgBh418xXOxfFWzC3T3rYCW25kyFkNRJuNx/Zhaeq+uanefBBQ9yU5
RSK6n2DvntIvAqmnVk47QMfh7nA+L9s9hnhmyZBTzYQYjCovn7SvGDGuI0hm/qyTxkC1Wxw+r1bO
NjCbwYPXluvUukNlEu5l3Sw8LcWPOh5RHyh84NHdPIMH7IAxUPzMf8qFIZqi3g+uM0Zbv7MDgbHh
9/M64EGH00lpmD1zTxrk/hrlorylbN+qd5/y2l+vtwVj6sBamGgzpKFJUeJY9rOeAILssgtx8lbJ
VXeTbVrzpfVw0/YH02OUSoTHg/m+HcmLS+UccQbn7nC7236/qW9wPDFZY+1YK7d4fM4hSLvtqFgj
4EjnLerlLQxIS90uZrdjHZlPJ9nT6+djyj+d7+W20Q0HVJyg+9BgYshnRk7ZFJwLqdAxhfwmTfzO
Sfy0QdWAMGxVe0X+hh4uy50yzaVbDF+lJ8iFFpos2qLCu6NN8mA+7f2oOOS6wqwvaQCfF6f28BH0
vuTCF8dDPpom+PWROcY8wwIWvKFXPdVmSwzn0Ff7U7utEu/53uWveClV2zQHxviipvX0ItTawFyT
grw2SCVuOHuObGNt3/Tb+Bm7+Y93ZjlcuO+XQYEE5JgQDE3N1bxB66/61aKY83J7Dg+YmWCSw/Pu
3k8qz+Kr/S5iE6pxfVsZ6/HyJnPafP0OLtVrQP/fbdoIEZAqXAwuDfbrDDWB5gMbdH5VIaNJxqzj
cYhpN5s88mXA9RtOM8xcj6sPhnHpfpi1fvI8qTmM/T8GPpwTAHGi107oVYvIe5Kh9BFQqiOE8nPh
u+nB8K7p1Msq+FwDQ6xyasJjuOUWoZ6KYG4y8ZdxLMw8BV3UpdIrO8ixFwtQtvn1VR1KE+/RKngs
Rn3tUa/9H/4aXsHpKJb6gxyQVDwIOZg+dfq+UfIbsVsPAR8OspuuGxcQeW24jcFp+KUPcy2S/s/k
dkYqYJSq9brTN0vBEHD5qSyNQkk8ZNwtwyb+uwxXTSKKft4pKb5dZNJcMIj12QY4mHEs9nItJlFt
rjV20fUubNc+4xGiyZstbRxBI3b8KKM2Q/8kc1eMqu2cTJiUa17oPW+Ds0b9n0NZwpgczA8UpDMO
5ryUvEhCPASOaHKp9izCdMeHSNuDPEpguG2FrWl3U9uPZMkVy5J63jgYyn3gHUMsyyIr3iCdngnU
YrbxDAXU7H1LXfijF8z+zWQvsxJaOdZ7KQoQjxkrtx41H8QWSjm9ufruHvSiRtrV0FrCT7de21ps
9ktWp8ZopKv6/Y/d9MfQXHzzUiIfvkYbRphK+yLIYC6j/r91nTYnnRt3ffY6ktf6xqZldtZTjO7s
xM3WqHWDtNn41dG/UuXXheRXIuLWRoungGM/IYkgj6aIrlqOndo/pt4LQlKkswEBxaBHMVgLU582
OS8GPwW2T/zpubRDBeTqUnEhMIR9dFblf6R7qpesbHr19HGKkPXCuI+DmsSgdRiHOy7lm62Yis1+
SG6LTcquCebLN7wp/Gn8fJdRJ+BNP7NhG7MWAxTLfxQB71dnCs3EsPeEbHMGDYRTkvVzNirPdo4+
0dPeqAITXG056/Rd7sSm5vkDFHBvPmZCJhMJneEraLWo1TcGEN7LfyaK9ah9NifWxeEu1mdKBNZ0
tCTNKYfzSputgir7DfoZhK5YorePDrGvvG18aLowHQnv0WMrwh8QPFhbr9NdsZ5u9poR/THJhOwS
go5IYSbAT2LKRSW5btparOQcpE+o3/3t5tkvqPXKoqWY+81zs1jKr/EGFisKqhRIrVF0i830SS3a
ffuxt4pIPPveKm5Tsi90nqNjqHY1aOkFkpGqP109r+pTMRw1v3uEaHEo3YZ8q3WcYUlfC/fREhKo
qHqa5peh0M7SGbadBnIL8I0cDsfi/0HGijhlN+EXknFtrM31BmmXMa2NbtTGcZ1X8ToI2J/oBd8x
60C16GnQVgA4sOpKywC0EeCPI0rVCCqg7M/Ds19iZL0BWAgG+SxEBfjGkr1SGx0pY1aDW3zgooFi
K11Ts2+ZBUVUdGnma59e6EqAyn4RlJN7WxGsWaZKW+B1WakegU2cYF9ied0Dr0i9TR9j1hznOXdu
Y+4ZnsnMUiC4wr4e8F0Kucarpqp9B45XDV6fPL3EppzXcy6Xt49X3rkaEIJKzaIkD7TL7BL3yIJQ
ePOvt8TVjkx70RJm9E3Ft0R8gku9J4NpOocLl55+f0fyC05dSzy8gb9QsKf1gaI+G/RvSgcVtbV7
DRDt1nCHjgV5abM21G1liO1joorgT5RiPdIet2mQhttrzbis+zFze7pmUNzueJRaNdoXfPoAQXqO
ZACTJndavETkaQlx2WA3MGQnUVRBcISGRR1NdSbcNz3XjZJgVfgFQCmmH49byGK6tn6zd2XShhhE
61j32UnjE76MLZWWnoddzOWPkzqru36oXlL5MlKa93Tup2FHQX93DkcqwMegP3HYDjlExrMyAZF6
ARrbT99dF0yl+tsWVkPsropmvK1q7miJnd2KO+TRXJWWxg3Lm+eYu/oTxvxINLt1bVwDz8efPpB1
wkvSu4k+wNhfJOjr9GxEyBZwGGoo9vzxWzQihpKAyhiNumqs6BWpDno6o5MHCaN66prUzpQ2kQTP
1SVembkxAFpIVRWEJAhYLqV9BNy8uDOPZpXf5f5eBQ8GVHfzTO2MHLza65eHfTOYbs8g3WTSopuf
s7PisabiE4huG4iONg7lA1rJNSafScFa1uC1F8UuLBukjnAuO6QMdGKfcUjFxnwdGV7++nc3NJs/
EFrXpUkt7H9vqWYrj11e5uEmFNV2pf+HyIjusJgPqjWXCmAZH4N4rX+irG/FLtpeKhip1U2eV+aR
smb0qBU0lFRFil/0tAzia7mPrPN3MgpPegfBHITY/8cWv4XxFWtbSGbrB3E5du2mitpZ+M3s4iC0
Bnpoi8xK/DswHDBfwMW0BAuUU4abwApEwGU+g5mH5uJHtbP5SS8Na0nCwtlO3PR30vjuqyAj2bbk
Ya6A8M2T6iwdh+wIvlAWTp0MHN9AFWsGpk1amJPiD/cOSjpGu/SWKBhA0irGI9Biz/cg/1p9w3wt
Lm+auleHap/xCCrwVtKUmWPb3IFYc8Z1Dg9gfdCxEtpQ14+uzLDv7bAaIRHVncwpF8SMqhUXdzBz
B7AkBTP6AI4pq5GnKqDXK57ZF7/duxRviu+Jj7+JBMeOAExdLsnihJDTkvlfxqdwU2CUwKTetwiK
BWHIJJdEFYZOayCY6J/u0B3FuEDpIYvGhW3YzBMNy5gD+6vQAqbOOyzLb8eqeLXSh5/+9/i+CFk8
xoKsw5W8QVxopKWCVkWVc7v3HuJeaw+fQFAt9ftR9ehoENjLM/zfWZ1g4Lqp5pAY79mVjgRwdYco
0ch6m4awnY1e8I5D0Hu69egoRO0wLCmRDzHe7O5poE3vUJplVmzVToNGFPYbiP+eRsD2J8r0nouT
sPy42Ie+4W0l6l2HPuAfyQQAGBm8oJYmA8V7QVoZ3TIaYMon4FNbd+b3HHow2jQXJPTI3EFr93Ps
gpeD0ukJNfYRok52q6rwS/ETP3dg3wLZm0VKbnu+wwvrMuUbcoFEKOuMUag/DktbQIIDw2oySGWn
2LxD/RFbtJoQuOtTSsR1im+MbkBArzAvbNCsPT0UmCP0goxE0RJHe1iBMYKvYbZLzcd37Oxm6AjI
HTbG3H+hj5R97xpBhyGWs/cnIRJgObog/orp6nVNOZ7r9UVxgWRA07O3qeOvmUvumxPWEacoIeqP
cCaBBuQ//eI3yIHJDONuQH9yta8I+jZsqKSgzWDP+rB+BKzkDSRITZaxdMcjyxshySuw1Y7zvVL5
fhiMF9TH1ZMZPcatkRMtB2SSKPhhXcXRfYNW0ntDS9BFoQoxIUMczR8PobxhgunrO9GsKeoxyZZN
cwBgx6LSfP8Fp32GmlXb9NaqSrLkyx6hib2chH0VIm1w4uSTXqqjumElBGyOTXqd9/TbDSOZua86
EsdFV/1QKkRnt56QMPFqrTlDyVPseygpnH4Wy3Ursl0rc8XDxhhGs5vM+pfthczMPm5mUx0c5sc4
i3iWr86D9vV40uu4WfInti71kgrYQzfjojryzXHceb3YLE9CLrHcsmy/EoIUJgbUaEBugZbscuS3
SzuupxYpKkE8wkuYnZK2vOUdXQ68FjmVuoQSyKuP3xAISFJLvDtg8fMFqQv/YnThElU447vPum4L
gPnsjvYR1FVyTpkb6LiTYGDTfqk3CGWzSJrC6/ga3otJ8C/AdwK83ItRTco87HH3kVm6PaDGOXOp
0zoXhJuotNDDd1rIpVw+lPx0ntKQM3G90+hln5KebBv7PjoR1fyhYUGKFuQCiOCYRaEA8z5VadV3
4b+mz3onKM+uiFSCDehpbJdtz+FPYfQHO8fys4p4ElAHPUmJRvEAOA5MxEEKGa3oNk7nP1M+QWCT
5ntULe6psTxImbb8HUrxdyWjwTiL1uB9cd/Wpq3GYW5EBn7aiCMXLH5LyFsbfZiwCzF86LgzeoGI
J1KgyGjl1xoUtbTKpLyIJkRtouK8I8jDSwp7M5SmkVaG/u+vMzNFoY53NcyLA7rYo+CXzbPraXQm
Y1S913LldKYjYgKlI6yI/cpvRW7QI/VD8//7jdzwO6pW7kfakPDFTqaH1hsZkH10NdtFFuoTfrG9
Bzk/+GEjL4FPnWzpf0rVNoFasZCvyDR1n/TIiHnrfn3hsx13CsfeMWXg9qYH5q2m77B9Kzkn3I4O
J9iy6YXer8I5+l2vYa8nHfHpZ/5D09dlKlHdqPTD2TNfk9Kc5kcN0nfIg8OZq4P8YI9Je2smLuy5
PL/FCwxjU1oeDd6ODmZuM+ZElB2VyLSj20i2xjytRUxweBgfOCSAumO3QtUPdA9iQbwp/X6PrW22
s94BSpouSs9mNHaRT09uaYc9kWX68NOsPH0hRsliE67GI8rWADg9veBuIPKkoOWWzBMddsjnNecu
AmDMvg0mymrP7alePIjUfIppgpc1hYrVOoTCalKC49V6Lo/foTDMrIq1/SQ/UV4fwx4sLFSgGhW4
YiPXTN/5w4sLY63Hgwl106BVKEVnTPvYunybGJP43O4rx0RafLnp1eIcx7IDTqGZ++R7IHVAL7Zv
rC/1HNTRyQsmJHrndzaKrR1yHMCbX5IBNYvH04bnVbvol8M00fkXBeMYdBjbfnEN8+k7Bch2V9dA
g/pc7sIuGEz+ETFK6Xnv531EkZY4uRRPDGah3QLoykdd639L0BjTWih0wjJatmbyyypXsra1WhyN
PiIgR9laoa/XTK9yPT4GpfX8Kk7MvYraQ8Rk5in9RY+CWwNDBoS5nHd7P38Goo87Ri2tZeUyDedL
8KVhH8/KIAK0YeScvBLk7eFI+AM1GynFYTD9vmZWTC3ZYP6uUPOZDWTfY0+QYHhHIr34NTDHkx9C
BoKn6TzmZrF0LAwwod1ERvAYpbyhd/UEd2DBRHXVpS2XZHIgTnJfsPNht7mPERXyA7vCpPRPr0gX
f7SGpkAYAPfa0mPrFnqAOoB4w0CCsGFH9eVI/OYJAZ5uaeYWyZw1U6XHTVYEDFK7NgsLd3M2abag
X5sifySOREktJ1W108LjzEAZ6evn7jwrM7wUNYICD4Uh4jDGZpDfYladftdSYs2rqmNveCJwCiRj
fvnSuCY/TouFRBwHnnO+TVeQwH4VkpzSaB1QBgLxqhikLDUQG6G1U6kEXz7TXjEwJgoJfJ46CVLh
VEqXC1tkJ5JHFddK9TmDznHzuFssdzZ55ejYbyMO9n1awdIDMx6nyJQ2CGknxzKqRbIsZvnslAQn
XIs3TZSvvrC2EwDfXRUldbnDhTc68xRWTebzmhf8OiVXbUfS6K2QZpfCdR/W5nrSxon0JZ6WbXwL
FRhpBu1/OKPaGEZRuWBzTJtuMcd6xuGTnw16VfTlvdUGPnksS5qqepocHyszGc0Svsn5defa2/sB
LhvjbhredNDiINwnkDivZGnQjrAARu4aS1hoFiEug5fSpRnL9UqB+RYu+aLqP88CciOVBv6F4B/f
3XAi8OPXu/l0qZDnhN7rqldZzEDbTkI2hhlNxPfH02t3t/aK2wa6R5NHBcP74j+GgQrBVgfMNjRI
e1k3eoPeAoGtzInXSdxxpQHfWXLNAMInjqydaXfF5NVsEUufCxcQ7Y2h5wAEboT3mb/vSuh1zhJk
1+DKSmJrGDXnMOR2e5gNjlYS/U2Swaq3XRGEzP0DA5Dqs3HKLImCNizqv+cjutabddoPrbcaI5Zi
46CDcBoZ8ImgzIoAedWxUs/ku4/d94Q7MnKA8JLhJS2WyAzC0uO8JE+yZMHTBndCZBxnMD6moaML
ArryZYevNg3PWEm1lIjVc4VhwQu+pS9wU7jemHFJRbFXBB1MExop8BbINhDvR5+YbWFCZ6Qq0nLt
HmCeJrvCd0JhLIZhuIYkNkKS8yAS8KRheSPIAIMs2ngRkZ0blCgt0bhZltZqBwj/q4SHZnmm+4ah
Sc9NyRr5+2pIZq7vwolHqVs5us9QpcJIw9bIeepkaN9SGDToadI2J0jO7CiWNMMilDjAbf2CZ6Qn
yWMpLLnGIxAfAMrf59uhfQivfyjL+XiepSh9XLWKZgKAqAK+qjtfwcXi3YTtxkvxAKj+ggKx9qyI
vha5OJ1RS/mvY7Je3ns0gpKWeeUrfC/TEFVLHySMR5Uy5F4iY9bfvhPgP5OwgDeyRIlPw7jHlGV5
N1Fbff66rIKDw1NBxWCrqheo4Tudf/PgL4buGsjXfG0Rx8iiTvY7hgnrlerTIXFlLP1RyrPJfN6i
e5bKz5S/cjA7xRkzGPQ87qn7vDoxEMJJUGAdkbukYnbmF6csiah6nRg0uA29T4H2rYeo7jU6w9V3
6sEY9qiBOLt+vvu0ZO7/xoVNp152l5hnFUATOjO7yyaDNyQcvjoNFPBNUUa49WnArtSsDul9o0vW
4UemgoDTW3B3lhMQ7cNaW+ranm58MdpwEWF1Rxkp7BCNUIiaWPussHG7XkbIQ7Gb+l4kquwh7Ik/
JoQdJnJXUbVXtqgc1lq3JIR/G4X0F9G7T1RH5XKbnBhjOju6VsPfklBKgsHeWen8lWVH91HQz45h
LcH7gvyzZX5121yDnfl69Vkg/j/bDBVq88OB2AH4R+edu8Q8YPFn6qu2Px9qsfKSsRQFjqvjdhAS
s7Qh24NkWZO/WadD3mZY94yegUJd52nhTuikpafkKHLn+cBL+t5exejQ+UEtNMA0fcWicQZ9hL9v
R7DOZL9jQmLHi9CsGPD+NlxvYGVJpkTUY0dKgVQrlmkj4/GsxSij5HFRTkVUWWZgyAgcwtrVNjH8
xYf/uuXvudJXdzRIBCU3ne7brzG8MfW2ZejL5cCP+LaLAhb7GZBC6kOJPddNnZvq5S4jQG/CVFse
Fr0Qmbd8vtc57RhmPFuR/9j1de50KXUnSBqD4g9FL8t99O8SP7kJPLswcY1BGZMDA4lrzHG0LRry
W6UO59a5pOQLuk6dd9wCcpK/q1jr6PoPHEm+xqaGCSyODTUXhFzXiGHx5Khj78jpeL5JrOGEsUG6
rQAMHo0bYQxtImm5JsH9iyMY/rWbrYP7mOCGncLTS8ZCdgrftxZT6J0i/dM0ycCkH7Y3InqMgrAM
XwTfpGnUSbZCrSuQmtIobqJNW5WWNiBCsr4ytbYj4vwxM7Utkh3EdcH0af0HSM2AZOenshmC1YTf
lOw2OThGMENXAQrL85bOruEBLkPE1jxC0WT2yUyKWZfdOo5tmGNVy2c4fXAomSJDYQpEtyArbxmE
6mJQwuEAewsSg/dS14q0LxNp3TO7jldUprVsMaFcyZtUHhgh2PJyLNdjrnw41vwxpLSicvStyVeQ
+oWmFV8f2gHKJ6wmVIDZnHAtk/TikwrzNG0cqalSj8HGmuQkugqbssjJANyT/g9YPESut3PgENGT
3pO8NERityh1BCBzbbpjFQpqYjHogvRX130XdbWjTglm8UwrFlDKWzAk5A5wv+TcKQ9t43pFcrwV
WCq4AS4ulLyGlTGhO48B2/ig3vgXi3PW+Ntjmt8U+lYSsRcC7HgDWB5u7pg1uKHxPKSCmNjfPaHs
JIpFmaMRzNLDpWDlqJAaq5THzOH+a4wzsRqgoay5kWMLaOB7RVGgt3sh8DasB2coTbgN2DDAW8Lr
jPzool8UX3w41hSRncTXJQqtHFEd7CTIesW8SX4JLJDX82et4W1T6yPGTu6BCgWDDXbIvI2rh0ZC
nKRLqvRXzc6CI/3pPBQDlreG7dAi4OFuL63F/Y4NME1Z1eCW/e71628G5TTsWhc8qsvfAymCjFLQ
WOhP160uJha86X508CFLJyFEwUNj0Zo7vlS/V2n91aaUN0SvAztpMDZhFSCFJRVPi08IQxNeyIco
eU8jLQJZnC91RTaWaPYfTUjGOg01/VmOro1aCRzwVO6ICC6ntUduES5i2T6KeIr1aZGzVE20smT2
om9NhKGciQOasYwrNhBnXAkNkHfx/wSSz/QMBIAJVz6sFFahvM+hp+z0mUNnMBNwpo12uRANyhyI
joCHr6LvrUjmJ+u99PlgzEsvcvKqLKPsnltAEBA2b09RUydd1qoa9bv1fpaE09pJGX+QmAHYqXxv
jJ7l/1ZQNE7wG8BGwOKMipndQrSgTTryhqDzoIRsgKYAoYhc9QCH2piluF8LSidHbkOVoiIf988W
GLgC68fKYfhS9ybIakoI388AnIlsQ6mmu1cVHwdoktwI49lI1bz1Ri8RIjc+zvW3Oy8AZYeo+kjf
2clrIr0aDScxdguFtq3LBvcA12WlepioY/AlquYtunfhXBJDMMBDZRmrr0/LmzIuLz8KtiwfqUK2
tdjp3RdJAxRfFpb43Bw2VyIva1/U8JEF6XKk+bMECBHhAW+UjusrwI1nG13PrYvJgZuPqOvb3x+F
PQsVa85Mei1udPJOKWPg0cTbz4wGhvBC8UGSo8yJ7j1TsuYLV9gq+sbLFh0fmzwiTMUAAKBcChIc
j1uGjSui72SFYxnHjFA+948vb1CBWl1UtKeXzCcM/ykWQyKCmFzgvaFkk1oUeaMx9/nKQz0FBA0A
kSugLcnsTx4zYPVJpEDU5UuZydxDWtLWyKaHT71cJ3sTNbAuISwzIuA965X40ctToXcwikJ1au20
3Jjyp/s/qz5ghGmr77TUHWXxEupa13eUedVSDKA4Zi0agJGmQ7iT0zsonWUa71y3xxEBCPpmVZp3
RrUgbcoBgaBFaJJ7U9XpJJ7dlqQN+xDP3n0Ns8r0WZU0sy31KIL1DzVEwZoKUUS2kVgDuuOtHLYA
etJzTCt/c/lILxp8AQiuouyojVZoBA7dDy2bn/SYZKFTXNFWLpbhcgXWD/eXg6x05j8zXIp2pnpS
/+b52RwKrF6FrIvyCNUooQYgY8hRuW0/p1MCXu0pAYEH6SfqECUwPoq1DPneh8EC7YTbyarHZly3
zK4HgFe9sqvIjczPCAHHsMcewSRN9Rtg6trnQNUXsVGGQqRLaGYoG/e79xnEvM/27rF3pRptBg0n
BP0TrFZBT0E/pjGCelthwkL8oUO9tFZPi6AwxAwvfbS1BK5Nppjz7zsGdyzmqPl70d1aB4A5dhXr
60qbxiXQyqCGkZzoVpQBNEQ4daIHIdWUzaT+2AYjWCq2r8rquk+jumfeE9ggFRXl46qYfK1wJkgH
sm2G+MZy1lbUZ/thJqkzf2n1iDJ1333A3kM+oBOKhc2c/3FWNM/261pAAu4eVioYWjxtVe395vjA
OLdImexFPat/KaNCGy3hEoKlmBWE2TtWYSsSmtw5nrj48XCHOCKPFS9WpPA4S0le9NblPthoFp2b
aHiqhe7/hv20LE40a3jvEVSfPz8B9CWZG17H1wZGBeqZGopopSPTqWHAL2em7tHXi/noNw7y9y9h
uTaZ5ZVHsoqRcywkhtpvAU8MnUQ5UJE/LI5vvfqJN/Vh6UYCy6TEHZTrol+Psm4CaSQH3XwKr2c1
n2r6kuUisLBykL6FmR1IsvbqWnKoWp2Ca6t+aZT0ddpr0SOSs5VCLLn98yyDG9EI6cP/kIKcZNkA
IrM2ngUcJ1Vyy71kAqwLsVnsSlEZbxx9aJq7RIvMtjAHJm9yObxch9xMzKRB1x0nktkirQZDJdQU
qoIUh9AOpHWOasb886bg8FBLgCtibHjGV0br1X2VDibdFU4rDS0kHuCK+vamUWemiE9wdwjdEgiy
z4h+NQ5pN1wB3jKpxWy7Ke/nrLhshQhZ3Wu8wu/xcifMWzWEP+om6UHfC5C3mcmFfi5ZAY9Dv04b
h1xqQsS9RacMBe5hKCH0GiBibtKkQvxF1R+JWTGPC23lZQLkP3MPURzppD6Jws6uOrCZOS/HCxoH
v3W4t6DxORH1i08hMc1V6rLUyaB0pNIg8mW+jWrJGjgJhChMGmlksGUWYmfSFiLjBOMc7e9HKB4A
4rslxvsAz1yFfrA4rDvZAmZeVg9u2VUNC4dxKEvw2LqYcQ0if0E6mSTHu1tEmhWbFbRRn++ADCUZ
Y/82g1lIM9K1ikkHSh+T9+D+wrVrQhFQoxEHJ5OJ+HXrmFc0/w65txJWh1qI4kgUHsRYJCDitlPR
uHN2EJlPMOmGqumaQ0dC++VXZtQI9nrfcRpd2OXkxcI9aQpd6kNDv5WANZeL6EsNT5kjLWUepJl5
8B82OprXvBmv6GiTKiDUaO2ULo3eCixqMpvX8DJV6dSSRiTnnu0jGVuPq4LkBbQWobNxMuEYu/wM
08oMBQJFdTHwUnri1LXWSva+TyFNUOf2UeeDgY63RPnIrzB35A1pF5jkBXFoB87+f8nMgWEyMpry
NfmQIxyDwcemYmDHuxvcEBuTqhks5EeLCBvREsERPEMSGNlMXVFbBPxHvffi6kLOew9OgU27v+rq
IO72aFFENwmZDvV5O6ZLQxkaYNYEGuql2FzxgabK1w0ipqWdiVel589t/BPMxSfGaGEz15ycP5OK
/l/aVkdHmvYHQbxNFRpvMInK8ZUugj3Lry3dxbxX1wc7nravUop4BM4GKMHeAgKz4bXuHKNfy53i
DonJimQ+InboNoTgbipMKrpWAc+rFDTMXYFXBXv6PmXcgtFGjG5ZsAv9hWmSAJq97asxHpNk5Oy2
HaMcxmtl7rDaYWeYxmrWlus53H2N8ow8ROxPshZAz8FwizGM6MruKEL1oCnrb0d+IxTAlPHkjwPa
kVgypMjnrkYs/vwg5ws1P+km0mr1QVCn7NJVtbt0NKG9wIBbxNMI6NxIineOMUimlTTDYiyDkr59
gbGxEGiHTMh79bQo5VApK8qdS1MP0iwR1HvGfA01ljDMPv4x+b9x8i/+wjTORu2CwVFJizrVxjr4
wITkoPsaNmhYQVclIXaI8hUKCjQMLh1P6N/yaxiSvzt4y7mYWJnmZNpaxp2yeocQYrMxwp/2zD0J
z6vA8nrbAL46wZJe5lUrCns3bF49g7tG5jxeTU1iBWWLHFnbz8hl47hraK0xPlxsLGPdywpxMbk5
O4WeWoObhpKzRaRuJWKjRmBVDYs/hySJZH8Gdt23pwTtQXBqOzSCjhjg9S3wwTVQEbW03oIe4++N
EWudYU0SNqSNXaZNfF5n59bNm3Ts8cnO8OKswbo/ybIgew+dwbPpPh3PO9RuR1dJE8/nzsclRLtf
1KnGazJmPPA7J+u8T210nc77To/uBAlfnzynPpbuQIuzK3Mhm3xwxqARqFysNcPkx0Mi0rylWwXr
HBrmzPPq6/6yzob//R8E1bWm+v2ETCqS/EtnHIn6megCXK+PJWvx/V5wDCj1kY0ciePxbtvvx/4M
fX+0kg2ukiV1ts6G13t/lsYaLM3FdkCml07EpVmsUe8QiqZb1oWLq7B5WJO+ZzVpmLEVfTE4PUQG
gp/IBhX1IqE5QYKvyqef1noKSoswJNVAOwiQ3uRBSx7b/5WYL5O+vprEasbXT7UhjbFQ7+udg+Rx
2YNBSqoXrnjqJ1526XXXLQja69rx+PpwzRUsFSD20FI8ZgGBMuVyjJKd0hn86S4FFvlNbT2j41TF
3R2wcG6tm9QvkXYe/mhnNrKdmo5E4hNDQrFV5pP5uo6hoZbaWBGVab1TLx2mRNuPaefXSf+3+H+W
nSEWzFrNGDxPVUWvbhK37jiO8ezfYMaJKlh9ZiL+Pu6vtZ9WMk/0MfDhEtDb/3IzTQHOPL2k0Rsc
wIK7eIrcaGID8AlgC12KOSsq1Hmgcq0HnFBsuzXDGcDIqMH9ox+2AqH5QhtmhX4G7acR8eB1mBjz
MGRcduL09A8Iwmm2aNuTBi72Umg2CrWU7eORE/WAVbbr22W4sFG92JH3xcXF9nwtfPvvMHabwOWT
Lh0ergjXFaxAk89Rp0T5AM9QbWNOcPwG33jFQRKWTN/IGg66pk3d9HjzLmWrEZNfik2x9CIWHCse
59Zheiw4ugWKn96vJytQcrnPXiM63uK3f9eLFhauL7EcBK+WMJ7zY4NOXarniMKSnSNGm9oA+LcZ
+LbstJ8o0+YaLnCOLuxEQJoHZPoQpwKfIkEbBBjvvQ7c5IGDaWxufRUJmBMKdCh6kFvik/MjYasJ
uGJjlrd+vM+k5LuDc4ClIDUsU9kkAXcSwIcvcSzKf2kWz4RaqmadrL+CqLE7MqjF7f/3EpZgMK10
iQO4IBxuV8AVolZ+ETM5I7flK1z/y64u4Q5RYuaJzRZcu+yank5J7uGomGUIg428oIh6YFMabKtq
cWdZ1U5SxvhJrEUWaunnW7l1lOylm85k23uS+zXvM9OxSb2+mSgfwOECjiLupr8coHDxCObhkPPy
MO+/C1/4APm+hTLeVoq/HTSxVvqN8YbWAGZlSbpmiEX8kDdNCvOiyBgy963aE2FCVlPdlQ8XLR54
ssQ9t2gGipqPusbdzon8vKa1MsWG+CQcPfahoOOZ4xwBk/dGuGGwra7BZ1HqxYH76hr0iIAshOxC
xhYsTwfrwSdc+x6Mbvsu+VnxUwX4tXFVSBo5Nh/vAEEUGp7HNTCsc+w4iICchM8nzm4riEm70NMu
wACfvLLcAbKNyKpWV70lzX3L57Eb51MQWzhjusp0DjyjiBepxaLnADxBEV8up2zKFfClZ1u/KRLG
mIYXHkePNA0aLBDl701LrTkxSCqjjm0U787u8HWxEqzBzFFtUhSNHmCHUeDoCbPBG+rvQfS55tHG
IoSUgJCSmlt/ZekZYrc87XxNDfj4y+ykCo74v6IXHbL1G/1ESZ3eZeoL29RilpxjaP/8jPqdA3kp
q9TrsETfzOV2/elER8k5pomuvp1+Cu29DbKW6UJfI69yH8cQPAa7npS8+WPPpGYVpssDta6bqTvs
m55qnkYplok5ITLN7+SFumf+skAGGyVT5O2ea6mQFRw+jcnYO4Ua4N9gD+7GS6qRV26XZTYVwOVt
zCLdur+gSHP9hlZ+F/q8uxLyyPtTx9CF/HwmHqGWWVVQtFx81OL+aKb/FDvzE+52fxxK/3PSu3m6
xp1iaUnYwvo3+K6VN9MBOpid3t4+cCKBoQTQnm9p3oS/EmfLLBrPRj83W+pJjz6y2+mh62/iexeC
RTtvEcd2T+X1rkNIc5qX2vAw6Eq+n4VNny64ldq6C3IygOF2VBjhMWnTK5YOvqVVGOi5zAHAMooN
ZTPpYC6Vd2x85uNFI1oe3pTDF6neKscKlyM5l6lChFkdwa1bH0pRygvWAAsXk3UJI+snJSkN1M6u
wEBN+RJDiCUFRtm52/86AN8kwlrU5lvPKf3JQv+Ql8AKOsE5SyRgCqt4amXPYeetQKWfqsfZ/X71
H7KmHYox+DgONDIxsXuGniuKyK+w27jFKXZygTyuHLvjafgdA3JP+Z50zw3LOztGpy6seXZFMaZ2
WEj0SQAs+LCGKq99dodHKv/bswaKfvR+Ks8X5QxjJPnaJLfn6xbV4Wgmk76Yj6ui9Ln5XJjueUC9
VVBfxdiXjRj6aJYbYwbN9kXUeSCZd9FrTlJT4HnFWDlKySZS+t2MvWTsOjP1DMZej0u9wnvZHx0+
QzGAslqISNvo8rP5y6Psd+IWc+bRZzhpS0mePjnThmQOMafcID0/90tL9idaMkR7qtzFhtM/+QA2
fC8tcZBE/9HnjxMrlKl17/7j5dlNPemFDmJw3bc5gvIRQaPE3EoR3XCbbQQDBJAPEDaEFv/lqN9N
yPsGTfsiJ3/xVUmq6/sCwz9SGtMnjVYFC7yx618fu+DUUXVAY5+377YzjIhhveRo/PZl32rMl/1s
oqlcKdscA1BZq78l1sNbqF7+t5QoRg8JJ71xMwi3xcj9uZyFJvPa+ctXlHW/aN/DLQPXLWwcNLr7
TICmGAgacLBVKdHbV8VAGNE5Dq6InrOfPLuI9d0Mj9lqairJASqzGMRXwHAlh5oORqDpqTSGnj5J
3sGvMtZ24Ya6FxiHK5t4bQ26LuMhnMqj5hVgBZMyyvRalN6JsnQUFH0t7t+lWFFbI1dT52YawCII
tpWt1yPvyiP5DEDrczXKyWULmnFsSjJjIXtFkbdE2o9cLx3ilmp2gJDOW8aTC3hjFbfvoZq1liZD
jbsuvz5/JM+/pAMSUGiSIZ6IZ42sEYtvufrMEF3536Vl7HYJlFK44lQKD1WbM4re7qju81GrzMTz
aJ9bEgwQa88IbeClqFxt+Vs35UUAMqj4CqeXZvSutSPkGt/30RV099ATsjD5cSDEx+LD6Wx+klDr
lcQPgKUfc7+wofoAssp79kILtysq3LjAQ0GOvggvRvRILbXo5J1p8TUeYxzsyvCkV15SMliiF7El
NW3+gZ3Hyq+hENiZkTJIYpLp4hiqs/XLe2N93EOwBRjMjwRQdF0K9fQmBYvXhKOvJ48cJ/yQtd2X
SZApxioQkSyTji3Mb4cBkaAvo5RmkCNuuiBGKmsR8Pom0QWRUD7pBHYRl2z8pEtK+kTpQBuoy5Yv
ug3qydggIYKAIvrXaiRTv8RxB5uoeDBdnh+yoAZxHjctF4BLivF6D/jtZb+4QfTMdagHTK4HEg2T
OrZprcWFRabrN6plVE5mch/62yujccS8jHzRiPfN6i7e+VuvLNm2cP3I13EQ7gi/OhcIXUgR9azd
Aisp3WkQPRmzv2jkeavCB2sDYLVO3g7lCBsaynJFx3+pUi6OwSxBNQxBhDd1PuEvZaIaeUl7ExXb
DgYMnrewI7ayeQLXt+HGUcx56N5OijeP4pNBtSPV79VpsFwmayQg6c0d3e9G4z02ADDoem89+TFk
7Dm5owAyJhvc2m+ZQO3gGykOBTuAb+J9AYuQUOeNeOMzJ8LVmkNLrPW653DWCs29V+M/aSZpiq7e
iVSLZ6yeZqGjkwxE/kdz8OwmJDABsU6sCZZ3UVMTmUyH42npzwXD0uRAuWr+VxR///17yVH4fyR5
9Sqyx4SC8XOhqJKXaIrOJxaOinzNgiUKz7e1mkrjoZymdWNIu5xQPjMaTiiM+86vvM9bYyDWIcTT
7V2N6FCvxLPKm2VKUTDOGL8ic5aR3S12aBElL8vTNmHRgg41B4G2oMi/mXUNHAq+novinPE86NCn
BWhYdEwmhFKMVncNQ5hg5QRxm+Y0y3SSWWOzwQCiljDTiFKF9E2hm4cDn8dZPK/ezDahTMZIY0/W
Hwq+qgrsnN0uN24CZoVNe/bScNRjtfeMXHbjPxXtNYxQbRAVES/zLIY4TsSaP1ZnCvfNATkoQY3v
xvdH1DlhE5pYbIuEU2BxV8GMrwQpwji3E9EduDMdmFngmo6qkIMpu2LPF0e19NCVqXK5Z9ThjR5k
ZWRljv7FhIwSCQ7ptIcQOIDyEEhWqlJsKi6ZXVUTlTCM7CKBZwf8KVha2cLYTf4H+yrk61e0UxVj
1kM/tcUUqGKpTN0vArfStbpvBFRJiMdp+uSu2DAYfSecGX8rBhs5nRD5gEkjnXs2PO3Yh5gpnn9g
vVAj0BLdTWlbWq2J4XDBrx1EZvl56nc+c5Lgcy3Q5TR/x9UqXbzaZ9/WuPifqsvak3kJE7C/G5r/
LhSrFfP7tFLm5JNtCeTEh5jdXBnfb5Bg83d/XXGEv5Z9JFYezaRXfoqdLEuQxkaiZAdkF1g1HF99
FJImikOIEjHFx4mPByiRxiUL5FBG9zHoJQB9FzRbz8bRDNTsQ1Js8xaDNGIwQbByEahnKes1NdxT
oWzJOPWEMDXVKyMrI4Zt36/izgGzhHjDnaxZENSwnJvecp4XiVEmfDYuhFUhE+vCbOzBEtECR3GE
Ag098YNCRyk/foi1o+A3IyP4nxv6JcZvpOB1YJD8ABa+FX472z07RavkrHecAzocBLrLs+ZgLJon
MnwuKtn8bYCz07+V3oWuroZ4lQLDZg7lF+iIS+mqdBhq8/3Cz8q7O98GrcSWY0yBSr/ZR9JLl8ky
WYX9mm+7vqUPYmD9i7ZWHxQe2RWIR+TNoMB/xYaHFWscyEYZ6E4r9jsFF3r14VZrmON9tH86nT4Z
HYvhfHFoR5XwyBand426jjsJQrenZF/d41kB9JJS+IGJoz/ZreSU1nNx24rXRYZknZhzeChk93tl
2eZxw6cSZjUUYmI2h8jRHXzQ8pLNC11RMjj8c2balomlLCknX5fIMBw7zwVXky0mcw4y2YuqTrIk
Bj8bEsBv07XDnfhf68/cYJkMwyisgpsEm/vD+QWxm+kVqYEy4nKjhFF1dCUrtyAcgVQf+5lX8AQx
ABvBt10dwfXlgBAwY3DJ1NJUJzGpMv6wNn9PkFtzCU/DNeA+Yv063qsT5kswYvn7zvl0tehLO8l5
FUXpENhuds1mrOuglAqBxAIMRb1qJV50o22TNk2MvR2LteGnHtcg+kcVAIRuO6RUU9ov4dZkoqF4
VWvx5maYKweyxJU4m01YJSFdlhCz3zUDzGMwc7T+MxPxiT1xpl5cFFHLAOavpP+uCDRmUIqSmZPB
q2iIAGWh29SXSOss19QjyK0DFLsN4vGwG5mVYMmlCq7SuBXraEjs7xNoyDm+9f/vCgsE78LwzMHS
kD97HO+k60PB9qei8gpUN2en08kOGxBqVrPbYOscaIbA8d4u1+1+nWkmBCpZvOJGEea0f46HaI81
XlQGy6NaVTby/Pi587JCOxZF7bHW6f/yD0Ddue6MRct57TsVVjd3XX6zS1TV0CVxqcmn+zNeofXF
fd3KZpXakBMz1sE5ewP/pvjjUEZhgdeBb1vJBgEOiXcTb54b8LCylxSgOjNvo1A3Vyv12mzWY+Y/
nz+A/Y9JKVW3CWB6Y7SB86GcFexeI/Cv6AtSxadwpA+AF/1aHZQ7dtOqL8GtHDQ4tvTuQUc5BlMy
gvBVV7C5IyFGUTQsboZ7RSvEXVMcNcEH2TgOATYkFzNd+az4itTGH6e4IQBaq4G0zLwtRFSW1+GB
XLyogngIrBq5MdZ72t0Gs+F3K/4ZTXYgLUdVveHal8/zokFih967wHRKGiayXb1i0sVm/PMM0206
6avI9KvKPazIb4we1t1jIh5FcblcbJyenQ9/Ss/um044zF8+KMG2n1GasXCurph2/dXLODsDJOEc
QXgZPqioqh0VL6dvN7kRYqxAMM24rA38xB7IuTkAwIwMRpTyxK+xgyjWO8ye9qBjcKFocVC19FpT
wR/AYr7nr/h8Zruq1e63mi9bHTW3Z64JCHiSx+HAC7i+MzD7kGWWYorhVJH/UhQwRWaxF2s5ZC81
e7Lqrm18nAZypolx6TlDl6e+O96Jj6UckOlcwYMpTkrR015ueUaI0pD1Hm130sL9MvxJL6K1l9MU
YH7eDnCxy6HC8ltQ2wn9tiH341xnMuyaijdCC4cNDcgpvEO5PL1GBn4hFxycTDYLdiu97W35xyYV
f86+mj3NlzSN2X9h9KDfK1CKDJi1rrc+ZeXEwc60mO3Ym25Wz769cNnoPk4bm6DrkpyxL7irzjEL
jDMVmzeC2WKbrXBgP3lKgWoPSAZh05/K4zxLjBVnMPPV2NfkQ8KQY3r+SPr9FGkeyJgiXRA5bsha
vwKaRKNWaVHy6+OP4Usste+Mg94ZRJX4QWNSak8u+ypN2vEGwwRXafsz0u396yMObigblG21ZXli
9M8R35ZtAXfh6K/ddNqoL5NUw0C5UHDsfxIhuNerQln5dNljnptT6Ljqj07EtS1CLeV9vuD333C4
IqA1ax6ZZu1ylYBzLPONoRGNgwrDNBruGrqUqsIdQw/C3rseBQQQIEmxjb8JUpNCAVcjG/JpEq75
NRYci5FRK6IKQybNHcqJ4NiGphVnaH9lhqazh63oHCL2V2eVgwfQ5uh/zO2foO8Qyjdxd2LdTGqD
l+r8aKfffwm57ZyMzM6TEAX+T906sRe69cmcxRLZTIIWO9eFTZlS78Kl5XPiddJRGCg/uEmbIS5S
Ravy/ojBGA4ldkgiEBH7VVkUl0Oi4fPb5HitlyWh0WJAfGpy/mtAmzgNH1RREUlZLtBRS9616NGL
aCKa5RyQ5RUi8A8rplK6vLFW4cU6e4RcHcWn+VfFKUQXqkLMw/1BbSg0Dcsfge6RHOSAQUI2wqrP
aI/3CM/0544SFUlKu7KKAJbx8RJhwveZ9LeTTZwK7blMC/4ge5kt5wJm0Y/Sbe3gTEbU8/LWxmfQ
YuVrbCRxhiAqe2fr4zeBx1Pi5cHawpcxpTtBEUg8xKotoNPSIyIHq/FzCro72tqT+d8ayZhhnnhD
xgXo4w/S7f3mDrMpJGj/ke3KSLHd+Sj+eVWg6NgX5A1XOZJvlxy8pJTqqGj9YLNKRjgwZKr72+Ar
bNm4tIuLPZT9nnhQ39lcwGB1IIkpy9GrIj+idoM/CxH2cC6U/VSTnvYY1saCyUOIA/Zc/YyCcfRP
Rgh7sRGWc/8sg8FuOqaeYlVQhZyitszPmVL2D88gYeayGFHHcg/tauwdwyti+we0Vng0vqITg8LF
r+uUZ7PHuBk/ncpkxGvvx9v/ZlHjO/VGD/7P6BfvY7me0R1DC2wLcaU0AkwESmWILS6cMJvf56zg
dQYAlJR62VbNExXX/rkiGhAeNiKXa6QvcOAD6Z10xr9HNkTYW7fBal2CrcNEB2CuSk2LqFGlfnNg
R4oI25+pc9DzqSdkn4wYy+/Za868PpmbX+Iy19LXi7H1m0DjLxsHHY4EOMheQx8ohUuPYmWhg5N3
mmA5bKG4I0sqqGus/aZiE2s2RVt3AS0MmWsZIbjo74JIjNge7VyGksPjlsROd26d6U+N1zvtIaU+
+IUVUQ/vvhhyOUrzOMOAwj1moyeaG/sGhFU7E1P8bScacOCuCfDyEez01nNwJ+VtrE/+ewsbkKZM
ZxdsXNxvYn2eyW76LLT4jxrPiFy4MZquYdVGaG1igdnZ8KBj5fSiGPk20ngUR7b0qvfErjEzFewC
0NP7t7olTHVLWcyC6st3CCpFDfRM5XWcOVngfNAjcXj3L9d+aju54fa2FAw3oo70HrkXobmXVffg
VFOCssg0SJeHH7CNDOWdYpM/7z0dZvh0fmAHEtmQux0MGaRYtEqh+pIEO6wouLMlgF6toMMAKuyK
oBe2Bnx92YSOSMADCIwFUKTPtvvLChwPdUwL9630ZGnkfjRqavB+0spCQY8W5NwDebC8KX/Ub7L1
/dCMVd9GbGerhHCQ7HTo/bF+NVoLxURnVwPG8t/HiCAAnIrYAGCVdtnxKVBsqB4G0vAeN8YKJl/5
nmzSfJs23SWmAlldxmGP/6gApfDBhHU9iCnQ0NryoetY35XSqNSizqP+fqkytgcTheA6NhtqK7WB
GxFqWPlt32GWbUR3zHprb2ACGBTz1OzkXfB2A42DM7gxqO9Mto55XyqmnlOr2xg5gIyWDP4MIakc
sqOlzlKH4H2B9na9N86ay3soVCaoLp6qibJMMcPvPsYlpvaIYabMYIkn46CYZk4mgjMhimthQBYu
m57rgRaHKjPSB6WPPFHN3ny9mg+vurPKV8UkeYEjYHrKWmObnEvrvVR/WNpAbou1FELqnCC5N5XV
E06vjG8OfUx824c36XFRLsYoiyFj/jKwzCxUkUe96o3g93Hu6Bjll6ECfLx4hbIakAe8mfQlSGP7
az7iajWOHXjm8JRHE7eRfps1Va/uhGUveHCjwvwHT5xZAfn3R4MZOYOky2FiMcr3eZvEp0uto/Tp
KxSCZmPYMjdshlKi7zVYV8p13ZZaITNKSUaeUCkFbVIOEgU2BCOWgL7k4NDRaIrS8P9oNhwd4u7+
g4OcOSTbyA+wh8Bf22IhVS0Jc4LePdX84Ms81yrWAp1ZZ/POO32AWvqAFhLv+aIgs2pAprhwImsE
4r4Og5q4VyWX+01NRIH9EfWKFkDx/aHOv6HTeuFxh+whEomiO4gOzH0Jka1tcdYNqxd+5bQ/G+ce
lOgCQbqad+sOuM5ywF7/LWZDZ9WGSgSlw4kw56r/DkgxU9A3LEnCf2++ZXdCoTzdTvvn7OdRkdg7
ldYHZJ5f081a56eiSYu19NGn5yOp7OUyLLBHcZQWtcz0YN0+MWvBA2Isuq8vhkezEeeLEA9ZCCPc
otNTomxw/7QhgLQQTCCm+kAgGuOQAR5Vh9X+JzStbW30TyD5KSO5X3AcY2V3sZeNygTd3yzWZxOO
NigzsbJSDh6MR4EjAwxgQv4M0BekGwh7uG57eeMj0fAC3LsqrcEQFJ9hu0U2zFULDYKjp/lJROhf
CHJtSCsvPmEUH6ymv8p/ExbiwCoGgS3KVeYQ0fY2jJrPK9ceV9W8vXk+Tmu7RLEJTq63gyMSZUqG
+Csm9Nj2abHnML/jkzPnn5qELFFBGL73/TVP47hrQvwRAe5U1k3q/DlW1g1Mx+exaNXSDPs/Ir8E
1I0K5DFBk7Tn1tRSsY0ctWMApgmFN2fMyTCeOvvL6Jm+fvCXal4tqhLkd5avluwHuhqy354H4F7s
JHe+pCEjOVk9QvxAO/jfs8Vw2JSK5RZ5tpsEdO9cSpEJ//Q56lw9brGC5wAHPCpIUZbBD373pIPy
hhU0oThpDch/KKuiySAfaErcRTDdYBZm2bLQ59gMhN9WLktppAzOZ4HciWs4DwfbC7JIL1/OKL2A
ACyytIHUJPlx4qAFaFA1eOKbCNfqoOSAGis2YqAD6KwP6X+rGsaN/bxomcGdZMkDhOqjprrteHos
/e6JkpHXBCkP6IEO3KdD3RgQlKmq5iAZud4JN8yH7rwY85DfHyGYaZFCHuMGSrqAvRiymjozYMJ/
PzvPtfeKudF7sZwq4vMxkNNBgmocDDHrULyzfqd/Xzuxy2vqsIvp1nRgUUinPKJcGHJeVDu41aou
AQBeIlEtj5QTV6lAtavqU0igAJG50u5McC7Qy9lVZVxzwyztk70lDdqKBC1rXxRl208m5SAmSoW0
FuQNJ1l/tJKbezuEoRJZLMdU5YzS2Q0GmnSrHFWx4X3pO+uYF8cCGwayER507VrhJrsiKpAHMNJU
ZFCnGZt5d7BtpJUEZkAvHIyec+u/RdLNYBGbf5pFiNiJgjpmb1tb45LpHYPhmQKdSU+hSEe4Ro3B
DWQvIKrhlnqGf7Fgv9HzpbspZjJdRtxMtxrhr+jJ8tmEHgGuxydgrrpjK9ia5BacGdyH+viHqXoE
v/U2jAPT0n30xXn4Ym5xMHPwI/v26wBXEMVd+bwIOIRonVqSzT9O8TbnMZ38GrdGc3gKzs0AO0H2
IxI8PVtbSY81g52Bc22WExcJQvCNpMWA+WZCfm4t5oFnBtLDap3SBp4p0ROyK5vxBCxsRak84SMY
QHpR4KnIVC0kB27s0R+gY6TkxB+L0gn9mXU6vLD77VMXYcp+U1Gl2b0VgIckyjTDPQLf3/D5n7Jm
LPaIhTWWWFYMil/ZvkOyuwbeE5v56+r9WThSzeee7DttN91UNRJjt+Rv6aiHh6Er+zeZIypi4smF
pu9lSh8WWZmbOFYKPsa2nXoCtJipTdhdqVtVf2uIWOKlo6guCVme4hCkjAfqecP4gJASkAjcxBKZ
AWzkvAEuJlYMTBrcFb/OdI9twRDkwOvUBGdvOmRrgwe3H4TmNxLop2d0tE6h62U1BTTMoXTdUzkW
eVIp0cTFBcmhxRN5YD3Dl9PH2Bab2QPMwGFBBi390dWRnaSKl20i0dFOou+g/By/x0GcKkqctpCt
8ZfoXPmGrd7kmIxRRpX2ZiM3fH1bPPIaraERHw7SohAHlP6B6UcOxmyBMyx+H20nzrxQ3pUZfzpf
U8p58O53FrWUkl9YpNJyxwi4xW5/MfGbGYYAXk5WLqpXVGqUveOKsdFuTlx76AqU5vevNcQ09kia
dLafATYPIJEVAG8WEjGJ5wbtZzX9UXHih83NzSdK7pbqpX8j4ct5KX9pHHjKR6IdWwudeyoTraD4
xSGfSl4ljMd4ybu9uJX86X5Zb8gf+h8HLWStSdBRvbGJ/Gn3aqZ5HLzcIuzw4K78CsYPYh7/trfD
/ocojnWlWQY+BZbqwx5N5gF6Q/6Mx+5YqFAxD8AA+rYKMyPxwWNB9LyHcdPlmJxRMyvDb4FNP2nX
DPmUbYRKspNoPfMCrxoLwzpR8yipoh/7eclT0xwk9yzxe5LkC/ztRnrc31zRbKJ+WohQywF9M0Up
d7oR12zwegcA5hogfbPTLk0vFbH2VPcP6ntXnRbwI1ycGbFT1Slx+zQj2hyT6eRpyTsIqsL9FvNs
QAUAspfR86OaRbn9QbtpEJ9UDDCnW7tfmQCbzK5aqhliPyO9qnF/H243EAaDagvjW48aFO20NPPy
9dXLdbB05ed52ww88fG57EYF0t3iO2BERUSEsMaeLmObev5/4O6tI9I70U0cMdJ2sFj6edZDdhWq
ql8/iw56I4uQ/C2QoYLixLRkcIrY+iAwyU+yao/7Y35QsCDoGzyaAHAzRO+QZHapp2y3Rt5SidO5
B8RGdlN6q1beEmHYeewX9A3slYglTHXj8rIu0Vh9qlpwp6tvNsTCFkjzdiM3te+3icC38C7wCPYt
H1Y7829sYjlBcP8+TZarCM40l+9FELMlkdqfpLKHNCuqRi9NkkBP0Yk5UZgmjJGibf46oMrmHe6A
V4S6Ma1N+gPxHfu4cMJocJSVNmOIM7HLnJCHlMIzGfGrOG3hyl2bWnBu1P34Vad2yhfL/V0DITIF
NvuZJCDoBvzeJcqlIFGJQuAeftW1NWpbtBE11XVfPaKg3kgoykjEsp9uW3bhac1yhkZ3fHpUZ9sE
Hayx6yDpcPukU7ZFNvRApvtJqKLDkaWeUfek9Qh4hqioolkHtcstco4B1FNNAQwUPy5Zlryc/dR+
xJulO4xUsZkxU+ADfYAfI95msT5gwa6QzIUGUUoVSOMldHsa7CoTu3HxBuNg7suCQuiOXJzRE3Yw
cQYG7PMreqSbM1xR8KjPl8aPvm9jT7crqTx9In+irHfMnw7eisyPXKn7clpQK9pR254NoP3iA3JF
qUF3StEGzTWkNHhkrOo+bux34z9DVfrDTFwsDd9Zp3MHJX5Oqe2hiNFCQKEmmyO+EuXkkeUsH6Fz
EbijfGeg4HDe1oPNSN9YA3ywUCtq05a39WI04+qeuWvumtB6jCTqAh/rz9R7gvmVxS9awZow7OIS
6mvjlTr26wOYhbInuflZwlVRZlGfe0DJi6UV/Ok7XWh7kUmq+S5YteqgDouER03obU2OcSQCoCfA
h+XyQ5+etub/iMgHviI7BN4/lX0cJYmMqkeMElUk5xjDki0tEggYC+GjKnN0+u3TAICe7u7jvrr/
O/1DYWrSGWTYUIyYxKrUQjdw1cdJvBhD3bYKiizOXQUWIvPoNjeyFqOOSdCTg1VoKZR64UTG6pEO
ksz0P81EcGiTke1uHbGTEf3ZL+ZgGtTTC+CD89qMpYjHe1Kf7MwELhGWZnT6Qampv0NGwgswQv7b
CKwiNFgUkM53UmrvM5FmHuxPsmkrp3AFEQGw3bJEKxFMRTemQnofoAHdU+ju5H644zB+Om/DPgHT
dok/ETlb+KuPXOCt6fw+AL+y9vgh0KnFLprrrR9WWD7JtUzg6rHhJ9rUwQQ0Ttd3Zy1HLcwVfpA5
nmXSUjcEUXakafM9QpVWGiQDFTj0eGADpbwIdmgiMU8eoH1FcY1WPyM/eJFthx/UiBt9wLMOJ5ME
NteZSwfpf8gb/4mfmEJTpZ1K/uYPoc005FpNSsQzHm84FU/b4LUMYuRFHf4V4FCF0SnCX5+J6Aqj
LBUmTGVY75UKVFUoVI4/kj9nar0jlHOvhCo1/6N6PunuT+QgtJEEAbgTJs7y0tHszvaz53zXcHGS
XODPYwgvaxcTHLydGZYglcPNVl0WxdirKWE0vS4lj1Sjdx+3nGan4h3tQ54OKdV5KwVfIJAslPJY
etrGvc5sMqNWx/9DbDkWpM80UMyGUn021wFjYBuawU7tAx1uOPU2M/2eFNg9Zys3o0gi2J8HeeIZ
jT781E40evHdhMl0SrjFvrTAatjjJX5SBvO4G8SexfvmpeDvnCLK6gaNg2uvXYo59+OpvtHdWmR+
2OxK1g9t4x4+phcPpnrPHTMpK2r9OuQ7KPy5uqw10pnZo9mSO6xIxzTWEutX5efBiMXRg5vRYYwa
Tw6Fdhgz+gChYF26/YA5rgQkL2ZuBzWSll5XKrkiHs3oL6O6b/rA2wdzwc/wOLxGabx9HJh2mEJB
D/FcBHNfeU7A/k/TzniScxUwk3MCG6r9adIDTNJRfUgo9xMZNgmYutKLUky5jbwE1XuUmtFNi+TK
3P7tAn+4hSfwgr53HH7FfDw1OAtbRwIlwtXLZII1qRVk5iY4PmWRZZ/G79zUiiMzTTWuHPwoJUkE
jfit2DAgMOzyHCu6o1zQqwYH/zKwvu9ra49b5tZVKTwR5zU4pmIZ9YmL5UVjtqZCh59PlhSDKIBC
WOl88GiWDAMoao63P29Fjfp/c8AyuaLFrBUy05A7RU9l74ZGBE7Ztc2DB/ED4yvO2FLQlHERluDO
Zh8QkrKpm6XYQxqlaDvsWn1Q0lntrKuM83gDUS9ZPxzfCUYYWiIsMDlFZxFcsrdp5gHyc6Q9xyav
apBJfHiutuhQUxovleDeajQ4tOpkCEbmo3Bz6ar1G4F8rcjvbc9Jobm1qiAwT95iAR4E5bopxjun
UylOcCBBo+dXjMoY8Ct4u3ULGS3TzbvVUk2GXAzJVISnrS9ejawaQU4l3wX7cGNaB0PMn2Je97BC
+m8uc4b4XBu4+XcF9FF6M/H+oO3RkGoyAV9m5E83fmNkTwZTLaotGwpiH5wLhA+HhtMMs4iU2d6y
ataeCg5GB6YNidWQO7UcbXVEB+bDKQKMRc8eGXF45HqNiCL/B0bUtu+bmPkQt5ogBAbmD4bBugEy
lIsDjqozQ7MfLfVQ9ak0XIfLS3BwyZZqIzG0HBqBBQilzENATCKB+ortA/hRI3bf3UMewwrmS60v
JWkYOIGO6tzBJ2fPL/t7NHhel93N6ux95HRwF6MyJ1li/Zdu9MP/xy2pqqAI34Os9aK+T6StUlgs
/KRGwxd1S2pboGTjFhwWGaHERWUP9FzB849boWRUiXQiAToAiKcOuVduKQ5TPEPEA/DWvMN78jDo
Qt7nKRArxeYfHQzZNrQwTqupUrQSqkxj60qCM8fcpxLaEgwoshcUaoGgpPbQsjNotW+qNOrLDUKO
Pxlw3E25lIKZCmZhsmAH0nAVwQA1ZabvBzImFcNz4ntdbo1SPX9R1ZVQQOWDMTV2P0VdxpOjaHml
qUvbaoCNmcp1L7HtALcbU5pqzKc3TxThwZR3lpMmQnzmXD8NWRZiJQ+vNoDe/ndj+nelxZ5nqqwk
WBGA8WJNSp9mi8L0JOapNXERfwJECzO3OyE67J0A1xDMpRUGFo5SXfhOsEHvQH04LT7uuSmXqAnN
SYNMEybn9m8m23YMXEydSbrzJTKEO/0zg3fKdcs9zjScAvrzcoklgRPzC5csVoKAH6Jm+tCz6VfJ
8iuNL4X4S7AbnN/9Lpjp4l2F5LN3kVlSKR9YNgNs1/wTG24aM17fhoPxaidykZqF7jkskMigTkVM
siDO1CK6ZzbwYMihtxcS+YXyKXLIjG3ApOB2Jjb4Zr0Bk3qpmmDXLD8GPnjHvjm6t/PKYzdlBTgs
jbZ5tZLqQA4Hl/HOrLyqMzv5DHTW3UTVHaFEY6N/LlEk3zYKOpAuxGmScoGAvBRdz3Nq5wwo3cmV
NihAf8UQu8ERiqxpdN5mZ82Tupc7Msm3Pr/cbKCc5lVvdqAttgOiEVp8za7mtivKdu3qSCdfDC4n
xTX6vaHQPEJR4YF6IExhouooue7skUE87TbLtZNAk6V8RtYqrQGg9qRp1yPVUFl6TACmrw7RXYAC
GfRq/YfsNBi2GKDZd+O1qlZgU62iSlG4B2Fgbe4brgUhzXgRaGlnYuedSnoYKtSTlA1uphoiC7sh
hXaqWQjbL/7goJOIJUA1NWzoE+BGxUEMOqni3uQ+StQZad23ITABttSTkWx2VBExdTAmhcLKbmYn
A8SA7k3N4UZcymXZ6fc017RGxGq6O4qMnkts0xcOgrTGlcV0YZMTE9rRmHnpJMeqjEe5/iq98MJI
vw0nVWo6yW5ToZuWDFFNLCJKuwLXPp/mHAhMAX11Eob2IrGKUUnurgOiaaLSiyARZh2tdLkQ4m2t
wuWCKPccO48ExjLvfM/vVrb0cQexgmbVth5Is3sY+8xC/CeoPW+7cQgROqRJ1zl0d7k8DbwN9UF8
3HCL+RRcbKLs2+u88fHg113E5ISgrX+Or7zCATYtexRSz8BXeaZrpvBxNcJigRXUR88Bs6kXeEXD
/vEMZqkD19GKfgCaQnv/kcHJy2iPHP1SDhi3dymgBxpOgyJYYLu15fVmH/dmNfJF1SwtznbaK32M
x0b5/fzen+6XQOgYhwFH2AqbjpU65F/IsmHLSkoWMkxgmcYwNg35rNJXgfWIRh0IDxVWjlJRRiqU
QcsQ4bcSmMs6iG4kaV5Qq9PFbQXSgm1jx2QikJNp0K1HQBcRtWkKc+uQHYGE0llmu6t5udlb4JzZ
/8sOn7Qhpz/WSToVQRP3zidpYcYTTBKrmPw08frAksOZ1GJg6GLFwxnKG7oOXRogRK6KjbBTWFTh
o9NCO5mczMM6JBi7/Mxsd85DXOtTNP4CThESfS1rwOEpP6RVj0b+Xs9GOdqMNRNJnYoo//RiiimR
NkBsqbwT25FW6na9blswH0R5ovvIOCEFoPMBRd4+n6DwvWALlTrCIcbsjwNFTcTWmHYYjQ5oUCbj
whoAGKoc6Giwud98QHizjZHM0sY4NfdXFh8cd2kJZx69Hlfyh7rFib8YpKT7q+c2YSZatEWkSOcA
CFjGhUmw5lbiwUZ/cBS82f98JJ2xnQoYp8zSXZ71FvybrcS8ZkBmnSFG1e1fWBNLcbZHkwWlphWx
oVycfPEfZfJMVOEgl4SBRncLLEV7QIKv3ufN/j8O3Gx6sYf8nX6Thw6tt5p5QKufkc1EQKwypNJY
XzNz8xWg7mAlw1HC6iGaaRCEaUEHN2RRkf21qu3EkJ8mBlQx+Aqk3O94lg6T85VF1K2chrx11Tm6
gPAZ+qShdL85G+tj/25AaWMlzPWE2pYVZmFlNakPCIlbqzgxzSUHjnJhHHE0RGljADLLRX/BUxxc
K+CnG+LoNHL4OND28ep5zOdOGYVDBv+xsgdQ111ysJ2VH2ttYQJa64kx/IgO1pUvIZLQg/KqNcMZ
wi11P5ezoxXupVEdxWlVXJLTYJ9dAe53XweCyFH7We55L5mKVg05AK1fHPofgkPpYTnkHAs9+Ym4
8cBPuterZUWbir/LWAMpGz1fLehr3MmHzGKuOr3glS6EBUbMOjF/rgthPC552U65Mmgc3iH/k17P
DWEMdvjxC16z0Zn+Iy8r7K4MFGm6KU7GISzxlJUWF3D4Jzz+XowkyJTTEzNXwWVF1/Q802jfLlv0
DHASuDSwRtVGwWmPszlFpprmqNl9yldB248TpDEAb96oXBTPwmHFcFx+1W0jXVZj/lwZrn7s1pV5
SJEhg/DU/q0Pk0n0DjH5kl23vhuIrU0/NWzFFWMYtgvcavFOCWz9Qy1DTIwCx7yH4xfXKMTOtMXg
kdS1v/ceOSuYXZ2PqSoUfVxTe7WyDmaeaB6ygJViU2MeiMuWPCsbI0GBS7AYM4SR6PKZYXm4t9KR
xNjXEoRglb6pC4D5Buv9u0mpBuW6N9xX8sUH6fIjeFNgIlb1/tyhGv2Ur/abenFkBaFYO7ldXXpQ
NXIqNRfuJnXviRRyTYbp2tQNF18+rGntI5cpHU72GUyBA+cOsoEmePp/iafxvlXdQoBC9uNQb0hY
iD82WNKiVY3U3kzCwtKMaQAFL770FPIenW+gD9n24OVAEEeYDlAjOH73I+ej0zqj3yYSt7jD2cGs
vGScvZCQLs78GGdppv6uRjabre/BmrWj9o2h2nRvaQ/kkOC6IMv+knf8soSqv7KVoTFrSSo2i5II
qJmakwWROFemVK4fxTIf1ZQD56/Q8peqTb6J+pHACz1+BjOBY4uGT7vfEx+8lpe0nKX+AP+mU6XH
eB5ylFPSu2jPIRJRFrwD0S9ahOK5N3JHIncDjWJ9F9q5X4Z2YdsNE9Mws9i8CieTz/tHY1DoVGtD
5u7FCCYT6p+20QUhLj9KxdWAujX3GvuULPfhmhNVvNLns4iADAS9pawZOKHrggV8MvGTNV1ebsxp
beZ5n1yHX40wDTCu12MqAKq6OEBIzN47dtYA1JFuLyUTEUBvc7Avd41LttZP+7zgnwzJjBiHSx6E
xONmxcickAnhyzjw+m07X1BJqNp9dKwonXBzYE17jy4MKgoqOf6WlJz7rVhvqv7KTT4qfbKRLTpa
eHri4dDo+urPGcodL7a2EywURHFwAmXWVujzDSR/Bc0/vQLCtULSAr3LbRFDgXVlRYn0pYc4jPqP
XjYYpSGAvbVOIv/vwtlESCqs6J4OamQfd8tNhA4dxdcQKwXd8h+yzrSMw5DM6F8ViE4lSP5vzaby
VQOFalFiUbbdN8tOatovjXDXHbCCTbEKf+7DRwxwxt34P57DpnC1c2CoE2YkzS73rEyG9EriN1mT
ZHuSlj/IYfEc967NywLhhS83L6EpVcHjy9NqpTU+JhuDTV9/XsrvQLmD60SqvkZvjsnQbf7u6iEJ
/W0H52tuM2XDvtBcK0MsyajrSrBABQZm6F4tQs9llO7ScGxIU7ixNVlRwSHVqQSDR05sefYtYfKY
kUsSbUZyE1vcsfQ2i045ldco1gg6jNeCk46KawLTrsmqHGrqz8Xa+JtgUwd/GpmT5lfeB9k0A2aD
eXmHpSdky/TGIDeJzemtoeWcQmiFyiKp05skGonhVKQR/cIzk0uHAl8Z9j5VgTR550bNmQAlDIYk
mCmyfG7MWD70CAqjOU218aHyEk4L0BeBfC7fdj293IS7xnxYrAOe/LJS+cNTTTD9XyYjWZbBJOxd
gOy2ubtnwqhg20xEpU9CQuhn87kwa63mEIWgV4EBl2OgOnCb+hUa2S7YORf4J3/YCvmg64CrbjjJ
GmYKkgdQgdgHhAtKCmy+N+DYdXbbPcAT+BQhw6d55mkGzSRWvx4Z76qx2sJ3RZbBJMYOaBXlXgxF
OeVbQk4OyhyeU8DHEU+4A29E+pyTg1XKIUa1JIantPmhYcB5loQ48h+p10O+xEt60PXlsjP40G1B
yK9OwQ3NPh8IY9B2rxlzNJYcB9ephFdtGilFbXXea+UMXudXvBxTsBFZLrVau/BgVG4+hF1Brh1L
xjZEp0MIIPIj0uB+Yqh13oRrQKcfRRGWmsHsNJybqstef0RfEV9VeFA+CMZGF49H39VwsWgqEI/A
n7YJ4i3B9kdyFkJjGVpj0TvGbn29Ev4tDU/w15hv5rY/kbpYou8sgo/HNbIfZT+3po9fuIejMHIU
JHrYTSXEWXRwW7ZOK3vyIlPYvyNj9McBNHrcmFaNjqcJipBxyCcWnVka09HqmtaJgr6xsyJ3MXWi
Q/BoWx9OA74l/RCdO3dy9nWs+WosLSO4CwvyL54VwAXpkByLja1MUrOeR9AL3lDyq/8wwP/G0FrU
kuCk5Hw4bTkjIXFU36UmXXaL7KUA6h5qteR7CDbIrhKurb9g2/etoLg4kk7eLuVYZVD89EQZfws5
DPWaoxw/ENQ6LG612EH9iHXuZn2Q41TcdGQ8dk+AEBYLtOQDmBB3E3PI4IFxWKzbE/iLyBeMNJak
OTxqElaumotW0n3qzGBrWkWgrS3MkFHqcy89Tr3ZSwMXz+e95X8JlKM/GBpJG8GJKdDFfbB89im4
ntdq/SnyIBPnVHYuUPNIYdvbTeacg1n30S/MUs9Yn259fa8GClHNCdQHgs6PPbBBDcmMVtmSK02K
cOZNiEFdq7L/kZHKZyKKy0+KTxouMnCyrvZmEYIS6Au0LQnwJkL+Tu3r1SAZ5xg7mPqzhk9CZvJ9
KP37+JiX7g4tB31jraEYJC6gs6MdeUbnl1PY2s8AHvuiyTauOj3MrvoJ3Bd3+uy+G/0C0J40TgO6
5To7GtEPxuT+70eW5uwxWvy6RKIlXyPWtnKUbPUjPRY92xQr4HLDK3yvYuX9OuZK++2Y/zbmQAxC
ZVuntHUlUWWYG9oOkd+MP8UseFpPDWr4tkEUiLHm7H3HzemKUY0Tq9acaN3yKvtcf7+/FGubJCF5
Bc1x4TmSe/EBYw3diCBw66vBPUmo1+Krf82uoG8EunxRQXfGiNRbPn/F8WP6eIudcfvLGuNu+sxv
6EHwdjCkXLb9oWc5xt3ZfxXKvKr16MqsApbBeQJbO4JZwT2ZIJhp1Te9xu2FvNDcPzqdd001qqI3
mDer2rqsPN8hLcatyy3DdI9BVyO7A4gFUApmKzGwqdo9MbulfHBlA8Nd10rnWWuyPR3Ae055v9XP
XyaphAVh8VHo6TFRvuomL6hrtVzy8riX63nOdwpHZifFJXhqPHM0dLSdKjA0mrzbedXHiphGvDuY
Eu8KON+MIqLZtgBF+4J8PvCzbs0SMADfwSsaXZ0wAeEuZGtDFJBb583H8DtXCZ137PnwQ2J+FP7u
k6QuOpqbfknnic7BcSdtdJQfryfMFs4rCu1uVyw7UYiwAeH+WhE27mI0PmTS3kUCufj1Yrs/iQ2M
o4lHGDGAMbEiHtSdtefWGNv31cDwSpS5+NUIVKptr90GYCLnXwDq24xLM3TTMtbFqvigelBcgyGW
PNS2ogMYIXWyhhZkrFjdDh3ZwTNn96fIXHB4SweH/hReGI+DsqcQwdCfz6ZD7WkD9STDM1ad9Euc
AUX36j4/q/q1IzUtSMQ8mIy3KeDwt3H2deXhy3pPWlEEyKAEpGr0hc84M9fx0HRpcADsZDcNqPPp
Uq4rpJDXAZ0xeXqt9Z5NFCVbixIi+WmLcrbV/LnsgWFj1hSctjs98BxB1KqF36ZerN1qgoqzQKl0
usxk+QR/A4GHrXlqAyQfMitO0GBQmkwGEtm5v7DrSS0AJn6RbwZspjxTP31cxZPgteQ4eLGu/KB+
3JfNVBq1tLSWJXpX87juCuSfuWRfonvdWMIjofLd0Nf/11sK4oGx2rVMTR0TtxBEZaLMpw9Ug+fn
rVE+ZM0O2MWIFnczooefhZf4VZDAeG9yIjhdZkOCQ9pMa3NkWmDCdgq3IFtFVWKHidU1V2O04rZS
7y4Eb637xxs8+zYVUIk+zk3l0bKOGZ1tbSiJ5dc59AElUD6e609DIkSgu8PrVi9miDxteHZve8T8
zca2fo0BZLJpfOnwUe6UrIh6/xAPWwaFoi37iy2/6rTfM65yeje4UTbMjUFtpx6It/BUgWaEjiwr
nPgChEW48CRnHJYMdyZ3+KgEWz629vlN/gfOfbX2qjnZ9fRRpXGzYslERLdBpR3ilnVC82aETNd2
VJ6hK8v/1k+rbf65SSyQ6LZ1njqtm7U0AUtOwGCzuoqWHaL1BJH+j8YhjhLNWkjJyRT+EPWM3FCk
nPGloQV0r+gjS7xTvRcYO9uUrgWV6Ij7hXmiwN1lHKLdRiT0saG4vmymPpUV7pXYyvXWdisn65hF
iQhTQl0U4oQOXrJfUDrGkRTnLRNNh2pUMWwtg65Xf8O0GI57WsNJfkgvr5KwW8GNDIam3eN4CV7H
GhY8VwDZ4xzg7jlDatboYEl838yBzR3SxvO7C0zQjYzUCXSU4ubXApcFqFJ1o3PCqiFtGyue0dOq
4HFJpq6lyYVikQOQ9mLJK6nbl4OZ/GfxyR8a7VdRXNivNh4hZ8OdVmYM5vRLCNC7uEhPaCfl//hH
aMm/YSn7LQXTLqO+Jwi2TZuUcNYyjVyeBAZf5y+xqwmm2puJ42dw1mBottSKNtJyhfUz3tYRZs+t
9F7AQjMD4Lz3hHYipVjd9tJQ5xxlNNfgP6KmBRzIAB33Cc0VqKF4m50M/NWWVX/MMRayOccTRRzP
+tXuWhTkyumpTp7DSJC+TlSd1LWuTbtCVJesfh3LvwTWSgge5ULd2nLh+HW00BRLysVEm8YXWZce
WeJXA/CNRooxt6hSh8JI4FugBa0DlRbD5fbXDrxFpPNOxpndynuaFKEcEMfQbHtGBsEpNlFuJRgY
/yNZLEMbEb961VV/JtQkqxj4bSJCV/qUhNONZEU+NaWVw3qOKREnJgeaH4VM+nAZFqrtITi6modS
JsPqtjFx8nib+BswHX3uDKjjb17zGqOZwkgb4xYiPD3zCusG31OKEOsWXznPv3n3jtoWztkrQ3VK
7yOyRfIonkMJEilWjf3sxAx8dQD0vVfKuJ87IiBI8ysdzWCQNt/Z1P9Xmwsr4WnqWgN2e2wvGhhH
i41vbDNFP9tYHVfpWq2QlozQfwcrekH6xUomsj4yOq2BoGhhpXM6rqAc+HANhx0Ty3lZUcBedY2g
GrMt4oiFXPiYPrpofetBDTSgG6NZYNTrGt0WPpG31z+VVMZt3DlcV156eluol82AhXQMwaH9iSHl
DmhAuMuP4N0nxfuXXd+L9qbbNDZWBSimKVYDpHRbFkJPux5h2eDQz/NLhCFFy/adBFSRMq5PnUUE
HMAQW45KH1eJ7KIe8So6sbKo9+ll96ulSzhXHiJvfLJdfcp4P4zn3YPkvcxwhKvzemkvLjeDjSyU
/AfgwrgLxFHejuz+zlIOMan1iJGOZpdR/BgwQ1Xwzhp/FA4mIaNvvz0rIFR9JFrR0bXBurD6hEiL
GeeQDir4l2oNrrC74yJqyCtr8zrCby+5kn4GLI589HLPa2Wu3VZmEVMWMrT7T/1FWRId0h73buFZ
qNN39tZK7UGSMiUj5d53KroQnhK3Yt1+pHwSCibPHmyHsrTDQWfVOhuMI1333NtHb9jEgdNUHl74
jFgfAfRH9vG53iZ6H/oLCsawhyd9WXEF8CdBMILVvzq2F0LE92ivcYLVzIPHVV4idDoS30vK5u22
GjDmbtIznwiM28/95rRFSyzUwerj2dMNDew7oMOGb4IjlFwU9HwJ44HmssvOwa0WwB8GUvViX6zJ
qXgZAHoaCLy5a/oVjeppv9Wm0DC8zupoyr5WVPj0C6p+ga0wGeTM7SDlsD02iLYjJmwG51aoYfeT
LO+HOCeHRVf/X+mHjfxaJOEx2sMwjabOSPmQx2FlPFjPYPo3LOBxEokcnPg/mzE9BF9dV+DvBCge
skWFvVc5cdKOTag8DkiLatrl7em4i09QTG4lVZfrYUbTTt4Y/PKTPzPh77eZJgrWe64TWvwJ4n9u
gJ2Tt/2GELBhNEJbRz75W3/7jAzt8CzIU41e6z74TQgJuLEM+w0mGyKRNtxrU3364DvZamBJ+LLE
mUgWS6riL+pdYLRuJiS9UGaLtM0KgdOw2etwStfUq3y6AnO7RVTpNEGfrceoWzNqUxafoEMlWRsv
GK5nGAEMqEB3gzJSnLt26dbAUBIrDabFJ3sqoAzRE9Vmu/1m0ZCibtxV/IWs6N5mdbkI6F4Be1Ir
Pe0tU9qOn1hrJrj3wBrR0ZrCAspyWKrLHG/f4f8MtV36twnl2OMNvBCczQzQE1gXMWDkIzgMZ01k
PhWxHtAlyxX8zAme1UiUxLPSNH/XxUVXOixZ0tVpEqzKS47pffIYD4z7pNsOBVRGcH60A+GUCNUk
ehafVaUxee4obIaTCw1KiyrQiBQYJ632AG7Pr/vf1tM2DhHzCIjKwoICrUSyEuFBTa57QrHU6ce+
L2Rx0AU88XMRJ+iQNtWYTUgerjJEyEinZw9HTUjMgFGi3msaO9i9PjcYl5sMs3UmIhgL2nlQl4QR
UB9vNhnVtvJksDM2ZksEjSItdAmi8378VXe51ymMny1t0iMiSeXrTrjKSPeUwJllx5rKj6lYWzmu
jYZuO6PKPU2VyobsQtjRYGteShS6/WMUEIyQ8dMLyUqLjtY5I4Ej0l37z4EcgQdglsUaeyeXZ2KE
a1iotlba5DR4qZMYc3vPS1Stm9GKCPExDObE2aGw76mKt4cwD5mPGdPaXprGO9h3OIvllEX0Kvag
pRoGIIiSfbseDyZXSTaChCkklXivOgeLTY7+iQhLlqO7WVL6tJA5ldw9TG00hFzLnXyRQSaBcJED
Nsg1OQCL/yVTHueA7RimJY40F66nslVGmplVOkxn7J9vpiyVJ8Vm0HvtiwpRMUxvku6oDaQq1Sp1
HvxRXci4OZKA94qROTIWpYiHfiBy1gDGdddrUdtpIiOd8xiM8XIfcxPqyMQXQOoI5ZmteAt4xiOC
OguZRlQ/atP3XHY3DtDQUTjj7WFIkvDEztXgtQ2zVYa8G60Jqd5DKRw4ZCMqPvj1eJF9EWVPYYzn
quoTGwd5nOvCdq2KW49PQKo93rX6Utu6FQRg2dMlbqwrCe+WKS7t4zcQSgMyAmPbROBPe6kffLNa
hdkOI1cen1ls8ldxEEsgXUFEofDV7d3k8WMnK80mZ1UjXDkgjtfCrPUH21Vs4179lFphy1PVkmjD
QnbIotvWHwrlCa1Yqb4Ug2afAMi+trz/woZeCDKQXA/AnB7YAVGlqIkXU8MX9sZiP2LYuEjuyYaY
ZxFLr6W/oU7MRZeoLrKIGwK7ASVa45+vgpjMuUGtUts1OcLmwck/Txl+XB6ORUPSx6t92J+cZ14y
T1KIx9a84LAyB5FjaK3i5sGS4+F3ojj9E35y6JXLoT4bzpkoRYdO++uU+zxSvvPXPOrxzvB4YSJ0
MNuQ7yuhsPh2ogxWIcshxxzlqWVJ3rQiqtpGOLPVNonnPzU13RwR6zQLrxvF5z2ds3IXIThK6T5w
tDJYVmc2NQ0UOFaNiSsKUrEquRE0O/olNAiO/+QvvPTNuSBOdQu8MbCwlZm4xmEPRZXB/oqNQmZD
NDAbjKh0mqjcmcWG/ZJidI0WxhW0WmYff3YksUm5dnOsP3mj5s5Ozqt5cGf2fvaj5bp/XuMWagRC
XXLDxEc7AL7070jyRrF8kM/TkrFUXvqpNxyoq6KltjdQzc/edbFSY/MP1+KJipwwocwRbpeCBlJ2
DRJxHwHvA+0BorLTU21hluUY9ajukWG4quxmnE6fm7UYRUK9dDy2c1JM/0mF7j0UyThDZoglEswa
fwD4MWSV0n7PjOn16qscr7b/VWcurEvItOYT9UHa1M1rjEuWy79TVjtedJPTdrNSE+FF9kqNTtQN
tqSr479K/avYOOeTaQjxeUiVN20Ix7WpGdD1xFPGiojv6W3wqnfelpyXUBhUKt91Iy366Db8bZW0
376mquxbZS+7f2I5pyWLUpglShYRwqxMJ1MLQRyOgJvvuhpMxTYHcbdNe3tec1+eZSIsFIPxlqKg
KBFL5GQspFhCqc1Yo2uCYwbTHQ0m/O297WX7u7pdPDGGOX2ZPiPGo4Montw7XUR5KxoesZIm2Oge
3yW3fvkB1H007zJ+sO+zxPCKfzwhIBVm6Lm0Cdxo/kL4eLpld2gRYCzFN1st+p9OuL3I8af8f5s1
xXvFpUIi8+M4HQ7cRyGFxXfONndVC9sj2K3AgBf8IPTLx1+LjaFLuEdh3fziz60wSAbyhnlbUPYj
gVAbet5aRi0LsEpzg49ERhbeHBhke4ahLq5+7FAjz7iXkxaEWg8AxJ33vW3lIzYhfBAMnhEJNu91
udlBTFotcJT0mEtlULRkAvZ1pzPkvMkxGD7wLF9penrlv1N2xi8YJWIWpYVevAVG3HLVMWHkbrz1
I+KYFVlzxWi+LFzeT/E3TFfxhwkN9sXhq3U5qRnpCbLQG6+BnkA2D4z5rGlSArAZnxCn0ZE4pymN
TWg4fHhkHbmasuk5ktfvoVrwEDdo3yDX6sSVWAL5GxdYfeOSzRRS9+b6LJ8kaiW+YkCKY64R2LN6
+9v1maVEqAW70mP8Gea1bBQRiLDrDRDXsO4s4NgTEYiM4qG5CI+yFS+27o9CANHgttqt6IV6v+rR
qRxtssPoSCPpZK5mwx0COzYQYJjmjJEZBX03RU5EbPZjQIIWw+Nlu9lfO6Uzv2CixNnrJvRuu8gc
+ZTWtrlnSGAK9zX4ISBFHdH0m5Iww4ePYClv2SBQXzz+rZ/pM3GI5sRufjd95xyMVMHVOeW8Voel
jZ7yWfZtJxmyzLXt0NmT+rehTzqA7dcZICmdLqMFWhyXdc3dT6m1bTnFceiSgG5MK3u7vK8g28Gq
/r2QuRl2VfUSSys2T8qDUkexZhGa1gFsiZoZAwNGufNbfpipOQCre03u1xJVJR6+Yaacyr0iSthS
91vtoEYFyuyjbrf/UNG3r/PehBfVkS2iQh54YmVtlu38Y8aiOERN9roWyPD5ABNWtUdmdbPdWj01
pED5MjZy+D0Pj1e5FoThO5QR6BlTCqh1wMkaR/qoxdhdTxBcaPC6uDq9Fqr0LMedZmcRy5r73Y9Z
kfvsEbRgoIXS0A9o/k0cTyRVvsn5vParOaRMNWYoO4r7emxvaQUGTpwrwxB5Q8qh6HPjcOLy4KwS
HNisVlOnuLTDBwhtCR78KnREMkuRKaQo/NCT6C+KBKqIII5Yr2jA5ZHtjQccTYxZQsguoTTA1ViL
05+BcnROnMamjPSW1dsNFiCzq5ss2WEF8Ne5ig0s8gSQWjUY0KN/9+uCmof8PVEqwx0SAdRQJKXF
iZgb1FLvoqtBkAETfqSWHQ73mD6kV0f43DSJq1H2NT/Rb+76TJ9Vu5eZ1yEpgQY86xJP+kkstlE/
DGRE+V/nKtJPIYhs84iii1CK6WFQp5RP43htaLe6wmU7vUDKZQkoW9//uOe6wy6rh/yD5mAMVv1S
zTCY5CqHOXofMMgvw8F0mSfX0YADxqM+H4PFYJ6LJQamKUJIWBcagIYXWOwIl5QyVzu1d58KE1/0
ayEO+TQy8Gf+jqd45ovz5R0DgqDrOdKwHJ54p/aL/srh3e+HQtQAyB8b4ZiWP0Umgb0Kg+GnP8NU
0V3lfjeNhdeA+c1ueZWcPbY3G8DXNwk3078E7dbfK9LuG+O4kPEXnik2564yt6qjchEScl5B9MJ5
bi7Db8TRrRWQqmiu9ptO0xsr0KOjNZPFE7iw8jSnw5QKlMiYlv7FtxqKpG3ILenxpZYMXqPVfC/m
ZQcLoAufXbNLZlS4PfKMMv5JaaBpw5Jxgh5oxyM0nEp8qNA7HyTYi/OB29UH5/Wlp+CkqmkrpkHg
u2xl6G3sQEyc4YNWyGUGmPqmkgPJe6unOjp+rdKCmp5yT2oFrRcLIS1ohxQWNIXuDQfWxLPi+poi
6puhqd1R9usv7HbWiD1x/vhHbT5CHu63eGM+pxYNI1O8MElIkgEzQ4l7zpbgrPNRYioOVzHXZ9md
xUA2CFy9GQ/+oN0tk5ymN9+qmp0kvwydxcIXPil30ZXGajCZDHAN4RPcXUFVlpyfTrBMtSYa4We9
rqI3lxx+NpPtt8/S9QTQ3jFnFJK1LgjiavukMMZITX2EfhIkyvfKKOJvkO2/VaC/9CNQv6/AG1XD
uswltID81QpUYs8PZGtLqetLVrRuLvv2lzfpX+2EKaeCfmcJAItFR53Ql7i/xC84nL6BqFjfq5Ib
3jt6UQfQ1QPzQt6EfbEl29YCXq4RbJWPwH9sDUPdvxhO3ixnRGYMwxd4UtSzxnMzn9bPE9pkwrlp
QVplXln0TrKfRfB/8jeYOivg87lCuVmsEvU0nBphdEdEJb24VETQOgAozGGsNhPxjs+NioSjBffB
fFcVmiZUqDrYHcw2GCcXOmAPK7S0Q5v3b2UAhkDDs05THCQdtY4fsaEJ8nkPHY68ZlB5KVdwNAGO
LLrvRrf9NRAEiCVzaJs9CJJT22tymQX/bJE+D8T8DJp+rsHWZC0vRJxcMTXlnR7TxvMHrAaMUJaG
Vg+UCl58tk+L9l0P1HpMgB2JH9hdMxO1qY8fvO+Vuyd50VRE1b52PAiIX+3dqdeIuvgV7o/px3nJ
9IXj/aDgkgCs329YD+RWrY12sK4JHn0bjpRGfklpXdI6nxgeBpf7NvDpivIUTcYDRgqxzRx16IWB
Pa4en2OYTZsP1pPQeKHDSDRPg8IEOTK4nnwvGsIqAx/YsksuZXTb5re6hrEuvJnQX5xDwoec2mUn
xn+bXSVTv9AFMdEkXRN54rxOl97ri1OcGBmCgVB5TxMnBCJ8HV43tXsQBeJfDIPSXDSfwzZwsN6l
iJ8rilJuKVPgpQlXMiaWUXMpobOP3Bvi8r278u0uoAKdYGph5NQ2ukOiRrMtzMDrSVsK+Gvvx6RE
C9UHQdD5pVkC7r/oZ3NRblD0xh/zY+HU1LGeawIbYsrrl8rEFsNN4f/IlW2k287iv4iX8OxuvVOU
KH4eqMYzg15sfS7ykiWbVr9IguCAx5CkPi3UK+VuVFRsXc6EJCFH+TXO0CoiRB3Up4ZMe/KYpNbB
Dfn25VFEYeAGBtJBAmqPHq6rPDUE97AcvFSl6PPcKShbGcv2nlxH9bp1JrS0Em7+pBOxn07F2Orm
4VDcjNq/rEfVh3LS+Wfgo1hnpQDwj4f/22/N3LAD4b156EL4Dh+f4/ELHD6PmPOZX7mfxm9R5hQq
hvquxf0Z3VGrRmAM+YjUjpst4O/EKeZD/oFb28isbwIk+P1ut0RCUoj+9xqBJCtDyd55QLlvJyoR
lmdSczb1kqLy2DnhezmOQVdMe7c/W0HJo53tFl/IlNyDnnlC56OiXjVqVZNHqa59uniQMRG0SU2E
GvU73mknvowFP0zWQ49r/JPHJA0SvwxSKPQktwccd4nhi3M1oO+cGK50zjlNltc6e6326ZcN4xXY
7SLVhHrZIGs1EcWvLdQtPJtfyZv9fLAFND02C3q2U9tGHGQT6ssRvGsoVmkxiEYu6fuTRCAp3ItX
Sf7lfgVBIpchCDlvdvMjk2nFOBfxxRkO9htbn0Q21B61yXoPC9Lk2LbMMrAXbkz+qCdYdZ9i3rIR
GDkQMcPmnQW34TF3kO+DpsJq14tC1sHf/0QitCkgqPy9PORwyqGrPdiLZe6qvkXulzkNSvz25RyE
CNWAF5/BjKMcZ88EchoCAzQb0+tvvEDvKJwsyF9nbzVXtvy4lSNwRSDYEB8J7Gs/rhFQ+5DcLdR1
jwSFXqnomniQRqhOpV2mHwkKG5EUvN/j4F/iMXN//CX0blS4ErotiE1Y0fLtl20r8G0VRn1bSj9S
5XLuESN087gxyaWJ0/1IHJy944y8k1Lm5cV2OeijE3D3dRD8VP7Qq8RD5Ud+BKe1McGBKFYeneTy
O/wYhoSHhxDvZErHn2uzR1GeAru04h6qBKPxr/58WAmYjZ9JxGeWSXNKftASb2SM6wsvpYUZx/GJ
PuL523gD7sTyU+4a2ltNqtQVw7JDrU7MuAKTggBWpzywrg4e3HTt0hqtnJ5IH0zM7P5iifjfX5FN
KbQeJO7arlauVGzFoPU/zXO07bwziHlwP/822GmMiaK3SDvkOhZxIixdBiyppSkn/gNgOoyIuUtN
LPWT9bmsGNflqat8AUwwVhQjaSPHicjNi0uYiEBkJyPr3K4RuW8Iz4WZ2uLUolbfcy3N98fYZCAT
QnRmGZ0u6e8SxAUOeboiMUIvxxMAT7uzf5dBlQzP7qMSf3kp9Le3PGNBWet1EE0FfplWK2sUFOrU
YAhbPx9oBYsV/tLoe7BvNVXx1Qd4+5qG9CRmOrIM4qEU5OhJBiBcXqK7WNTNoa25qjCAgkJhw296
Br0l+g2lNFXmVba3/S/gEo7YjuxnPyFab9BuAMt7Ki2ahEGZr8iJbdPh8rt9AA9Ihxu7UTtdq0uA
foH3EpFmLMNLb+cq27YNtFUQjiPKoicshp5JHJYT5pSib+P5PEAifxjwtzab5FQHDb8aeMjhUMWc
5WFEYPLjE90V9Qm9KbV2wSKIimboGNAACLP08MYNGc41zFSbqaug9TtMcuNyK2J65f/nlsDvhThf
YT9aBVZSrGSw4qwrxPMRKJCPKj7QFdYTN4yFWEOb3SqP7a4nXZe/CjyNDsyH+3QN7g1ECHzNhWdG
yJylQYikVS5sBeXuD9XHIVVE22b22aGPqObjk9qm1hgY/RjMEzoGq6HLsKaiRt3bDQtBpXr6N2w0
kuLXxHYDDQNTWSxZuePKiEHLpOY+6Ecz1Kr/Z80+zX6hvKswrQ4qveUOytWuUAYqjH4a8yVahFCl
GLQq26ynPt8yl8VIXTqu7UFfAPXulNfzJZs+Yvix7gOJdVZn4bhd4tPPbDnlMbHTQa+acTRPRzU/
9VO6fnt+qpsK35ifv7roHhDWoM0ca8uWYNVGdw74bhGPY77B0Mv5wr2ga8sYphjkgYGSKu1yG6yo
nFDEnBMzxMK42Ts6/MLbnOKsmmYnzov8qJSkvXRfKhBZLTMDsHDtI07oy18hszuu0fXbVn4lwSVy
wL4l5MHrzbCRHoaodwyjvETREYX67ykCH/sDPcKMNMKWUe5GSmvYEO7Bl8dsbaqmC7yptfs4xzQn
FpXbuxoo1w8QBFa2kfVNLhHZBhZZa9JPVI2ZGvGOyMC6r51HaOK23ZWiostfyfXyyVP6GpS1ncqR
hUau0t5CelO9GUDCTd2n0C83NcZYdA9by5DQ6UlOc5M/wNVbIXcFRrSHXhrbYx3a2ZU5MCVvPKvh
Zf5WGXhSCSngdPwZAuv8Vgg/dpQvYFOSrC5f1myzouMeSx0mpQFIx+Dzs6v1T7Pzu9Uw1zt8cfHi
BrKUEGpGhh65xjk/RH1DIX2j10SV4hyGXs5CoXcpdqc803BZqoLoT6lYqCgeeF6NOFTfqUmTrCZF
OoL7nYne2EaZb9Z7zs06YeLe+gvWYxYDgysJho+c0HGsAYryNCuA3z7CmCAMa8U+WChM+L3tH5Nh
iVPcSXMnRBCR5MdvceL7euJ/zA+3EGG//JKQdaLpy6B7G6yJ0exeTNwIucz+UZWfaha/mG2Wm9fX
lmdS1Ym4s190WoqQwLxhMp6Hc03jmswBK84KJKGdC7EmWObvv/trghEJ41ll4+7DevrTmRP4OcBz
Z04vvQeVMOTdF7oYJ2lsfeftyzAdAcWhsUjsfGuf6hrm+mlziUXlTGXnoVyraUU/atuz6jhhw5sQ
c67BXk4HFW5WOF1a1g+38zXisw1c1mChJjY03AiO0cxIOcgOZCJTGsvoN1RdzG/87Vcgs0rsywZ3
FXZr49GhYUjE6X1WkH6+xeasZl+GtxB225kzQPOdIv9Wx1l/p9NYAuTh4qU0KjK66J21KCAAdv0Y
d4imIFBBMOyYQHpSGR5zt7CZARDfJx+3JnV3S0vlxmlmrHKC0ddlLJ8p/atvbF5Kju+1xfDuh1pT
Q4MdlLTd9QTGFve+D54tMlY9uynsu6jcYAgYTNvQnoGo/ZTpzB0XhYtGQu4JNJybDzKkzhidxQwH
AinoLdGOR8f6UmhY3UR/cK+m7G7kazgd4JZ6AFk3N6efhqDjFtEXyHljmGL/CxjJ8lzoo73w8EIj
wHdWie7kGccOlUhebPQoHU8tA01SGvJIwj8Ni8RcHynlzdQfJeyUZNU1zOvtsagHMKnFsqiCSnBz
eqoAZaCQsZwWVEQyzfybvj1q1uAO3E+z9mAKZb/9TngmFxswd4b7OcPCmmHeEVL+LhL4pVGMVum6
txSUHATOVtVarT6Za+d4QvxZ/2kL3LMhauvxwAaShv/LF4o8ifL5D4Tf9gd/Mrzx6cTqARCbNh96
DzW1DsiB+7qHIxy5vL6K7K9H+a4xzwq89I9huI1fgvKnRImOjkkgIiacEcewEkQs78WUYHctiRsA
JU5ylWZZ3wc3Zn1vdrt1xOotqnemVZI4tt3lR4p78vJaiQTww3JwrMzWLlw7yTFK4pD40sRuMOL+
/295S+vvSzAdp4Zc6EYnJgmY9ulQV9PDUFlBXnlMEjPNUPlBv5W0m1nF5P7dmHx6oIh1g4EGPFg+
dMuc979L+xRw8x9zBKQtIYOnJBesypEjfGykiQU3e6CsYQXscYCuafTA5UICLMpNSMtZ6hX/vAxS
z8d932E/8F2YqG9Iz+5hT00oUUeqnE5QsNRUHQqxyZCFZzz9E/L+zdPqgOBtN5/MKF/6B3N5o5Ga
jYgIfXUkvC0mN5Dj612jE4ijxSdjCvIilu9i+7EVQUBsiFrszeuOUqVfbTbd+mG+eYuHrsUjqJdy
lvwu5E2BTvz/yh9jSjKJfKOKcCV6v7sxA/GOe5645yoCnTPXb0xTkLAva5MUnMqWnso5jhUeva1Z
yVeCfuKMw3LhuPvY0bDJyuNGtTZeblN0YbdGYhWLl8gSnP+8mE3L6rPXDanfEYrn4QVGL0Eiv+ab
pwZ3mkuBQh/9Q4Ut9aFpPzCBxlT3YRl6CDuqqi40qXfad7qx31ilH2zNTgwMVZKY2eIFikmniY+3
1uZjhEuspUVrtGGgNzxjsRmjELJ1IC8YzQ+v4f0dwYRN/GsXXljYSRbuehAm7lSEDlDhuCHBQsNg
y/Il1DNC3cl3l9JPUnG5vToNIdigiZNiV4Z7TJ1EvWRjhmbMNCYIyB72u1LI31nJe8uDFtNYVheZ
KiGc8yvosziDm1LjCt5X+5J5VAwNbVjV1Y0N2j75sFjQiKKV1hrjb1CbV9JRjA6AkSnqcEARiqR0
3N4ZWsxEmDa1Tq/88SMNNfcKm38xjmspI5+kn0Jc+2OqeoIAJkygNZV67jptBHqliya7t2/8bTcH
4+AzrGiFP+q4D6TUBbgDcfgJLVlw5SaP25lrCx7bWoqCcXF5qxxhkp+1mirN9VS13QrlYoAiA1OW
ZxtN+6hLwxWkm0g55r7dsoG26t+cLUExCSSCkdiJYAcMkFnFH2H+NSCpDcbcJjt/oQTtCAZdRzq2
9JdgOoZtzAlrjunzSn8c5bvmCzkEAcTyWJVNQuCeY1nef0PzDjYLISaF9PFo3EObH6eMjuni/z8O
1gia9GKTiMw/6w/dsuc6Pjp/Iq59TsfHrWgEwQjNAX9pe697v9IwV0pHDSKZYDuaPvwxqJbZKa82
sSNDdTiOcVnSIxIAnsamru7KH4KmiyXWzDK0Bt74KW4pjWTZdLGB2adh6Q7SusU6G9Q9keokAtuf
MjK4eTjg/DVaG8bhU96Ufr70FgwU8ZpRoPBCXqlE+AgxRgtDXelDZRr4YJXSBj8kBgPmReEpBX60
yVZrFJgAU+oopUMTGJJaYzslq1raoxJj3nVR69lYuq/dYHwzOEYOxCPvZ6LkKF3Xpacey6+TcNfd
Rf67jMVt76lV/ctr8AepK2M4n610M9X+vP1r97H/4IrEAiDGthULMkEFWVo4ydYq2+dj8RsA1RO9
FoW64aouyXEwFwHa955LN+83Lic+Ja9J/YCH//Az6dPw/wwMu3L89OF2q7CLVu5K0IoB1x4ikR3B
UxoAguaPKQd/2iMjyWV7hcoF87xSFmB7Z8ifF/4Fn6SmdGbgUSUqufu1/wAjPbu2tyz3zBUsgLZB
5rngqUCPzuiEs/OsCn7dK0hzY/8Wjwldwv50QPFJ42L66sMFP/pgjItw97WhAbfmi6KHHLXoVDFN
8wjdd0+pHT1m+yicyZKAZpkvB3pgR9atdaJLHDRd6+2TbJUbCJZYVcoojCuYAK1YnpVC3gJuarwR
Uyuvjel27TGndeGQdrnv9nhGYGyKD5R9kMuLOC8fFMSCdESQOLRSahhXr06Sh1lmS9hOuLcDy/oU
xWqi/bf5s1B/9jJu/ah/YQgGLXHBNQQVLRbypIzzzejC8AL/TqoUla+0nKqSIPBVcj2rU6hTJD/x
3g+x94lvhUBnsDZ5eTGXdL+/k52oHmtJFRCwWOZ4ptpkNztS42cXoLpAMCT0exaztKKlix9qFc9w
2yyfzyDoszE7oZ0wh6N4qgLh3wonpzZkQT0cCP5UB6bfGp/D2z2n5KAptknuqUZQMiMGfVEQXeQ4
zyqv7/r6DdlqOu3OUdUYpxi/IN+YWGVktQ5CKzDmWgSmsRwEGL/0IQVDztzdn1HqGLN5t4RPyDOw
1pXwQ303TsPYzHq7eXOgaCfnmOYaCGgCM7G84tKLMuF0V8w6yH79+vYPUGKY0uyEDtiugn8xX0h0
PXaQojvoEcRVeB1L9AzSs99wWT0KzKYyqnSqjOxQEvdA22VBtm+G/zWlkvRn+WcusSmdUHgQc5iQ
q9BSXCuCWAQeAZnfBNiflR1NEGAbf4JZdaOz7n4DPYlwA/SkmnMWIy6DHSPbntd4K11OHde/WVoe
ROfMEJ5vwQdavUzcdUD5to054mXipts84S7Ylki67/l96/xPJKy6bST4LgYWRzTc52qSwol7eA5B
JXBm9c+F405OCqTbNme5o9FRoZh2QyI8PL3SNfG/mVR7KdhM/KDGzrLlEK+oyaRvYM890Wo6Vw6l
18oX7WA35jcoe1gact8i7RWRFeTwqp0zepBdWQjtt4v8i47vrk8ktwKEBIM6LNTpmoiWZUO2fzNi
qzkO8hMKPpcY2idmawMc2lZopSG+rZidJp6KS4QhJiaHmambSpsXiT6YyqIiSCyAc0CMmt2oXjYB
St6JSe+0F+hY0f00CSDZaw+CL97o1BBnxnx6mHsB1TbXKSFb/W2elGM11lxDE/jV0u9p2fNcHZXN
2Do87iGJHGdRwVl8UT3YAXnvZUPeszQyxz9wbSVtHX+1KVJgjYTZzp7ya9jRcOevKwg0DN/kYmjk
j3EVJkfflEv67ZcZ72yYHk95KBbK0s4MdaOi+F66ZxD5O4vzi0VO4i60mMGB/43j7qNT+nYULBF4
KnJB/GCOnFtOpfYGMQXeNGQaXV23Hs7nI9XuE84dwsudefyyg5niJko7wJPIB5g0lYpNYBY8Xrd4
mWEmTpKhClHL/grc153G6BW3w4tAe59WK0+/HA/viMrU7gTc0M96sMcrTDNU6tGrfAo0uBLGw53z
9R012DDfMRZKuRGUwFsi2nwiAgWnjCMcLjd9J0ndqNt3sUvwL3dAb113DsgDmpT09opcvcT15izl
IKb++in5AKQhjGZMdHZsaocIQzNlbmQO+1qpKe17i+pBEegsvTo2soK5TYwN1Yn1uU48DnSmmzPP
WK22LX4mKAl7rf6rNKLI4wWGrw2pelRrYLN7IyCpEXQGLi5gIQh4C6HgOGg4ta/3ckHgoErO6fEs
k7VnjBavq5wGpUcKZ4glMOo2vLDCSS9KbByhpgR62ditWs6wgl5fFjTgZVXlNpVdB9AOD348h3FU
KEXVUbhoba8TNHbK51PQ8T9QKnmqJ13JLb0x6jc53yI3Wt9xC5Las6PLmOBEIReOnoscD2YCd0jk
sSVGdv1Pm0MMh5zh+10ueJc0rSoo9vq3vvj5tDaSq3gt5ElBHcm8ZbO9mgAnGnJF9wilsr89z+vE
dNvB0tZIFT23OKkuNl/xX3BS+f5pw9XXonA0soiOgOafmS+K/sx8pbyidzoSO91J5RB18gREE3q8
r8YOFWmgZrsq4PUtLluaKo1t0cw70pLlWLhJ8UFg7Zxf/J554wu6HDJWFPZ+p+HXJOGGV5JKYewZ
tY6Ly8bwgN16DledzgyiNnA/7pkRxNGAo8O0yhTs/17N72n7SZ3WCU0p8gnvoKQhkQWQGT5AFCpO
w0G6Jm8HsY7tLudcsvMlgJwPvcOrBJppioZHitH6IG7BV0LyF2PeLdAEuUKaAto9zN5uB0ye3oL0
Kw4dS2EPYxts00PlXBofC8kns4Ff/SdSsziHMhBUKfOkvUeMyrnEeeX2QSePKh/A/37x6/aS4nnG
6L1DnYeP7p48S5fYUKSbQfetsfKfPVCc84GgJTTB2EG1elOmVzBXXmRCtlAMFOkKR+F8FVI+Q4HU
t5/F0Q40YtnIZqn5WU/WqoETanhcD59RLCTbd1J6e66mEsteTP4EwQ9ZJPfR8rBtCqtw1iTDiZhw
J0sXJbDxDL2A/xPV4Pc0y4gbMp1geOXJ4NQI1RkFrds/fxhrzwokmnL8CBxBRK+SIozj/tdyOyl3
J4S23Ao6azmf42VypCFAUTj1gF2XjI3oqOdYZ5FU+9QoSccDNg3UjedGHJqMd9Ydlo112I2o/QAC
4031Jmuefr1Dm1v1ZDU84YUfZBkqOA+ld5rXOuj5o1TBC9jMH2FBA/XJFKEby3iua+/4rSNvLXv0
No9ubhC56EUlTrjRC8zijU1u5VOszaWgEvSSpw5dgJMTxFC0PE7S5hSI5MqqAvAcGggndeAdeqkE
A2FlHj8TuPheODqo23b72dAYlFCLS0DWUYeMCwsnvD/uftRqwYUaGjWPqIek1ClGpDVa6lBzkd1Z
o+nj7T2NZX9FLDop3fLC6YC5587rRjZUGYnxrbdl8T5QjYvNYh8jdQkTSAVlWrmtDzRezhI61+8P
Am3ikjH4EMWWVsQuHjeKyFAceV+ReptEjLcPWgWZScwZPytW0ScrRDCoN032Q9Z9NMxO2OMDJQpf
xXtUD2TBX8Wnjks7mHyBt8B5uMkHtTG3ST4zRCgvzrbEMr0GpawMRxv8ZHtlNu5Be77CX1O3OBk/
PPD0vjLC+XiTQ5NEJ4Nolwmg6ovnHB35AiF1+SrGx1+fvJZ4GESkF714BAd+kfGgGaIwKjEH7awU
xuwnYmtJ39xBKT4kpkwEu4VbrkgdNiKFypYFacuAa/aPL5XCgS/ANniEjKM2Iv1UK93+MNA+iHcR
dYq9Y7ovprPe7LTek6/HgcAza0tAn/ksuoTeohwCX4h1egyGNQ7RDr8cRBJNDp5Jfi6CvH7M93Y5
oxSBiobkpYvh1yh9MvxODpG7K1WUh5n7XWbEhOPhIZrRY7CV/bcB4I/hzTxaubOxsQ8Lax1miAqd
vqlnDNZ2YlcwB2k9+7lF15s/38ehB3//tMxu53SMiziB+Hnh1ogsk+i4Raeu/pTU/XTi48S5kwee
iKI8JD8S5GUrMov2/HFtbUZn7mKx2pkw3cqG9wxI6PhFa3ezC7TJzZg5XJTk/1yGrPw11wEWN2gg
SeaMRuLgvVBiIT4f9a++mvX9AVEVWgr0jV3wW5e/pWJ/7ZmiiRD+KodceTNySZ+KiPxEgjqcvOi1
pycvtsbaYviq/QgH0gADfK3+IhR7IBK3pkY7KoAekV7xwZEOreHQmuErNBPbwTCwc6VnrVG6b2pL
HM8vfDBkUswfOo4k6lSXqZ7SaYVM/b+pIZ5EdImWewwYIK2Ip7yOrL4ajYXJ6kL19mlU6e8pPQ2F
GgH7XpS9Ji8ad1MsdDt7SQVeIomsDf5C9oCFVS6qyMNrmY1rY4SbadpxWQU6WJwm3p9Uv6gAMIvo
5O2IvoRZUJMr0Aw53Duq7F2HpQBVpMxHOqLdCU94zijQrzZ/MO2sBAOyLhMDYWp5O/E8WBSsLPM3
0klK/5s8+GoPbcTj3pKPmPUg72IGl5qiAvCkrFjVaYLr/E/3F79SvaLfBj/iDOZPAyhcrlEUEJ5c
q9mm3Xs3Vonc7CB7sz5ZxE7+7ZXeoyTXK9vF4SrA38DvliFX++tsvu7TtFzai34OUbwU8lEucxWM
E+WuIv5X+BP89sIfxJhVZnYk4AO7zy48lfZ7primToFBaaB2s44W+Dmf6U7rKGaKlfpB2BlmFP7g
q+PU0NQzXktNF1PmKspg4Qs4zbaZCHj6Sd55kYZD6tw6bfbv6Bs08X+AzeG62qEUSFyoljUXONJY
FZTrf8L3K+YxjPpj7UGPtiQH+7NRBwLu897wR2F11arc8GcpT+rIArl2DswO7DAg4iV5kPDil8yw
u4Tdpm9DNc0aHV2erE3ZS/Tr7sSYSYfEFJWp6ZGlpXKqnWmfqvHUh582SIi+mSxgIxxFSnnPa+F5
SPKN0aSwnQmAYKZinAB1RLK1ekm8vOIttKoLJrtSkU0tna8sumMSPDLANZ+LOyA4ZrQTfTTao3kU
XS7BCATvtA7BGk/k8r1tElxI5LL2XQbEVZ0LIpsHwDlL23331Ou6CkUJQrhQ+c2oEjY6XHddJmym
2TBm++8AJbwEOkUs9jtadBL0sQhlvtJCShRz+WxNgNhOCdz5akpuYX7PnrVY0B16TE7xw97ENjIF
CHNl4neZMnzvfyzUDaAwX7Luv73zMML/LWEo8Kyr4E9mpggETZb9ECOJXl3FAuU/5cQYieI6vzo5
bknWnFPgxlDSAIWfptxqKKhcNeLoAJIwyKloaRAd/24rf32lUkfMJP/EL3ShljfeoDmw6VtSvKOh
u/nWiQb/Ytx6TguscVAffnEamhRcuCdow1FA1fNgTEvXV8VyY3O4rGP2+n9PlZ8aN9vZ0kM8dwBs
nqhzRPQ3eW/vF1bHofklJcI9t1cyYeh4SES5yA+x9z5QQvo0l1ZrVW6CQVXKJvx4WjSsJsSZV2lh
UI2zhBrBmpAR77RGHt72eNZvrFLP+WGJOLrGHa2nDG9wxdbYddkWrIvDAXUknVjfpBM+ct9CY44q
yNXX+qe5igmVoS2yKmiRtXE8ptldTpWNtvfr+hD2URjdvJVYTz+wmF7WBGCfrLgCCNR2pLavv7ZR
ancOKtkCuPzvtEzfmdJ2Gp1UhMk4oyxNPR/I6QfjsVVVFeKpmy+I7OomYX64UbkWZbIc0Slyvt4e
Aby4GqEXfMIWsxCx8hVRW6wxGgiw2S7KFwy4JlOCtdWAAO1YdT2++hAjRncWNkzyumaf3rLqlfz3
ZGoOle6eAxEdY5hj/zvaiYoWeSp+qV3XdFJhcP28sUFJGQ9jmaYyy+xL7zdZoY68Ul2AkLCtzNGp
yrwtmn8DOTb/4oSuQiSBIrvPtV1DELngpWw2fUi0b8MPI3m+Wd1Px06JjAcGsXs9gM0FB9klLVHi
8fttZZH2UJSmmaQC6tXQWXMZORHFHdvJ7jUvVy/n2Keg2MlpRfHimUPYNZIqzPqAl9wBSmPS/fWK
wMsTi7KsjrEBf0zHj9W+30X18kKQ8JfVqYrHLjHDgd0EgeOedQTaU5pOEKHXVDQkP6KxeUZcgAB1
44Oqdu8l3S2+RSQe7sMJz8xCrOmPj/kW4gjE6H8cY6l7Z7Am3nMKkK+gBijXU9pX/DMPWhmM9feD
lKIDouE43k7u1UltBAivpmYK/z0/cg/+AvuYTFtlu69H5Io6Cs6105JGLUp+Dc3D5xqOmwAUYhBY
BOtKV3HihZ7nknBGdHGsDjwJKTSw6zwDNfAzzBLEXCK0aq5AhGX9lpgUlz3oKafv7q17QiYIqD/H
WFo9dAkmS5NqEQJx8q+A6E80PiSbVONU7ayqDviwuzdy3NxI9z1JLXa5Ji1U6R8WirAi9MvePIuR
mGNQpTKE3NQG3qEgO+YmhMgbVpUB488RmrZkVD+me0iIBuDxuEHtuACjfZZY+sWidY3KF6XUKzht
2FE40fjZ2KbvFatwh+3OBc6NknIBxl5PKKUrydbbKW8GXMxbg3ehIjLg0gVwTxnoobwptWi3DAHh
AGNqzFDOkCVLP6soPBEYsja+UvfpLypEztTC8tVPWjqCOS1gxzn8mI2ftWIduJlKzhB9K8zxBymO
STjAaIWInD7OU60++UJ4hidDlsZtiPsr9N9EfS2VkyqwCTZox4PkjQ2SdHXDwGKzGZCKpnJUXECm
ygT9dc5XU4MxdNLc5F+P/+azqn5IcPQFKCd0/ah0IAWxE8vIwzQOR0vvdgypQ8ashhGmPFU2EjKl
vvbk4bMGh9O9QVqLAlnf+kNXJmPZ/1A2neT9IaiFo2J3aZYMXNC6Cjb2L9Eam8T0fljd809THzHJ
J0GlK71dpkCiarn/8zanMckXqxqRZrVdC+YXNGJbqeAYpFhpXBqxP6nC1eqOtueylW+bMt0uFtlM
/4KsN+6ZOUIfsG0PdAplZpJI6SNeQP+cN26wJUzJVyqBQ+lt/Ap5Ouw2H9g4Vxec0ezP1d44T1rC
ZgRfsEMkl0ytGlOsQPd33w5y25FXRdDMHmVGCgxqY7Q/KVWVSZetkVSBYCZz/X4i7RNli7pjyuo9
PKY7acUjmUaQehH6SRSNeMKoSGmj7Tyq/J0GzT1h2MqAg3wuqzlEm4cu3cL6Ma8ADhaFbcvD3kIV
w+r3sAUciGiu0tCSeN80zJvoDUOotmZ99w1VslflLAzXJohqKll4/wZYE60Ybh7KBVeYuxewP0RI
mu+Isyrx4zK7CBrEsafHg7YLwHcg6jCPN3fKvC4KTJnBaI6hOfoaOidNVY1TPeNKn4mt31mgLTx4
aYdFDF/afUSsmiM7H+C0nJammJf7Ft01uAL+wmWvJ0tN0ppcHN5m1YG03Az3a8UNtsZis9qKdz2V
BOh8Kf+47NNHIFFXbejhhFp4+egmdisuvb+EmWD6BcfXXLYm6BZtQdVLrMR/i2Z5zhfe4FWB4AsK
ToAtSxl+GqdUdh7DFrXcaxlAjdg2cn4l+xJ3soeOIM+vNixa5TzrACIZE/KFKn2sSi+gXC61j8dE
WTwV4gOmoXEgujTRObeUY5ioA8GnPtJFzdYKLer8HSZf2hHAp1ZYDzMUOHRm53xfTVlsnLRibGdP
hKn+t6odQXzibAfb/THgC9ijGUWfqbE5JIyAbvBeiX1ehZDvE6pP0YZE/JVtORXknQdSexHUHTig
YODAC7NhB6dSuBaVZNswuL+NbFQHWir1jGtjPzzoLhnOClZbbfuqsn5HpL5GVWYGGABhE51CIUbW
72XNdpABLDGW+XhCqgW8mwUBitOZ+2TOBPGV20AT0Q1oQSITP0vQJC7ziZit/u37/2LNH+NcFQIV
VBkwaVzkSzeYYO2o7Y2lKw3hOnqGis4S1QQX+PMFWNivoTpk3xNBb6cv2AsuH68wde5cVBIn7L9r
sdCj4fOIcE219S3+TUnGy4+bc+ErI0qk2sWaWWq7aiQmbGqBMza/6CIedd2iTjKTT8FYI/atu8u7
FeH6Ur9ncq7J5++7dO2vMuJ5n41gIje6KjCuBf/SfagfU08QjMHjO/+p574SV2d5hJGsr4om7WeO
8cfA6Cun9gePSqVxHjbTYQjluzTvCdxmH2a+Hd7DjKDlpxiCqXfM4eAYvWkPArIQWlxxbGz6Paia
lkv6DKy7LP4Ls+AU5vqUbNuGvKmtuU6l5oM03q9q387TOXaGjketz2xyqSmUfvcWbQA7/XeM+Pbl
ruqanZLElBjtEitVVAK8Ayy19nhtt+mpACkAbVG+OqWrvM8aSbirTjdVzdrU7BomirSU+8NtF7pi
4fQsQokDF4vffdZsiH3WspeyvSIftlf49AdTriuuyLfqoxa5aaHQGmRi1t0gq2oXbwDQhbd3T4yc
NYwfOgLWLwbSkKY3yq89wzdR9Ei26Sh7qoI9FQs2abkHcpPb3qhA/JewITu/nj+tnZhmCf118e/K
yS76/umKU5U0Lwqub1YyKsLigqG32G+mFwiXVWGJa0b5w/LMWFeMvx6NGbofkp21x4W7SXvh3f/L
btBQY1Mu8PB40O/cw2KJjlh2sRATY0K0Kd4m7TVOsqzJtFDnjB4uMDQN0+HDyX/gEFH+vmGmWvMl
E+WiUaOHaLm9SUec3zL0mVULg/YVmXkjJ6mFTPSq979OZDnVNsg0+bRQrHgFlDJ4my+WU6JBRvJ6
qZUdasD0qauKnJdNYxbankl3yHLT6tpt6K/CIJSej92hme3C+aYQzwqIDmrYU+NlnyxOTORy7NGr
sV/FyoePrfeqOdQlJWj+Edu7YO3NGcaPerqUuawoYdEu1XlOOdq8BhLrfMp7hb3r3Nke10svW01+
K/LaMnZ3S0MwhcqiRrXPWObY5Z/jtREtwxEzn8OZRpzyPX+vPnIpOEQSo1s6Xw0KodHmjAuS82ix
QJ/RR/l3HYLLn8/6fQi3ZQy0syl0znCTAmmyaojrh+KjbkzaT35/8Tq7e+/07h7SrzUIdO37gI7n
rGaMK89siHAVhqlAYZXYvfSxUnWGm7g8tbiXhU+XPpaJkGLJXn7KI1cxyyRNl8/xS59C4rkF/h51
5uwb3h6Y3/NmykfkUafpgEH4Os0x+FGKss0uIMmGlP4mcNz6MKxWVuLGjy+KQhiH3G1bsrsWXCV7
mtf5wHvvNu0RB/pc37QGhEnOI3ClO11VyeCiqsy2Y5vGxYRQ9lFg8kSlN0T9NPcyslI4Bi5UmaLu
rEG3elbvfO9BcgYZnOtRIbiJuwl4OGXLcBbs5lDTwW/4A975263C6jWhrxmftS/YTh8R4+NnOIS3
+oSxT4adRqitTzGD26pRsXUBdqFIUTpA8WuILNa//GceluG5Ls7B7be0qTN2HcMYLCSqQHhV2W+G
BxgP0Axg9ojYBWitq/dU58F9sOpsprroDKHWU84/fAotmbHr8oHY6LuInk/195aAnzDLoxuuwKG6
DDFRa04DOsWleDuhG+5+J13o7txAMV89xZPARYfMlNfj6FSDLuMsG/B0n6XHJjPX1CV4gAGPhwiG
gNfPeXsG47ppYeVb+jJihuBC2UdPy8Hw5xiroze+jV3LanWCEkK8Jozq9ZC/GvEbifjNb83yw3EZ
TIRB2nlvwShJkWyhmNZi98ntjgfJ7xwkZBgiqEzenE+hpt+yGghGVzzKv6mihwWibtotSZzLuWwR
eJOmBbPFt7tlopjMJQSjCv8KJoLUUqQhTfnVSAfdLDlPGpACB0v8rz5crAoNoS6JAIdN2DM1IPRq
GTWVGWMTil+3kBa2zDW37STuJH4E3rKAcuX2HRqF2oChWxZ4oKgjQT1/l0A8PHbdcjYPh/OQ+IBY
1+fL3L5OV3zBfgPo0uI83a4OyB8BvW7ZMro+2pet5km7zVs7nbe6+111qM8fmEQk1CsTzTWHNBIn
HdsPYrMALJIHf50vsb4KM9vdygnAOA4M3BhXjEA1cDKH8dqZmPYufsW7P3h9lCPbv0Y+gTAUGER7
IWD6zpJ9q2RkE++Utw3UhArHyFIaLkJlx3F6IHUH1meBAtmNxVWMwBVX5lbXSK1Y2eiMG0f6Qhxq
ofn3JehLibGUt/N2yh6jc7FlNnH/QDxdWL1OZOsAsZ7PIarDw/LCo6GyzUcAbIi2tO02Zw4/Hz2n
ahHhPv0r39qEVM7h7A0wxQ3HOM1vzH0bbeA3boDTaA2vThGAjynaRWsLGpOgK/zOEr5V1LUKD65o
qV7r6ptU2Et9FhZXk9EtS8fLAKm2PJgXnomPYMsUjRtioDvj+FoggfRajgEXji2RVJowKWkcud29
cmvXKA79F8XslthEVo7C/8mQ+ImB57lkMv4geaBvR1YjL7fFMWMvV5mlMgva3IRNJj+fpkxuqkKJ
zlVlMhBQ5bq63KpVtmjrRIVFKaxq5Nv6hh/LfQekD2lNZwYb5R2CoZp+ZER8GLLHvU3y9cMlg0MI
O82TxE6pkTotY7l1O+CD4pe64urPr5i9hFRbtG0phmmi5aHcWDkDQl1myTrS4uEDmA4O3ufsK0RF
dc66COiycIX/m5QM595F/bDkYCvz+228qSIuxW3S8phud/h9BrzPLW1sMeWIQUxHWEhuqkBsppo1
Va/2Z0p+opZasFrrgGMF/HnhXYpBZPXfLjaePWtg2704GmdjtQyh9B82ux45T/9DQaszITta4VoE
oSudH9SwQx4BGubEZ8I6KL/DCfLjj7Dw3wlRJ26K9aeHZgQWZNhMoUY2nWHkg0O6wUIxdstayOrq
zSBuQda2yDLhAdwP+XoGL2hKFYutulDf/fL4sPcyF5pkiZaP4GFkdpI1x0nt6XlK/ZED6nVTRfCu
70ECt4sy8wkO5qnC5ZhyVnyIBAVCJxbPEKP7fpo0oAlJ0Jam0bmfqO6CMJ5th9Qj+8ZmlGJ3AGRo
vFWI/CjazD1Kr4dCkQyPwEGd0JOCX6FOLe3udw3yiSSjqQsMC1WPGd2/AVCRjz4gh5NfU9cyzUku
ARorpgsJMMiITIf+hff5jV2vH1vyuVdGpEeGtp9UbfCA0KNM0t1b5sjhe+rWSOH0RWRCsnPxY0bm
oBSzyt4PXgRCQQiu9ilwhHAz9tck0Wc9FAkyPTYs7QgX0LktF552a4VfBi4zQwD33dsMbJ6QGqvC
cWCluvEMWO2jKB6/8tlaubKjLvNtiX1yis0BiMr6uI/w5CGYGah0S+WuUzeu+c842Z6jbmS7eH1d
M70EQ1aQInsgWDplqF1R9gljeZPQHduuAynDM56T1TTR/XTkeb+bobGhiRts1nTv29QOSPn+1qqU
SGb3FL+RqzaGEIdpNsSb3O3BJ652D5mETWVhfSanVHZvDHf0l0a5tGoDjatwufDWdtXutLe2oDqJ
Cax6rBxinMf0V068yJXT5tHkZw/FbvkUgHnmxeFIbaAA3Q60uZGhfXpNM1PGwuNjXaLxTzwNdcgg
zXIjGU/F3Cr8KJVNNioIGQlyGya1XKQYQwtHz/9CUHRTiZBNhKXX5TiGLct7LNHOcaoPzDE41Tit
BvJ5m+RJkNXyl50sXB1M1xWbpWXsIAQ+nLOw20jW03jazC6rxl9zDtcSHdaPbx6+dfYkCkjpl7c8
zeXbW6Rc8Yq11p5VJLHcfKG9xCQTZXqC+EhCE9GYMbGXQQ2XFwYY2COJ/TFuoehHYoQVNPUnSgNN
nkgBIo8AKCNq6HLuTDhb4huoTny10kPHazKKkGLYH+X4DQwVEQ40zydqLY+O8fevoR3rjY7ZXlTp
zDHzQF2leeM5x9Vt02B/SqQ+DQoGk474V9kSIYXc+4CIB922sdqOBVvQBgWrcEYXY2y4NkKRupkp
QEc9yu8QThvFlSX3kh/4KKHbYDeARBYaLg56STVNdGEbiV/QrgzJMnFlgn/5uaC7g3JX/B0dXA1C
DIfxqvevPdKu3Mzq8zUFMuSSEF/aWUcl5j5WVZxuwT+qRGFDEkJJqkgHY1uKTvGEc5uN+TfeFqyp
8WVU+1Nhkhf9P6OibszT1I6XHjaVmh98ryWBOVl8eXMabBUY+tKoPVqqxr6t+fgZzF7Xzg+cRoao
RS1lmb/kN8IsotFW3fCoB1zeyL7JTolAnTVLDXGCgaJSVec/K8T921tP9gRlHKXjxNr/bEVsoTKm
HW6qBsoNqK9C3JSCI3mRCE/gapP5AnUYN0pGg+ExyFvFH0jhT+xtnNUPPezjXc6I1TGsRQaTlxZr
FmmbGF2+qAvx9EWCsjgn+sryaK3XRIKbUPGHZvYw5XuK0+uFo+TGmiUgp/pkL1uUAgSLqzF5GhQ+
o+Yn1O3gukpmx/cBpWL+ftXOVIbxKuLBVZN6xIiFD5XMACMCNIoHJk1KJ80Drda+7s5Mi0/AyBFp
nviN6TLutBz4X+yQi+P24cz60dYGRqVKPaMK4OjxGkAIPjR9RrlW8cEsEge80kdfUtHKUPY4QqQo
h8lmqSrDpdSuOTTpVc85TcCl0JHuCetZtfpnYOjVqmN5EzhRN6IhoQ25T255eWwOkczNzmysOMJR
xss/KuEuJbrSrb4yn+vHsEYXxT1dLARQLy89H5NeYWZ63ZZgSysZVBvQI9BQzAredfZN5zxmYlSP
W8x+N8tquyqRBpvz9a6sSOepPnooY46CKJvwU60lgM9qko4ubgwHxQA6SlvJbCGSg8llFxcDpuHr
bmXoOiwB806ZFvXv0bSdD1JERyEHhhW8h/jJ1NgSjYvbdxg/mAHjTnsyG7ONhBlJAWYTFSZjpmU4
l7DjcvIuspipnodSqBkUV9gVC5lKd8TXUQNcAi2wuSQGtb+n3KnCXNWK+pLoR5kwTkVS90TGez41
MPB5nng7QX8Uj3cKJlGugv/VSH3dPvIjZSrC/Lrz3KDNNRjkWTnYga54lqrkO+S5ACC+FnrB3OeW
sEmHQNPyNJJIksTG+5HcIBTT/LZfLy7q5NOSLHC1yjQ2AN1/4n/V9LAiYMd6/sBnju565P6Xa9Wx
MzsyhtDndWFdMZ4wrGUimo4pPUwVBtxqdoG4otafRAZVern7JaVjiUY0+ZpdYh2pI7MrSFg48dQf
o1C/MalUumiCqdNTPmwa1clzyn/RRcb1MsLaQQHljYiWZp6mxBLDhgMRRaC2iaYQHF58GQJGyXXQ
xcqWodt7W99ljSGgxOOf40LZIOuRlsX5ZyD0/M3KiS8xMrw9qC7WDkOKX1ixO/iQwzXTBei5qoG9
uZmaKF6xBZAbgG+++3xLZ8jV3isoQHzuyxTaNWlMoqdsuQOscHPrM8mgWpGxzo6ds3/9fPfTbunL
IEOIEvb1sitzim+BTwrDGxbux5sVCTC5vuG7CSABMBp2GEIttZVizGdC753Oxf+j0w9LbanNlOZn
RSF4fvlJLEkpmdXznceieewCD9YMjiw+/Pjn0OEVkLgVzIjMeFibSC0dSdrGlkYmi0XtKB6l25W/
1w4w+K8H2tqYeMPdQu2dFaXM3T4Lq4MQYFVhotKybUaesJsFJfdf8Rk+FZxqI1FDm02fwHhChIVr
cWCmQWTzt+mvgQjfJ7Ie9NQgjWO4syXlzfIgfHnlLiOxEE/1x67K1LrYoV2b3Gr3M/e97SNdwiNW
LbLYccjFil6NixvAj9mESmiAHpRZbVz2XXiq/3AOXx+jsCVPWHyjU+neRUJi+eLozf5db2hr1K6D
7AP+T/xP5U/IDoiqQFMG6SfOZyg4RUO3OYZif0/p7oF/7rdiVNxQgBWea/2X2nHYqoGuEH4BFCDk
ZOzAtvXBmG2SXoGH5tkVQd8DBmyR7yjqA8VRu0+bKBZ/HNp+paSGG9YJUurZA+iKdrCDL+Ze3A4P
rwTSuzSXaFEGG25YmJAriYp0bLkr7GOROFNu8mcpoPnzYkrPGUQVoXYMj80EBepvYqIJpq6CIU32
iYWw0UqIHLCavzHwz+jm93kEczEY2ruQB5bzA8SkCQ97yuoESMkpi0x5gRlz1DfmwTUr7c0Bm7OI
1A9zgp1oi0wuxo2e0Hhr5a/9iE9QuFnqVVGtHFxO3+b2A+O2165AkYyhKDKoSmhszXH+McFnctkf
9aetfNPiQDOB8504RBzmb9bAS+358a6yeA8ZKskkLTs0b5pn83SElZP+zhO8e6bK4/WS1yWaS6QX
eBAlCu4cyPnaUij9BF9VZjI0Cj1HCr4IEiIdwIVMx39p4crnqGO8TyIgbbGAHYqdpnSzJAtkOlAw
dRrl/wbEuZqfSO+DpxjxNgAzIZ68nPcF9W4KUENLpVHGBQf19YT1w/v6D34tz06Gr7GnfuLeN1E2
ftzB+44521hg/gf0xB28m9H2q3ojja1zbqXDMsn0fXgY60ofs4eZ3rFkA9D4IQd2/9R6kJUZo4qL
6+MK/qufG2RyfD/Y1502a1i+qHa51wKgn34U9NSuPr5/dODIx8SxshV3zS0RU8zRfOKRekSrWp+w
c26cCs4g3gQBVhbtdLI0zRh1bBobhxCua21R9PoXhD6bQ9HYMZL8GZS2kp1HzdtQOJf63Mt+R3G6
5wI45ucwshk7nRpDUAr0AHV3QQkROTYOLMtobpaTa5ICX+b3njTPK5XIZQPK3fuzEoEKtI8Eh7JD
YaA32wFVdXk3snmJWE0wJKgAE5U+h4rdNqSEPpVLK7mT4mHBOut5b6LPOFO/f8eVn1KqyHFLbIK3
t7V8c6V2iYQ66cE5MYgr0HUk1ifmGTIz8xTH2e/BQEQlpnj/QxbvPQ/AW216+IuFSMh5rCwhv0SD
4ZUZ4GOlV39iejdClNT7S3/llPurLDNCmuXwxZ66G34f/G4MmphKRF9xJCGdUC14NwqN5j9d56ZH
btgHt/QwVVIZbvYPLfypij59eqtiLCeGO0zGiGFOw6cfRP2Dr6Cegx1ByMTSVvOk6dUlWhPahEzQ
eFb1u5K/AKMMgUgkD//p4s3wyDnw9NeHeqdXvPBsSKUeTem9IBoKTzclVo7iPEDU3cOM8d5bLHRt
L06I8m4F3IiQB938Hzs+S28P7o4cqKGqClJBdqHdwz3UWg5ViEhAf/NAF15mjpJY3Tmzp/PzTi6y
mfn3kxfMnJ9wbDovG9vvYHaKnijXrB66gH+RLFyuNg3VskgX0iVk1h51TiktiTaCOHdfINVOdIlE
WY/xVuQ4ZG66w27H/QLq8+BjvQoEW2jHAMUTnIzmUDPaYuNp4KwDDK+Gj3Pec0BMEXu5Tzkih+y/
nTN3n7tO4mL/L2wrqZ83F7IHAwZSGPnVCKslKuHfgzwolBhfcrV+qT1lp9h2SK9C3MK6XldehlFf
PujOHFxY8eajNyT9FJC6FpYQ5L1AKTiYTG45R38tBl6FLXx9mtRVLR6LDUQ+LlTpF6+gfcSojZzF
iJDD2rz5kgTAt62TsVZ6lbSN+WEIAA8S7LiPgA99TZvJMJTyQwyAX3trKhiNs5wviBpta0LGjugr
yQ3xhMR+Ud/vklWlpYahD7MKh4w5u5Ii+3mMeJ9jmnjfyOogGxjWgnFgZADzzPC7l/D5dpEKv4rF
q4JrFJQA4vWlUTkWEybf+l0VSI0v05FVkBg3KFvabiQ3vQxBO6RF5WU7OGVoy3FxmorYLI3SWitk
jtqqfwuoOMVzgU670f2S+FKgpzLM5sj//Xn8mzSFsivTHlDxssbTb0vBubRqdrHOf95NECkcEpjD
jACkg/oQhael+u97+K3tQ/Sk0ZPKcP1t0Qdp+HJTKnq9sXiy9u7WtjiGndoRoNWzw4tPeSMsuDSk
FPioSEP3crch7vLpDQ0t8ueQH5ceFlgMMv2D9g4M2SmRfvdHOdKwM3RcJXav5UNLLxL0unQ3Wq0y
oqQoYTc0K/F3/VXRQt8DbpJHydvny0uAQBP9D72d2Swt36VE2veuR2UUC69O8x0PhUND4dFDUu5v
HswMJA1//70kYi/LpNQ0Fo0ic9SIHdGTTlOTS6l6Jg/jOlGenFvBsHNnfgpXDRlCodCo4uvXlW2T
8tIBo8A4Ke+JZiFV/q6NUG62TUKBdxTchYphD1vxsUN1krw0odH2LeJW9Pw/Lbw594St9rZQCW9d
MHYWBeb4gh1VMmuyCINIUn/7HVPThtcKY9P+3BsUWQJ/ONk4b6ehi8VDtH64tHWJVSZmQQNNL8sg
BBPeDeK69//TenUB5a7hFQPCgVcjvdDgSEMJTPcLZwCVLMaGBcUZrk+1TzJSv5q+xnLWaGaY4QNk
1aog5wIszOaw5PUCV55L6hghUgKva1hciYrJeWdsNLYvIEP90K3bGANfdosaLOUuL3TkB0yk1Wwc
ji7GXxI/UPRdBDVZGeviYr9xjntYPcARWRILrtskmYV9DP17Yw8Q/bJyTSROu4CNjT2YZxqyqVdN
X8PjerthlkWtZ3wqLDiqMmD5/i5cA8178UTyIF3rXbgLCfwBZ0nXsplasxxRaJHQqBawoEfYoTkv
gI3fPLBli2SWEOapW+1FqUs75mdIeajBD9dNfB788UtMb9L2BdqmcquU8ihfDpnR9eDyVGYXr3zy
BdhkydsUyQK3xXl/u6D4nnQscsLcZ26gfWeuyuvRr9/Uu2he6m8dKDbWnK522KbBQutzMPDafvQx
Iq1+Ux+w0ysP9DjAzmfdD5TcALLqmZUg3jZl9OdnVtSW/1D93BkIKExIZp1Ia/pXgjgP8KJg8tw4
9T4TIAOz8wPNJ7VTBjRc3cKE+tO9TpfGIRGodsTTNLeKiX8PNzS+bHjJdNuLHFRcFOYtX+k+0Jt2
h/CFFNHh5HFAiDsRfT0+6lIVDxe6WhPYNbJCTDtERzyPI4keh4w+M4ZexQg21JB1zaxICGfVTCR5
KaUoxTg/LVFCqFPS2t3SCNYQHyHHAtGW7Tu1EBL1lfC66Od0NGy0hi7wAKHfOsmXPHglxsZucV4v
JyZ4ifLJ4alDVswyU0fdQRSNS8ipU14e15E3AKvM8fKVPo4g4bxmHonCkv9saspiCveDo9MxOR+h
se8ubkhWnW7mJmpwiIOg+4mUnEn5IUPZnqlm8sWdI37fssEyAh9+FvnFPV2sXuwPW/TZB+Gq8F3D
Mnf5WlJs3bYBveTFeFY2yBa/XjcjTTFOFdY6ZFLlsshuujjc9hkbRJHDUwvay6UsSm+rUpAudrmB
cTQL0jtxgYib1Kt5emCD1UJe6BeZD+OBoa8hGAxFwTKGElQQHKHd/tFNRFvly5T094NQmebGxTXa
hGM3vbOm44lK2q2YY3sHHj1jCIhVq+WL+/QG8mCchRwWdeXrpTCsq08rc5zF3AKuqrzEYsnmwM2U
xxraRIO/+2tj5vI9d3rpkdZUsxJ+WE2ehGEohgYH6Tow0QWeBidgXBf9R8dJXUwf2d+se84ewHbK
kQbxHqYt7NZTwKFv0J7b1ua0jVmNiLQNhq5Qk1blPYYtNMuBVM+FFUaZUsCm/omt64iDxbSvBjvX
jvK/Zcp+Y7Fe7w3Db0Y5sOL6fBa67g3RZFpphc58dIn4yx26pxuYNVHBPeB69tx7ol4mgMEmgxsC
nDhWlcdg/w0XTASIcwIi7dREZU0mUSMa0l6NXXiwTLWtvPvx1tkeNa48AAUpT7W0sptFEusJi5qp
S6qGnOBLct2KH+2kfzD7M5khWLKZD3vCLkQNfu+d6lxvQHQsI3FOdju2dfBYe/OIx6BtyRpB75Gw
RPZ/2ctNvQVFWCxnSj/bGzTJ5vLlBkz9qEkGRsdRaDmlOeto7SGMC6h3HmptCWEfCGwm7eOfgD/L
PwwbO7SGe9RElxg6tsixLi6kJZbw/rDctzM3/SVAOkvOv6dGCGhdrqUMfqNybkE7oknfH2CgBQ2o
9DLQePglSyabc8eVAMajs1PjRmX0Az0bmvtZqpv13DXSmBGVK6fv6wAeWE+aMakBXIO522DrTBH8
38VmWVeNKYZOPIRrrmtY3LKbYZQqNIIoAiBwkYOKERJMaUnHycuamdhR7mKbOIBAmuUAle1XcKrY
8ecj9xU0lTHmbY1cDzC1VMOBTEczlrmsLlijiHgnA/ERUNjMuBZm4hUHYeTqi2eUx2gM169wPbpy
GGnyjCjwfPrlm7a6oO+GMd+huEPhGYP7i7mI4lHtqP8LLF6Pxi3e/SAKTAEtptXkHzDHoGLXyvVV
XBHFGrbSIVMS5BZuJucdLOQfCmJKqMV5DBSOWrauht/ry+bDUeZ5XUyLXJyGhs0ybptiLxQb2aZD
g+4RjhLwkCAbBfrgPS3ko5G8kuWIBnwJIsqQ9FE7V0I3+AcSajkM3XfRw9d60GFJ9Bj88NIm0cZM
jop2fE8Z0RrEUeLXpxnk7aRvkd/AtWkigjqNMXuuRyWzBvn/VScZ9CUEbi1BAsu7LQvyVx28ChYq
oco9QISHKTanjW5JFNCY1N3BLTb2cvctW2vMOt/wUwF49UUDC4YBiRBcDXvsNfNIvHtaz2hWwJwf
ZAm152N1y+va7g+qYtQz7vx6JCSe32y5LX4rAu/RhXJHTI2wmvfhKcYSHnAq4p1pDsQTpLMKLCSF
J621JrR3aGlkEWlXbkg9YeXpNOLYCdmxsQmor33FuP04jRoSaeFLy4AXqrnCu9INtjxiLUFIrqkV
9sIcAHRUk8tE7tstENhk0TYsMhkqIJU+Imq7nWCqLaYvhjU9HhyTAdiSzkNEFWBzH0PqMIr3ekT3
U+dnDUSHAHJgWI1IE1XqD9AlFva26tLuyKscEutxZA7ajjdQmZ6REKS9B5x6q9maWN6N9W/Qk9Dh
/FTertCTVexPGqMPDaVZh7+OEfZ8WyXU2pGgPdqJSOqy1KizBKrBcuFmNLG3dcEewQYc1pmEdrdf
uFnB/Ytd5MkdjW3RBygGcmBJ1PQXVU9spwYlafungBrkTK2yneAkbPO1fW/1tXqGmE4DegRabZ1s
G4rJCrTnLUCuL+v2/yD/cfigNVpXLysY1xNqccxzE6pbPgC77qfNbMQ2iK7FW+THzYLFDzuak6q1
BGjAIMPwVcdNwMlK2DvlhtAEe+fiPUhWN2GASBeliT5aiPlyw/ukQK7iUcwo1NCiJp3jlbxrKbHv
0CjYKhksiq0ZxGdhqyz130aF1DSWek7hPBk52hMcUy1oSOclU5lcX8owSw13SA43lEJdiHDzsQ+5
+IdaUiP9JQ69jYJIVfEwZFMHyRZp3fOiBxM84FRHNRKMudXyLtFU/84GVL9WzCTngpjqdiiZqiGt
2T7YmV6DFytXY8W1WpYYk+s979TpZEWaXSHFkCv9han0DneqlWiTeHPHD0UO3KnkNsbBZzSTEVCZ
+jblqAbnbVKCR4ZYnbVmF5XOycPWuJcPdsIq506BcaA/e1ohb/btu94cdwD7TcGZKzRLSIi1op/j
KqRqXuxJpz+9F2hlCzx2BxqV2OYvw3P3hjGRXL5F7UW6BqxwcHrg7NVF4iZLJVuK2GJW6EECmbe9
ZIwV0ZXVTQTQUG5rcix8bl78DanHZxn1U1P2eXnfWe8UNTNmkzsmR4yUh0eU65uZC5zRC8M03kjM
kEImF8CHGiGIPTzAoRbWCLyCaZU4bUsv7v44cavnj0UWj7hqSnwglPl6kWHvyN5oR+vgxLXd+YB0
UlF1YEBZVpp3Vxnq9YTc9igehzcYNwj4MfNbKn9MJ53XkpTXOyDsGOVghlQ1SSeytGyea8jj/y6d
5pjYChZrpn3R6s15jbUkrsmbhiDBApsNM+BNawAb3CGKWMZVFXPWN12I56tqzwIz2SXtIcgr/v3a
7oM1HZThJO8/AI+bQ5SeVpwhmBZStZbzjrVN1Voi5ai2GbqOKq2oeF6wY+ZfhrLbstY/5a8cPaU0
eNP2qzRqywhs1M6JArLhDjho4Ds/esbNfJmyTNvltc7m7sRg7owOcqylEuT1evZnZmBkkeiBV8yN
QylCcnrCdjU0wREMnbWpO8JqF2qbavmFyiBNX5FAeB40d5KXXBnJqvUvzVeyjVKoj9chybQilWQI
DR1X6hZT/lXcJaXZh/YhCe9ldoc9PTxMEf/iUMvM/Xn5AQGsvR5iYHjcb9Hr1pQL6/J1Qlxr8b6g
gyt3xil1snGRjv+EcHOeB5Ji4vn+NRErfmp8VGUmDdHAMUed5IuSPaYYbZ+tHlUb1JVrKCkxKT8i
7nL/Sg+BFZI4Fo6fvawOTDRa7Lxy9jJ5wzwBxjsb5+cKS7fj0t8zJW+V6Lcr4vxVyWq33NePHimP
90pKyeslFT2OxzT6rPC5mY+warAfhWo6KgCBrLAr4MeXEy6kiO5ltXU8whWf3xyH3kYYIHQVDo53
f63z5suTK5ysbe84vl2Rryd+wDPeHiNSxCCO9/fxeNmv+QW+bKrorEPaPy+Lsh6Am4Qsm+wCB+eB
DWKyuZ2IMAiS/zidVc1gQ5rsX7mwO8LqxTMB0+uvxERD2tYtBEGD0yG3oUwJ25477wICyQ7WPD1L
FODo8a+zAAgr4No0C3VPu5+Z1Mf7+OMueXOTDc78tsOSMYhR7V0pS+yQEuOp8AwX37A6pTyMT5zH
bcn9X59DnVuuoqKPZ3h06mLnuAJDEIvHpqcLUacZNQ+YXLthts9e+tfg9StU0AFvxyzVUfV7/a/u
qpBKHrMhBduyXsfSyk/y6HivXYgOmkr1Ztc1hJSEKlSRBQKyntGxbgOHzJZZMCtbnIq+FSnGa4El
RrxnIYwKtK8LtD3DSzbD1pR5vaHlLHldPghvwK7WdG4k5iKvNDzNnEU0k7FGfquud7E8QFjUeeDr
DddKpysjT5s7CdK0UkpWIMsWS4wPrc2pTROQPnpM5pqJu3H4yXX5f6FMDPKl1NYbVYiuzqW1+e0a
xwO0w5b4AVNdI9Ub+lL5xFMDBDob/xniQPO3tcaqIjBUFVtgqo0H/v3pq6qWFh9A8P70YnVQx0LP
BpdNXLCLIMDG61cJ4fsWMvGgYDb+8/8aptWQNPZ5hDjlTwJcm/IP6DgPPFI3Ythxdc4xd9cfRxXN
Me9ditraGfWQxXc2Gtv82UiELSUckpVAc5xjwjVr1gK3tJpO/c379w77Pw15PF+96Z1PW+zrwa4a
n8JarnUUG+eI90K7eFfhbukszwmyoO18lA1loxq86Uu/Py5Hq5aZgsjbA83qEyG3uaS0agnq1gmk
JQglSM9+TkL0153xMdcwTteWsgYL+MUm/8626FE4wjsPjEj+M7cdy7y1Hr2dgbrW9NDKzFKHzCfP
DF0+ufXobGIWG1m2mnrkQCwT1ZucEuEmrBVbgkixN1VEjKCKVblwxXDcYbly5iV9J98r7NbojtHP
+ZsLGLQQRfuFsd5EGZHn4dShdR9XE0BUWV+nfhxAW2QlsB8OTdQZwPdqGCKlIHKQrFwIdmwDPfKF
4RB9KirzOCteac8yptXKwV+5kLc+qJGoqOMnFVJUms4yiGzT2OiCV470XYdxNGRi7x/OMuvlLofB
bJpiLH5cAWwRU1TM6yc2Mtr4/Sjno2fwP51qceoQdnef8IG90glNBJ3lTzGC1mQGvAJyLY/wMMQk
T0cHBzkEMzeJt10h/G+6xmUu1Hq04n7zLucLfqH+5YI3d8jnqsjyxLTlviFTPlXGZK3FBocpNdS5
nFi2MvERiHK3LYqpWtHsrx5Xls/bnRP8VYX7ktApHKgUjV2S0IAOSQmFotAIj14s8ibT1T6jfdbb
hsceqiM9ysyQUQkMJhrCcE79b+BSVQKLbZ6s8XUpBJP5y+qk40oVDaCvCDl87pDKWomcwOrXfegt
cKFNkMYv5ObGZS5naTtyOfMgeM5I5hnhWM0HLVQgaqv4ZI3N05o7vGn7AzCfTA9W0vzD+qYAZcI/
r071Wq0HMMTwmexJEfqyl7f9LbNGenm4ZVaymGX7eHAuf2CgAJxZR7TDe4E7YCAv9qCTC7qGnkRe
RX2LrK5M4Oqm3HWlj9qicz7gHvvQEYQ7avmSfF5yaMbMI7D8qZHema5oOHbqkj4cHIlEZCIhqTon
4E6uD7QqA0f3dDSMO0I7AY+ddcFdVMrocwzmhVB50UV2s20gZbm4IUVlHWGkV1ly+peylvhvA7Xz
0u4JgHAjpT5YUdBUCC/taJNEHRSk1sEVTIAtBtZQ+x0ixkHHwe7qqyT2qmmIbJNl5vXPiOFaKqDB
0SAHyeUyaJAef9saBPLrPpbdJda/YLSmO5KK3JnWEXBSM4+6q6InSTY5gyejMGivhHRgm8KXfM0h
Sy6TVAJ7uYz/mAgM+VCpa8YewgAe0NFC1rykSM1sRdkTCY7X9zHwYWTjkPvioWgYXx0fA3isGxSL
sPxuQH1PdT9sVjxw6JiHNoNbb4U5JoT1ZSK5ZSgsfZiJZKFtvJZ/ZgBTBkupG7Scz4fr0f6S57yZ
1+C3LDoz0RSzKtF4yU9cPYPcH27amVbt/uAdn22zwnEVC1igWDs2n2xiH9Vvi0P318Ki1XbJGZsw
W0MdoYmbgE/VrYEZktJ/qZM6ui5nhCMt+yg60R3ah5m6g4teR3V+VUXpt/vM9/RYnC3xbDMaCulr
c8wWe5FQMqlf9zHm87FrG4Gqv/qcuOhoMCX0zQKa8AFbbXXNhEXNTZjjwaMAlfYxsSTO2nUn3KeU
Yrs7Jl9oP/SSmPR+6RwHEio8x6tBCgljPSmPCNvb9gSmNQ77fyE0HOYIs+GmhonxMaWQDqUwQZ9+
U8H9WzB9EkQOuZKjrswZ/9y/6ZlOtaHlYoSUMS0dRF8p6x6lrEzJBSVJglmHCJAy2/sFUyYVr0zA
a3MEbFrODe92d4M8jAvSIwzWOySwzcHgD0DmJH2OGdhEBiJmT4XT9AxWWLFenfqaLzTXpR5fLu8Q
kHThBZ+A8PBJHctOepTKrdBK2o+9Aq5fQJ9IsO0MUhlk0d5qmHA+nzKySxn35H/aBEJPV9nCVXzf
xALg2mEI9rS2n9Af5BLGM9xUzaIYy4ohsRuIrdDFuuki/UPTSqq6G1dQKvrIT+8/D78VJc5ks8nL
MeDDwfFlwdOLurouG9qPM2DPcc6VN42LMJq9E32x92xA0vAGw07+XdDrLiwnl9Z+K1mCWatKONFZ
lJqLrFMKs76jJoF8P+0TTry7Lx7UGSd7mj2cQDkkYW/uR382Vxl+SHFIf18JacRwLoA35LFDSQyy
YVFnmt1yZ3AA4NwAQW/zszFvkjjV6bg7gsSz2oo5PGLhKkAQYxkdJIovTEwVmMS3E24Hd2RM7aQi
ePUoAOk4ale+yaGbxMOPyqETNCc/uukwty3FEIjulONt2qmoAnUeCXTPefoFb6rXGpUvsis3DDSb
Tz1tfFhrQ873t7OVHsVRgUPg+StwyMlMBQfWedHE6507ehiV/8/y7Iq4stHMVkKX9ZOr8icIGXhc
vVz3SvYHOq1E4XE0JhZYpMLPS3QDGFTzoJsIWAwdqM1u5QHMOs8gOKLTX4NSuNX79mTmjrQuqH2E
pt4C1LWhVIwepSshyF5XiY88SFB7Q4F+smm4UCFYRZKPiKcRyErugVsxLZElzVo7GCNJbaFFqdf5
S4EFfz1a1nxm0PjIMpBSCgUxY0yy/Xw1i5ArlHr7Zn75y2ELD/JHp/Ae1qrk6rAQqnLsqxWVUzp8
tyc6CViXY3/NuhgHrrjJcLTkltOgVo5uBVajNpp5cmgrkdidTQVwyMAIJZ59qqQKruZA/LvcgaTi
qGGOC++9KiUMD9xZarMq3Xt/rxaUDozNJye9lVjk2v7Um8HlHY2Jx1ihK8okj05kG4ZC82MlY77q
w8nxGPtVxbb3mRPOdBiy+5YmzOKVSARSrsUr/lWzKnn+08heOS9mhYjEczm+ntzCpHJm/CBoS4ZE
bcJ9VO89yKsd4TZIf8rVD7PTAuHtT9eAc7RhAYHpTsGMCy21UIbreYveA6ME3XW1Fs67ieIQTuKk
L3IO3PoaaI4u9RrBKpYQ+1JbXrf/IHJxP7rpPuw2oVv89bnTxlHzHbo5qbbl9vyoyRgSFtDd4tT8
o55SQyVXbW4YMoeN+ZCZDYv/45DS7RHVg7pq+drPsY6siIHSmQSscmFZc+Y7vhH69Hy4cFkIjI31
cFO4We1AsXiIzAIdBYDi6FLO3IfwEfiLipE6IzRxE76M1QAyfp380rEXeFmGdDJT9eapIYfFD9r+
npb7Cddw5TLDDMYYpHgqv7r/nluf5FJ/GnlExYx0laCO4/1oPHkz3gWJ3KqISAG1nBsaecu/kij3
Psg1MUhnWh78J46hSZaf6PDwuKqKgXyexDt1ivCHJ0po1RK5T6FvPcyQ+kMQutIh/LKaHmrC4mXm
5w36ai/61TZingxXWBjd15gcPIK0ZyBtqIv2kRC4jffwmwUfBZjBk5RE0EHw9+Vla9TPMirzOC9u
Xbkf+4ZVMwpYViLl4VGDrCbzpkEjTYzODZH38KaQLtJLrMyfldeYb+qcDLmQUZ/YAIfumlj0f1sc
JJ4U3BUrxDshD7FWDNh74YYhtanYQ3IQnrJ9U0ThkmCmv8GMrYAyKn5jTsWfE1J7unWT+g1M226x
YGD3EKgExtzO22iScyoiNmmmIbYTxm4NHGUN4jaASflU54KqOWZ0niHZlP2UNEMieS6aAuJ0ucnY
1LnZKU1Z41xHOGMRQqNjdrwV1VCkPKsgX/+HP8XlIW3vhUC379v25yX6VfCMJpsD5cHZyf1aZ0es
lQzoTtUah/wzeTvezttGQhbIaDKViOoJyu7n1n1bQ0IjkHJZxKFxOD0ByH6k3JhNWwOze7I0z8A2
Jsj3VScfL1WJ5nN7RjiNL2CBSSfhBX3m24Po0GYQYLVhmvxP2rYqzhADucEUvCMpuwmPvM/Iupzv
Craoncez1ok3iPLYiMfFUQuq4wsva5KQyOjStrbf6HQ+OiNRGEqEGYV/zsEjss1CKFvHVaE9vSXZ
rfT0I8siXpo3SfPbbrS6SuFbOtIFZ9PN6N+Rdmp8hKPAtyYkjxHyVYubhnUZl2YY53KqV5DjM/77
Kbgr0rNu/GVY8CM3ohqj+kYMFBfsb3J9zrsKb19qIQuIj6Wgwt4mJJoOMzm5XjttlQJ3hgsOrd8d
7zR5QW8Kw4FHd5ikLlzt7YuYLcQx7BvTexe76UAqymFqkTRVCFj67vESYTKgJ1T+HV6W3TRoDETa
tIAnxeTzrg950/g4eSi7GGWXrBennwdUtmD4CPw63bIqvhNXt/y2Ecav9nBvBPp/IVjddMbYkIGy
ere3ZoA/InbN3Ik8xgjwFZHPbUmvoEnqpKReCh4XLHF8SNbxOFp4QPLR3WkmUkvH1Y2SnDcP0bnD
gELvLqqxDG+g8meG8PAdRCd0Gc2eHpRT9JYZKoVl+dMZuEHPQwgp61PSXJ1M/Ilmm+AFWOHIZnhG
HQdgsw26FTyPCW/FRYqN6Jfjjr9LRkKMqH54UT/kFCiT8wJC8XiqofKTblEKtbP+cGo8EX2HSsLs
TnyJ7yVUzHS88om4s/8gTB6CaMxknH6afMezh5uPDnwtIMubWmqvsZMNpq3xLHnVAzsvKMHYj6Js
/SisLpotneRB6HvbXjWqKoUZkpa7aSwX/Hh2tquCJjK7hINIzcEf8coqGe9/plMwY5dFCv/4Fetn
AxHB+bqrQdlnxKjrKawkUZZLwxKZ4ZUz18Gn3cAXPMFosvcFgtcNoVbJW/j2jLwfN1Uwpaz1qzm4
k2PCDmvUi8b761Mhs+kXQzfgXRLZEpIKNbO2mvtGILzUsbDH4UyOAKhjWmqI3xpREZnzT3XkNKn/
Dg70zPGF1w8pu1uKMb7nJ4JftZ1QDCj4T3PimggtmKf7oPjPibVA0meiwlCNsZwcjKcbenmIA+VW
n/xE0dYuDWIEiUDtk3mzXl8RSTNp2CPsmgztpRQprHXgXdRAgVy6uVyBFM+0PUydbA8GccELlZNq
l6MIknGgApqsKtMR5Fco3oDMaavOETRMrSE7+5a9LqwmPKokV+g5A6oRmgWxHLuxUAUbNs2Pkglg
qgoxt4/RFIM6rPUuhqpaEhBCyLtDGar2+oKKs4HPFWZDEagfv2ZfCME1zojqY56H6Ti9AoDM69Ko
SFUxbGMAzIg1Bv0aB8CyHDVN9zEaCW0yeXueA1TJS5WD0YfUzTmL/8m+Oe1i4E3WAz3Z7dx8ZGRu
sk+h2MDj+HYhcyb4c3BSfkTJ0Zi59D5DveNqBrGcQPEl3sZBUeh8gTxG4EPow86R0hRO18629xCe
amIwZfgpStaOjQTIeVnMv0IaiZznDzM/UWkEqC+/3xaEYMHvB1tXvAoqGcl0L44gnp3c8DUGkO1S
T10dXqpHjHS1FK2ObkniqS5ob7twNYXKnXtUHOtBICAg6dfVsUZQB4mC7Xf8kW7LJ3J9n/CkxPgN
3ZbzpJnaXiazx701sQXevy3zrhQnKpjSE3/ISccFMoSKEMjlUUgSi5pNWp/GWcNlUUs/El8eE32F
duPG6BTHrZrp+Gzb8pDmSAZTUY7l6oDAKI/OHXy0MYbKzqDJiq5OsnXIJso1Sh7HwTIuifuw864h
DA40pc+uEX2zR1fjWaccl5piH3+ObNA+fAhn053l3TuahXPVJQxVS/m3LeGpjmYyjR0nkq3Re2DR
j+YtujwcXQEiUsozvdt8676Q0BYnp5Jyt3sZWh2Y+UXx98nmg5u+xvrzS4fGuVIGW28eruH916td
actmWJFzRli1S/cLdlgbPO3HRjc4trDSnd107RAs3IUYKKyRSBHYgefILXo7czrsFEkAAhHPrTQq
KkYa8QlR2juIUhy+o5S/FmpUCJNJFKVfwhb4A9TXp+zcuPZSNqSpmu959GiygkgkA4es7KmyGRLz
M1Bqk2HFqopcdkL3oA83MIhF9wwCLCS7/fCj3Fag1Id+2cmTypRAu/zarmJ980mXqsX2P9sc2raW
hARVNNDR8D5DIq5qI5eW8SJjC7/ny2xle2AfF2LH3TNvsd+yQaOxoro/sCdx+qNWwX80YV8N+Xlv
T0obWZExdVDIfh4OPPNTBCSVvFUmn/O0dN9n8Xsy0VP6OzezV6Fn4RrXAil2SJO5vYw6nM3BFTH+
gkyX8Lwr2QDtDk8FP+PBSZ6LvRICLF/PDKqzhN0y3Csjl3k+yvGCxzwuPRPrNFWqquu8u0tuMCDn
ZPZx45ka74oPZ1KTUG49uCZnNyGTxBDOMzM6T0dxwbffy0ts+0W39w1z0BczmurXPcUr5vbJDXrz
aLKbf2EM9ERLNYANPrcsrRX3Pp98heTjAtqCnLNNowE+xHm/1gFIT+FpVctDWWFu+b3u3tEcLAOf
DDiVEbgSidAkSr/9U5lNUUCWPT+9BXDmQE3qKrmAt3vNepeQHT9W/AlmWTvd3eofCM9GGyBYV0u7
AJfrEpv7tYmN0gnoQplLlaHzYsFP34OWMBomHfqteD+WxNO+yvTAWHbaD+ivGeQNdH2Lju83IZ5q
aDqovEinGR1UR8412O+BREgm8GeRgEIh+fhcG7FoL1P+NgwwarlXDbmS0SfW1Ob7dlTIvRR0JxIl
a/X8Xg6gLOpUXBLL6u4e8OQrT1Bo+GrzKcycQvv031sGb2nroWks0hezq6LGldvTI3yW4fwrPulV
qLUhRe/plXFFNQkUio7C8CNTPDa7owbZFqGtV2yp+BTaU0SV5QBSnU2lKZmg5VPStZ4zT0yeW+IR
MfEapOu+jD/GvKh8IMkbSOTwsAXgVfncBKDkD36Im3nI98Aft8S/wCMj3VhYWzKij7ddZuTMh9QU
r8ZEqPOmpqyFM2A4WW5uUPB0TLQMOgGoPyUGb1IK+UrjHnBm1f0nzLrT7LTb2D/IUVRb0jV8hRtY
d2w3BzQba9NNoTdfQ1gJiijUT6c7lqI8+bbDF3arKRABi9HqcDMQzbreSzQQILr/B9C9XEFmsn86
n8SC0pp16fiuLC9mtu3/SL/9IUob9dxYd8l+oBqPDDeqo3Mz1oLDTLMTK5dXYde8Sl7FJ0yfavtz
RoBFYdRGfR0550vSOG/dUlDU3XGaSu5H/lEvLnyqsUraE41a37ZYGunzl+xe6QXdzh4qUioIi0Fw
0+JZzC7NaHCdCKDZyaYHSiaVW2FBXaRYHEA5ICqIRSJBiOc9gjW/cDtpgQfLEKyrvBk24kdh2wqj
0/C4jx6zCSO993mFB8cUFO+ICd0nF8qy7YM66aBV7sls1i+jr9r0JI9hsm7trTPjqDV7k6cTKTkH
MBmGFsNAQmalI5sLPtw5tZB/iCMpJfyfNo5udxCqJLOWGa6nFLYexFQ2OCr5NkWEEZvaTOv8gYVl
Vb662y2dkhDLjWcQJ6+wFsnaoQfsn6iCCoOs/ZZqj8bFFBZpuTpJivus2Fk6RYKxDZ2MPQIg57IP
H06MVcQqP7vqLzCMDfVki2PlbedZ9INafm86YqGv1eYpR3JoE0PoDlVPaJGK7Ps2dSbcVPwcLDCW
kFq7HV/eR8Zprqxy+nsiMBS+O9SbPFmBfWTUnOAr9FczZrOyxsz+T4uIq+FLrzMMJBKx0BVFGAhd
jLexPLdZA9oN1NbI2GgMsfupRJDy6BmMr68JjWOs0fh4GdsNJnLwlG1tDi5DSDMhx7Kvs0jcoa79
FrWg2FQhY3vw9bXFsjBfwvnsKw0G1GqzTd4N9KI8xsxm0MyQ/r3i1npIYzEaPD8eX8wB5EkUrlnK
PuWcNSz+tYb6kWJV4leeR19Hl/hwXOMwrUIQ4BpJHft6YZfO7zx9YfXITr2JeBWL58dAz/z8ThS2
tRvQSEdOIOHIpWfGam07gvwi45jUcxYORlKriqYi6b5oo5EhZh7ihY3HgxowUuDEDkHu7nDHT3Cs
R23n/s8XcLYoN4dRtpoUgS9T23wsJgB2rPVUzSoklHEmuEZVNAlG02JyQPiQW/nEE9T5xWQ9quXD
XbWWaxGQ+M23oWt8iB1LNJ0SLLyKrlQJ543RdcX/sbkurFoKraQ44FE7poLFo7etK1i06yz0LY2t
OQ7QjPHLzh+n1VLmID5KMnrfvsDWHTCbiQ5DpAbWBR04YgH4Xa3khkDnV0YUg3aYuoz2cfI1hfr2
x1mHMXAsU9eYnX0EbV8mB5bRVZSTR7uFM7Iw47dAwBIMGB6J+3ptBFFw2e2pl/p8v728QoqVKNxv
2ShscWxbSR1Ot4N/TPtETol8vb/elBOIHDiAgocYrPb5JKDX5yRIbA5S5wlXioa0DwrgJoOLQUwW
PBJuXoutzihAi2fj54KnRWhNd7oZLscujX6PwpSHoiWYY6F7J40vNhxjNXL7d74j81h8r0gRLXhG
OXAsOAssx6L4Bf4pQteCQ497ln0G9/T7ZHIcrFzgScTXuFouInZF5fvSgVhl1TPoBLLvtK4N9f/r
mVGQICdKAcDmkoysmdRpdgrIgNDSbSwQ5N5pIptyadU0i9V8G28lZu155Ml5Y/k9MZCRnEVkRz54
4QRmoG1+bPBYFFu4oScpnCaOptISNz7Qv6A0iKWxLZM2vBaDMEExaJ3T0EnLsw3Jx7//lljxUiVI
Gl/xDCL5w45GMvZzsW9mXUIhBiw5xu+NJJRDyqCfVRdMOzOd2ak8OCMkLcU82g8raUbnFxidCris
aIynZXCLvSyQdC5G0WmqAx+txZM8eyQt3phVtAtXk7uAW6pgqO/z5ttrJaxmPV3Fc5fNWw+qK9j/
8C9bCYDPV3bqNioGaoKCNnA8Zjsa6/iq4k7YEIRsEqDKHnerZGvluPZSOpogwq49EDkGHj9myz7c
1r0NInDrvWQndESLEIH2jpH1yn03u8VasuQeCD35LJlA0utHOcF2oTrghglnzkb4RplsIhamMikR
TXeHO/IF8g5deFrIrVql9+rSxJslHmfl0wA63leRBWzN7MKGmmlR2vwzdN6XfyEnwR9/B9WQz6G8
gO7cVpECZy5xzywqPR6WLh/WeZ9YHCGPldn2Cm/RLkMbZhm8fv2ZFMQfhEEyEzJ5MYKPytEdpScK
JeVg/edr829ykTA6C14t3TjZfR+uBc8DhMWUc+Bs0S0qytdTlkbvF5jYkv2oyv49jqQvhYdmz3p3
HJxdZaeK45MJ0+9x7w2qcfuxNhQbojAyE8MaW+NqWvCO6kwJyP+u6Spj++JAs5VvhOnjsLA6uDNV
z2YlZPz//mhhle1gixH5IabLobIE878qOPgCnZabOtir6d8xpbyY5UnpbHuHnE4Ao1he6gOOuiD/
z52g3GFThnpCOeaNk/EN9ZxWu+2+aKjAwfcWzN1k9XYl6AYCyjTJs37nmcZIP1dkq4vwSyKfw3dS
EqsTdFp8B1k7TARXEeyBNhTzYEt7ZJZ7kbwiPUvMvrYC2S/1YEMWywLlB1wZuME+nZ7aeqdXzObT
e4qYQgHUZ/Vzb3ihJttSYVnvhqzwkw0EP6OHkFWFnPZWhqfbic3yseohjITman+GoaBvdSA8MNar
q2rTKscMKvunuTS5djoWIbOJ/D89jBLwXI7DlEFYqy0FNs5zmmsSFsDnqicxjRFYORGZO7n84WA9
R6BHd11851iVIzaTa8VULT5CFfLaEfdGcq6q666eaAcjvmPcT0buqet/bCIhAjQLDJMdvvQR1Foy
NmUoaNKI5NFTXARmMj8ZfhCQwJEaQE2ljmIOaaLif+N7Abu2TDs5Dlk2OSFtRX9WKxiLL7W+M8/8
85Tar7oQSfSIv2X5x6O0R+VnNDfBBIPOjSUslCKov7iVLjZPGv9g+dKbdLMU9NHD0GsJImizSUJe
28wjNQ47fJiUdXgzuBcbhtXjgvmNYlVfK4EbIN3q9bxIb3j0ImK/8S50y85kOy4p1s8K9DBlE8U6
cbI1Ejxwe422JvNNks9VxwfACbOh6y6UHcijlam98+BSSjoeV3muGyS/s0nJI02nkqtxn/PUkdYx
VwYAfXBb2MeSeSAxuFXBQvYgqlA8KeuWKC2nZpjI2BaloHGeOO1/SZHQ3unW+KbcnR5ODWaX4B1F
Yfhae1P/owBEcLXIdC4Akv8lpTNETT3YnLcZDq81OV6Nzx1Mm5cX4hCV/yZLHn3426uFYiIjfVcm
WLOU9p/AK097RQSJ/sWEUw1qWBaBfoFAv1VlhEkUOF+O/SdCt0g677DZV0xqvYYG0tYbTx0I4OlH
0t7ggGVaK5IgwsNE7cXhUrPlTyYGIZbtGb7xNfAUjZ8KOIhEQqHzXpmxDyI37wLtGi9qaDWyvPHG
VLvpbz3FqSUm93jRHJZ3c8Dz+6ToXb3wFsjXH7HmcUtswsCw/LipXCFy4jC0qD5P9wxvGOJuXLiN
y/PKGOGQ/DaEdx6ewU7Sk7CzzEa4xa0X2MiXFRLmvpCWDpuuwW6ozHhWaSonnHPKeh1YG70fp44L
TwW+GXOm+Zdcbju/IwrLZ5MP/UfnCJXVRfCCex5HXd84rPU+hNqCVfboZ8+Wo6ZSBVD3X7betIl1
oaG6xjzARbEFG5UTrQiXna+TWJR4ZNEsgLoxdjQS9ijT2oM+rs1wTC7TuO5KKhPClKlmZVtrYP1l
gRtTKwfgP0HJZaMB8/XRWnpzm7N7h2EF8pja+Hq9fgHKO0PmGt8d6kChAjhKvZN9Z+1Of9AAh1i8
l5g1dzA0mHC7f0+Gb/8uumBqDHoOiTFDcTcX/e9ROq9rCOuiRuX2kUNEvWlbhMvTWeMm3LjgmVPp
284olZDvloRxCNKJHoRL4om+JFF4qGacWcIyQCxLWHOucbP9Qovqw/bK6cIewt8sno2XS/KAE3Lb
gDG2/QhSVSYcIh9LH4sK+oEikwsWl5qHPAzaxQNQSVJDLTEdlr6E0PZKkcFR+Bnii8IAvMYpvQma
sXm6Qy6eCmiUnCPDgAZeN/8ixwjBK/gweNzBaWu8J+1RFgCJIqGssduLp42UXEFFtEtn1uvwmCV1
mM4qGR9wLbXuvqAh70tKyiR43i7QlVvE3Lel/n5NDs/e/8oLAkeVCJ0wW0UWHM0VBe7QgrDLuPF2
vnPPuHB0m83zldT4MFNVNnOLy7YDePbf4zgPLjrirqZw8oc1sWGkc04KylfxaY8D6JqHjhaPX6NK
dzLb+/SsI2lq9lM2n9n69/GDdoAJ7S4+tnJafwim9FsesRIk3Mfq0mqkVlDVo3wiqD8u8pdYf6P6
7tubc8aOirkW7SnTCWiC/2yZtrfj+u2muoqwb51Fve18UxBEW4rvZHaaB1nstTy6CMM+IazE6i13
wgRfCjRbAnDYDiZLhmx7Z0U2ARYtHqpXA38/dZgJXKTA/SugOGXiKQRRRq8qzqPZ7LaKu0qNcPCY
vXcia9XPqoTTfb//zjUSGMxToUp4UsOyGLaPG53wf0EwgbCbbTodYP1zgfwAvHZ+zFZqKvPSvkh/
35Jv+5T+GQBujhfWIphdbB/yIHJP12JSIlIyhYyg4TKc8BjP4JmPVko21iSKA2EM+onrybzKvk/k
+dsDC6XPRXrI/5wsifVbzjovchK/6a1udOKK+Ubuj9hgVq0ZHdB4zPWmrkWFs+4bH9x7qjw06K3e
REtdalQ0ONXoByml/U98nVURQ2922GCpZzWu1MRG/2k82lMCqbUCIsxzs9jO9z1yjo/PWKVxrQ6f
EEtyrxW/xcC0TXuOkk+3nUfTm6crAcjbxl1S69F4UuX4p9jfJTAPD77oQ4vvsXitOIXi3IvsZeiS
RxLyrw84mLw40zDvWH+NKMmCL5aKQGdw+F+GXY8GU1Nfh5OETDpk70b3GXYEFQ4jfXFnOigaOSZA
AKKd4AnwCOkhkH0NVsIdrnVnYT9eCCCTzupeI4gs8XHVaaDE6AuMtnOqz5bjRldnCu31GwWlksmP
NFcPeI2p876f0InX47UZVfS9UJewgMF/DKQsd0THOqgjsLIIJ9+x4HcX8u6VLBejbwSI/FaRqUNM
vCCN/uRs7XLvSCCrCCs5pxQz9vz6FfxD2N3AGCe7oGxXmV5oKtRUQ73suwU3wuPTPkMN93QMu3+p
qdLxOLJIjZcHxMIusAo3c2Rx8HQcMSziYwatJkhZUruVxvi0hOiB2T4N93rq7Ro37/9Hx1f1Q2sA
Zr3r4SblH8e6MmeG05OihZOBTBEI1P1OF0/+LyHGdLx0Z0helMBmuqsWLMljwJx2n59hfqiP39Jt
J0AFOrd+Dij00akOPjJ3cTSIbqONRen05e+NgPSgJaiX0m2qt8Lp72+6z74ald/ArJZdb/+Gla2o
QAjck49r/3LCYZAIBd8KqzZ5LpUKHs1jwNO4eYOlFFAPgvcze70fALTQFeHuN7R2tEFJyBEYCNbE
1j45lXJNOOe4cGGFVjlfJaXBRLA/lhrL25+NGKZIsIXMVwTicZ59LFT5D/qmH+XJoWky+TGia1x5
Abc9V3rbOjQ/HA8Uwhg91AVb3P5W3JhEbamSdnTHNDkVpQI7/L7oGzU32ZMykRY5TC8C2NIWbJ29
8cNJMVXqWzPpD8ZDhvg3lAk+Hmarqst4P4+Xk0Mu98eKiFM8hEuDa9mAgU96pI7NRATjDWRMKXvR
8EOpcwgZktV0eY7ePhiccPLzpmhg5IUabWTjssPyETDwLRq83DKD8Pz2HXgWxGQSVQUX4774vBER
tpscJydDMTI7w0ZI8CpTzyu45V+m+/9CtlEjtsI+vDPnnfqIYE8QQ1XK0CAUYfNYUIsOaXdGcGz/
rR5Wrgry7xLngv9AFPLsj++SJORa9xtnJ/pbtKwbH+A17fMXcVBPTK9499gT5LjCj70BVSeUNxm1
+RN8iOHWq6QFqntyTuhLLRve3tK0YzsGfJUknjtwTh5OPsS9JxGsr0DPtneJnUvJkSBg85EgaDgy
QUMJfUm539LF4+8ZvYi/VXKXXJsMjLXLyYh/Yda3CtU0hHtpOvyKaGx1PezXSvwy5ABD3RZIz3cp
0iu/pHTsid1QrdTju9PinrJxjHlT05R6szk7u4Q9/GWIYwock6/UuX4S9GCN2wip3R8i/7T+Estb
CGcE2hq3QqX3fMkjbzGZTQYd4nSVbF8rw0C1Ni3bDBw4c96r0wA9ggv2nKkW1lHnP0QK4DZBN3hF
rx8zSb4EZU5YECCZgA4glH2M+XaswRL7RW9EHeS0SwyeHjJzEcTUxURB5e5INunMXn6yj+r1bPUb
7mlgcmZjyfeSGk0ropfY62xYdF/jOokhyfFyNz8KyjW3ukOkehF+S/E7PnxpK8Jm4zedcGnpMc0W
LaNWPiIkEXGoOX7VmYx5xT6aPcAXdyPdMPoBqYTV3TE1vVforpnMmgZG2Ay369+kRJ8Jd//wgKQE
w4cFJuy8UjDjWn9XVjuKZD4+lucX7mbOiG04ePZ9G5QWFCk1E0Pd3X1Pvrucyx1a7+Fs2YQIkTsr
rsayd1wy0bpQ2s+/joIvrcT4d8Nm4RPHaGr9xjps9R+MpbZIHLrWRuinP71eKVcTup8hIE8t0idd
L5lSO5wW1015Tu/Tntyh/rHMxCfbEn1AklOrO4u7E/MP0bZY3lwP3TCLuQJnExl/aARVOMJX8pgx
Lrs9YKjN02rpNvN2kAKXe48u4jwC2x2E5Q+Vd5yhsWYfVNJmOBRZwlE5k7lVXNr4y7+UAZRNybW2
bwDpTy7NH2m3pVew8l2KFX8ef/0V8N/mmkS4rPhrP/A2m31xi1Jm5bvo4lCNy/XJmbKUro8sG/SQ
f6bqURQu+/zmQX9zzSehG8xHvz0VF56edxNzobffnc5DkP7eboxulBwm6u9WPHbVyk3Tj7R3zSWJ
rnmBNOLF5hrIGf5wcOgrnSJt1WBIgj79seA9I7NgO2yK/YpRb/++cKsBMpw7fFATNt0UbzCatTny
KlvdcTZ28gGRGG6++lw4yd6NMXkLyoRJpCHpkgUg5XgQDwfBufoteTygUxW23Sgrmdvf2EYzE594
+2CiauVrgdmYcgqgbKdpi56A6w/nS3XPwEEABCDMrrIBcFE8JMfX918F3oNauVLiw2hTmnd6hSpk
EzPcD5ouCon/3lkPkZZMVeWBasuOkPeMV/Rs0EC0uaoDcQxflb+4BuZgqSjy1r2uUNOichaG6BZV
swHMraoAwfK8WiIayi9qbkUqAeI53lA3V5y93imk6sfIWHH05GmfeT+hTcni7bAy4jQJQ4zC0vag
ZDFgGVyaLcpyZvM/Li22MCKWINvs1raQPqSsL7A/yJ2Ef1oC43NpQWvVaiYUnZEXfiC9ypyuuFXt
XEanUJGKbGYuny3FRkgveJn6PIelL1/1RszIe0AGdEqTXVt0RCneuDYHFOarkVGgA6ZACgIOyR5+
YqU+wy7CJnwX/Dplb1WyWnNrm+29y4sjeC7+fuSEAxnzt9FR3QH0aV238yDNuRo9xQf28cpiwODr
JF+P2ShIpavSX7ZgG9uZfGx9KpZ8k4aKtHz/uMc11Ve2Yj8wMrbQw8HnXoI8X0Nfgcg0i7l8ck8g
TMdM83t8OTvfl7tGCtAGQ+WBdGaejOiXJagcx3B+lVmbpVaKAnBcwUUlov4L8xv4ZboVv1zuz6E7
RtQqPWdMaFCQZvsoVa/2zvWA86j5rh9+CugrQTmTNR4+flJsBmS8UHJtNaqn2yKe08jQMRyxmIj2
DlE9XbWGt7nt/ZOxbl4cFoXgV8EcnAZxwWiuLVc1njxMMArREQA8VEsOoLZrH1riHrBhGdxHQNS+
ebK7VCkrrKIqqArOrSqdG7Ce0GLQWpmuXblzZ1qOKsUgXgnh5KLkeQntDW7ezgHEFuveQFvK5V8J
SVUT0hzw0ZUB2GygXA3bM7Ke9NDCy/R8dn+V8AqOYMFQmB4bIg05Db2t2ga7xbYYApf1hKrF+nn/
UFrF/CADh3OPXUhQNpCT3nHFnQR8lcdQsEtOavUWbSadRHqoMdoRLjjBABS/1HaJsEC16kZ+VK+j
jVx3mNtXPUw2WhaA8XOw4cHuqeW7rIWqgEpyimYDyc1jm0q7H1nXcFrvZkn0ezlxzZByv3IwZmkL
vUzoKi/nqe4Ud2aOgAsQAdRUkp5mCNNPzCi04aVz6NeTCRQLMfjEwyt+bjQHwXZXV0llvRe2H+QD
CYAXxjd90Obe1r54s2lEvjLdwt3u47nEf7qMojcvhF5qB8BoxGyHyrqRoSLNE/iq+kso+6WOfcgw
mqZacvAIIYHlNs8s99V6Ldif5bIpPhjMgoMXsyzYnO3o9z9CLDbQrxdzXohNWalhsZmAaWO7jcIb
rJ2Asa+VtDorPuYFK+yjUIpPtnczJhJNXotHHgwpg2N4FUrk+lEwA1TpO3C868S4h8+GH8H2fppV
F0gzvn8WnG6muVfVyUBbBf9ltwZQfNrkx2G8xdamtouNT0ZhsRoYjCpfoMld9w/r6c7l9ZlsuR75
6UxcLSpluHdUGirPl1K/s09BgmSpQjcyUSSdO2gbFD71dUn8UIS86itb7TwTa/fXVtQVeOMTFE7H
SuwPb+i1+a1WO4l5v3mQPgesBs4vMZgC4HcjYoATbKqPN8GKbiEb4SDyFACHL+dAe07KpYJktGhW
REvbuWq7k+obo8CtdR5WDDWR0+vvLOjD/+1eUMxzXtNVyZNCx47u9G1C+35jiK4uYhwpHWNHRCZ/
kb/OL6CgME7xfn+wYlvkI59f0OWKBVA+MFfU1916fz0KF5g0oZJidRyBuCJjHWUFeWV1P2KHLb9n
rHNcHzXMNqU/chbRRW62FGFLCpcFRPCL2Tw5NpuM1aQsf0PoqW/N4heXby7IABZW4104hI+ZtSLV
FfAZa5UXpkaEse3IyJApLSZM0sA0gyfx9kjoMtCjszXtUo+JVpVeGQpVZ9vPOC1Z2vG2LKB2LxOg
ln/kOVCGBydl5CcVReqlXRACpVM8dOpiCdoqrXtG6LHcZ3eL0Cu1ZBnf3kenpGgVVVIEjWW7COOX
Stsi5GRYoX4P2s3dxyXmDIa8oQ1/q+BV2WCMk9nlfem054G7VFWrqfEbG3AOc30zcxA941fgmGTJ
8XkhtzD7WBjRtBT2o/NX5EZrv7Ml7mKdKRVYvJkZicy+K+ISuabHWK+/hq03ip4h/No58TwYMxhz
4wDcGx9MekrAU5m2uHs0u8opLgAYq8HKhKkEjRNvINl11X+sPAeARFPjKBzy55UJYb65emXwSfjW
eY71413L4lUHyMDNpykXwKal/uDB5Ib0la08O2B/vhBHfKllDzRONCTrjI7Q6OLAzxF9pZDywG5Q
Dz0hEPAaquSSfxNfx0DQkEQ9nMZE8lx6ZpycciWFHR0Dc4QUo9wKRdNhSPDRS/jsvSWM88LXCAT5
1AZsSd/nKe5oUwJHu5Vg3hbmkFvuXw7EIjVpSayi5OGOD9AAffO61lOvKd6EtLHv7Tj6Ex8xS+SQ
NGr1vOgPAdgf+P3nZF6ek3bMQ3z8pItSZ3UuXIdH2fJx1LJrDypkpz5vZYm7p97VrImSR+RPMto5
5pIsqKfsyut+5BYV6RW/AvoeGGkENkItRJFlXFd33BTNsdvtWOLxYrDmPF/QpeapCMzU2Pn4SI/w
kfk+CueQJ5JOIsjlPiYpBuN7PbRToTWOGZHz4qtJZNvEHehrDS1jS0+TiY/HnjPtfvDt8PaFNuy+
b2Cif6rGWlZURHXdIwyzfBXlJo00uQiAGTFZ2OWS/YgEltbZiFCP61OfIb2Dvuw2XWYDvJUbgjfF
jyNVCGKI8E/JxpEdFDxPyweOsL01bTRn5AlfRw8uAfLjp4KUB8YytvPlSYg2wmIrxXH6Oe0fob4O
hkOZvNjo3lAOZap5EShGGnvIhIl+ZW6DhF5iMkAvi9UOV+ER8E0y8EBuoQHOO4/13FQA6kBnxCts
aokEWl0v/AOl6negWFa6nLBVraGPnnr7jJTfEFA20eSTY9JoOhSr4JfoErp+/q/biaQx0lATnozA
d1mqYmW0HNSTUT0/7kT1P+iaEkuV51TQOZT+xftDrQeMLHLIYRb/f97KVMUQzSq3DrBiL992uHfA
nvEvMBGUF5omINzb9a+0xooO0lpiUDPhrpyTDc6Rd03dJZp8Sq5YFESK232/WCaV461ZumQUrfGS
+GOU8mBdePyn5tWqCVvWNca67VAwQB3vdpmpvtMbd4xZ7OcPF6Kv/aL50CZtHD4igMHsXCurAGc9
abVEhBuP0RBAMNUxhLLC7XI00Prmjt3fpjL9IZRvfCWzhrMD4+aknQ5mEh8ho+MY/sOb50++AYyn
BhuEt9QuEvaBgQ1rG4nK+RaUmrYgSfzqaH4L7aJenSmFNvlLcJEpRJWv01ZCAcW/iGr11NMrzXAI
7mm556cmNFbUDmNpGWbtew9hk+MmqoCyBb8DSUKeSUUabssmKN4JtbUCORMydOdEITteULY0E2uh
tMpoPiYiuiaFdoDh38dBwBsmpGgv1OmWrZwZQ/vOCPVVSfsDNIhWFsUYM/X9bjbGyzmEux+6OrCG
wKPD231zir2vG4OR8sqoOhbircCxtPbVbQwKh2jkRroW8SG0QZgrWKjrmo4IYT1W/G7U+JJLDAZL
hmDk3SrJc9FXjND3JqU60i/+y2JdFd9MIOEMcABrJ6MK/OmPVnkORbcEvLGF0GBOaRUO34MjslKN
kTxoDcmWt/x8W+5xrpC3yt4xDkcrxe7SH51qcho0HiWDd/3KKqGNcL2omspf7XmdS05ZIE8l22Li
JgbP0x8VKHW9X4MODvthjd1pBETBewq2fQzN0C8GcFJjZT4YKRgE+Mg8tJ4ONvtNg/Hoh4nquQgn
5mWox8Sb2CnvZ+/i/kmVyIbzqi83FSPBy7c0vgaZNVvWlKyh83IpyGYclAPq0LSKpAwalqyU7LXG
Cf9qIellJAIsJSdWMdNbCIULRs3xbo3lqpLe+GwiUaKCGCKvjY/13wf9EehED9aT9VYXWx9YvNEF
y5pTRVR1152hTVN48LJSdbEdp/OtA9iqQ1tFYsrF79ynAyc3/Vx20FN0ZMDyooQy80hk2B0kSBRr
+n+5b8b4eQTx2K0xvMypOBHWSegqE6SWb40/tfjV/uPV/aCoXQCnYAipb78UHNUBWdABqZvEHjyb
TXqFS+NXjP7VO1JyD/D2ARtljgSPd39fJj4tHpD/0u9K1Vketpq3IdAzvRJZrTwje1ep5lV9q/HW
oWI1VlXK9e2iaEuMazPRCbk58TZGtqt0AsaT7RDA6pnQYOm3uZHCbMgUAnEYIn/hZj22g9ljDPqx
+JrUCpNn8hS3GhJM3pIx0Y0on4I01MCmPzDnlkqbjaehjmwE5Mwpjq0jDr6kkeLb8b/sbJJMrTWm
fVELdf+h1ZGEAzuZgCmJcCGexNxckpCJffbAC72hDDxUkF7DTdKGd1GhpGjA59FdbJYyepEIhJqI
c7tLxZ/FdRWr6hORNsaJqLNq3ZN9gnBj/CHjoupUrzyZxi1tpL7mQKNNZzXpvl7ovXvyw01VtOUL
ENIoe2/EQvFXD2tstrcCeecsSI7UiZxoEsVYZnOm5ejtX8CcvsX5yUaTtCZOo1VOg1RX5Icvpo5w
diRfIcQrwIigx9j+X+pM8ip/BQSTkoOZHRrwUz0D7602oOk5oZog86iFnzVT6xx9/MxCww+BoacU
5V86Eb/KDaMj6iIQUtGkplKVydwZOoXlvLekKicNVCXzSXmGeWOtmDYny7ZSAacsV6PDVdsBcH3H
yS2oYRLp1dtHfghLmMJhMQTyr2JP85jfPB39XHOix7+kfbuYfwj7wMS1f0nYdGBDdLEPA891MC1M
Vr5b6NCqhtOPtpaxnxQIdMrr/NYOldGOSJuhuI/Ozsbp50K+ptQhlsgTAxrmYQ08GRQtVuPghhu/
Xq2KYyG1QypGi7hE304YU0xpHzM1dcs7F+4v6ZZZ9kECh0KULuUzrVWJSag0Si0evLfwlPM41f6A
ObUsx3tul3J3jL3IoFldvqtEm106g0wfDFVaecVFabuiC9o4kt7YJ4kuR2zCF2exfU9cMV5olhTG
qx4AX3jCpI0KYUIc6bMfpYWmcoflKDRhsnQi0btakoxlLn9sgS3KRiNSPZAmCzfjL8JPX4lt2XAe
M2M8wvL8fwhClg/Tc0rsLqwXV5Slt+SVJpw4M7rwssMkOT0BvrGqYa9UbWEqfhb/aHxNzSHMCluW
daa78JaxzNVL1mg+GKrdCld3wyR/BOhL3drkHlzOW4vKt6XCthjR4bCtGXf8jBJBTHFBdZEzR7YQ
5Y065bxksKqq5bwU0sO7O7nUPLkWbc/18oYGfA4VrhJr9rajBmcPBBE9jwiKhpmXeZ1d73tT6krA
WtttBgtoSZraCdXNKsCR1fyQt8b2WrKR8n1xUP3aPgzqeLWwJ6mC8fflPkD7D5Ufwnrrg9tfDXvB
1LcKdBXAVuevC0Z0VHxp99mv2fVI7OwZ0rDIkHmE5MsISQAMCi1KxpAGRcZm/gcd/o1690gfEoxk
W8P54BwgxOmjg8a4va4vW7S7ZBMnVGep61TIyx2hyuypg9Z49yp8jFWj/gjecw+HE//QshIOo2Xf
K9lKp5RdmTFFNsSzXVkcNBJ4LNV+lVB6DIiQN2AXldKir7fLLCahyyYry7bySW6UqYsOrQXEHRok
y5K7iYF8s4Sf9UfQPmnTAjgv2mDXvtUlMLFyfcLEabwvkNsz99iuBtQKIUGwctwpnu+QEHoKRMIk
Kjqj5psD0y2pVzaAR3nmIqdnVHwxR5dpDKdRf8FxiI0eXyyqmCUxNN4EXLCunSiLJUrGtdAQJOmC
Ni/LSAJRfPTwbzUpk3OqIZGO4dqIFz/3vPm3OG8R5Sh3q0Zb59Jf0dMCD8qJkvmtr9KIlJPrMms3
UJJvFIn1S5jdCzSa/oNVTV/A6pUqCwSHVfL73xQX6f/5VsfZajCY99q5o+HwKZ+70IJLexC3cA4f
wvbj2X3m07UcACtrEoldqgy2FMhN5f0eEpD2j1X7HkyKidljYmDMUgGD9bqOaHxzvhVQ+gCPqUDg
zFNr58w4SUvNJMmCd3MsJTaK63ENSiIlf+nmpYY74CQXiv30RN/ASiPL1QilwnTMHjpMa4EbV8lq
ZKu8ru6BX1u9rharI5bIdIv00cUEsZHbXQMlbrVrB36TXDQFmN2IYuR+fI/k1EdovBzSS/W5n2xf
aEZKWCqneDSZi79t53RKs2nNUkMmIE7kmdblRdU82BtRQY483ELjrlYLwNg3FcTWxaTt4WC6V2Z7
geVim8M90FxhR2fMwDJDcWUrovcnVW41wdVrnE8+az8hqjmg2xCsqGbM0spgddmHLnG7rf7zvKi3
V422ItuCswa0xxbK4ypqFRkr/LOwCr2GnOa9ZIGV8j/fdWJI3o8QCqWoQzYqjybfS+kPF2Rdu1rE
0Nx6maDo045c0v9XIl3FOHQyZyvFcWiDedWVjDggv96G0VoVNO2ZpQ8g3/R6Qgxq+QeiMScNWqqV
TxrrL/pC6vx98eqtnOqN7fL7TEmiQoV7Va5WctPzKxmXCYoatmJrbtxZ2oBb6Ty+qx61jLnxGZNs
dwy0c1Z+a7B6CD3BC5izTSu9CTU5n4j3kUGrEPv+UctYMS2X84sJpDLgmtENqZA+9T4cjm4r19CO
j3qtgrU29TGgnBo2uJ8tOKqKoDPM6Ny+IKMdoOebFPEUO0j7Nqz3ew6WCrP/uqkQyUGnBBVSLa4L
M7tdQKH1zuvCv0VTorc8tPhUI+hWQ1HKBlAhT9AvAgrxChUFkfwaj9ijMniJIDRRDppbwwOp0GRW
ieeT9DzwXQYJ+jZRX6EHx+/rDXVHGZlOBzAyTzuQ0lP6Se3Hf2yA4slGgR1gh6T9m5rNxh4k5XBd
PlM4ufiwhA2y7hASpTqDceb/fE3MafOuWIdDZ8OJGvYMlFdCIMXXs6hIYnyggEqpf/DUb6hIGnyK
YrespfR5Jp5ksE8M6VvaMxS118YOSawZ3Ly5Nmp9lFSelKljW5Wqp/VkAqLPez4zGriZ2sXa+9x8
Xa+CyhqYH//rQMcVzVejSSpWm25zdsRnL6jZBL/nIiw890QTN7p5VV/VlYfVh/4G/eSLL1Mzlfzi
hG3Hd/6z8RKXk+lV18Pq8OYlxNDpfdKPMTBJczRn2zyXqMSJxOwAaANGKgFyLwzMslRBA81BxaKA
tFFPaAkwuc92ry6rqkHsrOqmUMbgb+LPtXAXzRtt5UCLeAwbPbJ3Hk6kdMPCqpW8wMOFdbIL9xsw
dVoIq8ocPWwEp00vFCmiradNYCqVx5Fg/tfTOH+VIz53+KQ77xv/HMQA7Ybq90INcaaCLnRKlPFE
fM4KdVaAgapKk81gT95I3MmQeUktgMeMMfawYNGErhlc35p9SyKVHH3/e80fKLSYlCq9G7Xy4682
TFrKAMhCjqFWtij3WxupxF9B6K4dmLMjLvHUVqk0ksrW6fwSs6hQgn1dXve9qrcggSKChlF5fLBG
mCb8Gl4SP5Ab4KeW9nQXw27tr0sJq0gOJpij4ovtvOpxsJ0bIrhlqGByI4HPEM4Rt9P3051D89rT
EkOO/LKCVitG/zIErKSTZTHXTpyZNTxWQki7LobPwTY1dn3vjjN7DzJUjhnxuu1nXPpeh2K2Lfha
Hs/80b1XpfSCKOH3C0Jeu+WvsmQ95kgsiWt5LAo1N4XLdgFTBBCwuE2z+sVxBqkqnHBhAbLGUFNS
7I/QZNQTPJEwLX5TL4RYPfGa9ZNCYbudxI/NsWYxvweyt2jZCImvue9G3O8zCa3Z3YR3GPmzhKOL
tU5HXQgMuhzN4e4ieLZg0410J008nkD202gi4530x2QypQg9mUg+YiUq5U6b3HChGSc6ctr2bk7j
4z+2TdUulLvi0dKwnTfdG9cJ1l6Tx3813pTvbhYwmlAY5jpIu2EbPO/b5TE6I9156qlIM3bE7bz8
KyoUSPZu6F58Kexbss7breQtPK+YAZzVXTB/d684eXsn3sgnna8m6z/B17YY7AkApJlgfB74b4BK
7TsMXZY4btrc5P4gU9D0cH+/k6Z486I7FYujcBJImD1RQuH/Zw5xNsfquqcLOpK8QgusKJPPJi6B
9+HtkRsuGrZTjjf2V+QLkkNZ1YpNIDJj5fleOO1m6pL1UDvR2JXtx0FhWhGhoSPYZesCmyF8TOCL
qVmF1k/SYLpIHAUs4P8KUiY4V+uT1FQGtFH4GcldYQDDOTFbp37xXtpwA2eiN9dtQrghSavEJ1wR
/TGJt6TOhuShcZl97+981hTX7NdQNdl6bu6d2BR2Er2EJ5YFtxVYuPU0jDKCe2EFo8G7IfpfhYlq
rFlqddU1DbVtfkqr9hvImXKPfCqxm46gRNcQ+5u9P6DUmeBm7ejQKrDxeKbeLoxfY816G2TUHycA
5XFpXuyKVMvjphMjjy7aXaKV296CJfFzarD4TAdo9uW7M1OEW7NT+PpN/JRlmplIT+lHKEwRmVP0
ckVnbVcQyjNA166nkbt2oc8DAsEwSXoeczVLoGmRnzgl3GQrTob0BuBuAOoeNcy1irClavIFFU+p
FZFJjroX19Q8A0GsszLGi/Re1U2FVDBfylNEiPwEFT1Cy6t1tkLlm64yXdTwbX5kyWQ8Mfk1u9pD
QjTNnNl/epKIiy+jF6qBCI5HOSZM7WZB/GcQuIhl+c/3X31sditdI2GprDoQpCbuPRJZx3XcBCFG
Zde3OGoRXdDyBToSWYvqE1FrtLJjnp6GeG0OWIEDTtk9VJBlaFv66n20qXYxZw1ikgjufxfQe1Kv
5HB62WC9rfQ+IyMScW6bqnjnCuTGQq1aiqWNziBSj5Q0GRin5cXVzSS9tSZzBHbq5elVJZKvEFyj
U7UB819Iu8y/cF9/M+MY69Zo0mF93zNudMBCiwubofoX5Q+gd+WuiC6AoTCu3xuYiCsm4LfBQq2Q
HOcM5HE5aQ0HxAmT5daZ1pOPXENT/Ky0ybInNOHrWtAct+dBDcVYnNdYQhSO+DWkoqdr4K9KQehc
8Gq4Wv88AfdRU7kaU3v/mA4NSYIXlbKqSD5iKYnjGE6qdKOJ3mv7T18g+IYtZt/RPIS2F1xi0GIV
E/h1rNZdxVgb1UuBLqRHwGRLFt+BOsavQ9S9s4MRhhGNKgNJrB6PYCiy1r6dAgrG29up4j/Z3wUL
F5OjLLJkk1bMJ7EnPvndFBgekm2usyWXxGIcubXL+WesQ2/L4qM9NUyc28EJQMYP0fMKizUtCSWp
4UbhPxJJZdekXHJkOVZDf7gLOYK9uDQC5U4DM+kVVakF/0yWiV2rzrluQ8WzVpDbIwxvT0iFE0pg
lItDnswFa89LGC96997LLJb3sN+6wFTD4K8u22AeeISg36n4dAkng4bRif9R61pY77yIBMyzMCZ0
CulLOe59UAAvW+Mr8o+J9p9bzLgxRhgbET9JdHV/xac21dm0S6ABe8v2FNQI7JOWlSk/5fTwqz1L
AzNC5kVLsrFmIMqDU2FJbkU/tzLkK5SAJoFb77SAfj0xTKA9zPkRQIeye93oTQ5AHa31V8JfIY++
mhT7buMx1RwrPfUo/nkrR8PBXUvpFcQQOUyipqS2dnVsrde03cdL5eTr8ES7r9kQqCDsVtuBqDsT
FR9mPCf7yJkn4PZYhJd7sFc+Xl8NBhgpghhKsVnrYV3SDHaLVSRe5zUeKcKWCgks62MVHca5T4HH
MvdY0Lg9A1ATn7zGyKNG304XeZ95sf/l//ubKZmlc0ZrumM/B65Fp5DSnlTZ1D3kfqE2xryKs3eN
yo7B1+NcAkdA4uLpjxkwGHn9mu4LWOV4Vc/y6oolbuXqG7QLzDvl4nF8hDMLsXXwMNu1Q6v2foHx
jP7byLz5//PN/AUszmDXCYLpAYCU+81WCbSgJ5mpyYqKCEvfE9Q0HXoYyj2RVY3x9hOZMBTAPQmU
NOyLgMoSkCeAs+QAiWAdxuJfQHPRxU++JQNj4Utavk3lOYp+kmNwsNqV/DsaGYIKcefFVnnb24dr
dFSj6kzF9ubEPbVcOvC0o19biECdQBfCP9reHEqYiwRoCtZWmA7t9J4J7+EWB/VsjQX+64bh+Yg4
JygDoHS5Ybn1IPwRMDgVyuA3ynb5IZ19YxU62/R5b7MfEyi2wp8Fkh9DZDcyFMpoVzNqjWabX0yc
4ygR0h/BVWsg/MS2xDHsCW478SWNrod+VrWxzR5JanDjRkj795q3IrDq4/CF7i4um59nH9QLdzIW
4RpGYoe9ibnHDKVG3i2JE+YPwnhM9lR8TUa9yTGcTwNPwRl8haDd9XUs3UV6teCE41Z4ds5DCI33
79gnW5uWK7OqV5/TNPCqpEgxtpuw/GtdumyF5TvC6RWYWmQUM1O4ExfKLtGU6rIWeiCRXrJ7bxGi
WySgyVlFmN+/HLN1iSDyXFCsL73Nu6tksaKGhEvuae5T2p8VdRnbkESvoxlEJ5OrsOyPn/s0poXJ
fPVaOVNZ9pCN+DVoGyYRWTYJgzAZU7uk4aKtBZ7scM+LMVQB2Q8sfuPxRRNPRA6SivdO6ljcU4bS
5NnjV4IsgVr4Im4LI4B6Kos/QOERMhsXOW8GFyncq0v5U3wEUhephs44bp2Gjhhk2nKuMxJNI80h
4GKELAULwBkpg8GunzCM8GlsExOYJscxKDteT3LfcIsX3BAHO4/xPe8NxMRdCxYr1Ff6zXElZ6ql
zHghhYqdoTQVXlcpc+UVT+g8Nuc1HFPwVsSKKEspWuQXNveQKF/zf7hFTfeZPTmwi7uHAt7c+pYC
RkcJhwRb1fFoIrfYRKvSu7Nv4pbcm6HFFOiqt7oMINwJtBTl31Wnyg0dILK0fSLftiG8mgs6ezOF
1aZnqBbec0p8Hj/oMHpkgJ9fnWYGY8Crj62EpJxfQBFf3ctpt2Kz6ElVDT4Xy3QuppHQM9WFlBR2
/q3gnJTuuHEfm6UQYDlKOCuSwTJO3I7DZph1fSoHVxSkY7uLNd8JefUcGzq513R9mhtcJibm7DXc
Je5Zjp+z3uph2+uej1wGP69R/5mpnjz+cMhqZ50OuNi7iJgSZyTP0AVdsq0jnMdHAARJcG4t5KY1
JCaxXeZxmL+o8f/3aauBPr5/0spJkrsx3TQl+7YLqnkn0lB8OHBOGM2MWstMmB/hQhFU3XnrAiVj
xWPgRpTQ3eDMBqLzEshTf2yEw14NCWRvNoLAb0MzhPqK2iF5tCafoSnq2XTB8ZogOGuzhpLR3Z7a
2eIQZk9Lt20PlDTAX4HnIqAlUTRvvJF2Pm/BCHYOwFPO7OU6No6NyH7WHSnSGsrbH8SmiKFtcvq7
dB5jkZs0rUFYkSMPp/TNoEzdDeYMobUoDjiSuvCUO0vkfXGxrgExin7JcEcHwsqNT9MpOKUy9tEH
q/4mnbLNP3IeZIdR6JdY7MvD4mJAbmeugxkSeouoxu264zF7ULeq2r/+3V4MDgqAEWD0jG9tyNs5
fFfEZkYKcYfzjL6gWkPntwpEI3QILAbEtHXV9JCLm/gCIijFw4pRECBdI19pJ608z7pWJgVr8X6i
HiMIms7qvm1eRLLZjcVt6mSQdE6NbaoWomNzMIhgjQ/M/n3qWnJo7e5vUcEDdwEjwvDTq2RnyzNZ
VR6KB4gRAQTGcViL4B7CH6X3XpeF9gOrtMl0i749WycJFD+Kn64MiZCwO+5IFGwJ0RRubd96ICns
oAaSBQe2dc9jbRL799bKv0+mMeSmyh2KF2Ear3/0Iqx4wkI1pkG5mxW5EipOO8nT5pF/n0ctIDIT
dExiVSHgae+btKJGQKs+BHnLgS92NxcOo2UOsOHwdETP0YA56fJoqjUR04lC2jFKQ73ImjSU41jF
deUm0zSZ/bryeHmUA4VQR7hekTJFOWnwLzwtyH2H9Cs++dnYmNfhummEA7ys8gA9TfEJHIHCEega
XQh8AtPyXVptez1237WtU3TMGjcrVtfvTTAg+TB8c7jganEwSVODtsvYd9SufON/Pb2ZoNnhDYxW
rQ0Yu8lV4fX/9qaJCl8JbkCq7Cn3ChvvhaGZtPkwVNTJRywrRR8jjcT+k4s+xr6OhPmoohve0ECQ
vidqz6HcJXJ4v5nlB+MU1uz1ii765pq2zR+HZuNhhwPqnAojQS6Lvp36obyF5ubCvJaPzjMa8HVo
qfKLxtmG0Z+TMqsnALSdhQFdfoHI5df62FpPW5c0VDPD429qGmBeT8+WalkLiv1Yyq9YYX5fA/nK
1JbD8iLheIs9u8YVBB0wx7j0EUL8Gofu3tEwLYyUQd8h/7GEKfSlmFZ1GKlVh6mZt3P+KjKPR6AO
uncCuJxwH0G6MnWnxW5/xNd/x3dl70jttOjksqv1YFBg4fj+BR7FHfYzhURG/BZ9SfeFMBES1FgI
yfl5EK8Bx+8ZoQUUS2toHQLdnDqT/h54PVjZMbrx8QGIUQkh/ppuqXBvhkz8SezzIET0SypiORZ5
KbBP3Tfp2aNaTO4TC0v/9ew6XAD0Zbnme8pN40uc0r6DlagzDhUizPvTiYowKDKL+/hcRghr4cPQ
pvnlSVNmPkm5R5MkOL/mXcAkNZ4Q0OPhzBuFkNJdcgQFbwY63gfpVPRGR6o04+Lz82EKxWZgZ9gu
6kd91v2YOXKVEBTARONdz23LhO7nmajoIXkXDkisq4Q32iHpm7OuR0ggob899CwOMa4rQ105rrdF
FgiChF/3AHo7/3W96Kl4U2QL41k+ZXCDhalcxDPo2JOD+FgH2PWIU+q8eFVHRS+jVAoMYPg3zxum
S6W0vgOftT6JFNILDOMZKUx1dvCmMfnseY1tlBWesgyUvFrIGAilc/juvgO2aN4O6xxfarEqVELj
XwTM5f0BBTL902WdeaKOvy78Ztu9XHGIY/fE0Le4zBR0of6QCduvUC1NMfum72NbhRrkL56BCrE5
Hg9yJwzlAfqo/IEqewM3Mij3TQt+LyUCprnZkTwWUMpgwg23CHSSk936mJSPwXrWuNnWSCTa7uwh
s5RHi5bWHsmlou8eShs3XzjR8oqfYnP0tej5DjJtNVvRE8GniH9FOd08G6xS8Ccjq63/aX0t7bV5
UIkBNM15ykwo4XeMVfKTrEy4vXA0q6PJEPvo9NgmNHZzlMjTOPJky7hAYJ3LrsQvgc+6jQ0Dbreu
6+JvOlCkSB45pGMBdWxccKFwNELw2RxjRjU/6BU6yrkrbNt6AJKXyIHpmGtqBmBdYO23Vzy6dZsr
WWL0+O7JL4T8vGBMl/rUTWo2D0LFPzdl458MK2eXvTK0c4jmTjDZlQhPzgM15P2ESiOm8iGGUzQO
odDfkE8gH/52anHhIrw2osfVs3TWu6wclLM0R8BMlkQ3UQxUtjKS3+lnfU0cBhtrQCrBxW2jTWBB
bp9uOn8q7s/vhmJzmqfPVT6YD5/tZciRjZpe+47iPnmpWJC9te87phFxb6akkL2vmR2lbtcF50CW
QbFVGprb7tCECAaj8WPKuCj6syTVmQgYHVVvidHQZPigt4p8jHATadZ65YxUMh4oLzrf+iXAVKla
1HA9EtmdvXT2DCEQMmcU8OWoxBvuuZcsjYaSUENIdjxvrea2PhhTjrXuRU1dYgtH/yojmBlJ0+Mj
ikrUY7lFtrHgxYoOR9yiuEkOYfzHfosq2D2sWbyG7QIOrTUldKo6LzpW5nl4RFgcCNRjcqjKFKSn
MCD2s2klphLwiYYgjd/9WOkjD5veZ+LlPkEhrERPGPwZ7lqp7zdn3eO3GGJiyexBGLFmlePtbU1f
ZTpMqym9HOOHNtE3XYW9LJaIeo8Uh10GebvvdNR2d3dk+qyyn3SMpu2ettjxheWdiNC0opX8TyyA
2Y8GDMedVcmX7xrRac8/EkFg8yjteC797B9qviFpnBTItU7J3AgYfpF/COum5/hl0VT+E/Hlftx4
uNylD2mXTMUILMCsQ/WdX8vieXyjplEK1vehlgJqNNM4twfoWAyRJZfBQ+x+TIGTzRELDPpOcn1Y
z3ABQaUV6QxG0sxzmQ0td+T3yI6ha4lKMbIQTv99FFpoNafmGe6evebX1tcmUDDg4ZJ+0tPZpGJ8
Jd339B7+6aPeWS89VDHSMTiTxfU9ijxJAzLH4ODmq2yYuBfSKadNSM76aNn1Uuw97a4Ty7W84v+M
orFBM/VkpOabt8P9gwNrbX3dI9stU7PF3j/4WuMD1Lbsehy36oIwi8/bxir3S/d3yM221aTGo6cN
Xv0vVGPIz/k5zE+vxYO4An8y00koqiVrObaLz2pYBRP+5ExR6dvi1IfwVceB4thvkTQg6fMPNebU
Q5W4UxiPYFT9JdDA7XVjgtpiaq2uI7q42Q+81VPQ/291wV5Zinb8QXsr4Ki7DGfKX6N6dcq0ajqz
x9lFLHVH7f+mlxOOy3BxM5CD1HoBCZ6uY/h8S2uzWisP1LJcDmUT8gnKNks0o5UlESLW6w3k4V9K
WvjgbqICwJZaofi1GaAKvftvz0ylS7DSHDsFv0P+cdgqKiY7lngNHRg1vKfgYXtcEZOGoHAHYryM
WXrmqKXFoyN9uu9ikUjlS5j331qa1VkFKwO6atsq9XzL597HgkwQXyXdcOvVriBVRoNt94G4MmPQ
53gDew/md2+hO+ClibaiZktl0ySYpqi5a5C8h8Mkx1JnkE71Mgu+2aPBg/n2vsFYyIXxak7Qz/22
scY0Cibc/hNc/jTEtcSHblcQPFXbaQZMMdPro2JyyRYrDB2j9Sz+rM0tVfJ8hvES6yqpwd1WRKbA
aTMi08U3Uglg/uP8LKD4vT02o0ewlVGf9vVDFZzZz3jRw5uwKjP5wnsWkuXr3fQl4tnjl6Pvhwyq
1t0hsNoIYMcAo+1g0H8aFTZttrg83wGOV9cgHELL2eE98JBDRH9Pz7z4TkA02wujFnprrXt3q49X
ghj9go8WxuUrZnys01IReUBjR0wg3eaP1KzGZ0D2HpKVi5WpimcpjDHbmKMjAdze77p0UDG/Y0S3
IUTvYACH3nBh6awqmfSWPOXf23h2dyNpaBuRTFbvZeC2M31VM8BNcRIhPTo1azlnPdpl1ZeHxE9N
iS1us9AjsPGSfCltbvoO0Es3ot4B1Eq7hlnRRUuUkpb3RVod+GfSjHuKmoxnY+6ETpIyNpJmL4BW
V+tPOsjnXK1wNBATBVN8R02aTaHMLkqBOJ6VrRFV2TRHHQ54/KFX/dPoZmmqNLh2jea5IOcR6d6A
sttzDjsNEe5bphSOfuwYEqyZ4gxR1M63J75hH5FlCqxHH4auskTp5Qy+yiOwateG3JgizD0x5OPA
BdcvLvLiFRIwV4yUJGKecde6B151gMNNB2zWfmbd7ORYbK4evRIvovRoAchqVnydHOcM7srP9V97
185CoArgsS9bFmEuP4OfjsXUhRkWOk1Uto/Ydz+NMkskqv2nYILZ16mNK6Y/lOQg40pRCN2Fbdqq
cMNPioDjqeBcgIiuwsKyjwnlnoefAJhj9n58yUup3lfvQcJ0MxnkeiL9TWk5IEusAoWQDi7WlRoJ
FylxYpSVO3YGu907vfZQ9LfZOaNWGc1RpgL6am4O4UgE935NTK+a4hL5Bg+AzoaVnwyvvnkI3Y4G
QA+8mQyYNFuYaZlaIeNkKyg7JNsmf1lJF+ku+ymBa7Kf10fkj7DKIoqvTYd68+CkGkmt2WtaIqBi
Fa778rLGIOAE5vTjdTffqIT0J+IMLr7F4R02znPaqiDz2ujPB/nEGc4dHZ/tNYb/pOX2qJOU/qoH
NaUS0X2DB2Vy6w10rKp+zsSWoasttgXllck3JZMias41nw55DXonR+R0MG5TREYvOnuf1UYYBfhv
7BVr+2G2thXQCiVOQZam/5Qxd2Fmk/jSnp4SaIPXDDXluo1ffHNSsKADasmo6wRWzeovWMs4AiR5
LLL8u4/2luaKIpy/zBgZ9xk2zwTkfmi7p15GlQqLshMj3bkLlls8/S6XOJYcQYbRRXWpLxSknGvL
TUAIabfuuKZugiCvJhyBfp9HGTL9CkKmPIfQZhfT58BxssvuKtXP9cqiBpu+jB5i/Rw/5MSJuZg4
6VL/p2I9GuuwvSlE7R9JPeEeZiz8CQjs5JGzng1RqFwzHmMN1eXy2eeDFaKziQ0W5qzoAGj8Oodt
AcPjGvZj6unBJHyOnZkLB8ZEWwKjGckfcSmZbptHZmSTgXjn33T5a2Lv1/g8H4ACPscTh5XnvpGn
9b/vDBrbYgYlZ41J+e4gcVzexsWf05/G6/zohilivkZrQz6VhuVU12LtKUJxvAXqm7RLyZ+kMGlt
km+fUpJ3uyHVJ61kvlKelrT8KYgYxh6qy7bi5SAEq54Om87iFP1Ixb2p6EiuqWIbkj7ntfjuWqXP
xR3aAzZ+NxppWilX32jFmZ586m/chc/euDu0o+zWeEWuUyqU8WgptK4F+KDRoXjUutyurX75cMC0
6BfMCMAUSvkOonA84DTFRZh/V7SvklZh7KdB1FG703JLWstYidbvZOLAiJYM5hRldt+hHgXB9GUt
PlAE7YsNwf76/B3XDwVaHNLuk4YQdfOw63JgZjJaeSjg26T3uGlHYATXwBbheDvLICdZc1u9vk4Z
KUumfhNmx4YN89a/PJw+Dbza9rNPrUiBQcbnjoXFC7nf3vZCKofqNAEWfROZDXfLUGK6X0kQLE1L
SaGHyar63oBHQy6LYY5h3nE/gjb2cNYvwEXtc5Z/6ryNOOTqk+99JIDPA1tI9bVAxGvLzC8BWrYM
Ot8/EJC4/2eWWYYJOoGb2Nwmv/42C6QtsZLwmirprIEL/bhaREhBYh1LEMliC/tlpvj/BO7jFisi
pDQPsOrEadsAYU0Lrq415ZyL0AyXICJOdxypAmgTYZvQjZLEHPJeTtjOiajP+nIxgkM6OOdpiIdd
YHJJKrBsZoJyyPTFll8lEFb6DZitMPJZirs4lKyth1AN86Ow3LCUY1stgOFPLfbN7e8fvoM/fuXa
NSfMEQGx7TSSBpy74n+UqAW0+pWvgGwW6YTtTDJE/xpEAeCL0SOCvOMVJik97T2hShw4ic39z0JJ
wZpkDBp17wEHH3d5EXihUU6D256mtbbPpr2hxgD6cQ6bz0ngaaswBPz3tpA0WVEirAwIoQ6hSGm+
zSGl5xJ9AXn0Y+clhQhnhELnVUJMjUWxTfAcAVCs4FbYJHGqpfIo7io89V1FfMorEvjRkm7zGYXJ
Xx3llmsJkRX/wpYa83yU82Pwn6xbZJihYNmoS148fTpdgaNoQEgZ+SIj71yKbCiuW3Jir3W0sSjt
+5fyBUiovWQmHpm/Q5MOECPvZ7xhXNoPt8bixHhY1RrHe/v+fH+UIJCmjHzFkcxbBS0RfGCMMV9b
XCpAYrZZYScjq1XqSrOKOZ7gDabkW9iI4nl2QBHLKr0w6m/bxm0Vt93kQCWYru5jcD0YVuRN8TMp
qQYUvyWTntiEuH2sAWEaAlvwFKcyE6jPX5E7JTioXQmD1mHNXjCVFuC9SRlnw8FNq5qEBDbGw2Mk
AlWVRF6dS5zgRcH6rnx1wmg64kivjZdutfTaJUHQPs+o6gFZrBkJkj6E9O1z8uLw5LeqO54Bq7/x
VYnpz+0CARp9GhkJeBaP82NJn2Y/SbKbYqlif5IYod8ZYKyCe5hCifP3cDG4HVr1LFVBgxRsjLbC
KkQhKQOsHOeIvJhDy35o9STWhlrNxAzsS/F7QRDdUS9LkIi32lEj5HVRB9RkppGM6B4Ng5c027nL
F+wLj/t+sO3y1dpXNRxpyhEdgsswuNGaT4WIk6WPLega3Ac77y3RcboFSZdUNcrSS+qkO0kKEDCu
og+5go0hSjH/p5coCVLvOSazeHKVsTPs9AhYBg1cQ+RbXuvygubiMu9+IHjM/foy2+QLFiHygtEv
AQR6BhcfteO4t//EqOO9awM3bOn0fh5CVWCzRaY5GAmSxxTsJbfBH/VuIi/aapssr3hjdDn+lABJ
duuqxu4G8D8rAHGVKk2wSBIO9k9WIO90gTOafZvaxdSiLBz3ECGLfO+c3ZiaIVG/upREYCdvGwpe
q1MtlEa01wI3EGJciTmJJTaRtz2ZffpxEmDVF1dspwB1xdJt2+CjQl9bVrZwkCKgWSuWKqsD7hEq
yddzzSUczFZ3wXKMgoBT3xP9nIT3G7iOT+3MPSU5/MehrvJ0IAcRylmIhBVIlnR8YpgngW09mwbr
IYx4gwHBrWowc7V0R6eswoQaBBuOfW9zwjEOjwtLE5TFnsc89sAmkqIy+OuHCiRFF9rTasfneg9U
9NJReO31PjhTo0b8Rw6fDAS4GWF+o9QE0oDIBwUdt2PdvZtV2oGT+Tk/tb5dL6Mn67Opq90C1upq
dSZnZl210QLQsvd+FA+HZyoB0tnWKyIpX4O/p6+HsS1wI+WYQZ9NRSv5wsBXWFWop5ZLPXO5QbuD
mM91cCeGyB0fvtajUIfZd7r3Lt5aOkpKiNPKsYH9IGBaGWLzTw7vOhK/MsCwFqmgN/oIDNijHc7b
RhmKuQLa/B3kaI4YEN820PW0ISU6j1NWR+szHMyfPh1y1pqcfDw9nnX3DEEowzi4sfRFNtir8LEs
sNB4JaUnFd1IJ5g4KtrFA82PuOxTw/u9brfcYrdEALPRhTmcf17/IFbBOUXdWgOUsl+Gnp5F8ASb
oiwhYHpflruYX3Ul/rkh3OOspJituR7GbEbqdDOeY/qSDJ/l/pkjo8Unol+7jSFU2PhelOYflCDj
mDsqkDtY0EDrN0PTE72EdXIwu2pZE2lv1w0vYGbdu6+tyjJ2mMsmquMm83+uOc+KEMfVmNizxSAy
88yTmbAvCskKoR/bCETi5TsCJvRAWIwzguhvm10xrrlJHxmK+SP1KVrsz0WfWgah982AI8J7f3sE
vc5KHMYNw2+R+AhtOLFrDFUQBU5cN+JD+1K0i3fCcq+dDB9xbv+V9bNEe+vxSUtz4j8olKD1N9hr
ibwMILohaNizFyofOo8Shh64OcWphtkW+Z2vMf6Vk6Tx4ggjalmgPGCDJcKcFzu7YXx58baphhHv
MAXwVGyX+CxHS6gwhnBXWHA050BmUMsjA2vIek/2C5Xn8Z36dZJtwiwatL30mLPPLWAoBMce+Xqq
fPUkQiEsFFXEfbHM3GxdHwdqXgW8aaldP/Q528glX0CcMhI5BRJ3qNfa7Kq0J0/GfKQTgRLe0hW9
4o7WB0NeZJH20fBs2hESaEA9GTkfaRaoz1JESZ/3tXPvEdD9kJ5n4uW0XA6ezT9euHSHYMEJqCHK
Hl+js0F4NMz+L6XQt+qTv5QUBLzYSW+pwzq+DwQhxPms4malhdib05V+HNjJVlKMI7lta64EvdFw
nsa3EY/asmlyyAJvtWI2ePT65YbMm+u71ccryFrPKiXk2kSqdbm4eQVEXbOWC6yDtZNyiRwDF/sa
mbpIDHEUW/NZcraAE4KRHyGNZUc8QgxrOW/rP5T4Puzj0+JaoxG1iLskdZXZeXpL8HFaX/lNDTyf
FQSSzsH4QsEJqhh0J9VyfCKKPpXsnSmWMN2QJj6WmQtNNegjRGN8fnUbZUt6c+A+xbFUYj6YKlpD
KMY+Mn5k3fhaz0/gJIOk7WSul6FwNDefdnwU9ebtz0gASdtoXYicZOq89wwTB3OOfFwPC4VDM7C1
9sMFfGc0wZKlCq8ymLtVoQwNE9qfHM4CTvzpeuKkIiOF1/P8yLaQcnNsh3CdyJSAz1UDFMs4+Kyr
C1u47MbpzgI4ivsbOxYy3lR/0prKmh4Mw+8+8pbFHZvZSecbWF73TOWO5mO96D/RqCqFEySoQz+s
dG5mDeSCm1ZaQVwDPvQ/ubTiCZ0Ay9y6jR3NtodtK8X90a5ePVrJMYrS4HNFy4lFqg70+uqIP77v
KFK2ofSbOW84xr9yfmynStF5sWNfGf+zvz7w01i5MlY3sh4Zte94OSwDp/IFxV0XtCAs7yY98J2P
h5uCMmvFK00rYUBaS73VQEmqqizh5wMGflUGPeXoWgPTexoeCma5/CIIaeu3afhknSUx9toBovYp
JPbPzkRZmRAGrXxik8FpTrUvi56x0A6OQt/tOG3E0eY0HaAuQvEti6r2FY94u0+/ITNF4RZxW9S4
4hQJ0Y1EbPSGrGRCsHUIBpjY31uBiCgqMD4Z5kAShUQVl8WN0AmTR1C8mv7Q3789pIqF+a2kbAoN
rzFsMl41JM7B6GwZAFczfcuJKikW8Gar945xsAe2xEePoJ7XxUtd1jey3qLDi/imdmFLRF+0DKaM
HD4xNdtAnaU0p+1jNFkiT1Pd5vFSFvNwGFK5WL/L1GjhmCEnJwX33/2hHRRimPdWouHKO2s4NeqN
fy13VnDZbXAXiJIR72Pn6+KNv0eWn+1yrAYZwdC7lHaigFavL+SR7i3VsQpy4/t0sShnGIiwQ4VU
usjKJzbIhNwYakWAXXO9tXVsuNhZhzeHbmItDLQF5WD8vIbUvbqwHRDI9Gv3q93SufkGqwhmjaon
E3xTQ0YoiL6+49AU5fzjkguPWvyRhGz33LRV/Cx0d40WaydbrveDE9BXJ5g9TLJiMQq94Q1TSLH5
l23t52lRJFYwLzygElEtMmRgPOgUMeLa1x+Cpor3BcJE0ri/ozoPVqqjpVJ7VFZRP6vwnNm4q5Vy
p3Qdx0meSUnsTMOpw75a/FFZG4KjzXKEdwmoQOXc9uvZrbSsfCD7BJ8FJBuZKHsJ/38qbtOL4hLx
7LPaKcD1JX7nvVlT0ny/VwVj1WnjmptT9mh5MAvNQwnPWWCAAJ6ADpVKiDLScME/a6o+NT4gr4dY
+SDwPSkdVRy5LF2KdBoalbUNezsauRC1vePCzEO4uilAIJHmxcjFRBysw0bHjbFokMlbQmEuAeaP
hUzEx81Vb9DBJmuuh9TqEhKpqxj7VK11VKDAEYqlbqGwUSqITMj5lPLUFl/LnDpZWkSaaEFSQjcm
7XwRc3iajZCCH+vGfmvaQmTnFrJ+coqeVBOcrSjOOQSYNFvP+xLfkGx38M9QBdmarJYvR3a3RCUR
qfsiUbSBmNkjHk3CSvHdUCUUAekp4uk7N/bM87/OBBVnkfWa+8UZ7iiPi4WpE8Bb0F+iwOosdszR
gMzvIUxg1HyXVE4KjMTOuuyE1TYBdfp2Ya793KFds3svHe4mhgVLAcuWE7LxyVOFClsSl+VjQB5u
am5gsDDjDyC4zTuo8Gl2ENt6/YChYaOJsGMLsSqbSRmlIxUqBvY6W9FHS7vuAGKt1Oux1c60hWMS
Gsj5gbBLsU/x2bkUhiJESl33z35Lkgtgl2cG2RCVRhrD4ONQ1YKXMZzAMZhlRhSx13dh5PW/vAJX
Kv5WUJ36cR9LfxuJlpMq7yyxm9CKDeJguJOr/mYRztu+DfRtMlzB24I9ZY8iv4vWvJWdlD8tnj8n
CA+XYXi41s0tA+hV5PzSr8xTwLnfI6gIC2zQIEJBKPWQ1hpZGqNrvgIB0qDzJ7x7Pznrjl4zwTgm
grJDN8psc9LgtD/OAivOy5/yCSVtrMUuwtYLC67oSVXFy8PGtOBOPITRRuK+2ObBxdBt8beNckrK
ZYu/WdhvPXKOJT0quVZdAiGzXGlf5dA85P5OfqwSzMIKlowvuAk1qR9YVZuzvvjOy7yBl7Xn3UH1
wkp7tngOm+23Hu6+Jurlsizra/DULLYcsECxLoev/aGewODbyrgSJ5p1csEuXR6ltJao79b+AieE
SRuAZ3lFi2MGktDWvirKtxoXCtFbXUgLdSMKd6/JkdmsUQTUC4Z0NEGhIHa2svpzz/N3o+IREDfR
6jMI4W4VR8ewNVOBCGBJt4CDw7fy60Zsqhpeh94TZ/6AI7H9xnc+5FFTKGViPZfACF9srmjdBGCh
b2NPThfzwT/U381/ZV+ZqJge0yw0L5KVsF6K3hn5Rdc55wXPq1v/CgmZNpJaT80Oy7Sf2a6m4jUB
EZkP/p5+uIMTMsdUei75uv5IW/gyfBi1oZc7a/fmMYB49sTxpVOv0+dTJ+0b2oxETx9mMyvRQiSf
MhhrSZ/JBkDxQWd6qu4Pe8o316lezO1xdaBFI/cH13iEaGQFqX400dnTlsXoOcztsEirrifaR90T
fu6CxV8pYv31oPt5GL3wAsXEWjRNs9Yy72i/5WvqhSLi8o2Q2YP4q7O+i2nD2ldu9k0ngbDLM2cC
IG5OiD+qBEJyWY24w/NDEBPdJTqmw+B8VuuHkT/KqsV3+ZgI5Sd16emOBPlHjSp9Ew0FoirogA2c
EvggD8cdvTKH8xQ6BY+dFiovTWq9ew1JHeqL/w6VwdsQlkIwkKe/BxXcZAXV4iI9n2HJnkSbMOPU
paD6blLWT4krZyKQRq8OLcAFT7U94dSNddHcB8SgPCNap78MjqwIr6Ip1FUjATMMsQe3DG3DYcC5
/Q62jYTb0oG2ag+TKJR2AFCZlKROMnGouWGqi5dCsC+33C9eIpCC1LunT3mISgYlvpZ5PRAx+CcQ
2gvQvCvkWYI6bxvNy5K8Asrqd9h+oYfvov8MAC19saxf8F5dOoSE8K6mwtu7zt47Rsz1rI8EZIHU
4LmToYJBGvH286szHPxP6aR4LgZaBBVjoEYqpEtmy0Z9DPKoMmQFv8YHMHio1gDk/Z8ES7qPENyv
DoQw/iXQEba8JeL2lbst7u+JdyUZUz+95bJvevyon8V1criLOWpG95iP1ulBcTOhQ2cKw/PvcL8c
7TGQ3inM1qeWg3ZlazlWa8gpyfHMPgBPFvh90QA/rlCg4aHhqqBRptOXZRm2rWcN7/eCaDfrTv/b
srPg//AcCJcYKONWjl/eVm4UCuD61AUkiCe5uXCPjIKvFmrz+xKmuWNQTJ81H2+9nkk/on+cW5Ry
S/B5m6lVtM9x7ygE+pZPIMhks/PJspz8ss5Rx3qWcffUKK+H00HfdDP+K1XjndPJybb2CGFs60c8
g43zrF9Uj9vA2bXaW6nSyt9fpi6thJKOw3m4VK7Bdr+7IgADKWmSU5HugtfZE4wg6CGgTU0pUDaF
D9bhPGwWyNUjFU8wTHAhJPbhKCCFZkQvIH0SI/bE5Tr3SmO1GQAnA4fhuw2G0aadj7ZyczjFN/Mp
j0RF6QKYENpBP9+XQ3bpm4VuSEoulxJFfI9XOWK4E5ZAH6cMbuLnbWrS8m+alwSg3OQswVWuMJOV
JK2tUfYjqEMdojIoTpLEcUXPpHb8F4EcI8pFuFEcWMC6xUmqYkPTuZVjO/dritbXXsxECmnV5Atg
Txvl0F+gc+WcqiW2m++yl7uNmu5t0PiHSrDmx8RWJQK8gclroxSeOREDPcKd0cMjX7ycAk5SxAdl
NP3VZQcKImrvdoDUtdftX0fgfSl9zJR8VeSz63i9DCJSaMwWO5Vziehe//ETfVzgtShQ3R6bgx6g
FrkvZQH902rr1IyWoZK9w+YBZ9yvcXRSG8UpyrpenCnK3HC/0ladzDZzMRmxuM5TpqE02kF1/GxH
kByXMEMXD1DFS7txKq9iaW/RSOt80HOk5hd6VtwODJ6uudet8dSDy/AUJxp7IqDhQ+vKYDL9fm87
NExpBI+9wGzuT0T0DiIIlOBuPJpBXU9BTcK7fT1lMeb7JE6ilYiZQlUmFaw5C/6zOTpSzRYR/yly
Bj2jBbBHDZDsRzgFIpUWiHv6kSgSZ14uYMp5PEhA/ipQjRV/MgpBDjemAZiW5Pb7Ap+5wOfOXUwN
KgA38QAtb3baTvHlNrQPSfACkBAJkbfy8AK0dD/ngqE6I+PsvWBIsZAKGtU2UaLavxjvJZo4uWk/
hcV1oOZv7vJq4SYj/C7meinjGUxaTzVU6BdjJ+ks+BVUO2K+QPUWwpU0fHUWrPXYrEGrIZ5Q4LAt
W6BlFW2Hcf+klqJKlOWXgMVC/cxDgPKf/7TzFMcChTjjVgPa4TN5pEULQ21a6V7WRG1FqWi4uOqp
y+mczc4Ydm3uomhGy+Ex7eie/zY0/OeGoG+AoYG6g4mEWBGu+x+wAIYgrvx9MoZMyrYaFnuQdmBU
axmGF0UQ3ldjecpWP/kpNPcqJJgD2IUuOWigSjhYBmV1H0DEC9N9viSmZf/b9iPmLu0XL2Fkc12g
VX3277bx/gNvaPP+CucZ9rm1jxaf40WR7wC/mTJPhAnCUf5WfIvzXANiuDFDeJypob5E1ANqwtsS
H7BkGOmsp4MS7IMvQQ9uBOVoRYFSQb1mdVKT3vArre5t7/BPkdTXeLi0juu0R8lB2TXDYaLmo+op
KoVUfka6D8UL0RKzXw9AyQm1mf084sic4q0yd68qgzEIKrteAmaQq9w0k24pPQJFnD2CFt7pAqSs
wLZpCp+D26IicnZLEOzXACIdzLJHQgrinhYBmbPI8nEFj+QNw136c81aAE/O9HQh5Q7QTxU2S1Ef
qoSb9rJa49TvPbCbX7jVhWc7fxbd6dvZofwV99DaptY3imVdwT9uD2/m5/hEjwDb//hA9ZFMlvu7
uyGj5xfomFg16Kea8JSfUIixtYsj+uPTv76HRKSgHiFGtsDftzW+M6xj9c7GjVkufZq7qHS6Albm
sAd0MXjawSRPIZLmqs//uWNWez+xIyOYWyNa3qxnPolxHZqPqGaQ7/LDenEDr5qGiIJwcNM26boI
7WX5FTzIEbu0C9ynT737mvfXlyIbHTSWMzMPao++UW3vh9o7w5qFtivGSeuiaCPDIzDgOu9oHtbn
CIVBwSWb0EbzEROBjUXvpViDcLrvn1+ivcCBXU9mGZ8R85odbFcw8Gic0HnqcsPu3XPteZ/thTIS
fajr+0CkZaCNqJm8IQPHx4wtRbak5hU7ZV7oD/sc76eWEhyTP/Vy0r4qUeEOj76xS478kUIY905q
j/8QJULr7iqBEJUeT2YuQtnwU4QeUvIl9dlA6tslHTeH2+3+gBbMl6LWw9n1dpusNC7TRY//SO0Z
IzCNBtcEy3l55lZgEW73nGzbM5U//7hIxytRJKF0u7SXXarhODqZ8csXNe+z7ntOUABUc1jq+rRP
Eap+PT7KI3qZnslfYA03HsbqEM64wJ60slTKxdX7AIvYYV2DG59PwgzOyaK4HRZ2MxH85bWn957a
6pmR3HAHGViN8slwOkn/7/Zi70Sn80FiUWPSjPyi2PjqssWrmiZ6ypSEvlxAeZ+XtHweTc4Tr9Sf
m0wmViQvtsE/VjghWA47hZTUWDnBOzTUN1lmAK2a+GULfPq7QqTrpa+7y4e3exlq17grU87Ec8mj
R8Tgf91goAxOmP6zMo3/yIuUr4rxV9RVw5nmZe0lRxHEJVu7Wmr1GlDq83df+9CoE3AzIsn9aW/c
X237e9FONsx1Vm5Bc9wAgutCOa4IFINFtUJdOID3c69XEi6KXj3hYL23c5V4IAA7t0gd3MKjCttb
aL21twvICyZM3yFr3EVnTCkn0dRS92gdEhADlvj6Lbzp0q8hw/sJZ4/0qWo/Xwef5iUMAVZZ0/iM
wX4zBkCkDHsHSlD/DCTPRHP3jIb8w8tZ1Dexwql1gn6a3HQ9QeVeCqc5tDiZieMjSyMxVKkXTGv/
xWXleWAxaS9H3sjWF5ZNglTUqG+tr98Bihw55AKEthedrA3O3wJ6PRB9N851QeZB9vdVfcHbXhhm
+6Ag3uZF8tlSvpWt266RFCyw/OR3SNYghoD+xoQgfksVMFes1CUfGAz82qOPLbQDSSDeSGty3EYE
N4QrgPq6qRILf3wNrWK/xNnL35a1AeJ8T7O41G1iYFMj0p02FYh5yuV4o/7fxsUZi+p4GAR9eaWW
oT69MZ0u6PE5SNEeEcqK63O7jOdA49DMYNwfdp7AXt0ogcMAY4zmUdd8e73n+fYXk/1yjXp7Wg7m
iOKLz/7t09hLNhgfGzFtx0hb/K75RrBg1S3jBQwmL+UJzkxy32ZJjp2Dn4zksTJ+64+y9nW3nV7J
Gb15gu89majjTlIjfpahXULm3wtKNGloexGMzCvdRvOyStw+dtY/bj0cXSN2ZrhDG09bidIPxlKb
TfsmgJNaAZs1ct0UlZ+2SimuPpT8Zg07SlA6exHdLk3W0BoGRHH1v8HuwGHacXXc2fbgWs/XvVYM
SfNWUwUBwYXyH9dqP0lUKJk8dsnQy1NB4t2rb/ACr6c0ttlI/G8b8xtzlry88phimdY5uQ2KGM8C
P9sPNlExw51Bi7eFqL2Gc6dlzHvccVq7FUt4HDGh//UPhxj2JC/1LE11TiSKy8cA63Riqq8FkMJU
SPch3VFEJiETZFHh6jpUEJP+L3sYtMq9ECGKch4xoVY3t/UQsG7XIDOsdfViizo4BRpZ5JLeY6GH
0VOnqMnpND3kodynqLU48oUyp04Hkt+uHQhVkXNDQ2pcYK6cff+pGVUWTugR++/MkR3ceu4WwQTE
xegMSg6cIBDh1JxEabNmPhYpHeaiyZKVXDcwojUe7xyyASenBqVpRrBwDzXN7wD5meuodJCqe1E7
DT+2z9L7nZ/e/HMVPj1H/vYo/PzSRBB2HZBeP/nTbk1UrT2QXvXWM4wPg3FBpt1DwBmwLnO6mk8M
I53SUakHQM5Hq8sBOWor+2QF0JpSqRbj8f9VptNFmM7fm7WMSlQr6aeP+z/Xxh0yj0dtmx69XSVC
PyQ/khZgqd6bRI/vQyFA41BYbD3bE6G7oprogMmY3OEhTU5A8TPuSDUAMz+QIDvPkuYrJp2XN7Lj
geAY7QM1NwNzAntaiPYHngMzNrqT7g1Zexr31QD47eMLjaN2pheqGdd/VWIZotAhL0eWxC93anDr
buMCVr66NT2oalbYTts5cc9tBz8F/uFHPWmaXZEdir8xPS46NerOtbim+ohLqE/TMZV04ixIm7MT
wxn7CszYbtXFVHlFsyWjJv6vTGZGn6XhC9CxuXQl9Kjvre32ex+eUihslB87oYPjIEzH2tFEy453
tiadEFW6/QyPK3wVvemn290pBcZIjrRc3YpbrTTRsNQ9kygmZB4swDKBxrCEdDK59bLP5b5TjxSH
ys4WOwPhWjLPM1bR/0ZbAIA5m7/nGgDB5WVZb/aVGTiCBSs38EZhpm+Qeftpk3C1d2L6z4yffqcS
p7rs/BSiIE5Hoh0xBt/BxpaeQ2FJOGHKGJ13jvaRDPJXtS0sMx89B8nmsKlpFiAn9cwCtvOBmE+U
wn0i0SrKKq2DCadiWEJ3a4Xr7fSAsBvA9HWDz67pMT1hjY2LBFui2YWrEmRQIJDMecqzbqHW2CbA
SqXNnPuWNNapBeTQPILqGFY59XiZ2iFWKPfTD8S44bvJs4jRNCkkyImN3z7IFA6Rbq/uhQ+Pt6TX
b5iKczgmhGS2fv61rl6LWOQPLutSoPUoU0DyrNCR5ty1fFfBXm6+a3ZRABeDa/Sn/nhofzNGbTbz
9i9KeKbDxcpxqW7z+UUx+4LBu1zOQEpBvYWyAJeqLwYZcIBIaATyiGfkQ2Rvt4vSFU1yU+WVaQQr
3B33iRfshg4XYFUhtNMUwfH5mY5PTJgyryhFn5I1sY6h7Jg8dVi4p8Nl+xi/6gUX8Y2Sf8dh3yG8
bGfLZtioE3aKCAleJKYLgNb7PZSLL8IkDnIEpCjaIArStIwi3C6RN4nYOG5VjV2TKPvozlv8BI2U
DpkigicxczHSUxcVHx7+7hGoYAXoyb0s4m5vkdsu5AXGVAo+DXzzZDqvUXv7QHJKcFzaHS880tap
OSfHOO9IuU/mQ3Rd6Fc3UblFzV7uT95GkAthjvvHvuee3CEcQfzlfmT7cycP3IsjcUtkAlZ7w3x1
emcWSjCUwX5khpRtJa63UoLGy2RUh9HOvdyovy63Y50XLq+1Wx5CDt70tFeYig8LB/7jE4NQq8+W
YM55wrUWqszCZ6fPKjDKopglqt8v1BWRMjDQxf9Aw3x29NYXSanb58OGZzBwo6shr8FRCBSYEYWD
ETigd47t0TRznq70tWO03MGTAk3XsKHCEVxJL0PxW+CpkgQubHWDwUn54auzQHuYDuGNTGlxjbe3
2YUwtub9+5Z5zcQhQmfG7nV3aX4LrZh+Y41rpFxYXAWhp2loPLEaZW2g/HgT7TNzVCA2yTSoqssF
bG4PojC8gnObx38+r+xapKSdmRMixM0Gi43qL8viN/M+Vx4jVxQQiDWgkrjdLv6o71h/y8aV2MQK
fFdQkxtMw/mTwQJMphPxCBueErbpk4XESXna0GN1qCBsdHHJiBF+lOtxkROm2pDxhUBakFb5MNT5
/f2wm6cS0HAvUXffjUG+uY/boEI7KNApuYTmiri58JJAMXH3Acrr5jjszMwc+b/a6Tk0aeIpz2+a
QZZkbqVsktIxNRJkQVqIb1mKivvqkk5N5h75frIFaKq7h32CkDvXY85Wzz1zzEIC8W4uKd2OHmrL
zR11Qw2us0ZiLWL2i+s+xaH8L2qlYgks3nG5rwDA5c3QJrl/cPxh24XgYilrRsABpao52TgkiAX/
u3RWT9FjP/i8VWKbvGPvPUevK2N6aFcBjXNXwucnkX6VXvBAzjL3d9/WKfe6sIqZkCx2bpRlJcvn
NT/A/tYKkSCv65pqjuzVYZkBIEuspggUJyf1gz8j4k+qiPMXCswpEmAFoLzguzTRD9UFnDUR64MU
xZkROZT5uPmsZMhLbv8zIflonH/jdYFiGE5HF0GJj2437GuSp0xXR6QTN/umhjAS8pjWoO57b0op
+1Ggcl4Tl3pkp9GI2lT8VmkAcmhkrJxsH2312aFu0lKITo3CGrP9muCi7xX4ooV8o24bpEUYMHNi
edyC1MBl3gmJ4zI/PzbXSINfvufd7zi8xMQexKZ0PJ+SUKgVaeXD0uTa5cHbJvkBpdFWe8rBtxqI
w1RZ/21PmWhTJniXoO1b3uIVa2m1Qzxyd8ZugzPMnImdm5xuo/gbSkLxrV8AuRIHRFlqcoPSXfQq
yYVY34uOWnbN1GBtUEKdRQJybbKFZN05nwKUUk6BRhVwdJGeBm+zaF53ie/5WMx9b2Z1l9zn9YYC
xKoZJ0QS4AGaxvEupIN2xxtOwm+CdhWbbK2NTbmgGMoB28Kt2k++qp6SfQ0tvXasBulA7h/hCd+i
hjKPQnfEhhmbKdZv4FLd8RfJamPVRKuQYcfFdRhQHyzFCWGwb3rGK9/tcF4by0sSiLK3iCe+gNXJ
bhRq51hbyhixsj2shQ1lkhQOLnyhUs4I8ulQSRVYEiPBJbDaAvnUIqht3Q/TiUf4GSwdMVit5CQD
kBs/+Stj81i6QRKp2Jm8p1ZNAD39mJcAAHsMvxc4bdkH6vs8pEIkrPeOd59+SiyWOXQHo90fZpE3
EzXV5kaxaS8OIkSfR1OAL233mfE2qevU+FD0jn641ekrW1unxtjvnMjLIdYQl95YlJHTonUugDZ3
tgPeen6EuOhmTgx0v/gzTIHoZqNyUot7aCsw4bbVqzhbuq3RUszzcnknn6JXj7Q4Ckn5p6v3x8fx
u1dD8X57VK1hQtYsutkZQ5U0kab0sOVB+et4Vot2Tk5klSyB8Qo4A8MaAiYbmf5CFODNqkiq+jMt
lUss1ETVyEeuqQ6ssfo8yXWShNeqPS8QbqwSvbbHSyO3GwnOesnSCuqpDGbl3ZZCD7QLIqpsRe4p
SYTLUh57ZsNSmcpQyjxIIu2UBB2YgyKk1k3skenThbIUl1y9JZbOZl30sl2U1iGjkoc1jJ/DhxsL
GFwLtxN84P6TQsQJQsHDGX2356VMi6ba5tNw+eFZ5kOmo+P75CHy9f2ZUUsD9b98fMNci26SnUFV
2K2z0x2Yln3QNfTDyDkMzmKvUIQLmIMhURPMGpvDWntrziYCjVvrXuSLIOn2aTKxTxSi/4+b0t/h
VQriBNP/La67W7f1E3Weam+o7qionhd9XlSy1l8eR6dldWTA3XOjzo83k1QZyOMBXAqx6Q7Slauu
FPc788zPZ06cgeqkHsXV49LcYvi+J7mTmobjDSGqTAcVPMbu8MlH5NcDnl+sq90Z6MbmZZxzAuA0
aqtkb9k4FdSxKkYoL0Ny9Zj9KbeR/86gSwYmecs/PY3NmPflZQNWnLxZHdZmpp3gYUDq7CLX9Nyv
Q9fdbZ/K01iKSvptjNNkRPuWqOG3nF0mzgmA2LlJDxi67I01win5eGdlkmagFW9yU2avBzHvMR07
S6GfEqc9uwOFlgpQEQ59DQ7wRrELvnklSsRnxc/gFTpHGaKLZ5AeXww7ajWGO43ps6BcMONagwyn
7iXVShfxr9R+yD6jKEOQNoWdnqOejw/ESzW1UJeGmtP60qYkJ8rkWUFOOqG+oaSIZ0KjqdctcsOI
Ff8MG1L24KEcWr3oVySiFZIqjJudwcBSylUfr0QBQ9CmswIcRpKhZTaOe4nOdoA6lZdc0dDA/kb6
gR+XTv29RdyJ7OJgTnYvS3kQ/58ettGn9zM7sI3p2IDczhWRBhuJA2202v/PIfkwfR37R8wAMWAK
NixwgxT4VKT5jWIj7rr0LWaLQB6Go9685huhsxt1Q3IZnCFjB/dSbqf7VKZ5PrZ80hNFv185aEGM
hUVWTHVKNkEEQOUgP+RlDOkPtKjHiRyHH2pwPM69Ol6U/KOVnssr+EPtc0aKssvUtQSoAbIxfU4T
pSQApxI38O+9ZY9ZmhugljHxIP++UOl42Sy2PVrhKLFKuGJoYuactMSx1Plqz0WfkZzyHoLPjBV9
U/N68t6ymxCZ22k1Q0dov3dGVvWq44R2yX9eI2mkY7R+oTx3X9UbL5nx6Gyt03b/WM2OC6Fy4kPv
0OsKTzYTSN2vrmc4rlOplRIKizs6c1O068vQlv7jO+b6wyTL1dlL48fR4/R2WVENX5ajN18UzgP3
ZKg1xPnIPcCyO1ibjvfeKc5NdPjEr3uXPRITkzy+ZwnnIrokKuaJlUukqj73EzxuVxX/azqJAfyq
/x7JzKrFrEiuTxPJerPKKYPKLaJ3EWNJAWJn+WxEGvWjcG0BZxIzTN/49cjp3rH0Ca32WmQvw7+p
lwZqIkvOreNuBtksozhPAOTxDDVdsTs8GoZLjGyJ2WU8VCbEaQl+E2VDYhbHNpuag6aIkAX/mV4t
Kbba2h/mQ9AU4RRYOYdhlw2Ih5XCXm0yXAn58xK87T7lNFxBEEB6u8fFde7BY7bZrL7k/YJWZeIq
DU2zPIlOQ8pmUys3gLUzPj2LBTseM7EWuqhlBwR3K9gqQRBKkv8ExYouxApdmP7pP+NUeAcrO1qh
gIsh+bQMTDlcKf/X1rXPPORp3OjzpSBoxtn6DGBDwvg4Mvd396ZHKs2otIzyeK1EXLtPzFtgwepp
BTOSdwDGTN/pDlPmBcprYYaqcTJZYAjxqQp+4216yZB8I+RHLDSlVBiKN2MWziYErbL0539WQOrP
acX5wwdwwnilmAsnk9hU1+giC0/5FTUPxECjdGTLfXjco3z1VORHEKFSRNiFzKipkP4dT/WprcmJ
3yF4UjlopAPTslweRJOFjkZyyNJ/VdyWZS27zpK8Ksk6k1b6KPcVpJgMupx5vUPjiKUMGNRTTe13
oZyKFlvZCa0RMqq1ylAAjRbfBjV/Rn+DRw/5gjIQ9A9Dx8sR41fGvtzIJTf9Otb03+iTjxopSP8S
srqQenfo00zAeqiW8WISUcs65KZ7lHdx6ogOOiuBSx5xj9vukCnRcwVsD55twWY0nxruYD9lxqZt
iCXp3RAqICUb6s7YxbnuTYl828lA4n6vhTcKIMa/8E22XozB4VuWCb5f6pTDEURYakBnnnH5vQJH
4I+DfALxDNxCrWeYGlv/K9Q+9wxjETeA/1aGEQn1V5gCQKwOyVqxo8zia4E7Lr5K8XVzONsAMvCg
f/eTaTpf5GILK8igK5oK7+byNYZthfTRGOO82XxbnjpXh8SANzCvS6/XHBqpBpasV7iOVPCKT2G0
9lzzl721w9gybt4muRaM4lrDkmg7aCOa6PBiTk+jLec/Eev6Ee4BRO6QZMaYiwOmE6fEiux88X67
1QGogP34oYctmhn14hqHiGfslm6BLQT2wlMPe1vqRFB9SwTp2wuZW0MFGopK7BlyWK49UxVoLBNU
yy3mf8I391ROtnR/1uCiNmMFGdSML/cX+F7gH331B1qe+p51nrhBmflauc63av9xQKd6Wtzpkj7G
qFRDK9VzU0J/+wStD0IHWHC2Wv7vZBmrnVq43pCKWCc/Lo4PYbLkUaX52kIWDDsNvHdF7LXHiiED
VLm8kSssv5MtN9ZTwins1m/ZfQxgdGgRa8gst8cnDOsn3/eXUo4r482SWmGaw/BjU3rtdxQn2Bv4
eKv0/crbDjeOsC/iSQfTunDZdlQ+pDCdVBrtBLc6FXS5fBL1NdgjoYS2BnKreNOWjHA/LWUmMr6m
ywBOZW6l8UtaVPmyhjldprwpIfgo1Cu3+PfTgSjwKB+2MHB2yqOTjQirzgymdgmGH2aPrtMH4LjO
YIQszxcyzDi3EiCmRT+rQgsh9jG7Uj9g9rVmA+rYuG8oDXlsXQUFaMiqeSwLlRABKtxvMW1prAT1
2fQjhcuOmiyXPNUbMs4dIKDNWMzz/R2RFZBz2n9xD9mqtnfMzzaBKxel3vJ2NEJjL5RcVnQRY2Tx
HlL0R81jeoJRxBATaOAyLrTq4lIs+BB7tpGtf5kv2hfFhZ9Uz3LFjZgLU10Lh6W+G8F03Qp5wSPl
8OKFyF0VTJQ/9KWwarq+fzLY/A6pwqzV3evsFM89K7pqmXehm/kglvlh9HSvoVGtHkhIeaFyckA5
v05bEGf6aAOIM5+a5JBiSTPmjqSb2/gyuv/AfQInvHu94GF9FEsa0gTHqCw1FAHD7doHuz6UDWcn
xwV/HaDGkg6+dT1j36hO7Fn38wj8PUAzdpZde11qYjJ/6Zx1hWRUtJAe10Rk+y8FlBHrOHDtP3+B
WDZHeIOlfe2zW2bpebG3iehDBsQMm+BRUuZc4Oo2gcYmPaRzSvgygnqzFS5U1RhHUXRPKmu4BNlg
qAKyQw7HenaF54jUCScBqxBkWOvdvqP5dg92cVezRwkzPm8bm760cSbfrT83B7Zr6+3IvwNibdBW
lop31CwtxRBqZfSjxcVYLjGQWheoG3W718KEZPm/k90BLoFTbNlDZOpdBKxs1C+eRscCZsj8gLWg
d/DKKTYFjfGFAWsvp2WsyN3yfKwnKpQq2AnRATy7eDoEzXiZ1p4rARJM4Bh36Fbvrk4B3uZf9sIK
p/ut+vKCZ98j236hZDeIzKsky3+ZlnvRGVdzXU5XJnQ+Pfypb0rl7hefEfAPgptH9PGIuJn/yZ2J
wwsw53L30md+ttiOPbhWkGc2/F5Dq7WHqSp5rI60iRP/PFF7djL2ITZZ2N848DMEUlX1O9hlopsh
O7Z1gNA5zMAYybuTJGs4BCmASIdb5l4aKaxtuz9eHvvMrUxsiTF/6sm/eMBIMjX+tYXUZLA0vPGv
1X/i6dWzZoQDhFY/q1P+NXykDb2MMOVINyM2lll8iidiRwiOIAZko8fG9V1FSSwYkbF4KJdYmB0o
PfdC5/iM113gSWbtcUgokV4z8v+ZyuiF5bzdCB8hk/o0wzJoT6MVUMeJqi0fQ4ZSBPxzmOeiawug
WWHCDEW78w/8PWwNLvsRJTXoZbZwASsYoqyIyvtquIi5JnmY8Sj6uEKoXj/UUY+1DM355SbVI342
JTB9CjlN28SAlLGzlA6X3IqtVnxSp7FYT3azJ6KZ6HTJZNgCr4zlsYV68ASiIHgTKYSFlvAYbXUp
8bjmDzZaHukX+FgcOfRXIJB/v8bGA7IDPzxg4ZYZ/OYOF5ohkB8DZ8ynht6/sz7xBimgGeYinqXK
kGKaI0t/brzQByvFcEsR0968AnoV3HvlDLqtvK9Rrm+fJ2dzvgWLLHdV5RtQ+ZOYgYSgmfg2Psza
7HFaZHN28sdGoPpw+oi0t3Pn1jPW8duyKlCrSE/jK72ygcYfz0AvGbMw7ONI0ibAhAWeiv7ySclF
QAYzhO3hSGbCC2fE7BKrJhhZ1X64qVNJlhIVODC28VRtq9H6jP+DD8UkOyVHH3EypRmd+4R+B0mb
FraAySE8rAQJrJn2JtOTVGss2/029xYlaD6MUiDERIlbNaHiECge865cdGT9MhOsxms6nY0K6apX
zrs8vnjgBG7ZIshBu5gog5N6O9wun19XZh5zLN9dkRRTK+v1doEYTt0o31Qxw+gRJNsN1idh63UR
90FbZ382FMrsGxBLrjiFD/WEjbFu9D5UgKVKxhR8jSygd4AC2tkjwV/MGsv2GfHg+HtbXBuQkwpJ
HVIIp6q4CEOBr9EdI16CrfCTAVBavNlhF0WnAK4q3VDWmCzEUCA2RbTTwI4I+/Xjda8NQ3fyINU0
Q4IrsiGEm3ywrOl/vBatkk8uCVFkTLlgciLRG+6Y+NKxQYRts8r6gdNGMZwVRmhf49oLsXJ2sugp
T+fKMnelvHA/LCqgM/GBXVNVGbZhGlXcljvlKeI4GcrEz7LjEw1a5nB2W+4gPTd7Avdusco0mTp9
K1p/dOK92ljIaNniYfS0zq0Kx6U1MzNVEcVzHMPHXTh97uP/7zNTeAf/4yHllNMig6+1mVuTkFlh
qMw99gvcLvilIx/uTnaQfnRlsaZVgzSSrhxvi5XU+MiX80EPknWquC4Z2AdbBJncAlO4taoDZ6JG
zQpcGaRxWE2efi4C5UyW3ZN42djqwRrVXxtoFuv9gcUcV6JSW7gQSkkPxoqvHwyX4NAFMPiAmR7P
RKoReLCw7yx15jBI8WLbVKM3o8S3SGcYu2JpveA0Y/uCNXmJxEIfjEI8UwfC+2rUBenisPN3r2px
W2oVjB8QhthtIPl5xZ15o4vWFNQI7twJ00AKjOgo/2fTzUCBgOH8uEgPGijh1TvOCZzCQDSJ4X7U
W/H0b8fAv0IgENqiAG9HbCIZiNr3VGFx0Eek0piVoJZGMc4qidSfVyROyn/NVrJdrf0Vhj1wZm3F
v2Q7clsgKw8g4EzXbpJHE8z0jPUtzajBhLSwudt5Raq/JMwbNlMRgjjqowcJCS9JbFnz/3ujmrTg
CtlS0MMgGuaMPHGaBB+3MxbJ4yd840GzIezFNWBYfj+LvFhFpR52N9GVE5Bm3Hnw6BN4T3r+C5/I
DtKHtGewfW0qL3lezvABrBxUNMy0flSDD6jrxWnTdYVt57YGxOHyrjnI4vEtUOl4803jAG7gY4tF
KEHbL0fcRsvaiV+H0VhuE5FcTuWjEKpF7SdVmMgjGVPml2wabjWS59QVQB7kpu5nv0BKQXHYO9oZ
KaT54kEakU7iq/d+TgSgzCS/+M3az85PujaswboURfWWSXvOn6CMLvl/V0Q3nnE1hvIdDdnpP0Vn
8+iuPij+l9q3o/xWTTeCeM+Vhl0hEaoF1eQ8f2pvEqXczPovUMsUIDpGkanYqfrsIHFHENrskqwy
J2HyhBHDS7e7z8C39l2BpmC4WApYJJPrzkv7ssuX70r/C8zbyBVszs3I2SNFBYdEnhXllbVNGziP
Kzk0roVCUqXJ/1GZbOxZZjO/Z0R3p91X0QGt7Vkt/uVDXSuACK5aCHQFRKvZWTGid4t46DOOFl3U
SDfQOqH8OcAB2TaYFt5HluYGYboWwCHTwfJ8+KKZdFXdxdiEmtuIvXK94+D4jd5uPUrXNdB/lo4O
X/mymoFzVMg6Yk3DSqvrbaERjpI6TUmXUAs2nOqRFec8/Gvf5JJ1OlVs+NZLGX/BuY/ebdGL393f
vCVWYSy+6TuJIgdADuYf1LW3X7/7+0KUTIqy4bWEbbdFXjqYFiduaJlpvTrsRT64ze6xPzZ1WeVt
dj7jJfblYdaGCh/eVCMXQy8USnCOBqzxgBr3dAAzDWFnmdIKkFY1jhpyVRzT6YEVv9dniSqoHJMd
PNSHyHDFJlI+QXeA+ikm//97JJ14bEqXv3PxX7K38x1K2ex0gvhiPWArDg97/m539Lt3lI6A0X6r
8a6Ze2RaWvrn2JxJsfA9iuhUHkdEXvgUoB6V+EjP4WLVVXZXrgaPHzPmd4R7Ttazz2bT+eobdT9Y
czybykSZjZKNKnXoNzf61SUYYFwvZE2wIqzy3NMinQLl+IQe6zXg2OeWCkxNmM5ktismz+K2l0Tb
nFLnHnNWJtT+O345uu9Vq0rrtA/pG0jGJvXJXTqwXAM9nodlF7OgXUGgHE0iu1ixQDzOlj8hEOUg
Pz3PPdGT6FHiNeBXkJewNrLMOOieW96UAXDd1WMmRyZoO/8jHjUQyjrLwWsOAcgLU2Jdsgi9bIkQ
mMrm047PjIhLcBfb2yaWcA7AbBsLynxgI49hBoZMYOIKSd/kHny67YWsfJM59pbQW3FctQUthAVK
Xse3Y/eozHrTy5Mpmv/OtcyWbReP1/53/uDs49acxQzM3J3vusLXDf9jxGj+sqFwtZzWojrHQ84H
TtZOedQ2vDDly0DwbCUDqzQjgMUhga9mkNjtFdsSFS8xvHozyeUrFp1Eo8PlXhQOcBwHLD6eHX4G
jJnpPBytD2VE+zvjN0QrRHyEiyPwzDoR/K/LiAlWorNOsH/rPvgw2AV6q/bmw6JfpjEe7T100drb
rM047K6/7nFKFqjreYmF84xSS1FLd1Bg/4yqOpL3oxWy824soDFAwguhj52YZrWn588f4gOn3fFZ
oLqZIviKomsbk5RKjSyvNOokYOo34q3p48V+kumFIG1ajkHQWd9NEuMyGHrPsvYpkfdOoA5+OJ/U
G37a+WszEYpv0l+Rhg4kjOy8TaGrBmBIto16CDjoMN0wr9l2QWAISk/QMBzCxtFEeYjbt1rbQwDd
AxHYLKtVi+QhA08U4LXmWfbw15bRAhhc58/XkE1/MSSI8CH7ulF708jTK7SVCw8J9q9l0jQv8j8J
302aiKp000rbhgWyeXmblwJABPXJUrMtNpA3+gog3htKdSdEDotqAkkn3hK6S7IIpM90z4LaI+ZP
8m6291mi9CrnJGB6zyeyqh04R2MXM+xBDqHkbtjpbkqFqLoGoM+Uqdjb4Pw5jhLu5H23vXOjuleU
sc4QhdoNQrBNodbUlN5AsHzpmgIKLkJUwMo585G5JyW0wJTuCFfP8ffPbsXCWmVO/iTnzda2j0HA
OS58t/06fiWcJTtdRp5Zt69r0iMxnN+/ILj2tGy5hPoPejSgZyZFG2oGiKUNqSzlV8CWjepjxZLD
4xtCUygRS2uWRrjJt4hMjUEeNZPd+8L3bu6ujlDoWzyQ4VIgc8NOvPE0tmvFujfNt+TauQgbtYVD
oNAnhHkgYPyelwYyTBCvqCE7BLClMt8eCMtADUMjiv4XYM6KzJcBiWRMVLHc6ie2P5p871qNVvp2
sC92ZkQg1FJwMWVj2lKWOa8xiIlqhedRnbWCluVohMejjeNgezAujf30mTvW/sbZi90b5SfpwIaB
19PDYznKh2ioi+zrhzmNfLGSTFgKJAOknjJgGnwIil3C32EC/0BKMnqEHy31snGOC82qGUAfLWDm
WNQTw7brjzJGLkacdAXDesWdSQxhwwIB/5GM08O2O21nM8bvH6z+5Jil7J0hyLg7ypS38waluu9g
2LVLZpe+OSB5Mp0SIDXSPD1bNpv+wA8Bicy5y8v1553cvNVlH3W4AZIkzx9hqAudR1HI9ADSWSuz
czkqBlEF8s1PnJd7FegqC/h+Tbnvk0pXckyTtxfr6NOCKEdE8RrcWWSYclS2fD00goLJ8jX5+f/e
081y66PkpODuO7LGUOBJR31yG4otgF6cHkIuxMwuDC5kBq/B+tfYw4wBktE4NTYWE8hAXLZZEOyX
5u6zIMwTH6tShIM7KBK61L26SVZPUzTuII2LR/WF6HYtZxZTgAoojBtbEdYO3+JEaqtFQcghzEeV
8KtMslWINyLMkacWvCBsJEnkL9TvmtKKWb7+b+hsi296XB9GW9a62YNeqd3uyHjuEUofyn6nHd1C
8LntijC/DQmYC4fRZeRKnjhto1hli7WryEu8INongcXTUmSdTQHSv4AxwjzjfDMq8AlLaRy4zsfi
7vHHMMjv7n5SvnotEpIA3P0yJ8g26xfpr9rsAqB4y9k+q4Y0geFSpFLJSRWasO4bkDj5R0dS/GCf
f6Ru//YdcfUHTzEUXHmxHqre4k85ouPkdWpaptIzzNPyZP1R6G3Ckv7ZPhtxZ/hqrPUZchj61Ob2
Shj58x+zOH05dTVCqNowIXNIHA5NPjCHyGdy/+BE+G7zT4rvfUddgAX769SYehPhioNdBFZZEbMK
qg2vZHmN6AhNhS5ISbotrJkrTuK72IlYbmuYZDGAMs1bSjDEf7MhtbDT5sL3kyCxKGl05tBKyPFS
hXjRzITBBM+1/55TnDQQQLL09ZImNlrjxvPVcSUuz6d4MYswIxOSSNWRkfcWLOH6qWwFAwffmY1u
zPAogWhiiIPt7TlaEIZPQ1IAY6NWSbC0/kGLBmoEot7/TPdC44EPlLngUaY1eruj26ZbtGiU8v67
aa/pcgNLG6IqFnXd/KCOTt/XraQB2yveVbLQ3CKyoL7eIk5hbWtZ/dTPobE3UhnD4LMulapftjw7
YE5aqJig/uLRVY6zzBf3/QR3z24CyJn91qS1uPXEfsi2PEMAl/vB3kK1iPnB5yc/xmeDqvHx8Fni
3iE3SU+02AgkKCIIN0HSr3vdnr477kFLCuuOIrxmrsB5OkUGaJ9hLNiPxfy5ONc1xfFUAeutkqpb
HfT6ygEOTAnmp/RCGV3Q/FemSIOwZ3o8POVJApAO+5ekD0OdkxUOSZKD/YgFZC7FBYM5BhtKEnGJ
6y7mqTyQmVFnNWcmcY2QQsxtbdVFzqZM9SIKMiJ16Dp/6GJxpPB/IEg3WRcGL46MIFGynNTAuOqy
AGC6h1HkJi9ELqtGOCJM50eCGowpF6NH2CpxPxwvt74jR7PI5l+4rAG6/fyR/D9Ue5Mzu8v/pJ24
3V26VgMFnPcCT4So9djLsR0QY9S7FbsRj4sgE0R2MfJxoCd8xsoAfOIaNdv7untEG/Ku/nvh7TPJ
zOzVS1X6VPrFFdlsh2HiBeGnzYpfbXvU79YtwOm6/lTzquJKMykWPh6PddlGKvmzvOzwUwkI5KHI
K2btDpcxpoxDvvzEh20p2pZSR92IiFn/tBmGCfP7opzrDNtZbf9M8bg5hI64ndI1rbNaDwAbxs4T
VpWE6rT6+KV3ZGddyUWj2hxnj5sHj1MqN0duRr7J+MAhSV4FzY4EuX50SMZUUZQtYWaOYjHfvhot
rQUKFCRiK7V8Cx1SGZGtJ4smz7QTpsUaByWLSDnQx4EKynQnLA706JArFpSp7W5mGall2zzKMTf4
M0VF+QqPNfyFNg12veRa19LgdYkKBd53cW63GKT6NdGun/2u28VnXV7Y8WBQzll4E2tdV97vIc32
7WOtsg73ZZ89DJDMGcmlTw/pR0UnZNR5OH3Q6LmGAMdbK21IzV4s0q0+658XoBgCQbSPpzlTWcXt
czwcK4w7PpakkkWAgIQdWW1GcOw5CIwGDzKAAXX9Ye1yxLGMFbKHtjx5qrqqVZfFfgZnctBjb8xL
Xa0acE9DZDHFXqhBgGYyeRL5BXpFt364iV9zvTPncTciKUveXVidfvkFDZrhqAoD4Ck1QqnRhHwx
1cJUROmGtW0yXV0o/rnOu+SvHTWtfPaCiYSCxq95KZ9ffzPrRs9K7Lqm4kFEcidaGk3qWi2Qp5dd
0xpPXHze3oQnF1mUgzmf4qBQSBCPNoqdpeljoJmhsekWKQ6MK/oal40KsqYYZ8+GmNv59EHtrp3G
5rvdRPQVuIItS8UKM5ZKuRSGJBDnzzpwT70Mrbgs9+qTICKR0Rl964fYvttzuPQSn5K/Uw8PJrzE
qPCHu0bA5E34cYVG5M9rD/LMdbb99uKWUG58/DlvkqZrq/sz+41OzzlBoD9Js/d1BpvQy1St5n/Q
J56dP+xHX066oEN0+jH26+5+1JVqm6accE+1gwHlPMOlLAQRiw5zzHyo/ajE1r9U9xzTIwyMENN7
2bL2iRq5EKAuSOnFuPv0SaEhzrwIqdQYFHs3XY9J5rolSUojnIxg9kNdOZWecCvgSiukzzcxnvEG
gMlockp8ntK8ET1QSnbLgs323eZDx5UFdd23WRcY+zP4GfLZ0uBZD3j14PMfEmqkZEQpQRA6JTyu
m5drOyQcTo92iCqGT2SH0HzXz2tg3GhsLC0g7PenpL8RD2p6cDBUSvh8OZTu2JMZTm4HuPo7qGiA
1D3vMWisR2j+rHXnwmWpFkYRilAMbLVoCdzcQ0W3umKvR9Q2+97Osct8sVIjjDF/cgu2n5p4zRsx
l/EaOWUYUiwDWA2Wmd1lco6gHY7HOv3gdTVjib6Tiw3aWFxyebU4w6u9ITA581Xi2wGf1hTN6Gqg
QIkJdT9OG5sMBO+/c2xBHFUhJEDAy0p0mptXdxYNcupElBYEwjaygtQmz5OsczJU6BgagNL272BN
MOLIngrnjskxMQnOxIVYf6jIE9Ip01XRTf1Jf4Mhh2WYasYKXMxoSMT6vKUniG1Mb6FETBJDk92a
NoY0yi76Wrf6mDkRkZ5NbRY8bWcLrSx30AdtdBneKX31hQFWiSOaCPcXzJIl5T2TXlLXlFqjBx9i
98PV2mp1dI0bySiamw1h6ChnLKl6rU8WjTNBrtblA/jW84H+yWwk+ZrmXtaXJseA7BIODcvWmQpC
Xpbrp+uB+Y2XC77PAcIuUofOCgnpM438PsxAmNqOrmGyZrelr28l/66gyepEkrAMWlx0A4sgZJ0H
5GkZlAQvM9bvw5zqsDq+AUGVcCiTlzHQ6qbDEgG3DoUxalA5RqzTBLMmRKaF/7JbSZsriuiPugVx
gnku3HsVmqGhShniEwxBfK/0OGm0ZS6yGOcoU3aWIEdBn5a5hs8b/LmiGJ9WYpLiCW0lvUodab0G
kIB/VGAC1OMyxfk76mVzSmIBKzfMZCQh7O34lRbdjfx+l79FM09gPCRMqGmcluaoF6w5LCb0aiZ3
m0XekP/VIEtxmpmMii8F48SNWtwPU/xU05OzuMFDqT3VCAwzk4C2B+mblQoDjhTOmPr4D8pkVtly
GOncobxtpXZ7DS/L7H0uBBGNuXiOV9zJ/ri1kTph3G/WgGA25zlOwS8ydvUN5D92PK13EFT9hVAp
I6KNNhhDuqAJqDOBd0cLWETrO60Bvyw54BHPqhLcH3XsiFnFCW2aSGKM/EdaNrKGitVRH52jEtHL
FxItwdYxMKbl4TWSE1josTkHSkGklk9/F7IwuuKZ3AMwqrEVVn97Z2KnVO2vumITaw/+83LjU0gj
AoNG5fSjbkoFSlKWQB7BZGcV7E8mHTn/4ydseXcfFu2Sr2ggHjsotoPmKcRfPU+u30iaUZUXzNAK
x7fO0raoorbGhI2acalFnv7UxgDDeYhy7YqRAJ8AtEWf8sOGqn6iawLymYH9DxkqzM0SNkrpQNtb
6Nxz5qVtcW18t2rppCetq/8eP8h9Om36xsNqBoOzXwI3e/8+1V+c1OkTJH85AGCU2gkfdG33Cgq6
78MhT2o61ZdpPAdVflhjBo+s18A9OilJStT7Zk4qhVCPzgJkDp45OzZpGOlIxLjVlC0oc6wsyuAv
r1pbjNOPnOQEieGOMVyn4q/NyXnsWs2vSS7jfac5Zmignzf9Fcxmd6TqbQtj92/aOgLk9DcYi57h
U//K5U8gpzwJmP97l6k5bjCNm4w2de02v7bxWHJVj3IKRxR/jN3klPRBIfZ/2HTGc9KwW6+VyC9W
/rqSp4Eqq7dAO96thidbS2psdqgaqqDAAcMz0R7wKtzDd2hD/45aUFpf5VhvBEHlq72IU+C2dJAd
RxWtw/KLtjav0aZs2dd1iJPsCscYbkKUF1WSOg63xBiTuU/JKkPt0cZaEcp8UhAEjkh8hYaPg1Dx
TUMxj6ObjPna15EV8CcWXRpS+pvEbd0cy4oUnZ9kUzoUOarIGywxcONsAUMGbXtRUud7un+gMBG4
aCOxSt0CJKrIqyaLhIb7Vh7FIsuebLpGHVbMcy4BOX2WIuMW/wDOrumdwUkULcPwZmfheK47/zOW
4om22AEMJj7bgowFvfH7xsHKkJ0iB5S5ddb8Cf73KHZWEbO+6NGctFpqcUWlAMY+fTEJy+gq1Btq
Y6P+tGYpsuaEnYdE8lw/USBsUKk05Gi8HDfqCkElVs6v8JjcfGtYXU1NGiIgLSsz5wgDsipPk0Qx
1jn1YayfeMexnnDQFaQONYkV6V66PiTYsncRwmeUsxOa94PfPprkl6qUnUE+wOu+fSA48ROM7y04
jRwEjinrrUZ+ce8dm1E7ej44tRHLgc+b0fBn44lL41sD2t6ZMGtLj9+iDpVTtnW1MCa0pVhf7Ikc
xD/XZ9WRG6lBPSoNgKbgdM0sZKFVMFg8zXrwfCO4i3UZKwUc4u839UqQsdnpVUAD/wZcJWNSTBp+
AW8FKWANrrtJ+ZzXtL7FfkWOctjXlaire6OXrNWtARWc4k9Gsz+cmErvT/dUibbYX8aPrO+Xc27O
mOHh16HTnnAm3dbNEwd9Tyzy5NukRrqOwL4uMyIGH5z5oGTxZKjPwDHbVl+YXcOVJ+4JlbBC+ZLw
XDrBBmQZ0M9YXq+JqwVVlNwLqRFeGHyaYC1HQXkurSAMkFX1uGEGYslCgx1R4NZrp0NZEFu5+d+z
b8ZdIGOGYOFPD9aK4M1ecC1wF9Q7qxi/FqwT/UIKbgMptmv61qiPN5gH8vA5u/KlyVBsuRIltGSD
1bHrK5wAxbhkS/pTfKjO69qwe9mbxmvjFbMrQKrJmvOyWlM+ZaUWrMu3lzWPc3vrfstqHrawr0YC
t+34v/5hpiput2/YBJ6v5qMJwzC5n0Au0SzZ5DkW1SG9zJfPyHfctwmvPP3+afVmwJm985MtJ3TB
U8LlfYYcRnXOPeKLjvHKLTtzP0E5O7l9DyffV/0IHbF8rH4C0KDzQAAd4487LYUWRoRqvbuVWQRW
J+iPqe9MSxYuiasCEJ2TgciIAXeqTVhZkOgiVHUImE0GZw89UHbsiVu9uS2YoHVmcHszioil7RsY
qzFfZed/PLPszps2ZkP5MK+xOhJ1JxJ8ZjIUABo/MDpRp49K9UP/9j78KDDVQ4BRbz1IQNudldNF
DFRSMb4b4jYSc0TlvKeAddL2/yW8QNnE9U2kdV/LJzW9PJe/fEbgasUtL5LH0sTZiyqCUfmo9DVe
28BMhb775Dti27wS6AQRz0KxgdbV3G9MU8pn7UkqkDG0deVHUCAt/fNu2AyqW7kWnW2ywuuMonTC
RYQr8Tb2PioyVZzudt14m5onttEOl+hXhrW3eaHbri2AIpDZRP5cRQe2Vv2D5vDJCsqX98oerMf5
WTOCCnwN3t2vByB6G76RXwozdygVfK/LdgmHeq0D25PHGSG3xS0xOQazgNiilyOMPG76m2rkWW1n
qhwL2wncuYLBP+UDo0T+q5aN1seEf4cSHETmCDYMvo0zrGCHpfsxdaKztSNuCb2Oh3dRr4vYfQCC
JOqvetTW7e/xFd5niSkIrTViQGg+uHe2UTtiXV3cEX4H+LVPnHERDI/XhIUx5x4Vj0RKVZI/gd8U
druGvmSHOYYUIKCjeYqi2ygjpJv97rbCEMNbgheK4LrwmhD2OADf0woxNO5koWus8jayo0cJ1p4R
bygWlOM69efEqyFybepFqjwL2vZPJ3IP4U64JZc8z/CKD+O7ahOzupNUbiu3t/v8j0woMq/rSjEp
y3u3b+o+DMoPCVNQV4g1wYz6UcT1FpF5Qt2C/sFBFzeuUKpwCbo88RVz27g1XTtbJ7uetIe9T9EG
ce68xeyJEIhZyu087RRZFKSH3260gIG0kC0C6u0nJOqJvPYxyzQFjVlTMi+XYG52DApfgoQ8zbJF
nQXnJFH/acPW+KUdNZf2m09V9O94bzoAbrKTrVZXZrJiC8i05bdtkFjajllMJ7rjYGgKFHQEwTv2
T5K5A4MK0cZRCN+Dt9g5lhcTqAcyohblmn9jHhlxkzD+xm5CiXPJC1Acv05Uk9NmlkKFGicpduUN
u5OuwshpqtUchMDdrDGN8st8LKKdcz6U9YMGBcNJqZwdaKYUjZGr0zABDsxiH+RbQPEi33G34ygp
RqE4E22V4aM4SmwwXhO/Iu80nCQvDBV2EHAd/lnXL7xvJVl49TkFxgmmOtR4ltcEzLGvTvywDDWo
tqswKRkOOkht8ocAFRxWp76atoBhGsBJeAqcZ/4usj/gl9qZmk2Te2vb3YzhcQ3rK8ZbYJq2G0y7
TT7ayOY+gL5MP2a/v8bRQSGkg93R5SjRCnsjTBma1rKfz7ViTPUXjAuWJnaz16k27TPhhQjvXhPC
klQ/4Em1uFCxkqv5CB02ljCGbXZvLhtpoWswcU5Rh3maDttvSPpVkucaWlOriiAqOov6gZDsOal6
WjrQbh2+QhBjaOOWt6YGvVpSlSvkU0Ebeh5j7FjGppiXUIExZRI9wqKMsAz7o4wTIyMg2hB7iQSq
FPCitpcGTmnNbl/Kv/6HfccnYGAsXSI5bCS7m1IwsACoz4cF8LC8McPR9whv6sym+EBSUsTkMteE
43UtOSuaVfmLfnEosVJouaWS1LXips9Uq4o6/RC8YKodVin9ZnXvBTG8HMwc8TlcFlYst5M1pYPN
f7jKT0V15IZJUM4QyIizYrbhjC1s4yL/v/m4G4t5bQQrY/70urI+GLVafLcnHV9R5mqNkWkjFYNw
CujtYtHquUtce/nUXJPIoF/HjkeDS/Spa8wDLojuNXBoLm/4DoP9aRd4kVBKidkXHu2vzkOMjCyK
tjILRTlRMBzHST3kSDoRWMS+pBZQEATnSqWiyqfjFvsBUBls/gunVW+0nvEIIP9ApAFIJdWJJlrG
8w04skCyV6EkVKDszb2gWVUnfMLc27naRDFFh2w3XSGdIobYIq7BBRiLW+X7dSjlU6v2AiFc+8mJ
BtAYz3UJk+QoJqaEiNzjQURe80tr5hZCkgIGAJYyvrATkbIiszJ06fic5XSOT/5RYP5gw7ywE1rq
ef8LFkiu+EnGYx1rCgwcmREx88zxEQbQOvoggzTB5iAMBHT+Org/xyn2SWLZXt0rViGhfNX0YEaW
mvk0lxuIi5mHVGhyA3DNuCFbrkl4oJUj6cAYXaXQZbgVtweSjKSYtwmi8mOcn1TuKBcqkfpyZMSM
6s5ij4k61p7+scv0lmvQJ5o+qa3nW+vHuLOTLZjLnT82KMyU+PnELWygX/+nNMUOW2g8HbUQPxfc
5UifwIv/C5lLa3VaVkzI+sPy+2uFN5BAbkqyZHwuwIrGwT8ogy+08QWlhv8lHDKzneIA86N1UFrz
DurFGs6jN0F+eDF/XQhJhjAnMrg+UpPqN+d3JVBM6OO6O0wGwWCanG6Kyu1mT9gDnG2EWGKpWgv8
X3UScvwfnXMQ92TJziMSH8JqXvSS44AeVGAXQc0XC5G0kRYIlssLxONiyxeV4RdbAXsZhyAOgVUO
7URxvv2rljdXFehfNl8uiO/ueEUdhg94vLmcC1C6c8yKnLo+6wgrbbURbKa6wQcy9OoYS/O+Dqvy
2BbjSupwAf2W/kntTbDHMS3HHE2Ft7u0y/h8tEWTejCMKhxvt1s5p50uyUEsz6RZIKWloeXjv6u0
wEH7kRZtjEKeC5zZjDCuXmKEA7AhbezwDwBB02sXCvCR7CdIXGI5ZzmQW4M4+A/EW7TjwjMdpJzN
Omc0yHkF16CwlETBmS5FwFvsmhkO41y/ZoVsDXH3eQQTn05d++QQE7Kwsj9Eih6Pu8aW0Tp/ZM5O
q5G6SbjEbIl4jWWfAHw6HaLpDb19xtQZNZZH/GbR2jx+D8C/UAaGm99wF3qyNJroxQzxP+nJjxXj
L/175VPzbYYLCzztFPFE/BOgvFqLuLNJCf7tuckJ8pwcBuwuMwv5Bvj7f1r3s6insGazbD+kF3M+
4Mi7dZa7GToQVPghhk92IfetDyN1AcVG1Yn6GXVetE+xx+nD0JnVc+Z1Omq5navoKkWXm41jKrca
P128Nh2kWURIgAw5nNskuzaJ7nOGNzkIqQzXlnHCNdJ5qEl6DQ2mz064maxciXvavb0V738gMuqT
xWZ7nKlgH3foTvUNFF/Y1CiFfuOEsqmSA30OReujlV8A2sXKOPPv7KP45sRD0a0muEYrT4PiUDti
wsaYxzOShhzIrRl1T7deFvBKPSPO3gw0GqI6HEwVsWY4iK94HGEtkP23PvJdeT1XqXmpK0KAYCoK
q7Z/rWJgSjmt/6KiYtc8N/i8HnCmlggUGNrXIZp6CYICqLfYtJC+ykyJ0Re/VHLrmQQXXgvWlQSh
5JOa75SHiseBYOq+qf/onXZyWmxRqRrCjsHCTilb4ss2voOTnQsHtGicL3ddOhRRhj0DvvFOSAjc
RULPGXeyKcWORTdrQO6uFOwt6oQHXXvDey/xTbB+lT4unM4prcvdmn5p7DboKrcBNtm8rrqAltl8
BZCHrghBus1e0MICk57l5bE8ZwB17kJH2VwnbUplAuKNmPoe5hmcej0cUKM7XdwoIL2TKmdVYIrF
V5YlRWsfEJ5tDasNxI+vs3j/OAb3/2JJam6LKzGU8AtuXnEu9VJydIQGzYrjFQDV/fBBpwWOb5B/
2KsSMH3HIgG81LCwDAC5zwLP0ZwPCl2VMT6/pCeXX9g8NuIThJ1zi0Bw76AT1NvAXfEn7+gVKCi4
3KeYsvLiHtPcWuOfVZULKCM+/XsPahHomg3SbzSj45Wx0tU6l8W1lQqITN5QiGZdqmQgu0rW4EpE
1+XLOH6cHS1JaJcOw1fiC0bwOQ+VGYj5TzOpugKsw59CSlka8mb4vfC76f0MkkabqcYJ+1vHpe/E
sVXwF2slpwHTk07ZPZGfpWSt+HZUosDaED+5GsV3HeaZNxmNMCpxe4wzjKto64NljpFtnlw3v4ye
hFobucElyOCi/hN6HCeXpXHaDOL2WszVqvbSLfjJZeXnFCFkn+0J3Wv9eK8RFIJeANk+tHDGJWqy
Vu6hAxFp7cxHO1ku1Xv6y/5NIQrRvPrVjnn1amm6SSTgdHpr6NSEacCap+Y2/StRHBVxzwSiSz8z
gB5m8W9pC8NHAVBKB/6TtRaJwKjrXo+RaYEfGyT5Su17MVaZpgNq1kctZllnmKg1wwBONeHClvK/
f/+Rpx6f7fkVQcdOi126gZ0XBKxLTAnTs4N/6KwBiJxmqghaFGyIDaOd2440RO0VYjsb2/u9V1FI
yYMaI+EyWy0dC1MF5VUgyZytq0wHT09n5pcQv+CfIQtZV5sOjULRbsR3BY7tP4p2afF8Yc8Lzmqo
6ct476oA62BMY+b0on4OPeVQHANcCyIscfDYohxgdnZRA8fKffCmxKJhgjkbs+Nq6Vj36ecvSY+M
CLVf0IBXwvbCu0uUN1wUm3Ccx/MH7zuisiQjoRsFqw735nkdo1z6rn3FpB22IjeUPlTJ8C5HAXhT
67tyVwYWYO1SjYIAHaY8Seu9T7/k5Y0U3I+6GnHlK5rJ6NK9xNw+xVOvgo25RNhmEornZfynnqLK
rvJvDPmRvPVb1NV3pekKXJiDV+86S1HbJ9mktieYyYpiN3QgxW0IeaU5pZ/Vl9lsY6X0xADovblp
YIDdOUVWs8byxttvlt+8ix5BN+bdXU1WpkM1lcZdspWxl5iaNbKgzT1gsh6/B9wO2Quv/bGlLX3k
AzQ4W+iPTCLpFOxw1nwq2Udr1Pt2tutivOn+L2cA3yzDCZoENwthpWAt6jBhAd1eGTOR7XbeYRWd
4H7/bHi7m0Ur55nTr1XWFRzRi0gnVom9DlhY/pNulSNNDXofPl0KEK/KLUMNfaqloBheWMbVRHVQ
xAuXPTCyGDKbOwRW0zhMg0YVSjnZ0+disXGy2+3w9cBHq42dra1itGVCiBODmJ99azhaLcpTAiSH
V8UO0AKhOePKmSquxtDBqrRCqGLK/KLmXrf+TS5zBLsF4K7snHh6Wm8a7s8tyr610Z6Lq7KMIEuk
Nq3oQxz5Hx2kb6nx1C0NFkt7I8IDBPSdUADFoU281nrZwLAgXKWb8wseZcbj86KC5QuDwKS8puiX
FrNiCDwSWEbkrJjV74HBAcDz0m/UqNZElpQuQ9h9zO1eBrmfTYkTHPbcaT4ebVWO1Gz51r7Nh4ew
w3iQE2jC6lbBtYVZ+WqSP4qU/ouVUa+MFTwOo6nOmIVGPM1/fktC2EPgeIHgHoWcLs1ow96oG007
UP1RJfhuLpuEd/kDp7WszvAnbMI+HNHEo98b3NLEcP+bT1th79BGH5f4ISrFIP1cLDtGn+X9ERfh
fVrYRGtrAFwjRGUgH/VUaVgYI+81T09RyQUloE9vSedmTQ5Lnz6tXn1VxcrA5qbif2XmTas7Y9Ad
c36Q8qth43od88FMYiGphVTstM6+EfvPatsclfRW9BPQ9t6SvlxByaIbRCzw1Zx5ZxUEvR0husA5
U1/vBwLZX+yBmbORKMnDGNQScGaVCg5RQVZYpHLCBJ9hr97zlXo/NiP64FLKyV25jeW43K8dBoJs
N0AH/7HgcyKWiOI2jBFI6wadpBB5KnzmQGqT3lemVx8I56H2RmGuWrnBIyQ/FiG3yvADSCtx/iq7
quPtGYWQKuTaS+W2FoLt66h15T6UBTmPPyQYv6g8qwf4n8Ll6yuMJkO9icpVEpVwrSNqeXnc9Voo
1iMDBiXragm3ViwMMTkSB79BoWODpz9ZraXhOy33uO3Ts+GWS/RiPwfRt+sfgWvH4aUng7HjXjOO
QxqkHhgxN3wV2kYT+tVTfmYoYlPjHc7qv9Xdz/NyLl2FoLiYqqoL4relQp9I9+M6Rce2f9DywMdJ
SBb5kKfyAE+XHd4uWlyQL09Xn8kCcoU3EN4NX0/8zsd9E6xxY/TQOUzHJopiFvkvjwWbRDH5wKIZ
k7INCU6HCKJ9hWB0pe6cD+Ijb10lo7VMJ7rLmcm7/pObwAKPwOX7sfe+44HhODZ8bP2fGXbNvRr1
2a8RgHhIhaxu/RRcGN3LCRdHlo0YO/TridyzqEPqS/xvWAUIErefFtcf3KzrnjxisqLMUa3Sug+F
7GeBt7SOxaYnIkkucoO+MTqNKCW1j97keiffa7Tf7fRoj9bAS6ByaawYQNf+S5cHUhP2Q2N2Xr+q
OXP6AO3wZvq+D7UpERyRSJfSWA5ZxDwj3VvcZiXdoEAdCewATErZlkKtEz4gRbbuwwN/eYv1RxKR
glZ66pjG/nPDWzFR/bpeFp7sM1LjqoggJIMxQ1CjimVxU6xrAaw5Wu9c2F0387ZbbrgJsLUcqyia
DfY7DgLSsR9NX5bZTkBAUWUrhZQDBrfDGGpCD/SF96IX1hlPDKzCRoHDsq542WJQ3Egq88SjDOHu
WE0CITIMPEFgcHtjex6xsnn1xGB1Ganb5RcQl5trpwHQgDFz/Xny7KCDq7m4QCInAVzahdZg6143
i2qwPMfCr4Y9PJ0Q/NKOYedxqvk64LB2prSP0/gdv1mhpTWkZh2FPlnMu3fUwyrcI6muslT5LE55
OTFBJrmtFtR/GaiNKvoPKyt77v2dGs7F2lo7aLFhxL9SyCwZhx+F9x3mevI8C6lT2OaII8KugcMk
RN1HOTXyxsHPXWZzSygzHtIdj7AfwMi6y5Dbb5MrsZS5wrC+NosH2Yt3AyIK24Lzc1LHPT+Gb3hA
7NDbaquSCG/vo0vr5Cz5K+LDrupd/ycev4GBimIfcL1M7bL1fXGtd5Xz58u+DcvSThVGHIt9KowL
QBLFWEHy4pn7ahJfPwzlFLgCZ0vCfSyOgnoUxX1+GNdRKNQSyaW3j/J+50m++Zl7NZ4mxAjHvtqm
/WaKb6jxpKrSlaxkwSA3mpUNePwqOqZieW8fNRcD9AaDt3WPINY4OPnbkOy2fZzZcIQBBZI15qc7
Cd7yUFzzhjUsm5MXlpd174OE2DBRqPHz4ufm9P/7rn7Sl9Rgn06HNjU0CJCejMOINjavTmWHiY5Q
llYyOqg7twhLTFWkjPEeD93D00Fl8JKZbyrXScsOE2MXg3VAWKtmTYEk79EPV8K1p0W2lG67KgBT
Wb6yTxnJxYRi0Qgr+YgUksS0eD1M4OdwN+Sp/7IOlkFNl65Ck1CC7SJX4GWRJQeIvvO47CttcxON
K0nwxWpzvkE3ECIrAN3UMa1lY1UO/FR8uDArymJTUHwIprafHW6P9vkNyBV6gpDNqAD43nNHp5q9
ZII0eu74ecdUy1CkxnpLV5EJrdCj9R1VIf1YvxOXGXFjUETvObsDp2i50fxgovsbJDEuLRs85wA2
SjNJhNIx8nFpPJ2QfA41w4q5PtzZbK+fGOhl95PxEncDKCKwsh1n1ai36pfH/GIDaISYqcjt7pun
QQJl3WCnzItBjy8NVqeQkkLn3TkWbNq6I6jvETxtCIUDX0eoVQfZ6HTkl1k9wH9WL+41bmy+/Yoo
r5cOO3BWO92tiDYfKzBOzySSMgLIUKxZA5DuACzRXR858w2DshXamOuyVDBIaFxDQjASfrAgzH6w
EVzfYECMDc9b/6CkN4CB9M96+a1/6xs50CsRHzYc0wUeO000hIG6xcseslbRRVbIMGVJxwaa1ibK
NVSKQiKe6aWt5oC08XDW3ei5O/O1Sep7KI9tJhvrkLJbporIBjI0eTLc9X+lCVM1bow45J05pRJL
VawAGXpk+bFh2AifclYG8o8FLp7Ymf14dmD7XlXEWFAIM6G6UoP8kMGr+9aezqYoDRn/xe797xNV
luyk/ZNy3qpLaR/WSpwrYjkDuxyY9HzY9KWNJJ53uBZRhtGEME2YQtAKivgq+SIOatJ7uqDf9eyN
6ne0TLgFQQyBatgak7HtrJBanp8AJwmHvIMAJMXfqoXITJCZczAy4TJW1aS/m6MidfexUE5am8VG
/QBQ3uLBvR6zMRnxu/T4IuKyQQbs+c43+FtyDPoVys+3TuDFPCH4yo3quiWsNQsHKOhuRScp9qXo
6Wo9h9Z5Hk9kOGw5eQiw12KAasOFKTVv0HLUiKMefOW2yNbH/XRZ9C6WtFNiYV0MLNbMu08lI5++
Vq89iXlFA7R+RLBsHBH1NFMKB1nlJU3beBT6TMecp8gUUq/e8mZfsOthVWf/3/H/U/g/erJ++WC1
O9AR6h2yGDuLEWwYOPUlog+fJgn4PBjxYToN+6lmjA6dp5QpgRLfJangZxhLm5Gr7DUrVYClovHE
L8i1JxJqtaChVSykG3foKPbDFTTXkz8dOsrYCKsa2x87gGjgwPWp0dAj+kPIi2WERVm3PLuY5e0N
esMxAXNkAsFIRYpgjppHTNiLcA3EHl6lyE7wdN4P7rac0rIvnE4xxdz6FZ2w5jrn9hbAutqr5Kbv
JTu6J/BTsImIykbwrdtCGHVbyz+8kvFR8u/K+zA4uv7l9Z9RZ0pYZ/Gkc3nKMkU6guHOopCBTgim
qLWZVwg5w/qux4uFypi2cljomUC+VPrX1PTMx6ZZcoh3bNLfopSxk6SJriAbscqATasL9D5EN41O
sLwE2O9PZB4tdF9SFBXgvsQEYvWrhMhvFr6eLuWsWMrQgYkA7PXLXSuxwSx5m39wDbYU3jKcZwgb
nntHHD89aCwcE1J2950dWugi63emYo9QdVnLIRPvltA1cW3qS+uuRmF5EI8WPhHgsMd8B5ePsTR6
EF4/xwXz8x+6uD7o/sS0uOlkRWsSUbbHa8tqxkpW73zfbME0mJnF1l8ttbYpij3hJDrHCP8T6uW2
jsVvRzdauiRgpiZJ6PKaXDSsm+eXarN1+CwrvBJ3pQXJXx4pJRWeZ80n8g95nDGIefQ5vduphoDC
Jx9QQUVSReM70J+aVNAYYcZ0Cxee1rt5evfyETdduVaiZ3GXThT+PMmPj8Ixhfhqjx4AaJJZ45JN
phqjuYQwu9hMmT+rXWJ+qa3hzz6qDvIY2UggdR+zh9+aRdXHG77kYYgzhg1PSiswsrey0t2mT11+
S8Y75fNhCywlZj32myzOs+W2kWQgO37LxtnCVdF57tcxVYoB6rKO0aPbRRoYjpniLGZeSnFQot5O
+kOrLU+PwuvJuIeTAOn+dKT/AmM15cASB+DIgKUjz/c7MFNXznD+jYwPLRV34ByrdEoJ2QXalJFU
z8sf7lT9z8pWbY2caZ09S24yP5LlufAubPuoYziH0Dj9Q7E8yUhltyDva79sggDtlYFsj1VhrjzA
dk17YDhN2/JJp4ZDKO4f2IbvS92mdU74FroAFN5lZX8jwJm6piDFWo6IXWJiBfrLGg3k8i5jjrPe
W4PJve5lcLoEYlwiBbzfEog4PoNe10YnND8hyXARZIrsgf/zgK7bFg+BxXVLMMuyJnxtAmuFZX2q
FZfhvqBQmG07xsBlFZqEz1kpiBlUppRJrrbUFfZGnJDrRsgEWkvn33vu9K/rcCC2dPfTc/EApaYq
wmrb7oV/nHp5f31rVfpv1B1znfZsn6jBJ1VT4Mmnq2XH4REwTU80jN8mmoGDEjHZZmlUN0oXc1Wk
PWAxEMomUGKt6rj0nwIdX8dbkryXDgyfOJk5GGNTMj4m0zXFu+9VoZ1iqnXvMnN23L2kHzugvBEd
TKVwi/+5Uo7eHghuiXevq+ReY4K7uBlBO8D+dK3fyuPOxaikd7iXO833M7SSj+GEA3WEjurcBj78
lJo/nZC2sJY+s4hDZOvUZWfCWRC6Oq0NO7DsMuHEarb35cwSD983MZ4qJNPIdOWq6yld7Ly7N7h6
TwXVGSt56hywrAIFToukUVuta/cT1rKmIRwivDNLyfQhqhEqAoZbj6tEwTRGmOJF3Hsv9jKLfMqq
f0Uhw5PwNX9D6JeihkjPY0NZIdurVuPUKmWIyvVr2yJ7tTNVlcQgukGdEaOat4q/edC2CV9BHnjd
5Xm7JJEzZqp+UcZgTAN2xxd0Il1T/rO3sCc8DC38fTnyidH/tVgSTN3eSE2dcqIs3TW+19pgJEzi
9Y1p9XFsGVsM8sSLeRujghseK9qbl/EkRXkhPGeF6tln/kOQc40wwi842rmXHuRJgQKgaUafKVZv
pCldz5dAoUfWGyHene9dX81joL0Xwi1SBz6GK9hEhDwhm1YTpw5tdEhJ/bp297iIJ4nQ1iYulRdZ
0n5vFolEyJFTRhBNwoQ2WA/eWwpR3WIGyjNTXamQq1jJSHtbHYujZbn5mSn2ih6V9AkAc9g5BCgO
K7GMy022rh54G8eZvauPQb+fEKv5CtKYKchSXR8Rn0tZBZuruOpUs9F3execM4Xsq/hKaAGeRR9k
a5XwaOoUORd4q1r/9RjVqlCbS+cyTxa+HIoXSZv8DAuTae1KMWCxMp1MZ9CQ23Dw25PZdDF0rgpt
4jEvxuoydEs5LVV/slSoljcKkW1sEsLE8r62BeSQwF1ehhnQL9OzET8kVOZGIJDIUBLptuvV3bnZ
duvMyooykQmNJHN7hojecxK1GoIi/SlDcrPkkTRlz8f995BfVNhJ3DEl4ESjuI6OVnc5QfQU1cYn
9tev7dJvxIf0qecHZXDp0nLQSMcGOd3DuPi2AQvjrLJL2RgJLt8D8Mtm3YKOIdipW/V1HyIVuyOx
xL7L4Uac7yCi+GAl27Cvjh7V0m97oYiMLHrDis47VqyfPUmlHuNtngakd4HOU8Gbbsslph381Gx3
vS08+yUwjc2xaDAaYg2f7h7JJULriMzxMAhPRtiDeoLxQnCbS3uAE7OquFWkPH9u+e6mbT0bMZ5q
ZYjTUj5UozkmgwULVQcKjYSwaFw2ucc35dYm2+Vv0jaz+wdaq45JbdbIF/LZvek4a1SEDWMrC1LR
N5bsP5d77b5NXtLfaTxTaV2ybaPKp3A6UvN5vgQbyBeQT7XjVDJjtxFo0Zn6gudXWH7EWSAUFC4e
twAxHWa5WMutGeHxhOr4FEeEbEVRlEVv65xR4wL7scn0R6iKv1BcqP6hNNCGtIXdIU5YVjsn7O+8
qldMeZUeqWbTbwqk6MUFyxOdU26Iv+Rj04DZOj4OyaMI/aQjAdFty7FNsIr51P9gfekQMTYqOU+Q
Ab5D3iWzAaCZYM91Y2EsXDHpZg7prBpxoP6nzUOixH06AHq39fTeXo9BLuHlSzTxNyXvgLsu3Lg4
6tvJy5UgQ2EGK45yD6s/eHiRVbArSktOtpFuMPM4EgYIZp72eW/PRISw5LMFCB2IBYHvt1v0oBEv
P8wezokclOAZqUeASuROQ86LZjfe2xUxK69GzoGiqZiCo3eSqIpd3Yc8IEFLrcHT0mfHKRaDap9Z
EpKG1rol7gq1KcwcHscTPDCfpdU/Kptn/r8dax8DQuPe8jcYCIStmaSWyJIdot5MEDTDG/c17MHU
wqhJr3A+UMVOkATT2sxJPQAe0JszSz7RxeaHGPFnDaI6UjJarAp1KlQciYifqSrH5AiK+YxcrpNg
EH4DVyhuzYzdKzybZwpDJeA/P5WxQuocTJkRspn+EL7hQEKpZZAxAWUMwQ7VPGoEWM4kDdKgEqeN
neb1EKKqK4WLaeYbRTjoxqF7rf6eMGF4XJMCa4tUMpDd2Qadls/5Io0cZTR1+rBVynYPtp8PktCQ
6gtPMB1A6osdVBxneF252PIP+Y9baLXH+eocnftwZGn3KW2nVtXGlh1PRcANP0vPM/v1zOVEWUyo
SsbO3lSp9RCCyubQWIqRgP6sPH/UVVeJImqbQORHVu7iMaJxx2BHANAW4W5hpsKd0AvtTz9Rztzc
FezGbCJ8PqneeOXHZwyEi+zhr79tFhKNuiVL6Knl8dOYxfEmMtRS3ExBaege4p+8qYAALbLZC+ET
1/tmNPPSxeUgqRpvS4NS3eb6Fry6jLMX2jTZmadVTimBJbLR3b8WADACT/sFcxncfWTZXVkEi8xz
fx2el/hZSwTRikwrLR+IoxqN5Vh2/sVnC9so9gMAZvKlaLl/qdWeDWzKoVkii/kQUerMQDPEQbc5
iX9PfeIB9aWMxyO1eHZC3mI4S2VoHWpXvKZze3V8lGDs8cSJcyB9McSOsBevG1T14990jPJ5UwaW
DLDk4ZPuFyrrMl/WTmSONmRUj3ZCyPxiQuz02/ipKpYAYnPzk2z4l6eZiHiqGiq1ek7QAUw3eavU
MASpXGy2puHEemJ2jNyFXFXH8HjyRNzBy53OLrVxLPJ4ZiDlm6xaUHCcuLYQJ2UtV+l1G+pnVVir
3fRjTd7O+AS2Wdctfiko/1CPauUAsKD9qKhcjlRcjQ4nCL1KdvSgcEBm6XlqcKRhKcqpjClGBxX3
vYP+KVQ/u+lLf1rP6iM1Dhx1Z55pKAfCOXRpMoQT7mansAv+J14+L2l8zx5Hj8ld2ZTjtq1sGCzu
9YFuodEGzf3qso7LfJS9NwSGYyD9YuQpKDWu5XAE2syTcYdcm75W6SA0nkxhYhVMlJF1IQ0iKQJQ
thqsTNgBNHiZpMnq18Kw7vYpb+ttOHF8fON18w+LlPMBq18HLJAm+0ii0nyVLPZfq8mvwbpCG7hj
cnnQugIt2AI51rLIbZf738QKcK6gnYhr3OgtY6o9r8BqCwnqmXRsKqP1WIpRscbvevx+vDJtK8ib
piGwgt/XbMVJZ/QD82Bbuz9TceED7UZZnkU0z6dgURoC4SYCUTl5N6N0F+D074OvCt71FcsiUGMl
xO69DkwgLlJm1uVUtT2P4YunBaWhrC6CXqdqcYCe/xaJYo3O/7iV0YoYmwKZ/WbcxWUcoM0kOwmk
hUYS6ScPChBUGBtPIVVeTSz2x9oEGHiPXUDthe9B7w68EyfF8n7GQblU72hEJiNxeLv4fEnAIppv
58vtFnowu4XHH7/q7WhL7PdFsHNrZBkFHmyMCthbL3l+/L0h9P8G7VZXZP5eqGUKi1xBFSr/pdKy
GePfOSB6oRAhH22AUB/jA4N8LMdtZifVpwXc9rvmDUjiYArWxj17akloqwxnBOQJjG/Z+67bYXYM
QRBMzI3vGGyne/ovgM4N3nM9OgPGGGgYX8N022kE9Ke9bV9ZkiP2hqoxObgLfRqQLL2oIu023/ai
IokOnRpWCnIl6TFMgdPv4H2e1erMgG/ddY7zyz8tdirsVoSd/QBtzijBS2+YCmFGIzwY38PO9AAS
JenAiASdk0WcGhxrstAAF1ppM/urY3Cg/C9EwX1sKxmxXtLIU08KeEH6tR49HhIhDs7+qlhrWAj3
iuzN5fGHv8Xkb42kmBRgjoLNnj1wgJSEKaJvB1FAWhDuROhZaETYqVV+/jNDm6Jds1GHVE+rvQvs
U8l+It87giW+SJCkTaOOsXFz4O1fkO5THOx2SrLeBwMNqSTdag7PUBptds+R3FT8urzf27bG46ny
idT/DkZaKJ0wfWV/8MjllhZO4kfy9COxdXM/EVyS0ECm5TBOYkWs5uDF2dxLLOKKD8/sgS599unL
XT8Jj2XtKPzcdh/KmKWKpKoyAcuF2b/0Hd7WIu1E1h3qctBUUQmjWFR/85GD7sv3t6Udq95tPD1s
6uTJHmVeQdrmsIOHSsdWGLxFOOF+nJK3ZHOtEcZT4XQDjKVHs1e3bsunvkB4RthBgnX3n47wu9z7
gQXpbmS8xPnHKO/Mg1j7Ku32oGmjrznTTHUqFqCOYQYlegflyXymRmTyC9BLHPFxZWOWKrxCYXKK
PMTqCf0z7FhtSDDm+4ZBkiTNHq6IUNb9V2vo+3tQs8ALRRWvTGZGYb2FAyWmbC/aymJyztYyYjnS
w+A3PjKzv6RT89/yGFwBuKiczs3irlgl0ZfYBPK3PHpku9pveKY1Sg+kULN4p3ozZQVYaAKl2P2I
uuL5OdQ8C/LE4K5a8F9t6YvJk1jA+wg4XTZ5YROwVzrg4c9xLXcsCezhZcKMZQDWdvXPkA6XBLww
Jp9vFoLkXLWDiFlY81uAcnjJ+5j4C5I3AiDxexS4944QLcl72RP51BNtu+S9xEwCkLeiGFUGimDF
6pqCeARVefLvvFiFk5K+mAGpMlpVko+Rj89QMJpQZYZ8Nty5gIZImk3gsCqVry4WwYvdBPlFygnv
BsNS1eYKDApFud4sY0MflWlQs9ciZui0wNFKWb56yqXwd4X14EQdWjVOgAfFwKB+mnow2TMRdRo0
zasQC4Vn9bN/ejNlfHM0AjXNIrLgT28+RuhRbbmTuKj7gMMvfcWRlrcEf+sMOcqFOO9IndfGSZo9
hy7La/C09tYIHlu6KcTZb5Oc2KqmRPSTh1Z7PylVoGSzwErs5YqrY/QrBjXde15Yyyq7CqGIZ9wC
n26BN9O/VMCicKKP2Mf41dpT67D0HQMZnDrRXdSZz6p4AZeKbqt95SjjJDdfqc4ZlMzLnrFAXPZZ
a45D1nm0r11MmkK5s2PtX/LCiAv522lT32z4hSuhR//Px8crRgexSitgEOz+48YSR5YcvpNb9G8t
8lLL1Yy0X2uvsM9qrTDdRcLlQIvZsn6ADc2KAJSdxY2uZuhD2KsLkxyO0ePk/rfRMJG28cqId0ZJ
RDKz6SJD9COIZWS1WYDkZj+YuIMVdM1hqspOQ6g8XDcupucwyAiRz+nRS0gTbCcNEXe/WH8jmot0
H/9w/bj8WP1JK6ncxZcO3xV+royZyW2ayjBHuyeWOvbFDKtDS1k49ffgrmw2yLikFSVwPQvT3Ot/
J4ySpXXVJFwSa+jlMl2tKNUckwoNOmjFmmM+pxYT1L/lAZMzxMDTXwatDZ3NxcQkGjQHrldtYgDi
GaZo0hl4/nX7ckpEwcHD9juZWDWS8BPyNNORaAomTFNc4yPgBiheyhunNkkvvDYD6DG4FohQhfuJ
oIv8PPtrgdVYEPRnXTcboq6jMsv5Mp5JFmlpIVmopsH57bVJH2XcxYrzZ1tipbcTv1iwf/TFor/+
z4wUAMyl1O1DQUNn3JFInv50E1Lp3IYKQUZvgCXwIQr6EgZG9QzV7S/oEFBmLLJqdn/y7o1K6WwP
8lCUOFPB5xUnabtEy3BbpYjNxBF0EH5chFs56sH/7pfqufool3n09Yd0IPzNe80wOJSFNzmQlaz0
iqbOgdUuanhObXL2M+Avh20Hi4Sv8Bglkp997e9yYVXschz9gnQJDxtk/+KWI5SImPn1UbuzXpnP
HpWwXPgL5xSbOhS+efX1YbaRTDXIzSivueOgo514Yui5W0xPRHXXSmpljU8CpW4bXY12fpKVuN+F
yjORD8c15CHM9kTD710ROgRuD8GoMO9+LgGPhf4Z8o3NqqxCdZt7jKdRlohqKWtQJP6XvZILpl5R
lztpAhPraGt9DIaR5I+R72rXGamOaj+TeM531yCozgQ7t9dmMaU0oFVV7FOzzxxWT84IYmSonJ6O
0smy2RFe0ltly13NI+JmGtoXV7EBN4dPzfs3atbvK2c3WDo3wpK41Sk4/8nLYD1xWpdvwXDkicqg
CyximOumXJZiTZEcfD7eH2S1byRwv/J7Jp9sk9KJP1OSBfSAqA3CGvneFzIojBoGNERhkwGNvLYr
dGI/3R63tt+rnJpK39d1v5WpDo2IOlQmuV3DGmfN7AoTCw5Fup2ydpEOWp+pakRQmjXNEyE0p742
8L11FnzUESK2ASqfg48nsrW8/adnKWEEpwXjB0qRWS/BFywnNoP8agJZ7D6jbo5PDjho5jXbdBnA
7aDJpm45si1iZhaN0SQSgwAn+5O5pPpeg9QOyiR/3liOfrF6le95naLm5yq8Vidf7bS7F16ywxiS
jg+JKUYVvM2xPiGiphDei/Yzv6ibinmOWiDBT2MoZkIwvPXgLwxDg1lsy9MeWi9ABrYzcHA+rRzi
WYiCYBeGGo7FIeCgTOLHaCXM9Nk49WyuKbzNwhg/d55975bDBQPQ5vOFbrTf1MzR5UBBAQdboRUQ
SFBRbYEYHlqVIWFSrEtr+sZam6YB3bPE3+/kFRgy6WKUx5AaPUtDsmzCZ6OFJuh8gxxKbu3NOIU6
vl3SP7vWNW4IbJ4J+mv4xP9a5vb3mkLrViEUldeQEdVa83fnD/U8iQJhwOKFT24jhf+WKnsmqpOd
XVYBSbzeGz6Uoj5+Fhw2y6yMPV9sFME5u1KdsmUDeHCBtbe0OYFWP+2xabUcVDC8XPtA6PZUG7ky
eFABbIgqKMLzBNQHIKO0cU4Lcy6hBgah5E7+f3XS9iUklx5aG0zW4SQxwVMfR/65He8xPNaZbTlR
rZpzRKVEjTbMv4Aa3yAICSfGpZbzmGJEg1JuqDXfoR5LPj80woZCUJx6nGaTWMHcQpGXms38h2gJ
icZrFKcLoduRJna00JvdApv6rtOvPELumdXmeNgobfVsiWwzx6HOevRFP7Fnw+ob4jDc4RVIZz6w
0YPSE8nwFc4qKaqCJHU2DxMx08lPZAcw+vm8FSSFlCQiAqUWX0fqACrZIWMMJizij1FbxjugVjxg
BkzGMXY4tGwL+WXVGtTiZ8Ha9HKZoiDGqfiDahnBPThXhk914e524aSS/S+q/yJcBFEogR/WnlCb
yQFDDXwgxqPSWuobMOThjPl9//7WKRwO+DXW4jd52yxjOpnp1gwoKaMiWxvNVY05pE/WHJtfUj+U
BhAD8TnqIe+U8/xSDb64wRqQjNTc0ADZ/4roaVsnrZoDEnvunlXT6DeAwh4egfweWXSm19myaA/i
n1ncYZVif19h6V0V9sU5d08hBWFQ3T+ZBN2y+um5+ZBQA+QYwKqEbVOrAOlFzjXZI5ZL0wTmo6iz
jkuRKBbP1OX0ERFCqtCidkZwtfuSKJagYb0CkpR+Fzqw3q6ohWmido031Bjmcmkd8WT4zo4AwrtA
cnM8ceFwKxazQ3prP3oHDAl2hPntq050IRwBos/R7M126HBf9hyCz0JLWNs+MKBHqO8SleJHGJ99
jIbD13+J9iFQ2YezNLPAUDkob4Iqpd1mgL8+6wVZYfZBO4+YZmxCOMUWUwFEBGq9nwHCwTtHNJO7
xnLLErgp5Jp3zX/5iv04500un46C2Q2JHfDMlZ7UvQjjeIpjh/wqvUyZmLHOfzWgynx0grgXQiii
M89jr3XSsSEYZ8zxifzxQ8neYSy/94xTHLba3JLNeMERxVa09XuL3CyD6mSXQ4Fa5r0nx80ndZNl
PZPFUVrM8zlOOwf5V5o7rLgfn7Cf/btYpyjvcTb/VP1b2BS6Cb4g+rFWsi63ROtpVDvdzMLfOGau
IaSOmhSDHIp1ccFqqmzPJAClX51MOhEtFmVXjaf368CE8lCtsHVyPWrsvDc4fOHOTKcnpIdmcURN
rj/A4zFN7XU+VF7eYwsr1xpPTdwj2FdQP9nLr2QTfaoK3hDUZSJIwgVPOfnj6qG6QXlbZ/VR8Qhx
sBDzsLLfRriPZYMcOCIwYT0DaLsjP+FfJI/whpsJksVd1YIfRil67+c/U0NYOMtvkwktgXbC7wHO
d1pWqhDFKXDddk/zqJTAxJMMwB2PrpNU9s98lt2nM3WVSsWLAZGovjDtjDK0+t2UygYOKk8wAGGV
uYFHQfj7VxKgtEVnY8aN2ONuF6TyQL7GuN5YK6j2k4AKfpXg3xw2r4gsQRzn7pqbo2s8XMKeSCta
OBYytpBYTBod6YYJ5hpWnxX9rDRyGfNEVvhyV+ZuzOuEcqPf3VoEF8Rsf0KuZYexjG69Tosj0aF+
8rUxdmGN8HpWXuSFv34sUXT5KBfNyoC9//s3RjcLJrMR/N5xNGpK8Br0a4mBuxcHiFrrn8JFrDDR
FTRBJr2WGrsf0XYNFyZ0qmDOalDtEdbdbu/gvU4ftvchua+xUsDhQ8VcjrE1UEsB48BhwGUHBbdf
nEM6FcKOWqeoWd7LweZcWPkdHEuvP2Gju0z/SJ+3lmR2IIIPqAMsjFkdIV9KWUd5+81AUW88AHrO
4mYuOaJHBU7IkMGG/vppwKJw8F0N/xcoIUVpP+13rC5bMtiLeYsl7DHIDNI5Zkyq4+JCwmF90XR2
dFsUyE++NnllAjqdUa3y+/KXZXmitshMl7DGWGUrHJeplSf0taQgG7HsynLv83lEHeyTbxRYhyrw
RrZM2wKM3cstpHUscLRaLqNSzqXvN/zc7wgg8dd7gB/ElaFJz77p0lC+nM9lem4rOhMrWwHABn8R
vkUYLqUt701QpIIqyok9r60aTbP08D30PNLXRyJvhTV5GlZUopwpyoXziB1LkNxxo3WYNJrutAO4
4N9P1cnQyMTJagmBh3e/I+fdaajUNSspGld7RKKXNl5XMB6GKNOY7mncVv4cDGs5hktAzRSS+I2b
LNXid4PXos74fTsE9xaXcAxBwE6HNbqWBSgh6lS09u0E8a8xiZxSozFoJq89f/Lj3+S4pHL7GgF6
ufIQRAbbv2519hDMJ7uccPwEABceN+NJdX4szZRPo7hH0o8JXfPP5j/3dLp7bOyRX78W8zaxSIzQ
gH2UiZfSG4xiuVIQo189tXxTIPDMzcHTsvoN6xrkBicHAfR1yjtIVnuBFlGrd9VGYv8Ol02ZUPyL
3fe0XNgcPD0gu7traJQcvR9u/K7zvO0htFx1N36to+yernfQM0p1p6BUCkLXN1HTLWPuqXrhN6gw
8J0be0KOuAFnes2Aom43mkD9SrkhmzltMrvWM4ahCZMXRleyrB30n9U+TPH0NbiUTdc/W95pKeeG
Qo929WW1HqAGSV39L5BnEzLr67E7H16aSF2xdzM4X6WfsxrArWWRnJ9T0YiWZ1n+9P22Fmi486Yk
5Bp5RFCSs1rHqbgFSdC8faaz1UbVUS/a+Rm9Eyr3ZdVKhhuTzstGaEzNPwTsyfrqO0EOz5AG0LOw
NkHDeamNV3cIZwQ/tlNPB+aXWGtEtiOqRq0SsnRQNi7YKD6OY6B4+YJNouSItXM1aA9zf28p6vmW
qwJ7dfXfH82VLlcH24R5RP4Oz9tnDoXl/ZSgDBP+17C2cruPXlnh7TK8aY6GfBy82uWlNlltQnlJ
fpf21H8zM9Yxd56vVK0vjg9pwi4+HG+ZMHTHk6ZCuyeJaLLDamEURi2v4xgtKl+Ciz/4pVPQgLac
Xfw3IlgiHU4i78ldNLVDqPkIBp7Y8YO9/rauo1igp4Ww4BaaoYePPqHfKP9aTQ/5uMFNLrvV8EMq
UyUdyNwQBbhBFHv7cUoMQrYkyp0IKUE6vbFidR7Y1vCiT2pbPZc440vNgXldsQGzEqCQTDOvLlig
te4Z3pHRPEMB1U/FqKaQrQw6DHSe66IawJWnUlez3LZoOAKX69oXAFpZoCiK2UA7FYnhQ2tqxDXD
nZXbEFhyUsxqyzgQFgDFJ2Lv3JS+h4edy3+PGUe7XIn9Mz2APh5HNJgf965jafM3sfgxfadFCsZT
1syzJku9IUMN9a1ybNZt97EkqQ84wn2NISt8nTu1y0Q+BN0cQbaU8orehgrh2/lHi1xNa07EG8cv
MbvlVNUygjvgDTdQQRssL3DjAXwFPcuAflM28WZpcnNHWemhz0obz83+3CEQJzg+F82snBpW185e
7yZd0waCaxB0pz9nB1WI7/goGsndqcaVYokLiX7PrYjgBCSd6gQikBPzStQegv2kj1VnCdwbDi3u
oDz/lPRWIvYXaXIqLrTCC9NDiiXdySTAIPp7SfmH95pMHO6RN7mdPAG6B3iJB3e3QNIr8s1D5hIm
9KkSuqgsFY37DGQSI0u9G5QxeqsD91PsFiPPL6LJy0WXLO7DqoRCoP45MM0D3MfwdecjNC2yfZua
iPisAh6aR4cYoY17JChP5o/aW7fmrX/hsig7Y80Qf1cNpX3X36lxMMefclVb6ow64cOCUMvHKnM4
5gc5uAha1I0EQ9WJOa/CqWJDNhAZEC5XjBssK94emuDjuEDMuvnObg1LMT5uwamkDr1TGdWLR45h
B23jqZcF7GeXJ1hGGUknhaM4S+85VFdkwZhVxqxqLO51vPEFELJqf2zXZuQwLWELYuBSfXwmLuff
jqPiRILdJi/TSqQqoFEPz2Pwinxz8RdMCCjWRUBjWn7W3621XKrJkxKH676C4uPPe9gGg+6xtgSl
Xt68s2iYr/hSRk5T+QTd+NzfDvSIM5E/eozZ8cXCz//ZjXRzbM/ard4x0FC75hYcH2SppaZ2AdaR
hmTPXv91GWdXshcxlC9k4WsNfbxB8FM8kaCBCjgGRynW68SjWGza3SbIunOqtzXTwjITwkajzhy1
IY3K6pzl5aXD2ETIGbHJCMBJ8CVX74JoSVcaTxdPZMCA9HmnbktSWj1ZJu/ynyz+S+Lulcd7W3hw
5/jjzggbMfPQnqtzYvIiAgklKvjj/A1qzkbfvjcJFYCvq/DHQ1jHgrm3Yp44VtykywHJR0mfwSJG
TfsNd58sJ0rdQEr3J0eOEY8DIZaJQ4cnGOEVkIMiME0p8pGPQdIPuSgFc08ldgI5oRWFOBphJBgl
m7eE1wHEBQyYceJ6b40RzLclbDKq+0KeFyPtfcmu6DGMXbT+QOZdEAI2fLSrrcFt98E/zKNvZjYL
HkPxW5vHfro7kFs5TF27JHJUl4170R4ZxrV/QrKWwtaUs6TV3c9yPOfr7OHrH6xFdWvuHC7J94HM
Va4F4BfoCHb2j0SzJ7af/i1HOnh+ZKbPZS2ZL/xod0RYOh5YTsbSchV0LeDbbM6drhxygUmC2uRo
Gb5GOaFPkLv/kgoM6re2oS0zlr1tBad9iECu4RsuJkPWmck3jgz69Ifadwmbi7KpNL3kaFim3sf8
bEXdiEuSyxJH0OfyfR2v5T03gUJMPXE3Nk68hZn+zJobHyYI0saG7xfAd6y9JP4yRZGxrIeMJbzw
kBaNX/L9NqoLG+OGWePKJkz/xbnIoEcScWoDgN7rbztqzhr7NsTqJ7xWIdprnlSu36PXCSzVWse2
NV7HSws5mSFAr79ktoAiOzrzsWtcedsE4TraUOyQwIUrVzaEJ27sJ5BbvYCuCWPxKudK+C/oqA/K
3g485Gm2kdzeuzYxVVtx2Z1I1qlPsomHclS3BRTroGeI1yq+etWx8KctJPGkegUc/oAOA2wrKLZ9
7YR+KohvJN2iZBVyhbQl++3oVM26yt6JWyWrrLIqANX2AFBUEX60mCsgdyXZmjvR1j0Q3CT0OqbH
j+2JgtkA7TUKd1C/fy4TF5Ox34z9MoMNGDpWVkL916a3lBCh2xgI2zfNIbUxgy67eFRQDeFlJobM
iFcbamnX7BnFBgrrrhkdhJbJI1EHg2fyyFUzwhvqfPLDiqNdFqKFFi4fMs2RU05aHO3EucvJGex2
YSzIeLFhIRnAPLGDJEvhZuGq6WKKYdtjK1lo7Oi1T5Bv9ibaHKU+2kYNGX+XDhFV0MG9rmwZyBOB
/g0jv+I17WS4senjMveAwCQslzH7s8kosLSVGD2GXU6EMbgXwdbosOoVXOYqGIURaVA/dnMsoyMY
rCRe/qppAknZON4Krynq0YKVvd2WSHRADO/u2NMPg/ILjJx7N1Tg4uNbCsco0VnUAMA0soLaDIhK
Tg/lxRjeNubHwgQUmp6RV66awxbihaza7LKUjNp7XfdezruJosZnMSHDgpdi9IQKkQU8rOU4Ljgx
T+ThefnibnyE5fY7zKVhB/M47WnEr91PYY3CYTjnM6vWDS0fh7EoeJka1WX3/NygPTkqUBmMYVdy
mmJTye1QWaoLhHgxr/7/+FRfJt5ru5pwYYsOW3MxFpShZXThnLmidpqW29BSLSrHXv2Fn7V48l9j
uRFaCkj+arZtKn00hhBRea1f3vt7NdRwmzBKxr8nUIwk1pz2NQlIpR5kwWL3TxgAhGuFS26m9OCc
hAJtko2SXfFDgK5ENdNwUHMUccyV1ItUerOxqOeRVVc/bh6y/Vfr4e6jSHVp4y8TKLma8bgDN2Zu
oS5RBI4kTZpItUqOIFbXY/2bzUuAKgZr4fSpcaKAr5DDf2IcCPqGXEA+MfvZEZF3MfksT219AlSe
CUIl4SFM/sN6tUuPjMzN1vD78jP+148xMzh8QC3jKSM1Psq8cYOoFYrx7aj76UxAjCZeaaNPkqXR
sH7/0lr9fmPMu34I2qka0qIU22tALXJ18Hrx+w+xj0eEszRa7DxVkKt7UM/6u1NE2kyRe+fh2mB1
7eejR80wiSNOLQZuTfCMh2ENm6na/WSBvpx98huDv+kF+wG48fA1gToJK/RhpI6dkjrxK/+0UMpI
vjHNWJ4+l4iUFhCRM/7HZfz4GlmVMfHsa0XAJfSce3aNh1krS6H5x0WAosY4oaVmEbSwXkLgoqlo
UhIT8S6U9nf5hSS3NvKLDg1/3xgnongJ9eVlUeEeFkkWi4MByPn+MX1Zu1oI2WTqxC8TcdIRjjSz
uwhvjhNrgiRhX1bxYgvqY4LjSTqYkmsOCfdkQIbr+LngylKuGLzrFKXWWiiKrRvL/LFWi68hLDP4
Ka0ib4IEudD+VghdwR7xK/DiCGz7mlQVlIvOJP+qJLDo3Um88TcUew5NdNJvHEDaaIaJNQgpD/3b
YP+4g/ZzLaq031CWetkH0kKurphNq5hodQaG5rtmFe+CKr1U9srhNCa8iLmFqfjn6MO6jgIpaIGZ
lhRw+ltRt4Bj89aEQUBExFQQ4sNUNPXCGjBYO2tT7Q2OwvLV2jKxHN9ZpxRaR7PDBI7cl3ui8QCb
ZXh+0bv2ChyLgmDYVuNiDj+96iKA33aoNQTavIkJ/0mpPfRmv58yN4ruWmcqJaknlb/PchFVRCO0
tJbVWgK5nfXlL/D6/rquDGyAR/Zz+WtuLphm6bUGBJpeeDARtzJvLDSRSzUFc70dn4YaGIEkbtC2
2XPffpU7kKlHiWpY66Wyylaov7pc9oopL1nmeXXNCBYVgtdhaX0OKK1ollFHJePGyOzGK0NlpfYx
XG1YOijDFZ2bQo4S7MCG4ZmmfUxbdhOwZesIarKfu+7ckPzo4o7RLV08Gi7mRG1GFOqyJW9bGaBf
Mxh+tU4Drh+clVyC36eHph1QZxE/7GeXDyMFcl3LSiGUbP7jCB7atJhP6Kdqfs1teV8pQJxOwK/y
kCE4Y6T9UAIFIlXoOtIP3GyyTnG6U6P4vqcS4bGBWjrC44wJFystnJlx7WUmkp1N0qc2vdk1BqAh
kPdqzqaZfiBERPLhxPuxmgBcvAih/YpZrNX7v2skNXzy2+n00xwALGGd8E/0AJrlzzDx58bT3XDh
69HuJTKTeW/eWpWnfSr+NTVVB3BlHDppghPYub1dRAxxzpcz9O4PKENukEhqkV9AS6n5hZzSZNVV
+wJSEe9mdkh52Qln9EAMP9NCPhqljTd8uVapFn7Nmm7SoxybXgSbzXHAiae98PmaMLtZMUZMKatt
PG3WLUNGJ67tzdefa4t4OFN1yn6KNev9nh6uS/AcNx8QOGySs9fSsaRBmi5ZYS5rSQjFc3IuXCzg
Wle4CyfCPldZI541qjc9S3tlIPObL2OM9eFHdj/0eMi0gr/uN5OonAfYKqA+iOMi+plFmr4MMYTz
EmUSf6FD/kKE5AQQyxhEPzfzC2lxi/5NN87RVSkVHph3PN5TRpru/iKWfnFYMpxYpHpku4fIbJH7
muIP7MmaJD3iJW77jT1XwbMCnyRN+01piA+NFqmKTveZO2kHaBzr9kbIQVwRA3rFH4V0P15Tuf5w
bCDCzpVVOA7afo7SLWdPC2K3aPVTOWI6osmPXYn0IRTwBgPRpzOe2OzEddURj2wi5uL3DTztZX5H
Q3WxoGRXBiqzVcV2rHWR3TSwuofeE+bs6FSMlrXkIPKzpCimBFmsgAnCunTB5QiOgyy9XvJjftiZ
TsciuQqtKv9nWrPUVnrPZeG3U61pGzSZ/cx9r5W+I0AimvQrQlRtENH3l9omoFOdSPPcrjw8mj6p
2jjnWdkjWDL1WMX2wpa3Qkz0YICv1vIYY/ZelIh5CODxHT7HWL0VuoNPDpgfmxQlLK0GctckrCHG
4kzuFKaR6abYjJ+Tqmfru6jMBlkLmsuMb3Rp1yBsXV1kV4fmXtdyGhtSf2U4MFnjLoGTMgprncQn
HT01Ivw3EDMzkaGa3zewMitWVS5BWyimI/6aLAhsx34cJTndk5BFPkuvDGag/a2VIXJLOHSRw9nA
ZoDcEFRIeUSicWUxrNdxrlhI0Ig1Qy9bXB+xtXuARsyR40HbNeVZehjdjFeMYWZ9/oXR+YC3GF+E
a56q7NBLp4rTNCLuUn4+aP46UHlIFCzGr6dRYmcFU1RizwJYnKRkBPdsUX1F72/VfKiCgqJXmbRV
BY0A2gf7ykBLcASqIujJ3RCh11QzKpZ783lcZ67x1r+BfuocjrIdG62Z03d2AKzUcPDPE3fyL/8q
uG6DPMMyGNI7Jy5odsA392NFMdo8IBf9tJga+YVqHIOLOAOJ9DomYAAi14UkihBABrzkyMv/siLP
NKvhyVd490/d/XP2cGKbhjv8kBYXgR2293McC+nSwomXlLpSOXfNPCA4L7L1lYBrpQ8jrOFtFzil
psKZ4Rj5yIv5TnRs7MKLD2EJJNbCHrviYlzCUQ6c2wDl5u6JNi4709ZZ3gn00/MY5Hkrb2B9r+DJ
ZzoJ1QsYvHJ3LCK2HeeeJJwOKgLVWnifYAekvqg23117yLV9TKi4R9Qlm9wpJl+ZLsMb5WWssWXY
rTUGwTHgBPjclthg3qf1VjvbjiXuwSYG3a/GVNXXXvV24iPaU2hAf/VF8w46GTBTwfk4No0cuW7Q
h4lVPYnQqeT+iAG6J56DjJTGkJBT2p9T/2d8asyYeXBsstxL2dz7JhJ9S1BOf1muefs+MYpYqrGB
wAeaqn0yFd8ewVXxBPHRx2i0k7HkqcyZkZURLCE5hjYC1I8rWNV2ooPfo0XCRehPpHceVHjby7Qz
Rh/uBrpHnSqZ9Y3hlbtgGnxYcqHwL0Z3/u5U6h5qNdD96mqHGAq2ZG+UBwMn3B7wHxkVvYlPdgxX
vqT17cpN4QFIaqCJ9wkO8yL+6QXw6Hm8+dfx1FI/QPrbUUKXG6ZE18NbMauZ03jr950DvSUpqtAL
C9ah8X0PdYJHl3TSmCOIKBXIKN/dEAgO4YvslXMU69knKRYTLzpy5sJszolUVvIbpHK4zhASbXnB
rhHeK8k+jVx89p+0SREPFJhzIzQEZkQF+utZBvhxAUJPqD8EUIRwpWyqvIQG3a81K2tvmOEJYQZD
xgoOJOh5+CE2HjpNW+uF/ryZbVYFf6r/2OQOeNmg2RrjJysWxJc6RcBc2REndR4AodkRi98LPwo8
FiC8PWXAJcoyaLCicudM/x24jRGigprcr2lYMl5WUbjAWyzlaAFkLhYixAps11CbdGKaehSmweDW
JpH3KFuugzX+jYHQQ9NfCLmTg+HT159k8fxwmbyHngfFGsI2tban7sVeL2BFH58FBGrKXW3dgVtH
fS+bUNjNf47Cnqoe5IqHHnseVl7uv3FhwQBxVeZlQDAAxW+b91c+9OI30W42m1/k7lFEIohChusB
odRCCjo3gh/h3gK8y+84ARAPjZNCEZg+FMyN74pz62f2EgaKAoQaHlQ9tWtAGmxx81A5seiu4wY6
v2I3RB7o9De4/X1xMIPp+fq1IWBRH1BfitntBwRyn/sfGjgBpuyQC5Q9DZ3Jg7F6vV/8+oOXZFXA
eecti9kZa0nInhXfzhHlJ2UbhVS2Gh8EvU0tutFCrhoXw07szLL1nHDZjHfyOlyhy3ihkHFSz9Ar
OIKYs+IRAuqyf9dBqViVlvEbYSp1lA/peJaeTsxr9w0IiBB6Emf9FOBSdyY1wZReWCTSCWPYjKIO
Dgf2bWXtACM04P6l/KZO4kgMkEzuatzAJGQ8EQERkyj2zpkb6DARw/0adFQ18gddILFV/UZNn4z2
dzWLaT8Rexdfn6LrZMMngkJ1qqiHTCnjxQkYrzOCeUJuf5c2F2rMFs0xbnaVlp5LnblGVVcrE5MB
iga/+wi34HDtqylzebyu2Len55DpcuGJrGFaF8gmUYth8yME023ySY0Pzy9/Y2u2YGe04Isq1V6d
o2lLHPviKHzhyi3+clrTR4iRew/knYOElZaiiRVcHs84eaS1rQuxGUI2oOKHrgxuHVdbhGftDEL9
yqHWMfy68fI8D2VQYClaak5hBjIpggqpcIJF9U6PVEbGI3lwwo0v0/opMacGwPqwXZIFi9y+Xjpu
7h+4/shrla5wE6vJILKiwp2pP6KcT3x3i8+ZH7NQBAzlbUVtZqHE/UcghtSLuoAkhuyOIWSEBm7l
fZcfKrxX4EHkwpwtUXPhttULlxRTChLj6l5FFsFFrz6CGOjRWmseprALtEcH+4PRfyvSH09yTMnD
joA2z5aI0xHWO6BmYGFykvNCoOT9me9hhTm7h7qvU8VWg6dweAZORj8tRICyf8lzPvO484Bd6rGl
tciKxYl1iH4lzyQWwAjOSItpcjWnqK206mAOyf3fYFCyF5pPiDORnYuxtDk3qflBJFF8fCe0LIKP
Y1J1ExPvHiSXjZOvu7/HZVE1iU8GjfSdB3eh8K5jkO1JIBXe+5GGVMoeWmHpzbesLdoUgwmC9YjM
nZJqwUL9OaL837jqQikp4oIpqI3sBTCGN6LADraCf5xikWJORLt6Z855QmW7btdRA0zZudR9zYMC
WaawT9eOfii/ML0vce4lfQ8sxgFcDpLxgdP7jLZGD3xhJitUUmhY865ZKeSHSgTBh6z367IUO/QK
qMRxjWmIlW7G+qKfQ2uWEitWuFsBbE7QfHf+aHlFXrPO55NknzgFOHWhM4ogL5x47Rh88Di7ob61
qIPZZp9pfSv7IYoCWfz8UcHBlUlyA+q8uDelApZyp0aCSAC56GFPuSBTp0J+KcI5roo6N0Euhlmu
DMZlCLMz4JNNoK0W+mPRsNYpMI/ObYMVQR6ba2WCJ9zgXDNqneSNl6wIVJorRim28nim9oGzUJMl
a/w0g4zuKFxrRns9d8d1wTUXUmn5G6p2gaS9rIOzawZSVXe4FvVlLoDJ2+i9zzn1irSqKwbZRtua
quKG282xY62Od/g/sXD3kZiluxXQxgxqTnrSt1DM7uFWAcoInpOFaSciCUbhCpim+ddhznc6oMxe
l2eHSrEZihqsJtHzL6UsYFDITwCzUj82cHW724cTfWuP8tV93LgNvWPxn634JmG1kwuHyz0rVrpc
82dMJ9NFjbuTDIrXgezPkddcOp9wUfUw+SFWvmLM22Z70MthtCQDefy3BE3cngwkE8M7KaDwAG7S
xiJEwnQkMG0FjMaa/jMWHBIPEpCHLwPwwdPBCPye9qU6123CrBisCejgCfwNfJdyhRYJyQ8zhHl+
ruPKBHnD+e6LgV5Q5ApOJCs0a5UCoy1TWo/FAwQVE9YFrikX9UnA4ESSjvgR0qO65Vk4fmJNLqMq
85GgBWrj8UR/6XP1K3C/Jxj/4cqkMe1ysgVGYS8RLz9f+xr6LqjM9Ez0Ry/UUacF651rJOZFMDWQ
bFI4MhnRO5L6MdmMUhBOGTte+/jZ6eMZX2Vmu761SguSq59ZtdSp4Rxz4JrynAB6lxB3SHHZMkdy
J4EY16THMCSEzOI41gN8e6FbTsGelHSa3Wx36uok1nCfo6ucHAaHQ9+P6JYRkINnWMusFPfacOwm
+nHdWM91E9Dn1LH3zCGgQn9l/od/potXmawrnmlXKtsSyHd+4x2d6gIRT+jfQzG7QifA3KXYeG3P
/a2lxw12Z0adT83G56ZladQDV5zqSwFziEV61tdjzX+Ve0+y4aQidKdtqOvdLazfSwj8j9/t/YRo
p3R4d2PbguKW4lxWQB06Ctkrow2z6dJP3tKK8GTUZo+rwtN3eeHmSH9/5/tBfjJuDMVA+Tk0lN4N
V09QvXw7QZImOV+d/M1tUpUvxqKB6+bv51xS7GojNjYyXn//MBTVKmYVK9uy1vmvopTF6QV1QUw2
cMddXrCeJ6Y76hM3vQRwiyL8rlXRIj5BSJFGNGU722EvbYuEA8IbslIYYOqyaAsjFD+g6w45YeMR
fKUE8zrgSGJ4soh8WZPNAu4AN5Xa2IV+eS1PcN9pCMk3GWPN4epsQ5lI/tMzLtl5pSuYNCSsfOPJ
b0zmiVjgRzusdw6wXjVLgj5QUdrAo8Fak2H2vPGKalDPcAUO9RfGumTCYxZDqd9XdiS+WODF8w/c
mMeIIFSLPyO7YWftznfJIp0G388NsnX1S+m4yXmVdSXfRGbSsN9tyV/RH8iLR6+J1Dkk54Avr3sh
xP1u4B7Her5z9cnl4ImVm2Fg9LTgqAERyie5Glj97mxGVL5LEBoL7PB2NZv2//hSEIkWkmjj/rxV
bHeduHFzM4s+TfwmQjMmyGJnW9v2T28olYQV0r4r7oYxChjtnWkg/5lPEQsfeZR4KxE70LKV46B3
914uRCn4VqjgBmFD+1epn1zZewjtFOoklFqeRrZ8TAB5VU26YgOao47E788dqjMedv5NReBp04cX
hYM/s/Skn5EXvw8fSLxFnXANhNj72AFcKg+GA5g6brw1qmuLmRDIlJDVj9mGxAfp/C3Ok+l1Ijke
DH5Gcs6eFDVMvqDxi98ahBX+PJ69ppsIXY5InT4rIumL2u09MZXB2j0NJvMm8UKRVzus9is2tWgi
M5b/AgmgTEVruAMZitpwCN7ZVcmuo564yGrVqhm2P3JR3zinQhj4ssLhq4C1MsrEMN73aIyhsyfl
ojHjRLBro4ke57f7ETlXBSmWpLN8TcFw+oewX45jjdm9L1Gp1m0T7jYa/l6rVjY3uD4Xckhd/pis
hlnUNlh0FXFf4ktw+idgFMgq5KS3RSvLj4Bliy7sq+yu3n2wwQ1pTYA1vzIxnwcaVbLs8ezIwGmT
Y5LI9E+ptpiEsiQzauZuMrE3WmCiDI3MLAcsdpNXI43gfXn8LmFkSTZVNbH390etNshkUjtl/H1q
E96cauQy8T8eOw8sGP6+UoF4wPtDPyeRiK0AlHGYBL7EKd9BfyQL8tfaB1SBTUzMcMJX+S2MmeQH
n+Po7YV2KTYkaKtvJ4mf8o2jsKb396cg1WxNoQ0sEzAp8zbVmmBkiALoUhzMCmyWBQc9JbhVSrQC
D4fPn1u0k5rzO8cG2CWXzHj1Q3nwNsT7aQvvmWyPVm3Zclmc4CcLJYZO+t5hFW4tkcmO3MoyHZWm
IrFjSdTmADVazd8r7eFXP3Skswrim/KfOXT2OdT05ZeyNyUuGUntKEEShGNMXHmaCQ0Eqci7+Tw5
0P7Rdlb6N9jV/YeYHSIMMfWkGVa89/Aln0i8zYD9DspxAW92bA6HCJKbu8oz0QE7y+T4qClfx/Mu
5ywgCV99ELBOyRJx3hVwL0dxfqVBU0tQlT4Cr8I7zARwiVqIDxdqq7pktqS81cbIQN6E4Hj6llyS
K5WkDi7khMyCtU9V65TL2nXmu130JfFaRb5cBEaPoedmKNc/7PrPqL+G18bTeOB9yFoblZSso3Os
dVCw8fZNeVjDocHSJUpmYTS3VxVjmBA3YXT3od8e8OEaDkXvmOiwZMMJItModyLXVxTP+jpnHCoE
iz9kyWRYUsoEnNxk74TiK3o98TmRVCXbmBd5nNmrOjjFnHG83oRlsqSBHbjbNEIt2WQqkSagLsCZ
Qp9oSRXID3EBSmiF7vFd9RTaBjer2J1EH9Ri7lbOC2UjjhooVy/qw3tFyWrk5Feblo/KBNTglEJU
763W9mBd/UDdemOoTYgwqoMWtcZVXfSx1EM7nxGoqaivV77ak6iO4bPLt/1Oqq1OQd18StSgqWEN
kW2yAMXL2zqtIlXYqCbEQIDSJkJMBr8Jd1+oMRJuFNY0TnjS+yFU9r0Syl+KcdXkdGEz7FPMUHJ2
DSMKo40yl1VyZZivkzNg77mNYSV7AE2gd90yvUh87DmNOv1jED+XI5mEXCY0ZkIuBT7IxlMRQRWm
m4OFU4Bt2DdyxJhv+8XHL6bWIZyOdRa51RTfPT36I5jhTm4hRSlRayqDeLcm6BQg1YUBButmPZCJ
vhH19l9I30q3T53y8ZkoMMS96Vwo3f13CmY2rdrW2dVz0kORhwWWoTizhZWZDIihebXl6ewamGv0
Wb96AtHZ6x/Y7HisFmv6T+Sz+JXAFmHP0lhwsDkVnPafAGT6EkIGG7lFgJMBEh3k3fK3uo4Myd6X
AD5GRYLgaEXVbVQ5Tq/xw/MydIE7abKzJomyajy31Wc0EbPjZ4IR3UMH8faDzqLzr6Y8NTVzxZ/q
TDUmq3UfNmWjmrur/13tpaBhFMsAxTYRmNc64Ay+ZCV7MUHnWgovNqnPGKa0eAs2quPt9SLAG2ji
tsRSJTqZ67wD3Sem6ohLizO59AjslUJJE7PAwKV7akrNj18aRNglbPYc8NpZX+ZzXg5UenJPUW3h
P9Di0EN+lwRu/iY51kJ+tV+8i9jNCharUkBSVYsgH2h/KQsseISEsMM3hIpY0Uju2gMPitJqFH2o
QrfwK949AgoPuyRcD1OcCRg+qHFJaT+CZIY4T/op7CgmNeLikklOhvi9G0OuQaaL21C/+3HZ5ed7
37L/zUx6G4Ws2mhyZyv26FKEr3ADZcO/LUbNSGn34qGGcpwWY25r4Zo6uJyIRuD1KY1HjpxTVh+6
KTKeRTCxF97EhYMn/jYmws9rC94aggzSD2XnaRHqmVSVjHoPSWx1kWjN6UtX0dvarEmXw58wno0Y
sCcn1491i7dN66SLpQ001bBZltJTPudOvs/U0Ic4ZMJcLm2+UaDwSHQEdt7FG2FwsyDcU1Kw3KbY
Vpnh3csAm82+Wf0V6yIW+kDYTxH4RkC+wgVZHW2kzve46tcJIdxjDbZQoVlpJvJ9a6/LB5JcNhT2
d51lPGqMcEzm2TSLNbh6KUulsqq3wINZ+uQo3rZJeemhlrWgTVl9rbIHovF6wQZ4PBND0GFnfr0L
XKwiy/wOXUWIdFd0wJtR1miotuHpICSxE2Dh7cxmjYe+EGVg/jE9HAxOULwg7C5bK/qnBraVU9lS
0bsZhCVZT6WhZ9Ff+yFuymBcBl3EPTkms1p1fnCYD5RefGugi7zcgBS1rQxHwGX0QiU5/5HSAkr6
4YvpckGfu2rvhryQYZmN/BlmxWH7cOti/UkuJUiiQ2ujsJI9X1MqBLez/nQdlQht+xycg3JInwsp
+WyAzwG1jEEKXAC9jJgTo6AounUb3hewvVP3fckkWJFOBV1MdTH98xqYjnetC3L0yWDbSyz54ZWq
coAgPYedkoVsBInpqoO0G6BGMf0IMdW3DLzBrwEU+/z4t+ySPiC4MOmMZa5Q04TElnS5v9P8CNBj
TvQzXWJBkXcJULa4d20EDVk1FHONYBvcZgbAhRvDzMZkzY1iXWz3PPl+/iO0rbz4CItfum0gIBT2
1p697JXDdYd2kkBRDVPW4mUNfeepIiwmk0hCTQUIRiUAoGLAG0Ey0k12TYIRkoB0KG4m+iEmC9Tf
tPixqdDtbLkx7v5LeaZROkKnoCR9CxpRVQUpMXC5WT605VDLZnEujack9r1vD+EKgB7sfSxpV8Jz
of4nKdud86EZ5KNKaX9nDg01e+555qEpvwYwvKmrb4q85sRakvweF7woWuXjBDdgPB3ywHIhy5ue
cNsAPZBgc5tVVh0S2+/OT5PdbV6TQ4KAqO8DbiOKe8HsbPiFzEhDfmIvTZGd/ayYUU90cO7xmWU4
FYgg6iiQdaNuHTojmZsaSP0h5x+kci6THnkZXfeVv8XGOWQBhOV8OwZ6DWrfl40ygSMoQFIHBvzk
3cHPLEPGoiIFS8zl3w/d9n93uv0eVeVgqWciT6UFbggwsiiXY5k5nbPvI8PPN6lWQaZ7sGhIgd8c
h1xYgCRiq2M0aqtY3kP2AOQj8c1BgSl35MLDUjrf1JnJTt/LbR4Z2/5LBtRFVPa2L5Oke/x/HMI6
qrQwM1Sv0kKEiGB2yjFe4YI+pM/iOooQfwhavtFhB9KgtAkc7jxRjfEYBv2/8gbM6zV7NRvilISy
ylWq4OqPvsn6+JzpTd7huQoFqaHTFHyCwI245wZe/4y95kJ4TbzpX3NRrx95hIAoq6eUGJpIkh3b
7IeXk11HzdDsaFa5LiVkMn0G6FPYiUxas2DSPQGMQUvX1szJ1TdNc2s2vjDfTTzFlhQ3xRi3D8Pt
OpR15luDzjKlEwZkYMQnp9rLX27RLTxoVFhwGkqWW80iBqBI4PlvKPBfItUvyfK2zkzX7c0p7Ign
7LqAj3f1fvQMu8ZKAktBkcD6LIehXc1HGtFWQQuGSoz/ppmVshz5NwR4+qO7PkI3vyU2zb5KpXpH
lcuDeIlVYzqilmvr/wb/eWmkl4ZAR4Xt1tQOFgYMNK37s3n6GjotFDW0ELZPiNal+goBHp/Io6uy
FhZWgjnE56txjnC/PquG78Z/LmYpLfox+XLSdYUjYt/yTACXjF5ZV3/HEStDZqe513rtPNymKi7A
0AG54Yh9hyg5YKC7q19gKbIOn8HT6dJ16RwQRAfEArzOfL+MRD7ZynnIVXG5NBtU+8I9ZmyGkijQ
22OfUlIsGaNBAVGoWNwFmcU3yDJcaOmjvcQWiNl5GCgrefLoxMNP/ZFLgMnBirH0j99Db1yeLqDT
u+zZvYExjiu1d2kQ2Ob6bKWUnx1lYwsktYHVN9AS8BDic8dzkJFnFHjjlPHvKIxOa7wO16ubtY9S
N8FZHCXR4oqfPjrtQRTARbyt3QBcLI9dQXxb2IL5ZWM59sgGvDJnUYZSupQRQaTj3Of7aPK0/Jzx
mjJrW9kRCsFpXDIdnuQ90+K/4ZbcyweXP2SH9MoMjLM/mI0WnPdpS2YhUejTJ1ooN1c/bGl7aZx2
8XAj20EOVu00TfjViDnSajrtP4I0FlTV//y7iG+3f07t2TT3LJPM/fn256abTeH32FdfFdH6SVVD
DYQ8sAltIODWO9LEYAPXAYF9zOjoHVsoneMf0VCzaKTgyxnneHdc/BDw/VAR/sFgt40ApQYseYDw
LicipOavx0R7chX4uCpnwRhEXFV/DrpV2QDnFgb8HtuHJvOOsWhUTOKfaacV24euX3wwRCY5JFOo
aLgGH9kdWhybwLpNZdDdz7NzgaLf60eelafLB4gkWWJSGcLTMe3mn/PQ7ceoKAidq4B4M/0HrW6B
balQZv1mEyva5asG5s0eVZCpxgCACvxsJF9Aqf/ZLwAZJeWyaOkCkC05all57Xy0rrfp2roeTgNU
XTlp9cFe0uPqjzP65OfSXHCFufR7+RuI3VezQD2yz1l256XfkfyTljchuODu02zgbFWCNLuGfcn3
R91S4xbVSZQsvIxl0A6dAD+uJxuSGAueN5IwEVci1loq07A5kz9HwkoUxMKTIUMlzvP7YFQNV+JN
hSnJEvNrXFmwj0PnKH2boYKT65uMV70YFp2k9tBIirtvtdvtWNxr0rE38iuu1CSA5w8DKMZ7ZOWV
8TmxWjC09InjlTK6+9QWIUX0DR5muYH1e5aIXF3EMKzYBEO/nisy315xxY7bxy6+FXUqvhP0QUX9
Ms7bumV7WFzC1uJVfME8f/BWCs5D5qRMG3ze/WV+jRKsAFaOQicFYBbzYT/OJZssWd8o6P63DzSa
4F5FDETD443hTBZ3NOKIocxYLGXq8LqsdK/KWEoYpbd5YXt1OHLrTAXAV2CNEjIITWW9OsyVGNsU
JXQ/s278c53Q2+OUNyF/FVoR6jBC3gsaAsYA+SqdTItt1+8QEC/XXVC4bMKi6DcKtYgXef0fHIOQ
zUJy5g3X1UwneArDbCRXwL95AM7avCqFlqRYiuf1z9I8W4cmx1Lp4YER4xE1uo3Z3tHVyKw4Wyji
HUNmjPo7ITXJycWzQNBN6ng6nH5E/pxL6SPGySLUf05KISAios8eHVaUSPl55Uo1nXJK4gOKdhNn
cyz/7+ls8NULL/as9hKH56D+8ei9TtfDpvbFP8y4uJ2dI2u2hMs425iRU0pAFwRMN5oGtt210AYT
MSt4WVzO75o5DormNCRcHVnXgubYk+b/8T4rP4eT+k8+vvaHVEekKl6SgIYdlEiPCgsRkDDSY4ej
SxXwmygEmKG0N9qRpHez6FTo3QS62KrnvhkDBI8OMyt0bFJHv84259HM4PlH9pbQq/HgUVKB/ry4
kFauxZyNDeHe471g9guhSRTvdYsgdv92Aov8hyX0tyvOVB3aeOYqQBvpAcORux4wcO6uOYyvR0xh
0B3ZjyNTMWkLDWXpg8d+YIgeR2WoU6jeeTO5g45FJ7JXMOhUCgak1V5UP3ugHF4kpb7Zb9DjMOOn
59NAQpqXXIj57x2Kob5zt7p/57f5lxv6nnQehV3bbXgO1CtBqD3yfQ8n9ZEfRjMmAYfYfZ0AXryc
oU7AuHDhRMxepQJFn4AiWlWl62cmwnviCLeMZLsR9b/MV5dAXNUcfrKrJ71OpYznuvHz54xpJFiu
8eJ2/E7bk2e42iQTYjzMBDhyjz8gI2o5YrZsF0MpRSnjFpJFzkw0flYG76CZZ7V44+QmS334MnAe
uQfsU3t0uvm10Y+2i4HTR2erKBTvpY9sdyJKRVRywq6HRQKvZALG/L/4uCVk+RWWfcEucCzKrZLl
HcK2gCXULxw8zrboE4RahjD+Qb929Xn1n8a5EWOhw4MGsxSG4fdemJegR090hSrxSie1zUmOeh9+
iSXG9d3/MM+Sybp2wdyuV/1mJ5apaCsDPtyvR1yzVtlKzs1SE0UEo9SuhIIc9l3XQmk48xcAOBo5
GYQz7MKHBkIY/p9Mr1fJg3bgAhhjM7zSRoKnAzC2xt7qPzpyoYHIsIDQ2EKy2O6jUIx5B8TatQAb
NpO7HdBnyV+tMUKmLDLZ+iRAFY1O1zt7MtF6xeyVGsHD55VBJu1AFwQo7hqM4ECjHnlF7n2qzImO
dr6K0xQ27wCLnwpjB02uTuYz+wFzPSHHUYySpWrGepApJJYGype39JNseK1dxA87f/skJAfL201i
09nDCTxtFBRRnIQ5EPZHo0HViZ4F+Jy6GXFgMqIsej7SRBalZeB8OnAH5Sq0PTYq1SGQmEBv/g0g
0Oa+XDZ+/muki1tpxqo8vaM9IEfHnEluZ4OgR+53iZub4ZD/i2JJogtqo//vPK/a2EjwKNMVVfwP
DTw6HHT8OjtAbHbFVU3qYHMbLFiqcxK61hxb5ipIqDz5zVhu+nHQfix9e7otg7aDy5HoKP4giU4Y
IkLnGdnVoh7aXKaG03hXPAVrkGgOf3gM9QONrH5W5iOG8dkzfcw2r0SHO4fwYydNDdBNHhVFgsuc
cQ14O8HlEzbpk6lBkW8qkQINc2EP53KkGu2675BS/nOIpsb3cUXBcLeWFmNSXtZHmjKmP4tqks2M
T0HsPhfNm/bl3MYpgSei/57MDgScA3ZtXKASTpv/hRk4OKD7OtmtGNhj6KlusL/K96KJjTpBWAdL
KSAtPoVRd5uAnRGi//6iaEHxO+oi+6y3OTJ6NEvUxy3mpMIx2UIZQXkRDQgBxE1gCVnnEBS61IjF
/4kVcjI9Dl+ulosL63grxfny1PFhxuVIfEPrJn3YPxwFZvG2uUQ7tNFcIPsDlJMSz3rodczleQnM
ztUbJFrqGnKSzh7DIjRgGtK7na7sX+0EUqv/QB3f8NKNoQ6n/qcK1PfIkpsuW3qxJVun7mLwzpda
Dn35zlYUr3FgzvFe4GncHPRSJZF21LCbkvMJsrNyQ1yhwQCnMyfDO7r0ka77NUD9vIPCBwJDw2/Y
vSgJgAHGTnMnzBx8MhXBvTSf0Z0d8X5i76pmSqBRGAG38y8DQfltDGijlqOmRtAWJ+Qh2C79iXBX
Ne06YGsDGWfT1bd2C9vonvftVD4c34poGazCiyLkVFATGuBCNEXMQ2XtQjwH8XJ5FWZr+vJvH+0K
BN+933Fp8FPxPqK7P/63HDacksNwt1ZsnvZFycm/1v9PvHZ1CkgiTcdiyggFTbUBz+knhmj3SYdm
gfuRmpUqBzgzuQMuHhQ5t0Qi1muZkF2iBldy+xOGm51xad48dCNWGVPbdDmbtfRKuHFm8T4eFsgJ
7dYAEj6pU/dHOjBqd6u26os+hjKH+G1SQQ647LDTN8AY+IBxAOhgGw5zeZDg2anpqnyVtbl7Psfm
EMuB764qouJ40uDHPWhK7BWTbxEkBhr+uZUG/A7nBOlybeJj+n/C8ZZVKxhxs+v8YmXATYhYXXiH
GU+dRR7c6psKdrDSGC0Tk1Xta/xLPr1+F1xQOGs3dmKyVQl08i+FtXL3LRE+SEF7Oik5fYylyW20
UNMD3wqmd2PGSVLPmfeL92MFIipngfhq9gi601V5S4R+BUH3JRupyOWTEZ8QnKtAg7MjhIOK6GXM
UDwobhYuFYtTDfUA+BsCLceNU4YRFEyj5jzXuuCN96sWn0ofjyA6GcfaFznybecERTPymaTDfpWi
tbOOkiWdzTAPTkG/dnc1VB7IPHFhnLeU0UFC+es24cvElFb4R6Y9LUbbU1kSeuCctgYa/BHQu7Hc
hpB57LaGnw8fimKFyGcHFxnpVvYRermpy9o2ZN3c9Emm7Hw5a9yjh4WAveg20BI+Gy9CqNdcYQuz
6O0iwsvym1iGjK6JWBLJE0Qwv+gfd9rgppn0kGkXq3C2l6bwGEaB8FC40eris+9uqUyoryORkO7U
kq+4OC0Ee7I16a4DO/rt0v5mkKui6ueTEe6ku4S58DRn1xSAcPpTdfKKmPvJdZEbYOxZw6t/ow3n
3SUmIDUDoi6LK9ZNhRMMPgOk8tDtncPYAZtMri5GbuSsM2U8nYNKa6HUEsKZKakhQjNS5CvAoyjo
KXeUjs1hezSSAUak3Tm4QDV/ylZpws+0hZL2OyqZjqR8HWpnEumN3SYowLcKDKs4IeNDhAZawXeh
Sq7NuOHwC1Iz3AdbmoaYB+Aps0NVMz7IhTyEknR44o2ou8Jn7KaJu9y4c4sFnTWdeHto/tGCqz3A
9mrLFr79HdbcU/K17ASIZhzemaPUQeVtIvBafIIz9B+JDfaKpd19D/2LZ/b7HpZGS46Og13xANkC
yvaFBDggW53UKoGu9cgMYoN2ui+t1x0RV1VpGeBm6A+fbFWHSlQL7ajELYATDpFXjDBAm9irxs0H
3YbziZzrY0Bt6HyUktan9en3i2EpX1YioIU07ExueKCnnPamVdxEh2TACdJS8rojyqcKZ6QcWqEN
6RPSmVobW2u3oDpaoiGhn3HjVvlfO0yxvXvI7xXWmbQ/WMEYVCFGyodyU1Fat3YKCM/f7qadmUVG
hECGET2tQ7nTEo/Fm4MXEOh0Yyqfm7VwTYsP8/5ghhhmmMzVfuwq+qe3/+4t5o+aH4Yn+VNh9k52
/nfMjKcG6MPveQJHmWZ/nWfDd+jMdZhqPExNBUxobSueyVKXyQCaPuROyGH8Nl8lpaQpLhd5Qa5d
koMSqtqdgSwl2xwWJUXRMzxnJTSFmLxZTaAQgqDRDgbdsjdYQK9zCEGoHhXXilYGt06pLkMK/1x5
K3qnqBD+FpEj5eLIXQs+tGt2kMwKMHyVtrBdOeaf03qg8ZcoWb4GbhBfY4aN75MGXrNXANWJFcQw
zzgkG2PRlRTDI2+XCdKtHKlW2D9BDZktYhqCoUFYwWovKnVpsJsvrG330lP51KbOBkZvtZ2dwxeM
Ak/2mxfK8AsBaV8KknSPJPsPlJSJDl4jjAJ5RSRxALdDe1Bt4czBDQRMse9+zEUfLY6CaWNRtRde
eXJ2E2tnVG5dlAiA0jz01ZE8E9Ite8NjVa85VGMf7KIDzvAwE9bRi8vLdQ8BB9hQj5G24JTwfzV8
TpKpuCE1DEtQI8TAMGo0iQksd0B6Yv3DyaN6vCTOVMFRFH3GSzNI+icpCZCNTpsGNIlnCYeCm9yR
LoWd1jtHHtu1tl9U1O4oFF00oNJfMxCmz5Dk15B8erdeD/Ofv17mKzl535dDO0bd1MhNLkPZnill
fgud1MrHI2tJ8atD7zxiwcRZml9foMuGIalafJigeFGtM3JtPmin+w88N0g6+O7k8OHY1E3anGMC
UBvwMy/+CeuKpecRG4XjUsmRnhoBwJ5vSUqu4/hM8urRzBVh88Ra5rH7UqXQTb+IwqSJCxyD5zDB
q+L3H/2trU5g0E/qFLXNl2a4kG9Y14qPrvL6RLyb5ctmCgKZ5tKfTaE/g0ICuMKiUOyg6GAoW2Hs
Dlxnk+2INXEvHw/rPGtIE2ipt4Cf8flsU0tBZo4jL/c4Pe2jeDlvInU/qrZyDU7AUnrgoosTNwGN
OgW/r2wQ9vL9IgMuVOHgmJTj/GWKv2WWHrEhgY3N+g61WC0/pOLKCiKz9jUvZpCW/epcMvU2njng
Kq+wNyvHn/baxzp1noj7L0GR6QwRwU6vklJxZFnQWwWcZwZxKNLCD3aaRCXqV7nIgzbBjg6nk4tt
Yh7rx8yBysppfwgdxk68VdUeXTRp/Otv6HpdfbD+hAFLcZ6eYNfMNqOdtTHtQqndToQgGjzxGazb
oB/1g6Bkfa+14Qx8PzFuN2L8XV92IsSWqds9u9987RbQD3luJKBXDuXTibCfqYM1TiUa1WO07Imz
K4RTvlPMk/m6D+rBK5xah8Sjt3M1RxhsgqEH+sDBK4xnsMHO+xW9WdGSPx7OxCPjuyp4kSHStMUH
owGOxvxAHll+ud5f2vBz+4sPSkRxJLRjJxWv+mQZnXkPnweCabhsLWzpqs/S1KzOxutioelrDtll
jqoQT6ButztROslEBi4rDZ/Boqrf5Rh97dRnDZKptOvEh02kA8hbNqAC4YM04d8lwUuFhojkalPs
kgTAnPrlhmHnZgkzymg8snap1gCTdFgx7pn6lbRjB9jaOsMJ3z0M9M0KG2yevtYY6E4EZT6HDGJn
BGWzFVUDjUXxSTzj3pGzVVWAgpkfA7p8nIsFRxbmm+zySZJJyjJr6FxAFrvuhE6Swo8p4pIwiV3y
uTww7h8F5E9H1Jcrd5YSwOTjxP9DfgOWemBGb6vSOU/evMvdP+tGr9QQDPaiojOunpI3R0Zj6Bh5
WLb6GWlswoHXLf44VINMzZtEnNI/ks2h354ZJ9wOaM+zZ+dLc4iC/snu6/pDPN5HnUUAZgUZiYKL
DV/nS9y6tFdLj+WhOE+VF5zq7F10ObsA3MRHaO34daooPbpOn9sH/T+Zp1F994shZ7gLF6J/eJBT
6k3EdhCz0xghFoWmA7sPkzTrSFJgr/cDeD+x6NncfFRZVreXuANle+JxGWzwa8f5RnvjY9zpR8me
Fk4sU1BiEQYsKOPOS9cKJJ/CAavGCFa7F74jGO7gRjn/MmPjUcqOVonmMjimyIYF5o8C6umkYuFB
XAQ0XdpI8CZ0j4cX8T+zx/IwnPvRLWhmR6SWyX+697O5Xzj9lST7v/UOE2M//cxCzqCQJ/bpW1G2
+jeVDLjRYts/69Xp2tBJFL7iBfiy4LuSxccOGhR2DNUfbIGn8ZQWwz0rrRwA1Cg6VFHe1YLeD68j
9TbU2ua5XKCHfMariFJfXD23yZUvtgEQ245bzODl+HWzXEEcUWeMLLklqychI8IYYXuPGgXXLo6b
rJqHTH6DvPf2jOcrEzevTQPte1q/Nl4HZSqGzwp+nBJ8Gg0YNGzo6Y8+qlz1FDavR2+WtXoC83mD
Z6qfY5qB0E8Bq5dqVcJ7qG0rkXTsmf7tJprNwWGwxHNpNI971KAHcxm2FQoeMB79+zSHYwiHgCWn
wDykgutmGOPUDwhea4j5Ivt2Q0PVq2UPuzo4lRsZ2G4V6kODcnLhrSkGR7bpu5RvNM618CI4y4yL
Om4dsVDuWKc1ynkJWrl9MYBEg2iNaviL4XNG6bElOW+WTHmfxRWoZKTHSLEU9+KT77jU18bJ6dve
hDqvkm0HDwD8a20q1U9gy3cbUrgzf80lmjFxO/MVIoDu/CMH9FSZ0S8HIFU1D4+rBXbtvyWPRsYX
/bKALMmAnaysC//KG+9IW1wK7jHWTvj1rZ3kl+VesZ3jxEjIetxsHYNyHqSjS4FmEUGwACO+3jGq
UvUdmloFaAegDUoQQIFR2PmY/8QIWjmxUFwrjLN2foVmJN6tYuiXJ37xOWE5c0XlrrEGaf9wdsxP
F60ppPJi/JPynFJitCWzBdnE0616Xq4NCOaqQSWeBcYtPc+y2mbA42auk7R0XkmpMWdpsgOiAjwg
0SnT69qOImU2xxrEY7ki8nnBJPoU5aHnhFabQh3Agsmt8/qdBEALG9mF9VK3/gp4kmXd9iK7Lut8
kQ4CijOuCfDBoYtD2/sBlfBhWkOZb2Msuo1j2Xq+MwmqQEVIW8EOtp+eX9jq7iL9eE6H7kGJuAOS
qySZu/CEm0IlhwQTGQ8RbMHlWQaZ8g2ubc+ZhauxA6ZapkD6crtQjLnfP2ALbKZcTEhZQndhA05E
cdrDmzIZR44mOUl2k1rmxSGXd34UbXsiQBokjQDn/T+qJ8J6nQSmTMMsQ/oN81kV7OZcKHvpgW1j
ApTuQ1JQm4VuOij157qRi4H1ONfq1YoH4ZzEStJizSdxXUDscJr0HvLmAfX9fh/KHOHLzMOqjStY
Warmg2X6AV0X1dCBYT6U4uJfqWf29K5XS1sZ3DQ3l5YLAvJZDwf0D23qN7S+JtHZ8u78x8ydIreo
eYhBvVKVBUfHY/7jTvC/ao8fBvlAKjNOzFbm5PpsKP7Whb1Yy7Y3C8sHItdki87vSPz/aFWTdbCv
gUcIFY285EaS52i0KXF47hzMupNSF97oo35e0MCE6GyZKXJks/5U4NPfGlJgoR3do6xENCjh5hKP
e+uDGxgGTMyI1jo8BLyQ6mPzAReR9NCkKmok34wRnsK5w7MMixwX+fRsda/7YPDBgb/c3rLqjndY
lrT+7LNnBDkABnocXkOuJP5n63+ldvgRn3ZsbZabPMDcnTAB2iYmLXOTNkmyvAXMlbYKEEeh+CbT
sotLJXK6lQmBHbUWpmR3HOZ/9iK7kFreIVIq+5y34TNc0qCYu9uu78j4RqoG8p2JN/qgVAF6RrIb
8e83iqDNQHRniklw02UuHTt5aVmBpX15IxcGhUNKVE2p0FR1Nvdsm08xYcMpN5NjeXSiLSynoH8/
Cnj4xlhvZ8nNzY/qq+w2D9Zxv3LFwVEacZlrQGz7zpwiiH0tT9g7DRWq+ZNvoFGGq8DyKG/hU1I6
MwLfaI/I7pJkCF8xP55M0lnMKD+gbFVp7B0OGtQtYdm8YMn+aWGJrQdI28bTkfZIJZARMAZOo/y8
a2s3HwEYQbS1uUJlfxqZCq/NQ3h8UDUB3UKvXiX4DH7rdjaZGc4idMEJbwB2JbkNhsEMmlVjPIq3
Lr2HWWQi2XQevMOp6iS0/sebaLgcawOuJXkfXYmwTfY4eFLpsUrF7BcVJPkT9i2pR/fAmuy/p+UE
McqwBAxEhYeiblQUTMPcvOefv39EbRXaDO+6Y6RFJGqjRm4gsBf/WQ6iL0Yyo+vKahw1VSpt+bvW
ejSjjVFB48ayluvbAJMYCtUDra3mSf7xuslxjR2QkbBTD0hSKABhJSVKx2l7+4jJjooTfrgYVcLL
a51s8zmXas+AXJLtvP0fulYwzJwZTZBzb1+BlZ/VTnb+Eq2jk7EZ6pVlNQ+4CFlXGurmTRabXtsd
jyPgRzuvEqOQWgpgXA7TxaKuPZbTUxmHfpjd+hKLzUeeoC9ecvkq6uaNRfesFr/pkz+AvXTxaDvE
nlR1bFfj4+rt/f3qITNbUF/edB8gc5+k04EgGXJfrKs65om8mNJKRKD7uKEd2CZq+/YKCLhMJPeV
U2M6fy4/0OVDJm00jGTMjB24+6ushp2zXR6cSdhI+qQGTBsn2akfjTtsnbqUiLpxD82x8JJ26+AC
GeiPCtEl2TCf8ly2cMrNigtC4NqVCbfTtKLllKZRHlbHqCaem26FcA1ZC8V09sy45FluFn2XWQzp
6P7lflYJ7Jxag3JfzTSN6SLn5Au83YWz0c4n3nzO/F5GXJCOq9mp+2JvE2VMil5fzI/R+JfL3Rz6
MczUzs0xqhfU/UiflaGbKxLpqhblpiwIhfVcAS89bqOP8G7t0fOYWhuT5/uPehw1TmEbR7I/GbE4
ZE4xELlxMAWC79Fd9LWSityf/RQ1X/wxbyk1y9Ku4F88RxjmeHOfekVmyr+cktAE4EAPIV9B+nSe
vNN8UIeU4Dva+yXAp7ABXyIPaF1DzGnViB5fd/Cx6vOUpALhAktUd/FkASy+/M85AMiwLtq1+PbH
gAu00a8/90JGUbcvE4NaOZ7pffV8KgsEnR7R5qjYOEJT7d2KJsj/Yk76QB/xBBAtYgC0Ky3eTTV9
ryyM0haNIAOh/opuAG3WgMbKeNaZmjqOsEcgy/4eMuktMiA4F1U55bIdiENmYIIorrZ+PJN1H2e+
5I0XXADMUNiXWueNu71qLLJP0Q6SQgNl6m8ykkiM26vWzaUwYcKSpkcVblh0doKRs7GvUzLiuo8D
L7mA56FqUfaLNGolNOJIwgKaqAm64HK8pD1/j+LGYUd9KoAqwArR9kpjuYOY9jiQOtZjSnoCnplm
TW6WrE892UeLGECw1B601Rg7n4aY0XFtefehHLN34+ogJHBIPnW7WehODHvsOmin8XMCyf1l3Yb3
QAGWvh+xH2Akfk2CSB6LpIbISFo7UE70CdBTjGvLRpONXrej6rZtxRsDZsd6+ieisSDCWIFlF/LL
PiVcgc5AmIdMkHl1r4HDPcTzwxuVM5VbPAPrNNE+EAcFS4Z+icRiolZyXnhvVOVDdVuqQk0S8nQZ
jfMnpS2JXv96VEaS6A7oYS1TscGxlyXG3MU5O2p6MMUZQTYpB2jARQVHFURR3cBf214sgOc5jpzr
o+akmAWPpbBriHafE2K32gqbRIFqbCwR2Ls9UNWoRdukkcx9kZDq9aAHr8j73CnUyZhG7/J0prY9
jm9ue8YGSlwmUtLWMx5tRj5ndnRYQqw/LeBpjAU6A4ifaHZz0v9AatSCzpcf5G70d+15xO5KLXzF
7++a5ZUg1FJiAByLLNjnQ3OQKtuPXfpQwA4NICU0Aqpz9DdHqFyaI7BtkTlHVx1IbOfOjBIj4jsQ
1M2Hgrw+dfriEUNmZ0C1IAke5sZvcnpaD2RkoIYmqvS0NDUHViG0fZr5wrKYDNtPfyfoer1fhaBb
PKm2+Y431fqRXVZgzhsWXyo4y2fRszn7rumaAlH9qbm4WMGtOosS9Be6uS/WeAXYYaTQsA6JC3ce
pWq/ByiWeI6sPXYVgQH3bm/E/nuVzqpONp+KxedWbRA825u1Te+4X0feJVctWMJWxZ3O0ZAxPdyf
6DyPOEbFIR/i9LGS7OwOqlYRj7tOeI5jfO7p3fQXqgsOpEhIeyuZAFmyaN/BxKmjlRmvkmm5Lmlp
d7DNk5D3J1xLboKk5jCF848E6q/anNvY+PnBsYxTCt7obCiaLv2o74gAmTyxzTkVQBNt/mqsI/ei
67VB1tGut4UnVJ0yN740MhIAkOxp1Y3T7kMSJ6/X0ApoXb0d9FkO53pIsYb2H9+qaM0ylKzn3Ykj
uJAaymoez6zFYiC8aup2JoCkKtB4c5u0r+lvoXtmBXLcIgyP+n445y0gpOCLh7JamHPJW94P0ery
AHXjuOuoP/BGD9WTq5rJ6oW0RR813doet8RMBoj+E001eq3BnVRbDxlmxdrMhIzQY7PHgyae2kwR
NX8CRDCboiOE9G63t9U8jp4Ecr25dHJy2hG5ZxFWyc1sBpeo76YU4MG+d03ShUqV3aF/iIhffIbD
fLfBTbsQU6eBwaRBT9yd8DLxA/Sst2JtEu6zRgFy5/Mo2lFHp8Nblxou7INhAwlPzOg+msh8qS7B
0c75qZfyRnP2RdAIj2qAYAiDAcyIbMWGoNT92/bM3nDLpjAWhCFrfrtj1pTVz0OQqc++bwEMgofX
VadTZpf9+xg04AZbID6tAryCiB1ElQpxp/z2d/pRKI9XtYKvD+skPs0HIoSrKpt7hCvR077Jwnq9
X6exsINtUTBy6RqNz2iFa/QonBkJ6NUJqmfTgONkorqcuq8PvozIRlmW+iR7Argim7nGEudJuXEQ
hazZcPF+x9qg+yLSxrKf725/kuxzUuH8YpMWQzUjzHE9xal/UD9MemdQ8u+i9NblrGqMio5SUf9L
fyDIOH1GEjzscBRaH9GNKB24sdVZxIHrM6CEnwGfgAbh4I3dMg6aj+EqWnef7TA/DNyGFTLtFnTl
ggGtD+uLWS142442BR3+od+l9Ks+2QGlbDlTlqCyDNu9WmypZ8qZ7yo5LxrbrSjy5lLyOiQSJjMq
G7mghU9kCTmHIQwRrm/L+NnmBu9IFmzl29o+FjDpRAUx0l8vc8h29D657Dn+Z4tBA0M3zUnMXjV6
fD8GPVteWZca8od3bgPWP3Lm7VMgwQs1ud11/4GyFjEzD4Qd2I0WOSUAlNKW2iNM17kD9HVZ5sOG
oQmHdZMd+t/oALezOEn3PNlDUVXyh1DYtHDzQIKD2BMQatJSWL7q3nAZyoHjKLXSmmJO3WpIYio3
SA4g+YlI6tMhgLCnBgZWH3F4jEeXEXDQgVpeISBMZ7t60X8gGZqvMo5jHiZySwdBjfRV9kqwjTY2
JgQkOKW2dsWxYnxsGmnBqk+1OChcyD/wgAu+qC5CEbqXrH63RuJpAd8LRKB1kVIOgDdn6/d1Xr+o
PIWlHnZDDOnJsKTF+8+3Bx5u7RqghniuCUKt4WPd6XBXRshfJ5EWZdj6qSTEoSxjmxx/JPGzZQJ3
Kl6lCbWRjyBYjtPGJA1EIfJAHboQu6jvpSE9WggbvCz6O6CxebGvQigkwHqzh4ss3MxfkJFoVyZt
BHmqmI2t8gV0pU/ZQYeZrZwpb/1HqIM6U6P5yksXED8elNbBbJ4+M9SoGBEGcTQXXqtAJ8D/MYxj
/036HvaEN+USI/T7UmAhAD6mFUYr8l5+vqRJzV6MUg53uSCaPajdA0WLCpEQq/CnnHD8DHTPtNRL
Qj0pGSw9MkVxXad4FF1cYLpJH49p+Tqh/PETeZbRqqf9LxLUoJ6knUIHkNFvqnmEl+fjspnGEjl/
2/JgQ+SmDI3XAoWmnke7f1meZ46p9EkVKrl/M3gaUd/EGZHXgsEB+CaQQo3KFWicjKzddOZUZzTT
3Xsa3YoN94wEoMtCtPtPA4cVwrqn1WOO1xyikAtM5klNz3xmU1F0FnOj4+odJ4v0eZImcPIjgSdC
e7Ez7OMgB1NEPGS48OcXzwotznZTgeJLE5/S39WAaGjPD2mVl/7xFwa0qxWZsuVrJW2lQ7PFGbNi
LPoWm6i4MduZYas+qblKZHM9chpeaUgULlNhl0/qEFn/QkU5WtBGgOCegwVix4dHEswNFjv4ESX5
iLKFma9wjC8/t/beSZHfpy8Y1kS5bwv2LhVYj12udphvhjdkw4lp5hwlUXk9ADElrjdJcakiQOVX
pBPNsl+hSmREO9Pem+mZvzJ9DZ6oQhPDs79kllyBIYgo9oJyg6MmSKW3GlIQ0QpIuh0m4Hw228ca
BAg9jY8u29coWxWaHduMUvZ329CYcTYcOuHkntLqxipqCpYB2pdgh6VF/O/C8ECH0ugo6gSIi2m0
f3xt+MAxev9oCdHdy8BvVfaRPixckNJYpK2UvT1LqLZdVXwa94BMhRsY1sxhz+2JKC5a+mSkHCid
S9HTvYJz2hOCZYd1o66IAlm59rCzDa4/AOaAJDrDyyGgjbQnW5vQK2OoMD2zKOm/MxepPLUe0eZ+
Lt/6u7z+o8C+Wg16JY4HjxLuyEKpnI1ojnwry99qcuUtLc7Z5yuMn6ljLbnuvRR89ob5I+0NiDqE
+tF2aJV92oj6MV88XfAQ2e4Hohm5L4t1x4rA1oju6QgPYyswaB6YCp0SHDy9B5d8Bkh5GmKfcxZl
ykzIDggvvM9Op22P39O49xtD52qk1zJaYKpqv9IhxE6XmQ4olm+AyG4jRgIPONWMCpipBNWVoILA
jQivPDO54VXj/W63yxcU1Zw9sCr+MNu0xR/1lGw3tvZrE81GuyrStfUlJlx3rKho1rktsg8fvD2f
sdtLUdut+Q8viJECzZkEmktrRmE6x2m7ZVhytstK+7+S6SvxVwdLATTr28RfFEyM1hHFELneVwaN
e7F6L+79Ona4RLI7IaJuOt8eLOPE0XtVA3l0KIxQdX+ziTRsitiF4ELSZ4kh/sXwMenS8Oi8ad5Z
lgPDVHhqc043ixbFqjqsVGIcp5g9+m8956vAHwZDOusKf8i3sHssU5GoiqWIr7Xb+s+nsxImemIU
7PvzWrOBf4Tecki0JD9y8BBTVvzIjCOQf+V7Q8sB30KvA+XkpK+DyvCeSdRuvFCnyq1RRh8gfRbM
CljkfXH+U6sbRblm/4h9Gqnu6lIgKZcSj5/oDBEZPw/gaVp/45IJnAlZm0WhA2nrRpchuTrJH1O8
kMVIJUPIRgFqKqtVtgZDJ5NaDMtnlpC9prNzZtfyW2kFJww4K6Ho5qVrABJwMf/jDfyqSsXChF4Q
E5+s7+r9Y78icRi/6sRKlr9IHi3VOkcV/EKz2LAPwYNNEdYVG0GLhgcaSynLoiij7yHjUmpiOpIy
HFki+cyA0b7wT0xmw9xKmWqvHsbWWT9yghVgy0NxTVKS93QAEaNwY2i7ZChiLcG9dGMk5Ik7WZjq
EJeZMh93yFBBttCdN57T8G/2QobECE9picknQxjd7sHycFGvnvvDzMZvIZVTwOTNww+GKXAJCyUG
8/BAVa+PQFvDcUqeGFrOSmyTBIvpcyCuD4BzsI9iX6O+NVRx0eerMCBtWqf9gz4dCoK3bx7OF06n
/VDd1IhqSyQ1b31N+mqGJlKP3n6fzNu+GjLD2noO4bbsv/mQ0L5uuvzpQHiKvOvfdVuoBs5Ag1JA
apt5I7B7X7M3vtuecMeGC/AIyYxOoXgP8d1N4EIOadWEPzcToBVYr8FtZzaSHTVgqVRXJGnUSd2/
M0Emq7A427p7GI0E0eezOb0Lymu9sBuuCNOnagJqnM0DnN4RbfdAU3q4HciHdkaBpi4f5VRI4Gx0
CHNTNLo9tP8QAzTBcEvYNZn5wYbgJs+pXagYv9AW+xPww5xvvu5EuRfJ5Uyr5rjeVvKL5myyEcHB
UCE+tkcWPeaaWdGRUA5PVHyNA+M7LVb4xhYW2xNJTpyzjTsCt1cAgurl20CcMUxkJWvidILk9Qb6
nO1PNNBZ7lu/PxVjGrET4z58Qq2ZHNKTsFVhYLpqN3wFFvKBi+015R1rtgtwqFIjvR+mFCobsurg
p8x6S5r9+1p8Mewges3pI5PWwRniiPwst7whouln1Ppk3s5UU5kduw5G/oGdDK7TG9LhKO6WkFl8
rauBT+4Ps5J/MX+Lx8s2ToHncL/BGiQOKNAS7VaPfBDVau/5nu0T3Jlh9Wsan505wG/iDLYYhf6T
zq6agI8C+C71WIp4SfTRBDltcn21a9FXnW5kNT4jpAqWcRif3zBOywDGBHSllNQ0xCqNwwXNRY5q
Yrc5JbkXxM41T7TgKfBEEXiRr4xJ+gKt8Ruag4kqAZGhvu9awnSsjUsf8MQTmrubwahraeZ4IRPy
fhKxJ1/DanS91KSaW5ZAb9JihnFmTIp9Glj+P2IZZxY6LaiDhtfhpMMo+20LMhj/nL+wI5ihfiEx
qAodPbbsU498fd0g7/GSCSWQG4+YOm/g0bM0tlAIzj+Ps9TjtdLzIBKSq0qmSzjpdYQs7i0bmWGc
mByu8BjMn0MyM29GjVLieVGepfrG6e6loAsxr51mN0tgYWioymJ+D/C2RvyeKqXnPPtKF1Ot+joB
jBqkXwf6aJOF5cIh8dbNE2LOu165EYg//7HEgfWAIbjBTK8S5gv2WiWJCX0a0kiB7XpRmnvSDhwi
iIfeT2LBhXGreBuZrlIV4H4c+7njorcvBVZlye2UI9RWN7tiws4f4yctUhLXbQMF4vah7dd+IMM5
GueYuHumI8adYtYUg/PJsfWs8VYLejt8kBv/ZnrXQt7Z/aC406Yqu7C2qlFzfGCEFYthcE8D2PXN
TcWIW7LLaxtS9NlW79c/E54t2o/1NcKkJrAMQhjOilSpp3hX3rtLMI7zBqZyDEcLaEejV4LbjayT
N3Ys5j8uvHyrPB+vhcZtyyLX+5h6UPHFEk0W3MaoKwGxOyOyk89K0RtTbRIhtYlDYrx4HvcvdahO
Dh+OZQEZRqVFoEC1wl4lj5c8qcmZvIV/EzivxL3LSefEnE5AF95SFXkkNr3SgIipKzUeRc5lVCSi
dQNLrpGC9bjLg7aR+sU7cCjD1YXx9EvCjB64yZTux50dzVyz8FeFR+ZjhIX783m9RTZPvK3xvNu9
eTwkrw07CTBDyCOxEeNc+ydXI9gxC3DKZ0dml7+alH65ImLcXIRf+0mJ+pdgGATuEtQuKXxU4puK
6bByPbEQ231T+rYH2cyLnSVzELfzfbAXS5VQtRjjTFc0gxosjueRydLyzRPMkesXEX5j0kQbbDXa
7c/yB4aUfjnYm4e3NFu+TQZOrFUmMoSIui5cJx1N7O9+7TUIiynGGAElfsfmNgyuVAd35lX6GjR2
ZbsIAzl375cSP6xWqcYuSZTHJAw6EpsgpBffcu470Fre8YFkcCZNoxEwhhIblQO0alh3sA6fTbXF
cnB2uVOsOZeB/8qhk+xCTHv2rnZZYDLZSBOmGhCGwzOTH//m+K8UUJXxhlzkaLwKhdn0bR2Mxi+N
+2vzDv4o1u35C6TLkWFwX/wbaK2R2JnMfhIASCe0n27e05XDXSwMsknREgTKiYktzWANWBOFB69z
HCG60VX4cRw7Gjeau92vNzOy2bBEK/q0z4k/ExWYp9ONQfuE6L1vd41hBWyu+Eb6Yu3cyEfl5G/S
78BH+kpx+ZpljUPfETFPpCbcX867J6hMYnSPSNfVRwI60Sj99GdAMfyi4oa+4gpHVIVmebGyz55U
d4E1f5yIx0gp9pzFjwTQFiFsxIoyyr4QFSFEz0w6wsz/zWcsN1UA2H4zYaq+OeiBHenVCRQ5h3bW
Ancq5+RrsrBePw/LjAMyS3MIA0pUghQXAU68vm/5qta/byRLt1F3lBObwc19m9ZTlFRq3zOlImql
iI/9Gnq5YugNLRAWxF5s7NMiHbCleDGGVMXiE42CHRSfZDKT9HliFB/hloN9YGGNCQHTVFNHAoZO
RnlXDoU3jFCFh/uv7AwcDbSUsSejcSSohkb99HhInICSdfR8+YmwsHLgMRw6OrPgBXz5roctIr2y
LDNd2yjv5rG3cR/8GViitpi+4b8Mv3px9kcvWee48AgJ6E08f5na47kl//v4D+v/dFEsk5BGIbPR
HOlappXdcN0xs7r4h0icHcAM0M4xirDAUPuys+qx4vMsZz4UT1Y2bU/mLQZ4kwW3YrgSF9MN4B0T
54IGZrw8oJVzv2zORfzqiNcC5elg07EdkWRKED8hPT9Nmg5YOVoW63bnsDfAqckXmGgtD3e/TqGO
jEyW900LYIRu8gECqFCJMU9IrysGniKYooPb+kvFQftbqLfOvh6l/K1697wG+2y8wwzt4UPog76A
IkBXOc/uEeQFVXrcMkNpIHpcGadkPGQBL3VdmDIgWHjodkMXph63SvrNn5zR/L/c6/Ol451veCxO
1r/8wyzVsnBYaN0CLPD0oPPizRHY25Xc8faYPyU0SQYqJaoJA3q8qPuSjXKkvJTdBq8GdIXpH97X
WcU6mZHhYZCYZ4u3TRDsChWwyzFDGcDb9WT2GTPYhfzet/3lpIKusCS3764344YAoU0VsyAqsF2K
xhcpQSTpP20LyvCfU2ZDQ6SmWqqMYvf+vuh58aSQjyE0QdCGjVnOOwWfiE0xu+lKiqxOVozetl11
g08ZGZCCK1ubaOQb8yl006tfaQGi5mLlWCej6M6pOhi5XSY+r0kbBH4vLO80PSupQesBVZS5Nxxg
6k5Qj8YqluKKIktZicqrkJMic19Wq9ougn61F+CZf8XmeEzsnTl9s2PHxmuLJzCmwFD94ANTovco
uvcQb/bQl9jLIq+JzpfI6+8bDAulaSn8nq4fhzVixf8pqMkjkqBGdOXMpAhmTcAcfXZidLXjIcSq
FoQi763XDMwCSomzWYbCQPzY50iwz27Hz6Q0ZpIFXYW8PKTjOHS1WpFRmc7py0q+WUIMa4iEGpcF
8oQTWSH11m6K5MpUZEstkJ5U9t76Vpop4t3FduBVpR13okS/GVAJP660T1caV8xTsgctE47jkNyt
1vkZUGP5GthRUJ7Z1F7LCqPzmw2yOd+urJxCRUoD+lNXhEJDmflWye5bqNanl81LQ63EMJ+1pqY4
GJbMHoOI72v+IfHVHfWMKhQeusCuvu075lOybCAGwoxD3JIh/3aoY1Mh/kNdfAczfgBVpbcGrBQI
xpJxIsqgwQsXjNcuATpgDCjBCXpAtf9fa9WOwgpGqIK/8qszTLAVe3slqt5QaKuGU3cyacRXSc0K
sjWeQSRIcYCbapH3SHp3ghtp4+aCV4OYhsQUwNfGGg3jEMHRTFfh0Memj4V4gEPd6PuHz8MjVzBN
g8ihtdPRcakBjsuBnfwefBnebeDNDOWTXN0BbWlNumBdju8uPM3+PrtfYpPOnGx1O9byeffU+dKx
Wa+2cDm/fE6f21AhX79Tz87AMWTKVlPANmZaTEyA35x5ApshGngChfH5UzQBm0TSIotVsN177UN3
G4Hwzkd208PhgjPHWnGsdTBrNThVf0b/Q6NqhFC4+Ndyy79rxC2GbvPR4P31naalIVEWOOo76DNW
rs2rIncxphT8r1Uzv2rKV0eVNuay/bFSLdOcT7UDBawJDzRm/sjXqfF9botLC1+8YECQx5P0fCD4
hctUAGvUHDysRk7paUVxHD1Q1FgnVubIL74G4P/3v/9P+Gkp1Fqd+Xw8Ke0dkQrZIaw2jjv1n0Os
86+mQnTMhlfvjsondvO6S0QI6acqfAXccIUP6RC1BjGiOw7DpkByUJC4UR9RoLZNf4r7ivFDsrlz
dZD+k4nlR79+6RqSnEGs4y0hIpg5B/uSnKXa1Oog06AcoFfm0p61/zKEk87Qhw5iTG7jZQTUJP+2
MB//eURtPTUqRPHjLzDRhxYsqDca3CoVDzH1rE221YaRBd4oWI6ufEmOVWcgIMw6VfkKx+KDJIdu
HFsu4zsYpmPPLO1eJ6Pd6uKR0WXZoq1j/+w13BoTCAD4yHC5D3z2y7Bm9kcyRlixCr79byhaoznQ
FotBXPXU775oTKaYbiyEWC587vGyJaQ6ZAIkII2nocg3RPCaP+ZrOrE2ZGt2F9bZmUbOCVYqXXhD
UXhnNma4Thj2IYX9X+duR9IlJPuicHlYMd4mKNMAApJ16O8M2mv2rIPAUqH33Gfirb0n7MizQsLD
dJ4EqpUGboViyEtzflEJMtdQdWnHgXTtigjRd+qppAoGPeoAaSuuz9NcobMNFu5whv5LCGXbU6MX
wDRtt8ixn64GOJtf1VpJZvuF2bXmC77cdresi38+jjAReuxgT2aYxGAfB6mYREd9BqkTf0amm3QU
RtGWbG9uf1bRgZyVH3KF9PIZpE/7DtKb0jOSQE7vtMKe/ECHI08QRje10F5mqk8Gk5DXRFp7jSfO
SWyJSywji8kqn/BRP0B8t8Rh0IjfrUCEzpasndVZ2520ZemFIe9Jq3MEGB+eurC6Y8YizqhChgVi
ESd/hqsEAgGfH9Y0Mt5XuUIJZUj9w9xvjShvRIo77DKF2Hu0CLjcvngE/xXcs6OF0ObMIwv6DivT
CzByXXeHyoErCD9EcbEN3lT2D3fT3kWMaHxv/ox0mH3NWbKj7rZ1g+g6GL33UMvN2lvlI0LkM+Ux
7szUnmPaea0iHceUMoxY1oWet93CgWBJvK/Zc2GfFaYTmD76704Zsmci7+f8HuwCKQAVdSfViqNJ
gl0LF7RPBYNpYUP3lpUkVP12hCu8BZoqFZHyLB15oADgVEEk2tGuWrGYYD6p+jA226YdZ250iZ+9
qGrZIE+a5xqSCLGB7ClNV+Ofzm6C9eVoL/bjwmbf/fbeF+PxXpYh5sohvqim7113C+Tgz4hE5eOe
/OlWcaIcz8cMnZgcz+wLY7Kzut8/HxjIX7Lku1INnSk9CRja3mRT8ql7ksQwxmAoUOeO9n0DZtX/
8PZoPMdZRrXXZ/LsEGfjcGLJuNjQ//q+loer6vBBt83gypfyWPItBSwjymu9Prbhm+4+TbNZilCc
RAtinBoLq1R4iTCZa6H/mzyEx40F0LUqwleueMbVw53Gnb97jNRvJvrF8AvduJOr2tp2rUmvAQR2
dwVLRi9KAaiBeEmMN3P7BTJX3mtbDNgWGUuJsp/LWC+/T4Lfo1RU8Wv15qpsIZuPbuU1i17xo0Ti
se9Ki+tk68BNg1x3ki1r5kVcqucG/sdtufLcC0CCN3irBhJsx6RTOXiZz2OsXBGi7juAwOZaPdrN
4VvjXIt9gio2Z/W9CyuZ2okOlWdnu4wHXDMNavSgLglWrZ7iJDRYLB8hnBuElbX1G8dYfQGl3Ofu
S5jFgTskoTICfbSrfHKQE43MWrTka3A++kjJBfVnAfd7lXJW4GUm2S2JXJ8wUY2ciueo5ZJKSgoR
Uv6CTt3/P8Aya38CqgctgOUUKtB9MNSP3NH4ixl6wmqkEK1PswescG1qy+HSeBRxsC4G9MCaXZ/R
rsVQxuD1AAcIiUT3UrSWlP3s6l0bgrI2D3wr5vSspQpjOYfKhS4p/zF+LWs4x4mbTk0w5lE/uYBN
DEkMlh1ayTl6aclTxmTVjFP8HaVVt9iYfPddk+DFVLXeK34yaCvqItkE5w/ZBAiLaGXrXXjX3vfI
9NBsQumBgac0m8DmO4tsjuHOS6jNToGc0hcwt1nekCiwwnnkFZr+pcWexMZxu+3kQXlpTAhWXyXQ
34hnddZuqRa2Sp+Z9e8kRwizll6APobxewGN4NOtVXMBctbbqLVz5KR/jk4vQgU86H4jZeqlROGH
qZvC6x8hJNg/4bKhZ9vQyDwaJLQRnNf/JXzqzLgDjobuq9KqhtLO2VttIkkY1qX9Nn9VU1RZEj8d
F62vP6xgX0YzAcM2TNsg2SYen/AcwfmUQfBIHrTAeu5ouPJkC2pFzTitn/P6rj3kvzr5FLwJpz81
RAu8B6qX1AwHHiupsHnDZPFBpzPKiGSOVhMb8XvmwByXzeY6Q2dndhNd/wz/6BqerTsocLZZPNUP
PKFBIq/DbSy7v1loUAlBagX2VFdM9YOI3sgZv9gHmfbvd/97SdDO7A1Bm9MuOkrggYgQ7nSOReze
gfVOv0cdUdMO2IDsRXOqxZ/umJW0EyvIbp2+Eol7NvwP/2YAyFjfbMfZJvuWMd4Pannjd0UthzFd
HAGc1UR8Fuc4YmjAwmiXPBEFzOI/pYhIt3G3eN1sA1iYIISyFj9u176dmPM3/CSzHiRAhtRP93uM
JEp10p/Z0Cnem2CmcdxGe6MPbbe+aq76TZhtWAjnpz1e4jTpAqfiAyDQpLG6N+Uu2quqhdqDUGRb
pZ1b9YCnwnD5gIFJgf5ZpkGdnguLZ+fPY/xoex9aaj6RsnRDEFNWEKUlOU0XZkY1vgJi69kbe6H/
oxH6lar1ZVHw8qDmTMyd09ORZkS+xz12QDbfURQ4umqpcVFj7ERzMnTBoBFy7LbWKU6GXP0Bl7kS
xOWlawEAErvtvBOCQYlm23imUkWElB60gmhXBuFRz81+aIBZq/mxo4Q0Hi+Dfn5hVEiQPUx2Ddzb
MKyBesEgBNMrlWLp4DCNOLTr2oFx+ABDyV2E/H/1cQnSZ96zudckR7sbtK1IS0bgsHx5aWZNzs0Y
5nteIvbi07ATRYEr+mS0O892eyh70qQ7Gyf7ym4cADqT767p7gXn0cXdgnMhrFDMsphhnZ+5W4iC
4+oOkr8ebGlG6Bo5xkXdeQGgPyF4clsg7GQkLs/apxzK5Fe6pJc1OU/xyrNBQEb1okCoUj5XdGrw
F1Y9Pt4LOejk+6LduGvgkWobb33JsXMzCxlSa0vOa6x7HsKK3nAZHppCfoA5dt//+3kV6zOgMPAS
ehzPf43Xf7BxOQvkej9GPM+XWj49pU/b9ldsjF9yTKnnlyMun8hJB0z2TrhHyQlwZ67nBCeQS7/s
B3RhR3g6SHXi9Rs4hiE76thC7SqY3TglnsIs8WA9BvgB0fSx/wc4z2ke4BdlheeSVxatERRoolrq
pHz12+sHINhgbopW1JuqiaHwaYAA2H5TnaZ9FUd/sZ51KuhOo+8H+mjRLsZ6sYBEu/YfmFJIjlQr
ftrLkR8aojxFnSxg+BvDWxz67x08n/ve1z01Yq3zK/Z2bm3cYRtpNurO/kL8sXck85QjlCmEdyrq
Xp8VtRwl1Bna3Y+JuYSTqq/bJ1GTZzPh+P+SwEiRzHDlQSGy6ZtqNRbjgSXzbhORbh0V3RBHUUei
V+ptEPqB5t675JTQv5z7a0jNdEBeycq+3ECoRJAhCF6lK15qYsQ7G8TJmyfdwlAYNX74Wucbe3h4
UmW1kqlySZ/0VId9CORGr7ZIsd4MiFEuNCZhjSPzin3k0hS6BTDvu23HdTDX0s95k0WtmJot3rYE
6SXEBdu/lDCVlr1r7s40iDHBfylPPF5NBkYMH5I94XxNDnobz7vHrhV1mVObKjviav1RypXlFwU7
rAKXtd5smd+PzQNGjCi3vJBSThjdafjyaIHf/PoUsM558z95KKHrTdRjJUnV55FukSFpuxiHhwA8
uAS4y4JNuBThy8fiHAoBB3zE67G1a0ud7oURpq8G1Ff+MEAyrS7k+ibPCdg/tMOeG4wrJvOSe6mX
zabYw4IWimWKKhRqmtMY1H3ad28z3RAug+uw9bNCt2oILnZZv3ZfSlpyr8oXoR/LzXgcF/vx1RsF
3T5o/BEGzjhlWaKL2pDO1RTyNEqAFhnu3J9QDE8UjUkaI1+DH61d5vmUrNwFKX/EeS0U9iVDWZo+
upJxhW4VrvJmx2iw2USZJNjs8FyH7QH+Yq5HjD9NYWQWMXgY8MuqqLWlRW46JHFfrr/qVGfhtE4R
8fpjAyJjs/qfcpjGcBeIVdQq3FAh/FnBOkSMTCtt4SSXLn85q2DBN1AdIQQOCucAQAPUoQMM/M7z
x4coYHfkiVkIHfEtaU0j5gbwR9mfO1Op22aEESnZbUZdXVU4cke/X14OvXubOOl8TALvyNlf+N1Q
eTMEtSwVMi98V2zAin62sPjVVvo6sQaFSdPb7N30Oku1l6jUsAyEZ1X6V7/mHv2h5PknOMyILf+A
7SeTyvWFScIVOH8NIVn+p+IHdV5g70x6190hz74p5rq76Fc0CnBLcirWoXY2HogCmcDumPitTh8i
MyeeLaN7iX5RyTmYzGO2GFLpdvQ9e8Qcz9RINUrv+gD868tEm/ftM4w5xdWNUdTe20j+QOBai47S
ugWEL1sZEDyNvA16/qhmsdbZWPm9oKL1wr7emZVLg4CzhIgTntkRB7QRcamgQa0ykH127ls8Bd+d
BEJzsFX0SGsNdbFii1U2AutGfQvg3DUvdeph99R3/lnzm6VwvqvljddvdSeldDV0XNwpgpRbsr/A
qwBvsXfhTLNQ7sEmIPwlquBs0Czx1jssVU+4Pcy64AND/J/QjSpWvGYLgP4xwLixWbxEF0lm6TKs
mBvA/akBxgSGMVaAxeV0cO6mmEz+gtjY3TOFE3CdLG3s6IQ/f0CA3Hq5fKgM0vjHM3qQNpsztpwr
TkbawIOWKh5apmIzuu1IoUhf/px25+cyFU7AtmUzc21euX/k5LFQA+yOUwXBhP4kh9Yzo9i88TiH
m0o43elcp0tWEpBv3RHgc4nbBTXVQWAuLAtexCc7yOStDx4vgbSrj/rccnQCRJXvnVoU/Od4rEpm
JbCm5TvFovylSAdwIobCaA6Y6O/VEly9WeRq285tPTg9qvRd/+K0FraMSbUT3aldaAvH8fgxQVj7
wuqpwbAvRCa1IfIn6fHNUvqKFryWMA1sAeOXVHOWc9QhHBF3sqTWFgu4IOUv8CByC2WIi9VCrCqq
VUx260RqqS6qdTbsrJI98g6El8sm2ypNZbHGn+WyplXQMXI0DFmNXxahWTMy5MGUO8PColCeDYQG
VY7L3Y78uujhnzDsq/1u3pDt7F0Y5js7UvPvn88Sh/ymR0Me3n2Ou9U8b7zQyYGNeo8x1bP1lpG9
aZhE8l1NI5EMS3WlbcUVaqguIWFscENkgerG5ZnipoF8Nt4oCQDvFRIqGKcSiDBVCVnprbmw6j1y
xVpJM5V4LaFcMFsku81+UYGu1ibFFfeMzo/itTVQ68dVuWwQMRxn1W5G42PZsFKJlfD6dYhUYe4X
H2NJ4gcuxcV0PwB6ACry1QgXnxH/YMBmgvHBYNyucsvS1MVxUrMd8TE1GO9S/U38be4ZXRpTBpOd
MyIKTT1ges3Vak0NI50E/HM+MapgWIwUfTWi+cXrY6Ny1LoyOqUIGTbkhK2cSb41CKjWfMjXZbrm
Hd4UIc7/cgFxDl6U5+EakaQ1sBSV1WiW4WP+JRIkryrGJI/iOUKGAuzf3zIktuhQVnyd/b5Am9kG
RlVaOsR4jMoK1yOXsXPSTzPam4vrY6FXfzgmMDhFWT8MiqI7Z8EUXnFeeDk30HFoELW6OpluEaX6
eykJksh8Ig6NhckCilpLuUFfGySKUXYyGKoz8f6Nrf15CJqKxKwkvCb4iO2JuzMlBY2LPEgm9Apu
5vDi7oeO8dgyorOl3E5rmmbp9otkvMMAgpBzbbDMiMWr/jdt4FiZBBT7b67PqhhGMw/dQtCsPxs8
i2rhn8Z++cmltgcnwzPhmPhZpEy3LmLMtcI15wfJid6SZ/LAmzqF59zGgOa1hDt9NS/cNaSztHHN
coqb7pB8pAbcN97NqoLkiWHKsgBCda0NdJoXUlTfvO7qPNa4uTOF9y/c3Zoex3cIRUF8bwdvRYY/
JwLURhERk0KcZ0gK4BD5tcTJ+PSSuMuhE5ZkjRqHmUoa6T9XqYSJdIn3iQgpypq7VnlCGms2SyiW
R8jHxrW6mUww2LALYxPzIdSQ131e9ICDOdZl7n8/NWOU84fquHQLg52iZjMZZOMJEWiOaHcUvYHv
69VEXsO/EKD9ycF/NH6VI1VhsEaaHo6pPDrG8FtnkSkrcNJNJGksVSgYXJFVI0aI8Av7A6asDjXj
UlPqoS5JmXjZcuZsFfJLOfDmdTrVQGSJTcWGMjWHCDBtFPPeNcm4fSqARAMEmPQUbfSQyiU5MrG1
MWNnSMGjSaLF1Bao/g9moDBNf2onbmHZjNQJ/Rm+TBgWq2KeEdJbI1yDbQsgUCgO97edm6MLduY/
jBy2xulH+6T0S92AajAjlbhCrHJxHmwkdKqF+vx3Y5wa0r8jCaXU+le5neZLQGHkKrMtvJZPmO5f
roLNcPQhZ5fOs8PVeEhx/k2GoZ4AoPsEF8IuLih8v/qkRVZoyeRDozrqhRCIbw2/NsX76TouyUyq
BtMtCT/MKSyrtH5mvfg2UC79Xdzrze2HcPyMVlbLklI2GQP1azYoQdvl8+5Q32TIwsyVzB6eWX6b
ZzYweyJGJ7nZjGDsQStxBCASubUgL3gejYjuOQUY3DTAyngO5KfpuawKX4BxTVOE/sSqYRu6dG4G
g9GF7nP7+ZDd5Ml9SWsEv5gMNw8xBB15bozIbkuo1INMiMLbz0tZpE60m6jS/qjluM7IjQeUYO90
W56sKTXPDwSfGu8RH8ND5Ph+61vfhVhwE3IQczw22H93I9ltnCjKJdIROTCNuK2Gfeywm9KU55Yz
dF/oV9IRQtoagQULkY9QgJma7uLnk1/rmQWO5dO5v0BQeERVY7Q1Sjh0HzyRpbRwjQoL4o8l2MeE
ekc8BjQxTDCItHJNjQ7Oy11XN8l4C4Fr6xp04y0kSUs/7brrDOAsXx004vwuGTgathGxMDpsres7
nIowaWKHtVPJl8s3Dy0HzojO3T9Wdh41cp/ZJUtDYPEbPSFF8MD1YQNt/IW70zgaLGq8aBmuDT2K
NVT+4gXLSh9o95NitBlE2AC1wy2ekYFxMFzlLT6n1xTKCy8hjF7lsqJt2svvdiCZxAJVuKjuuX+p
SoHBVW8DaajqrRKZTjeYYfgHtaCIOSzXYdZ5q7fBCMY+pY4xfn1rll/ZZAlLVojUvRzJykRIzfS3
DBZWwz5k7K9lI6zDdk3hAvBZzexnIpPc+wYVNBGqJrp/p4MEX89Ufg5jiNNNL+xCdh1J83q9IzRq
y92rwzYrwcWisjTC5uekcVpsg41A3xmkot1xHigChTft5RhnB9hbf3j/FU7E7lNbBCRVXebz2y4U
DXMrNTbJaOQUW3uFVrvyyNuZoMK1gKj5RKcPghMFgVEI66eXBJupjQa1Mqv6GOHZbKuwQIeZWvbE
BO4ZkUj6psmmsIzxvocgYWhxRv8ZcbJ9BtNihgOlguQTY4l6rEEw0z0XzzqnmQA4XuxqrLw2gFhS
/SvQXaS2ra574ZeSAWC2ryvsR91JJbBq3Apyk45UE9FoMSfUa5O1Ds08Sq4+RHJIrBmwRSIdunWg
sfUx9+tGjbxD8W9gsBwU1uVlGX/K4CW5qmYE/lyOBUs6HV3nJXo6yZv/WeSz9tsCm3RqqgX0jJB7
DLn/vPUonKTm4HAWddduvTkJke6RnqZgmmfrm612ceAqIsfOGmX5Gl18Zk3rEeOPZr4qRbuStnPc
F6iO5hcTmIO2xfhyzrXFw4++Rnqlx7KwssQN/lUXFEPFBO9+OudqiSnyL2pkYkaqpfQI0uoUTkm6
J9IRS6qXiSLpjIHhIemdt8hKAKrZjRAiQ3AID+j/BLks/2o4bzoVAftXuXISPYskr7rG1R3k+i5W
+nNTKMcQjMv6Mguh5MwEm58lkube2nFEx0IBqX6PLS5JaG1SIz0ehgNLPSCYyf6fs7mnoZ+RdJ2v
jMwcfSIqpUe4RQjBpdjIa+UUWYI8u82aQu2Q0vBlUSqLHIUgYWP8fJ6kJI17cUec+G0I6oIUK+ek
72vje5O55XTUukdnBIYAtLR2f2dAtDAeDRRSdV/FUbMz2Z5eXLzRkiAoJ8jblqD6L06eqroKKigN
CSsTFXmuoMkKJ4yeatczuE/z4ZQHEruG08pxRXqpwCqgcKjFz6Q7mkirUKjJrh02W4MQxxUFDAE4
DT6YiUp0rDsQv3VAronj78oQ7sd4E8njlldhfjwtADHU2nAZI+zxOXlvuXwcrnraLKVMfACKnPYk
qvzgReIrTN9U7gJO5FuUD9sptJiMEmT3jreCrgopQLI/unnwmG/K7FJI6vbEeBdtOnyo8LGcvcIC
LmDrSShkfo65fj8/AITbb0lgRpTItebclzfheiofqjqntavHdT3So0vrYWIOmHJFcgBfG270dXdu
SEdrLinw1A+KzngljGdUD3b6ZSH13HlXwUTBdYje/9aYB7rwXkRQoFKIefTEbz6OH6PzLtqhKXmb
4AdapvWdyveyUsxq6w7T0ZqipLoyJzjU5me1qJ+BDxfWFyDLJReRlYSdhod9PewPtHG5xuiWGI++
ZjDq6QJdHvwRbuHpEzoc600P5+FSqwXeVJ288KT4EGBHor8sFEAAzw9QX2rw1/XfB0cZhuZQW7uL
SslbetZxPnF8bYzbDCcUHQ+QQlqp2DhmA3/qd9t8T8Pn6lDkosbJqE3HYJxW0RzdsVWTe0JJMF2N
uRfUbuWtL67Ug3P6mQ/w0vPsIYvbdHURZhll6CoEjG5JkOGqZdeOr0ASacXz5oIGjVF4Ohrpvhlw
V3zbCDhxrW9xRijQdVOg+sLd2p5rbgxsFD4uCQnX5lfOo0pF8GvJmV0Xc+CCm4v3aeJLYL8xXDwV
y7iWpBeyyxLI+yqkjtuRyigycOG32FtRAQFCgwcBSgTIWoGpzTlda5EWxzzvEgl1TKbBfYN9oP+E
inA/QePmMNFIWClLBUNzBVDG1Q4GLAxNJ5Din+b8XmjQ1Wpvnp/RS4MCxBG35mG23kPxWKUt3pzr
PioJ53WDOQ0B4E3zMvfCJMVYii4sjsp80dEN6DKuKt2/qmuUVwiFySRR8WLpLeffYHxsbnt5FWP/
XfyJibUbve/mV15MmHUOspVOxsMRp3aMCfTPodjSgnlx5iGawipnImZHzhNxWPeeCNZSF0alTvMt
NcVx9JD+C1UUebE9cF/3SAqBaT36G1+UnRY5HEE8k8W6xq5Or1eFw8ZhDx3rJn84fBE2kGM+ebKk
NLSilBqKVaDeVVqHRC55Y2pI1awqNKGYvsrqHecNr03aV+ojc2EgWIqTnP9wcTSiW1XazlsVhJ4J
2KDA3ev/KwxsuTjlvwt/jWNMgYehB4bS0sZPo0hm8iBvYoH51xwZw2KTigEqel1EKPd0tmf5LDfa
2nznMsXtHZShfjm866ZY4jI7vnmXRzpKM7bQn0e8bMuMNJtQzmdE+4Rt6s6pFGvsSUclp3BIVlhr
Ju8C0DAn8hghFiSGODp2g/xEsHyi7bgvy/BME9HcJT/t/DGydWDSRW+Jp7EpGJbgk88i399noVId
U79NHF6fIswPpcFHksj3LEiRZkf0v79T1pbiLEYz4FzuEfy5gz2JkB47P9MVtq0+lwMe11m1BHI5
MoiisJAK7tjYgMtUb0onrkMGMzLOko2F+0rSNyQzsmK0+P3uop92pOGISw1eK6FYiSyt0j714T9O
qeLjLxNdN2spyEpdHQ6SHPOWBZsCplBT9C8masXlidFzoSukawmkST7xqd46qKc6mvU3N0CXsM+N
LNwFVJS++LbklU7AER4g4H5SDQh7x1iYGrTonAZvPhU3GeT4tKYaBcblIZlLqJ1kfHkK3cdqtllt
N0SzoajtJLWxJYoIx4zsf9T19xxrR2Agyz8qv1EivdX/LfVT6rfai3Y7BOVf6rWOB1Via+B+lUjS
HzTgnDeppZW12sCtuhh23oIPsrXadC5QCVbzrPvdEnuAfDWrO6npPON3DiBJm6eJWlQNHEdlUmwc
l9wdNrC37ZkiC9OPAHrP9kVDbeYv78d2Jlo3JLJsFWtsgVpxKHmgBenOuRQunDe3JFtVOgPRe/Al
2jYLfwdo5gFuUx7IhFdCHqh3ZoFWL9FEjBo4ilhNW17CEwC1CV6HqO/y+Vq/whiF5MWf2RXxaQA1
lUAcuWLCwkeEH16DI1V+sQN0TvPR/nnoUX0aeSILcDCHlfKX5MnEVD6eZkC6Maau8mfBvWdmO8BW
wfsJyFW35ddFjhWRZUXR49kEnb/Q+SfpMBf7DRdNV7vej/pDKIjStuUDex2aEGpHvp+kJIoS9rkW
1xOHHnTXwdl5y9RCcj/k50wrEpo89SC6kc5EuiXgL5SLJM6EFL5yWrGKI3PSxtmctFisnHM+bMIc
WUhc3IU8Qf2Sz5Idmty85JV5U95TxJMxrqcjrX8+JhfoTiWK7WwS0ykVJjTQVZoQ7SS53NmlbOCR
xW0kMpEVektTWqHiIlu3qSyg/JM1PRA9+dG1KLFJBcPxW6dek4mfwUwgObKViqVS04OrgJxAZdt0
id5wudXyXnLcCd3ZONkTolxg76BqtXzCDmoi4H0ICdR17mkDCcpn/qfyMxJv/CoD3nDA19dMhUuH
X4KhfobLiMRLxBt2tdiu9/GZS4Ab+G1dYFb7A/iaqYT/blypOvWS60YcpTmj0jFutNgpdmU9LC5P
/dOntMsGLLLO8Jma6wnKtVkr4T+vPu91TP5zphTkaAMFUu7yLswnF1yAGyvN1T/UV3BpuW7Sq+/H
AWaF5joqtCrNdQ4GaGYJYWvyNMVCetpaTpBkKdJDqQvwnbV3EDhURopcOe+A0mntL5PU2vIkBacM
JGxCHi7EVYaKPnwoPeDwYJmbOnO2yGkzuIKnU0Ou2pdDkffF53qHlAOh3eM4vGXSyG8tziZLFcts
ki3CQPyyCMk3yVxXOXR0sq5APVxibmKzuLcvtAJNkQPojLifQRrOFJ/O7Yl6Q08nF8ZNDUE79ez2
XA87LqzLSG8Q8PsPNjT+yYC86KtrOFqEKFDXFQa3jNXhYiGeRkOd3A3hRG99vxMs/Ofj8QzjBgnj
1hYlO1GdvnmJQ8Xx0KuyELBaUguECNRHPq05oedWN+DlUmR3xRYUcJiXilJytN1XgnPAdAhHedGb
7jUucatzn02fEm079lc3HVLehAGMIytjmqDJGpitwGv4pQMB/dt2Dw1Ig0TDcCg20jO0WyJ1VZsV
S2nY/3yw4kOAEuWN9ux4zWHYUlUxVQUvE4nscVIj/PEgnyFMb3BlJfFNM1Os/lFSPkqT2NOi7c5E
bdUhncz6A+yzVtSv+qmDGa97tn5yu+Ccog2fDeU0mwo4PQs8wLO4L8BE7M0I0lNnR2b1bkmQoZxq
U6ypwNRdoA0jRn6zha2AVyauf6mBLc4STRpJeqfIG/5V/Tn8RVA9/pm2N/X6sxeBFyei5lA7AehT
GWmBKVz2oeTD9QauPrTKBSYlfPMOhv9FuvXTMcGpVqwAjyWhJpyNOohDNSUfAbFLmUc+Ps6FMbSY
JJdsK579w8YckYq8D1o4NWVA+XTaJ24nUiI+Z7Fz0psygR/AmkbtVADmkBfEyLcnLPAqJMzZS9kI
EIkGGTD734aGTEdSCeXiquopxhEZauWv1YUBsvCsP0+ESa8LmAqRRKwBMcfQp+Hb/km18y+yqIz5
sjZ+mgf+zZHqPnkglllTZSsJkQ9KJVSHCQBiSw+HPDKltalr649JMvVql9M/NMxUdhkICaU+PpWY
nXMXCjAErujRCAvDInxui35GnlIjAlAQIxGeo8KY8y02tbQ99Nu8OHjHgeaK6bct6G+p3Xno41O8
rIgRhEyXKRFwsaj6kUa+czlXVrt/J3G+jivawdVJOLh4hzue3YyRO5/hIrqcYZDz/Xho33rVD63o
kNc2kRph2TbXqniJ4fMKckLY1PgbKwfGO3J6RG+RHJJ/oiRbgMV+/OeJxRyuCAS63T5UnNrQTAOJ
9h7/VoIKaM1z7rvtp2JYnond3kkVjtbqCuJgMoKjSSF8hvGBAcqK349qGsot+j9EuCPW52cr6TZE
S+fV+nFRmY2yIsRfKp5PAwblqF4BwfwrkFtyFBrTYKfBzh2ITX37XZoW+e/UTDoOzOlpr4YkJ32W
+WDIdtcOVE0hvx2HdJM2c0e2tmV0YJBTH1oXYRcifxa3k1xJ3YvoohPDHAvxCVE2SKtMxT0w8eac
KsTbQnv1f006mJnWDfRXiC0eLbCbJs4GmNR8CqTD1DOJc89CPo5s/BgnRvC8lm3zpFM1l88ltcOg
CNetM3lOEs773zwUwIOVTJ2IlKVhZ9SL9TrXKf9Nuz9MN+0gsdCRD3UIU9d1OH0h1UvRuyC2c6JQ
toATecBsJjnVh3/Xht/APLIgGLsZc5qVf3wjTAx5jOJPCgk8cjf8hk9FquAwvvColHEokAipL8E1
/XwY1CgPETiDR+LZWocmUoVHMNyv3azhIGDLWTWYiubrDvf3BXaEJ8ucrifDtODYCzv9xvedXY3W
BF+v4vZg16Ht3NxZ59kNdXYspJA8k1GGv7YEJod7DurzFUSL52kFX+S+WKXLD4+vCE5KpkAPVd4X
zdCmzrqG8fuKAUGNmUqu8dLj4wISMIEUZn6OdLLg8T/mXSojjXk3bGvKLEBlI2EeBTk+mkaw/o1s
Rtu9+Xq2WqG4t18IglcWT/St0j7r4W6NsSNksJgufmtu4UAHT8eoDO/Q/gkCDnCremkPEc0TRNYJ
uagfJeclFs4Aj4Mt7JHJW7J60JxNWkvp3YUeT15G1JZHs++7vy54ookk5JFDR/KYVLvFwEeHSFrC
Cr+NLvIiz0CZWEAK8YpBEridltJTdthtgoeVrUFRqziOhmjKZrDAeNl1EGvmJOuVawz5y0Qc4Hui
OGnJlijLSRf6dej9yuAHVhoIbipdzRcOkrYHsIGzeZtfaDPLy0hM4VR9GywEP4vXUK/mGhS+1Bjv
/x99zYiP9lZPjXXDGK//pQUs7HT1mI04ZXdbZCqmAXniuuUfsjS07TBqJTZC593NSElla5+dV+lo
zYlWbQf5JElaQqupTUQYYDJ4TdHBxgT/6UKaK5U8N4I4aYMHmdN/pK66aA23E5sTupy7rvPjY9U0
3Ovpy/XeBo+I7Nqy39te8GLpMRbXAGy6bKVqPWVNZJdDZtx7WyN9acmJn9uNhRb/HHrtTHG8+vO6
+BvxT3r10Rrs2qFCv0b0s6iKnp9/nXx9dEHT9Q4owE1JJms9zDAAZb9RRj7xR8BS7ol9kOvKTWLZ
G8wmBGJAx3cxCyPqd68g7j6pZyJuYw56MPzKAAZ5HbzONlUAMa/T2UAN8RvfdSNYGwc72K+Uk1um
P3pG/DHXjHbGm6VUXAeqgaNamz34/SdGgR8YOk8HMZEprRxp5cGQr3tgHdYGTJiqRVSNUv/eI7ZI
ungwc/i8J2jK8C8bp4gkcpi4DoGeuEmnrO4XwwztqrN2C6LjR/Wc7AbcMWABAR+dKicznyfoU9MS
dVR1cEM8bbL8OIOrTCrRB/qlr9NNJ5t/kF410UIUSuruZ2FWRWqT4oAjopmhOCj4RjQ/yD9Dx4P/
DG8/3R5PBVXz65Hdy3+G7/0Q9CdjEJEiDnSW1hmI0MelULO0ldNtwM3gW9jrroFDkeMkk6wFgCk6
Fbe566ipEkRWQFkI0CxVTBUbaMu3yD3k2zOtQHGoHbux0b7G0Td5Ye5GNTd9NpV7Araq9MdFwnrO
Fbo/lt8ZFv8QocY0IvUg/UVExZTtLhSBlcoUxOmPoRf4Ot/9g1SkPTSHSvP/+RBPHSxlRADvdpz6
Pen+h+jSHpUhdMu+3cnQugrx0I0VkBXUxM35G6yNbC4v1NThlVhMWl4R4w7pY8Pg3+p8Gx960DVm
XK6rMjrqhn/QvFUlNTU2LcE7X8pExW9zxd15usAc+I/rJE93J/TdmUookjylyXrulKZf79WwLbeE
QKbHumjvWhDvHaRqHNpRBnuLQxfEb+b9bnFU/C0yCB61342oIsLtTe7hsCpmzr9xbVj4U2eKJBpG
RWRhuOsb/xPX/ox/ACap24NX0eKKIBvho6aj4/vMiwfdGIP9G+IkiF6E1ekrmVPjtnbC4STSqWnf
YItv1rNt4bruqee7Js/daKCWu8FuHSVJpVzeMbmZBj63oDOmGdWzdlamkPmothpOByg+hJEH++po
lEKXMKG1Ju7EcJ61j4YdTW43BauthSuSoiGPAylPpc4In13YSKH992bkqzlB6fjXVmwZlJqpaPAq
9t+zu6t2QPcqRC9dOfM03vC9t8ZDjoIuczuum6s+ZP2fsnMBZ2yXd2PMOw7kgnnCYJDOIjjYE/Do
KOJe/ICP98jIPNSzZirCi++ErV8kCquHC4hiYnU99yZBxMymtR1vLhomPeIXzb+Am+ovPPyih9Bj
aEIUZv+xKyZRSS2iLIYohHBNjn8WyESo1Yr5QyBrh1gUoivTBMt7n2tYqqqi8zX8CRYe421DE5Vm
YM1SLjKmc23sQrqUi2svU3SPpJST7ce0GEZsHeHRs6fOtCI0kJHqfLD/BE+63TE4IzfwwMngB5+z
iveZzwp2cVmlQYmEwAVez22hfsFtppbQds/yiO2+Ni0rK4Y7P5iSPL8YU7wXH8UPWHVRjacPPAW6
siXD12lFJdwu2GooTR7/sWNLZgg77uzxOkMf/kL3FrV4qeqD1+L/z/df+WwNBHRUHIVw6Vq1VH3o
j2pRUHzfaD4e7G37CXsIPlTncF1050hA92378oFN275p2YXv7gJSg1zS3L0Q5v9KwyWMiHKYwWky
QS+yTboTd/1Mq08vtO/nG9Afd61UQE+ZtgTtXDcEVfRp0tdSJbqguSQks2cfoYln1EMCq/dY1QHA
OMcloC+fOboJehTiMoDullXpDYIgXA5OI4dKg4cZ1r0iwI3t2hAz4x7eNP//xCViZGgNCCwQzpia
B636keMs1+ofKaxm09kQhWgexxT4uvOTWn6MM0VenwsliQTIS8ATq1lnCH7/ZXP1tz01LnX04l6R
J4o4rab7MH9lPnJchLLIQ79XSpBZ0jpvxOcoqKxf93j+Lz6Fknr1kbqWk1BMs1+t+bYdAXzqzfip
bsq6eLKAXsA4MoBtO/GRhJEiINu6BK/wIPZfaj73X2LGAQN9PhWeomYRgpmFOPf3kUg3/yisojem
LuzML9/aF8ABvqx1b7Arac3gd3bOnE5qwOmaWKY2sPQsGerFhnvPd6MWMYGsHn507dzaQ1OYKykd
k8LQzjKsEopGs+ZnD6Wn43DoTDRX3gI9hrGw3PW060uOt9q2LPzoS0TUvzb00QA/QLg5K6e7nEEb
/+ocaI61AaruP3YJfq0nSwoO278fcl7PSN1QjwkPH21WtZp6lLaBxiFrzcxm0l5kc/3UnQJLF4hy
sftUerCe453mms620DaCbOCTAUS0NG4Ia1LWE8mEFaOA1MoEB5z9I4JBR9fRmIRHjV5i6+IdTQU0
pSnEnCnQG8T/SIJmanlabG1rYdImwIzuVHJQx8HIsioqTNGIb/b0ydL7vSnZAeETAF4wpf/+1jyy
0U34wrBNNbsT8RzAFwl6glI4aY0LMB+Q3hVfDGC5WFmHotlz01nhFj34pepF0+AyZ+3E5rCcfmBF
V7kMVEy/1hGnVpnaf8JGQr0okR0w14pmiyjlmcKmEEnUq7UHOjOHX/3S4kka/I/B3zUdCzTB1AeS
BgtvJKyN6nbh7pJdebdiezxN3C2QIhb3d2idXDlD6bNGzO226BivQkxQxWv2SKX910Mfh2WCp6Oc
MFltOrS+FNeUDlENchEbxeVZgjW2RqL7v6oWoNOZ2SLzplj+z29+GLWk/hGPL4i1L7MbrjRE4Y7z
dAnkUcspDbnr/IEuKVloKV85sb7Qxyyczcpd4ArMBTbh3IJMgQEAVUOGixoI8Tyjs9gX0JM99A52
Y1mQJ79zROlOTCDyD0M2tI7BurDAmeuhgV2yE4r5o6/s3hc2h3xaA2PmszH96rfd1Y33NeB17uEU
6BcW7aI5Vc/YBUvFk7Bkwws0V1ryDqBsvVwWl4gzE50hIc9TOa3PxphnGQM85AI9BFkINEPRcPlX
ItSjgUd9TPdIQx1Ww47Z8TN2R+Ou9yjnBohdEsOSNBWZIyEPfbwYXyziBIKXCJ7TjDXrb8RFuKh+
LmG9V74VfWIkUuZklVYqMiYT4LOykBQBlDmaKxbDAh21Rw0GW02elZikSi6Pyro45SjgYVt7dxkE
i7tWSqSheSDROUq+Tqe6OMED1ehKQokFpM9encn6HEv2TkraNrkbs/+S7TAuImgvztWVcDdfYoQZ
IINvvbyRpHl4CTnWgoa0cXXMF9264DrIzCDpAV+WMaF3WK4am8lthpEW5dffSQ3/sDGxQzfXpk4k
K/SGqfGWFWNEQxrvRQuscmOLutcdcKR/BGgFu6WYakLmSJAlzyA3krK1ULUgkW7dqO7bop9XKEJD
g8Wq/6ucDp2CmxVA8RQ7lNyTyGrC0Npr6uSfckIV3BR54WhztoRtG4ibis/rXuq9pUzSU4vdOOrQ
bL79+KusjBOcgC4Zx8vJB60tn+tWqnYARXZR4TZg7ti+M4dSoup8EAvDV69roHRl6sdeWHU1eI1f
G7yBKJoymJbjuUs+s4CqAXNtArPIYuc/MNzzOD0CnIFrTPllOpFTZDqBz4BWjYXmFnYAGuHQCYcc
s3EgccEczDUoP93nhE6SR40ecFd0ifaQh2NoLhD8pfdFDP7YLY7OM1Sa7XLL//0wAT3h8gU60kcA
3Gcw79KUMmCtPtWC3u7CtvK+beysE/uphoDDz7t0pVpPMK2jFuT2q5IoBQNP7+uo/s0o+NIYfZOz
e4dG/R0itxHzcQYXvwMVxiGx6VhNT494SHWApBwEAU/Fx2FHAOKCuL0aUQmu+2/EdBgYNXeTXVZi
itLC0KlH9g6JDULbNms8iztBQ0upslvZ8hCXPibd4dEC0TER/4HTGUBmw3sM7EoOQMDbAIqeTD24
vndEbB6oRwpIbMRw442WTdCy0sa3PEo04fNKeyfSUjDudlFULQ4U7hmupA07V0TLgix3a8MPojwD
zE3kcSx1OlkpMclgi3eu4N49Y6xS/6aRpACsK+86JInGi7JKPQk40/Vh971hkt1oTB/tkzILSAh4
qD/6oo1ZFaY9S6ZEA8/S4xDEWTCARY6BDZ35eVDCpsquuvRF+vKwxNk8OdF/KGWCUeCdBnvK6c3i
5tJVbfKvasJf6nHVi5FhilLxZHBYHCBm9nt/kRsSqdzlffDekPwvvMVsKuWVVoJFF2WJ/4V+4gpy
Vsj2ClgRpo/hdI5VWZeyc6RGG7VTNiLuUwSfpoWIr6ky48R4vHFGscMNJtowcpnol7BoZPcBnfmc
+DJKNKXM+SvpJcMCD8/Ie9tkpOj0cy++B68E6MDu56cbC7rE4XJ8kEjmmAarMiUx8tSQTJ9USFS0
fW/PiCSinAFbaOcb6vF9mdQehkJkt7je/qCYhVm9XGFEPmIszUmEDZz3Rqs0PAqB5wspwHjejG8G
MtXOhsi8krw4FKz8qmEepLjxreh1S/75Ymzy1D5cXn+J00jPMYgfM5/ECrTWCPbUGArDpfyMhQ5+
6wK60Xws1yIv7uz6M+96J8HocQ/Q/FqggwGPRKZ+T6X+jrXsRTAR58awrCHWs9JTgod4TfBwp9k4
b1tuHYqaOO9hLvenwjsjpb7og4yKzONyEGq8vnFhOHDbiAEmRuDO60+OLmqMhpemwxaPSeboy9hz
BmJBEpkMbAOCMFjm5+dxoG0WjK3iJRHaw9/k1E8amep6l260fUec1Cl6NC1LzqY3IHjUhAJdbD6R
dF7Zl8E50dLlw3pyXbcQH38LtwWviMozCbIVrKkkJVAzSZPOhI0UcAlDVWY3ith/cTIKzku8rT4V
8fjy0+k3R2npAnqcNNLXdej874yAqWDA9i9L9aSrXP4/yixe8yda9ilAq+DxSHe/x+9fRlZahYoh
718tH0FsH/KKNv081NiuXeBm3JaYz1COm4jdErn5eOYzmbI2mVku1x0p8RLEbCO9ywI3KelGlYHH
uDWRZoJ7zz3fE4yY+rijFim8pe2zHRUUhorsPH+HvqoOGMS9NPNSs+TpKRv9w4UcfU7nVfsVUgKB
wWENk+XTONkp+MIZ9KD2fcrpJ/ojBXPauazbWrBSG+mmRL2AKQ06CXrYS+oBZXCrWL2VQqRQaPKv
RWdHQQ/FZLxSsbhD+5n+KxqhTBVtjvJGE31h53Mnv2qkoML4nldJNIfpSyRRDEKoUDFOaRUJCdIM
JUHRzT+yqGZ3mk+lWYW+2RGSJe82geMCtTqyuVuLXbebWZcG5faOJLM6vQCLB+90wUTf5A7UlOIQ
DeFxwactqr4Xj+ep5SKPjx6wotv7Q1ry2K/rz2740a4NS+rl0ObOU5gFboPJpYyRQxZakw7c9OYp
2/HuqjPlGN/8UMdiiyc+IX5b3eLD6bqthXi9NZBoRngiRCz6vn64TChLbDgbpIMTp5PcGlL/OdGS
ZjXHJpaip5D9N/M0IA0xNDFJcS+4shpntLBatzTEkMYfa02nUEMMoDKkxSMx8iDoOcqgW57DRbPJ
uwze00MiDGgM83PMpUdc0YNZAtSkoPONK0yuzkJWexLVEG2mW32iqTqP9sRE79Wt/nL0V1UjYitt
UKQLPyQ7a+CbwwRbrVK8CL9rZw5A0FvOD+SMTLmUDP2Pe1/PEPgDcqcg/jwuatfVIlVCYyONr4Sp
zsbnwB/vh0mzs9V6ig6YUSUEbUWoX0AljjWwiv2+2i0mNVOwZ7Yq9xbjzAWdJxTcgyKWysU8FojX
6xKC57kuiapCIcZ4EnmU53POdtXrIuc9W5kKFpEynGSPMBKuKnRg0LbY1zlelZ2LHb4dzYnOH5Qr
5jplO5aKSKOHEBKrm2r0SeBU7uwyLOCTvrpGAT1ZMQrm6oZVpKtECBNRlNNvcUt7H2FepqcBu0Jr
sT7s+JQLXqyGuxm4G83/J4SIJnPENKFCnRNBlboVHbqvalN35euZ9h/CqILRf5SXIT9uePkpNSW4
OYbUqxd3zaJFC3Sg0qO81Yjyp+24zbhEPCDtmznXsHV7S+YMXkbYvw0zUnoLElJJEa5r3kEu1N3D
wnWkHEPVqiLmkVnZvYntd20XJlpE/rLKHoDwiQR6LMShKSS28SvZ61UTt/a0Bg4ICbzgvxwQOV2n
jRAGqhMbrYdF0Zq54asiGbbq59zyQ6NuXh9mT0fp9U6b7gs/PrxpKWLK6JXhIg1eTB4zNzLlyMMd
nfOXlHicvTiRjP3K/ZTErjID4DJwLufPJjAh5VV5NCGFGwYrpdpQY1cnDP49KeEsEpDpLqLc/pMM
TExF5ogjXF8gJvL68uY8wPrGPxWULnj64dj0Nndb8M8C/qweawrqJ3tVxMbdeXbCe6zRjnhkvmlK
kQumIK9de/AYSt0w6FwlrYIVYYHQpR8pcumIfoY/pYmmiFcZI8OzuOhahoPes60kvfkb8q1r1nMR
eu4g0G0vP/KrsgoldrwsXNAjDXZFH3y/pwbkOGfB3hOCLImvnXt2H1yHSBZNHMTnKYfIcnOWSPs7
NwpRpb+0iJHRigj253b9JqRrA8cup3yFlHDDVjKWoCgR/YipcJMKJy40t3n4vhF+uQhjxdjH70Fy
Zf6mON86saHAjIl+QlEHz1ffQPYJ19eKHMjYsRoOx1ppY1v4u46phQtJFLDh06Dyxk1b2L8PPwnv
MjGPxwJV78dMHWieaTg++mPOcilHTdzDMfkiCgjhOQtWITBZUlM5Ne7PV7SqXKPQRv6/09T012U2
vEUjYKTmspln+MBSM7ct3FNfg36uIq/zOsBwSNQih6g061sl9AolbcaLAfXYNtaFz/94urzDyfif
2M/l/uzX0VMVgPscY4xIqul1ndWsILc19KuRk+Fv6F5/3K2Zy1gmSN2jl+3mapQR1mEhXVUnuBdU
QBk+VGr+Udyt9eEMJRmlGNDFyu3qs7KFaKxCJGA9r1SvrtRkuOuYw/4Vgt2sy9PGxsPOI1neqbRp
XeuVR6OhvWd2kqqPb5tYbw1hGdzNM9O5npf8MPVJ7qPVq5gKbUZ5wWu14YgM6sEYVzAFtBnRnixT
RZgp08le6cgEbUKzOIlZhDjbjI41eEd8YsTePy3aNW9zJzEa/ozqfK6bAar8BIBkx87tJtLGFowW
yBCWHYaZP2BBVEMfKCgKDshQRRQtjK2yXahuV2lVcryNsu71a/9n+gBUx2p5gZR5YJbZBa98FnLO
Ep1hictv1D6h3PHSLLCDCkty+fIy3KqxQ099WzWthz1lwbYJDj89ofeWhWPsnPmZ3d1sFvpxeTny
fu/ZNHh59ej+dtWujLiLEAtlSm5bxYWR2d5U3+QW5qNCUilkDzW9O3WLVTykTkGtl06oyIJRoORB
YIttZ7vHOnS55p0LmH5fBCm8NZfLHwouBMVYRzb4MwSSCrcPcYOiFwBS1Sq4YygkWbhiGjSSzvvy
D4Zw9l1W0KOJkgYUXKalskZtQYUCRzS5yK767svHlMpqtNDFBraz912FvpNbJn/dbPCcFIrYC0uz
yq3x62Oq5bOmbCO5ItsuvSRWudPgnXiMMamVZGMB3limVwN4VEmygih0wFfqdu2yubnjMon/wMQ0
HlFD0El5g03CnxvUDGKGsttEV6vEvloRQmdEjo7etxYMAu7PReXSClqGFAmM78Jgl0PVnwsfT/3R
Ezm6b5jS4dgx7sgwX5T4EGIz+hZQOKOcRGBHHdejJdRtD3ulH9qE/+tjFxsgKxAxH+HJ+6DNNS/k
raDktjVkhYScMF3B63XfCnH83J40NysSC7Ss0pMkUBh6N6lUuHFct+ddLWdknhOl0H8ICtSwp7Ub
LwyndYU6EwCjg0tNoEph7QE/8NYP1+7ljKtY3eIIrsV6Q0RKYypbuHkcSOP8GpD1lLfF47/ofrPy
FhuqhOZHEvjaeFV2R+MWu3SKNUQqXeRtXcXau1UvFguC/qob4w3Zv67IB8JK5Gue6X0QB+purV/d
x8BsJUsKwufQKefrTo3ZU7r6Vue7AWF7uR7WfjINuW6GJLVTntlfL0nq6GLC/8M8LEKOgyHgTaJ3
ovUCsUAKO5T47yfth1vFzBWCFTKlD84fnlojlBPZPIrIDTt8xNSKMSkYVpNQ6KgfR4QMdl1xGOCF
bigymlZIiPdjTuW9lxXemFrqJNXYeLPVGTL2OfCgGtxK3GKOeiK55azEVubmsE6V80M7gwYDsQAk
bsonelrdbqVEuNG1KlvffmJ5tmoy60WDN9bmHg6ZWUglnJgWm/fpZB65tXi9Zb97erLkZU5GuVV/
JaZV1rvj8y8YCKq+k437FeJRNuETJ4JfHV4vEu9OzX4vVRDykHZdHXP0Dfp6XrdPI+exc88YaJUT
Jbwi6eQjerXHfFupWcXGdYC0tlkgqd/jJry7zv44DHKGCD99OC58irl111/2CXLtR8YQwG6j02If
4llmnbxlt6Ve4p8Xdw17ceN8oJW1yaTZ0c65czs0DFpSKwkSBYDUsq97O+6P92XeL8mKzdeiNz8Q
gM579zHodViMqaqcz9JPj9ERaXhycxhbP37PR8ahnfdyrtDTWvAdYXejJTAWxUMzsAjhkiU1Dn5W
iCK6AzhQTPauZPv6pldT/ZAXqKdnnxxsOC4bdedGbjWM3ejoRRHLq2OKrMUtbdWmj7RPRJ3iAO5n
WqXZV5KCLZk6v3wHX0TulYVxRorsbr14uwYES6gwHEJ0DTTrsXP2WR+a/pHa0IbZag+u3GrMWfQC
7ZEGrDecntpXu2l+EKnDkblVqQePMX6EAGXJK7o2nqNeZ/UJc0m4OyH7biTAlENGM0fw/rcuewWI
tW2mPzCYJJjC2PF9/8Ze/HTR1AMvfdv69IW/8W7V7/Muj0acP3bqq4VrdwiaYixWq5Oe8NOX/hrc
H+9sRUwa7r9M0P0PYfK+LGf4t1qCsox9UGVEHSmEoWrysCqU+r0Xq59HxAD2y2OAiBwjaJXlRsh9
9Ta7glzHodefWWu4u1VRLzDjm4LsYHXbGV2QADyovteOqvkiN0Oe+tXzq+BhGWjfEVYYGZrcEct1
wZbIHbz80zTqhqJiInRrNDQ/yXAPYYX4xZhZqCwvAMijN47xH0cfHijAARzWWVNWgYUazDZFb/tX
F0U7dl37nOs9g5fxdAmiiCObmrmGqETdfZYbpvxoMgX5fBp+FovWKMvNDDdQQkXYhN12QW14eWTO
Mb4NJPVc1TXutWEaQ60kOFLKFpHS7ltRLFxBntBoMn2A0XxiB7DhGLhC3NLgYMl5Ty3BRL2AxocO
j3xDC5Prz1ua929bjLvIOfN1bTcvuclddS0uBF3FDaIWA0jjfASBLriy8SxL7LjikkE74sqjwym6
vXneJkSxYVIzrpaDUwxpNNinecg2VBXkwpQhQboWSpXT58Dq9hgBsteF28QE1uxu6EviQtyWJsHD
FFoFMaXJmq+cPg5TovnFXVPIVJD3G404JnetQa3eJJa6f05jMnBQ45vT33bUj5uhlRD5kHYPGz8P
+D43w7wxBE6NkNqUR+/YHEGA9+Uy6cbCsdIeogOPa4ZCH8SLsI8O1aFJQsl0vYm5sFLH7svrBffL
J+ClHeTH/IWc2k6HR+C6ZbMGy11vHyCuVrP1wWbXhny5NAUZq2CUOQltpGQpH+hZJsIM1zxBIFrz
Pn0bZtTL4zISa/30AMknszN6XjoysemtE37XYfFfRh5wqlbfteBzlXBzDXPgiUBKG8FR73arWyqy
jpngCEzeXwhdzcB0GOjxpV5LMdS6nEeF/ik9xEXOTARCUEHK5Jr6VYiEpFPCoUX8Z+Ogy29UAxGr
XZLuQDch+siOe6Z1ayK00rgDVd4os0HCTPhF6+Z15GtQifBRUk22MBsQUdZixaTmvqC8wSqOXePE
T0mTG0u0sSg0qgG5CoEzfHwjhBLUkqeL5ZUN0BiLUHyf+FtlL3ULuNU1PO8V3QMGrJMI8CHR7KAy
vElEUWtsv7qgr3r6Jox5VwMsxi1oSitlSfMbXOgCJw+goi3mvFVf38zKMykQ0frij91MPBwVJ5JG
jfAHPgEpquSv5MORj9vyrTxA+vm0P3tH3sl1EIDwzwLnPtm94iYwCvFHBoMIDGnhC1RhJyaAkzch
lZAuIbRQjVXFU7WXlTjrrBbF+1/G1rAE3kCFzxuyhJkpPzlyANq3EuKK5FN6XjIyuoh2e0PgQHlD
VLlwylqASfaqCh7bvI/1B7QKop+tVYGbgec5+xWg0CD/xCd4gBmwWJgvZudDCg7w5o7hI25VmP0M
tiRr7IcLyGBgLGVXjM63bBiCuvgmwFfqhO7GWieRvXeYpK/cF3Hx8P/5zjk7bo5uPKgXzzhGfNMF
tnFSY5QSjbv6GuPhOgDbOpTNJEW36PdwjLTROyiGCG4eSeSOW7YM/PtIwuga3U1vDgg+WkEZytmJ
GJuqSY4J8mtm/uenXOv2O4jGmj5QDMtvKTS7hCMA2e8ZqULe4OrfkvJAjfHL1ipBukQfm0Dm5qIX
iTVkrHAZGg3tRJPTWMW7A5Qhqo71PSgVpwhGvS1walgtFarnyrnkZn14XRQp8hm/h819MJBXafMW
wViMvDcqlI2nNra/IyFJVNv8ZY7J4j/xLE8RMzFnTN+z+0ilXeIGZBXUwTptRF7sxPMPWVH/hcqH
r5Ujz4w0dhJHUe8YicqpVZ71LAxpwM7bzP/wWQcTn49kVgAaUcweOMGxxHNJBTwsMlnoFy/QtXX4
1FB9jGG6HFQV0EkMLPQDWYhjG8zpEIvm+fAyeGqrgko7JUa1phwMqn+LQoWT8uQ5p+NMHBg7Vuou
FXcmS7JYA1q/yHuD/UFenAYChepo6qJXBJC9olKk4PBp0JUmrmg4DiETppX61yP5Txqtc/JFFLWS
TvNJWJKVUrVGjwzIdK01KV4vQTaAsdite4JpB9NoYW8UAm6Hxd0tLzdRRJdpmSQFxQjVW83VzYcj
y2XgbiYV/d83URg4LI6ZLVz68dVFDsgh056bmRmoxxyKblpdwSC838j9XVfhQtRF8qabfzcriX2L
RT0xARUGoGWqQ1hjIGNUuIK/w5zziMA9g2DYCDSzUTD429O6nHrhBdrFAPMcKxk5teDyQjGkz18D
6Uz9lSjh1eVJIDzgbxK4hsR7uMFgKNX/iaja36RaqMy/SGOVaEG0ywKCgCbzM7yTBkRlXtJTdoPW
QrufF1AaZuLcn7FVCuqakr5GRK/T7/OaG8rxYH35CCO6mXZX+S0Os9ZosOBgbU175mKVgTreagHG
bSQeDGeGADMePss+mNjlNylzu4uyKT5oKmly+2rN4gx5ruztJziHl+EShsvDYcWuikscnYvm0gUI
rAY1txQBCwhH0rGWkmpNmsKjkw6PU+6L2vboKPRO1BjUvFtDxWLzVGwrAUj2bHmhvrh1nH8uZZbO
Pp+mI9GYqpQNsLSUO5VjLJ43CYRS06YmjXSvF839m76Cdt4TePYPVq6T1iqJWDRKGUQiIuv3iDVM
cEHfjPU/q2iChZAEku6QBWAdjCenPsG4Xbzeq56ARLAXwxt7eGeuDrNp/VpM7fJg4pxWidTb6sIJ
zo4jD/ZDU8Q1Tli40z5TTYaL2o4V9vTmFMTIEz7zMHeYgIvGpwsaMeWbmLmE+DVRZlbqcP2EHjy0
AaijGiN7Fz/KgPkm5o9fhzIqVSloj4NZ+mVegGwPqJuNENd9Z7XFxCEaK/fGA2Fi/kPvSs5Hx9c3
r42p+On1gUrJibo/DPyCDoL44iBqknhDqFb3k7EQf5gzDeVfbPf/vZBizA4lU+q/50NTrtChGK5m
7oV0TKcifs+uxlgraMf6yFjsJ5Z1uwAApPVLPITs+R1CD82UkmMGK1esFNIS7r65kmEo03/V9wvR
xjCO0BKgtrZe569PE3eza5Fnm6n2jsBkw+UcHJvBP3SB+n7y/55OEAJN3dPV9uMmJXwD81Y5/Ki2
t3erjH0bXLzttybSK22phM1rxJStZlJg9dNeuL1uPooLhUEOAyZr4mmpc/tPjn3PdMXZX6U2Bcu6
QMc6p6P4Drb0U09Q5hA/JCA6qx41MH6nh1JE8lqVsk/WNWloSgXuuT9jVyv/F7fd5nbA1vP9hJvJ
XyjjSADq0Sv1J8p9vCRiLL7SdDM3JWdj9miTXPhFb7rwznC+FfNvJTQwhO+LFWqB1hAhs+zTBS+Z
cNG+JpjzitZW3Z03qxGYAQYmN6HlmgXfmvkMREk7bS9nmHpNDzlokeCrjGtPR8EfgxTMf+yooTdG
zhGQL2KdGPiq6ChWkClP3YmXo2wWmw/OqtXKatsbMuC+voJCjgk/m69gsfCuqMhUGKN1PAsavVJ8
MxUY+W2HOyB0TV+gL86FmtDo7YaryTiFYmF5gd8EZHuak1W8pQYZ8Rkvcb1Hk1VUEHU/9opIzkza
E3EGSkwisqP1C81ytNrNYpqODeOI6EU/SpO/ioElUSeOF3V1eDVZkg+xf4n1SW3s1UC1oUkprVzF
dmNRnCSVWyNQ4GWJHQ+ibesAKwd31+5g85mrecu7ny8dUtdnQJtT62SJZh0OfbblCGHgD8PWBun5
hHaO2QtY+xFR4S/MGZ5IxHQP8n80Vjc5ebD1rNFtD60a4BepHUYZJucw5I6OnbHdnLmM7GCN5kvY
gCrybezcVynLaHTpMaFn9pKz6J9ZuXZG6oDrl7+eyikHRORM2fa3uG7TNgtNQPMEwns5FhoZUuXx
Du21dzoZzKQrSsSYsChpV8Dz+iDsOGO0amreMU7yX5UV8u4nFrZ0X1iFvARitxT0aH+34GBOOem2
VxfvNleO77IJyqvSAhJXW68YTTwWH5bLLxs0oZHCak7AyRMA+qjVpnPXpOeEMeh6H+l2mhZRZvvh
I3QCgt8R9//3wMnHWlzQRvg+dklSUm6rrhgGqmD+lPZx7I1McHm1RaVC4AxO8uWpnuMKb9LtSbb3
ucjK26BIvZJhpZUr6sg+TpS7FTQqH/ZAW76cEur5k15R3Cbk93/rw7qrEELBfPIrSAg+5KvDfIHN
ged0qBrpfCPPqUFmaF4ZpE+5II2CojCl/ZpHODBRy4BX9nPAHPZGIgoOn+vi3VShxppsduB79g5Q
mG9S61WfYg2bAn3Ah4JUIs0po+2AAESoK+TvK55/CuYCVsfjKvN8DRZK+acce+NhpaTCmPyO4eNm
2GrQyGe9C6hbrcFzlCHRG9wfHTv1Ngm/CjDwZoB4+8qfwAxALLDYWhLoqubVC0cvYG32EGLRxQCK
f5TSXNyCPoZESRVgKVtgUV6kR5dZZEz5RSODWCv2Na9NNVlM05xkepGrRTel5NhHS+dnNTNWh1K7
ko5fYXH5KTBIj/n7CVFrrYqEkyyCPvC81ZShyHa7Uarmn481U9KPWWAWm52R0e4fNqJJaSdB761P
Uw0v58bAGOmIvfkWBgLY45DlOJXmr9FsQDcNuZmEXsTvRkFL6ahF/9GuDBnkH+7pidKVKEXIm0kf
JMcF9eZMmQJBkmjyq9wRCrk1lsZwJDidvcAAHKvhYLuz8VVaHwPTmdkeEiyyCY5Van4M/vpKUESd
XtPGhwKrRRb6xCFoYWTkNOVuvhMaUx8aY7eNIj4uaoMMw6eaC28oFl/6ZHIO7LuHXobIUYYlefib
fnznpCwXdFdTRaDrLHGz9eJ8KnbXuEU9kzFXgeX5nhaYyaZ8sZbKs3gSyQ31UgLtq8LZ0c7LnSYJ
9Ll4sIT8Vf8wvCtQrUSNovEvpCn1pfkzZfmsdbCHUVUvreqjkvcQDrVczEjtHw+fniHnzlyRfmiT
PwTCpT1eDCrdrpfTeSQbX8GmSigViizwYTjwN92dDQ1x9D86sTpFYAU5uAEU/3eNnVwzkq2xtF5l
+Nv2J6X85uJbhs6K8PtSucDFg4JJP6vQwIoZ2Fa7XTlAXlVhvpSKDE+4mDSa/6jOtS6QVNeu+LxB
A71jsjptGN/3BMjliDXiwqmfYr8jV7ti3vA1gINnKLpHJeGdC5UU0+wMd3ln+99lm+mUfZg3rFXl
uxe4Blllz+Lw288JdjjWCWVqHqag52BycBNs7fcwQiBNV0OYTMzDXUJtPQ8Li5X69qic2hyBgABu
H/vPS8a4zyuCevqWNUEfCvoWx32KcyENX1DmOKqq9nDdxAOqgOVsbxqjR8YfFx+/dR7sv5j7uDtO
nIYn6TOAZmmpogHyCgCLLJNK+zwmpIyeWRrkYW9jFMOGrNtVUceSMZKYO2Eo6mcfKOeOQ7qm5X+L
Wcv/5FepklTJnVC4MqgM3l5Q4+L25mxW1l3PdQ0QMALUZ/P4F1VBUE6HmyrWiiFgwN86DShyXDXn
YeyN04B534o1uQfwEMmjunrIwH7QYGnWSY7tiLkY++ItAtSAYRVlK944rLKKZfbkR97QXuF5C3Ew
4qDhQ+NlSQ+RsON5/B6uzuq19igkIiLvSzWCQOg8ywq5nZBqNSwK7TivuzHfWslsLje1PCLFzvqy
4G1GoqHl9kRtCCb5lQg53tx5ubahp8T4uq/aVe3qZc6J5qg/HINMv3zqmTPpmVJ7vbMjwv0PvRJj
sc70J1n4a8VnbWsTUzVcM1WQY78L3mHirfRWDoXtlD67eCzrHAmuY4koJ238m/1MsxY9Y9BwefO8
9b9BoEpqdOq+/wbuV/f2ib/Wl+j6UsiJWbzvKYhxpFRqmcBfRK9Pg3kFefTaVMRRuLcfpKOdrQc1
9dfEu2nbeeesUOg/fV0aF1n6R5mOYCsdrepfLBJsWisLsFGsH1bYRkjGNaJP25qTPoFs9kLx3+Yp
d43kA273XuaCTVRpvaOsOVguqu6BpTr8Rq6cfB8sTQmf2iQSHZl2A8+zXGqCQckd+lqSILZQyufm
emg/uVaMS3vvnhdIxmrXxsfMGgZDPajGdq4yf0FTXgsdRXDiOMo1lKDUCg/LztnPNTHn5NsgjVyv
psqYrUOLk5bzXlgFLPdaPW7db5TDWOlthoQvHDmBePwF5QFJbA7Uq42TnDeOPYpk7YEdZ79qR/Bs
5MQ9zA9M0K8tcqbWj6ghmQsEA0od/JyYkAeZQAVbpD94+wrIE5PVpJw52aUOpj/+hD55EnQ8G2z9
OoNNoUJCS+PQSgIkQyQB/YRIN3buuvNcrli8Nr3i9B7mZqgyXjDZq7pbxvKhq/atozgOuRxAKPgt
tbRk46m8B2MZy9/XqWe/I6AnGz70kGfQW3sLbAtbO47OlCc9OQ9gn9lQa4amNceXRAiL3XlMkr32
UJtyEB+C7NawKRTZGmEOSH85k2qSh9Hdbk3rH+P61uZAeG5ZvVQDK7CCgGYfc+knWkpyl0z00QRn
mvdXEq5K6BBtyLD6wQBuxfTKD+XzUxN29vE7O+qR9//10056b/M/fbwZWXyQcMsPCE2/Up5Tg5KW
MPKcR3iudPeCUmX+tGClS7FaZyug70CW4WkfRp6wL6oUKIQdQxpO8dlDbKWygCzqXekb7/pmuuzt
AAXIdnWMI/f6+kKURW2SfcWJ+AWMs2xgCdtoNbREWSPkMWEBkmmblyu88/u/bE+gbhEIm/69FmYR
XYN+sqiljT87f39JlaB5CYqz+YhA40eVaSZsWk2/zbaIT0f0ShYigH4fu6/cOzzo8S+syQSx2LCl
0+pRlR9b01vj7xmSMAxMg6LIJdxPtT/6S4hSnxbZJsJbg1V9a36mSiBRzpVHHoCZmpnGC3+6tN+8
3o/MdiPGTh8gUS25GSoUku2UpeZ5YAUGFMjEOTMKsBGFltkonT8MSfNdLzkIK/E7SXIqbLCL31qr
LdSMm+B7tydbhkG+JnmmWsRkHS1yNib/1XyQzbA37Rp1wvK3xOfI6XYPCZRj5ijceGPf1+V+tVjf
P3gXj25KuAv2TFoJ8LLp0cJcXXXrmQi4pyHG8DdajwLKpURlIzd/EMUhbqldJKLFRP7i/Pyn5F5G
W5Ky/AT1CkIguV5N87OWjkK13CtCvd/qg3Nf6HxxOiDxCKzldUBnZaqXfN3z6h6dUdObwEACMGPY
hq0sNd8PV3wzb0+zIfG160N9uBX1JjViuSU9C5uBcfW8NU0YEjyO/tGzVxWsWie5EiaNecB4GSUD
+AlqDzap8rTFuYKw3VuXOPXddsgW3el/81GYdhrw01EUHFMzVWCuke7XGOXvfXfQ9E10NSXkAZaB
7tEmhnxOPF7PRmpfxJqVejRf59zOqkfplz7/e/uqf5ZeN+IDzHR3f9NDM8yd9Ie2TBZxSPSSjqQg
Pbh9IFUSTvG03H/vJssiTB/3+Vh3pK02PEH8StttDmmDOlbH7I2389DnT3iZKD1VN1FlpIvEsu35
a1PCQUG4lXbq2sL63Aqe5ZdiPpnGiYEO6YzwdSulm4GFSwLpun1OmjxK+6hfWw26KA6whddKXMjN
ZtiL3AJgB36d3M4mqrsy7ag+lkZ+p+8qezFAmv6n9ZLk4pwaF3WfGv4f+VdffJVUb5ZmLjKy1/E1
p2e5gkhxLsZHxIf0esdPtDvfpzLSlUbExBq6BkL0V3LJMo1/E7zuQGO9ygmlfLOU+raOMJJaPNIG
rK71i0Iw60BfpOivLV1MG5muLJj4KMVTTba93HHUOZ3MRonFQhoaWHgYGstRGQudPJ7qiI9jCbgc
YnUJbytMggwLLP5Q2iWFaGtPyxRSh0cfexOdqCyw5gyV2pz0k78z3h6fB0ti0oD3qCLRmPNS0CdB
+ijk0FkNjFmj6/VoawuRTcMAJWhzc5bLP5+dF37UjQGJveRLvhiVHmSXMJY6RzCdqFzlyMZEBbL1
saKcQPxfbhdk8X8zez1mm+dvJ3SGtmsCHjHdFGwt6znITKvcUhFXV3W5dXiTKV1Anfu/IFLCt9Df
yta/E1D19WZ/I6v/eJboJAdEhzxNBk46CpnNXrlK4s/vnYMo978LDkQ1nS6k7BKPISAZEuIZx1uI
TkbO65kBSfOERFe2ufcmEYntVj+R1oX+HzcnHYAkEca89nYnP86wDFl9Q6DVrJmaYSZgMpyjc9HH
H+MM2E1tdgaa8GjyjwPp64VI1vN5ntwVcrExSvbs3JGSVHSrmeWwJ/dGK0kv52udxMpqCoDIcX5v
hJYGZyYvFKunJwlFY/cq/UuQxjlf0NNSY9dwrKnQvRaoMp7xGeWmQcUjNpDqEJ6rMzHsoDQLALWP
C1uyC1GAxrnbzeXiKf3mjd/g5j9sbyR4Jg/xFcpKbMRWQh2IZFbQaOferdXa1butLUgiKhSI9w59
8LodVQ+cQVv5bg2Su56i/aKA1LQRNd+y6p+u+W2wE8z+Ub9iBqC1s5dbAWbJddH/N1gpJP2DWtmS
R3GgFu/Hg1LZqXeRb0WLyZ+QrRdH0+9e05V11yaFc9pKIqE+NJKBGbE7/zM9WGqv/Er9wE+9lyD3
buqqISD20J4e9+H3bhxYQMI6xFwHoVl5t7FvGh8t1x8Uf/walnvI02Zh9J5cDkAT4MGbbSYOK4TQ
mBkMcqWzAm5Bc0etGZE/MBzCnUmNOyumGuimKIsv6rJpOKaN2RUc/cozhxibFjM7uDj5lwpMkyQf
8+Aqfz7ZoeE1XLxn9BuYjgOUYHZgXqnQHz5NLVmQ3MnMSwPXvPVUZZawN5+lnINk4MhJvCSe9Ofh
qxB37698gxdo4yIMna7tKwvvYxlQdAP1TSPrA+b4JEiGXDm089WcOy2nvJwYym5ckSm+cVDPrVfl
r+44fRcnI0JVhpEEOx2/plFbvrWQv/yZQ+MAcvhcN1oxguCyGBe36Fr57mtfg+BQXOsJ64Zake6C
OXdKyBmkHzZlEBv3mgFkNxvuXX63Ydr22kpFI6s/6tORCVxkNoZ2XUtR3biDrEmOkloNnxW2nCoQ
HIPJOil8ycUq8HSsJVd6qiM2aNGVPwDKjLAlTmMwRY/L9Y5F0veQHy6W7l7jnBSgbJUSjmKOTwuB
Lj7EMTa7K59jjDoWcZ/JDqFYTjXmvtOyuEczRDOCTbwGMIY2fHSxpOJ+W/STe3VhNlyBcBgjYu5a
9cOufAmMeFJf7Xa8AkHgWgVda0Xs9vzknO95dAwFudOWvsy3c9svHIuvHiz1GvYzlBJRYKZtuItl
ydiY1LSGTUo+YQK8LjtP7qp91/GuID/LQnB7rGRoUrJZvECbGTMtZIC83idwaRsJU6G7CRVj1Ow/
AwPkJw5QE48GoCJHk0oLEng7J6+WMb0KxpHP/oZ4JuRr9HMKuboXgxjqZ4YuArflwyb6lYN8pp6M
8rVFjcbYJLE5vONXKwaeTwK4FuH2Y6rJbSm3ftee6i68pO5+Lc1XXMIJwuhoHeKzhItjxfXfjxQR
/KbZRMlH0nW4CEYxnQW/SIXjxnfW34mANmnY/N+R2YMsDZfIHuBf4UJf7pGev1D3YnZtMAIuaM9Y
R9mJflDO9YLOhL7PjGc3YDj2kJPcXL/+5THNRPcDvyZYbnPdfOAqBpa6e2E70jS+6aeBtIbCxFhb
x2m+ocMsE0KfnkBKOukAvW+A4ZmyUv7sH45LvMfIqpCnToMdShqfKyngGgRqXpjD6wJngYEOVkG7
TqQva+eGtCloWuouSQ3nVnTNukeSc6j5DZQ+NcMmuO/jT/tnYCv91cSLFkBBKJF/U84pAXqxi/gG
5nWRUyXCsYyh5y75PpCGK7YBRP598oZ9yu7ejndvuEAMAggODGYVV8C/ZUqekTmNyRxBtT2A0iHs
KaXVMatAGP5qhTqWfczfWlnvIwMQGtlpgGDhRdT7EFwk8wkZ5ShI9htioAfrLazplw/IDUri+JaL
6dxYfNEKjxHfW9/Jm2f6mRIpJP6TD3oXGlWODPsq+YEa3RgLnudcC8XP0PSjK5YeRbtiZAjTu4d7
ox51wTvqj+ExLuIHI+hEk595m+AmI9DYjrA/B9ifhdyKflDfu67FYVX5TLJad+HzNnhKAWZ+rzmP
Rk65LjagssUgjGck/psl9R8qu1g4VD4O7vM0DzLNMZpjJSNM4Slpo4qIAb83pu8KlFcMkuQKscNT
+BXPSnzA/A7fpoTo9jgNA3tSWkur78q2LSVTqKta5Unm13hvEdp0P3Du66YFkt0JfT0Oj+HB4JkJ
mrTrNMTM2OnZLCMSJNoWmJMb4NsbUqYbBL03g7vyCnRPgKV2dqrSJMCtDv7Nq4/UAzs4qgbKzLqw
NFoyB4aLxwJ8BPMAm7wjJ8+Z47X4OOakeRUIqQfMr14yCx+Qjm5XagFdXSMBSOFrSr09bkC4HG9u
m5oKrNVnfdS6orcM8TCCVdTfH9InZXPkET1tckJaXdxWRcbYuZu5MsiVLgbusZwE0Q8Mep4PKKFI
NPnsLG0r/Dx/2IWSQCUEGlO1UFc2jCzLxcHNlgkAY9bS3w5yjhrRNUloQ9jRCUNBST52rsd2KyAQ
vzPXSUx0scBHUPxLAjFG72OVbjgWeRKwQJdlf4tJQpRLiEDnl+0L+EuviMXwOEY5AAOB3gj38trt
zAtBV8U/WGaczhkAayy/5sSeERFL9Zv6Cwc8UwjP9iY42lCTYJRYoSWUxNu9QVNN2np+ORHgfGVt
mlMYj3p8twjBxNkWl2Lxx8rswKre6QN8PwXEdh2jjRcpWE9nC1J+jnaJQAMCah+3FMjUZo0gDoAA
7WN4MvYtjMtIlEjN3v365TEXwRkyhyyw3eR4GgXsBiupzZwDFEwtHhtCBwGEk2PdStEWctkLlTrh
FcgzFb/peNK3xJreQWz7tXsmtS6X6KU9Vuk6WmCKlCnKCy1X5UODomrWWNkpPxbLBAPPYDzYCNZK
q68JC7MYdSaT/EYPs5t5naouMerIpo7eIFRY+YP0S2WZSF9nIPs2Au3APbnzxm4XsNAKOASQlXwM
Z6Ffy9IMkqAqejG2yfQgpbM5SFUT7Mf/xtcH5tEvTTNEG4KoMo63tOVdB1R0G2XPbkcO7PARIypL
L6Ykyghhz1wdQgFLZO8uKgEGGm1pHPtl/L7Alnrm0Ik1+sX6EhHFRsb+tQcpCMmWASI4XwfAXEnT
G0xb4VcK2xBXU6p0Vv5XPBASvlquSvlQyyiKYW6XSVCLmPk5is4y0Chc/fGx6lOOZLxTDl+g5Yc6
BkROcDVOWNiJbHglSYc95dOTC8Zb15yl7g5TXFzhb9xNk8ITPZLZxuP94OqNw4L1zudT/3YVd44t
epy1le0uzBIXpy0HXIc5IFxuKfY3aLF5AY0f8Wq4lZQ3ntfIdio5w9WVyQEc9vB9qI0IvFMIzh4o
2mOn6Jp9WMFDUt8bDAJsnAE/GKLvWeturRXcvo+TJXvo9Ww4wjcBEaXvGJe9GqGPMTxQnXXWGJUn
euOl66KmGGUBW4ztTfYfdASzx+EWtKouRHHj9Pxdq9pwf2NfUyyYYyI8ToCjmc7D7tcEGpaWbZHb
kqZ2OGeVMleuFhl3CVpxr4+E1Nu+aCfs5Yh3cM10XqhfuhcRLN4pK5EsRFMEni7TuSwKmZpBxVen
W5/kIHml9Z2UzXRZcCBqrg+ogurrvHb9GYmVrklovAv8bJc+ejyA6zWglJUjN/337z2eLjVWT8wD
6ATNeyQomzcs63/XuQT6U7vhEx+26CogGjTpZ3AYm/YJknNZikhYXwCJPmbQxg7l9oyHqduYuc0R
/cL5ezsDmJLk3BWP/TadGiEpVULG/Fh4F3/0UHT+vTQdW7EYuf45noErsTyUB2OWE2IfiEAj17tX
j/Jbm93+CBk7qKJeiM+pH5VWzKxiFVGI+298ZFd4lClb/ALx2DYnrvjyiKsk38X815D1UlF3estj
5TnkeDS9KPb8dYR+yX+W205Uy3fPqhlJy4+3RNq2MfFmquR2Ka+OjbbXpWeYPuHgfff8OSxMnMZF
lbblu+ISCl6YCw+V8E627Ibshd4rwupHx1EpPl7bKtTQML0ofWmCRMon+VZvgCjgZF8ZUJj4Q28u
2jaFf0SQG2hSZeIEg0EbkgCGnYWm7RJO2V1vXiQERM86Gt0g/2dEYDaQ+OM23K/M0sgtvdMJQ54K
KI6jxEnDYDqBMdSdQpp+gkjicUE3F16cuwaQ4pbiYzkqsvJ2KUVlam0GCYfieXfyYzR9YeWanr6n
jIbYENfB4pX4MDJhAqWkxyG4pQh9lmjcTs2fCVS7KYZcak+Tt5g51RvXHGiGVIGa5lx6iotgVcDU
z+OAUN4zF28JVdJXFrrDBarRCw0MsItmVnnsS0arm4BleAIqW8C1dT9qVcLYPUKyTbGac4kLZY0l
G/1tlhfQC9lNaRCu5t/AmX7tPsvcX9061AsaIq1oJ/nwiTxTywQds9xNpUx9EYlBgLE1MmGeoZ7K
AdovYhYRQJCkI7L/oX45NaLqiFmqoUkqbwapvJ3s8Y0A5YCRm4Ho0R+ZgLM79Q8zCXfcpJ6lQXn1
2e4Nb7gxoaaZ9f2zHQxb4dUFBhclheLfrshjzVjlZltN6Pn3i1iOhR4zACaj9pqie4E7S3l4WkOF
/Xp6y+HkJM/+jy6OUSLwGL/RGsNGKQ75wLGZ24rS4vFp6xNM5hjS/fIFeVUHx7HPDFBFWU2sASfu
z6B8E2crYfg2+XOhy0vPJb/t843HrQbBz0ELvEWxHuLm8ypKrpDW0EHrLq7kSym7aAG+K4Cv4kBc
9+9Ge016vQsc8T2Gn7JJMe0+OVPhx4By6QJADi7G6r970h4N4RT879+FoUwbiZ/gpaqVOBxzs4sI
jLGW/xL8JggxofRFiBuVcu3A/LVwS6czyKKYrK627G8lIzPGCgR0I10YnUJRk5kwpoCBkk+yOzO2
ev2zQ7NMyGu9sIQGmvG1Hefwtc+NFcyAlT+SUW3XThKR6UKWPyDjBjzDNYrepr6WFTqPgvDNhAkZ
qOlicbtJ9ZK7MwMrarfgPGzm7o7ueh024mSwTp2idlvpLCv+y5Bg4PuktHIATKpf+GpaTK+7ahMk
p/BLQAG+W+pLxukaU+kXBZWUExJOZ/SSnegZ9Mwy2DbrDrrgfSUpkVwhApiD37t3ZRk3U44QLnDG
Nvny3Zww/T/TG6mTqYGAx93gwU2rmLk1krMJyycoondi0OQR6FLhikqZELSYsJdCvUFCjQIzgJDY
sAdmC6Em1PYiKmn1sQwO3JGxYkg6G9qQ/T2LSR3zJJSnHknCf1rfnCRGxPIzO3pPM7H23s8pLkUi
BciEK4Zj6/1Z0dk/xYJ5NIfTxRJvpSUvL82PTm/09Xwak3MOb1ZKfHpYszKWa+8XfBTrJ5VwFwBU
+CkUA+jLHhWKa8DINtmovVq1tM4LLMLyiEwsf9nt2xMeNf5oJNrd+Ce7XdP7eShIlDRdMPHm/NZd
fd+VPbk7DXDLtYrwHJuFwJrilt6Q5ksi4BynJT6E292L5G9JhNCS4UoKapblwRdF0KfPfK3wFqEf
lC+kHA/4l331T6scg5kJh8GctPk14Xkkt05qDZUEH432cLZZ2OERiawPrgOiainirT685bVufy6V
6Z4Hxc0KLOayjDaDMEY7/5NlC5ti6+pGopV7vjgtmUomi7qP8T8F2hyPY/1lz8YssI+sckBJy97f
EIzVKWFP5rPuBZeABT7B4PcTEKCuouFCPsE7DE+lDe3ld8DM9U1Ywx0N+f6Namq4TpjZr3saU933
tX4JimPMvRatcsJUNvUybk1BFkJ/qc3xZdssFZsW3zP7FrpoJ3zuW51n6h5HboqhQMapbuPvztE0
BJaW8dKVRG4LbHhS98A76U0NKLtKQkzrdPIule53zE1dtk+s/mhfqK1gKj4tD85mXvWd73YAOVJ6
q6o/ZPcASfQlTj1d5CvZSFLcEWQFeE1zewurkskp/C4mg3C19sZPBm17PJEasPT3NzBlInuu+2WJ
IhjKENFoEtkt8bp0zSoAANm6wbGNqsNzrYhPZw1mDf3gCUt18cEPNb2R3ENO+Lnr1KfJQggfGPQ8
20i5GH1ljaX1kYru6vI37PGDk8pjmaz/rztoJ1g3+Hmqe76bYHAwmXhN1bLDK8qXiWKu2hMZrssD
mqfgepYYJ2F0UCevQ5hHNzPg8FqU5cYhTpeaOa+HNLVsP2eplncbgH1gUGLiReQzmUKvTZl0y1VK
WMNZ0BQYjnuw4T4EKLoQ8od4bFvQgP8GuSqbwuuH9a7i4LwcRu+KSbycCuSPHcrEHPnMT08YZOge
YONDu0NEDlb8I9X89rNJWBlbzR2ZUSD5UkboWnoSgIA3XicQIZjApyVJiJSQe2G1Nlt4PCn25vEF
5Sh9GCN+/dkOMrIRfsjDG4a6Vjz/OUm3NIFKE2A0hEZ/5baw+356r8++CqKVoqVuoVxKurZOGeXP
wXntJGp3Bj//l+pySiujp4tJBJRegPbB3WCZlMeYSQvshXSh1cax+PKWOmmg0StApJgEx/CV5kYZ
IcyzA+w489o/bNhQtWo2CXMd/r5Pp4x+F0fuUWYinsvZiltixUm6MdJDEG9sZ+x02ZVt/FJqHKgP
fdpwyeUYN/GFmFC7BeB0feXs8GFZTAj2KZMHgWoir1/833QRN9LVQx53YgTMtROdo+CP+MautD1D
bjy2RA9dNFMPuKzHSGdmQALpUdGgRhy4k512zGfVIYO2YgjA9J7o9y50MQp1o0ZZVZHfIQnGK9Iu
jpyafxA7geq13zDaGmEOlAyUXGfAujgGzAc09nTDOpReO+31Fn6EJuuMSbO2elBcQHR2Ih5EUR/e
bClaJ+TO9NCbdWH7579KAQh+hvNxtTidOosdquBzloE0ybuxTdTZ7UkvZHUeRtu2dSnMai5oQV08
++4/qNwSrtwFGau2NkmgjOwUUBC+IJVdrNzbEDDvzDcmm6VhqjHiluiiUUJySCMpTXDR4rNX/DWy
stONeTJjCucq6Wm4IATeqb5HdSpH/Z5CodOieJXXV+b6CaHwy2c1YZUpIFE680SY4N+DCLOXsVn1
PfhXcILCIRauG2tASF+T0U6BdWfHsx4MZHkbV1MTbphkj0pB1u3CztuodYd+8BQgFkhXheBQ3Nbm
GLbneNQQLNpAJaXVH+w8g9yxBNbZ0XRxYDUQbHXDm28qoeitnsPaEC9PEW0wPj9Pi7tYCOmd5rQ9
Iv+lnu/B7XACqcfc+SU+nuUOUYERVuKHFAf1/VYDnKtMdMW92Cwj+Ob5A4Y9kZmiaGotBDCvmQZt
cFIEvBQTpWP0r5VlRFOreh6frpdXQmdFlAjoJ7bph/J+zjUA/1zAXjVAYrb1tUVK47e11VV2ULH5
oGNCXrZR+yI7Mi579dS0AiExAuEQSPQLL/lF9jhjhOokHSmVVWYtI+QbtpNlqKFwNCYu3+9f8PwF
kxWrGhU6hExwpWPZNcNfn14FUo3qq36mEVsUsqmiqr/zlfwvhf4A/NC7Krv8eWt79oAF8hHBlmb9
jU9V/uZqwLKB6jmtc5qguOjZZxNaW2SH0CXail+BOLSOwk7fx/UCH4KkcFFTCOcQ1wAKXRY8NBfe
rjhdZM3V3kk81qBQwVkc43FPhepJWQFeXPb8RrS9eEyoqMmuGsaBp4PWZqg0mwjHjehbVl+YZauF
JLBKTMKS36zXp4Kcgy7ev6UL5od7StBHysTmPDjYUmw/BG0rMKZV8sgEEoB4Lj5/Ds5ty5IjKVnq
CRz959auViIV9924Z6Hrho8xb+VHp/y3fQOfOQn9zMppOER7CK5Vqji0mrZpMh6pIOZySRHdhgdP
rPJQUuZnAD8ioaYjyKsBuO8evgNmhTcNF1Kb6dmGFXvSkccoxBeo7e0PCTWYCI85Xw2Hft3oWBI+
95ArVBnmj7Bc4+jVdaOZ1VvB+0ALJMDx177xMZaCN7+1ceWpejORWqYsz1P3ZtKc+aMXSd+KZ6k5
Vt0NtAu7K8L55FWkMDngPzpW4lOU9E02bM9pqy5oZQpdEmRstaZGL3q2puRFISyHepco5QU54NmM
tFZrV2lFPe6pV0WI5eJZF7ZIygcvQM1i6P9fjc2vSmxIPgwFJZvURazKyxJXnMdFq2SQIaraETBz
mmjPJATix65aRn876+1BO4AU7pI9FbFaCYZiUqtIMn2Z/HbLl/Jna2Frg9WYNnyEcOwUaRooSieE
dOS+7tWAGaTbtS8n9HDSkl5TlQ9le8gAPx+IT4+RNroCGEUGedrt61uV69256bB8wS1NJvjV6OAf
b1hnKSu3n9Ly1YWyPyvLh6TpLiJxS923QNUrC43I5jwCEjBpg/O1qKh/h0uukDDqEaFYHhhPU98b
Cp6j9jOd3o+pnuY+5ODUK0coGD1B0vI7lL5/bqJ+hzhYVbx2AyfAOL6SYwmcpBW550v67o1ruwJ4
G2tovyps68mOlnTE5l5G97MmRWiaHq9hYaW+bLWFNZzKspyiBDwbNEeGxXvcD0NDQUHYAwTmaRSs
GXvDrQ4p98Z3VmEs9LWDAf/dJSNYBm0Hl4kEU0CmSxiuCyryfNrYrMdoW+T6z5+mLAig3Bihc4rh
P3Gi74N5lRs9rN6+fN9n5naGfJMoKiJQWSfir7xgQdanEO7Ey/3DTRC1U4X5I1Dso2CDLVK+3LqB
qjKsvnEU94XGAjz4zs0qs2NJv+x2KqmtHDGWk+xib8+vYfs7X4oly+mIH6zViX82v70jKh2w8HU1
BE+jOsDSObSprMToYkpnxYf1/YQTD4ucl8+ahIs1V07dRO8IR4jlo5Y5FFp2bL7iPDvGZWPiyLTT
ezXX3Xg5FHvEtnd7oy2rGDyJaTvmdRxerMpVge+IBT7m1/dxz5JSfyidFjrKyJDl9JQfeYIua8UI
yyQvKRzUqm+u2jt8NjQzKf37qEvzlcRjKVkGizu21nyCBAxbOpSD00+HN3ju04ewZ78ZZA+RBdGx
O3VEq81stARi00vHCKvd+M9axeIrXO7gpN6iSBklBafJI9/I6ze3ju/JdPrFubqZvM+7xIvM/Ivl
TyskOVcKMnE02lGFhpwqa8XdwsSxHl1CZ0wYRvlbiTlRTT85kfEHvvaWyq73Ar8aBASsUoCceb+W
y+CabqV5ukdFHK/XEvNIIu2kFsCn5wmvMdZp/17q9IX6Ojt0OIuHOtPvFIPZRTJ3HbK/WV/qrfuH
cybmhSu1x3AycVxYOdN08G8FACVPQGYr4k4F6yS3sQfOZGZPyFOHxovSV12f22Z1leRW38QJsVXr
MxHhInj3qla3lxCG+8ucylFqM5ng7qdcdfp7H3/x7wN1A+05XLH0STjzgvLQ13SwEQgqGe9VO7hU
Stc/I/d9Em7g89u/GhC/xsqCPE4FJhj74do/YN3AlNrv+aOHJFjqHfm21Gxk0elYUGlc5E2oz9b5
EBy7oOqQMwu8ioW1UjQemKLdc2/50Nf//4zSPmMc9as8B/9OyHU48vIT6IVvME95IMBVw9rjvnDQ
3KeFWqSrvsWGp92CxuBx7/foSIRo414OKAFSJUb5Ys6W0mjOrdfvKwGI0x4LgApyGqTts5MBplnC
2rGu9LHdBrYRKqz/sCbcA29nSyc+qniFYp5SsQg04tIpGyLYTrIEP3BOT7WldMkaUGRbkH2dSdnC
GkVNvtlwhBzTsAxJMg9CloXDfn/F1xs/vljBRJDrZQnxcDFRLkBZM9l/g8SqRpzRlkpXdRmnLLVM
4M3UrqGWFOo8qQrq3zdXG+wHSddrJN1J8kO1DnT/Brrt3MmiczMqrGNY0JpvpNu+NcddwjGdZuY2
oQ1YjA6xN3Qs7g5/aTyJz7GdQwL4qUH8dEyWqGn6gLCioKhXt7IYxtaDgwnPaEz/aUFPdpalkveA
B7DRaXXJPvbvYNO0pz09oC0YZGa1v8JXTsBEaVPej87YcBsfoGhT4FoefZDsO6ycKurbFZiDUnZA
PytwFX5IGdxzim1YGV0Fr9CA6YR9XJBsvM45hp9Zg5/oS6Zye+2aMgB0lHbmiENTw9akYAuu3sS5
ALwn7AW2NDzdCsuDOUDxlaxrE8ZeT9zHRjfBCxpEIEZgoxWti8DUXf3Ee1u06GJT+ggZHENxfkq9
rtRl5Z0G4dLIfi+ZhgMjN/r1iPuyCjCW6AzfolQuy/WAT37QlQA6J3/Uvd37ZKKGuqNJZr0tdyh4
PGuQL+SUNewqR6J1U5vxsusLkMLe9Va6iLYqXEH0G90wvTLf4Q9d6AEQoyert32/kzENBCFfiPMH
R/V7y9Z0T8/IFN8kXofIjMnqjjUJj7vu76w3TKLh1ouZOwIQCmlCdEsi8AgeeDJNWndj5rHo8V7g
Sc3hpCrg59k4GEkJtOTrYGdM/dACQub4mKAghoO7htF17mE55uuefR9sJlomcfkgrmRPU/ozK/tW
v9xY21TDOSRuSEu06MBC4yAP1JOCKwudM3S+QLHXRLoSFmM5Pb+ykmCm1sxM1kkBAN54AXCYEAtJ
8un92uIyQyFJ/2cLIGVMB1FVVfH40B5+WqECyG9Wu9QqesXtAmuK4q5/TRTN8Fw8mSSY/uSTRvbf
yNvdhZYURgYJXUxVQeo/Ys3eRjogKw42wlUnF0uYj85aTSYY0ECelkDO5QDYxRLLK6fYNBmc4I1/
Ulqo+3DD7EgfX3JUETlro44ZzHQcSVxM8lKoN0CiL/M+rkj+DeFNhL9jPfYWqBWd5inbw4+jawnR
S3GMewC4iUoxQXQCunbRCtKKH+HfEphmsjkGhJYPsV64dtYxKHZ12+hHqtgvcr8ixvG/ZC9Nwh/7
tZ6cbjCOjeqRzmvRiv7DS8ZudJ3ksRIKM3IRpRaoGKgt1ebtEehuWx4BSe7lKO5C+DWOPtP2H070
n1+0H01aGlP1YIVBt3I7jpw72shRGK8J1vYz68Mmewry43NJUEobEammHI5lZSeAVzUanU1VNJew
/5HNw3cxUe6pZjbXRGfKdg0Vnmr+xntdNjhtM+RtQSteLV5hE9LogyxiJBWAilspRz9hR1C8ZTL6
LydIFBIkXH69K0EIUXfbbAoKSJrRwvaqaosDbaZR/gvtY1vn9yl31fYjDmuwWGK55a9zw1553rR1
W6ufe3KlwMw5HkEplfr/x6VOiZJNxuc4Wif4QrUJRG3ORMTrVLcNKSmdf83C5pyBUUa31JL313fm
fb4wL3uEtvZEqS+igYbQpvYiE0mCZALbkQY/DQqx7wOl0MP5yYdD/Y09mpKtEn+xYlfqtkWnsbjs
eZudFoRF/wBFBs5+xBedoTmKZgrV4rNyu8K+3raTTPKZuNlCB2ip/mg5Kx8UT55v89KMq/qu8B+E
2vOiYKNMA/0qGGDbeqOpadq2zvmqaeFP8LvoD80itQm49sXU/Q0XkvUT+xAOtU/46Ofu6dkWMwAR
6sL82MWyf1cZBXUPVgoQBtlaWy/J0Nr1nY+cBKJPNMpVrT8v3Jms8YfYmefu12VVctTGKTBh+jfL
3gOCHldIaJGGB2X32+gEFnDGy6PqwRu2EW1hcM/jE2imu/jC0XEAaYEPXE8zR+z7/rFdXzEGe00O
6LoknqfyN3odPl7Wm8LKQdjRcfGE06blm6+vs73Sg4sQZCa+CVb+VrkQxftcqtP05rAmmWQEXhEk
5rwaLYc5+akpyIEhvZWs5DwynofoGnfZQn0MS6UYwgk6E/A60pSll2SpfVu8Bgi8bgJ7hYthpqjV
j8ZprphxRi5TXYyPbelGRJJkFMhlj8pPQETWBfJU5adraq115JdB0fz9RI3Bl6Z53D0nQg3OaHcV
b8D1sthubTHPysYOl+WoU5FBO/7oVZzIl5Mqb9aNkMerDUNlV4nHCSuaiBD/VrIP7G/ppK2+yq7p
tjQCCKmAR0hPtBErv/D3JIxJo++wqvjK4MDeWOLc2GUmf/NQ6E+EhfYqx0PBpJ3nBbhUZMr9qEsQ
J2JVdjH2Zg654LBwAaEBmu/d1mFHd+TVmxAlYyrCdgkvU/uDZa1ZfcMiOEoBrwo2BbGQDc3kCVAG
WGAAVz4rY95ty7RXKpJRhqvS1T7Pk0cPtc4IFqWq5RXtZpvEI44sR6oBFV63fD/VGRtrRFHsKDiN
ZM7Cbx+ArCH6k7mg5Wi+E/Q41v/BlMfFDukSYU2V6texwRe1hXbkIpZMI24h1nbfLxFXSIHSQ+DK
t0hNAJnCBi12O3hmZFSwgyGQNiEzm1eVHEZUcBNvsG1VXZgXhBmK7yjpQ+DdyQuMoNi/SwHYNt0c
o5hOk6tBjbtIpeeGoCGsbZE6ItOwJFapEPXIV3QSocckLkuJCevPnYnmyXu0ZgJYXZghofqBsXZj
SWtRX7LsZ69p553TSKW7X5vslL2CEc/MhmnvWPdlEvBC+ab1RdrJPg6ZLuah6ytvUyZcoQcK1FLe
r00rEEiz7UDbwKA6qqSreu3AtFqanBPpO4Qr1iLfPqwwH1wDPrN3K54tfBeKfJ37ygD/chqvjX6Q
8dQjZxoCzd36amZqYevrxqaMh2NRa+cL8H9YhfwFuo+vXaebQ/EU4uX5kOB6aqQJHGnOnd+sJR7h
bNiapTeuUCTuedzY9UUxH9q2qjrNCJc1Iiqt/72xtyaeivGjbqnre515vQAQw+NH+m0M8cdrX3eB
opFYob7vTOjIeecywi29QwNlA9boB9hJGcDOieGbxQC6/ALRvtfotIkzQQQlOAQ4pvoKfOklNLqw
FOf6fhSzr5AMVk9h1GyMzy8L6MDg6FwsRIaeb2FxQtb4JiM1FHDq/n0NkRdpbwdjd3PWQoHYH0M4
pIJg3JJrChHPBBjenkEb5d8wL+CO93SHnH6poRHqALXZUehmoB5ZWo/Nc33hjfFkMwWYAfZXKaIw
T1e5SkV3jGgtd68OehOO5kVfQIrTu6vmEtRFr8X8UPVkRkhTgcFef/QWs0KAJU4KB6hx7ofSegNv
ryeYoiFa5u9RnWeYmC6pgA0K1C1jNFZP+GASm8fvTljXC5baWW2aheFkToxQ/xJpbnLeZChJ5ps+
e7U1M1OG4SwUdpxFvYNoewqZqd6m67CG6p1WfKeOJECsj8bDRaofI2Cg6nEjkaWTe1j2vsX4/qjJ
iNhniPTcniLEK8dFtEHS5EBW/noA5VOnh4SGAYai6jHU06CoGBrZYLHBzSIDYpy+iDNcyM5w4uej
S3UfUL2RNtUXmn8Zax2NYmQF6jiHlh4RcxkWkKsaU4KTUgoka215rKAF2ybFX0OMOqOlR3ndZyiH
SVBjy88GdubfpyVI9wKA0LZpQ44O9piYp3g/K93XpOl3uAIOEtTi3N/zT7YzbX9M5jhx9n3+zQLI
oNDTKT+oD5IKUohFERX5hcYoA6Q9GQQKqyqNvv2uhFOvLddqioNyG66FsHfBDH8Obfc4ONJOHfKz
sECmwLmJ+bRdpLzMPfGbloz0f1p6zqAa+qBhGcj6Or5iqUXhFVTLhgb2XLbv2iLLzLI2kJePyv4J
9vFKnUOrMDhezvfPb6mGl9sJqELiYoRkVyBWioSlXRDfgOVJRLjK00JYAtL4tzTc5HEY/8L6YM10
eYwI+LBsV9vsmU5QtabUHRpkHVYYsu/CrmrSHaWEPor1/k/OkvbUHcpkunZqo+K2QOTZqHKMK5+N
to3kgc0kSULG9QT911ND4pt/mXTYh5ttuGF1qIqr577uze5hHdoRUFTz1tGkp1vOzSYEDwn71TbM
/FbiI0T9aiNjcQB+P45POU+NeRx7jyNcC71AQNQO3V0dYznom1ShKEC7eR4Bs0pFrZZZSWQyRdB/
DRD1+lX7rPY/EXpFmSFDF5Mz4iYFloGkxZu6ok82IIWaj/sZuko90aHp7ST4Ls0qGRohk7zm7Hz7
aT25DFdI0I/dh1MoGl6h4yD8mu5jNTbg271joGKGndWA+E0PovCVzGRTKnxmX2Or1vgLRoCHsLFT
f7Ms9lqZoJT+J5cVjjl4EMgG8zlFIpf0/e5tbah++DcobTepMCW/273t954KyJ6GWDNQZJyEv58S
FoCDQ+cH8hT7eqCRLVTRqBGQ5/M6ZBKtbHr5Q1TU/H1Pf7tczvcRX1mvz3OcFEFWQfNceDLm64jQ
a8LMT+zDbRMgJYgqaWO4KV6WRQ08lrQqzHsrIs6mJbp93xyXi3AY0QJhlYnGjDZRoHS/0aowZpuS
X5TdsspdWBJY34TxeDk6QXPDkRqTLykEB0WvfyzTFseDgtyva3v3BijGaNxyc4XLFh8I+uOPoDcT
/lAadiKkQW3Ik8wGxM1PiRNIYza7W3WUB3TUxocZhzl/taPEekv/zWsOi19Zsp9gOYg2lnNokTSo
2cNSp6XkWn+QKC+t7Gt+vrDrm9tUZE0JRKweHWsXiXxMvg2dZfVv6xLT2j8zSatXj0odOm/kcXB6
QA3yc2m6U9d5K5NG/U5BpXMC6Axm8KkMtpZ3qwHpmU1Jm7Rf/ZwrQNE3iqVpmCgcvL6lQDYhzOtO
STLLY33t9mGM5TiwYY9Su/mmfPdkSTU7CxyPf7gjt/Is+DJGZ0m0cnexIKm5ioidJONS7MGAcQCf
CunQlpxkENuU8i36KJXm1O06/mjquOxHgntHl+6Ng0/EyHvMhr52a5AAbEFVvUouBCKJMiikCTyv
sSbZJi5SWmCWitZAd2q7Me32h2ymqyl57ItcrAOP3bQJi6jb1BDQJyd9whymcbFMTTrP5Ps2RVAe
T7JiWHaMr0CpRAnFeoPnLqeL8OU00udp0r4886wNoE4Qch5flL4g+Ft+X5Gkv3pb+iEpGNTeswwg
+qh5WYLddL66BUwK14mZVWkF0XFOtXgL0a3NNfRB/92LbUYPvn+aBkce20AXOFcsbYkPies6ZozR
tTYaicMQ5MyZRMHMJ1Tud3zr86QBoOZlBjNzh2PL/PDCTEfqa9amVLRsvcP/x5rLHMhkOeo4ZFii
YNxZCA7zEpDFJgcvWnfM+k6hdRafaYgTvwFL/+SxlcTXN7Ib9Oa2uBfcz7Ad4cgOsvBBPVkEgo+e
IzW6nWMVYn/SaNfy8XRbuO+EnUK6gY73uJG1qsKC1+HIk7+yk3AapTfyRuY+1LSwA0eA/NEK37Ab
i6NTiehMVKXVIiFdI9aKDPdXG3Z8nhCMLjVZ4bryDAcqQCVwDK/eErp0++zrimetBVsL0q9vVuEX
DXqzmxeWVSWrNPzEQwJfXIWeh7Ez+Hez2ldOwRxYQCC1k0zEWou8iIU2EtzSRORdqzCRPUToLzhR
QrHPRIhCpriP9rmmEuDK5darVDquMq1OQIr7euDu464c2k+WbQc5HjcFQrJtWRQ8FmDwZ+vzjRAP
8DEeo3vFjVbq2a62avgUPh5Xr/xtAJvx1jhNxDPkHvTR462Veu+SSz3Qv+/sE26C4HLn+tOk2SgU
q5CuVWsIM6mG8OVHb9kxY0x5ZLjQBivgHleUzpODbMCRBbDAi6+dWFTW77FnOhzMshHvNhgGFTMb
nl1ykqmiK5GdfCZ7F0JXQp61JfxtKCPy69Xp3byylo23uh0xnNpcdEWTf42uKy1p5cU5HOh0H+vO
tarBuRVutIVxwknqmi+5kfdfYHX05QQlGwnW+WgNbW4WriCMAcFIb51x0KoSADxUwMBsgEr2wqjx
I62QKDIP4gvDuDlIjd2JQEG5LOG+ZRqvdB77KNFJko2f7aonQrLqejLTAikvX+CTbj7kDj9/zZl7
hg3AWGJ967UosyjC9D60L30vgTIitcZbKaFaPg5dYPbasGK/SNFs3xH5R0HCisAOzckpfcGCJUZB
2FJS4Wbd1Ivp5avu/cgY5fjYAq0GBikkhB/gsShC/QfzRop+6/aniACVQ6QY6yjkXsNczVLwL5u2
obC1r/CIVYyitmXDWHhqWcKsBQm8t0V+b09LYDYfKPNmRWA4pOTrNMvwMuux9z3BGEJlqk3Jtevt
4NguplL+rAN9gcNC6v4EeR8XX2Dpm5AyJ2QznQ4RSTAZn0syXfswQfpENVNzl8OsSOxsC3IeCpaG
H8dfgt/ZFESoSjwnRhTNwlKemS2NRn4LiAfGFWznHH/0aQPBWY1PJDNGOFT2wgxAod4OA6wy3k/M
GQW5LthoEzLH76PvhhfSRZQIE6JQP9UMjc2Ka+GeH7of7zTV6OLRnUl92XGJQw57rxusnn5N61pB
RtzL3KZ5qDJwBsIbkGNBXCyPYuBVH5H79NzvbfywmZ0jdkRPA/qJszY6u4BHdpOQWQhDGkbZCMkm
9A8gOs6j2/y2kb9LU/2FsU3pBNM7rA2kgAmCDdqUpGnOnsrdKC7+IhIVDHrU87HwKsmdPHdv04jA
BrC9bIyRrAHcV5aoZEJwhQEG45xW6qCaNCZ7tX6O/nKdwber7kIlOxL4cdH07930clNVt2xnynLd
uduej38bOkWTiAKBlOHsLl+pbEWXbfQrsnbLq0v+cMt4sPqnBugtll/MHrlNEVLD+YAL+I31U77X
WALq09etJMBoUc6x1bGpk95A95UuuqLWCg8/C26OPyjFtlAZAyNdRWQXm9HLDsCs8BIAzHiXXA42
UWWxlDoxEWASHFMAloII6bQxVoODbBDGhrFPpblEoXPASo5eiBaxQiDOVGT10iRtayQ9Q/GokaG1
MXUAfehN3Z6A+K8qJoZeNFyEOlDtrZjMEPbHQdn+Xb4ea4wC/ILsHW9T0pGKsQsByxwWfR3XMzKF
olFuaih2N/V8DBuE7cdvVlYGI0EfOt1Jq6ARFWEUpKkbFbSoZhAyxIy8osVFJy5aHI9ORotKzfoY
b+sg1rGbpDGe2OCNDN/XqWCb0TNKVaiCHLlc3DyiUECKTljAq2T+LnV0ctc5eNRaT6HNIYKYw/u8
DAW6WHlIe4zyxPsoAO3c8kDNCjzMqX9ml1ErbQtyvjzTxBQbSWc6Cmelgc20PjUJwKCwQbouqR42
2VLthrutNqi2pdzO/srN7Kf/tzJc8QysYXDjea8CbkT1tl5NxZUSPT6UASTyzBZueaRh4IvwRfCI
gfla/JOyelTFR6xrqD6Rx0yEH2gMJn+c/Sq4+aCu3JW/MsSGY6R0fz/nTJEIiu1uhFdkJIkHWAZ9
9/cHOYtEWWz2VRIRPnQ7vi5PlxZHm9veTuWYjMUT13AM5B99yo5LVPfQnNPkASnRjK6dL+OEa6l7
iVQIOdd+CekJD4CAX6wAgMBWUvjV6ztkYiHf1lZeTU4kwAD1nNlLaHJ2JE7ZRJzksUSAN1GSNe1e
xddGcQA17qZ/mLvzYO9kAc8zBYYnpU8+/pZQsUkId6aLY7XOelS+VuNwOaFt6zJS0bmofbTVh0Wg
Rg2H98CyRVci1zrHm0+FoGeVJNIyRGrw39iWHv4fnQEFP0In4GfDH+r5VBAr7M6ZdmU1tXyZooHv
bwrhgs1i6RgafNr1xXtJTfKplvHefp0A+1sRVbfKpuJ/hbS3I4Lp5GE8eqRLLtQy+qt+GXiZvu5S
JOuhJOa5rzU/kd6Wi9QOo/PTUFB0Uq5Mw1b0fPbG6WJZKsxoIQ0+kL74TIbXXzRqAX5Oxjm/H3Ks
JypPWGn3rh+jD9x+aG4FZOpN5qwq5EcBlncyBBLvwR8ZaIszHsICHXCoRDGepLaeOzGgLEgtWpUj
DeNBOM8gGI+b+M/2S41O4weLpgovEea98k2Pi8FvWo5IiKMdM4mewFCVgklXSkdlyrNE6OJi6tPx
pcMuqeyc/m68BCKTxeMn7CWqGEY24CsdbTzOadNQF8xieJbafrvcK/LLmhAr8xN0/oIYhxk9YEeP
ArPoKSB2g8NZHhKdLCCWQHiHxtbWgaD9kOrG5RS+TuIrjw+/qVKxXL2mEXfG+aEhPZraJGjVA5yt
jTYFwMQg9uBh3yLDY1QMZ9D1vXmmIFehxO8sI++2gNDr1QhJP1KbajIMoD4GcfhOSPIi812EkadE
hXpXeBd5eHqb+YGtsIGvotIgmgfVpdwxNQZrEhI0KbndgatbeQNuf1XhDipUvJ2eq4BKxUqF+wKo
T4Yhq2fW2ucdR+PfnrC4WVz6cHtLVl+SEcckBt/gQugOiZehd1x2lnK9gRNAx0NnVAPaCNeY4XbH
VK5iRIav0GusG5JPlKeAdKGDjVf/8X4gcV2C0Me4EbESqp/yqaLvzY4LcRG1wM29kJQjMvGCkLfU
cG6ptD0Sw2RKTGeX/bCML+DIfbCf07SfSqsPnranyUqVDeh+d4xgjRaxYGihIjlAqyHEaHAZwiqk
1aAKazoXLoENbPN87Gr24iRP2oN0b/Vl9crOStCids3pz768zU5klyfTAZP72F/O/yHa662Ft+y6
deR5Xt5gdzgkRg3k976etCetY8Li07MYAmwHQjYaBgGRecNYHOfhJAWGswDYyveep3EhZDYdFVFc
uDDvXJQbin6ii9KJ6tYr+GTI8+gQWx5awvych5GWKMaCML/ZKqEU8Qgmkeyd4ywx9J3PoBwX0JKo
Bf9Lce/G/v8Tj01LBrAUDQCJ44e1ZiT6G8npGHFlwAUl8T+vxVs5VEfcNcdWNLIWSY3b/Gy3LkZu
LJvOhw4Ph1TLW9Nh+7evOWbg0d+9jFRT0BqNFYeTgpm6XenkiQb7c5JTjK4+RCO8+ayWmIcvkqgy
yMRG+6z+T0Pr5W//Y3YjPb19qA+jU1aKTe7cxmv6uvTt6Hl5fH2D6qnZosPfGVD2Nzq2BBGfh7u2
mk7SJV3mcCaqsbEuxfuT06gmmL97FQmE9OuhD+xogVJETFkPSNlEB83ipL63ezXXrmdjT090xnjS
LUqEUHkNe0ijyibBFxpmFaCqQOFvIeEBu0bLGEgcgM/eK9SE+dmMrY8YoI7p0yjQY6PTfxIK8DOS
gDcyEg9u4ggXsq5UMMMoMLb+gY8ZYvVXOvzlaeCoJ/JirPOc1ztDGO11D+kXfQ+WlpN/NFZ5ACuG
CpDd9nzngljZDo5j/2xF49BrMU5mOmEoK++Mwx73IG9rTg9zUrj0BW8hEVxG9oUw8h787ToNGVwm
97SriOEc5vZvhg8eNEAVZpM/IhVrTMP77FluozLuNPHcSFyljItC5zXYPvGiAOzEfVC6+sgeA4ES
4b495WXetHzsQup0VCQWYnanfMVtfPBhBc9dwUG9ZbY+yAeSsM+Epe/CSx+tG/mLcYNGiSdUjOIN
k21KZkvWRQjkdxWqrSVsq4ErBo2TSYdStCEz/Dzf82F0Yz2MVnjqMKTdcKLbQrKKiZsFMs5+0VqB
8bR84ibXUF+Ue5XcjrLBoYAsWs76zijGaiOYlexmEuqZSotWOMozC73zM+v4XZ95mhiEFs3QND/z
vH+Rojn2KmOzOTdViEMMCC9gpxxvdJpGPuJt66OmxiME2Ag5SukDPL9KlsahJY8HGrS2oGi7RdWb
EljTPmr3ELTMM8IdlEmt3k8p/iHF34/VYhFO+SUtpcaGQGyz67x/2GdbHYIS/uW4HY9EKHlrY2rg
hbgtoCfDskC6m+P9aDsvsHnYGBIAQKn2OXu+TUvun/GDDokeMsuw7yeXj8zXPshRq1Nc8/KR97jC
CkIfddr4/ukUCJeb8bSQuHMr6iYVpuQMcVsRJgjIw/qV8iHYuZmu/ygthDeghoiknu4G/yIL/Bma
OTAkfS7CgaSJaUu8xM8VNDLql9e2rxFSgSxwsMAItyOGxKvJOReQ3YvuuCOmWC8RnaSk0nDsnFSV
aQNMPZYwDjBuEimVWr7J8EVphSTJxPv5R5lo2z7V8Lr3SyFtkT0iTG6gKfIw8IKAzFUIqB9Izori
TIVqOOkSjJ3RxGvGnB1uoW8PEV//CDYoPEl7K02jwp+XjVFfDjinKuTpm82spCX808mvME3GuVPz
dyo7UcpbG9MGMEXWipsG+guCT4LWIiyIe9rYNd1VjcWphaqXPNZhNYmCeQNwDDU3kzoZznW84nHs
Kb5pbjoKr1O3Kbqb5kSX0T49maLYNaJEfTmORvVs1OROKSZjsTZ0KxhQ1NVnwI/bS+4kKsTe0PcH
cz5bnbxB7A1amKBLn1kaC3yelT6ESbI+i/RaYBJfPcI2tAZTazupeXHX4MO2vMBG7QBnc6cWfefx
mVFCAXfyS6IfFmSmqi6UNpwigqwNI0SotrgrGAFVw+Gm/cCcsAFy/Fv1I2n5OyeDdugopTXjaCKL
L1v8lZ5gaQFAjQ1EjVLFcN/jqGA4vRFayOINtDd/egP329OwYq6ADr/7A2xOMU0n0sW/sOXA7E9s
rLW0lDpc6avLZ2bmQXEigjHrFbYhbjD+Dyog0Oi8w4s5gidrpzpXTW5u/wMp3tdeB6FN05u+ajaN
QaOcFS9itzVg0mCA8qiSpztMxVJnSzDkgGeW/dYB1JHh4f2LwruY9GIP4cEBtuhlx4v4D7UyCKq5
Nqh6cV547FQhL65vjucnqd9IikdOCLSh8xwxpsC9IBEMseTQVmf/WooWCv1DuRzY7Msagn9nugwN
nvWNViRdTJOIhOA+lobD4b82raUEUW8E8OZGJjtaTT7dXaWdl+tnG1CLNR/VMp3xeKaUlTU1br1I
iS5zhbUSV7e2flcCzm8z5D8C+R/poH+/F7rJlk3hXH5aFAeGRby2gKtZDurNOa+ZC37WWuYO8MM0
74c5os4Zg4C9wRKU5QWMI9xVpOAQzekInNnBWBVf9mlbKTPZGd2/MnOfTWugclc+Kj9ObN3r2arI
ju3vQMOeEDojtLBrE5GmmDbvHFeuGaiBSxRK0OLVk41JXhn2gYamUrRyZ7d4tRNG2VkdnxoDFacU
+Pp1y+hR+/W1N6dbzIHN8mh0TH8dko6Vo9fCMXC6TexBMD2XgZ6ueXbHbHKK5UmSgdXbo8wV/5of
l6Kj+5P6fo5h6GUeS66ZCYI/zIhpX38c47hjjmWY0egRyIGDJ219rflvafLmuJ/G5y/b7A81bXJk
yiw+M4lxP64lqIr4YlzMABcRA9DuymKfjM36ZjjLwiOD6dxNZFvc7XS3g4gtAhEekqKQrJ5NIq6R
0SzgqaC1hnMBdCfXkZX0i/n1LGtXPSS8gDOmeDiuu7K4NHHrRAkjISsc6me/HyEJZi1VxNX/YM73
rBZlH04crH0cPq861yLHpZFMOHxAuV2KZQVTtf/EynQtQKvpUIZ/lm8PMADBMhA/8XxN37/aYPb0
jTeZPr77oI6dolTX5KElr+fVndstTCxJHn11SMvjDZmsNyBvbXKaupLOH0FF5AopDQr1gn/j5HYs
I8WTN8bGNX69E1pHrjFuUqRl0ui/QOPore7/kri+Ng5KpjPjZKm1nJVYUKZQ4OWow1xicY8NBBUG
Qlt2E2DrKgVPp1mmPUg+TQk93fbSdJF3qO57+h/5CEnKZGDDKh+GQn7vfE2AH1nVIWapvY1MGNSU
egddpbn9Nnj75VhywFmj+R7Fr6/VJ4wYmkVEBRm7LuuajQ357NQ0aGbsC4C9YiSGQMcvPZuYrtvS
sLg1MNmLZvg55Z+fnh9/N0VypG5b+ZpQtxzYy4CR7UKmmP/C4Ae+k3A/93vALbAPrLiW63CzTSiY
dboZZo9yqHI5NNXJABQ3Qrf8ildF/JDJSq94o6yFIjx/oBcYDXUMtg/XuQcNME66KZ5s16AfT0U2
IkgxfNe1hFhovgiRT7ZI74pcyP4JD/axdgxj3L2jc8mlAzXNmACXJKB7IxpS3WjcFdSl7nw2xp3y
pZGujfHYlFxggQIiK84xNJ2woPKCIwAo3VCmohW8S39jdcbQD9WGCdpqN1e8T6/M/dFcRTML/q2p
89PgYpoOfvGNtDYuFwhVrTJZtegLRsqBhb619+BlifFnAM+8BsTqLoFcWBWWTDZxmywEM6l/eYP7
kuao3RDag866QnGVg2lZOgisjNNHwdNb+Z3SZ2IAgfL95DQe/ubjoBIQg9Vw91j2Wg8T+GwxjDmw
c1tk0f0sgxcORhlMmkKmdx5N7p2b44yAgLTfilyGJBCkQPn8t7V8w/CNI8lXDSQt6Y6dZZDrCWA6
KciO3EIdjd5uer0zHaVhYYPingVP6VjZKvacCxVisjPDm3Q/x9cXaH8nuFmSdtYlcquTDdQ3AiW0
PP7cpn9Nf00q+ptdJ/xlHuvx/xRc+M2iuCQuUYh5AqPASiNK5dWxPKFWwdOuCs2T8+jy45P0d3nu
KqwSpF8qdAk7u2Dk6i+fs7TS8DTcKqXJnnyiyuh/e9vuQ31Og6Wx9NP4t3C8A36h+GoKHPFZeP04
cX8djyIKqnQgFpL8Vd3sUzsLTMAUyC8RIsrFYq5IwjbXC+tz3oGCm6fzhuRyHS0pedxLBaqfievK
PLlK1evZzdN/6iaiRvnfmSZfN9q8ugXhCbitZ1Fhu+CcmIE3vxgamZD4SbeoAnHnLuLFo1zj+C21
zEJmNScZFFS+3KLcrhyTK8bO7TrhFeGbXwKpbJT66TC3/xeJCgL1UnUEHIui8CDbgEMVTSSmsz3e
jw8YlkfQKyH2ZPX/UJkE5gMmp9+E+BX3wShG3ugnrDJOI0ZUiofiXRnlX731AlU3C6Q13K2YhQEv
tctgZXypMX1JLznxfHU3vCSQwafUMh//1z7UTasP8ofpzH79IsI4ZAS8PMFRV2Ya/YIt3gVCctJr
hCN1qKwxzdHyzBE3JQAcVzmizMDB3Y0lfvVxYEPdGnbiWY0PmDCYdrrltHX2Kl8FiahKOF89mHZ8
39DEEheyb+O3k62Kfj5OfsXPGQCfNePHeTOpNeOJ+GSxrvBVTzQsEjgqrsfE1vG60+JH2873Ce9p
JqmLsqWjiN7nHXIvUd3VKVunsOIYnUwjfL6CwmBcJksllRwhzvGhZH3MBU1S/d/xyZ8/zoSxFdEh
oSWFbIusmR7WV0HKbgvmRaQYCfZueJBvcFBt0neRLUntuY9bpXRxoCfohY9V8SSWRX7apbRy2o+d
zGENnXpEQbNW5ntRkgPUFJbf0de4P7DXAVmDjUOJo5+mOjU7R/RmE5eekbKSe8vSNH+doMhh5Arp
991xeug6zhjrDGA7i4EGCcpFGpSrCsLZKkYbTGj6KivY1mVW943+Z+zN1LuvwxGJwReM4wlPrMDR
KgaKtdDBv4oqJVdFW6RvPTQhZlH2dg3YyqSreB6+0mVrNgh67xozOFqXr8DrJsR35m2t5RPBrgmf
uOlJSEAC/9U0o6nXJKm9gBJ8I4X9Sy5RIIG87KNGx+eIAe7mko57A0HLkJsGW1eyfLp/PhhE2jYb
SxNbRYnv00s+g1XZ7Z+QjCfXEBdnPgo4ISXWuz5eEk0JZcSS38y11yI4U2wetQLGJLtoe3Mn+S5e
T4l2TYw01uZ016kGBXXWjSqhZEvEM7Me9XWDjAovAw4CRNuAZo7HYI0XKLznMxcF4cgvjsRUxiZH
4EgrbiM5LkY+SAgteKFmfFEOELspGivpMMpbrkK5blXEnZL9HHUnbN4KsIJ8lDUp9Ag17eFd5H0t
Fcj64k5QTPdt8BiWGTF+8eKQKyv9o0+mNg/O2qk5xQ+dRJqzt3XDJfDubwWb+9WnCiavQhjkUU9d
KxM2LY/r0PSW1wQ2RODML7/UJRQFXuVl+9ke6Rwvv3EpwQP+3dB5qrdlLHW4IDumhNijgBq+Lv2X
gBy/4pWRIrq7R39YDCtkMThWF1D7ducm6TqEr+oBLUviZ6Utcq+AMaouBwPcSgh1poJlEs3qhiop
5wDVCM9jw4exnTi5wQiwZ/GT7+4oIywYz59cCXEC82ozNsnytHe08wfdfRvZ3RiuezmGNah+Ub3y
ksafxzMG5aXfUqIzYHGnusJvNdYiiiTgV8az7ftOdkS3PuPL9/f67gvAFuI3Ucf+wX/05Qyn10nh
pcCHGR3sx2peldlBVBmNBU7WCWAXdypKQt1c7EWzlUi4IplWVUF629BFCJ9/oV1h4tTsDJsK1o+7
Cp5RY4vTTy8RgugSuSBrkoUd9IDptjYdn2f0bMxjobn9q5n5MXAY/6lWSM8ClIr7k79PenrzCi7W
nlH7IQ0FM5g/1h1K8tNygIAF6ssTg2gTvhEuj/itCEvLnhXWZrA0Aa2paf9+X2H/5NV37Mpunukg
ILriavRYCPp52W8eVg8vvoS/GurQMPFBVPwjP4yGuhNOs1eRjmDKpgLFxBY7T4+DybaITnMgmQJi
wlvfOO1QNctUBqHRaYLi1BioTpoIR5+q9UjnvAYFK4ZRtlNIwWaHIhPyUaBaWyXtx+kEq9EQt2B/
dU+HrziSuvrdmtXNF62vMBvjUjQj724Q8DK0UxZjUTez/ug4VdHS3HRjJkp27JSK47iBZUJuOu33
rJ2yPi/xlId0EPlXlXX8Q0KfVGM3TDbgYC8phIW9ysSkc5nzkuaV0iHcai/Mb95OrxnNME/2u57k
1bTreqd7TY/rrT6EOV08MmTvQF7DIRm0/3ZLL2URVCv0sbf/f6qDZeB9AhTY5PpQUY6QAv4aW/sn
nvc6h4mtSNxGfTg4+lvdwQaUDjBhS/uyNPneke+jsfVc6VawEpou+nlDZtezIDUMVUpyMz/hUkGi
7Ds7YMEekxrJRl0AKslNzD0o19IhwheOnB7HSOSu7I5piqSuQIpcOpJAjGxlQclYvfEVcexnt7j2
h0I2mFlqR6AU58K/DXzXbNdJabg7KOielCeZ1SACBzyqB0elbs9WIOQTQzB067ysUggP0tM/CcLo
4Xa0seEGU11wJLp0iOaHJpRy7gPLuVju16damIzrSMBhMzxxCO2qBeDhPpTYQVvZd3bgaIr/7PhS
cK21jH5ZgxsjdC7pwUfTlUEaj3h2KqeULOA4son/7+p9NkHZMV3v1WoVTI0YqChh6CZftNs5eR2m
aPgMTq7eM85jZ3RtS/ZIu1cnAfjTKH9PTuzv0mBKaaKFQLGDzHSuURZ4vTHiT6zVBmBAzenTKo5c
Mxvr5nbiaEr+Fbm1IrVUXE9lfIcNg6P4CSks03DPjYmM+K0/yYB8GvbdefWN3YpwMB7MPOLRlswa
jU0EUUlNy1yRVkZq06PN6VznF5zgLQu9pNO0uNHnB8NvCC8+bHdmEjo96AoMuCWFWnqms0G/AGQY
3ApUzqgwUcYeCV9zAB0yk8GB8f2PsM5yMqIg3iwbFQ8bjSaFADRDOjgupRQCvLQYct+wRyhF5bki
FYdqo9mSsrk7t1L41WKtpxnr9FnRgcVcKXznCZd0Aqp6hR4POv6BnYdzjn2IBvavPsXn6qOizxoi
yUK/unbHycO14fhWtx9+ghh+LtngS50g6ypbqNqLoGx0+Q/kOcMnyw5h1Bh+cZ2P+cac6/sxpnSA
XkQ4lUx2ByqIeMvO2QQeQH3HfoDzby9euETniTJCyj28kuFXFkLB6VnCXUuAckq/Idlv4VMK8C+4
ZnLuMY3/uku6ZzGSJv66RzeNwr22Gb7QSJWQ08PBsQkK8g4vKp/KgcLL5ILOA7IEji2Hak0i5KRc
sdvTkXZsa+eCCv2QW4NPxcfymoOjJ1A+Q9ClkbPmokkKlv84UlQPj90FVZuvB7eHmsBjWQKW43jG
76r+NwCJnwfC6rCoYM+2AbxQtLseeeWGs1Q36KrSSwtpnpoKdlTjWkBJctWNtPX2HgvijTkY1cUQ
wadbEJhvsUqNeVZACwt8wPaFE63UKsVOlTRp9CeC/HOp5yB9N/R5w5n8GjFfGn6UNsmabq9copd0
o7LcFrccfGZ9Lc3e066s8qthciasM6CCgoLSBUw/P7Zb0evWleWZH1lLQaaZbEikf8Thiecy60Pw
aNKetjaJbi+waqr1JPvUT8HPI/qjwsxwOqmAmOJwl6W3wqwkws3FGZDZx0VWy+wJKatMUp3zUA7K
uJnXmv6tsNfg3Sbuio0j59if24aRnUWEygWoumOeNURNyAODKl1zXRc7ez4fxyycfoXtlcHNOekd
hoztEicJVLHFn7UFfwb0s58yjC4Hs0/tGUmM5e7F9Y7CjgSsSRrdrPuuWkwGnJLPy2N/aOLshqZE
hLv4cZzcnDok1tH9EEcKkQ+TmKojCGdrd9Awi7l5bdqYE0f8SbhkmhMt7vZESlAOtZ/q2zpEVNk2
FMtfOb1aDvOFm0WmtVC8Vnuo86DqmdyRaGa6v2Eg+HRhqPckGPvfXy68x2gB2HOdnu5IY9QyMZl8
1AW0ZyLLov48pY4VdHarl5NaHAmrRI6KLW/2ajjkL1H0r7hfSBvtumcTl+y8MdjQB6FNCV1+7AGq
GyJiZiOyFIZdyv9/mm3vXoHSuFWiY2IxQuEd15OdjACl1Pbgv2J3lw3TT1Omp/YIh9QecNB42Ids
P+8Ye2KJPM6rgdheRlFbYRWLch5cs5468WZPXPiTZEZChyfphzdfMT+qQ+4Wg8qGYnTJgvPhG4CN
ij4DiqJQDxL0b/TEKRBQ0TOdK4cJDDR0PTof95gbQhqjj+DlSvcd6Mh7kTTqA7FSKuF6Fcl99TGL
oJ2G3ATVdWD7Q1GrEV3QMc1t+PraU8rkVNWYrThLqbs5i0/moQiSN53tWsz78Xh3H9uWb+xjOBzL
SaBKgoSk/RlpYwTCYz2uSyjR4xVl36pNd0UuJrsy3xkh9Us9g8txQjFVZXjsCGbic12xnYhSB173
ElrAk6k08H8ywMNLgJxdJTC14uD88U4NIQlCYnq3QnMgMZjeHyBI5WpOTK54bE2AiwhL3RNUy/Kb
VyD3gBBV0ROdMjewnih2Ln14I5nw9/PCtBRW62Y+b1l50rCR/iPak/OgUYlXLpatKL9J4c4IjKU3
ZLHdwwiNm1Wr1Dn/t2IPv5GthbYHuXXhjUKfBOMxmGRtBtG5YmrniLtEeyQE8mNhxfZqoXVmFLox
GhOcKV/otZlZJZ8Hi9yQDAH4uMg7ZHfpz4m+YJjcGpDug+yiFPF/O4XCjI6VK/sN4LSoyJlWw4oZ
s2J0mWLEMUcQdFamG3W6dIrZ9FY6zoMQoAqocbwbVbjetQw1J18qkGkPaAeZU+127Ocro/482dtb
WubT72TMrPn+akoUY7l21O+58fBDcJGhYb1VxpYZxUVipDUSFOJEoO1AhTK67KgCPdH27+dtftN+
Ih+pXT1P0Fd+s5/RmZSfGhjne+t6UumC7TWgXaVDXPaY5w/QbPbQcpkLTk3EpPmI6zh2pwJa41li
no85uM1ITKBy3s7d3x6nRVh6Oot52X+EYgM05UFgDFZOUxTf1q+8wwXl90xBBOPBLkRPS3nRH/Rr
inAfdVRgzR7sa8Xsd7JQRq+20Q7pk2l8ELVSIIRle+R+gT8hjUSIqTBxyLsB8dtxJco8IJL7UsAT
EppOBKhWXhWi6OwMmbPh/ehbHZIaP3ZfkQFMfe5ahWthkdS5HiBcpHqn4VRazds29Bcli5suBcIH
rTpo7rYAQCjAmirJH6QrFSi8XK1kN/JFfwkEg3grB/BJZhby+QInVB+57mn02VyoWXhQOcDUYO8r
KIivzcs2IHMMQD4hGJvgB+UPtAaJ1MKXNpQR0COk6BLMnvU5IhXPbTU74riKMocJtvcO0XtMWqkD
rSW31eGI2jmBpFI3b8gilNbBFoCbKHqNMKtpDUEKyz9XzHDHvmR6/PBy6558V9W/3aQ6rp4WBNtm
883w9pk4kZuAW+6wNFMBf0Lb5benyAEYrF362lGMBLND0h5hoJQTC3Xd/N+/KzZdbMfG1xP0XIDT
v9hWxJqY07X630af3p/mDnrnklHFDl1mn+Y4asPdEDWICZXTW8YytsWhE+dvgFkCIHgJZR/uQdTo
aLBJ1pWsDk+NUqCYtblBoVHMKHzGfHOSKse5Jo2wulvaj10Z/5MLrKl96BrcxqKhs/LgAJRNpX1b
ZLaJMGPjdn1fTBPXYdLFJlJ2Rk7dStIu6y5lro/O+Nla9Vsob3NTWYT6knrJ8HpMI3QOZhYPR88M
FTmAnn35NWFalIxhradHFmqUS/xekC6iIYRi5WW41DxBZxU/WWydwXBZTFV3R/PnqzbWQpwvwmRe
e+EU50WV7sS/XN+hWT7y1s0KCrEuhpsNOLF36Mk+J2LfFNR6+HxqQfzIe6/7Ccj7MzeNZFHWJb89
XpDRS2y9S+iX7ks4XSA5NEmK9EholKk2Jdzzdjh40Hlp+qXVLm65FF4S8CK6Y9HGlLBsXUMfr2FH
w/INA2z71EQ+IJrFESptdZhbJYp+X+N9mYxf6eQSAUFxKu4cQycvzgGtfl4BgVenfAKSTUfXjDaM
opdgGI2+cnBkOf7TBYxe26C/x5XRAdu99GmQPXy9IKwCv21JHFhd22COnqNtJRpP8yQjy6ncYFFm
xvazGQacd2MojXqzJjjaHQJk/9awsmr2Q3XIrYYBtxIQLr/JgWhF1ErSLU5RYgUJsoqP4xMHb6AX
8pX5fJjw5E+2FBgVuN10fcHFZcaS7TnD9vNxgU7h68sZHUbOybhO3XW2+CzVgrzwnls3PIOL43KD
muubJtRg/IWVo0XQOcrQgtfFfl0xxjWNDOxQ1Xh4KrtVmzQHHENbrj+5qKU+sbcYlB5lLvTT7gBH
5v2TR83xCXE83EM/g6UGN8vbY/ELT1Od1z2QgAUsHxvcqs/WmtTiWaZwWah/BjNESXStQZMkl0cQ
Qon1AwZhriV7e5DdCqOLRDLI0yjKHd59LVlh8KQ5JJ7dH/iH9HdaPZ/KONViCPU0Zmj4A2cSAQlh
a3Kxt4WdwRoqAT6oYpwrzATKS0lcuegjsIxhporldVo/lhXSSfhA5XkGAg5IbfenLV8ljmiQ4CJ6
SyH1jVLts3UWDqfO4lSpNF6uHPgITT2lyYW0m25i406bcV1gummc2chJQBGT1x1skI+GRmfM7gq4
Sof1KHXIDWsnqDg6Aaf+8OX6dx56us+5FkbJpee9noKrfckhptBZNbjuWM1ztO1tYHDHr9D43hX3
yVyqDVkK9mEUfCIllzDCduqLNxce+85LgXQJ9Vx2mY/Wn259CYs0IKaU/1xbbMnIABe9J92WGyQ5
N142d1s6VhmcGz9YjcBRBWnGSHjDpCnVhkg4bMXj0Xk+EzD4DZWStx8Rg/4Za8k959Q2NKwLL1d3
6D7x6UEjvB2KMy7iYk9HV0PH+lXNAkcXmZiQGlrdQoJYYIJc/XtNIleegG3vVsWW/IHAe+ziEFz4
PHiktFipB6E2FeYw65nYSbD1a9rRI0BZkaGDyMPtI36cEVqfBGF6DknLde874FYA+3UzREJrGZdc
ZZuxqLUhTubVTJkt/CkbigTwdzWnvWFO4NlyFXxp1v4/Ie21LPVCmpdyCEP4d8OZZudoTg8NTMIv
QP7PsPIVHcSwwF45r9uQf7Xir0WcGA69olERcQ2EmyGNJMOqrubXx+/HXAfCXF03TqzUPW8y+XAA
9osWbzMoAG4e/IkRdh9PbHc3aGMw2nzjljyGCBBI3S1QV0WGbSeg1mPnDcckRvQzercRs7+hqwHj
3+O/MldMEcu4JRmUszeg3Kj266pAT5lcXzeFdF6p00opmCK/76sx/vYKPN7+hOXQ0zI/t3lbvSBs
4aWUNaAmiQg0w4CyZ9hPpU97/UKt3Jn2/5LVgrtEz/O6UrvEb09kAGRb8gD71l0IuAciusTi+JPf
eWMUbFPQ37YIi9CgwGNH7XGlvwiS04ptqVjOiSrh3R4433uQawjNxFNc5I3vofKrkppCF9Preexf
D9wc64bpinizCESx45dsUOeGNR8LBDZ16q3LoUrEp18iYVcH9Qhm6nf+VtEckIGEdXhYuSOzAcT6
OYQnUpxao5jwDP1ZQqo81RZK3H2rywAE/9Pb5RBFp9iyufibRg+skWvBgQGLMmdEUeQRYwr84Efy
+vZhuF7oyAm5T+hE3Bf2xWzS7kBTYHteyLgpJ+Ns6Vfk6FlFp7o7ArhdCxtUNKlzSEKoAvbA6z6O
g2cm/vrWlVEulaOjNxnDuDmdsWQfLEmXmn9T5VNcZfz+kynvzsf+T66QDfNw9HmY6Ab2CdO+0fxg
hFma643rAeqVITzHjkxM8m/p8+sTTT4NJMNHjJ/IJ+qt/xC3neMI2PNVOsU9fAQr4U1t05Y3zdUO
YiC6E7sj/bM9pHCps8Nj5ALIx1wYhTRW5D1vXcwVHPqoeZeCeT9ReKLOQYGLNcNnkzZutdX+pNKp
7mZGzVIt8zdj6RF5vkcQJJGgRcqtmkCN2EbemdFj2FL5yId0hCqx7XV7RX6vKzMuqyxHybmEl0+H
kaLmsLKjN2mPfeqZCifUeqGMIRtdrm4Z0iet7gbMDmtESBRjqBmYBHELeac18AM0G3rAcBJ1rLFc
FmmFZgBgluuOHPVv+bzuvA2duDBgJSz8H+5lmtL176AICyRMm+eLaZyKaugrghn9ZjLMQgTxvvwE
pghIBELfJ9yFxJk2dS4NucHaWGnlezaYCMinKv8cp+PXdRhSwO7stCR/onhOKJNN5pckphQnwbcA
t22gGe9LnChvfqPeabvmMAB/LBsXQDeqNhi1xcpwS6O2cSyfwS/ok2F5jVYJnK1hY/e//xx3bw4F
3hz5mEpWzB3ylzQtP+/AL3HdULhKZsMFqDTgOwAHVYkgg16GseHIm5tBFO55dZzAvsaZErszBBnp
BB/v0FduRuWqDhAFKwuGVdLhMY/FNK+70r/5o5TTaDd34Dau1SfatJrDqBR1zZHfH1idVk7JEgS6
blGNjWut5RRmvXpQzV34R3Z/PsH3Zaje5U38TZ3sdU7UOWZBmlzQo+VSx2y1bzB1t+i9thg4xmqS
e9K/mEbw5kGaJSHAT3XVW1YSgvIw4LXqpDWAuI4EGIPXr1Mgrm2BIYkGzy7Je5oE2BMCkiiNxZYH
zPVCigB2lSch+WLttegUwbM01p6jSuehra4PFBZ8gkFldw2q2U10AGyTb6mrFMgpTB87riceYr8n
piUPQiHlXl8pEXeAfrjknRUkSG7nLiPwn/8Wl3S/j1ooGYBfB/Vf/WL12mlnhwJkuAiQthKimaJz
WL0bg+g6oM2e1iRBIKhttbkIPu/Cg3HZfv20fPeiOiyy/RHvk1/wpmR/5DFimFvLmmBBfkmiAlob
GvW1In1ZZmkVBvFOtTUOnpfDfis3jUnv29/ubnSxCgNTFvqRDQpJn2GS4T623JokemrRUMdc5IB7
FRWZOOGsnosrQvNdm60S5LScZPuN1mT49+1vUC8AshlK0z/sup3H2r1wJa8ui8CcVz9Kxemxu3ow
0/tc9Un4kXS6jM23zSebhhtRJArayLEFghpNrEAycUjawj4uf2QKt5rwgQ15ld+GbCODE+3gBgYh
pr2STAied3qeyApN6cMmr3fRn81iHm7fkX9wx+pOXqj+/9YQjV3NooVz4wVQ3rdF3+h5bQPsrbqh
7oujP6cxFZA+gTby0lg9IpZQp9Hi6tCE5tzlKsBqg234Aqv1qXJsUbk3Hi2Vk1BrSwOVqPNn7gUR
l1Xk+66Y+uQEwE3lnwgsG6tIl444Z9nw03EBdMRg64P3FkYgUAvFPpok5QnLihp9Pei2/xauhfQQ
FbSmBrOpybym3wZcY+r0YVTik7xK4wZNAyF5slULzAx9OMwBEBdiAw+spudoxm2LzLA3tlpH85Ks
z280hM65kH2DdhhQO2VYvMqz94ceSGZdGiJ9forYt/RkErjLVB4u9BsoXhCHXns1QnAvaqivS9qk
GLmWx7k8u3FKT+G9Q43OWuuYGORJX1cKEduQVrGJTusJ9YCxMZ4lh1ToRe+hLB6bXaU91OzqUG7M
zMIQVr/KGh7XwNImEYqrKPkA8u6sqdH5XHITIOpwOnAr2eHsxSGxpSg6WwUI8UVtU+1gP19Ydzdx
z28Fje/0aeK5lwmo/+mOSys7TBeg0gTkOha9oNFsHuRMfbg/E3pVIx1CCS/or5FPYvQWsD6bhaOw
ovwq0Kas7UQJ8tCLjFrVKDRR4zvjvFmRsYzeJkuytS//BYgX8oQUNG8JveMjAyymFzbEge/bM+k9
J8CpvzECDAgJV1QFBaQS/g5tm1db36zoLQJCH3FKehJrsYlYB/rUNS8apgHmDheed3hPawc0OeK+
vaK8kpTpnwpyuh09md5rD48BCFFnLw2eXlGPWKmAcFEXk3BFDpxxZl7HiRb42oYK5dG4Oo8bmLkf
NtdOCX3+iEWc70FvasGvLvgbMOOybMBJKbMAJjcT0aZoKt6p9CwXSzm5kZjPxyBj70558JnpXvFd
u/eSDdf9LhRS3+x9WVPt2wyk5Z4YIYMv9rOrw+pTgS1GWy3Fqft4jNoEps3T5wrlrJ4GgX9UCiRb
+b3VPLzOCj5hpSJsGzJWDcSkirWwuS3Np15Ax/QxEHZdHOYS6vtZpOCaK3TIBvr6a14On5xqAH4A
lUZhvWpU505IfK0F9B+RRmYyWQq37WfsC7M5/aYO11TRzlQPh05FAQ1b9aed6ua1UJkIcvd9X8Jg
1lJqq0pEXFmq1uyJFH2Ci+AIqlqzm6jDI5WnuQzII1bld9oA2Rcful+jB+NwTEdhKDGjpdsrZRa5
ZQzH7+6AqF0bZu6h4gpsEaIYMdJ0c8KWpN1pPUWLgIuM6M5TuiFJW2bvnnRpY2g7WiJkjjqEm6EI
2KpebpOovoS5ksYP7U8UnrycXelzKEuAYWTn3jwfxv7PGxkM0bjRHIbXwSxc5PVK7ftOLPO/I9MQ
xf7FpD32XpngBa8qanY0jtLZntir4YUqCQoLfEwRpUkQB+XKltLsKfzAvWQvJf1Vl3ipsf6mpOAt
8FBJtUtp+xss29SCVOtpaBNztfEVjpQd4SCqOJY1r4n2ABHUVjDVz2SJG1yiHOLAtpUmsXGmCwIs
k2Y20EmS+jokI1N4JZ3rZP6BMapdALd/Jcfo5hF0HW5xrTA0EagGKJW+Sri267YAKcFjGSldY8j4
bRDPzZ1pXVV92c6PnLMHasSK2V+XF6T8uay+MHYuI2oQTfQBq0UWE4gsnuqi/PVDSBQT0/93929x
E95BtgCeuUofagAhh3JlZ7E4DxXj5emcJwZMfO6KB4ygee6gnBW46hcrX82RlJNbsqHCs3uwbOwi
oqCHAdiukXqwB/n8VV1IiDwzpoobu8GLO+TjuV4aOb5uIi1evFMz1u9JhOcbzArk9BZHUrKLopSJ
4xV1O9nZplccEXMQzD457g3ewZIsMHWMMIa/H+wgdN3roUcre1boF8eYdhJlSZvH7f09/voQDYHh
JIV2OYkwdQ1sOgCa62HROG/fdT78vUDr+MtoRA90TGic/hSpKqYs2T/mq8PmUHC74aTzxkm6Lbbw
XQU4DNGdRdMN52YHLfezT01d/Iw29nYhSoaetPCV/RMI6YO81sQC/uclJAWdBm3hvprjJlwK5WIj
7PMkllnKp7G49cWa3sSXv7xPbdZR3jQ7Xxvje8qhaXg3WUpLgaHm7DATWTEJfA2ujZ5YZt7JmUub
Wk2nsQDLuJcwbUSoPOOMeWirtp3rz2iLUTKbp1AbG/WLBv7tcA6Ah9G3ocJV87YxFaluNMFV6CAr
B8guEa6PqdNZ3K0h1CXH0p0GGMALjYmKP2/WVj9tgMglyQzT0mlLXVAtouIEGKNGSXYGdA3RtMxu
XBpb1yFyueV7qBBKlJ6ptqKmVSmX26Jhb+6SsdDI22UNvgaoBF6GEVitfTj5qqoMXudpfpbsodHL
X1HRGs8k0DzM9wxFhGHE0gppYCu5sKVeQlsbN54HD9NVn6WUnO3+zbtbgpqC5ceL3vSGKUq0FRqD
ZTlAHeF7LoZjRkXJ02PUnxpV5vMNBJBpIRRwIerW5SjFMbmpEVeeex88VKvIM/OPH5RasrVDZ62V
7nicRfW8EtVdd3UmB8zWYU1yQW1nnG5dPN6tv1SuOZ3m3jNTJR/3H9Ab8/lJJFPnsktYHpSrOjsi
ZCLIxqT6eCYjbfocxqiIYCvfMMe3FCkZfb+aIbIfRbAt4UtyqaMlgBzLwDfSYWC8nnj8o6ORpN6O
K6+sKUHHZqiUbOIbXuKRx3sL0K0stSkJgLyktOk84QBedCyYgzhFgMDL0mLzIRJlwqYzzxFQpEQA
X4/lYwZ00/FoDYmNUS5Gy9y1d/kwa886z+9hh0rgZfKCs9SaJpMbaCjyTr2VimpTtK1S5GK/y6qH
xp9vvFlsX8VRURnNObBZXZp8sapxPZn/GdNhc5tSLX/EW2GwKkrZBG0et1V+FM4cDpFHBg42MoFB
8Vk1MNmJQOdxPKoBjZdEyUVjy7nR2B3jRTs4eF6Xkb9NUjChju2Nz+DT8/+1KucAVJ07uVvrC7MZ
g4OlBp0EVV9CiIwG1/2r9w1MYRgpC3KFVuNpZKljZEa0mMlMTKGfESlP0GZrbhZFQTZonC4lpo3K
AEUwRvIyQQepNOsT+mHhr2u40uihyNtuzm6nD27MbdWYyycvgL/mzFSoMRuD6jE0hTrbGMSUqo0A
TcvJTgzhVD9A1CzsvloABhhlPFvkNFrmsGKgIxI9j+ZqOaP3AXcO71GqWbKkwSeIlzM+cr9hLhNc
FKrYXT6pRr1qOpo28/kudGoEpXudnqhg/yKjbNr6JJB1Ks5w8/e27sognuD2GO085GbcOj4gOf+9
i03hdrhZhIna9w5vRfxePILPIc0L2jQTCY4a2+pen6Ms2OnQKpkadI0UJKiXy/HmuD0XIoFsr/cD
XSQZcRVdJbu29tFe2aE3GKZBaH4JvM2QzJ/xXR0J9C9QSKnhEBowuCJPm7NTC+pZQtbUOpxyCqV/
d192zH6IArGA4X0h+9DyJkQAABCFzrkazwuXYF3+WfpP7TzfV72aMj94Rrb+WfU5EzY0UC6WqGnA
TXElFO3L3aWbTecVMeA2pZdv1x2Sa6qSe9c5V07yszUZgovqb7qnivTrsm3QLcq5FlCXAka9NhjO
QXQwrIXyFaHS24frMIN5E2a919nFT9Hq80XpeNzTPxBvjNAFVkcaMS32oCFRIihAjZzGc2hmOlfZ
wMUeQvHJYdMkQ17IyE0SlYDtjWcVB1T+F/XX5v8MURrOLoBesi4/bKBZ1yGFtLm48PEMNUweB/m+
FpFQm3ZLZ4zcKbJU2XIIqg8Vxza5V6RgSY3rm+gvPjlfHnQoTlZB8LbJ7OJDp5JA1+v2AbHzVc6E
HkMIGfoITL8EwS3muH2SH7I+NkjEQuDawQ6GMRvJd/XInov7i3oRAX7VAQpYVe23pYXxp1fDO5ln
EZ4VWfpSM+gU1Fsp3c9efa7MMqmGlZn/HbVSc0TraDGBohPGv4K7oQN+X5wyMH6szFJRameG7VJ6
7VWWH7v1hq2mIRqJdL7bjGP3/eTwqM/3o6GxQMwtmI8/IGJeQr6CA0xROUsmivYmOYAmbRaeeDu6
Btai/7a2V8+OsZLJDUE596hgOz1r3xUDoXILIdn8qsVQOB3sQ3cwSSQ4IBL8pW2eOg0KY7kTJ63p
1GV+6y8d+uCsEefENUedvOgmL4nkniiiQhmfdA9qj1OUpHju5D94Yk2mJRyUJ6+TPYkTuNFY4tFi
rYA1jSk5vEFDIvHd8gztgXxjKqUn/ii9Gm12TKnik9d8/75iatvVZy1LK4k6G3FjmbI2SkuCCSZJ
qWXK55b6iI5fWz3d0HmW91Gw9X2jZmYR9BQkwAwnpbNFCEDzDrO9nYdPs9OBd7MZmTT3zYllirzU
RARvFJ77iZiHZd3lsdcTOkCnXVZ4VoXDaKxnMJfehOVLu5yvBRpsEjqzsYR7uQV3huOgVAhWuos+
baD7Nh8kT7uxShLtji5Jk7EaoLAB4zx3tnym/uxW+SZEVAtypMDNbaBFzZwrgP90x8GM2rKFsIYr
4+kTX9jGSehNLB0xTFNdEVR/BcXn9Yoo8970m1JWIumJBLqCUwQtWKN0J86NWW4vJeo6ecEJZ22R
pPWdEm7/ejOt8fEjejabk5RxqGsEAJqJer/MKSoDNflvPj1TDfDkbi4cnJ+OG9YvE/WG8l/L2q/u
NGD9DrQSJvHkgVz8x6+lCj851NpZRPteDr+TaXzMCE42c8yyfFMwA/V3BiwXijmPYsadyp8crMgH
HhMwJBsWqCHjy7/7RQjMN5LKuVkc/q42YDTkHF9CtK7DNQLRXUs9YFYyO33d2hol284UmKmUGQOI
tiIfTQId01NjClAMfX1ffw5RhQsxtsStbcE57SmUc2egNLpLhm0RZZ6IQ0AYEhLepfNpyB9RY5s5
YeAVJcfJfbVdV36hzSVcdwA2xw03vMephTkI92M0H9Z7TCUXdA+SErpeFBMgxN6N0VRPPrOSURMr
Ynp1YEYVxJsjWfI3erNiNDzSS497PkCVPhaMPcy8UJBXu4oKvqqAfgLbG2gBrxZkApC5bntVULiR
jzQgeFXsZfElrLJjuyBxNL2aS+GTpxIryvedN4I06kVMva/ya1eS8RjeH4zUBt6sUWxiz3ac35+J
73iYuh+a+4rBFdX8VNB57uZBvXuPtLlP2W+eI9pYsHYf161A841ROgzRcjmc9sY/Y7npMFQvpUEw
x1wh7wQ54ZJuxFVs/ZSEdz/mAp6aB3DGHoKtA069AoTtCAM0+3im6GaZB8LUnduZVMnD+B+a2XUr
UPQykbtyCBL2j7vFzDOIPHHoDSVHmQqjzPHDhCuW7NdeF4TQ5MtQtpC3xwGz7P4+VrYzBvsNfMMs
ZwBf7X/uDajTAjt9ImfWKxx3soY2dZP8aNjiToxgUzmWJM/YYeGp1yZJ4yUEVQ/64hPBk2ySa5Fh
AnTSsIhJrJUWF1He8Z/ca03AmIRASQBILp9k86VaIfmbqJ0/XykYbQ1PX0b1rrtej1trd9GmgE5K
ZF0fg7iWwicpiumfSSFP8V7J+le0JbZBakM96qx0ki27G2s8VVzMN2S8AXyFn88jfhgIBPTGzBSs
GDPQo+9WZfhMhqEsmtk1bVGKrCVE7IOcZAYdQ8sTSzRORYNMd5lVN/5plfE9lbJ3RJ/nOD47Uw9a
/arhYw8shlCXqSxpTQP9YZxChCVkMc73Cu6leDVr62P1O+dbFaOsTea5RjD87Dc5f9fn5JAZK3so
Oasbkj08uYIhMVlWg9+nOW2qX2m9dvfJgPMDcc52ZkxL910d2pej8ODR5TR4cthBfyfSc8tY77qZ
1DPeY2jdVfVuIEPYj6e9Grof8+4mpAIe2GavmZA6Jbr+p5gs5ZTgpKPS0E+Iy2DzvTJDVGIo3cB/
1U2nIUFu6NMxZaqEnBJQln6+FGiAAvElv7HGs/g8JijbfY81qvTrFQ3f4bLJx3Pmv6FXUMvSsCsd
9YkIq1KzR7OT7pB5GXBISZlrcj5NZi7Iq3X6DulZPJAW2vGaA2ltpiwQCfVoFFEXkMw0JjNrzAy5
W9nhfGqJ7PhIrq0cccJVm1yWx5B0TBkmeqEKfaAHGJq2wYUX9oYY2wmuJoWz4tpBfnbEQHQzsj8a
BjC9x+rGWbG9E+v8bFbFBojz1+CFkMEsPA2yYzDfRZ57L5fKh6Tk77AW5+6OqeCVltNNsPOontgK
XdBncjA7Ivo7efDcL5iw0XJl3POAdyckomUkW99v4Oiy6K3lVERAVah00UM4JVah2A2yTzxa+67v
cIzQrNl0R8YvoEWiH+nPrTB6DxVApreyMLm122OajtpQY8dM5v2TXjQNRUWm+/1+WHWVW8IrEc/1
U7UaDJxvhYhhc+l6//V60qurk/FGEzYsggwZByXz/i5d2GCH21oBJs/SYjwe8ooiM9VTMHXzMDLB
BbdHeVG8pz2akn+KUMwBCmBHUGwLiuix5rSw6aMJ+ggGxmjB/SjZo8dvr2/kMkb2YB195hjLrV+y
ftZ5uVNJ0sKjiXjkbu8uh8F3VKwyJ6MG0g1hyqrmiIspWsG+oAIyEzfjDbd6tROGrhV6HDp/69HX
PTMfbG6FuPqbNcnDkeSTtxLRPS896JLf1Y3scb8qM3vwbBRvKHat88haJeo4LnIVszmv9y4ApCad
jUv+1yX5DDexoQVDMmMUWNSVJxrP8DMyfZzT2ANk5vcFlJoUvata/e6A/BYeyccmXyjnlUma92Sg
17QKYqpLZLkeW1O4bskq34YzCRzN+Dtb7h8Phmo+WJnJ4B5arEVux5J3viqrGdjcVGRDAKw22UoP
YW8yHppblJYd14sgSnsyDvjaientPvrw5nTSYl/aDpSrVNh8ShUBuOlhH0+rakpCfr6Pk1DfO+qe
NxkHLAMJFaPeTik1IgKO577M6zx2PAu2p/9+qpi1l6ULeqVY++FWhMVkRxFu8GbohiVbPBZTm4g9
7C702XI/HwEtNXW2VI4tE2PK2bqvTFtZUem91Dd0+5dvjWRD0vP6xzJt8B7plVmpAxYxZav/WfYw
5yOjO9KR8lQr6825KpBgJY2EGl7LDUVx5tOM2nQLvrOOCVuGNZfGEZHin4WM/cVHbN/zfuD3U2fv
TWF9NNQ6aPyAjQaDBDvfQF60ra2B2tJxQIRm2iPDZm7fBG9RHIE0bMU5sEmNww1sSxSikCqK7Pit
1opfPJ5w9tJL6pnQGDCj9/YYTjFUBk3ToO+QFe4fxKYgcMveLriYubQJsufxZOMYWGuMXBBgr+u6
wKkmR93tEckmQsCRZmz79CrM52FvwDyeNiU75gWKaVvKzZnkKaR2VVAInYDKVlGA8BYFfFczEfz0
Hyq+0hz6U5cQ7LuWlKwo8Hx7BYaEm7ASHtPVQaw+C9SMayKmXt7GpG9wXdiLsoEONqfxhLDHULMV
0Z7er4ENj730oFQzJmgmR+kzS4rhwizadbTi5VTM9YEowO2XnX9fCwj+lm3uBao2J/F7yrBvlmfG
vt0YemY6lz3ZDMThWyEVP2T4znG4EJULlmgleLgOTkMDG8hNKuIKjpmThL3M85M3fOhtjPACFD5D
XGq4vMa8Oe4wfHCy6RinMwFxZWdHzZ33nqT1b4xSHsNDReyqsitPjINn3IqC8Tsob6qUP9T1Ml/J
Rjl1lXB7L7VJtqYW5n7Y/zdAJO/Oot44C9kJr3qZMa+fP5rHt1QoMU7SCam2qKVUplkPSeiKmAEc
qTglcUhYzMUeHLh36vhaFR03uyeFzobn8liUEFCmDb4c+D+pVcFymB6Qj+N9785WdW6NHCkz5An3
Bgd8nZLK+ZibB/hhkhiyvxzStcsfYBlokJ+X1saVVxB4gEVtV6+la+2IpBAgnIt0yc86cXIWbVqk
yWNrX61WboZrS83IWfTPeToblpcAuB+QvaM4dEe3gGsfTvDrftI8AtbGCkqKeuccQq8WAlcQ7ida
KVxwK6eVOOuUdNJCHuG28Fuj7YrDXwJqPJvfSUVERVMw4RS8JMlm8exP1lkHPrClNCzClJOdOGg9
91a/cC5aqIS/atYuGI7smSV2eAjzHPerqdbNI1uOHOIkdPa0Tf8x+Vq+sxxeF3iODPhDCB+UVKgE
VEx+KdoZ0kFQ3Spj/yPNselPK1oCrfhiuZY3vcySsHuSLqdb2UUAlrMG4zjnDYgj8id2slGWgjNP
/e8Mpcklx/8gZUOyOKTV+riTYuMzgjLpVzS+NyqwdJeXebkkmjDGEdcXWzHYJEddUDETGxgCvNg8
2hxDNmKsa6M/tbs6+iseCQ8rXCBWkK4a2fGBhkp0vsZ+NIYdT6g/ftvJyh4P2qBh0dTyheG+/CAg
wl3hosPflLxfDwSCe9A0PVXFApNGKilLz+U4uxt/4xOyXxFJXkUY5ksRxvGU9W6/JYTjPvqyNjS/
/kQf/6IJAJcUrmbNYS8suhOTOr60SWgF23gMS2GDhkDqDrjD993u1eTW9SoelfWwbnywtYWetAR2
aO3yXk+UbYX8R8ZTFeg9E85/qaQQQYuT3vwtnNqjwse12SZCqw+xXQC11v5rIAB3coEaqve3yI65
xPuVq1AJp1J/yQOf8ruU5xBeN+B+zTvsnKkKipmIsA/3bhKDkb9/XZgd5xs1NtQ1gkIJfIt/U8Mf
j++em3LpY8hsV+lSrZAwSrE+1gaUhnK2oDU8fj0d+/vlAwYsGYrHzuuWOdvWI7id8JalZWcJj6x1
dFmbFLx1IfzJ9TvM+YLO3cVsuOKRGIqXH+x2nbvqb93kEST1AO86jhWoRHMvrTYbrsQ8cnbqtD+0
2srZbJ/MfFxv2Rat9HEn9f0bIhFXTo0yvo9biv/qIruvh1vfaYI3MVe0kEM7hBw+6Va+Y/Kf4Orn
oX7I8AyvGNxYqI9nVMh5Bo+17XhtzzahedBBNNWHspSvphuNXn9aMTILmZ4bAsru4zwIBiyK9QJ8
N9fOoUJoRd6LxNCtfCAXRwhb0WY/YRXDUEnaFsEW1lATgxbjglj4VK7nX3PbgMIROibfIoacMa22
ZsKtR7Rbtn0n+JAtqKu0ium9CBkxJDB5BUfxlymvQyeSX4SN+vI5gCQH6qmVkizHGdAcF01G7G2/
ocwA0Dxj3rTQ7P5jxM4d9NUl11HbHHUOMLdKH1n2Ki1S6ub3nRMydjU5MD7Ji5AuQ8PEmghXTQg0
OY49UEGpsl/jBBQPwdBYeD+jOf80jblE9hFinbpXPcw0CT5/FioIf+p3WrJIOWb82TRvGrcU3+sq
kOOShhoYBPu33EZxGV85P7um28NJxfs2Q/T018+UO6iSROe4hFJGhFXyJ3QzmLNt+efDx6dC0QGj
Qb0h6XUnKjs7M283UPApoXc0yZy1RKKMQFwDj2ZcVEztZZfyS+GuBOrWSZ55cnGDBU/PJb3JZWlF
W3NlcZ/CE6Hq8LwDLEmqWU5Q5GPGgwODT9jUeIhGyi9WeneuH/4BuKrw3mOPJt1v5OyetJib3Bbn
PGjVNDRbin0Kw0zHs1QYW/DIScH50Pt7pQsdBog0V7gxETQZFU3TXsMxqGePWJRJnHkkv4bjMw73
G3LJuIRtpWxzQjW9CQNlDPvmkX3c4zbIYfQQEY0JgD9iGWwAmwdkY+F88WMCbJUCeKc0+xC8HVPO
qll6uC1iQb395wGscOqVilMLvXuwn+ZxzrTll37ZKbqu2cvPkp8Q1Jv0a1eVICyXeMmWIZopyEel
R1zMzlrlucGaBiBHsEk12HjeWGS+tiZB5TcXoc5qhiWUcjIAbHrev2pRNVrkY2Qdkbzp8s7bfmE6
nFzG93vKvZ8avF5v/hia9fkfYItaUprYXiiBzTa336IsNNT2Q1GymABmBJSnLwC/xVrN7tCdDdRg
5iUDzlSQOw6dS8JlA/NJ6QM/9u43dBOqx8f6ye4lXGhlAwCcQKT8n+RtaSgKOSnbB4OPKLSZErtF
uNDnYyp4WMX8Tqb4DkSvdUQAP129Cn+YQrSazKCh50lSrs/G2ZULZjVDir5E7MsfRL4Nl6UB81Kq
qUz9VNOFl8yLE4IYT1wX2VnCVGJEPJboR8vQouH8XqYSYGa7yECapSZ5MyqImG76PZiAtgNpqto/
izxDdEXQFE1RQjb9vq3UtaKjCHkO3kAF6dYUB/vhY4GGcby3MkS2EBPeJoaUJ2BJk4BMC3ZbemQ2
kqPaqESsbqiyz7AFuGs5ylBViZWTu1kQzroR1/xlKRJlHVCQHQzJzQxe/Kvo+Kn6bnmZ49hchNu5
65KERabTJ15KFvfG5BPEp32/VmcPXkngVhb37bSM4sQriVC2HJkJieSaL8oL9ni+EnywiQaTg3vC
cm3fnhEwLS4ydmQDmlJhUWiPlpc+lWCzeAm4Sr+iRdKT9hU/drjN/YqP+1j4C7zmeEPq/F30fuMh
ejMSPPiFnyZW65A1A8OntuVaAwbWMHiYIP6fgpM46jdm5tP1pkNM4YB88/Fx1v1DKsqEXVT/pMvT
Fmd0P6/d7Sb28CtHAfeXagJJremS6xRAayFAd0uZeVlkz5otqPKSk2AEF08fSJkItyt+X607TuI9
oGCnNYotObhzGR/7PLGmXFH4A89pfNUCEPK0ws2Sj4lKhPiG5Yj9eD9Hbuo3vWxjZ1essSlf51n5
BsE4NquwAaoXQnanVPS6s9XC1jswR+hWF3pBv4uX53NNswBGfnV+DtnXil/mz+GZ0QOpuGrsiJst
h+prp5LaGoNiOXO2TEb7x4KeXOVCOKlR8xoS3LkoNcfNWqGvpwH3tjVRXiWIl1pNqPqtym9wg1l9
SbHtQnGEkrHzBPP+xpm9DTUwAj8x/3ziIJYgx3POURdxPD7a9zScZDRY06xK8jWTd9DObK7ftwIW
W3WhOO3z7SLe4Z8VjSBxUyYS+1JB8SsJETAsi5KIoU5hZZuDQXBlQvty5insQ9RdBxmrMuqeoSEF
5j3OuTwY4qfDArc6TRH59cQaUpFqnDE6tt8bMlZgol75hSy2NyW8AzmlxLrwwcX5dP0g4NgLRZqG
Xl5uu59lBkwC3CsxWbnu0CHzm0qBi/we4F8BzeTD29RjcT4cgnkxbkhBM4y5ynrSssve2mq+4lrX
NkPE8Eus+maH49Ramwz1lm/uR1MpylC84skMi5gguZeuMM7MMlVwBWWV6aQOQmO4u1IKtHIgWYKQ
pkrYavoXwPolMnZ6DdxtOCTqvBvDU4Zi9LVmDmWeOBLDLq4hfvYKZrUQMS7VGtcNDeytWvwwKXGQ
ghCo+qWlg2UpbJwj39tGR33KW84Z7ju2tgc9p0OuksVXb0/zn8CA7qc2hyvA/W/WppQlIxjq4lI2
UrtHeTOPsuoqwg3u6vEJOnbLIz6HQTDNUd2Jazxd/O6LrthojPhSJA1BdW15fTJjm76FJ9ZL5IEc
UkRIf3M6Lh4xXb8xNBycSA+9YpPdpXK7ej4DUszVoJ06cEIRG9jmabYkGbkZi8+znt+x/Byh+pBy
1lvin9eE8XCjOvbOl3tEu9e1dE8fYnX1Oo1KdL5fHPJTfwJ3825W8oSv2H9DUoc6FKHld35UdwIY
oTtVqSG0nJ6GAmYPPwSNC+ScQyY/0mEZ+vxiaqt/kxSEmF22wXdkcHlUHTLkPbcc7BrzT+ScAdZO
VxiAOE1j+bER3Px4zowi1dntP6UJGrLv3+OfhTx+LRf9uLExxm+2rfj7WXZdyzZE1oLEFD+U0ZHb
06TuXxhM/UrlmrbFxRMXegHYfE5Icdk6SdfPnEEFEffUsFbC8ABSlEFQsG/5SzypLqt2yCRoKz6H
9n/J7LRHPzWrbNotLhRgETuQYcMuJomiQMcOEne+flKtF/lH2884EtuiokrnMZLSsChQX8bnXcxf
z3W5E3GDerbpKV3MiFbsA39m3Yt6jAihnYZCJMczhbevIm2RmHGRz1MYdotVBlPEkGmr7ZGLwkPN
JiQPALdrWWKoPuw1mXtjBB6fDKXxrvVstZUhQ5eqgeVlCMriGc1VkCjls2sw9K8VEl84pdGOH5c7
8qbh6+lMz7Hj4p95lFq9rVO0Ag1EjDesW417/DJvMMsYbmc04S5hQJ+Wm4v1B7kMuAJnYhXFX1wW
cu6tyZYMfusKRyfkYJkOpuw6sO27KFijf5LNShxmI/EY0p3hjXSW6atA0T+7fkEB8qA4zh4vwWjT
BZrd1M036t3Z9Vt8KcmS8f37q+vh1QvCTznAzZztgzqG1V9JTq8RwEP+VzEA5ffIO488fOhMmu4U
sPVNSDfFlZxhEd2ZgF93fbfazBC4mx4cJFW8u6JiZ1KIQYPhMJyz4goLdHu3tlqCmOZcbpF4R6sM
fC5sF6sX8OQhr1clgyEj9hWcobjLnIJt3+upOnoaU5GzdK+1UtssnCqSGkbDM8lK/C7z1HQ7udoO
PBWBTmnSZ86qat9RFaL1+mq062mx7BpuNM3pVWkstuMy9Vy4E27RPpRvybbVHTes+nvCxMWOA0WL
674jArWZbhHVKZshQ5sQvCms/clo5+l2+dfFsUJU42l4XlJzmgVN/uzvfugVHgPkDUccyPcuSpm4
ZmoowpPuBCBhWUTHffxTnCQLLl/K3EuGyuWySyyKSFkDTcJDZmwK7AScabZzmUj9DPIOLhuC0QAu
jbSolJhUrnU3oOOjwilZbs+XKWXmQZG4bZsMAJbldXI37Kuz9XTTJkEfBWhahIlwW9l33sy+kZdk
zm2HtMHoSlfEjyjj1RJH3L9RmW5m5j0rlv/fdV0HkG+alxs5XbGlGQFZ8DVIB2/2P0vA0Ab8Ix/A
C4BG2uMlKIq6fEd0K2lKe1aQBKKeTLyZ7RqOdkDoBKFBAGjHC8EufKzeLES9/FRY4zxnsGnM2ZEb
xTj4PGxIYFdf635kSkzapKXdkT0lFmKr29fj1OlP2Rv5ohSxLcG2r0YyUJQZXd7EzkrQmE0D1eDz
0RdgooH4tx7DMCz8SVw/1Elirld0ivOXxTYhmWdESm24UVfJIP3fcXxBHz3Zx/YXvuuHSryXiJDB
1J1+F+1rnvB7Jk3wrYO8bPm88pxZ19RSGwDlWsgZIqa9f3k6+NZpYGnRgNP3VMD/hENW4d5JfkpZ
6KqNaUGUirsM7SU6HoXvK5gSHcYAtTPfuQeQBAewjjkJbY9n7i6qVzw7SHZCMYCR62VVdWT/jHjU
ueh0aUv/3VrmUZ8MNJCprPDC+5OZnvEsKi5rQXYJkCzt2VmlEAREwWqyUkCif8OGRs7F/WhQ25Mb
9pBXs4wsYcphw9vsOsFlD6pDJ5Rxb22mFRKj5EJTZskGQbp4ZanldPKa6oAkm5PxtryVSxOMOC4S
4XRmWxiBOBiD68sI8XU6MQEkIUqLDGDYATTG+CHADEAHWo53fo0b6GDmiXLh+6AyZ4hncYV6KWuB
o1bXz7e/P4s0/ttOwkNOWs03i4Q1CcMZECn5LGxEiGcmyxPOaSLhz+0k/rWdW6taSShxP92J2Ek+
5GGHjW6qDWjYiWOE7KvbaiST3hF9vTwW9AiWScWOhTIAtSM9JYX/NwNlyNL3jkAMm445205VGaCw
XxU0wPz/zRGjjLNiJS5gI8wiTmus096eTbAK3F5uy7+zqRcWxM+zMfADAUQyi8Zttm3qjF9c/UzA
lCPs4Hbct2cojMVFhI231T3alckl5PG8xTz3hz66M0gP7VFObByh8IGdrwPgwtVV09CEv/MQdSSt
revr0qxWA2z2wy8E5X2F9lKZbQGBSnKQvNNXqXdFOE5c0ToHEyQGo8A3+eFkMA0Jk4kLg3zF4BXP
gFD74A/R7TyMe4JRU4CHlUpxzJYL7B9dx3II7db08Ydm1S7gVVbp8Awe1nGHqnc2r9IQKCBEe+LM
jlXFk0QpVIX57aznfbUtNjj01Gg5i1PIdgfB5qHFKfCIBXbOTJfoa0RXMg5gdgukjgwDPZd1cikr
8I5zYVIrut/vP7Hpz45R5AbTJFw2rwfvcTCCWLtsyibeipDjIfJOQb3mmx2xWYbjPv8WJX5v6EAt
aCn+MjInWph9H3ZES8a51lbU+11wliggKKOSaR1lblq+ZXps2tJ3+13dj0YnDVPbT7gHrdFgvwXb
vyVCvzlC3W6AwFse7GnLcapSdf4hpM0k8g8sfQdT4JlWdL1jSHq8a2aCNVtPFqgcwJ9hv9RSzAfS
0aDh520clhG5HQAHQZSNeI47KDecJ5NW2M2M2/drKV654L6CO+WzUWLIZy3qbHWU+1m7L/NBDCF9
ArBOTVMauAzZCUxm5Gdd5ifcg3Us6kL0r7BZybTTr5NZE17LITjvge10zCLdK0YCu73PMceFGpK/
jvF2eoOGXg/rZ5+ATf1ZPjK46qxAyJkKI1n7LyzCoRzbd0jlAXexSElaHyXFft8VDZ64JUFXJf/P
S2/aWn3RczqfteFL6CCY5XSS8g7MUrwvJqjWbcnYXj+Ara1xB7Ki6XcQu6aPAjDaVagoNbYg2MzO
cP9CU+dOsImSV0+O/7TdpVf8jeue+knE5ByLsOnXKawWVtrjwZ7WkFr/MZNsD2ubJVyhyPjvg2Re
tnEiMX3cZwvqNcQ1K7WFV6w/Lglrgl5AqHD0C6K4SrXu465LcAhl70SYzP4y6MVBFJDoPNrh7qI2
jMSlOmPPghAZyjPD4A7dhCBKMC4nhIMHjF/jb98vzs89b9FqF7euqELUkTkYyjPOuwLVKBWE7kxg
TKojR6Sy3wgsFlqRm/zXlfsFpEIKaGn8tTqnILMGF3CdajKhh3/TLygy5q9Q83SDUpwJS6HZVqVm
Pe0Y+v9p2uaeqClYo/ybFE/a0gDDASvJglb8ywVGqYtDzJNH74zm9EpmG2EkGD6ZucM61ftZsdOo
Glz7+S7kvqNNe+iwSTgXyXd5o/G2D5rjrkrKgJPQUPEWOuwZ+smqxNxdk+jz7hpzng3FBIYfiA7C
pLbmflRdXtfUhQ5mo+i+zhJGrgUATqGmoVfF3Z8OWwo51G/izyzhaiDvF8EfHr0aZVnIxCkToHMW
/dB5lCR1PZnJKcAFy1U8UBxev+lVSaHLz917zoXTz8B7PlB1OAWZxYOhPrumG/cA33WWUH8G4G84
me4rdO89Mb9lolIMMyTRlpRux0GGQ/5ERkRCQrsrMcZNI1hiVOAZbvJBwcwPKq5yX0l+dLPDOIUJ
BQ5M6MPJAeCGKwIwN+uRFEdu4n/gjmo0SKryLcZMryGQ3jJ4U7gzQ87xE/QE2XxQygVzKlN5sZQ9
nhxtoLZd1AaPFREEYTgQkbXRjAKa70AZ6G9uuu05lbz1PDcMLQkE86C/eolwGgH+ENrSs4yXlc9Y
tBqFxVA9OI7fTBuSiH1eKbcxS+4nnsqgn18vTMDmxKN5AeQrhXP+9Sbmv6RgytRo2jsNXNbvPxyh
dHkT0obWbZPl9NmFdCccZ4lLxoioa0Ot4juiUtJoPZdggNwb7QCz2p0aKNUShkKtzyouoyXep7bF
cj5Yo6Sqgvn3ClIZtIa07BoUuJ5hC7mzhL3N2c9FVILoqfKbCOBRURD52pqp+KtYZtC0fmVSVnY8
saIgodcOtjQ+DZfTDeYG0wHC+GKJRv9Ki7ltW0cInl6zHLAFP1fWiOFqr3y69aLIOuMlsIET/Krz
hIhSYKkKglmb8aJteiaHjpw2+BtDrIvP9WUCttsZyyNkjo9YZESBH64zNS9WrLgqGN47P0g5Dto5
LC4Bt7Gw49SBiQuMF4r7xnJ7yrM4PF0RqAL+qCyYTgL1nr9GxdTFOxKMznNSrWg6kH9uUQzSH0ke
5BS5r86DiouY52S10J70QmIFsLV5BRNcJuZv5EtSvgIg+zrm92P3bh+a81GWCm1XikKLxx0znmsX
GJ/aYwi0N149f9DE1z/w2Kkm82y2or7pNBrIoPfhSKJmwFysTVZVG6mdxJL5DGjYpxlDXtQqA7Hp
CdfIr0wzHEkwzosUjmxS2JDw8JGVqoOuyt8DYql/Q7SNpsbwiIZVywSltMKVV+P54n96KA7ULEGD
djddLsj6726ffInK0nRbgnGydCI9u9ifMoytoMd2trhCJ8XFcRLhxKTd2MEVO9vEUX12XaVujb0r
TRUZjoymu2W8ubzbIpd6BNivF60xwyBUBswbMPG3YMH83PXT8pn1Dd1gFc0x6fHh9f04ui1609p9
Rnr5PBE/cHIDPiBOW6843PaKZVsnXughOmipaQdPNK+oI8SRJDRIMk/CW8jLNeDXSl2zReHS1tzP
pX+MzR72XKo6RFRgQURC95wW/g22ouZ1ELfchfYdCv3TLKQj61rFu46js0RbgBcfRwGVh+2Jq/Bq
F4LcrFhVnlDM0nBgR4TYp033DShlxvF46/QJYn/Z9oCtk3qNlTTYgv4m1z2MHQPLDjQQPG8Wif4l
0MQCDJxfG7ILTRQulfKua+A9py/poqvaG27o8pkFavDoLbmmTJEQ5hqFAzuQwphfH/YtvX/xyAAN
CMONnSBo4ZM3SiePui25uCH2eX/MY990GYndWAuPC6qC81WbC4oFvV0E5CZvi9G6ke9qEn30XUyi
2xXkZlC/206egAXbCCL4K0Uk53U0v7YH6ShkdxlFkNxP+VqEECrCK5Y9YIM32SYWvd+ifb5MOBCt
m1SO90Tb1oAYcZaZqpeSTGmWy4uRfKjeFlTCzgD224bc8wBmrjXLCtj2/bt4zk4DgqhfekeKPiN6
Ok9RoFYA+OJkSO4jfM95Y8fq4t57d9pjGjzLtkzPT64E9Jurx0EEssqCvN0+IJZbBkWWJ7NxwxuW
Z12DEirFYocycyfGMwzTLOA7mkK/V/TDqqW955T/aIcSuDFxRxYUr3ZxNQEtE2kA2vU09uqPTkyR
jh7d9YGaee7TY5aHHqyJ5BDG3TSr2/j7gTKKJ+g7mqJC8wcnYYHd6NeI7U0WRS/wsG56BTjIP4Xz
iNxR7p6ycq0jLmUm7UEgDR3QfpdYSbqxaELuZZAhgpAypJOrM7y8P1y4r+X5V7YXNX710gr4J8Ob
Lu7oswQPuP/Dz5mGigAS1FrE6+M6/sjC8Gd0od/1ZXn4e4ugr1sDs2d/yijCUAxR9+p634D+YwMe
sNC3B//JQFeC0UHMO+5xIkE8pUaKSdyJtvPRvYbLD77cRlghQs/stOnQjtarR2yRhY+IAL0VsXFP
02/chlEGGxqInQdFCi3Vme8XqQDN6nhl+iXFruPKoNTL0bRprTe82gs8
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity riscv_gig_ethernet_pcs_pma_0_0_GTWIZARD_multi_gt is
  port (
    gtxe2_i : out STD_LOGIC;
    gt0_cpllrefclklost_i : out STD_LOGIC;
    txn : out STD_LOGIC;
    txp : out STD_LOGIC;
    rxoutclk : out STD_LOGIC;
    gtxe2_i_0 : out STD_LOGIC;
    txoutclk : out STD_LOGIC;
    gtxe2_i_1 : out STD_LOGIC;
    TXBUFSTATUS : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 23 downto 0 );
    independent_clock_bufg : in STD_LOGIC;
    gtrefclk_bufg : in STD_LOGIC;
    gtrefclk_out : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt0_gttxreset_gt : in STD_LOGIC;
    rxn : in STD_LOGIC;
    rxp : in STD_LOGIC;
    gt0_qplloutclk_out : in STD_LOGIC;
    gt0_qplloutrefclk_out : in STD_LOGIC;
    reset_out : in STD_LOGIC;
    wtd_rxpcsreset_in : in STD_LOGIC;
    gt0_rxuserrdy_i : in STD_LOGIC;
    rxuserclk2 : in STD_LOGIC;
    TXPD : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt0_txuserrdy_i : in STD_LOGIC;
    gtxe2_i_2 : in STD_LOGIC;
    RXPD : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gtxe2_i_3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gtxe2_i_4 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gtxe2_i_5 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt0_cpllreset_i : in STD_LOGIC
  );
end riscv_gig_ethernet_pcs_pma_0_0_GTWIZARD_multi_gt;

architecture STRUCTURE of riscv_gig_ethernet_pcs_pma_0_0_GTWIZARD_multi_gt is
  signal gt0_cpllpd_i : STD_LOGIC;
  signal gt0_cpllreset_i_0 : STD_LOGIC;
begin
cpll_railing0_i: entity work.riscv_gig_ethernet_pcs_pma_0_0_cpll_railing
     port map (
      gt0_cpllpd_i => gt0_cpllpd_i,
      gt0_cpllreset_i => gt0_cpllreset_i,
      gt0_cpllreset_i_0 => gt0_cpllreset_i_0,
      gtrefclk_bufg => gtrefclk_bufg
    );
gt0_GTWIZARD_i: entity work.riscv_gig_ethernet_pcs_pma_0_0_GTWIZARD_GT
     port map (
      D(23 downto 0) => D(23 downto 0),
      Q(15 downto 0) => Q(15 downto 0),
      RXPD(0) => RXPD(0),
      SR(0) => SR(0),
      TXBUFSTATUS(0) => TXBUFSTATUS(0),
      TXPD(0) => TXPD(0),
      gt0_cpllpd_i => gt0_cpllpd_i,
      gt0_cpllrefclklost_i => gt0_cpllrefclklost_i,
      gt0_cpllreset_i_0 => gt0_cpllreset_i_0,
      gt0_gttxreset_gt => gt0_gttxreset_gt,
      gt0_qplloutclk_out => gt0_qplloutclk_out,
      gt0_qplloutrefclk_out => gt0_qplloutrefclk_out,
      gt0_rxuserrdy_i => gt0_rxuserrdy_i,
      gt0_txuserrdy_i => gt0_txuserrdy_i,
      gtrefclk_bufg => gtrefclk_bufg,
      gtrefclk_out => gtrefclk_out,
      gtxe2_i_0 => gtxe2_i,
      gtxe2_i_1 => gtxe2_i_0,
      gtxe2_i_2 => gtxe2_i_1,
      gtxe2_i_3 => gtxe2_i_2,
      gtxe2_i_4(1 downto 0) => gtxe2_i_3(1 downto 0),
      gtxe2_i_5(1 downto 0) => gtxe2_i_4(1 downto 0),
      gtxe2_i_6(1 downto 0) => gtxe2_i_5(1 downto 0),
      independent_clock_bufg => independent_clock_bufg,
      reset_out => reset_out,
      rxn => rxn,
      rxoutclk => rxoutclk,
      rxp => rxp,
      rxuserclk2 => rxuserclk2,
      txn => txn,
      txoutclk => txoutclk,
      txp => txp,
      wtd_rxpcsreset_in => wtd_rxpcsreset_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity riscv_gig_ethernet_pcs_pma_0_0_RX_STARTUP_FSM is
  port (
    data_in : out STD_LOGIC;
    gt0_rxuserrdy_i : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    independent_clock_bufg : in STD_LOGIC;
    rxuserclk2 : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtxe2_i : in STD_LOGIC;
    reset_time_out_reg_0 : in STD_LOGIC;
    data_sync_reg1 : in STD_LOGIC;
    data_sync_reg1_0 : in STD_LOGIC;
    data_out : in STD_LOGIC;
    data_sync_reg1_1 : in STD_LOGIC
  );
end riscv_gig_ethernet_pcs_pma_0_0_RX_STARTUP_FSM;

architecture STRUCTURE of riscv_gig_ethernet_pcs_pma_0_0_RX_STARTUP_FSM is
  signal \FSM_sequential_rx_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_10_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_9_n_0\ : STD_LOGIC;
  signal RXUSERRDY_i_1_n_0 : STD_LOGIC;
  signal check_tlock_max : STD_LOGIC;
  signal check_tlock_max_i_1_n_0 : STD_LOGIC;
  signal check_tlock_max_reg_n_0 : STD_LOGIC;
  signal \^data_in\ : STD_LOGIC;
  signal data_valid_sync : STD_LOGIC;
  signal gt0_gtrxreset_t : STD_LOGIC;
  signal \^gt0_rxuserrdy_i\ : STD_LOGIC;
  signal gtrxreset_i_i_1_n_0 : STD_LOGIC;
  signal init_wait_count : STD_LOGIC;
  signal \init_wait_count[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \init_wait_count[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \init_wait_count[7]_i_4__0_n_0\ : STD_LOGIC;
  signal init_wait_count_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \init_wait_done_i_1__0_n_0\ : STD_LOGIC;
  signal init_wait_done_reg_n_0 : STD_LOGIC;
  signal \mmcm_lock_count[7]_i_2__0_n_0\ : STD_LOGIC;
  signal mmcm_lock_count_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mmcm_lock_i : STD_LOGIC;
  signal mmcm_lock_reclocked : STD_LOGIC;
  signal mmcm_lock_reclocked_i_1_n_0 : STD_LOGIC;
  signal \mmcm_lock_reclocked_i_2__0_n_0\ : STD_LOGIC;
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \p_0_in__3\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \reset_time_out_i_2__0_n_0\ : STD_LOGIC;
  signal reset_time_out_i_4_n_0 : STD_LOGIC;
  signal reset_time_out_i_6_n_0 : STD_LOGIC;
  signal reset_time_out_reg_n_0 : STD_LOGIC;
  signal \run_phase_alignment_int_i_1__0_n_0\ : STD_LOGIC;
  signal run_phase_alignment_int_reg_n_0 : STD_LOGIC;
  signal run_phase_alignment_int_s2 : STD_LOGIC;
  signal run_phase_alignment_int_s3_reg_n_0 : STD_LOGIC;
  signal rx_fsm_reset_done_int_s2 : STD_LOGIC;
  signal rx_fsm_reset_done_int_s3 : STD_LOGIC;
  signal rx_state : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \rx_state__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rxresetdone_s2 : STD_LOGIC;
  signal rxresetdone_s3 : STD_LOGIC;
  signal sync_cplllock_n_0 : STD_LOGIC;
  signal sync_cplllock_n_1 : STD_LOGIC;
  signal sync_data_valid_n_0 : STD_LOGIC;
  signal sync_data_valid_n_2 : STD_LOGIC;
  signal sync_mmcm_lock_reclocked_n_0 : STD_LOGIC;
  signal time_out_100us_i_1_n_0 : STD_LOGIC;
  signal time_out_100us_i_2_n_0 : STD_LOGIC;
  signal time_out_100us_i_3_n_0 : STD_LOGIC;
  signal time_out_100us_reg_n_0 : STD_LOGIC;
  signal time_out_1us_i_1_n_0 : STD_LOGIC;
  signal time_out_1us_i_2_n_0 : STD_LOGIC;
  signal time_out_1us_i_3_n_0 : STD_LOGIC;
  signal time_out_1us_i_4_n_0 : STD_LOGIC;
  signal time_out_1us_i_5_n_0 : STD_LOGIC;
  signal time_out_1us_i_6_n_0 : STD_LOGIC;
  signal time_out_1us_reg_n_0 : STD_LOGIC;
  signal time_out_2ms : STD_LOGIC;
  signal time_out_2ms_i_1_n_0 : STD_LOGIC;
  signal \time_out_2ms_i_3__0_n_0\ : STD_LOGIC;
  signal \time_out_2ms_i_4__0_n_0\ : STD_LOGIC;
  signal \time_out_2ms_i_5__0_n_0\ : STD_LOGIC;
  signal time_out_2ms_i_6_n_0 : STD_LOGIC;
  signal time_out_2ms_i_7_n_0 : STD_LOGIC;
  signal time_out_2ms_reg_n_0 : STD_LOGIC;
  signal time_out_counter : STD_LOGIC;
  signal \time_out_counter[0]_i_3__0_n_0\ : STD_LOGIC;
  signal time_out_counter_reg : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal \time_out_counter_reg[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__0_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__0_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__0_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__0_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__0_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__0_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__0_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__0_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__0_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__0_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__0_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__0_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__0_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__0_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1__0_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1__0_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1__0_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1__0_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1__0_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal time_out_wait_bypass_i_1_n_0 : STD_LOGIC;
  signal \time_out_wait_bypass_i_2__0_n_0\ : STD_LOGIC;
  signal \time_out_wait_bypass_i_3__0_n_0\ : STD_LOGIC;
  signal \time_out_wait_bypass_i_4__0_n_0\ : STD_LOGIC;
  signal time_out_wait_bypass_reg_n_0 : STD_LOGIC;
  signal time_out_wait_bypass_s2 : STD_LOGIC;
  signal time_out_wait_bypass_s3 : STD_LOGIC;
  signal time_tlock_max : STD_LOGIC;
  signal time_tlock_max_i_1_n_0 : STD_LOGIC;
  signal time_tlock_max_i_2_n_0 : STD_LOGIC;
  signal time_tlock_max_i_3_n_0 : STD_LOGIC;
  signal \time_tlock_max_i_4__0_n_0\ : STD_LOGIC;
  signal time_tlock_max_i_5_n_0 : STD_LOGIC;
  signal time_tlock_max_i_6_n_0 : STD_LOGIC;
  signal \wait_bypass_count[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[0]_i_4__0_n_0\ : STD_LOGIC;
  signal wait_bypass_count_reg : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \wait_bypass_count_reg[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__0_n_1\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__0_n_2\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__0_n_3\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__0_n_4\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__0_n_5\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__0_n_6\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__0_n_7\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1__0_n_7\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_10__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_11__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_5__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_6__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_7__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_8__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_9__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_3__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_4__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_5__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_4__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_5__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_4__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_5__0_n_0\ : STD_LOGIC;
  signal wait_time_cnt_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \wait_time_cnt_reg[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__0_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__0_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__0_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__0_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__0_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__0_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__0_n_7\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__0_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__0_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__0_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__0_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__0_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__0_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__0_n_7\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal \NLW_time_out_counter_reg[16]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_time_out_counter_reg[16]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_wait_bypass_count_reg[12]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_wait_bypass_count_reg[12]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_wait_time_cnt_reg[12]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_rx_state[3]_i_10\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \FSM_sequential_rx_state[3]_i_8\ : label is "soft_lutpair77";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_rx_state_reg[0]\ : label is "RELEASE_PLL_RESET:0011,VERIFY_RECCLK_STABLE:0100,WAIT_FOR_PLL_LOCK:0010,FSM_DONE:1010,ASSERT_ALL_RESETS:0001,INIT:0000,WAIT_RESET_DONE:0111,MONITOR_DATA_VALID:1001,WAIT_FOR_RXUSRCLK:0110,DO_PHASE_ALIGNMENT:1000,RELEASE_MMCM_RESET:0101";
  attribute FSM_ENCODED_STATES of \FSM_sequential_rx_state_reg[1]\ : label is "RELEASE_PLL_RESET:0011,VERIFY_RECCLK_STABLE:0100,WAIT_FOR_PLL_LOCK:0010,FSM_DONE:1010,ASSERT_ALL_RESETS:0001,INIT:0000,WAIT_RESET_DONE:0111,MONITOR_DATA_VALID:1001,WAIT_FOR_RXUSRCLK:0110,DO_PHASE_ALIGNMENT:1000,RELEASE_MMCM_RESET:0101";
  attribute FSM_ENCODED_STATES of \FSM_sequential_rx_state_reg[2]\ : label is "RELEASE_PLL_RESET:0011,VERIFY_RECCLK_STABLE:0100,WAIT_FOR_PLL_LOCK:0010,FSM_DONE:1010,ASSERT_ALL_RESETS:0001,INIT:0000,WAIT_RESET_DONE:0111,MONITOR_DATA_VALID:1001,WAIT_FOR_RXUSRCLK:0110,DO_PHASE_ALIGNMENT:1000,RELEASE_MMCM_RESET:0101";
  attribute FSM_ENCODED_STATES of \FSM_sequential_rx_state_reg[3]\ : label is "RELEASE_PLL_RESET:0011,VERIFY_RECCLK_STABLE:0100,WAIT_FOR_PLL_LOCK:0010,FSM_DONE:1010,ASSERT_ALL_RESETS:0001,INIT:0000,WAIT_RESET_DONE:0111,MONITOR_DATA_VALID:1001,WAIT_FOR_RXUSRCLK:0110,DO_PHASE_ALIGNMENT:1000,RELEASE_MMCM_RESET:0101";
  attribute SOFT_HLUTNM of \init_wait_count[0]_i_1__0\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \init_wait_count[1]_i_1__0\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \init_wait_count[2]_i_1__0\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \init_wait_count[3]_i_1__0\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \init_wait_count[4]_i_1__0\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \init_wait_count[6]_i_1__0\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \init_wait_count[7]_i_2__0\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \init_wait_count[7]_i_3__0\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \mmcm_lock_count[1]_i_1__0\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \mmcm_lock_count[2]_i_1__0\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \mmcm_lock_count[3]_i_1__0\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \mmcm_lock_count[4]_i_1__0\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \mmcm_lock_count[6]_i_1__0\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \mmcm_lock_count[7]_i_3__0\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \reset_time_out_i_2__0\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \reset_time_out_i_3__0\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of reset_time_out_i_4 : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of reset_time_out_i_6 : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of time_out_1us_i_2 : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \time_out_2ms_i_4__0\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \time_out_2ms_i_5__0\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of time_out_2ms_i_6 : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of time_out_2ms_i_7 : label is "soft_lutpair79";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \time_out_counter_reg[0]_i_2__0\ : label is 11;
  attribute ADDER_THRESHOLD of \time_out_counter_reg[12]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \time_out_counter_reg[16]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \time_out_counter_reg[4]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \time_out_counter_reg[8]_i_1__0\ : label is 11;
  attribute SOFT_HLUTNM of \time_tlock_max_i_4__0\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of time_tlock_max_i_5 : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of time_tlock_max_i_6 : label is "soft_lutpair86";
  attribute ADDER_THRESHOLD of \wait_bypass_count_reg[0]_i_3__0\ : label is 11;
  attribute ADDER_THRESHOLD of \wait_bypass_count_reg[12]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \wait_bypass_count_reg[4]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \wait_bypass_count_reg[8]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \wait_time_cnt_reg[0]_i_3__0\ : label is 11;
  attribute ADDER_THRESHOLD of \wait_time_cnt_reg[12]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \wait_time_cnt_reg[4]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \wait_time_cnt_reg[8]_i_1__0\ : label is 11;
begin
  data_in <= \^data_in\;
  gt0_rxuserrdy_i <= \^gt0_rxuserrdy_i\;
\FSM_sequential_rx_state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8000AF00"
    )
        port map (
      I0 => rx_state(1),
      I1 => reset_time_out_reg_n_0,
      I2 => rx_state(2),
      I3 => rx_state(0),
      I4 => time_out_2ms_reg_n_0,
      I5 => rx_state(3),
      O => \FSM_sequential_rx_state[0]_i_2_n_0\
    );
\FSM_sequential_rx_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF5555FFFF7555"
    )
        port map (
      I0 => rx_state(0),
      I1 => reset_time_out_reg_n_0,
      I2 => time_tlock_max,
      I3 => rx_state(2),
      I4 => rx_state(1),
      I5 => rx_state(3),
      O => \FSM_sequential_rx_state[1]_i_2_n_0\
    );
\FSM_sequential_rx_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100005551555"
    )
        port map (
      I0 => rx_state(3),
      I1 => rx_state(2),
      I2 => rx_state(1),
      I3 => rx_state(0),
      I4 => time_out_2ms_reg_n_0,
      I5 => \FSM_sequential_rx_state[2]_i_2_n_0\,
      O => \FSM_sequential_rx_state[2]_i_1_n_0\
    );
\FSM_sequential_rx_state[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2727FF2727272727"
    )
        port map (
      I0 => rx_state(3),
      I1 => rx_state(1),
      I2 => rx_state(2),
      I3 => rx_state(0),
      I4 => reset_time_out_reg_n_0,
      I5 => time_tlock_max,
      O => \FSM_sequential_rx_state[2]_i_2_n_0\
    );
\FSM_sequential_rx_state[3]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => rx_state(3),
      I1 => rx_state(1),
      I2 => rx_state(2),
      I3 => rx_state(0),
      I4 => init_wait_done_reg_n_0,
      O => \FSM_sequential_rx_state[3]_i_10_n_0\
    );
\FSM_sequential_rx_state[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000151"
    )
        port map (
      I0 => rx_state(1),
      I1 => reset_time_out_reg_0,
      I2 => rx_state(0),
      I3 => mmcm_lock_reclocked,
      I4 => \FSM_sequential_rx_state[2]_i_2_n_0\,
      I5 => \FSM_sequential_rx_state[3]_i_10_n_0\,
      O => \FSM_sequential_rx_state[3]_i_4_n_0\
    );
\FSM_sequential_rx_state[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAEFFFFAEFFFFFF"
    )
        port map (
      I0 => rxresetdone_s3,
      I1 => time_out_2ms_reg_n_0,
      I2 => reset_time_out_reg_n_0,
      I3 => rx_state(2),
      I4 => rx_state(1),
      I5 => rx_state(3),
      O => \FSM_sequential_rx_state[3]_i_6_n_0\
    );
\FSM_sequential_rx_state[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => rx_state(2),
      I1 => rx_state(1),
      I2 => rx_state(3),
      O => \FSM_sequential_rx_state[3]_i_8_n_0\
    );
\FSM_sequential_rx_state[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDD0000000000000"
    )
        port map (
      I0 => time_out_2ms_reg_n_0,
      I1 => reset_time_out_reg_n_0,
      I2 => rx_state(2),
      I3 => rx_state(3),
      I4 => rx_state(0),
      I5 => rx_state(1),
      O => \FSM_sequential_rx_state[3]_i_9_n_0\
    );
\FSM_sequential_rx_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => sync_data_valid_n_2,
      D => \rx_state__0\(0),
      Q => rx_state(0),
      R => \out\(0)
    );
\FSM_sequential_rx_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => sync_data_valid_n_2,
      D => \rx_state__0\(1),
      Q => rx_state(1),
      R => \out\(0)
    );
\FSM_sequential_rx_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => sync_data_valid_n_2,
      D => \FSM_sequential_rx_state[2]_i_1_n_0\,
      Q => rx_state(2),
      R => \out\(0)
    );
\FSM_sequential_rx_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => sync_data_valid_n_2,
      D => \rx_state__0\(3),
      Q => rx_state(3),
      R => \out\(0)
    );
RXUSERRDY_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB4000"
    )
        port map (
      I0 => rx_state(3),
      I1 => rx_state(0),
      I2 => rx_state(2),
      I3 => rx_state(1),
      I4 => \^gt0_rxuserrdy_i\,
      O => RXUSERRDY_i_1_n_0
    );
RXUSERRDY_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => RXUSERRDY_i_1_n_0,
      Q => \^gt0_rxuserrdy_i\,
      R => \out\(0)
    );
check_tlock_max_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => rx_state(2),
      I1 => rx_state(3),
      I2 => rx_state(0),
      I3 => rx_state(1),
      I4 => check_tlock_max_reg_n_0,
      O => check_tlock_max_i_1_n_0
    );
check_tlock_max_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => check_tlock_max_i_1_n_0,
      Q => check_tlock_max_reg_n_0,
      R => \out\(0)
    );
gtrxreset_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0004"
    )
        port map (
      I0 => rx_state(2),
      I1 => rx_state(0),
      I2 => rx_state(3),
      I3 => rx_state(1),
      I4 => gt0_gtrxreset_t,
      O => gtrxreset_i_i_1_n_0
    );
gtrxreset_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gtrxreset_i_i_1_n_0,
      Q => gt0_gtrxreset_t,
      R => \out\(0)
    );
gtxe2_i_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => gt0_gtrxreset_t,
      I1 => \^data_in\,
      I2 => gtxe2_i,
      O => SR(0)
    );
\init_wait_count[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => init_wait_count_reg(0),
      O => \init_wait_count[0]_i_1__0_n_0\
    );
\init_wait_count[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => init_wait_count_reg(0),
      I1 => init_wait_count_reg(1),
      O => \p_0_in__2\(1)
    );
\init_wait_count[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => init_wait_count_reg(2),
      I1 => init_wait_count_reg(0),
      I2 => init_wait_count_reg(1),
      O => \p_0_in__2\(2)
    );
\init_wait_count[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => init_wait_count_reg(3),
      I1 => init_wait_count_reg(1),
      I2 => init_wait_count_reg(0),
      I3 => init_wait_count_reg(2),
      O => \p_0_in__2\(3)
    );
\init_wait_count[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => init_wait_count_reg(4),
      I1 => init_wait_count_reg(2),
      I2 => init_wait_count_reg(0),
      I3 => init_wait_count_reg(1),
      I4 => init_wait_count_reg(3),
      O => \p_0_in__2\(4)
    );
\init_wait_count[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => init_wait_count_reg(3),
      I1 => init_wait_count_reg(1),
      I2 => init_wait_count_reg(0),
      I3 => init_wait_count_reg(2),
      I4 => init_wait_count_reg(4),
      I5 => init_wait_count_reg(5),
      O => \p_0_in__2\(5)
    );
\init_wait_count[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => init_wait_count_reg(6),
      I1 => \init_wait_count[7]_i_4__0_n_0\,
      O => \p_0_in__2\(6)
    );
\init_wait_count[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEFFF"
    )
        port map (
      I0 => \init_wait_count[7]_i_3__0_n_0\,
      I1 => init_wait_count_reg(7),
      I2 => init_wait_count_reg(2),
      I3 => init_wait_count_reg(5),
      I4 => init_wait_count_reg(4),
      O => init_wait_count
    );
\init_wait_count[7]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => init_wait_count_reg(7),
      I1 => \init_wait_count[7]_i_4__0_n_0\,
      I2 => init_wait_count_reg(6),
      O => \p_0_in__2\(7)
    );
\init_wait_count[7]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => init_wait_count_reg(1),
      I1 => init_wait_count_reg(0),
      I2 => init_wait_count_reg(6),
      I3 => init_wait_count_reg(3),
      O => \init_wait_count[7]_i_3__0_n_0\
    );
\init_wait_count[7]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => init_wait_count_reg(5),
      I1 => init_wait_count_reg(4),
      I2 => init_wait_count_reg(2),
      I3 => init_wait_count_reg(0),
      I4 => init_wait_count_reg(1),
      I5 => init_wait_count_reg(3),
      O => \init_wait_count[7]_i_4__0_n_0\
    );
\init_wait_count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => init_wait_count,
      CLR => \out\(0),
      D => \init_wait_count[0]_i_1__0_n_0\,
      Q => init_wait_count_reg(0)
    );
\init_wait_count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => init_wait_count,
      CLR => \out\(0),
      D => \p_0_in__2\(1),
      Q => init_wait_count_reg(1)
    );
\init_wait_count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => init_wait_count,
      CLR => \out\(0),
      D => \p_0_in__2\(2),
      Q => init_wait_count_reg(2)
    );
\init_wait_count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => init_wait_count,
      CLR => \out\(0),
      D => \p_0_in__2\(3),
      Q => init_wait_count_reg(3)
    );
\init_wait_count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => init_wait_count,
      CLR => \out\(0),
      D => \p_0_in__2\(4),
      Q => init_wait_count_reg(4)
    );
\init_wait_count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => init_wait_count,
      CLR => \out\(0),
      D => \p_0_in__2\(5),
      Q => init_wait_count_reg(5)
    );
\init_wait_count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => init_wait_count,
      CLR => \out\(0),
      D => \p_0_in__2\(6),
      Q => init_wait_count_reg(6)
    );
\init_wait_count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => init_wait_count,
      CLR => \out\(0),
      D => \p_0_in__2\(7),
      Q => init_wait_count_reg(7)
    );
\init_wait_done_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00001000"
    )
        port map (
      I0 => \init_wait_count[7]_i_3__0_n_0\,
      I1 => init_wait_count_reg(7),
      I2 => init_wait_count_reg(2),
      I3 => init_wait_count_reg(5),
      I4 => init_wait_count_reg(4),
      I5 => init_wait_done_reg_n_0,
      O => \init_wait_done_i_1__0_n_0\
    );
init_wait_done_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      CLR => \out\(0),
      D => \init_wait_done_i_1__0_n_0\,
      Q => init_wait_done_reg_n_0
    );
\mmcm_lock_count[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mmcm_lock_count_reg(0),
      O => \p_0_in__3\(0)
    );
\mmcm_lock_count[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mmcm_lock_count_reg(1),
      I1 => mmcm_lock_count_reg(0),
      O => \p_0_in__3\(1)
    );
\mmcm_lock_count[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => mmcm_lock_count_reg(2),
      I1 => mmcm_lock_count_reg(1),
      I2 => mmcm_lock_count_reg(0),
      O => \p_0_in__3\(2)
    );
\mmcm_lock_count[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => mmcm_lock_count_reg(3),
      I1 => mmcm_lock_count_reg(0),
      I2 => mmcm_lock_count_reg(1),
      I3 => mmcm_lock_count_reg(2),
      O => \p_0_in__3\(3)
    );
\mmcm_lock_count[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => mmcm_lock_count_reg(4),
      I1 => mmcm_lock_count_reg(2),
      I2 => mmcm_lock_count_reg(1),
      I3 => mmcm_lock_count_reg(0),
      I4 => mmcm_lock_count_reg(3),
      O => \p_0_in__3\(4)
    );
\mmcm_lock_count[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => mmcm_lock_count_reg(3),
      I1 => mmcm_lock_count_reg(0),
      I2 => mmcm_lock_count_reg(1),
      I3 => mmcm_lock_count_reg(2),
      I4 => mmcm_lock_count_reg(4),
      I5 => mmcm_lock_count_reg(5),
      O => \p_0_in__3\(5)
    );
\mmcm_lock_count[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mmcm_lock_count_reg(6),
      I1 => \mmcm_lock_reclocked_i_2__0_n_0\,
      O => \p_0_in__3\(6)
    );
\mmcm_lock_count[7]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => mmcm_lock_count_reg(6),
      I1 => \mmcm_lock_reclocked_i_2__0_n_0\,
      I2 => mmcm_lock_count_reg(7),
      O => \mmcm_lock_count[7]_i_2__0_n_0\
    );
\mmcm_lock_count[7]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => mmcm_lock_count_reg(7),
      I1 => \mmcm_lock_reclocked_i_2__0_n_0\,
      I2 => mmcm_lock_count_reg(6),
      O => \p_0_in__3\(7)
    );
\mmcm_lock_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \mmcm_lock_count[7]_i_2__0_n_0\,
      D => \p_0_in__3\(0),
      Q => mmcm_lock_count_reg(0),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \mmcm_lock_count[7]_i_2__0_n_0\,
      D => \p_0_in__3\(1),
      Q => mmcm_lock_count_reg(1),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \mmcm_lock_count[7]_i_2__0_n_0\,
      D => \p_0_in__3\(2),
      Q => mmcm_lock_count_reg(2),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \mmcm_lock_count[7]_i_2__0_n_0\,
      D => \p_0_in__3\(3),
      Q => mmcm_lock_count_reg(3),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \mmcm_lock_count[7]_i_2__0_n_0\,
      D => \p_0_in__3\(4),
      Q => mmcm_lock_count_reg(4),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \mmcm_lock_count[7]_i_2__0_n_0\,
      D => \p_0_in__3\(5),
      Q => mmcm_lock_count_reg(5),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \mmcm_lock_count[7]_i_2__0_n_0\,
      D => \p_0_in__3\(6),
      Q => mmcm_lock_count_reg(6),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \mmcm_lock_count[7]_i_2__0_n_0\,
      D => \p_0_in__3\(7),
      Q => mmcm_lock_count_reg(7),
      R => sync_mmcm_lock_reclocked_n_0
    );
mmcm_lock_reclocked_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA0000"
    )
        port map (
      I0 => mmcm_lock_reclocked,
      I1 => mmcm_lock_count_reg(7),
      I2 => \mmcm_lock_reclocked_i_2__0_n_0\,
      I3 => mmcm_lock_count_reg(6),
      I4 => mmcm_lock_i,
      O => mmcm_lock_reclocked_i_1_n_0
    );
\mmcm_lock_reclocked_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => mmcm_lock_count_reg(5),
      I1 => mmcm_lock_count_reg(4),
      I2 => mmcm_lock_count_reg(2),
      I3 => mmcm_lock_count_reg(1),
      I4 => mmcm_lock_count_reg(0),
      I5 => mmcm_lock_count_reg(3),
      O => \mmcm_lock_reclocked_i_2__0_n_0\
    );
mmcm_lock_reclocked_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => mmcm_lock_reclocked_i_1_n_0,
      Q => mmcm_lock_reclocked,
      R => '0'
    );
\reset_time_out_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => rxresetdone_s3,
      I1 => rx_state(1),
      O => \reset_time_out_i_2__0_n_0\
    );
\reset_time_out_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_state(2),
      I1 => rx_state(3),
      O => check_tlock_max
    );
reset_time_out_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => rx_state(1),
      I1 => reset_time_out_reg_0,
      I2 => rx_state(0),
      I3 => mmcm_lock_reclocked,
      O => reset_time_out_i_4_n_0
    );
reset_time_out_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F303F38"
    )
        port map (
      I0 => reset_time_out_reg_0,
      I1 => rx_state(2),
      I2 => rx_state(3),
      I3 => rx_state(0),
      I4 => rx_state(1),
      O => reset_time_out_i_6_n_0
    );
reset_time_out_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => sync_cplllock_n_0,
      Q => reset_time_out_reg_n_0,
      S => \out\(0)
    );
\run_phase_alignment_int_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0002"
    )
        port map (
      I0 => rx_state(3),
      I1 => rx_state(0),
      I2 => rx_state(2),
      I3 => rx_state(1),
      I4 => run_phase_alignment_int_reg_n_0,
      O => \run_phase_alignment_int_i_1__0_n_0\
    );
run_phase_alignment_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => \run_phase_alignment_int_i_1__0_n_0\,
      Q => run_phase_alignment_int_reg_n_0,
      R => \out\(0)
    );
run_phase_alignment_int_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => run_phase_alignment_int_s2,
      Q => run_phase_alignment_int_s3_reg_n_0,
      R => '0'
    );
rx_fsm_reset_done_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => sync_data_valid_n_0,
      Q => \^data_in\,
      R => \out\(0)
    );
rx_fsm_reset_done_int_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => rx_fsm_reset_done_int_s2,
      Q => rx_fsm_reset_done_int_s3,
      R => '0'
    );
rxresetdone_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => rxresetdone_s2,
      Q => rxresetdone_s3,
      R => '0'
    );
sync_RXRESETDONE: entity work.riscv_gig_ethernet_pcs_pma_0_0_sync_block_24
     port map (
      data_out => rxresetdone_s2,
      data_sync_reg1_0 => data_sync_reg1,
      independent_clock_bufg => independent_clock_bufg
    );
sync_cplllock: entity work.riscv_gig_ethernet_pcs_pma_0_0_sync_block_25
     port map (
      \FSM_sequential_rx_state_reg[0]\ => time_out_2ms_reg_n_0,
      Q(3 downto 0) => rx_state(3 downto 0),
      check_tlock_max => check_tlock_max,
      data_out => data_valid_sync,
      data_sync_reg1_0 => data_sync_reg1_1,
      independent_clock_bufg => independent_clock_bufg,
      reset_time_out_reg => sync_cplllock_n_0,
      reset_time_out_reg_0 => \reset_time_out_i_2__0_n_0\,
      reset_time_out_reg_1 => reset_time_out_i_4_n_0,
      reset_time_out_reg_2 => reset_time_out_i_6_n_0,
      reset_time_out_reg_3 => reset_time_out_reg_n_0,
      time_out_2ms_reg => sync_cplllock_n_1
    );
sync_data_valid: entity work.riscv_gig_ethernet_pcs_pma_0_0_sync_block_26
     port map (
      D(2) => \rx_state__0\(3),
      D(1 downto 0) => \rx_state__0\(1 downto 0),
      E(0) => sync_data_valid_n_2,
      \FSM_sequential_rx_state_reg[0]\ => \FSM_sequential_rx_state[3]_i_4_n_0\,
      \FSM_sequential_rx_state_reg[0]_0\ => \wait_time_cnt[0]_i_2__0_n_0\,
      \FSM_sequential_rx_state_reg[0]_1\ => sync_cplllock_n_1,
      \FSM_sequential_rx_state_reg[0]_2\ => \FSM_sequential_rx_state[3]_i_6_n_0\,
      \FSM_sequential_rx_state_reg[0]_3\ => \FSM_sequential_rx_state[0]_i_2_n_0\,
      \FSM_sequential_rx_state_reg[0]_4\ => \FSM_sequential_rx_state[1]_i_2_n_0\,
      \FSM_sequential_rx_state_reg[2]\ => sync_data_valid_n_0,
      \FSM_sequential_rx_state_reg[3]\ => \FSM_sequential_rx_state[3]_i_8_n_0\,
      \FSM_sequential_rx_state_reg[3]_0\ => \FSM_sequential_rx_state[3]_i_9_n_0\,
      Q(3 downto 0) => rx_state(3 downto 0),
      data_in => \^data_in\,
      data_out => data_valid_sync,
      data_sync_reg1_0 => data_out,
      independent_clock_bufg => independent_clock_bufg,
      rx_fsm_reset_done_int_reg => reset_time_out_reg_n_0,
      rx_fsm_reset_done_int_reg_0 => time_out_100us_reg_n_0,
      rx_fsm_reset_done_int_reg_1 => time_out_1us_reg_n_0,
      time_out_wait_bypass_s3 => time_out_wait_bypass_s3
    );
sync_mmcm_lock_reclocked: entity work.riscv_gig_ethernet_pcs_pma_0_0_sync_block_27
     port map (
      SR(0) => sync_mmcm_lock_reclocked_n_0,
      data_out => mmcm_lock_i,
      data_sync_reg1_0 => data_sync_reg1_0,
      independent_clock_bufg => independent_clock_bufg
    );
sync_run_phase_alignment_int: entity work.riscv_gig_ethernet_pcs_pma_0_0_sync_block_28
     port map (
      data_in => run_phase_alignment_int_reg_n_0,
      data_out => run_phase_alignment_int_s2,
      rxuserclk2 => rxuserclk2
    );
sync_rx_fsm_reset_done_int: entity work.riscv_gig_ethernet_pcs_pma_0_0_sync_block_29
     port map (
      data_in => \^data_in\,
      data_out => rx_fsm_reset_done_int_s2,
      rxuserclk2 => rxuserclk2
    );
sync_time_out_wait_bypass: entity work.riscv_gig_ethernet_pcs_pma_0_0_sync_block_30
     port map (
      data_in => time_out_wait_bypass_reg_n_0,
      data_out => time_out_wait_bypass_s2,
      independent_clock_bufg => independent_clock_bufg
    );
time_out_100us_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000004"
    )
        port map (
      I0 => time_out_100us_i_2_n_0,
      I1 => time_out_100us_i_3_n_0,
      I2 => time_out_counter_reg(17),
      I3 => time_out_counter_reg(16),
      I4 => time_out_counter_reg(18),
      I5 => time_out_100us_reg_n_0,
      O => time_out_100us_i_1_n_0
    );
time_out_100us_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFFFFFFFFFFFF"
    )
        port map (
      I0 => time_tlock_max_i_5_n_0,
      I1 => time_out_counter_reg(13),
      I2 => time_out_counter_reg(12),
      I3 => time_out_counter_reg(14),
      I4 => time_out_counter_reg(5),
      I5 => time_tlock_max_i_6_n_0,
      O => time_out_100us_i_2_n_0
    );
time_out_100us_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001010001"
    )
        port map (
      I0 => time_out_counter_reg(6),
      I1 => time_out_counter_reg(7),
      I2 => time_out_counter_reg(8),
      I3 => time_out_counter_reg(15),
      I4 => time_out_counter_reg(16),
      I5 => time_out_counter_reg(17),
      O => time_out_100us_i_3_n_0
    );
time_out_100us_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => time_out_100us_i_1_n_0,
      Q => time_out_100us_reg_n_0,
      R => reset_time_out_reg_n_0
    );
time_out_1us_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0010"
    )
        port map (
      I0 => time_out_1us_i_2_n_0,
      I1 => time_out_1us_i_3_n_0,
      I2 => time_out_1us_i_4_n_0,
      I3 => time_out_1us_i_5_n_0,
      I4 => time_out_1us_reg_n_0,
      O => time_out_1us_i_1_n_0
    );
time_out_1us_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => time_out_2ms_i_6_n_0,
      I1 => time_out_counter_reg(4),
      I2 => time_out_counter_reg(14),
      I3 => time_out_counter_reg(13),
      I4 => time_out_counter_reg(5),
      O => time_out_1us_i_2_n_0
    );
time_out_1us_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => time_out_counter_reg(9),
      I1 => time_out_counter_reg(11),
      I2 => time_out_counter_reg(10),
      I3 => time_out_counter_reg(8),
      I4 => time_out_counter_reg(7),
      I5 => time_out_1us_i_6_n_0,
      O => time_out_1us_i_3_n_0
    );
time_out_1us_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => time_out_counter_reg(5),
      I1 => time_out_counter_reg(4),
      I2 => time_out_counter_reg(3),
      O => time_out_1us_i_4_n_0
    );
time_out_1us_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2F2F2F2F2FFFFFF"
    )
        port map (
      I0 => time_out_counter_reg(15),
      I1 => time_out_counter_reg(16),
      I2 => time_out_counter_reg(17),
      I3 => time_out_counter_reg(6),
      I4 => time_out_counter_reg(7),
      I5 => time_out_counter_reg(8),
      O => time_out_1us_i_5_n_0
    );
time_out_1us_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFEFFFE"
    )
        port map (
      I0 => time_out_counter_reg(17),
      I1 => time_out_counter_reg(16),
      I2 => time_out_counter_reg(18),
      I3 => time_out_counter_reg(12),
      I4 => time_out_counter_reg(13),
      I5 => time_out_counter_reg(14),
      O => time_out_1us_i_6_n_0
    );
time_out_1us_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => time_out_1us_i_1_n_0,
      Q => time_out_1us_reg_n_0,
      R => reset_time_out_reg_n_0
    );
time_out_2ms_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => time_out_2ms,
      I1 => time_out_2ms_reg_n_0,
      O => time_out_2ms_i_1_n_0
    );
time_out_2ms_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \time_out_2ms_i_3__0_n_0\,
      I1 => time_out_1us_i_4_n_0,
      I2 => \time_out_2ms_i_4__0_n_0\,
      I3 => \time_out_2ms_i_5__0_n_0\,
      I4 => time_out_2ms_i_6_n_0,
      I5 => time_out_2ms_i_7_n_0,
      O => time_out_2ms
    );
\time_out_2ms_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0DFFFFFFFFFF"
    )
        port map (
      I0 => time_out_counter_reg(12),
      I1 => time_out_counter_reg(13),
      I2 => time_out_counter_reg(14),
      I3 => time_out_counter_reg(18),
      I4 => time_out_counter_reg(6),
      I5 => time_out_counter_reg(17),
      O => \time_out_2ms_i_3__0_n_0\
    );
\time_out_2ms_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => time_out_counter_reg(15),
      I1 => time_out_counter_reg(11),
      I2 => time_out_counter_reg(16),
      O => \time_out_2ms_i_4__0_n_0\
    );
\time_out_2ms_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDFF"
    )
        port map (
      I0 => time_out_counter_reg(7),
      I1 => time_out_counter_reg(8),
      I2 => time_out_counter_reg(10),
      I3 => time_out_counter_reg(9),
      O => \time_out_2ms_i_5__0_n_0\
    );
time_out_2ms_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => time_out_counter_reg(2),
      I1 => time_out_counter_reg(1),
      I2 => time_out_counter_reg(0),
      O => time_out_2ms_i_6_n_0
    );
time_out_2ms_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => time_out_counter_reg(5),
      I1 => time_out_counter_reg(13),
      I2 => time_out_counter_reg(14),
      I3 => time_out_counter_reg(4),
      O => time_out_2ms_i_7_n_0
    );
time_out_2ms_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => time_out_2ms_i_1_n_0,
      Q => time_out_2ms_reg_n_0,
      R => reset_time_out_reg_n_0
    );
\time_out_counter[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_out_2ms,
      O => time_out_counter
    );
\time_out_counter[0]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_out_counter_reg(0),
      O => \time_out_counter[0]_i_3__0_n_0\
    );
\time_out_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2__0_n_7\,
      Q => time_out_counter_reg(0),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[0]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \time_out_counter_reg[0]_i_2__0_n_0\,
      CO(2) => \time_out_counter_reg[0]_i_2__0_n_1\,
      CO(1) => \time_out_counter_reg[0]_i_2__0_n_2\,
      CO(0) => \time_out_counter_reg[0]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \time_out_counter_reg[0]_i_2__0_n_4\,
      O(2) => \time_out_counter_reg[0]_i_2__0_n_5\,
      O(1) => \time_out_counter_reg[0]_i_2__0_n_6\,
      O(0) => \time_out_counter_reg[0]_i_2__0_n_7\,
      S(3 downto 1) => time_out_counter_reg(3 downto 1),
      S(0) => \time_out_counter[0]_i_3__0_n_0\
    );
\time_out_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1__0_n_5\,
      Q => time_out_counter_reg(10),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1__0_n_4\,
      Q => time_out_counter_reg(11),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1__0_n_7\,
      Q => time_out_counter_reg(12),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[8]_i_1__0_n_0\,
      CO(3) => \time_out_counter_reg[12]_i_1__0_n_0\,
      CO(2) => \time_out_counter_reg[12]_i_1__0_n_1\,
      CO(1) => \time_out_counter_reg[12]_i_1__0_n_2\,
      CO(0) => \time_out_counter_reg[12]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \time_out_counter_reg[12]_i_1__0_n_4\,
      O(2) => \time_out_counter_reg[12]_i_1__0_n_5\,
      O(1) => \time_out_counter_reg[12]_i_1__0_n_6\,
      O(0) => \time_out_counter_reg[12]_i_1__0_n_7\,
      S(3 downto 0) => time_out_counter_reg(15 downto 12)
    );
\time_out_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1__0_n_6\,
      Q => time_out_counter_reg(13),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1__0_n_5\,
      Q => time_out_counter_reg(14),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1__0_n_4\,
      Q => time_out_counter_reg(15),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[16]_i_1__0_n_7\,
      Q => time_out_counter_reg(16),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[16]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[12]_i_1__0_n_0\,
      CO(3 downto 2) => \NLW_time_out_counter_reg[16]_i_1__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \time_out_counter_reg[16]_i_1__0_n_2\,
      CO(0) => \time_out_counter_reg[16]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_time_out_counter_reg[16]_i_1__0_O_UNCONNECTED\(3),
      O(2) => \time_out_counter_reg[16]_i_1__0_n_5\,
      O(1) => \time_out_counter_reg[16]_i_1__0_n_6\,
      O(0) => \time_out_counter_reg[16]_i_1__0_n_7\,
      S(3) => '0',
      S(2 downto 0) => time_out_counter_reg(18 downto 16)
    );
\time_out_counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[16]_i_1__0_n_6\,
      Q => time_out_counter_reg(17),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[16]_i_1__0_n_5\,
      Q => time_out_counter_reg(18),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2__0_n_6\,
      Q => time_out_counter_reg(1),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2__0_n_5\,
      Q => time_out_counter_reg(2),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2__0_n_4\,
      Q => time_out_counter_reg(3),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1__0_n_7\,
      Q => time_out_counter_reg(4),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[0]_i_2__0_n_0\,
      CO(3) => \time_out_counter_reg[4]_i_1__0_n_0\,
      CO(2) => \time_out_counter_reg[4]_i_1__0_n_1\,
      CO(1) => \time_out_counter_reg[4]_i_1__0_n_2\,
      CO(0) => \time_out_counter_reg[4]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \time_out_counter_reg[4]_i_1__0_n_4\,
      O(2) => \time_out_counter_reg[4]_i_1__0_n_5\,
      O(1) => \time_out_counter_reg[4]_i_1__0_n_6\,
      O(0) => \time_out_counter_reg[4]_i_1__0_n_7\,
      S(3 downto 0) => time_out_counter_reg(7 downto 4)
    );
\time_out_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1__0_n_6\,
      Q => time_out_counter_reg(5),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1__0_n_5\,
      Q => time_out_counter_reg(6),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1__0_n_4\,
      Q => time_out_counter_reg(7),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1__0_n_7\,
      Q => time_out_counter_reg(8),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[4]_i_1__0_n_0\,
      CO(3) => \time_out_counter_reg[8]_i_1__0_n_0\,
      CO(2) => \time_out_counter_reg[8]_i_1__0_n_1\,
      CO(1) => \time_out_counter_reg[8]_i_1__0_n_2\,
      CO(0) => \time_out_counter_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \time_out_counter_reg[8]_i_1__0_n_4\,
      O(2) => \time_out_counter_reg[8]_i_1__0_n_5\,
      O(1) => \time_out_counter_reg[8]_i_1__0_n_6\,
      O(0) => \time_out_counter_reg[8]_i_1__0_n_7\,
      S(3 downto 0) => time_out_counter_reg(11 downto 8)
    );
\time_out_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1__0_n_6\,
      Q => time_out_counter_reg(9),
      R => reset_time_out_reg_n_0
    );
time_out_wait_bypass_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AB00"
    )
        port map (
      I0 => time_out_wait_bypass_reg_n_0,
      I1 => rx_fsm_reset_done_int_s3,
      I2 => \time_out_wait_bypass_i_2__0_n_0\,
      I3 => run_phase_alignment_int_s3_reg_n_0,
      O => time_out_wait_bypass_i_1_n_0
    );
\time_out_wait_bypass_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFFFFFF"
    )
        port map (
      I0 => \time_out_wait_bypass_i_3__0_n_0\,
      I1 => wait_bypass_count_reg(1),
      I2 => wait_bypass_count_reg(11),
      I3 => wait_bypass_count_reg(0),
      I4 => \time_out_wait_bypass_i_4__0_n_0\,
      O => \time_out_wait_bypass_i_2__0_n_0\
    );
\time_out_wait_bypass_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => wait_bypass_count_reg(9),
      I1 => wait_bypass_count_reg(4),
      I2 => wait_bypass_count_reg(12),
      I3 => wait_bypass_count_reg(2),
      O => \time_out_wait_bypass_i_3__0_n_0\
    );
\time_out_wait_bypass_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => wait_bypass_count_reg(5),
      I1 => wait_bypass_count_reg(7),
      I2 => wait_bypass_count_reg(3),
      I3 => wait_bypass_count_reg(6),
      I4 => wait_bypass_count_reg(10),
      I5 => wait_bypass_count_reg(8),
      O => \time_out_wait_bypass_i_4__0_n_0\
    );
time_out_wait_bypass_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => time_out_wait_bypass_i_1_n_0,
      Q => time_out_wait_bypass_reg_n_0,
      R => '0'
    );
time_out_wait_bypass_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => time_out_wait_bypass_s2,
      Q => time_out_wait_bypass_s3,
      R => '0'
    );
time_tlock_max_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF80000"
    )
        port map (
      I0 => time_tlock_max_i_2_n_0,
      I1 => time_out_counter_reg(14),
      I2 => time_tlock_max_i_3_n_0,
      I3 => time_out_counter_reg(15),
      I4 => check_tlock_max_reg_n_0,
      I5 => time_tlock_max,
      O => time_tlock_max_i_1_n_0
    );
time_tlock_max_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF7500"
    )
        port map (
      I0 => \time_tlock_max_i_4__0_n_0\,
      I1 => time_tlock_max_i_5_n_0,
      I2 => time_out_counter_reg(5),
      I3 => time_tlock_max_i_6_n_0,
      I4 => time_out_counter_reg(13),
      I5 => time_out_counter_reg(12),
      O => time_tlock_max_i_2_n_0
    );
time_tlock_max_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => time_out_counter_reg(18),
      I1 => time_out_counter_reg(16),
      I2 => time_out_counter_reg(17),
      O => time_tlock_max_i_3_n_0
    );
\time_tlock_max_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => time_out_counter_reg(8),
      I1 => time_out_counter_reg(7),
      I2 => time_out_counter_reg(6),
      O => \time_tlock_max_i_4__0_n_0\
    );
time_tlock_max_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => time_out_counter_reg(0),
      I1 => time_out_counter_reg(1),
      I2 => time_out_counter_reg(2),
      I3 => time_out_counter_reg(4),
      I4 => time_out_counter_reg(3),
      O => time_tlock_max_i_5_n_0
    );
time_tlock_max_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => time_out_counter_reg(11),
      I1 => time_out_counter_reg(10),
      I2 => time_out_counter_reg(9),
      O => time_tlock_max_i_6_n_0
    );
time_tlock_max_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => time_tlock_max_i_1_n_0,
      Q => time_tlock_max,
      R => reset_time_out_reg_n_0
    );
\wait_bypass_count[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => run_phase_alignment_int_s3_reg_n_0,
      O => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count[0]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \time_out_wait_bypass_i_2__0_n_0\,
      I1 => rx_fsm_reset_done_int_s3,
      O => \wait_bypass_count[0]_i_2__0_n_0\
    );
\wait_bypass_count[0]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_bypass_count_reg(0),
      O => \wait_bypass_count[0]_i_4__0_n_0\
    );
\wait_bypass_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[0]_i_3__0_n_7\,
      Q => wait_bypass_count_reg(0),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[0]_i_3__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \wait_bypass_count_reg[0]_i_3__0_n_0\,
      CO(2) => \wait_bypass_count_reg[0]_i_3__0_n_1\,
      CO(1) => \wait_bypass_count_reg[0]_i_3__0_n_2\,
      CO(0) => \wait_bypass_count_reg[0]_i_3__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \wait_bypass_count_reg[0]_i_3__0_n_4\,
      O(2) => \wait_bypass_count_reg[0]_i_3__0_n_5\,
      O(1) => \wait_bypass_count_reg[0]_i_3__0_n_6\,
      O(0) => \wait_bypass_count_reg[0]_i_3__0_n_7\,
      S(3 downto 1) => wait_bypass_count_reg(3 downto 1),
      S(0) => \wait_bypass_count[0]_i_4__0_n_0\
    );
\wait_bypass_count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[8]_i_1__0_n_5\,
      Q => wait_bypass_count_reg(10),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[8]_i_1__0_n_4\,
      Q => wait_bypass_count_reg(11),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[12]_i_1__0_n_7\,
      Q => wait_bypass_count_reg(12),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_bypass_count_reg[8]_i_1__0_n_0\,
      CO(3 downto 0) => \NLW_wait_bypass_count_reg[12]_i_1__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_wait_bypass_count_reg[12]_i_1__0_O_UNCONNECTED\(3 downto 1),
      O(0) => \wait_bypass_count_reg[12]_i_1__0_n_7\,
      S(3 downto 1) => B"000",
      S(0) => wait_bypass_count_reg(12)
    );
\wait_bypass_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[0]_i_3__0_n_6\,
      Q => wait_bypass_count_reg(1),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[0]_i_3__0_n_5\,
      Q => wait_bypass_count_reg(2),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[0]_i_3__0_n_4\,
      Q => wait_bypass_count_reg(3),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[4]_i_1__0_n_7\,
      Q => wait_bypass_count_reg(4),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_bypass_count_reg[0]_i_3__0_n_0\,
      CO(3) => \wait_bypass_count_reg[4]_i_1__0_n_0\,
      CO(2) => \wait_bypass_count_reg[4]_i_1__0_n_1\,
      CO(1) => \wait_bypass_count_reg[4]_i_1__0_n_2\,
      CO(0) => \wait_bypass_count_reg[4]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \wait_bypass_count_reg[4]_i_1__0_n_4\,
      O(2) => \wait_bypass_count_reg[4]_i_1__0_n_5\,
      O(1) => \wait_bypass_count_reg[4]_i_1__0_n_6\,
      O(0) => \wait_bypass_count_reg[4]_i_1__0_n_7\,
      S(3 downto 0) => wait_bypass_count_reg(7 downto 4)
    );
\wait_bypass_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[4]_i_1__0_n_6\,
      Q => wait_bypass_count_reg(5),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[4]_i_1__0_n_5\,
      Q => wait_bypass_count_reg(6),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[4]_i_1__0_n_4\,
      Q => wait_bypass_count_reg(7),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[8]_i_1__0_n_7\,
      Q => wait_bypass_count_reg(8),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_bypass_count_reg[4]_i_1__0_n_0\,
      CO(3) => \wait_bypass_count_reg[8]_i_1__0_n_0\,
      CO(2) => \wait_bypass_count_reg[8]_i_1__0_n_1\,
      CO(1) => \wait_bypass_count_reg[8]_i_1__0_n_2\,
      CO(0) => \wait_bypass_count_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \wait_bypass_count_reg[8]_i_1__0_n_4\,
      O(2) => \wait_bypass_count_reg[8]_i_1__0_n_5\,
      O(1) => \wait_bypass_count_reg[8]_i_1__0_n_6\,
      O(0) => \wait_bypass_count_reg[8]_i_1__0_n_7\,
      S(3 downto 0) => wait_bypass_count_reg(11 downto 8)
    );
\wait_bypass_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[8]_i_1__0_n_6\,
      Q => wait_bypass_count_reg(9),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_time_cnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => rx_state(3),
      I1 => rx_state(0),
      I2 => rx_state(1),
      O => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt[0]_i_10__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(1),
      O => \wait_time_cnt[0]_i_10__0_n_0\
    );
\wait_time_cnt[0]_i_11__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(0),
      O => \wait_time_cnt[0]_i_11__0_n_0\
    );
\wait_time_cnt[0]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \wait_time_cnt[0]_i_4__0_n_0\,
      I1 => \wait_time_cnt[0]_i_5__0_n_0\,
      I2 => \wait_time_cnt[0]_i_6__0_n_0\,
      I3 => \wait_time_cnt[0]_i_7__0_n_0\,
      O => \wait_time_cnt[0]_i_2__0_n_0\
    );
\wait_time_cnt[0]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(14),
      I1 => wait_time_cnt_reg(13),
      I2 => wait_time_cnt_reg(10),
      I3 => wait_time_cnt_reg(9),
      O => \wait_time_cnt[0]_i_4__0_n_0\
    );
\wait_time_cnt[0]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(12),
      I1 => wait_time_cnt_reg(3),
      I2 => wait_time_cnt_reg(15),
      I3 => wait_time_cnt_reg(0),
      O => \wait_time_cnt[0]_i_5__0_n_0\
    );
\wait_time_cnt[0]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(6),
      I1 => wait_time_cnt_reg(5),
      I2 => wait_time_cnt_reg(7),
      I3 => wait_time_cnt_reg(4),
      O => \wait_time_cnt[0]_i_6__0_n_0\
    );
\wait_time_cnt[0]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(11),
      I1 => wait_time_cnt_reg(8),
      I2 => wait_time_cnt_reg(2),
      I3 => wait_time_cnt_reg(1),
      O => \wait_time_cnt[0]_i_7__0_n_0\
    );
\wait_time_cnt[0]_i_8__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(3),
      O => \wait_time_cnt[0]_i_8__0_n_0\
    );
\wait_time_cnt[0]_i_9__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(2),
      O => \wait_time_cnt[0]_i_9__0_n_0\
    );
\wait_time_cnt[12]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(15),
      O => \wait_time_cnt[12]_i_2__0_n_0\
    );
\wait_time_cnt[12]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(14),
      O => \wait_time_cnt[12]_i_3__0_n_0\
    );
\wait_time_cnt[12]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(13),
      O => \wait_time_cnt[12]_i_4__0_n_0\
    );
\wait_time_cnt[12]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(12),
      O => \wait_time_cnt[12]_i_5__0_n_0\
    );
\wait_time_cnt[4]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(7),
      O => \wait_time_cnt[4]_i_2__0_n_0\
    );
\wait_time_cnt[4]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(6),
      O => \wait_time_cnt[4]_i_3__0_n_0\
    );
\wait_time_cnt[4]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(5),
      O => \wait_time_cnt[4]_i_4__0_n_0\
    );
\wait_time_cnt[4]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(4),
      O => \wait_time_cnt[4]_i_5__0_n_0\
    );
\wait_time_cnt[8]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(11),
      O => \wait_time_cnt[8]_i_2__0_n_0\
    );
\wait_time_cnt[8]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(10),
      O => \wait_time_cnt[8]_i_3__0_n_0\
    );
\wait_time_cnt[8]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(9),
      O => \wait_time_cnt[8]_i_4__0_n_0\
    );
\wait_time_cnt[8]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(8),
      O => \wait_time_cnt[8]_i_5__0_n_0\
    );
\wait_time_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[0]_i_3__0_n_7\,
      Q => wait_time_cnt_reg(0),
      R => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[0]_i_3__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \wait_time_cnt_reg[0]_i_3__0_n_0\,
      CO(2) => \wait_time_cnt_reg[0]_i_3__0_n_1\,
      CO(1) => \wait_time_cnt_reg[0]_i_3__0_n_2\,
      CO(0) => \wait_time_cnt_reg[0]_i_3__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \wait_time_cnt_reg[0]_i_3__0_n_4\,
      O(2) => \wait_time_cnt_reg[0]_i_3__0_n_5\,
      O(1) => \wait_time_cnt_reg[0]_i_3__0_n_6\,
      O(0) => \wait_time_cnt_reg[0]_i_3__0_n_7\,
      S(3) => \wait_time_cnt[0]_i_8__0_n_0\,
      S(2) => \wait_time_cnt[0]_i_9__0_n_0\,
      S(1) => \wait_time_cnt[0]_i_10__0_n_0\,
      S(0) => \wait_time_cnt[0]_i_11__0_n_0\
    );
\wait_time_cnt_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => independent_clock_bufg,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[8]_i_1__0_n_5\,
      Q => wait_time_cnt_reg(10),
      S => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[8]_i_1__0_n_4\,
      Q => wait_time_cnt_reg(11),
      R => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[12]_i_1__0_n_7\,
      Q => wait_time_cnt_reg(12),
      R => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_time_cnt_reg[8]_i_1__0_n_0\,
      CO(3) => \NLW_wait_time_cnt_reg[12]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \wait_time_cnt_reg[12]_i_1__0_n_1\,
      CO(1) => \wait_time_cnt_reg[12]_i_1__0_n_2\,
      CO(0) => \wait_time_cnt_reg[12]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0111",
      O(3) => \wait_time_cnt_reg[12]_i_1__0_n_4\,
      O(2) => \wait_time_cnt_reg[12]_i_1__0_n_5\,
      O(1) => \wait_time_cnt_reg[12]_i_1__0_n_6\,
      O(0) => \wait_time_cnt_reg[12]_i_1__0_n_7\,
      S(3) => \wait_time_cnt[12]_i_2__0_n_0\,
      S(2) => \wait_time_cnt[12]_i_3__0_n_0\,
      S(1) => \wait_time_cnt[12]_i_4__0_n_0\,
      S(0) => \wait_time_cnt[12]_i_5__0_n_0\
    );
\wait_time_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[12]_i_1__0_n_6\,
      Q => wait_time_cnt_reg(13),
      R => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[12]_i_1__0_n_5\,
      Q => wait_time_cnt_reg(14),
      R => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[12]_i_1__0_n_4\,
      Q => wait_time_cnt_reg(15),
      R => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[0]_i_3__0_n_6\,
      Q => wait_time_cnt_reg(1),
      R => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[0]_i_3__0_n_5\,
      Q => wait_time_cnt_reg(2),
      R => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[0]_i_3__0_n_4\,
      Q => wait_time_cnt_reg(3),
      R => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => independent_clock_bufg,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[4]_i_1__0_n_7\,
      Q => wait_time_cnt_reg(4),
      S => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_time_cnt_reg[0]_i_3__0_n_0\,
      CO(3) => \wait_time_cnt_reg[4]_i_1__0_n_0\,
      CO(2) => \wait_time_cnt_reg[4]_i_1__0_n_1\,
      CO(1) => \wait_time_cnt_reg[4]_i_1__0_n_2\,
      CO(0) => \wait_time_cnt_reg[4]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \wait_time_cnt_reg[4]_i_1__0_n_4\,
      O(2) => \wait_time_cnt_reg[4]_i_1__0_n_5\,
      O(1) => \wait_time_cnt_reg[4]_i_1__0_n_6\,
      O(0) => \wait_time_cnt_reg[4]_i_1__0_n_7\,
      S(3) => \wait_time_cnt[4]_i_2__0_n_0\,
      S(2) => \wait_time_cnt[4]_i_3__0_n_0\,
      S(1) => \wait_time_cnt[4]_i_4__0_n_0\,
      S(0) => \wait_time_cnt[4]_i_5__0_n_0\
    );
\wait_time_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[4]_i_1__0_n_6\,
      Q => wait_time_cnt_reg(5),
      R => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => independent_clock_bufg,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[4]_i_1__0_n_5\,
      Q => wait_time_cnt_reg(6),
      S => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => independent_clock_bufg,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[4]_i_1__0_n_4\,
      Q => wait_time_cnt_reg(7),
      S => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => independent_clock_bufg,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[8]_i_1__0_n_7\,
      Q => wait_time_cnt_reg(8),
      S => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_time_cnt_reg[4]_i_1__0_n_0\,
      CO(3) => \wait_time_cnt_reg[8]_i_1__0_n_0\,
      CO(2) => \wait_time_cnt_reg[8]_i_1__0_n_1\,
      CO(1) => \wait_time_cnt_reg[8]_i_1__0_n_2\,
      CO(0) => \wait_time_cnt_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \wait_time_cnt_reg[8]_i_1__0_n_4\,
      O(2) => \wait_time_cnt_reg[8]_i_1__0_n_5\,
      O(1) => \wait_time_cnt_reg[8]_i_1__0_n_6\,
      O(0) => \wait_time_cnt_reg[8]_i_1__0_n_7\,
      S(3) => \wait_time_cnt[8]_i_2__0_n_0\,
      S(2) => \wait_time_cnt[8]_i_3__0_n_0\,
      S(1) => \wait_time_cnt[8]_i_4__0_n_0\,
      S(0) => \wait_time_cnt[8]_i_5__0_n_0\
    );
\wait_time_cnt_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => independent_clock_bufg,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[8]_i_1__0_n_6\,
      Q => wait_time_cnt_reg(9),
      S => \wait_time_cnt[0]_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity riscv_gig_ethernet_pcs_pma_0_0_TX_STARTUP_FSM is
  port (
    mmcm_reset : out STD_LOGIC;
    gt0_cpllreset_i : out STD_LOGIC;
    data_in : out STD_LOGIC;
    gt0_txuserrdy_i : out STD_LOGIC;
    gt0_gttxreset_gt : out STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC;
    data_sync_reg6 : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtxe2_i : in STD_LOGIC;
    gt0_cpllrefclklost_i : in STD_LOGIC;
    data_sync_reg1 : in STD_LOGIC;
    data_sync_reg1_0 : in STD_LOGIC;
    data_sync_reg1_1 : in STD_LOGIC
  );
end riscv_gig_ethernet_pcs_pma_0_0_TX_STARTUP_FSM;

architecture STRUCTURE of riscv_gig_ethernet_pcs_pma_0_0_TX_STARTUP_FSM is
  signal CPLL_RESET0 : STD_LOGIC;
  signal CPLL_RESET_i_1_n_0 : STD_LOGIC;
  signal \FSM_sequential_tx_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[0]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[3]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[3]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[3]_i_7_n_0\ : STD_LOGIC;
  signal MMCM_RESET_i_1_n_0 : STD_LOGIC;
  signal TXUSERRDY_i_1_n_0 : STD_LOGIC;
  signal clear : STD_LOGIC;
  signal \^data_in\ : STD_LOGIC;
  signal \^gt0_cpllreset_i\ : STD_LOGIC;
  signal gt0_gttxreset_t : STD_LOGIC;
  signal \^gt0_txuserrdy_i\ : STD_LOGIC;
  signal gttxreset_i_i_1_n_0 : STD_LOGIC;
  signal init_wait_count : STD_LOGIC;
  signal \init_wait_count[0]_i_1_n_0\ : STD_LOGIC;
  signal \init_wait_count[7]_i_3_n_0\ : STD_LOGIC;
  signal \init_wait_count[7]_i_4_n_0\ : STD_LOGIC;
  signal init_wait_count_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal init_wait_done_i_1_n_0 : STD_LOGIC;
  signal init_wait_done_reg_n_0 : STD_LOGIC;
  signal \mmcm_lock_count[7]_i_2_n_0\ : STD_LOGIC;
  signal mmcm_lock_count_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mmcm_lock_i : STD_LOGIC;
  signal mmcm_lock_reclocked : STD_LOGIC;
  signal mmcm_lock_reclocked_i_1_n_0 : STD_LOGIC;
  signal mmcm_lock_reclocked_i_2_n_0 : STD_LOGIC;
  signal \^mmcm_reset\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pll_reset_asserted_i_1_n_0 : STD_LOGIC;
  signal pll_reset_asserted_reg_n_0 : STD_LOGIC;
  signal refclk_stable_count : STD_LOGIC;
  signal \refclk_stable_count[0]_i_3_n_0\ : STD_LOGIC;
  signal \refclk_stable_count[0]_i_4_n_0\ : STD_LOGIC;
  signal \refclk_stable_count[0]_i_5_n_0\ : STD_LOGIC;
  signal \refclk_stable_count[0]_i_6_n_0\ : STD_LOGIC;
  signal \refclk_stable_count[0]_i_7_n_0\ : STD_LOGIC;
  signal refclk_stable_count_reg : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \refclk_stable_count_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \refclk_stable_count_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \refclk_stable_count_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \refclk_stable_count_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \refclk_stable_count_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \refclk_stable_count_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \refclk_stable_count_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \refclk_stable_count_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \refclk_stable_count_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \refclk_stable_count_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \refclk_stable_count_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \refclk_stable_count_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \refclk_stable_count_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \refclk_stable_count_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \refclk_stable_count_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \refclk_stable_count_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \refclk_stable_count_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \refclk_stable_count_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \refclk_stable_count_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \refclk_stable_count_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \refclk_stable_count_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \refclk_stable_count_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \refclk_stable_count_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \refclk_stable_count_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \refclk_stable_count_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \refclk_stable_count_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \refclk_stable_count_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \refclk_stable_count_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \refclk_stable_count_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \refclk_stable_count_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \refclk_stable_count_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \refclk_stable_count_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \refclk_stable_count_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \refclk_stable_count_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \refclk_stable_count_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \refclk_stable_count_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \refclk_stable_count_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \refclk_stable_count_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \refclk_stable_count_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal refclk_stable_i_1_n_0 : STD_LOGIC;
  signal refclk_stable_reg_n_0 : STD_LOGIC;
  signal reset_time_out : STD_LOGIC;
  signal reset_time_out_i_3_n_0 : STD_LOGIC;
  signal run_phase_alignment_int_i_1_n_0 : STD_LOGIC;
  signal run_phase_alignment_int_reg_n_0 : STD_LOGIC;
  signal run_phase_alignment_int_s2 : STD_LOGIC;
  signal run_phase_alignment_int_s3 : STD_LOGIC;
  signal sel : STD_LOGIC;
  signal sync_cplllock_n_0 : STD_LOGIC;
  signal sync_cplllock_n_1 : STD_LOGIC;
  signal sync_mmcm_lock_reclocked_n_0 : STD_LOGIC;
  signal time_out_2ms : STD_LOGIC;
  signal time_out_2ms_i_1_n_0 : STD_LOGIC;
  signal time_out_2ms_i_3_n_0 : STD_LOGIC;
  signal time_out_2ms_i_4_n_0 : STD_LOGIC;
  signal time_out_2ms_i_5_n_0 : STD_LOGIC;
  signal \time_out_2ms_i_6__0_n_0\ : STD_LOGIC;
  signal time_out_2ms_reg_n_0 : STD_LOGIC;
  signal time_out_500us_i_1_n_0 : STD_LOGIC;
  signal time_out_500us_i_2_n_0 : STD_LOGIC;
  signal time_out_500us_i_3_n_0 : STD_LOGIC;
  signal time_out_500us_reg_n_0 : STD_LOGIC;
  signal time_out_counter : STD_LOGIC;
  signal \time_out_counter[0]_i_3_n_0\ : STD_LOGIC;
  signal time_out_counter_reg : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal \time_out_counter_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal time_out_wait_bypass_i_1_n_0 : STD_LOGIC;
  signal time_out_wait_bypass_i_2_n_0 : STD_LOGIC;
  signal time_out_wait_bypass_i_3_n_0 : STD_LOGIC;
  signal time_out_wait_bypass_i_4_n_0 : STD_LOGIC;
  signal time_out_wait_bypass_i_5_n_0 : STD_LOGIC;
  signal time_out_wait_bypass_i_6_n_0 : STD_LOGIC;
  signal time_out_wait_bypass_reg_n_0 : STD_LOGIC;
  signal time_out_wait_bypass_s2 : STD_LOGIC;
  signal time_out_wait_bypass_s3 : STD_LOGIC;
  signal time_tlock_max_i_1_n_0 : STD_LOGIC;
  signal \time_tlock_max_i_2__0_n_0\ : STD_LOGIC;
  signal \time_tlock_max_i_3__0_n_0\ : STD_LOGIC;
  signal time_tlock_max_i_4_n_0 : STD_LOGIC;
  signal \time_tlock_max_i_5__0_n_0\ : STD_LOGIC;
  signal time_tlock_max_reg_n_0 : STD_LOGIC;
  signal tx_fsm_reset_done_int_i_1_n_0 : STD_LOGIC;
  signal tx_fsm_reset_done_int_s2 : STD_LOGIC;
  signal tx_fsm_reset_done_int_s3 : STD_LOGIC;
  signal tx_state : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \tx_state__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal txresetdone_s2 : STD_LOGIC;
  signal txresetdone_s3 : STD_LOGIC;
  signal \wait_bypass_count[0]_i_2_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[0]_i_4_n_0\ : STD_LOGIC;
  signal wait_bypass_count_reg : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \wait_bypass_count_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \wait_bypass_count_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal wait_time_cnt0 : STD_LOGIC;
  signal \wait_time_cnt[0]_i_10_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_11_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_4_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_5_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_6_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_7_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_8_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_9_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_2_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_3_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_4_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_5_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_2_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_3_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_4_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_5_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_2_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_3_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_4_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_5_n_0\ : STD_LOGIC;
  signal wait_time_cnt_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \wait_time_cnt_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_refclk_stable_count_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_time_out_counter_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_time_out_counter_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_wait_bypass_count_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_wait_bypass_count_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_wait_time_cnt_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_tx_state[0]_i_2\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \FSM_sequential_tx_state[0]_i_3\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \FSM_sequential_tx_state[1]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \FSM_sequential_tx_state[1]_i_2\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \FSM_sequential_tx_state[2]_i_2\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \FSM_sequential_tx_state[3]_i_4\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \FSM_sequential_tx_state[3]_i_7\ : label is "soft_lutpair92";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_tx_state_reg[0]\ : label is "WAIT_FOR_TXOUTCLK:0100,RELEASE_PLL_RESET:0011,WAIT_FOR_PLL_LOCK:0010,ASSERT_ALL_RESETS:0001,INIT:0000,WAIT_RESET_DONE:0111,RESET_FSM_DONE:1001,WAIT_FOR_TXUSRCLK:0110,DO_PHASE_ALIGNMENT:1000,RELEASE_MMCM_RESET:0101";
  attribute FSM_ENCODED_STATES of \FSM_sequential_tx_state_reg[1]\ : label is "WAIT_FOR_TXOUTCLK:0100,RELEASE_PLL_RESET:0011,WAIT_FOR_PLL_LOCK:0010,ASSERT_ALL_RESETS:0001,INIT:0000,WAIT_RESET_DONE:0111,RESET_FSM_DONE:1001,WAIT_FOR_TXUSRCLK:0110,DO_PHASE_ALIGNMENT:1000,RELEASE_MMCM_RESET:0101";
  attribute FSM_ENCODED_STATES of \FSM_sequential_tx_state_reg[2]\ : label is "WAIT_FOR_TXOUTCLK:0100,RELEASE_PLL_RESET:0011,WAIT_FOR_PLL_LOCK:0010,ASSERT_ALL_RESETS:0001,INIT:0000,WAIT_RESET_DONE:0111,RESET_FSM_DONE:1001,WAIT_FOR_TXUSRCLK:0110,DO_PHASE_ALIGNMENT:1000,RELEASE_MMCM_RESET:0101";
  attribute FSM_ENCODED_STATES of \FSM_sequential_tx_state_reg[3]\ : label is "WAIT_FOR_TXOUTCLK:0100,RELEASE_PLL_RESET:0011,WAIT_FOR_PLL_LOCK:0010,ASSERT_ALL_RESETS:0001,INIT:0000,WAIT_RESET_DONE:0111,RESET_FSM_DONE:1001,WAIT_FOR_TXUSRCLK:0110,DO_PHASE_ALIGNMENT:1000,RELEASE_MMCM_RESET:0101";
  attribute SOFT_HLUTNM of MMCM_RESET_i_1 : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of gttxreset_i_i_1 : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \init_wait_count[0]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \init_wait_count[1]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \init_wait_count[2]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \init_wait_count[3]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \init_wait_count[4]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \init_wait_count[6]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \init_wait_count[7]_i_2\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \init_wait_count[7]_i_3\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \mmcm_lock_count[1]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \mmcm_lock_count[2]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \mmcm_lock_count[3]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \mmcm_lock_count[4]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \mmcm_lock_count[6]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \mmcm_lock_count[7]_i_3\ : label is "soft_lutpair101";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \refclk_stable_count_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \refclk_stable_count_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \refclk_stable_count_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \refclk_stable_count_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \refclk_stable_count_reg[8]_i_1\ : label is 11;
  attribute SOFT_HLUTNM of time_out_2ms_i_1 : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of time_out_2ms_i_3 : label is "soft_lutpair98";
  attribute ADDER_THRESHOLD of \time_out_counter_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \time_out_counter_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \time_out_counter_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \time_out_counter_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \time_out_counter_reg[8]_i_1\ : label is 11;
  attribute SOFT_HLUTNM of time_tlock_max_i_4 : label is "soft_lutpair98";
  attribute ADDER_THRESHOLD of \wait_bypass_count_reg[0]_i_3\ : label is 11;
  attribute ADDER_THRESHOLD of \wait_bypass_count_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \wait_bypass_count_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \wait_bypass_count_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \wait_bypass_count_reg[8]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \wait_time_cnt_reg[0]_i_3\ : label is 11;
  attribute ADDER_THRESHOLD of \wait_time_cnt_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \wait_time_cnt_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \wait_time_cnt_reg[8]_i_1\ : label is 11;
begin
  data_in <= \^data_in\;
  gt0_cpllreset_i <= \^gt0_cpllreset_i\;
  gt0_txuserrdy_i <= \^gt0_txuserrdy_i\;
  mmcm_reset <= \^mmcm_reset\;
CPLL_RESET_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => CPLL_RESET0,
      I1 => tx_state(3),
      I2 => tx_state(0),
      I3 => tx_state(1),
      I4 => tx_state(2),
      I5 => \^gt0_cpllreset_i\,
      O => CPLL_RESET_i_1_n_0
    );
CPLL_RESET_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"57"
    )
        port map (
      I0 => refclk_stable_reg_n_0,
      I1 => pll_reset_asserted_reg_n_0,
      I2 => gt0_cpllrefclklost_i,
      O => CPLL_RESET0
    );
CPLL_RESET_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => CPLL_RESET_i_1_n_0,
      Q => \^gt0_cpllreset_i\,
      R => \out\(0)
    );
\FSM_sequential_tx_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000DD0D0D0D"
    )
        port map (
      I0 => \FSM_sequential_tx_state[0]_i_2_n_0\,
      I1 => \FSM_sequential_tx_state[2]_i_2_n_0\,
      I2 => \FSM_sequential_tx_state[0]_i_3_n_0\,
      I3 => time_out_2ms_reg_n_0,
      I4 => tx_state(1),
      I5 => \FSM_sequential_tx_state[3]_i_5_n_0\,
      O => \tx_state__0\(0)
    );
\FSM_sequential_tx_state[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tx_state(0),
      I1 => tx_state(3),
      O => \FSM_sequential_tx_state[0]_i_2_n_0\
    );
\FSM_sequential_tx_state[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => tx_state(2),
      I1 => tx_state(0),
      I2 => tx_state(3),
      O => \FSM_sequential_tx_state[0]_i_3_n_0\
    );
\FSM_sequential_tx_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00070F00"
    )
        port map (
      I0 => \FSM_sequential_tx_state[1]_i_2_n_0\,
      I1 => tx_state(2),
      I2 => tx_state(3),
      I3 => tx_state(1),
      I4 => tx_state(0),
      O => \tx_state__0\(1)
    );
\FSM_sequential_tx_state[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => mmcm_lock_reclocked,
      I1 => time_tlock_max_reg_n_0,
      I2 => reset_time_out,
      O => \FSM_sequential_tx_state[1]_i_2_n_0\
    );
\FSM_sequential_tx_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505100055555555"
    )
        port map (
      I0 => tx_state(3),
      I1 => time_out_2ms_reg_n_0,
      I2 => tx_state(0),
      I3 => tx_state(1),
      I4 => tx_state(2),
      I5 => \FSM_sequential_tx_state[2]_i_2_n_0\,
      O => \FSM_sequential_tx_state[2]_i_1_n_0\
    );
\FSM_sequential_tx_state[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDDDFDD"
    )
        port map (
      I0 => tx_state(2),
      I1 => tx_state(1),
      I2 => reset_time_out,
      I3 => time_tlock_max_reg_n_0,
      I4 => mmcm_lock_reclocked,
      O => \FSM_sequential_tx_state[2]_i_2_n_0\
    );
\FSM_sequential_tx_state[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => time_out_wait_bypass_s3,
      I1 => tx_state(3),
      I2 => \FSM_sequential_tx_state[3]_i_5_n_0\,
      O => \tx_state__0\(3)
    );
\FSM_sequential_tx_state[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tx_state(2),
      I1 => tx_state(1),
      O => \FSM_sequential_tx_state[3]_i_4_n_0\
    );
\FSM_sequential_tx_state[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080008000000080"
    )
        port map (
      I0 => tx_state(1),
      I1 => tx_state(0),
      I2 => tx_state(2),
      I3 => tx_state(3),
      I4 => time_out_500us_reg_n_0,
      I5 => reset_time_out,
      O => \FSM_sequential_tx_state[3]_i_5_n_0\
    );
\FSM_sequential_tx_state[3]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => mmcm_lock_reclocked,
      I1 => tx_state(2),
      I2 => tx_state(1),
      O => \FSM_sequential_tx_state[3]_i_7_n_0\
    );
\FSM_sequential_tx_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => sync_cplllock_n_1,
      D => \tx_state__0\(0),
      Q => tx_state(0),
      R => \out\(0)
    );
\FSM_sequential_tx_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => sync_cplllock_n_1,
      D => \tx_state__0\(1),
      Q => tx_state(1),
      R => \out\(0)
    );
\FSM_sequential_tx_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => sync_cplllock_n_1,
      D => \FSM_sequential_tx_state[2]_i_1_n_0\,
      Q => tx_state(2),
      R => \out\(0)
    );
\FSM_sequential_tx_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => sync_cplllock_n_1,
      D => \tx_state__0\(3),
      Q => tx_state(3),
      R => \out\(0)
    );
MMCM_RESET_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF70004"
    )
        port map (
      I0 => tx_state(2),
      I1 => tx_state(0),
      I2 => tx_state(1),
      I3 => tx_state(3),
      I4 => \^mmcm_reset\,
      O => MMCM_RESET_i_1_n_0
    );
MMCM_RESET_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => MMCM_RESET_i_1_n_0,
      Q => \^mmcm_reset\,
      R => \out\(0)
    );
TXUSERRDY_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD2000"
    )
        port map (
      I0 => tx_state(0),
      I1 => tx_state(3),
      I2 => tx_state(1),
      I3 => tx_state(2),
      I4 => \^gt0_txuserrdy_i\,
      O => TXUSERRDY_i_1_n_0
    );
TXUSERRDY_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => TXUSERRDY_i_1_n_0,
      Q => \^gt0_txuserrdy_i\,
      R => \out\(0)
    );
gttxreset_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0002"
    )
        port map (
      I0 => tx_state(0),
      I1 => tx_state(2),
      I2 => tx_state(1),
      I3 => tx_state(3),
      I4 => gt0_gttxreset_t,
      O => gttxreset_i_i_1_n_0
    );
gttxreset_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gttxreset_i_i_1_n_0,
      Q => gt0_gttxreset_t,
      R => \out\(0)
    );
gtxe2_i_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => gt0_gttxreset_t,
      I1 => \^data_in\,
      I2 => gtxe2_i,
      O => gt0_gttxreset_gt
    );
\init_wait_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => init_wait_count_reg(0),
      O => \init_wait_count[0]_i_1_n_0\
    );
\init_wait_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => init_wait_count_reg(0),
      I1 => init_wait_count_reg(1),
      O => \p_0_in__0\(1)
    );
\init_wait_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => init_wait_count_reg(2),
      I1 => init_wait_count_reg(0),
      I2 => init_wait_count_reg(1),
      O => \p_0_in__0\(2)
    );
\init_wait_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => init_wait_count_reg(3),
      I1 => init_wait_count_reg(1),
      I2 => init_wait_count_reg(0),
      I3 => init_wait_count_reg(2),
      O => \p_0_in__0\(3)
    );
\init_wait_count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => init_wait_count_reg(4),
      I1 => init_wait_count_reg(2),
      I2 => init_wait_count_reg(0),
      I3 => init_wait_count_reg(1),
      I4 => init_wait_count_reg(3),
      O => \p_0_in__0\(4)
    );
\init_wait_count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => init_wait_count_reg(3),
      I1 => init_wait_count_reg(1),
      I2 => init_wait_count_reg(0),
      I3 => init_wait_count_reg(2),
      I4 => init_wait_count_reg(4),
      I5 => init_wait_count_reg(5),
      O => \p_0_in__0\(5)
    );
\init_wait_count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => init_wait_count_reg(6),
      I1 => \init_wait_count[7]_i_4_n_0\,
      O => \p_0_in__0\(6)
    );
\init_wait_count[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFFFF"
    )
        port map (
      I0 => \init_wait_count[7]_i_3_n_0\,
      I1 => init_wait_count_reg(7),
      I2 => init_wait_count_reg(4),
      I3 => init_wait_count_reg(3),
      I4 => init_wait_count_reg(2),
      O => init_wait_count
    );
\init_wait_count[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => init_wait_count_reg(7),
      I1 => \init_wait_count[7]_i_4_n_0\,
      I2 => init_wait_count_reg(6),
      O => \p_0_in__0\(7)
    );
\init_wait_count[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => init_wait_count_reg(6),
      I1 => init_wait_count_reg(1),
      I2 => init_wait_count_reg(5),
      I3 => init_wait_count_reg(0),
      O => \init_wait_count[7]_i_3_n_0\
    );
\init_wait_count[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => init_wait_count_reg(5),
      I1 => init_wait_count_reg(4),
      I2 => init_wait_count_reg(2),
      I3 => init_wait_count_reg(0),
      I4 => init_wait_count_reg(1),
      I5 => init_wait_count_reg(3),
      O => \init_wait_count[7]_i_4_n_0\
    );
\init_wait_count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => init_wait_count,
      CLR => \out\(0),
      D => \init_wait_count[0]_i_1_n_0\,
      Q => init_wait_count_reg(0)
    );
\init_wait_count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => init_wait_count,
      CLR => \out\(0),
      D => \p_0_in__0\(1),
      Q => init_wait_count_reg(1)
    );
\init_wait_count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => init_wait_count,
      CLR => \out\(0),
      D => \p_0_in__0\(2),
      Q => init_wait_count_reg(2)
    );
\init_wait_count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => init_wait_count,
      CLR => \out\(0),
      D => \p_0_in__0\(3),
      Q => init_wait_count_reg(3)
    );
\init_wait_count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => init_wait_count,
      CLR => \out\(0),
      D => \p_0_in__0\(4),
      Q => init_wait_count_reg(4)
    );
\init_wait_count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => init_wait_count,
      CLR => \out\(0),
      D => \p_0_in__0\(5),
      Q => init_wait_count_reg(5)
    );
\init_wait_count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => init_wait_count,
      CLR => \out\(0),
      D => \p_0_in__0\(6),
      Q => init_wait_count_reg(6)
    );
\init_wait_count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => init_wait_count,
      CLR => \out\(0),
      D => \p_0_in__0\(7),
      Q => init_wait_count_reg(7)
    );
init_wait_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF01000000"
    )
        port map (
      I0 => \init_wait_count[7]_i_3_n_0\,
      I1 => init_wait_count_reg(7),
      I2 => init_wait_count_reg(4),
      I3 => init_wait_count_reg(3),
      I4 => init_wait_count_reg(2),
      I5 => init_wait_done_reg_n_0,
      O => init_wait_done_i_1_n_0
    );
init_wait_done_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      CLR => \out\(0),
      D => init_wait_done_i_1_n_0,
      Q => init_wait_done_reg_n_0
    );
\mmcm_lock_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mmcm_lock_count_reg(0),
      O => \p_0_in__1\(0)
    );
\mmcm_lock_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mmcm_lock_count_reg(1),
      I1 => mmcm_lock_count_reg(0),
      O => \p_0_in__1\(1)
    );
\mmcm_lock_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => mmcm_lock_count_reg(2),
      I1 => mmcm_lock_count_reg(1),
      I2 => mmcm_lock_count_reg(0),
      O => \p_0_in__1\(2)
    );
\mmcm_lock_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => mmcm_lock_count_reg(3),
      I1 => mmcm_lock_count_reg(0),
      I2 => mmcm_lock_count_reg(1),
      I3 => mmcm_lock_count_reg(2),
      O => \p_0_in__1\(3)
    );
\mmcm_lock_count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => mmcm_lock_count_reg(4),
      I1 => mmcm_lock_count_reg(2),
      I2 => mmcm_lock_count_reg(1),
      I3 => mmcm_lock_count_reg(0),
      I4 => mmcm_lock_count_reg(3),
      O => \p_0_in__1\(4)
    );
\mmcm_lock_count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => mmcm_lock_count_reg(3),
      I1 => mmcm_lock_count_reg(0),
      I2 => mmcm_lock_count_reg(1),
      I3 => mmcm_lock_count_reg(2),
      I4 => mmcm_lock_count_reg(4),
      I5 => mmcm_lock_count_reg(5),
      O => \p_0_in__1\(5)
    );
\mmcm_lock_count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mmcm_lock_count_reg(6),
      I1 => mmcm_lock_reclocked_i_2_n_0,
      O => \p_0_in__1\(6)
    );
\mmcm_lock_count[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => mmcm_lock_count_reg(6),
      I1 => mmcm_lock_reclocked_i_2_n_0,
      I2 => mmcm_lock_count_reg(7),
      O => \mmcm_lock_count[7]_i_2_n_0\
    );
\mmcm_lock_count[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => mmcm_lock_count_reg(7),
      I1 => mmcm_lock_reclocked_i_2_n_0,
      I2 => mmcm_lock_count_reg(6),
      O => \p_0_in__1\(7)
    );
\mmcm_lock_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \mmcm_lock_count[7]_i_2_n_0\,
      D => \p_0_in__1\(0),
      Q => mmcm_lock_count_reg(0),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \mmcm_lock_count[7]_i_2_n_0\,
      D => \p_0_in__1\(1),
      Q => mmcm_lock_count_reg(1),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \mmcm_lock_count[7]_i_2_n_0\,
      D => \p_0_in__1\(2),
      Q => mmcm_lock_count_reg(2),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \mmcm_lock_count[7]_i_2_n_0\,
      D => \p_0_in__1\(3),
      Q => mmcm_lock_count_reg(3),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \mmcm_lock_count[7]_i_2_n_0\,
      D => \p_0_in__1\(4),
      Q => mmcm_lock_count_reg(4),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \mmcm_lock_count[7]_i_2_n_0\,
      D => \p_0_in__1\(5),
      Q => mmcm_lock_count_reg(5),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \mmcm_lock_count[7]_i_2_n_0\,
      D => \p_0_in__1\(6),
      Q => mmcm_lock_count_reg(6),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \mmcm_lock_count[7]_i_2_n_0\,
      D => \p_0_in__1\(7),
      Q => mmcm_lock_count_reg(7),
      R => sync_mmcm_lock_reclocked_n_0
    );
mmcm_lock_reclocked_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA0000"
    )
        port map (
      I0 => mmcm_lock_reclocked,
      I1 => mmcm_lock_count_reg(7),
      I2 => mmcm_lock_reclocked_i_2_n_0,
      I3 => mmcm_lock_count_reg(6),
      I4 => mmcm_lock_i,
      O => mmcm_lock_reclocked_i_1_n_0
    );
mmcm_lock_reclocked_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => mmcm_lock_count_reg(5),
      I1 => mmcm_lock_count_reg(4),
      I2 => mmcm_lock_count_reg(2),
      I3 => mmcm_lock_count_reg(1),
      I4 => mmcm_lock_count_reg(0),
      I5 => mmcm_lock_count_reg(3),
      O => mmcm_lock_reclocked_i_2_n_0
    );
mmcm_lock_reclocked_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => mmcm_lock_reclocked_i_1_n_0,
      Q => mmcm_lock_reclocked,
      R => '0'
    );
pll_reset_asserted_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33003300F704F744"
    )
        port map (
      I0 => tx_state(3),
      I1 => \FSM_sequential_tx_state[0]_i_3_n_0\,
      I2 => refclk_stable_reg_n_0,
      I3 => pll_reset_asserted_reg_n_0,
      I4 => gt0_cpllrefclklost_i,
      I5 => tx_state(1),
      O => pll_reset_asserted_i_1_n_0
    );
pll_reset_asserted_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => pll_reset_asserted_i_1_n_0,
      Q => pll_reset_asserted_reg_n_0,
      R => \out\(0)
    );
\refclk_stable_count[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEF"
    )
        port map (
      I0 => \refclk_stable_count[0]_i_3_n_0\,
      I1 => refclk_stable_count_reg(4),
      I2 => refclk_stable_count_reg(8),
      I3 => refclk_stable_count_reg(5),
      I4 => refclk_stable_count_reg(17),
      I5 => \refclk_stable_count[0]_i_4_n_0\,
      O => refclk_stable_count
    );
\refclk_stable_count[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => refclk_stable_count_reg(2),
      I1 => refclk_stable_count_reg(15),
      I2 => refclk_stable_count_reg(0),
      I3 => refclk_stable_count_reg(11),
      I4 => \refclk_stable_count[0]_i_6_n_0\,
      I5 => \refclk_stable_count[0]_i_7_n_0\,
      O => \refclk_stable_count[0]_i_3_n_0\
    );
\refclk_stable_count[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => refclk_stable_count_reg(6),
      I1 => refclk_stable_count_reg(1),
      I2 => refclk_stable_count_reg(10),
      I3 => refclk_stable_count_reg(18),
      O => \refclk_stable_count[0]_i_4_n_0\
    );
\refclk_stable_count[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => refclk_stable_count_reg(0),
      O => \refclk_stable_count[0]_i_5_n_0\
    );
\refclk_stable_count[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => refclk_stable_count_reg(13),
      I1 => refclk_stable_count_reg(19),
      I2 => refclk_stable_count_reg(12),
      I3 => refclk_stable_count_reg(14),
      O => \refclk_stable_count[0]_i_6_n_0\
    );
\refclk_stable_count[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => refclk_stable_count_reg(16),
      I1 => refclk_stable_count_reg(7),
      I2 => refclk_stable_count_reg(9),
      I3 => refclk_stable_count_reg(3),
      O => \refclk_stable_count[0]_i_7_n_0\
    );
\refclk_stable_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[0]_i_2_n_7\,
      Q => refclk_stable_count_reg(0),
      R => '0'
    );
\refclk_stable_count_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \refclk_stable_count_reg[0]_i_2_n_0\,
      CO(2) => \refclk_stable_count_reg[0]_i_2_n_1\,
      CO(1) => \refclk_stable_count_reg[0]_i_2_n_2\,
      CO(0) => \refclk_stable_count_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \refclk_stable_count_reg[0]_i_2_n_4\,
      O(2) => \refclk_stable_count_reg[0]_i_2_n_5\,
      O(1) => \refclk_stable_count_reg[0]_i_2_n_6\,
      O(0) => \refclk_stable_count_reg[0]_i_2_n_7\,
      S(3 downto 1) => refclk_stable_count_reg(3 downto 1),
      S(0) => \refclk_stable_count[0]_i_5_n_0\
    );
\refclk_stable_count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[8]_i_1_n_5\,
      Q => refclk_stable_count_reg(10),
      R => '0'
    );
\refclk_stable_count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[8]_i_1_n_4\,
      Q => refclk_stable_count_reg(11),
      R => '0'
    );
\refclk_stable_count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[12]_i_1_n_7\,
      Q => refclk_stable_count_reg(12),
      R => '0'
    );
\refclk_stable_count_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \refclk_stable_count_reg[8]_i_1_n_0\,
      CO(3) => \refclk_stable_count_reg[12]_i_1_n_0\,
      CO(2) => \refclk_stable_count_reg[12]_i_1_n_1\,
      CO(1) => \refclk_stable_count_reg[12]_i_1_n_2\,
      CO(0) => \refclk_stable_count_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \refclk_stable_count_reg[12]_i_1_n_4\,
      O(2) => \refclk_stable_count_reg[12]_i_1_n_5\,
      O(1) => \refclk_stable_count_reg[12]_i_1_n_6\,
      O(0) => \refclk_stable_count_reg[12]_i_1_n_7\,
      S(3 downto 0) => refclk_stable_count_reg(15 downto 12)
    );
\refclk_stable_count_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[12]_i_1_n_6\,
      Q => refclk_stable_count_reg(13),
      R => '0'
    );
\refclk_stable_count_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[12]_i_1_n_5\,
      Q => refclk_stable_count_reg(14),
      R => '0'
    );
\refclk_stable_count_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[12]_i_1_n_4\,
      Q => refclk_stable_count_reg(15),
      R => '0'
    );
\refclk_stable_count_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[16]_i_1_n_7\,
      Q => refclk_stable_count_reg(16),
      R => '0'
    );
\refclk_stable_count_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \refclk_stable_count_reg[12]_i_1_n_0\,
      CO(3) => \NLW_refclk_stable_count_reg[16]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \refclk_stable_count_reg[16]_i_1_n_1\,
      CO(1) => \refclk_stable_count_reg[16]_i_1_n_2\,
      CO(0) => \refclk_stable_count_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \refclk_stable_count_reg[16]_i_1_n_4\,
      O(2) => \refclk_stable_count_reg[16]_i_1_n_5\,
      O(1) => \refclk_stable_count_reg[16]_i_1_n_6\,
      O(0) => \refclk_stable_count_reg[16]_i_1_n_7\,
      S(3 downto 0) => refclk_stable_count_reg(19 downto 16)
    );
\refclk_stable_count_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[16]_i_1_n_6\,
      Q => refclk_stable_count_reg(17),
      R => '0'
    );
\refclk_stable_count_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[16]_i_1_n_5\,
      Q => refclk_stable_count_reg(18),
      R => '0'
    );
\refclk_stable_count_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[16]_i_1_n_4\,
      Q => refclk_stable_count_reg(19),
      R => '0'
    );
\refclk_stable_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[0]_i_2_n_6\,
      Q => refclk_stable_count_reg(1),
      R => '0'
    );
\refclk_stable_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[0]_i_2_n_5\,
      Q => refclk_stable_count_reg(2),
      R => '0'
    );
\refclk_stable_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[0]_i_2_n_4\,
      Q => refclk_stable_count_reg(3),
      R => '0'
    );
\refclk_stable_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[4]_i_1_n_7\,
      Q => refclk_stable_count_reg(4),
      R => '0'
    );
\refclk_stable_count_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \refclk_stable_count_reg[0]_i_2_n_0\,
      CO(3) => \refclk_stable_count_reg[4]_i_1_n_0\,
      CO(2) => \refclk_stable_count_reg[4]_i_1_n_1\,
      CO(1) => \refclk_stable_count_reg[4]_i_1_n_2\,
      CO(0) => \refclk_stable_count_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \refclk_stable_count_reg[4]_i_1_n_4\,
      O(2) => \refclk_stable_count_reg[4]_i_1_n_5\,
      O(1) => \refclk_stable_count_reg[4]_i_1_n_6\,
      O(0) => \refclk_stable_count_reg[4]_i_1_n_7\,
      S(3 downto 0) => refclk_stable_count_reg(7 downto 4)
    );
\refclk_stable_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[4]_i_1_n_6\,
      Q => refclk_stable_count_reg(5),
      R => '0'
    );
\refclk_stable_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[4]_i_1_n_5\,
      Q => refclk_stable_count_reg(6),
      R => '0'
    );
\refclk_stable_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[4]_i_1_n_4\,
      Q => refclk_stable_count_reg(7),
      R => '0'
    );
\refclk_stable_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[8]_i_1_n_7\,
      Q => refclk_stable_count_reg(8),
      R => '0'
    );
\refclk_stable_count_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \refclk_stable_count_reg[4]_i_1_n_0\,
      CO(3) => \refclk_stable_count_reg[8]_i_1_n_0\,
      CO(2) => \refclk_stable_count_reg[8]_i_1_n_1\,
      CO(1) => \refclk_stable_count_reg[8]_i_1_n_2\,
      CO(0) => \refclk_stable_count_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \refclk_stable_count_reg[8]_i_1_n_4\,
      O(2) => \refclk_stable_count_reg[8]_i_1_n_5\,
      O(1) => \refclk_stable_count_reg[8]_i_1_n_6\,
      O(0) => \refclk_stable_count_reg[8]_i_1_n_7\,
      S(3 downto 0) => refclk_stable_count_reg(11 downto 8)
    );
\refclk_stable_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[8]_i_1_n_6\,
      Q => refclk_stable_count_reg(9),
      R => '0'
    );
refclk_stable_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => \refclk_stable_count[0]_i_4_n_0\,
      I1 => refclk_stable_count_reg(17),
      I2 => refclk_stable_count_reg(5),
      I3 => refclk_stable_count_reg(8),
      I4 => refclk_stable_count_reg(4),
      I5 => \refclk_stable_count[0]_i_3_n_0\,
      O => refclk_stable_i_1_n_0
    );
refclk_stable_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => refclk_stable_i_1_n_0,
      Q => refclk_stable_reg_n_0,
      R => '0'
    );
reset_time_out_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3F44"
    )
        port map (
      I0 => mmcm_lock_reclocked,
      I1 => tx_state(2),
      I2 => txresetdone_s3,
      I3 => tx_state(1),
      O => reset_time_out_i_3_n_0
    );
reset_time_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => sync_cplllock_n_0,
      Q => reset_time_out,
      R => \out\(0)
    );
run_phase_alignment_int_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0100"
    )
        port map (
      I0 => tx_state(1),
      I1 => tx_state(2),
      I2 => tx_state(0),
      I3 => tx_state(3),
      I4 => run_phase_alignment_int_reg_n_0,
      O => run_phase_alignment_int_i_1_n_0
    );
run_phase_alignment_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => run_phase_alignment_int_i_1_n_0,
      Q => run_phase_alignment_int_reg_n_0,
      R => \out\(0)
    );
run_phase_alignment_int_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => data_sync_reg6,
      CE => '1',
      D => run_phase_alignment_int_s2,
      Q => run_phase_alignment_int_s3,
      R => '0'
    );
sync_TXRESETDONE: entity work.riscv_gig_ethernet_pcs_pma_0_0_sync_block_18
     port map (
      data_out => txresetdone_s2,
      data_sync_reg1_0 => data_sync_reg1,
      independent_clock_bufg => independent_clock_bufg
    );
sync_cplllock: entity work.riscv_gig_ethernet_pcs_pma_0_0_sync_block_19
     port map (
      E(0) => sync_cplllock_n_1,
      \FSM_sequential_tx_state[3]_i_3_0\ => refclk_stable_reg_n_0,
      \FSM_sequential_tx_state[3]_i_3_1\ => pll_reset_asserted_reg_n_0,
      \FSM_sequential_tx_state[3]_i_3_2\ => time_out_500us_reg_n_0,
      \FSM_sequential_tx_state[3]_i_3_3\ => time_out_2ms_reg_n_0,
      \FSM_sequential_tx_state_reg[0]\ => init_wait_done_reg_n_0,
      \FSM_sequential_tx_state_reg[0]_0\ => \FSM_sequential_tx_state[3]_i_4_n_0\,
      \FSM_sequential_tx_state_reg[0]_1\ => time_tlock_max_reg_n_0,
      \FSM_sequential_tx_state_reg[0]_2\ => \FSM_sequential_tx_state[3]_i_7_n_0\,
      \FSM_sequential_tx_state_reg[3]\ => sync_cplllock_n_0,
      Q(3 downto 0) => tx_state(3 downto 0),
      data_sync_reg1_0 => data_sync_reg1_1,
      independent_clock_bufg => independent_clock_bufg,
      reset_time_out => reset_time_out,
      reset_time_out_reg => reset_time_out_i_3_n_0,
      sel => sel,
      txresetdone_s3 => txresetdone_s3
    );
sync_mmcm_lock_reclocked: entity work.riscv_gig_ethernet_pcs_pma_0_0_sync_block_20
     port map (
      SR(0) => sync_mmcm_lock_reclocked_n_0,
      data_out => mmcm_lock_i,
      data_sync_reg1_0 => data_sync_reg1_0,
      independent_clock_bufg => independent_clock_bufg
    );
sync_run_phase_alignment_int: entity work.riscv_gig_ethernet_pcs_pma_0_0_sync_block_21
     port map (
      data_in => run_phase_alignment_int_reg_n_0,
      data_out => run_phase_alignment_int_s2,
      data_sync_reg1_0 => data_sync_reg6
    );
sync_time_out_wait_bypass: entity work.riscv_gig_ethernet_pcs_pma_0_0_sync_block_22
     port map (
      data_in => time_out_wait_bypass_reg_n_0,
      data_out => time_out_wait_bypass_s2,
      independent_clock_bufg => independent_clock_bufg
    );
sync_tx_fsm_reset_done_int: entity work.riscv_gig_ethernet_pcs_pma_0_0_sync_block_23
     port map (
      data_in => \^data_in\,
      data_out => tx_fsm_reset_done_int_s2,
      data_sync_reg6_0 => data_sync_reg6
    );
time_out_2ms_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => time_out_2ms_reg_n_0,
      I1 => time_out_2ms,
      I2 => reset_time_out,
      O => time_out_2ms_i_1_n_0
    );
\time_out_2ms_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => time_out_2ms_i_3_n_0,
      I1 => time_out_2ms_i_4_n_0,
      I2 => time_out_2ms_i_5_n_0,
      I3 => \time_out_2ms_i_6__0_n_0\,
      I4 => time_out_500us_i_3_n_0,
      O => time_out_2ms
    );
time_out_2ms_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => time_out_counter_reg(14),
      I1 => time_out_counter_reg(13),
      I2 => time_out_counter_reg(12),
      O => time_out_2ms_i_3_n_0
    );
time_out_2ms_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => time_out_counter_reg(3),
      I1 => time_out_counter_reg(5),
      I2 => time_out_counter_reg(9),
      I3 => time_out_counter_reg(10),
      O => time_out_2ms_i_4_n_0
    );
time_out_2ms_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => time_out_counter_reg(1),
      I1 => time_out_counter_reg(2),
      I2 => time_out_counter_reg(0),
      O => time_out_2ms_i_5_n_0
    );
\time_out_2ms_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFFFFFFFFFF"
    )
        port map (
      I0 => time_out_counter_reg(16),
      I1 => time_out_counter_reg(15),
      I2 => time_out_counter_reg(4),
      I3 => time_out_counter_reg(18),
      I4 => time_out_counter_reg(11),
      I5 => time_out_counter_reg(17),
      O => \time_out_2ms_i_6__0_n_0\
    );
time_out_2ms_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => time_out_2ms_i_1_n_0,
      Q => time_out_2ms_reg_n_0,
      R => '0'
    );
time_out_500us_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAABAAA"
    )
        port map (
      I0 => time_out_500us_reg_n_0,
      I1 => time_out_500us_i_2_n_0,
      I2 => \time_tlock_max_i_3__0_n_0\,
      I3 => \time_tlock_max_i_2__0_n_0\,
      I4 => time_out_500us_i_3_n_0,
      I5 => reset_time_out,
      O => time_out_500us_i_1_n_0
    );
time_out_500us_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF2FFFFFFFFFF"
    )
        port map (
      I0 => time_out_counter_reg(12),
      I1 => time_out_counter_reg(13),
      I2 => time_out_counter_reg(14),
      I3 => time_out_counter_reg(16),
      I4 => time_out_counter_reg(11),
      I5 => time_out_counter_reg(15),
      O => time_out_500us_i_2_n_0
    );
time_out_500us_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => time_out_counter_reg(13),
      I1 => time_out_counter_reg(8),
      I2 => time_out_counter_reg(6),
      I3 => time_out_counter_reg(7),
      I4 => time_out_counter_reg(14),
      O => time_out_500us_i_3_n_0
    );
time_out_500us_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => time_out_500us_i_1_n_0,
      Q => time_out_500us_reg_n_0,
      R => '0'
    );
\time_out_counter[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_out_2ms,
      O => time_out_counter
    );
\time_out_counter[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_out_counter_reg(0),
      O => \time_out_counter[0]_i_3_n_0\
    );
\time_out_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2_n_7\,
      Q => time_out_counter_reg(0),
      R => reset_time_out
    );
\time_out_counter_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \time_out_counter_reg[0]_i_2_n_0\,
      CO(2) => \time_out_counter_reg[0]_i_2_n_1\,
      CO(1) => \time_out_counter_reg[0]_i_2_n_2\,
      CO(0) => \time_out_counter_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \time_out_counter_reg[0]_i_2_n_4\,
      O(2) => \time_out_counter_reg[0]_i_2_n_5\,
      O(1) => \time_out_counter_reg[0]_i_2_n_6\,
      O(0) => \time_out_counter_reg[0]_i_2_n_7\,
      S(3 downto 1) => time_out_counter_reg(3 downto 1),
      S(0) => \time_out_counter[0]_i_3_n_0\
    );
\time_out_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1_n_5\,
      Q => time_out_counter_reg(10),
      R => reset_time_out
    );
\time_out_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1_n_4\,
      Q => time_out_counter_reg(11),
      R => reset_time_out
    );
\time_out_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1_n_7\,
      Q => time_out_counter_reg(12),
      R => reset_time_out
    );
\time_out_counter_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[8]_i_1_n_0\,
      CO(3) => \time_out_counter_reg[12]_i_1_n_0\,
      CO(2) => \time_out_counter_reg[12]_i_1_n_1\,
      CO(1) => \time_out_counter_reg[12]_i_1_n_2\,
      CO(0) => \time_out_counter_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \time_out_counter_reg[12]_i_1_n_4\,
      O(2) => \time_out_counter_reg[12]_i_1_n_5\,
      O(1) => \time_out_counter_reg[12]_i_1_n_6\,
      O(0) => \time_out_counter_reg[12]_i_1_n_7\,
      S(3 downto 0) => time_out_counter_reg(15 downto 12)
    );
\time_out_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1_n_6\,
      Q => time_out_counter_reg(13),
      R => reset_time_out
    );
\time_out_counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1_n_5\,
      Q => time_out_counter_reg(14),
      R => reset_time_out
    );
\time_out_counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1_n_4\,
      Q => time_out_counter_reg(15),
      R => reset_time_out
    );
\time_out_counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[16]_i_1_n_7\,
      Q => time_out_counter_reg(16),
      R => reset_time_out
    );
\time_out_counter_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[12]_i_1_n_0\,
      CO(3 downto 2) => \NLW_time_out_counter_reg[16]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \time_out_counter_reg[16]_i_1_n_2\,
      CO(0) => \time_out_counter_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_time_out_counter_reg[16]_i_1_O_UNCONNECTED\(3),
      O(2) => \time_out_counter_reg[16]_i_1_n_5\,
      O(1) => \time_out_counter_reg[16]_i_1_n_6\,
      O(0) => \time_out_counter_reg[16]_i_1_n_7\,
      S(3) => '0',
      S(2 downto 0) => time_out_counter_reg(18 downto 16)
    );
\time_out_counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[16]_i_1_n_6\,
      Q => time_out_counter_reg(17),
      R => reset_time_out
    );
\time_out_counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[16]_i_1_n_5\,
      Q => time_out_counter_reg(18),
      R => reset_time_out
    );
\time_out_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2_n_6\,
      Q => time_out_counter_reg(1),
      R => reset_time_out
    );
\time_out_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2_n_5\,
      Q => time_out_counter_reg(2),
      R => reset_time_out
    );
\time_out_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2_n_4\,
      Q => time_out_counter_reg(3),
      R => reset_time_out
    );
\time_out_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1_n_7\,
      Q => time_out_counter_reg(4),
      R => reset_time_out
    );
\time_out_counter_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[0]_i_2_n_0\,
      CO(3) => \time_out_counter_reg[4]_i_1_n_0\,
      CO(2) => \time_out_counter_reg[4]_i_1_n_1\,
      CO(1) => \time_out_counter_reg[4]_i_1_n_2\,
      CO(0) => \time_out_counter_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \time_out_counter_reg[4]_i_1_n_4\,
      O(2) => \time_out_counter_reg[4]_i_1_n_5\,
      O(1) => \time_out_counter_reg[4]_i_1_n_6\,
      O(0) => \time_out_counter_reg[4]_i_1_n_7\,
      S(3 downto 0) => time_out_counter_reg(7 downto 4)
    );
\time_out_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1_n_6\,
      Q => time_out_counter_reg(5),
      R => reset_time_out
    );
\time_out_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1_n_5\,
      Q => time_out_counter_reg(6),
      R => reset_time_out
    );
\time_out_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1_n_4\,
      Q => time_out_counter_reg(7),
      R => reset_time_out
    );
\time_out_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1_n_7\,
      Q => time_out_counter_reg(8),
      R => reset_time_out
    );
\time_out_counter_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[4]_i_1_n_0\,
      CO(3) => \time_out_counter_reg[8]_i_1_n_0\,
      CO(2) => \time_out_counter_reg[8]_i_1_n_1\,
      CO(1) => \time_out_counter_reg[8]_i_1_n_2\,
      CO(0) => \time_out_counter_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \time_out_counter_reg[8]_i_1_n_4\,
      O(2) => \time_out_counter_reg[8]_i_1_n_5\,
      O(1) => \time_out_counter_reg[8]_i_1_n_6\,
      O(0) => \time_out_counter_reg[8]_i_1_n_7\,
      S(3 downto 0) => time_out_counter_reg(11 downto 8)
    );
\time_out_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1_n_6\,
      Q => time_out_counter_reg(9),
      R => reset_time_out
    );
time_out_wait_bypass_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AB00"
    )
        port map (
      I0 => time_out_wait_bypass_reg_n_0,
      I1 => time_out_wait_bypass_i_2_n_0,
      I2 => tx_fsm_reset_done_int_s3,
      I3 => run_phase_alignment_int_s3,
      O => time_out_wait_bypass_i_1_n_0
    );
time_out_wait_bypass_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => time_out_wait_bypass_i_3_n_0,
      I1 => time_out_wait_bypass_i_4_n_0,
      I2 => time_out_wait_bypass_i_5_n_0,
      I3 => time_out_wait_bypass_i_6_n_0,
      O => time_out_wait_bypass_i_2_n_0
    );
time_out_wait_bypass_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => wait_bypass_count_reg(4),
      I1 => wait_bypass_count_reg(3),
      I2 => wait_bypass_count_reg(6),
      I3 => wait_bypass_count_reg(5),
      O => time_out_wait_bypass_i_3_n_0
    );
time_out_wait_bypass_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFFFFFF"
    )
        port map (
      I0 => wait_bypass_count_reg(0),
      I1 => wait_bypass_count_reg(15),
      I2 => wait_bypass_count_reg(16),
      I3 => wait_bypass_count_reg(2),
      I4 => wait_bypass_count_reg(1),
      O => time_out_wait_bypass_i_4_n_0
    );
time_out_wait_bypass_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => wait_bypass_count_reg(12),
      I1 => wait_bypass_count_reg(11),
      I2 => wait_bypass_count_reg(14),
      I3 => wait_bypass_count_reg(13),
      O => time_out_wait_bypass_i_5_n_0
    );
time_out_wait_bypass_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => wait_bypass_count_reg(7),
      I1 => wait_bypass_count_reg(8),
      I2 => wait_bypass_count_reg(9),
      I3 => wait_bypass_count_reg(10),
      O => time_out_wait_bypass_i_6_n_0
    );
time_out_wait_bypass_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => data_sync_reg6,
      CE => '1',
      D => time_out_wait_bypass_i_1_n_0,
      Q => time_out_wait_bypass_reg_n_0,
      R => '0'
    );
time_out_wait_bypass_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => time_out_wait_bypass_s2,
      Q => time_out_wait_bypass_s3,
      R => '0'
    );
time_tlock_max_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAEAAA"
    )
        port map (
      I0 => time_tlock_max_reg_n_0,
      I1 => \time_tlock_max_i_2__0_n_0\,
      I2 => \time_tlock_max_i_3__0_n_0\,
      I3 => time_tlock_max_i_4_n_0,
      I4 => \time_tlock_max_i_5__0_n_0\,
      I5 => reset_time_out,
      O => time_tlock_max_i_1_n_0
    );
\time_tlock_max_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => time_out_counter_reg(0),
      I1 => time_out_counter_reg(2),
      I2 => time_out_counter_reg(1),
      I3 => time_out_counter_reg(4),
      I4 => time_out_counter_reg(5),
      I5 => time_out_counter_reg(3),
      O => \time_tlock_max_i_2__0_n_0\
    );
\time_tlock_max_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => time_out_counter_reg(17),
      I1 => time_out_counter_reg(9),
      I2 => time_out_counter_reg(10),
      I3 => time_out_counter_reg(18),
      O => \time_tlock_max_i_3__0_n_0\
    );
time_tlock_max_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => time_out_counter_reg(12),
      I1 => time_out_counter_reg(6),
      I2 => time_out_counter_reg(7),
      O => time_tlock_max_i_4_n_0
    );
\time_tlock_max_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFFF"
    )
        port map (
      I0 => time_out_counter_reg(16),
      I1 => time_out_counter_reg(15),
      I2 => time_out_counter_reg(14),
      I3 => time_out_counter_reg(11),
      I4 => time_out_counter_reg(8),
      I5 => time_out_counter_reg(13),
      O => \time_tlock_max_i_5__0_n_0\
    );
time_tlock_max_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => time_tlock_max_i_1_n_0,
      Q => time_tlock_max_reg_n_0,
      R => '0'
    );
tx_fsm_reset_done_int_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0200"
    )
        port map (
      I0 => tx_state(0),
      I1 => tx_state(1),
      I2 => tx_state(2),
      I3 => tx_state(3),
      I4 => \^data_in\,
      O => tx_fsm_reset_done_int_i_1_n_0
    );
tx_fsm_reset_done_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => tx_fsm_reset_done_int_i_1_n_0,
      Q => \^data_in\,
      R => \out\(0)
    );
tx_fsm_reset_done_int_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => data_sync_reg6,
      CE => '1',
      D => tx_fsm_reset_done_int_s2,
      Q => tx_fsm_reset_done_int_s3,
      R => '0'
    );
txresetdone_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => txresetdone_s2,
      Q => txresetdone_s3,
      R => '0'
    );
\wait_bypass_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => run_phase_alignment_int_s3,
      O => clear
    );
\wait_bypass_count[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => time_out_wait_bypass_i_2_n_0,
      I1 => tx_fsm_reset_done_int_s3,
      O => \wait_bypass_count[0]_i_2_n_0\
    );
\wait_bypass_count[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_bypass_count_reg(0),
      O => \wait_bypass_count[0]_i_4_n_0\
    );
\wait_bypass_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => data_sync_reg6,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[0]_i_3_n_7\,
      Q => wait_bypass_count_reg(0),
      R => clear
    );
\wait_bypass_count_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \wait_bypass_count_reg[0]_i_3_n_0\,
      CO(2) => \wait_bypass_count_reg[0]_i_3_n_1\,
      CO(1) => \wait_bypass_count_reg[0]_i_3_n_2\,
      CO(0) => \wait_bypass_count_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \wait_bypass_count_reg[0]_i_3_n_4\,
      O(2) => \wait_bypass_count_reg[0]_i_3_n_5\,
      O(1) => \wait_bypass_count_reg[0]_i_3_n_6\,
      O(0) => \wait_bypass_count_reg[0]_i_3_n_7\,
      S(3 downto 1) => wait_bypass_count_reg(3 downto 1),
      S(0) => \wait_bypass_count[0]_i_4_n_0\
    );
\wait_bypass_count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => data_sync_reg6,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[8]_i_1_n_5\,
      Q => wait_bypass_count_reg(10),
      R => clear
    );
\wait_bypass_count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => data_sync_reg6,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[8]_i_1_n_4\,
      Q => wait_bypass_count_reg(11),
      R => clear
    );
\wait_bypass_count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => data_sync_reg6,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[12]_i_1_n_7\,
      Q => wait_bypass_count_reg(12),
      R => clear
    );
\wait_bypass_count_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_bypass_count_reg[8]_i_1_n_0\,
      CO(3) => \wait_bypass_count_reg[12]_i_1_n_0\,
      CO(2) => \wait_bypass_count_reg[12]_i_1_n_1\,
      CO(1) => \wait_bypass_count_reg[12]_i_1_n_2\,
      CO(0) => \wait_bypass_count_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \wait_bypass_count_reg[12]_i_1_n_4\,
      O(2) => \wait_bypass_count_reg[12]_i_1_n_5\,
      O(1) => \wait_bypass_count_reg[12]_i_1_n_6\,
      O(0) => \wait_bypass_count_reg[12]_i_1_n_7\,
      S(3 downto 0) => wait_bypass_count_reg(15 downto 12)
    );
\wait_bypass_count_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => data_sync_reg6,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[12]_i_1_n_6\,
      Q => wait_bypass_count_reg(13),
      R => clear
    );
\wait_bypass_count_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => data_sync_reg6,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[12]_i_1_n_5\,
      Q => wait_bypass_count_reg(14),
      R => clear
    );
\wait_bypass_count_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => data_sync_reg6,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[12]_i_1_n_4\,
      Q => wait_bypass_count_reg(15),
      R => clear
    );
\wait_bypass_count_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => data_sync_reg6,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[16]_i_1_n_7\,
      Q => wait_bypass_count_reg(16),
      R => clear
    );
\wait_bypass_count_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_bypass_count_reg[12]_i_1_n_0\,
      CO(3 downto 0) => \NLW_wait_bypass_count_reg[16]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_wait_bypass_count_reg[16]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \wait_bypass_count_reg[16]_i_1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => wait_bypass_count_reg(16)
    );
\wait_bypass_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => data_sync_reg6,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[0]_i_3_n_6\,
      Q => wait_bypass_count_reg(1),
      R => clear
    );
\wait_bypass_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => data_sync_reg6,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[0]_i_3_n_5\,
      Q => wait_bypass_count_reg(2),
      R => clear
    );
\wait_bypass_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => data_sync_reg6,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[0]_i_3_n_4\,
      Q => wait_bypass_count_reg(3),
      R => clear
    );
\wait_bypass_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => data_sync_reg6,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[4]_i_1_n_7\,
      Q => wait_bypass_count_reg(4),
      R => clear
    );
\wait_bypass_count_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_bypass_count_reg[0]_i_3_n_0\,
      CO(3) => \wait_bypass_count_reg[4]_i_1_n_0\,
      CO(2) => \wait_bypass_count_reg[4]_i_1_n_1\,
      CO(1) => \wait_bypass_count_reg[4]_i_1_n_2\,
      CO(0) => \wait_bypass_count_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \wait_bypass_count_reg[4]_i_1_n_4\,
      O(2) => \wait_bypass_count_reg[4]_i_1_n_5\,
      O(1) => \wait_bypass_count_reg[4]_i_1_n_6\,
      O(0) => \wait_bypass_count_reg[4]_i_1_n_7\,
      S(3 downto 0) => wait_bypass_count_reg(7 downto 4)
    );
\wait_bypass_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => data_sync_reg6,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[4]_i_1_n_6\,
      Q => wait_bypass_count_reg(5),
      R => clear
    );
\wait_bypass_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => data_sync_reg6,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[4]_i_1_n_5\,
      Q => wait_bypass_count_reg(6),
      R => clear
    );
\wait_bypass_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => data_sync_reg6,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[4]_i_1_n_4\,
      Q => wait_bypass_count_reg(7),
      R => clear
    );
\wait_bypass_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => data_sync_reg6,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[8]_i_1_n_7\,
      Q => wait_bypass_count_reg(8),
      R => clear
    );
\wait_bypass_count_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_bypass_count_reg[4]_i_1_n_0\,
      CO(3) => \wait_bypass_count_reg[8]_i_1_n_0\,
      CO(2) => \wait_bypass_count_reg[8]_i_1_n_1\,
      CO(1) => \wait_bypass_count_reg[8]_i_1_n_2\,
      CO(0) => \wait_bypass_count_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \wait_bypass_count_reg[8]_i_1_n_4\,
      O(2) => \wait_bypass_count_reg[8]_i_1_n_5\,
      O(1) => \wait_bypass_count_reg[8]_i_1_n_6\,
      O(0) => \wait_bypass_count_reg[8]_i_1_n_7\,
      S(3 downto 0) => wait_bypass_count_reg(11 downto 8)
    );
\wait_bypass_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => data_sync_reg6,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[8]_i_1_n_6\,
      Q => wait_bypass_count_reg(9),
      R => clear
    );
\wait_time_cnt[0]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(1),
      O => \wait_time_cnt[0]_i_10_n_0\
    );
\wait_time_cnt[0]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(0),
      O => \wait_time_cnt[0]_i_11_n_0\
    );
\wait_time_cnt[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1030"
    )
        port map (
      I0 => tx_state(1),
      I1 => tx_state(3),
      I2 => tx_state(0),
      I3 => tx_state(2),
      O => wait_time_cnt0
    );
\wait_time_cnt[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \wait_time_cnt[0]_i_4_n_0\,
      I1 => \wait_time_cnt[0]_i_5_n_0\,
      I2 => \wait_time_cnt[0]_i_6_n_0\,
      I3 => \wait_time_cnt[0]_i_7_n_0\,
      O => sel
    );
\wait_time_cnt[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(15),
      I1 => wait_time_cnt_reg(14),
      I2 => wait_time_cnt_reg(12),
      I3 => wait_time_cnt_reg(11),
      O => \wait_time_cnt[0]_i_4_n_0\
    );
\wait_time_cnt[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(8),
      I1 => wait_time_cnt_reg(2),
      I2 => wait_time_cnt_reg(13),
      I3 => wait_time_cnt_reg(5),
      O => \wait_time_cnt[0]_i_5_n_0\
    );
\wait_time_cnt[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(9),
      I1 => wait_time_cnt_reg(1),
      I2 => wait_time_cnt_reg(4),
      I3 => wait_time_cnt_reg(0),
      O => \wait_time_cnt[0]_i_6_n_0\
    );
\wait_time_cnt[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(7),
      I1 => wait_time_cnt_reg(6),
      I2 => wait_time_cnt_reg(10),
      I3 => wait_time_cnt_reg(3),
      O => \wait_time_cnt[0]_i_7_n_0\
    );
\wait_time_cnt[0]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(3),
      O => \wait_time_cnt[0]_i_8_n_0\
    );
\wait_time_cnt[0]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(2),
      O => \wait_time_cnt[0]_i_9_n_0\
    );
\wait_time_cnt[12]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(15),
      O => \wait_time_cnt[12]_i_2_n_0\
    );
\wait_time_cnt[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(14),
      O => \wait_time_cnt[12]_i_3_n_0\
    );
\wait_time_cnt[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(13),
      O => \wait_time_cnt[12]_i_4_n_0\
    );
\wait_time_cnt[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(12),
      O => \wait_time_cnt[12]_i_5_n_0\
    );
\wait_time_cnt[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(7),
      O => \wait_time_cnt[4]_i_2_n_0\
    );
\wait_time_cnt[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(6),
      O => \wait_time_cnt[4]_i_3_n_0\
    );
\wait_time_cnt[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(5),
      O => \wait_time_cnt[4]_i_4_n_0\
    );
\wait_time_cnt[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(4),
      O => \wait_time_cnt[4]_i_5_n_0\
    );
\wait_time_cnt[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(11),
      O => \wait_time_cnt[8]_i_2_n_0\
    );
\wait_time_cnt[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(10),
      O => \wait_time_cnt[8]_i_3_n_0\
    );
\wait_time_cnt[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(9),
      O => \wait_time_cnt[8]_i_4_n_0\
    );
\wait_time_cnt[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(8),
      O => \wait_time_cnt[8]_i_5_n_0\
    );
\wait_time_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => sel,
      D => \wait_time_cnt_reg[0]_i_3_n_7\,
      Q => wait_time_cnt_reg(0),
      R => wait_time_cnt0
    );
\wait_time_cnt_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \wait_time_cnt_reg[0]_i_3_n_0\,
      CO(2) => \wait_time_cnt_reg[0]_i_3_n_1\,
      CO(1) => \wait_time_cnt_reg[0]_i_3_n_2\,
      CO(0) => \wait_time_cnt_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \wait_time_cnt_reg[0]_i_3_n_4\,
      O(2) => \wait_time_cnt_reg[0]_i_3_n_5\,
      O(1) => \wait_time_cnt_reg[0]_i_3_n_6\,
      O(0) => \wait_time_cnt_reg[0]_i_3_n_7\,
      S(3) => \wait_time_cnt[0]_i_8_n_0\,
      S(2) => \wait_time_cnt[0]_i_9_n_0\,
      S(1) => \wait_time_cnt[0]_i_10_n_0\,
      S(0) => \wait_time_cnt[0]_i_11_n_0\
    );
\wait_time_cnt_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => independent_clock_bufg,
      CE => sel,
      D => \wait_time_cnt_reg[8]_i_1_n_5\,
      Q => wait_time_cnt_reg(10),
      S => wait_time_cnt0
    );
\wait_time_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => sel,
      D => \wait_time_cnt_reg[8]_i_1_n_4\,
      Q => wait_time_cnt_reg(11),
      R => wait_time_cnt0
    );
\wait_time_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => sel,
      D => \wait_time_cnt_reg[12]_i_1_n_7\,
      Q => wait_time_cnt_reg(12),
      R => wait_time_cnt0
    );
\wait_time_cnt_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_time_cnt_reg[8]_i_1_n_0\,
      CO(3) => \NLW_wait_time_cnt_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \wait_time_cnt_reg[12]_i_1_n_1\,
      CO(1) => \wait_time_cnt_reg[12]_i_1_n_2\,
      CO(0) => \wait_time_cnt_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0111",
      O(3) => \wait_time_cnt_reg[12]_i_1_n_4\,
      O(2) => \wait_time_cnt_reg[12]_i_1_n_5\,
      O(1) => \wait_time_cnt_reg[12]_i_1_n_6\,
      O(0) => \wait_time_cnt_reg[12]_i_1_n_7\,
      S(3) => \wait_time_cnt[12]_i_2_n_0\,
      S(2) => \wait_time_cnt[12]_i_3_n_0\,
      S(1) => \wait_time_cnt[12]_i_4_n_0\,
      S(0) => \wait_time_cnt[12]_i_5_n_0\
    );
\wait_time_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => sel,
      D => \wait_time_cnt_reg[12]_i_1_n_6\,
      Q => wait_time_cnt_reg(13),
      R => wait_time_cnt0
    );
\wait_time_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => sel,
      D => \wait_time_cnt_reg[12]_i_1_n_5\,
      Q => wait_time_cnt_reg(14),
      R => wait_time_cnt0
    );
\wait_time_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => sel,
      D => \wait_time_cnt_reg[12]_i_1_n_4\,
      Q => wait_time_cnt_reg(15),
      R => wait_time_cnt0
    );
\wait_time_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => sel,
      D => \wait_time_cnt_reg[0]_i_3_n_6\,
      Q => wait_time_cnt_reg(1),
      R => wait_time_cnt0
    );
\wait_time_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => sel,
      D => \wait_time_cnt_reg[0]_i_3_n_5\,
      Q => wait_time_cnt_reg(2),
      R => wait_time_cnt0
    );
\wait_time_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => sel,
      D => \wait_time_cnt_reg[0]_i_3_n_4\,
      Q => wait_time_cnt_reg(3),
      R => wait_time_cnt0
    );
\wait_time_cnt_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => independent_clock_bufg,
      CE => sel,
      D => \wait_time_cnt_reg[4]_i_1_n_7\,
      Q => wait_time_cnt_reg(4),
      S => wait_time_cnt0
    );
\wait_time_cnt_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_time_cnt_reg[0]_i_3_n_0\,
      CO(3) => \wait_time_cnt_reg[4]_i_1_n_0\,
      CO(2) => \wait_time_cnt_reg[4]_i_1_n_1\,
      CO(1) => \wait_time_cnt_reg[4]_i_1_n_2\,
      CO(0) => \wait_time_cnt_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \wait_time_cnt_reg[4]_i_1_n_4\,
      O(2) => \wait_time_cnt_reg[4]_i_1_n_5\,
      O(1) => \wait_time_cnt_reg[4]_i_1_n_6\,
      O(0) => \wait_time_cnt_reg[4]_i_1_n_7\,
      S(3) => \wait_time_cnt[4]_i_2_n_0\,
      S(2) => \wait_time_cnt[4]_i_3_n_0\,
      S(1) => \wait_time_cnt[4]_i_4_n_0\,
      S(0) => \wait_time_cnt[4]_i_5_n_0\
    );
\wait_time_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => sel,
      D => \wait_time_cnt_reg[4]_i_1_n_6\,
      Q => wait_time_cnt_reg(5),
      R => wait_time_cnt0
    );
\wait_time_cnt_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => independent_clock_bufg,
      CE => sel,
      D => \wait_time_cnt_reg[4]_i_1_n_5\,
      Q => wait_time_cnt_reg(6),
      S => wait_time_cnt0
    );
\wait_time_cnt_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => independent_clock_bufg,
      CE => sel,
      D => \wait_time_cnt_reg[4]_i_1_n_4\,
      Q => wait_time_cnt_reg(7),
      S => wait_time_cnt0
    );
\wait_time_cnt_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => independent_clock_bufg,
      CE => sel,
      D => \wait_time_cnt_reg[8]_i_1_n_7\,
      Q => wait_time_cnt_reg(8),
      S => wait_time_cnt0
    );
\wait_time_cnt_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_time_cnt_reg[4]_i_1_n_0\,
      CO(3) => \wait_time_cnt_reg[8]_i_1_n_0\,
      CO(2) => \wait_time_cnt_reg[8]_i_1_n_1\,
      CO(1) => \wait_time_cnt_reg[8]_i_1_n_2\,
      CO(0) => \wait_time_cnt_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \wait_time_cnt_reg[8]_i_1_n_4\,
      O(2) => \wait_time_cnt_reg[8]_i_1_n_5\,
      O(1) => \wait_time_cnt_reg[8]_i_1_n_6\,
      O(0) => \wait_time_cnt_reg[8]_i_1_n_7\,
      S(3) => \wait_time_cnt[8]_i_2_n_0\,
      S(2) => \wait_time_cnt[8]_i_3_n_0\,
      S(1) => \wait_time_cnt[8]_i_4_n_0\,
      S(0) => \wait_time_cnt[8]_i_5_n_0\
    );
\wait_time_cnt_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => independent_clock_bufg,
      CE => sel,
      D => \wait_time_cnt_reg[8]_i_1_n_6\,
      Q => wait_time_cnt_reg(9),
      S => wait_time_cnt0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity riscv_gig_ethernet_pcs_pma_0_0_clk_gen is
  port (
    sgmii_clk_r : out STD_LOGIC;
    sgmii_clk_en_reg_0 : out STD_LOGIC;
    sgmii_clk_f : out STD_LOGIC;
    CLK : in STD_LOGIC;
    reset_out : in STD_LOGIC;
    data_out : in STD_LOGIC;
    speed_is_10_100_fall_reg_0 : in STD_LOGIC
  );
end riscv_gig_ethernet_pcs_pma_0_0_clk_gen;

architecture STRUCTURE of riscv_gig_ethernet_pcs_pma_0_0_clk_gen is
  signal clk12_5 : STD_LOGIC;
  signal clk12_5_reg : STD_LOGIC;
  signal clk1_25 : STD_LOGIC;
  signal clk1_25_reg : STD_LOGIC;
  signal clk_div1_n_3 : STD_LOGIC;
  signal clk_en_12_5_fall : STD_LOGIC;
  signal clk_en_12_5_fall0 : STD_LOGIC;
  signal clk_en_12_5_rise : STD_LOGIC;
  signal clk_en_12_5_rise0 : STD_LOGIC;
  signal clk_en_1_25_fall : STD_LOGIC;
  signal clk_en_1_25_fall0 : STD_LOGIC;
  signal reset_fall : STD_LOGIC;
  signal sgmii_clk_en_i_1_n_0 : STD_LOGIC;
  signal sgmii_clk_r0_out : STD_LOGIC;
  signal speed_is_100_fall : STD_LOGIC;
  signal speed_is_10_100_fall : STD_LOGIC;
begin
clk12_5_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => clk12_5,
      Q => clk12_5_reg,
      R => reset_out
    );
clk1_25_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => clk1_25,
      Q => clk1_25_reg,
      R => reset_out
    );
clk_div1: entity work.riscv_gig_ethernet_pcs_pma_0_0_johnson_cntr
     port map (
      CLK => CLK,
      clk12_5 => clk12_5,
      clk12_5_reg => clk12_5_reg,
      clk1_25 => clk1_25,
      clk_en_12_5_fall0 => clk_en_12_5_fall0,
      clk_en_12_5_rise0 => clk_en_12_5_rise0,
      reset_fall => reset_fall,
      reset_out => reset_out,
      speed_is_100_fall => speed_is_100_fall,
      speed_is_10_100_fall => speed_is_10_100_fall,
      speed_is_10_100_fall_reg => clk_div1_n_3
    );
clk_div2: entity work.riscv_gig_ethernet_pcs_pma_0_0_johnson_cntr_34
     port map (
      CLK => CLK,
      clk12_5 => clk12_5,
      clk1_25 => clk1_25,
      clk1_25_reg => clk1_25_reg,
      clk_en_12_5_rise => clk_en_12_5_rise,
      clk_en_1_25_fall0 => clk_en_1_25_fall0,
      data_out => data_out,
      reset_out => reset_out,
      sgmii_clk_r0_out => sgmii_clk_r0_out,
      sgmii_clk_r_reg => speed_is_10_100_fall_reg_0
    );
clk_en_12_5_fall_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => clk_en_12_5_fall0,
      Q => clk_en_12_5_fall,
      R => reset_out
    );
clk_en_12_5_rise_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => clk_en_12_5_rise0,
      Q => clk_en_12_5_rise,
      R => reset_out
    );
clk_en_1_25_fall_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => clk_en_1_25_fall0,
      Q => clk_en_1_25_fall,
      R => reset_out
    );
reset_fall_reg: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => reset_out,
      Q => reset_fall,
      R => '0'
    );
sgmii_clk_en_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E2FF"
    )
        port map (
      I0 => clk_en_1_25_fall,
      I1 => data_out,
      I2 => clk_en_12_5_fall,
      I3 => speed_is_10_100_fall_reg_0,
      O => sgmii_clk_en_i_1_n_0
    );
sgmii_clk_en_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => sgmii_clk_en_i_1_n_0,
      Q => sgmii_clk_en_reg_0,
      R => reset_out
    );
sgmii_clk_f_reg: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => clk_div1_n_3,
      Q => sgmii_clk_f,
      R => '0'
    );
sgmii_clk_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => sgmii_clk_r0_out,
      Q => sgmii_clk_r,
      R => reset_out
    );
speed_is_100_fall_reg: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_out,
      Q => speed_is_100_fall,
      R => '0'
    );
speed_is_10_100_fall_reg: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => speed_is_10_100_fall_reg_0,
      Q => speed_is_10_100_fall,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity riscv_gig_ethernet_pcs_pma_0_0_rx_elastic_buffer is
  port (
    rxchariscomma : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcharisk : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxdisperr : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxnotintable : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxclkcorcnt : out STD_LOGIC_VECTOR ( 1 downto 0 );
    initialize_ram_complete : out STD_LOGIC;
    initialize_ram_complete_pulse : out STD_LOGIC;
    rxbufstatus : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    CLK : in STD_LOGIC;
    rxuserclk2 : in STD_LOGIC;
    reset_out : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_data_reg_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 23 downto 0 );
    mgt_rx_reset : in STD_LOGIC
  );
end riscv_gig_ethernet_pcs_pma_0_0_rx_elastic_buffer;

architecture STRUCTURE of riscv_gig_ethernet_pcs_pma_0_0_rx_elastic_buffer is
  signal d16p2_wr_reg : STD_LOGIC;
  signal d21p5_wr_reg : STD_LOGIC;
  signal d21p5_wr_reg2 : STD_LOGIC;
  signal d21p5_wr_reg_i_2_n_0 : STD_LOGIC;
  signal d2p2_wr_reg : STD_LOGIC;
  signal d2p2_wr_reg2 : STD_LOGIC;
  signal d2p2_wr_reg_i_2_n_0 : STD_LOGIC;
  signal dpo : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal even : STD_LOGIC;
  signal even_i_1_n_0 : STD_LOGIC;
  signal initialize_counter0 : STD_LOGIC;
  signal initialize_counter_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal initialize_ram : STD_LOGIC;
  signal initialize_ram0 : STD_LOGIC;
  signal \^initialize_ram_complete\ : STD_LOGIC;
  signal initialize_ram_complete_i_2_n_0 : STD_LOGIC;
  signal \^initialize_ram_complete_pulse\ : STD_LOGIC;
  signal initialize_ram_complete_pulse0 : STD_LOGIC;
  signal \initialize_ram_complete_reg__0\ : STD_LOGIC;
  signal initialize_ram_complete_sync : STD_LOGIC;
  signal initialize_ram_complete_sync_reg1 : STD_LOGIC;
  signal initialize_ram_complete_sync_ris_edg : STD_LOGIC;
  signal initialize_ram_complete_sync_ris_edg0 : STD_LOGIC;
  signal initialize_ram_i_1_n_0 : STD_LOGIC;
  signal insert_idle : STD_LOGIC;
  signal insert_idle_i_1_n_0 : STD_LOGIC;
  signal \insert_idle_reg__0\ : STD_LOGIC;
  signal k28p5_wr_reg : STD_LOGIC;
  signal k28p5_wr_reg2 : STD_LOGIC;
  signal k28p5_wr_reg_i_2_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \p_0_in__4\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__5\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_13_in : STD_LOGIC;
  signal p_14_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_1_in23_in : STD_LOGIC;
  signal p_2_in16_in : STD_LOGIC;
  signal p_2_in24_in : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal p_3_in26_in : STD_LOGIC;
  signal p_4_in : STD_LOGIC;
  signal p_4_in19_in : STD_LOGIC;
  signal p_4_in28_in : STD_LOGIC;
  signal p_5_out : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal p_6_in : STD_LOGIC;
  signal p_7_in : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  signal rd_addr : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal rd_addr_gray : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \rd_addr_gray[0]_i_1_n_0\ : STD_LOGIC;
  signal \rd_addr_gray[1]_i_1_n_0\ : STD_LOGIC;
  signal \rd_addr_gray[2]_i_1_n_0\ : STD_LOGIC;
  signal \rd_addr_gray[3]_i_1_n_0\ : STD_LOGIC;
  signal \rd_addr_gray[4]_i_1_n_0\ : STD_LOGIC;
  signal rd_addr_plus1 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \rd_addr_plus2_reg_n_0_[0]\ : STD_LOGIC;
  signal \rd_addr_plus2_reg_n_0_[5]\ : STD_LOGIC;
  signal rd_data : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal rd_data_reg : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal \rd_data_reg_n_0_[28]\ : STD_LOGIC;
  signal rd_enable : STD_LOGIC;
  signal rd_enable_i_10_n_0 : STD_LOGIC;
  signal rd_enable_i_11_n_0 : STD_LOGIC;
  signal rd_enable_i_12_n_0 : STD_LOGIC;
  signal rd_enable_i_1_n_0 : STD_LOGIC;
  signal rd_enable_i_2_n_0 : STD_LOGIC;
  signal rd_enable_i_4_n_0 : STD_LOGIC;
  signal rd_enable_i_5_n_0 : STD_LOGIC;
  signal rd_enable_i_6_n_0 : STD_LOGIC;
  signal rd_enable_i_7_n_0 : STD_LOGIC;
  signal rd_enable_i_8_n_0 : STD_LOGIC;
  signal rd_enable_i_9_n_0 : STD_LOGIC;
  signal rd_occupancy : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal rd_occupancy01_out : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \rd_occupancy0_carry__0_n_3\ : STD_LOGIC;
  signal rd_occupancy0_carry_n_0 : STD_LOGIC;
  signal rd_occupancy0_carry_n_1 : STD_LOGIC;
  signal rd_occupancy0_carry_n_2 : STD_LOGIC;
  signal rd_occupancy0_carry_n_3 : STD_LOGIC;
  signal rd_wr_addr : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal rd_wr_addr_gray_0 : STD_LOGIC;
  signal rd_wr_addr_gray_1 : STD_LOGIC;
  signal rd_wr_addr_gray_2 : STD_LOGIC;
  signal rd_wr_addr_gray_3 : STD_LOGIC;
  signal rd_wr_addr_gray_4 : STD_LOGIC;
  signal rd_wr_addr_gray_5 : STD_LOGIC;
  signal \reclock_rd_addrgray[1].sync_rd_addrgray_n_0\ : STD_LOGIC;
  signal \reclock_rd_addrgray[2].sync_rd_addrgray_n_0\ : STD_LOGIC;
  signal \reclock_rd_addrgray[3].sync_rd_addrgray_n_0\ : STD_LOGIC;
  signal \reclock_rd_addrgray[4].sync_rd_addrgray_n_0\ : STD_LOGIC;
  signal \reclock_rd_addrgray[5].sync_rd_addrgray_n_0\ : STD_LOGIC;
  signal \reclock_rd_addrgray[5].sync_rd_addrgray_n_1\ : STD_LOGIC;
  signal \reclock_wr_addrgray[1].sync_wr_addrgray_n_0\ : STD_LOGIC;
  signal \reclock_wr_addrgray[2].sync_wr_addrgray_n_0\ : STD_LOGIC;
  signal \reclock_wr_addrgray[3].sync_wr_addrgray_n_0\ : STD_LOGIC;
  signal \reclock_wr_addrgray[4].sync_wr_addrgray_n_0\ : STD_LOGIC;
  signal \reclock_wr_addrgray[5].sync_wr_addrgray_n_0\ : STD_LOGIC;
  signal \reclock_wr_addrgray[5].sync_wr_addrgray_n_1\ : STD_LOGIC;
  signal remove_idle : STD_LOGIC;
  signal remove_idle_i_1_n_0 : STD_LOGIC;
  signal remove_idle_i_2_n_0 : STD_LOGIC;
  signal remove_idle_i_3_n_0 : STD_LOGIC;
  signal remove_idle_i_4_n_0 : STD_LOGIC;
  signal remove_idle_i_5_n_0 : STD_LOGIC;
  signal remove_idle_i_6_n_0 : STD_LOGIC;
  signal remove_idle_reg1 : STD_LOGIC;
  signal remove_idle_reg2 : STD_LOGIC;
  signal reset_modified : STD_LOGIC;
  signal reset_modified_i_1_n_0 : STD_LOGIC;
  signal rxbuferr0 : STD_LOGIC;
  signal rxbuferr_i_1_n_0 : STD_LOGIC;
  signal \^rxbufstatus\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rxchariscomma_usr_i_1_n_0 : STD_LOGIC;
  signal rxcharisk_usr_i_1_n_0 : STD_LOGIC;
  signal \^rxclkcorcnt\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \rxclkcorcnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \rxclkcorcnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \rxdata_usr[0]_i_1_n_0\ : STD_LOGIC;
  signal \rxdata_usr[1]_i_1_n_0\ : STD_LOGIC;
  signal \rxdata_usr[2]_i_1_n_0\ : STD_LOGIC;
  signal \rxdata_usr[3]_i_1_n_0\ : STD_LOGIC;
  signal \rxdata_usr[4]_i_1_n_0\ : STD_LOGIC;
  signal \rxdata_usr[5]_i_1_n_0\ : STD_LOGIC;
  signal \rxdata_usr[6]_i_1_n_0\ : STD_LOGIC;
  signal \rxdata_usr[7]_i_1_n_0\ : STD_LOGIC;
  signal rxdisperr_usr_i_1_n_0 : STD_LOGIC;
  signal rxnotintable_usr_i_1_n_0 : STD_LOGIC;
  signal start : STD_LOGIC;
  signal wr_addr : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \wr_addr[5]_i_1_n_0\ : STD_LOGIC;
  signal wr_addr_gray : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal wr_addr_plus1 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \wr_addr_plus1[5]_i_1_n_0\ : STD_LOGIC;
  signal \wr_addr_plus2[0]_i_1_n_0\ : STD_LOGIC;
  signal \wr_addr_plus2[1]_i_1_n_0\ : STD_LOGIC;
  signal \wr_addr_plus2[2]_i_1_n_0\ : STD_LOGIC;
  signal \wr_addr_plus2[3]_i_1_n_0\ : STD_LOGIC;
  signal \wr_addr_plus2[4]_i_1_n_0\ : STD_LOGIC;
  signal \wr_addr_plus2[5]_i_1_n_0\ : STD_LOGIC;
  signal \wr_addr_plus2[5]_i_2_n_0\ : STD_LOGIC;
  signal \wr_addr_plus2_reg_n_0_[0]\ : STD_LOGIC;
  signal \wr_addr_plus2_reg_n_0_[5]\ : STD_LOGIC;
  signal wr_data_reg : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal \wr_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \wr_data_reg_n_0_[10]\ : STD_LOGIC;
  signal \wr_data_reg_n_0_[12]\ : STD_LOGIC;
  signal \wr_data_reg_n_0_[16]\ : STD_LOGIC;
  signal \wr_data_reg_n_0_[17]\ : STD_LOGIC;
  signal \wr_data_reg_n_0_[18]\ : STD_LOGIC;
  signal \wr_data_reg_n_0_[19]\ : STD_LOGIC;
  signal \wr_data_reg_n_0_[1]\ : STD_LOGIC;
  signal \wr_data_reg_n_0_[20]\ : STD_LOGIC;
  signal \wr_data_reg_n_0_[21]\ : STD_LOGIC;
  signal \wr_data_reg_n_0_[22]\ : STD_LOGIC;
  signal \wr_data_reg_n_0_[23]\ : STD_LOGIC;
  signal \wr_data_reg_n_0_[25]\ : STD_LOGIC;
  signal \wr_data_reg_n_0_[26]\ : STD_LOGIC;
  signal \wr_data_reg_n_0_[27]\ : STD_LOGIC;
  signal \wr_data_reg_n_0_[28]\ : STD_LOGIC;
  signal \wr_data_reg_n_0_[2]\ : STD_LOGIC;
  signal \wr_data_reg_n_0_[3]\ : STD_LOGIC;
  signal \wr_data_reg_n_0_[4]\ : STD_LOGIC;
  signal \wr_data_reg_n_0_[5]\ : STD_LOGIC;
  signal \wr_data_reg_n_0_[6]\ : STD_LOGIC;
  signal \wr_data_reg_n_0_[7]\ : STD_LOGIC;
  signal \wr_data_reg_n_0_[9]\ : STD_LOGIC;
  signal wr_enable : STD_LOGIC;
  signal wr_enable_i_1_n_0 : STD_LOGIC;
  signal wr_enable_i_2_n_0 : STD_LOGIC;
  signal wr_enable_i_3_n_0 : STD_LOGIC;
  signal wr_enable_i_4_n_0 : STD_LOGIC;
  signal wr_enable_i_5_n_0 : STD_LOGIC;
  signal wr_enable_i_6_n_0 : STD_LOGIC;
  signal wr_enable_i_7_n_0 : STD_LOGIC;
  signal wr_enable_i_8_n_0 : STD_LOGIC;
  signal wr_enable_i_9_n_0 : STD_LOGIC;
  signal wr_occupancy : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal wr_occupancy00_out : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \wr_occupancy0_carry__0_n_3\ : STD_LOGIC;
  signal wr_occupancy0_carry_n_0 : STD_LOGIC;
  signal wr_occupancy0_carry_n_1 : STD_LOGIC;
  signal wr_occupancy0_carry_n_2 : STD_LOGIC;
  signal wr_occupancy0_carry_n_3 : STD_LOGIC;
  signal wr_rd_addr_gray_0 : STD_LOGIC;
  signal wr_rd_addr_gray_1 : STD_LOGIC;
  signal wr_rd_addr_gray_2 : STD_LOGIC;
  signal wr_rd_addr_gray_3 : STD_LOGIC;
  signal wr_rd_addr_gray_4 : STD_LOGIC;
  signal wr_rd_addr_gray_5 : STD_LOGIC;
  signal NLW_ram_reg_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_12_14_DOC_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_15_17_DOA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_21_23_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_24_26_DOA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_24_26_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_27_29_DOC_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_27_29_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_6_8_DOC_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal \NLW_rd_occupancy0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_rd_occupancy0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_wr_occupancy0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_wr_occupancy0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of d21p5_wr_reg_i_1 : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \initialize_counter[1]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \initialize_counter[2]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \initialize_counter[3]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \initialize_counter[4]_i_2\ : label is "soft_lutpair111";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_63_0_2 : label is 2304;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_63_0_2 : label is "pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_0_2";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_63_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_63_0_2 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_63_0_2 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_63_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_63_12_14 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_63_12_14 : label is 2304;
  attribute RTL_RAM_NAME of ram_reg_0_63_12_14 : label is "pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_12_14";
  attribute RTL_RAM_TYPE of ram_reg_0_63_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_0_63_12_14 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_12_14 : label is 63;
  attribute ram_offset of ram_reg_0_63_12_14 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_12_14 : label is 12;
  attribute ram_slice_end of ram_reg_0_63_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_63_15_17 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_63_15_17 : label is 2304;
  attribute RTL_RAM_NAME of ram_reg_0_63_15_17 : label is "pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_15_17";
  attribute RTL_RAM_TYPE of ram_reg_0_63_15_17 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_0_63_15_17 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_15_17 : label is 63;
  attribute ram_offset of ram_reg_0_63_15_17 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_15_17 : label is 15;
  attribute ram_slice_end of ram_reg_0_63_15_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_63_18_20 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_63_18_20 : label is 2304;
  attribute RTL_RAM_NAME of ram_reg_0_63_18_20 : label is "pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_18_20";
  attribute RTL_RAM_TYPE of ram_reg_0_63_18_20 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_0_63_18_20 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_18_20 : label is 63;
  attribute ram_offset of ram_reg_0_63_18_20 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_18_20 : label is 18;
  attribute ram_slice_end of ram_reg_0_63_18_20 : label is 20;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_63_21_23 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_63_21_23 : label is 2304;
  attribute RTL_RAM_NAME of ram_reg_0_63_21_23 : label is "pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_21_23";
  attribute RTL_RAM_TYPE of ram_reg_0_63_21_23 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_0_63_21_23 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_21_23 : label is 63;
  attribute ram_offset of ram_reg_0_63_21_23 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_21_23 : label is 21;
  attribute ram_slice_end of ram_reg_0_63_21_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_63_24_26 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_63_24_26 : label is 2304;
  attribute RTL_RAM_NAME of ram_reg_0_63_24_26 : label is "pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_24_26";
  attribute RTL_RAM_TYPE of ram_reg_0_63_24_26 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_0_63_24_26 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_24_26 : label is 63;
  attribute ram_offset of ram_reg_0_63_24_26 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_24_26 : label is 24;
  attribute ram_slice_end of ram_reg_0_63_24_26 : label is 26;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_63_27_29 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_63_27_29 : label is 2304;
  attribute RTL_RAM_NAME of ram_reg_0_63_27_29 : label is "pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_27_29";
  attribute RTL_RAM_TYPE of ram_reg_0_63_27_29 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_0_63_27_29 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_27_29 : label is 63;
  attribute ram_offset of ram_reg_0_63_27_29 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_27_29 : label is 27;
  attribute ram_slice_end of ram_reg_0_63_27_29 : label is 29;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_63_3_5 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_63_3_5 : label is 2304;
  attribute RTL_RAM_NAME of ram_reg_0_63_3_5 : label is "pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_3_5";
  attribute RTL_RAM_TYPE of ram_reg_0_63_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_0_63_3_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_3_5 : label is 63;
  attribute ram_offset of ram_reg_0_63_3_5 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_3_5 : label is 3;
  attribute ram_slice_end of ram_reg_0_63_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_63_6_8 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_63_6_8 : label is 2304;
  attribute RTL_RAM_NAME of ram_reg_0_63_6_8 : label is "pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_6_8";
  attribute RTL_RAM_TYPE of ram_reg_0_63_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_0_63_6_8 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_6_8 : label is 63;
  attribute ram_offset of ram_reg_0_63_6_8 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_6_8 : label is 6;
  attribute ram_slice_end of ram_reg_0_63_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_63_9_11 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_63_9_11 : label is 2304;
  attribute RTL_RAM_NAME of ram_reg_0_63_9_11 : label is "pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_9_11";
  attribute RTL_RAM_TYPE of ram_reg_0_63_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_0_63_9_11 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_9_11 : label is 63;
  attribute ram_offset of ram_reg_0_63_9_11 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_9_11 : label is 9;
  attribute ram_slice_end of ram_reg_0_63_9_11 : label is 11;
  attribute SOFT_HLUTNM of \rd_addr_gray[0]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \rd_addr_gray[1]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \rd_addr_gray[2]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \rd_addr_gray[3]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \rd_addr_gray[4]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \rd_addr_plus2[2]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \rd_addr_plus2[3]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \rd_addr_plus2[4]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of rd_enable_i_10 : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of rd_enable_i_11 : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of rd_enable_i_12 : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of rd_enable_i_7 : label is "soft_lutpair108";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of rd_occupancy0_carry : label is 35;
  attribute ADDER_THRESHOLD of \rd_occupancy0_carry__0\ : label is 35;
  attribute SOFT_HLUTNM of remove_idle_i_3 : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of remove_idle_i_5 : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of remove_idle_i_6 : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of rxchariscomma_usr_i_1 : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of rxcharisk_usr_i_1 : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \rxdata_usr[0]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \rxdata_usr[1]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \rxdata_usr[2]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \rxdata_usr[3]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \rxdata_usr[4]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \rxdata_usr[5]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \rxdata_usr[6]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \rxdata_usr[7]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of rxdisperr_usr_i_1 : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of rxnotintable_usr_i_1 : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \wr_addr[5]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \wr_addr_gray[1]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \wr_addr_gray[2]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \wr_addr_gray[3]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \wr_addr_plus1[5]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \wr_addr_plus2[1]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \wr_addr_plus2[2]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \wr_addr_plus2[3]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \wr_addr_plus2[4]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \wr_addr_plus2[5]_i_2\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of wr_enable_i_2 : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of wr_enable_i_8 : label is "soft_lutpair114";
  attribute ADDER_THRESHOLD of wr_occupancy0_carry : label is 35;
  attribute ADDER_THRESHOLD of \wr_occupancy0_carry__0\ : label is 35;
begin
  initialize_ram_complete <= \^initialize_ram_complete\;
  initialize_ram_complete_pulse <= \^initialize_ram_complete_pulse\;
  rxbufstatus(0) <= \^rxbufstatus\(0);
  rxclkcorcnt(1 downto 0) <= \^rxclkcorcnt\(1 downto 0);
\/i_\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => wr_rd_addr_gray_1,
      I1 => wr_rd_addr_gray_3,
      I2 => wr_rd_addr_gray_5,
      I3 => wr_rd_addr_gray_4,
      I4 => wr_rd_addr_gray_2,
      O => p_6_in
    );
d16p2_wr_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \wr_data_reg_n_0_[3]\,
      I1 => \wr_data_reg_n_0_[2]\,
      I2 => \wr_data_reg_n_0_[7]\,
      I3 => \wr_data_reg_n_0_[1]\,
      I4 => \wr_data_reg_n_0_[4]\,
      I5 => d2p2_wr_reg_i_2_n_0,
      O => p_13_in
    );
d16p2_wr_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => p_13_in,
      Q => d16p2_wr_reg,
      R => reset_out
    );
d21p5_wr_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => d21p5_wr_reg,
      Q => d21p5_wr_reg2,
      R => reset_out
    );
d21p5_wr_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => p_0_in,
      I1 => \wr_data_reg_n_0_[7]\,
      I2 => \wr_data_reg_n_0_[3]\,
      I3 => d21p5_wr_reg_i_2_n_0,
      O => p_9_in
    );
d21p5_wr_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFFFFFFFFFFF"
    )
        port map (
      I0 => \wr_data_reg_n_0_[4]\,
      I1 => \wr_data_reg_n_0_[1]\,
      I2 => \wr_data_reg_n_0_[2]\,
      I3 => \wr_data_reg_n_0_[0]\,
      I4 => \wr_data_reg_n_0_[6]\,
      I5 => \wr_data_reg_n_0_[5]\,
      O => d21p5_wr_reg_i_2_n_0
    );
d21p5_wr_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => p_9_in,
      Q => d21p5_wr_reg,
      R => reset_out
    );
d2p2_wr_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => d2p2_wr_reg,
      Q => d2p2_wr_reg2,
      R => reset_out
    );
d2p2_wr_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \wr_data_reg_n_0_[3]\,
      I1 => \wr_data_reg_n_0_[2]\,
      I2 => \wr_data_reg_n_0_[7]\,
      I3 => \wr_data_reg_n_0_[4]\,
      I4 => \wr_data_reg_n_0_[1]\,
      I5 => d2p2_wr_reg_i_2_n_0,
      O => p_7_in
    );
d2p2_wr_reg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \wr_data_reg_n_0_[6]\,
      I1 => \wr_data_reg_n_0_[0]\,
      I2 => \wr_data_reg_n_0_[5]\,
      I3 => p_0_in,
      O => d2p2_wr_reg_i_2_n_0
    );
d2p2_wr_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => p_7_in,
      Q => d2p2_wr_reg,
      R => reset_out
    );
even_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => even,
      O => even_i_1_n_0
    );
even_reg: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => even_i_1_n_0,
      Q => even,
      S => reset_modified
    );
\initialize_counter[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => initialize_counter_reg(0),
      O => \p_0_in__4\(0)
    );
\initialize_counter[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => initialize_counter_reg(0),
      I1 => initialize_counter_reg(1),
      O => \p_0_in__4\(1)
    );
\initialize_counter[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => initialize_counter_reg(2),
      I1 => initialize_counter_reg(0),
      I2 => initialize_counter_reg(1),
      O => \p_0_in__4\(2)
    );
\initialize_counter[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => initialize_counter_reg(3),
      I1 => initialize_counter_reg(1),
      I2 => initialize_counter_reg(0),
      I3 => initialize_counter_reg(2),
      O => \p_0_in__4\(3)
    );
\initialize_counter[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => initialize_ram,
      I1 => initialize_counter_reg(2),
      I2 => initialize_counter_reg(0),
      I3 => initialize_counter_reg(1),
      I4 => initialize_counter_reg(3),
      I5 => initialize_counter_reg(4),
      O => initialize_counter0
    );
\initialize_counter[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => initialize_counter_reg(2),
      I1 => initialize_counter_reg(0),
      I2 => initialize_counter_reg(1),
      I3 => initialize_counter_reg(3),
      I4 => initialize_counter_reg(4),
      O => \p_0_in__4\(4)
    );
\initialize_counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => initialize_counter0,
      D => \p_0_in__4\(0),
      Q => initialize_counter_reg(0),
      R => initialize_ram0
    );
\initialize_counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => initialize_counter0,
      D => \p_0_in__4\(1),
      Q => initialize_counter_reg(1),
      R => initialize_ram0
    );
\initialize_counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => initialize_counter0,
      D => \p_0_in__4\(2),
      Q => initialize_counter_reg(2),
      R => initialize_ram0
    );
\initialize_counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => initialize_counter0,
      D => \p_0_in__4\(3),
      Q => initialize_counter_reg(3),
      R => initialize_ram0
    );
\initialize_counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => initialize_counter0,
      D => \p_0_in__4\(4),
      Q => initialize_counter_reg(4),
      R => initialize_ram0
    );
initialize_ram_complete_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => start,
      I1 => reset_out,
      O => initialize_ram0
    );
initialize_ram_complete_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80000000"
    )
        port map (
      I0 => initialize_counter_reg(2),
      I1 => initialize_counter_reg(0),
      I2 => initialize_counter_reg(1),
      I3 => initialize_counter_reg(3),
      I4 => initialize_counter_reg(4),
      I5 => \^initialize_ram_complete\,
      O => initialize_ram_complete_i_2_n_0
    );
initialize_ram_complete_pulse_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^initialize_ram_complete\,
      I1 => \initialize_ram_complete_reg__0\,
      O => initialize_ram_complete_pulse0
    );
initialize_ram_complete_pulse_reg: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => initialize_ram_complete_pulse0,
      Q => \^initialize_ram_complete_pulse\,
      R => initialize_ram0
    );
initialize_ram_complete_reg: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => initialize_ram_complete_i_2_n_0,
      Q => \^initialize_ram_complete\,
      R => initialize_ram0
    );
initialize_ram_complete_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => \^initialize_ram_complete\,
      Q => \initialize_ram_complete_reg__0\,
      R => initialize_ram0
    );
initialize_ram_complete_sync_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => initialize_ram_complete_sync,
      Q => initialize_ram_complete_sync_reg1,
      R => '0'
    );
initialize_ram_complete_sync_ris_edg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => initialize_ram_complete_sync_ris_edg0,
      Q => initialize_ram_complete_sync_ris_edg,
      R => '0'
    );
initialize_ram_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \^initialize_ram_complete\,
      I1 => initialize_ram,
      O => initialize_ram_i_1_n_0
    );
initialize_ram_reg: unisim.vcomponents.FDSE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => initialize_ram_i_1_n_0,
      Q => initialize_ram,
      S => initialize_ram0
    );
insert_idle_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4400400040004000"
    )
        port map (
      I0 => reset_modified,
      I1 => even,
      I2 => rd_enable_i_2_n_0,
      I3 => p_4_in,
      I4 => rd_enable_i_4_n_0,
      I5 => rd_enable_i_5_n_0,
      O => insert_idle_i_1_n_0
    );
insert_idle_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => insert_idle_i_1_n_0,
      Q => insert_idle,
      R => '0'
    );
insert_idle_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => insert_idle,
      Q => \insert_idle_reg__0\,
      R => reset_modified
    );
k28p5_wr_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => k28p5_wr_reg,
      Q => k28p5_wr_reg2,
      R => reset_out
    );
k28p5_wr_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => k28p5_wr_reg_i_2_n_0,
      I1 => \wr_data_reg_n_0_[16]\,
      I2 => \wr_data_reg_n_0_[17]\,
      I3 => \wr_data_reg_n_0_[20]\,
      O => p_14_in
    );
k28p5_wr_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \wr_data_reg_n_0_[18]\,
      I1 => \wr_data_reg_n_0_[22]\,
      I2 => \wr_data_reg_n_0_[21]\,
      I3 => \wr_data_reg_n_0_[23]\,
      I4 => \wr_data_reg_n_0_[19]\,
      I5 => \wr_data_reg_n_0_[27]\,
      O => k28p5_wr_reg_i_2_n_0
    );
k28p5_wr_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => p_14_in,
      Q => k28p5_wr_reg,
      R => reset_out
    );
ram_reg_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr(5 downto 0),
      ADDRB(5 downto 0) => rd_addr(5 downto 0),
      ADDRC(5 downto 0) => rd_addr(5 downto 0),
      ADDRD(5 downto 0) => wr_addr(5 downto 0),
      DIA => wr_data_reg(0),
      DIB => wr_data_reg(1),
      DIC => wr_data_reg(2),
      DID => '0',
      DOA => dpo(0),
      DOB => dpo(1),
      DOC => dpo(2),
      DOD => NLW_ram_reg_0_63_0_2_DOD_UNCONNECTED,
      WCLK => rxuserclk2,
      WE => wr_enable
    );
ram_reg_0_63_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr(5 downto 0),
      ADDRB(5 downto 0) => rd_addr(5 downto 0),
      ADDRC(5 downto 0) => rd_addr(5 downto 0),
      ADDRD(5 downto 0) => wr_addr(5 downto 0),
      DIA => wr_data_reg(12),
      DIB => wr_data_reg(13),
      DIC => '0',
      DID => '0',
      DOA => dpo(12),
      DOB => dpo(13),
      DOC => NLW_ram_reg_0_63_12_14_DOC_UNCONNECTED,
      DOD => NLW_ram_reg_0_63_12_14_DOD_UNCONNECTED,
      WCLK => rxuserclk2,
      WE => wr_enable
    );
ram_reg_0_63_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr(5 downto 0),
      ADDRB(5 downto 0) => rd_addr(5 downto 0),
      ADDRC(5 downto 0) => rd_addr(5 downto 0),
      ADDRD(5 downto 0) => wr_addr(5 downto 0),
      DIA => '0',
      DIB => wr_data_reg(16),
      DIC => wr_data_reg(17),
      DID => '0',
      DOA => NLW_ram_reg_0_63_15_17_DOA_UNCONNECTED,
      DOB => dpo(16),
      DOC => dpo(17),
      DOD => NLW_ram_reg_0_63_15_17_DOD_UNCONNECTED,
      WCLK => rxuserclk2,
      WE => wr_enable
    );
ram_reg_0_63_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr(5 downto 0),
      ADDRB(5 downto 0) => rd_addr(5 downto 0),
      ADDRC(5 downto 0) => rd_addr(5 downto 0),
      ADDRD(5 downto 0) => wr_addr(5 downto 0),
      DIA => wr_data_reg(18),
      DIB => wr_data_reg(19),
      DIC => wr_data_reg(20),
      DID => '0',
      DOA => dpo(18),
      DOB => dpo(19),
      DOC => dpo(20),
      DOD => NLW_ram_reg_0_63_18_20_DOD_UNCONNECTED,
      WCLK => rxuserclk2,
      WE => wr_enable
    );
ram_reg_0_63_21_23: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr(5 downto 0),
      ADDRB(5 downto 0) => rd_addr(5 downto 0),
      ADDRC(5 downto 0) => rd_addr(5 downto 0),
      ADDRD(5 downto 0) => wr_addr(5 downto 0),
      DIA => wr_data_reg(21),
      DIB => wr_data_reg(22),
      DIC => wr_data_reg(23),
      DID => '0',
      DOA => dpo(21),
      DOB => dpo(22),
      DOC => dpo(23),
      DOD => NLW_ram_reg_0_63_21_23_DOD_UNCONNECTED,
      WCLK => rxuserclk2,
      WE => wr_enable
    );
ram_reg_0_63_24_26: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr(5 downto 0),
      ADDRB(5 downto 0) => rd_addr(5 downto 0),
      ADDRC(5 downto 0) => rd_addr(5 downto 0),
      ADDRD(5 downto 0) => wr_addr(5 downto 0),
      DIA => '0',
      DIB => wr_data_reg(25),
      DIC => wr_data_reg(26),
      DID => '0',
      DOA => NLW_ram_reg_0_63_24_26_DOA_UNCONNECTED,
      DOB => dpo(25),
      DOC => dpo(26),
      DOD => NLW_ram_reg_0_63_24_26_DOD_UNCONNECTED,
      WCLK => rxuserclk2,
      WE => wr_enable
    );
ram_reg_0_63_27_29: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr(5 downto 0),
      ADDRB(5 downto 0) => rd_addr(5 downto 0),
      ADDRC(5 downto 0) => rd_addr(5 downto 0),
      ADDRD(5 downto 0) => wr_addr(5 downto 0),
      DIA => wr_data_reg(27),
      DIB => wr_data_reg(28),
      DIC => '0',
      DID => '0',
      DOA => dpo(27),
      DOB => dpo(28),
      DOC => NLW_ram_reg_0_63_27_29_DOC_UNCONNECTED,
      DOD => NLW_ram_reg_0_63_27_29_DOD_UNCONNECTED,
      WCLK => rxuserclk2,
      WE => wr_enable
    );
ram_reg_0_63_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr(5 downto 0),
      ADDRB(5 downto 0) => rd_addr(5 downto 0),
      ADDRC(5 downto 0) => rd_addr(5 downto 0),
      ADDRD(5 downto 0) => wr_addr(5 downto 0),
      DIA => wr_data_reg(3),
      DIB => wr_data_reg(4),
      DIC => wr_data_reg(5),
      DID => '0',
      DOA => dpo(3),
      DOB => dpo(4),
      DOC => dpo(5),
      DOD => NLW_ram_reg_0_63_3_5_DOD_UNCONNECTED,
      WCLK => rxuserclk2,
      WE => wr_enable
    );
ram_reg_0_63_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr(5 downto 0),
      ADDRB(5 downto 0) => rd_addr(5 downto 0),
      ADDRC(5 downto 0) => rd_addr(5 downto 0),
      ADDRD(5 downto 0) => wr_addr(5 downto 0),
      DIA => wr_data_reg(6),
      DIB => wr_data_reg(7),
      DIC => '0',
      DID => '0',
      DOA => dpo(6),
      DOB => dpo(7),
      DOC => NLW_ram_reg_0_63_6_8_DOC_UNCONNECTED,
      DOD => NLW_ram_reg_0_63_6_8_DOD_UNCONNECTED,
      WCLK => rxuserclk2,
      WE => wr_enable
    );
ram_reg_0_63_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr(5 downto 0),
      ADDRB(5 downto 0) => rd_addr(5 downto 0),
      ADDRC(5 downto 0) => rd_addr(5 downto 0),
      ADDRD(5 downto 0) => wr_addr(5 downto 0),
      DIA => wr_data_reg(9),
      DIB => wr_data_reg(10),
      DIC => wr_data_reg(11),
      DID => '0',
      DOA => dpo(9),
      DOB => dpo(10),
      DOC => dpo(11),
      DOD => NLW_ram_reg_0_63_9_11_DOD_UNCONNECTED,
      WCLK => rxuserclk2,
      WE => wr_enable
    );
\rd_addr_gray[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \rd_addr_plus2_reg_n_0_[0]\,
      I1 => p_1_in,
      O => \rd_addr_gray[0]_i_1_n_0\
    );
\rd_addr_gray[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in,
      I1 => p_2_in16_in,
      O => \rd_addr_gray[1]_i_1_n_0\
    );
\rd_addr_gray[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_2_in16_in,
      I1 => p_3_in,
      O => \rd_addr_gray[2]_i_1_n_0\
    );
\rd_addr_gray[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_3_in,
      I1 => p_4_in19_in,
      O => \rd_addr_gray[3]_i_1_n_0\
    );
\rd_addr_gray[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_4_in19_in,
      I1 => \rd_addr_plus2_reg_n_0_[5]\,
      O => \rd_addr_gray[4]_i_1_n_0\
    );
\rd_addr_gray_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_enable,
      D => \rd_addr_gray[0]_i_1_n_0\,
      Q => rd_addr_gray(0),
      R => reset_modified
    );
\rd_addr_gray_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_enable,
      D => \rd_addr_gray[1]_i_1_n_0\,
      Q => rd_addr_gray(1),
      R => reset_modified
    );
\rd_addr_gray_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_enable,
      D => \rd_addr_gray[2]_i_1_n_0\,
      Q => rd_addr_gray(2),
      R => reset_modified
    );
\rd_addr_gray_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_enable,
      D => \rd_addr_gray[3]_i_1_n_0\,
      Q => rd_addr_gray(3),
      R => reset_modified
    );
\rd_addr_gray_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_enable,
      D => \rd_addr_gray[4]_i_1_n_0\,
      Q => rd_addr_gray(4),
      R => reset_modified
    );
\rd_addr_plus1_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => rd_enable,
      D => \rd_addr_plus2_reg_n_0_[0]\,
      Q => rd_addr_plus1(0),
      S => reset_modified
    );
\rd_addr_plus1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_enable,
      D => p_1_in,
      Q => rd_addr_plus1(1),
      R => reset_modified
    );
\rd_addr_plus1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_enable,
      D => p_2_in16_in,
      Q => rd_addr_plus1(2),
      R => reset_modified
    );
\rd_addr_plus1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_enable,
      D => p_3_in,
      Q => rd_addr_plus1(3),
      R => reset_modified
    );
\rd_addr_plus1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_enable,
      D => p_4_in19_in,
      Q => rd_addr_plus1(4),
      R => reset_modified
    );
\rd_addr_plus1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_enable,
      D => \rd_addr_plus2_reg_n_0_[5]\,
      Q => rd_addr_plus1(5),
      R => reset_modified
    );
\rd_addr_plus2[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rd_addr_plus2_reg_n_0_[0]\,
      O => \p_0_in__5\(0)
    );
\rd_addr_plus2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \rd_addr_plus2_reg_n_0_[0]\,
      I1 => p_1_in,
      I2 => p_2_in16_in,
      O => \p_0_in__5\(2)
    );
\rd_addr_plus2[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => p_1_in,
      I1 => \rd_addr_plus2_reg_n_0_[0]\,
      I2 => p_2_in16_in,
      I3 => p_3_in,
      O => \p_0_in__5\(3)
    );
\rd_addr_plus2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => p_2_in16_in,
      I1 => \rd_addr_plus2_reg_n_0_[0]\,
      I2 => p_1_in,
      I3 => p_3_in,
      I4 => p_4_in19_in,
      O => \p_0_in__5\(4)
    );
\rd_addr_plus2[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => p_4_in19_in,
      I1 => p_3_in,
      I2 => p_1_in,
      I3 => \rd_addr_plus2_reg_n_0_[0]\,
      I4 => p_2_in16_in,
      I5 => \rd_addr_plus2_reg_n_0_[5]\,
      O => \p_0_in__5\(5)
    );
\rd_addr_plus2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_enable,
      D => \p_0_in__5\(0),
      Q => \rd_addr_plus2_reg_n_0_[0]\,
      R => reset_modified
    );
\rd_addr_plus2_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => rd_enable,
      D => \rd_addr_gray[0]_i_1_n_0\,
      Q => p_1_in,
      S => reset_modified
    );
\rd_addr_plus2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_enable,
      D => \p_0_in__5\(2),
      Q => p_2_in16_in,
      R => reset_modified
    );
\rd_addr_plus2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_enable,
      D => \p_0_in__5\(3),
      Q => p_3_in,
      R => reset_modified
    );
\rd_addr_plus2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_enable,
      D => \p_0_in__5\(4),
      Q => p_4_in19_in,
      R => reset_modified
    );
\rd_addr_plus2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_enable,
      D => \p_0_in__5\(5),
      Q => \rd_addr_plus2_reg_n_0_[5]\,
      R => reset_modified
    );
\rd_addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_enable,
      D => rd_addr_plus1(0),
      Q => rd_addr(0),
      R => reset_modified
    );
\rd_addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_enable,
      D => rd_addr_plus1(1),
      Q => rd_addr(1),
      R => reset_modified
    );
\rd_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_enable,
      D => rd_addr_plus1(2),
      Q => rd_addr(2),
      R => reset_modified
    );
\rd_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_enable,
      D => rd_addr_plus1(3),
      Q => rd_addr(3),
      R => reset_modified
    );
\rd_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_enable,
      D => rd_addr_plus1(4),
      Q => rd_addr(4),
      R => reset_modified
    );
\rd_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_enable,
      D => rd_addr_plus1(5),
      Q => rd_addr(5),
      R => reset_modified
    );
\rd_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dpo(0),
      Q => rd_data(0),
      R => reset_modified
    );
\rd_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dpo(10),
      Q => rd_data(10),
      R => reset_modified
    );
\rd_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dpo(11),
      Q => rd_data(11),
      R => reset_modified
    );
\rd_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dpo(12),
      Q => rd_data(12),
      R => reset_modified
    );
\rd_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dpo(13),
      Q => rd_data(13),
      R => reset_modified
    );
\rd_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dpo(16),
      Q => rd_data(16),
      R => reset_modified
    );
\rd_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dpo(17),
      Q => rd_data(17),
      R => reset_modified
    );
\rd_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dpo(18),
      Q => rd_data(18),
      R => reset_modified
    );
\rd_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dpo(19),
      Q => rd_data(19),
      R => reset_modified
    );
\rd_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dpo(1),
      Q => rd_data(1),
      R => reset_modified
    );
\rd_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dpo(20),
      Q => rd_data(20),
      R => reset_modified
    );
\rd_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dpo(21),
      Q => rd_data(21),
      R => reset_modified
    );
\rd_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dpo(22),
      Q => rd_data(22),
      R => reset_modified
    );
\rd_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dpo(23),
      Q => rd_data(23),
      R => reset_modified
    );
\rd_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dpo(25),
      Q => rd_data(25),
      R => reset_modified
    );
\rd_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dpo(26),
      Q => rd_data(26),
      R => reset_modified
    );
\rd_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dpo(27),
      Q => rd_data(27),
      R => reset_modified
    );
\rd_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dpo(28),
      Q => \rd_data_reg_n_0_[28]\,
      R => reset_modified
    );
\rd_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dpo(2),
      Q => rd_data(2),
      R => reset_modified
    );
\rd_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dpo(3),
      Q => rd_data(3),
      R => reset_modified
    );
\rd_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dpo(4),
      Q => rd_data(4),
      R => reset_modified
    );
\rd_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dpo(5),
      Q => rd_data(5),
      R => reset_modified
    );
\rd_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dpo(6),
      Q => rd_data(6),
      R => reset_modified
    );
\rd_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dpo(7),
      Q => rd_data(7),
      R => reset_modified
    );
\rd_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dpo(9),
      Q => rd_data(9),
      R => reset_modified
    );
\rd_data_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_enable,
      D => rd_data(0),
      Q => rd_data_reg(0),
      R => reset_modified
    );
\rd_data_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_enable,
      D => rd_data(10),
      Q => rd_data_reg(10),
      R => reset_modified
    );
\rd_data_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_enable,
      D => rd_data(11),
      Q => rd_data_reg(11),
      R => reset_modified
    );
\rd_data_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_enable,
      D => rd_data(12),
      Q => rd_data_reg(12),
      R => reset_modified
    );
\rd_data_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_enable,
      D => rd_data(13),
      Q => rd_data_reg(13),
      R => reset_modified
    );
\rd_data_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_enable,
      D => rd_data(16),
      Q => rd_data_reg(16),
      R => reset_modified
    );
\rd_data_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_enable,
      D => rd_data(17),
      Q => rd_data_reg(17),
      R => reset_modified
    );
\rd_data_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_enable,
      D => rd_data(18),
      Q => rd_data_reg(18),
      R => reset_modified
    );
\rd_data_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_enable,
      D => rd_data(19),
      Q => rd_data_reg(19),
      R => reset_modified
    );
\rd_data_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_enable,
      D => rd_data(1),
      Q => rd_data_reg(1),
      R => reset_modified
    );
\rd_data_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_enable,
      D => rd_data(20),
      Q => rd_data_reg(20),
      R => reset_modified
    );
\rd_data_reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_enable,
      D => rd_data(21),
      Q => rd_data_reg(21),
      R => reset_modified
    );
\rd_data_reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_enable,
      D => rd_data(22),
      Q => rd_data_reg(22),
      R => reset_modified
    );
\rd_data_reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_enable,
      D => rd_data(23),
      Q => rd_data_reg(23),
      R => reset_modified
    );
\rd_data_reg_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_enable,
      D => rd_data(25),
      Q => rd_data_reg(25),
      R => reset_modified
    );
\rd_data_reg_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_enable,
      D => rd_data(26),
      Q => rd_data_reg(26),
      R => reset_modified
    );
\rd_data_reg_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_enable,
      D => rd_data(27),
      Q => rd_data_reg(27),
      R => reset_modified
    );
\rd_data_reg_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_enable,
      D => \rd_data_reg_n_0_[28]\,
      Q => rd_data_reg(28),
      R => reset_modified
    );
\rd_data_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_enable,
      D => rd_data(2),
      Q => rd_data_reg(2),
      R => reset_modified
    );
\rd_data_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_enable,
      D => rd_data(3),
      Q => rd_data_reg(3),
      R => reset_modified
    );
\rd_data_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_enable,
      D => rd_data(4),
      Q => rd_data_reg(4),
      R => reset_modified
    );
\rd_data_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_enable,
      D => rd_data(5),
      Q => rd_data_reg(5),
      R => reset_modified
    );
\rd_data_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_enable,
      D => rd_data(6),
      Q => rd_data_reg(6),
      R => reset_modified
    );
\rd_data_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_enable,
      D => rd_data(7),
      Q => rd_data_reg(7),
      R => reset_modified
    );
\rd_data_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_enable,
      D => rd_data(9),
      Q => rd_data_reg(9),
      R => reset_modified
    );
rd_enable_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0044044404440444"
    )
        port map (
      I0 => reset_modified,
      I1 => even,
      I2 => rd_enable_i_2_n_0,
      I3 => p_4_in,
      I4 => rd_enable_i_4_n_0,
      I5 => rd_enable_i_5_n_0,
      O => rd_enable_i_1_n_0
    );
rd_enable_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => rd_occupancy(2),
      I1 => rd_occupancy(3),
      O => rd_enable_i_10_n_0
    );
rd_enable_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => rd_data(6),
      I1 => rd_data(7),
      I2 => rd_data(5),
      I3 => rd_data(4),
      O => rd_enable_i_11_n_0
    );
rd_enable_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => rd_data(7),
      I1 => rd_data(6),
      I2 => rd_data(5),
      I3 => rd_data(4),
      O => rd_enable_i_12_n_0
    );
rd_enable_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => rd_data(1),
      I1 => rd_data(0),
      I2 => rd_data(3),
      I3 => rd_data(2),
      I4 => rd_enable_i_6_n_0,
      I5 => rd_enable_i_7_n_0,
      O => rd_enable_i_2_n_0
    );
rd_enable_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => rd_enable_i_8_n_0,
      I1 => rd_data(16),
      I2 => rd_data(18),
      I3 => rd_data(17),
      O => p_4_in
    );
rd_enable_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000100010000"
    )
        port map (
      I0 => rd_occupancy(4),
      I1 => rd_occupancy(5),
      I2 => rd_data(3),
      I3 => rd_data(11),
      I4 => rd_enable_i_9_n_0,
      I5 => rd_enable_i_10_n_0,
      O => rd_enable_i_4_n_0
    );
rd_enable_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08300800"
    )
        port map (
      I0 => rd_enable_i_11_n_0,
      I1 => rd_data(2),
      I2 => rd_data(1),
      I3 => rd_data(0),
      I4 => rd_enable_i_12_n_0,
      O => rd_enable_i_5_n_0
    );
rd_enable_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => rd_data(4),
      I1 => rd_data(5),
      I2 => rd_data(6),
      I3 => rd_data(7),
      I4 => rd_occupancy(5),
      I5 => rd_data(11),
      O => rd_enable_i_6_n_0
    );
rd_enable_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => rd_occupancy(2),
      I1 => rd_occupancy(3),
      I2 => rd_occupancy(0),
      I3 => rd_occupancy(1),
      I4 => rd_occupancy(4),
      O => rd_enable_i_7_n_0
    );
rd_enable_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => rd_data(19),
      I1 => rd_data(20),
      I2 => rd_data(21),
      I3 => rd_data(22),
      I4 => rd_data(27),
      I5 => rd_data(23),
      O => rd_enable_i_8_n_0
    );
rd_enable_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => rd_occupancy(0),
      I1 => rd_occupancy(1),
      O => rd_enable_i_9_n_0
    );
rd_enable_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_enable_i_1_n_0,
      Q => rd_enable,
      R => '0'
    );
rd_occupancy0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => rd_occupancy0_carry_n_0,
      CO(2) => rd_occupancy0_carry_n_1,
      CO(1) => rd_occupancy0_carry_n_2,
      CO(0) => rd_occupancy0_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => rd_wr_addr(3 downto 0),
      O(3 downto 0) => rd_occupancy01_out(3 downto 0),
      S(3) => \reclock_wr_addrgray[4].sync_wr_addrgray_n_0\,
      S(2) => \reclock_wr_addrgray[3].sync_wr_addrgray_n_0\,
      S(1) => \reclock_wr_addrgray[2].sync_wr_addrgray_n_0\,
      S(0) => \reclock_wr_addrgray[1].sync_wr_addrgray_n_0\
    );
\rd_occupancy0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => rd_occupancy0_carry_n_0,
      CO(3 downto 1) => \NLW_rd_occupancy0_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \rd_occupancy0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => rd_wr_addr(4),
      O(3 downto 2) => \NLW_rd_occupancy0_carry__0_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => rd_occupancy01_out(5 downto 4),
      S(3 downto 2) => B"00",
      S(1) => \reclock_wr_addrgray[5].sync_wr_addrgray_n_0\,
      S(0) => \reclock_wr_addrgray[5].sync_wr_addrgray_n_1\
    );
\rd_occupancy0_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rd_wr_addr_gray_4,
      I1 => rd_wr_addr_gray_5,
      O => rd_wr_addr(4)
    );
rd_occupancy0_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => rd_wr_addr_gray_3,
      I1 => rd_wr_addr_gray_5,
      I2 => rd_wr_addr_gray_4,
      O => rd_wr_addr(3)
    );
rd_occupancy0_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => rd_wr_addr_gray_2,
      I1 => rd_wr_addr_gray_4,
      I2 => rd_wr_addr_gray_5,
      I3 => rd_wr_addr_gray_3,
      O => rd_wr_addr(2)
    );
rd_occupancy0_carry_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => rd_wr_addr_gray_1,
      I1 => rd_wr_addr_gray_3,
      I2 => rd_wr_addr_gray_5,
      I3 => rd_wr_addr_gray_4,
      I4 => rd_wr_addr_gray_2,
      O => rd_wr_addr(1)
    );
rd_occupancy0_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => rd_wr_addr_gray_0,
      I1 => rd_wr_addr_gray_2,
      I2 => rd_wr_addr_gray_4,
      I3 => rd_wr_addr_gray_5,
      I4 => rd_wr_addr_gray_3,
      I5 => rd_wr_addr_gray_1,
      O => rd_wr_addr(0)
    );
\rd_occupancy_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_occupancy01_out(0),
      Q => rd_occupancy(0),
      R => reset_modified
    );
\rd_occupancy_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_occupancy01_out(1),
      Q => rd_occupancy(1),
      R => reset_modified
    );
\rd_occupancy_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_occupancy01_out(2),
      Q => rd_occupancy(2),
      R => reset_modified
    );
\rd_occupancy_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_occupancy01_out(3),
      Q => rd_occupancy(3),
      R => reset_modified
    );
\rd_occupancy_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_occupancy01_out(4),
      Q => rd_occupancy(4),
      R => reset_modified
    );
\rd_occupancy_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => rd_occupancy01_out(5),
      Q => rd_occupancy(5),
      S => reset_modified
    );
\reclock_rd_addrgray[0].sync_rd_addrgray\: entity work.riscv_gig_ethernet_pcs_pma_0_0_sync_block_5
     port map (
      Q(0) => rd_addr_gray(0),
      data_out => wr_rd_addr_gray_0,
      rxuserclk2 => rxuserclk2
    );
\reclock_rd_addrgray[1].sync_rd_addrgray\: entity work.riscv_gig_ethernet_pcs_pma_0_0_sync_block_6
     port map (
      Q(0) => wr_addr(0),
      S(0) => \reclock_rd_addrgray[1].sync_rd_addrgray_n_0\,
      data_out => wr_rd_addr_gray_0,
      data_sync_reg1_0(0) => rd_addr_gray(1),
      data_sync_reg6_0 => wr_rd_addr_gray_1,
      p_6_in => p_6_in,
      rxuserclk2 => rxuserclk2
    );
\reclock_rd_addrgray[2].sync_rd_addrgray\: entity work.riscv_gig_ethernet_pcs_pma_0_0_sync_block_7
     port map (
      Q(0) => wr_addr(1),
      S(0) => \reclock_rd_addrgray[2].sync_rd_addrgray_n_0\,
      data_out => wr_rd_addr_gray_2,
      data_sync_reg1_0(0) => rd_addr_gray(2),
      rxuserclk2 => rxuserclk2,
      \wr_occupancy_reg[3]\ => wr_rd_addr_gray_4,
      \wr_occupancy_reg[3]_0\ => wr_rd_addr_gray_5,
      \wr_occupancy_reg[3]_1\ => wr_rd_addr_gray_3,
      \wr_occupancy_reg[3]_2\ => wr_rd_addr_gray_1
    );
\reclock_rd_addrgray[3].sync_rd_addrgray\: entity work.riscv_gig_ethernet_pcs_pma_0_0_sync_block_8
     port map (
      Q(0) => wr_addr(2),
      S(0) => \reclock_rd_addrgray[3].sync_rd_addrgray_n_0\,
      data_out => wr_rd_addr_gray_3,
      data_sync_reg1_0(0) => rd_addr_gray(3),
      rxuserclk2 => rxuserclk2,
      \wr_occupancy_reg[3]\ => wr_rd_addr_gray_5,
      \wr_occupancy_reg[3]_0\ => wr_rd_addr_gray_4,
      \wr_occupancy_reg[3]_1\ => wr_rd_addr_gray_2
    );
\reclock_rd_addrgray[4].sync_rd_addrgray\: entity work.riscv_gig_ethernet_pcs_pma_0_0_sync_block_9
     port map (
      Q(0) => wr_addr(3),
      S(0) => \reclock_rd_addrgray[4].sync_rd_addrgray_n_0\,
      data_out => wr_rd_addr_gray_4,
      data_sync_reg1_0(0) => rd_addr_gray(4),
      rxuserclk2 => rxuserclk2,
      \wr_occupancy_reg[3]\ => wr_rd_addr_gray_5,
      \wr_occupancy_reg[3]_0\ => wr_rd_addr_gray_3
    );
\reclock_rd_addrgray[5].sync_rd_addrgray\: entity work.riscv_gig_ethernet_pcs_pma_0_0_sync_block_10
     port map (
      ADDRD(1 downto 0) => wr_addr(5 downto 4),
      S(1) => \reclock_rd_addrgray[5].sync_rd_addrgray_n_0\,
      S(0) => \reclock_rd_addrgray[5].sync_rd_addrgray_n_1\,
      data_in => rd_addr_plus1(5),
      data_out => wr_rd_addr_gray_5,
      rxuserclk2 => rxuserclk2,
      \wr_occupancy_reg[5]\ => wr_rd_addr_gray_4
    );
\reclock_wr_addrgray[0].sync_wr_addrgray\: entity work.riscv_gig_ethernet_pcs_pma_0_0_sync_block_11
     port map (
      CLK => CLK,
      Q(0) => wr_addr_gray(0),
      data_out => rd_wr_addr_gray_0
    );
\reclock_wr_addrgray[1].sync_wr_addrgray\: entity work.riscv_gig_ethernet_pcs_pma_0_0_sync_block_12
     port map (
      CLK => CLK,
      DI(0) => rd_wr_addr(1),
      Q(0) => rd_addr(0),
      S(0) => \reclock_wr_addrgray[1].sync_wr_addrgray_n_0\,
      data_out => rd_wr_addr_gray_0,
      data_sync_reg1_0(0) => wr_addr_gray(1),
      data_sync_reg6_0 => rd_wr_addr_gray_1
    );
\reclock_wr_addrgray[2].sync_wr_addrgray\: entity work.riscv_gig_ethernet_pcs_pma_0_0_sync_block_13
     port map (
      CLK => CLK,
      Q(0) => rd_addr(1),
      S(0) => \reclock_wr_addrgray[2].sync_wr_addrgray_n_0\,
      data_out => rd_wr_addr_gray_2,
      data_sync_reg1_0(0) => wr_addr_gray(2),
      \rd_occupancy_reg[3]\ => rd_wr_addr_gray_4,
      \rd_occupancy_reg[3]_0\ => rd_wr_addr_gray_5,
      \rd_occupancy_reg[3]_1\ => rd_wr_addr_gray_3,
      \rd_occupancy_reg[3]_2\ => rd_wr_addr_gray_1
    );
\reclock_wr_addrgray[3].sync_wr_addrgray\: entity work.riscv_gig_ethernet_pcs_pma_0_0_sync_block_14
     port map (
      CLK => CLK,
      Q(0) => rd_addr(2),
      S(0) => \reclock_wr_addrgray[3].sync_wr_addrgray_n_0\,
      data_out => rd_wr_addr_gray_3,
      data_sync_reg1_0(0) => wr_addr_gray(3),
      \rd_occupancy_reg[3]\ => rd_wr_addr_gray_5,
      \rd_occupancy_reg[3]_0\ => rd_wr_addr_gray_4,
      \rd_occupancy_reg[3]_1\ => rd_wr_addr_gray_2
    );
\reclock_wr_addrgray[4].sync_wr_addrgray\: entity work.riscv_gig_ethernet_pcs_pma_0_0_sync_block_15
     port map (
      CLK => CLK,
      Q(0) => rd_addr(3),
      S(0) => \reclock_wr_addrgray[4].sync_wr_addrgray_n_0\,
      data_out => rd_wr_addr_gray_4,
      data_sync_reg1_0(0) => wr_addr_gray(4),
      \rd_occupancy_reg[3]\ => rd_wr_addr_gray_5,
      \rd_occupancy_reg[3]_0\ => rd_wr_addr_gray_3
    );
\reclock_wr_addrgray[5].sync_wr_addrgray\: entity work.riscv_gig_ethernet_pcs_pma_0_0_sync_block_16
     port map (
      CLK => CLK,
      Q(1 downto 0) => rd_addr(5 downto 4),
      S(1) => \reclock_wr_addrgray[5].sync_wr_addrgray_n_0\,
      S(0) => \reclock_wr_addrgray[5].sync_wr_addrgray_n_1\,
      data_out => rd_wr_addr_gray_5,
      data_sync_reg1_0(0) => wr_addr_gray(5),
      \rd_occupancy_reg[5]\ => rd_wr_addr_gray_4
    );
remove_idle_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF00F40000"
    )
        port map (
      I0 => wr_enable_i_5_n_0,
      I1 => wr_enable_i_4_n_0,
      I2 => remove_idle_i_2_n_0,
      I3 => remove_idle_i_3_n_0,
      I4 => \^initialize_ram_complete\,
      I5 => remove_idle,
      O => remove_idle_i_1_n_0
    );
remove_idle_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => remove_idle_i_4_n_0,
      I1 => remove_idle_i_5_n_0,
      I2 => k28p5_wr_reg,
      I3 => d16p2_wr_reg,
      I4 => wr_occupancy(5),
      I5 => remove_idle_i_6_n_0,
      O => remove_idle_i_2_n_0
    );
remove_idle_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \wr_data_reg_n_0_[20]\,
      I1 => \wr_data_reg_n_0_[17]\,
      I2 => \wr_data_reg_n_0_[16]\,
      I3 => k28p5_wr_reg_i_2_n_0,
      O => remove_idle_i_3_n_0
    );
remove_idle_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFFFFFF"
    )
        port map (
      I0 => p_0_in,
      I1 => \wr_data_reg_n_0_[5]\,
      I2 => \wr_data_reg_n_0_[0]\,
      I3 => \wr_data_reg_n_0_[6]\,
      I4 => \wr_data_reg_n_0_[4]\,
      I5 => \wr_data_reg_n_0_[1]\,
      O => remove_idle_i_4_n_0
    );
remove_idle_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \wr_data_reg_n_0_[7]\,
      I1 => \wr_data_reg_n_0_[2]\,
      I2 => \wr_data_reg_n_0_[3]\,
      O => remove_idle_i_5_n_0
    );
remove_idle_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => wr_occupancy(1),
      I1 => wr_occupancy(2),
      I2 => wr_occupancy(4),
      I3 => wr_occupancy(3),
      O => remove_idle_i_6_n_0
    );
remove_idle_reg: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => remove_idle_i_1_n_0,
      Q => remove_idle,
      R => reset_out
    );
remove_idle_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => remove_idle,
      Q => remove_idle_reg1,
      R => reset_out
    );
remove_idle_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => remove_idle_reg1,
      Q => remove_idle_reg2,
      R => reset_out
    );
reset_modified_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => mgt_rx_reset,
      I1 => initialize_ram_complete_sync_ris_edg,
      I2 => reset_modified,
      O => reset_modified_i_1_n_0
    );
reset_modified_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => reset_modified_i_1_n_0,
      Q => reset_modified,
      R => '0'
    );
rxbuferr_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rxbuferr0,
      I1 => \^rxbufstatus\(0),
      O => rxbuferr_i_1_n_0
    );
rxbuferr_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E000000000000007"
    )
        port map (
      I0 => rd_occupancy(0),
      I1 => rd_occupancy(1),
      I2 => rd_occupancy(5),
      I3 => rd_occupancy(4),
      I4 => rd_occupancy(3),
      I5 => rd_occupancy(2),
      O => rxbuferr0
    );
rxbuferr_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxbuferr_i_1_n_0,
      Q => \^rxbufstatus\(0),
      R => reset_modified
    );
rxchariscomma_usr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rd_data_reg(28),
      I1 => even,
      I2 => rd_data_reg(12),
      O => rxchariscomma_usr_i_1_n_0
    );
rxchariscomma_usr_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxchariscomma_usr_i_1_n_0,
      Q => rxchariscomma(0),
      R => reset_modified
    );
rxcharisk_usr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rd_data_reg(27),
      I1 => even,
      I2 => rd_data_reg(11),
      O => rxcharisk_usr_i_1_n_0
    );
rxcharisk_usr_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxcharisk_usr_i_1_n_0,
      Q => rxcharisk(0),
      R => reset_modified
    );
\rxclkcorcnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => \insert_idle_reg__0\,
      I1 => rd_data_reg(13),
      I2 => \^rxclkcorcnt\(0),
      O => \rxclkcorcnt[0]_i_1_n_0\
    );
\rxclkcorcnt[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4404"
    )
        port map (
      I0 => reset_modified,
      I1 => \insert_idle_reg__0\,
      I2 => rd_data_reg(13),
      I3 => \^rxclkcorcnt\(0),
      O => \rxclkcorcnt[2]_i_1_n_0\
    );
\rxclkcorcnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rxclkcorcnt[0]_i_1_n_0\,
      Q => \^rxclkcorcnt\(0),
      R => reset_modified
    );
\rxclkcorcnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rxclkcorcnt[2]_i_1_n_0\,
      Q => \^rxclkcorcnt\(1),
      R => '0'
    );
\rxdata_usr[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rd_data_reg(16),
      I1 => even,
      I2 => rd_data_reg(0),
      O => \rxdata_usr[0]_i_1_n_0\
    );
\rxdata_usr[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rd_data_reg(17),
      I1 => even,
      I2 => rd_data_reg(1),
      O => \rxdata_usr[1]_i_1_n_0\
    );
\rxdata_usr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rd_data_reg(18),
      I1 => even,
      I2 => rd_data_reg(2),
      O => \rxdata_usr[2]_i_1_n_0\
    );
\rxdata_usr[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rd_data_reg(19),
      I1 => even,
      I2 => rd_data_reg(3),
      O => \rxdata_usr[3]_i_1_n_0\
    );
\rxdata_usr[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rd_data_reg(20),
      I1 => even,
      I2 => rd_data_reg(4),
      O => \rxdata_usr[4]_i_1_n_0\
    );
\rxdata_usr[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rd_data_reg(21),
      I1 => even,
      I2 => rd_data_reg(5),
      O => \rxdata_usr[5]_i_1_n_0\
    );
\rxdata_usr[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rd_data_reg(22),
      I1 => even,
      I2 => rd_data_reg(6),
      O => \rxdata_usr[6]_i_1_n_0\
    );
\rxdata_usr[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rd_data_reg(23),
      I1 => even,
      I2 => rd_data_reg(7),
      O => \rxdata_usr[7]_i_1_n_0\
    );
\rxdata_usr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rxdata_usr[0]_i_1_n_0\,
      Q => Q(0),
      R => reset_modified
    );
\rxdata_usr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rxdata_usr[1]_i_1_n_0\,
      Q => Q(1),
      R => reset_modified
    );
\rxdata_usr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rxdata_usr[2]_i_1_n_0\,
      Q => Q(2),
      R => reset_modified
    );
\rxdata_usr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rxdata_usr[3]_i_1_n_0\,
      Q => Q(3),
      R => reset_modified
    );
\rxdata_usr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rxdata_usr[4]_i_1_n_0\,
      Q => Q(4),
      R => reset_modified
    );
\rxdata_usr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rxdata_usr[5]_i_1_n_0\,
      Q => Q(5),
      R => reset_modified
    );
\rxdata_usr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rxdata_usr[6]_i_1_n_0\,
      Q => Q(6),
      R => reset_modified
    );
\rxdata_usr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rxdata_usr[7]_i_1_n_0\,
      Q => Q(7),
      R => reset_modified
    );
rxdisperr_usr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rd_data_reg(26),
      I1 => even,
      I2 => rd_data_reg(10),
      O => rxdisperr_usr_i_1_n_0
    );
rxdisperr_usr_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxdisperr_usr_i_1_n_0,
      Q => rxdisperr(0),
      R => reset_modified
    );
rxnotintable_usr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rd_data_reg(25),
      I1 => even,
      I2 => rd_data_reg(9),
      O => rxnotintable_usr_i_1_n_0
    );
rxnotintable_usr_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxnotintable_usr_i_1_n_0,
      Q => rxnotintable(0),
      R => reset_modified
    );
start_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => '0',
      Q => start,
      R => '0'
    );
sync_initialize_ram_comp: entity work.riscv_gig_ethernet_pcs_pma_0_0_sync_block_17
     port map (
      CLK => CLK,
      data_in => \^initialize_ram_complete\,
      data_out => initialize_ram_complete_sync,
      initialize_ram_complete_sync_reg1 => initialize_ram_complete_sync_reg1,
      initialize_ram_complete_sync_ris_edg0 => initialize_ram_complete_sync_ris_edg0
    );
\wr_addr[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF8"
    )
        port map (
      I0 => wr_addr_plus1(5),
      I1 => wr_enable,
      I2 => \^initialize_ram_complete_pulse\,
      I3 => wr_addr(5),
      O => \wr_addr[5]_i_1_n_0\
    );
\wr_addr_gray[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in23_in,
      I1 => p_2_in24_in,
      O => p_5_out(1)
    );
\wr_addr_gray[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_2_in24_in,
      I1 => p_3_in26_in,
      O => p_5_out(2)
    );
\wr_addr_gray[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_3_in26_in,
      I1 => p_4_in28_in,
      O => p_5_out(3)
    );
\wr_addr_gray[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_4_in28_in,
      I1 => \wr_addr_plus2_reg_n_0_[5]\,
      O => p_5_out(4)
    );
\wr_addr_gray_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => \wr_addr_plus2[1]_i_1_n_0\,
      Q => wr_addr_gray(0),
      S => reset_out
    );
\wr_addr_gray_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => p_5_out(1),
      Q => wr_addr_gray(1),
      R => reset_out
    );
\wr_addr_gray_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => p_5_out(2),
      Q => wr_addr_gray(2),
      R => reset_out
    );
\wr_addr_gray_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => p_5_out(3),
      Q => wr_addr_gray(3),
      R => reset_out
    );
\wr_addr_gray_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => p_5_out(4),
      Q => wr_addr_gray(4),
      S => reset_out
    );
\wr_addr_gray_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => \wr_addr_plus2_reg_n_0_[5]\,
      Q => wr_addr_gray(5),
      S => reset_out
    );
\wr_addr_plus1[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF8"
    )
        port map (
      I0 => \wr_addr_plus2_reg_n_0_[5]\,
      I1 => wr_enable,
      I2 => \^initialize_ram_complete_pulse\,
      I3 => wr_addr_plus1(5),
      O => \wr_addr_plus1[5]_i_1_n_0\
    );
\wr_addr_plus1_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => rxuserclk2,
      CE => wr_enable,
      D => \wr_addr_plus2_reg_n_0_[0]\,
      Q => wr_addr_plus1(0),
      S => SR(0)
    );
\wr_addr_plus1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => wr_enable,
      D => p_1_in23_in,
      Q => wr_addr_plus1(1),
      R => SR(0)
    );
\wr_addr_plus1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => wr_enable,
      D => p_2_in24_in,
      Q => wr_addr_plus1(2),
      R => SR(0)
    );
\wr_addr_plus1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => wr_enable,
      D => p_3_in26_in,
      Q => wr_addr_plus1(3),
      R => SR(0)
    );
\wr_addr_plus1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => wr_enable,
      D => p_4_in28_in,
      Q => wr_addr_plus1(4),
      R => SR(0)
    );
\wr_addr_plus1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => \wr_addr_plus1[5]_i_1_n_0\,
      Q => wr_addr_plus1(5),
      R => reset_out
    );
\wr_addr_plus2[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wr_addr_plus2_reg_n_0_[0]\,
      O => \wr_addr_plus2[0]_i_1_n_0\
    );
\wr_addr_plus2[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wr_addr_plus2_reg_n_0_[0]\,
      I1 => p_1_in23_in,
      O => \wr_addr_plus2[1]_i_1_n_0\
    );
\wr_addr_plus2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \wr_addr_plus2_reg_n_0_[0]\,
      I1 => p_1_in23_in,
      I2 => p_2_in24_in,
      O => \wr_addr_plus2[2]_i_1_n_0\
    );
\wr_addr_plus2[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => p_1_in23_in,
      I1 => \wr_addr_plus2_reg_n_0_[0]\,
      I2 => p_2_in24_in,
      I3 => p_3_in26_in,
      O => \wr_addr_plus2[3]_i_1_n_0\
    );
\wr_addr_plus2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => p_2_in24_in,
      I1 => \wr_addr_plus2_reg_n_0_[0]\,
      I2 => p_1_in23_in,
      I3 => p_3_in26_in,
      I4 => p_4_in28_in,
      O => \wr_addr_plus2[4]_i_1_n_0\
    );
\wr_addr_plus2[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7FFF80"
    )
        port map (
      I0 => p_4_in28_in,
      I1 => \wr_addr_plus2[5]_i_2_n_0\,
      I2 => wr_enable,
      I3 => \^initialize_ram_complete_pulse\,
      I4 => \wr_addr_plus2_reg_n_0_[5]\,
      O => \wr_addr_plus2[5]_i_1_n_0\
    );
\wr_addr_plus2[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => p_3_in26_in,
      I1 => p_1_in23_in,
      I2 => \wr_addr_plus2_reg_n_0_[0]\,
      I3 => p_2_in24_in,
      O => \wr_addr_plus2[5]_i_2_n_0\
    );
\wr_addr_plus2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => wr_enable,
      D => \wr_addr_plus2[0]_i_1_n_0\,
      Q => \wr_addr_plus2_reg_n_0_[0]\,
      R => SR(0)
    );
\wr_addr_plus2_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => rxuserclk2,
      CE => wr_enable,
      D => \wr_addr_plus2[1]_i_1_n_0\,
      Q => p_1_in23_in,
      S => SR(0)
    );
\wr_addr_plus2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => wr_enable,
      D => \wr_addr_plus2[2]_i_1_n_0\,
      Q => p_2_in24_in,
      R => SR(0)
    );
\wr_addr_plus2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => wr_enable,
      D => \wr_addr_plus2[3]_i_1_n_0\,
      Q => p_3_in26_in,
      R => SR(0)
    );
\wr_addr_plus2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => wr_enable,
      D => \wr_addr_plus2[4]_i_1_n_0\,
      Q => p_4_in28_in,
      R => SR(0)
    );
\wr_addr_plus2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => \wr_addr_plus2[5]_i_1_n_0\,
      Q => \wr_addr_plus2_reg_n_0_[5]\,
      R => reset_out
    );
\wr_addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => wr_enable,
      D => wr_addr_plus1(0),
      Q => wr_addr(0),
      R => SR(0)
    );
\wr_addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => wr_enable,
      D => wr_addr_plus1(1),
      Q => wr_addr(1),
      R => SR(0)
    );
\wr_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => wr_enable,
      D => wr_addr_plus1(2),
      Q => wr_addr(2),
      R => SR(0)
    );
\wr_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => wr_enable,
      D => wr_addr_plus1(3),
      Q => wr_addr(3),
      R => SR(0)
    );
\wr_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => wr_enable,
      D => wr_addr_plus1(4),
      Q => wr_addr(4),
      R => SR(0)
    );
\wr_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => \wr_addr[5]_i_1_n_0\,
      Q => wr_addr(5),
      R => reset_out
    );
\wr_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(0),
      Q => \wr_data_reg_n_0_[0]\,
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(9),
      Q => \wr_data_reg_n_0_[10]\,
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(10),
      Q => p_0_in,
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(11),
      Q => \wr_data_reg_n_0_[12]\,
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(12),
      Q => \wr_data_reg_n_0_[16]\,
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(13),
      Q => \wr_data_reg_n_0_[17]\,
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(14),
      Q => \wr_data_reg_n_0_[18]\,
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(15),
      Q => \wr_data_reg_n_0_[19]\,
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(1),
      Q => \wr_data_reg_n_0_[1]\,
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(16),
      Q => \wr_data_reg_n_0_[20]\,
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(17),
      Q => \wr_data_reg_n_0_[21]\,
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(18),
      Q => \wr_data_reg_n_0_[22]\,
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(19),
      Q => \wr_data_reg_n_0_[23]\,
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(20),
      Q => \wr_data_reg_n_0_[25]\,
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(21),
      Q => \wr_data_reg_n_0_[26]\,
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(22),
      Q => \wr_data_reg_n_0_[27]\,
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(23),
      Q => \wr_data_reg_n_0_[28]\,
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(2),
      Q => \wr_data_reg_n_0_[2]\,
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(3),
      Q => \wr_data_reg_n_0_[3]\,
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(4),
      Q => \wr_data_reg_n_0_[4]\,
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(5),
      Q => \wr_data_reg_n_0_[5]\,
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(6),
      Q => \wr_data_reg_n_0_[6]\,
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(7),
      Q => \wr_data_reg_n_0_[7]\,
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(8),
      Q => \wr_data_reg_n_0_[9]\,
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => \wr_data_reg_n_0_[0]\,
      Q => wr_data_reg(0),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => \wr_data_reg_n_0_[10]\,
      Q => wr_data_reg(10),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => p_0_in,
      Q => wr_data_reg(11),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => \wr_data_reg_n_0_[12]\,
      Q => wr_data_reg(12),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => remove_idle,
      Q => wr_data_reg(13),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => \wr_data_reg_n_0_[16]\,
      Q => wr_data_reg(16),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => \wr_data_reg_n_0_[17]\,
      Q => wr_data_reg(17),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => \wr_data_reg_n_0_[18]\,
      Q => wr_data_reg(18),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => \wr_data_reg_n_0_[19]\,
      Q => wr_data_reg(19),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => \wr_data_reg_n_0_[1]\,
      Q => wr_data_reg(1),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => \wr_data_reg_n_0_[20]\,
      Q => wr_data_reg(20),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => \wr_data_reg_n_0_[21]\,
      Q => wr_data_reg(21),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => \wr_data_reg_n_0_[22]\,
      Q => wr_data_reg(22),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => \wr_data_reg_n_0_[23]\,
      Q => wr_data_reg(23),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => \wr_data_reg_n_0_[25]\,
      Q => wr_data_reg(25),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => \wr_data_reg_n_0_[26]\,
      Q => wr_data_reg(26),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => \wr_data_reg_n_0_[27]\,
      Q => wr_data_reg(27),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => \wr_data_reg_n_0_[28]\,
      Q => wr_data_reg(28),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => \wr_data_reg_n_0_[2]\,
      Q => wr_data_reg(2),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => \wr_data_reg_n_0_[3]\,
      Q => wr_data_reg(3),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => \wr_data_reg_n_0_[4]\,
      Q => wr_data_reg(4),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => \wr_data_reg_n_0_[5]\,
      Q => wr_data_reg(5),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => \wr_data_reg_n_0_[6]\,
      Q => wr_data_reg(6),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => \wr_data_reg_n_0_[7]\,
      Q => wr_data_reg(7),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => \wr_data_reg_n_0_[9]\,
      Q => wr_data_reg(9),
      R => \wr_data_reg_reg[0]_0\(0)
    );
wr_enable_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFDFFDDDDFDFF"
    )
        port map (
      I0 => \^initialize_ram_complete\,
      I1 => wr_enable_i_2_n_0,
      I2 => wr_enable_i_3_n_0,
      I3 => p_13_in,
      I4 => wr_enable_i_4_n_0,
      I5 => wr_enable_i_5_n_0,
      O => wr_enable_i_1_n_0
    );
wr_enable_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => remove_idle,
      I1 => k28p5_wr_reg_i_2_n_0,
      I2 => \wr_data_reg_n_0_[16]\,
      I3 => \wr_data_reg_n_0_[17]\,
      I4 => \wr_data_reg_n_0_[20]\,
      O => wr_enable_i_2_n_0
    );
wr_enable_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10FFFFFFFFFFFFFF"
    )
        port map (
      I0 => wr_occupancy(3),
      I1 => wr_occupancy(4),
      I2 => wr_enable_i_6_n_0,
      I3 => wr_occupancy(5),
      I4 => d16p2_wr_reg,
      I5 => k28p5_wr_reg,
      O => wr_enable_i_3_n_0
    );
wr_enable_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000011000F0011"
    )
        port map (
      I0 => wr_enable_i_7_n_0,
      I1 => \wr_data_reg_n_0_[2]\,
      I2 => d21p5_wr_reg_i_2_n_0,
      I3 => \wr_data_reg_n_0_[3]\,
      I4 => \wr_data_reg_n_0_[7]\,
      I5 => p_0_in,
      O => wr_enable_i_4_n_0
    );
wr_enable_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFFFFF"
    )
        port map (
      I0 => wr_enable_i_8_n_0,
      I1 => wr_enable_i_9_n_0,
      I2 => wr_occupancy(5),
      I3 => wr_occupancy(4),
      I4 => k28p5_wr_reg2,
      O => wr_enable_i_5_n_0
    );
wr_enable_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wr_occupancy(2),
      I1 => wr_occupancy(1),
      O => wr_enable_i_6_n_0
    );
wr_enable_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFFFFFF"
    )
        port map (
      I0 => p_0_in,
      I1 => \wr_data_reg_n_0_[5]\,
      I2 => \wr_data_reg_n_0_[0]\,
      I3 => \wr_data_reg_n_0_[6]\,
      I4 => \wr_data_reg_n_0_[1]\,
      I5 => \wr_data_reg_n_0_[4]\,
      O => wr_enable_i_7_n_0
    );
wr_enable_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => wr_occupancy(1),
      I1 => wr_occupancy(2),
      I2 => wr_occupancy(3),
      I3 => wr_occupancy(0),
      O => wr_enable_i_8_n_0
    );
wr_enable_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF1"
    )
        port map (
      I0 => d21p5_wr_reg2,
      I1 => d2p2_wr_reg2,
      I2 => remove_idle_reg1,
      I3 => remove_idle_reg2,
      O => wr_enable_i_9_n_0
    );
wr_enable_reg: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_enable_i_1_n_0,
      Q => wr_enable,
      R => reset_out
    );
wr_occupancy0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => wr_occupancy0_carry_n_0,
      CO(2) => wr_occupancy0_carry_n_1,
      CO(1) => wr_occupancy0_carry_n_2,
      CO(0) => wr_occupancy0_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => wr_addr(3 downto 0),
      O(3 downto 0) => wr_occupancy00_out(3 downto 0),
      S(3) => \reclock_rd_addrgray[4].sync_rd_addrgray_n_0\,
      S(2) => \reclock_rd_addrgray[3].sync_rd_addrgray_n_0\,
      S(1) => \reclock_rd_addrgray[2].sync_rd_addrgray_n_0\,
      S(0) => \reclock_rd_addrgray[1].sync_rd_addrgray_n_0\
    );
\wr_occupancy0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => wr_occupancy0_carry_n_0,
      CO(3 downto 1) => \NLW_wr_occupancy0_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \wr_occupancy0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => wr_addr(4),
      O(3 downto 2) => \NLW_wr_occupancy0_carry__0_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => wr_occupancy00_out(5 downto 4),
      S(3 downto 2) => B"00",
      S(1) => \reclock_rd_addrgray[5].sync_rd_addrgray_n_0\,
      S(0) => \reclock_rd_addrgray[5].sync_rd_addrgray_n_1\
    );
\wr_occupancy_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_occupancy00_out(0),
      Q => wr_occupancy(0),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_occupancy_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_occupancy00_out(1),
      Q => wr_occupancy(1),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_occupancy_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_occupancy00_out(2),
      Q => wr_occupancy(2),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_occupancy_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_occupancy00_out(3),
      Q => wr_occupancy(3),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_occupancy_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_occupancy00_out(4),
      Q => wr_occupancy(4),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_occupancy_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_occupancy00_out(5),
      Q => wr_occupancy(5),
      S => \wr_data_reg_reg[0]_0\(0)
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2022.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
kYrcO/E+Jhm4R/4R3+CukKYR9M2FIvcsEHYDIEQ941LV/qe3nw66ouV0tjU2K77WxMp0KzE3bUaN
EkHZUhS54Zbapq0AAlHGThTWWu9TToic0Fogfo0uxbTRj/YKvsYbGHXn+38UtVT4gl+Z+q34s2Mx
S+RksJLLbqa/UjuB2IA=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
k7VYfhbczr+tglBVnP2dNpzQUg4faERuh35S6DlbOXKmaLBzNWJuLZKd3/iHJso+4/ki/NZUVDCo
PIbVzwxMtfGyW1fMXDvveUi46OnejPwVxk5t1kIbtSbcZCd++dNgqg5UzMEgptRWzheZuzX0GigU
yFrxhwF/EKgqip1pp6C9cstz8ElT8YbfLOW5ZqJRuK3p8wRTUD9tZ+3ZT4AUQNnb5LwhJYd18bKy
gCZ5WG9Mj+aMW9valUSRFjEY4oFOYnca2u9dC1uGlv48Br0t9pUhfrmTbufRCalBxAR594dFK/W+
13kLKPWgZzIiZRLopKxSb3kx8JrEbJXF16BnhQ==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
TxEtvLMShWARGvALMwAihIuShrdtPpwirMDR7BzuLz8WzVhoqvJSM5/nLMHFGqovxD5hXGIA2TAw
UB0YVlq6K3gG1/oM4RpzHTN3yz8Lt5YW3A+UfuxJr1V9UVkS6LmvF75rPoruMKpllkRnQaQkrdOH
79erJYgSSdvNFj79HX4=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Jd4QdSkhWhpPJfQcqGINGTBbyQi4fwpgiNWDB3Wd2IjKeric0AmdHU7UViuSzCLh03DSaNG2q/XP
qatCMMw9/14uzhpUJU/1zUWxXlbRxdCkB/LSsYsRRmVRjaX8PHa9/COyOOXOwziBKCZ4EH/zCO32
LML+m8CiAQ/Hl3o7OkbgzReeGFKo2yT0AlTR1mlGeI1ujqvvwRe1Fai0g+TwEJcmsDU1/5bkvxQ8
aV49pZh6N2SUhTCJ+wLBZlcMIljfD3Bu8Sp/4tL/+j+yW2zEEf4Sl33jw0Cb08EifW3RF8BmuSm6
hUeX9HuDvEf347dVCR8t8qRzeC+0nGD4/fB1NQ==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
nE6k/lSQEQ4OmPB4XqBcP/LpC07K/JJ0IvLqk0FbQzQZjzqT5yDvPsiRjELAcBvPJRahwOqlfyes
JDXxH4G+XSbtKQtE02yLheyEjNesZ0dv/v3vL+wA09O8khSrVyP5ijRndW00Cf5Bf2IpNiaJRcds
F1ushZZu9jXeBItrh4znBf9fOoXggbdnBLyNjuw7bRfvTeY2Xhe1Z7RpJLgPWMz3yKmlUVxO5Zyf
mjNu1+82dGuZ9x/eImCHDzcLcpca/TdMV0iJAkZHrvuhhu0GfQ7zgBbvuyb+I/r0q0vuL52PeEET
HDmGQS2oxiFTbcwiGY3t/ioXPJYkEEqNFUIzSA==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_07", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
EYYoCPbR+OMFlmBfBNcQ1RKQKD88wkYgxA5pkdacb5EuwAeven6zC8gsLrmbmaf1Y+GE+exjL/E8
csfwUz3cQq4551Y/pgVQB6wc+K/5qus2SV7wqxTpqsWY/Yu+bULiGuBSdS51qWlfxDNujKEBhRPN
GKWkQK8KP7xMHh1W8rO4WL7cLP0qnZ7xSovnz379iAYpAJOGf/f5GjM87wrRCh+60BUmNbENwN6h
Un/7huetrD2tvDcD67Ox5Dkto+nybbrNNH3ry0zh96Cq8sxNBI7cJ/iRp5kCBgqxCxELTa7hlTHW
RWkLjA2W/Y2HjatDbYo5U0A7bO8ORiG66IX0Kg==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
q9bGXHBOyTLb3eTSnDNZfQbfjyoc3yN7NB+1C2N+mReGSJxWRtlWWn5HWbhvjoAJehclGC7OtjK2
ZSTJ0A3pHY3St3rul3liQXKD5kCQ9+vFLUhyKlQc08mhaOXPkXVrLBkSbJoneeg+zcwJuKQzPvv8
Se016G+DYsP9PPIjvWbgYSkDDPBmrvDI1+5mRe5HwZFGFGhAQNqFMnPAskAW1MwhObzaIpkQKTZT
7A6i2BjYT3UzWyOCYK2zgjiB9ZFwChUw4Bwh+H8Xf2j3ysF46VVr3Y/hfiRxPSHR8Jb8iMEkCJjf
nRAfkr8Y2ZxDL10aUR1VFpL5aHsLiRKnNRdZXw==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
nsakC0nZIZNi1X6ujQodgmUw2UIdYzuFQ4iAZwA9YfvRrxXUL7ynKQCgPpNVzwJk5S+CJlgNjRvH
avhNsBU4C+cBB3dvqouQ4tOLrtjvGCn/tgPDevuIaG5LBxGdZZ/MOgVEltPHWIYycz6nfuA5/Axp
6IIz71mUhQT3OW6kWYR5cK3zVKmHXkQGZxfNAWG/Pw5DHuc9xxTQpswaIv4ECw8olrxqfoRkzz/n
gmc1riU255Qanc8CpzTXkB0TXLYD8b3W4k0EIAYhAlKk5HVAVS9D3DfcWg27dKxRMm5dVH7ddpvn
9W7az/Gv4/jAcQ/A2wvn+5RGmVdmY2XJTvnb42j3M+6+R6PXkHvxDCRRgj7df9TYddZWyOeT0KQd
DnIaIlkFA345xytHveeTmDy6qVwsD6GrlsYJS9tCsR6FloMwjoQcZKSxBqfWh+rvQ8/8NxsGVy4v
3tFI5PwOhr5e4Nw4hm2q3u3mpmtv9+BzXIuf1HXxWr2eSaeu22WHlCsg

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
WuUgcS5b6yfqTuzjufwmIVC5kWm6y/3mx22Aii+Dgdcnv/uLoI9/njjHdhb7hUlsD3Xs1keDNIwN
3pNTWeUxyZTJzKR7udvlJMLBMym3o/ECBMv+uN4BToB/hl2qqhLvFAO/r5AFOlliZqDwiGcbQvyz
YxE2I3qA+lBeP2iX2/4t2ns07deHzxcGsGDpvkWpwNcM3RmD3m5puzv13u/mWj0iTjzSuDu+lCO3
EIjElwRdbJl/F7N/czlKYgmKd6feg7/nbSKTQgrJk+bEOJwzrhlLGQvovZgtfM2nxWwlvulcT7sS
n2ZxTDzZIZJeakYPGSP3PRWLzaOntLk4/JYNoQ==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
HAfLWwf5IE4nVH0RKu6Ckfcag4YISAB7GxmA74RLd0WtgVtvSg/hiI6xjdDBajL3WlsS8r0EeRuE
7k3XV6Iw18PLWYY7xEqYXN+4UCUMJuuhFnCKbupuHsoPe92DFCS1iQmSCu4KA4if6La2soKs0Eai
lizBuddfJbplTj7Z459Jc2VAD/slvgcakh9coxr57R1xf3xL+SqtbztnNWXTWebaVsMi9o1R8+q2
Bw6o2bthJTK5AjuaNFC1mXchmICuCVK92/JyceC3nXwexvYK1qRmiOyoTPwPOS9/j/gup9+/1Be6
vYxlYOcskfzyxWLNti298ohd6UCc2uC5C4Rl3w==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
DzCZLHkutR8dxKMJJC1uS/LdG9PoCtj5GsOR4GKxJSZTHbAW3Lwb4zUisDiKbo8nzvAc+Pc3aKIh
FZY+iEihN/UyNBp/ZVBx4xfw4KiNs0WcNidwHxnj/AmT0YahVcv3MBdpFE4TvDgOFqEqCr2KvrS5
K14RY6HsADqifYcgChtDVh4X+2Nen/oSD8dZS1qLOsyQr7ETEhogVmc4Gi3TE4/HYjm8lV5GRuJM
x1+0GPRONu+RFuc2B6sidWODYyJus0b7HVqnBAA8gMcV6twjAADrnyIqZwnPoiUCKAMzsDKVKhW3
GrlmNwP5uDSVq/4QrLJ59GIzFy3EXCfFTYr7nA==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 69968)
`protect data_block
PdHdNyBmz2nKIzexHLoS6bRJc569FbH8eAR/2tpOnY6VsphcoF25hDLX4G44/bcCKztumtwftOPy
8y9MZPNQSTLJoeZbD09ODGmuZTRJ3fH1t657vU332yIoUFujGQ+MH4VP1/cW/DJANPXm1AVlSKWp
aHX9vam4gwGWFux1fZJzzbiqjbvdHyFw4LB7F0bjWPgxm+9HJyPhATQShWyLcy4Bo1WX2KNDE1Cz
xx6N/joM4L+aMlpRAn0UhRm7KBdU0cid5FsZfKLzFP0WjY0jANqewS6BcnJ3xeSL4ERlU/bKLcFX
PTYLxcQKO24r7Fxy3TbGM+MtVRt9fkSkA3UxwkiYlTD0NXKzMAhOCHIcytlEReJClfJcnaMaY2nx
99BCKFPIoyNK8pFWirKx4fRj1Y7vEZwy2kqzfM88o/z0ztytpz11DavRWNSLxU3hBYOmUJn8Ku8f
9bTfDjpADzinFYJIaSg9KiwabV3JlCtCJqmaRkqz72C0i5IPVqil0ZEmktJlmOnmutIvlcTlENqp
UPdj40yfCUC6flJyloLJQHYPMF+/nQ/Ny6rajwSiB9eSmspHs++E2Wg0+QHmDE1xgMU0NduuJ1xj
B/TVzAzAgrdSXlbfpwF7vy7Kgp7sSqwViWvcYGlfYjeAzeqhE29Lnl5SgZrqh2l4bz8hlEAkgNF+
QFvCCnbPmdfy5teP5yGdRYo0mXxlo9nhIb0LPec/x5QM5fu/cylVN8yFEy6/nu9gbPt6brh+29nb
s3KyGCt49GyTd9F4G69syNcQO5LytKOnInZuNOwvmMQvTI821UgqFbd5rYS4Mv9JRRd+Dkk3Kv8E
AGMl5k3tBBR+WPEExtU8Na98iN5P18jFMv9FgQpj0EdO/lvYTS1VJFwYcoVt9GPy9EDlmrl1q7ay
I5Y/otmPXH5nAc5/8EWDD8YFkjxGbQjBr4lRA3aFn9yBT44T/EFNirWCJmLqUJpFmU8wiYWoKyiW
sXcBD+ke1zaKDn/5aFo/qxqOI/51gmEv7YfgPGt4MVlZo225WFMWCjwd8UsGc+v8c+DpdcY7YY+2
Tq1GgHHcS28NL5Pg95WTQJZy32q4n9KwHihv5ZG9stTNuSKPLjf3NvRDENQO62quuaR9OcEk/HJS
zavbbbqIhn9OvrbIrHcGAX1/fTlW164GGvCD4YKP4r5v5GdqDKKD5dDXmVrXmBrb/wc47rgBvYQ3
4IbF6Ov6pScCQRdmZNL+qGWcssjNDbHN1CTcVLioSOB/evCzrYt1zVzvxso8QwoPA4EC+JSvKEkx
qGet5xRR7AWYLNCTd2vIp9bMnPCO/qOosmCjqe5elcKkkzR2RFbcH2rU7LeQF0mI/Aw5uKGvK3T3
Qz6aqAy0Zr1zJ+H31OwcB/6jeUuHVEdQJYS5oE3r83G/6hJk5QBt86IBCioRIrgI78Qq2KokokIc
T7XXqv15OuJpFNi71ykPIcdJmWIe3COuYivZGBg2P1epp96Pp8hJXVcsa7Is35hav1NBhmzQDN4f
r0xbxHBf+gEjbmTAE9HzF8Qmw3r5bZXVfK7qCEK2I4xP1+6LQHy7Zlbjh8VCb7abdLx6aBIi0ISu
3Qn5CubQgAaI6ACUP1yEj1FuDimGcbgAUMVr4yD6M9O2AcL1rIRnxNYiyivsRjTzi5aFA+OGdaiZ
1nUsD4H5ruaALnILApUK2p72FYp+b/g9GhIC1MsOjGsykorKlYtUGjmJ14qO/6rk0C7T/3Jt0F7m
S46pmUNK6wXIwadBPDgcNHcR+sr4tjeWUK+e7SpA/GHu3RxGMADWB1R8fwYy/u4iQJyUcJkntd2R
3fucTYxYZbN24eVnwbKOOrub3Et01Vt7hjrGSCZAxr7NhWmPrZYmHk7cX9ZEZqaJlbGWerIdDKf0
bNFrOtyJ/o8hphnWcvHu8Ez/eLJhkuQkkIsmUmZ61TyC0rCS5UVdmk0IrnEvPRNJxXMSvjlEadXV
N8Ksaqlc9vOVUAIEnF93gZg0D1iy+1QJqcQt2A1FxL/ydrcqCTjnQnWXOkpALi9WMIUQI9zBMEH/
Ywaj8ezIkNpNtcjeCsM5QkqdhRIH1Yp3ajFM3Qdyx64ugVqWwOpo14Ftt0PAmy96qZJY1Dpt41+W
DwgBn38RePOkHNo8D9Lxl3+jgCKrI/ssj1hHSbVNdFRGms/8431mg6a8OW/q4ryzTdKYGumjHuyw
hh1bkIGGGkj2m6331GJIvPjwRh5QkbSgyztrPFuRWvLoe9tdH1syUKyq+RfeRJFihVJPBoKnIQkF
EiSuLlBzYjmGGIsQsxLveYiOPlmjaidEpx71h4ztnDeBknCOz5/hPjvHVIRU8D55L364954/bheR
ZHZGv+QJrJGwnT03S+Hdfckl29gwI/fUBkRGS6fjvYswTrV4ovVvIhZ9vI0zGGKUvHdH5gK6jQPE
KAaNtndC5gKrTHiDBBBzybWMN8CWdWHWstkjRXUAadFGNQRMwHVEaUQ6bk+nE9AniXyZcOKprKGJ
Fvmmfu265Mlc9OOL2z2Mc4pTotDDzwxQaPvAAppo/ojwoKZGFmLQJAIBIV0xyIQBO6i48RKuvj1K
aBuQMHDKGow1/O9Ue6OlkpRMW5Nx7BhZ87pkM1bAM5kP0Qu0Tq6eO7ZwQEl4/XzpSs804djV0VeS
AxQb8AtBFKKywV6TvPxN2MoUBlvc8WixSRgHaj0InQb0Zucxx2EHMyAi1ofxOYliTpCK+aAOXdGR
MVoRngHwmcPsXcBRqAdP8GRSLOPjNRAMeSDz56cMbWLR1EdyTW9Gcyn9dNy44O79pM+nKU8OyDPE
2dhqA1KJsxgzCB6ZAtwDFeG1wQONodv14/tx9QJrdCNM0kB7eguEOVmkP2cBBwL280dRbp4IatEs
QYGlcleYthkSOXhn5DcnX429xcISk/xJIDNoExbwP9Q56XdsJCEH5ahoyn01+/T/mqgPFF6OXDmz
oaPlMXoj/03XHB9GrwLCatcKqaLJjkItG7yzqi3VmpYGA9VSlgU3Q4jMCHfYiB5lOjJvErJfjlyu
e078A6sUMlKoxQWPDUx0PA/pSnFglJtiGnhCutGLxy26iKE6UO3fttLDSuZWY236yTlYo06/oG61
Ze6OCt3uZOEI4abJuqehFdZAHnGNyyI22cXKIdz2QY7yxlJUs5Ph4+AYAD49rWFhOus5xLHSPXMI
6rcg7Bi56dGmusTp1tCX5PleQTbwmaPbeY8/PAbc4IT2GAjGQfzP1ITCv8qNWidkQ7GSsdwRRFDO
I1pLfVrF/tFGgS5NNIxT+KYsaDM149qrF42Vs7C/+1vfhqLS9I0fmwQx8FBeTMvBHLEKZJgou53F
9krFQGWZxBl7Lj6lBGK8PiGTHbwpf3zZXQ8lk39jfpDh0/AvZcnv5gE1LV303bDIclJocQpVI1w0
VBRXYicR+o7LTwWUWC9snm4SWtfVX6zfyMQdSbc14dKuLBuF0jDhdgKi4ufDV4rnfFx2/V4rWqS+
BaVqa8Z4E+mb/DrR+kdfhz2nyZ04B2V/7vNdYDPNVTwzlQBSNQsn1p3JFfZ+m+TTQZvSskWl5Vz0
jVSaQB/SfY/KtxXU0GqmFxazVTVupyR6jQfmi8TK9jB9CT+A/NHIWxhMrBFuREcg6IqHwmgrO6Mg
A88z/iS0QU+AspnO4qt6bz1PCbB7U4tZ7TXrO743+h03N+IWYDhCD/fWAqW4A9uughTr61jWBa9h
+UTQEtEKhkRb4JLwx5hD+09jsVvUIVyxgUB5A0IgXyw3b0msiIG6aulpfOZ+6M5i+Y5FejXYuOfP
2/hK2tpVWrEW82v6JvvWJoPf61ybmkUXFoFqf0diNNlqJBnUp6evSB7vWUCLd5ZefXy84CzpeOxy
CoFqzlkxx+VGNkb1P1L4ugjlGYNlQ/lPHiBGM+b5Fqdk9rUDmWbhNiHzALMpkXkdYkyewAXHNoFF
l5aAXkQXeJ9QEIcz+bXbKLHfP3bFgw+JLfjA9BHMQhsyPhmNL0Ml+8QIio1VpTbIDTpulRzUSBoX
QzzAFCW7cR4kIpCjfVrstWpeOR3OX3eNTpNOQwn6J4j0e0h+9QyoaAk7OBwPX/RIqjdgpey9QMvm
aoTXRvtUIS7cDu81Zk+Pu3IR27YUnt5t/oSKcjEglbUB6eAFoNp81e1hnOz6H8wY99aZf2SyY5AB
GNNLNalMb1TitOaNv2D/FcGkYgL0PgCwjMsek3cXpXu8/itc3IuT6I5llX8fv1Y1Qus5M9K1iGVj
TJoHdpuztsrLZFPtREJMpip5MPBSrURvSsvsXPfx+7zu90Z3WgWufTR7bG2i7LfsjYDNpGU/LoMS
LiNalX9CJsxu5Ucj9nlMQEj6nzmcJRMOXzddSSvE+BY364m9G+cmvysdFFVl6zFxI2kdRy7+Gi6T
nyA3EZodS+zygAD9fT8SUeKUeJ6g5EisUn46VCZYweH1ZGohDFdo2uaomXvULm8WN7/0tkrG6eRX
+qI0IxSs1TlwCG05bcla2KUSAbGKGk4jKvUosvs6S5wBt5wHJM09MdUT/n/cUikP1Sk+qkfCPr2O
kJwSe5RobwnL78/AGIM6S6pp0IYzVK8LuhpsyvyEIrTC8/0C71Wp6NltJQZHUsbH4EOrddoiSaGA
olxrmHtHTcC/Ur8M5kjKQhovaleXXW/nHUOvHQg+ibeRVl8yCnwXX0jYliGbtuJIOp0VUcdoWLKr
R7RXSULoc8lpfkTKHDdSyh7zC+RkjWUhOgpCBIhYObCwofsPBT5ffF2lA22XuWHs0tZT4Ds656Ta
6Ouf0E0/Ny5qZ3+1d4DSkg0r+uYnVbXXWuytbgydIumVAfn1yaaZXdiu0RRaXWVX8E5wiPtcvIgv
3LXqX3i/Cr2hbbY5RrKbGNTH3mecL3fhKDm7fSuNnhCkqY5FxD9wHHvi1bbZS/ZUrYpDlAgMw4HT
tURqwRavrJwNLUlhJnf0NXYsN+0AmHXWTTPYTmYQHlkJAdf3x6BOEHtjnYz/NS7R5GCkBJFlUQwE
T7gMApk+23cn2xGmEdlvVvCU2eohNh+uNbuYgL5Lu8XgiuS3On/S6so5PqxC8Hea4wIJ5C0xQxCm
HhQhfEYLRh11HDbUFvLdHQ4H94bwttw583udKkvRyp1Fs0FcIzMpYEvPlRsKvT+5QqK6IuBpvWyS
btEkDB81CU+Y6t/Q54LZpoKMdW5kjGFLt//NcAMTysM3luBcpV+GZjAb37zLe9caRSyqfSJ8xEvM
oFAMvi1nhXQZM6UDmlp0yLeE/LFFVhwlqKtP0UE3Ha4uw+ZdQDo4Xy6Xld8/39doCvflIVedGllX
tIvlxCfHzcxdo20zESgVFbDK9DGsDoyDFVWslkt2fspqyGwj5Goj/z2b1nlYQatTw7vc9piyiqUW
doYEjQVdmY6+qxdJLmG1ErSvf8KNJg6PGb+9szQ2xWcQtbLyDhWyWS91sNXnJ5d1m8g5vDM+iyQp
TxhH8O8jGxxJXNgmi2QiHLYU1i5MbFVWd7rSha9/c2ezzPWFbdLtBG7ajaVBEfcfLkoCg6r8KyBW
Hu1EbKJNs5iN3vG0WuLodW1XAFGWb7YrlB6tb+x8GzgkLtjDPh27S9UfXTREB/xvtW/l3OwZXxc1
0ocBTOsA+zslYWzglI2K/TlSPbaIumcY7+srHMYWWdAujjxtUpKlDBleXckVjaS9RuJIrx7thgNG
oSsY5sK31RE6soivo8k87XZ+6D208LmdGf2tUQQvaGjLyooCQrgNfYwKSxKQ93tD5bUyXMiBCvWK
yA+O7r9F4JLFmgIvYDyX9ylf3YpwuDFXZIbg2mpGVD4ywP5BUYRKr50j9yPFIgxggpwEEJruoJhN
I03s4QgFfrs18JXSCh3sL4/AcstQr7+jiRX914PduhXew2HLwgUmRgusNehpaRlrVnf41l6VIllU
dzTlCdzp+Y1HCzaVxNbyTCqoqEwAeMWomxfmcNRTWTvBu2K6q5Qi7vNS9d2glrLBjkOvJFieVUey
QBjKJWUJGU+QaRSFwlXKc1ff9zwy+ra/tSfnY4D85VVX5sHAFuiZ9MV1V9eTSMG0f/VehmCPkER/
46b2XO8rWaclBdv7iWk+TQN+d/D8gXBOr+thU+uxEU9ZgV7beUYH+k2DjbwL1B+f2HG75eIt7+WX
XHtjutNs5ovU/AFA3xmvTWPDkNxyezMlPTc5h7spQdo5hdL2O5cJkaVQtRCoBJDx/J8mgCTHJ/94
JLjlSdpDE3xHC8yXVb6UI8EIU2YG3m/Kuojox3wioN5DFdvymzkcQakqcv6zjHPCqdZepzYbfC7n
g4VvlZyrQaEzpdJmqiaWGFpkuHVOjwpLFof14UFAdvkygMNu5tkXQqRmP+2w83m146jrSKoV0ucs
/ii4/QJ45MrBD/BPPtmH3yBIO0Gto4dzvOZBjMKMwxToGjeB+Bfl7AR3/0uHtLC7LQGgwClH4OpO
1Wf3f2LUmNav8w2ov5t4B+5cvn3a9TD+zmS81iDwYaZW3KF6do2d9c35/duZyqkzYfuhizAKEQqx
NUOqw68IFSVryOsMNRTUVasit2UNNq6nk7OVOWrLw1iDh5HdislNR+HrUnXXeuO6iWzkqDnpUAhh
WOHfYjYAs58XcON9+hvVJ9U9LV47rCcjCdKZjdQvgx5VE7OykRGnv8YHqSxTKQqyNwfaQAVT9EN7
mbIjH2NsDYuTaVX1eZqu8qz63g/SMN+ShX7A8ng4GWcWnZUr0TEuSZc1VMsHPSEbF+2T0pIsIePT
k1iZv2x/bv9pJmHAz6JVarPIAWb/miEoFTtnheS2nLY/880csG5J3kq3ktjwYMfblwsE2p2ptP3T
SdkOCIQYBQZ9xJty8C11bVnQDc2r5h90R3qPpojz/wAwU9UALeMxa5YjTXu7lv4FQ4Vv7G1fL2PL
c9d2GywSghm41JjwS8pmLH7Xdo0+1jT5VjBbzNjY6Y48xQfhS5J0T6sfRZscH5XVe1PRiavo8x9W
RRstQM03M4pOViqhZwRe2/oCjayftNQ6sKRnROUctFC5RQqzK3oDedKx/WfRW6ZOKz9UluT41CRL
zGBMgWAJJ/MIDuFqZ/EteeTsK+uFhlG8FEPiGd+lMdTQumr1tcGAPaf6SM06NnAJdpwZHK1zySbU
HiQOOVv+N89pdflLpnJ5QeqXPESBWXA7+r+xdAhvVkilhYdwd3+oLatrTBB2zRltXu2brHwq5Iwg
1/Jng6FFeE21oaR3RPl+v8uo9K2GScHa1C0i0K5Ow6lDWXCU92lBJq3ekyBZKeFNUIOK5eNxK2i5
LIzAm77GrhqRzZmo8hpHqXUtEccwZd9bFo1ijGEmoo0TLCSxF9j32cZGHB0Jx+xHMQE0uQO8MoHN
dLHOt7/Dn+OcrvjvgeokrHf5eT1O5WKljd9IOjkLWrRQ9Ji5EMACelVwXKHc7EKsvA3WheXDh1Qj
C24p9Kyiywe4W203rYblFocDlJp0NKqVn8dZArOrXArpsNkLOs1+ZyDni2pf5Oxa4FwLMq1CKMiR
izZF9Ih83DkCeV9Oxfsbagglf/DpAfu2/vu4glpZvauZ6OKFuEuEuoYXnG3MTXpIUUhJaiBofTgO
IInZfgyS6LS75qqre83fVXBr/H5abLfsn7iRLZ9GOSJl3NYHo+YqXvxPiVD75dkHzKoZBI6EZdEa
iYSr8bsK0tZ8x9buJ9UwhcjAV/ktQ04TTiSPWj9DXKRB3GKlbA09FcOvBmjQAL+QRXIhZAmWBClJ
cn8CDivUtdp9pBC6VIy6b/MnYr3SVyQcUVH5tEUfGJI4xNdJeSnRSNgADjWRQt96V/l7B7XZ6L1z
c5klyB3Sa5gkNGVGesqHI9heuR6OVM6OvIfWfZ8psIXvZVfFkJsNVRmT8dpKgLXt1v2YLiBqE3bT
ukX2zGKcWmRBNAcdC06vIwh0MgMES4G+j7Tq0fLwqIm+s3Q1o/9mSlfjUS4HoRr7EFB1QTKMwMON
56TEjAiA9q6QV/x4qXkZHkmwdoxZJmN3O+qXj2QTo9vLxEj7qhJZ2K3a/R00ykDQm/BsrnYSeDRz
1ggd6GWjYbbJOIYDxBLZARHPPUWNbTapEnBOVxr6AkUpc1eLn+tUFD4r2G8hZ6cM8yBLFnNZ4tIR
/COJ3DbKnmrUzUGKAi2nc+mgq/Dh0iF3t7SUB9e/rolYsEN7IZvreoinloDB7rtf4lD828DESlWG
5UhH0Z8j5xoyEw3cuROuFwS56bbv9LF1OKMOJUGNw9VDSfHmy/GYqoiYsrDYMkYtU0/6obONhFmR
0kNqWNfYzmxxxil67Lk895afqc9FaMCqV2+RGfAQHWJ2O+YcZ/PV2PqkRIVgBvAj2SpuGBknHCTz
2dNS+f4tCCANCZh/TsboIYBOZFS4+N2Tk/oA23oxFXKajvH5smJ1V+1JQ/VKI4TLmvow+bDggAjk
l5Dx5T0Yg7gzJuHJpLFpnosOAUSN4QtqE9wf3A7tHnd5NaTY3R7hi1F9X6g3J1l/3OLRtF2I+mY7
OhGFX4d2i7YBVzfAffcIi/0K89qNqqpXcFC9xqM5Bgq98r6LgjipLrlZaL/+5bXinBFcLoqtXASc
WVS3SUBofkfreWeRepdfrsr0k6FPlrhvGtzyiu48YY+tjzp3/DskKNiTOdfmgCM8qKnlu6WjA1Wa
4iL7x3PvufzGJFnp0ChcBlIc5qkeWxbf87Yd2fDhvpLRsNayagSIvU2KdLsYBQicKwPC5G2lVDDv
vwPehQ48AWjU3k56nP2kJwmf1ZCrxZG8ByNnCeHkdzfmqpeAW7u8/BeWTv+CWd0iZus62WtkgMmZ
qPIjworAx9O2ynYxy3S184G9xteCJIALfJNFiK6zMqJMRLSfvj5oMGNqqtQFQISoQCq1uZr9mZgI
Z+laZv1QzDv4VjCiO53XlA63YyLmVxGgLuf6pFBnIBWmopkZIi3p0lWYEd9/r7D+84VBcurLAudc
4q8uea5eYWa31FLjPP8o477To/u8mapFobzUta6/lnr879gytssaHLecjGz/eyRpjnl5F4LnCCpN
QKpj3hxR8lUWHb6A22Ny9BGuoeTtMeK/Q3cYHgz4XfEaHTa8100feCSuzVL8ikRWhgw5DATPOk75
X3NKN3kTYwXAF+4MXanXfoADBm2p3EItjc9forxOt9wHOeC0TmbCI3om1WQ/lkYhXgeDJpE+sk28
J+n+RRlzNrqFfPyyMTrziOdBtgpJ5olttkP4D4RpWBXWf1epT6rktCpO12aDqWJZBq2/n+vtRM7Q
MGudMTc3Q5cZsTiYcC+H7PnbLvc05cWO2cKrwqGMualpzlWg5NySV8ZteBntTO3OWQqe3A62LbJD
sUiKs+7xMSjAsXqC0ZVLeVS+wOaRwewhB8j6mkOAy6ZusyTnJ2pWw1kPmRu6Hf4Ztnf3C7ifNC49
oEraXn6XSrmQ4U75Eu/fRZ+JD8iXSG6ay9DTQFoMSvF6coRj4eZjd3w6ExS3e15H63/sjcD1LR1J
DBU/dGuzqOZxgrKwQYegWCQqUOxIdUvQZw2ct/GKEwG8ZJE09FCMCiMTjLa37x7eWiHkkjIpdAoC
4oZ7fSPAMupaIbIAObsMKxYOucJyzH6+V8FI1EvHXBHpOr61rvcXZcgXCgCx7qM9Q2fVML3XQKKV
1jWrgfv52jw2W+nZUTjSjY5QPtRlpUBPGdOLc6W1N/QGVpModj4frE7/zIptIr2Fsxc5DKUaPC3c
Z+Qbhp7y6Hhxlmbs4aIEgwCVnGsGPnlpanhMHqUdReGMXgy9jgUtpXaAoewGHnE3Ub2d9P36NCfp
B2d2qYmKjVeNNZ4NoGKz8uzYrwmcb1JT0ouJzwosHF7XRjgoxhm8A39AOAp3zSNdXshbNSD0D/Ga
VECS222/eIbHDhmX2qpeit1AlLboXmcy3fywFaOk9kQaATb61LTIC/4FTb61X4akKcjbsZO2Fn7j
qjcpmJmDdfp6MVw5zA5QqJFw7HdZppON9MXwY3RUOC2ozhDg6pESHa1FULFxXoARJ9nVRIgAdQYN
5q5/8yf48gqD7bqnugVXQ2Cew4W4O+kjyQellYMBUKALO5jbsEN8jNjs+ebR2JizDAPKdlDj0n9y
vEh//ABm65Tlc9JIBDbWK2tN2XTXAW50ExrS6Z0IKuDRhgcjKFFA6qKVwaF5jXzxs0PhIRecRlGO
d1tYRmG9LLJgIQt/nKgIfKiTn9DaYn0+k5em4ClPbbWFJi8e4igRww0KWdHFMF8q5fvIw6n+WFF2
7cQRmNO3A2ch0tAk/DlKY42wPuYNCwCRcZtJVZq89E0kz7p89fKPbeG0QC3ZR5eT1mmczc/c5WIz
uHX9Orxyumc9Ao3PjKbB8dduc1WiN2WdHWnnoNgf4PufrGxyMbHjY4rOfrDs8GR7fgormXoNhigW
VFz4vYF76dYRZtKpzt9UgbCqynb10lfmdk/iaJRdsgjGZ2jh67a34Q+RTU4HwBbheu96wwqPJk8f
qxWum0ubcTbUCHqgFqxCwmQOab49EF5/R/vtORY9Jisbp7sgx3CzCFGFDqgCsqzJ6px0PEo8Ly36
ljQIcNvpzwbUDjE9COcePET4hBnqqklLL43UXH+DscQJaKjQQLotNqEy009LA96x7OQ6MZPkfsHS
eyj0XvgwnLpfG57+z539KbThM0bysa+syiaI3TwYqGnpZwEcQbEVH7QkyDhVzn9HKAQDEJDhVS/I
j5A0sQ2dkLcSMBBdsHZcSftKJX4LWYIj2P68a+uHdohOMDawV6iiHzV/rFku6xYtEHzyflnWBIEd
KoDQ8i8FcFarpN+rrYcLu3EegB+US/Jrv7+472X8kjW1R3rQLb8zC4D6kWOiT4yGta7okfQIjZJ0
7rOnR2ASoT1RBN+iXn9xyv+W+G3EjJBkaYxxu2bUvNoh+6+5xQ4jjhO5kk4pECnHDDoq7/zgtE6U
ICPzHBSFo0RITUhXNXUKtFpZLDowlOnZ1elXz8fp2YTDukW9UJ0AWJ4mVAvCiN/+1cxt6qdwn6t0
pNhmPiYOO22avrLjx/2C3rMDhPSI7dgJaLRWG07rKWxtPWj7o6EGbjjFQ2Ft3wW7RbAsjwEZGsBw
4H3Fs8FFblpqhw8VX01qotC5voeYU34Im5yzxcj6HwRPxeLnErCzNlCC6pVdzvC/E0VS9cVKw/Wp
Nhes1FKJKR7wX43JNi7kQz3ig/ghJnB/0ltpCTW6WalpIFr+nzg1Adk6/rS616aGyM770/wSBRzC
u/LBJRheFOwTp4pkk4LyolQDf4eIZigJTZZGJKNUPSdiTqZWqHp6vGYdXA8wugDorSfbkMecU/V/
a9uAgJwFoOpiKu7iN8ocZccrjJCEVLHRb3mUrBSB7OdusRV8GOKg92DAofOvv4HqIFdmgZ09fs0/
Gh0+m+d4IfNPaa5scnrzGfuLDR5iRzD2Q9E7VxweZq/5JzINafjtWlpu4YsmmDdnYLfB2/G9b3Co
NcILtX9hmz1XP7DSHvV8i1BiRTO+uPk3o/fIzlxKPLGBajH5/JZ2M25wTGbsd0jTtMaH+i2k8QUR
6v/K7z8A+8GoaBAaNc+QLjFx+2/+E809a/R2snW+8o3tzec5Tb8jy1L11HRwee8YvoYZPnmr6H2S
OWMT+JUn8qcEr6wAnOLUSHfvciwOVymp5Ugjp2I1UPLSaf8eZzw+q3Szf8ZgKTnfOpRRbaWr4MLE
J+M5gJybao8/YomId1t2NOa8nguNj9jVXPRNoQWBjBtBpHc/1x15ALIDsEElfqW5dSkjiufzvWT3
ollbL5QlKQ+FIUe+kewo6V3h2pBQpWFBwuYSm+EyWbWGhRk2lcTwapRrbDmcSRAT62vLBZw30Wbd
3TPFTIfUtx7afK/txrmhw6BmUgM+9yYq0yq6wD8tSgA0gNl2QHmdFNDipmdrVCKs81jtNrq7Qw2d
/rUzoZfHQ1VTvxAGo5+PgwVvBsuHXA5z2R2y7zVToPjnTcAesFqQK3sRoFm/Oap5hAulQx2aIgne
Kxq4BXoY6urMwKK8Lp7lRmprshgoMIep41bX71wH0s3aRDZUchgE624LodxWLdMCXDn/IuxXz2be
an15gAQTGXeDgLJQHEEJV7VwNajKe2TfA0oZzPq2isCkFBKXQN/ttjF2gliDoqqrslM2TG3MWjAs
CdAFLFBffzoylEcIutkVw/1+/U/uXxRsU4vP5Y6ZQSVTtr4xK6qNB6yARNOCJY+rd3WGWHN0CYJ0
0ytd4lgZnQfzvl9WqVH1qpkEZsrchH+JOlr1MIPSLBgxe015Es7k53GH8XBjb+SGILDqgP3rOhdw
tmqJL1nW1aCZEdESDi5MdT3d5E8nJyMAQHd7qINtCWFwwDGdmJDLixT0rLMPTHiIBfnQ273iQAZu
nHWKw7NgXOc3+0yKNpdSec5dwnCCyI/2rl7xrL4/gPSJ6eXOiTvmt0tjQQNWsOTxXU3DsyIASvl4
+S/C58bdrilHjfD/I0T0p+h4ilnKqmem35Lw1VmiO2745pE8i6AvDnuoK9hHUgWL85A0kfXH4teJ
NsZO40fPqxKYPxhvq5pUvqfx8vfeIDYUl3tbqHx3Q598OlejuCWNOuODvGfWKcNW+6FXr1B5ymX0
Tupz7mgAEjUISwHJe20cm3+9QRdJ7/TJiDxxVnAWUjPeAzFVp/PbXqfNKV+g1xhDoU9YrpNIaSU9
EXd/Ysi6q7KFEqZMeWZEIuuU4ytvPBdqZ7+Yv5E7H08wvbPyeBUC6E7cjuDtNXC8b3ab+Rqquzv7
t6NtUXD2NTr39cY+ccvbVWqfZ669pXDXJYuWyVwxbtzk93ZcS6zXmp7U+sHl5D7Nepd9rZ3ZyAJm
PJhO06i8Dx/apdzHQpBHsi4T0BXQBeXySelH+5MzkUW+BraQX62/9dbea+tytKiSpKscNf5g4fak
yI4PNVeMXsQv4C24PmxIrnRXkKyRcBkrbw6iHHgSc0qlUhd1etacB5AEEdSoBT3ItCCcB1QFoNYF
Y75nkaCzaxKLHmvs0F971SLvSDR/ui99BR4dBH1jN1YgHF7xzr03tJtrxvnM9/jif85NJlh/VCKH
O0FDpFtudX4q5b/zZpPzbtUaW6/Q+Z6e9MVs+iU3apNJIuDnacW3/enB3wRRY3gRb/BOp1L91ClG
9MHbQ8k47BDBao9PazviWgnpaYxFO3dDKdrTm+J5co8wei0jTlFpbjZJ6jGb0s9NkUXN8u9dCn1/
OQ7f15SBltjpDEseSHcS2xFyHfoDopeALdzOC8FEUN3Ef1K8sIySfVHo5S1CVttGq0ql6Ui0uBKE
NImUEJTBkERNpdMhXjcV1sOYVlLPMcJRJbuHYLUqtnHc+R86HKwSYp9iJjO5orkSBKs5HhjIvDyv
s5Q1f1kFY+M8w1ZBRWol8t4BakGI9bYxHU8SRAlvk/c1EX2o9lOdYghVnf7DlWuTvsVcP6J4h7PT
B++ROTK0QCvN5h0khAx3uMI007C/6r3JMw6481BGsdu3lv1UnrUDWJAX7Hx/VQv7nyTrvAugstLZ
nyabniW6jR9ktwdu23O1cfrjYP3eMNLS5InKaaOUTxpjA+xqywvlC9jSaQe9HTMqHTQ9OpIpdgbL
++Oti0yJhe2yRR/jEYpYjdxG8GbSf98VuJmGc0s/t5CT5QWVR/w0cjh4+qHb4JiEdm1KuCC4BFTG
2/n1THig6XKN9dT8enJ0xh8gtlgzp9T8316SN+rgCqzEdBHSowhp9w87HU/aUTxZoUm8PFgYSv1M
bkV+2bzH+6lcF7NaN0+oF0rVb8/ksDlT5/h9XzXAtzdqQ1mYWQlCiqo1PQHmKB9RTh4wEv1CsXuz
Ubj6sC5t29rdtXvI/dbf0/nuZ3Popsc40vyQ0yhdglLMq6532sQuQWgv4o2nwUc635QD3wS90052
7EgrkQKQrB7xSvb4bFgxIJPzwOH5jqghCbfvrxR9R+1TGM4PZnlpF6CokP3cmjl3247LFKKivFzr
jcH/WsODmPeGtrwDzbm58UcTIt7vUnengcwqkv3gi2uNTWfRD0cQV5aYM5aHF0ULssmlw9pdOmZR
AmRatxmaeHACEzBzSFzgpkk1QDACw0i0h0YIJrZ61DRzZRwclV6UrE+fNMolITXvEUAha+/0tLyT
mrqXEbEEf/gofR1hyYlxraWwZfPEvMsyVjHGX9f9T3bJP9cE1W2iBxoCul9ngSfUGTIfwTYKdzby
wOH6hxt0XPXxU/At5UpJRjjCri52BOaxN8w0d3Q/NwTqu+Zna+FXKnba36C4QrzOe3HJqksE9hmi
tApy+El7y2P7010u/fsCjbJQB8QEpUE5o/pv2PuNCG7LuMclgmURkwKs91zX7XwjxAzu1tKNcGBH
OkFs/67hZX4VRt0EtlSAKZOQZkw6OhyjmQuU2uljsBWlXszSlGQXRwW5A7aKTeBokW38tsSlGwrG
auAHnJQvtjCCYYcA9GRKL72HYPoHAc1AF4Z1l2lXJVqAD6L0mfPj7TbbT5aoukjHn+UgBoWMab4G
sbyFa/DmLKiSMAfRmFIbWxTck+h1xEVV6TSRm3jxsRATiXKDmhs9mazc3RR+QpzOXuGsAiKoL/P1
t3SThx/99tKhCgAwS8f+C3cx4XUyyA/R08o2MrZbSQyzjpqPCutR509rYKApOpzXXIeeaVunot/4
Pi4OrMdA1SeE1DLmCuFJJVCoMW/GzR1t4ESkrvscGoFc5+bDJFsdKXD+8Iu3+qG4CEJcx24PGbv+
ee1Vrt4e424RtCurAk9/1rSAgDrwsdKPHHWp8XeuNB7IAtqkLh2h2XVfQSWhxaX4ZL8L4wO7BD4r
VGDGHxcjc+fsUg5yVHl6QAT3a5mPEQ/TC8I0XVUtQUr9SVMIuHyxFAG4KYeObM794PRPbw4dwtTX
Qxe670T21boYodYwrZr213bAlCQAiI0f4LCZWlyZ+4ObAWmfd/w/uiDbwNoMj/W21u5cJBT3LAta
Do+/XoY+hp3X9OCciTPE7Sa6mv+Ut5Trsmyk6htJYYojFfX27JQP+8JLYk/23/W9qO0IOXUXNNcm
7b+//OkH2i6HOpdqREolfxVE7lT8KyEwvSaKQv1HRw0rPT2RGB9cZcsefT1GVCjV4g/suGacBpJj
XVRtDurIavOWvqf3JkINLAe+FKkSR3/Pu8i4Ux2w4RqdSRim0ohuqCtrTU/+nJ9oRezf5Ga1DDgG
IUJSmLUlLP1utFc32ivK4Rki6spoUjFYxPCv66EJr+U+TaVp5qUAsUvQ2RrYBhBsZRlRuSkMnyH8
YoQ1d4NRmHr548NpWmpq80x+3nvbhIC30TXxgJTWf506k6fUSLzr+cImuKHQ2AomSU20Js+lFxUh
aN2ilagEpXTthNuVM6/WF5rf5eguVrG+naiYDJb3J9HMd2HR1EKsyD/IJ07ZTYxUT696WOg+teQH
arOHeNZr4RowsJujNIfcbUWZ0Ajwt6vjNlH3U/4Jy7hdXSqKUg9eQrrALYvVObpoJZrjiGPBuOCh
N/bJJVDf4S+re5vNNSwte1UHAdm57x2jSzkoXkS8aH/VAbwRd0dyaS2p5oC9VSqxIvYkW91az3Bc
YzuXXUjz098J9WwresfsxocFvXUzAr8kASDcCF0fulUMBg5XyQTDS4gtvNUX/x74c5EkAZgZW57A
CzTgTHlf9PSoEgGbMPrfBiuSFmc1gkgqJYPNYA0BXRg4WQPIOBpbjvT/viCocJdtiXD08u1l7jnr
xzfWib1x7X1+zIOBiYgSqdoHJndyeJ9ZpyN/fDROSxMuIi81DfSsj+jwaSdq0Cj1aJPt4pkByjzb
DJOacukKW0+zmDaIDCN2+CNXe/qX5UbHaXBXdU/Re448CPkwc7XbMplKXyW9tm5u/7y+6zMHSCjo
ipFlcg+yXx0yI4wk9LpCwvIDvE7AM9eLS2Fr3LUr/zbB4oJ1inNqrO+j2cP4SNXJ4VBtPpA+z/HW
y5rLs2pkTSv71x9PMzcJBeYnmSfRbwD1VK8tDAmWhSY434aAsh7Apmv2CgOEa55Gccz7VLW2tLRo
GBM8uPOTn3xzRGsT/sRLBYNQNY5g00jvGOIQTEGPf6K/l15sedB9Bf4DWgnSOWqOFj1cymW94m/q
M4qcuO0VGYMeuuHjOHPtODwrIJ73mQNzpDoPKSZJE1Ysx+xitGuHZvPy5CNaoNX4HrKBvcJDLepw
86fgtKZdGXlZYq0Enq4J51FeDnAEMBMV5AG4mEoS44IN2QtVXarVMU0RXf+WMu/xfVUj6L+byl3Z
lBJCt4TQFvwIZPWXtqDOdYYOkKJdS2J3flT1sNA/6sxVHina57RNtUDE4EmrjHhrWZJ5BMYFdtTL
iUiIaG2gFFUJ+wyl9tsZOafjioLvbll1EbZgLMNHcQNDDTqrtCFI42O3mjWYcAnHllhlgnbtz/QP
AzO7aaTFfa/wkK5JEwXBLKCJ5iMFdA315kh1vgs5m7dKIWgds8pgRkPqX/D0iNzWTqC3mxUJQQvK
Cq2b4eyMWlcjVkqfnxBTwJVgDPIRy+jAHmi0GBbG2Pg8G8ZWYSif+j5qmC5L3N74Hjd3z8JP7KDv
QtFvazkBejixNz+YqWzrTAV90Rls0gwb1kTQxK2LYIXLHr08GK5QQSHsta8k+ZczVXmx1R+rDyID
mAYfOclr9Vf5FuzSrkPwSDx7cFwdE1p8RDqxdesadh1qyruqisWvoIyiwq0OoACMoYXBU/ih5K3S
vHU8WToH8ymjbKq8sskBg0GfVrcnfJ7ky5K4J+a6vDQNOEONp7Ki6fys9PPHDKNhGzyqpd39sABo
OYBl/yG3V7xK3jN4//v74ZDWGveCl6Upouz6p3ximAHVlZHySTMeRx7LBm7ivwrF4ymNOtNpI/fJ
668aKYj0oUfQQ3FZANOGzOlTo693IZr3Bz7NUBOJU+X9INHGxckS0YZath5Tm0ym8AsbDhD4dgkz
ijkao/ZF5I+OXot2CNlvKUGtnNxGR0FZasNgZZYRcIJAon/cHHPQJb7QXpd9Pf1FdByxNq1eY81i
kz8+owi2n11r58rLs+R9b29/a06rxitDyKu1KmKHpyneQRX8xMWIOx+K+bQ/CUOaNd95yTfI6TVV
66djcWuZIR8GF8dTtoEZC3pz6JH2V2KSdUJuMQczFDen+DdHqRYJ2YZkXJbVFsALn+wECqqmHnMd
s33aTYZfIkOYjGO/0zcX1HunbyPRpo1fhhMmtnmTPEWuYjnYo+rJzipMZ5A6hRmgeMh1PROPO8xJ
Ne9Feo2Wp+iMeJ53NoLylQJA1S/On7D9BRsNKpLeuV6VzWVpzhyhkfCY0g94ONSI+wLQ5lGdcGu/
LodxKQOT+SN5ALg9f1V8yRlFswavo5CepI1DkbPs5FzWe+PUyiXJw6+bCwTPeZUmACl5Z+QkdKq7
697RoNjtb3AjTaBX7Z4GkqeS5rqX//+jnLlSQA5uBnv9hrW1asHDcoI4pmnTLFjzqIAf+2RDz2LM
JMLtuX4BMCqRlqzBmVp7enInXx/4Hq/JeRwCJM1eko6NPT/SzTi0aCLarXB3MWT85rjkObfJa0LA
SQyBq+wN8HYlIl9SUSfbuSE4Az+PbMh+qbM6v0VOVoyghpzx8OKHRapzNN9EZN0zvM/nGQ/TZA3/
MFJKZHLEzBu44I3+E1pSB6s72lv6yQCNAbNolvtL+GCwJhe7qC2GorwbFbTCl2/saSRZJXIJ3B/q
ApmnL0GuGNxFCYW9I0QpA6EfmQE4YmrbpfzsH6Tfu05NY+ZTqP/xkomCbUrePnDQVOQ3GH8Ruxmx
89yrylWK6+2g8fqjKYOFNbNStd4YA+leK+C4gLZ7iDaU3W2Qscl1cr/yE6OFpTRqeChCcIEriwxv
idxqvBQcgp80qUQjYvLPu/213ybpIdSO5Pef+CdBZsnJT2egdUB18gce7JxWDBdLmKHEt8Y0mRJ9
NMvawrZCgZfzNZLJ+zAvUegE71+5JF8IbQmkH94CFBqMNtEH5SJwvjjWiiRLqxBYNqkKI5ZPC99r
kKShRCJBp3WliL/HOmYtvtWU3DwFj001vSBmNPWd1SgMmLP6HQgMc9LkxN0n21m6FLu8rcxrq/vs
Dh+CKrXL4zmzkwDVdjFZF/pksoLbOj13gOG+/6z4SrSdprWFy2lq2b4s/1zw1Ujl8Npc/6hw0wtT
7Uymaprtw8uDgGXFko25W+rfSu14/utsdNOGSQdoj90imLYTJ/E3KnySraAbWtymRz1umF2LXv6J
NyhyfiMl+fc6M7RgdqzrOY5B61dlkmId5iBQ45P+iOCjeq8LDvevk6IDk2Sh3c+oAoydRy3mZJ+0
O9JBfV9ZfDn6+X/tPAWFRGcuf3uaVDU21pQnAxBWH6LRaG8Qem4iL6eCRC1PuKJO6sgphNI3TYK7
zeu1r07PaZBWCpxg1UfZJU6cn+id9jbOEyJGuTDeYcsDCkFB72x1Xb43dnIT6fDRsRKO2Uc9XRyQ
H3MOsakGcioQLh3NBjhpECCjzxg4CR3a8YVrnXiX0m7XxMy4U2sRYQFUmso3REy7CydMfmm7Mh/W
BrsCugY8tD9EUrPuHyuQp91rp6afpoFdo7eJOWb00hfRunbR9qHMx0PrWq635rOjfeFx0bvnwjlg
q1dFUuOMlHDMtMOT5VrLG1yQl+EkQBbVeu8yK0k98tPWkH1H0RTHYlqfBsnYDZ97f+R9djxiJrN2
dWDrzK0MaZNj1vqRGDSgVwAMmncTJvChcHPVRZXmuzUVZq1TFrHXdZ/tImb7kRa3WxyLehP5IfVx
Hq1nVYC7d8VFjt3IUBJG5xY7dXHJo/vFYi2qzYzhGFjuLTRuYJ7I5cSvN2iNGxw4vVHt787G0+zk
eIvGq7l8MxS/UKIkrP8lPxzK7RQlEQvfBVisw12NagykLIBON/LsqeiCYCklEnJOUU3MBbXjPyWo
uLr9euNus1TxmrUYjJ211XnGmbTi6alHbSHW6TKUci+r/ft9cuBcBsYWfMFlgOnKNHtZum6QATM7
UWGahk4CWkCFZ643UwhPoxPqGCDtHwm2QldUoKyppvlJllQUVDXy4PcuSK0kFFzPW7p6kIOynopa
9gRSwjpodTWSZxg82H3I/PHUR9ms6QLBcLxlTlVmr+TWOJucneRrJzkXH0dqwdHpXwMaGZVzyg3r
QsyH1Y6/J7DddygjgRFhFDuXZw6dKpjBW4AbYSIAgEOPix219psyZbUl6Ag6gw0wIoYUxqOby51Y
ljO7SZ+ILfRz9nk2sUnia2S2PY7ghbH4Pyo3u6p8OA4n0MsNxhtdmIFMyqgkKeVHhUQAVeqz4DpL
QHfpyw+DrLYs6qHwleNtKe1hlkBHaKjn3gmKblCTx6bFjTnETWyZ50ojxayKqrWsNFXvPwDxVXyv
9JXZQ/dIBpLx764ZiyvUvhSwXdX60JG2I+Us2cDnawdoERjWKS3VYb3vyDr5zBkJqCjQskL0fsbY
6ipC68uqWKKrA7ZqTnKsoy0TJTi8qIXx4i/Qqr5khG/rD/gcY9uwbSOPdOva/7Zln+zFGgbgPsOX
KtwTmi5IZPZgtJTzrm2JFu4yBIdLCGABkWhzKfLId1nqpr/kmb4jk6nLt2WS7pFnjnHUfMiA6U5b
4z1jRzAbfHSQYotCxZguFiSg98Oh93i+UFQbTTvBXo5VOHxDE5pw3sKcqVXb1eGXb36MVBYrtIpM
dqIQ8/dLacr4Ul4HEM+OlwwbSJSgZaZvxiszS1YDME6YkUABomqH27oxCT9loES/33Q5FfIcMbt0
8HdtPhHMEp6rKD5XsfVJu6xa9fPfn/TU7AeUnsNL02IPOsEMEPXTtlnTqFF0Mh9TnT0Zf1mw2c3i
IIm+IilaBJrD9jRGbxcAXyZXtHJFH0FxOSeQCmCA39AzdiKXaVxebB0J+Y1dgE1i2EjbhDNNLHJB
2wEKdOtvWPDDD9yorMtLsRWWbGI+yViuTd0p1wLh6U5g7RjPFOyNjbB1zfnOETFlIctAzDjoTvtY
dtnEqqyIks9+4/16mmQtyL4VLqoPM0bOMQaFWZK9Uvy2wpef3nkxu9LJhDvT6ZZgu5ce4AOzmluG
U4ETIuai9Lnm5LZyo5cFllTBDXE8qrzExOFFtsnwTjFQ8oTUbhJPPmGJFhURGq+e8LpeaiJdut3k
NcCjKv2wfSTfAApOHxcDARABk6gYS+rHUFwucRz6/sGn0zHiuuTuuAlIydYzbgSMquYVoFJ7k/AN
6L5LT9GPpvy59XT6gHlt+689Ltxu6wuc8da1iyEoVuJdChamFQt+I1++PWhumGk3Bal6FHs9Irip
VmRJapcGi/w1rmhWVoyZlhwksnDLgSZ7bU+Jc9YcryUxWeKycqpa59FLwM8KftkkCCnsbEpjU0LL
0bpjf+WlAH4V7XYriPZpqWeG8Eh5VpWRrMJ0F8nFLvNdMSLgaOfS4j4o3a2QjGJC02Gh+77h4qyq
bjB8+oWvq9Kgcwi3w+cp3/dxuqklZUyMCt/9M8VM9hzqtZ0NIqdRbsLFF4qGxZT8vNaIIUWbkw/m
VgmRpqz9YE2I0+UQqCt4BvwxPJhvdNnKJzhCCq8fatNSHF7CIQXuRPiid4kcMwb1qagIi9zJef8Z
3AQQyVXyQFV7wXDFe2moe3dDvinNnrGQIOx62UXSRNYWVfShyxaSM72qFyX7fSbd0d+PnJfThF5U
o9sCnloBx0nms+dzK58ifY7gaaQcRTvP1hy8Dq9nPbUmd51x4HUAO6dtDIpJsg+tXI7tgCSK7Cmh
AXjpertK27nsKkVWjM/0IS+2RABHCfWbPYrI62IdGFeM55z9+3JuoeExDqZTpcleLKnaO5IT5Zkx
aHktue3T4n9K+3DykE9+WSiPIVGWv/xUyXI7XHW4gGYY5pMc+Xpka0F+guWi5ce2IfaxgpOLSy/Q
LzV1dUQSpcxucVpt9MDVdFITWudKohG+hGOgwd+xlCObCTAWzNGPyol9pNSJCPd1oN6W7oiCRAfq
0GxF0//BhRBCEK/6hAtjcuf6pjLmLLSM4l55WQqOvrQK6vlC03++WpdxYXT0iIcx9BxU8VUlDmMn
NqloKFMAeIlgcqO6MzkGakQu6Es3x7mniiN0C+C+nj5pioMA7uY9dy5o9PdOTn+DBMxNvSDPu4QI
H8c8tFA+TF8HSume51mo2q0Sbm2ozxg1LZs/6exOPR0G5KaMR9vcYnSvxNlEVXUepUsiV0irHcMA
K6P04wWlOpeuZrEzmNclQYDfJnaefNSi6raEgW10K/+FEgO2s2Kn60UJ1MC2RjPvHj5HY9oP7zeR
gfu6svbAv5BtDV9uV6SSmb3C86xuYFvyq5sBRqRXDZdgaOvL8lUUUu1FG8V2u3BfnjiAHQX/S8+G
8Bo26Ju/29ilQtB9DtxF08+9gUWlmwAY9/N9J/COLxPk3otmpXIyK3BAImWQmutvo/93bRXDWFbw
gKQV2AIuD77ncHvUekI0g14oo5LSm5nWMEdGtZb5CYnXN7TmfL5twU9tUenvc3wBu7V1VHtxjo9C
XEP42K2bFtIsMSpJH0PLXh5rdjjWxOsTUDT7bvywmiN+78Dz/BIiem85CcE3EIIihncinz9SN37y
HqN2Y2Eg/1ZBiKZUaJFTTvQnngK+l23190EO5Nw53D4jHsWidQSQQRgPjI2vTNacrgxbhueax1Nv
5lqnoQ0z4KvYNdKVGZF9xz3y/frND8ugnnwHAyewqc80Upd0yWp6vW++Y3S25K19XC2wiS8yNVu/
p0/GRhaThBF5YxXrDnP2iNwAdN4LuTK6yEvz7Iq98uc2pgvjf2yhUPQoN7Jhe1e4vaMeatlewoMf
NHcR1iKAkrsHLW8hEMPQPJqJCTOvbeEDJ/G/rQCt4tB3OmJb5w/HxdkmTxglbCAuqf960UhjIzHm
nSajo4Sn0QF2dxoX7zwJg69kgSsOgfugsB4V6Me0PkauPnBETllMjBtZsnOw7gCvyXM32ZXT8OkH
igSS62kT1unsTTahOmF7W6f3LzaJnfMQBD9BNAN3XW+SMTnlBNcWXRAp5SqJjNU2FeWGRkVdgFbJ
yjVW/HG+2bSV8JWs//LMYkTiOH+K3uL9BhHOzkfmyPm8FrhvlHhGjw7PZpLbFHcgQk0g34GzujFF
6crO8YA3sUQiJX34uDhbdBZq2W3PW4k05274+frSEfx+lkT+1+tXmb9Ihg88Tg9MVI4XTD+AAIKX
8tGRYjea6Jpw+THCD0hhRWcOvCz81AaT+u8Vr0DwJOvALL4pEsAqMykuhcMZKEuzfkidDkzJgPdX
rNWwmC8KZIZsWAGBP2W1E6ztY2CgI0Gtnuu8WFDCVVqI0GVFyY5RKJoKsJQn3zMXUWe/ujb+OuUc
sis+XU/vUDX3DUihOIAf9gxqzbiS7vbyUQ06dpCDxfLczUqeK6bOsF+3dZiJgYtprQyH5OcmRbIK
aKf0C1nhb9hYJCTvNdrEcMrx33GymqiaEOyS0ZfzOa7vVCfF31z0ULcgIZXZDTRcJ0FOEmmKEQsJ
1FS+/e8zKlthEH2yVFOrRTbHyP12c6CVkD6xSA5keExwP9vFVLu5JARmkYOv1F6GrN6bw7kov/MD
Be46I9+29wFxiuzHqkdplRXNmBrpwPaJIOuUoVq6ZRnTNw0kauhelbJyeIiQL79uG6P1KkY5xTze
k6s2p70vEto8sV5gntl5OGzSPiNpP5yUgkZPYx/B/haunR7wzsVVoM1OvLoZcp/iwV3U5ntjh30S
bfGBh3TDi8Wh0cyaptUQS6SuYgYkDuA0bIZp9fHcG7SJWaZw761Fi+XiHPurkarb5dRKo4WDsjUV
xXx68s8e7u9pUIOGQbJggX/N5eikR/kEx5AC+AzD1O9f8qdXFKmCuTdyYsoKsFvma3x2e1BIOi7V
2y1+73fyl9dViX0XPAbwk7z+Av/AHfKr+bkqmgx+lt812mud3oZhGBBHXNWUpwwlogBVO9cnIRez
tKa3pytI/SxDj84eaKqhGOureQNndsB+zDAEH6L2eYPCoHcItHpGXL49EfneYtZ80LWxpDcRUMXI
eni25g2DhMkL6AGJFkR5cCmAHx9okG22OF2qFT6uG4K31U5jgP7/u7L1P2jwkJlLGoCLv8sRaIVA
zgt7LO58x9/bYIg6gVQyCBH9x5tSpuCCfq1lv9CXN4HKTPWdFwayLy71gRQEVLI66zWWQMcQqfhl
DjKegq3XQcMFqnlP89J50FKtJ39DRf8eZiZoeJbzKQ/Zt3JEhugYR4Y8tDxRZUB4ry7lIEQNgSpY
9w8T0n+E5nWbKHWPEShrVuqOMAQFaq6+NQiotLuo5JxJRwRK0+fniACaWoO/vtPEMbt+cgw/xHo3
fvPUm8+TqE9pUzHwFoW6ngmpl6Zp7tW5yr1NohBBCxswa4xSNzrf89j+4JCtDW2biuGDrqgF7BDn
zGJnIVbFFcfPi6tMosybuDksXOScxWu9aptu/gPv6XCM6kNfiZ9YN/LbRlus3zkbBomAVaXM/S8e
7PuvaBnhLodLSinktJ2Hgy/ZeeAQifyF3euKlA4OD/D/3k1TfH4KininrCEX+nOm4ky2mj0BKYFj
vDowQFSsDTnWDtYevY78W6JPhCC7ns6yDMP9inCBJLBIF67HoaTAS334mC9uB3sz07PepGb9B2+G
6vtFE+2D8vVJFVQo6HPSlQWZ4s4anVnCsCaHot+u4JoC44zJsCqAvTiu+lqnHn9ftJqcL6hEsR2S
K17CgsL+iD77nL3tLa9YFV0LlvJbGsbBoIAjKKG4jMEI6zrOFfY1k7rWFr4hFVqyghT9PQyt3jWT
Vz1eaPBtIkvK9hSi9poESyxsGvovpZouw6jkZmgh3Xz3g1Fj6cAtQru7rknfgpvXdagMxozagDvp
CnNP6ZNGTuetn+aQIfTEFZt8UESsj7Z3k4BE/p3Gr39r/13crm2E+msVaUJHzmoLVqDqXf6eEV3S
jkmXSE2VrIrXFQr9x5VLmXVJ01Fqeols/vOUfd8GMI92q/qLA+w8OT28MclKzCM2IQ0rangBXeI7
QXW2Zk1ZqI2s6v0X5qf/U8+316iOgDssxhCc+5VgECUdV1nsrXpMPnhmhmz0c7OVo0duKjn+4JnE
hKPCc9PlG97aSDYJks+ToXeCxk8I86BKd8QWlnxWzoN9SdMfut625Usx+fFBdg13k0JZVNZ1Di2t
PenrpG9PUXZlyRLOSxxGoa8roN+fKmkDS5/X4sezxRywAnPzXHvaacIFbLo8ZCX3Ga2LXvQ6htSb
SXLclavAcv4KtjfUotw26S2OGpqG6lLn2bhY+UVIfsi5TN5eNu5KDW+V6+MYmqtsIA64e9T3U8zA
HibdV7Y3hnkL4b3smP62MOJEaas8sAR6GvkXEMc4WB8zkVjnpr7KpPgEZd7L3x58JPwDsD4Zia0W
SIJh0y5RUSNzxmaatoCqi6XH89epTIz00sOZ71AHZQvJKlSbNi90DwHItW/2YeGL0D2b791P3SMG
V01nW8rxH+9udui5m5odfgvm5VWV7j6Vxj6j8I/PJjP5m9EZb5K2rXSsXtauU8k6+1MIFRBS/YoI
Uy0a9wDWUQRG/GnOEH8LLhOnFVEh1GZV1UQ3XPFDmidbVAvAgGdH6GccYQBspx43PGIsgMzBj8oD
hQtBBagDQL3LBSXlpXiazY64M8kJvfrFMaGk7xlnt1G7kJQdibpiVCxfrAJCHnnt53PEf1wcyG2Z
Ga2PqHSjNojkd6H/1zGKm0kHMyN2OUh/tOF9m4LR1OrnN+trgGv+j8+5WUS3wxS0FhefL+TS7GaT
R1wsqN+dL07rD+5Vg65xV81oufftbWZci65nvoAuBnX8/ZJvAC9qXd7sF4WbvNCnUdA0M1y4hkM7
SZun7QrD1PWitJdefZU0P+5kzG10DNDiqxfxgyYYvSczvRqWLGzUgjjORVpvp/+1jLEk71DsGcXJ
lqFSHBvAvHQU9FxIUo7ijM1O9waXZoS88k9vB4QeVFd8ETs9GAgF30mhXKqxw6XHf4H93lVBJj2C
FDgW+k2SQTwmk/eZbGsQ+vdZlkrb9Jw05RpiDl+6L2lwjOku6dAvpSyYLt9uigAylSXZs/Rra4CG
eElL3hmXiZn5P6K+Clv+Z4Nw1Wv8aEkm8j3lndE9ZVPw8mpyEtKTMa2wQH6Y37UfMWx+FvSsSO5+
tPlBqyL/RPLa25eFGQwwIJTe3CoLF7gHYREm9vw7LQ/oRarJgoPZGoQpIucZ3rPY7qoJOR0WQYP2
DrqTFtz8v791Ad7mAVh+/4Wg6xD6y7CBIj1p3apWGSAhJfL9d886rVr01+dJvB1bJOVzbghI7NVN
dexGEoCRc5uJbAI2TSNFGECBZd6U+6/GEO5efrG3VO1rjLOex17WiCI0RPWHYpm5+Mo5yl8t2sga
zdMc8xMC5LZhTE4V3JuD9yYklpTIB4xE+yb6+kHYVOG8jz3ttrKZVNB6J0bW4DIwPn164GZvO6Ww
xoEFnzBBaX9fKGX19Ngm71zcv+j3UoPEN4OWLEi+6H3GBCPm/Ymmomq7i7loBl4Djy2WegCb4xPR
xdO0dGmRjb1QqZ2J/+4RylWXC1YguVoGSR89v6ksEA+3V7FiFdqxZTjhwwGGyTECcO/vMyNT5m8L
a3XUNDUQjW9Ouu9YLQ5eWA229UIbAANZv404Hq57FcpxnPRSZHCOMMzLX8IVxslvCAFEqSYbXmwD
3hkubYD0jgoEh39YGAvle2893DpEzVPBwekJWZUqKl6HXY8Ihzb8vB+2ZOiQdQ9N8L1dhBLzJsfu
1h8m7H8ciRgMDylZhchxq4bNeyuQiKghiyKqLRiUb7o3KH93GzImszoAEyZo/3dPIUJzJSehVYzV
xVx4lQQb3QUk+ykbltWVqpJaM3xfX2xezQVM6evDd0edIcnl9CGHNYOrkGqjEl2/R1ziwifnQRPC
q3UBwGlkRvhXvAA23gAwvjU9cUvEltcmCaNKqVXx3khEk/Q6bcS5ws5pMcPAmDyGs3somwhl6v18
vS5CdcGTD62qIGbuB1ECW3EDmRMm/h0g0O4qWCVKAHQ8W10jPos5w4kliU5swZ2LTw120b3SMbiB
ECxh2+JZNPfOCj7+WZYgSDH9t8E9TKaq8WpM0R9ibP04KO0IXRdWrAXo+bv+tAwRQ7HeXCtlkoB6
JyKMyDtUlxOxZG0u64mcV8TSSJnIHSPbnN15jpeAiRov1YdHFGBYX/P25LbtWnlkcMalWWmxkuEJ
LE0dJ7YVTRbTkcPf15MI+VvtewTV4WuRHtvxmYLNUQiM/8fj7KOgd62Uu9+zRsxtIpWAqxuSuZBt
26lf9B9ln4uvpcjBn2Kkw9v49MR7/9SS8vRQX+s5wNcN3+I8lVaYySCZbB1IwD6rjgHasqJQoLJA
0vOwidqt4ubxe7Yla4ouwv8CycnYYZMHLoryWolNmwhdzyikjOmcsrv8HN/waV3/Ep33pUCB4l30
NPqId5/ZpcEtuv5k3ecoGz7i3rop0xI5krJ0Oj/hUdrybwYv70Yf5BVoK7yuyCryXrS7yVE9OPnv
CpYSHvIDiy12CAR8faT0OJ0Xb5nmf9rW8gqrAxILWuP/8gkvYCTYOuQCjtVYPA01XMxcMjKGSPWl
s6SVbh7CgtZxz2m/oxM+mSrY/P6g0fBFbgqd5aF4dLmw+hL0Vc3u/S5jXV7Kg0PsGVXTuaeMb9YG
0G4UxoXW3eig014O4J5kULyeyCdA2eO41+gAZkspUE6EbwLptXE1BvFA7aWVTBZ0DufxaKLjL469
phfvCkKLoYBJHrhWRxb/OQoNxb3ymIvB48WhzAAZpNWRrDXZid+6tC85eLvjtA2ViGNfkhT//UZl
h+i7HTiunv824LACqYTC2U2jeGhrKNKrlHJCKD17+sDE3wIg2Tjreo93HGUJoFNCbFasCCi8L1dx
7yRR/kznIxKOCaCS2mahVECb40jbKJBoHT5NehyTb2hXapqhUElnG81NaFH/vHHeXj6oEX1/8T7x
TzaY7F6G5c03dMMr2nSjPJ749PRuvcu8R8dXvUeARVXyZaKACsJqz/EVt1x/S3egwBnLYt7jnkDU
yfclno5WqPlfkxjaVQuHV1rMepu1EbY2g6SqKrSPLI1QdFqFlGgFRe4q40KUtwxIZydtqMHZqCVM
5u3mQcBJHiMM64I45K+iVYFTpVmo0iKkbalkqhEodi2Vu6Nkag7cU85AJAs1mnll60CrQ7UQjXN2
1cb8NG1a8U0E26i0yb7ddrLxA74BwRbJKmaCtbKnmMjtEXWcNleN7V5K6B3IHnpa+YOmJr4elofQ
dE2j97EZpGEMYPPbRZKVMsd7KcqE82Swn+8VTkXneCNCmp9iF7/OJ7Wue1y+8opFmCST4dbDzqp2
f5NAelhBO49zMldFHr2tjyVpoxoJ9qq84fahYZzC95M1HrwqUWvBqdkYPIVxYDx2fMXXnqAqbygF
zhnziBeugIX0eN4dZ1//Vi+iZUgDyY76H8K/WPB1hH3vs9t9xDvmfB31rZ+EoW+3nATnzR3NIDmh
vMYweQHZ8ghRwxm0vPcVu2nEK7o6GEufK1ls/m3F2InlQOurU794UG8kNgkrM7Ta7LTr7AxjpE7R
F0TIQC3Tj75aRBkL94s5UKc9J7pi7NxkOTinsrswZ+u3q95Q3ncekaRRiTUE0BWOvVfKZN5saEQ2
rn5z3aoEaMLcRSnJ6m3Pj/r9sp1W3pRkOBnlNjBhyobgIO2SKGRsu8yXoeAO17Lu33c4/++g6n3E
KJXra1osHemRGwz8RfH9U+jhPeAg7YA2gN90/EuU3uO+qNOba2YI1GcH9QtBfMCDN2XyivcOT4li
cD3PueSjsSwv57teweUn/4Z/kUE1VfH4TDHdkitcmlDkputT+zwQ2LJ7ueKo/ouum3gZExBAQm7X
LhFx7UnTzZTuxLsRvFDYxH/2NA0BP18NWpyRH3tkfhxVeSMWMlCN3ff6+YumQi24/sonRcUtngMy
M9PWc7inj6ZswRrtYxz6A101Tx8FHE6ER58gnuEYfFTUQEBqg8yfQXODg/B1RWe+QSlI0BD86gZs
xo8Qw9VkJOSddKbsBX7xvM8G8SOqHakE2EA9tJu88wFV2p9mEFZXqxmdbwjLXmWBxWqVYxrhCToz
wKhWCi1y0TXDCWj9dkaXmd0c+hybkqfeYa7jIQgFhkBxzGhWCFpcWQcCZ3ZuQ5iMsPOEM63W/UbZ
uwJ4PLHlHbiFn2LK03j3k1NKs4ULSW59dN3IiGr+YKRApCDrfWdX6LVoc2H93raULfEatEWfQcc9
JsPpKecIVjeZy49bOlR2+5tiGp2w76EMUIRJR+YsDiNgse7uxeBFibIAJPcn3Uwq9Z3Z8no7YnE/
0YCg0OkY1LIC8/coZkQtmd1dhmBychYpHsxs1d3sN4prqH8hvKB24OZarr5I2kxtEKhXarcHfuyC
P7tK8vV3sUsrLJUXfmZ1sOabKZLkUIC8N/iYxpYI7ea+vBFno85ONCQlBkm3i/bsmMUctWNHjglP
0iYuM4q6KXVlWMKzUrWW9F40WT++jF4uvezUD1FYe3+YQXDAEDvPb+n7t9ldaNGRqMIkDR0Cqu2q
TUcWKSPSXHoSDlsBN9Y+3EEn86EQ3nSt1UGv5kg9vqKARMPrBzvCDfDGsMVniVDorgYZu9ChJMwm
0qYX3xjM0h1mwTAAOtJDV4cSPCG5KAjCDRu6ClARrIZaDhjkbm9Eeuk2MT1T44Gm77hePEahJ+Uf
dMTBN2TRa7RzrX9eJqIvvJjJlMACNngn/TV8Opdm+9//mm1ElePRg4bubA/NRd05BC6EKu4bQQdL
yVQ0zfgr4nj3a26vgHuMipJm6fqBxfCLYz43G5cOZUE/H5/Q//ILfmBtS6yiWgich/FggB9E96g9
5NQlwkvAc5c8y71wdhQ4I2h1f7tszeX0LSGA6OkoXKLChFqIkwIPAY7oLN/qAWRoJwXvNsO6ld7D
N034Zmr4cV2FCgG6VvpIqKPUd4X0n8eGLRH2ZJ90GmtOTehkGlFJIPOtxDsC4lHLfepjvMLJlt5L
w3FOv+FqgT9rkFvNlvj/fraF/BfERhKtPK/FJyWF3WRce3uxEOfaK2Ty3CELuUbazDpxS9Uh6Pqf
lMRNsHLnn5M38RHuDhEV8Pmu5OM3XEbBp7iAncZaiEZ80CHVICkzAGJ6UE2v982ucTEhQFUhcahU
HZaWQfAIFC8v7o+nVZi7lpr3Q9hJ3sb/MRqZLb/XyBdoPblxYuu1NPbKMXDaZ0xFK6Z0fB3oWza5
Ih2wTh12YzNAuVpDlecqIbS0bDsq0iSw8hflsTpZmqugRBAIngNF7ove3EUegEQzHKzLZxF1InKW
mOyCUPiZ8JV20032jHHx3NWLZLLL4AcsGtA4VstJwZ3mMV9XpP8NTtlW5HyGoP0YjI+d8IPYnvdd
BWTEzfTtL0f3RUaSoVIXmliFrCqaEqN35Gt3vva6qpPK87Oko5utyAgV+2sMfg6iot8f34JEDV6F
uGugmsXsTaLzI6DJe83riH6D1Z0uXePu/dEwnkFLQgO7HKtjvSc46MSDCt5X6JKdKKY7oD8KK54+
xAqB4GXOIjK2h25jFSk7gQoT/D0gZ4/5jCu4zFdjCBVb0CwHSFw43695nsWbaGb6HfyOPSp3ef9Q
CpdTnBdz304qRYmstJ7f+D08BFAYLZlr2cC6KMOVw0DG5vC0gsmhqs2AjvdSD4+D5i0IjhDfcmnV
kmaXCDBC3PbEi0NKO7Al3z9kGHknpB4nH2Tk+ODvkNtEUNRP4AZobu6lwY+xDR4AAJA3TnaGyHgO
TWEcEw9pvxS3GMBohhV53L5jvTYuN/ON2L3HPNVjJm74zY6UEaMn+QHsA0CZncSl4op/d576Jn/Z
GHbbEhq3fA9aytEUR2OPEMjd8pUBAmjSPgvE63dmEFCiafQFA60Nsr6IJanHYbIy3ET6BkbtOsNz
g+uQC7EJBRH7HCJ0AnfUgPWrZ7mve7KsJm+bDZa6RxBwD3/2vHhebObXweiEaJnrZE9wgmSM4fl5
D+YqBrrO4wNbSQ5Tj5qzvUMlAWNqCT9d1la4Q40fTARRcv4dmAL8/wJhXvDQaSuuojyn/PERlVHB
dxo9+yG5MtI5WlB7wSPqzlAG9eLJ/EIbQEcDPlQszLFQh0LlCct4B0dZFascg2BEpWPngQa1dhz7
xW/4Zim4+VeyDVATN6+fTMBcp9X5yLNfOHkGUNQFzboxvl4Jnwvny3mgDH55OT4gZPcJ6anZioC/
1+W7esZkedGbLENIwXbMleeb799iCTUZhQG2lY2Oy1Q8knEGvN3YRv/Rcpy8E7x5fuoQbEOMckl1
P1SCcd3MkwIyV0xpqzkp+4hwdZbOegnJSF7oyLD1vfCTV47vY9CzSazNhtRVemNrrRLqSkAzzVls
ScWkXUuj9mesrGQc9hrefSQ9RsKsnrItw4yY8vqiGmzfo75OvGl6S3bp0RhnzSwi6Bc4i0r8iE3M
W1Nakac5aVJ/F+00qZYEOvOVCu23ZJzqoSM1ZYdpZYmhAVyO5POWfOvE9drhXB5gjRF8Ah03N8eS
z9dtgpTD9NxZDquLCbPrUi4zCbAvrGj3qlVXDJ6gxRthDUYv06VGJh2k2N/4PlFAgdjzs0mgKBUF
7YbN16HYSNcTE+ym51jEBU/aOkOOV7xl2k9/G+AHfujAH9PzEfF8matIFGfTixxtgp+lXJmV6kkd
f1Y47CychnSC+zaLljz6yhafbcC0GF5GhCByre820mL1G/rTdv8sgOmaDQC1vwWnXwmxQNbsg1fG
BDoSsAfC0ccEsdmgxqK22PTg/diXZVlDJ3eFFaTKxlbWavCC+T5NlIyPgYFlA7zDKBCQv+wul2l6
N1bShQdgGqy17/PyvMMDIdR9aVBV8wX+o0Vbo7TM+drmKCq4Oa2+5Bb4uiGUteSKgD0omCzNOwyE
YjypAb50uCtfpA3Lp2TAcvASdZ581HDEjfSJoHUA6X5EyFJ4lwRZzlZ1B8f6+IIPUJyA64oaJ5Wv
Z5qaVQtf4XV3MyWlXqBwEPOzxLN3hqTgc8HvNE2PUStNHHxFjjvORd51xjWh1iLBrq0n0aZPIAdg
r5+a6d4r9PW+Fo/1TEbS96JC0Y7LzDNRvIp5rA7S1OEmnHd53EPLh+BCntLjhiGO+TqGrnzTc7Ak
nQCGto+ZEjlgO7ItQP505TMrzmqe4P1aFb37Sp5fkEZKil5M/y8ZPNFlfNMosHH5z3sZv+dr36hi
OmyPhzvYad1u4sDgNwoZ606l6pJgxgZg3MsbdAZyEWFNfVPID2gW+oQl3p4n8B5XTQh6Vk1NC8Om
JZE6HMkIr+//Z6jJoMP2g3DfxjIVteCvkwSPJkYEo5OzA7fGO/YyuDM7VewImyBUAb35i8j7dDq5
CtCPHq+AHFbzcwO11emOvj3Bxuh6mq4RoWYnDxFy2VSbAPjaMmC+Z25X7T0zG3XofVKf2adBNDG1
3/7H7t0NKuLwX9hnLlwa4ZnsnxYkUrQxA5Fk5aQ15c9K/Itxe4hdIa77hnATXB46okDFYzefNA4g
Ui4ghVO6jFRjE1q6KaEB7+TjwC95nMcr4k5hj1jAcZdXkv+1v3KVB5xGE9Osu7P7DVVdlY0Erfch
SQhFhEcPauXop/nVszJkG2uJ4gU1H/lAzeceCTNcUO4Rpn++AeWCGX1x+KGjp8D9isHnh5p1eTaM
BCzqQEPWMf4YKKMZ/+V+pwU10XTYG5gNHTx079ISFcsfcfoju1UYe+WthmiPpGLpB+Du+Y5QaDEG
iPEBs3y2+f7MbX4jEvmiTY2Z5PB58yUwiJG3Q83rypvUxdeXwDYvm6q5UeyjNz4844Y6tcjApb6y
va2Qh0WMM1r0GUs9nNfT6opGfH8UWdTj7gRjxTQXwUOa36Adx3QL9CUjGlc6CDlQOWIN6Z4tY+jB
ZpmQSJU3jgVmmNRAYKaLrqsGOyz4VmKcdvbM+X6vk3glkXXO+D6wSwli8XQZuDDgs9IuzqJeZUKQ
weAnqmrFiOPb6cfsoBzzcLtw2DBvah8gQ69OPUIRVS1ZwaQ5j1UdzS5cRIZ5yfdNR1TNfpMcwo8y
wZrOBCMj7vZYwfHcM0XYtILQtbLDPMEBQNIYxoSou6wSZfLgdSX8p2OmIMw6FwSEmBpgFuVVW7u+
M14ewrwyc2tkZZQTb7sOMDHCpKVfhp3nbHebf06/l5j4d1GFf8d+JlSX4QiORJaIRTy1Y2cuPbW6
04HOy3baVuz3jRZUEbc0WwssScZQMNXRC6aBWA78xobllnwgbrTdPD58HuXQinStAY38bXqMFFgG
kGvhtqvLgLMaFeuecMQlm4Msaj+vos1qDiLCSbZeMgPMmU9xA4uGJGqzzK9FGRHRfzAM0bGjvP/z
QvlpUGdpHVOA6XCC5KCLriQgtXgu0rYmAt+6df7OiGKJxdc1f7VQVUZipkihRM5xBtkhaqg72rIv
x4OKqOLPTyoBI3Q4xd0TD44axXle4tlOxUv7cJoOHjVeVjS19ESiTm6sbXw8GCDaQoidKKSa5Wd+
usGZvzbrDvO21H+sQEflPtVi3YlQKSXtL+Wc+VAxKJJgNYTsou6zfwH+DDv521PqKM2hOw6Zy4U4
d2EdZ3mUVic5PG38qmePPOayYvpX2qVhd58dj/eKDh6L88Od1BlYUGd8KOgPRjuUzLCQQkfwO+qK
c3C0AzoAeK7NNUgIrCRVK6Wq/lpRAp3zOpGwfZ6vs+VJ3EXqBjq1VWAuNHJ8INeak8mB677dfpH8
Xr2lUk69HFVyc8lE4ot3APgamMskuMFYHhcyOL7Veex7POxT+WToGKjyg6xFVOj8kyELfE4C4nJA
wAo23lVdeQ3rmjRZp+8u7LZp5VWzmdaOogz52LaDZUxRJixnmCvQ/PUGsM4RWa90XK7RLE4CdLZy
unZxiaYCh948WOuKDocxdgmXqTm20cer7SbHCyvg/RNAsUt99p1/CK/1R6zTaGSjtYi5p1RsrVi/
8c+stn4p9YvpDJdxRKzMGe+//YTg5CP2TR4JNSniXLm0m2m+ptoc9hUWmwf0iSJtipYrqd+xssZ5
ES8Sl7w0KE1WMiALnxgVxBTEsSEtbO5nVO+qONAQi8Y/BrUJR4Lw4ilxNAx/uDsYtDYiqH2LQ9EL
jCDnQy3kUYav+u1BbfOIYzBfIRYbvAYtlx7CuJJsKJO1dTfC4zjOaicgyWpLZeTMLmSBIaZu0nfv
lokKcXpqaN+LvSYd4QeK6ywDmSdiPW+jloklLwCloVZLK+MoVFNJBL+3nh2ZMRcfXKgK8x6lxUFg
2Rx35Oo00O5TUlCD1E+zMukQ0czy+vpCRAORpMGTq8paGcSqr/tKK9g1R64luN9VuMssFImySmCa
vSwfrTU2fppA1DMazcAWyeadmZ4wCGJdK4vojF7TpFNwOILD+3U21mLYcM6RJO2gvT3IGyOnNFjP
/gp3WUDw4oEoAEx/RKj1g4lefIvePFDdFQnPhc7tYtSOc+BC88c4DXDqm27dStATxZV2DDWW8dqG
EnKl0UUy1IDmndK3gl9KRr45MgHO/iIR0Pu2odvkT7kGNIOQ3PKhf+seZ5cYU3aVEcN+009/cWz+
viPJMhhPBj2dh7mFhwmT7EYXiFBz5u7U6GcmuiW1wh3rzwp/7TMREUg+tAkNnODKEEfDXdYZfCKc
wvxlLcPu7eI/3Quqmxa/mi2egRXfNXL1YqdbXa38wbJeYSiqbbbbwrRFAmmfyc2W2qtFOZ8jiMc3
QalOZUb6dkZOWECKyhbHU3RhRADbePyAPZNPeeJc5jWXYRfvK96jYgWCghRYNKqh1oLm0/MRTezN
uZJfTIJ7yySW1BIvowCoOP3OgoRoY5VTzKWxBm8zKQHq4vssg4fOutH8c012hc6PZR9jVeNLv9bz
vYw0gUz+mrhz4Lm9trP3eps5pX7NgJmoJd7svo4EIbc3kQiQlb0xXxFxXsic1xj5LGhpTu9+gSfG
8np2GJiykGdmTSWtSu04kFqzgUYPa9+ZZRHPn4oIxNXcCqA26KCaGbUNKB/Y74hp8jz4kb3RUZjb
Psh2MKJWScmlJXnbBwmj1T6oC0iQQ1iFuoFR2kP2cuBPAsg4oWa6Q4UWGvYLRmwhQrCcbP79DDqp
F9YeDe8n+nKHYVJzl3dvtNdONpLzA2VI/KumQvnBe0O2P8+LDigInF9wfWSBAjZYIHbpYiXRLVAK
kYctNUbepy84rYPSMxN7fBBXniZaXrAzU9evuZ4zK+C+WrRl0f6XQifR3GX0qQjPQl1LawBAkoC2
r9vLJmCYMCYvtoNQOB+/rPIZUBr6BocA6afKgLDtWCrDx0ze1VnNbKg8pWWp188nVLLo8GulHw4Q
DzA9do1yfZ6FWvYNwzdVe0DsfPO/KnXRbiMJzEI/tYaXsfKBP2QxULDGgC4jjugEXl7oUBUbGbXI
b96lmfD+6BNHYd6ka+nyITIf706NPfN3PN1sAnWXO7KLEVCtoF6Kxz94+mGe24k+6llkR8UTg3Ln
w1P3EOGvHjmoPh8vkKW0He9sf5cI/1WsZjOt3NxgxiQHyHRs00BkHuzLwMMdmT+MU1nFhdZIM4RC
fybYNv4zQqZLUHpJIF61z41gPdEnERqrztHfPvCa+f0zJ/xt4dnMDpbXp+8oOiPdqnGLESyXR+Cr
nbA040PPNSOkJOXcCXRQOGt4/UiEJen1mcQxux/Jxp+UJI2pTbWxDto9WQVsN3dfhivZ0o8Ctksc
RcgD2yVuwQ1ST9AvQXwPkyFR+4/QGI7C4I+bS+vcA61sRXoqY0VleRp728tcnWKwXvzN2Is2wziQ
d2fHPrzK3WqFUdjythH3UUOy4+XkGE9GG7/lW4GHnfeAvxFkSGO66G4rW11iPXnJn0T2i9vxiweP
r8DBw2H7jSyI0idNu4Jolr5KZiGTSb2mVN/MXOWhtjbBNFJrSx9QwOTuKbE4vJI8kfLOKaJBmJMh
odxOU6eFmirBHP1Wb6RA4frqpibBoRROoJ405CVVdl7gDNn7xVAmfQoPmlPVUZSnlcsLrLpH+aXU
GVYfW3HLc7tkidPNJrpfcpt8p+tPJy7FxpvU0oZKQDn8M3w5AH80uLKjU4ZqCF3DzowUvBl0IS+s
ksWBXMCHSzH6Ni1LmCKsIWiQaR9+iht4YiORZTCsC07QxFG3tCz9vv0yj2tcXgGJediFk+SkmWbF
jT47HZB4wSKSXPBkT+CRwCnwxkLOsAFh//Ze59Rg3BgXKMeWG4x4CLdl9bn8SbA59nrdIhivzRC1
CnDKHxRbVgo7AMVNetLbPs/TR1+5qc/Pg1Wa90l1xp5j3+/RASXG3/cBN8t99oXo6QgsoLoKUlsK
OyfjeQNW7WULJ9eRZdjmIeqUTIua/DdiNHzsFijxafspLci6i5T1m37qn0UKnI/sPRaiyxiDDah1
JlWu7Y76WyMR8Fv6VxGBsXzso7PFGWxWQ5IJEHMO69sYf5b4Q8wov9Wk8AxRtEvAZQeGsME/g1Ao
XXYuNbvn3oJDLTup1Ml0zgRRYhYFEQsh/UOYJaeVywtGSIrwVfdM6DUIiI/zwd7jt4TA8hn3dLhK
GWkezrj3q770xQdaVzoVhlUiSE1LTMsD8np/5yZukCHUc7TkAC6F/9AMWTto7+pQb88rLiDdtop4
9MNDlEx+Nih0siQCbwm2cHLHe72oAmo4Y7iYsfPh2nREnFj2iNHJCg5+fM1fmFBPYK5ZNSUP2yr+
XJ1Yzdi45Kk0frE8hFgMyX4kY4xUUUmRBd8iF9K7WgtgolmjyHFU8okeHrkZxNJGhmyLwjsTy4ML
yc8Ys/js68CTknl8KTR1G/H+oSWSF+E6UV5oMxMh0DqRd0kU1uHAfLJcZCfk4N8/4FMUrCplV22N
dxZBa7U/IPRpH+coiO6hFIUij99etw1q8ix0wpS/pbmOCrAk5zAnfsxUNXvMsJHf2pEuT3YOQKZn
/BVFrUn8LH+3o+1tsk2IBWw8l+iCxcNb5/AzsVOOxMFz+5Q3GI1NJk0Tt3OEu4L4l33ZIaItvLmM
KsotYfLd1u3X3sqbI0SyIPmsRXGnchUBG65GQbASKoQt0NAIxl/2oXu8Wk2/L91NDQt0vOYOOydt
7S2FxzmK0I3JmSTqm0Dq1WbgjyQ8mFot8PrwXMJFwWIRM7my5WLHW+8dXrZChyGHLtjRwhdfL+s7
3bJTIjTh66j/TB+eILUTvNZVC/VMX7IKPqWtW3Pe+vkrCtGbzRLs66lhBzOoQjgBiYzihIOOYigg
XD/hx7Dx+yL/oSV+PH01DGK7EqAAEgEHZx1wQsk+rmhm2TAxhX2CAlBCZyC1UJFARTKHyerx+VEp
YQ6Oyx3psioBkS4aknkOI4GuhtZcQhaCvetmoXl+cmMC5aU+K1Rbi0yiRxB1ZlVexmLuFvlHz34U
nXPAUC4mNM0Ne8d1hDX9m+PwGPKMXe9dqc2R1jmXi0+3xX3NcDFbx2a9kbL6HAVeutRpybNEJeXd
jAAPB+XjhCXnsLW/zhxP+gHOcQ8Wni3MoSKXPfTLqFBER7lEkiqSsaKJPWAlEC7haazHFfPsJOJ5
XN94aYxPbhlL9/LnH73MElOoH+ciHfv79GX5xNmDxtogJUxudzEs4IERXotlUCrnyUGTT98Ksyls
rgO8rCNQ9/IMIi/vBEGSM3oPQPSmoa3o2gOIV3czfWXM9OFfKSFVYuBGFydqXiv+b5VuiyxRUr8X
lU4ejsOVybMHKscxF7suDwO1dzUoU6ON370SrY3OU1NVPVg17Qqs+PJyMuKaWHTYFPQaSW8AF6xe
9IVCICRKYxVVTAXcoPrz4phm8/1xjpN2vOmy9MGg5UQd0ZaJiiczVPMyVpPy4Bu+yuWSFFrOKpXd
lWS8NCX0qMLA5ZYtfUm1/z+CQyNwn/ymL/dt11fyThXzFrwfYT6ue8CQTXJoT5/T7+80TCBUN8rr
rSiivr7ViH86xumg8HkTt8vKaGHmtDJLFtWQUMf/6Nz5FPM0QGb7fnKQthcKcaUeWei7lODU5TK6
hHABNmD8QdOvtBxNhWy+pZmOElhYixM891+rJSsDV58TTNXCBdoUqv6B1kxFEciTVDLOcqddH8cn
m7962KEl+QYhVRL+2dU7vyROyEPMmjPKplEjkMeSkVE+D3/SBFZ0OPSfi/4OeCp3tBLXuq0RVFsC
MFmvrCmJ0MxkiZkRdEUT9EFNHzaNDm9wdZ8z913vBHw2StNx79qZmkK5kc1PKLsyknWr0U9QhpHl
tpIMyYUNrsF8I425E1DDhb+5vOaxlpNGi4bqlGZRjELB/rGJysnNIrsJsIOzFJoldib1KndILrxM
uXBpa+4sOjxmwu/jZAmR40N5OjFXHZ7DYDnKBL2EhUgfIxAGVQBErn20cAhQxi/nBPY7mMyGVNO4
4SJ8l9tP0JOBpXzF3hQmKFomCs1VdF9NIQQhxzLKTVewhWuh1x4CHZs3zOf8cb1HVu26tQvolkSW
Rwi3DJVQsNKEAy6EWFbi3+J4Qje8EK0RsmuDfIHUjPm1d066YpkPuxa7dRAYpVO2FdYhEyZNG9Gp
7HFgY0C/SnM2MwqqDbsgi0+E4u6jV9OpcBRQntCL9NyoosdfQrWIWlGBf5FvCuw23WGluzJroTib
qRMHJ732iM3vThek7pPIp2s3U2LD+SKDcEbGbaO+nFYmD/dWmRp2uVGTUP3ZMG5LUhmHOjCju6/O
NmlCPPN57fXkCl+vxWLHcSL3noflvMUqgWScrqHwdIotE6S8VPY16FCkp0/pi1c3XsfFGhKAa2ek
GgRJGnwNfV1qmYEkWQ9YpnxOIrArAppAIXvhsuCE1krMU97MdxgvE5sanV82afd3PM2RDOGqv/3P
ygVGlGPlYtOsgQtnheoUXeTfc1QRR4pHtwB+Y9uiWeFgzFxDmwpDEB8U8+pDa75nV345v5tc+X6R
CGQ/xAzFoCxT9CjWsHcQYlDKvuF5DUDW8Gdk/f6kNRGbQzXZaFc+HwLPB4UGH6IN6/MkbGfx3MHZ
hKwqyqJs0heUnquZHsx20j9y7ROsmW4yAVrhSJE2reoZLn/h57UEeYw+SkP6VBdVg4OBb6IHu0PT
PCHDDa6J6eGjjMLaKgTaj9bgJn0Rge+wgUx4TFkw7pX/eJ8pocbBC4GKksvAAFUKlRltv7GmlfQm
J+RWjS5DigvIq7CfT1FoLD/OyDC1nBghAJZO/dt/vzy5x8gWkavKEEDqpp9gxt9z5/5pxLkCf8YI
v7JbxFephA4SR+ACZj0U0eFhhetZgOGYeErJ4fHeo98EOaGzFCvNzakeUMQf453X7UhTOf0DcaZd
P1HPiNiq2uhQyyliOUrLh3IhHMVn4KW8lxL+Mktj6tmKG9P6e6cEJGW1BCtmg3KJhIg4b6p6NexM
TlCnqnzSr0tN4YzIjB1lXzWnK4DEjIkB58Kuz22oLsSKcKvpb2ZuYMVBrslb+yjcIHSyIPMIrXaS
jqFPBBc44DPveGQoAuGgX480sL771IUN6mTPala/GAu5fxY7IXkKkYnsnlb0K8egYbTWdn9qN+oM
T1nfcnjqam4no5yhyGjw5ky8SnXpcoGg+CViRRsW0BsZcx6X6tRJaPfpdovcpJ6ngIJf09bOGSqX
MCa/PSB2cDniPfNL5a3fnMx8Y5gv09UkGT5nnDlctGstBxcHNQS8qIkSrema3BgwsdqdzXGa0EIg
4nB903wy6RtiufgRx8yL/SYnMeuhCEtVHFcuxJ+p9aYG89kSSmSrYIw2Xy7v8LfyV5sV8vtLJKxi
ykWQtrMApLXRb8W1wldZfqxCgpJCe2gqoqY70W+CW3tl7KSInRK5FwZ321kKBX058QaDQT+aDpF9
ayzdmQ2EwQj9P/7wNtb2iLX67Uvu3fEuC8zWfqgLFYwWljDYgka94IDfTaZrXVQAPh9bJA13i6wo
UoxgtHoStE4A2PIy/MB5Effb4z1+H5dgWCCrCeRNBWG7AhfEQSA6EUgzABz+3swuepYVnVK6U/Tm
+V9tjzzRwr11xMEfBBhFWHf3XHvmkmQiPLxzNAkU9o09ghsobFwBylzzRBlY1LpTRW2AREhyw1rH
LEd6JEgHn5Evnvi0IaiR2bJxEykuSeem7GhvkZ6eh13Gzc0Slmx645LbROGlF3qL5mpj3zsiyxP8
/4bwJKBi/eNJ1TRauZMZDMPo+ToWbFLXMgphSukAKQI22W8wENFt2hfjYgGw9rD/8Gmxjs7pk9A1
23PLahXCFnWFF3R+9H+iCXD49hqgEObSPuP1eFYPxMSEoDHk/epxCcJyqJL7DgaVIOkb6wHyixMG
18SD3fFqyBKNL28XOJpHhIliHhuEKiaA7/H6RsqduIPzi8RTUXnVAv0zLrr+tUMcuncy2O4s8eH3
hZqVzWfaTNiJm/Jj5t2COM0wjqlUxxXW05OQztUSv/qTUlEBpEsrL0dE5+Ds/guNBjtnR7oxe3RI
i28noS4YJRIntzDRBxnI2vfM5Ct1Ws19ktwC9haPXOmLTdOGUK6hrjVpFvQ6tNvElNbJr7u/3vpx
ZvEgHiC7zdvC/9LWpgF6bAWCaXCdAj6JN3qnQLGd74iG/+T449FT3SRIvYikV2ulQIl/Qog7GSCL
SpUJmOoPWnjameqoIqCE53YM5dko/Ge1a9l2pN1aYWglRJCQ0eN8sXl2kAHORwka2PZEMvYuF/za
wLvjP+OxTIYeQecT69bDEjJUZoLrn92s3lj0Ar8W6mZuvYSO/GEa1vtf+Da6WXOiIHoRPOxzgz3l
CNaMpPqtjbcVVy10/29Ssdj+ivRmyDIg7Um9ofOmOy0b3DY7SL7HVK4OIhjGW7Btn/BH1EUEZZQx
QDdfIOnYYrJSdWrCeuwAeWbxDKD48wWAKKFKGYxUlc70XrvqVsaBi/37mkH5BkuHL0OuyBKf56eO
0rVY5qCvB0saE9rTP4RXq2WE9ystbr1tLTAFA0d3Mj8UMC0nwQZ4n4+WzIazWXNqTr3mDxilFOZ3
LCY9SgYDV/ZwObOqtn4/gD3p5xgZ1f1L4ccKOTXmtQGFR8xDrUrck5UzDR0dQoAGVbSU5NHA+e7A
6hru3SrNqzkOf09DAPw+l2GQS5eSjPc3n9YrjCpcwl+e9qfk5o00r5iKNKI1EkfEhK0aqbb0ZAPH
wm0LL/ij24P+qw/P2S1hcwwWhCZ4o8dD9HhUsQA+NSaMD/dAUabpQedSjCJ7HI1YtEJVJpb5iLWV
b398H6ZAgdJ0SKPCNn2Dnex2esD9wDdScVdmHCBXR6uc8SFBxgow5m/RjZmkGGifc1VwZfD6/5fX
eFRUE5kdGmVm/7qKmnTPvrdQqshih45xkg2XEI8gjTTjVc7tvSO1EjGBs8ALwKX8RmdwjbVncfRp
koqDyN1xDT4KIO7cridKmKJZE7M5slStj6+pWgG6mYepbeIll+6zx18wmuWBDM58zDiyIgkadL+M
K5oqqmxmRyZEwq3URc7HS2/bHO5pbZrl+/n/WYd20pj1x0F58R+ZipwoiXxxDstYlKg4KfLZXSAd
YfP0Qm3RQvMyzzK8qQ5wsTBRtl/fl7EEtQuSXY7ERXbhgR967GNk2ICxnRMFoHbZj0AKYqqSo38Q
JlrvU66YySU2yIoXDhJpq7/w5ePAwriaXjX+BeLts5WOlyITGnB4QY8nb654cdf71h8wTuRfsg/m
lx/BsOzEWsUky1F80DTCKLAuyfni3RK+9zPepQcCpyqMZHGoh7H2HntLZ4UonBALHM8E7htMVau5
XCkz4GdmZYu5x2Ys4CaJO2a1inIRnlPDz8T2To/odjuQXVlDgwWBVFzFAtHoSSx+j9cHpGAd06aG
6XLWAFwa1dWVM52/DTeqfowbedFlM3Sp4NbuwdvqKE3FNvpS9trMH8VjSKXin/ibnWH1eG02K4QR
ZT4HkXjHBc+j7tzH9jSMx8ROJt+IjwV8GOm/nYa6k4KFeaJw5WKgz8fq9ya5kDSX3EEMlpdjakPY
kwjpr2GHP6qo/CSQDaexmO76ps7mvjh+A08StMRe9HpN1+dkUUEIL1GDVb1sPeV2XtZ+uYU6J3QI
gNI57T23UGZbtC8h+j9pkquNpR+KWUhTYU7tHZKxEUWoxje3uKZGfihtWJpCoY0y5rA2OjwI1fkj
3feyrhwEsLvr/Fjie3j6GoHNzclM1/qLJnBUPlADoW01g7THGgeb2nlk3GwbG32+l411rH14ViXj
0RnFnnQdZGr48e4EPm7eqgNDZw7yf8eZm4VDSTz/38Ws1jJ3QaY2bLDRrZd2zlwh1Nr9OjiwG8Gr
A/mi4CIm90mAV85r1SZIByE+6OmloF48aqe/ZFwwa9LRejNXgdva51Y1Fu/olQkgIVjqVzdMD4/r
sOz2VTT1G+TjgdtikswUctDopw066OkM7pSPQdQNvjJzKuvd7B9cO0Tyfq4bhuTWLq7c4TIUkJ/0
Mv1QSWqtDZlhyqajWpL7f4hcHjVIXDpLq4KgkAN/P61w06d7Pwno8No+lucwBbToPmzKCKNabdMr
n4pt67QJbjEJjah77PFXmOYf7vHOrwvZZSbPpjSzhF0EjxBiNNYUz9l3tLDrq8gUDulwkXpF3OuO
Ty9xKr68whJIZf/z7wJUYK5pKDWftw40IHOvClshz6UcoWrxy3foFFFMnzLG/XdJNj0MX5YE/xl0
FsGq7qtxAaM/5keFZVdPKTVjiAeRNRPctNoDHGB8hwgr2TYqB2VO8FtiwVhLsxpmOiN8ZiT+l0gj
ar9t9ELCGREMXJUi0js63HnROSaD8Xky6GTfn2vPbINIYYiFIy1McB/YtkLkzKwU1ECD2jQRv9Wy
MvJNKJmiQKFX36PLzvhIvILpNiih5dLnZb7fCv6e4KEzlVelBmZFJqyT8xrqoqtEh1TInBKfNMlS
bAtp9TI4BGFuJHIPZ5yfGpOWuMjgOwDCygYpZujsvRLL5yiGiwGMTMKMMaYcZSJsMbaY7qPfFOFP
OsGwBOG8eOjo0ShCz/a60nGwUBlxkeWfe+kL3TohX3+9oVJcf7tzB/HpqG90PBPVDIV8oTL/PsdL
/F4Io0SYD4Eg/ogTDiJdVdLiW10vHQxv5SSs3AzdJYOE5JFqXO8rOH4Yqv7gjFRGc6nYANHfFcAO
pGdCELqpkY6RWLDayYWB7MOfkGponqRWycKe0AZ2LlpIlBldScZ4WhdW1MpzgbjIlxx0wcYv4oQX
EBKY+LiqZNLLcflxdxrNul/YZkbDiv9yfM9mclwjiXKXpiFgKpdg3IVZmeBC95/+hb9KVTrxXgqg
nfH8oE+mb8MZq2/hDRY8zvVZXRArhgSqh+Wj/2WsZWzprXLv2CVaW8yBkn139yHC6CfKwS9KOYb/
+aGKU68r5YM3PRZLw54GIS18ECMjIVyu2pion7OzoUT+c26Ggtqf5UcwX+CM2hFjC0gUCJO7gY9P
/aR6T0/XCc5GGy9luAgKrj9w042bkf3YgR+BvDznlp+Y+X9CX0OnQp3Trumxrc/jtiwfizOUg6Z6
aiuUpgGEc8Nn1S8YV/r9yCr1FHEdcobR/2yfXhzIgWyRQpZRHXH2lOAQqdQ1Bwfs7d2LlkVbDoUd
tfB4E2FF93RkjmQQT+nAnmcykDtK06NeMD76BA/3b0lgyWhFmtYw1OhATaOWck+1tSrAW7SdrvZL
Srta16mDw6Qx/SElX3fK3NkNSQ11lfikCe+brWKeqAJQybLinycj4ybge2Xvmmy/1p5C41McmjeJ
hBZ6Mzm/kkxru/6PiI4btv4NmHBXJxvPx6jnyEO/d6bUud3Kx4Al0IVKGj5a3tipM5Kzvp/x49+G
Pp126heixva0QcCgTReMBDWswe+UGp/26DQ1aUgRFdgQhwg2AJJRHRiGk/ArBHE8wO3r+rsWyzie
jGSg+vrT6WNgBZV2v3TAPW8iiiXmlN9tLWUB55L5rkxbsLF+nKE5t/GjP/EBjRP3f9qIs8QwhLka
VzwrAm9ZQoNI5KVZVJvHcUvAe72ALEyMH1L80qi228F8YvO5pg//TvO+8K8SMKdjmYRf7lYoz27e
C312OGyX7BHAthpaHVlcH5ZivTc/0UujBEpINmiewQjBbfYQz+43oJOI4VFMHAqRCZOg1l3GrX4P
D+8SzUiJySPr+G3UvZERf3bUIbs+XTVDq+5SpjSvbY3HVU5xviASN7F9JqA8WEvyOdWoTlalF0ul
43zNf7P0zcRwZb06kiG8+FufSlWyPL7i/hQgf0lOCvI1SKxvei8VILaPe3aHxqzMtI7o1vBdto2V
AaB1D8mfCBDeUgO/7goCUXb2/0oPCEttyMik7y44Om6qqv9l4Y+05/Fxc+hdgmhHdBJJ2yquDIpH
26CcuxRFumZxeKDkWW8GIuax/gHNMVeDcxhB9DsZdEr3Q8uQAlz/9ndMYA5urj6rIQUoWsjVW8VK
QI8c4wKtUjO0Pl7JV98aO5CsaAkoLqbbWGqFrxj0wsO4r/8fRwRO/D45a8T0E45dYcTo4FKJqQ/1
+Q4R7DCdSVsNfIPsTl9iljKKJJADuzCXzG25mrhy/lJztzuJcXOHMuvQu5KazGwReHxtljUviG5p
WXlHEv+z3sqOHZGjSN92ZRufvmwaDV4gdAtgMn2avFZw+LHDmS3QP3SDcD5MtvdADUNLM5hT2n+2
qwEwZ4Yb6Vjme6oTiOEs9oJ+ftGdl77M/FY0gwLv4EMwTN5UswUayqfwiVYKbA9NshqA7T+YWBKX
lVPb69bTgRvu/gJlfajfUKoyv957vmh+G1/NjXuKby2LA4cqNr7F4uzX+JSozIusxbwn8sgywfie
bHIwPCsPhGNNFravPUfHBQwUVPwH/+LrzKbShFJ+QSzzDw28O0EHE/bW+y/e481fLKrPJzh/Zj9I
j6OrLpKuv3Eu59KvgHjL+iOlz4fvsKjOnm+TkKGuA+AYSGqdN7D6X7pR2SUQ1AsfWoYXWPQNpmcz
s/U3lGG5TXGAC/sCiqL2MOoaPuU1Tq8RNzJQZB0+Huerg/xoO4PvpgCLm65I5+CsBA1YAtcmFGsW
KiRtZZ/DIyF0ppwIqqIV0qbiHWmUMjo7bFU8YCSn3/7HySY7NSeKc+vCNsz/soHn7g25zcZ5XBFm
x32MNxa8ZcQpI5b3d/UKkq65pHkru+hq24vMtKzSTMUQAsRfSdtywhUo7JVKuUH91uQrRRrPtTy9
ofQyDwKgUT+NtYS4B8iXChFrda3GofUkK38qi5fC8jdeAD5OsOC68GHvUChgg7JkOvAZn9XULqK3
uuKzTuf+N9rXjDr2JfraDOIKDGny66OFSfpzwb/rPBohClKJ1/XeSZ9CXr9k5PXTLpLI9swr+YSe
YEuLwG8KREWJKHvA+ild8Z9/ZySM9CFbeXttVdyaFs0BLirbymKYgVz6MmzffBZhtUGFJSPKWVUD
4fYdplSaPcoyCeo8QNy4D3+niVLaf7exaWsNMZJuF4QZ9E+jCa1gVJob8TL2cytQiQ4O7PxY30A6
Kf4hqAUCwHO1egdzos2rfkPvxLZ+cb4AOteyF9JfsGJoXy0wty2jCtQg4DwbuqNJt/JO1HnKMMQV
o1VnBR35CWaURbDwmbrN5p0/1xHk5O8lh8x96VXTiTRMHR/AvW1oMMn8+UPyPAFza4AW35PdF9NR
YS23dUVdZYcxqRWhqgh54zDP2LC670pxHtwMnfEpmUJ16mxWbKs2QiA49+7hYdpYBBQ6KNyt0+Il
9XKjLrKxfgF/hqh0vGEMgQMzZ9bJXjceMPdVpbIGRJkrp9mMmKaAmVrqWybe6RIhSrIp+AjWN9u6
ZrBW+2NsjXPD/LSF272/v34UxFglF18eu7N+D4WTt3fztQyjg6IWO4KQRJnPApM3pI3q0rIgr3sv
b5PT+2yqV2580yPFhUN+som+3TpZAndYWXJKHF/4NIISlo6G0TuLD40LuY4//F14vC+OzstGT7Tb
Gf9I6Znv28kLg5y56pNGr5W18mZkcxGWfd1dGOZSuqdcHGHGCqKjV+X6s3H6+f8Rv8CHu/RuGDLD
rTzq5kT7qe5Z3vGM+0TO21QSRx1fnRmt8bIKZ9i/lGezfnGsCch6UuFvCl+SuHkE3Efa7RAnG0Bn
igpH+qNtqLl1kxC+af9aFqqu9R979NRMUNbbUvMJUIj4MM8N9RKcX89NBR5PhZXNH0Jt4kM1cAq6
yhDNUcynWcWIM5O0MpI8tS6ruNMMHZ3aNEo1+ouygh5scf7up2j1zFGuft7UpTd3xCe13os8ntPp
J1pvBRr7/znjioURRZrzfVCwWTVvOCr7kQsi5Mgxfb1lck7NXhu6l17g+ZmtDW8vvAZcSr7NpCb6
20mrtOKSOzKY8xnejValVAYjSZBwCxega3/sQ6ZTKL7QMRDGzSlRdnrj9+X6vcDDzodly5pZjp8T
j6zZn0aHYMUg2vSr2fhsNpUuQP4ovw44/4/Qbraqo65/VKh2a2mAXzjdIvK/Hfw0B4V6c566qO7P
aY4dFaq04m/sHR015J4F2U4phCiHMWnfJouAnCtT7huUm0FThbNO8JGxZLlmoswXqlGmo8aWoLUP
KLakUmhZ5xtzbHMHsyRKoscaZjXwK7CP5tPlpnHScChS6JfBYccqNEnsJBRnKZAFVpfv7UI1XFMe
MldQMqdxi7uqmjC0K1RogMD753InG6pvQYCBnjJdVpIeoAJJN3ycmiuZKPbhz5JSB4guPGGp60Vv
SuIJdhO7KZncmXNtvHeVLm06GRiNvpaPJzus1I046AziuZsd/tBLFIjtHZvGiOuOfoGqpAQelAGs
5C9disXxuvIEB0WcF75p++QnvGnE2IMddLsdjB6QKD9VI7w/GMnaQhakbGLAKCAsjhUzFO5KHrJf
T42FUMjtj0+lvY+XtFo5VKqMQqWKUaGUjCdB4GZ1+GhnK+mKxRUtp1MftDx8zh/FHz28SuPO4Z8N
gqlQacf01pWvlZ9rMA1MI63jRdQ/12ZNtzOVbEwq2BCGXHmMTLd/4vCXjp3GSy8NJdOdrhUWafCR
UsR6jVi0C9+x9ZbbN9XtHu52AhOMUP2K3xiasM88N6WMIJlgaqXqLJ2ckdsCT3O1ksxBmzlXaNDi
kogyKZlfUEk/U/a52fbAcLy0V2Gjlci/y7+HzzLKJmFNsURAKzlXwlxEjDJ6aqwhX6DwzTKht0Jr
f5geqQSlDDl0KNKkoplsb97Unve6FDgFHxmMw41j5EpC2KFP9djUKyXTndKYrGbI9nbHNcOU1ISY
gp8GTqFlOY+cj8umwfVkluNfHUOwsSSa8Zcf82i1/SZiji1YkFX40SOE3Y8m5BGgUvAf0Wi4XqDQ
NBvcV1YbKwyo+W4O4OCNh3XoXk1d9PFkU+2D2YOrLIuzo7Sds57+tEBJzc2f63R2bRz6gukqUHYh
a7TnFEXGgNVlEMIKiQZRad8wfQ3QRmxxm8p/xYtZlx3wakjGINhpA8lNjGjfbbjWSxxxin//Kqt7
IPi7n0CG9yrm3F7g7DQKsTj8BEf3po2CEzUk/33MZp5/XZ7yXZq8tRIrR7pDU/IN/ppC5Qn+7JwI
VsJD3TsuIAZRJBaX0DH6CfTci1vDXDyTMpaOoAO/ZVh705zZsbi4YbNhCs11ywehuUZs0Bo1vldx
lXTMveng1m3EbIj5SyyNKp4ydQPWODwmjgIRp/WBkf8PGQMBWCFLBg+0cMBlSbATHbXjfBMXvD8A
HMXPn3Eyn5a72CeP2+CE9/c2Hord1kYjc1EIAtpl5ycFlhQ+z3qhUnRu6lJmETeGwJQ4QVy6gdEr
wmSJyfQw0h/C00WfNOBxQ5Y3K+BQvuYWly2Y7mh3KjErMzUsBSYWBcJe3pbEmuHal0FqbuRg0OuK
9E03ndYoYHmBHA/P0LFIoObgemsohapzcL34eiCm+irFqtwmlDmKhhFN5B1XcT0GOcUPmud74eac
pbtCtSFfx4BvD51elNTvf/B1tW+IVu7OhHTVFn3hIhd6Pg4oWz9PjFBDLoqgB8hMgJj14judLqZJ
Y9cYIVi/Jhp1BNwlmtdKd1pD/WSPnj8HCLozmMurV0Nrnx9/JaxsxN1HpObmVEqqDHu/bBe9yXZy
jEt7r0doHjcACiHSbrytdlKh+uIVUlCJHVgRzFMR/mtdpd/pqd4cl48j7+x6oLUQbvvOdkRCKm82
rjz2LBRb29B/QPUqgO76DBSlz2Za3KeWY/0dSSZ3TWXlqbXOazC9dmriLsQ4JCTwzsIcHCXuNt8o
Apt8gzhK4LmjzBNiCOK1sFP+n9eDw2WPg0gN2FdUMuBaIsQ8vCElivEgjjYN+zs2tAcAtZYseNrJ
ZeES5E1ubl9TXwcjKQdl2Yymwklceqid8Upb09UvPN94mxiweOKeiQnU4y7JImcuv8XSDIdvenLT
9SUPMQW1FBGbO1x8zyO6Qr7Ssry8Dsat6FqDbYrYHh882ilom9aiykBOhWZSLBmhZMcjW4ZWeYhr
2Monyj8Cl6/cbgHlP4XNngNGkAyEleX5NUXk3OuDc06U4odkZN4jMZZ7xuz96rkENhp2ZXyDV0GR
+EFS4SE6eKhektzbF42QBurinCWXM72sMItVB7lw3IgVHeSOxjDTdA/c91eX1ADa3ocKai3eKWom
Kix7mix10uJhTsjLcf1Ub9rNuOXupu2IDHa8BRv9YMR+f5Hpo/Uh9/sWhfzPgPHFYkAO3PyoOqeS
2XZNxqc4jfP171xpnnL2HbT3gmS5t5vMVEyyvuQ2+BvyYTKFnGUqsTTgpOcV85thvbCPOAPq62dA
Qszti9aOJZBtvi4ZA+S1/mNpDqmfr2k2LXE8tjtMb29jqjg3w1wDPbbxndsGWjmq7mN96tf6qTFy
DmkyQPuJ9fKHgNnK0GUOE6nj84UINIt+g2MnBvg0S1uvoROHwilAKyr0ow2e9JozXHIuvu1HL6ae
6wTzvx/PsCHjb3e/rsIDRktRB8WC4RHUytUINHnmusAG1rzlKoim0nvVt4/c4kJTuZDUqYZkorT/
aGcerjM/2mU43GhqntltxsNlI4lcuoquQDyYYP4FHcEuMsZE/KzdvJZr6yWqeTsQiLBcuYMiKjCU
1LcrfXPiTx/3olFLCGU7gGPQnp0DIT9CMM0QHGcfCLbCYhV3KTRBMbKW/9/06oCzkhGa8/BwZZ0E
L6kF/iQAgia39KJEj1WItDC24iTfz6ubzQBB/vYLqTDxbH/R/RrwlC9zuBjApUK/KKhlut+3mF43
HGcQhXbLX40r/I8YvYz8lccn8bLxWXZfWIHc5R0QhiQJtPJ4OH6RSaUzJxHJTGi3PSQWXSCkr2zt
nQplCzwSQEA+cI9bdeW5ojxKSSckfmjkGkNDBNodGfFjRSJa1NfcqO7mWPQeFbs19qgLR+6gH8yV
CIuZ/bGH2KUNV6T05Z7E2ESUYPDSsLDQaHJRqyRrKIKGEIrR2puHyiH1gVi9pX5g9Tdz7JwFzDEt
1TiPDaygH1YnG/w0CV2crkb3TrahOkdRDuzvoYJNulpytEXSUqriys7W4j4E2T7XkpggRhgDy+AR
1jbANUbx+ZIJVwR3qeIB2irokelwOEBXnKicZdr1WS1q8Sjl508zwEhks1Ia2xOR7wFZWmit0kxw
OzRpYhZd8jjaEhkifXgOFYYmvpn08Tp2hQmuPK4Bea79F5CSglkRQWk9SNIs6T6ofEXFhfXuigeZ
JPDg2+5fkXKfK8ZzqBdBr9CAJooMw8mFSQI0u8ex+vMN/XSun1wcxgJ8CHXBwm2XhsKEtyTge6wt
o+ObGlDPKwlzkwCuJ4lXATbiMCP+ZPs3VqXn9fFQ2arcjlJgppLDqEkxrT3hXFq7UmbHwwbJbYD8
xGYWWX0+98zidVowwnCCUuv4zLi/HFsdEzMQGhQYg8+nXu0nnsOAQZ/bcst7Vk0pMiXj00yRmPKx
i8QAFnmjhkFqeCYXVyeVMYfnkSOZe+Mk4lobDNSV97mDlojUj2x8em70EusIpOQBydnxAlmNHmSn
1u1ryuicfvYd2BL19dn1go7XeYAriScngZ1+8yS0ki5CkpFmabiqunRoLRnDOajmbT2Xyjj04W7F
NN9G81wzqgrHtfw0Qq0QTnSjDtpgNw6nHt/vbO9JxIUBdrBvQfBEFNRVbZUyIgj+/j8aLl5bdiYL
LLsDE7vZEO7DDIylR3jv8XApMQe+2vmj1r/Rl0uEw1a43IF25WPdlK3H6mV2MS/GB9Vhpxp30atR
gbOnPLytQaHXZI7ob/xUSHbSKon7R4FDYJm3+OB4S+V76USlCKe7d4+WiSxmrF1uc/Jeceu4Lkws
O8eSIGfWntMXIt6ESR/Rb3l18RfUKEwzxBhZbZqeYXAN4o2MyQlsD33tpcSJ4UMwiWASnFQHJGmL
eXAt33ahEuDFrC16gVKbP0cmQoD3S90UDQ0BPZfHI1jiQ1acAKIWrT9DKnoDwfh6G/W2JyN9D5aD
OKo+iWNH58ShI2iMnUnWK75ZAlnB44Ld69MOzJfVYjD8/3y7+P89BWCw+EWm54sc3UmKt25SXA/g
koXao7ZEm0o9+Tk8BvC/QiByGWrEIf7dpwCKSpkyFoHqpXYXCpb6i/w3eaL1Sk7GnbYFnDX29vYL
9XBez2Oly5Ma2w/Hw81sevnv67rlI/DOQocyflK14KuHMaFSDYuHJaF7Tuyo1euVafU3bfKOoofd
Nbs4WE9BjDX3hCuFy65kDiJfTr5+dkrtCj4sag9Z/cuxAHMksQYgT4TtuaxjxDhgsO8Qz0WhQ4Ym
rKGRkOKVPxIq6i1fsD5xr8rPN1IYiJy8FMxCcMnZd5GhX8GDOouuwNzCBjU02Le2ABhQx5t8GGWB
L/SoDMXpCA+YD8iAvN9E/rpC4t/TELia7/P63gvDQxuc3REUq6iADx95wQlECfGUxl7V43U7VeYo
yqIOKBXdZ+Gdg6TuzQ6m7NePKQ+xQO3q5uLCW68Fcj34oNcfO5/t0OCq2qvO6ZQ7r+gtMR2wr09n
dKvJx4J3z7JlHP/ciXf1SFuofc9qFV7KstYtwmX0nU9i1oLOk1vdSuRlcipKctpjqD+wBOTx4MEl
hdB8ZWc9bKx+QrJ2gcJvmpuUnrRr4OPsdYIblCBNAv3+YOaflPjixRUwUF4aGuyUmWr1mmBAEF9b
A+BQJFPSXNr2mpmLKXfPjFr948r+0BpGYrKTcAohDhuATnJfHb6VslopRL1xQKIt76zEw272GY2K
roo7rL3FS6XOZzN3u1YeJfFqyqhuRGTeSeeBFd8DQW4TdC/71NwTWwYncyZqsN8KWvu5To5Xvjcg
oRg/gVATFtGDnwVIShDjWIdeBTmvTAPhSTM+Txn5HRf5GxfvLaFDgTDqNKylXkKeTGZ0jwwwftDk
txGXbXuLvv5yba1pXHTnnXPME6KlZlBoM2rMd6d8X/6KiNdJAPjM5QdQHg1ka2z6zD3jU9ZwSFRv
z0hfPhuxre3t+lab2hLd2ujU6oCBfOFN1uNc4uwIh9VxZp/ksJdIIjWynH1deDWEzX6KLE/kxj0N
vegR3sA9xDefv+trfk+2WPwyLMnLUqwys4OgiDjdZKQQEDjOYh6WUyXkHsbWTXAx6Vn5WqTb70ck
BV+LeEatoCwj7c2pa/GnAqLozBl7idPq6SwRMhyxKJa3cgIq6Lo3qgUxdQBwzVoIK82LwUGf65/6
e+0bPu1ELXnvfGAnwmIhaGLSkDnRq/Qjz0r6TrBDIILmHOefsgB1Cik+glN02OWn54LrI81X5TeN
s+Z+yAumCYEQ49k1S5Segmpn50I/D0gbBBwYWY20jDflAVNZ6Nbgp95fLNrPtOGsEQ+hgy5X1YPk
IFCDw1mMJfniMAhNVH3uORpwWImPK43DxypolykDfMI/t9QgZo9UIh3ea0cF8CcLxoQCg8wo5KZL
auIOLTU7odfHp3VqD7iXOb9tz327C4Elw3wdh4sRzpXjBMHp5q7XDEdPlHtGp2/U3K1qJMVIX71n
P8F8VJUJofhUefJheesIGeY5+6vv6xQ0+idZ8mgHbyK9DaVJ/oLrZZwEmeCnSaSbqT9VbRSo9vF3
HmVIav6Ye9+WzFP4XzQlgYHTZqDKgS19DkQgoeELo9nd3k9W7K4e/HamtNxpKlN74DaXdqwBV1xI
A9hmBagtf/uHb0q66/gOr1VPPyjXNp5a+L4/FOh9AcDIMcNSGsEk5TJLoj5OO6w9bh1LNCCh0qYN
EPPrqMHCLcX00xSRVPsYF4rdPzmiimeucmy8BkRFkw2U5YP5WbO57SWygT1SXZx0DKa6XCSSg5bk
JXbI8TxRJwDtJSTuGlL4mls8n0ESKC+8Og2Vuj6O8OiimIaZAkoTl+6TZyuwUCNHyC7kYUutDN5g
/O0bXMBrv+2H+yM5tL0hiOepgySOntsCO3LB+m/1pNIX0KDvWWGrk8anJ+ccQSHTSCNNDmmSMZ4u
6RKcBxH8N3OuGFan+NT3A18WAv4TViNjzBgVLXz37CkS2T/gcloJnSDc76K5TKJd75GIo8t24hce
RLmKCDZQMCJJpljv22SG/V4eyQ3+2Lj+/EF4QRHUU/5MdaiN2dMirYGXp58JJ0hzrgQ4iM2YAwMt
TCWc1ToxfzkS3mzS5Qs2HHaIrnVKVyIX6h8BRLmb2foTXFhgzhpkTSca3FhbWJ8SarcVMDiIvjLc
7CJ69xmlqC2pijRNNLzbM+iFsMV4GuTMvbslAT8JY78MSRJ0DQwpP297T3f/z6c3BTq7nlNvVZiZ
m+qzk3bcnsBJtmXEJWW57M1kVzZ5NlnIiCTEalD9TXFHCP0XhsnaVElxsKIRbABuzB7Qi+pMlBCD
F4R5oc2SQxM1foGKeOi56GmwkQGDFlYicqnrpcJ9kvMyXdntaqUe0DYfuiygKAWlNAgB9AVCKqGE
QHM78V+tx8I2e3kqO3zmlLZuyH5WScpOsV/YRDm42CXgwChwKuVDHBOkMPEr4GdiK+vopeGcjWEC
Zj5yc1y5SSGWZj+hEkE76oTA4oDCOP755dsQwBpEdreMse9Fgi3HkizUnRkz0Y+XXpgSGCbXQzUF
sVMGUK8xv55kqBn7ZDfH9sqq7jrR2zBnzW5FrDUovSldFc20G5VY+Oq3XvjonKLrmVRaUrSnEM05
ChbTfEH+D7XRCocN2vzVKRj8DSwg0su9DGtwwjPSqKWqFSCUWfp87Aw91LWRFNqE8a785AReIWyC
fv6UDBXudWP8QRLopCbdoIl+Djq9o/ucUuC1XMWiiQ6SP1Dm6ZEoswyj5Ert1NH62joHOF4Ngilh
S2N7hz3HSPoYG09jrIFFXc91aEVgkUDURFenujICL5In6wEmlQs4k75qyHEuEM9r1xmz5x64I0cC
r+orUygnTzX096DFd1vigKnDs02qyc4WOd+WrxSGZ4xgUpZwqYlcOBndYneck0UUfhgBNzsbBbRQ
MEsgKuqd4lQPbHt5w0Wl9CYDadDQe2sFos1sIE++EiUq8RLDodxwdWMemzvxENplJmX7KDcmRYma
iJrk08vij9pwZXx6j49ZZYW4Uyw+h0bb6+CQPdPtp8Xnpp9MPrdDKGIhNBWQ+R4DAWV7/vVKY3bq
bXY06RxBOo19QYqk7Lx/K++fzKTLA9fiXvp+UtW0rdBRRCjRCYe/8qj0yLNpFhGG6khS3da7pfHO
QS4VOcfJFRcXtADk5WGcGJDZlIajzVsCTFFhE9B/xwA/7S1Yg5aS8c2g96UE3G2z47cwnWBj5I8Y
0i+AZNibgulgavrteeSFBQj9kubV2aq8qYauaDw+9zcYmfDeyr6nlv8QaG1RJbASj2V9msxD3hcb
zFP4CPLy80Fxnh/8ISdSTH+aOTiwmtPVp9zTvK5dVFosGKLQp37s8ifhwur1XG90rJf+1tfLHQE+
bmBGPyVDV7AlFYbLT6FEGeIf6vKewKNXffTPjimgHi8xEJR7qKNTzwtnDc96YNFq2TESy5WhgqH2
vrsYWWtYvSVyd2EX8KIvmXVzg2KsYnO1nDT9GPEJonnnRbal7diESFJt0msJiHT9I4AES0sJAaf8
9XhuiZNtBMDx6ml7aZGy8iCj5ADyhbH4b15BcF/zwEnXCuDPA/QznKmxTu4crsopCGJbcsp5l0rt
3hgIfDBcr2tQ5/j25lA38pptLwU6BB7Usou/BfgVF2CGepNHOkgmv6Nq5O168dqcTRRlKBR3yXU+
OR9AcbO5meVxeXbSxY0ZniHD7wSEEYHIDz22ZVmWRycEugZFInWWZ0f7O5zS9WVXLpmmOEFES5jO
dDOyC0luOha9pFCg8lew3aeWmKJJotpRBB0e4oorA+g5MpyMIrxLVqC0V2tcT3R/XS3ASTnn8gMD
w1iVhvXKzOa5qYng5TIGbyR+ap6YsIimXEzSnopmEUT2l+yXCKuIFhRgbezGDBm8aQ/pFsQIS5uM
Tt3P1rW8xJl7Gb+WrG8ATyUqgRitj5tpXKO1pN51B8gZqxFiNTStD5Op4WY0INq4ymmeLmAukU3O
1XBvZFTLHZXwo1DPOssPNci0JbEYtk9DccSBkKFYGUzzw2D4sq/UVbOjmao/CEW6Z8ujR6bjXjGB
OxTkMWsiEEiq+7FONsiSHp0ucyH/8XgUGVRGaOR/e5FptA5THJLw8dvaOUO346sYC4bsjS5rTtQp
9pN9p1SinEx8K/p6bliFifPZPA2i1350wozYZppIingyKmX4OVu6UIg/n/1UzOOmsK+dVy+NBO6G
4+6QO2riU32te4EpIkHxGszDKFuSiP0Y+orbnYJM7lNLE89aZq4YyQf0IKMplbz93luitRm7CLvg
MXNAwe1xpVoeLhbiVnTf9Tm81oa96PNI0U+7VY4Cs1206kyEwQtdKUFRZY9YJ07Ie89d07+hp5Cw
1wEYtm0ZItAgXvgmWY7kfkj3MRAyZYk/FO+80sBfhgRcRJdKN9y6VTojP4YrF3fqFd2KEezpLT4M
f2KI8vB+CWUFSJdOspKMSzv68qYwS77yJzy8BCtXWtGjnbr2XfqYO6FobT1pw/kZpnlMaL/X99PM
Bzun29+PclF6T3Njc0r2hX0QCkaIGO8yNz8sGrzPHVH8ZLwE/Zl+ZS7tv8qkzhxKH4NK3mMsjxI4
f5h+HHpHvQijv16Vjw8IBSgLIi/bNglG0jCuLTOctGm1/4Payf5tlYMi+ToATfadPci2e9MKhZyn
tl79qN2AdFOIXKG+L2Q1E/QqVcqB4MG7I+uetNY+DLd2R8Zwh5/syV9tDGsB+VsuqMRi9ypSKWuD
gDZxPrTcG8G0fjmo2guBZE94CpEF1wfyhgXidJDsjmNCpWXJgxsRNfL7oQ7oT0ENB9zMhCMsiP1b
CPeanBvAEpgSb0zyEZUWH6vagq4UFitD1GNytOlsJa19CkgXDzKuXdIA+vcPOTxq67jxTyNRP6XG
CW354pCqWYtPL/iT6av85XJ6ZfTl96lyP1dW1huU85QGSEL6MbehILRi11/fGsk/MSKU/L/KB65r
8NOqI5SX47vXcNIZbZnHASBma2vkguDr2xXLSa0ahSZ0cqAyMoBTQ9nKNaOOq2QH3kcRclSZ0mUr
XymgC49oxs1KRZcAThHeRUgqS8UHjbIKwFchaB633mpov+7RpTrbPSdWwGgzdmWq4b78bf/plOyw
Sh1ejF5BAPPA9L+EVwSd9oPS1Yx3NO2qwHAfzMZYtq+zlXtZrGj20At3Kx6aMpxhOwjfb/+xAqZ0
kgTkit/SnsZqnn0Ps/+rQXEYbwWnSxLHlSi+sBy9fzyyJUQhXxM5o0PQ3w2UpWkjL4ShOiHSFLY8
UTAWNHlufC5xpLAlx0gcZ3YJeNPUvYJRaEI4uqesjwei6T0klrPl+zLj0bstNY0EKZZqZiM8Agjy
OGvAWm0V4edpnDT+q68LnMwOWK/JfrAmIKgNlgHqAz2p3H959BySnjItzsho3Osa2SZIrNkO9BuK
oCG51NxkJiiyvZA4W+XHh3S+4tabLa+vh+UxCrIKRHOMg1yrKm4aCcfnMJ4ct6qv5BgMuIQOAySe
y/JoxtKzpDZH1eHf2ubb6xU2zrEABicZXIZiF4dYTccEb/6MtHz7M7kyUcJLV5Ib4xxl5tYKv/+k
+NLLQ+DauAErbfiR+8CjBHJhjCrT+56nhZFeXAyIM0NF9tDb1eg4huvDUD15l863Kh+9gC+KoW4d
aIVFb4SiXAjV74uTHWu5GjXCOQNbUB5cHnfE9ecWrAcOZO/DJSNfHFW+rg3UjsZHPbn1/c6A/WWH
35YWoWkyz7qS+i9P0uMNsWxfuPYuQ4kpzacoyqMp5dZ2lUdHpWWUzbTlJFslXtb4xatyuh+E1igj
LIDDuzP0/iXz05kpuEMcCc0gS8Fkf3jkKzmOq+wARxqLnmql0vTCekA5vsIUpMYl6Xsub+zJ5eCG
32P8gA5ailNzZdMQ1qn1GgplTp3Jiajdcg7AlQdpgt6BmWZnB+ELeU9vrlCOs8xN4G6r1sEBoIpX
/MnMtsl+lTQDcBrStCOFXvGzas09j0wUZl042nGn7BSdA1ZVvdOqKEOX0Fkgf8e4XE+qATv6lWgv
e/MIzmw0ArpT3mwDbkDisKFHRnyIsMm2D290R+b57X14GPudKTuM25t39lEDqGsJWcoSv8xuoGhw
BwIPa2UCspSnPsxAHH4pxuVvGJ63WHuW0HxCuS7JhRB3/oc3kezzwQJVpVShktjf6Xni7kZnlFG/
eCeh1hV4H1hiT2LAqvk4nre/kBZGGdZzbqH9Xh1Cjz19Y79gNeLOfBD4Ba7MUK4UAgjwWNiSg7fm
RxWN2nVufpAV7V1ugDnvzb+/ktnJxRHoJF/zRBX+OANn/I94P691AU1bxI9O6EOQxfENR3GWl1mP
ynm5fCJum8PQzdaFnF11J2XsyTwhcPj8uczgxkSXSFQ5EE7khrTeMnyZ0UiOpanehc74OZc9Ral9
m40tvDVjgD188sK0UYmJ/M54GDGX4dK4t63NPq0Qtlt5grnPl945NFArykcijtdc0mdMOZOaBDJO
fnCBciEW+ElSx6Q8mr0h4Thaa5BQMpyX0mabAOt5+Ai/gyYrwJeoBv/q09eaYvHbX8ttriNnUBKn
MePKAIPfpbJo/dJa66mJ5RtzpzoyNt4a9TS8VHxYMvp1jqJY3QcyfpOae+7131wvGgI14Dit1DLc
+V0AK7q+2Xy9v3USl/EDAnhBeDk4FE5NrMBWyLWzH5f8kCdaLGuUJ+9jmTbVAtXCCVqQ3eimZNcM
wFsbYgVa1jvfneom+Y4JwMPvgzla582hiGJHOlNYJ0mIyHbVvTcC00XPB5Dw5RmJLMSAQcuvKaMb
5pKNzEkimKOD5iQaCg87m9QT+uUyT6eH6aH9B95UKNiY1zFQrSBONVotDlzc4Bzw6AiPUwRWvkIY
o4yx+Rm32p8Srng5vTTbsc1h8le0DoDNbfaezMAtkcJNUpIqa/4qoWdTZMiamHQDUM0PFLHvyvxp
mlJPnl0lK955F3Xh9hk3WyUAjHEIfb9lyqYJr/PWIr5RYIA9X2O9lkb5lN1eQI/Gb0UCYGff8dQh
uKZ6KI8ARDC/KI5skNGbHYu93HeRHbYMRjqFaXn9GKBX6T3Fcn+xdT2dUMsaYGzYFmmAADOzuGOx
Y6bgaACBNVFnLxdzL1aJMYqqb9WLXkbTqS5ehEURA2GuV0p6k/+LPPrYHN5F/PMGFvXXhrIah3w+
bZmgSkaH4iHAEfSv2qT6Zs+K52yOydMuBrnv/eD1uGnUppsUXIUvPwArk5Yzgt05NxlUXIa/0aFG
VX5kDqD3Bft2BxeJf2RrcdGJNHBB45GOFpUYJHc+1lA6yFGv76zSTsPnIeRniAOewSl4MyEAI+Z0
dW6IhMidjCSHPYA1wjOccALtjpsi95h4UkSamFjN0S7iKTyhewIfknOUUNWCT3eLOz2oWlCEpKQ8
5eGOUVcDbsumGRQuyhnNcFWz0e2HQ641xc13gqrWTq8hfQyqQAtaZDy8kJzTgQi90JSONnYiyG8/
ZASalByevYTtJbQp3xvOpinQY/zmAjcR6JB3oe6x4g1WbncsF1IW7WMA5SrYeIZZteQgBsvsHbmG
L4rUS0PabQQ2RfsVhs5khxv7dWOZM+FcV3jPkSQaAy9gSZY2ZIUdbyyIQNLLG67DV5FrMk8O4MI9
qQDzrRZdxwYLSHdkJTrVw5GiP6wwwua0DTIfnTMBF4UcnyN2M6A3Z3Nd3rb7oU6Ufa4SVBLggpoZ
BQ40jcH+TJK/BiKIYb5PiNdnKcQb2ub/s9jMiutEhB+T0epRdxPr/jkLLojFWJ5uzeog9t2ybvns
QdUYXlPY+B2R2jy6Sj5HAAbaHaE11JOzSAl1onsUJkUbTWrJVUJ73WU5RdkcNt2j3FQKZQRBtG/o
Sia2mxRaIaWGsnWCfio9luxdAqOk75a3zy5EE5f10F6cqknXJcTLuCKBFeHk3UncKk9RaKgWYvor
ZTFQ+h8s+9W3S87+NSR3Au1Fae/GMhNqNXhcLJkRcRUSOSKOTC2x7Wl0M2r/dDhv2g2ioU1LksCC
OPtqM2YnDNSGaOXiv7efP4wHrBMY3nB/PvxGEPZetoAketKYorWXdKZ0x96oPYc/q5Bnj7/mwF01
5Kz4trhyDPPMRhLvhmFjvP4QVkUJqiaK3aeDkg3nnJNXuuo1BsSKx2FXUqCp9jeP9mjftTwlUzAz
Qs81X6en8BxjwqIrzySlFU3ApLi874114sNZz1UHkxOaIO/nzhza39l4n4jCSzSadIweUoIzS4qf
nVEFHeI8+985YJR5hM4PHxpYwd8gxmjDIz3Fw6FVv7u0hkEPEf5ifl5tR8p8gpyiXAtEtZ04yaf6
Cf6AB9EmH4noPBWrmKB72fA2PYBas3Rr1w6Hyys+W5YxDmRx8cMTtFKyUYEZyRs/44DlzJZDFB4l
ZGIJMOtab0Y4xhFDRkyLCXQGFBg+hVk6wRgGSXWIREEZfC17fLmmVC2ELPux4wS0ZsQhbbExHYLO
bc24wseCaM0vtitNWYkPEc9kXOCzHda8wsDGmjw62eM8HW38euIZ4sb81nGUupjCYpBUgHThOY82
LVnxxBr0oYhBurCN6jrd4OzQI1kMSswCrXF5tB/wrCrXxNBSarhBcqX5A2pnqlBrKP3CB0yDEy1A
+kgAoS/HojAooh6xq18/CjG7orFKQtblfqXh0pl5SAcjyte0Jx7smmZsKHjM+E3WZ+Pfm/hJVII6
/5hgN4ETLjrFhkMo6C801yAm5Y1MzyX+ggO1w3BRQckriTrH6s+JW/UtfwJQpbGVhq9FBFMqd8jt
ndBPabv0R1HuyrwqwxCY76aiymp5Pc7rKUEG5XRaX0MShw3M3yws67jdqhnnS2nCLaRsi6OiN0rK
Qc5Fpj7Ax8hzmnABggFsndLBY1RYGSnVHXEzNR9BmcpyZtIXw8CsUPX2auZvKgk/7/MZlE297AR2
WQojc78nAIkH3lZ4Q2jxg0vbkijOeTYL+f0+8sXtGdGi2SahzINE0qRlsYEMFKS9cGxKn74Vh1D+
1wZiCWvczsdFv1gJvQSCr4jw9yqPrnDynLH/YXxnexgfkmdMIa3wDMUBIUJxpN7f7UkP7C/2iRuk
hMnPfkaf+DcIOXA1KlH2CJjpQD2hSRQ8L9aCaXFpbWuth9+6OWqKpjry1/75VtGNSSmEygMGOc1U
ufHkA5MD/dApeERmJFyWzB48d3B95toV+9DiTLkCJz0obWBuouBq+WR5Trghb8bNkFPuakMjk1Nd
uXMVhyBt99s2o+kuN9avZdISHyvpMZHEf67LAOV1R9qP/ejEiZ45v2Xx/WTvkiDTLcxS/Thu7KT+
6h/gflXkytgu5mrOZwsc2SoI/cj7yQ00jdl9v0rgaYo+uJcg+aohgSsCdsiY6od+0kMRK07c5ecQ
5NxRyV9XeKQusnOEQc9+xiTpEL81nPO00GMrGMexy94rcXngWjG/IjvjkQoEVO/HFG2LLT5deAwh
HR6/BBWw9Pwxr0h+Kz1/JkCDONkGEiVjmr/c4X/O4fmKpwxuTLLWCjJQ6KIEas0paoiviRpdlYMg
DSkWYZoPwIz7DxqP0VwsdpUHRFsGeBveQP764Pv5f+5l7uOiZ0e6Js4If3uoUS/MVbQaO3xmHJOL
8UK9Y7m6fjzCmZOkpWt6fc5vAy5KgD1TIzcayq3FUmr+cbOWGlXcf4ZmI9slpz+GloGExNyVpaEz
bfyWsnmzMG/7P/pRb+Y9TdYkHlR+W+LKeC/ytbzuxWOI4YDFZzwh2HQc7avgjWzSG/R3a4hcWcYh
pmqPmMZ8fsdtblI3/3ajKQ/lMIuPTUg6TTZUWruxIoRrpMCVjXD4fQm7aLcR3oOCCS5aRZSPgILg
phLRJd4cEbMHyZzmd14lXtk1Y/un4JwavYG90xv1UvlbWrav3ukYdQfFra+PDaqBZzgVJnZKX2OZ
d6ZGAs0RUZ6cjXFAu5MbEXsu+axIFLNHFcUEGUaT+wr/bKWlRw3CvdCPc9zCqsuVGoI0Xw5d4w0E
ivC9owTIT8muagkEbFMWEs8zLOyOMnvqqa6BO+HKctpUWh/ldKQppVdRVmj9Wwe2H2IcGzxP6RDr
9OKMtoLdEoakMFrSqOvezJ9lnIra87uvaYyxNRW7Plan+YqDxKBD17S1XPTu+Cgfr5nj5/pqch/j
LJpLmsBfHJNFZo5/ZoyML9hgO7cb7XkieOTABW4XGXhivjiy3E5JKZaUEFgP4LKrug9IFusZ8rBw
qxNmq5mjdaAyiNe00khzoNcXHa1k0a7DDzPWOhiUmr3pO6t1JhiN/8Ex74z9YY08w4oltraa+xpB
Vja9r/1nnwfIX7dULqgB461K6OXBLhpYt7HdCbpy3DhDRfIXNFM6zBb2FcRt3zTBESs4TNL7YiGu
c7N9zaxafy87u0w2LMV9P9wR2+AxQceqT39jLsa9Dfe2842PTdCJon5BKfbuRfrqDkBwndfkJlEr
PXCvTAUZKDVEZiTyDvuNVJ/AvJ/IPMrJ5pLvaluImFknaAtx4CEDrHbw48tydbf1mTO2MXOMbSUc
jvXZceOJHrRrfOR2cFWfNgTv6a/IT0iwYh6GTlwezmHan0D7Ro2zISS92owOz/lMRpoVv+sMhdM/
paugcTOh/MHBzwCBZ6INiY6/LzE2zTMmAf/GCfPNtV7jDQ4L08fzkYESuTNnjC4Yg0asc5P9hCDT
OewjIqPABBsrOb6IxGlbOEwXXuN1cBA7wiSY8nDhNAOKYwS62xEuGvRDaemPyGQY67syoWIdt2UJ
RM+pZcOmkzdqBUHo1CNOP3nYXMya/u54mF9U1XvsqVahYFs9ULeisajswEcAErcQN18tL3ZuvQDi
f81h9XXpS1ZsJRf1xth1LygfvbINK1QDm26gT9p/Xzfa15RY/UmhmxtzdGsFx+yaaI+uM+aTdQ9C
FiplN7aCwG1m0TDD175+jEiHE/ogDD4gtZRNY7FO8UySioJzknL/mPYKQiIeSrtXFVp64QxqtLix
XP9uE4VeEUdJfquVFCFIxwg2CqES6IK0ytaY/G8pH40wO1SYxVESso9lNmRYqXYHKqtviQ5Ok2dN
8yijhoaOPPwsJF/DV07bKbR6s0kzeH5p/MWIsioyIi2r1AsCa8lOnfcMeNbdt/iOVQzkJ2jN7GDb
qr8WZU1yB9W3oWnt+0SPmZVejLvYlioWOemT6HWpGDmpAxz7KM9YrjkRpPOmrDJNIBwDHFqA8b0N
bljJoYc17foel8Ej4Mtit61bQiTBP7D6fW6KySI2QGMoXRFQAg+d74+LELN2VowMTsRd/F9eXvKZ
cTe3+wuV1UGLOfed9eA8RUL2ZI5gkQroORWLSUeebqr9DnYmxJky0CU5UIEJG57w90z71l7Qh7TW
5yjdavMAQ39BAIPPSmWJ2Hb7MaU8lxkbIKWoeh25YGzE+dhGMpdsa+AiAWt8QB9RMO6ygLyrPZB+
tgGiMppbzLjRO95FzfdHIvwNPpnaWioM2h0KTd0CuWPvSpva8GFfAiqntLrvjQw++PYL1DDdY+Hp
fKElKWwwVQMEmhVKcWUQ1JMQBEPXNRUfPrbmRRS4V72Q5zxvZiJudezMuEdvU1LgexFXoZXGECe9
L/A1o34+ILlhmzuzdR0Up9IXELjAOYdvxYU7K2m2QTR8KYj1fEmsa/2zTTSDQzLUWsdWa/YNlk3r
iA8CQo3V+jGrscxSZTsowQVwL6LrvdhtEfBe9gFPsydf+EPvPK40d6r+eO0ft3tfsEit7nxA1cGi
THt73jWqguVqkBgtMXPEZfKdDH4oNm1xeE5KA/I6HQqMqdS0G2TJKlLOWyCrcpARWfye75DBM0OL
6TRXGIoETHx12OsD4MCUqaLeZkaapjKLazJq66kxKW3SgXwPdcarCYaleBhGi29kbN0xXg7TJzA7
6cDssrxAY0Acd9LxTZza01RKDvOQlRNbxbRArV20LuMLLOkSgOLuhwYIfvgew5RElMPll7pmli+B
XwM5y79bJlhr9yy1qzozhbgD/eqjdE2c/MxkPqAUFdkMZP0TlUleNtkNaIURRULW89mvmQRHTz5s
CtxTDPgt15Yr8VTONG7yiiI2CzId0j+jt/5rHEPmCKwh+Z2xclY1rJfr74nXEy85qvQB7mCKqvZW
x1InMBFRa1Q9Osg1MZklf5nZbmJhR8l9MFtpGo+j6/OrL6LP6f87UqXIc0O1PpRm9mQ/HG9onM7/
xKDQdtFj7HLbwuBzFMRVKBZN/4Ee357Es7v/ygZ+2u92EHIrCvQ1J+/55MzbWiXPmrLWTfgFS+Nq
l/s8BaUUgJRmhPj+Ffp7JXPc3bhnusXk/M4E4agug4eDAO8raV1NxQ2MmsAbQW9TE2sZnRNOHVMG
i2VAGELIxliBqdp93TckInKrf7LG172Bsz5uWg9Uzvc0CpvoR/NM6Z+Tt27DlxCi+3SFbbUTWqgB
GqUPlvSzXXeNFMQ28hMxROYyhK72LSkLjo7pK80flOjashX3eZ1S4eA2LXiB49Lj1TmHNKEmrDi4
fC3qHqug7gw2Wz6AzyQskmzpIJNoyxWdOQrXqBV7bj1GI2OjAx3ajd0sS5IEXnNo4yi/3DG+VKwk
cd1Sn0Ke5v3G3B1w68yy3En91BqHcXRZGNDoTiWP7e7cTIKEhvXzntfNLlwaKWK0P/Kmp0o2wW/j
PEr2SmsvUfOsmzuPAXDxIh9w75AUWzjXDdtA8MiMKSIl0BIlLLlnsKFAcHlxqMnk8ZEM+Po9IlrF
4Fm+Eo3r3MSvkYZM1UJYnoMFGxWW/f8roR6Bp2OnLTT2MxkUqkphhvG4YgiQd5SkmFihwAUtphW/
/1JezzKiPqSxrYX30SXoX+kzBTvMjfpJb3fIXtbRCc1hrpc2Co/KHCcAsyT4IF2CtWuuJBaqUn/U
FMD/+S5rt/1X+IiZcujijLwQsd/QZyxEZ3kqs+QmoaxwFSP6BM7T7oJtNpa/k2R0bHqthFx6rnRA
yu1gqC4Hc41xYu728tCw37HoWJ+3RKXMnAk1OStiIzdAyTVUZcEcxh3AZlp4k1dJ9YGrKaMaYa/D
ctqPZ16rs+Zpy4CbmiO3RUlxLX0Q4Bad8Hl03Dwgc/v9E4rqsDFWgf8LauIzrYkeyfF6oGUodgFF
UNFG+GGVJRIu2JXuLJJU4972Z1dylPCizdEGhzpyOheVYLivZtz48Xiso3XJnJNaA8puo0TSkax+
Mhx1brgsX2PyCjTxu26XHh657BDUDOigW3Wr23AOlZmEajAsXA75q06J0G1KphFK+O4mZg+khNLd
q+kZBZwUgHRhj8p9tjTEzhCOVIA5Ji5HuwStqTM3kKHHwqQut4xiOARSANNcrcG28/LJRTA2yz/t
AQ8/bRg71vNbXOBvQIUdG/CHnpAryDZNUf+IBYLUmr8IWM9xhZM4He5x1YzOmcOFiOBakQE1JkAp
Kst5OAeHX8TcOMdYQ6XMwCKpYxjXzqA7PKmQoaLdRwKRsQbGIBC3/3dx8CBbCr1jhkgCH8xwHgBF
M3TbdsQzJshJ8c4WJkTmJphtGmISrqPcu0AwaaDrQal2tHbBcF1ThopDGHI94OwzPZdxEY4E2jfU
0stp1xt3XpWwcb+b9FU91lxhdXgFJFU2oHwq+0aKV7TCBbJ4n7PVM8gGaTgZqWEy2mM318rSRXkq
+ECoRE/CI+sLYZ0DCN8ZYok7otQMZwP8mYdn99UXIL/DXLQGMtIe3EUJht6aA9GIj4Xpm8ObY7TW
sSo/s3WSveTE+WOICAAffHJ4R7RQUBwR1IYc5jj3jO01+lPR6O+SPuYqvE+C1Kd0iTVaoN+W9Ell
6IopwqDAg9TU6xFly5Uem078nJUhV7MfGJoKQZnBTrWqXn57QjG3OsNt2Dl7nE9C5kyRHWe+gBpb
a1Q/3lfKxDcWAJNurSV+kZaPjnN5rOCkAJZA3Kyka385qDSUhLUeUf9zc4jA0peqOBdE8rGTUAkO
AKcLJ4MDrd0ZrFWP+uNEQzJKZ3xENxBGgJ+iy2+ZoCWsm+OgJa35+gWC+06Gj6tVHaHOCp6K9zSD
ER0Kjpe98zOTx71aTVc1SBFwK/GnsuPNpmB7ZbA4LcUlbwqK+l0U5vd/CIIVw+0KVx/KIWTFFFr5
aUhyi5mEmAFn99t/dFaZd7mqM4jcFdGx86wlzUafQ9A9F8Q89Hv4vU6md/IIWlf4vLk1vmFzkRwk
uxooJAMCwbkLPdqX1dA0kOvsqysoDhThax3eZrN0kjIBxV48GKc3lGiuSfu0QU5NLwyeiPWQAu5F
nVSM5tBR9H35kQ2tM1ExJYeT0rH3l7RgUtLDfaa4nRkfp1uBAVEYpw2EB3qcdqA2xKDQtDHIj/yd
O1/TtiSkGam8WHjgzhpL724f7YE+LHq5QaH3ClslTXpiF3C6jdVsicUDNA56h8gR/4Sh77CX+oq/
RUK5F76aJs9jgK4TUfASAYQmuuW8VE9P0b5/0Nk2eESG2BGHkHHIJc1OGoAXtDRramDu0P8v52uw
8v3tRVJgcWeqrLIufgI/xHB8mUCwmExwHsr5klZJ/C9ezAoy22DFkrMphBWJvpSCUHHT7pMVbYo2
N60Expi1vqnGSz+A4aKVF9Ab5kL+S+47Ry18FBqxVhuVsjD6w0cpmxiRAPaykXCLSQEtk1WS2Mh3
BV8JdSgTlsGTknkG5v/l6D3Vitdu65UNwkeMrVPBq+B5ViFk+5svRxaco5nN3lU1nXibGxQ5dme0
SQ4RujGwFQ9K/i12MVT6bK91ZvEQwCVFEoGU+06C7I9enW2UWWhNSoD/irg0z104QV8oTZeRGHD+
G5R05kTLM72dRdSDXIeBnzZghovW+PghWusA2ffmHLXVRPdiv1U+jBcERpxP4VjJ0WGrSEIV5JMg
1h8O2U5HgCY+00g12o2ImnGN8BXGlHA82/nWY6HjQqQtXkyaZQAf/dPvX/tt26Zhmwg+FgSvYtXZ
etIoWeOfuQMBxy6MAAdQwMvrAohJQ87TPZZHiLYjatnaUjVyTQR38ADsjc8pfGFFTPFMAzH7WOj4
4CwAEozYHr8nGYl72gzW7AO25JqwM8o5kf2+UF/YApHKuHthQvpIp9CsxdlT9uYNwc4ZO89ptDhV
wcOZqDC/EMHakcsLABNVWDTRFfDtCBX+dpPfvzsuE1d8OQ8kaYO1QYSEh2DJ5aYObvT/+u0JcCs3
zzlM1Ad68UPBDzDVZl+4v39Ayxx9bu+u4n6QqMBZcRQN3sbt42Oll0ChQN21pPdcw4d29YTV0UKp
Lnh/DtciTCEol7gRwekL9XAWK7CwcrzrVaJl+JvtSV+G7/lwhWE4XCctJK2+M14oeT4fgs2N4Z5u
10CuiuLoXq5dRqn9A+9Ap1bL9hH9C6XC7HcEGcCu0YyecSz1iVOhN62b5YlPK11oBxl51jy3Xanj
se1XO7Z7Gs2yWHto+mSh7PERyy5PV18I3IuMPdOcCxwniHxKSYkdmGEN8ErbQ+HY/1AQ/bZzP4ql
e0cqmSTcsitvxd4Pq3s1i8LA4Jd94e8fGCt6+DWS1/h6K87ok7B08N455S0wYwmYa26RQKBASXtn
8DywMvgIJGDDDAR2+PR61UQ5Iuto+bVoGKWtLl48RHm7RgP9t+8U9DmRY3aq2oAFm956CXEg/ziq
JorWItvVgXwzO1lUjBIB90IAQdPaxXu5a8t+3/i/5Fg0BmmIbvh2kOawOEOHkJB/ZK54WG8xm7zb
I4AOxbWR6tMxyJIWv0aXqvrXqo7iZOn1fhKTUqEGlFqyiYLIfXNc8R4Fd2JmjAYk9FSuFh5LXTZs
vZqWI7d3YV8VD9dZeDXn0QcNU4czrzD6Q9qH7/JbWzsfdSzvHJTnfyJ1ZPaBjBsPRri0R1mEaGUt
aMgfVcu1VhaPHTKxG5EmVjAsI18fYEADXW8lGMXrldKYHus0gNdtVptiv2JSPHJT9WEHRa6LR1Pi
nFl82ocSvOJLRTDDVvNB6HCHH3Jf1D2QPjV4hTWG2PiruNAjfXMpDy6KCVTF7BPeUEoXOG46v0u4
WmCgBMZG+K6mzaqenziHpP9VAXSAK3385MpAK5pJyZgIqJpj8Rdnh9hOAQHeQmI3T3Bu6ebslhwE
5UN+tDql1fSz1uX12uV1c3RZ+UXw9A1K4XV9amzVuO+RWnY880Jq9g+7MRKVuwYs7dfCUr7rF0Gd
dSf30Qw/aG9QY5CTM5ABFJxtfQDPUGUSD8JrU9ZeSxvjKTmzgeNb/GxslK0RLqCh335DPZj+a2ff
vy6QS/MlhX4OXKxJKfNnSBRTchPYynG27iBjxGCD2iDF/KhfJVOC9iADtOBUum9Khs1xs6qYyDQm
AB+O9tagth9bW5wQvemoT01gDShcmBr8zF/DPsi50UjhI7lPf82/yvZx4lCQc3D6FUiFZEHn+7e7
0UlhM+rYFKKO30OSEcssfN4ng4CbVPv/EMSho3kKLKxN6tVQah/ySzu3cAZCQpyXVD2Aj1eZP6f2
wagJkRZuKnQ2kc/dCDRtPteAGnyMoVpHwZFi0aOr3CBCohKnLdioh/Od1cunmbBYLRYF7OsumeyU
6fpD8k+/OlZGZr73lmN6Zu6xDNSEheC6oejn6rkADG8rBKEeKRcObJWooZqD2VfCF7yLsHYxWBY5
uKNnVImPpatVZHtxkUr870IRZC5rrlCHhHqUOUy17f3LFiLwkyd9UK1DdcHIlgChXezO1FrcHIDJ
tj28chAc2yRgC7m0UEv24XLQvL5sE/6kQyGKjUGxI72ZGVxCotop8RlNUlr5EbGbK2in1TyD33YD
O8oifGay3xVOI/YsJH1JCeV9rMTTtlwTu9IrcbxLIjaD/9ZgzlmxcgLMu8Vu14Ft+y97lmbIEMCI
k7hZfFFwM874OP5YMJpOmspnThNNK9ZdtFnpplQ9faexHtAo/7lF5ZAb9yy6iKe41OXvrOsx2y2t
jq7ttyxz6VYry5NaBRamQzs0zwafNliJoyvnArcNLV7Zz3OHV047sq5NGiVxTdpXHVLFbEf0aP0r
QSn680ErTJdLx5Yac5CmmXVg5cXXj0zrDf/QkmWmJwgeljh9+4bTvXXK/ZcN0zGGWGpfetSLIHsn
r+9pYGuNa0Ls6duceGt76IpMpobR4HbreiOy5+XBPIhCtv19xh0ZDSmIJ9CEXPoshpsPj9iwwFDq
jVHgmkdloKOzap02d365EimjQZHd2dl7bAgCRjSaG4VhF42HuLfc1EaPWESbR5Aith1jMt12oTYO
Yo6wcqWlY8SIiYI10ydlUizcQ815o3ZVugTcBarGpjD20JDoPI6utv4mVdogzQMUxUccGCujWtdn
Nu17BVQVzm52pS7edyDHm4V+Tn3V6u/yVeoa49cO/eW1yeNy2/aa7vysK3FfXJg9VMw/WetGjq3E
v08z2WumuvqQ6KbKQdzUjAQ8ifmEYULPJq83OGBYBY8GCHFYQ6tax/ARJXumTmrOFdosv/pdxlIF
x5mUnSxtjBTcq3Cq1kbM+SdoLCYtE5oabrlRjkmYFmVOzCGbPrm6O9b6Piqx37EbAhjpzlTdtvCQ
XHGwAyfiRnMggN1x99JDGzKTLLyKPJRanT62HoHQZ7RxjJDg0Vj+fQxa8dWiFzPX3s2Hqf3RtcMA
0Gbg5nd2Tny8jjWWrfMF8pdB9JRLJgaDpufy2CZ8UhipMUc+L6aEfVm+WreFMv+CmzSJGXbDV8W8
Ywu5LEETcwQo+oFekedZrS64niBBkVJmWMkcJ2/3Xs1c6X2g3+7sKTLA0yH6ycs4PmG1xP3MCWcY
wHSap+NaYfnZ6f4d8+A4aj9L3BXfkjTR+DRhWMxM2rH6NGr1LA3kZp2j94G2kM3+djLApXMw4SrV
GOC7YH/5lbePrcpk/IBB1tO/QiDu9A+biANyiu54pHiUdQtocVTUC025ELzHZ35TSH/0Ab/mpf5y
UVqPaqPi9UyDFUjgL9xR1h6kFqFEhEyBKy8Sx6VP30ijDQu09sghU+8hUE/nyQ5uPigsJMRv7SVc
Eu0xtDJsIqq7r0UESWSD3vM9ctMhESEGaos8pF6yDxkSn5tBQMkaE0Wc4V9LqrFlUUjADcowzEch
nsiOr9Is6Qjs+XTcLQp6mdlxO4UM35ApqHvwOLTiRfafNgJ3wKAajTtLGGi3ZyPhZwcPBoos3ans
2Ii2b8Ll5DtCymplo0/RpuNfK+nW6JqUekxtUE+7S6J+zJrMMXYTlENUj6v4Q1+RCpDxvRr8lamJ
3PGWi3x1X+FXa/JsNERB3D73yIfAQakm1u0PFptxOgPJa7uNdUp49yII+R0cw8pH0621rtjeILdu
mEni11PXQAW4ayJg4VNAxaGaKAUXRvzYmjzA77TOLwGy7zz+MXhlDWuyoXhZ4rH0rV6vvHNwk6Ni
n5jbTVXZWnj7HLOZfZG5rUsDKO6A71zJpJxaLaCDfAQRga9d1AH+T/3zZ0sgPCCdeNyK2ZshUseU
ZDUGjS/PdCQll8YooaFnD8/BeTzelAdVg4M/0Bh2mBpAuWB0W7d7YA17AwLItNLEd+0jQYK7kKwT
6yOcYkvkoBDMVeJ5fLffNtHCfVxmlcfX4XeZk06GKjR/6SZJuMEbh8OLe+sCGZmmmSGE9z70CL7J
fl3X3AkUf/pARPa+QGvWlBJ+VZQfDoJzTRbh87G3TfkYEcjYO+0/CdmrUrG/ysa4RCCvGa5y6pqW
2B/Zu18dubETBHu1k6rajQDdp05G0XYbKBx5k0g2FwoQtkWTVTq2zuiWlBw+voCY7VN68WpVyNKK
mWzQq6pxue/AiANdzhpW5o9R3zDy7YU2xUE3TdhAJyLImKm8TykjLopflTUBoBQiHKXGs7DIi5Li
jmuRmJjuHeqdZYVlJh6x0vB+N1T1UAXV9UAY0Psrf3mPRh0bETW1/5mNQg7u0SOFssXXJW5wqZfy
UxPiid6Qcc2t0Ccbpe74b8eA8VFv38Qe2KBL11USQeZNCq0y43DdGDGxy6OnzwKd8LFMHqmBMu4R
mJiaowt6IcQQQRmKJCM/7s0iFefiGKZY2CMgkCjnKEJKxhWtbumpv2pi+gXNvBZvH+BWWoDWr8/3
mnmYIeTfBAf39tjfRumcOSBGksDI6t5LocUZ+kICQ/2b6i7FjhwG/giXUqYFPW+JtoqbrRk4e6lk
LGzn2QNzzUKVjH1x2zZEAshSlnL2Yfedq6H3drbxoFvKB6PJpr6UHoaCBgFjk4FY9ZuMfB4oekE9
7ETwwtbeXlcBlqDWOrOVlsVPQcE/xU39r2v9JMf36HwGti9AeOSfAs8smajorIB1rSOimL5Dz5HW
uYgqpR4u7vefd7MCNwj7iPJJktu0Qcl+i6otBWdd4GNwKuOnfigYSukQSJRjRgrQZqVR+ZTnM7Fv
+F/FdsWuKBn5WzGgHb1CMQagBxvs/jIxNzOxLqmpCaG2Txw9vpBMVc8nY0cfqppHrUW9/IYZiJiR
6YJNG7Ge4nRxgc4oM1ERG5wGGjgZO8m197+jpnsl5C7IJB5+1eHe6zloPVTG2eH9NfLPSQI7NiU+
3NRsbQxLD3UOXhuxzxUA2CvgZqKfNH9snj60cAKrsUe5R4INTlmbvV94ZWh3GnOOGs25kb84LLvT
wO+ikXk7RWGwtay8JbC0ZEFyLpSr6yo8cVkJ5QmtBfELmgWITwaLcbx7nwjn0J5/0C3XDZvO8P16
QBaYu3Tuc9qN5q0VjIi3x2ThfugtCkXD2eRpf4gCxtCDwdoQPHkUVc2W5CTg5QOJvHEkrFWkBFTy
5+iSGr0aevqB9Amg9M9ctIKEJEe4E8Ud+UhkMb0kUDupC+wgX4uV1fE9Ecm+ZTcGTVZfoovIjKg5
VO3mvZzUCaK4hbU6aETFxm+kBPf1NmUETvgbp2V3fDPW8XvIoPnewaDlR/76RjL7s0hdXwRQuyZz
u870gThIBj4y9Z76EbpJOAcjgECzUG/HnnelRI2OZhDGPDjw0WHfoBFEqzvgRTMPFsfrU6cAuS5i
lI+EOlOaXqEvSuOH+7Yaez2SBjC6u0+WiF2vo9crns5Sh+u13mKJ9wV6wKMgLCUVwbvd3MAHZGbt
MGPaj4Q9Dwfwvs0Zsi+Tvyj5K0xkF6EsyUYnwgkSEFtVX2cax/ZvkXlvSgqx0bAojI+aKBnZGJZm
9EXylri4flJmL8zL8OnH8NWzIfPc7S8PDLQGj/0aeupqDC3TANApenekSQgZO82b04ONfCC87kuU
EvqYi4HZ9yZP2WQQpmyqM1wf9pIdCrhqMJU+w57naOHLWJa6qHfUaVoxcEH2pMBheDfxRZ4QcPuM
2b9JqZMpSHgSfaKmf2kc12RV8xFryxenTPf0sjidp8BsgLp2q0YCYOlYycqEw+UVm8SC2F/lQPOa
2Pmg01izmM7L4hJ3XphsGdFoVzjVDO2YtdLppKEIeDutO3OXbncYx4sc4KVNWsrxnDoSNPlwrcx3
ggzbaRDYjTEG9lkpsG7TdYDY0nRNhTvMBoE9508KTeAiN2rsrKcPGVrXFP1OUeO/w4G9DmUFvE2I
zP7tli+E7daYSmowzYe6LVqlgODBVBA6+PTLvFMHhCo0YtsTIAkkaacCAB+pq9g/Es36wqbqevyv
0Ks+1KIPHTNBXv0MCe51KC7yFW/WkkJHFIcIMtj4T29zQ1d8NMaJyuBiZdi/104XizyXWT+sq+Aj
QTE4fcB9buFbdq+eqO8Obb1j8pz8LyQoIxpVyNNmTIIBArNkDtYgKRLvu022Bv3C5VbTehwbJWVU
s5/qNZgvc3LB1DbRP3mbDUuQKIlbHM5JzBB+R40/LiCSmyItATEj2p8Dve/onZFa7uNDUzUmVaDY
U+E84b/4WGWf8iMLAxmQa6TMnjX68W60mmPbcj1n4B/08Buq7zRiSvw0VLVSqepn+aFpKxugTCsm
zINjZQffa5kZKUqHqUfd7r4pcE4XySmrtN4sYACtPoi8hfMYM8FjZaHwI0P6acE0p+I/LzPA2NvK
0YQnmrSdgOmvdbfg8vrExvdpQ0/NYoEN05amZLQuqzog43dWRGHCsbOQGxW61sDq/lQN3Yokp8W6
qB6x8HRbpET1wii6N0iirsxr7pg1PYIHFHsQ4vESQVFEsQ4jFSAmNCs6eQiHsnTsJo8VGyfvud5C
wnrFXS4CFMtcAn2NDGYrBRbxqgruaTLtaJ/7pNLgm+1yPwYl/4zr7+JYlGE8xSaNKOT35OdJLc/+
0m55uF/BH7z2M4g6GaOhErA6yGzXmm6Kl8hIiS12Q8qqCprpemyjIxP7DY2dnRMRrVFaNLavcHJp
ZaTjDrXWXes8/LpxxmZZg2aqV72JBwuC4rgdBXk9Be/wHhY0mv16dGP8JULFw3oM2RBd5Ro4fTDR
6AkAQ1q4hBdYzwnUFkRI/tga5/OBAD6mZuHUCTEecIBLtwVTpAol8pRW/8JULkY4RQcf3kCPp52C
5eEpxNz8e17xknGHNZoutyBu3VUU+67zrcKDTPZr6M/Q3pPf2u2qoTF5HdRSryHvVj0BZKc9SKwq
2a33m9szqqzU3Cxefxd+WaAI1CPY+K/Y/UyJQXceDobIt7WSesGja8FRRT6rkiwW7DC1pKprlBnY
ehUmw6wIwFIeqCh0zNlb/z3t3YEXaYGQxy2LiQ7em+qCP4guu7Q2I+hgPzsoh03LAq2VyrrATFl3
061kqAEAqgSM4MHqLtnG5goR4WJbgsrP6rd6stNPWEUrMQKmhvTDULLw3ZbVQmEjPEAWQEzijChL
3oSi+1vpVvFVvZMmFOXqF0RlpvrmFLQBWJumz8rLmliMgIFuVfl3ih/zq6/YB/dGWyhKOk5KvCej
NtDjrIqLFchCqLP45eiOwnkly2MeFEhlPSW0CQmjDKROlrTB7JlClXHOfED8T4rS0hHDsW8C7YxB
ashkkN52uCEFux5p6iv+jiIbLIF0SLxmsVme/Xkr8EN1NAuj1kX9P77ORU4EeUcG1dR4p3ZyDOyh
6jMr6Z/XoVzZ9JsueU1ef76h7/NiHD85YIi8pn8lqs1KlVfE15+Te7cBfyPsFlSNZP+IGJNTCdby
J0gCYAx2rJPfMzAf8F0eVmKY5YajLV1urGzN+tpt2ApaOd/KKQ+xo0hWbR4O9ghe1lAUMBG0opnz
cjIOFQQuV8O30NU2x87nkQKv1m+r3msVtvM/pVS5mvdsU9A6qDOyvIBYpyYTakaTHVfwUbb8Zydi
wyOn0VPDS4tsvKXpWplqNPokQ7PZ0ZUtGmGvOeQMGtV61feNWGuWm6t4Ha8KEEcc4/tLyXAWElha
oXnw7iplT4mSq4FVodMm5wgcZU8NPvN7NjwGtQ75AtYEI+gJcF8pNufSsodkdgBICbIeNU77/oW5
zAJnguGmhGn//NAHnQC5GZHoL8jpKxLicgQA20LzSxGVvUus7y+JiTcThSqUbS8x8R+ctUlZo9BM
sjp5N6vdki4pOLKR2H1289dXLXuFWyOo8b3xcXdlVFgr6J+3DdydMbWAdOqJqHOHTlRljfylW6iC
HW2TfN0cEjID45yD0kgF3o+y7wNvRD+D/OseSHU8BYpv5dSwXNNY+WkJkG8Mfe3lgmSfggR3a1KH
dZy6Ub1yJLgEwq12Fdsd+5ydEbVrli+QO4gu2RJGGTwZaST8V9otzXhHm5M7CC7fPTBW+enn2IZx
m+E7tW8s2s82snqcYReZMCsgi3oT/qa+pDX1WH/k0n2VZNhipokgSZIyvuDmigdet4eIgseR8BwA
Lgql/BObWsy2ebefVcvPRZyq+peWnTwCF+sd5VwSI7nfSFlGFK0Iyk/qAiviiGi6+O2M9YEgNGo4
vi4JrRZ+SAAkg6npJv15S3luTGDrNsP8q2Lv6+k6Ultin8Lu0o7u15KYDDzlCAQ/mzPBeR4gY7qK
5wNtLDNPAhFpmMOJ0MhT9sPd6YCwW7jBrThYkdWsFhmx+6uM4H+UlIFL2QGETq7Lb74LuRoFTBN+
meNPAmnD8pHK7uxRmt1PWhPMq8dQEDM8KUTXxLLerEsE8oqOzn73mtZdRTyLON0ZlN6EjAT6ojgA
2jpjwuzFBH4t3jbDe4anByL144cpRR0RMHs+dMb0tBvER5Rjh08Rcj1JLEFxBFDgcZEPYUYvu24Q
ao4HKrU3Urw20sGVKlC9en/FRumZ6JLwXqKydKBhhvszLckRExkvK/Nk47Y5CU/u07NiOyo6Po1c
13eE5N+G6eqFEPHu2UPepviwq/A3Yow7kY3ROrPJVYQsqWqXDtl3PtDVS3/9cjJuAOIEnASa5+Tc
7JtN3v+vnOUKQw6QMmEn8YkIEnRgc5oNk7ylvAfX2WVcZJdFw/um/mz6p9JRmVBb6BEf7QZ1C5M8
hl35neeeL59h7CzaT6J6QkN2IZZVfA3yCgbHVwu7mf959cBKWeKd5+7uIKniwKi0YrI21tx7G7cu
1KGjRoB0IlXtpA3gjzXaAbTPcfQC6OVI5KaruJxjtxlBISqPgZ3XwbUuOdAmCrLO5peeOmWkIeU9
nx1pzvstuRfpB5Ls11hO32Vezz/L5PAKYNXKwQeuMMohFi9IXV/1u63LeE2Nb/RdIHb6Wrxv1RDz
aw5XjlQOjLxtWaXU9cEJ4zF3yONoXx3+W4JMmuBTga68fG4deIWiXtXd+fozT9CRaw0yxnN3NztQ
4ue55KZOdg+s3IOQjVgGTod9HsI+sYkorvQZuiDJtS2a3+pXXGsQ9xj4aVrnlxFNgW54LicHhva5
FlrZuRC3Ks/CFcTw2Cp/W72sJfUOzfGBhyCkZOoL5A1MoTGPfq+XZ2TlfGH18JKkHIuSN0wy1vjL
TvdvhDc1iO4h304VWdI+zTNfymyOYCnbJp5yutdBDQ2gMQiIAdfk3KeOCW4h9D5I6uhd9EoLOZoK
f+O+JDaF0sACPikesDFrvKHW62frhaC0nbdsIFcGIeBh8plzwXLF2iocNUsEp2uoNmFJK5ntECyf
F+yO1soOyapOMFpXvrTDxeOE32sVflO58CUEv5YkPwb1en7C/k5uvSq433pxeqmKXddDdrHz2zG7
UAY6gcp+T9WZ4Yed6EFCNPWm5V1imRyaitzL0PTQuY76BEqE77y+C4Vz+Ayh9xv9hYc/kKwuYbFy
9xLttexOiAAOBjGMqXyaiVFTmrzxPnq9goaLJC9NdR2GtYcZRl7A6nO1PI8NvkteEwYOQo1G8n+u
/Lb8JV/iUzjrlsD6K0d5JtWL/6ZoSMKsbcDf3ZUsV2Ezg2QmnaOOcgQUE8j5UcpQ2Kdy6LpUnLN0
Vg9ZfsmlLc24q41Ng3cn4oLZj5BL0fS3FXKwNOHVze/BJttY2rVdol9URCQ6avur8o1DelgEn752
/1KN1HYD03+bhxRJDIwIsU75UCTcCsdM6TmYHRiVzs/xRjgbHEUBnMm2250evflzt9Z6k7ifHPdy
Kqt/WTfkSZefNLEPIgyTrp5XG6jhEZVtbKWe7S8wO6sSPwg0ZlSMuy5ywXWzEzhLtNByB5uxdf0h
R6APFAJdHu9CkJlDFUhbeH+r2Va/B0hxMI9rC2L4PZtfjVdK2YHlvHqQh8fh4iRdp72GQBcZVgt3
Da1azmSZWPFlKDzNUZTcYZZ5Ut+D5Zos2+WA0tmGstK91kX6XOaN/EjOU9ELcupEyUwqeJpXCwyv
lUWxe2ZRa7YHRe65ZkWKuSkODQbhu8CiawmtzMGydZFe0nBsvnKjO3jBfCo1neu/wevgs0ia1T0e
jAi2NSLW7GO3UGJUV7Iml87Vi0AanCZV7QyG/mvFgoH8YfAfAa+qTpBEqhfDmPgWvaR7Vjnd3L2h
6q05RganZXw8RD1ASynh0dQYeBWhJa8hVgTkSEhxgwxwc1GvGYIaLZr0Lr2ZlwjUQO2NFUS5lNkU
jieLA/0oUMhkRmf89uv11r4zWljsAl8K/7ks7Yp4ZO9x6Vv2mXiqfnLzoYLByBEM4Io1WyB1+6yW
JGI1dtDplpk2kAiXCymVyzdb6pKUk3rdruL3jRxkJvPZ7isa1Lgh7unuaHMHL8v6ioLdWJDbqb9c
liEIdK78lDG/nfIW1CDjzdFhD94/n4rf15aPDEiMawawy9YhDnfM628VsBkWjbC1kV0WHpwfdoCS
/p0zYjWavyWlzE3bFTvI2PCsOHVwVIMBTd/mcoiJRLzgF48UFZt/Ryc7fvLTRP6G4LrecfiS4NmO
v1ThDAes5jpXd+Nu4X8HYdiEjC4lL/cmzh7B/d4hYft9oodbFyfk9glaIYyw4mj+d6a9BLpGmZ/s
Jlg2DeYkoX9QWCVw8Sv43nRuoehNV/QnTUrzZgMBx1dma7XxSmrHQl305W0aiGtG2wlmBoBJs76a
3UGOxTX9Cz04Xa4WlFacXaf1iGzY6V37podgH67FsRldWk18DQpyND8yMPyM/XKOWrpCtOrYwQ9V
m6/r6pEEuaDngYF2wmGuXhAgQkn+/TCQIU3Fe4z9FyJKS6eCxO/g5DgvKZVRKCsTsrkAqFNjyz23
68FXulmVTRLhL+mbMeQGQ1BQA+Yh8gWJejBLM4YrfhsrCv4ECbDQY2pQB6l00mGiMzlgAdR2PQZY
Hw3fdzlVvOf9SPKvGYpz6hOR2kqwr6IqGD7kKJwfp/NLqbrWIxgYrSM//T2ft6jGLzqCJA9sp8WW
ruXl0D8y8KXTAUqTiFwXsMqtq38v9WbRzjtUczW0bW/zI6JGPbl/wLrcUijQKIh9p3NC9nzFCvYv
anKCvNd6636inZjEBM7e3hqmN6+d9/5hqhU2voLr803Nww6/CRHdInAa/cs9sqQyrqZ/c1w3Fcih
pLAUNmv982oiQM8UC19gNpDKmYalwF9oisg+0s8m+g1DxRqksNW77D7iEKxkr08Y0ogefaafzaLZ
zQV7Ko3I5ZVKRtd/7MD2rIUwwQvO4oEKwhAgOvrkVQ9WzkEaG9wBdKmcMJ5geYB80G3sIK2guleB
ihazA2F9hyI7XpjbKzKgVrqptUj+XR7xMSwMDXz3a6niVeyIxlsYSPp88ZHQAdektoCBZbOYJJpq
ImkSAlYr7jqmpoNJLXj3FtIcZWjC/y4XkwsI2GAcYkRRXM2P5v+qxBMFkyvWWYAz5E6gePKQCLPR
/YtZuyvrqm8fq93ViX4VpMsuo6h/+Rx+9BUVA0Zvr9Z0XeExNHJrfFmV/zh6acr9jzX+Y2vpqdHz
ME2jfEQU8sB3HDcIUd5FbGpZ8LvP/9xleSONxVefqPK+ATk/bMUOwqy1MCQZ30Z/CCSxU7asbm6X
a0wlLu4CLa4eYaPRJMOEqxhsgkBCXBKYY4/7RyP1xKzFVY6dGCeJ5buJ3ZmbXffSA+oVCWvGbBhW
NBZO/8SrYZCtSXqpE1YdD2I6wFO6YgaRa9Gn8hbmmKm81DEhAa5Nt18SMwPC6Cqw6EWxF4HeenwJ
dQO8aD5mb5K29EYKqgynaxG+veVOeZQEDyhsEBk7tIyjL7aZF6zc/IHL2u1FUHbgw5QjCipbfUsv
N/BujO3R+nYmqyRNjI4PzeNWed5O71F71OpYKt056RgGZKejre5XFkgKS+t6Kf7U9AnGlme8VgcS
kxwx1rNwgps01oIha2LsyYkuuQESIRuWoU44x2d3I5a+R7TS6g1/k8L7X7hr8HzCq67UJLgqG79G
BQFDWuFV7EaQalvj7At7cBkqH7MowEnsOjDU6jOeDc9dlGnJK5Z8o30mhRHMt0wFxsE6t6KMO+GP
QEYQMSAXZpnr7F4AgBfhlY9vfNmcGz4Mw/apJdRAyMvIVYpMQTS14HW/j0pNB6LoBEbuho/0n+UT
9KAma5eYCHN8UDN3TjgtjDka9RcBjwBzDowSLSuXWeEX0q0AF6nx+yx2OrGjbGiA9mzWso6BLiQx
k2d800Pj+aBu9J2nM3cOuUFJUbLcI2hnqz+WxmFhAAkFRuod5mQGKVN1fFvu9oo7vdYyjmjC1KeF
CNi8Ja5jqds548Efcr41ah/4d6aV9OjzyF1fXAfwMpmElwkzfRmSLro1v4Rica8H6s/YhV5ZQre5
RNwoPffC85MT7EN1EV+RpyWq2qEfmU16ay7cwXJgZe1LLTkgwJji9IBZu//Tv/BFs/NaAW1C4cX/
HsGDp26EREO4tkWQr5+02KCY91jlGbZzS4k+LgJaGXegOS+ls+3UVdN0Ptk4lG8x0M7t5BYRYoVY
k14rQ/5ApQ5OI2cpMsTT789PhJkfQLYaUsXUIAnWaCK2kQxGl5mZXDdGI82wuTJZ61c027WofaEh
mDZian33RLWWK8frnoZSMr5ozVdjs0YZJ/1sIoSsQ7WUgUjVqrmXBoOD0vr1/e2kGAjnSGAdYyw4
b8F21Yst3NuwyCfbbIYztPk//qeCrdbMKaNXnmiorFq7/EDenw9AyQwq0xp0HRg5Lbb9C+yE5Ss3
vmeU1BXQQxmOU0dvsMrphInhiW/0XzUE/AG+p4ilPw+KmS6F1VOuMw5focPuE83uwWDiA4q/WUfW
NDEcI6uGnLTaHaU1quU7xgJ2KHJ/ym4dOZirpMsE0VmVpE5U2hNqoPb/WnyMCqlRXU25xr0baPC0
6B9M9Ew/rHiCnhMpQFzwciNCMz+ejvijBSkLRFGjwsQAA28G8+FxeDeiF6gMAhTJtGK1lWFYepiw
OgPMR5jE21RZaJmMv/sBaNUteUQzdqrccFT5/Hdno/5ymsfiW7oShIjgFaouDLOPsQy14JzpkSLV
aIuAQQAP9a2MKfUkBN3IUuIUfLZMIVEBvypfxM+t8dW2BpJh8Y9KfaYsoA7HvtZBuixS4FYvN/SZ
fWS3HaI+Ptpq7t0a8/mNJ9zsEwxVEOIK0yiHYE3YGazT1as6uR+kV74RbdBILJe17vRbjpMdlo6/
EX+YQSTloy/GUzLDEncbUTGDJegnajUCOOX4Mxrz0wY0gWXL03xxOwEVVobxau5/iDPOR+kXzSSo
vLzqUHGqCegX2bYyksRCFjxEvq8opolM2g/dYDgkEqGabQrYhxpa3VcBVVVCykXj/6ouyJaZYtib
9ATs7q8yB0XrNm8tQI+HN+qBdQ3Bff4QAbtvTTWtVSW0ex2P5OMIyv/P0UgbaZPC4z6PVEhEeEVJ
XuBqErfO5B1BzsI9IO9D5KczpIFqm0DGtGBtq3CqdfkItB+3zZSVd6RYmafxGLl2E2xGLglFfAzX
ap3jqe4nD/7sXqhCtKCXWJlvbNzNhEefhw1caPttvM4RfqvafvLivQBAnOXUu4ucDmfU97tGqnzH
/g3Hd08x4z8f/R/A7EXwTRvhZwK0vQVRgGnJADacip/RlRRsnP3UoROl8jUVtvIZo54yv5Nl1Zxo
dlJahkgARK10DjYKikwtSSSluti6g+SgscaBWaW52yLzr0YzkQ+hjxQdYk6gUTWgGVnTHQohlGOD
MTGiYrvvTg5+8VCE+vy4F+vGebBIPMWcyq6hQJqyDyMQe4xz3RL/0ucuN65pA0VaJIK38f2oAmUy
2w8qp9y28sSy3gqeWeggA0mQBcfw+uPtvttZgwtG+Jf4wWlQVFMjjRoR38xe4bODTkf7zVoaOeM/
++cAQ4uapaf7JxuvXw4jUORLLXFcN8MSJmKYQUhVZhwr8DBIGzRyyoAg0HPHPkL61ivyjcvpIFvW
0M0PPNL1JlX9LUbENVjTNfXQkZI7CQyF71fiA/4BoEe+pzKPWpDHX26Sx8H+tQw1aphWLL/yUnsP
oDh6jiRbH3zwQ+vjl+QHUZPXFhLChnUr1pAEug0GASzPkjIudYu1D4lKNp/bhQMzDUn8NCCBVncP
ekfXS4cA6bpXJ2PKsdKkfeuDDkQJbwHFO87zAo3jr4CGEQlnNWTLAkMGceAhb4wLRRaJOxojuuI+
2zqzWXxz7A+NV/FZB5HNCcKT6GyOMaF6R7K3JX65AbgpBjhenM4En/5IyxLkj3eH/EzL//SbeOoK
QzUiPWRHWtLDlVe6hbBOiDYmU456vDOLqmjeH6XgVuMMz1umQD7ntRcQe+oPBfh84ehUiepolOZf
1MiZFQc8g/J5k9TsY0tiTuk8GeYQGUJ/EgLTCtErIDYlrv7DWPHYKER1xIODIkgIgDLKrUD4e0Pw
+NVgZdTC5qVAXriQMeC9e7xdR4Xw7sgSWKPqjZ08YGoMs9lJU+dVLzikiFQ67b7qiPdzGpqd4NjG
Qt8vT4bV/5M/DNdWHuNa+M30WN/57O9QlBXSNWVrJG4+pMFVZPr/tl4l70JvDNu+0kOlV6bwE52N
n/q7FWiuRdh/UOw2IXgJr6Lq1UeJu02cRz90odt8GE3VIQCJeHs5y6aGwQdIH//1RjIHfroS9L0V
VcTmV60tbBe7c2qL/ILTjs5RYW+QT3uBZNuXQxx0yr4TQ+YxIx6T0KdXHFpxqfHa7mSJjGDkiBbM
XxA28GlWJX4L+c/VnwzOrFQ9mr17O9rmRj15z9TpheVepOEH7TOKvBFEJZIbuZpXNgBddRW3u060
cLa7paOAdUn0PgolA519AUFySwZP775GQ+DCiLHRt+RvXvVl2tB+MyKzTKULavmCs0pXk9Bjo7Uk
xmySN7lz+DJMq2IwjKma8C51EzoZyMn2mnZW3hV5H+UdKpfzzWLKF4SDq5Q0J3GYAHQFkN2pKcX7
OMeo4q91f6xQM1Aw2qR8MnWkqY8W7S1xaIc8jRVtVxjJot5FtCgt5L0cq9x3pAa1KXtIb8WUbKM8
dOAPY6o4ueTfIRshvLwHmEtFQ0IRE8R2PPBPChcib35UpuXthk3blD5CMNLJkbDWKbD3p7UMgHm/
9ZtMKcgV6RI4f3HVJqPCeLSNcoXXQPqQx5A5flaUHNzk8FBDh3sMeYUyPUjkpo709UmrMeRD2x0r
c90aXkGJVLgBZKcX7aUF/vkPiOwIsMMAA+MRWflTHlmCOPrl8MruXi6Q7KOv6YNeKARCg9QmaZ2m
CWAk9cPZPQ+e1semdIehDIzJTO7imGxMN/7VETQSoxtMLONM0uSVr5qw3BQB4em9NZ1a5BrgXHH0
B/Jgmk2uB3u0ZoAI7nOBYw4KYtar83RBq6yQpZ+TK6rA8vP5kwLSpn9hmuhO7m+p6oSoeJ+IJPKu
DD9Cc5K7PNAFSjjQFFaJ3u7YC3DmCT1jBsoZG5lhjoP6EDrK5IA8zFTsuKr0Ob8IOa30KBbZ4xbS
dTiWBWtP+62j5gLnKC0jwn7IR7sBu9+3pt9R/mmqbVUTx/6RrP8832abKmIH35ArMofOOWVhn5H8
yo9svTtCpYSWwkmhB76kXeWrLW9qKvp1UY7apSCdQCD/PD4VHcT3W4enGnXXXttIShglZPA9Gvhy
zRPxzlcHsx9sCiQ/DrJit9vVlmIi9VRSUnDwF17zultX4+Sw4N+FEk2LqvYIcfZ0PLyF5G+0Npv/
rwbBopzYOZX/quxd2usTCdrTTxoHLzWkld85w2MZLmKuW8M2L8N7LV2VcpHc+iXFuDh5TksNnDoU
2uuY7xj4D6S+QgD54rGkpssdafvhah8KYoSB7z4an+HAOzRtfLJDkJB416yPXaDaotHz6q06hli2
IXF2l9HJ1TqfRBntUf7qM48g/U5jhTyzEBcUf3R//mrDLCd05R8TxSwm8x9QCx2qHRysxyoLTLgc
TJtj5ReHN2GwOFZxhbSrRt8IqV19Pn2YUoQ+SL8NiTGSWX4FS0lu2cZnYKaYotAM65/PflYFysaq
mRR8S6eaF5DKGRXOjkiLFxGg2daMle+7yi8+W7KGMk1vzcKvze6KeWY0rFdtokWLLRlASltxdJqt
PzqpHu3SmCIwUFARtjpVkHfX7VXrFDWoL8661Yc4UtWyjV3GSpg/sk4J61lIo9GAPu3FWLp9jSwH
6Inw1tXURtgtCCc9VVdS6qWmZIHh7Ayxio3pJAg5c0s4jSazVtJ9kFxxWa765ZPt1mc0dojNppLr
VxDy8zXDcr1ZgEGwtyt6zYQvehLYepoNX7B8LH7sXCpfTNAnZsrDgBdQp6jqyQ55E/dXDpGffiFt
dD1Wd+E3MqfCNJ3w4QCcwB3OjfKr3kpcbyMRNOR7iuVMxAOqrtrQ5bmOHgd4PLITS3ALg0yICgRT
qCVsJHZ4dBx6hmrJpxHj/EozRdMG8KSit7cqGhj+FJtCtiysmbS9S1ySNmlMgxaHrQIpZISo8/x7
JjDt9Gbvk+vyHPaMeMZHA9JTfsGjPCmYfFBsjt+vjoilcHoqsrxB7gJpawLf4TZ6bGixjpRBk/2J
tGgp9GAJ3aAhwGhUYkaNLcJ/hWW/YCzkqqtHUndaMYgTJfA74dc04CBn3rHqJ+wxe/Ikev8NMzHa
/OYq0I97O0iOr4YI3O4bdJauSwIxJgG1R1uMe4Vfxwh1OEDX18w/qYfgOP7n9OoOuVONLq5cJoFM
f/H1v+AzF8VR8iAuZIF2E/GTmztlL5UkFL+nTMw1GXFH4n7kQU1prtLc9nirosKPi8GDvlOgNpNS
o1HR/v1AHpAFBHrZRnIW2iuXbKaYldS+SD9HaT7ZBXa7L9RJGhHzpiq8MxfMmHHABVlDNHmOPmWa
mHSzydwJ4Qwy+hQx2/cbggr63AhyVtow1l1ieq0zmzTtB/7FIKDwhwR114kRCEFfVVSSF2tdWXZR
DV+8PBbOf2qZ0qR8MgsnjOjpwsxIqXqJmyb0oNZIhPOoaIi9A1jU6wanhjBYW6s7ed7h6BYVAiXi
TRiNQw5e/q6cGDM175UxiwaJ4qdL40LQHuTgjeRkCv6qF75vGA/SKEVXfS9BlGVpaEq5ye+wdMWE
ZAGOs2hYxqK3999AhL7E5KiClYg2q8IXxYalaum8ovFYB+kQpZ4kI17ivQdqfVv+AsC+h4BP9Lov
Jvgwt9YVffE7JEpY7Bc193h6ifYk0E6iA8oxNwcpwQwgT51heqTkV9jh0xBz4Wxa1jGgLj8q0DhX
Us/QrX/Q6B58vCS89laikvreOzld0kAztI9uuhlWKOU9Z7jTt181wbkXk2zYz+azpGZOBO9+G5Bi
lg62htyh4dyCg3UQ96HHYEON4w9Rr3Gp+pNwYuI+OhRMHGS6RekDaFswMKNQgFsRTL7O75YHpi1B
m9QUXQJfbjDHc8wSqnkfIDZQSpIUPKH4IP1qDj675dUwZIsdawGu0XjJ/BwS6lxMkCr2ywSPvTxV
eCE4Gzdx4txleX8T56uaiSrky1iZDcpkNfiabP8VJPSyg1nSnXgNlTt9AwDdC1Kd2kA5IMabjO8S
4BG5t5JwknWDF/wryLbwevrELzilacD0l0A/aVe+y4Z5DXST71K2UerFZHaon3B6ML9XlwlUNpCL
P9na5a8zGPV2mpG1W91ElWriw1Lbb2eOjzjnkU6nQPyv4refnSBu2HuK3KHyIAsKV3N4wQdRTF9u
FOy+syPZ5uredZj2nzwOQwmeZNQQ6FAHiLLwOJgGBSCAn4ZWaHYau4SRNWyrs1v4RkoC7q8yymbm
S7GNRiwPU7uP++x3o3IZE/zBf0wl3dO0NFkD6YbIl2sp9gXh2yc7yJb3etpytPGYB2JwuSy29pAY
roA17g0KM/dhjGYXnd0sVVUF6tLi5+o32RT6wwzOYsuBs0BCOxMRKcG/vsx6DWEDeX7VvLysgzcV
mHR7YmvC+bks+RR53kf6Ij0LZnxaM6j/e+OOujA+tBw9funAkg0iCX/W0sQwHnuwHG+58DrnqSpB
56jEzOMd7u8iFVJlrXM/jv/j5oXe+3d4sbiQMeOwKaDxxTEyIs2znMEJKU6QivdldVXvbRg5DXvh
7RvVUqKh30WmmBvE1Lj3VGwdqtVmzufjrm5mVmV2t7tdh8FFyGpGoxhMYIWHfF58EhTt+Z7imoVJ
t2MVGwzjLHwO87GTXhxEDT+04bWUrKi8Dgnqs7pa8UGLewZ1OKGoB5cZyAhz0J6brLZqx3iV4jFI
puvM8IGMHYpMW0ZDlhkrvAYh3/y3pHh96EF31BijNUt555ccorIo51Ts0ht5xIPLF/BNeQ9wolUI
3KNHtaniHcZDOjEWOxU16EsHOopmlOgrkNz5g8J62FftDBASsa9nzPk8hKbRUH+veuwmmyEgROuy
Yzjon1luTFQbAz+00txeO1Kr5gZn2c4nCaruZXh8XQERP20VmZJH2U7S4+sYKZlo/nOb9n8Cbvsp
7SO9xdUi1hv4x2mtHAVNmTb/A1/eUNwwD1Hb1N6jCF07W/y7AeldpECjIxu4H2lgEVHSx34sRZID
uoLitHJV74YtUNP/yff1EciCzEx809XrkiFCtD2jS6JhITlh7FkFVdg9bO68HMTPVNZJKSPprbUW
2W/gnUkAocDkoR9PLPrrQcygl7z5jxrA9ALrSgOc3XL0deS2E7FW0bcdzDWq9tluJrpx8ZtoYuKa
qFgCe6gt4Z0ZejCY25pkr4E78QsBcqAOVhmq0AnDUpbg5YoXwqpyxuolrV5rencfeBQZR7atDzE/
2rRaVhhDvnRAA+3XTQtlXzHug79OF0caLf7MGsZb+Q8/9gcbWz+pdZNsSF7P54VkP1KDCpbqUn9g
JUKmeVmYqvtB7TAxSU3Ji79K0G8dxeX4cDuYiEdVsfDmlM14bwTEFaKOT0CkkO2IQNZRmfuaZaHF
R/vMyV16HGmZ8ufbK8QbJsrs9h9ntS2Olpl+WF7owMXhz2qbl0WB7D1MFDh8/2HFDUAztGJXCc3U
YGJF1dzo5sEtIsoTu78oL+b4MQ4XBz9U2BZuxl1hy77dy9efKaZ8AQdKkF04Rk752/dimz+18VK6
wyDhUESOTYSsc2gqyfxJVqkPHmc6f9zLqqEnfRcHQlcleO+EH2l2YNKYsSDY6IQ8Dezh0TVluiy4
7hDSZZjvoAvRzyV5wbSx7zzXxKfDA0oeEyZWS7+iFmWKSPjffFfeQCvXOIp0ZcxA+g09AT8W61nK
C3zv8nT2QJrgBlDwOCwM3sV6Drzt/QWBVQoGPoR6xnmQ1Ou5+nKd+GIWfZFz2AyZigvhcnoDGbIs
arR4kLQYExN3ubt1A1wqgr/jNHwczwD4hq+CPLxTMs4miH0EUp6W82yCroIXO6I7iyC3YwI8bqLt
sdmERArNaVw9BESZGuhAP8VVUfCQwWRAEdTisx+bXDhHgx8OdYKKITmm3mi2cG5ogGS1M7rYUJwG
EnZEO7jDS1X3l/vUqQAv2Qd+YDh5h4LDQ7xfmhs6QtwSW4fW75AUK8SEf9TE2RrujzlPO8VWmbUw
JoZIaBMFGxlyabqU69oaKW6bWr3GHE7yZ+euRVyKI1lCM6CsOktdGrXFb1DpPbf3ww40ptf2Lx/L
jsGEgNlWY9T+M8ypmgPSF6Z9k6nBA7V3BLhPGfk0tYnKBUU+Be7muEeQkyGI9CBG08nvUcUVG/86
0oeAT3xwc6a1TAmXHuTP1m4alXz64xqCWAx4srhS7B7TS8rfOplXs7v8Ss7t5lfzL0PCG5umB+/Z
zgsS9TlbhXCSzwq/k/xapBh2XYE6SOZkSA8vbx7iBl3BrGiro+XtKmpvtmk6w0p1U7xkDFTmD2ej
EvZYW9LhBcsmaBQLwSjnzIztmhln2JmpMgzTfGnCzoRHYnoIb6b24iaqsX/qLnr6tqlKzTsB7Fiu
10noIK7TK/wjbI6oVJZDnBDFQ1t08JJKkwPu7/b5UOf2kT+Bu2EFAXzzDJDN5rtDIzufpkEeCNtL
ywR5djwHerctP94q0iJsPsw6K/0hxrxTxXg6PJZ8+tHMWaJ0CHJUvHa1MsA/ET7r32GjndhAEtjP
Ws/sk0mJVIFgJ95nCq2RCbZ6+ERUaKj+jJkPrx5PA26VCMSKmhF3RFZd6PsDG0ETp+w8zH22VUtb
J0hqEu6AZOl7BH2ysPVH8BYijYpnJE6VdpbHDFF9GuB2keGnkz1a6mNjN6RmcmXiYiwMJ+bX2Hi+
bDfuiyZ5Z8YiODmJJryVcGDMrP50Ud6slklRTAN+T8wjbI+/JlGvd+k7+g+P+w7Aty/PcFMTT7Tf
1VHetuhCsrsMHUozAVm3doSUvSHwl7nXDKkKowyd3HMJScIFn6orXLMnfX3vqgWHnB4fxRHWGH/F
+/LiwPEX1csarm+RkBH39o+uKqH+yF1lP2IUnekLJ+lVGHSN57pIKHxbbtpHh97rTEnLtlF3bxkU
RnKLhCWl0X2U1r7rC1c1kkrNC5TwgTRPANODWnQFgaW69+wExC3VzH82YuuZ03mGZ5GKHQTSFqrj
GmUq7HWzzIpkLy9mRnDqEfaMdlpmQBTpNy6dYhwIy1Dc3l6ZfJdY6wcm6JSXVqmUPyisjyirFK4p
mc/IXzaAvfDdDQCf/Rl3TBSCXksr7Zt/QAV0cyNTnnI2vwJLzRUo5gcjziwrkXvQFsQtS/EFFCGo
sV9oORvuXpBaCY0k3DRa6UyKgZaiFMXXjPSUwqdcdMw/Uk00l7G+21/eu7G9aJZn9k4SUYkmZqys
ppn62Ig9cAoJlkOEvW0VL1urd//hILeEOZNQtjJmMeS+ekHd4leWc/HU2vWpWjDOtq+wiqSc/4YP
CHWC2xgxDfswcoVSCxaacDKyAppdKwykOTEy5hNes0yE92DSMB6V/CjT97mOb1pNCxr2TwpkCHBB
HT/ZURMR/3TlA7tEvL0jpj5w60u0j/jUMcQKLURx+Vlb4YBMGG5PNvT+UIp2EsKIORv+IDmuZ3AX
eAvYiTpMiq8WIP3K+xb5QeXm8foOyK7Shpzwj5HBb2sLhYAEPrcxxyQaF1AXS/BwIs4xKhxT3Cyb
8zqWKI4YWzRJ5G4+WUL0Gd1e6QfHqPv+UFfya2JEj5cHDS2gyhwmXRZFSPD4Qh3yy9X2mrM2YsB5
eFU7cQxU8zC6OAMrAq/WdWW+jnWaoeNLx63p7BCVxz4+AavbhysK17fUr1R/MZAOHhgyAZThDIiX
zTzrmXYqTe7F1E92HrKhIU+5LQXEqrY2dKL6EBUpwSdDooHECyieJR2xIPkDR1sjGwzxXBt6efqS
v18wH3Q3b2utcMGo9GYjn991OjFk/zxzIEcWQuF2kAmIkAW1d4mffzUky+JaBxap+sTiD4NhAQcf
+EMXpE33bJeEOgPzFJ+x/iMKB/i/44NRqikrK+NkU3to4eXZ9j6SeiBwqDIWfFVo5Vscet8xZiVV
kHXVusSqdQ+w/5T2Ew+9LmU4R2FWPFHQ06WqSJwhIurN3FeHy4nMbU+gkvqhbysBGnJcqz7e5W2r
3ibY8kdbqwQSMIBKcRBj/5MJm+0DNcvI5mF/kzJiCI1yLkHIHDARa7ujk7Li6yPpWBsd8AeleRTQ
iP3Rq7l8a2ltumxaml+YzyZwz9wdR09HtNrKJ+enHeYGUy6/14uiYogwPhdS8vCSFR7S+0rNQ+hx
HYQ4PM8FXWaYjjbh5KhmLDBLeDgofs7ESWSKl+nKJwt8F/o3Hxh6gLXcfinKqUe5ZmKM2uk3beor
1kFYSyzlngAaV3MnLwGQqzA06ivihRHs+cnGp8OyAhgFTPTk+2q4tZyr59blzKjc09MqzLvvztlb
fzUC7BCQp2Cw5yn+pH2TppK+/2xQ8I88tSnFrxfKdjBzmwvYS2csf3ReL/zqQGbCZOK7ZY4aM0bS
sXPaNV+05udwR7KXt7y+MygVuG/6tNRA3RhuP0uEfcMnbNiBLIzFv1DZ685/UocE6Kd0XSJqSxLZ
MqIJ/QavD9VPbRbTN5hPSF2hT67ve1b9PpA/sgwy06MvA4unnGXEgO+haPVbjmum9xkEm5qte7YF
8RlbJh6rgrPBTCIVfLERb0O4eZ64vik8BD+yWYETL+UwHDczdlT21hjKGYBMVDUuNNM0NffZciDu
64On8bN3GjoT0llfyHL6f6VqkWTnjwaJo5vg43gswFqlLfjkjog5/GdI8WkZxQ7f+cXOoe4id9+1
ys1iBres6gcon3Ms/vdWfwGf3cZk7tcj4Hu3ZD98XHRxB3o0Do0Rsp63hJlQ6euqnOezSaRocnCC
6Qp0DQM1FbOmaTMOjD7UCqna4jha4Y50Nwr+4IFgWBzp6ppz4/HgyS1NAPJBUFKS/9QDdJdwg6si
HS7IkCGkZFzxATPkNaWXqt6bExMeQZf/a4Xz82dRB/xxwMyyolRWM3p1i6E1UJubZjAHw0kn4YHI
bp4I6laLjEw14IAjS9wovTdNY3YCUreP8a2b4QYclsF6eZe6q7/fnywvF7HoXHTdoXYk6jb6mEJD
9/IqIwmF5EE8GBkId0XTUBK6DxqkpMW5fjha3y8d+sZZaeALGl2W+tyeFfmrPpBSC8wQt+/s6KsU
t7KFWJ5tScp77cNMF9L31m6Pz84oBcI3Ae/PuKFQhfw4iYnV0IW1ptXiziosCN8M/AxU0mpid1r5
b7UCI5+7ila2vU8Hh936FTauyKaUyfxFSxU3KlAbHmNJHE0LUxUCwd4u667hc7ZZyTS+Ldg8XFcS
VQW0uU/TyfoT+srk8rPkeytjaq9/+MzjoRj59CWoS4Mme8bnyYDimq+AweH1yDeojRMt28W1/QGg
p0Xz6OeDAgdV7sRFJc+cggc+iRMgRFoOcmBv+EXun27TVNu/lze7kqP9fMgwWxE9NcGfnIWDwYQY
O1+QR2CcOjklXhQU0Qk72iSMYQmm5ki4/oaohPQbNFqTulgRnsFb0DQ5su8X+C+Lx8zbV8qQk8WD
6JMg9wBeM0fdKUglT4cFFvQOsKXN/iBCJoN2ZDJzdd2xynqYTBAng6ZZ4mQqhcLkZbgkVWqciGuv
QGmEXe3RFBrhny1GBXO1gCgD8U5xksFY+ohTN3K4d7yu8g7Ph+ZjzoxOoq0dQDa8rSH3RE7g/NNb
AKBjqYR8vnyfozv96v8DSlG1t0ULicjGHSGVHscO9y++wKN2ElPx3JM2hcT/EOowxEdOWB/kcRh5
mK0SCIA6yB7TgmFPeHK0HKZ41Y4gHeVEhJ6X0dwlwiiyoyZ83SLHVXCHlh4doWGpWtTfvtPlW0+9
e/9asVN48+T/CV17VkMwZbddwbzetH6ycdWd378W3uGQZj49wdZSKU4T9oLg/jLeCM57P96aS8t/
cxfBzgb4O3/AE/np97IU+NRXhs3z/1fGwOqN0CkBFXfKHQTB4sD2ty9U6Jr8sk4tRg4gv7twXmua
pXc9s8gH0Qpz5dNHHc1jFfDKyvJ+m7kxdFTvCezB0hHS8Ay6E+0I7SykMhAaSXF8OPMGhbtq++7F
toYtHo/rjGMszYRPSJ2VTru8K9A12//4sRKVFq8UUDHWIKjWkMTgNdkoMOAOePy5mOZZ7zEwEOrR
5Krz9Px/TC2Wmd+GsaC1Y+murc182joH22LyZL6ORsa+zWH6krGcQPOhAYKnQTN73F4KgVZOERnu
jiJbuxA2X+UBUlvu2HMIfdwclp1SidrYSgCeuo4TKp66IW8HmEmDnLUZzpewBEkY5OxZZO3k+ljH
f3dO8UdOe76BKlbty0zVzUG9ig2WmF8OSl7bTdux+rQg28JPFbuipIq7XA7TGm3l2Q+LHEwmrwRI
BQ9cG+YWrK49HprY804kJbu8i7F35v6hE1tK4KxjxB7Pcn7hLH/YR1fRWMBTiiNCz61lKtLdjOlY
NKB0vHFWouF1JPSIaN5eMciKE9BZlweM3XqH8yLmp8Ty3N1V6i7HsVZ4uoW5WrfXUgL6pg69K8K+
sBegKI0nisj5TMYtXlgODHAQ8QSBuK9F3r4SV3q8yKKYJXQEj5HydfknXXLwIfTFXpzodPRPaOrE
q0ni/9iM6ur+pA34GZDG8F6OwOpwb7XF342edSD+YixalaTitx3NNpzKkU0ZoPI5LH2csZFMmLVi
/dNECEdZzFJtIo3PaNyG4OyMCA962H86gS4qkcJ8rCcc+bIZy061DxcCQkM1nZpntZm/tJnIMc6O
9x5KTMKU5VPLBkhmMz3sKe16Ur+8JJTLSkfkmdXe8Owsy6nZN1dWVsTlLNH4YA9JkcXVtzwEInIz
EoFPckwqJIoxfYaruXSSZLfV0rJHYMArXOtyfVqHHc3SYD45x0uhM8pQmtRZFKm4yhOxjYf8/E3K
W+bNswt4vhTsdabgDBop6ddt3US7rqnm8HsOMHJ5JlAfmKAWP37ANLWE/6s3+DBQRSVsicF+e0QO
3NzzhXMtKLzNQLtdywID4AcNahYI74i0NDCUEMuMGUBBSLZzaUOou0r8FB1mn89oVdm1QY0y0Ue4
+tP8HHrXz6oZQWq8IMqBs26kuXCt2p4tsZY59CE59qv/ELzfZQp9CwSD2Z9zcm7ocereCsbKEq3S
AYm47HDLrpXBFp7dACCcmnGmPcJ1L3uvKr6+uFqt0w/Xp9SwPHmzAvNgkXAIas1EDbET2zSslYPs
FxJL/bfSJv/SMQt/wn18e7K0stRcb+AB29GIEd5wWruk4iUw2MY89EyVKMeDIPzNAM+Cg4++YZfR
rdkjmwDpD84nkYEy2oPOA6Jmfpe/KNbr4qd/MKMecj6vSsNwgIj2viVwFqXYMTJbg3Oll7PpQZPV
zUXDC7MmYMBKIcKYAtaduvm+T+J0zDaWc/cBq68t3QDmt14Btnn+R0LF18awsl4deSLXege65xH/
vP7KEN+oKOitaEXuarTvIPDx0ocTUnD8XNU/5P1fQV1iQjuUmQJiVRP3kFyPmX1hEN7O4qwrFD60
7rVaXB0EAIGJ8C5UOMIL6NVOFTonJyatHR55N8/m0/EaCYPluVV0ZnWzmSMRGCoh7+u5ZGMvPgAU
10txMxK7dwhVv+JI+u4zRj3InsYE+5qiCU79mhFM+wZS/O5XvtioPA0tKTrn0iJl4WKjMcT/EhTn
wIN9ijxDNHZcbbcy/IbXko4FPAsBK9wx390QGHwK00colhfC0mj+SeCrXX8lrwUPBM2O2/nUygQT
HcNZE608VaYDuoesAXg7XnRADXeTeqLMGFkaH4Szg6ptcq59XIhQrrz2LFwLyuHaob8yr4UZrNG3
9WAfbHtslLb8AHNVKt3w5sQCHKfOXdEOzXOJ+q+YH9V+IjM8DxBUi2QBvXpD3QsJBx/Rllw9QrlA
GJV1c28rV2lJ30zEgdM9curt8ZKFMvJp/0n2FJlT0h4IOnXHzbB2N/WgFNTYLuGKqSCV2hluBPQB
VLS4CkIy/1ySIBQ/T3BAyyWNKMw2xTff34i8Fycyu0JhaLKI+cC4r3t1emCKZXMKYRS3Mft8zSPi
LSi+SZZhmdCmgHuDCLHrhdzolsMeKLjk92pxHUkQ31NZGxR38BakozcEJehwi5KXnALwdzai+RRg
ogEiv0n63V2NP18iUVVFLu77bn7BCOcFBxxUcc1kToR/kEkuady6YtVOtXaAeMJhuVpKXjgFfWsF
fJHgshAKqCSQqKALsnUyNr6SuRTCBukzn4kDv8e9871QCDxTDTWyf9wuXSYA/GBXLjhmZOwkX8H1
Pm0eR1WFjISEn2C3o9YQdSRCBT4tTm2OdRRibq+bO9/SUqC3BK2VLBhNuPufDULh0oEBS7xs1wHi
3JvJ2jGP6F1g40Nap4nRiikLk3/OIX+VQlboeY470RhD607KttCX3qTwErl4p9D7V58S4Eb3eVka
Psj7OXrN8BxDMBZ5keb7qFPAW7InIu7rkwL0hyKz8nNDdcORiQNoSn0LbSP4HCDVu4EMUF8YGpLh
kdc+ZyrvbtKVAnqOaiN3hw/lTqGBNw6NTQY3A4ys8GDERQrJ4kEyDof9N5Q4QOCUIzbsvJPaWfn1
MTreR7GWyqXv6W/rg1oXNi2n5SKa4SDjIHYVdQkRFwUI+ar4j6eF48HjjcHMs6aalYqzuCwf6P6H
ZatkFe7aFMHn565amrXE9HnJWN7hfl1OeSyj6uJXqA91Jcrat15FkON3LhqRNUHMa2nLEkP5bJ9z
ynhfUswltaXQTcn9cPPfUjYaEOdkcfIG89E7AQniRpzJ3WgbAp2DgwcElJfuWe99bGHaCUlca8co
KZkfQHpqwe1C7cd3jV22cyi5jLUXWrrZoYqhjrSo1UCnAkc/M0Q0qKcKEKCQ7M4mj7415LU2tPe9
CFup49b9ipeLbMVF3eNPRhxmEgu6kDZH1718ekj7mSq8FXIk+hNZmJckim7ARbHNnm5s1GysnuOs
LdcD4/2x5RpJB+MGl3jSxAlEOrjW3PFXLaVK1zAHTrHq5ddDXpqlOk+tbTtIH8sA4dyeVmVvkP/k
7Pd7ppU4U8unSVqhElMr5s+Er/UhgAnCdZ8YaQi7JYxPEOnzsIU20J8ytBKeF/8rRtc/uWqKYngl
jz8Epqi1dFJ6SlGNT9vQO+gJ3K9xWIvK6AY6yvgmOT+wYPlI4RW/fYQC/5U2tZpleNSJq0e33bBN
yts7UFVNmZiiX7gRJ26X+bLhk+LJREbG7ghLO02uaELx0CyrNr7NKycc9PYw/tbdKBhdMmbrDW4t
8UQBAaqGEkWoxpz2eVWC3IubH5ek/uqRYxmKIVpjux52tjPYOs3iAveqmLrYItktKtIvcUrEsz+b
xl1o2HRznnt9CnJGCoz22hOH0CzFfHtmml6OMg3q0qRlAM1OmL5702hQ9i8/PjTHgm8VQXizpiP3
iF+/U5COY7fet0EWsPprrRPyyaPTM7qwyYSJHpJIA1/b47ggXCkdvfINy3BuhvLrEW5Ophox1eTm
P9x2HXEnP8jmZsqTECAo8CT60SGVIzt1ozmcxLjy+PPNqohyW1anAEH21uzycCXRrE1NQ1z2nAW9
p5XK9kvPUKKjsyxrd0x13RS6FpcAeV4MHlFKd0qRt1r7K2gWk4BqgxtW2ynOUerFudHN3W5FW8b9
pGQRMFZhd4K4naYv6Hb/CcTax5XD2kzhsG5N/8+p4EJyIINmPTVmJEwcjUOok5xvtSyCVvvpNcC5
woEYm7dmBY5zG/R19/6FZ9szxWuM9CvPpK4Qyes0PwF6p3SAdN0/WIHazT3ZTpf1oSVI6nlT2N39
a7N8nAi/Jje7dzdGGDQdDRZ3Q4SNhVkO1Fr5FwRQ/Avx2HOPvI+RsLVMZEhXxia2aLCnk6t/Ax3H
IwE4EHsR0pG2v1EGMhbAyqZreh2ao+3D/QckfIT/XO2Nj5zzEHUyzFXhHbaEmp8x6JlkxK6rZvN0
JPzbnZTT6s9nDgqYloEK7g2GOS6Dw/g+tgEHSeVAsSIyEy44gAHOjwrKtH5Zr8TnC/avyB6JuTV6
hGqQLnlTFKO4RyAzaoP5l4X/1kOy8ABhNx99+JHO1ZwkXkElGSTPP4H0m7HpWi1BJ5a7I4+56HSM
DtLyGdOPpYUh0JoexoIsENA5vnps9djmdaJbcmB92RMgjjEbaC+4XVvFTZ2e2Rl7LAxsKtdfW0oS
/EJEXwYd8pdmHliAz1tixZEAIDXL+VtKwOiK9fiONjPz6S0Vvh0NjKhjTFMjQHwCEWODUxG6DbLi
CelZTbdV4gt3Hx5sRllZMvcngwfQRPfIlVdQsntf3DG2ZHuiEqyJCbQ/tSfRfZR0kK0luAy9EABV
e8vEO9P6MzZQjxC9JLSs6U7h6zMvrC91ECDdiFuS53s3bhT7CDnI2HVYT83ZhaVuz1V91DQ9u/hQ
Uez5wEgF9baCU8zgFq6jDi5Jk+7cEx/nHR5X+dGgLf/h0GKJmDss5FmQ3snI9Y3ErccWKlRj0mGp
DmBZ0tw0Vgusw1xYlYdVDqQ+lBJhMO0Td+8nURjLv5jFJ6D+3oNngbwEIXNOdwD2B278Rhln/OGe
5M85ZUQSdxKtJkTSPUGxwru0molf8hAcHwyBDrM8w/tTD6pJ/DdkqTJcby9pZW63G9eAAzV1ELBx
dgLchaKh3nVkgL30yWEntsITXSHbmMC4snP0CfNJyeOk+u3i4eqbT+jeupPmKo8VY9DOk4W6yVcb
4DXPwOHzkNElAeK598hYsQa8BcVpUNoic63WATMbeO0IOid6G8ao1FzOkF822nU0u8JZgQjSnoew
P2xFajyNeCiSb/oozeJ9tYMQCKuMAWVMh1oXdhA3Gju9Sih7gSB1JdQH/+BB12xjQZ+9Pq8RIBng
l7ctO5gPeFX9hqelEBzn0nld/u8Dx32VOdhby51jBS6J2qKgjn8eqnGtY7mrpDf6TR5gbM4+uY4W
S2mQ3aJnIJbzwOcsfXlGbY4tEDiOAxrBWyRWRw32jbBCu298IIpLUzY7kr2vrX/QgDrh56oWaaNm
RDJnjfOLvxE7pADtGvKI1OIgLtwI5D201LUsLooTH/h/JEt4LyKwMa0kfC0REpE2+nq5ilE7oeX5
MuuDjHdIKk0o+E5iLoL2J343QumpP3sQ9mc68zMGjwI0nevVFrgvUQ0s22fjByIF/qJIHjBXQHfq
UFrNEcMnPXAakxopn9s9upPXd7NiiuCOo4Nboxce0MmPgf9FUKunCDf2jWUdVMF5BSNCBRjS5Hy1
Otc9j+PsmeP7AyIA6sV04u212Sc1oS/ZqctR1PvxTBDYhWdhYeR1RkC+N69/8LgPw8drqg+l+Tgt
sOylVMuB9XD7uZW1vmKvLA+4u102dmvwpfingVkBG3jO1jSXR3gkNUCKu9Bca6SXyG2eIN1LnEBe
ndGuiQjrhNyzEKKpD5OrRTaHxFToqiKqCJ/pM1j3CR6KIQ726a57+/ADAkapvvbZOUqi/9PMo0x8
zluH+ZzGBjxpRI4fZliSa5EN3oVlyqXtGbUFSf78OEAUxFtrfCbKI4eZdkqSYcKIi7DF61thXP9n
kM5J6d/y5nGs30hPX0JuQPUabrwr1tlKRUzfbDO/U/d+Llv5vhIx/zWJwmIYZznEhp3aG7ZaGX1H
aoXBh227JtOULjinzjU24lIMu2KD9qu90xDwSbYk7Cs8hfumYm3XFERtMZYS7OO9ZSxFm5yJUsOJ
UGR/fmFUXzwPEhKAUCWCSOgsVUZ0xC6ar7XqTA69UzWy2XtJUbNvlzoavIylAimw8byu9f0hodtp
gU0xXEt6kZFvIs76dtCCDdD4gfHZImN3XWX7L9DrmRfwxb5SWZr/QuYm36GOQZQ8WXizpQDBKlrP
x5AOYCRM1T2BnVTLkHx/YtimtR1lhTO7bq7qyiA=
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity riscv_gig_ethernet_pcs_pma_0_0_GTWIZARD_init is
  port (
    txn : out STD_LOGIC;
    txp : out STD_LOGIC;
    rxoutclk : out STD_LOGIC;
    txoutclk : out STD_LOGIC;
    TXBUFSTATUS : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 23 downto 0 );
    mmcm_reset : out STD_LOGIC;
    data_in : out STD_LOGIC;
    rx_fsm_reset_done_int_reg : out STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC;
    gtrefclk_bufg : in STD_LOGIC;
    gtrefclk_out : in STD_LOGIC;
    rxn : in STD_LOGIC;
    rxp : in STD_LOGIC;
    gt0_qplloutclk_out : in STD_LOGIC;
    gt0_qplloutrefclk_out : in STD_LOGIC;
    reset_out : in STD_LOGIC;
    wtd_rxpcsreset_in : in STD_LOGIC;
    rxuserclk2 : in STD_LOGIC;
    TXPD : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtxe2_i : in STD_LOGIC;
    RXPD : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gtxe2_i_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gtxe2_i_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gtxe2_i_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtxe2_i_3 : in STD_LOGIC;
    gtxe2_i_4 : in STD_LOGIC;
    data_sync_reg1 : in STD_LOGIC;
    data_out : in STD_LOGIC
  );
end riscv_gig_ethernet_pcs_pma_0_0_GTWIZARD_init;

architecture STRUCTURE of riscv_gig_ethernet_pcs_pma_0_0_GTWIZARD_init is
  signal data0 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal gt0_cpllrefclklost_i : STD_LOGIC;
  signal gt0_cpllreset_i : STD_LOGIC;
  signal gt0_gtrxreset_gt : STD_LOGIC;
  signal gt0_gttxreset_gt : STD_LOGIC;
  signal gt0_rx_cdrlock_counter : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \gt0_rx_cdrlock_counter0_carry__0_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__0_n_1\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__0_n_2\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__0_n_3\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__1_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__1_n_1\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__1_n_2\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__1_n_3\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__2_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__2_n_1\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__2_n_2\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__2_n_3\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__3_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__3_n_1\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__3_n_2\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__3_n_3\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__4_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__4_n_1\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__4_n_2\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__4_n_3\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__5_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__5_n_1\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__5_n_2\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__5_n_3\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__6_n_2\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__6_n_3\ : STD_LOGIC;
  signal gt0_rx_cdrlock_counter0_carry_n_0 : STD_LOGIC;
  signal gt0_rx_cdrlock_counter0_carry_n_1 : STD_LOGIC;
  signal gt0_rx_cdrlock_counter0_carry_n_2 : STD_LOGIC;
  signal gt0_rx_cdrlock_counter0_carry_n_3 : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter[31]_i_2_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter[31]_i_3_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter[31]_i_4_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter[31]_i_5_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter[31]_i_6_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter[31]_i_7_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter[31]_i_8_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter[31]_i_9_n_0\ : STD_LOGIC;
  signal gt0_rx_cdrlock_counter_0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal gt0_rx_cdrlocked_i_1_n_0 : STD_LOGIC;
  signal gt0_rx_cdrlocked_reg_n_0 : STD_LOGIC;
  signal gt0_rxuserrdy_i : STD_LOGIC;
  signal gt0_txuserrdy_i : STD_LOGIC;
  signal gtwizard_i_n_0 : STD_LOGIC;
  signal gtwizard_i_n_5 : STD_LOGIC;
  signal gtwizard_i_n_7 : STD_LOGIC;
  signal \NLW_gt0_rx_cdrlock_counter0_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gt0_rx_cdrlock_counter0_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of gt0_rx_cdrlock_counter0_carry : label is 35;
  attribute ADDER_THRESHOLD of \gt0_rx_cdrlock_counter0_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \gt0_rx_cdrlock_counter0_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \gt0_rx_cdrlock_counter0_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \gt0_rx_cdrlock_counter0_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \gt0_rx_cdrlock_counter0_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \gt0_rx_cdrlock_counter0_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \gt0_rx_cdrlock_counter0_carry__6\ : label is 35;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gt0_rx_cdrlock_counter[0]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \gt0_rx_cdrlock_counter[30]_i_1\ : label is "soft_lutpair104";
begin
gt0_rx_cdrlock_counter0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => gt0_rx_cdrlock_counter0_carry_n_0,
      CO(2) => gt0_rx_cdrlock_counter0_carry_n_1,
      CO(1) => gt0_rx_cdrlock_counter0_carry_n_2,
      CO(0) => gt0_rx_cdrlock_counter0_carry_n_3,
      CYINIT => gt0_rx_cdrlock_counter(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(4 downto 1),
      S(3 downto 0) => gt0_rx_cdrlock_counter(4 downto 1)
    );
\gt0_rx_cdrlock_counter0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => gt0_rx_cdrlock_counter0_carry_n_0,
      CO(3) => \gt0_rx_cdrlock_counter0_carry__0_n_0\,
      CO(2) => \gt0_rx_cdrlock_counter0_carry__0_n_1\,
      CO(1) => \gt0_rx_cdrlock_counter0_carry__0_n_2\,
      CO(0) => \gt0_rx_cdrlock_counter0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(8 downto 5),
      S(3 downto 0) => gt0_rx_cdrlock_counter(8 downto 5)
    );
\gt0_rx_cdrlock_counter0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt0_rx_cdrlock_counter0_carry__0_n_0\,
      CO(3) => \gt0_rx_cdrlock_counter0_carry__1_n_0\,
      CO(2) => \gt0_rx_cdrlock_counter0_carry__1_n_1\,
      CO(1) => \gt0_rx_cdrlock_counter0_carry__1_n_2\,
      CO(0) => \gt0_rx_cdrlock_counter0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(12 downto 9),
      S(3 downto 0) => gt0_rx_cdrlock_counter(12 downto 9)
    );
\gt0_rx_cdrlock_counter0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt0_rx_cdrlock_counter0_carry__1_n_0\,
      CO(3) => \gt0_rx_cdrlock_counter0_carry__2_n_0\,
      CO(2) => \gt0_rx_cdrlock_counter0_carry__2_n_1\,
      CO(1) => \gt0_rx_cdrlock_counter0_carry__2_n_2\,
      CO(0) => \gt0_rx_cdrlock_counter0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(16 downto 13),
      S(3 downto 0) => gt0_rx_cdrlock_counter(16 downto 13)
    );
\gt0_rx_cdrlock_counter0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt0_rx_cdrlock_counter0_carry__2_n_0\,
      CO(3) => \gt0_rx_cdrlock_counter0_carry__3_n_0\,
      CO(2) => \gt0_rx_cdrlock_counter0_carry__3_n_1\,
      CO(1) => \gt0_rx_cdrlock_counter0_carry__3_n_2\,
      CO(0) => \gt0_rx_cdrlock_counter0_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(20 downto 17),
      S(3 downto 0) => gt0_rx_cdrlock_counter(20 downto 17)
    );
\gt0_rx_cdrlock_counter0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt0_rx_cdrlock_counter0_carry__3_n_0\,
      CO(3) => \gt0_rx_cdrlock_counter0_carry__4_n_0\,
      CO(2) => \gt0_rx_cdrlock_counter0_carry__4_n_1\,
      CO(1) => \gt0_rx_cdrlock_counter0_carry__4_n_2\,
      CO(0) => \gt0_rx_cdrlock_counter0_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(24 downto 21),
      S(3 downto 0) => gt0_rx_cdrlock_counter(24 downto 21)
    );
\gt0_rx_cdrlock_counter0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt0_rx_cdrlock_counter0_carry__4_n_0\,
      CO(3) => \gt0_rx_cdrlock_counter0_carry__5_n_0\,
      CO(2) => \gt0_rx_cdrlock_counter0_carry__5_n_1\,
      CO(1) => \gt0_rx_cdrlock_counter0_carry__5_n_2\,
      CO(0) => \gt0_rx_cdrlock_counter0_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(28 downto 25),
      S(3 downto 0) => gt0_rx_cdrlock_counter(28 downto 25)
    );
\gt0_rx_cdrlock_counter0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt0_rx_cdrlock_counter0_carry__5_n_0\,
      CO(3 downto 2) => \NLW_gt0_rx_cdrlock_counter0_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \gt0_rx_cdrlock_counter0_carry__6_n_2\,
      CO(0) => \gt0_rx_cdrlock_counter0_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_gt0_rx_cdrlock_counter0_carry__6_O_UNCONNECTED\(3),
      O(2 downto 0) => data0(31 downto 29),
      S(3) => '0',
      S(2 downto 0) => gt0_rx_cdrlock_counter(31 downto 29)
    );
\gt0_rx_cdrlock_counter[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FE"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I1 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I3 => gt0_rx_cdrlock_counter(0),
      O => gt0_rx_cdrlock_counter_0(0)
    );
\gt0_rx_cdrlock_counter[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => data0(10),
      I1 => gt0_rx_cdrlock_counter(0),
      I2 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I4 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      O => gt0_rx_cdrlock_counter_0(10)
    );
\gt0_rx_cdrlock_counter[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => data0(11),
      I1 => gt0_rx_cdrlock_counter(0),
      I2 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I4 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      O => gt0_rx_cdrlock_counter_0(11)
    );
\gt0_rx_cdrlock_counter[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => data0(12),
      I1 => gt0_rx_cdrlock_counter(0),
      I2 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I4 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      O => gt0_rx_cdrlock_counter_0(12)
    );
\gt0_rx_cdrlock_counter[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(0),
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(13),
      O => gt0_rx_cdrlock_counter_0(13)
    );
\gt0_rx_cdrlock_counter[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(0),
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(14),
      O => gt0_rx_cdrlock_counter_0(14)
    );
\gt0_rx_cdrlock_counter[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(0),
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(15),
      O => gt0_rx_cdrlock_counter_0(15)
    );
\gt0_rx_cdrlock_counter[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(0),
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(16),
      O => gt0_rx_cdrlock_counter_0(16)
    );
\gt0_rx_cdrlock_counter[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(0),
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(17),
      O => gt0_rx_cdrlock_counter_0(17)
    );
\gt0_rx_cdrlock_counter[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(0),
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(18),
      O => gt0_rx_cdrlock_counter_0(18)
    );
\gt0_rx_cdrlock_counter[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(0),
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(19),
      O => gt0_rx_cdrlock_counter_0(19)
    );
\gt0_rx_cdrlock_counter[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(0),
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(1),
      O => gt0_rx_cdrlock_counter_0(1)
    );
\gt0_rx_cdrlock_counter[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(0),
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(20),
      O => gt0_rx_cdrlock_counter_0(20)
    );
\gt0_rx_cdrlock_counter[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(0),
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(21),
      O => gt0_rx_cdrlock_counter_0(21)
    );
\gt0_rx_cdrlock_counter[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(0),
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(22),
      O => gt0_rx_cdrlock_counter_0(22)
    );
\gt0_rx_cdrlock_counter[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(0),
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(23),
      O => gt0_rx_cdrlock_counter_0(23)
    );
\gt0_rx_cdrlock_counter[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(0),
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(24),
      O => gt0_rx_cdrlock_counter_0(24)
    );
\gt0_rx_cdrlock_counter[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(0),
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(25),
      O => gt0_rx_cdrlock_counter_0(25)
    );
\gt0_rx_cdrlock_counter[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(0),
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(26),
      O => gt0_rx_cdrlock_counter_0(26)
    );
\gt0_rx_cdrlock_counter[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(0),
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(27),
      O => gt0_rx_cdrlock_counter_0(27)
    );
\gt0_rx_cdrlock_counter[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(0),
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(28),
      O => gt0_rx_cdrlock_counter_0(28)
    );
\gt0_rx_cdrlock_counter[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(0),
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(29),
      O => gt0_rx_cdrlock_counter_0(29)
    );
\gt0_rx_cdrlock_counter[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(0),
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(2),
      O => gt0_rx_cdrlock_counter_0(2)
    );
\gt0_rx_cdrlock_counter[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(0),
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(30),
      O => gt0_rx_cdrlock_counter_0(30)
    );
\gt0_rx_cdrlock_counter[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(0),
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(31),
      O => gt0_rx_cdrlock_counter_0(31)
    );
\gt0_rx_cdrlock_counter[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBFFF"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(13),
      I1 => gt0_rx_cdrlock_counter(12),
      I2 => gt0_rx_cdrlock_counter(10),
      I3 => gt0_rx_cdrlock_counter(11),
      I4 => \gt0_rx_cdrlock_counter[31]_i_5_n_0\,
      O => \gt0_rx_cdrlock_counter[31]_i_2_n_0\
    );
\gt0_rx_cdrlock_counter[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(4),
      I1 => gt0_rx_cdrlock_counter(5),
      I2 => gt0_rx_cdrlock_counter(2),
      I3 => gt0_rx_cdrlock_counter(3),
      I4 => \gt0_rx_cdrlock_counter[31]_i_6_n_0\,
      O => \gt0_rx_cdrlock_counter[31]_i_3_n_0\
    );
\gt0_rx_cdrlock_counter[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter[31]_i_7_n_0\,
      I1 => \gt0_rx_cdrlock_counter[31]_i_8_n_0\,
      I2 => gt0_rx_cdrlock_counter(31),
      I3 => gt0_rx_cdrlock_counter(30),
      I4 => gt0_rx_cdrlock_counter(1),
      I5 => \gt0_rx_cdrlock_counter[31]_i_9_n_0\,
      O => \gt0_rx_cdrlock_counter[31]_i_4_n_0\
    );
\gt0_rx_cdrlock_counter[31]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(15),
      I1 => gt0_rx_cdrlock_counter(14),
      I2 => gt0_rx_cdrlock_counter(17),
      I3 => gt0_rx_cdrlock_counter(16),
      O => \gt0_rx_cdrlock_counter[31]_i_5_n_0\
    );
\gt0_rx_cdrlock_counter[31]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(6),
      I1 => gt0_rx_cdrlock_counter(7),
      I2 => gt0_rx_cdrlock_counter(9),
      I3 => gt0_rx_cdrlock_counter(8),
      O => \gt0_rx_cdrlock_counter[31]_i_6_n_0\
    );
\gt0_rx_cdrlock_counter[31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(23),
      I1 => gt0_rx_cdrlock_counter(22),
      I2 => gt0_rx_cdrlock_counter(25),
      I3 => gt0_rx_cdrlock_counter(24),
      O => \gt0_rx_cdrlock_counter[31]_i_7_n_0\
    );
\gt0_rx_cdrlock_counter[31]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(19),
      I1 => gt0_rx_cdrlock_counter(18),
      I2 => gt0_rx_cdrlock_counter(21),
      I3 => gt0_rx_cdrlock_counter(20),
      O => \gt0_rx_cdrlock_counter[31]_i_8_n_0\
    );
\gt0_rx_cdrlock_counter[31]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(27),
      I1 => gt0_rx_cdrlock_counter(26),
      I2 => gt0_rx_cdrlock_counter(29),
      I3 => gt0_rx_cdrlock_counter(28),
      O => \gt0_rx_cdrlock_counter[31]_i_9_n_0\
    );
\gt0_rx_cdrlock_counter[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(0),
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(3),
      O => gt0_rx_cdrlock_counter_0(3)
    );
\gt0_rx_cdrlock_counter[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(0),
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(4),
      O => gt0_rx_cdrlock_counter_0(4)
    );
\gt0_rx_cdrlock_counter[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(0),
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(5),
      O => gt0_rx_cdrlock_counter_0(5)
    );
\gt0_rx_cdrlock_counter[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => data0(6),
      I1 => gt0_rx_cdrlock_counter(0),
      I2 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I4 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      O => gt0_rx_cdrlock_counter_0(6)
    );
\gt0_rx_cdrlock_counter[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(0),
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(7),
      O => gt0_rx_cdrlock_counter_0(7)
    );
\gt0_rx_cdrlock_counter[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => data0(8),
      I1 => gt0_rx_cdrlock_counter(0),
      I2 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I4 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      O => gt0_rx_cdrlock_counter_0(8)
    );
\gt0_rx_cdrlock_counter[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => data0(9),
      I1 => gt0_rx_cdrlock_counter(0),
      I2 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I4 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      O => gt0_rx_cdrlock_counter_0(9)
    );
\gt0_rx_cdrlock_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(0),
      Q => gt0_rx_cdrlock_counter(0),
      R => gt0_gtrxreset_gt
    );
\gt0_rx_cdrlock_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(10),
      Q => gt0_rx_cdrlock_counter(10),
      R => gt0_gtrxreset_gt
    );
\gt0_rx_cdrlock_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(11),
      Q => gt0_rx_cdrlock_counter(11),
      R => gt0_gtrxreset_gt
    );
\gt0_rx_cdrlock_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(12),
      Q => gt0_rx_cdrlock_counter(12),
      R => gt0_gtrxreset_gt
    );
\gt0_rx_cdrlock_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(13),
      Q => gt0_rx_cdrlock_counter(13),
      R => gt0_gtrxreset_gt
    );
\gt0_rx_cdrlock_counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(14),
      Q => gt0_rx_cdrlock_counter(14),
      R => gt0_gtrxreset_gt
    );
\gt0_rx_cdrlock_counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(15),
      Q => gt0_rx_cdrlock_counter(15),
      R => gt0_gtrxreset_gt
    );
\gt0_rx_cdrlock_counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(16),
      Q => gt0_rx_cdrlock_counter(16),
      R => gt0_gtrxreset_gt
    );
\gt0_rx_cdrlock_counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(17),
      Q => gt0_rx_cdrlock_counter(17),
      R => gt0_gtrxreset_gt
    );
\gt0_rx_cdrlock_counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(18),
      Q => gt0_rx_cdrlock_counter(18),
      R => gt0_gtrxreset_gt
    );
\gt0_rx_cdrlock_counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(19),
      Q => gt0_rx_cdrlock_counter(19),
      R => gt0_gtrxreset_gt
    );
\gt0_rx_cdrlock_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(1),
      Q => gt0_rx_cdrlock_counter(1),
      R => gt0_gtrxreset_gt
    );
\gt0_rx_cdrlock_counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(20),
      Q => gt0_rx_cdrlock_counter(20),
      R => gt0_gtrxreset_gt
    );
\gt0_rx_cdrlock_counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(21),
      Q => gt0_rx_cdrlock_counter(21),
      R => gt0_gtrxreset_gt
    );
\gt0_rx_cdrlock_counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(22),
      Q => gt0_rx_cdrlock_counter(22),
      R => gt0_gtrxreset_gt
    );
\gt0_rx_cdrlock_counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(23),
      Q => gt0_rx_cdrlock_counter(23),
      R => gt0_gtrxreset_gt
    );
\gt0_rx_cdrlock_counter_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(24),
      Q => gt0_rx_cdrlock_counter(24),
      R => gt0_gtrxreset_gt
    );
\gt0_rx_cdrlock_counter_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(25),
      Q => gt0_rx_cdrlock_counter(25),
      R => gt0_gtrxreset_gt
    );
\gt0_rx_cdrlock_counter_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(26),
      Q => gt0_rx_cdrlock_counter(26),
      R => gt0_gtrxreset_gt
    );
\gt0_rx_cdrlock_counter_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(27),
      Q => gt0_rx_cdrlock_counter(27),
      R => gt0_gtrxreset_gt
    );
\gt0_rx_cdrlock_counter_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(28),
      Q => gt0_rx_cdrlock_counter(28),
      R => gt0_gtrxreset_gt
    );
\gt0_rx_cdrlock_counter_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(29),
      Q => gt0_rx_cdrlock_counter(29),
      R => gt0_gtrxreset_gt
    );
\gt0_rx_cdrlock_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(2),
      Q => gt0_rx_cdrlock_counter(2),
      R => gt0_gtrxreset_gt
    );
\gt0_rx_cdrlock_counter_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(30),
      Q => gt0_rx_cdrlock_counter(30),
      R => gt0_gtrxreset_gt
    );
\gt0_rx_cdrlock_counter_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(31),
      Q => gt0_rx_cdrlock_counter(31),
      R => gt0_gtrxreset_gt
    );
\gt0_rx_cdrlock_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(3),
      Q => gt0_rx_cdrlock_counter(3),
      R => gt0_gtrxreset_gt
    );
\gt0_rx_cdrlock_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(4),
      Q => gt0_rx_cdrlock_counter(4),
      R => gt0_gtrxreset_gt
    );
\gt0_rx_cdrlock_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(5),
      Q => gt0_rx_cdrlock_counter(5),
      R => gt0_gtrxreset_gt
    );
\gt0_rx_cdrlock_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(6),
      Q => gt0_rx_cdrlock_counter(6),
      R => gt0_gtrxreset_gt
    );
\gt0_rx_cdrlock_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(7),
      Q => gt0_rx_cdrlock_counter(7),
      R => gt0_gtrxreset_gt
    );
\gt0_rx_cdrlock_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(8),
      Q => gt0_rx_cdrlock_counter(8),
      R => gt0_gtrxreset_gt
    );
\gt0_rx_cdrlock_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(9),
      Q => gt0_rx_cdrlock_counter(9),
      R => gt0_gtrxreset_gt
    );
gt0_rx_cdrlocked_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => gt0_rx_cdrlocked_reg_n_0,
      I1 => gt0_rx_cdrlock_counter(0),
      I2 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I4 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      O => gt0_rx_cdrlocked_i_1_n_0
    );
gt0_rx_cdrlocked_reg: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlocked_i_1_n_0,
      Q => gt0_rx_cdrlocked_reg_n_0,
      R => gt0_gtrxreset_gt
    );
gt0_rxresetfsm_i: entity work.riscv_gig_ethernet_pcs_pma_0_0_RX_STARTUP_FSM
     port map (
      SR(0) => gt0_gtrxreset_gt,
      data_in => rx_fsm_reset_done_int_reg,
      data_out => data_out,
      data_sync_reg1 => gtwizard_i_n_5,
      data_sync_reg1_0 => data_sync_reg1,
      data_sync_reg1_1 => gtwizard_i_n_0,
      gt0_rxuserrdy_i => gt0_rxuserrdy_i,
      gtxe2_i => gtxe2_i_3,
      independent_clock_bufg => independent_clock_bufg,
      \out\(0) => \out\(0),
      reset_time_out_reg_0 => gt0_rx_cdrlocked_reg_n_0,
      rxuserclk2 => rxuserclk2
    );
gt0_txresetfsm_i: entity work.riscv_gig_ethernet_pcs_pma_0_0_TX_STARTUP_FSM
     port map (
      data_in => data_in,
      data_sync_reg1 => gtwizard_i_n_7,
      data_sync_reg1_0 => data_sync_reg1,
      data_sync_reg1_1 => gtwizard_i_n_0,
      data_sync_reg6 => gtxe2_i,
      gt0_cpllrefclklost_i => gt0_cpllrefclklost_i,
      gt0_cpllreset_i => gt0_cpllreset_i,
      gt0_gttxreset_gt => gt0_gttxreset_gt,
      gt0_txuserrdy_i => gt0_txuserrdy_i,
      gtxe2_i => gtxe2_i_4,
      independent_clock_bufg => independent_clock_bufg,
      mmcm_reset => mmcm_reset,
      \out\(0) => \out\(0)
    );
gtwizard_i: entity work.riscv_gig_ethernet_pcs_pma_0_0_GTWIZARD_multi_gt
     port map (
      D(23 downto 0) => D(23 downto 0),
      Q(15 downto 0) => Q(15 downto 0),
      RXPD(0) => RXPD(0),
      SR(0) => gt0_gtrxreset_gt,
      TXBUFSTATUS(0) => TXBUFSTATUS(0),
      TXPD(0) => TXPD(0),
      gt0_cpllrefclklost_i => gt0_cpllrefclklost_i,
      gt0_cpllreset_i => gt0_cpllreset_i,
      gt0_gttxreset_gt => gt0_gttxreset_gt,
      gt0_qplloutclk_out => gt0_qplloutclk_out,
      gt0_qplloutrefclk_out => gt0_qplloutrefclk_out,
      gt0_rxuserrdy_i => gt0_rxuserrdy_i,
      gt0_txuserrdy_i => gt0_txuserrdy_i,
      gtrefclk_bufg => gtrefclk_bufg,
      gtrefclk_out => gtrefclk_out,
      gtxe2_i => gtwizard_i_n_0,
      gtxe2_i_0 => gtwizard_i_n_5,
      gtxe2_i_1 => gtwizard_i_n_7,
      gtxe2_i_2 => gtxe2_i,
      gtxe2_i_3(1 downto 0) => gtxe2_i_0(1 downto 0),
      gtxe2_i_4(1 downto 0) => gtxe2_i_1(1 downto 0),
      gtxe2_i_5(1 downto 0) => gtxe2_i_2(1 downto 0),
      independent_clock_bufg => independent_clock_bufg,
      reset_out => reset_out,
      rxn => rxn,
      rxoutclk => rxoutclk,
      rxp => rxp,
      rxuserclk2 => rxuserclk2,
      txn => txn,
      txoutclk => txoutclk,
      txp => txp,
      wtd_rxpcsreset_in => wtd_rxpcsreset_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity riscv_gig_ethernet_pcs_pma_0_0_sgmii_adapt is
  port (
    sgmii_clk_r : out STD_LOGIC;
    sgmii_clk_en_reg : out STD_LOGIC;
    gmii_rx_dv_out_reg : out STD_LOGIC;
    gmii_rx_er_out_reg : out STD_LOGIC;
    gmii_tx_en : out STD_LOGIC;
    gmii_tx_er : out STD_LOGIC;
    sgmii_clk_f : out STD_LOGIC;
    gmii_rxd : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    CLK : in STD_LOGIC;
    gmii_rx_dv : in STD_LOGIC;
    gmii_rx_er : in STD_LOGIC;
    gmii_tx_en_out_reg : in STD_LOGIC;
    gmii_tx_er_out_reg : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    speed_is_10_100 : in STD_LOGIC;
    speed_is_100 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_txd : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end riscv_gig_ethernet_pcs_pma_0_0_sgmii_adapt;

architecture STRUCTURE of riscv_gig_ethernet_pcs_pma_0_0_sgmii_adapt is
  signal \^sgmii_clk_en_reg\ : STD_LOGIC;
  signal speed_is_100_resync : STD_LOGIC;
  signal speed_is_10_100_resync : STD_LOGIC;
  signal sync_reset : STD_LOGIC;
begin
  sgmii_clk_en_reg <= \^sgmii_clk_en_reg\;
clock_generation: entity work.riscv_gig_ethernet_pcs_pma_0_0_clk_gen
     port map (
      CLK => CLK,
      data_out => speed_is_100_resync,
      reset_out => sync_reset,
      sgmii_clk_en_reg_0 => \^sgmii_clk_en_reg\,
      sgmii_clk_f => sgmii_clk_f,
      sgmii_clk_r => sgmii_clk_r,
      speed_is_10_100_fall_reg_0 => speed_is_10_100_resync
    );
gen_sync_reset: entity work.riscv_gig_ethernet_pcs_pma_0_0_reset_sync_31
     port map (
      CLK => CLK,
      SR(0) => SR(0),
      reset_out => sync_reset
    );
receiver: entity work.riscv_gig_ethernet_pcs_pma_0_0_rx_rate_adapt
     port map (
      CLK => CLK,
      D(7 downto 0) => D(7 downto 0),
      gmii_rx_dv => gmii_rx_dv,
      gmii_rx_dv_out_reg_0 => gmii_rx_dv_out_reg,
      gmii_rx_er => gmii_rx_er,
      gmii_rx_er_out_reg_0 => gmii_rx_er_out_reg,
      gmii_rx_er_out_reg_1 => \^sgmii_clk_en_reg\,
      gmii_rxd(7 downto 0) => gmii_rxd(7 downto 0),
      reset_out => sync_reset
    );
resync_speed_100: entity work.riscv_gig_ethernet_pcs_pma_0_0_sync_block_32
     port map (
      CLK => CLK,
      data_out => speed_is_100_resync,
      speed_is_100 => speed_is_100
    );
resync_speed_10_100: entity work.riscv_gig_ethernet_pcs_pma_0_0_sync_block_33
     port map (
      CLK => CLK,
      data_out => speed_is_10_100_resync,
      speed_is_10_100 => speed_is_10_100
    );
transmitter: entity work.riscv_gig_ethernet_pcs_pma_0_0_tx_rate_adapt
     port map (
      CLK => CLK,
      E(0) => \^sgmii_clk_en_reg\,
      Q(7 downto 0) => Q(7 downto 0),
      gmii_tx_en => gmii_tx_en,
      gmii_tx_en_out_reg_0 => gmii_tx_en_out_reg,
      gmii_tx_er => gmii_tx_er,
      gmii_tx_er_out_reg_0 => gmii_tx_er_out_reg,
      gmii_txd(7 downto 0) => gmii_txd(7 downto 0),
      reset_out => sync_reset
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2022.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
kYrcO/E+Jhm4R/4R3+CukKYR9M2FIvcsEHYDIEQ941LV/qe3nw66ouV0tjU2K77WxMp0KzE3bUaN
EkHZUhS54Zbapq0AAlHGThTWWu9TToic0Fogfo0uxbTRj/YKvsYbGHXn+38UtVT4gl+Z+q34s2Mx
S+RksJLLbqa/UjuB2IA=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
k7VYfhbczr+tglBVnP2dNpzQUg4faERuh35S6DlbOXKmaLBzNWJuLZKd3/iHJso+4/ki/NZUVDCo
PIbVzwxMtfGyW1fMXDvveUi46OnejPwVxk5t1kIbtSbcZCd++dNgqg5UzMEgptRWzheZuzX0GigU
yFrxhwF/EKgqip1pp6C9cstz8ElT8YbfLOW5ZqJRuK3p8wRTUD9tZ+3ZT4AUQNnb5LwhJYd18bKy
gCZ5WG9Mj+aMW9valUSRFjEY4oFOYnca2u9dC1uGlv48Br0t9pUhfrmTbufRCalBxAR594dFK/W+
13kLKPWgZzIiZRLopKxSb3kx8JrEbJXF16BnhQ==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
TxEtvLMShWARGvALMwAihIuShrdtPpwirMDR7BzuLz8WzVhoqvJSM5/nLMHFGqovxD5hXGIA2TAw
UB0YVlq6K3gG1/oM4RpzHTN3yz8Lt5YW3A+UfuxJr1V9UVkS6LmvF75rPoruMKpllkRnQaQkrdOH
79erJYgSSdvNFj79HX4=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Jd4QdSkhWhpPJfQcqGINGTBbyQi4fwpgiNWDB3Wd2IjKeric0AmdHU7UViuSzCLh03DSaNG2q/XP
qatCMMw9/14uzhpUJU/1zUWxXlbRxdCkB/LSsYsRRmVRjaX8PHa9/COyOOXOwziBKCZ4EH/zCO32
LML+m8CiAQ/Hl3o7OkbgzReeGFKo2yT0AlTR1mlGeI1ujqvvwRe1Fai0g+TwEJcmsDU1/5bkvxQ8
aV49pZh6N2SUhTCJ+wLBZlcMIljfD3Bu8Sp/4tL/+j+yW2zEEf4Sl33jw0Cb08EifW3RF8BmuSm6
hUeX9HuDvEf347dVCR8t8qRzeC+0nGD4/fB1NQ==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
nE6k/lSQEQ4OmPB4XqBcP/LpC07K/JJ0IvLqk0FbQzQZjzqT5yDvPsiRjELAcBvPJRahwOqlfyes
JDXxH4G+XSbtKQtE02yLheyEjNesZ0dv/v3vL+wA09O8khSrVyP5ijRndW00Cf5Bf2IpNiaJRcds
F1ushZZu9jXeBItrh4znBf9fOoXggbdnBLyNjuw7bRfvTeY2Xhe1Z7RpJLgPWMz3yKmlUVxO5Zyf
mjNu1+82dGuZ9x/eImCHDzcLcpca/TdMV0iJAkZHrvuhhu0GfQ7zgBbvuyb+I/r0q0vuL52PeEET
HDmGQS2oxiFTbcwiGY3t/ioXPJYkEEqNFUIzSA==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_07", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
EYYoCPbR+OMFlmBfBNcQ1RKQKD88wkYgxA5pkdacb5EuwAeven6zC8gsLrmbmaf1Y+GE+exjL/E8
csfwUz3cQq4551Y/pgVQB6wc+K/5qus2SV7wqxTpqsWY/Yu+bULiGuBSdS51qWlfxDNujKEBhRPN
GKWkQK8KP7xMHh1W8rO4WL7cLP0qnZ7xSovnz379iAYpAJOGf/f5GjM87wrRCh+60BUmNbENwN6h
Un/7huetrD2tvDcD67Ox5Dkto+nybbrNNH3ry0zh96Cq8sxNBI7cJ/iRp5kCBgqxCxELTa7hlTHW
RWkLjA2W/Y2HjatDbYo5U0A7bO8ORiG66IX0Kg==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
q9bGXHBOyTLb3eTSnDNZfQbfjyoc3yN7NB+1C2N+mReGSJxWRtlWWn5HWbhvjoAJehclGC7OtjK2
ZSTJ0A3pHY3St3rul3liQXKD5kCQ9+vFLUhyKlQc08mhaOXPkXVrLBkSbJoneeg+zcwJuKQzPvv8
Se016G+DYsP9PPIjvWbgYSkDDPBmrvDI1+5mRe5HwZFGFGhAQNqFMnPAskAW1MwhObzaIpkQKTZT
7A6i2BjYT3UzWyOCYK2zgjiB9ZFwChUw4Bwh+H8Xf2j3ysF46VVr3Y/hfiRxPSHR8Jb8iMEkCJjf
nRAfkr8Y2ZxDL10aUR1VFpL5aHsLiRKnNRdZXw==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
nsakC0nZIZNi1X6ujQodgmUw2UIdYzuFQ4iAZwA9YfvRrxXUL7ynKQCgPpNVzwJk5S+CJlgNjRvH
avhNsBU4C+cBB3dvqouQ4tOLrtjvGCn/tgPDevuIaG5LBxGdZZ/MOgVEltPHWIYycz6nfuA5/Axp
6IIz71mUhQT3OW6kWYR5cK3zVKmHXkQGZxfNAWG/Pw5DHuc9xxTQpswaIv4ECw8olrxqfoRkzz/n
gmc1riU255Qanc8CpzTXkB0TXLYD8b3W4k0EIAYhAlKk5HVAVS9D3DfcWg27dKxRMm5dVH7ddpvn
9W7az/Gv4/jAcQ/A2wvn+5RGmVdmY2XJTvnb42j3M+6+R6PXkHvxDCRRgj7df9TYddZWyOeT0KQd
DnIaIlkFA345xytHveeTmDy6qVwsD6GrlsYJS9tCsR6FloMwjoQcZKSxBqfWh+rvQ8/8NxsGVy4v
3tFI5PwOhr5e4Nw4hm2q3u3mpmtv9+BzXIuf1HXxWr2eSaeu22WHlCsg

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
WuUgcS5b6yfqTuzjufwmIVC5kWm6y/3mx22Aii+Dgdcnv/uLoI9/njjHdhb7hUlsD3Xs1keDNIwN
3pNTWeUxyZTJzKR7udvlJMLBMym3o/ECBMv+uN4BToB/hl2qqhLvFAO/r5AFOlliZqDwiGcbQvyz
YxE2I3qA+lBeP2iX2/4t2ns07deHzxcGsGDpvkWpwNcM3RmD3m5puzv13u/mWj0iTjzSuDu+lCO3
EIjElwRdbJl/F7N/czlKYgmKd6feg7/nbSKTQgrJk+bEOJwzrhlLGQvovZgtfM2nxWwlvulcT7sS
n2ZxTDzZIZJeakYPGSP3PRWLzaOntLk4/JYNoQ==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
HAfLWwf5IE4nVH0RKu6Ckfcag4YISAB7GxmA74RLd0WtgVtvSg/hiI6xjdDBajL3WlsS8r0EeRuE
7k3XV6Iw18PLWYY7xEqYXN+4UCUMJuuhFnCKbupuHsoPe92DFCS1iQmSCu4KA4if6La2soKs0Eai
lizBuddfJbplTj7Z459Jc2VAD/slvgcakh9coxr57R1xf3xL+SqtbztnNWXTWebaVsMi9o1R8+q2
Bw6o2bthJTK5AjuaNFC1mXchmICuCVK92/JyceC3nXwexvYK1qRmiOyoTPwPOS9/j/gup9+/1Be6
vYxlYOcskfzyxWLNti298ohd6UCc2uC5C4Rl3w==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
DzCZLHkutR8dxKMJJC1uS/LdG9PoCtj5GsOR4GKxJSZTHbAW3Lwb4zUisDiKbo8nzvAc+Pc3aKIh
FZY+iEihN/UyNBp/ZVBx4xfw4KiNs0WcNidwHxnj/AmT0YahVcv3MBdpFE4TvDgOFqEqCr2KvrS5
K14RY6HsADqifYcgChtDVh4X+2Nen/oSD8dZS1qLOsyQr7ETEhogVmc4Gi3TE4/HYjm8lV5GRuJM
x1+0GPRONu+RFuc2B6sidWODYyJus0b7HVqnBAA8gMcV6twjAADrnyIqZwnPoiUCKAMzsDKVKhW3
GrlmNwP5uDSVq/4QrLJ59GIzFy3EXCfFTYr7nA==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 17936)
`protect data_block
PdHdNyBmz2nKIzexHLoS6bRJc569FbH8eAR/2tpOnY6VsphcoF25hDLX4G44/bcCKztumtwftOPy
8y9MZPNQSTLJoeZbD09ODGmuZTRJ3fH1t657vU332yIoUFujGQ+MH4VP1/cW/DJANPXm1AVlSKWp
aHX9vam4gwGWFux1fZKpNSjHnknP9ciTX3BHerXw5p3WjTFZun5ZOCUNma/GSV76Z2hDqsUaRVkW
MSvhV5SwggbLd9SJd4BHAyA5kfy4C8Ql097Xvw4liQZMxt1TwtDFsD9mJqn/kQDf6mqnK3Fa9Z3T
kGJMEPXJ7amP80CxhQXcAtpod5LeKvtPL6MxDyIDFaW/bsTlrSw/S37mstP0ssxNdWJjTVOQ2U8N
lGQ77qWcPAGz+NE8aK10iRBBY2tnmnBg8m7t0qS2z1UvW6Xt8dGGsIFLjnxu17N/70m9Ge6GF+0p
4zeTcC6klQgyIQ27F/225WhxKKhmLMl6Y4SruQKeTSAJwjreAbgaoxcNYPG0W3knWVLh4ZTKASlV
M4Af+FcxexlDUgRq3km/1J4N9UKJ9FqvWOnpR0A0LMsT0sNZBHEZZil5RId80WeYeAyEqC1ZbWJS
uvCc+kD4sK5nJlkmY2ZvarevGsMZcVzAyAdAFYTGeRSTgNm/mduZZATCxS/ZGXmrfp9Am+tVL1hi
LGtD405ZE/FDRoRlY8H7duYpaADqqlLIN6fNX8wvnkGENkcEC/3eAQWhqMKc3AnPnBjS63ZhSEkk
b4Lkj3XnrrZLiPsD1sAcdYmZXfB5teK7a76cMTVJDRHiUyLybXZdTGcYiAovIwW4ioGbdJudamYJ
exd6a1Ks2/QVD5cVdAmvk8/pyboID7LTPD1ackx+WJ5ef5cQX2Y6eJEPqyoaILLupkl+ADHKO9m/
6BdJNO3MPJVYSbmbo3bEBAHU0StZpvX5Ywqtl++n0KJkPyYHycEKuOvcViVzaaqHf0SjwoPBF6Qw
r0d8JQzJrpzft8OjEdCxDOpGnhoJsyELDEpjgfyf3P3SHWRAv4Qmfx71Oyzu0LSj2dFtAdBoGieA
BT+KHvB68gylTKWlGbyKqMei7hSfPHwtOnwkrLXqAAH1ERFdX11+5zbxYKPtW/zISB7jAsAuusC5
wy2DmPxTYcixfvABkG9RpRmkxjoynoKvpWVoWRn54L+KLmvK0fPp4GEKFnkS0upTdRm8MB++vyV6
nheRpb0i/2zPEkr60/alcqwxUwqSbdV0OaemKzKLRkNiTiDtIPIQuEB7dSpNbuVlOf40KxJa+j6K
gpm8PxU7wwoipAZTqeGeSiKMpQ0QsTH8YRwMI7jbwcRLytbJIJ65zh7pqlMgf0kI36ktO2NJmy4H
j4yi+/0LBmxc5HZYxsxV9SA5if05dLaD9AVw7Yf+6RDlDedlCB05q2S3s+aS2LOFnI5lSFxZU0RN
A9SqPRggTcBeS3Gq56AI35pk5Ae+FUoadvTrbjivhhM7zcPmBmxUe7jsZZ9WZTrC1Ixo1NcRne/D
kf+dQTMufcE3TzdY6nqhjAnsZUc78l57pM0lVb87vyzR6eDJsx5VX4ohO4SnhyXjvfG45fjQ3XI4
dhpOUspUwe3izlE16W+2623d15+WFPsYOkTQpdIOFmaD167xBN4sAM6fMp7udXKAEiR4wYoZ1Om+
+p6mlXajGytoB5ixaSuq7aqOpIsMuNTVZ/sns//kvNY3S2jFB9uMU2DCFGQgZ5LTvUCJ28HPSdzF
d87b8cgd1A+azFetUWu6I7qIiW+3v1hsp61iQ4DxSGUGFOngKaI5TxA9J0wpHBzeHABoIGxEMmAG
JlHkdH8NjukYpIX5gsCNzexpsGJY4h7WU5p3+sGJO8hALEyNfAajxKzFarE293QO9PUt9mAfoCaj
rCbj2VhcOh6p9TKnzeq277F8aKhsWP8UFB3D+OIGSWB5d+FywqgHJe6VEGwUVNYXjodtJjVNO0u2
fqzmcoejopfoeOZqySR0+ZJhZdLUMtiYuh5XOCSVr7HcVntr6C0OqT0+o2sBc52ugGJF6c964E+Z
Sxy5YbH6iXZAuBWKyXG92FDXH/TcdZiiCu+5Jpcki0kc06mA9UD+yfPuO1y6tKu5fYoSi1geAwxd
eLFkbjpWRvOhHCKRx5Tu9XooMOjaWJK2fCgTilpgURET2KbKG9f3CSWGmCAvnYl9jXlLevYXjFkG
jrUU2vy7xfDSvqkcFMTMUqWNMKw1152UJPf4fq5Vk1IoN/Zcg+u1i2r/lCwfP4asNL8RWyUai6g9
FkwZN2grLvIHBHk9In69RH6r/8dN/HmLjmV54uXVU0iN0fuhp56TR58BfzwEFiecfWED1aMqPU1D
EKzlFd+jWeCKGkaarGfHo7Nd84lyvsd1AhkALO28rsjETIClfNLJ3bbv897ZDg1KtJX0VHUM4ALP
L6/K6CMsZVIeEXXz6Tv5LFEQU4VHHImRSY1Z76YC5NZ473FlrvQvPf5z0LqI0JFIqOGkULbxMgJL
tSWxuDTpuQSE2/Sw9vrEOLqL9brF4OFEbdqGkGJqThl2tCb7EAGbx7AHQ/APlB6lL4TleM6L6t9R
JTqdEOpwG337dAm8NEEjYkCaj8XSGxodJobNwSCZROBHvgHt8XxwQrz1zPLVFYUbgeexXEVLrzdf
syvwP+AGs2QziDK9e7U7H3tuKGOLaJyzcmZoJweGAJN5dwKFfxD7tYQ1dbEvZqtdvZRFlOlW3vGZ
5agF3aLpMqyPmEQAaMsCvRdSnheuPkQ30orwRekeulK0reROkfwmuoIl8aYQuHFUAqg8AtXMnSVM
7cq1hLSSg87eFVE+x7b8+Hobzna2v/6xc2fCqFm1puByx1AnFmk0grXoOIng2hkBKWdfqAHwnxrV
3d+nV6umgphvOrQylyaRNy4OvEQcYl5gV7lgGUSSL5O6KO1w2Qyp3mzkmYoLbcIJao3mPlVuPm5B
SkLEGuFw60EHRgV09OLy4UcJ+eGjB/z51V+sihku9IuCqB6NpEaH3tPvxX79MiHGgubRuYGOhjbM
O5J7OIuxcwNWQdaq6mLVyk64FVavAdHu7DhEVe1pYvcXLSxee/AN973ctPQy1PNIudfbSwbotxfT
69wGIGUyKzwOeyTEqnS/AChw+MJcKldDF5OPsWELg3y9CaaoDIK73w/IrjWJuRa5AfxTWxFechv+
vDLoEonMcN5nhuoMKfYRR5cRGQUrO/wQhGBkx7uXWLo9WN/sqjJg19QrAlIF13ZzYwWk9hkNCwPq
jeUhni+U0SRQ/Qe1V1umE2bxgGh/bXEi9WhgPe97Da3jbgO+cYTAPzZPE5bugbDn8ZXseiZAmROH
N3KKAlbYDObg6pVxBuU4BECgou3XIwnLzieDfEM5zqp5mkGPFFMX1TjKvPsu6kikZW8Pwm6+B12k
z8Wv8ky/RwTXqhdofHjGgTyBmRaX8YkmLnRgM1gj0aEcdZ5T4SRpAWH1NJgTETPW85ILOr58G3Qt
cQdEDeQfdhVrijSdMHmgdA3GXPwq7KgGLeoDqBYav/QP9946RfYA2/iGXESPAal+htj3+MC9mpEO
IAMz5l5Z66MIRqqEeeTsldIV5TX7jhFmXwSORDkA4+IBpR37tK/2pwtBw2b9mflfdXkOdxYjk9DT
BvDF7UYd1J7UDX76Q++GzDrNyyx9DaL9XM3FMFzcX09OPjCDh2CmJvo5uHmlTYU5z0O/eWcUt/g6
TUx7q1fnKCyeCuAtwtZYeWt5NupxhbeRT1qEVG+acnUT5PEmk4LPOTTZCRusnJdWNuT7mVm62Bu1
gfvLchmrs8om31/MNPtQaLaD/t1SmToh5Rattc7uq6HoOuPcG5da8yXa2esshH1su60u92KyNDwp
1uQWkBY+D3jzQGWxVRwbq33TBuXVEC5fVaHI2egruFzsTAbUKYfngCO/AiwuXQWGuLHecjeVUDKb
BYWKcyQGU8JbsNc83Tif5ROxRgoNbBcu8RUWSbZsBm3Ud+O2yh+xrq8SfSUgqHA/HI5J4FsKDJTy
tH1VGlgaABeW5EDQNJRvoLFtXUDLsMVS8gcEqxmMYHxQ6xNSX2kkO9HMPMAJp+RtitMxWwfmcUya
8Ud4IfZNbrAhmP0uzwJd0+cqnOPs1FYp+FDktr3cIUPaDq87XAXImm+9cBeaXMI2VGhpQF1Z5Yp+
jjy2Q7lM/sN8THhoksy5vr1PR6adek/sq2R+sE36V8DZqk2kmCPc52ucnulGx2EgZdYpaC304APY
MEGjeOlIn71JfrXBTu+rtFBuZCCXneZwK0J1BF0crvXpKDJ4QkLnHRNW6QQ75aXZ2IBrdpZG5to6
IBSagFYSLH75tqr4vziCpdoYqlX15vHA5Pyhy1O81mZBfPxDXmmfTCK5tPlyOeh+RCf/EteTgLZS
ffMnK3res9q/A2VGOrYOhnGa/OEkqNVsF8E38UoQ7aTtK2zKaYFNbj41b/rtPy+kd+i62Pb2rcc9
iI1CQkNx3gBYbBFXZZPuXts0uOXcE9by+2ly1rV0S3Tmed7ewufL74SeVjk7Zfr38NLDtpAvT0DN
FnXWbcKFl8Lf5xuZGTkOuFIs40oQetijpeeh1Hx8Gy8jm8U8JaF1nAtQfllllK7kIMp1PhjIf1kU
8yaQ1/CY8UIcw52mTHTkdUHBHi0nfzXzLwyRfPN75bxhrAzhPydW5DQChRgcxkGzF+nio9KxvPJL
GhQmBQIDH1HspYB36NT/ndkF9XD5epj/ScqULAkxGxzydx+42XReNKdKx8cQyZTWmd1IlJgfBwkY
rhUmhblJOi6+1mQRYRRTuCR9ognexsRrVnldPINVAcoLsdd0CHNdkBMJSv7eh7rpwOOrXiWOyIQR
cgBvwTUiAYzY1m603OgZdUuPn5t1ipke1zhprpu1XqX9GRzRoP3CTSd103yl9ytvjU5MaaxnlLeQ
Wb7Huj6FqktPhHgL10UB641KI/wF2TZiHBtWrhZd8MZOlJEV4TxZTzyVO+zbSw75ozKXJ8U2w6v6
ufRkZZ9AguARt+BmarER5MoWdCR1MdYRDaa/YdpvZ/ofuSbD/rIyPXQnK7caF7WeCUOKuLtshBXZ
SB0Q8BPInxjPxU1JcSyWNjcdgSxwJFQ0RvATAtLRQ+jNIGsClOpDIuFtiicTHnHBkqZmbB5hOAf1
5wVrNRFuUC7DZbFEZ6RzdMasemEYBelvrGFav2TjCiapNIaOJhmiAj2LBlrcOVb607nknXpo2BQ+
bCve2T5PSNwnC57v0Vhxbv166Evumnngq0Zy/5jDaXrpDjDVPqn/Kb1Sn2UhvXOVKRrdYMQG6H/l
qmjx5hzwcv6TE9eV0vixD2SWg0Cx0tO6AK5vdWvFy47BnWc4KU7vD27ji3TiuEIY+ZTFlQCPd47R
5H1uo2e4mqGq1g2P7aogaKt/M9YsYUBQncRgT7hmZz1tsapv0egAlzyoz4XwC1DYrfQWwFQzdiMi
slnA9Z4zy2Zq1s67n6rKOWJ9dWnNeKyamOg+MflPELSTID751+9HcW8VLFQivhVIUihZTHfbMFiO
3OfkyIySRvupduAq+Gvo9uy46XSAZSil2ZiArV6IdDFQw1DPR7YcIuFTPCHAt1xNODVU/BJqzoWV
9yjWBJ2StfAf4iOFqGuc2MwG2x342S5bD6nlJ5V7lgFNSUN1ijxFUl8QsthpNAd3FdeVdi6Kstvl
nDod1d3v/7Vd8HuMDhj4egg6fVS02H48ZwmycsF3AEvd0KvMxprHDg4Y/Wnf2dm/IWl19E4FNwaE
nu1tEbhizpFU8GE+seF11UuG96n0IWoyme6JxaOiu0BaSx4hmINkJCBxuAEQ7Sm5A5WA7bN0oey8
yWWsANMJ8PGpV5+r/mn/0HpujL/YzgdKrlqpUzmAV+3arCZjqzDG9Hk8rgDygJVSVGuIE7T06twM
+Nz4iqdVXfsn3PSyFdmnSM25cEmp5g5G1fLQzuEP+4lp0i+WOiz6m/p2bp7gj7Qx7+OqB/6roS/S
Vzm8A7ZKA30FGzy2K6LOpYzuVbS4ckFiGky4hPMRQc60dMytoKXAYoNfg2LCr7195BOCh//27OTa
T3N3fngZt7GN14mZyC+yAJFiyU+4uE11XBEcQ36SouGnSXH0mSb7XooBku+8BkkTQA8T+dji4uqu
3BaVrKB2atdI9Up+B4psASkshJ9NzrHhreo7jZ+U6BMshetBilZ3TsP//EjCpV87Nd+cBvU3cBYD
Q54RjEMnhn5tac4ncBwzr21j8nyrzZBMxUK5jRHYOsPVfLQa9CE9KHx7uG/q0WunMQ2pkAcmk24t
KyMdqCmj0Z2S1PSrgXxvPyE+yD1jt4KFLPxIyIKuIqg+NSpvz32UBN+/d7aBMYJy1Z3cUXEWmdBI
SGCSITZTg/2WL2Y8FXptCkqrPZwNLZYvETt3P+QfPRDDk2W/jP0S4OXdpfYY/n0j8B2YaNOsIOSa
jE1PkWu9LI9ag6MZ8x53OO2dTZlWXOySNBAEZD0ZJVpngzULgyIymIXZIVRJChEnzkOKHG5VjdL+
oq/gKTwisBKfJWylSa7TD2rACXVUMN+gEhf2WUmxdNlmVVv94EhDWNXBa8qRELKhVE4EbDglqKFj
6/yZ/fpNRXkzZfi0AR7FoT1xE9i6MoviMB+X1DiXRB29zJ52BAKdmcVdO8UCMvInfWKnwx9WmDp8
KIz/610+q591szvgTv6CI2MuR4orUvDBR+9cSXx3R5A0ZBlZSZgkuxaQB8GJkP2oospjPW+8gIJh
lW47DhghLf0kxW6j8ynnfcMip39IFQQmksqA1MooBe5dgrDeOhbb/XMfpagldT8hTk1qtQ8NpnhU
JDcE3sgK2jp4YTbjqB8vWhNRgoXcjZeVsqYHYQkBDdKqrD3xJUWPuQNYLNEXpv1dzByOtf+pBXKO
YTvaldI0eBH0JTQIrj0XPkjHSOOndOw5k7bwCpTjfCXhgfeP3r/3cefopD3m22c3bAgnFQIPY4Qm
iU8qNsZHHtHEqFv1PpxjaCFjqTnanXqBq0V9eXWH10v8iOADsM/WnDL0oYRK6rwNeOeJgnKfUn8/
ZPL91rs/GgVZyawaXGWaCNukhILsN1+2WdoWjW7eGynGpwAzcq/ypnKw5PUJx0o6wrZ3L8MBcgif
nXN3HYrsW7A93yL8CBvUGiHtYC7S6iC+QJ4qYneCcHqmBOoun4OcqSPw10xoCwUX23uj11paBN3U
h5SgLPgo1r8/WAYnkQrNKiS9wcQzbuL9+/ZBgTJXkD7qQnc9CIKqagMPe8mU9wRqaP2OUZ+Bu55X
WLWyUxavay1z+DzOv4VlDMU4jhvjI1KeMOjVB13Tyqs5GqiMDq+2I4t7CFNDgzsTQV98fXvm1JBw
SeL8ZYZbqVhsL7e0kLLZcxO4IPBj2fGaFMBkefyZpE9vYIQefBgY/megtIFyjOTT6QhVxGJHZQ23
apmSS3EE3FEknvwHkf9cp8LOX+MWiG9LI7ZjZUxsxNtxV+8nztWmjT637A4Lb7i5KjZCLHqmWlCP
uqREuZz+gLQ4SvJX5PEK8yWowRjlVr4ybuNVs1C6Tpzb+7QJMLhbdUsbULRQEdwu254boQuxsFl8
ECN5YFP9JwTuW4sQRBx9sntRb3b4aLGDj8U41Ov+JTNEgS714PQ2Ww45FveT3CMd/VpjY1efcZ77
q3iP53zLEgua6KFoyBzFJu5QeN1rTqxWTCbpOhgDYf/2YlUg00q7b8Ix+AU8/RtxQqeN4HGkR8aC
nefO4/N0mpHqF7TMtotn92IyHB3BJOn0kwxYvCAnFY5fQDv3nnnUbcKDqptctTPOPawGcIqtYi0r
8eqYxey0tI294aNxPf0Hk9HbN8Ot8bESJFr4zaJshwtlNKziz1IZPCSUIMUt9EyekJJWWRV24pOR
3zsjH10pj1wGVenJm18pjutdbGe78hz0Zfl6p6cEFicMZXnb7acM2d1QCOV2O8HTgy37NKh9LAik
BZbszGnJU86mzr/rn8bDjK1PeFc22m6rBCWp0uem5pNyA4Rvxnfm+jdHWRGFVQurpbHYaUnp1Lgg
Of9S8CpMurhZzADqTPNSAGc6+tk00pZemDxJowbUd98nogUdVUghj8S5H1Mjo/EgodxklKJnCllV
eOMkBh5aBj/+eJsLUJWcDm1JMQuzX00UbpK/u9RE6M5MzQaG4ypTnBXsLTPr6QZKSHxYyMWvzrXu
qCatQ2DgpgH+YTAS12gwg63Q93fz36Y1f1vw0Fd+GyPEc+GW/hkrjW1rjZ9jU0UnMiQ8Rh+yq0UT
DL0pDoFjEoLXObbxHyrLTUofz5Boyt+/bmguA+odu6+tu7Z5MybENn82KHPv0GgdYPB/yNmIqcc0
OQsl/weJvO9EI125eTS8Qf+9DNol2l+Rluk10M8LYNT2Vy7bm5b8Kb2ADdPsiR1RMEBAL3klVAZ6
CQt3nOvUAF2HDeN/pMusOvhQNXYPagUOffFLRGd1mF817S8Vl89QJ2O2AJw95AcCduJYIKHxySgX
44zNphP+2T9qaV433UNr5i1PAwmqQFJSCX9cTjkZEXoEMMPe2eO8LWri6h56Wbtkrh+ttalOe5mt
oepHhU+HDA7Q25AYsznwe34+xtdZ4vegRDZKUJtpHEj5/edjNpKPgT1bHuEfRoxhHg+J4LaEkuyl
QauZ0kcfWRbt6/xIftcS5w5UkzivduA7azyQj4rdL6NH2XnEXiBlHIC3tnK1xbplRh0L5qd+KfZX
FUMCowTN4Vq17wEG+T+9kEcqdZhA2giBqhq2bHxI+SNUqb0l7c2hkrdT9Y8uoObF5/WKrJrUW7mZ
HfUw2T/JGzi2A+/w/YAvBnKKqMsXONmtvLkGK/aUF5o57YkDWJPtUgf4JaBM+Oy5WWGouV2GMCxS
zOgkNmuYkGUSTf/mH1nLKF88kW9P5Ys4AlQn2rbofCHxv7nm8fVT6706u3GAzsAM6ijrOmz0Uq8S
wYmvJ8Z6gHsIfx5pa2hnaEmRD9+vk293N/CmZW91uNIxRNJbXnapfGjVvC+CpedpW38v+X0BjJhy
f4320M343S8XeLsYbQFk01CX5Z09G64cNqCxkbUJLrxWhe3F15ELqOQEDS9p9l9746J324gEriXS
qnYIc9jKPbC7CrZXqyAoZ5JlaY1WTBs/ynaFoKDqGjyd5kKv39388+9YjIWDUWEBKXp8ERlSTg76
hzMfpUP4q2PwEv5AXcZZJLgIQ79WYgJh+S+RvxKncboM6ZjhzW9hXN4GwwYYXCwYxQ6DfaOF6CyJ
kA3SG29TOCZPUdLO+BNreEeONdqvJ32I0hOtu0orLj7nILEWsxOwQnPG5dm2bKitDpfqjNUJUxP2
jvI3cvGnRFm7zFTiqzMeA7KczvIPHG/whYjTBT7ZcX5dSGIhL2uUMYdahXNEruhuwLr26S4EgDQY
mI5RWwYSpU8yf0U/s/qMJs1UkP6zTqRrrUvpOveSix/ZozjUmmrqAXlACZgiRsY2h95qhgPtflN7
B2BTlSh+10W4wt+cKR6jUBsoZXBLrfMdD5owapLCbWSBx1j0L9iS7XfZ1Voe4i0g3N689dRTN9sW
/x0ur22ixpNkkTTAEYtyn+kBxSIHZq4ctLwV6qiwh6qkfjfvfd8v63TTBtS4kyK5ofGMpAwsDu9o
Hh2dvCOx4MDHaEXm64qwg4h5EcUTI2JtF1QxAc1dYKcLEx6kqIbFh23mf/yFNYkSdZTiuC6jJpxh
tecf27HYNEy0WYGi8KDX+DE1P3ETUA1WGLNa5v5M2LdhMXX47/J4m7vtJNkF5L9PLTY93RCqyACE
Z62LJDevtjMiiOSyTydGlwGhppQXOJ+LQltoWc5YjVf0F3jkfpmK/fnugWcEj9Ixlzv7AmDcoDhO
tFsaYRE5uGAKuSV5dW9qOLLFXopJyN/a46EZhn2hnlE/b5mvdYHpNsM+UGJJF9kyVMRC+bd8/guk
EwN7peIH3LxEp40p82PC71fN+XxMQL+EHik/HNZUWa4yuf6s2Iho1tuTQqgfGE5GhDjJgfEkPToN
RbtBsMPsxW7W6SXGbG+rWh6fBcq2yQPX8hjP8KN6Sw7XB1751JsRbmPlBn2AKzdHw12PBbPUkH2/
soCIxeruhk6w2S1PHengKHa3Vky85MU7151uLihWewpA7RBSrTHqHZd8d00YHNws/krluxxhyRoE
8ho5/+CYOZoQ/vdOgmIZ02fITVdtC41tFziy7Z+yvXP63P1bIxw64SUlsornt2nMq/fKxP2b6wGR
VKY1OSx38+OUJcVBtw1oPf3ysAfOVmq4ZBXsHnklGMgUQQZ0CagFGg7oogQZ7+jq31XrZxqXBjSR
kc5htQwj5bcgEzxsmaaytlZcTm6C5VRAV2GtSTTKktchjqmCWTLWSJE9gUkUy5nKhcPriMrkV/bN
RvGpClA5OV83AI3rzaNSLBnaF+IQD+tktCotMvkMibHAQQOWTS3KaeQPpwWabUImWj2Y3H6smBNq
RYXPFXBq7RhaO73mnhGePOdAF4wwNErx2ynGg01kWj5NpkTC3uCJlhYMgMED2USiCkreu3UIGtyN
TUS1qPvCcoTSdXZ8ILRI9lW8vgdQS5QcrNDSWBNHLh3A5958yYsp1wXoYxPMQbAMGlfwwhz8zf/N
fXVRUvwA7lLST+tnVUF1EDpXyOBxH9aJr6bm+A9bBZ3g4Julf1Dv1/ZYpA0Q4l1bpXT00UdQDjl5
HJi0VGzfYcIkHEiVXOfL3eLQIYIdQpL++jAxDZLuBKdGcsA4alzVpIvxUkGW4UPtWzh/V43EART2
zJEhJKMvLlzChTcQ8gxenKV0pykH7aysM6rm7orTrIQvdsVwkOTxLtbIGe3sk5Pi7RFNI94gi8QC
K5RiExkHrlaSba40Qw2y60xrP4t3GVOiMGRJtr/Aw6CMP7bZQZMDAsOexRRaMsVdueibamiPn5wM
h9OKuovuzkPFgeSoYCmRM4u1htzIVbhuJNa2qR1h2nhkAL/UFf4EGe0tegfvCMLlm3GGdJh2boGS
m/xzv/i69r3FnqdiKNdt8xR0+xZyvn7EJfw5R70/st5M1eJf9D/iw5cDF/M2J9xjb6WAofXnd/OI
RS+BjS1qg1zO6SnTQFnZjF2UpCe6MJ9X2fOq2i6no6N6SYVKOkT0tECW/1xTcasOtRUQS0Ysb6LP
AwOeDBv1yUXRQlnOaU+4cfwhzOQe9lUjDD/qHCDTIBUVZ/8oFYR9YrnTDazC/Sq3gF6L58z3Kzbh
lGMTvfS/Mh7iuDfJG6mUvkhhSfxCEtN++vYSALUzwQpH/Cvw2M2XYINvIve8LEZ+J682GLjTKrQs
RN8EH2lmrTAj8/8m+RZfeL8RUcMgr42b4cMg0ZPoKDxIB6xTmzKTrYJCPGR1JX22HgFfLu2tjciS
g0UU6VZL2BuMl9b5UrEJHJDjBqyA9JV35ypl/yev9CrfHYxl7yBdw2F0sbftmZKj3MGa6VZT3Zby
coQr8FzLmEGw7yKqzGiWU3KMskadT+eGsR54DqaJlEgOjLbz2i/jbWXncZ+9G9ztV+kyWfLZoKLo
BbZ7e69tVd043CXp4rqzSv5M4de5t/Hr3pmT9hHB/g0LoeXaCDEwFJZltS/kWaszedb8O0ILApn+
DFh3N9P6acr/PkMFLqbJTF52CdFnnShmCZuVWmItQz8ZigaF46rf3pUTurX1AFquCCnE/TDmjaF1
fowUL3v+XxosQoPQQcq2M0bytB0eTDtjCpo26y4R3BgW51PRKORpPzsx52Xn+qMB1YRTqM/NqNpA
kADmN7HxgGKidQpb9Sv1t9qRIy76u8Gr59Omn39PkAi6MTyOYcIoGRN8KRMqfhjq2cFKNonQm+uZ
lut80UiVA/Os+lLPebuMzS2dYUGXlHZXsL2S6jmz+mOTWsoRrzyx0fOkiaYzmYWUMcjaazKPKOWP
by3QRlbZEdp8zpIJcBaskSLE+s92UVn5smybekYHQPCgnra8zIDG/XEVbGnNuWD9s7ouWGE4rxRO
NXcc/WNad80C5MTEQtDW7F0mGYsXf3joP40wfoVu1ZIr1gI1s+0WFbJ3G4SezuUB9aloDoaCQQAT
AA2hsi0N+U7LjmNbO+XC8DqaXtzq9ncL9r0yRm5q0zbwzDnp5KhOU1MDFkV5k43EebK5F76rM50C
JFCcuUJpMW+6ISdTdq/74HShqpOhUn9lIvRIIdeXD60u/CKr1dTk0v+8gLXK8QgRGXosSIjFQ2du
aOw3PT+qPhm+/eVA4J0HwHdzLJM/mxYcWG/hxv221o3OVaeqemqMxXxo/KNmlu9iE/TXKDJrCdse
dG2Oc1JPRblidikmDfEwQexjO6Uq6ba79fhkxwBq7Ccr6VYkGRnDB9+roedN5pn1n5LarZ9FCm1C
MfFy3RGSSeSQ6+9/VdUYkUymAdW2L0XvJyS1fmH9TpHjQLc2ji6BPripFyG3HEklVgaR3B7oEyZQ
jae5MmZDsmi7qaAQg1toyAJQwm4MVPXC6twJF47QBC04b+H5XlzPLtn1uzX31p7/UXtc4dNKz8CL
Qp4Uv6c1WC8AChsQyAiAvfV8IWGo/0GjHbz4HlQ/rLyeGTZbAWQyqWdaZ7Eef1qTlmCUeurnwQgv
RJmmqsdFQvGx+kdbDbWXL3JD+mLH69YP6j7zIRS/oZPamA/Qb5kvwVXK9arHXXmkXhf5UgcXWRul
oJFmz/byWO4slHvULLldGP/jGqgec13Q9hV4FWW+wsU1E8CqEHeKlejNx2f+qkBzcI6urVw4zBgS
hfktuA9A8LbjGlWjz2EVoBl3u5vHdOWtttPBSYLgH3g1Jm9FeOz3cEXmSdWXpY1M/5CV8UnSQlzS
lHwF3RUyDZQyVFrpQ/CpJxpwJKl4mc22ifZ95iK8F/r0ege8u0A8VY7WNXIyDRL3wTUqP0jHesfx
lgNerkHuL2uYBCV8ST2M3mpi2lY3jIQhNfrhwnmgXfox4ah5ZnsM563RHhMZ8CSsb0AkN0h1zOw+
MHZAsbtBUPZP/4VI4JYRGkOYXc3uEdh3t52JsY3JeIf/073gUcZBBFnGdu0phm5YXPbt66jowFY6
40++1ViUNRKKS7Rt3JlQKq0ZSllLlfhaEWESxfzpZRpPJNoS2zXO3UMzxB5vh254lREtzCAOjd7+
H8AeirONyleLpqoFAWGOXLC3M/QnS/qOnF6V0W1GnLFUKKt1lZAIQu69S3CxobA6C0zoLbqERuEe
WehFePiUp4JJX1wuffojgjwU7n34ZRISh31skLCv61vNVHrgd+BJ+u+ANkG4ygqKYobuoHnyo1o4
6DDxW4zhcdadK3geJDaMPfHQ7RWhcAZU+RxCDrgcYK6xjL32jmeS5Oc90pUzv3nujftMyNrN11my
WPe4hCUoj+jfDjzgPGy15nZS3eA/tKUp266srTEi+L9taSGbKLomeG11I5z+6NSyKK9PQb2Zr09A
MrB6mbEy5KTmH6XvlpZKbSpXW9hJjgTUSy2TEXrejScr221Gvbi8UqB0wgJOQP7NM94W6WcTytHZ
+dwqymGCSmWunhtO3HXdhjiwszXahcIkVWlWi242ojiMY+Wet1PsNZC3KLZHnb/lXy3N8AV05O/v
D73IJvGgwW8oyKe1O90/l058dSr9ua8QOzuagsOJJjb+9br3CeeB4loj7UDJRH/mW+wATb7L+MO3
+jbeaKHsdtJWqH2tg8LZMgVzJKiyFgcPx22p+JSaYrUqGz1+jJHgy5tFW/lA043LJlxp14bwAlC7
R8q5ePaYwp4BLbruEG+7J0YkO62BXITIfcpUo34dkbUlgIfnKRsFOvnBDDmOH4wU640XYnLWc5qQ
2sRZwFsWDukO9BAH6GrHA1MxKR6nhKcGGJAj/19kWBzLdosiJLKE5s8mVAoiR5nUDZUJWRInuWSe
MxowXOy+idfppV3OgIT3/Nnp8vles5UJjOCxxhFT9PGI+y5vX+5QaTyClH9o4ocxr5HKkLJ9QFg0
hbZxBwg26ruOobRVLz1Zez+vNpCvEipRzyhl5nbKs1pRPslRZaK0SYzM2zc6T+FPlN9wzAsrbZUu
RBPHX6gbdq1lI1lHN/8ffkCtGaVq9n89WOYRf0CCpmrlS8O5aGWM/ik7MtXzqsJOauOecizWZy7t
TMtDFb1MAVQfazrT/RpY6DbSONG3w2uvVoYIhp4UXzGyBV28KWgyjIa+9tp8RA3+2Fkqpxj9s5B/
2CoziGrY2lKN2ZHuq99SIGilCS5+HJ/Lu/HradBmIWrmjzv+YmPbXGOxyVYJ4M+Ab0Gtk30H3gGB
QBr/CRT+51f6MGpmHgEHZeEpQUKtpoZ587qNCY9tn5iy6Eq1EllmqjGyT6W94ZJy91lWceQgT83D
uWlPnfkwWnYdHEzrktgd2PQ1Q1IriJ9sJFOOgJmbVuF1lne7p84CaNs5xCSvRyZBf7me8tHx+Vll
MzlZlyNy8mXvCz6BBHf91u52E27h2QIgnHwkgFoWEP2mWKtxf9wnhMD7eN9n7JI1EsYeQZs0G+xZ
o5pPzwqs3JrZpahJ2bgb6f0Ds4qoC3yD42Bo4uAQMCNleEWIYDCj+OmSLR/StPTq5/Tpvjh2KXOA
lWfONf0DbJwFYfLL1aOaUmW0CnzusFXcSHGbBVL50fzbv6AXen+DxmrfreCaImZAuD1kDLN/Ej1K
JOmjfLcia2ZtLovAuZzcDfwQH+m5GWTreaeIh0syRwQVHlq6/GZin2WNsFzfqNsFqiTbtRxHSGik
eqh5vOsB4Bh4wWiWwlhQZiiyaa+35rXvSXhIGLboYWp9sWUxxIwv9bdZUzPfRpFvCdPZuljBWoyC
NWCwU80ke70D/o+QgNuULxuwzTVx1ZP84pPDQ52NWCX+dz95jtcAMmm4mRwx0wofw19qUlcaEM/l
GA+lJ2LKAasAh7JZe+jcKvv79CP8TyjfqUpJxq320z/HbN7oooS1zPn9gXiifh3YDYEWSouCc5X6
TH112D5uLQzwX4pD6XUTxOhsMFnu26IyCVkN/98qZ1dR5HlcRNciY3NzxsSzIOnWDNwa/wH9VOqU
OOTxK0dnZFPVwOgFhcyI6Fz3E0WgSDQYEyAa8yicG9+xHGKF6XRtM3nmXsviHGepwLwcmTt9r+1p
ItJfAXD3TzfygK0RfR2rQ2YCNfxU8+5HV6klbmmP7Fr9TreZtxB6OPiFSkMg1bdvqYIzuGzIaulX
k9XMPOEBxAbzblNBeRINIAI+nJvnZoi3zP30caZ57Cjrw7Nj0Ny23J/RWxZ4rxMuvTMIbG9RCvWE
PxPzUv/skLsBLBElyS7HVCI/OGVeQhtVDLQSFjy4pOu1FyLzOzOCZcrPti2tjUnnreL0AnE5n+Yl
KUS3WJQKircW6Lbj3HdTA24lyXyWoCt3UbYo6PGvW0U0+8ZRfW/Xnf9hWiyQMMhnqJ07UOLfLZUi
ArReGZL4ziHrU2A8WwwSd4e2xj+teTG0NHRHuItALcVxZZjIqcbLmNVZ7jSTLnIdolQMmaT1i4Pa
SGHTUXsfo9H9RAVl1zaj5GSiatBkNATPMJAalzFyY3b3f7DJ3YzIZF8D+3Zm2H3a3yukFDHLw2NL
B3hv3iJl2KfDsFmrtzphVs5iGXhMOiqXv5WY3EOmm0htgIDlCeD34iiOwTYeT29q5mZ6/bvgTAyv
OTbMoq6v/cl1/dG9gWqfl2oEXCOu5LeN1K+2Qy3DbVPU5BW66oQsvNkJtxAc1e0dCtwkLIePOHML
tJjn8QnfDjT3yPQ5B8eS8T2FMkBUeaHtY0j4pw1vVQF2Rpm5hfMDdlL8xlgjIQ9DqHD2Jdun52pR
OqZ7LMjSwD4TA6ieq3wmZbaY7GGRGn6yRJcuF5obV9LeqgBp5EP9b0/anFqif5ERpfJrSprxnq3u
kuBV4rBAHhKTW+DaKM59xy2Di17vjAfLKxJo1/cbzJbsgM8H4udDoSr0vN3JUTgaQLiGH5ITukzz
gCe3hNe4HWGC7hMZpJs1ubuJ+hL9veiKglMRg4GCLuwJK5RsqTL/3xsxsoorCpDIdFzbwCybcKPU
APBFT71uZgE6bI1cqS74nN0B2W8uQmAOiZQ1S56Tqpx6IF+1FSQOAh22UUhBEuqdNsn6tpCtgcFV
r+MSUls29ZaJ5MlsEL7EgNHXPEOXNW0H/ht0GkkgM/DXQBsBcpznDHp6gW8wXrx4OhSfCCMjal0V
R+DYu+gRti06sn3dkwq3ZjKOutYAPMzQARcvbfsHbuWUQTKWU87trpH+q6pX6WLU6pUZdgPhUoDV
hC9KwpGM5MerXEZiLe5sBhdsGsXLTd/maWfXDf3f7wKVW6lntjC6R/eg99KHHEktdXgL0360DWy4
k3BCPCO34k5WC5hPYsbADMnl1b82xHAnvWAj/AHlQ4zaPj3QwxdVLSEQYk/lI8i+GoL/cI2efNyp
uSK35wVYTQ8oCAb6eothgF0rveJ/FnbjDk47IPNKqpxKb+o1FM/t4X90gftyB+2GfQJ3ci/R7G7H
4M1uQGimlLi54Se5BqI6C6RTNlrdFDUsinvSTrSyyyRuLKM4Bfbxbxh8vIZprtOybW3Tqgm5M93I
PaC4bWJlS+GSg3PA+8U1mjcl6FDr1yubM1fEAnyEzOByISdtXRWO8IY1q5DO2RqOcBfDriT8b+vL
pRPprLCiKxhcmex7lvE8adEklWNjVJuPWrJUo/P6tNs5Yj+IVdDBEgB1fP+dN9HNpPwsxF4mxkQ5
QDahotivXYaCH9zt+520gutOWxOAKNf8Wx/qsZm4ivUkzr8PhpmRQWI3mTWZp5GO3LC3U5pRfG5I
bKBLQS2nwLBjvN+wIL4Ty1/ZRN7OGURQaBoZgTw2Fw7V7ZhdYQ+pA5EDpuGvnnb7hQcFtZBfceUw
nROhVUkg+oJcADgrdUlM8UJRYUwJFDYAazhL8k+T8eiylHHwdq2u/PsZ7rPWdqGuy/g4doaplg/B
eMpDe4k/8AkTXIO2TMHniLAsINhx+iVDwiHp3O2cpbneEfrNFB0d8FViz/R57uWQiMs0U6cexsxY
xWL4BP/RYbIfqG2FzmeuohDX/h862rubCw56iERjsbsEOC+g5fQNxjGTkZq3AWsWn4l8QxwWYroL
wCPRTmLrnAduOikcaVke7m59D/Axd1TTit+1qm0fU156sVcmA+aDIhphouVb7zJDh/VSMHSYC0dQ
ccM8/757rUs6ii8H1iojJ5edarAx3fNRjEs3SMSjAIEBNMU04pXscCFCFExgchaIzpO9BGJQWeAY
lTMBcUU+ohcXyQeA92kg1fz0Cmo9RqSp2BOnqlIlewwb6QyliD9KnVG5S7DFuVECmGf981VbEqx6
l4jW5nRhSkARAIBhh7M9YPdYVSFUcsxinbUdC6JepeMBGtTQuvYK1totVO9wFJNWn+O5ex5tAwDg
UP6GInthK/K6e3Q4YGF8yP1ktI5BS3vIfEZyUMXciWxg4urtR9Wt2pRmHocXO9qCXIIfF3Zk/wqs
/KVCwC5LOUuDZzFjzkoZPlvcD09c5TwUk+Rcp1O1lXulsZ65OuYYA8k00Q3XpQ8txhSFIxn8sXrq
P/a75wc95Bm4ddiDj8VHnrn7gg/XcjQbRToIRFqtCX+72zthVKYIK2zg5Sf0miGN1poTm2VIaHBw
9plQZoW4WXhotJJtES+8Lj3GA+5DPvnQvfAJ5OfKVfbtFdeyeklfpvFsbYPbMjDKlGMeaF8lUyPO
2e1sMQQRFeH9R9CvCi4U9El4b6lq98qBkLNQTRjVMMSTRhW4+8AXg9fDA+eLe8lctDi82E2Hz1cq
IkoMj4eGcOst4tsP2cDyx1Y6Kh9kOAjiD4IhLo5ZfSPHc7A95eKObAlbMkGzfgh/nzeEpqmfWdxd
q/Ib90MWv7mspna1zjOuq+qi+OcCGnDR4aJcbJt90vksxu5tkKihRrxA4kT7YJdPdtvktKYjc1NE
Qir5XZzOdAhqf+sO3Q6DZjrUQMMaybRIQMOx+9c4Z7Me4xPD5dWZjQhIXkTfhoptUQySaeIHh6WZ
FI3XopAUuCbSIyRofQNUqmbR2oPNvWwz4D0b72yAu3IfvJ+YQbkEpA5LcvAEngk8QGGGGEsB+1f0
6Y8TUewy27Nv8/3+cn5o09i/QRk+OWuoQEObnhtfs/2/uJ6BQm9e8lUjtK+m8suok7C7wNF8uiyu
dMDlT8luzxgLC/a9cXpFfoSxYivhG0DidoPVaNxj/e7g55tzSuLzbFbriaaFG1CLF+gsHbsGAIJE
WCnh6qlUEDtI3mXTWGdbpNyzMk+PUA08CTQ3brSCxsS5RYZ2fntr8WjrVtRzYE3GUjh9ogxtAspG
L42hlFZTHBdK36fUt2TImDPO5Pz38CLU0quTXyjF6WLJX68qVBhGxUU2VWf3x2oynJ2JmzznwrW1
po8fY3PXBpBuMe2BVxGJf4DDbQpUIs1x54F7K5UFEiBFMVP5VuNpJfKr9uG5YMUEjiHBkX6D4/UJ
oFJpAoaOCOXDPnWu3l0gNhWDbKrrBkuoFSsfT8RfEvK3p+PXDB/5a0oNvAcUmAW897/1PDncoka1
tLhM3lihScf4feqI3GKJd+wa5sAuMOPBvQJ02nMmkIf8s5tZkyjHsTztg3xPE31hb1/e68kq0gqz
J/N62bKqZngB0rcy/dE/mJiyqRAVhU7mjv7qEkLwLalje3uyIuYT0PAWs+cWjd3RrS+plKKgjnqg
jUQffgQ+U28UnLYnPBkTw46niAZrbzqTklEXtric0gRzRr6vv6jh/rkGspnUUqlmfSMzIsXEAsRa
1A9Wdy8C4+ziV5V8RP1T4wT5bbtCGmMX6cSp9IDCM8CfEToFmT1Cc2EmgBq3a/RtiGokt/Q4m/Z9
uoGz5LtV0WpIC7+NsRNvlTjmu1uEHg/Sf059yNlGqwzY4H1uv39UH5UMBOA7VNBm9UgDtESUprnp
UyH/m3FG6HklLwGTZoBoGv5h0HmJ30P+7Pd8sPktflbqm/aJkFG2HXxZ97nWTLyeSJzRhWiktc7j
ZEaSpnLQtwnv1DaGGPFlA+dVRFfzTEc3NtY1UpoJ/J5U7kgmYy2wP/X/6zigHppiGj++t25vygcg
nQTbmt8A8Q3LL26xYbekO9qURSBR3E2RPpesGtUme8x4ZTF5hrsuq98DiXRtoZz60G8Y60s9dfeQ
ICOSgv9tIa3Boixzx8msEWZ0i4h08EHo0/BjatgNNvbAa9dwgDQL0fWP8ZkDR3OIoHJNZ+kLKBcE
XFAlH2QEyli00NbBLbAfDHxgHgZZJyMJGl+k/v8VIf8D1SUZDsbf0mjMZ+5RkmwSnbOyNWhPBka8
ur/gL2ZEhTyk4PjMdLKUoE9r0YahCwtbdOsMDzhImb0bkHDC+IjGfpB/i/o/zU3BUCz0fWiIa4jz
joo1WGt4dvW5aK6NmczkG4ImhXAPkq2BZIPNFrNGXzjN91gnBnNTmiuZejZRUgXnhM/Cr7VfqlbV
tOQNmYxZmM4fGXJGji76DaWRW8IW90GkY/NyYoU8EpETbiiv9F59yWz/249KhsFfHPz2U24zIf/B
Rc13yVXRG6KxZakMg2P9lI58qyEOENBEeq+ckOeTiSuye/296zhleFLVc6tz4J9/ZtshJtNjlwgL
ENp0+UYX4whXd8VN3QtN6/sMxq/tXqaGauPAPfxYFPJkhZD1kanZh/AOF581T70YcdIAzVU7Quhc
7ckEs4tu5QOChr3bLtJB6Ja/gYj5kt4EChHvzcGpPIQkBWMUDhoA79OxVhHCR/QV8XnQk0RTZtEl
ZfoODNVY7jI2wPo7+7aWZhZsv56jpo4TWgRfM31FVlRBf4AmJdMERvHoubQJostJ6C+zSzfJicEX
EXvfbQEyrw/MO/mVOS5HNjvF/23MK0xRISWEeSzYCi845n8w5Dk6SUiLew8TRC6tGSoNdzl/Md+D
R5EoMKtVJZi0kj11I6/bN8tyejNxJ7JLPLlhdFDqdziWd939nOBSNE7i5sMpMvl0OYrUbTcOVCPm
2/m1xMxB+EDRrCChxo0NghT27S3n9GhJQnVwE+DJ/VmKQ42Hawn1omK6MVR1gjs0HvnoqgDfVshi
6irclm8RtuLKN80/URDsHf+aUwClH/fMo7f3wzA9jxMo3fIHtIFbV1cu26Lo2YmnUVLB+t30cjqY
zO1LCrP5q+zBBDPdv3NxH2OIZskDIb+I4NOpdK7NMoV0vjx194UanF4W6OGz3yXcqEpL2iZ1TPtY
HqFHTX8dDjmOEIC95PX+2zKwB186390AQ0CPO+a8eNiNe5KoR8omz9OrR5GuMhcB0GwWq2tJfLUO
kki75mVP38Flb44zfOZTxeJZGGD0KPqaCuFYPad0MORIA23JV0yPG855iXBh7HvE6IhEI8enVx3w
GyYPVicnURCL5CnNeJSPs54uPJ38iceQldVDRLTJpq12vnpV7kuOT4OLj/8CNYoeJeypBsKtyt7Y
qgvsB1nCkg7zntRYEGt/AUUdaCTSmp0WajNB6Xo0z+Z1AznZVyxT5rvO/TqxqyyGSQnrsU0RERgp
UVaYQ6JchbfVsY3ilnohc/MrvlaRrZaEgWg40rKmQxMaUzzo0D4Uu12gR7cGxLqN1p4jW/FVZA6d
ISfWbh4kMSmEmlw4GJyLLhzsZEV1LeKHacjhiUo/xXuK2NkVVysZqErrBAMSljeRKivSlEdRifTA
eDe4bOsbX43Pv+bABF6S7zTM5sLvURc5jDxEJtR086wTpogKTqA3t2S8pUKFVTrApn151NyFX7ZA
T7SI/s//KKHOBIvqk1KtlsvDx4zNPIDRNjY/+Orf/g2Iu7+U5q9Qq3MtrNte9PLLheOxPPlFOiEN
N8JHhKaNPCDbchR9tv0hXB6aVbwzEm6I16a61s9slkF2iHyt+GAJLyAGJuNwgu+mDejus5joyaks
KPDzLRbgL0pULZ9GvHqVcEBnGV6j9v6uL6BmEZuseDBIJeZJk7udfr2fWKtrakuigjoMnXexbA89
mduQs05A2MOJ2YZOqHYRb2SjRUr3ihoawXex7aqZoTHWkCFcY1X+4DxnVfdA8+1EpKSIsoUqGv85
3qD26KwJNfYXL1WKhDcgGLB5g1gXIFynb8fbUrnQb12guZnH8nEOLpAxvK1qHRZGXs4y9fQtuoJO
GaPeRF5itBtuMeqKT4Bv5XF7s6DeYeY84wCYzRlWWO1s+7E7goL/SkCzPDxVok7cd4Sk3pfnzKzS
uKOoz7k6b/abNVqCxSliTwDX3hYcalA7q75w1HewKQitjClsXRf7QcV41EVUkYOlkOc535YWw1eU
MBvuo3ceSN+kUzPQUZC8y/BXYNdNyQ/xocdBwKbjLUdtwGtEbxtHkCspjFY1PPHXP2bnqsxWpi9h
URYP9ruJu5qGQhfxy4qqoiY8lLKEmHDflmVYbQli8O+kZ4lUvzO/y/rHeswDsvwOKwnPCMNwX4jL
7QqBtczFD5lJmSKo+40MEpxHTzfr6IWKcOBOOJdP+EO63dwxN2kVMZT3JxPvzEHhNpdfmaW143oR
x7SsqAM5ynXcniOtSGHCHQinQHs0hZ5py2HUnzhrXFr4D/VG5OcrNZ39G5n29tyP/JPRN1zlidh1
KoVaCorZjq06OTZhJQP9VwZPep9UJ7tvTZBvhlei79b0CTyN5p7Jxg4VZzDl2ajZWcOFMUzohqou
PZSLmtji1RSjCQePNdx3Y7WG72KfkViN1GTnDvPTXbAQ670LbWA/vMIA2n2y7iHMO8Ko/hT3c22x
8TnN1U7CWvvfjwxQsixVZB3+FzMyKgz+U+B7NdwhuzFw19ETqF26zjQu/Tr1hp0kfzSZDQ258PlB
V6qQl6IwnA+mvaiPqjUQ63ZvpPNHR2zPSfqVh02TAB9DXJJpJDdd5eSveRHUZ4CAoUzDNSWMzZjL
s7elViIkQ+D451ZJA6FUzSUrVbA3Tq6X+dAop4/7W+1c0jb2BVFNWnQWEGFYFbeb+NS4yhfmRvCS
mjYbv1PFZFDveB3aa/hHWEdLB6c34EWb7cvWr3ATnNFsmimYpQ1BhiwqYGZN8Qz0JF1yDWFaAb3h
ONLhovDm+FmCBcFC1ukxJEUrgAb7iS3TKtgyvJhQSXTMK59tgh0mBhFYsp9ncu/6iX8w7XS93HOt
GykDv+Rof1QCdpRtGdXtCtcdDzryCR39bK5igjRXJ3FDmwtdPwcZ/cTXKMmm7jL7t7eEVj1dzk7y
prVHs0mZEtfGk4PRARUoGIkXzU0B0fq8t3oZpVAKx4xCLlPhk+WU/ho2CLGkjRBNFRIJzHKiPh4i
GsSi13/jQpX/JAsOAaM6I5QxMBRN6ATKyzNL/KBQJBhCrvm3yqgqhuNCyoz9fIJ0UdQmskhLnYrD
YGv7oia9mhiYICkAwrsWNTanXrQCJMIq4vxdmiwTPHUCJqjgZWSwVXz+y0KJWrG0wFS7xy4oqK0j
3N1Qf0Y1QGfp148+oCyRnRC54ytPlLiza5wD57s4rte0jpey68T+MLS9U3hZCJc+im1Hnc78iZQd
rgWY2guRppEdmU3cjJNmMIpx0BgSQeEJ0KU+S0LoQk0FUBgCRfNG+flzcjazpyhwTE5w1Iybc8NX
EEfqO9T1y82n1z9Oakqcxnv9Y7XgOBVSlR6BglxL9XrHgKDsRCDY71j7tys2FSDw0/U3CWvlHxiE
CWxzt5YyOB+lME+6gr2recB+AA+IRwpwaJ1or2QTm55vGNC64hIq8hXhkCXzlEgFefKIQPBeJgD1
0qrGtKcwznGOO0TtoqPKjhjzRekAjiR4uuNVF4WCBu+7HoWwDYXqTrHsh6GRAfdNY2StpyDeTWkR
6+WUPijoZ2Dbs2QRTCMcORApo6qiGvE4aY1fkX3keljzczLyeMWY9C0f2dA4L3+JQyt3od1NNJ2X
6tBWC6DpPs51PcRrUW/lLF2xtvoHwkPk5FBlz72t8oUKCyhTEPAqC6ju0Vt8TJkMbrPsIAm8Xx2d
idOA43iJyxRt3WiYmpQqcEHlOJwPVHazKvaSpAheKHn0uz0rw4A1xt30SNnCYU5MvYbvJCp4kJNi
ey6FWiGE8B8oNZpcyZeYLZ20cbfsmnQg1lrivfe515cOHRxEpe28818CuvsUy7sTkErk2ci+L4sN
pJGv3MxJ1KKfLQuStTnpS2nr/LEYX7xPHDZCKoh6u84Qh95SAYiEwE2d/08iHcaDzBHhTZrPJIpJ
9Wf04GI187wD8TVY4BOqzfbhaEjTxg350UdNnQ198PbIB3PPPRi38EcSo8kHhrlCU+eqymnGWXaj
+fJbwwcXKs/116VpP4lauMqw751uQBmoecv/wZFD0Pbwj8DEQRm+SzZHRLJEEBXmn/xA+PCYO/0O
1jqc3iDmLDALS+h94MNIKuyF4lRVWechiB5gq7vDe6GnQZ6v2VBSavJN+kT6aBx8sw4fcqyb0gZb
6dR4RZ0vw1YC58fwtspeKstO4CcZ1j7WI1j0UhQxL7jrsJHGoek7DDeKNN1jyXxco4uSCmymXPIu
NAIRGxh4l/xA2OoxfvpijhUWUGgamHNup95oVjm7Rpguy0ZUB7aBoMKd0aqlVlVzPHU0k2f2YsG6
oTH7dSYelizu9Bcpuz/Dyt9dunwDIkChX4dA2vIEW6gARTRDSlOErRHlGNpmyubiYM2qWw2ykGQV
fQl9f61XQL94r1qq8sQNOwRG8B3XZ+Wtrmp9kGYW85zZk7yjRpZ4izgqosEu/Jzj0OZ1kiGokvJQ
LbbT86d7/mRmLCj8VUnQGm9uW+q85DZvSFqN9PcxhJaC83VA6kRD1ShpzQ6MUZ0XhSmm289E7SYF
iT152PMvYlXiFrs4tq3BpEwP6yENlaoJbrn7dKklPkzpUCDW7OqSe0eIPCCuMPj1b80tqw428fPL
B5F4RF+bnnoqJnEB0RRMtxqG5c2ID0fsOMIBWexsEEXpy87TSro=
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity riscv_gig_ethernet_pcs_pma_0_0_GTWIZARD is
  port (
    txn : out STD_LOGIC;
    txp : out STD_LOGIC;
    rxoutclk : out STD_LOGIC;
    txoutclk : out STD_LOGIC;
    TXBUFSTATUS : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 23 downto 0 );
    mmcm_reset : out STD_LOGIC;
    data_in : out STD_LOGIC;
    rx_fsm_reset_done_int_reg : out STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC;
    gtrefclk_bufg : in STD_LOGIC;
    gtrefclk_out : in STD_LOGIC;
    rxn : in STD_LOGIC;
    rxp : in STD_LOGIC;
    gt0_qplloutclk_out : in STD_LOGIC;
    gt0_qplloutrefclk_out : in STD_LOGIC;
    reset_out : in STD_LOGIC;
    wtd_rxpcsreset_in : in STD_LOGIC;
    rxuserclk2 : in STD_LOGIC;
    TXPD : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtxe2_i : in STD_LOGIC;
    RXPD : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gtxe2_i_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gtxe2_i_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gtxe2_i_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtxe2_i_3 : in STD_LOGIC;
    gtxe2_i_4 : in STD_LOGIC;
    data_sync_reg1 : in STD_LOGIC;
    data_out : in STD_LOGIC
  );
end riscv_gig_ethernet_pcs_pma_0_0_GTWIZARD;

architecture STRUCTURE of riscv_gig_ethernet_pcs_pma_0_0_GTWIZARD is
begin
inst: entity work.riscv_gig_ethernet_pcs_pma_0_0_GTWIZARD_init
     port map (
      D(23 downto 0) => D(23 downto 0),
      Q(15 downto 0) => Q(15 downto 0),
      RXPD(0) => RXPD(0),
      TXBUFSTATUS(0) => TXBUFSTATUS(0),
      TXPD(0) => TXPD(0),
      data_in => data_in,
      data_out => data_out,
      data_sync_reg1 => data_sync_reg1,
      gt0_qplloutclk_out => gt0_qplloutclk_out,
      gt0_qplloutrefclk_out => gt0_qplloutrefclk_out,
      gtrefclk_bufg => gtrefclk_bufg,
      gtrefclk_out => gtrefclk_out,
      gtxe2_i => gtxe2_i,
      gtxe2_i_0(1 downto 0) => gtxe2_i_0(1 downto 0),
      gtxe2_i_1(1 downto 0) => gtxe2_i_1(1 downto 0),
      gtxe2_i_2(1 downto 0) => gtxe2_i_2(1 downto 0),
      gtxe2_i_3 => gtxe2_i_3,
      gtxe2_i_4 => gtxe2_i_4,
      independent_clock_bufg => independent_clock_bufg,
      mmcm_reset => mmcm_reset,
      \out\(0) => \out\(0),
      reset_out => reset_out,
      rx_fsm_reset_done_int_reg => rx_fsm_reset_done_int_reg,
      rxn => rxn,
      rxoutclk => rxoutclk,
      rxp => rxp,
      rxuserclk2 => rxuserclk2,
      txn => txn,
      txoutclk => txoutclk,
      txp => txp,
      wtd_rxpcsreset_in => wtd_rxpcsreset_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity riscv_gig_ethernet_pcs_pma_0_0_transceiver is
  port (
    txn : out STD_LOGIC;
    txp : out STD_LOGIC;
    rxoutclk : out STD_LOGIC;
    txoutclk : out STD_LOGIC;
    rxchariscomma : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcharisk : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxdisperr : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxnotintable : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxclkcorcnt : out STD_LOGIC_VECTOR ( 1 downto 0 );
    txbuferr : out STD_LOGIC;
    mmcm_reset : out STD_LOGIC;
    data_in : out STD_LOGIC;
    rx_fsm_reset_done_int_reg : out STD_LOGIC;
    rxbufstatus : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    independent_clock_bufg : in STD_LOGIC;
    gtrefclk_bufg : in STD_LOGIC;
    gtrefclk_out : in STD_LOGIC;
    rxn : in STD_LOGIC;
    rxp : in STD_LOGIC;
    gt0_qplloutclk_out : in STD_LOGIC;
    gt0_qplloutrefclk_out : in STD_LOGIC;
    rxuserclk2 : in STD_LOGIC;
    gtxe2_i : in STD_LOGIC;
    CLK : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    powerdown : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    txchardispval_reg_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    txcharisk_reg_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    status_vector : in STD_LOGIC_VECTOR ( 0 to 0 );
    enablealign : in STD_LOGIC;
    mgt_rx_reset : in STD_LOGIC;
    data_sync_reg1 : in STD_LOGIC;
    \txdata_reg_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end riscv_gig_ethernet_pcs_pma_0_0_transceiver;

architecture STRUCTURE of riscv_gig_ethernet_pcs_pma_0_0_transceiver is
  signal data_valid_reg2 : STD_LOGIC;
  signal encommaalign_rec : STD_LOGIC;
  signal gtwizard_inst_n_4 : STD_LOGIC;
  signal initialize_ram_complete : STD_LOGIC;
  signal initialize_ram_complete_pulse : STD_LOGIC;
  signal rxchariscomma_rec : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxcharisk_rec : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxdata_rec : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal rxdisperr_rec : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxnotintable_rec : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxreset_int : STD_LOGIC;
  signal rxreset_rec : STD_LOGIC;
  signal toggle : STD_LOGIC;
  signal toggle_i_1_n_0 : STD_LOGIC;
  signal txbufstatus_reg : STD_LOGIC_VECTOR ( 1 to 1 );
  signal txchardispmode_double : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal txchardispmode_int : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal txchardispmode_reg : STD_LOGIC;
  signal txchardispval_double : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal txchardispval_int : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal txchardispval_reg : STD_LOGIC;
  signal txcharisk_double : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal txcharisk_int : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal txcharisk_reg : STD_LOGIC;
  signal txdata_double : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal txdata_int : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal txdata_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal txpowerdown : STD_LOGIC;
  signal txpowerdown_double : STD_LOGIC;
  signal \txpowerdown_reg__0\ : STD_LOGIC;
  signal txreset_int : STD_LOGIC;
  signal \wr_addr__0\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal wr_data1 : STD_LOGIC;
  signal wtd_rxpcsreset_in : STD_LOGIC;
begin
gtwizard_inst: entity work.riscv_gig_ethernet_pcs_pma_0_0_GTWIZARD
     port map (
      D(23) => rxchariscomma_rec(0),
      D(22) => rxcharisk_rec(0),
      D(21) => rxdisperr_rec(0),
      D(20) => rxnotintable_rec(0),
      D(19 downto 12) => rxdata_rec(7 downto 0),
      D(11) => rxchariscomma_rec(1),
      D(10) => rxcharisk_rec(1),
      D(9) => rxdisperr_rec(1),
      D(8) => rxnotintable_rec(1),
      D(7 downto 0) => rxdata_rec(15 downto 8),
      Q(15 downto 0) => txdata_int(15 downto 0),
      RXPD(0) => \txpowerdown_reg__0\,
      TXBUFSTATUS(0) => gtwizard_inst_n_4,
      TXPD(0) => txpowerdown,
      data_in => data_in,
      data_out => data_valid_reg2,
      data_sync_reg1 => data_sync_reg1,
      gt0_qplloutclk_out => gt0_qplloutclk_out,
      gt0_qplloutrefclk_out => gt0_qplloutrefclk_out,
      gtrefclk_bufg => gtrefclk_bufg,
      gtrefclk_out => gtrefclk_out,
      gtxe2_i => gtxe2_i,
      gtxe2_i_0(1 downto 0) => txchardispmode_int(1 downto 0),
      gtxe2_i_1(1 downto 0) => txchardispval_int(1 downto 0),
      gtxe2_i_2(1 downto 0) => txcharisk_int(1 downto 0),
      gtxe2_i_3 => rxreset_int,
      gtxe2_i_4 => txreset_int,
      independent_clock_bufg => independent_clock_bufg,
      mmcm_reset => mmcm_reset,
      \out\(0) => \out\(0),
      reset_out => encommaalign_rec,
      rx_fsm_reset_done_int_reg => rx_fsm_reset_done_int_reg,
      rxn => rxn,
      rxoutclk => rxoutclk,
      rxp => rxp,
      rxuserclk2 => rxuserclk2,
      txn => txn,
      txoutclk => txoutclk,
      txp => txp,
      wtd_rxpcsreset_in => wtd_rxpcsreset_in
    );
reclock_encommaalign: entity work.riscv_gig_ethernet_pcs_pma_0_0_reset_sync
     port map (
      enablealign => enablealign,
      reset_out => encommaalign_rec,
      rxuserclk2 => rxuserclk2
    );
reclock_rxreset: entity work.riscv_gig_ethernet_pcs_pma_0_0_reset_sync_1
     port map (
      SR(0) => wr_data1,
      initialize_ram_complete => initialize_ram_complete,
      initialize_ram_complete_pulse => initialize_ram_complete_pulse,
      mgt_rx_reset => mgt_rx_reset,
      reset_out => rxreset_rec,
      reset_sync6_0(0) => \wr_addr__0\(4),
      rxuserclk2 => rxuserclk2
    );
reclock_rxreset_indclk: entity work.riscv_gig_ethernet_pcs_pma_0_0_reset_sync_2
     port map (
      independent_clock_bufg => independent_clock_bufg,
      mgt_rx_reset => mgt_rx_reset,
      reset_out => rxreset_int
    );
reclock_txreset: entity work.riscv_gig_ethernet_pcs_pma_0_0_reset_sync_3
     port map (
      SR(0) => SR(0),
      independent_clock_bufg => independent_clock_bufg,
      reset_out => txreset_int
    );
reset_wtd_timer: entity work.riscv_gig_ethernet_pcs_pma_0_0_reset_wtd_timer
     port map (
      data_out => data_valid_reg2,
      independent_clock_bufg => independent_clock_bufg,
      wtd_rxpcsreset_in => wtd_rxpcsreset_in
    );
rx_elastic_buffer_inst: entity work.riscv_gig_ethernet_pcs_pma_0_0_rx_elastic_buffer
     port map (
      CLK => CLK,
      D(23) => rxchariscomma_rec(0),
      D(22) => rxcharisk_rec(0),
      D(21) => rxdisperr_rec(0),
      D(20) => rxnotintable_rec(0),
      D(19 downto 12) => rxdata_rec(7 downto 0),
      D(11) => rxchariscomma_rec(1),
      D(10) => rxcharisk_rec(1),
      D(9) => rxdisperr_rec(1),
      D(8) => rxnotintable_rec(1),
      D(7 downto 0) => rxdata_rec(15 downto 8),
      Q(7 downto 0) => Q(7 downto 0),
      SR(0) => \wr_addr__0\(4),
      initialize_ram_complete => initialize_ram_complete,
      initialize_ram_complete_pulse => initialize_ram_complete_pulse,
      mgt_rx_reset => mgt_rx_reset,
      reset_out => rxreset_rec,
      rxbufstatus(0) => rxbufstatus(0),
      rxchariscomma(0) => rxchariscomma(0),
      rxcharisk(0) => rxcharisk(0),
      rxclkcorcnt(1 downto 0) => rxclkcorcnt(1 downto 0),
      rxdisperr(0) => rxdisperr(0),
      rxnotintable(0) => rxnotintable(0),
      rxuserclk2 => rxuserclk2,
      \wr_data_reg_reg[0]_0\(0) => wr_data1
    );
sync_block_data_valid: entity work.riscv_gig_ethernet_pcs_pma_0_0_sync_block_4
     port map (
      data_out => data_valid_reg2,
      independent_clock_bufg => independent_clock_bufg,
      status_vector(0) => status_vector(0)
    );
toggle_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => toggle,
      O => toggle_i_1_n_0
    );
toggle_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => toggle_i_1_n_0,
      Q => toggle,
      R => SR(0)
    );
txbuferr_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txbufstatus_reg(1),
      Q => txbuferr,
      R => '0'
    );
\txbufstatus_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => gtxe2_i,
      CE => '1',
      D => gtwizard_inst_n_4,
      Q => txbufstatus_reg(1),
      R => '0'
    );
\txchardispmode_double_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => toggle_i_1_n_0,
      D => txchardispmode_reg,
      Q => txchardispmode_double(0),
      R => SR(0)
    );
\txchardispmode_double_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => toggle_i_1_n_0,
      D => D(0),
      Q => txchardispmode_double(1),
      R => SR(0)
    );
\txchardispmode_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => gtxe2_i,
      CE => '1',
      D => txchardispmode_double(0),
      Q => txchardispmode_int(0),
      R => '0'
    );
\txchardispmode_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => gtxe2_i,
      CE => '1',
      D => txchardispmode_double(1),
      Q => txchardispmode_int(1),
      R => '0'
    );
txchardispmode_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => D(0),
      Q => txchardispmode_reg,
      R => SR(0)
    );
\txchardispval_double_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => toggle_i_1_n_0,
      D => txchardispval_reg,
      Q => txchardispval_double(0),
      R => SR(0)
    );
\txchardispval_double_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => toggle_i_1_n_0,
      D => txchardispval_reg_reg_0(0),
      Q => txchardispval_double(1),
      R => SR(0)
    );
\txchardispval_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => gtxe2_i,
      CE => '1',
      D => txchardispval_double(0),
      Q => txchardispval_int(0),
      R => '0'
    );
\txchardispval_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => gtxe2_i,
      CE => '1',
      D => txchardispval_double(1),
      Q => txchardispval_int(1),
      R => '0'
    );
txchardispval_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txchardispval_reg_reg_0(0),
      Q => txchardispval_reg,
      R => SR(0)
    );
\txcharisk_double_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => toggle_i_1_n_0,
      D => txcharisk_reg,
      Q => txcharisk_double(0),
      R => SR(0)
    );
\txcharisk_double_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => toggle_i_1_n_0,
      D => txcharisk_reg_reg_0(0),
      Q => txcharisk_double(1),
      R => SR(0)
    );
\txcharisk_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => gtxe2_i,
      CE => '1',
      D => txcharisk_double(0),
      Q => txcharisk_int(0),
      R => '0'
    );
\txcharisk_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => gtxe2_i,
      CE => '1',
      D => txcharisk_double(1),
      Q => txcharisk_int(1),
      R => '0'
    );
txcharisk_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txcharisk_reg_reg_0(0),
      Q => txcharisk_reg,
      R => SR(0)
    );
\txdata_double_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => toggle_i_1_n_0,
      D => txdata_reg(0),
      Q => txdata_double(0),
      R => SR(0)
    );
\txdata_double_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => toggle_i_1_n_0,
      D => \txdata_reg_reg[7]_0\(2),
      Q => txdata_double(10),
      R => SR(0)
    );
\txdata_double_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => toggle_i_1_n_0,
      D => \txdata_reg_reg[7]_0\(3),
      Q => txdata_double(11),
      R => SR(0)
    );
\txdata_double_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => toggle_i_1_n_0,
      D => \txdata_reg_reg[7]_0\(4),
      Q => txdata_double(12),
      R => SR(0)
    );
\txdata_double_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => toggle_i_1_n_0,
      D => \txdata_reg_reg[7]_0\(5),
      Q => txdata_double(13),
      R => SR(0)
    );
\txdata_double_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => toggle_i_1_n_0,
      D => \txdata_reg_reg[7]_0\(6),
      Q => txdata_double(14),
      R => SR(0)
    );
\txdata_double_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => toggle_i_1_n_0,
      D => \txdata_reg_reg[7]_0\(7),
      Q => txdata_double(15),
      R => SR(0)
    );
\txdata_double_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => toggle_i_1_n_0,
      D => txdata_reg(1),
      Q => txdata_double(1),
      R => SR(0)
    );
\txdata_double_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => toggle_i_1_n_0,
      D => txdata_reg(2),
      Q => txdata_double(2),
      R => SR(0)
    );
\txdata_double_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => toggle_i_1_n_0,
      D => txdata_reg(3),
      Q => txdata_double(3),
      R => SR(0)
    );
\txdata_double_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => toggle_i_1_n_0,
      D => txdata_reg(4),
      Q => txdata_double(4),
      R => SR(0)
    );
\txdata_double_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => toggle_i_1_n_0,
      D => txdata_reg(5),
      Q => txdata_double(5),
      R => SR(0)
    );
\txdata_double_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => toggle_i_1_n_0,
      D => txdata_reg(6),
      Q => txdata_double(6),
      R => SR(0)
    );
\txdata_double_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => toggle_i_1_n_0,
      D => txdata_reg(7),
      Q => txdata_double(7),
      R => SR(0)
    );
\txdata_double_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => toggle_i_1_n_0,
      D => \txdata_reg_reg[7]_0\(0),
      Q => txdata_double(8),
      R => SR(0)
    );
\txdata_double_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => toggle_i_1_n_0,
      D => \txdata_reg_reg[7]_0\(1),
      Q => txdata_double(9),
      R => SR(0)
    );
\txdata_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => gtxe2_i,
      CE => '1',
      D => txdata_double(0),
      Q => txdata_int(0),
      R => '0'
    );
\txdata_int_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => gtxe2_i,
      CE => '1',
      D => txdata_double(10),
      Q => txdata_int(10),
      R => '0'
    );
\txdata_int_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => gtxe2_i,
      CE => '1',
      D => txdata_double(11),
      Q => txdata_int(11),
      R => '0'
    );
\txdata_int_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => gtxe2_i,
      CE => '1',
      D => txdata_double(12),
      Q => txdata_int(12),
      R => '0'
    );
\txdata_int_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => gtxe2_i,
      CE => '1',
      D => txdata_double(13),
      Q => txdata_int(13),
      R => '0'
    );
\txdata_int_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => gtxe2_i,
      CE => '1',
      D => txdata_double(14),
      Q => txdata_int(14),
      R => '0'
    );
\txdata_int_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => gtxe2_i,
      CE => '1',
      D => txdata_double(15),
      Q => txdata_int(15),
      R => '0'
    );
\txdata_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => gtxe2_i,
      CE => '1',
      D => txdata_double(1),
      Q => txdata_int(1),
      R => '0'
    );
\txdata_int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => gtxe2_i,
      CE => '1',
      D => txdata_double(2),
      Q => txdata_int(2),
      R => '0'
    );
\txdata_int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => gtxe2_i,
      CE => '1',
      D => txdata_double(3),
      Q => txdata_int(3),
      R => '0'
    );
\txdata_int_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => gtxe2_i,
      CE => '1',
      D => txdata_double(4),
      Q => txdata_int(4),
      R => '0'
    );
\txdata_int_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => gtxe2_i,
      CE => '1',
      D => txdata_double(5),
      Q => txdata_int(5),
      R => '0'
    );
\txdata_int_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => gtxe2_i,
      CE => '1',
      D => txdata_double(6),
      Q => txdata_int(6),
      R => '0'
    );
\txdata_int_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => gtxe2_i,
      CE => '1',
      D => txdata_double(7),
      Q => txdata_int(7),
      R => '0'
    );
\txdata_int_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => gtxe2_i,
      CE => '1',
      D => txdata_double(8),
      Q => txdata_int(8),
      R => '0'
    );
\txdata_int_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => gtxe2_i,
      CE => '1',
      D => txdata_double(9),
      Q => txdata_int(9),
      R => '0'
    );
\txdata_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \txdata_reg_reg[7]_0\(0),
      Q => txdata_reg(0),
      R => SR(0)
    );
\txdata_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \txdata_reg_reg[7]_0\(1),
      Q => txdata_reg(1),
      R => SR(0)
    );
\txdata_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \txdata_reg_reg[7]_0\(2),
      Q => txdata_reg(2),
      R => SR(0)
    );
\txdata_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \txdata_reg_reg[7]_0\(3),
      Q => txdata_reg(3),
      R => SR(0)
    );
\txdata_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \txdata_reg_reg[7]_0\(4),
      Q => txdata_reg(4),
      R => SR(0)
    );
\txdata_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \txdata_reg_reg[7]_0\(5),
      Q => txdata_reg(5),
      R => SR(0)
    );
\txdata_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \txdata_reg_reg[7]_0\(6),
      Q => txdata_reg(6),
      R => SR(0)
    );
\txdata_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \txdata_reg_reg[7]_0\(7),
      Q => txdata_reg(7),
      R => SR(0)
    );
txpowerdown_double_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \txpowerdown_reg__0\,
      Q => txpowerdown_double,
      R => SR(0)
    );
txpowerdown_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtxe2_i,
      CE => '1',
      D => txpowerdown_double,
      Q => txpowerdown,
      R => '0'
    );
txpowerdown_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => powerdown,
      Q => \txpowerdown_reg__0\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity riscv_gig_ethernet_pcs_pma_0_0_block is
  port (
    gmii_isolate : out STD_LOGIC;
    an_interrupt : out STD_LOGIC;
    status_vector : out STD_LOGIC_VECTOR ( 12 downto 0 );
    resetdone : out STD_LOGIC;
    txn : out STD_LOGIC;
    txp : out STD_LOGIC;
    rxoutclk : out STD_LOGIC;
    txoutclk : out STD_LOGIC;
    sgmii_clk_r : out STD_LOGIC;
    sgmii_clk_en_reg : out STD_LOGIC;
    gmii_rx_dv : out STD_LOGIC;
    gmii_rx_er : out STD_LOGIC;
    sgmii_clk_f : out STD_LOGIC;
    mmcm_reset : out STD_LOGIC;
    gmii_rxd : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    signal_detect : in STD_LOGIC;
    CLK : in STD_LOGIC;
    data_in : in STD_LOGIC;
    an_adv_config_vector : in STD_LOGIC_VECTOR ( 0 to 0 );
    an_restart_config : in STD_LOGIC;
    configuration_vector : in STD_LOGIC_VECTOR ( 4 downto 0 );
    independent_clock_bufg : in STD_LOGIC;
    gtrefclk_bufg : in STD_LOGIC;
    gtrefclk_out : in STD_LOGIC;
    rxn : in STD_LOGIC;
    rxp : in STD_LOGIC;
    gt0_qplloutclk_out : in STD_LOGIC;
    gt0_qplloutrefclk_out : in STD_LOGIC;
    rxuserclk2 : in STD_LOGIC;
    gtxe2_i : in STD_LOGIC;
    gmii_tx_en : in STD_LOGIC;
    gmii_tx_er : in STD_LOGIC;
    speed_is_10_100 : in STD_LOGIC;
    speed_is_100 : in STD_LOGIC;
    gmii_txd : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end riscv_gig_ethernet_pcs_pma_0_0_block;

architecture STRUCTURE of riscv_gig_ethernet_pcs_pma_0_0_block is
  signal enablealign : STD_LOGIC;
  signal gmii_rx_dv_int : STD_LOGIC;
  signal gmii_rx_er_int : STD_LOGIC;
  signal gmii_rxd_int : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal gmii_tx_en_int : STD_LOGIC;
  signal gmii_tx_er_int : STD_LOGIC;
  signal gmii_txd_int : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mgt_rx_reset : STD_LOGIC;
  signal mgt_tx_reset : STD_LOGIC;
  signal powerdown : STD_LOGIC;
  signal \^resetdone\ : STD_LOGIC;
  signal rxbufstatus : STD_LOGIC_VECTOR ( 1 to 1 );
  signal rxchariscomma : STD_LOGIC;
  signal rxcharisk : STD_LOGIC;
  signal rxclkcorcnt : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal rxdata : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rxdisperr : STD_LOGIC;
  signal rxnotintable : STD_LOGIC;
  signal \^status_vector\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal transceiver_inst_n_12 : STD_LOGIC;
  signal transceiver_inst_n_13 : STD_LOGIC;
  signal tx_reset_done_i : STD_LOGIC;
  signal txbuferr : STD_LOGIC;
  signal txchardispmode : STD_LOGIC;
  signal txchardispval : STD_LOGIC;
  signal txcharisk : STD_LOGIC;
  signal txdata : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_riscv_gig_ethernet_pcs_pma_0_0_core_an_enable_UNCONNECTED : STD_LOGIC;
  signal NLW_riscv_gig_ethernet_pcs_pma_0_0_core_drp_den_UNCONNECTED : STD_LOGIC;
  signal NLW_riscv_gig_ethernet_pcs_pma_0_0_core_drp_dwe_UNCONNECTED : STD_LOGIC;
  signal NLW_riscv_gig_ethernet_pcs_pma_0_0_core_drp_req_UNCONNECTED : STD_LOGIC;
  signal NLW_riscv_gig_ethernet_pcs_pma_0_0_core_en_cdet_UNCONNECTED : STD_LOGIC;
  signal NLW_riscv_gig_ethernet_pcs_pma_0_0_core_ewrap_UNCONNECTED : STD_LOGIC;
  signal NLW_riscv_gig_ethernet_pcs_pma_0_0_core_loc_ref_UNCONNECTED : STD_LOGIC;
  signal NLW_riscv_gig_ethernet_pcs_pma_0_0_core_mdio_out_UNCONNECTED : STD_LOGIC;
  signal NLW_riscv_gig_ethernet_pcs_pma_0_0_core_mdio_tri_UNCONNECTED : STD_LOGIC;
  signal NLW_riscv_gig_ethernet_pcs_pma_0_0_core_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_riscv_gig_ethernet_pcs_pma_0_0_core_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_riscv_gig_ethernet_pcs_pma_0_0_core_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_riscv_gig_ethernet_pcs_pma_0_0_core_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_riscv_gig_ethernet_pcs_pma_0_0_core_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_riscv_gig_ethernet_pcs_pma_0_0_core_drp_daddr_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_riscv_gig_ethernet_pcs_pma_0_0_core_drp_di_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_riscv_gig_ethernet_pcs_pma_0_0_core_rxphy_correction_timer_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_riscv_gig_ethernet_pcs_pma_0_0_core_rxphy_ns_field_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_riscv_gig_ethernet_pcs_pma_0_0_core_rxphy_s_field_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_riscv_gig_ethernet_pcs_pma_0_0_core_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_riscv_gig_ethernet_pcs_pma_0_0_core_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_riscv_gig_ethernet_pcs_pma_0_0_core_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_riscv_gig_ethernet_pcs_pma_0_0_core_speed_selection_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_riscv_gig_ethernet_pcs_pma_0_0_core_status_vector_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_riscv_gig_ethernet_pcs_pma_0_0_core_tx_code_group_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute B_SHIFTER_ADDR : string;
  attribute B_SHIFTER_ADDR of riscv_gig_ethernet_pcs_pma_0_0_core : label is "10'b0101001110";
  attribute C_1588 : integer;
  attribute C_1588 of riscv_gig_ethernet_pcs_pma_0_0_core : label is 0;
  attribute C_2_5G : string;
  attribute C_2_5G of riscv_gig_ethernet_pcs_pma_0_0_core : label is "FALSE";
  attribute C_COMPONENT_NAME : string;
  attribute C_COMPONENT_NAME of riscv_gig_ethernet_pcs_pma_0_0_core : label is "riscv_gig_ethernet_pcs_pma_0_0";
  attribute C_DYNAMIC_SWITCHING : string;
  attribute C_DYNAMIC_SWITCHING of riscv_gig_ethernet_pcs_pma_0_0_core : label is "FALSE";
  attribute C_ELABORATION_TRANSIENT_DIR : string;
  attribute C_ELABORATION_TRANSIENT_DIR of riscv_gig_ethernet_pcs_pma_0_0_core : label is "BlankString";
  attribute C_FAMILY : string;
  attribute C_FAMILY of riscv_gig_ethernet_pcs_pma_0_0_core : label is "virtex7";
  attribute C_HAS_AN : string;
  attribute C_HAS_AN of riscv_gig_ethernet_pcs_pma_0_0_core : label is "TRUE";
  attribute C_HAS_AXIL : string;
  attribute C_HAS_AXIL of riscv_gig_ethernet_pcs_pma_0_0_core : label is "FALSE";
  attribute C_HAS_MDIO : string;
  attribute C_HAS_MDIO of riscv_gig_ethernet_pcs_pma_0_0_core : label is "FALSE";
  attribute C_HAS_TEMAC : string;
  attribute C_HAS_TEMAC of riscv_gig_ethernet_pcs_pma_0_0_core : label is "TRUE";
  attribute C_IS_SGMII : string;
  attribute C_IS_SGMII of riscv_gig_ethernet_pcs_pma_0_0_core : label is "TRUE";
  attribute C_RX_GMII_CLK : string;
  attribute C_RX_GMII_CLK of riscv_gig_ethernet_pcs_pma_0_0_core : label is "TXOUTCLK";
  attribute C_SGMII_FABRIC_BUFFER : string;
  attribute C_SGMII_FABRIC_BUFFER of riscv_gig_ethernet_pcs_pma_0_0_core : label is "TRUE";
  attribute C_SGMII_PHY_MODE : string;
  attribute C_SGMII_PHY_MODE of riscv_gig_ethernet_pcs_pma_0_0_core : label is "FALSE";
  attribute C_USE_LVDS : string;
  attribute C_USE_LVDS of riscv_gig_ethernet_pcs_pma_0_0_core : label is "FALSE";
  attribute C_USE_TBI : string;
  attribute C_USE_TBI of riscv_gig_ethernet_pcs_pma_0_0_core : label is "FALSE";
  attribute C_USE_TRANSCEIVER : string;
  attribute C_USE_TRANSCEIVER of riscv_gig_ethernet_pcs_pma_0_0_core : label is "TRUE";
  attribute GT_RX_BYTE_WIDTH : integer;
  attribute GT_RX_BYTE_WIDTH of riscv_gig_ethernet_pcs_pma_0_0_core : label is 1;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of riscv_gig_ethernet_pcs_pma_0_0_core : label is "soft";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of riscv_gig_ethernet_pcs_pma_0_0_core : label is "yes";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of riscv_gig_ethernet_pcs_pma_0_0_core : label is "true";
begin
  resetdone <= \^resetdone\;
  status_vector(12 downto 0) <= \^status_vector\(12 downto 0);
riscv_gig_ethernet_pcs_pma_0_0_core: entity work.riscv_gig_ethernet_pcs_pma_0_0_gig_ethernet_pcs_pma_v16_2_9
     port map (
      an_adv_config_val => '0',
      an_adv_config_vector(15 downto 12) => B"0000",
      an_adv_config_vector(11) => an_adv_config_vector(0),
      an_adv_config_vector(10 downto 0) => B"00000000000",
      an_enable => NLW_riscv_gig_ethernet_pcs_pma_0_0_core_an_enable_UNCONNECTED,
      an_interrupt => an_interrupt,
      an_restart_config => an_restart_config,
      basex_or_sgmii => '0',
      configuration_valid => '0',
      configuration_vector(4 downto 0) => configuration_vector(4 downto 0),
      correction_timer(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      dcm_locked => data_in,
      drp_daddr(9 downto 0) => NLW_riscv_gig_ethernet_pcs_pma_0_0_core_drp_daddr_UNCONNECTED(9 downto 0),
      drp_dclk => '0',
      drp_den => NLW_riscv_gig_ethernet_pcs_pma_0_0_core_drp_den_UNCONNECTED,
      drp_di(15 downto 0) => NLW_riscv_gig_ethernet_pcs_pma_0_0_core_drp_di_UNCONNECTED(15 downto 0),
      drp_do(15 downto 0) => B"0000000000000000",
      drp_drdy => '0',
      drp_dwe => NLW_riscv_gig_ethernet_pcs_pma_0_0_core_drp_dwe_UNCONNECTED,
      drp_gnt => '0',
      drp_req => NLW_riscv_gig_ethernet_pcs_pma_0_0_core_drp_req_UNCONNECTED,
      en_cdet => NLW_riscv_gig_ethernet_pcs_pma_0_0_core_en_cdet_UNCONNECTED,
      enablealign => enablealign,
      ewrap => NLW_riscv_gig_ethernet_pcs_pma_0_0_core_ewrap_UNCONNECTED,
      gmii_isolate => gmii_isolate,
      gmii_rx_dv => gmii_rx_dv_int,
      gmii_rx_er => gmii_rx_er_int,
      gmii_rxd(7 downto 0) => gmii_rxd_int(7 downto 0),
      gmii_tx_en => gmii_tx_en_int,
      gmii_tx_er => gmii_tx_er_int,
      gmii_txd(7 downto 0) => gmii_txd_int(7 downto 0),
      gtx_clk => '0',
      link_timer_basex(9 downto 0) => B"0000000000",
      link_timer_sgmii(9 downto 0) => B"0000000000",
      link_timer_value(9 downto 0) => B"0000110010",
      loc_ref => NLW_riscv_gig_ethernet_pcs_pma_0_0_core_loc_ref_UNCONNECTED,
      mdc => '0',
      mdio_in => '0',
      mdio_out => NLW_riscv_gig_ethernet_pcs_pma_0_0_core_mdio_out_UNCONNECTED,
      mdio_tri => NLW_riscv_gig_ethernet_pcs_pma_0_0_core_mdio_tri_UNCONNECTED,
      mgt_rx_reset => mgt_rx_reset,
      mgt_tx_reset => mgt_tx_reset,
      phyad(4 downto 0) => B"00000",
      pma_rx_clk0 => '0',
      pma_rx_clk1 => '0',
      powerdown => powerdown,
      reset => \out\(0),
      reset_done => \^resetdone\,
      rx_code_group0(9 downto 0) => B"0000000000",
      rx_code_group1(9 downto 0) => B"0000000000",
      rx_gt_nominal_latency(15 downto 0) => B"0000000100011000",
      rxbufstatus(1) => rxbufstatus(1),
      rxbufstatus(0) => '0',
      rxchariscomma(0) => rxchariscomma,
      rxcharisk(0) => rxcharisk,
      rxclkcorcnt(2) => rxclkcorcnt(2),
      rxclkcorcnt(1) => '0',
      rxclkcorcnt(0) => rxclkcorcnt(0),
      rxdata(7 downto 0) => rxdata(7 downto 0),
      rxdisperr(0) => rxdisperr,
      rxnotintable(0) => rxnotintable,
      rxphy_correction_timer(63 downto 0) => NLW_riscv_gig_ethernet_pcs_pma_0_0_core_rxphy_correction_timer_UNCONNECTED(63 downto 0),
      rxphy_ns_field(31 downto 0) => NLW_riscv_gig_ethernet_pcs_pma_0_0_core_rxphy_ns_field_UNCONNECTED(31 downto 0),
      rxphy_s_field(47 downto 0) => NLW_riscv_gig_ethernet_pcs_pma_0_0_core_rxphy_s_field_UNCONNECTED(47 downto 0),
      rxrecclk => '0',
      rxrundisp(0) => '0',
      s_axi_aclk => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arready => NLW_riscv_gig_ethernet_pcs_pma_0_0_core_s_axi_arready_UNCONNECTED,
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awready => NLW_riscv_gig_ethernet_pcs_pma_0_0_core_s_axi_awready_UNCONNECTED,
      s_axi_awvalid => '0',
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_riscv_gig_ethernet_pcs_pma_0_0_core_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_riscv_gig_ethernet_pcs_pma_0_0_core_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(31 downto 0) => NLW_riscv_gig_ethernet_pcs_pma_0_0_core_s_axi_rdata_UNCONNECTED(31 downto 0),
      s_axi_resetn => '0',
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_riscv_gig_ethernet_pcs_pma_0_0_core_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_riscv_gig_ethernet_pcs_pma_0_0_core_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_wready => NLW_riscv_gig_ethernet_pcs_pma_0_0_core_s_axi_wready_UNCONNECTED,
      s_axi_wvalid => '0',
      signal_detect => signal_detect,
      speed_is_100 => '0',
      speed_is_10_100 => '0',
      speed_selection(1 downto 0) => NLW_riscv_gig_ethernet_pcs_pma_0_0_core_speed_selection_UNCONNECTED(1 downto 0),
      status_vector(15 downto 14) => NLW_riscv_gig_ethernet_pcs_pma_0_0_core_status_vector_UNCONNECTED(15 downto 14),
      status_vector(13 downto 9) => \^status_vector\(12 downto 8),
      status_vector(8) => NLW_riscv_gig_ethernet_pcs_pma_0_0_core_status_vector_UNCONNECTED(8),
      status_vector(7 downto 0) => \^status_vector\(7 downto 0),
      systemtimer_ns_field(31 downto 0) => B"00000000000000000000000000000000",
      systemtimer_s_field(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      tx_code_group(9 downto 0) => NLW_riscv_gig_ethernet_pcs_pma_0_0_core_tx_code_group_UNCONNECTED(9 downto 0),
      txbuferr => txbuferr,
      txchardispmode => txchardispmode,
      txchardispval => txchardispval,
      txcharisk => txcharisk,
      txdata(7 downto 0) => txdata(7 downto 0),
      userclk => '0',
      userclk2 => CLK
    );
sgmii_logic: entity work.riscv_gig_ethernet_pcs_pma_0_0_sgmii_adapt
     port map (
      CLK => CLK,
      D(7 downto 0) => gmii_rxd_int(7 downto 0),
      Q(7 downto 0) => gmii_txd_int(7 downto 0),
      SR(0) => mgt_tx_reset,
      gmii_rx_dv => gmii_rx_dv_int,
      gmii_rx_dv_out_reg => gmii_rx_dv,
      gmii_rx_er => gmii_rx_er_int,
      gmii_rx_er_out_reg => gmii_rx_er,
      gmii_rxd(7 downto 0) => gmii_rxd(7 downto 0),
      gmii_tx_en => gmii_tx_en_int,
      gmii_tx_en_out_reg => gmii_tx_en,
      gmii_tx_er => gmii_tx_er_int,
      gmii_tx_er_out_reg => gmii_tx_er,
      gmii_txd(7 downto 0) => gmii_txd(7 downto 0),
      sgmii_clk_en_reg => sgmii_clk_en_reg,
      sgmii_clk_f => sgmii_clk_f,
      sgmii_clk_r => sgmii_clk_r,
      speed_is_100 => speed_is_100,
      speed_is_10_100 => speed_is_10_100
    );
sync_block_rx_reset_done: entity work.riscv_gig_ethernet_pcs_pma_0_0_sync_block
     port map (
      CLK => CLK,
      data_in => transceiver_inst_n_13,
      data_out => tx_reset_done_i,
      resetdone => \^resetdone\
    );
sync_block_tx_reset_done: entity work.riscv_gig_ethernet_pcs_pma_0_0_sync_block_0
     port map (
      CLK => CLK,
      data_in => transceiver_inst_n_12,
      data_out => tx_reset_done_i
    );
transceiver_inst: entity work.riscv_gig_ethernet_pcs_pma_0_0_transceiver
     port map (
      CLK => CLK,
      D(0) => txchardispmode,
      Q(7 downto 0) => rxdata(7 downto 0),
      SR(0) => mgt_tx_reset,
      data_in => transceiver_inst_n_12,
      data_sync_reg1 => data_in,
      enablealign => enablealign,
      gt0_qplloutclk_out => gt0_qplloutclk_out,
      gt0_qplloutrefclk_out => gt0_qplloutrefclk_out,
      gtrefclk_bufg => gtrefclk_bufg,
      gtrefclk_out => gtrefclk_out,
      gtxe2_i => gtxe2_i,
      independent_clock_bufg => independent_clock_bufg,
      mgt_rx_reset => mgt_rx_reset,
      mmcm_reset => mmcm_reset,
      \out\(0) => \out\(0),
      powerdown => powerdown,
      rx_fsm_reset_done_int_reg => transceiver_inst_n_13,
      rxbufstatus(0) => rxbufstatus(1),
      rxchariscomma(0) => rxchariscomma,
      rxcharisk(0) => rxcharisk,
      rxclkcorcnt(1) => rxclkcorcnt(2),
      rxclkcorcnt(0) => rxclkcorcnt(0),
      rxdisperr(0) => rxdisperr,
      rxn => rxn,
      rxnotintable(0) => rxnotintable,
      rxoutclk => rxoutclk,
      rxp => rxp,
      rxuserclk2 => rxuserclk2,
      status_vector(0) => \^status_vector\(1),
      txbuferr => txbuferr,
      txchardispval_reg_reg_0(0) => txchardispval,
      txcharisk_reg_reg_0(0) => txcharisk,
      \txdata_reg_reg[7]_0\(7 downto 0) => txdata(7 downto 0),
      txn => txn,
      txoutclk => txoutclk,
      txp => txp
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity riscv_gig_ethernet_pcs_pma_0_0_support is
  port (
    gtrefclk_p : in STD_LOGIC;
    gtrefclk_n : in STD_LOGIC;
    gtrefclk_out : out STD_LOGIC;
    gtrefclk_bufg_out : out STD_LOGIC;
    txp : out STD_LOGIC;
    txn : out STD_LOGIC;
    rxp : in STD_LOGIC;
    rxn : in STD_LOGIC;
    userclk_out : out STD_LOGIC;
    userclk2_out : out STD_LOGIC;
    rxuserclk_out : out STD_LOGIC;
    rxuserclk2_out : out STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC;
    pma_reset_out : out STD_LOGIC;
    mmcm_locked_out : out STD_LOGIC;
    resetdone : out STD_LOGIC;
    sgmii_clk_r : out STD_LOGIC;
    sgmii_clk_f : out STD_LOGIC;
    sgmii_clk_en : out STD_LOGIC;
    gmii_txd : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_tx_en : in STD_LOGIC;
    gmii_tx_er : in STD_LOGIC;
    gmii_rxd : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_rx_dv : out STD_LOGIC;
    gmii_rx_er : out STD_LOGIC;
    gmii_isolate : out STD_LOGIC;
    configuration_vector : in STD_LOGIC_VECTOR ( 4 downto 0 );
    an_interrupt : out STD_LOGIC;
    an_adv_config_vector : in STD_LOGIC_VECTOR ( 15 downto 0 );
    an_restart_config : in STD_LOGIC;
    speed_is_10_100 : in STD_LOGIC;
    speed_is_100 : in STD_LOGIC;
    status_vector : out STD_LOGIC_VECTOR ( 15 downto 0 );
    reset : in STD_LOGIC;
    signal_detect : in STD_LOGIC;
    gt0_qplloutclk_out : out STD_LOGIC;
    gt0_qplloutrefclk_out : out STD_LOGIC
  );
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of riscv_gig_ethernet_pcs_pma_0_0_support : entity is "yes";
  attribute EXAMPLE_SIMULATION : integer;
  attribute EXAMPLE_SIMULATION of riscv_gig_ethernet_pcs_pma_0_0_support : entity is 0;
end riscv_gig_ethernet_pcs_pma_0_0_support;

architecture STRUCTURE of riscv_gig_ethernet_pcs_pma_0_0_support is
  signal \<const0>\ : STD_LOGIC;
  signal \^gt0_qplloutclk_out\ : STD_LOGIC;
  signal \^gt0_qplloutrefclk_out\ : STD_LOGIC;
  signal \^gtrefclk_bufg_out\ : STD_LOGIC;
  signal \^gtrefclk_out\ : STD_LOGIC;
  signal \^mmcm_locked_out\ : STD_LOGIC;
  signal mmcm_reset : STD_LOGIC;
  signal \^pma_reset_out\ : STD_LOGIC;
  signal rxoutclk : STD_LOGIC;
  signal \^rxuserclk_out\ : STD_LOGIC;
  signal \^status_vector\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal txoutclk : STD_LOGIC;
  signal \^userclk2_out\ : STD_LOGIC;
  signal \^userclk_out\ : STD_LOGIC;
begin
  gt0_qplloutclk_out <= \^gt0_qplloutclk_out\;
  gt0_qplloutrefclk_out <= \^gt0_qplloutrefclk_out\;
  gtrefclk_bufg_out <= \^gtrefclk_bufg_out\;
  gtrefclk_out <= \^gtrefclk_out\;
  mmcm_locked_out <= \^mmcm_locked_out\;
  pma_reset_out <= \^pma_reset_out\;
  rxuserclk2_out <= \^rxuserclk_out\;
  rxuserclk_out <= \^rxuserclk_out\;
  status_vector(15) <= \<const0>\;
  status_vector(14) <= \<const0>\;
  status_vector(13 downto 9) <= \^status_vector\(13 downto 9);
  status_vector(8) <= \<const0>\;
  status_vector(7 downto 0) <= \^status_vector\(7 downto 0);
  userclk2_out <= \^userclk2_out\;
  userclk_out <= \^userclk_out\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
core_clocking_i: entity work.riscv_gig_ethernet_pcs_pma_0_0_clocking
     port map (
      gtrefclk_bufg => \^gtrefclk_bufg_out\,
      gtrefclk_n => gtrefclk_n,
      gtrefclk_out => \^gtrefclk_out\,
      gtrefclk_p => gtrefclk_p,
      mmcm_locked => \^mmcm_locked_out\,
      mmcm_reset => mmcm_reset,
      rxoutclk => rxoutclk,
      rxuserclk2 => \^rxuserclk_out\,
      txoutclk => txoutclk,
      userclk => \^userclk_out\,
      userclk2 => \^userclk2_out\
    );
core_gt_common_i: entity work.riscv_gig_ethernet_pcs_pma_0_0_gt_common
     port map (
      gt0_qplloutclk_out => \^gt0_qplloutclk_out\,
      gt0_qplloutrefclk_out => \^gt0_qplloutrefclk_out\,
      gtrefclk_out => \^gtrefclk_out\,
      independent_clock_bufg => independent_clock_bufg,
      \out\(0) => \^pma_reset_out\
    );
core_resets_i: entity work.riscv_gig_ethernet_pcs_pma_0_0_resets
     port map (
      independent_clock_bufg => independent_clock_bufg,
      \out\(0) => \^pma_reset_out\,
      reset => reset
    );
pcs_pma_block_i: entity work.riscv_gig_ethernet_pcs_pma_0_0_block
     port map (
      CLK => \^userclk2_out\,
      an_adv_config_vector(0) => an_adv_config_vector(11),
      an_interrupt => an_interrupt,
      an_restart_config => an_restart_config,
      configuration_vector(4 downto 0) => configuration_vector(4 downto 0),
      data_in => \^mmcm_locked_out\,
      gmii_isolate => gmii_isolate,
      gmii_rx_dv => gmii_rx_dv,
      gmii_rx_er => gmii_rx_er,
      gmii_rxd(7 downto 0) => gmii_rxd(7 downto 0),
      gmii_tx_en => gmii_tx_en,
      gmii_tx_er => gmii_tx_er,
      gmii_txd(7 downto 0) => gmii_txd(7 downto 0),
      gt0_qplloutclk_out => \^gt0_qplloutclk_out\,
      gt0_qplloutrefclk_out => \^gt0_qplloutrefclk_out\,
      gtrefclk_bufg => \^gtrefclk_bufg_out\,
      gtrefclk_out => \^gtrefclk_out\,
      gtxe2_i => \^userclk_out\,
      independent_clock_bufg => independent_clock_bufg,
      mmcm_reset => mmcm_reset,
      \out\(0) => \^pma_reset_out\,
      resetdone => resetdone,
      rxn => rxn,
      rxoutclk => rxoutclk,
      rxp => rxp,
      rxuserclk2 => \^rxuserclk_out\,
      sgmii_clk_en_reg => sgmii_clk_en,
      sgmii_clk_f => sgmii_clk_f,
      sgmii_clk_r => sgmii_clk_r,
      signal_detect => signal_detect,
      speed_is_100 => speed_is_100,
      speed_is_10_100 => speed_is_10_100,
      status_vector(12 downto 8) => \^status_vector\(13 downto 9),
      status_vector(7 downto 0) => \^status_vector\(7 downto 0),
      txn => txn,
      txoutclk => txoutclk,
      txp => txp
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity riscv_gig_ethernet_pcs_pma_0_0 is
  port (
    gtrefclk_p : in STD_LOGIC;
    gtrefclk_n : in STD_LOGIC;
    gtrefclk_out : out STD_LOGIC;
    gtrefclk_bufg_out : out STD_LOGIC;
    txp : out STD_LOGIC;
    txn : out STD_LOGIC;
    rxp : in STD_LOGIC;
    rxn : in STD_LOGIC;
    resetdone : out STD_LOGIC;
    userclk_out : out STD_LOGIC;
    userclk2_out : out STD_LOGIC;
    rxuserclk_out : out STD_LOGIC;
    rxuserclk2_out : out STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC;
    pma_reset_out : out STD_LOGIC;
    mmcm_locked_out : out STD_LOGIC;
    sgmii_clk_r : out STD_LOGIC;
    sgmii_clk_f : out STD_LOGIC;
    sgmii_clk_en : out STD_LOGIC;
    gmii_txd : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_tx_en : in STD_LOGIC;
    gmii_tx_er : in STD_LOGIC;
    gmii_rxd : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_rx_dv : out STD_LOGIC;
    gmii_rx_er : out STD_LOGIC;
    gmii_isolate : out STD_LOGIC;
    configuration_vector : in STD_LOGIC_VECTOR ( 4 downto 0 );
    an_interrupt : out STD_LOGIC;
    an_adv_config_vector : in STD_LOGIC_VECTOR ( 15 downto 0 );
    an_restart_config : in STD_LOGIC;
    speed_is_10_100 : in STD_LOGIC;
    speed_is_100 : in STD_LOGIC;
    status_vector : out STD_LOGIC_VECTOR ( 15 downto 0 );
    reset : in STD_LOGIC;
    signal_detect : in STD_LOGIC;
    gt0_qplloutclk_out : out STD_LOGIC;
    gt0_qplloutrefclk_out : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of riscv_gig_ethernet_pcs_pma_0_0 : entity is true;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of riscv_gig_ethernet_pcs_pma_0_0 : entity is "yes";
  attribute EXAMPLE_SIMULATION : integer;
  attribute EXAMPLE_SIMULATION of riscv_gig_ethernet_pcs_pma_0_0 : entity is 0;
end riscv_gig_ethernet_pcs_pma_0_0;

architecture STRUCTURE of riscv_gig_ethernet_pcs_pma_0_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \^status_vector\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal NLW_inst_status_vector_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  attribute EXAMPLE_SIMULATION of inst : label is 0;
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of inst : label is "gig_ethernet_pcs_pma_v16_2_9,Vivado 2022.2";
  attribute downgradeipidentifiedwarnings of inst : label is "yes";
begin
  status_vector(15) <= \<const0>\;
  status_vector(14) <= \<const0>\;
  status_vector(13 downto 9) <= \^status_vector\(13 downto 9);
  status_vector(8) <= \<const0>\;
  status_vector(7 downto 0) <= \^status_vector\(7 downto 0);
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.riscv_gig_ethernet_pcs_pma_0_0_support
     port map (
      an_adv_config_vector(15 downto 12) => B"0000",
      an_adv_config_vector(11) => an_adv_config_vector(11),
      an_adv_config_vector(10 downto 0) => B"00000000000",
      an_interrupt => an_interrupt,
      an_restart_config => an_restart_config,
      configuration_vector(4 downto 0) => configuration_vector(4 downto 0),
      gmii_isolate => gmii_isolate,
      gmii_rx_dv => gmii_rx_dv,
      gmii_rx_er => gmii_rx_er,
      gmii_rxd(7 downto 0) => gmii_rxd(7 downto 0),
      gmii_tx_en => gmii_tx_en,
      gmii_tx_er => gmii_tx_er,
      gmii_txd(7 downto 0) => gmii_txd(7 downto 0),
      gt0_qplloutclk_out => gt0_qplloutclk_out,
      gt0_qplloutrefclk_out => gt0_qplloutrefclk_out,
      gtrefclk_bufg_out => gtrefclk_bufg_out,
      gtrefclk_n => gtrefclk_n,
      gtrefclk_out => gtrefclk_out,
      gtrefclk_p => gtrefclk_p,
      independent_clock_bufg => independent_clock_bufg,
      mmcm_locked_out => mmcm_locked_out,
      pma_reset_out => pma_reset_out,
      reset => reset,
      resetdone => resetdone,
      rxn => rxn,
      rxp => rxp,
      rxuserclk2_out => rxuserclk2_out,
      rxuserclk_out => rxuserclk_out,
      sgmii_clk_en => sgmii_clk_en,
      sgmii_clk_f => sgmii_clk_f,
      sgmii_clk_r => sgmii_clk_r,
      signal_detect => signal_detect,
      speed_is_100 => speed_is_100,
      speed_is_10_100 => speed_is_10_100,
      status_vector(15 downto 14) => NLW_inst_status_vector_UNCONNECTED(15 downto 14),
      status_vector(13 downto 9) => \^status_vector\(13 downto 9),
      status_vector(8) => NLW_inst_status_vector_UNCONNECTED(8),
      status_vector(7 downto 0) => \^status_vector\(7 downto 0),
      txn => txn,
      txp => txp,
      userclk2_out => userclk2_out,
      userclk_out => userclk_out
    );
end STRUCTURE;
