// Seed: 1082911750
module module_0 (
    input wand id_0,
    output supply1 id_1,
    input tri0 id_2,
    output wire id_3,
    input wor id_4,
    input tri id_5,
    input supply0 id_6,
    output tri0 id_7,
    input wor id_8
);
  assign module_1.id_5 = 0;
  wire [1 : -1] id_10, id_11, id_12;
endmodule
module module_1 (
    input uwire id_0,
    output wand id_1,
    input tri1 id_2,
    output logic id_3,
    output supply1 id_4,
    input uwire id_5
);
  always id_3 <= id_2;
  module_0 modCall_1 (
      id_2,
      id_4,
      id_2,
      id_1,
      id_0,
      id_2,
      id_5,
      id_4,
      id_2
  );
endmodule
