$date
	Fri Sep 19 21:59:34 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module wireTest_tb $end
$var wire 1 ! C $end
$var wire 1 " B $end
$var reg 1 # A $end
$scope module uut $end
$var wire 1 # A $end
$var wire 1 " B $end
$var wire 1 ! C $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
0"
1!
$end
#20
1"
0!
1#
#40
0"
1!
0#
#60
1"
0!
1#
#80
