// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version"

// DATE "11/25/2016 15:26:32"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module vectoradd_accelerator (
	altera_reserved_tms,
	altera_reserved_tck,
	altera_reserved_tdi,
	altera_reserved_tdo,
	clk,
	KEY,
	led,
	HEX0,
	HEX1,
	HEX2,
	HEX3);
input 	altera_reserved_tms;
input 	altera_reserved_tck;
input 	altera_reserved_tdi;
output 	altera_reserved_tdo;
input 	clk;
input 	[1:0] KEY;
output 	led;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;

// Design Ports Information
// KEY[1]	=>  Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// led	=>  Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[0]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[1]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[2]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[3]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[4]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[5]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[6]	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[0]	=>  Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[1]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[2]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[3]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[4]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[5]	=>  Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[6]	=>  Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[0]	=>  Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[1]	=>  Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[2]	=>  Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[3]	=>  Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[4]	=>  Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[5]	=>  Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[6]	=>  Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[0]	=>  Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[1]	=>  Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[2]	=>  Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[3]	=>  Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[4]	=>  Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[5]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[6]	=>  Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// KEY[0]	=>  Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// clk	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// altera_reserved_tms	=>  Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// altera_reserved_tck	=>  Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// altera_reserved_tdi	=>  Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// altera_reserved_tdo	=>  Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("vectadd_v.sdo");
// synopsys translate_on

wire \ctrl0|curLength|data[5]~27_combout ;
wire \ctrl0|curLength|data[8]~33_combout ;
wire \ctrl0|curLength|data[12]~41_combout ;
wire \u0|nios2_qsys_0|Add1~2_combout ;
wire \u0|nios2_qsys_0|Add1~6_combout ;
wire \u0|nios2_qsys_0|Add1~16_combout ;
wire \u0|nios2_qsys_0|Add1~20_combout ;
wire \u0|nios2_qsys_0|Add2~2_combout ;
wire \u0|nios2_qsys_0|Add2~8_combout ;
wire \u0|nios2_qsys_0|Add2~12_combout ;
wire \u0|nios2_qsys_0|Add2~26_combout ;
wire \u0|nios2_qsys_0|Add2~32_combout ;
wire \u0|nios2_qsys_0|E_src2[17]~0_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33~portadataout ;
wire \u0|nios2_qsys_0|W_alu_result[1]~17_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|jtag_break~regout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103 ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a98 ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119 ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a118 ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a117 ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a116 ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a115 ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a114 ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113 ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a112 ;
wire \u0|nios2_qsys_0|Add1~36_combout ;
wire \u0|nios2_qsys_0|Add1~38_combout ;
wire \u0|nios2_qsys_0|Add1~40_combout ;
wire \u0|nios2_qsys_0|Add1~42_combout ;
wire \u0|nios2_qsys_0|Add1~44_combout ;
wire \u0|nios2_qsys_0|Add1~52_combout ;
wire \u0|nios2_qsys_0|Add1~54_combout ;
wire \u0|nios2_qsys_0|Add1~60_combout ;
wire \u0|nios2_qsys_0|Add1~63 ;
wire \u0|nios2_qsys_0|Add1~64_combout ;
wire \u0|nios2_qsys_0|Add2~36_combout ;
wire \u0|nios2_qsys_0|Add2~38_combout ;
wire \u0|nios2_qsys_0|Add2~40_combout ;
wire \u0|nios2_qsys_0|Add2~42_combout ;
wire \u0|nios2_qsys_0|Add2~44_combout ;
wire \u0|nios2_qsys_0|Add2~52_combout ;
wire \u0|nios2_qsys_0|Add2~54_combout ;
wire \u0|nios2_qsys_0|Add2~61 ;
wire \u0|nios2_qsys_0|Add2~63 ;
wire \u0|nios2_qsys_0|Add2~62_combout ;
wire \u0|nios2_qsys_0|Add2~64_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[5]~10_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[7]~14_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a111 ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a109 ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a106 ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a105 ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a127 ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a125 ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124 ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a123 ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a122 ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121 ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a120 ;
wire \u0|nios2_qsys_0|E_shift_rot_cnt[2]~9_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|jtag_break~0_combout ;
wire \u0|nios2_qsys_0|E_src2[29]~2_combout ;
wire \u0|nios2_qsys_0|E_src2[26]~4_combout ;
wire \u0|nios2_qsys_0|E_src2[22]~10_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63~portadataout ;
wire \Addr_A|data[2]~8_combout ;
wire \Addr_A|data[6]~16_combout ;
wire \u0|jtag_uart_0|Add0~4_combout ;
wire \u0|jtag_uart_0|Add0~10_combout ;
wire \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~7_combout ;
wire \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~11_combout ;
wire \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~13_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[4]~1_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[7]~8_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[18]~6_combout ;
wire \ctrl0|state.ACK_ADDR_B~regout ;
wire \ctrl0|Add0~0_combout ;
wire \ctrl0|Equal2~2_combout ;
wire \ctrl0|Equal2~3_combout ;
wire \ctrl0|Equal2~4_combout ;
wire \ctrl0|Equal2~5_combout ;
wire \ctrl0|Equal2~6_combout ;
wire \ctrl0|Selector7~0_combout ;
wire \ctrl0|LessThan0~35_combout ;
wire \ctrl0|state.ACK_DONE~regout ;
wire \u0|addr_router_001|Equal2~1_combout ;
wire \ctrl0|Selector16~0_combout ;
wire \u0|rsp_xbar_mux_001|WideOr1~0_combout ;
wire \u0|rsp_xbar_mux_001|WideOr1~1_combout ;
wire \u0|rsp_xbar_mux_001|WideOr1~2_combout ;
wire \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~regout ;
wire \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~regout ;
wire \u0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~regout ;
wire \u0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~regout ;
wire \u0|nios2_qsys_0_data_master_translator|av_waitrequest~2_combout ;
wire \u0|nios2_qsys_0_data_master_translator|end_begintransfer~regout ;
wire \u0|addr_router|Equal2~0_combout ;
wire \u0|addr_router|Equal2~1_combout ;
wire \u0|addr_router|Equal2~2_combout ;
wire \u0|nios2_qsys_0_instruction_master_translator|read_accepted~regout ;
wire \u0|addr_router_001|Equal5~0_combout ;
wire \u0|cmd_xbar_demux_001|sink_ready~2_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|waitrequest~regout ;
wire \u0|cmd_xbar_demux_001|sink_ready~4_combout ;
wire \u0|cmd_xbar_demux_001|sink_ready~5_combout ;
wire \u0|jtag_uart_0|av_waitrequest~regout ;
wire \u0|cmd_xbar_demux_001|WideOr0~0_combout ;
wire \u0|nios2_qsys_0_data_master_translator|av_waitrequest~6_combout ;
wire \u0|nios2_qsys_0|E_logic_result[17]~0_combout ;
wire \u0|nios2_qsys_0|E_logic_result[14]~3_combout ;
wire \u0|to_hw_sig_s1_translator|wait_latency_counter~2_combout ;
wire \u0|nios2_qsys_0|R_wr_dst_reg~regout ;
wire \u0|nios2_qsys_0|W_rf_wren~combout ;
wire \u0|nios2_qsys_0|av_ld_waiting_for_data_nxt~0_combout ;
wire \u0|cmd_xbar_demux_001|src0_valid~0_combout ;
wire \u0|cmd_xbar_mux_002|src_payload~0_combout ;
wire \u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent|local_read~0_combout ;
wire \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]~regout ;
wire \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout ;
wire \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~1_combout ;
wire \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout ;
wire \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]~regout ;
wire \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout ;
wire \u0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]~regout ;
wire \u0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout ;
wire \u0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~1_combout ;
wire \u0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]~regout ;
wire \u0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout ;
wire \u0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~2_combout ;
wire \u0|nios2_qsys_0_data_master_translator|end_begintransfer~0_combout ;
wire \u0|nios2_qsys_0_data_master_translator|end_begintransfer~1_combout ;
wire \u0|sysid_qsys_0_control_slave_translator|wait_latency_counter~3_combout ;
wire \u0|nios2_qsys_0|W_cmp_result~regout ;
wire \u0|nios2_qsys_0|F_pc_no_crst_nxt[14]~2_combout ;
wire \u0|nios2_qsys_0|F_pc_no_crst_nxt[14]~3_combout ;
wire \u0|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout ;
wire \u0|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~1_combout ;
wire \u0|rsp_xbar_mux|src_payload~0_combout ;
wire \u0|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~2_combout ;
wire \u0|nios2_qsys_0_instruction_master_translator|read_accepted~0_combout ;
wire \u0|nios2_qsys_0_instruction_master_translator|read_accepted~1_combout ;
wire \u0|nios2_qsys_0_instruction_master_translator|read_accepted~2_combout ;
wire \u0|nios2_qsys_0_instruction_master_translator|read_accepted~3_combout ;
wire \u0|nios2_qsys_0_instruction_master_translator|read_accepted~4_combout ;
wire \u0|nios2_qsys_0_instruction_master_translator|read_accepted~5_combout ;
wire \u0|cmd_xbar_mux_001|packet_in_progress~regout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|write~regout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|waitrequest~0_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|read~regout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~regout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|waitrequest~1_combout ;
wire \u0|jtag_uart_0|av_waitrequest~0_combout ;
wire \u0|nios2_qsys_0|D_ctrl_alu_force_xor~5_combout ;
wire \u0|nios2_qsys_0|D_ctrl_alu_force_xor~6_combout ;
wire \u0|nios2_qsys_0|Equal2~1_combout ;
wire \u0|nios2_qsys_0|D_ctrl_alu_force_xor~7_combout ;
wire \u0|nios2_qsys_0|D_ctrl_alu_force_xor~8_combout ;
wire \u0|nios2_qsys_0|R_ctrl_jmp_direct~regout ;
wire \u0|nios2_qsys_0|R_ctrl_unsigned_lo_imm16~regout ;
wire \u0|nios2_qsys_0|R_src2_lo[14]~2_combout ;
wire \u0|nios2_qsys_0|Equal2~6_combout ;
wire \u0|nios2_qsys_0|D_ctrl_alu_subtract~2_combout ;
wire \u0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_wr~regout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_en~combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|Equal0~1_combout ;
wire \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~9_combout ;
wire \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~10_combout ;
wire \u0|nios2_qsys_0|D_wr_dst_reg~2_combout ;
wire \u0|nios2_qsys_0|Equal2~11_combout ;
wire \u0|nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~0_combout ;
wire \u0|nios2_qsys_0|D_ctrl_exception~1_combout ;
wire \u0|nios2_qsys_0|Equal2~12_combout ;
wire \u0|nios2_qsys_0|D_wr_dst_reg~combout ;
wire \u0|nios2_qsys_0|av_ld_waiting_for_data~regout ;
wire \u0|nios2_qsys_0|av_ld_waiting_for_data_nxt~1_combout ;
wire \u0|nios2_qsys_0|av_ld_aligning_data_nxt~0_combout ;
wire \u0|nios2_qsys_0|av_ld_aligning_data_nxt~1_combout ;
wire \u0|nios2_qsys_0|E_stall~3_combout ;
wire \u0|nios2_qsys_0|E_logic_result[1]~16_combout ;
wire \u0|nios2_qsys_0|E_arith_result[1]~4_combout ;
wire \u0|nios2_qsys_0|W_status_reg_pie~regout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[23]~4_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[23]~5_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[24]~6_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[24]~7_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[25]~8_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[25]~9_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[2]~12_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[2]~13_combout ;
wire \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout ;
wire \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4_combout ;
wire \u0|nios2_qsys_0|D_ctrl_break~0_combout ;
wire \u0|nios2_qsys_0|Equal122~0_combout ;
wire \u0|nios2_qsys_0|Equal122~1_combout ;
wire \u0|nios2_qsys_0|Equal122~2_combout ;
wire \u0|nios2_qsys_0|Equal122~3_combout ;
wire \u0|nios2_qsys_0|Equal122~4_combout ;
wire \u0|nios2_qsys_0|E_logic_result[29]~17_combout ;
wire \u0|nios2_qsys_0|E_logic_result[30]~18_combout ;
wire \u0|nios2_qsys_0|E_logic_result[31]~19_combout ;
wire \u0|nios2_qsys_0|E_logic_result[0]~20_combout ;
wire \u0|nios2_qsys_0|E_logic_result[0]~21_combout ;
wire \u0|nios2_qsys_0|Equal122~5_combout ;
wire \u0|nios2_qsys_0|E_logic_result[26]~22_combout ;
wire \u0|nios2_qsys_0|E_logic_result[27]~24_combout ;
wire \u0|nios2_qsys_0|Equal122~6_combout ;
wire \u0|nios2_qsys_0|E_logic_result[23]~27_combout ;
wire \u0|nios2_qsys_0|E_logic_result[22]~28_combout ;
wire \u0|nios2_qsys_0|E_logic_result[21]~29_combout ;
wire \u0|nios2_qsys_0|Equal122~7_combout ;
wire \u0|nios2_qsys_0|E_logic_result[20]~30_combout ;
wire \u0|nios2_qsys_0|E_logic_result[19]~31_combout ;
wire \u0|nios2_qsys_0|E_logic_result[18]~32_combout ;
wire \u0|nios2_qsys_0|Equal122~8_combout ;
wire \u0|nios2_qsys_0|Equal122~9_combout ;
wire \u0|nios2_qsys_0|E_cmp_result~0_combout ;
wire \u0|nios2_qsys_0|E_invert_arith_src_msb~regout ;
wire \u0|nios2_qsys_0|E_arith_result[32]~5_combout ;
wire \u0|nios2_qsys_0|E_cmp_result~1_combout ;
wire \u0|nios2_qsys_0|D_ctrl_exception~3_combout ;
wire \u0|cmd_xbar_mux_002|arb|top_priority_reg[0]~0_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|write~0_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~0_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|read~0_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~0_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~1_combout ;
wire \u0|rsp_xbar_mux|src_payload~4_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[11]~20_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[13]~22_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[13]~23_combout ;
wire \u0|nios2_qsys_0|F_iw[13]~21_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[16]~30_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[16]~31_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[15]~32_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[15]~33_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[21]~34_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[21]~35_combout ;
wire \u0|nios2_qsys_0|F_iw[21]~31_combout ;
wire \u0|nios2_qsys_0|D_ctrl_retaddr~3_combout ;
wire \u0|nios2_qsys_0|R_src2_use_imm~0_combout ;
wire \u0|nios2_qsys_0|Equal2~14_combout ;
wire \u0|nios2_qsys_0|D_ctrl_unsigned_lo_imm16~0_combout ;
wire \u0|nios2_qsys_0|D_ctrl_unsigned_lo_imm16~1_combout ;
wire \u0|nios2_qsys_0|F_iw[6]~35_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[20]~40_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[20]~41_combout ;
wire \u0|nios2_qsys_0|F_iw[20]~37_combout ;
wire \u0|rsp_xbar_mux|src_payload~6_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[18]~44_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[18]~45_combout ;
wire \u0|nios2_qsys_0|F_iw[18]~40_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[17]~46_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[17]~47_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[9]~50_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[9]~51_combout ;
wire \u0|nios2_qsys_0|F_iw[9]~46_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[8]~52_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[8]~53_combout ;
wire \u0|nios2_qsys_0|av_ld_byte0_data_nxt[0]~18_combout ;
wire \u0|nios2_qsys_0|av_ld_byte0_data_nxt[0]~19_combout ;
wire \u0|nios2_qsys_0|av_ld_byte0_data_nxt[0]~20_combout ;
wire \u0|nios2_qsys_0|av_ld_byte0_data_nxt[0]~21_combout ;
wire \u0|nios2_qsys_0|W_estatus_reg~regout ;
wire \u0|nios2_qsys_0|E_control_rd_data[0]~0_combout ;
wire \u0|nios2_qsys_0|W_bstatus_reg~regout ;
wire \u0|nios2_qsys_0|E_wrctl_bstatus~0_combout ;
wire \u0|nios2_qsys_0|E_control_rd_data[0]~1_combout ;
wire \u0|nios2_qsys_0|av_ld_byte0_data_nxt[2]~23_combout ;
wire \u0|nios2_qsys_0|av_ld_byte0_data_nxt[2]~24_combout ;
wire \u0|nios2_qsys_0|av_ld_byte0_data_nxt[3]~27_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~18_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_wr~0_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg~5_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg~7_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|DRsize.100~regout ;
wire \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout ;
wire \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~12_combout ;
wire \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout ;
wire \u0|rsp_xbar_mux_001|src_payload~5_combout ;
wire \u0|rsp_xbar_mux_001|src_payload~6_combout ;
wire \u0|rsp_xbar_mux_001|src_payload~7_combout ;
wire \u0|nios2_qsys_0|av_fill_bit~0_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode2|w_anode2190w[2]~0_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode2|w_anode2182w[2]~0_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode2|w_anode2174w[2]~0_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode2|w_anode2161w[2]~0_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode2|w_anode2190w[2]~1_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|break_on_reset~regout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|jtag_break~1_combout ;
wire \u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~1_combout ;
wire \u0|nios2_qsys_0|R_ctrl_wrctl_inst~regout ;
wire \u0|nios2_qsys_0|W_ienable_reg_nxt~0_combout ;
wire \u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~2_combout ;
wire \u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~3_combout ;
wire \u0|nios2_qsys_0|R_ctrl_crst~regout ;
wire \u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~4_combout ;
wire \u0|jtag_uart_0|ien_AF~regout ;
wire \u0|nios2_qsys_0|D_logic_op_raw[0]~0_combout ;
wire \u0|nios2_qsys_0|D_logic_op_raw[1]~1_combout ;
wire \u0|nios2_qsys_0|R_src2_hi[15]~1_combout ;
wire \u0|nios2_qsys_0|R_src2_hi[15]~2_combout ;
wire \u0|nios2_qsys_0|E_invert_arith_src_msb~0_combout ;
wire \u0|nios2_qsys_0|E_invert_arith_src_msb~1_combout ;
wire \u0|rsp_xbar_mux_001|src_payload~8_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[27]~54_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[27]~55_combout ;
wire \u0|nios2_qsys_0|F_iw[27]~50_combout ;
wire \u0|rsp_xbar_mux_001|src_payload~11_combout ;
wire \u0|rsp_xbar_mux_001|src_payload~12_combout ;
wire \u0|rsp_xbar_mux_001|src_payload~13_combout ;
wire \u0|rsp_xbar_mux_001|src_payload~14_combout ;
wire \u0|rsp_xbar_mux_001|src_payload~15_combout ;
wire \u0|rsp_xbar_mux_001|src_payload~16_combout ;
wire \u0|rsp_xbar_mux_001|src_payload~17_combout ;
wire \u0|rsp_xbar_mux_001|src_payload~18_combout ;
wire \u0|rsp_xbar_mux_001|src_payload~19_combout ;
wire \u0|rsp_xbar_mux_001|src_payload~20_combout ;
wire \u0|rsp_xbar_mux_001|src_payload~21_combout ;
wire \u0|rsp_xbar_mux_001|src_payload~22_combout ;
wire \u0|rsp_xbar_mux_001|src_payload~23_combout ;
wire \u0|rsp_xbar_mux_001|src_payload~24_combout ;
wire \u0|rsp_xbar_mux_001|src_payload~25_combout ;
wire \u0|rsp_xbar_mux_001|src_payload~26_combout ;
wire \u0|rsp_xbar_mux_001|src_payload~27_combout ;
wire \u0|rsp_xbar_mux_001|src_payload~28_combout ;
wire \u0|rsp_xbar_mux_001|src_payload~29_combout ;
wire \u0|rsp_xbar_mux_001|src_payload~30_combout ;
wire \u0|rsp_xbar_mux_001|src_payload~31_combout ;
wire \u0|rsp_xbar_mux_001|src_payload~32_combout ;
wire \u0|nios2_qsys_0|av_ld_byte0_data_nxt[7]~29_combout ;
wire \u0|nios2_qsys_0|av_ld_byte0_data_nxt[7]~30_combout ;
wire \u0|nios2_qsys_0|av_ld_byte0_data_nxt[7]~31_combout ;
wire \u0|nios2_qsys_0|av_ld_byte0_data_nxt[6]~32_combout ;
wire \u0|nios2_qsys_0|av_ld_byte0_data_nxt[5]~36_combout ;
wire \u0|nios2_qsys_0|E_control_rd_data[5]~2_combout ;
wire \u0|jtag_uart_0|av_readdata[0]~2_combout ;
wire \u0|nios2_qsys_0|E_wrctl_estatus~0_combout ;
wire \u0|nios2_qsys_0|W_estatus_reg_inst_nxt~0_combout ;
wire \u0|nios2_qsys_0|W_estatus_reg_inst_nxt~1_combout ;
wire \u0|nios2_qsys_0|W_bstatus_reg_inst_nxt~0_combout ;
wire \u0|nios2_qsys_0|W_bstatus_reg_inst_nxt~1_combout ;
wire \u0|jtag_uart_0|av_readdata[2]~3_combout ;
wire \u0|jtag_uart_0|av_readdata[3]~4_combout ;
wire \u0|rsp_xbar_mux_001|src_payload~33_combout ;
wire \u0|rsp_xbar_mux_001|src_payload~34_combout ;
wire \u0|rsp_xbar_mux_001|src_payload~35_combout ;
wire \u0|nios2_qsys_0|E_alu_result[18]~29_combout ;
wire \u0|nios2_qsys_0|E_alu_result[18]~30_combout ;
wire \u0|nios2_qsys_0|E_alu_result[19]~31_combout ;
wire \u0|nios2_qsys_0|E_alu_result[19]~32_combout ;
wire \u0|rsp_xbar_mux_001|src_payload~39_combout ;
wire \u0|nios2_qsys_0|E_alu_result[20]~33_combout ;
wire \u0|nios2_qsys_0|E_alu_result[20]~34_combout ;
wire \u0|rsp_xbar_mux_001|src_payload~42_combout ;
wire \u0|nios2_qsys_0|E_alu_result[21]~35_combout ;
wire \u0|nios2_qsys_0|E_alu_result[21]~36_combout ;
wire \u0|rsp_xbar_mux_001|src_payload~45_combout ;
wire \u0|nios2_qsys_0|E_alu_result[22]~37_combout ;
wire \u0|nios2_qsys_0|E_alu_result[22]~38_combout ;
wire \u0|rsp_xbar_mux_001|src_payload~48_combout ;
wire \u0|nios2_qsys_0|av_ld_byte3_data_nxt~6_combout ;
wire \u0|nios2_qsys_0|av_ld_byte3_data_nxt~10_combout ;
wire \u0|nios2_qsys_0|av_ld_byte3_data_nxt~13_combout ;
wire \u0|nios2_qsys_0|E_alu_result[26]~45_combout ;
wire \u0|nios2_qsys_0|E_alu_result[26]~46_combout ;
wire \u0|nios2_qsys_0|av_ld_byte3_data_nxt~15_combout ;
wire \u0|nios2_qsys_0|E_alu_result[27]~47_combout ;
wire \u0|nios2_qsys_0|E_alu_result[27]~48_combout ;
wire \u0|nios2_qsys_0|E_alu_result[29]~51_combout ;
wire \u0|nios2_qsys_0|av_ld_byte3_data_nxt~24_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~3_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~33_combout ;
wire \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ;
wire \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~13_combout ;
wire \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ;
wire \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ;
wire \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|break_on_reset~0_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|din_s1~regout ;
wire \u0|nios2_qsys_0|Equal101~6_combout ;
wire \u0|nios2_qsys_0|D_ctrl_crst~0_combout ;
wire \u0|nios2_qsys_0|D_ctrl_crst~1_combout ;
wire \u0|nios2_qsys_0|W_ienable_reg_nxt~1_combout ;
wire \u0|nios2_qsys_0|W_ienable_reg[5]~0_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~4_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~11_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~12_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~17_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~19_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~20_combout ;
wire \u0|jtag_uart_0|rvalid~regout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~21_combout ;
wire \u0|jtag_uart_0|woverflow~regout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~22_combout ;
wire \u0|jtag_uart_0|ac~regout ;
wire \u0|jtag_uart_0|av_readdata[7]~5_combout ;
wire \u0|jtag_uart_0|av_readdata[6]~6_combout ;
wire \u0|jtag_uart_0|av_readdata[5]~7_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~25_combout ;
wire \u0|to_sw_sig|read_mux_out[0]~0_combout ;
wire \u0|to_sw_sig|read_mux_out[0]~1_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~5_combout ;
wire \u0|cmd_xbar_mux|src_payload~3_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~41_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~49_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|resetlatch~regout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~6_combout ;
wire \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~14_combout ;
wire \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout ;
wire \u0|jtag_uart_0|rvalid~0_combout ;
wire \u0|jtag_uart_0|woverflow~2_combout ;
wire \u0|jtag_uart_0|ac~0_combout ;
wire \u0|jtag_uart_0|ac~1_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|Mux30~0_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~10_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~14_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~16_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|resetlatch~0_combout ;
wire \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~16_combout ;
wire \u0|cmd_xbar_mux|src_payload~6_combout ;
wire \u0|cmd_xbar_mux|src_payload~16_combout ;
wire \u0|cmd_xbar_mux|src_payload~17_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|Equal0~3_combout ;
wire \u0|cmd_xbar_mux|src_payload~26_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~21_combout ;
wire \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count~9_combout ;
wire \u0|cmd_xbar_mux|src_payload~28_combout ;
wire \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count~10_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~74_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~78_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~28_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~30_combout ;
wire \u0|rsp_xbar_mux_001|src_payload~49_combout ;
wire \u0|nios2_qsys_0|av_ld_byte0_data_nxt[7]~44_combout ;
wire \u0|nios2_qsys_0|av_ld_byte0_data_nxt[6]~45_combout ;
wire \u0|nios2_qsys_0|E_alu_result[18]~57_combout ;
wire \u0|nios2_qsys_0|E_alu_result[19]~58_combout ;
wire \u0|nios2_qsys_0|E_alu_result[20]~59_combout ;
wire \u0|nios2_qsys_0|E_alu_result[21]~60_combout ;
wire \u0|nios2_qsys_0|E_alu_result[22]~61_combout ;
wire \u0|nios2_qsys_0|E_alu_result[27]~66_combout ;
wire \u0|jtag_uart_0|woverflow~3_combout ;
wire \u0|nios2_qsys_0|D_ctrl_alu_force_xor~9_combout ;
wire \u0|nios2_qsys_0|D_ctrl_logic~9_combout ;
wire \u0|cmd_xbar_mux_001|packet_in_progress~0_combout ;
wire \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~21_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|din_s1~0_combout ;
wire \altera_internal_jtag~TCKUTAP ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~19 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~16_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~12_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~19_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~20_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~23_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~24_combout ;
wire \auto_hub|~GND~combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell_combout ;
wire \altera_internal_jtag~TCKUTAPclkctrl_outclk ;
wire \u0|to_hw_data|data_out[27]~feeder_combout ;
wire \u0|to_hw_data|data_out[28]~feeder_combout ;
wire \u0|to_hw_data|data_out[31]~feeder_combout ;
wire \A|data[1]~feeder_combout ;
wire \B|data[22]~feeder_combout ;
wire \A|data[23]~feeder_combout ;
wire \A|data[24]~feeder_combout ;
wire \B|data[25]~feeder_combout ;
wire \A|data[26]~feeder_combout ;
wire \B|data[0]~feeder_combout ;
wire \A|data[3]~feeder_combout ;
wire \B|data[11]~feeder_combout ;
wire \B|data[13]~feeder_combout ;
wire \A|data[5]~feeder_combout ;
wire \A|data[14]~feeder_combout ;
wire \A|data[21]~feeder_combout ;
wire \A|data[6]~feeder_combout ;
wire \A|data[20]~feeder_combout ;
wire \A|data[19]~feeder_combout ;
wire \B|data[17]~feeder_combout ;
wire \B|data[8]~feeder_combout ;
wire \A|data[29]~feeder_combout ;
wire \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rdata[1]~feeder_combout ;
wire \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rdata[2]~feeder_combout ;
wire \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rdata[6]~feeder_combout ;
wire \u0|jtag_uart_0|ien_AF~feeder_combout ;
wire \vectorLength|data[14]~feeder_combout ;
wire \vectorLength|data[10]~feeder_combout ;
wire \vectorLength|data[9]~feeder_combout ;
wire \vectorLength|data[7]~feeder_combout ;
wire \vectorLength|data[6]~feeder_combout ;
wire \vectorLength|data[23]~feeder_combout ;
wire \vectorLength|data[27]~feeder_combout ;
wire \vectorLength|data[29]~feeder_combout ;
wire \vectorLength|data[30]~feeder_combout ;
wire \vectorLength|data[31]~feeder_combout ;
wire \u0|to_hw_data|data_out[14]~feeder_combout ;
wire \u0|to_hw_data|data_out[10]~feeder_combout ;
wire \u0|to_hw_data|data_out[23]~feeder_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[30]~feeder_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[24]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder_combout ;
wire \clk~combout ;
wire \clk~clkctrl_outclk ;
wire \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ;
wire \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout ;
wire \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout ;
wire \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout ;
wire \u0|rst_controller|altera_reset_synchronizer_int_chain[0]~feeder_combout ;
wire \u0|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder_combout ;
wire \u0|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder_combout ;
wire \u0|rst_controller|r_sync_rst_dly~regout ;
wire \u0|rst_controller|WideOr0~0_combout ;
wire \u0|rst_controller|r_sync_rst~regout ;
wire \u0|rst_controller|r_sync_rst~clkctrl_outclk ;
wire \u0|nios2_qsys_0|D_valid~regout ;
wire \u0|nios2_qsys_0|R_valid~regout ;
wire \u0|nios2_qsys_0|E_new_inst~regout ;
wire \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]~regout ;
wire \u0|jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override~feeder_combout ;
wire \u0|jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override~regout ;
wire \u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout ;
wire \u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \u0|cmd_xbar_mux|arb|top_priority_reg[1]~feeder_combout ;
wire \u0|nios2_qsys_0|d_write_nxt~combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_test_bench|d_write~regout ;
wire \u0|nios2_qsys_0|d_read_nxt~combout ;
wire \u0|nios2_qsys_0|d_read~regout ;
wire \u0|nios2_qsys_0_data_master_translator|av_waitrequest~7_combout ;
wire \u0|to_sw_sig_s1_translator|waitrequest_reset_override~feeder_combout ;
wire \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ;
wire \altera_reserved_tck~combout ;
wire \altera_reserved_tdi~combout ;
wire \~GND~combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~10_combout ;
wire \altera_internal_jtag~TDIUTAP ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~15_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~12_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~14_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~16_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~13_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~10_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~regout ;
wire \u0|cmd_xbar_mux|arb|top_priority_reg[0]~3_combout ;
wire \u0|cmd_xbar_mux|arb|grant[1]~0_combout ;
wire \u0|cmd_xbar_mux|update_grant~0_combout ;
wire \u0|cmd_xbar_mux|packet_in_progress~0_combout ;
wire \u0|cmd_xbar_mux|packet_in_progress~regout ;
wire \u0|cmd_xbar_mux|update_grant~1_combout ;
wire \u0|cmd_xbar_mux_001|arb|top_priority_reg[0]~2_combout ;
wire \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout ;
wire \u0|cmd_xbar_demux|src0_valid~2_combout ;
wire \u0|nios2_qsys_0_data_master_translator|uav_read~0_combout ;
wire \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|local_read~0_combout ;
wire \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|local_read~1_combout ;
wire \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout ;
wire \u0|cmd_xbar_mux_001|update_grant~0_combout ;
wire \u0|nios2_qsys_0|Equal101~5_combout ;
wire \u0|nios2_qsys_0|Equal2~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_uir~0_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|din_s1~regout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|sync2_uir~feeder_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|sync2_uir~regout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jxuir~0_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jxuir~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_udr~0_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1~regout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|sync2_udr~feeder_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|sync2_udr~regout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~0_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|enable_action_strobe~regout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout ;
wire \u0|cmd_xbar_mux|src_payload~2_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~20_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[37]~21_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~22_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[35]~6_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~23_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~feeder_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~regout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~24_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~25_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_addr[0]~0_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[0]~1 ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[1]~2_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg~2_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_addr[1]~1_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[1]~3 ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[2]~4_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg~1_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_ienable[21]~feeder_combout ;
wire \u0|cmd_xbar_mux|src_payload~0_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|debugaccess~regout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|avalon_ram_wr~0_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~0_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~24_combout ;
wire \u0|nios2_qsys_0|D_ctrl_break~1_combout ;
wire \u0|nios2_qsys_0|R_ctrl_break~regout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode_a|w_anode2190w[2]~0_combout ;
wire \u0|nios2_qsys_0|F_iw[20]~38_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~5_combout ;
wire \u0|nios2_qsys_0|F_iw[25]~8_combout ;
wire \u0|nios2_qsys_0|F_iw[25]~9_combout ;
wire \u0|nios2_qsys_0|D_dst_regnum[3]~4_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~2_combout ;
wire \u0|nios2_qsys_0|F_iw[22]~2_combout ;
wire \u0|nios2_qsys_0|F_iw[22]~3_combout ;
wire \u0|nios2_qsys_0|E_valid~0_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~8_combout ;
wire \u0|nios2_qsys_0|F_iw[27]~51_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~28_combout ;
wire \u0|nios2_qsys_0|F_iw[28]~52_combout ;
wire \u0|nios2_qsys_0|F_iw[28]~53_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~29_combout ;
wire \u0|nios2_qsys_0|F_iw[29]~54_combout ;
wire \u0|nios2_qsys_0|F_iw[29]~55_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[2]~5 ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[3]~6_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg~3_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[3]~7 ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[4]~8_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg~4_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[4]~9 ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[5]~11 ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[6]~12_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg~6_combout ;
wire \u0|nios2_qsys_0|D_ctrl_hi_imm16~0_combout ;
wire \u0|nios2_qsys_0|D_ctrl_hi_imm16~1_combout ;
wire \u0|nios2_qsys_0|R_ctrl_hi_imm16~regout ;
wire \u0|nios2_qsys_0|Equal2~10_combout ;
wire \u0|nios2_qsys_0|Equal2~13_combout ;
wire \u0|nios2_qsys_0|D_ctrl_force_src2_zero~0_combout ;
wire \u0|nios2_qsys_0|D_ctrl_force_src2_zero~1_combout ;
wire \u0|nios2_qsys_0|Equal2~5_combout ;
wire \u0|nios2_qsys_0|D_ctrl_force_src2_zero~2_combout ;
wire \u0|nios2_qsys_0|D_ctrl_force_src2_zero~3_combout ;
wire \u0|nios2_qsys_0|R_ctrl_force_src2_zero~regout ;
wire \u0|nios2_qsys_0|R_src2_lo~0_combout ;
wire \u0|nios2_qsys_0|R_src2_lo[8]~8_combout ;
wire \u0|nios2_qsys_0|Equal101~0_combout ;
wire \u0|nios2_qsys_0|Equal2~3_combout ;
wire \u0|nios2_qsys_0|D_ctrl_br_cmp~0_combout ;
wire \u0|nios2_qsys_0|R_ctrl_br_nxt~0_combout ;
wire \u0|nios2_qsys_0|Equal2~2_combout ;
wire \u0|nios2_qsys_0|Equal2~7_combout ;
wire \u0|nios2_qsys_0|D_ctrl_br_cmp~1_combout ;
wire \u0|nios2_qsys_0|D_ctrl_br_cmp~2_combout ;
wire \u0|nios2_qsys_0|R_ctrl_br_cmp~regout ;
wire \u0|nios2_qsys_0|E_alu_result~28_combout ;
wire \u0|nios2_qsys_0|D_logic_op[1]~0_combout ;
wire \u0|nios2_qsys_0|av_ld_align_cycle_nxt[1]~0_combout ;
wire \u0|nios2_qsys_0|av_ld_align_cycle_nxt[0]~1_combout ;
wire \u0|nios2_qsys_0|D_ctrl_retaddr~0_combout ;
wire \u0|nios2_qsys_0|D_ctrl_implicit_dst_retaddr~0_combout ;
wire \u0|nios2_qsys_0|D_ctrl_exception~5_combout ;
wire \u0|nios2_qsys_0|D_ctrl_retaddr~4_combout ;
wire \u0|nios2_qsys_0|D_ctrl_retaddr~1_combout ;
wire \u0|nios2_qsys_0|D_ctrl_retaddr~2_combout ;
wire \u0|nios2_qsys_0|D_ctrl_retaddr~5_combout ;
wire \u0|nios2_qsys_0|R_ctrl_retaddr~regout ;
wire \u0|nios2_qsys_0|R_ctrl_br~regout ;
wire \u0|nios2_qsys_0|R_src1~33_combout ;
wire \u0|nios2_qsys_0|av_ld_aligning_data_nxt~2_combout ;
wire \u0|nios2_qsys_0|av_ld_aligning_data~regout ;
wire \u0|nios2_qsys_0|D_ctrl_b_is_dst~2_combout ;
wire \u0|nios2_qsys_0|R_ctrl_ld_signed~regout ;
wire \u0|nios2_qsys_0|av_fill_bit~1_combout ;
wire \u0|nios2_qsys_0|av_ld_byte1_data[5]~3_combout ;
wire \u0|nios2_qsys_0|F_iw[21]~32_combout ;
wire \u0|nios2_qsys_0|av_ld_byte1_data[6]~2_combout ;
wire \u0|nios2_qsys_0|W_rf_wr_data[7]~16_combout ;
wire \u0|nios2_qsys_0|av_ld_byte1_data[0]~0_combout ;
wire \u0|nios2_qsys_0|av_ld_byte2_data[0]~1_combout ;
wire \u0|nios2_qsys_0|d_writedata[24]~feeder_combout ;
wire \u0|nios2_qsys_0|av_ld_byte1_data[1]~7_combout ;
wire \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ;
wire \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout ;
wire \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|read~0_combout ;
wire \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|jupdate~0_combout ;
wire \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|state~1_combout ;
wire \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|state~0_combout ;
wire \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|state~2_combout ;
wire \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|state~regout ;
wire \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_regout ;
wire \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout ;
wire \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count~2_combout ;
wire \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|write_stalled~1_combout ;
wire \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|read~regout ;
wire \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|read1~regout ;
wire \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|read2~feeder_combout ;
wire \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|read2~regout ;
wire \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ;
wire \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ;
wire \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ;
wire \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ;
wire \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ;
wire \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ;
wire \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ;
wire \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ;
wire \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ;
wire \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ;
wire \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ;
wire \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout ;
wire \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ;
wire \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout ;
wire \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ;
wire \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout ;
wire \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ;
wire \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout ;
wire \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ;
wire \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout ;
wire \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ;
wire \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout ;
wire \u0|nios2_qsys_0|av_ld_byte1_data[2]~6_combout ;
wire \u0|nios2_qsys_0|av_ld_byte2_data[2]~2_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~6_combout ;
wire \u0|nios2_qsys_0|av_ld_byte3_data_nxt~12_combout ;
wire \u0|nios2_qsys_0|av_ld_byte3_data_nxt~14_combout ;
wire \u0|nios2_qsys_0|av_ld_byte1_data_en~0_combout ;
wire \u0|nios2_qsys_0|W_rf_wr_data[10]~13_combout ;
wire \u0|nios2_qsys_0|F_iw[18]~41_combout ;
wire \u0|nios2_qsys_0|W_rf_wr_data[13]~10_combout ;
wire \u0|nios2_qsys_0|av_ld_byte1_data[7]~1_combout ;
wire \u0|rsp_xbar_mux_001|src_payload~50_combout ;
wire \u0|nios2_qsys_0|av_ld_byte2_data[7]~7_combout ;
wire \u0|nios2_qsys_0|av_ld_byte3_data_nxt~25_combout ;
wire \u0|nios2_qsys_0|av_ld_byte3_data_nxt~26_combout ;
wire \u0|nios2_qsys_0|W_rf_wr_data[15]~8_combout ;
wire \u0|nios2_qsys_0|W_rf_wr_data[17]~6_combout ;
wire \u0|nios2_qsys_0|W_rf_wr_data[18]~21_combout ;
wire \u0|rsp_xbar_mux_001|src_payload~36_combout ;
wire \u0|to_hw_data|data_out[19]~feeder_combout ;
wire \u0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout ;
wire \u0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout ;
wire \u0|addr_router_001|Equal4~0_combout ;
wire \u0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \u0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout ;
wire \u0|to_hw_data|always0~2_combout ;
wire \u0|to_hw_data_s1_translator|wait_latency_counter~2_combout ;
wire \u0|to_hw_data_s1_translator|wait_latency_counter[1]~0_combout ;
wire \u0|to_hw_data_s1_translator|wait_latency_counter[1]~1_combout ;
wire \u0|to_hw_data_s1_translator|wait_latency_counter~3_combout ;
wire \u0|to_hw_data|always0~0_combout ;
wire \u0|to_hw_data|always0~1_combout ;
wire \u0|rsp_xbar_mux_001|src_payload~37_combout ;
wire \u0|rsp_xbar_mux_001|src_payload~38_combout ;
wire \u0|nios2_qsys_0|av_ld_byte2_data[3]~3_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~27_combout ;
wire \u0|nios2_qsys_0|av_ld_byte3_data_nxt~27_combout ;
wire \u0|nios2_qsys_0|av_ld_byte3_data_nxt~16_combout ;
wire \u0|nios2_qsys_0|W_rf_wr_data[19]~22_combout ;
wire \u0|nios2_qsys_0|W_rf_wr_data[21]~24_combout ;
wire \u0|nios2_qsys_0|W_rf_wr_data[22]~25_combout ;
wire \u0|nios2_qsys_0|D_ctrl_shift_rot_right~0_combout ;
wire \u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout ;
wire \u0|nios2_qsys_0|E_shift_rot_result_nxt[18]~16_combout ;
wire \u0|nios2_qsys_0|av_ld_byte3_data_nxt~9_combout ;
wire \u0|nios2_qsys_0|av_ld_byte3_data_nxt~11_combout ;
wire \u0|nios2_qsys_0|E_alu_result[26]~65_combout ;
wire \u0|nios2_qsys_0|W_rf_wr_data[26]~29_combout ;
wire \u0|nios2_qsys_0|W_rf_wr_data[27]~30_combout ;
wire \u0|nios2_qsys_0|D_ctrl_shift_logical~0_combout ;
wire \u0|nios2_qsys_0|R_ctrl_shift_rot~regout ;
wire \u0|nios2_qsys_0|W_alu_result[31]~19_combout ;
wire \u0|nios2_qsys_0|E_shift_rot_result_nxt[29]~30_combout ;
wire \u0|nios2_qsys_0|av_ld_byte3_data_nxt~19_combout ;
wire \u0|nios2_qsys_0|R_src1[31]~38_combout ;
wire \u0|nios2_qsys_0|R_src1[30]~37_combout ;
wire \u0|nios2_qsys_0|E_src2[28]~5_combout ;
wire \u0|nios2_qsys_0|R_src2_hi~0_combout ;
wire \u0|nios2_qsys_0|E_src2[27]~6_combout ;
wire \u0|nios2_qsys_0|R_src1[26]~39_combout ;
wire \u0|nios2_qsys_0|E_src2[25]~7_combout ;
wire \u0|nios2_qsys_0|E_src2[24]~8_combout ;
wire \u0|nios2_qsys_0|E_src2[23]~9_combout ;
wire \u0|nios2_qsys_0|R_src1[22]~45_combout ;
wire \u0|nios2_qsys_0|E_src2[21]~11_combout ;
wire \u0|nios2_qsys_0|E_src2[20]~12_combout ;
wire \u0|nios2_qsys_0|E_src2[19]~13_combout ;
wire \u0|nios2_qsys_0|F_iw[9]~47_combout ;
wire \u0|nios2_qsys_0|R_src2_lo[13]~3_combout ;
wire \u0|nios2_qsys_0|R_src2_lo[11]~5_combout ;
wire \u0|nios2_qsys_0|R_src2_lo[10]~6_combout ;
wire \u0|nios2_qsys_0|E_src1[9]~8_combout ;
wire \u0|nios2_qsys_0|Add2~17 ;
wire \u0|nios2_qsys_0|Add2~18_combout ;
wire \u0|nios2_qsys_0|E_src1[8]~9_combout ;
wire \u0|nios2_qsys_0|R_src2_lo[5]~11_combout ;
wire \u0|nios2_qsys_0|R_src2_lo[2]~14_combout ;
wire \u0|nios2_qsys_0|R_src1[1]~34_combout ;
wire \u0|nios2_qsys_0|Add1~1 ;
wire \u0|nios2_qsys_0|Add1~3 ;
wire \u0|nios2_qsys_0|Add1~5 ;
wire \u0|nios2_qsys_0|Add1~7 ;
wire \u0|nios2_qsys_0|Add1~9 ;
wire \u0|nios2_qsys_0|Add1~11 ;
wire \u0|nios2_qsys_0|Add1~13 ;
wire \u0|nios2_qsys_0|Add1~14_combout ;
wire \u0|nios2_qsys_0|Add2~14_combout ;
wire \u0|nios2_qsys_0|F_pc[5]~7_combout ;
wire \u0|nios2_qsys_0|F_pc_plus_one[0]~1 ;
wire \u0|nios2_qsys_0|F_pc_plus_one[1]~3 ;
wire \u0|nios2_qsys_0|F_pc_plus_one[2]~4_combout ;
wire \u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~0_combout ;
wire \u0|nios2_qsys_0|F_pc_plus_one[2]~5 ;
wire \u0|nios2_qsys_0|F_pc_plus_one[3]~7 ;
wire \u0|nios2_qsys_0|F_pc_plus_one[4]~9 ;
wire \u0|nios2_qsys_0|F_pc_plus_one[5]~10_combout ;
wire \u0|nios2_qsys_0|F_pc_plus_one[5]~11 ;
wire \u0|nios2_qsys_0|F_pc_plus_one[6]~12_combout ;
wire \u0|nios2_qsys_0|Add1~15 ;
wire \u0|nios2_qsys_0|Add1~17 ;
wire \u0|nios2_qsys_0|Add1~18_combout ;
wire \u0|nios2_qsys_0|F_pc[7]~5_combout ;
wire \u0|nios2_qsys_0|F_pc_plus_one[6]~13 ;
wire \u0|nios2_qsys_0|F_pc_plus_one[7]~14_combout ;
wire \u0|nios2_qsys_0|Add1~19 ;
wire \u0|nios2_qsys_0|Add1~21 ;
wire \u0|nios2_qsys_0|Add1~23 ;
wire \u0|nios2_qsys_0|Add1~25 ;
wire \u0|nios2_qsys_0|Add1~27 ;
wire \u0|nios2_qsys_0|Add1~29 ;
wire \u0|nios2_qsys_0|Add1~31 ;
wire \u0|nios2_qsys_0|Add1~33 ;
wire \u0|nios2_qsys_0|Add1~35 ;
wire \u0|nios2_qsys_0|Add1~37 ;
wire \u0|nios2_qsys_0|Add1~39 ;
wire \u0|nios2_qsys_0|Add1~41 ;
wire \u0|nios2_qsys_0|Add1~43 ;
wire \u0|nios2_qsys_0|Add1~45 ;
wire \u0|nios2_qsys_0|Add1~47 ;
wire \u0|nios2_qsys_0|Add1~49 ;
wire \u0|nios2_qsys_0|Add1~51 ;
wire \u0|nios2_qsys_0|Add1~53 ;
wire \u0|nios2_qsys_0|Add1~55 ;
wire \u0|nios2_qsys_0|Add1~57 ;
wire \u0|nios2_qsys_0|Add1~59 ;
wire \u0|nios2_qsys_0|Add1~61 ;
wire \u0|nios2_qsys_0|Add1~62_combout ;
wire \u0|nios2_qsys_0|W_alu_result[31]~18_combout ;
wire \u0|nios2_qsys_0|D_ctrl_rot_right~0_combout ;
wire \u0|nios2_qsys_0|R_ctrl_rot_right~regout ;
wire \u0|nios2_qsys_0|D_ctrl_shift_logical~1_combout ;
wire \u0|nios2_qsys_0|R_ctrl_shift_logical~regout ;
wire \u0|nios2_qsys_0|E_shift_rot_result_nxt[0]~19_combout ;
wire \u0|nios2_qsys_0|E_shift_rot_fill_bit~0_combout ;
wire \u0|nios2_qsys_0|E_shift_rot_result_nxt[31]~21_combout ;
wire \u0|nios2_qsys_0|E_alu_result[31]~55_combout ;
wire \u0|nios2_qsys_0|E_alu_result[31]~56_combout ;
wire \u0|nios2_qsys_0|E_alu_result[31]~70_combout ;
wire \u0|nios2_qsys_0|W_rf_wr_data[31]~34_combout ;
wire \u0|nios2_qsys_0|E_src2[30]~3_combout ;
wire \u0|nios2_qsys_0|R_src1[23]~44_combout ;
wire \u0|nios2_qsys_0|E_src2[18]~14_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~26_combout ;
wire \u0|nios2_qsys_0|F_iw[8]~48_combout ;
wire \u0|nios2_qsys_0|F_iw[8]~49_combout ;
wire \u0|nios2_qsys_0|E_src2[16]~1_combout ;
wire \u0|nios2_qsys_0|F_iw[6]~36_combout ;
wire \u0|nios2_qsys_0|Add2~19 ;
wire \u0|nios2_qsys_0|Add2~21 ;
wire \u0|nios2_qsys_0|Add2~23 ;
wire \u0|nios2_qsys_0|Add2~25 ;
wire \u0|nios2_qsys_0|Add2~27 ;
wire \u0|nios2_qsys_0|Add2~29 ;
wire \u0|nios2_qsys_0|Add2~31 ;
wire \u0|nios2_qsys_0|Add2~33 ;
wire \u0|nios2_qsys_0|Add2~35 ;
wire \u0|nios2_qsys_0|Add2~37 ;
wire \u0|nios2_qsys_0|Add2~39 ;
wire \u0|nios2_qsys_0|Add2~41 ;
wire \u0|nios2_qsys_0|Add2~43 ;
wire \u0|nios2_qsys_0|Add2~45 ;
wire \u0|nios2_qsys_0|Add2~47 ;
wire \u0|nios2_qsys_0|Add2~49 ;
wire \u0|nios2_qsys_0|Add2~51 ;
wire \u0|nios2_qsys_0|Add2~53 ;
wire \u0|nios2_qsys_0|Add2~55 ;
wire \u0|nios2_qsys_0|Add2~57 ;
wire \u0|nios2_qsys_0|Add2~59 ;
wire \u0|nios2_qsys_0|Add2~60_combout ;
wire \u0|nios2_qsys_0|E_shift_rot_result_nxt[30]~31_combout ;
wire \u0|nios2_qsys_0|E_alu_result[30]~53_combout ;
wire \u0|nios2_qsys_0|E_alu_result[30]~54_combout ;
wire \u0|nios2_qsys_0|E_alu_result[30]~69_combout ;
wire \u0|nios2_qsys_0|W_rf_wr_data[30]~33_combout ;
wire \u0|nios2_qsys_0|Equal133~0_combout ;
wire \u0|nios2_qsys_0|d_writedata[29]~5_combout ;
wire \u0|cmd_xbar_mux_001|src_payload~29_combout ;
wire \u0|nios2_qsys_0|Add2~1 ;
wire \u0|nios2_qsys_0|Add2~3 ;
wire \u0|nios2_qsys_0|Add2~4_combout ;
wire \u0|nios2_qsys_0|Add1~4_combout ;
wire \u0|nios2_qsys_0|F_pc[0]~11_combout ;
wire \u0|nios2_qsys_0|F_pc_plus_one[0]~0_combout ;
wire \u0|nios2_qsys_0|F_pc_plus_one[4]~8_combout ;
wire \u0|nios2_qsys_0|E_logic_result[8]~8_combout ;
wire \u0|nios2_qsys_0|W_alu_result[8]~9_combout ;
wire \u0|nios2_qsys_0|E_shift_rot_result_nxt[9]~7_combout ;
wire \u0|nios2_qsys_0|E_shift_rot_result_nxt[8]~8_combout ;
wire \u0|nios2_qsys_0|R_src2_lo[9]~7_combout ;
wire \u0|nios2_qsys_0|E_logic_result[9]~7_combout ;
wire \u0|nios2_qsys_0|W_alu_result[9]~8_combout ;
wire \u0|nios2_qsys_0|E_logic_result[10]~6_combout ;
wire \u0|nios2_qsys_0|W_alu_result[10]~7_combout ;
wire \u0|nios2_qsys_0|E_shift_rot_result_nxt[10]~6_combout ;
wire \u0|nios2_qsys_0|Add2~24_combout ;
wire \u0|nios2_qsys_0|Add1~24_combout ;
wire \u0|nios2_qsys_0|F_pc[10]~3_combout ;
wire \u0|nios2_qsys_0|F_pc_plus_one[7]~15 ;
wire \u0|nios2_qsys_0|F_pc_plus_one[8]~17 ;
wire \u0|nios2_qsys_0|F_pc_plus_one[9]~19 ;
wire \u0|nios2_qsys_0|F_pc_plus_one[10]~20_combout ;
wire \u0|nios2_qsys_0|Add1~26_combout ;
wire \u0|nios2_qsys_0|F_pc[11]~2_combout ;
wire \u0|nios2_qsys_0|F_pc_plus_one[10]~21 ;
wire \u0|nios2_qsys_0|F_pc_plus_one[11]~22_combout ;
wire \u0|nios2_qsys_0|E_mem_byte_en[3]~5_combout ;
wire \ctrl0|state.STB~regout ;
wire \u0|addr_router_001|Equal3~0_combout ;
wire \u0|addr_router_001|Equal2~0_combout ;
wire \u0|addr_router_001|Equal3~1_combout ;
wire \u0|to_hw_sig|always0~3_combout ;
wire \u0|to_hw_sig_s1_translator|wait_latency_counter[0]~0_combout ;
wire \u0|to_hw_sig_s1_translator|wait_latency_counter~1_combout ;
wire \u0|to_sw_sig|Equal0~0_combout ;
wire \u0|to_hw_sig|always0~2_combout ;
wire \ctrl0|Selector4~0_combout ;
wire \ctrl0|state.READ_ADDR_A~regout ;
wire \ctrl0|state.ADDER~regout ;
wire \ctrl0|state.WRITE_S~regout ;
wire \Addr_A|data[0]~20_combout ;
wire \addrmux|Mux7~0_combout ;
wire \addrmux|Mux6~0_combout ;
wire \Addr_B|data[2]~6_combout ;
wire \ctrl0|Selector6~0_combout ;
wire \ctrl0|state.READ_ADDR_B~regout ;
wire \addrmux|Mux5~0_combout ;
wire \Addr_A|data[2]~9 ;
wire \Addr_A|data[3]~10_combout ;
wire \u0|to_hw_data|data_out[3]~feeder_combout ;
wire \ctrl0|WideOr0~1_combout ;
wire \ctrl0|WideOr1~1_combout ;
wire \Addr_B|data[2]~7 ;
wire \Addr_B|data[3]~8_combout ;
wire \addrmux|Mux4~0_combout ;
wire \Addr_A|data[3]~11 ;
wire \Addr_A|data[4]~12_combout ;
wire \Addr_B|data[3]~9 ;
wire \Addr_B|data[4]~10_combout ;
wire \addrmux|Mux3~0_combout ;
wire \Addr_A|data[4]~13 ;
wire \Addr_A|data[5]~14_combout ;
wire \Addr_B|data[4]~11 ;
wire \Addr_B|data[5]~12_combout ;
wire \addrmux|Mux2~0_combout ;
wire \Addr_B|data[5]~13 ;
wire \Addr_B|data[6]~14_combout ;
wire \addrmux|Mux1~0_combout ;
wire \Addr_A|data[5]~15 ;
wire \Addr_A|data[6]~17 ;
wire \Addr_A|data[7]~18_combout ;
wire \u0|to_hw_data|data_out[7]~feeder_combout ;
wire \Addr_B|data[6]~15 ;
wire \Addr_B|data[7]~16_combout ;
wire \addrmux|Mux0~0_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29~PORTBDATAOUT0 ;
wire \B|data[29]~feeder_combout ;
wire \u0|nios2_qsys_0|d_writedata[28]~4_combout ;
wire \u0|cmd_xbar_mux_001|src_payload~28_combout ;
wire \u0|nios2_qsys_0|d_writedata[27]~3_combout ;
wire \u0|cmd_xbar_mux_001|src_payload~27_combout ;
wire \u0|nios2_qsys_0|d_writedata[25]~1_combout ;
wire \u0|cmd_xbar_mux_001|src_payload~4_combout ;
wire \u0|cmd_xbar_mux_001|src_payload~3_combout ;
wire \u0|nios2_qsys_0|E_st_data[23]~7_combout ;
wire \u0|cmd_xbar_mux_001|src_payload~2_combout ;
wire \u0|nios2_qsys_0|E_mem_byte_en[2]~4_combout ;
wire \u0|nios2_qsys_0|E_st_data[21]~5_combout ;
wire \u0|cmd_xbar_mux_001|src_payload~17_combout ;
wire \u0|cmd_xbar_mux_001|src_payload~20_combout ;
wire \u0|nios2_qsys_0|E_st_data[18]~2_combout ;
wire \u0|cmd_xbar_mux_001|src_payload~22_combout ;
wire \u0|nios2_qsys_0|E_st_data[17]~1_combout ;
wire \u0|cmd_xbar_mux_001|src_payload~23_combout ;
wire \u0|nios2_qsys_0|E_st_data[16]~0_combout ;
wire \u0|cmd_xbar_mux_001|src_payload~15_combout ;
wire \u0|cmd_xbar_mux_001|src_payload~16_combout ;
wire \u0|nios2_qsys_0|E_mem_byte_en[1]~7_combout ;
wire \u0|nios2_qsys_0|d_writedata[30]~6_combout ;
wire \u0|cmd_xbar_mux_001|src_payload~14_combout ;
wire \u0|cmd_xbar_mux_001|src_payload~11_combout ;
wire \u0|cmd_xbar_mux_001|src_payload~12_combout ;
wire \u0|cmd_xbar_mux_001|src_payload~10_combout ;
wire \u0|cmd_xbar_mux_001|src_payload~24_combout ;
wire \u0|cmd_xbar_mux_001|src_payload~25_combout ;
wire \u0|cmd_xbar_mux_001|src_payload~18_combout ;
wire \u0|nios2_qsys_0|E_mem_byte_en[0]~6_combout ;
wire \u0|cmd_xbar_mux_001|src_payload~19_combout ;
wire \u0|cmd_xbar_mux_001|src_payload~13_combout ;
wire \u0|cmd_xbar_mux_001|src_payload~8_combout ;
wire \u0|cmd_xbar_mux_001|src_payload~9_combout ;
wire \u0|cmd_xbar_mux_001|src_payload~6_combout ;
wire \u0|cmd_xbar_mux_001|src_payload~0_combout ;
wire \S|data[0]~32_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0~PORTBDATAOUT0 ;
wire \A|data[0]~feeder_combout ;
wire \S|data[0]~33 ;
wire \S|data[1]~34_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1~PORTBDATAOUT0 ;
wire \B|data[1]~feeder_combout ;
wire \S|data[1]~35 ;
wire \S|data[2]~36_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2~PORTBDATAOUT0 ;
wire \S|data[2]~37 ;
wire \S|data[3]~38_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3~PORTBDATAOUT0 ;
wire \B|data[3]~feeder_combout ;
wire \S|data[3]~39 ;
wire \S|data[4]~40_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4~PORTBDATAOUT0 ;
wire \S|data[4]~41 ;
wire \S|data[5]~42_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5~PORTBDATAOUT0 ;
wire \B|data[5]~feeder_combout ;
wire \S|data[5]~43 ;
wire \S|data[6]~44_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6~PORTBDATAOUT0 ;
wire \B|data[6]~feeder_combout ;
wire \S|data[6]~45 ;
wire \S|data[7]~46_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7~PORTBDATAOUT0 ;
wire \S|data[7]~47 ;
wire \S|data[8]~48_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8~PORTBDATAOUT0 ;
wire \A|data[8]~feeder_combout ;
wire \S|data[8]~49 ;
wire \S|data[9]~50_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9~PORTBDATAOUT0 ;
wire \S|data[9]~51 ;
wire \S|data[10]~52_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10~PORTBDATAOUT0 ;
wire \S|data[10]~53 ;
wire \S|data[11]~54_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11~PORTBDATAOUT0 ;
wire \A|data[11]~feeder_combout ;
wire \S|data[11]~55 ;
wire \S|data[12]~56_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12~PORTBDATAOUT0 ;
wire \S|data[12]~57 ;
wire \S|data[13]~58_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13~PORTBDATAOUT0 ;
wire \A|data[13]~feeder_combout ;
wire \S|data[13]~59 ;
wire \S|data[14]~60_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14~PORTBDATAOUT0 ;
wire \B|data[14]~feeder_combout ;
wire \S|data[14]~61 ;
wire \S|data[15]~62_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15~PORTBDATAOUT0 ;
wire \S|data[15]~63 ;
wire \S|data[16]~64_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16~PORTBDATAOUT0 ;
wire \S|data[16]~65 ;
wire \S|data[17]~66_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17~PORTBDATAOUT0 ;
wire \A|data[17]~feeder_combout ;
wire \S|data[17]~67 ;
wire \S|data[18]~68_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18~PORTBDATAOUT0 ;
wire \S|data[18]~69 ;
wire \S|data[19]~70_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19~PORTBDATAOUT0 ;
wire \B|data[19]~feeder_combout ;
wire \S|data[19]~71 ;
wire \S|data[20]~72_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20~PORTBDATAOUT0 ;
wire \B|data[20]~feeder_combout ;
wire \S|data[20]~73 ;
wire \S|data[21]~74_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21~PORTBDATAOUT0 ;
wire \B|data[21]~feeder_combout ;
wire \S|data[21]~75 ;
wire \S|data[22]~76_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22~PORTBDATAOUT0 ;
wire \A|data[22]~feeder_combout ;
wire \S|data[22]~77 ;
wire \S|data[23]~78_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23~PORTBDATAOUT0 ;
wire \B|data[23]~feeder_combout ;
wire \S|data[23]~79 ;
wire \S|data[24]~80_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24~PORTBDATAOUT0 ;
wire \B|data[24]~feeder_combout ;
wire \S|data[24]~81 ;
wire \S|data[25]~82_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25~PORTBDATAOUT0 ;
wire \A|data[25]~feeder_combout ;
wire \S|data[25]~83 ;
wire \S|data[26]~84_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26~PORTBDATAOUT0 ;
wire \B|data[26]~feeder_combout ;
wire \S|data[26]~85 ;
wire \S|data[27]~86_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27~PORTBDATAOUT0 ;
wire \S|data[27]~87 ;
wire \S|data[28]~88_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28~PORTBDATAOUT0 ;
wire \S|data[28]~89 ;
wire \S|data[29]~90_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[29]~58_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode_a|w_anode2182w[2]~0_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[29]~59_combout ;
wire \u0|to_hw_data|data_out[29]~feeder_combout ;
wire \u0|nios2_qsys_0|av_ld_byte3_data_nxt~20_combout ;
wire \u0|nios2_qsys_0|av_ld_byte3_data_nxt~21_combout ;
wire \u0|nios2_qsys_0|Add2~58_combout ;
wire \u0|nios2_qsys_0|Add1~58_combout ;
wire \u0|nios2_qsys_0|E_alu_result[29]~52_combout ;
wire \u0|nios2_qsys_0|E_alu_result[29]~68_combout ;
wire \u0|nios2_qsys_0|W_rf_wr_data[29]~32_combout ;
wire \u0|nios2_qsys_0|R_src1[29]~36_combout ;
wire \u0|nios2_qsys_0|E_shift_rot_result_nxt[28]~29_combout ;
wire \u0|nios2_qsys_0|R_src1[28]~40_combout ;
wire \u0|nios2_qsys_0|E_logic_result[28]~23_combout ;
wire \u0|nios2_qsys_0|E_alu_result[28]~49_combout ;
wire \u0|nios2_qsys_0|Add1~56_combout ;
wire \u0|nios2_qsys_0|Add2~56_combout ;
wire \u0|nios2_qsys_0|E_alu_result[28]~50_combout ;
wire \u0|nios2_qsys_0|E_alu_result[28]~67_combout ;
wire \u0|nios2_qsys_0|W_rf_wr_data[28]~31_combout ;
wire \u0|nios2_qsys_0|R_src1[25]~42_combout ;
wire \u0|nios2_qsys_0|Add2~50_combout ;
wire \u0|nios2_qsys_0|E_logic_result[25]~25_combout ;
wire \u0|nios2_qsys_0|E_shift_rot_result_nxt[27]~28_combout ;
wire \u0|nios2_qsys_0|R_src1[27]~41_combout ;
wire \u0|nios2_qsys_0|E_shift_rot_result_nxt[26]~27_combout ;
wire \u0|nios2_qsys_0|E_shift_rot_result_nxt[25]~26_combout ;
wire \u0|nios2_qsys_0|E_alu_result[25]~43_combout ;
wire \u0|nios2_qsys_0|Add1~50_combout ;
wire \u0|nios2_qsys_0|E_alu_result[25]~44_combout ;
wire \u0|nios2_qsys_0|E_alu_result[25]~64_combout ;
wire \u0|nios2_qsys_0|W_rf_wr_data[25]~28_combout ;
wire \u0|nios2_qsys_0|R_src1[24]~43_combout ;
wire \u0|nios2_qsys_0|Add2~48_combout ;
wire \u0|nios2_qsys_0|Add1~48_combout ;
wire \u0|nios2_qsys_0|E_logic_result[24]~26_combout ;
wire \u0|nios2_qsys_0|E_shift_rot_result_nxt[24]~25_combout ;
wire \u0|nios2_qsys_0|E_alu_result[24]~41_combout ;
wire \u0|nios2_qsys_0|E_alu_result[24]~42_combout ;
wire \u0|nios2_qsys_0|E_alu_result[24]~63_combout ;
wire \u0|nios2_qsys_0|W_rf_wr_data[24]~27_combout ;
wire \u0|nios2_qsys_0|R_src1[18]~49_combout ;
wire \u0|nios2_qsys_0|E_shift_rot_result_nxt[19]~18_combout ;
wire \u0|nios2_qsys_0|R_src1[19]~48_combout ;
wire \u0|nios2_qsys_0|E_shift_rot_result_nxt[20]~20_combout ;
wire \u0|nios2_qsys_0|R_src1[20]~47_combout ;
wire \u0|nios2_qsys_0|E_shift_rot_result_nxt[21]~22_combout ;
wire \u0|nios2_qsys_0|R_src1[21]~46_combout ;
wire \u0|nios2_qsys_0|E_shift_rot_result_nxt[22]~23_combout ;
wire \u0|nios2_qsys_0|E_shift_rot_result_nxt[23]~24_combout ;
wire \u0|nios2_qsys_0|Add1~46_combout ;
wire \u0|nios2_qsys_0|Add2~46_combout ;
wire \u0|nios2_qsys_0|E_alu_result[23]~39_combout ;
wire \u0|nios2_qsys_0|E_alu_result[23]~40_combout ;
wire \u0|nios2_qsys_0|E_alu_result[23]~62_combout ;
wire \u0|nios2_qsys_0|W_rf_wr_data[23]~26_combout ;
wire \u0|nios2_qsys_0|E_st_data[20]~4_combout ;
wire \u0|to_hw_data|data_out[20]~feeder_combout ;
wire \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ;
wire \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ;
wire \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ;
wire \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout ;
wire \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout ;
wire \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~8 ;
wire \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~10 ;
wire \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~12 ;
wire \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~14 ;
wire \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~15_combout ;
wire \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout ;
wire \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout ;
wire \u0|jtag_uart_0|av_waitrequest~1_combout ;
wire \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ;
wire \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ;
wire \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout ;
wire \u0|jtag_uart_0|t_dav~regout ;
wire \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|write_valid~regout ;
wire \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0_combout ;
wire \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~regout ;
wire \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|write_stalled~0_combout ;
wire \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|write_stalled~regout ;
wire \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|t_ena~0_combout ;
wire \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|write~0_combout ;
wire \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count~8_combout ;
wire \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count~7_combout ;
wire \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count~6_combout ;
wire \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count~5_combout ;
wire \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count~3_combout ;
wire \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|wdata[1]~0_combout ;
wire \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|write~regout ;
wire \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|write1~feeder_combout ;
wire \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|write1~regout ;
wire \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|write2~regout ;
wire \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|always2~0_combout ;
wire \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|t_ena~1_combout ;
wire \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_regout ;
wire \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout ;
wire \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ;
wire \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout ;
wire \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout ;
wire \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout ;
wire \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ;
wire \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ;
wire \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout ;
wire \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout ;
wire \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ;
wire \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout ;
wire \u0|jtag_uart_0|fifo_rd~0_combout ;
wire \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout ;
wire \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout ;
wire \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout ;
wire \u0|jtag_uart_0|wr_rfifo~combout ;
wire \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout ;
wire \u0|jtag_uart_0|fifo_rd~1_combout ;
wire \u0|jtag_uart_0|read_0~regout ;
wire \u0|rsp_xbar_mux_001|src_payload~40_combout ;
wire \u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]~regout ;
wire \u0|cmd_xbar_demux_001|src2_valid~0_combout ;
wire \u0|cmd_xbar_mux_002|arb|top_priority_reg[1]~feeder_combout ;
wire \u0|cmd_xbar_mux_002|packet_in_progress~0_combout ;
wire \u0|cmd_xbar_mux_002|packet_in_progress~regout ;
wire \u0|cmd_xbar_mux_002|update_grant~3_combout ;
wire \u0|cmd_xbar_demux|src2_valid~0_combout ;
wire \u0|cmd_xbar_mux_002|update_grant~2_combout ;
wire \u0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~0_combout ;
wire \u0|cmd_xbar_mux_002|always6~0_combout ;
wire \u0|cmd_xbar_mux_002|arb|top_priority_reg[0]~1_combout ;
wire \u0|cmd_xbar_mux_002|arb|grant[1]~1_combout ;
wire \u0|cmd_xbar_mux_002|arb|top_priority_reg[0]~2_combout ;
wire \u0|cmd_xbar_mux_002|arb|grant[0]~0_combout ;
wire \u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout ;
wire \u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout ;
wire \u0|rsp_xbar_mux_001|src_payload~4_combout ;
wire \u0|rsp_xbar_mux_001|src_payload~41_combout ;
wire \u0|nios2_qsys_0|av_ld_byte2_data[4]~4_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[28]~56_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[28]~57_combout ;
wire \u0|nios2_qsys_0|av_ld_byte3_data_nxt~17_combout ;
wire \u0|nios2_qsys_0|av_ld_byte3_data_nxt~28_combout ;
wire \u0|nios2_qsys_0|av_ld_byte3_data_nxt~18_combout ;
wire \u0|nios2_qsys_0|W_rf_wr_data[20]~23_combout ;
wire \u0|nios2_qsys_0|E_src1[16]~1_combout ;
wire \u0|nios2_qsys_0|F_pc_plus_one[11]~23 ;
wire \u0|nios2_qsys_0|F_pc_plus_one[12]~25 ;
wire \u0|nios2_qsys_0|F_pc_plus_one[13]~27 ;
wire \u0|nios2_qsys_0|F_pc_plus_one[14]~28_combout ;
wire \u0|nios2_qsys_0|E_logic_result[16]~1_combout ;
wire \u0|nios2_qsys_0|Add1~32_combout ;
wire \u0|nios2_qsys_0|E_arith_result[16]~1_combout ;
wire \u0|nios2_qsys_0|W_alu_result[16]~1_combout ;
wire \u0|nios2_qsys_0|E_shift_rot_result_nxt[15]~2_combout ;
wire \u0|nios2_qsys_0|E_shift_rot_result_nxt[16]~1_combout ;
wire \u0|nios2_qsys_0|W_rf_wr_data[16]~7_combout ;
wire \u0|nios2_qsys_0|E_src1[14]~3_combout ;
wire \u0|nios2_qsys_0|F_pc_plus_one[12]~24_combout ;
wire \u0|nios2_qsys_0|Add2~28_combout ;
wire \u0|nios2_qsys_0|Add1~28_combout ;
wire \u0|nios2_qsys_0|F_pc[12]~1_combout ;
wire \u0|nios2_qsys_0|W_alu_result[14]~3_combout ;
wire \u0|nios2_qsys_0|E_shift_rot_result_nxt[13]~13_combout ;
wire \u0|nios2_qsys_0|E_shift_rot_result_nxt[14]~3_combout ;
wire \u0|nios2_qsys_0|W_rf_wr_data[14]~9_combout ;
wire \u0|nios2_qsys_0|R_src2_lo[12]~4_combout ;
wire \u0|nios2_qsys_0|E_logic_result[12]~4_combout ;
wire \u0|nios2_qsys_0|W_alu_result[12]~5_combout ;
wire \u0|nios2_qsys_0|E_shift_rot_result_nxt[12]~4_combout ;
wire \u0|nios2_qsys_0|E_src1[12]~5_combout ;
wire \u0|nios2_qsys_0|W_rf_wr_data[12]~11_combout ;
wire \u0|nios2_qsys_0|E_src1[11]~6_combout ;
wire \u0|nios2_qsys_0|F_pc_plus_one[9]~18_combout ;
wire \u0|nios2_qsys_0|Add2~22_combout ;
wire \u0|nios2_qsys_0|Add1~22_combout ;
wire \u0|nios2_qsys_0|E_arith_result[11]~2_combout ;
wire \u0|nios2_qsys_0|E_logic_result[11]~5_combout ;
wire \u0|nios2_qsys_0|W_alu_result[11]~6_combout ;
wire \u0|nios2_qsys_0|E_shift_rot_result_nxt[11]~5_combout ;
wire \u0|nios2_qsys_0|W_rf_wr_data[11]~12_combout ;
wire \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rdata[7]~feeder_combout ;
wire \u0|jtag_uart_0|r_val~regout ;
wire \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rvalid0~2_combout ;
wire \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|r_ena1~regout ;
wire \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|r_ena~0_combout ;
wire \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count[9]~0_combout ;
wire \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count[9]~1_combout ;
wire \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~8_combout ;
wire \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|read_req~regout ;
wire \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rvalid0~0_combout ;
wire \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rst2~feeder_combout ;
wire \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rst2~regout ;
wire \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rvalid0~1_combout ;
wire \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rvalid0~regout ;
wire \u0|jtag_uart_0|r_val~0_combout ;
wire \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout ;
wire \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~9_combout ;
wire \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout ;
wire \u0|to_hw_data|data_out[17]~feeder_combout ;
wire \u0|rsp_xbar_mux_001|src_payload~9_combout ;
wire \u0|rsp_xbar_mux_001|src_payload~10_combout ;
wire \u0|nios2_qsys_0|av_ld_byte2_data[1]~0_combout ;
wire \u0|nios2_qsys_0|W_rf_wr_data[9]~14_combout ;
wire \u0|to_hw_data|data_out[24]~feeder_combout ;
wire \u0|nios2_qsys_0|av_ld_byte3_data_nxt~7_combout ;
wire \u0|nios2_qsys_0|av_ld_byte3_data_nxt~8_combout ;
wire \u0|nios2_qsys_0|W_rf_wr_data[8]~15_combout ;
wire \u0|nios2_qsys_0|E_st_data[22]~6_combout ;
wire \u0|cmd_xbar_mux_001|src_payload~1_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[22]~2_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[22]~3_combout ;
wire \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ;
wire \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout ;
wire \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout ;
wire \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout ;
wire \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout ;
wire \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~16 ;
wire \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~18 ;
wire \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]~19_combout ;
wire \u0|rsp_xbar_mux_001|src_payload~46_combout ;
wire \u0|rsp_xbar_mux_001|src_payload~47_combout ;
wire \u0|nios2_qsys_0|av_ld_byte2_data[6]~6_combout ;
wire \u0|nios2_qsys_0|d_writedata[30]~feeder_combout ;
wire \u0|cmd_xbar_mux_001|src_payload~30_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30~PORTBDATAOUT0 ;
wire \S|data[29]~91 ;
wire \S|data[30]~92_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31~PORTBDATAOUT0 ;
wire \A|data[31]~feeder_combout ;
wire \B|data[31]~feeder_combout ;
wire \S|data[30]~93 ;
wire \S|data[31]~94_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a126 ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[30]~60_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[30]~61_combout ;
wire \u0|to_hw_data|data_out[30]~feeder_combout ;
wire \u0|nios2_qsys_0|av_ld_byte3_data_nxt~22_combout ;
wire \u0|nios2_qsys_0|av_ld_byte3_data_nxt~29_combout ;
wire \u0|nios2_qsys_0|av_ld_byte3_data_nxt~23_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a102 ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[6]~38_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[6]~39_combout ;
wire \u0|nios2_qsys_0|av_ld_byte0_data_nxt[6]~33_combout ;
wire \u0|nios2_qsys_0|av_ld_byte0_data_nxt[6]~34_combout ;
wire \u0|nios2_qsys_0|av_ld_byte0_data[2]~0_combout ;
wire \u0|nios2_qsys_0|W_rf_wr_data[6]~17_combout ;
wire \u0|nios2_qsys_0|E_src1[17]~0_combout ;
wire \u0|nios2_qsys_0|F_pc_no_crst_nxt[15]~0_combout ;
wire \u0|nios2_qsys_0|F_pc_no_crst_nxt[15]~1_combout ;
wire \u0|nios2_qsys_0|F_pc_plus_one[14]~29 ;
wire \u0|nios2_qsys_0|F_pc_plus_one[15]~30_combout ;
wire \u0|nios2_qsys_0|Add2~34_combout ;
wire \u0|nios2_qsys_0|Add1~34_combout ;
wire \u0|nios2_qsys_0|E_arith_result[17]~0_combout ;
wire \u0|nios2_qsys_0|W_alu_result[17]~0_combout ;
wire \u0|nios2_qsys_0|E_shift_rot_result_nxt[17]~0_combout ;
wire \u0|nios2_qsys_0|R_src2_lo[15]~1_combout ;
wire \u0|nios2_qsys_0|E_logic_result[15]~2_combout ;
wire \u0|nios2_qsys_0|W_alu_result[15]~2_combout ;
wire \u0|addr_router_001|Equal1~0_combout ;
wire \u0|addr_router_001|Equal2~2_combout ;
wire \u0|addr_router_001|Equal2~5_combout ;
wire \u0|addr_router_001|Equal6~0_combout ;
wire \u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout ;
wire \u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~1_combout ;
wire \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~17_combout ;
wire \u0|to_hw_data|data_out[21]~feeder_combout ;
wire \u0|rsp_xbar_mux_001|src_payload~43_combout ;
wire \u0|rsp_xbar_mux_001|src_payload~44_combout ;
wire \u0|nios2_qsys_0|av_ld_byte2_data[5]~5_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[5]~26_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a101 ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[5]~27_combout ;
wire \u0|nios2_qsys_0|av_ld_byte0_data_nxt[5]~37_combout ;
wire \u0|nios2_qsys_0|av_ld_byte0_data_nxt[5]~35_combout ;
wire \u0|nios2_qsys_0|av_ld_byte0_data_nxt[5]~38_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[7]~36_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[7]~37_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_addr[7]~7_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_byteenable[0]~0_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[1]~1_combout ;
wire \u0|cmd_xbar_mux|src_payload~12_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[4]~10_combout ;
wire \u0|cmd_xbar_mux|src_payload~20_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[10]~feeder_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~31_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~80_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~81_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[1]~13_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~75_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_rd~0_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_rd~regout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_rd_d1~regout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[0]~0_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[26]~feeder_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg~0_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~15_combout ;
wire \u0|cmd_xbar_mux|src_payload~19_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[7]~18_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[16]~16_combout ;
wire \u0|cmd_xbar_mux|src_payload~23_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[18]~22_combout ;
wire \u0|cmd_xbar_mux|src_payload~22_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[19]~21_combout ;
wire \u0|cmd_xbar_mux|src_payload~21_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[20]~20_combout ;
wire \u0|cmd_xbar_mux|src_payload~11_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[21]~9_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~25_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[0]~9_combout ;
wire \u0|cmd_xbar_mux|src_payload~7_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[23]~5_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_byteenable[2]~1_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~14_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[22]~4_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~20_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~60_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~61_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[32]~29_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[18]~feeder_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~22_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~62_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~63_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[19]~feeder_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~18_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~24_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~56_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~17_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~23_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~54_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~55_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~57_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[20]~feeder_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~26_combout ;
wire \u0|cmd_xbar_mux|src_payload~24_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[17]~23_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~16_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[16]~2_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_byteenable[1]~3_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|Equal0~0_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[9]~7_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[37]~feeder_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~29_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~26_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~28_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~70_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[32]~82_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|DRsize.010~regout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[15]~9_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~27_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~29_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~72_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~73_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~71_combout ;
wire \u0|cmd_xbar_mux|src_payload~15_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[12]~13_combout ;
wire \u0|cmd_xbar_mux|src_payload~14_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[13]~12_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[14]~15_combout ;
wire \u0|cmd_xbar_mux|src_payload~18_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[15]~17_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~13_combout ;
wire \u0|cmd_xbar_mux|src_payload~8_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[24]~6_combout ;
wire \u0|cmd_xbar_mux|src_payload~9_combout ;
wire \u0|cmd_xbar_mux|src_payload~10_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[26]~8_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[27]~27_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~15_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~21_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|Mux6~0_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|Mux6~1_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[31]~7_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|Mux37~0_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~53_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~22_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~51_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~52_combout ;
wire \u0|cmd_xbar_mux|src_payload~30_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|Equal0~2_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[29]~4_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[29]~29_combout ;
wire \u0|cmd_xbar_mux|src_payload~31_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[30]~30_combout ;
wire \u0|cmd_xbar_mux|src_payload~32_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[31]~31_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_byteenable[3]~2_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~20_combout ;
wire \u0|cmd_xbar_mux|src_payload~29_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[28]~28_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~17_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[25]~7_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~27_combout ;
wire \u0|cmd_xbar_mux|src_payload~13_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[11]~11_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~33_combout ;
wire \u0|cmd_xbar_mux|src_payload~25_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[10]~24_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[12]~5_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[15]~feeder_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~76_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~77_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~79_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[12]~feeder_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[9]~25_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~30_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~24_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~66_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~67_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~8_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~37_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~38_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_rd~0_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_rd~1_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_rd~regout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~31_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~23_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~64_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~65_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~25_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~68_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~69_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~32_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[6]~19_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|Equal0~1_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[5]~3_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[5]~14_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~11_combout ;
wire \u0|cmd_xbar_mux|src_payload~4_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[3]~3_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~10_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[2]~2_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~18_combout ;
wire \u0|nios2_qsys_0|F_iw[7]~33_combout ;
wire \u0|nios2_qsys_0|F_iw[7]~34_combout ;
wire \u0|nios2_qsys_0|E_wrctl_status~0_combout ;
wire \u0|nios2_qsys_0|E_control_rd_data[5]~3_combout ;
wire \u0|nios2_qsys_0|W_rf_wr_data[5]~18_combout ;
wire \u0|nios2_qsys_0|W_rf_wr_data[5]~19_combout ;
wire \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|wdata[0]~feeder_combout ;
wire \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ;
wire \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ;
wire \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ;
wire \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ;
wire \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ;
wire \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ;
wire \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ;
wire \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ;
wire \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ;
wire \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ;
wire \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ;
wire \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout ;
wire \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ;
wire \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout ;
wire \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ;
wire \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout ;
wire \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ;
wire \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout ;
wire \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ;
wire \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout ;
wire \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ;
wire \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout ;
wire \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~1_combout ;
wire \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~2_combout ;
wire \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~5_combout ;
wire \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~7_combout ;
wire \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rvalid~regout ;
wire \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~0_combout ;
wire \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~3_combout ;
wire \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0_combout ;
wire \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~1_combout ;
wire \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~regout ;
wire \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~6_combout ;
wire \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~15_combout ;
wire \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~17_combout ;
wire \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|wdata[2]~feeder_combout ;
wire \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~11_combout ;
wire \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rdata[5]~feeder_combout ;
wire \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~18_combout ;
wire \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|wdata[3]~feeder_combout ;
wire \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~19_combout ;
wire \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|wdata[4]~feeder_combout ;
wire \u0|jtag_uart_0|av_readdata[4]~8_combout ;
wire \u0|nios2_qsys_0|av_ld_byte0_data_nxt[4]~39_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a100 ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[4]~16_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[4]~17_combout ;
wire \u0|nios2_qsys_0|av_ld_byte0_data_nxt[4]~46_combout ;
wire \u0|nios2_qsys_0|av_ld_byte0_data_nxt[4]~40_combout ;
wire \u0|nios2_qsys_0|av_ld_byte1_data[4]~4_combout ;
wire \u0|nios2_qsys_0|av_ld_byte0_data_nxt[4]~47_combout ;
wire \u0|nios2_qsys_0|W_rf_wr_data[4]~20_combout ;
wire \u0|cmd_xbar_mux_001|src_payload~7_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99 ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[3]~18_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[3]~19_combout ;
wire \u0|nios2_qsys_0|av_ld_byte0_data_nxt[3]~26_combout ;
wire \u0|nios2_qsys_0|av_ld_byte0_data_nxt[3]~28_combout ;
wire \u0|nios2_qsys_0|av_ld_byte1_data[3]~5_combout ;
wire \u0|nios2_qsys_0|av_ld_byte0_data_nxt[3]~43_combout ;
wire \u0|nios2_qsys_0|W_rf_wr_data[3]~5_combout ;
wire \u0|nios2_qsys_0|R_src1[0]~35_combout ;
wire \u0|nios2_qsys_0|Add2~0_combout ;
wire \u0|nios2_qsys_0|Add1~0_combout ;
wire \u0|nios2_qsys_0|E_arith_result[0]~6_combout ;
wire \u0|nios2_qsys_0|W_alu_result[0]~16_combout ;
wire \u0|nios2_qsys_0|av_ld_rshift8~0_combout ;
wire \u0|nios2_qsys_0|av_ld_rshift8~1_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|monitor_go~0_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|monitor_go~1_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|monitor_go~regout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~7_combout ;
wire \u0|nios2_qsys_0|av_ld_byte0_data_nxt[2]~22_combout ;
wire \u0|nios2_qsys_0|av_ld_byte0_data_nxt[2]~25_combout ;
wire \u0|nios2_qsys_0|W_rf_wr_data[2]~4_combout ;
wire \u0|nios2_qsys_0|E_src1[13]~4_combout ;
wire \u0|nios2_qsys_0|E_logic_result[13]~13_combout ;
wire \u0|nios2_qsys_0|W_alu_result[13]~4_combout ;
wire \u0|addr_router_001|Equal2~3_combout ;
wire \u0|addr_router_001|Equal2~4_combout ;
wire \u0|to_hw_data_s1_translator|read_latency_shift_reg~2_combout ;
wire \u0|to_hw_data_s1_translator|read_latency_shift_reg~3_combout ;
wire \u0|to_hw_data_s1_translator|read_latency_shift_reg~4_combout ;
wire \u0|jtag_uart_0|ien_AE~feeder_combout ;
wire \u0|jtag_uart_0|ien_AF~2_combout ;
wire \u0|jtag_uart_0|ien_AE~regout ;
wire \u0|jtag_uart_0|av_readdata[1]~0_combout ;
wire \u0|nios2_qsys_0|av_ld_byte0_data_nxt[1]~14_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~1_combout ;
wire \u0|nios2_qsys_0|av_ld_byte0_data_nxt[1]~41_combout ;
wire \u0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout ;
wire \u0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout ;
wire \u0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout ;
wire \u0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout ;
wire \u0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \u0|to_hw_sig_s1_translator|read_latency_shift_reg~2_combout ;
wire \u0|nios2_qsys_0|av_ld_byte0_data_nxt[1]~15_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[1]~0_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a97 ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[1]~1_combout ;
wire \u0|nios2_qsys_0|av_ld_byte0_data_nxt[1]~16_combout ;
wire \u0|nios2_qsys_0|av_ld_byte0_data_nxt[1]~17_combout ;
wire \u0|nios2_qsys_0|W_rf_wr_data[1]~0_combout ;
wire \u0|nios2_qsys_0|d_writedata[31]~7_combout ;
wire \u0|nios2_qsys_0|d_writedata[31]~feeder_combout ;
wire \u0|cmd_xbar_mux_001|src_payload~31_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[31]~62_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[31]~63_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~31_combout ;
wire \u0|nios2_qsys_0|F_iw[31]~58_combout ;
wire \u0|nios2_qsys_0|F_iw[31]~59_combout ;
wire \u0|nios2_qsys_0|E_src1[5]~12_combout ;
wire \u0|nios2_qsys_0|F_pc_plus_one[3]~6_combout ;
wire \u0|nios2_qsys_0|Add2~5 ;
wire \u0|nios2_qsys_0|Add2~7 ;
wire \u0|nios2_qsys_0|Add2~9 ;
wire \u0|nios2_qsys_0|Add2~11 ;
wire \u0|nios2_qsys_0|Add2~13 ;
wire \u0|nios2_qsys_0|Add2~15 ;
wire \u0|nios2_qsys_0|Add2~16_combout ;
wire \u0|nios2_qsys_0|F_pc[6]~6_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_addr[6]~6_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~30_combout ;
wire \u0|nios2_qsys_0|F_iw[30]~56_combout ;
wire \u0|nios2_qsys_0|F_iw[30]~57_combout ;
wire \u0|nios2_qsys_0|E_src1[7]~10_combout ;
wire \u0|nios2_qsys_0|R_src2_lo[7]~9_combout ;
wire \u0|nios2_qsys_0|E_logic_result[7]~9_combout ;
wire \u0|nios2_qsys_0|W_alu_result[7]~10_combout ;
wire \u0|nios2_qsys_0|E_shift_rot_result_nxt[5]~12_combout ;
wire \u0|nios2_qsys_0|E_shift_rot_result_nxt[6]~11_combout ;
wire \u0|nios2_qsys_0|E_shift_rot_result_nxt[7]~9_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_addr[5]~5_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[0]~14_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[0]~15_combout ;
wire \u0|nios2_qsys_0|F_iw[0]~14_combout ;
wire \u0|nios2_qsys_0|F_iw[0]~15_combout ;
wire \u0|nios2_qsys_0|D_ctrl_ld~4_combout ;
wire \u0|nios2_qsys_0|R_ctrl_ld~regout ;
wire \u0|nios2_qsys_0|E_shift_rot_cnt[0]~6 ;
wire \u0|nios2_qsys_0|E_shift_rot_cnt[1]~7_combout ;
wire \u0|nios2_qsys_0|R_src2_lo[1]~15_combout ;
wire \u0|nios2_qsys_0|E_shift_rot_cnt[1]~8 ;
wire \u0|nios2_qsys_0|E_shift_rot_cnt[2]~10 ;
wire \u0|nios2_qsys_0|E_shift_rot_cnt[3]~11_combout ;
wire \u0|nios2_qsys_0|E_shift_rot_cnt[3]~12 ;
wire \u0|nios2_qsys_0|E_shift_rot_cnt[4]~13_combout ;
wire \u0|nios2_qsys_0|E_stall~1_combout ;
wire \u0|nios2_qsys_0|E_shift_rot_cnt[0]~5_combout ;
wire \u0|nios2_qsys_0|R_src2_lo[0]~16_combout ;
wire \u0|nios2_qsys_0|E_stall~0_combout ;
wire \u0|nios2_qsys_0|E_stall~2_combout ;
wire \u0|nios2_qsys_0|E_stall~4_combout ;
wire \u0|nios2_qsys_0|E_valid~1_combout ;
wire \u0|nios2_qsys_0|E_valid~regout ;
wire \u0|nios2_qsys_0|R_src1~32_combout ;
wire \u0|nios2_qsys_0|E_src1[6]~11_combout ;
wire \u0|nios2_qsys_0|Add1~12_combout ;
wire \u0|nios2_qsys_0|F_pc[4]~8_combout ;
wire \u0|nios2_qsys_0|R_src2_lo[6]~10_combout ;
wire \u0|nios2_qsys_0|E_logic_result[6]~11_combout ;
wire \u0|nios2_qsys_0|W_alu_result[6]~11_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_addr[4]~4_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~3_combout ;
wire \u0|nios2_qsys_0|F_iw[23]~4_combout ;
wire \u0|nios2_qsys_0|F_iw[23]~5_combout ;
wire \u0|nios2_qsys_0|d_writedata[26]~2_combout ;
wire \u0|cmd_xbar_mux_001|src_payload~5_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[26]~10_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[26]~11_combout ;
wire \u0|nios2_qsys_0|F_iw[26]~10_combout ;
wire \u0|nios2_qsys_0|F_iw[26]~11_combout ;
wire \u0|nios2_qsys_0|D_dst_regnum[4]~6_combout ;
wire \u0|nios2_qsys_0|d_writedata[24]~0_combout ;
wire \u0|cmd_xbar_mux_001|src_payload~26_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108 ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[12]~24_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[12]~25_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~13_combout ;
wire \u0|nios2_qsys_0|F_iw[12]~23_combout ;
wire \u0|nios2_qsys_0|F_iw[12]~24_combout ;
wire \u0|nios2_qsys_0|D_ctrl_uncond_cti_non_br~0_combout ;
wire \u0|rsp_xbar_mux|src_payload~2_combout ;
wire \u0|nios2_qsys_0|F_iw[1]~16_combout ;
wire \u0|nios2_qsys_0|D_ctrl_jmp_direct~0_combout ;
wire \u0|nios2_qsys_0|D_ctrl_uncond_cti_non_br~1_combout ;
wire \u0|nios2_qsys_0|R_ctrl_uncond_cti_non_br~regout ;
wire \u0|nios2_qsys_0|F_pc_sel_nxt~0_combout ;
wire \u0|nios2_qsys_0|F_pc_sel_nxt.10~0_combout ;
wire \u0|nios2_qsys_0|Add2~10_combout ;
wire \u0|nios2_qsys_0|Add1~10_combout ;
wire \u0|nios2_qsys_0|E_arith_result[5]~3_combout ;
wire \u0|nios2_qsys_0|F_pc_no_crst_nxt[3]~4_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_addr[3]~3_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~4_combout ;
wire \u0|nios2_qsys_0|F_iw[24]~6_combout ;
wire \u0|nios2_qsys_0|F_iw[24]~7_combout ;
wire \u0|nios2_qsys_0|D_dst_regnum[2]~5_combout ;
wire \u0|nios2_qsys_0|E_st_data[19]~3_combout ;
wire \u0|cmd_xbar_mux_001|src_payload~21_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[19]~42_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[19]~43_combout ;
wire \u0|nios2_qsys_0|F_iw[19]~39_combout ;
wire \u0|nios2_qsys_0|E_src1[15]~2_combout ;
wire \u0|nios2_qsys_0|F_pc_plus_one[13]~26_combout ;
wire \u0|nios2_qsys_0|Add2~30_combout ;
wire \u0|nios2_qsys_0|Add1~30_combout ;
wire \u0|nios2_qsys_0|F_pc[13]~0_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode_a|w_anode2174w[2]~0_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[10]~48_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[10]~49_combout ;
wire \u0|nios2_qsys_0|F_iw[10]~44_combout ;
wire \u0|nios2_qsys_0|F_iw[10]~45_combout ;
wire \u0|nios2_qsys_0|R_src2_lo[4]~12_combout ;
wire \u0|nios2_qsys_0|Add1~8_combout ;
wire \u0|nios2_qsys_0|F_pc[2]~9_combout ;
wire \u0|nios2_qsys_0|E_src1[4]~13_combout ;
wire \u0|nios2_qsys_0|E_logic_result[4]~10_combout ;
wire \u0|nios2_qsys_0|W_alu_result[4]~13_combout ;
wire \u0|nios2_qsys_0|E_shift_rot_result_nxt[4]~10_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_addr[2]~2_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~34_combout ;
wire \u0|cmd_xbar_mux|src_payload~27_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[8]~26_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~18_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[27]~feeder_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~11_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~43_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~44_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[28]~feeder_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~13_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~47_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~50_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~48_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[29]~feeder_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~19_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~12_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~45_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~46_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~42_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~34_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|always1~0_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|monitor_error~0_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|monitor_error~regout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~30_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg~8_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[6]~13 ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[7]~15 ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[8]~16_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~1_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout ;
wire \u0|cmd_xbar_mux|src_payload~1_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[0]~0_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~9_combout ;
wire \u0|nios2_qsys_0|F_iw[4]~17_combout ;
wire \u0|nios2_qsys_0|F_iw[4]~18_combout ;
wire \u0|nios2_qsys_0|Equal2~0_combout ;
wire \u0|nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~1_combout ;
wire \u0|nios2_qsys_0|D_dst_regnum[0]~1_combout ;
wire \u0|nios2_qsys_0|D_dst_regnum[1]~0_combout ;
wire \u0|nios2_qsys_0|D_dst_regnum[1]~2_combout ;
wire \u0|cmd_xbar_mux|src_payload~5_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_ienable[5]~0_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[5]~feeder_combout ;
wire \u0|rsp_xbar_mux|src_payload~5_combout ;
wire \u0|nios2_qsys_0|F_iw[5]~25_combout ;
wire \u0|nios2_qsys_0|D_ctrl_b_is_dst~0_combout ;
wire \u0|nios2_qsys_0|D_ctrl_b_is_dst~1_combout ;
wire \u0|nios2_qsys_0|D_wr_dst_reg~3_combout ;
wire \u0|nios2_qsys_0|R_src2_use_imm~1_combout ;
wire \u0|nios2_qsys_0|R_src2_use_imm~regout ;
wire \u0|nios2_qsys_0|R_src2_lo[3]~13_combout ;
wire \u0|nios2_qsys_0|E_src1[3]~14_combout ;
wire \u0|nios2_qsys_0|F_pc_plus_one[1]~2_combout ;
wire \u0|nios2_qsys_0|E_logic_result[3]~14_combout ;
wire \u0|nios2_qsys_0|W_alu_result[3]~14_combout ;
wire \u0|nios2_qsys_0|E_shift_rot_result_nxt[1]~17_combout ;
wire \u0|nios2_qsys_0|E_shift_rot_result_nxt[2]~15_combout ;
wire \u0|nios2_qsys_0|E_src1[2]~15_combout ;
wire \u0|nios2_qsys_0|E_shift_rot_result_nxt[3]~14_combout ;
wire \u0|addr_router_001|src_channel[1]~5_combout ;
wire \u0|cmd_xbar_demux|src1_valid~2_combout ;
wire \u0|cmd_xbar_mux_001|arb|top_priority_reg[0]~0_combout ;
wire \u0|cmd_xbar_mux_001|arb|top_priority_reg[0]~1_combout ;
wire \u0|cmd_xbar_mux_001|arb|top_priority_reg[1]~feeder_combout ;
wire \u0|cmd_xbar_mux_001|arb|grant[1]~0_combout ;
wire \u0|cmd_xbar_mux_001|update_grant~1_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a107 ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[11]~21_combout ;
wire \u0|nios2_qsys_0|F_iw[11]~20_combout ;
wire \u0|nios2_qsys_0|Equal101~3_combout ;
wire \u0|nios2_qsys_0|Equal101~4_combout ;
wire \u0|nios2_qsys_0|hbreak_enabled~0_combout ;
wire \u0|nios2_qsys_0|hbreak_enabled~regout ;
wire \u0|nios2_qsys_0|hbreak_req~1_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~23_combout ;
wire \u0|nios2_qsys_0|F_iw[17]~42_combout ;
wire \u0|nios2_qsys_0|F_iw[17]~43_combout ;
wire \u0|nios2_qsys_0|D_dst_regnum[0]~3_combout ;
wire \u0|nios2_qsys_0|E_src1[10]~7_combout ;
wire \u0|nios2_qsys_0|F_pc_plus_one[8]~16_combout ;
wire \u0|nios2_qsys_0|Add2~20_combout ;
wire \u0|nios2_qsys_0|F_pc[8]~4_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|Equal0~0_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|Equal0~2_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode~0_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode~regout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~10_combout ;
wire \u0|rsp_xbar_mux|src_payload~3_combout ;
wire \u0|nios2_qsys_0|F_iw[3]~19_combout ;
wire \u0|nios2_qsys_0|D_logic_op[0]~1_combout ;
wire \u0|nios2_qsys_0|E_logic_result[2]~15_combout ;
wire \u0|nios2_qsys_0|W_alu_result[2]~15_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|take_action_ocireg~0_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|monitor_ready~0_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|monitor_ready~regout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~feeder_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~regout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|ir_out[0]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~3_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|ir_out[1]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~17_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~10_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~6 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~8 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~12 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~14 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~13_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~21_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~22_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[0]~feeder_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~0_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~9_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~39_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~40_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~32_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~19_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~2_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~16_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~17_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[3]~feeder_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~8_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~11_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[1]~feeder_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~1_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[1]~0_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[4]~feeder_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~14_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~15_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~12_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|DRsize.000~feeder_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|DRsize.000~regout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[0]~5_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~10_combout ;
wire \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|tdo~reg0_regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~12 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~14_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~15 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~17 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~13_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~17_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~18_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout ;
wire \altera_internal_jtag~TMSUTAP ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~27_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~7_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~35_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[23]~feeder_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~19_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~58_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~59_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~36_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~12_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~26_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~28_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|resetrequest~regout ;
wire \u0|rst_controller_001|merged_reset~0_combout ;
wire \u0|rst_controller_001|merged_reset~0clkctrl_outclk ;
wire \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout ;
wire \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout ;
wire \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout ;
wire \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ;
wire \u0|to_sw_sig_s1_translator|waitrequest_reset_override~regout ;
wire \u0|to_sw_sig_s1_translator|read_latency_shift_reg~0_combout ;
wire \u0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \u0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout ;
wire \u0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout ;
wire \u0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout ;
wire \u0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout ;
wire \u0|to_sw_sig_s1_translator|wait_latency_counter[1]~2_combout ;
wire \u0|to_sw_sig_s1_translator|wait_latency_counter~4_combout ;
wire \u0|to_sw_sig_s1_translator|wait_latency_counter[1]~0_combout ;
wire \u0|to_sw_sig_s1_translator|wait_latency_counter~3_combout ;
wire \u0|to_sw_sig_s1_translator|wait_latency_counter[1]~1_combout ;
wire \u0|to_hw_sig_s1_translator|read_latency_shift_reg~0_combout ;
wire \u0|to_hw_sig_s1_translator|read_latency_shift_reg~1_combout ;
wire \u0|cmd_xbar_demux_001|WideOr0~1_combout ;
wire \u0|addr_router_001|Equal1~1_combout ;
wire \u0|addr_router_001|src_channel[1]~6_combout ;
wire \u0|addr_router_001|src_channel[1]~4_combout ;
wire \u0|cmd_xbar_demux_001|sink_ready~3_combout ;
wire \u0|cmd_xbar_demux_001|WideOr0~2_combout ;
wire \u0|cmd_xbar_demux_001|sink_ready~0_combout ;
wire \u0|cmd_xbar_demux_001|sink_ready~1_combout ;
wire \u0|nios2_qsys_0_data_master_translator|av_waitrequest~5_combout ;
wire \u0|nios2_qsys_0_data_master_translator|write_accepted~0_combout ;
wire \u0|nios2_qsys_0_data_master_translator|write_accepted~regout ;
wire \u0|nios2_qsys_0_data_master_translator|uav_write~0_combout ;
wire \u0|jtag_uart_0|fifo_wr~0_combout ;
wire \u0|jtag_uart_0|fifo_wr~regout ;
wire \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout ;
wire \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout ;
wire \u0|jtag_uart_0|LessThan0~0_combout ;
wire \u0|jtag_uart_0|LessThan0~1_combout ;
wire \u0|jtag_uart_0|fifo_AE~regout ;
wire \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|jupdate~1_combout ;
wire \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|jupdate~regout ;
wire \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|jupdate1~feeder_combout ;
wire \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|jupdate1~regout ;
wire \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|jupdate2~regout ;
wire \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|always2~1_combout ;
wire \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|t_pause~0_combout ;
wire \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0_regout ;
wire \u0|jtag_uart_0|pause_irq~0_combout ;
wire \u0|jtag_uart_0|pause_irq~regout ;
wire \u0|jtag_uart_0|Add0~0_combout ;
wire \u0|jtag_uart_0|Add0~1 ;
wire \u0|jtag_uart_0|Add0~2_combout ;
wire \u0|jtag_uart_0|LessThan1~0_combout ;
wire \u0|jtag_uart_0|Add0~3 ;
wire \u0|jtag_uart_0|Add0~5 ;
wire \u0|jtag_uart_0|Add0~7 ;
wire \u0|jtag_uart_0|Add0~9 ;
wire \u0|jtag_uart_0|Add0~11 ;
wire \u0|jtag_uart_0|Add0~12_combout ;
wire \u0|jtag_uart_0|Add0~6_combout ;
wire \u0|jtag_uart_0|Add0~8_combout ;
wire \u0|jtag_uart_0|LessThan1~1_combout ;
wire \u0|jtag_uart_0|LessThan1~2_combout ;
wire \u0|jtag_uart_0|fifo_AF~regout ;
wire \u0|jtag_uart_0|av_readdata[8]~1_combout ;
wire \u0|nios2_qsys_0|W_ipending_reg_nxt[5]~0_combout ;
wire \u0|nios2_qsys_0|D_iw[10]~0_combout ;
wire \u0|nios2_qsys_0|F_iw[13]~22_combout ;
wire \u0|nios2_qsys_0|D_ctrl_exception~0_combout ;
wire \u0|nios2_qsys_0|D_ctrl_exception~2_combout ;
wire \u0|nios2_qsys_0|D_ctrl_exception~4_combout ;
wire \u0|nios2_qsys_0|D_ctrl_exception~combout ;
wire \u0|nios2_qsys_0|R_ctrl_exception~regout ;
wire \u0|nios2_qsys_0|F_pc_no_crst_nxt[9]~5_combout ;
wire \u0|nios2_qsys_0|F_pc_no_crst_nxt[9]~6_combout ;
wire \u0|addr_router|Equal1~0_combout ;
wire \u0|addr_router|Equal1~1_combout ;
wire \u0|cmd_xbar_demux|src0_valid~3_combout ;
wire \u0|cmd_xbar_mux|arb|top_priority_reg[0]~2_combout ;
wire \u0|cmd_xbar_mux|arb|grant[0]~1_combout ;
wire \u0|cmd_xbar_mux|WideOr1~combout ;
wire \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~0_combout ;
wire \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~1_combout ;
wire \u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg~0_combout ;
wire \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout ;
wire \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4_combout ;
wire \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout ;
wire \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout ;
wire \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]~regout ;
wire \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout ;
wire \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout ;
wire \u0|rsp_xbar_demux|src0_valid~combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~15_combout ;
wire \u0|nios2_qsys_0|F_iw[16]~27_combout ;
wire \u0|nios2_qsys_0|F_iw[16]~28_combout ;
wire \u0|nios2_qsys_0|Equal2~8_combout ;
wire \u0|nios2_qsys_0|Equal2~4_combout ;
wire \u0|nios2_qsys_0|D_ctrl_logic~8_combout ;
wire \u0|nios2_qsys_0|R_ctrl_logic~regout ;
wire \u0|nios2_qsys_0|E_logic_result[5]~12_combout ;
wire \u0|nios2_qsys_0|W_alu_result[5]~12_combout ;
wire \u0|cmd_xbar_mux_002|WideOr1~1_combout ;
wire \u0|cmd_xbar_mux_002|WideOr1~0_combout ;
wire \u0|cmd_xbar_mux_002|WideOr1~combout ;
wire \u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent|m0_write~0_combout ;
wire \u0|sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~1_combout ;
wire \u0|sysid_qsys_0_control_slave_translator|av_begintransfer~0_combout ;
wire \u0|sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~2_combout ;
wire \u0|sysid_qsys_0_control_slave_translator|wait_latency_counter~4_combout ;
wire \u0|sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~0_combout ;
wire \u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout ;
wire \u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout ;
wire \u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout ;
wire \u0|rsp_xbar_mux|src_payload~1_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~16_combout ;
wire \u0|nios2_qsys_0|F_iw[15]~29_combout ;
wire \u0|nios2_qsys_0|F_iw[15]~30_combout ;
wire \u0|nios2_qsys_0|D_ctrl_alu_subtract~3_combout ;
wire \u0|nios2_qsys_0|D_ctrl_alu_subtract~4_combout ;
wire \u0|nios2_qsys_0|D_ctrl_alu_subtract~0_combout ;
wire \u0|nios2_qsys_0|D_ctrl_alu_subtract~1_combout ;
wire \u0|nios2_qsys_0|E_alu_sub~0_combout ;
wire \u0|nios2_qsys_0|E_alu_sub~regout ;
wire \u0|nios2_qsys_0|Add2~6_combout ;
wire \u0|nios2_qsys_0|F_pc[1]~10_combout ;
wire \u0|addr_router|Equal2~3_combout ;
wire \u0|cmd_xbar_mux_001|src_valid~0_combout ;
wire \u0|cmd_xbar_mux_001|WideOr1~combout ;
wire \u0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0_combout ;
wire \u0|rsp_xbar_demux_001|src1_valid~combout ;
wire \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout ;
wire \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]~regout ;
wire \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout ;
wire \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~regout ;
wire \u0|rsp_xbar_demux|src1_valid~combout ;
wire \u0|nios2_qsys_0_data_master_translator|av_waitrequest~1_combout ;
wire \u0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]~regout ;
wire \u0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout ;
wire \u0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~1_combout ;
wire \u0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~regout ;
wire \u0|nios2_qsys_0_data_master_translator|av_waitrequest~0_combout ;
wire \u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]~regout ;
wire \u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout ;
wire \u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~regout ;
wire \u0|nios2_qsys_0_data_master_translator|av_waitrequest~3_combout ;
wire \u0|nios2_qsys_0_data_master_translator|av_waitrequest~4_combout ;
wire \u0|nios2_qsys_0_data_master_translator|read_accepted~0_combout ;
wire \u0|nios2_qsys_0_data_master_translator|read_accepted~regout ;
wire \u0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout ;
wire \u0|cmd_xbar_demux_001|src1_valid~0_combout ;
wire \u0|cmd_xbar_mux_001|arb|grant[0]~1_combout ;
wire \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout ;
wire \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout ;
wire \u0|rsp_xbar_demux_001|src0_valid~combout ;
wire \u0|nios2_qsys_0|F_iw[2]~12_combout ;
wire \u0|nios2_qsys_0|F_iw[2]~13_combout ;
wire \u0|nios2_qsys_0|D_ctrl_st~0_combout ;
wire \u0|nios2_qsys_0|R_ctrl_st~regout ;
wire \u0|nios2_qsys_0|W_valid~0_combout ;
wire \u0|nios2_qsys_0|W_valid~1_combout ;
wire \u0|nios2_qsys_0|W_valid~regout ;
wire \u0|nios2_qsys_0|i_read_nxt~0_combout ;
wire \u0|nios2_qsys_0|i_read~regout ;
wire \u0|nios2_qsys_0|F_valid~0_combout ;
wire \u0|nios2_qsys_0|wait_for_one_post_bret_inst~0_combout ;
wire \u0|nios2_qsys_0|wait_for_one_post_bret_inst~regout ;
wire \u0|nios2_qsys_0|hbreak_pending_nxt~0_combout ;
wire \u0|nios2_qsys_0|hbreak_pending~regout ;
wire \u0|nios2_qsys_0|hbreak_req~0_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a110 ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[14]~28_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[14]~29_combout ;
wire \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~14_combout ;
wire \u0|nios2_qsys_0|F_iw[14]~26_combout ;
wire \u0|nios2_qsys_0|F_iw[14]~60_combout ;
wire \u0|nios2_qsys_0|Equal101~1_combout ;
wire \u0|nios2_qsys_0|Equal101~2_combout ;
wire \u0|nios2_qsys_0|R_ctrl_rdctl_inst~regout ;
wire \u0|nios2_qsys_0|W_rf_wr_data[0]~2_combout ;
wire \u0|nios2_qsys_0|av_ld_byte0_data_nxt[0]~42_combout ;
wire \u0|nios2_qsys_0|W_rf_wr_data[0]~1_combout ;
wire \u0|nios2_qsys_0|W_rf_wr_data[0]~3_combout ;
wire \u0|to_hw_data|data_out[1]~feeder_combout ;
wire \vectorLength|data[1]~feeder_combout ;
wire \ctrl0|Equal0~0_combout ;
wire \ctrl0|Selector1~0_combout ;
wire \ctrl0|state.RESET~regout ;
wire \ctrl0|Selector0~0_combout ;
wire \ctrl0|state.IDLE~regout ;
wire \ctrl0|Selector2~0_combout ;
wire \ctrl0|Selector2~1_combout ;
wire \ctrl0|state.READ_LENGTH~regout ;
wire \ctrl0|curLength|data[0]~16_combout ;
wire \ctrl0|curLength|data[2]~22 ;
wire \ctrl0|curLength|data[3]~24 ;
wire \ctrl0|curLength|data[4]~25_combout ;
wire \u0|to_hw_data|data_out[18]~feeder_combout ;
wire \u0|to_hw_data|data_out[16]~feeder_combout ;
wire \vectorLength|data[17]~feeder_combout ;
wire \ctrl0|LessThan0~32_combout ;
wire \u0|to_hw_data|data_out[26]~feeder_combout ;
wire \u0|to_hw_data|data_out[25]~feeder_combout ;
wire \vectorLength|data[25]~feeder_combout ;
wire \ctrl0|LessThan0~34_combout ;
wire \vectorLength|data[22]~feeder_combout ;
wire \vectorLength|data[21]~feeder_combout ;
wire \ctrl0|LessThan0~33_combout ;
wire \ctrl0|LessThan0~36_combout ;
wire \ctrl0|curLength|data~18_combout ;
wire \ctrl0|curLength|data[4]~26 ;
wire \ctrl0|curLength|data[5]~28 ;
wire \ctrl0|curLength|data[6]~30 ;
wire \ctrl0|curLength|data[7]~31_combout ;
wire \ctrl0|curLength|data[7]~32 ;
wire \ctrl0|curLength|data[8]~34 ;
wire \ctrl0|curLength|data[9]~35_combout ;
wire \ctrl0|curLength|data[9]~36 ;
wire \ctrl0|curLength|data[10]~38 ;
wire \ctrl0|curLength|data[11]~39_combout ;
wire \ctrl0|curLength|data[11]~40 ;
wire \ctrl0|curLength|data[12]~42 ;
wire \ctrl0|curLength|data[13]~43_combout ;
wire \ctrl0|curLength|data[13]~44 ;
wire \ctrl0|curLength|data[14]~45_combout ;
wire \ctrl0|curLength|data[14]~46 ;
wire \ctrl0|curLength|data[15]~47_combout ;
wire \u0|to_hw_data|data_out[13]~feeder_combout ;
wire \u0|to_hw_data|data_out[12]~feeder_combout ;
wire \ctrl0|curLength|data[10]~37_combout ;
wire \u0|to_hw_data|data_out[8]~feeder_combout ;
wire \vectorLength|data[8]~feeder_combout ;
wire \ctrl0|curLength|data[6]~29_combout ;
wire \ctrl0|LessThan0~1_cout ;
wire \ctrl0|LessThan0~3_cout ;
wire \ctrl0|LessThan0~5_cout ;
wire \ctrl0|LessThan0~7_cout ;
wire \ctrl0|LessThan0~9_cout ;
wire \ctrl0|LessThan0~11_cout ;
wire \ctrl0|LessThan0~13_cout ;
wire \ctrl0|LessThan0~15_cout ;
wire \ctrl0|LessThan0~17_cout ;
wire \ctrl0|LessThan0~19_cout ;
wire \ctrl0|LessThan0~21_cout ;
wire \ctrl0|LessThan0~23_cout ;
wire \ctrl0|LessThan0~25_cout ;
wire \ctrl0|LessThan0~27_cout ;
wire \ctrl0|LessThan0~29_cout ;
wire \ctrl0|LessThan0~30_combout ;
wire \ctrl0|load_curlength[0]~0_combout ;
wire \ctrl0|curLength|data[0]~17 ;
wire \ctrl0|curLength|data[1]~19_combout ;
wire \ctrl0|curLength|data[1]~20 ;
wire \ctrl0|curLength|data[2]~21_combout ;
wire \ctrl0|Equal2~0_combout ;
wire \ctrl0|curLength|data[3]~23_combout ;
wire \ctrl0|Equal2~1_combout ;
wire \ctrl0|Equal2~7_combout ;
wire \ctrl0|Selector9~0_combout ;
wire \ctrl0|state.ACK_ADDR_S~regout ;
wire \ctrl0|Selector10~0_combout ;
wire \ctrl0|state.READ_A~regout ;
wire \ctrl0|state.STA_RDB~regout ;
wire \ctrl0|Selector3~0_combout ;
wire \ctrl0|state.ACK_LENGTH~regout ;
wire \ctrl0|WideOr2~0_combout ;
wire \ctrl0|Selector15~0_combout ;
wire \ctrl0|Selector15~1_combout ;
wire \ctrl0|state.SEND_DONE~regout ;
wire \ctrl0|WideOr2~1_combout ;
wire \ctrl0|WideOr2~combout ;
wire \ctrl0|Selector5~0_combout ;
wire \ctrl0|state.ACK_ADDR_A~regout ;
wire \ctrl0|WideOr1~0_combout ;
wire \ctrl0|WideOr3~0_combout ;
wire \ctrl0|WideOr3~combout ;
wire \ctrl0|Selector8~0_combout ;
wire \ctrl0|state.READ_ADDR_S~regout ;
wire \ctrl0|WideOr0~0_combout ;
wire \ctrl0|WideOr0~combout ;
wire \ctrl0|WideOr1~combout ;
wire \Hex0|WideOr6~0_combout ;
wire \Hex0|WideOr5~0_combout ;
wire \Hex0|WideOr4~0_combout ;
wire \Hex0|WideOr3~0_combout ;
wire \Hex0|WideOr2~0_combout ;
wire \Hex0|WideOr1~0_combout ;
wire \Hex0|WideOr0~0_combout ;
wire \vectorLength|data[2]~feeder_combout ;
wire \Hex1|WideOr6~0_combout ;
wire \Hex1|WideOr5~0_combout ;
wire \Hex1|WideOr4~0_combout ;
wire \Hex1|WideOr3~0_combout ;
wire \Hex1|WideOr2~0_combout ;
wire \Hex1|WideOr1~0_combout ;
wire \Hex1|WideOr0~0_combout ;
wire \Hex2|WideOr6~0_combout ;
wire \Hex2|WideOr5~0_combout ;
wire \Hex2|WideOr4~0_combout ;
wire \Hex2|WideOr3~0_combout ;
wire \Hex2|WideOr2~0_combout ;
wire \Hex2|WideOr1~0_combout ;
wire \Hex2|WideOr0~0_combout ;
wire \altera_reserved_tms~combout ;
wire \altera_internal_jtag~TDO ;
wire [4:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg ;
wire [9:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg ;
wire [6:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg ;
wire [2:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg ;
wire [2:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt ;
wire [15:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state ;
wire [4:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR ;
wire [0:0] \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg ;
wire [0:0] \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg ;
wire [0:0] \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg ;
wire [0:0] \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg ;
wire [2:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode_a|w_anode2161w ;
wire [5:0] \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q ;
wire [5:0] \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q ;
wire [7:0] \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b ;
wire [5:0] \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q ;
wire [5:0] \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q ;
wire [0:0] \u0|to_hw_sig_s1_translator|read_latency_shift_reg ;
wire [31:0] \u0|to_hw_sig_s1_translator|av_readdata_pre ;
wire [1:0] \u0|to_hw_sig_s1_translator|wait_latency_counter ;
wire [0:0] \u0|to_sw_sig_s1_translator|read_latency_shift_reg ;
wire [31:0] \u0|to_sw_sig_s1_translator|av_readdata_pre ;
wire [1:0] \u0|to_sw_sig_s1_translator|wait_latency_counter ;
wire [1:0] \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used ;
wire [1:0] \u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used ;
wire [1:0] \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used ;
wire [1:0] \u0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used ;
wire [1:0] \u0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used ;
wire [1:0] \u0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used ;
wire [1:0] \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain ;
wire [90:0] \u0|cmd_xbar_mux_001|src_data ;
wire [1:0] \u0|cmd_xbar_mux_001|saved_grant ;
wire [1:0] \u0|cmd_xbar_mux_001|arb|top_priority_reg ;
wire [90:0] \u0|cmd_xbar_mux_002|src_data ;
wire [1:0] \u0|cmd_xbar_mux_002|saved_grant ;
wire [1:0] \u0|cmd_xbar_mux_002|arb|top_priority_reg ;
wire [13:0] \Addr_B|data ;
wire [31:0] \A|data ;
wire [31:0] \B|data ;
wire [31:0] \S|data ;
wire [31:0] \u0|nios2_qsys_0|d_writedata ;
wire [3:0] \u0|nios2_qsys_0|d_byteenable ;
wire [7:0] \u0|nios2_qsys_0|av_ld_byte3_data ;
wire [7:0] \u0|nios2_qsys_0|av_ld_byte2_data ;
wire [7:0] \u0|nios2_qsys_0|av_ld_byte1_data ;
wire [7:0] \u0|nios2_qsys_0|av_ld_byte0_data ;
wire [1:0] \u0|nios2_qsys_0|av_ld_align_cycle ;
wire [31:0] \u0|nios2_qsys_0|W_ipending_reg ;
wire [31:0] \u0|nios2_qsys_0|W_ienable_reg ;
wire [31:0] \u0|nios2_qsys_0|W_control_rd_data ;
wire [31:0] \u0|nios2_qsys_0|W_alu_result ;
wire [1:0] \u0|nios2_qsys_0|R_logic_op ;
wire [4:0] \u0|nios2_qsys_0|R_dst_regnum ;
wire [1:0] \u0|nios2_qsys_0|R_compare_op ;
wire [15:0] \u0|nios2_qsys_0|F_pc ;
wire [31:0] \u0|nios2_qsys_0|E_src2 ;
wire [31:0] \u0|nios2_qsys_0|E_src1 ;
wire [31:0] \u0|nios2_qsys_0|E_shift_rot_result ;
wire [4:0] \u0|nios2_qsys_0|E_shift_rot_cnt ;
wire [31:0] \u0|nios2_qsys_0|E_arith_src2 ;
wire [31:0] \u0|nios2_qsys_0|E_arith_src1 ;
wire [31:0] \u0|nios2_qsys_0|D_iw ;
wire [31:0] \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b ;
wire [31:0] \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b ;
wire [31:0] \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata ;
wire [31:0] \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata ;
wire [3:0] \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|byteenable ;
wire [8:0] \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address ;
wire [0:0] \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|dreg ;
wire [31:0] \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg ;
wire [10:0] \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg ;
wire [31:0] \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a ;
wire [31:0] \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_ienable ;
wire [31:0] \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg ;
wire [37:0] \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr ;
wire [1:0] \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|ir_out ;
wire [37:0] \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo ;
wire [1:0] \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|ir ;
wire [1:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a ;
wire [31:0] \u0|jtag_uart_0|av_readdata ;
wire [5:0] \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q ;
wire [7:0] \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b ;
wire [5:0] \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q ;
wire [7:0] \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|wdata ;
wire [10:0] \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift ;
wire [7:0] \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rdata ;
wire [9:0] \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count ;
wire [31:0] \u0|to_hw_data|readdata ;
wire [31:0] \u0|to_hw_data|data_out ;
wire [31:0] \u0|to_hw_sig|readdata ;
wire [1:0] \u0|to_hw_sig|data_out ;
wire [31:0] \u0|to_sw_sig|readdata ;
wire [1:0] \u0|to_sw_sig|read_mux_out ;
wire [0:0] \u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg ;
wire [31:0] \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre ;
wire [0:0] \u0|onchip_memory2_0_s1_translator|read_latency_shift_reg ;
wire [1:0] \u0|sysid_qsys_0_control_slave_translator|wait_latency_counter ;
wire [0:0] \u0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg ;
wire [31:0] \u0|sysid_qsys_0_control_slave_translator|av_readdata_pre ;
wire [0:0] \u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg ;
wire [31:0] \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre ;
wire [1:0] \u0|to_hw_data_s1_translator|wait_latency_counter ;
wire [0:0] \u0|to_hw_data_s1_translator|read_latency_shift_reg ;
wire [31:0] \u0|to_hw_data_s1_translator|av_readdata_pre ;
wire [1:0] \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used ;
wire [1:0] \u0|rst_controller|r_sync_rst_chain ;
wire [2:0] \u0|rst_controller|altera_reset_synchronizer_int_chain ;
wire [1:0] \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain ;
wire [90:0] \u0|cmd_xbar_mux|src_data ;
wire [1:0] \u0|cmd_xbar_mux|saved_grant ;
wire [1:0] \u0|cmd_xbar_mux|arb|top_priority_reg ;
wire [15:0] \ctrl0|curLength|data ;
wire [31:0] \vectorLength|data ;
wire [13:0] \Addr_A|data ;
wire [1:0] \KEY~combout ;

wire [31:0] \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [15:0] \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [31:0] \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [15:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [15:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104_PORTADATAOUT_bus ;
wire [7:0] \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;
wire [7:0] \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus ;
wire [15:0] \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus ;

assign \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [0] = \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [1] = \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [2] = \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [3] = \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [4] = \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [5] = \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [6] = \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [7] = \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [8] = \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [9] = \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [10] = \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [11] = \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [12] = \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [13] = \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [14] = \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [15] = \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [16] = \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [17] = \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [18] = \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [19] = \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [20] = \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [21] = \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [22] = \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [23] = \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [24] = \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [25] = \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [26] = \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [27] = \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [28] = \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [29] = \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [30] = \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [31] = \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

assign \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [0] = \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [1] = \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [2] = \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [3] = \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [4] = \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [5] = \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [6] = \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [7] = \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [16] = \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [17] = \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [18] = \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [19] = \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [20] = \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [21] = \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [22] = \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [23] = \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];

assign \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [0] = \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [1] = \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [2] = \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [3] = \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [4] = \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [5] = \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [6] = \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [7] = \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [8] = \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [9] = \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [10] = \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [11] = \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [12] = \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [13] = \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [14] = \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [15] = \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [16] = \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [17] = \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [18] = \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [19] = \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [20] = \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [21] = \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [22] = \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [23] = \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [24] = \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [25] = \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [26] = \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [27] = \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [28] = \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [29] = \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [30] = \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [31] = \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1~PORTBDATAOUT0  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22~PORTBDATAOUT0  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23~PORTBDATAOUT0  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24~PORTBDATAOUT0  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25~PORTBDATAOUT0  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26~PORTBDATAOUT0  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2~PORTBDATAOUT0  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0~PORTBDATAOUT0  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96_PORTADATAOUT_bus [0];
assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a97  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96_PORTADATAOUT_bus [1];
assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a98  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96_PORTADATAOUT_bus [2];
assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96_PORTADATAOUT_bus [3];
assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a100  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96_PORTADATAOUT_bus [4];
assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a101  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96_PORTADATAOUT_bus [5];
assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a102  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96_PORTADATAOUT_bus [6];
assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96_PORTADATAOUT_bus [7];
assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a112  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96_PORTADATAOUT_bus [8];
assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96_PORTADATAOUT_bus [9];
assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a114  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96_PORTADATAOUT_bus [10];
assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a115  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96_PORTADATAOUT_bus [11];
assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a116  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96_PORTADATAOUT_bus [12];
assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a117  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96_PORTADATAOUT_bus [13];
assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a118  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96_PORTADATAOUT_bus [14];
assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96_PORTADATAOUT_bus [15];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4~PORTBDATAOUT0  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3~PORTBDATAOUT0  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11~PORTBDATAOUT0  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13~PORTBDATAOUT0  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12~PORTBDATAOUT0  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5~PORTBDATAOUT0  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14~PORTBDATAOUT0  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16~PORTBDATAOUT0  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15~PORTBDATAOUT0  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21~PORTBDATAOUT0  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7~PORTBDATAOUT0  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6~PORTBDATAOUT0  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20~PORTBDATAOUT0  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19~PORTBDATAOUT0  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18~PORTBDATAOUT0  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17~PORTBDATAOUT0  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10~PORTBDATAOUT0  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9~PORTBDATAOUT0  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8~PORTBDATAOUT0  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104_PORTADATAOUT_bus [0];
assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a105  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104_PORTADATAOUT_bus [1];
assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a106  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104_PORTADATAOUT_bus [2];
assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a107  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104_PORTADATAOUT_bus [3];
assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104_PORTADATAOUT_bus [4];
assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a109  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104_PORTADATAOUT_bus [5];
assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a110  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104_PORTADATAOUT_bus [6];
assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a111  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104_PORTADATAOUT_bus [7];
assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a120  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104_PORTADATAOUT_bus [8];
assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104_PORTADATAOUT_bus [9];
assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a122  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104_PORTADATAOUT_bus [10];
assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a123  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104_PORTADATAOUT_bus [11];
assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104_PORTADATAOUT_bus [12];
assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a125  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104_PORTADATAOUT_bus [13];
assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a126  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104_PORTADATAOUT_bus [14];
assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a127  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104_PORTADATAOUT_bus [15];

assign \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b [0] = \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [0];
assign \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b [1] = \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [1];
assign \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b [2] = \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [2];
assign \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b [3] = \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [3];
assign \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b [4] = \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [4];
assign \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b [5] = \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [5];
assign \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b [6] = \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [6];
assign \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b [7] = \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [7];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27~PORTBDATAOUT0  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28~PORTBDATAOUT0  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29~PORTBDATAOUT0  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30~PORTBDATAOUT0  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31~PORTBDATAOUT0  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

assign \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b [0] = \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [0];
assign \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b [1] = \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [1];
assign \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b [2] = \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [2];
assign \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b [3] = \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [3];
assign \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b [4] = \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [4];
assign \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b [5] = \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [5];
assign \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b [6] = \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [6];
assign \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b [7] = \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [7];

assign \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [8] = \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];
assign \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [9] = \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [1];
assign \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [10] = \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [2];
assign \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [11] = \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [3];
assign \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [12] = \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [4];
assign \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [13] = \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [5];
assign \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [14] = \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [6];
assign \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [15] = \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [7];
assign \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [24] = \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [8];
assign \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [25] = \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [9];
assign \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [26] = \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [10];
assign \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [27] = \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [11];
assign \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [28] = \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [12];
assign \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [29] = \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [13];
assign \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [30] = \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [14];
assign \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [31] = \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [15];

// Location: LCFF_X40_Y19_N11
cycloneii_lcell_ff \ctrl0|curLength|data[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ctrl0|curLength|data[5]~27_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\ctrl0|load_curlength[0]~0_combout ),
	.sload(gnd),
	.ena(\ctrl0|curLength|data~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl0|curLength|data [5]));

// Location: LCFF_X40_Y19_N17
cycloneii_lcell_ff \ctrl0|curLength|data[8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ctrl0|curLength|data[8]~33_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\ctrl0|load_curlength[0]~0_combout ),
	.sload(gnd),
	.ena(\ctrl0|curLength|data~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl0|curLength|data [8]));

// Location: LCFF_X40_Y19_N25
cycloneii_lcell_ff \ctrl0|curLength|data[12] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ctrl0|curLength|data[12]~41_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\ctrl0|load_curlength[0]~0_combout ),
	.sload(gnd),
	.ena(\ctrl0|curLength|data~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl0|curLength|data [12]));

// Location: LCCOMB_X40_Y19_N10
cycloneii_lcell_comb \ctrl0|curLength|data[5]~27 (
// Equation(s):
// \ctrl0|curLength|data[5]~27_combout  = (\ctrl0|curLength|data [5] & (!\ctrl0|curLength|data[4]~26 )) # (!\ctrl0|curLength|data [5] & ((\ctrl0|curLength|data[4]~26 ) # (GND)))
// \ctrl0|curLength|data[5]~28  = CARRY((!\ctrl0|curLength|data[4]~26 ) # (!\ctrl0|curLength|data [5]))

	.dataa(\ctrl0|curLength|data [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\ctrl0|curLength|data[4]~26 ),
	.combout(\ctrl0|curLength|data[5]~27_combout ),
	.cout(\ctrl0|curLength|data[5]~28 ));
// synopsys translate_off
defparam \ctrl0|curLength|data[5]~27 .lut_mask = 16'h5A5F;
defparam \ctrl0|curLength|data[5]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N16
cycloneii_lcell_comb \ctrl0|curLength|data[8]~33 (
// Equation(s):
// \ctrl0|curLength|data[8]~33_combout  = (\ctrl0|curLength|data [8] & (\ctrl0|curLength|data[7]~32  $ (GND))) # (!\ctrl0|curLength|data [8] & (!\ctrl0|curLength|data[7]~32  & VCC))
// \ctrl0|curLength|data[8]~34  = CARRY((\ctrl0|curLength|data [8] & !\ctrl0|curLength|data[7]~32 ))

	.dataa(\ctrl0|curLength|data [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\ctrl0|curLength|data[7]~32 ),
	.combout(\ctrl0|curLength|data[8]~33_combout ),
	.cout(\ctrl0|curLength|data[8]~34 ));
// synopsys translate_off
defparam \ctrl0|curLength|data[8]~33 .lut_mask = 16'hA50A;
defparam \ctrl0|curLength|data[8]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N24
cycloneii_lcell_comb \ctrl0|curLength|data[12]~41 (
// Equation(s):
// \ctrl0|curLength|data[12]~41_combout  = (\ctrl0|curLength|data [12] & (\ctrl0|curLength|data[11]~40  $ (GND))) # (!\ctrl0|curLength|data [12] & (!\ctrl0|curLength|data[11]~40  & VCC))
// \ctrl0|curLength|data[12]~42  = CARRY((\ctrl0|curLength|data [12] & !\ctrl0|curLength|data[11]~40 ))

	.dataa(\ctrl0|curLength|data [12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\ctrl0|curLength|data[11]~40 ),
	.combout(\ctrl0|curLength|data[12]~41_combout ),
	.cout(\ctrl0|curLength|data[12]~42 ));
// synopsys translate_off
defparam \ctrl0|curLength|data[12]~41 .lut_mask = 16'hA50A;
defparam \ctrl0|curLength|data[12]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X46_Y23_N25
cycloneii_lcell_ff \u0|nios2_qsys_0|E_src2[17] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_src2[17]~0_combout ),
	.sdata(\u0|nios2_qsys_0|D_iw [7]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(\u0|nios2_qsys_0|R_src2_hi~0_combout ),
	.sload(\u0|nios2_qsys_0|R_ctrl_hi_imm16~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_src2 [17]));

// Location: LCCOMB_X47_Y21_N18
cycloneii_lcell_comb \u0|nios2_qsys_0|Add1~2 (
// Equation(s):
// \u0|nios2_qsys_0|Add1~2_combout  = (\u0|nios2_qsys_0|E_src2 [1] & ((\u0|nios2_qsys_0|E_src1 [1] & (!\u0|nios2_qsys_0|Add1~1 )) # (!\u0|nios2_qsys_0|E_src1 [1] & ((\u0|nios2_qsys_0|Add1~1 ) # (GND))))) # (!\u0|nios2_qsys_0|E_src2 [1] & 
// ((\u0|nios2_qsys_0|E_src1 [1] & (\u0|nios2_qsys_0|Add1~1  & VCC)) # (!\u0|nios2_qsys_0|E_src1 [1] & (!\u0|nios2_qsys_0|Add1~1 ))))
// \u0|nios2_qsys_0|Add1~3  = CARRY((\u0|nios2_qsys_0|E_src2 [1] & ((!\u0|nios2_qsys_0|Add1~1 ) # (!\u0|nios2_qsys_0|E_src1 [1]))) # (!\u0|nios2_qsys_0|E_src2 [1] & (!\u0|nios2_qsys_0|E_src1 [1] & !\u0|nios2_qsys_0|Add1~1 )))

	.dataa(\u0|nios2_qsys_0|E_src2 [1]),
	.datab(\u0|nios2_qsys_0|E_src1 [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|Add1~1 ),
	.combout(\u0|nios2_qsys_0|Add1~2_combout ),
	.cout(\u0|nios2_qsys_0|Add1~3 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|Add1~2 .lut_mask = 16'h692B;
defparam \u0|nios2_qsys_0|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y21_N22
cycloneii_lcell_comb \u0|nios2_qsys_0|Add1~6 (
// Equation(s):
// \u0|nios2_qsys_0|Add1~6_combout  = (\u0|nios2_qsys_0|E_src1 [3] & ((\u0|nios2_qsys_0|E_src2 [3] & (!\u0|nios2_qsys_0|Add1~5 )) # (!\u0|nios2_qsys_0|E_src2 [3] & (\u0|nios2_qsys_0|Add1~5  & VCC)))) # (!\u0|nios2_qsys_0|E_src1 [3] & 
// ((\u0|nios2_qsys_0|E_src2 [3] & ((\u0|nios2_qsys_0|Add1~5 ) # (GND))) # (!\u0|nios2_qsys_0|E_src2 [3] & (!\u0|nios2_qsys_0|Add1~5 ))))
// \u0|nios2_qsys_0|Add1~7  = CARRY((\u0|nios2_qsys_0|E_src1 [3] & (\u0|nios2_qsys_0|E_src2 [3] & !\u0|nios2_qsys_0|Add1~5 )) # (!\u0|nios2_qsys_0|E_src1 [3] & ((\u0|nios2_qsys_0|E_src2 [3]) # (!\u0|nios2_qsys_0|Add1~5 ))))

	.dataa(\u0|nios2_qsys_0|E_src1 [3]),
	.datab(\u0|nios2_qsys_0|E_src2 [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|Add1~5 ),
	.combout(\u0|nios2_qsys_0|Add1~6_combout ),
	.cout(\u0|nios2_qsys_0|Add1~7 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|Add1~6 .lut_mask = 16'h694D;
defparam \u0|nios2_qsys_0|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y20_N0
cycloneii_lcell_comb \u0|nios2_qsys_0|Add1~16 (
// Equation(s):
// \u0|nios2_qsys_0|Add1~16_combout  = ((\u0|nios2_qsys_0|E_src2 [8] $ (\u0|nios2_qsys_0|E_src1 [8] $ (\u0|nios2_qsys_0|Add1~15 )))) # (GND)
// \u0|nios2_qsys_0|Add1~17  = CARRY((\u0|nios2_qsys_0|E_src2 [8] & (\u0|nios2_qsys_0|E_src1 [8] & !\u0|nios2_qsys_0|Add1~15 )) # (!\u0|nios2_qsys_0|E_src2 [8] & ((\u0|nios2_qsys_0|E_src1 [8]) # (!\u0|nios2_qsys_0|Add1~15 ))))

	.dataa(\u0|nios2_qsys_0|E_src2 [8]),
	.datab(\u0|nios2_qsys_0|E_src1 [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|Add1~15 ),
	.combout(\u0|nios2_qsys_0|Add1~16_combout ),
	.cout(\u0|nios2_qsys_0|Add1~17 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|Add1~16 .lut_mask = 16'h964D;
defparam \u0|nios2_qsys_0|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y20_N4
cycloneii_lcell_comb \u0|nios2_qsys_0|Add1~20 (
// Equation(s):
// \u0|nios2_qsys_0|Add1~20_combout  = ((\u0|nios2_qsys_0|E_src1 [10] $ (\u0|nios2_qsys_0|E_src2 [10] $ (\u0|nios2_qsys_0|Add1~19 )))) # (GND)
// \u0|nios2_qsys_0|Add1~21  = CARRY((\u0|nios2_qsys_0|E_src1 [10] & ((!\u0|nios2_qsys_0|Add1~19 ) # (!\u0|nios2_qsys_0|E_src2 [10]))) # (!\u0|nios2_qsys_0|E_src1 [10] & (!\u0|nios2_qsys_0|E_src2 [10] & !\u0|nios2_qsys_0|Add1~19 )))

	.dataa(\u0|nios2_qsys_0|E_src1 [10]),
	.datab(\u0|nios2_qsys_0|E_src2 [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|Add1~19 ),
	.combout(\u0|nios2_qsys_0|Add1~20_combout ),
	.cout(\u0|nios2_qsys_0|Add1~21 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|Add1~20 .lut_mask = 16'h962B;
defparam \u0|nios2_qsys_0|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y21_N18
cycloneii_lcell_comb \u0|nios2_qsys_0|Add2~2 (
// Equation(s):
// \u0|nios2_qsys_0|Add2~2_combout  = (\u0|nios2_qsys_0|E_src2 [1] & ((\u0|nios2_qsys_0|E_src1 [1] & (\u0|nios2_qsys_0|Add2~1  & VCC)) # (!\u0|nios2_qsys_0|E_src1 [1] & (!\u0|nios2_qsys_0|Add2~1 )))) # (!\u0|nios2_qsys_0|E_src2 [1] & 
// ((\u0|nios2_qsys_0|E_src1 [1] & (!\u0|nios2_qsys_0|Add2~1 )) # (!\u0|nios2_qsys_0|E_src1 [1] & ((\u0|nios2_qsys_0|Add2~1 ) # (GND)))))
// \u0|nios2_qsys_0|Add2~3  = CARRY((\u0|nios2_qsys_0|E_src2 [1] & (!\u0|nios2_qsys_0|E_src1 [1] & !\u0|nios2_qsys_0|Add2~1 )) # (!\u0|nios2_qsys_0|E_src2 [1] & ((!\u0|nios2_qsys_0|Add2~1 ) # (!\u0|nios2_qsys_0|E_src1 [1]))))

	.dataa(\u0|nios2_qsys_0|E_src2 [1]),
	.datab(\u0|nios2_qsys_0|E_src1 [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|Add2~1 ),
	.combout(\u0|nios2_qsys_0|Add2~2_combout ),
	.cout(\u0|nios2_qsys_0|Add2~3 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|Add2~2 .lut_mask = 16'h9617;
defparam \u0|nios2_qsys_0|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y21_N24
cycloneii_lcell_comb \u0|nios2_qsys_0|Add2~8 (
// Equation(s):
// \u0|nios2_qsys_0|Add2~8_combout  = ((\u0|nios2_qsys_0|E_src1 [4] $ (\u0|nios2_qsys_0|E_src2 [4] $ (!\u0|nios2_qsys_0|Add2~7 )))) # (GND)
// \u0|nios2_qsys_0|Add2~9  = CARRY((\u0|nios2_qsys_0|E_src1 [4] & ((\u0|nios2_qsys_0|E_src2 [4]) # (!\u0|nios2_qsys_0|Add2~7 ))) # (!\u0|nios2_qsys_0|E_src1 [4] & (\u0|nios2_qsys_0|E_src2 [4] & !\u0|nios2_qsys_0|Add2~7 )))

	.dataa(\u0|nios2_qsys_0|E_src1 [4]),
	.datab(\u0|nios2_qsys_0|E_src2 [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|Add2~7 ),
	.combout(\u0|nios2_qsys_0|Add2~8_combout ),
	.cout(\u0|nios2_qsys_0|Add2~9 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|Add2~8 .lut_mask = 16'h698E;
defparam \u0|nios2_qsys_0|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y21_N28
cycloneii_lcell_comb \u0|nios2_qsys_0|Add2~12 (
// Equation(s):
// \u0|nios2_qsys_0|Add2~12_combout  = ((\u0|nios2_qsys_0|E_src2 [6] $ (\u0|nios2_qsys_0|E_src1 [6] $ (!\u0|nios2_qsys_0|Add2~11 )))) # (GND)
// \u0|nios2_qsys_0|Add2~13  = CARRY((\u0|nios2_qsys_0|E_src2 [6] & ((\u0|nios2_qsys_0|E_src1 [6]) # (!\u0|nios2_qsys_0|Add2~11 ))) # (!\u0|nios2_qsys_0|E_src2 [6] & (\u0|nios2_qsys_0|E_src1 [6] & !\u0|nios2_qsys_0|Add2~11 )))

	.dataa(\u0|nios2_qsys_0|E_src2 [6]),
	.datab(\u0|nios2_qsys_0|E_src1 [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|Add2~11 ),
	.combout(\u0|nios2_qsys_0|Add2~12_combout ),
	.cout(\u0|nios2_qsys_0|Add2~13 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|Add2~12 .lut_mask = 16'h698E;
defparam \u0|nios2_qsys_0|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y20_N10
cycloneii_lcell_comb \u0|nios2_qsys_0|Add2~26 (
// Equation(s):
// \u0|nios2_qsys_0|Add2~26_combout  = (\u0|nios2_qsys_0|E_src2 [13] & ((\u0|nios2_qsys_0|E_src1 [13] & (\u0|nios2_qsys_0|Add2~25  & VCC)) # (!\u0|nios2_qsys_0|E_src1 [13] & (!\u0|nios2_qsys_0|Add2~25 )))) # (!\u0|nios2_qsys_0|E_src2 [13] & 
// ((\u0|nios2_qsys_0|E_src1 [13] & (!\u0|nios2_qsys_0|Add2~25 )) # (!\u0|nios2_qsys_0|E_src1 [13] & ((\u0|nios2_qsys_0|Add2~25 ) # (GND)))))
// \u0|nios2_qsys_0|Add2~27  = CARRY((\u0|nios2_qsys_0|E_src2 [13] & (!\u0|nios2_qsys_0|E_src1 [13] & !\u0|nios2_qsys_0|Add2~25 )) # (!\u0|nios2_qsys_0|E_src2 [13] & ((!\u0|nios2_qsys_0|Add2~25 ) # (!\u0|nios2_qsys_0|E_src1 [13]))))

	.dataa(\u0|nios2_qsys_0|E_src2 [13]),
	.datab(\u0|nios2_qsys_0|E_src1 [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|Add2~25 ),
	.combout(\u0|nios2_qsys_0|Add2~26_combout ),
	.cout(\u0|nios2_qsys_0|Add2~27 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|Add2~26 .lut_mask = 16'h9617;
defparam \u0|nios2_qsys_0|Add2~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y20_N16
cycloneii_lcell_comb \u0|nios2_qsys_0|Add2~32 (
// Equation(s):
// \u0|nios2_qsys_0|Add2~32_combout  = ((\u0|nios2_qsys_0|E_src1 [16] $ (\u0|nios2_qsys_0|E_src2 [16] $ (!\u0|nios2_qsys_0|Add2~31 )))) # (GND)
// \u0|nios2_qsys_0|Add2~33  = CARRY((\u0|nios2_qsys_0|E_src1 [16] & ((\u0|nios2_qsys_0|E_src2 [16]) # (!\u0|nios2_qsys_0|Add2~31 ))) # (!\u0|nios2_qsys_0|E_src1 [16] & (\u0|nios2_qsys_0|E_src2 [16] & !\u0|nios2_qsys_0|Add2~31 )))

	.dataa(\u0|nios2_qsys_0|E_src1 [16]),
	.datab(\u0|nios2_qsys_0|E_src2 [16]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|Add2~31 ),
	.combout(\u0|nios2_qsys_0|Add2~32_combout ),
	.cout(\u0|nios2_qsys_0|Add2~33 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|Add2~32 .lut_mask = 16'h698E;
defparam \u0|nios2_qsys_0|Add2~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M4K_X52_Y23
cycloneii_ram_block \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 (
	.portawe(\u0|nios2_qsys_0|W_rf_wren~combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|nios2_qsys_0|W_rf_wr_data[31]~34_combout ,\u0|nios2_qsys_0|W_rf_wr_data[30]~33_combout ,\u0|nios2_qsys_0|W_rf_wr_data[29]~32_combout ,\u0|nios2_qsys_0|W_rf_wr_data[28]~31_combout ,\u0|nios2_qsys_0|W_rf_wr_data[27]~30_combout ,
\u0|nios2_qsys_0|W_rf_wr_data[26]~29_combout ,\u0|nios2_qsys_0|W_rf_wr_data[25]~28_combout ,\u0|nios2_qsys_0|W_rf_wr_data[24]~27_combout ,\u0|nios2_qsys_0|W_rf_wr_data[23]~26_combout ,\u0|nios2_qsys_0|W_rf_wr_data[22]~25_combout ,
\u0|nios2_qsys_0|W_rf_wr_data[21]~24_combout ,\u0|nios2_qsys_0|W_rf_wr_data[20]~23_combout ,\u0|nios2_qsys_0|W_rf_wr_data[19]~22_combout ,\u0|nios2_qsys_0|W_rf_wr_data[18]~21_combout ,\u0|nios2_qsys_0|W_rf_wr_data[17]~6_combout ,
\u0|nios2_qsys_0|W_rf_wr_data[16]~7_combout ,\u0|nios2_qsys_0|W_rf_wr_data[15]~8_combout ,\u0|nios2_qsys_0|W_rf_wr_data[14]~9_combout ,\u0|nios2_qsys_0|W_rf_wr_data[13]~10_combout ,\u0|nios2_qsys_0|W_rf_wr_data[12]~11_combout ,
\u0|nios2_qsys_0|W_rf_wr_data[11]~12_combout ,\u0|nios2_qsys_0|W_rf_wr_data[10]~13_combout ,\u0|nios2_qsys_0|W_rf_wr_data[9]~14_combout ,\u0|nios2_qsys_0|W_rf_wr_data[8]~15_combout ,\u0|nios2_qsys_0|W_rf_wr_data[7]~16_combout ,
\u0|nios2_qsys_0|W_rf_wr_data[6]~17_combout ,\u0|nios2_qsys_0|W_rf_wr_data[5]~19_combout ,\u0|nios2_qsys_0|W_rf_wr_data[4]~20_combout ,\u0|nios2_qsys_0|W_rf_wr_data[3]~5_combout ,\u0|nios2_qsys_0|W_rf_wr_data[2]~4_combout ,
\u0|nios2_qsys_0|W_rf_wr_data[1]~0_combout ,\u0|nios2_qsys_0|W_rf_wr_data[0]~3_combout }),
	.portaaddr({\u0|nios2_qsys_0|R_dst_regnum [4],\u0|nios2_qsys_0|R_dst_regnum [3],\u0|nios2_qsys_0|R_dst_regnum [2],\u0|nios2_qsys_0|R_dst_regnum [1],\u0|nios2_qsys_0|R_dst_regnum [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(32'b00000000000000000000000000000000),
	.portbaddr({\u0|nios2_qsys_0|D_iw [26],\u0|nios2_qsys_0|D_iw [25],\u0|nios2_qsys_0|D_iw [24],\u0|nios2_qsys_0|D_iw [23],\u0|nios2_qsys_0|D_iw [22]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .init_file = "vectadd_nios2_qsys_0_rf_ram_b.mif";
defparam \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .logical_ram_name = "vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b_module:vectadd_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_crg1:auto_generated|ALTSYNCRAM";
defparam \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_width = 32;
defparam \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_byte_enable_clear = "none";
defparam \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_in_clear = "none";
defparam \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_width = 32;
defparam \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clear = "none";
defparam \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clock = "clock0";
defparam \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .mem_init0 = 1024'hDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEF;
// synopsys translate_on

// Location: M4K_X26_Y19
cycloneii_ram_block \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 (
	.portawe(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_en~combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[23]~5_combout ,\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[22]~4_combout ,
\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[21]~9_combout ,\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[20]~20_combout ,
\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[19]~21_combout ,\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[18]~22_combout ,
\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[17]~23_combout ,\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[16]~16_combout ,
\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[7]~18_combout ,\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[6]~19_combout ,
\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[5]~14_combout ,\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[4]~10_combout ,
\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[3]~3_combout ,\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[2]~2_combout ,
\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[1]~1_combout ,\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[0]~0_combout }),
	.portaaddr({\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_addr[7]~7_combout ,\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_addr[6]~6_combout ,
\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_addr[5]~5_combout ,\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_addr[4]~4_combout ,
\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_addr[3]~3_combout ,\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_addr[2]~2_combout ,
\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_addr[1]~1_combout ,\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_addr[0]~0_combout }),
	.portabyteenamasks({\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_byteenable[2]~1_combout ,\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_byteenable[0]~0_combout }),
	.portbdatain(16'b0000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .init_file = "vectadd_nios2_qsys_0_ociram_default_contents.mif";
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .logical_ram_name = "vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_nios2_ocimem:the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram_module:vectadd_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_f881:auto_generated|ALTSYNCRAM";
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_enable_mask_width = 2;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_size = 8;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_width = 16;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_width = 16;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .mem_init1 = 2048'h2B14F3646EBB59D49E8A38058C3B766559ECF9ADC3538B4D07A291AA271280BCB116E52DD52FF8E6DC96074E8A51B5D46A37A7265E4834939A12B086A5760EF51632A960715169D01589587F0E36C9CE0CBDFE5E18751D8FCA88279EB411BF76BE88FEA77534691C8F52E9F13CDC5FBC535DBBBD54DAF288CEC5B43D86E551A7AE0B9F6907D8C4316E14665E49221416B6199CEC49688218DAFA23E963F28F104B993A1F7C2D37A9F7BDAB0D8A2AE36457F36C343B2078C63209122D8D29173AAA45AB33E8146FEC6F20457713D46A206CF9D94E5E12910D1BE16C812A8AB57E3F1E8F3DB0BD18740A7D2246492157D33A1E9F73D8209944BAA3BE6D8E072665;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .mem_init0 = 2048'h0FF693B608FB10D80EA5EDD2511284E4E6317B4A0C593F145330D64BDFB038877FEEA30716ED0272AF9845B47FB890EEC4742A4E11B02EE63C9A6FA35177854EA4E57CC83F64BDCB11580444F9E3574818B879D64A2333239ABF481E485ADC12D2EDAB528681DB6B9AE4E81CF3A4657B090D049CDDA52B7490A22CF4EA4DE98B4EF7FD4D51342BBA7F3EAFA3B30BA801DA5397D7FD4692319454A8CF6B4E89034D033E13E47F7A43D347F4648BFBCC51B0ADF132E1E756E3BAB4B907015F5922F4112B2D5542527C0D0F94C592627E0501E9CD25EC9913F348E3DC351F71144197146103F79EA3D030864D621D638B85D02AD928435BA60961C4FDD1AA9599F9;
// synopsys translate_on

// Location: LCFF_X43_Y21_N3
cycloneii_lcell_ff \u0|nios2_qsys_0|W_alu_result[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|W_alu_result[1]~17_combout ),
	.sdata(\u0|nios2_qsys_0|E_shift_rot_result [1]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(\u0|nios2_qsys_0|E_alu_result~28_combout ),
	.sload(\u0|nios2_qsys_0|R_ctrl_shift_rot~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|W_alu_result [1]));

// Location: LCCOMB_X46_Y23_N24
cycloneii_lcell_comb \u0|nios2_qsys_0|E_src2[17]~0 (
// Equation(s):
// \u0|nios2_qsys_0|E_src2[17]~0_combout  = (\u0|nios2_qsys_0|R_src2_use_imm~regout  & ((\u0|nios2_qsys_0|D_iw [21]))) # (!\u0|nios2_qsys_0|R_src2_use_imm~regout  & (\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b 
// [17]))

	.dataa(\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [17]),
	.datab(\u0|nios2_qsys_0|D_iw [21]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|R_src2_use_imm~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_src2[17]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_src2[17]~0 .lut_mask = 16'hCCAA;
defparam \u0|nios2_qsys_0|E_src2[17]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X52_Y22
cycloneii_ram_block \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 (
	.portawe(\u0|nios2_qsys_0|W_rf_wren~combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|nios2_qsys_0|W_rf_wr_data[31]~34_combout ,\u0|nios2_qsys_0|W_rf_wr_data[30]~33_combout ,\u0|nios2_qsys_0|W_rf_wr_data[29]~32_combout ,\u0|nios2_qsys_0|W_rf_wr_data[28]~31_combout ,\u0|nios2_qsys_0|W_rf_wr_data[27]~30_combout ,
\u0|nios2_qsys_0|W_rf_wr_data[26]~29_combout ,\u0|nios2_qsys_0|W_rf_wr_data[25]~28_combout ,\u0|nios2_qsys_0|W_rf_wr_data[24]~27_combout ,\u0|nios2_qsys_0|W_rf_wr_data[23]~26_combout ,\u0|nios2_qsys_0|W_rf_wr_data[22]~25_combout ,
\u0|nios2_qsys_0|W_rf_wr_data[21]~24_combout ,\u0|nios2_qsys_0|W_rf_wr_data[20]~23_combout ,\u0|nios2_qsys_0|W_rf_wr_data[19]~22_combout ,\u0|nios2_qsys_0|W_rf_wr_data[18]~21_combout ,\u0|nios2_qsys_0|W_rf_wr_data[17]~6_combout ,
\u0|nios2_qsys_0|W_rf_wr_data[16]~7_combout ,\u0|nios2_qsys_0|W_rf_wr_data[15]~8_combout ,\u0|nios2_qsys_0|W_rf_wr_data[14]~9_combout ,\u0|nios2_qsys_0|W_rf_wr_data[13]~10_combout ,\u0|nios2_qsys_0|W_rf_wr_data[12]~11_combout ,
\u0|nios2_qsys_0|W_rf_wr_data[11]~12_combout ,\u0|nios2_qsys_0|W_rf_wr_data[10]~13_combout ,\u0|nios2_qsys_0|W_rf_wr_data[9]~14_combout ,\u0|nios2_qsys_0|W_rf_wr_data[8]~15_combout ,\u0|nios2_qsys_0|W_rf_wr_data[7]~16_combout ,
\u0|nios2_qsys_0|W_rf_wr_data[6]~17_combout ,\u0|nios2_qsys_0|W_rf_wr_data[5]~19_combout ,\u0|nios2_qsys_0|W_rf_wr_data[4]~20_combout ,\u0|nios2_qsys_0|W_rf_wr_data[3]~5_combout ,\u0|nios2_qsys_0|W_rf_wr_data[2]~4_combout ,
\u0|nios2_qsys_0|W_rf_wr_data[1]~0_combout ,\u0|nios2_qsys_0|W_rf_wr_data[0]~3_combout }),
	.portaaddr({\u0|nios2_qsys_0|R_dst_regnum [4],\u0|nios2_qsys_0|R_dst_regnum [3],\u0|nios2_qsys_0|R_dst_regnum [2],\u0|nios2_qsys_0|R_dst_regnum [1],\u0|nios2_qsys_0|R_dst_regnum [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(32'b00000000000000000000000000000000),
	.portbaddr({\u0|nios2_qsys_0|D_iw [31],\u0|nios2_qsys_0|D_iw [30],\u0|nios2_qsys_0|D_iw [29],\u0|nios2_qsys_0|D_iw [28],\u0|nios2_qsys_0|D_iw [27]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .init_file = "vectadd_nios2_qsys_0_rf_ram_a.mif";
defparam \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .logical_ram_name = "vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a_module:vectadd_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_brg1:auto_generated|ALTSYNCRAM";
defparam \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_width = 32;
defparam \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_byte_enable_clear = "none";
defparam \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_in_clear = "none";
defparam \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_width = 32;
defparam \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clear = "none";
defparam \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clock = "clock0";
defparam \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .mem_init0 = 1024'hDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEF;
// synopsys translate_on

// Location: LCFF_X43_Y19_N25
cycloneii_lcell_ff \u0|nios2_qsys_0|E_shift_rot_cnt[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_shift_rot_cnt[2]~9_combout ),
	.sdata(\u0|nios2_qsys_0|E_src2 [2]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u0|nios2_qsys_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_shift_rot_cnt [2]));

// Location: M4K_X13_Y5
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode2|w_anode2182w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode_a|w_anode2182w[2]~0_combout ),
	.ena1(gnd),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~0_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [32]}),
	.portbdatain({\S|data [1]}),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\addrmux|Mux0~0_combout ,\addrmux|Mux1~0_combout ,\addrmux|Mux2~0_combout ,\addrmux|Mux3~0_combout ,\addrmux|Mux4~0_combout ,\addrmux|Mux5~0_combout ,\addrmux|Mux6~0_combout ,\addrmux|Mux7~0_combout }),
	.portbbyteenamasks({vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65 .init_file = "vectadd_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65 .logical_ram_name = "vectadd:u0|vectadd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5e32:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65 .mixed_port_feed_through_mode = "dont_care";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65 .operation_mode = "bidir_dual_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65 .port_a_first_bit_number = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65 .port_b_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65 .port_b_address_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65 .port_b_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65 .port_b_byte_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65 .port_b_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65 .port_b_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65 .port_b_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65 .port_b_data_in_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65 .port_b_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65 .port_b_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65 .port_b_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65 .port_b_first_bit_number = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65 .port_b_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65 .port_b_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65 .port_b_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65 .port_b_read_enable_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65 .port_b_read_enable_write_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X13_Y4
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode2|w_anode2174w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode_a|w_anode2174w[2]~0_combout ),
	.ena1(gnd),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~0_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [32]}),
	.portbdatain({\S|data [1]}),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\addrmux|Mux0~0_combout ,\addrmux|Mux1~0_combout ,\addrmux|Mux2~0_combout ,\addrmux|Mux3~0_combout ,\addrmux|Mux4~0_combout ,\addrmux|Mux5~0_combout ,\addrmux|Mux6~0_combout ,\addrmux|Mux7~0_combout }),
	.portbbyteenamasks({vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33 .init_file = "vectadd_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33 .logical_ram_name = "vectadd:u0|vectadd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5e32:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33 .mixed_port_feed_through_mode = "dont_care";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33 .operation_mode = "bidir_dual_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33 .port_b_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33 .port_b_address_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33 .port_b_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33 .port_b_byte_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33 .port_b_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33 .port_b_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33 .port_b_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33 .port_b_data_in_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33 .port_b_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33 .port_b_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33 .port_b_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33 .port_b_first_bit_number = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33 .port_b_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33 .port_b_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33 .port_b_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33 .port_b_read_enable_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33 .port_b_read_enable_write_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N2
cycloneii_lcell_comb \u0|nios2_qsys_0|W_alu_result[1]~17 (
// Equation(s):
// \u0|nios2_qsys_0|W_alu_result[1]~17_combout  = (\u0|nios2_qsys_0|R_ctrl_logic~regout  & ((\u0|nios2_qsys_0|E_logic_result[1]~16_combout ))) # (!\u0|nios2_qsys_0|R_ctrl_logic~regout  & (\u0|nios2_qsys_0|E_arith_result[1]~4_combout ))

	.dataa(\u0|nios2_qsys_0|E_arith_result[1]~4_combout ),
	.datab(\u0|nios2_qsys_0|R_ctrl_logic~regout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|E_logic_result[1]~16_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|W_alu_result[1]~17_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|W_alu_result[1]~17 .lut_mask = 16'hEE22;
defparam \u0|nios2_qsys_0|W_alu_result[1]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y22_N17
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|jtag_break (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|jtag_break~0_combout ),
	.sdata(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|jtag_break~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|jtag_break~regout ));

// Location: M4K_X13_Y25
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode2|w_anode2161w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode_a|w_anode2161w [2]),
	.ena1(\u0|rst_controller|r_sync_rst_dly~regout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~1_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [34]}),
	.portbdatain({\S|data [22]}),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\addrmux|Mux0~0_combout ,\addrmux|Mux1~0_combout ,\addrmux|Mux2~0_combout ,\addrmux|Mux3~0_combout ,\addrmux|Mux4~0_combout ,\addrmux|Mux5~0_combout ,\addrmux|Mux6~0_combout ,\addrmux|Mux7~0_combout }),
	.portbbyteenamasks({vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22 .init_file = "vectadd_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22 .logical_ram_name = "vectadd:u0|vectadd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5e32:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22 .operation_mode = "bidir_dual_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22 .port_b_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22 .port_b_byte_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22 .port_b_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22 .port_b_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22 .port_b_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22 .port_b_data_in_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22 .port_b_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22 .port_b_first_bit_number = 22;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22 .port_b_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22 .port_b_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22 .port_b_read_enable_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22 .port_b_read_enable_write_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X52_Y25
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode2|w_anode2174w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode_a|w_anode2174w[2]~0_combout ),
	.ena1(gnd),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~2_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [34]}),
	.portbdatain({\S|data [23]}),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\addrmux|Mux0~0_combout ,\addrmux|Mux1~0_combout ,\addrmux|Mux2~0_combout ,\addrmux|Mux3~0_combout ,\addrmux|Mux4~0_combout ,\addrmux|Mux5~0_combout ,\addrmux|Mux6~0_combout ,\addrmux|Mux7~0_combout }),
	.portbbyteenamasks({vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55 .init_file = "vectadd_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55 .logical_ram_name = "vectadd:u0|vectadd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5e32:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55 .mixed_port_feed_through_mode = "dont_care";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55 .operation_mode = "bidir_dual_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55 .port_a_first_bit_number = 23;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55 .port_b_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55 .port_b_address_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55 .port_b_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55 .port_b_byte_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55 .port_b_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55 .port_b_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55 .port_b_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55 .port_b_data_in_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55 .port_b_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55 .port_b_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55 .port_b_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55 .port_b_first_bit_number = 23;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55 .port_b_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55 .port_b_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55 .port_b_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55 .port_b_read_enable_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55 .port_b_read_enable_write_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X52_Y26
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode2|w_anode2182w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode_a|w_anode2182w[2]~0_combout ),
	.ena1(gnd),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~2_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [34]}),
	.portbdatain({\S|data [23]}),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\addrmux|Mux0~0_combout ,\addrmux|Mux1~0_combout ,\addrmux|Mux2~0_combout ,\addrmux|Mux3~0_combout ,\addrmux|Mux4~0_combout ,\addrmux|Mux5~0_combout ,\addrmux|Mux6~0_combout ,\addrmux|Mux7~0_combout }),
	.portbbyteenamasks({vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87 .init_file = "vectadd_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87 .logical_ram_name = "vectadd:u0|vectadd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5e32:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87 .mixed_port_feed_through_mode = "dont_care";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87 .operation_mode = "bidir_dual_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87 .port_a_first_bit_number = 23;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87 .port_a_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87 .port_b_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87 .port_b_address_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87 .port_b_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87 .port_b_byte_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87 .port_b_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87 .port_b_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87 .port_b_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87 .port_b_data_in_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87 .port_b_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87 .port_b_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87 .port_b_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87 .port_b_first_bit_number = 23;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87 .port_b_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87 .port_b_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87 .port_b_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87 .port_b_read_enable_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87 .port_b_read_enable_write_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X52_Y24
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode2|w_anode2161w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode_a|w_anode2161w [2]),
	.ena1(\u0|rst_controller|r_sync_rst_dly~regout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~2_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [34]}),
	.portbdatain({\S|data [23]}),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\addrmux|Mux0~0_combout ,\addrmux|Mux1~0_combout ,\addrmux|Mux2~0_combout ,\addrmux|Mux3~0_combout ,\addrmux|Mux4~0_combout ,\addrmux|Mux5~0_combout ,\addrmux|Mux6~0_combout ,\addrmux|Mux7~0_combout }),
	.portbbyteenamasks({vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23 .init_file = "vectadd_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23 .logical_ram_name = "vectadd:u0|vectadd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5e32:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23 .operation_mode = "bidir_dual_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23 .port_b_address_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23 .port_b_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23 .port_b_byte_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23 .port_b_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23 .port_b_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23 .port_b_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23 .port_b_data_in_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23 .port_b_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23 .port_b_first_bit_number = 23;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23 .port_b_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23 .port_b_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23 .port_b_read_enable_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23 .port_b_read_enable_write_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X13_Y32
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode2|w_anode2182w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode_a|w_anode2182w[2]~0_combout ),
	.ena1(gnd),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~3_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [35]}),
	.portbdatain({\S|data [24]}),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\addrmux|Mux0~0_combout ,\addrmux|Mux1~0_combout ,\addrmux|Mux2~0_combout ,\addrmux|Mux3~0_combout ,\addrmux|Mux4~0_combout ,\addrmux|Mux5~0_combout ,\addrmux|Mux6~0_combout ,\addrmux|Mux7~0_combout }),
	.portbbyteenamasks({vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88 .init_file = "vectadd_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88 .logical_ram_name = "vectadd:u0|vectadd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5e32:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88 .mixed_port_feed_through_mode = "dont_care";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88 .operation_mode = "bidir_dual_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88 .port_a_first_bit_number = 24;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88 .port_a_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88 .port_b_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88 .port_b_address_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88 .port_b_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88 .port_b_byte_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88 .port_b_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88 .port_b_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88 .port_b_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88 .port_b_data_in_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88 .port_b_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88 .port_b_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88 .port_b_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88 .port_b_first_bit_number = 24;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88 .port_b_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88 .port_b_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88 .port_b_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88 .port_b_read_enable_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88 .port_b_read_enable_write_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X13_Y31
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode2|w_anode2174w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode_a|w_anode2174w[2]~0_combout ),
	.ena1(gnd),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~3_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [35]}),
	.portbdatain({\S|data [24]}),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\addrmux|Mux0~0_combout ,\addrmux|Mux1~0_combout ,\addrmux|Mux2~0_combout ,\addrmux|Mux3~0_combout ,\addrmux|Mux4~0_combout ,\addrmux|Mux5~0_combout ,\addrmux|Mux6~0_combout ,\addrmux|Mux7~0_combout }),
	.portbbyteenamasks({vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56 .init_file = "vectadd_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56 .logical_ram_name = "vectadd:u0|vectadd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5e32:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56 .mixed_port_feed_through_mode = "dont_care";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56 .operation_mode = "bidir_dual_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56 .port_a_first_bit_number = 24;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56 .port_b_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56 .port_b_address_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56 .port_b_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56 .port_b_byte_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56 .port_b_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56 .port_b_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56 .port_b_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56 .port_b_data_in_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56 .port_b_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56 .port_b_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56 .port_b_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56 .port_b_first_bit_number = 24;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56 .port_b_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56 .port_b_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56 .port_b_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56 .port_b_read_enable_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56 .port_b_read_enable_write_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X26_Y24
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode2|w_anode2161w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode_a|w_anode2161w [2]),
	.ena1(\u0|rst_controller|r_sync_rst_dly~regout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~3_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [35]}),
	.portbdatain({\S|data [24]}),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\addrmux|Mux0~0_combout ,\addrmux|Mux1~0_combout ,\addrmux|Mux2~0_combout ,\addrmux|Mux3~0_combout ,\addrmux|Mux4~0_combout ,\addrmux|Mux5~0_combout ,\addrmux|Mux6~0_combout ,\addrmux|Mux7~0_combout }),
	.portbbyteenamasks({vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .init_file = "vectadd_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .logical_ram_name = "vectadd:u0|vectadd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5e32:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .operation_mode = "bidir_dual_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .port_b_address_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .port_b_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .port_b_byte_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .port_b_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .port_b_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .port_b_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .port_b_data_in_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .port_b_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .port_b_first_bit_number = 24;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .port_b_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .port_b_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .port_b_read_enable_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .port_b_read_enable_write_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X13_Y14
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode2|w_anode2174w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode_a|w_anode2174w[2]~0_combout ),
	.ena1(gnd),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~4_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [35]}),
	.portbdatain({\S|data [25]}),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\addrmux|Mux0~0_combout ,\addrmux|Mux1~0_combout ,\addrmux|Mux2~0_combout ,\addrmux|Mux3~0_combout ,\addrmux|Mux4~0_combout ,\addrmux|Mux5~0_combout ,\addrmux|Mux6~0_combout ,\addrmux|Mux7~0_combout }),
	.portbbyteenamasks({vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57 .init_file = "vectadd_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57 .logical_ram_name = "vectadd:u0|vectadd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5e32:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57 .mixed_port_feed_through_mode = "dont_care";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57 .operation_mode = "bidir_dual_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57 .port_a_first_bit_number = 25;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57 .port_b_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57 .port_b_address_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57 .port_b_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57 .port_b_byte_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57 .port_b_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57 .port_b_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57 .port_b_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57 .port_b_data_in_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57 .port_b_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57 .port_b_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57 .port_b_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57 .port_b_first_bit_number = 25;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57 .port_b_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57 .port_b_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57 .port_b_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57 .port_b_read_enable_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57 .port_b_read_enable_write_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X13_Y13
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode2|w_anode2182w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode_a|w_anode2182w[2]~0_combout ),
	.ena1(gnd),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~4_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [35]}),
	.portbdatain({\S|data [25]}),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\addrmux|Mux0~0_combout ,\addrmux|Mux1~0_combout ,\addrmux|Mux2~0_combout ,\addrmux|Mux3~0_combout ,\addrmux|Mux4~0_combout ,\addrmux|Mux5~0_combout ,\addrmux|Mux6~0_combout ,\addrmux|Mux7~0_combout }),
	.portbbyteenamasks({vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89 .init_file = "vectadd_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89 .logical_ram_name = "vectadd:u0|vectadd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5e32:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89 .mixed_port_feed_through_mode = "dont_care";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89 .operation_mode = "bidir_dual_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89 .port_a_first_bit_number = 25;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89 .port_a_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89 .port_b_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89 .port_b_address_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89 .port_b_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89 .port_b_byte_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89 .port_b_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89 .port_b_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89 .port_b_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89 .port_b_data_in_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89 .port_b_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89 .port_b_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89 .port_b_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89 .port_b_first_bit_number = 25;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89 .port_b_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89 .port_b_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89 .port_b_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89 .port_b_read_enable_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89 .port_b_read_enable_write_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X26_Y14
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode2|w_anode2161w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode_a|w_anode2161w [2]),
	.ena1(\u0|rst_controller|r_sync_rst_dly~regout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~4_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [35]}),
	.portbdatain({\S|data [25]}),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\addrmux|Mux0~0_combout ,\addrmux|Mux1~0_combout ,\addrmux|Mux2~0_combout ,\addrmux|Mux3~0_combout ,\addrmux|Mux4~0_combout ,\addrmux|Mux5~0_combout ,\addrmux|Mux6~0_combout ,\addrmux|Mux7~0_combout }),
	.portbbyteenamasks({vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .init_file = "vectadd_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .logical_ram_name = "vectadd:u0|vectadd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5e32:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .operation_mode = "bidir_dual_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .port_b_address_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .port_b_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .port_b_byte_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .port_b_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .port_b_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .port_b_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .port_b_data_in_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .port_b_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .port_b_first_bit_number = 25;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .port_b_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .port_b_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .port_b_read_enable_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .port_b_read_enable_write_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X13_Y15
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode2|w_anode2174w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode_a|w_anode2174w[2]~0_combout ),
	.ena1(gnd),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~5_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [35]}),
	.portbdatain({\S|data [26]}),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\addrmux|Mux0~0_combout ,\addrmux|Mux1~0_combout ,\addrmux|Mux2~0_combout ,\addrmux|Mux3~0_combout ,\addrmux|Mux4~0_combout ,\addrmux|Mux5~0_combout ,\addrmux|Mux6~0_combout ,\addrmux|Mux7~0_combout }),
	.portbbyteenamasks({vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58 .init_file = "vectadd_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58 .logical_ram_name = "vectadd:u0|vectadd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5e32:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58 .mixed_port_feed_through_mode = "dont_care";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58 .operation_mode = "bidir_dual_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58 .port_a_first_bit_number = 26;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58 .port_b_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58 .port_b_address_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58 .port_b_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58 .port_b_byte_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58 .port_b_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58 .port_b_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58 .port_b_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58 .port_b_data_in_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58 .port_b_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58 .port_b_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58 .port_b_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58 .port_b_first_bit_number = 26;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58 .port_b_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58 .port_b_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58 .port_b_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58 .port_b_read_enable_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58 .port_b_read_enable_write_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X52_Y30
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode2|w_anode2174w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode_a|w_anode2174w[2]~0_combout ),
	.ena1(gnd),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~6_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [32]}),
	.portbdatain({\S|data [2]}),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\addrmux|Mux0~0_combout ,\addrmux|Mux1~0_combout ,\addrmux|Mux2~0_combout ,\addrmux|Mux3~0_combout ,\addrmux|Mux4~0_combout ,\addrmux|Mux5~0_combout ,\addrmux|Mux6~0_combout ,\addrmux|Mux7~0_combout }),
	.portbbyteenamasks({vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34 .init_file = "vectadd_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34 .logical_ram_name = "vectadd:u0|vectadd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5e32:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34 .mixed_port_feed_through_mode = "dont_care";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34 .operation_mode = "bidir_dual_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34 .port_b_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34 .port_b_address_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34 .port_b_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34 .port_b_byte_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34 .port_b_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34 .port_b_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34 .port_b_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34 .port_b_data_in_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34 .port_b_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34 .port_b_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34 .port_b_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34 .port_b_first_bit_number = 2;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34 .port_b_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34 .port_b_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34 .port_b_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34 .port_b_read_enable_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34 .port_b_read_enable_write_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X52_Y31
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode2|w_anode2182w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode_a|w_anode2182w[2]~0_combout ),
	.ena1(gnd),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~6_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [32]}),
	.portbdatain({\S|data [2]}),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\addrmux|Mux0~0_combout ,\addrmux|Mux1~0_combout ,\addrmux|Mux2~0_combout ,\addrmux|Mux3~0_combout ,\addrmux|Mux4~0_combout ,\addrmux|Mux5~0_combout ,\addrmux|Mux6~0_combout ,\addrmux|Mux7~0_combout }),
	.portbbyteenamasks({vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66 .init_file = "vectadd_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66 .logical_ram_name = "vectadd:u0|vectadd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5e32:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66 .mixed_port_feed_through_mode = "dont_care";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66 .operation_mode = "bidir_dual_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66 .port_a_first_bit_number = 2;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66 .port_b_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66 .port_b_address_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66 .port_b_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66 .port_b_byte_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66 .port_b_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66 .port_b_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66 .port_b_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66 .port_b_data_in_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66 .port_b_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66 .port_b_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66 .port_b_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66 .port_b_first_bit_number = 2;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66 .port_b_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66 .port_b_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66 .port_b_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66 .port_b_read_enable_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66 .port_b_read_enable_write_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X26_Y26
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode2|w_anode2161w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode_a|w_anode2161w [2]),
	.ena1(\u0|rst_controller|r_sync_rst_dly~regout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~6_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [32]}),
	.portbdatain({\S|data [2]}),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\addrmux|Mux0~0_combout ,\addrmux|Mux1~0_combout ,\addrmux|Mux2~0_combout ,\addrmux|Mux3~0_combout ,\addrmux|Mux4~0_combout ,\addrmux|Mux5~0_combout ,\addrmux|Mux6~0_combout ,\addrmux|Mux7~0_combout }),
	.portbbyteenamasks({vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .init_file = "vectadd_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .logical_ram_name = "vectadd:u0|vectadd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5e32:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .operation_mode = "bidir_dual_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .port_b_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .port_b_byte_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .port_b_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .port_b_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .port_b_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .port_b_data_in_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .port_b_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .port_b_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .port_b_read_enable_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .port_b_read_enable_write_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X26_Y5
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode2|w_anode2174w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode_a|w_anode2174w[2]~0_combout ),
	.ena1(gnd),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~7_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [32]}),
	.portbdatain({\S|data [0]}),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\addrmux|Mux0~0_combout ,\addrmux|Mux1~0_combout ,\addrmux|Mux2~0_combout ,\addrmux|Mux3~0_combout ,\addrmux|Mux4~0_combout ,\addrmux|Mux5~0_combout ,\addrmux|Mux6~0_combout ,\addrmux|Mux7~0_combout }),
	.portbbyteenamasks({vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32 .init_file = "vectadd_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32 .logical_ram_name = "vectadd:u0|vectadd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5e32:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "dont_care";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32 .operation_mode = "bidir_dual_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32 .port_b_address_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32 .port_b_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32 .port_b_byte_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32 .port_b_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32 .port_b_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32 .port_b_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32 .port_b_data_in_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32 .port_b_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32 .port_b_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32 .port_b_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32 .port_b_first_bit_number = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32 .port_b_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32 .port_b_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32 .port_b_read_enable_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32 .port_b_read_enable_write_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X26_Y22
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode2|w_anode2190w[2]~1_combout ),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode_a|w_anode2190w[2]~0_combout ),
	.ena1(gnd),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~2_combout ,\u0|cmd_xbar_mux_001|src_payload~1_combout ,\u0|cmd_xbar_mux_001|src_payload~17_combout ,\u0|cmd_xbar_mux_001|src_payload~20_combout ,\u0|cmd_xbar_mux_001|src_payload~21_combout ,
\u0|cmd_xbar_mux_001|src_payload~22_combout ,\u0|cmd_xbar_mux_001|src_payload~23_combout ,\u0|cmd_xbar_mux_001|src_payload~15_combout ,\u0|cmd_xbar_mux_001|src_payload~18_combout ,\u0|cmd_xbar_mux_001|src_payload~19_combout ,
\u0|cmd_xbar_mux_001|src_payload~13_combout ,\u0|cmd_xbar_mux_001|src_payload~8_combout ,\u0|cmd_xbar_mux_001|src_payload~9_combout ,\u0|cmd_xbar_mux_001|src_payload~6_combout ,\u0|cmd_xbar_mux_001|src_payload~0_combout ,
\u0|cmd_xbar_mux_001|src_payload~7_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [34],\u0|cmd_xbar_mux_001|src_data [32]}),
	.portbdatain({\S|data [23],\S|data [22],\S|data [21],\S|data [20],\S|data [19],\S|data [18],\S|data [17],\S|data [16],\S|data [7],\S|data [6],\S|data [5],\S|data [4],\S|data [3],\S|data [2],\S|data [1],\S|data [0]}),
	.portbaddr({\addrmux|Mux0~0_combout ,\addrmux|Mux1~0_combout ,\addrmux|Mux2~0_combout ,\addrmux|Mux3~0_combout ,\addrmux|Mux4~0_combout ,\addrmux|Mux5~0_combout ,\addrmux|Mux6~0_combout ,\addrmux|Mux7~0_combout }),
	.portbbyteenamasks({vcc,vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96 .init_file = "vectadd_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96 .logical_ram_name = "vectadd:u0|vectadd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5e32:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96 .mixed_port_feed_through_mode = "dont_care";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96 .operation_mode = "bidir_dual_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96 .port_a_address_width = 8;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96 .port_a_byte_enable_mask_width = 2;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96 .port_a_byte_size = 8;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96 .port_a_data_width = 16;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96 .port_a_first_bit_number = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96 .port_a_last_address = 255;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96 .port_a_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96 .port_b_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96 .port_b_address_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96 .port_b_address_width = 8;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96 .port_b_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96 .port_b_byte_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96 .port_b_byte_enable_mask_width = 2;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96 .port_b_byte_size = 8;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96 .port_b_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96 .port_b_data_in_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96 .port_b_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96 .port_b_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96 .port_b_data_width = 16;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96 .port_b_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96 .port_b_first_bit_number = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96 .port_b_last_address = 255;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96 .port_b_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96 .port_b_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96 .port_b_read_enable_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96 .port_b_read_enable_write_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCFF_X45_Y23_N9
cycloneii_lcell_ff \u0|nios2_qsys_0|E_src2[29] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_src2[29]~2_combout ),
	.sdata(\u0|nios2_qsys_0|D_iw [19]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(\u0|nios2_qsys_0|R_src2_hi~0_combout ),
	.sload(\u0|nios2_qsys_0|R_ctrl_hi_imm16~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_src2 [29]));

// Location: LCFF_X46_Y23_N21
cycloneii_lcell_ff \u0|nios2_qsys_0|E_src2[26] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_src2[26]~4_combout ),
	.sdata(\u0|nios2_qsys_0|D_iw [16]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(\u0|nios2_qsys_0|R_src2_hi~0_combout ),
	.sload(\u0|nios2_qsys_0|R_ctrl_hi_imm16~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_src2 [26]));

// Location: LCFF_X46_Y23_N29
cycloneii_lcell_ff \u0|nios2_qsys_0|E_src2[22] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_src2[22]~10_combout ),
	.sdata(\u0|nios2_qsys_0|D_iw [12]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(\u0|nios2_qsys_0|R_src2_hi~0_combout ),
	.sload(\u0|nios2_qsys_0|R_ctrl_hi_imm16~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_src2 [22]));

// Location: LCCOMB_X47_Y20_N20
cycloneii_lcell_comb \u0|nios2_qsys_0|Add1~36 (
// Equation(s):
// \u0|nios2_qsys_0|Add1~36_combout  = ((\u0|nios2_qsys_0|E_src2 [18] $ (\u0|nios2_qsys_0|E_src1 [18] $ (\u0|nios2_qsys_0|Add1~35 )))) # (GND)
// \u0|nios2_qsys_0|Add1~37  = CARRY((\u0|nios2_qsys_0|E_src2 [18] & (\u0|nios2_qsys_0|E_src1 [18] & !\u0|nios2_qsys_0|Add1~35 )) # (!\u0|nios2_qsys_0|E_src2 [18] & ((\u0|nios2_qsys_0|E_src1 [18]) # (!\u0|nios2_qsys_0|Add1~35 ))))

	.dataa(\u0|nios2_qsys_0|E_src2 [18]),
	.datab(\u0|nios2_qsys_0|E_src1 [18]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|Add1~35 ),
	.combout(\u0|nios2_qsys_0|Add1~36_combout ),
	.cout(\u0|nios2_qsys_0|Add1~37 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|Add1~36 .lut_mask = 16'h964D;
defparam \u0|nios2_qsys_0|Add1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y20_N22
cycloneii_lcell_comb \u0|nios2_qsys_0|Add1~38 (
// Equation(s):
// \u0|nios2_qsys_0|Add1~38_combout  = (\u0|nios2_qsys_0|E_src1 [19] & ((\u0|nios2_qsys_0|E_src2 [19] & (!\u0|nios2_qsys_0|Add1~37 )) # (!\u0|nios2_qsys_0|E_src2 [19] & (\u0|nios2_qsys_0|Add1~37  & VCC)))) # (!\u0|nios2_qsys_0|E_src1 [19] & 
// ((\u0|nios2_qsys_0|E_src2 [19] & ((\u0|nios2_qsys_0|Add1~37 ) # (GND))) # (!\u0|nios2_qsys_0|E_src2 [19] & (!\u0|nios2_qsys_0|Add1~37 ))))
// \u0|nios2_qsys_0|Add1~39  = CARRY((\u0|nios2_qsys_0|E_src1 [19] & (\u0|nios2_qsys_0|E_src2 [19] & !\u0|nios2_qsys_0|Add1~37 )) # (!\u0|nios2_qsys_0|E_src1 [19] & ((\u0|nios2_qsys_0|E_src2 [19]) # (!\u0|nios2_qsys_0|Add1~37 ))))

	.dataa(\u0|nios2_qsys_0|E_src1 [19]),
	.datab(\u0|nios2_qsys_0|E_src2 [19]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|Add1~37 ),
	.combout(\u0|nios2_qsys_0|Add1~38_combout ),
	.cout(\u0|nios2_qsys_0|Add1~39 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|Add1~38 .lut_mask = 16'h694D;
defparam \u0|nios2_qsys_0|Add1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y20_N24
cycloneii_lcell_comb \u0|nios2_qsys_0|Add1~40 (
// Equation(s):
// \u0|nios2_qsys_0|Add1~40_combout  = ((\u0|nios2_qsys_0|E_src1 [20] $ (\u0|nios2_qsys_0|E_src2 [20] $ (\u0|nios2_qsys_0|Add1~39 )))) # (GND)
// \u0|nios2_qsys_0|Add1~41  = CARRY((\u0|nios2_qsys_0|E_src1 [20] & ((!\u0|nios2_qsys_0|Add1~39 ) # (!\u0|nios2_qsys_0|E_src2 [20]))) # (!\u0|nios2_qsys_0|E_src1 [20] & (!\u0|nios2_qsys_0|E_src2 [20] & !\u0|nios2_qsys_0|Add1~39 )))

	.dataa(\u0|nios2_qsys_0|E_src1 [20]),
	.datab(\u0|nios2_qsys_0|E_src2 [20]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|Add1~39 ),
	.combout(\u0|nios2_qsys_0|Add1~40_combout ),
	.cout(\u0|nios2_qsys_0|Add1~41 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|Add1~40 .lut_mask = 16'h962B;
defparam \u0|nios2_qsys_0|Add1~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y20_N26
cycloneii_lcell_comb \u0|nios2_qsys_0|Add1~42 (
// Equation(s):
// \u0|nios2_qsys_0|Add1~42_combout  = (\u0|nios2_qsys_0|E_src1 [21] & ((\u0|nios2_qsys_0|E_src2 [21] & (!\u0|nios2_qsys_0|Add1~41 )) # (!\u0|nios2_qsys_0|E_src2 [21] & (\u0|nios2_qsys_0|Add1~41  & VCC)))) # (!\u0|nios2_qsys_0|E_src1 [21] & 
// ((\u0|nios2_qsys_0|E_src2 [21] & ((\u0|nios2_qsys_0|Add1~41 ) # (GND))) # (!\u0|nios2_qsys_0|E_src2 [21] & (!\u0|nios2_qsys_0|Add1~41 ))))
// \u0|nios2_qsys_0|Add1~43  = CARRY((\u0|nios2_qsys_0|E_src1 [21] & (\u0|nios2_qsys_0|E_src2 [21] & !\u0|nios2_qsys_0|Add1~41 )) # (!\u0|nios2_qsys_0|E_src1 [21] & ((\u0|nios2_qsys_0|E_src2 [21]) # (!\u0|nios2_qsys_0|Add1~41 ))))

	.dataa(\u0|nios2_qsys_0|E_src1 [21]),
	.datab(\u0|nios2_qsys_0|E_src2 [21]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|Add1~41 ),
	.combout(\u0|nios2_qsys_0|Add1~42_combout ),
	.cout(\u0|nios2_qsys_0|Add1~43 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|Add1~42 .lut_mask = 16'h694D;
defparam \u0|nios2_qsys_0|Add1~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y20_N28
cycloneii_lcell_comb \u0|nios2_qsys_0|Add1~44 (
// Equation(s):
// \u0|nios2_qsys_0|Add1~44_combout  = ((\u0|nios2_qsys_0|E_src2 [22] $ (\u0|nios2_qsys_0|E_src1 [22] $ (\u0|nios2_qsys_0|Add1~43 )))) # (GND)
// \u0|nios2_qsys_0|Add1~45  = CARRY((\u0|nios2_qsys_0|E_src2 [22] & (\u0|nios2_qsys_0|E_src1 [22] & !\u0|nios2_qsys_0|Add1~43 )) # (!\u0|nios2_qsys_0|E_src2 [22] & ((\u0|nios2_qsys_0|E_src1 [22]) # (!\u0|nios2_qsys_0|Add1~43 ))))

	.dataa(\u0|nios2_qsys_0|E_src2 [22]),
	.datab(\u0|nios2_qsys_0|E_src1 [22]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|Add1~43 ),
	.combout(\u0|nios2_qsys_0|Add1~44_combout ),
	.cout(\u0|nios2_qsys_0|Add1~45 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|Add1~44 .lut_mask = 16'h964D;
defparam \u0|nios2_qsys_0|Add1~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N4
cycloneii_lcell_comb \u0|nios2_qsys_0|Add1~52 (
// Equation(s):
// \u0|nios2_qsys_0|Add1~52_combout  = ((\u0|nios2_qsys_0|E_src2 [26] $ (\u0|nios2_qsys_0|E_src1 [26] $ (\u0|nios2_qsys_0|Add1~51 )))) # (GND)
// \u0|nios2_qsys_0|Add1~53  = CARRY((\u0|nios2_qsys_0|E_src2 [26] & (\u0|nios2_qsys_0|E_src1 [26] & !\u0|nios2_qsys_0|Add1~51 )) # (!\u0|nios2_qsys_0|E_src2 [26] & ((\u0|nios2_qsys_0|E_src1 [26]) # (!\u0|nios2_qsys_0|Add1~51 ))))

	.dataa(\u0|nios2_qsys_0|E_src2 [26]),
	.datab(\u0|nios2_qsys_0|E_src1 [26]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|Add1~51 ),
	.combout(\u0|nios2_qsys_0|Add1~52_combout ),
	.cout(\u0|nios2_qsys_0|Add1~53 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|Add1~52 .lut_mask = 16'h964D;
defparam \u0|nios2_qsys_0|Add1~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N6
cycloneii_lcell_comb \u0|nios2_qsys_0|Add1~54 (
// Equation(s):
// \u0|nios2_qsys_0|Add1~54_combout  = (\u0|nios2_qsys_0|E_src1 [27] & ((\u0|nios2_qsys_0|E_src2 [27] & (!\u0|nios2_qsys_0|Add1~53 )) # (!\u0|nios2_qsys_0|E_src2 [27] & (\u0|nios2_qsys_0|Add1~53  & VCC)))) # (!\u0|nios2_qsys_0|E_src1 [27] & 
// ((\u0|nios2_qsys_0|E_src2 [27] & ((\u0|nios2_qsys_0|Add1~53 ) # (GND))) # (!\u0|nios2_qsys_0|E_src2 [27] & (!\u0|nios2_qsys_0|Add1~53 ))))
// \u0|nios2_qsys_0|Add1~55  = CARRY((\u0|nios2_qsys_0|E_src1 [27] & (\u0|nios2_qsys_0|E_src2 [27] & !\u0|nios2_qsys_0|Add1~53 )) # (!\u0|nios2_qsys_0|E_src1 [27] & ((\u0|nios2_qsys_0|E_src2 [27]) # (!\u0|nios2_qsys_0|Add1~53 ))))

	.dataa(\u0|nios2_qsys_0|E_src1 [27]),
	.datab(\u0|nios2_qsys_0|E_src2 [27]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|Add1~53 ),
	.combout(\u0|nios2_qsys_0|Add1~54_combout ),
	.cout(\u0|nios2_qsys_0|Add1~55 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|Add1~54 .lut_mask = 16'h694D;
defparam \u0|nios2_qsys_0|Add1~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N12
cycloneii_lcell_comb \u0|nios2_qsys_0|Add1~60 (
// Equation(s):
// \u0|nios2_qsys_0|Add1~60_combout  = ((\u0|nios2_qsys_0|E_src2 [30] $ (\u0|nios2_qsys_0|E_src1 [30] $ (\u0|nios2_qsys_0|Add1~59 )))) # (GND)
// \u0|nios2_qsys_0|Add1~61  = CARRY((\u0|nios2_qsys_0|E_src2 [30] & (\u0|nios2_qsys_0|E_src1 [30] & !\u0|nios2_qsys_0|Add1~59 )) # (!\u0|nios2_qsys_0|E_src2 [30] & ((\u0|nios2_qsys_0|E_src1 [30]) # (!\u0|nios2_qsys_0|Add1~59 ))))

	.dataa(\u0|nios2_qsys_0|E_src2 [30]),
	.datab(\u0|nios2_qsys_0|E_src1 [30]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|Add1~59 ),
	.combout(\u0|nios2_qsys_0|Add1~60_combout ),
	.cout(\u0|nios2_qsys_0|Add1~61 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|Add1~60 .lut_mask = 16'h964D;
defparam \u0|nios2_qsys_0|Add1~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N14
cycloneii_lcell_comb \u0|nios2_qsys_0|Add1~62 (
// Equation(s):
// \u0|nios2_qsys_0|Add1~62_combout  = (\u0|nios2_qsys_0|E_arith_src2 [31] & ((\u0|nios2_qsys_0|E_arith_src1 [31] & (!\u0|nios2_qsys_0|Add1~61 )) # (!\u0|nios2_qsys_0|E_arith_src1 [31] & ((\u0|nios2_qsys_0|Add1~61 ) # (GND))))) # 
// (!\u0|nios2_qsys_0|E_arith_src2 [31] & ((\u0|nios2_qsys_0|E_arith_src1 [31] & (\u0|nios2_qsys_0|Add1~61  & VCC)) # (!\u0|nios2_qsys_0|E_arith_src1 [31] & (!\u0|nios2_qsys_0|Add1~61 ))))
// \u0|nios2_qsys_0|Add1~63  = CARRY((\u0|nios2_qsys_0|E_arith_src2 [31] & ((!\u0|nios2_qsys_0|Add1~61 ) # (!\u0|nios2_qsys_0|E_arith_src1 [31]))) # (!\u0|nios2_qsys_0|E_arith_src2 [31] & (!\u0|nios2_qsys_0|E_arith_src1 [31] & !\u0|nios2_qsys_0|Add1~61 )))

	.dataa(\u0|nios2_qsys_0|E_arith_src2 [31]),
	.datab(\u0|nios2_qsys_0|E_arith_src1 [31]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|Add1~61 ),
	.combout(\u0|nios2_qsys_0|Add1~62_combout ),
	.cout(\u0|nios2_qsys_0|Add1~63 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|Add1~62 .lut_mask = 16'h692B;
defparam \u0|nios2_qsys_0|Add1~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N16
cycloneii_lcell_comb \u0|nios2_qsys_0|Add1~64 (
// Equation(s):
// \u0|nios2_qsys_0|Add1~64_combout  = \u0|nios2_qsys_0|Add1~63 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|Add1~63 ),
	.combout(\u0|nios2_qsys_0|Add1~64_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|Add1~64 .lut_mask = 16'hF0F0;
defparam \u0|nios2_qsys_0|Add1~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y20_N20
cycloneii_lcell_comb \u0|nios2_qsys_0|Add2~36 (
// Equation(s):
// \u0|nios2_qsys_0|Add2~36_combout  = ((\u0|nios2_qsys_0|E_src1 [18] $ (\u0|nios2_qsys_0|E_src2 [18] $ (!\u0|nios2_qsys_0|Add2~35 )))) # (GND)
// \u0|nios2_qsys_0|Add2~37  = CARRY((\u0|nios2_qsys_0|E_src1 [18] & ((\u0|nios2_qsys_0|E_src2 [18]) # (!\u0|nios2_qsys_0|Add2~35 ))) # (!\u0|nios2_qsys_0|E_src1 [18] & (\u0|nios2_qsys_0|E_src2 [18] & !\u0|nios2_qsys_0|Add2~35 )))

	.dataa(\u0|nios2_qsys_0|E_src1 [18]),
	.datab(\u0|nios2_qsys_0|E_src2 [18]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|Add2~35 ),
	.combout(\u0|nios2_qsys_0|Add2~36_combout ),
	.cout(\u0|nios2_qsys_0|Add2~37 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|Add2~36 .lut_mask = 16'h698E;
defparam \u0|nios2_qsys_0|Add2~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y20_N22
cycloneii_lcell_comb \u0|nios2_qsys_0|Add2~38 (
// Equation(s):
// \u0|nios2_qsys_0|Add2~38_combout  = (\u0|nios2_qsys_0|E_src1 [19] & ((\u0|nios2_qsys_0|E_src2 [19] & (\u0|nios2_qsys_0|Add2~37  & VCC)) # (!\u0|nios2_qsys_0|E_src2 [19] & (!\u0|nios2_qsys_0|Add2~37 )))) # (!\u0|nios2_qsys_0|E_src1 [19] & 
// ((\u0|nios2_qsys_0|E_src2 [19] & (!\u0|nios2_qsys_0|Add2~37 )) # (!\u0|nios2_qsys_0|E_src2 [19] & ((\u0|nios2_qsys_0|Add2~37 ) # (GND)))))
// \u0|nios2_qsys_0|Add2~39  = CARRY((\u0|nios2_qsys_0|E_src1 [19] & (!\u0|nios2_qsys_0|E_src2 [19] & !\u0|nios2_qsys_0|Add2~37 )) # (!\u0|nios2_qsys_0|E_src1 [19] & ((!\u0|nios2_qsys_0|Add2~37 ) # (!\u0|nios2_qsys_0|E_src2 [19]))))

	.dataa(\u0|nios2_qsys_0|E_src1 [19]),
	.datab(\u0|nios2_qsys_0|E_src2 [19]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|Add2~37 ),
	.combout(\u0|nios2_qsys_0|Add2~38_combout ),
	.cout(\u0|nios2_qsys_0|Add2~39 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|Add2~38 .lut_mask = 16'h9617;
defparam \u0|nios2_qsys_0|Add2~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y20_N24
cycloneii_lcell_comb \u0|nios2_qsys_0|Add2~40 (
// Equation(s):
// \u0|nios2_qsys_0|Add2~40_combout  = ((\u0|nios2_qsys_0|E_src1 [20] $ (\u0|nios2_qsys_0|E_src2 [20] $ (!\u0|nios2_qsys_0|Add2~39 )))) # (GND)
// \u0|nios2_qsys_0|Add2~41  = CARRY((\u0|nios2_qsys_0|E_src1 [20] & ((\u0|nios2_qsys_0|E_src2 [20]) # (!\u0|nios2_qsys_0|Add2~39 ))) # (!\u0|nios2_qsys_0|E_src1 [20] & (\u0|nios2_qsys_0|E_src2 [20] & !\u0|nios2_qsys_0|Add2~39 )))

	.dataa(\u0|nios2_qsys_0|E_src1 [20]),
	.datab(\u0|nios2_qsys_0|E_src2 [20]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|Add2~39 ),
	.combout(\u0|nios2_qsys_0|Add2~40_combout ),
	.cout(\u0|nios2_qsys_0|Add2~41 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|Add2~40 .lut_mask = 16'h698E;
defparam \u0|nios2_qsys_0|Add2~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y20_N26
cycloneii_lcell_comb \u0|nios2_qsys_0|Add2~42 (
// Equation(s):
// \u0|nios2_qsys_0|Add2~42_combout  = (\u0|nios2_qsys_0|E_src1 [21] & ((\u0|nios2_qsys_0|E_src2 [21] & (\u0|nios2_qsys_0|Add2~41  & VCC)) # (!\u0|nios2_qsys_0|E_src2 [21] & (!\u0|nios2_qsys_0|Add2~41 )))) # (!\u0|nios2_qsys_0|E_src1 [21] & 
// ((\u0|nios2_qsys_0|E_src2 [21] & (!\u0|nios2_qsys_0|Add2~41 )) # (!\u0|nios2_qsys_0|E_src2 [21] & ((\u0|nios2_qsys_0|Add2~41 ) # (GND)))))
// \u0|nios2_qsys_0|Add2~43  = CARRY((\u0|nios2_qsys_0|E_src1 [21] & (!\u0|nios2_qsys_0|E_src2 [21] & !\u0|nios2_qsys_0|Add2~41 )) # (!\u0|nios2_qsys_0|E_src1 [21] & ((!\u0|nios2_qsys_0|Add2~41 ) # (!\u0|nios2_qsys_0|E_src2 [21]))))

	.dataa(\u0|nios2_qsys_0|E_src1 [21]),
	.datab(\u0|nios2_qsys_0|E_src2 [21]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|Add2~41 ),
	.combout(\u0|nios2_qsys_0|Add2~42_combout ),
	.cout(\u0|nios2_qsys_0|Add2~43 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|Add2~42 .lut_mask = 16'h9617;
defparam \u0|nios2_qsys_0|Add2~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y20_N28
cycloneii_lcell_comb \u0|nios2_qsys_0|Add2~44 (
// Equation(s):
// \u0|nios2_qsys_0|Add2~44_combout  = ((\u0|nios2_qsys_0|E_src2 [22] $ (\u0|nios2_qsys_0|E_src1 [22] $ (!\u0|nios2_qsys_0|Add2~43 )))) # (GND)
// \u0|nios2_qsys_0|Add2~45  = CARRY((\u0|nios2_qsys_0|E_src2 [22] & ((\u0|nios2_qsys_0|E_src1 [22]) # (!\u0|nios2_qsys_0|Add2~43 ))) # (!\u0|nios2_qsys_0|E_src2 [22] & (\u0|nios2_qsys_0|E_src1 [22] & !\u0|nios2_qsys_0|Add2~43 )))

	.dataa(\u0|nios2_qsys_0|E_src2 [22]),
	.datab(\u0|nios2_qsys_0|E_src1 [22]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|Add2~43 ),
	.combout(\u0|nios2_qsys_0|Add2~44_combout ),
	.cout(\u0|nios2_qsys_0|Add2~45 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|Add2~44 .lut_mask = 16'h698E;
defparam \u0|nios2_qsys_0|Add2~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N4
cycloneii_lcell_comb \u0|nios2_qsys_0|Add2~52 (
// Equation(s):
// \u0|nios2_qsys_0|Add2~52_combout  = ((\u0|nios2_qsys_0|E_src2 [26] $ (\u0|nios2_qsys_0|E_src1 [26] $ (!\u0|nios2_qsys_0|Add2~51 )))) # (GND)
// \u0|nios2_qsys_0|Add2~53  = CARRY((\u0|nios2_qsys_0|E_src2 [26] & ((\u0|nios2_qsys_0|E_src1 [26]) # (!\u0|nios2_qsys_0|Add2~51 ))) # (!\u0|nios2_qsys_0|E_src2 [26] & (\u0|nios2_qsys_0|E_src1 [26] & !\u0|nios2_qsys_0|Add2~51 )))

	.dataa(\u0|nios2_qsys_0|E_src2 [26]),
	.datab(\u0|nios2_qsys_0|E_src1 [26]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|Add2~51 ),
	.combout(\u0|nios2_qsys_0|Add2~52_combout ),
	.cout(\u0|nios2_qsys_0|Add2~53 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|Add2~52 .lut_mask = 16'h698E;
defparam \u0|nios2_qsys_0|Add2~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N6
cycloneii_lcell_comb \u0|nios2_qsys_0|Add2~54 (
// Equation(s):
// \u0|nios2_qsys_0|Add2~54_combout  = (\u0|nios2_qsys_0|E_src1 [27] & ((\u0|nios2_qsys_0|E_src2 [27] & (\u0|nios2_qsys_0|Add2~53  & VCC)) # (!\u0|nios2_qsys_0|E_src2 [27] & (!\u0|nios2_qsys_0|Add2~53 )))) # (!\u0|nios2_qsys_0|E_src1 [27] & 
// ((\u0|nios2_qsys_0|E_src2 [27] & (!\u0|nios2_qsys_0|Add2~53 )) # (!\u0|nios2_qsys_0|E_src2 [27] & ((\u0|nios2_qsys_0|Add2~53 ) # (GND)))))
// \u0|nios2_qsys_0|Add2~55  = CARRY((\u0|nios2_qsys_0|E_src1 [27] & (!\u0|nios2_qsys_0|E_src2 [27] & !\u0|nios2_qsys_0|Add2~53 )) # (!\u0|nios2_qsys_0|E_src1 [27] & ((!\u0|nios2_qsys_0|Add2~53 ) # (!\u0|nios2_qsys_0|E_src2 [27]))))

	.dataa(\u0|nios2_qsys_0|E_src1 [27]),
	.datab(\u0|nios2_qsys_0|E_src2 [27]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|Add2~53 ),
	.combout(\u0|nios2_qsys_0|Add2~54_combout ),
	.cout(\u0|nios2_qsys_0|Add2~55 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|Add2~54 .lut_mask = 16'h9617;
defparam \u0|nios2_qsys_0|Add2~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N12
cycloneii_lcell_comb \u0|nios2_qsys_0|Add2~60 (
// Equation(s):
// \u0|nios2_qsys_0|Add2~60_combout  = ((\u0|nios2_qsys_0|E_src1 [30] $ (\u0|nios2_qsys_0|E_src2 [30] $ (!\u0|nios2_qsys_0|Add2~59 )))) # (GND)
// \u0|nios2_qsys_0|Add2~61  = CARRY((\u0|nios2_qsys_0|E_src1 [30] & ((\u0|nios2_qsys_0|E_src2 [30]) # (!\u0|nios2_qsys_0|Add2~59 ))) # (!\u0|nios2_qsys_0|E_src1 [30] & (\u0|nios2_qsys_0|E_src2 [30] & !\u0|nios2_qsys_0|Add2~59 )))

	.dataa(\u0|nios2_qsys_0|E_src1 [30]),
	.datab(\u0|nios2_qsys_0|E_src2 [30]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|Add2~59 ),
	.combout(\u0|nios2_qsys_0|Add2~60_combout ),
	.cout(\u0|nios2_qsys_0|Add2~61 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|Add2~60 .lut_mask = 16'h698E;
defparam \u0|nios2_qsys_0|Add2~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N14
cycloneii_lcell_comb \u0|nios2_qsys_0|Add2~62 (
// Equation(s):
// \u0|nios2_qsys_0|Add2~62_combout  = (\u0|nios2_qsys_0|E_arith_src1 [31] & ((\u0|nios2_qsys_0|E_arith_src2 [31] & (\u0|nios2_qsys_0|Add2~61  & VCC)) # (!\u0|nios2_qsys_0|E_arith_src2 [31] & (!\u0|nios2_qsys_0|Add2~61 )))) # (!\u0|nios2_qsys_0|E_arith_src1 
// [31] & ((\u0|nios2_qsys_0|E_arith_src2 [31] & (!\u0|nios2_qsys_0|Add2~61 )) # (!\u0|nios2_qsys_0|E_arith_src2 [31] & ((\u0|nios2_qsys_0|Add2~61 ) # (GND)))))
// \u0|nios2_qsys_0|Add2~63  = CARRY((\u0|nios2_qsys_0|E_arith_src1 [31] & (!\u0|nios2_qsys_0|E_arith_src2 [31] & !\u0|nios2_qsys_0|Add2~61 )) # (!\u0|nios2_qsys_0|E_arith_src1 [31] & ((!\u0|nios2_qsys_0|Add2~61 ) # (!\u0|nios2_qsys_0|E_arith_src2 [31]))))

	.dataa(\u0|nios2_qsys_0|E_arith_src1 [31]),
	.datab(\u0|nios2_qsys_0|E_arith_src2 [31]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|Add2~61 ),
	.combout(\u0|nios2_qsys_0|Add2~62_combout ),
	.cout(\u0|nios2_qsys_0|Add2~63 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|Add2~62 .lut_mask = 16'h9617;
defparam \u0|nios2_qsys_0|Add2~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N16
cycloneii_lcell_comb \u0|nios2_qsys_0|Add2~64 (
// Equation(s):
// \u0|nios2_qsys_0|Add2~64_combout  = !\u0|nios2_qsys_0|Add2~63 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|Add2~63 ),
	.combout(\u0|nios2_qsys_0|Add2~64_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|Add2~64 .lut_mask = 16'h0F0F;
defparam \u0|nios2_qsys_0|Add2~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N10
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[5]~10 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[5]~10_combout  = (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg [7] & 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[4]~9 )) # (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg [7] & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[4]~9 ) # (GND)))
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[5]~11  = CARRY((!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[4]~9 ) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg [7]))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[4]~9 ),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[5]~10_combout ),
	.cout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[5]~11 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[5]~10 .lut_mask = 16'h5A5F;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N14
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[7]~14 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[7]~14_combout  = (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg [9] & 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[6]~13 )) # (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg [9] & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[6]~13 ) # (GND)))
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[7]~15  = CARRY((!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[6]~13 ) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg [9]))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg [9]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[6]~13 ),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[7]~14_combout ),
	.cout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[7]~15 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[7]~14 .lut_mask = 16'h5A5F;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M4K_X52_Y14
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode2|w_anode2182w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode_a|w_anode2182w[2]~0_combout ),
	.ena1(gnd),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~10_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [33]}),
	.portbdatain({\S|data [11]}),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\addrmux|Mux0~0_combout ,\addrmux|Mux1~0_combout ,\addrmux|Mux2~0_combout ,\addrmux|Mux3~0_combout ,\addrmux|Mux4~0_combout ,\addrmux|Mux5~0_combout ,\addrmux|Mux6~0_combout ,\addrmux|Mux7~0_combout }),
	.portbbyteenamasks({vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75 .init_file = "vectadd_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75 .logical_ram_name = "vectadd:u0|vectadd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5e32:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75 .mixed_port_feed_through_mode = "dont_care";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75 .operation_mode = "bidir_dual_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75 .port_a_first_bit_number = 11;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75 .port_a_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75 .port_b_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75 .port_b_address_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75 .port_b_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75 .port_b_byte_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75 .port_b_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75 .port_b_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75 .port_b_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75 .port_b_data_in_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75 .port_b_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75 .port_b_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75 .port_b_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75 .port_b_first_bit_number = 11;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75 .port_b_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75 .port_b_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75 .port_b_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75 .port_b_read_enable_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75 .port_b_read_enable_write_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X52_Y12
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode2|w_anode2161w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode_a|w_anode2161w [2]),
	.ena1(\u0|rst_controller|r_sync_rst_dly~regout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~10_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [33]}),
	.portbdatain({\S|data [11]}),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\addrmux|Mux0~0_combout ,\addrmux|Mux1~0_combout ,\addrmux|Mux2~0_combout ,\addrmux|Mux3~0_combout ,\addrmux|Mux4~0_combout ,\addrmux|Mux5~0_combout ,\addrmux|Mux6~0_combout ,\addrmux|Mux7~0_combout }),
	.portbbyteenamasks({vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11 .init_file = "vectadd_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11 .logical_ram_name = "vectadd:u0|vectadd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5e32:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11 .operation_mode = "bidir_dual_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11 .port_b_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11 .port_b_byte_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11 .port_b_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11 .port_b_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11 .port_b_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11 .port_b_data_in_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11 .port_b_first_bit_number = 11;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11 .port_b_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11 .port_b_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11 .port_b_read_enable_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11 .port_b_read_enable_write_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X52_Y17
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode2|w_anode2174w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode_a|w_anode2174w[2]~0_combout ),
	.ena1(gnd),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~11_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [33]}),
	.portbdatain({\S|data [13]}),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\addrmux|Mux0~0_combout ,\addrmux|Mux1~0_combout ,\addrmux|Mux2~0_combout ,\addrmux|Mux3~0_combout ,\addrmux|Mux4~0_combout ,\addrmux|Mux5~0_combout ,\addrmux|Mux6~0_combout ,\addrmux|Mux7~0_combout }),
	.portbbyteenamasks({vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45 .init_file = "vectadd_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45 .logical_ram_name = "vectadd:u0|vectadd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5e32:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45 .mixed_port_feed_through_mode = "dont_care";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45 .operation_mode = "bidir_dual_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45 .port_a_first_bit_number = 13;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45 .port_b_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45 .port_b_address_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45 .port_b_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45 .port_b_byte_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45 .port_b_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45 .port_b_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45 .port_b_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45 .port_b_data_in_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45 .port_b_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45 .port_b_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45 .port_b_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45 .port_b_first_bit_number = 13;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45 .port_b_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45 .port_b_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45 .port_b_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45 .port_b_read_enable_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45 .port_b_read_enable_write_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X52_Y28
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode2|w_anode2182w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode_a|w_anode2182w[2]~0_combout ),
	.ena1(gnd),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~11_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [33]}),
	.portbdatain({\S|data [13]}),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\addrmux|Mux0~0_combout ,\addrmux|Mux1~0_combout ,\addrmux|Mux2~0_combout ,\addrmux|Mux3~0_combout ,\addrmux|Mux4~0_combout ,\addrmux|Mux5~0_combout ,\addrmux|Mux6~0_combout ,\addrmux|Mux7~0_combout }),
	.portbbyteenamasks({vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77 .init_file = "vectadd_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77 .logical_ram_name = "vectadd:u0|vectadd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5e32:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77 .mixed_port_feed_through_mode = "dont_care";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77 .operation_mode = "bidir_dual_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77 .port_a_first_bit_number = 13;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77 .port_a_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77 .port_b_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77 .port_b_address_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77 .port_b_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77 .port_b_byte_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77 .port_b_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77 .port_b_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77 .port_b_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77 .port_b_data_in_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77 .port_b_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77 .port_b_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77 .port_b_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77 .port_b_first_bit_number = 13;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77 .port_b_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77 .port_b_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77 .port_b_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77 .port_b_read_enable_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77 .port_b_read_enable_write_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X52_Y27
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode2|w_anode2161w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode_a|w_anode2161w [2]),
	.ena1(\u0|rst_controller|r_sync_rst_dly~regout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~11_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [33]}),
	.portbdatain({\S|data [13]}),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\addrmux|Mux0~0_combout ,\addrmux|Mux1~0_combout ,\addrmux|Mux2~0_combout ,\addrmux|Mux3~0_combout ,\addrmux|Mux4~0_combout ,\addrmux|Mux5~0_combout ,\addrmux|Mux6~0_combout ,\addrmux|Mux7~0_combout }),
	.portbbyteenamasks({vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13 .init_file = "vectadd_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13 .logical_ram_name = "vectadd:u0|vectadd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5e32:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13 .operation_mode = "bidir_dual_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13 .port_b_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13 .port_b_byte_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13 .port_b_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13 .port_b_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13 .port_b_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13 .port_b_data_in_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13 .port_b_first_bit_number = 13;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13 .port_b_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13 .port_b_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13 .port_b_read_enable_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13 .port_b_read_enable_write_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X52_Y3
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode2|w_anode2174w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode_a|w_anode2174w[2]~0_combout ),
	.ena1(gnd),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~13_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [32]}),
	.portbdatain({\S|data [5]}),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\addrmux|Mux0~0_combout ,\addrmux|Mux1~0_combout ,\addrmux|Mux2~0_combout ,\addrmux|Mux3~0_combout ,\addrmux|Mux4~0_combout ,\addrmux|Mux5~0_combout ,\addrmux|Mux6~0_combout ,\addrmux|Mux7~0_combout }),
	.portbbyteenamasks({vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37 .init_file = "vectadd_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37 .logical_ram_name = "vectadd:u0|vectadd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5e32:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37 .mixed_port_feed_through_mode = "dont_care";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37 .operation_mode = "bidir_dual_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37 .port_b_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37 .port_b_address_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37 .port_b_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37 .port_b_byte_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37 .port_b_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37 .port_b_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37 .port_b_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37 .port_b_data_in_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37 .port_b_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37 .port_b_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37 .port_b_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37 .port_b_first_bit_number = 5;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37 .port_b_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37 .port_b_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37 .port_b_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37 .port_b_read_enable_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37 .port_b_read_enable_write_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X26_Y12
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode2|w_anode2161w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode_a|w_anode2161w [2]),
	.ena1(\u0|rst_controller|r_sync_rst_dly~regout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~13_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [32]}),
	.portbdatain({\S|data [5]}),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\addrmux|Mux0~0_combout ,\addrmux|Mux1~0_combout ,\addrmux|Mux2~0_combout ,\addrmux|Mux3~0_combout ,\addrmux|Mux4~0_combout ,\addrmux|Mux5~0_combout ,\addrmux|Mux6~0_combout ,\addrmux|Mux7~0_combout }),
	.portbbyteenamasks({vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5 .init_file = "vectadd_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5 .logical_ram_name = "vectadd:u0|vectadd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5e32:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5 .operation_mode = "bidir_dual_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5 .port_b_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5 .port_b_byte_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5 .port_b_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5 .port_b_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5 .port_b_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5 .port_b_data_in_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5 .port_b_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5 .port_b_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5 .port_b_read_enable_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5 .port_b_read_enable_write_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X26_Y32
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode2|w_anode2182w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode_a|w_anode2182w[2]~0_combout ),
	.ena1(gnd),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~14_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [33]}),
	.portbdatain({\S|data [14]}),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\addrmux|Mux0~0_combout ,\addrmux|Mux1~0_combout ,\addrmux|Mux2~0_combout ,\addrmux|Mux3~0_combout ,\addrmux|Mux4~0_combout ,\addrmux|Mux5~0_combout ,\addrmux|Mux6~0_combout ,\addrmux|Mux7~0_combout }),
	.portbbyteenamasks({vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78 .init_file = "vectadd_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78 .logical_ram_name = "vectadd:u0|vectadd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5e32:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78 .mixed_port_feed_through_mode = "dont_care";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78 .operation_mode = "bidir_dual_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78 .port_a_first_bit_number = 14;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78 .port_b_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78 .port_b_address_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78 .port_b_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78 .port_b_byte_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78 .port_b_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78 .port_b_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78 .port_b_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78 .port_b_data_in_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78 .port_b_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78 .port_b_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78 .port_b_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78 .port_b_first_bit_number = 14;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78 .port_b_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78 .port_b_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78 .port_b_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78 .port_b_read_enable_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78 .port_b_read_enable_write_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X26_Y27
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode2|w_anode2161w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode_a|w_anode2161w [2]),
	.ena1(\u0|rst_controller|r_sync_rst_dly~regout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~14_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [33]}),
	.portbdatain({\S|data [14]}),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\addrmux|Mux0~0_combout ,\addrmux|Mux1~0_combout ,\addrmux|Mux2~0_combout ,\addrmux|Mux3~0_combout ,\addrmux|Mux4~0_combout ,\addrmux|Mux5~0_combout ,\addrmux|Mux6~0_combout ,\addrmux|Mux7~0_combout }),
	.portbbyteenamasks({vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .init_file = "vectadd_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .logical_ram_name = "vectadd:u0|vectadd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5e32:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .operation_mode = "bidir_dual_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .port_b_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .port_b_byte_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .port_b_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .port_b_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .port_b_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .port_b_data_in_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .port_b_first_bit_number = 14;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .port_b_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .port_b_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .port_b_read_enable_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .port_b_read_enable_write_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X52_Y16
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode2|w_anode2174w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode_a|w_anode2174w[2]~0_combout ),
	.ena1(gnd),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~15_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [34]}),
	.portbdatain({\S|data [16]}),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\addrmux|Mux0~0_combout ,\addrmux|Mux1~0_combout ,\addrmux|Mux2~0_combout ,\addrmux|Mux3~0_combout ,\addrmux|Mux4~0_combout ,\addrmux|Mux5~0_combout ,\addrmux|Mux6~0_combout ,\addrmux|Mux7~0_combout }),
	.portbbyteenamasks({vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48 .init_file = "vectadd_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48 .logical_ram_name = "vectadd:u0|vectadd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5e32:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48 .mixed_port_feed_through_mode = "dont_care";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48 .operation_mode = "bidir_dual_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48 .port_a_first_bit_number = 16;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48 .port_b_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48 .port_b_address_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48 .port_b_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48 .port_b_byte_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48 .port_b_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48 .port_b_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48 .port_b_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48 .port_b_data_in_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48 .port_b_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48 .port_b_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48 .port_b_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48 .port_b_first_bit_number = 16;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48 .port_b_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48 .port_b_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48 .port_b_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48 .port_b_read_enable_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48 .port_b_read_enable_write_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X52_Y15
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode2|w_anode2182w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode_a|w_anode2182w[2]~0_combout ),
	.ena1(gnd),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~15_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [34]}),
	.portbdatain({\S|data [16]}),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\addrmux|Mux0~0_combout ,\addrmux|Mux1~0_combout ,\addrmux|Mux2~0_combout ,\addrmux|Mux3~0_combout ,\addrmux|Mux4~0_combout ,\addrmux|Mux5~0_combout ,\addrmux|Mux6~0_combout ,\addrmux|Mux7~0_combout }),
	.portbbyteenamasks({vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80 .init_file = "vectadd_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80 .logical_ram_name = "vectadd:u0|vectadd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5e32:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80 .mixed_port_feed_through_mode = "dont_care";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80 .operation_mode = "bidir_dual_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80 .port_a_first_bit_number = 16;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80 .port_a_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80 .port_b_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80 .port_b_address_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80 .port_b_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80 .port_b_byte_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80 .port_b_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80 .port_b_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80 .port_b_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80 .port_b_data_in_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80 .port_b_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80 .port_b_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80 .port_b_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80 .port_b_first_bit_number = 16;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80 .port_b_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80 .port_b_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80 .port_b_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80 .port_b_read_enable_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80 .port_b_read_enable_write_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X52_Y19
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode2|w_anode2161w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode_a|w_anode2161w [2]),
	.ena1(\u0|rst_controller|r_sync_rst_dly~regout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~15_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [34]}),
	.portbdatain({\S|data [16]}),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\addrmux|Mux0~0_combout ,\addrmux|Mux1~0_combout ,\addrmux|Mux2~0_combout ,\addrmux|Mux3~0_combout ,\addrmux|Mux4~0_combout ,\addrmux|Mux5~0_combout ,\addrmux|Mux6~0_combout ,\addrmux|Mux7~0_combout }),
	.portbbyteenamasks({vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .init_file = "vectadd_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .logical_ram_name = "vectadd:u0|vectadd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5e32:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .operation_mode = "bidir_dual_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .port_b_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .port_b_byte_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .port_b_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .port_b_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .port_b_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .port_b_data_in_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .port_b_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .port_b_first_bit_number = 16;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .port_b_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .port_b_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .port_b_read_enable_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .port_b_read_enable_write_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X26_Y35
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode2|w_anode2182w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode_a|w_anode2182w[2]~0_combout ),
	.ena1(gnd),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~16_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [33]}),
	.portbdatain({\S|data [15]}),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\addrmux|Mux0~0_combout ,\addrmux|Mux1~0_combout ,\addrmux|Mux2~0_combout ,\addrmux|Mux3~0_combout ,\addrmux|Mux4~0_combout ,\addrmux|Mux5~0_combout ,\addrmux|Mux6~0_combout ,\addrmux|Mux7~0_combout }),
	.portbbyteenamasks({vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79 .init_file = "vectadd_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79 .logical_ram_name = "vectadd:u0|vectadd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5e32:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79 .mixed_port_feed_through_mode = "dont_care";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79 .operation_mode = "bidir_dual_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79 .port_a_first_bit_number = 15;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79 .port_a_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79 .port_b_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79 .port_b_address_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79 .port_b_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79 .port_b_byte_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79 .port_b_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79 .port_b_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79 .port_b_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79 .port_b_data_in_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79 .port_b_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79 .port_b_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79 .port_b_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79 .port_b_first_bit_number = 15;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79 .port_b_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79 .port_b_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79 .port_b_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79 .port_b_read_enable_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79 .port_b_read_enable_write_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X26_Y34
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode2|w_anode2174w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode_a|w_anode2174w[2]~0_combout ),
	.ena1(gnd),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~16_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [33]}),
	.portbdatain({\S|data [15]}),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\addrmux|Mux0~0_combout ,\addrmux|Mux1~0_combout ,\addrmux|Mux2~0_combout ,\addrmux|Mux3~0_combout ,\addrmux|Mux4~0_combout ,\addrmux|Mux5~0_combout ,\addrmux|Mux6~0_combout ,\addrmux|Mux7~0_combout }),
	.portbbyteenamasks({vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47 .init_file = "vectadd_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47 .logical_ram_name = "vectadd:u0|vectadd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5e32:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47 .mixed_port_feed_through_mode = "dont_care";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47 .operation_mode = "bidir_dual_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47 .port_a_first_bit_number = 15;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47 .port_b_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47 .port_b_address_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47 .port_b_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47 .port_b_byte_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47 .port_b_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47 .port_b_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47 .port_b_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47 .port_b_data_in_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47 .port_b_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47 .port_b_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47 .port_b_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47 .port_b_first_bit_number = 15;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47 .port_b_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47 .port_b_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47 .port_b_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47 .port_b_read_enable_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47 .port_b_read_enable_write_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X26_Y16
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode2|w_anode2161w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode_a|w_anode2161w [2]),
	.ena1(\u0|rst_controller|r_sync_rst_dly~regout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~16_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [33]}),
	.portbdatain({\S|data [15]}),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\addrmux|Mux0~0_combout ,\addrmux|Mux1~0_combout ,\addrmux|Mux2~0_combout ,\addrmux|Mux3~0_combout ,\addrmux|Mux4~0_combout ,\addrmux|Mux5~0_combout ,\addrmux|Mux6~0_combout ,\addrmux|Mux7~0_combout }),
	.portbbyteenamasks({vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15 .init_file = "vectadd_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15 .logical_ram_name = "vectadd:u0|vectadd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5e32:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15 .operation_mode = "bidir_dual_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15 .port_b_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15 .port_b_byte_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15 .port_b_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15 .port_b_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15 .port_b_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15 .port_b_data_in_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15 .port_b_first_bit_number = 15;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15 .port_b_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15 .port_b_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15 .port_b_read_enable_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15 .port_b_read_enable_write_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X26_Y33
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode2|w_anode2182w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode_a|w_anode2182w[2]~0_combout ),
	.ena1(gnd),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~17_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [34]}),
	.portbdatain({\S|data [21]}),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\addrmux|Mux0~0_combout ,\addrmux|Mux1~0_combout ,\addrmux|Mux2~0_combout ,\addrmux|Mux3~0_combout ,\addrmux|Mux4~0_combout ,\addrmux|Mux5~0_combout ,\addrmux|Mux6~0_combout ,\addrmux|Mux7~0_combout }),
	.portbbyteenamasks({vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85 .init_file = "vectadd_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85 .logical_ram_name = "vectadd:u0|vectadd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5e32:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85 .mixed_port_feed_through_mode = "dont_care";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85 .operation_mode = "bidir_dual_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85 .port_a_first_bit_number = 21;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85 .port_a_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85 .port_b_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85 .port_b_address_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85 .port_b_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85 .port_b_byte_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85 .port_b_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85 .port_b_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85 .port_b_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85 .port_b_data_in_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85 .port_b_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85 .port_b_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85 .port_b_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85 .port_b_first_bit_number = 21;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85 .port_b_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85 .port_b_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85 .port_b_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85 .port_b_read_enable_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85 .port_b_read_enable_write_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X52_Y33
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode2|w_anode2174w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode_a|w_anode2174w[2]~0_combout ),
	.ena1(gnd),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~17_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [34]}),
	.portbdatain({\S|data [21]}),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\addrmux|Mux0~0_combout ,\addrmux|Mux1~0_combout ,\addrmux|Mux2~0_combout ,\addrmux|Mux3~0_combout ,\addrmux|Mux4~0_combout ,\addrmux|Mux5~0_combout ,\addrmux|Mux6~0_combout ,\addrmux|Mux7~0_combout }),
	.portbbyteenamasks({vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53 .init_file = "vectadd_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53 .logical_ram_name = "vectadd:u0|vectadd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5e32:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53 .mixed_port_feed_through_mode = "dont_care";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53 .operation_mode = "bidir_dual_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53 .port_a_first_bit_number = 21;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53 .port_b_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53 .port_b_address_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53 .port_b_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53 .port_b_byte_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53 .port_b_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53 .port_b_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53 .port_b_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53 .port_b_data_in_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53 .port_b_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53 .port_b_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53 .port_b_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53 .port_b_first_bit_number = 21;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53 .port_b_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53 .port_b_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53 .port_b_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53 .port_b_read_enable_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53 .port_b_read_enable_write_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X26_Y25
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode2|w_anode2161w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode_a|w_anode2161w [2]),
	.ena1(\u0|rst_controller|r_sync_rst_dly~regout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~17_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [34]}),
	.portbdatain({\S|data [21]}),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\addrmux|Mux0~0_combout ,\addrmux|Mux1~0_combout ,\addrmux|Mux2~0_combout ,\addrmux|Mux3~0_combout ,\addrmux|Mux4~0_combout ,\addrmux|Mux5~0_combout ,\addrmux|Mux6~0_combout ,\addrmux|Mux7~0_combout }),
	.portbbyteenamasks({vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .init_file = "vectadd_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .logical_ram_name = "vectadd:u0|vectadd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5e32:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .operation_mode = "bidir_dual_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .port_b_address_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .port_b_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .port_b_byte_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .port_b_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .port_b_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .port_b_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .port_b_data_in_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .port_b_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .port_b_first_bit_number = 21;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .port_b_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .port_b_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .port_b_read_enable_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .port_b_read_enable_write_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X13_Y29
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode2|w_anode2174w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode_a|w_anode2174w[2]~0_combout ),
	.ena1(gnd),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~19_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [32]}),
	.portbdatain({\S|data [6]}),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\addrmux|Mux0~0_combout ,\addrmux|Mux1~0_combout ,\addrmux|Mux2~0_combout ,\addrmux|Mux3~0_combout ,\addrmux|Mux4~0_combout ,\addrmux|Mux5~0_combout ,\addrmux|Mux6~0_combout ,\addrmux|Mux7~0_combout }),
	.portbbyteenamasks({vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38 .init_file = "vectadd_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38 .logical_ram_name = "vectadd:u0|vectadd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5e32:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38 .mixed_port_feed_through_mode = "dont_care";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38 .operation_mode = "bidir_dual_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38 .port_b_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38 .port_b_address_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38 .port_b_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38 .port_b_byte_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38 .port_b_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38 .port_b_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38 .port_b_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38 .port_b_data_in_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38 .port_b_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38 .port_b_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38 .port_b_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38 .port_b_first_bit_number = 6;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38 .port_b_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38 .port_b_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38 .port_b_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38 .port_b_read_enable_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38 .port_b_read_enable_write_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X52_Y32
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode2|w_anode2182w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode_a|w_anode2182w[2]~0_combout ),
	.ena1(gnd),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~20_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [34]}),
	.portbdatain({\S|data [20]}),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\addrmux|Mux0~0_combout ,\addrmux|Mux1~0_combout ,\addrmux|Mux2~0_combout ,\addrmux|Mux3~0_combout ,\addrmux|Mux4~0_combout ,\addrmux|Mux5~0_combout ,\addrmux|Mux6~0_combout ,\addrmux|Mux7~0_combout }),
	.portbbyteenamasks({vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84 .init_file = "vectadd_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84 .logical_ram_name = "vectadd:u0|vectadd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5e32:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84 .mixed_port_feed_through_mode = "dont_care";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84 .operation_mode = "bidir_dual_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84 .port_a_first_bit_number = 20;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84 .port_a_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84 .port_b_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84 .port_b_address_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84 .port_b_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84 .port_b_byte_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84 .port_b_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84 .port_b_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84 .port_b_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84 .port_b_data_in_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84 .port_b_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84 .port_b_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84 .port_b_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84 .port_b_first_bit_number = 20;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84 .port_b_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84 .port_b_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84 .port_b_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84 .port_b_read_enable_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84 .port_b_read_enable_write_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X13_Y33
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode2|w_anode2174w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode_a|w_anode2174w[2]~0_combout ),
	.ena1(gnd),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~20_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [34]}),
	.portbdatain({\S|data [20]}),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\addrmux|Mux0~0_combout ,\addrmux|Mux1~0_combout ,\addrmux|Mux2~0_combout ,\addrmux|Mux3~0_combout ,\addrmux|Mux4~0_combout ,\addrmux|Mux5~0_combout ,\addrmux|Mux6~0_combout ,\addrmux|Mux7~0_combout }),
	.portbbyteenamasks({vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52 .init_file = "vectadd_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52 .logical_ram_name = "vectadd:u0|vectadd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5e32:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52 .mixed_port_feed_through_mode = "dont_care";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52 .operation_mode = "bidir_dual_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52 .port_a_first_bit_number = 20;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52 .port_b_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52 .port_b_address_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52 .port_b_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52 .port_b_byte_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52 .port_b_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52 .port_b_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52 .port_b_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52 .port_b_data_in_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52 .port_b_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52 .port_b_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52 .port_b_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52 .port_b_first_bit_number = 20;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52 .port_b_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52 .port_b_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52 .port_b_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52 .port_b_read_enable_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52 .port_b_read_enable_write_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X13_Y24
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode2|w_anode2161w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode_a|w_anode2161w [2]),
	.ena1(\u0|rst_controller|r_sync_rst_dly~regout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~20_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [34]}),
	.portbdatain({\S|data [20]}),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\addrmux|Mux0~0_combout ,\addrmux|Mux1~0_combout ,\addrmux|Mux2~0_combout ,\addrmux|Mux3~0_combout ,\addrmux|Mux4~0_combout ,\addrmux|Mux5~0_combout ,\addrmux|Mux6~0_combout ,\addrmux|Mux7~0_combout }),
	.portbbyteenamasks({vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20 .init_file = "vectadd_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20 .logical_ram_name = "vectadd:u0|vectadd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5e32:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20 .operation_mode = "bidir_dual_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20 .port_b_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20 .port_b_byte_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20 .port_b_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20 .port_b_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20 .port_b_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20 .port_b_data_in_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20 .port_b_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20 .port_b_first_bit_number = 20;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20 .port_b_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20 .port_b_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20 .port_b_read_enable_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20 .port_b_read_enable_write_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X13_Y16
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode2|w_anode2182w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode_a|w_anode2182w[2]~0_combout ),
	.ena1(gnd),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~21_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [34]}),
	.portbdatain({\S|data [19]}),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\addrmux|Mux0~0_combout ,\addrmux|Mux1~0_combout ,\addrmux|Mux2~0_combout ,\addrmux|Mux3~0_combout ,\addrmux|Mux4~0_combout ,\addrmux|Mux5~0_combout ,\addrmux|Mux6~0_combout ,\addrmux|Mux7~0_combout }),
	.portbbyteenamasks({vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83 .init_file = "vectadd_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83 .logical_ram_name = "vectadd:u0|vectadd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5e32:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83 .mixed_port_feed_through_mode = "dont_care";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83 .operation_mode = "bidir_dual_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83 .port_a_first_bit_number = 19;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83 .port_a_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83 .port_b_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83 .port_b_address_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83 .port_b_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83 .port_b_byte_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83 .port_b_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83 .port_b_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83 .port_b_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83 .port_b_data_in_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83 .port_b_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83 .port_b_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83 .port_b_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83 .port_b_first_bit_number = 19;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83 .port_b_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83 .port_b_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83 .port_b_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83 .port_b_read_enable_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83 .port_b_read_enable_write_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X13_Y20
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode2|w_anode2182w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode_a|w_anode2182w[2]~0_combout ),
	.ena1(gnd),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~22_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [34]}),
	.portbdatain({\S|data [18]}),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\addrmux|Mux0~0_combout ,\addrmux|Mux1~0_combout ,\addrmux|Mux2~0_combout ,\addrmux|Mux3~0_combout ,\addrmux|Mux4~0_combout ,\addrmux|Mux5~0_combout ,\addrmux|Mux6~0_combout ,\addrmux|Mux7~0_combout }),
	.portbbyteenamasks({vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82 .init_file = "vectadd_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82 .logical_ram_name = "vectadd:u0|vectadd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5e32:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82 .mixed_port_feed_through_mode = "dont_care";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82 .operation_mode = "bidir_dual_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82 .port_a_first_bit_number = 18;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82 .port_a_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82 .port_b_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82 .port_b_address_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82 .port_b_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82 .port_b_byte_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82 .port_b_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82 .port_b_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82 .port_b_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82 .port_b_data_in_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82 .port_b_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82 .port_b_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82 .port_b_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82 .port_b_first_bit_number = 18;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82 .port_b_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82 .port_b_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82 .port_b_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82 .port_b_read_enable_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82 .port_b_read_enable_write_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X13_Y22
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode2|w_anode2174w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode_a|w_anode2174w[2]~0_combout ),
	.ena1(gnd),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~22_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [34]}),
	.portbdatain({\S|data [18]}),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\addrmux|Mux0~0_combout ,\addrmux|Mux1~0_combout ,\addrmux|Mux2~0_combout ,\addrmux|Mux3~0_combout ,\addrmux|Mux4~0_combout ,\addrmux|Mux5~0_combout ,\addrmux|Mux6~0_combout ,\addrmux|Mux7~0_combout }),
	.portbbyteenamasks({vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50 .init_file = "vectadd_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50 .logical_ram_name = "vectadd:u0|vectadd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5e32:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50 .mixed_port_feed_through_mode = "dont_care";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50 .operation_mode = "bidir_dual_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50 .port_a_first_bit_number = 18;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50 .port_b_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50 .port_b_address_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50 .port_b_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50 .port_b_byte_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50 .port_b_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50 .port_b_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50 .port_b_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50 .port_b_data_in_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50 .port_b_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50 .port_b_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50 .port_b_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50 .port_b_first_bit_number = 18;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50 .port_b_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50 .port_b_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50 .port_b_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50 .port_b_read_enable_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50 .port_b_read_enable_write_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X13_Y21
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode2|w_anode2161w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode_a|w_anode2161w [2]),
	.ena1(\u0|rst_controller|r_sync_rst_dly~regout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~22_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [34]}),
	.portbdatain({\S|data [18]}),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\addrmux|Mux0~0_combout ,\addrmux|Mux1~0_combout ,\addrmux|Mux2~0_combout ,\addrmux|Mux3~0_combout ,\addrmux|Mux4~0_combout ,\addrmux|Mux5~0_combout ,\addrmux|Mux6~0_combout ,\addrmux|Mux7~0_combout }),
	.portbbyteenamasks({vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .init_file = "vectadd_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .logical_ram_name = "vectadd:u0|vectadd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5e32:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .operation_mode = "bidir_dual_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .port_b_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .port_b_byte_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .port_b_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .port_b_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .port_b_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .port_b_data_in_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .port_b_first_bit_number = 18;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .port_b_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .port_b_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .port_b_read_enable_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .port_b_read_enable_write_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X26_Y29
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode2|w_anode2174w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode_a|w_anode2174w[2]~0_combout ),
	.ena1(gnd),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~23_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [34]}),
	.portbdatain({\S|data [17]}),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\addrmux|Mux0~0_combout ,\addrmux|Mux1~0_combout ,\addrmux|Mux2~0_combout ,\addrmux|Mux3~0_combout ,\addrmux|Mux4~0_combout ,\addrmux|Mux5~0_combout ,\addrmux|Mux6~0_combout ,\addrmux|Mux7~0_combout }),
	.portbbyteenamasks({vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49 .init_file = "vectadd_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49 .logical_ram_name = "vectadd:u0|vectadd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5e32:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49 .mixed_port_feed_through_mode = "dont_care";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49 .operation_mode = "bidir_dual_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49 .port_a_first_bit_number = 17;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49 .port_b_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49 .port_b_address_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49 .port_b_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49 .port_b_byte_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49 .port_b_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49 .port_b_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49 .port_b_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49 .port_b_data_in_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49 .port_b_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49 .port_b_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49 .port_b_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49 .port_b_first_bit_number = 17;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49 .port_b_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49 .port_b_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49 .port_b_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49 .port_b_read_enable_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49 .port_b_read_enable_write_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X26_Y28
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode2|w_anode2182w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode_a|w_anode2182w[2]~0_combout ),
	.ena1(gnd),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~23_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [34]}),
	.portbdatain({\S|data [17]}),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\addrmux|Mux0~0_combout ,\addrmux|Mux1~0_combout ,\addrmux|Mux2~0_combout ,\addrmux|Mux3~0_combout ,\addrmux|Mux4~0_combout ,\addrmux|Mux5~0_combout ,\addrmux|Mux6~0_combout ,\addrmux|Mux7~0_combout }),
	.portbbyteenamasks({vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81 .init_file = "vectadd_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81 .logical_ram_name = "vectadd:u0|vectadd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5e32:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81 .mixed_port_feed_through_mode = "dont_care";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81 .operation_mode = "bidir_dual_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81 .port_a_first_bit_number = 17;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81 .port_a_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81 .port_b_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81 .port_b_address_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81 .port_b_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81 .port_b_byte_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81 .port_b_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81 .port_b_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81 .port_b_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81 .port_b_data_in_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81 .port_b_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81 .port_b_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81 .port_b_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81 .port_b_first_bit_number = 17;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81 .port_b_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81 .port_b_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81 .port_b_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81 .port_b_read_enable_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81 .port_b_read_enable_write_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X13_Y19
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode2|w_anode2161w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode_a|w_anode2161w [2]),
	.ena1(\u0|rst_controller|r_sync_rst_dly~regout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~23_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [34]}),
	.portbdatain({\S|data [17]}),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\addrmux|Mux0~0_combout ,\addrmux|Mux1~0_combout ,\addrmux|Mux2~0_combout ,\addrmux|Mux3~0_combout ,\addrmux|Mux4~0_combout ,\addrmux|Mux5~0_combout ,\addrmux|Mux6~0_combout ,\addrmux|Mux7~0_combout }),
	.portbbyteenamasks({vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .init_file = "vectadd_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .logical_ram_name = "vectadd:u0|vectadd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5e32:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .operation_mode = "bidir_dual_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .port_b_address_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .port_b_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .port_b_byte_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .port_b_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .port_b_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .port_b_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .port_b_data_in_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .port_b_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .port_b_first_bit_number = 17;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .port_b_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .port_b_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .port_b_read_enable_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .port_b_read_enable_write_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X13_Y26
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode2|w_anode2161w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode_a|w_anode2161w [2]),
	.ena1(\u0|rst_controller|r_sync_rst_dly~regout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~24_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [33]}),
	.portbdatain({\S|data [10]}),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\addrmux|Mux0~0_combout ,\addrmux|Mux1~0_combout ,\addrmux|Mux2~0_combout ,\addrmux|Mux3~0_combout ,\addrmux|Mux4~0_combout ,\addrmux|Mux5~0_combout ,\addrmux|Mux6~0_combout ,\addrmux|Mux7~0_combout }),
	.portbbyteenamasks({vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .init_file = "vectadd_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .logical_ram_name = "vectadd:u0|vectadd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5e32:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .operation_mode = "bidir_dual_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .port_b_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .port_b_byte_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .port_b_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .port_b_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .port_b_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .port_b_data_in_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .port_b_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .port_b_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .port_b_read_enable_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .port_b_read_enable_write_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X13_Y9
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode2|w_anode2174w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode_a|w_anode2174w[2]~0_combout ),
	.ena1(gnd),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~25_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [33]}),
	.portbdatain({\S|data [9]}),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\addrmux|Mux0~0_combout ,\addrmux|Mux1~0_combout ,\addrmux|Mux2~0_combout ,\addrmux|Mux3~0_combout ,\addrmux|Mux4~0_combout ,\addrmux|Mux5~0_combout ,\addrmux|Mux6~0_combout ,\addrmux|Mux7~0_combout }),
	.portbbyteenamasks({vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41 .init_file = "vectadd_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41 .logical_ram_name = "vectadd:u0|vectadd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5e32:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41 .mixed_port_feed_through_mode = "dont_care";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41 .operation_mode = "bidir_dual_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41 .port_a_first_bit_number = 9;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41 .port_b_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41 .port_b_address_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41 .port_b_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41 .port_b_byte_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41 .port_b_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41 .port_b_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41 .port_b_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41 .port_b_data_in_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41 .port_b_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41 .port_b_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41 .port_b_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41 .port_b_first_bit_number = 9;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41 .port_b_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41 .port_b_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41 .port_b_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41 .port_b_read_enable_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41 .port_b_read_enable_write_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X13_Y8
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode2|w_anode2182w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode_a|w_anode2182w[2]~0_combout ),
	.ena1(gnd),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~25_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [33]}),
	.portbdatain({\S|data [9]}),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\addrmux|Mux0~0_combout ,\addrmux|Mux1~0_combout ,\addrmux|Mux2~0_combout ,\addrmux|Mux3~0_combout ,\addrmux|Mux4~0_combout ,\addrmux|Mux5~0_combout ,\addrmux|Mux6~0_combout ,\addrmux|Mux7~0_combout }),
	.portbbyteenamasks({vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73 .init_file = "vectadd_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73 .logical_ram_name = "vectadd:u0|vectadd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5e32:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73 .mixed_port_feed_through_mode = "dont_care";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73 .operation_mode = "bidir_dual_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73 .port_a_first_bit_number = 9;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73 .port_a_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73 .port_b_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73 .port_b_address_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73 .port_b_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73 .port_b_byte_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73 .port_b_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73 .port_b_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73 .port_b_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73 .port_b_data_in_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73 .port_b_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73 .port_b_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73 .port_b_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73 .port_b_first_bit_number = 9;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73 .port_b_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73 .port_b_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73 .port_b_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73 .port_b_read_enable_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73 .port_b_read_enable_write_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X13_Y12
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode2|w_anode2161w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode_a|w_anode2161w [2]),
	.ena1(\u0|rst_controller|r_sync_rst_dly~regout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~25_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [33]}),
	.portbdatain({\S|data [9]}),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\addrmux|Mux0~0_combout ,\addrmux|Mux1~0_combout ,\addrmux|Mux2~0_combout ,\addrmux|Mux3~0_combout ,\addrmux|Mux4~0_combout ,\addrmux|Mux5~0_combout ,\addrmux|Mux6~0_combout ,\addrmux|Mux7~0_combout }),
	.portbbyteenamasks({vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9 .init_file = "vectadd_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9 .logical_ram_name = "vectadd:u0|vectadd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5e32:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9 .operation_mode = "bidir_dual_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9 .port_b_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9 .port_b_byte_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9 .port_b_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9 .port_b_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9 .port_b_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9 .port_b_data_in_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9 .port_b_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9 .port_b_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9 .port_b_read_enable_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9 .port_b_read_enable_write_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X13_Y7
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode2|w_anode2182w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode_a|w_anode2182w[2]~0_combout ),
	.ena1(gnd),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~26_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [33]}),
	.portbdatain({\S|data [8]}),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\addrmux|Mux0~0_combout ,\addrmux|Mux1~0_combout ,\addrmux|Mux2~0_combout ,\addrmux|Mux3~0_combout ,\addrmux|Mux4~0_combout ,\addrmux|Mux5~0_combout ,\addrmux|Mux6~0_combout ,\addrmux|Mux7~0_combout }),
	.portbbyteenamasks({vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72 .init_file = "vectadd_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72 .logical_ram_name = "vectadd:u0|vectadd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5e32:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72 .mixed_port_feed_through_mode = "dont_care";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72 .operation_mode = "bidir_dual_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72 .port_a_first_bit_number = 8;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72 .port_b_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72 .port_b_address_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72 .port_b_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72 .port_b_byte_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72 .port_b_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72 .port_b_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72 .port_b_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72 .port_b_data_in_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72 .port_b_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72 .port_b_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72 .port_b_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72 .port_b_first_bit_number = 8;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72 .port_b_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72 .port_b_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72 .port_b_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72 .port_b_read_enable_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72 .port_b_read_enable_write_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X13_Y6
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode2|w_anode2174w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode_a|w_anode2174w[2]~0_combout ),
	.ena1(gnd),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~26_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [33]}),
	.portbdatain({\S|data [8]}),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\addrmux|Mux0~0_combout ,\addrmux|Mux1~0_combout ,\addrmux|Mux2~0_combout ,\addrmux|Mux3~0_combout ,\addrmux|Mux4~0_combout ,\addrmux|Mux5~0_combout ,\addrmux|Mux6~0_combout ,\addrmux|Mux7~0_combout }),
	.portbbyteenamasks({vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40 .init_file = "vectadd_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40 .logical_ram_name = "vectadd:u0|vectadd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5e32:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40 .mixed_port_feed_through_mode = "dont_care";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40 .operation_mode = "bidir_dual_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40 .port_a_first_bit_number = 8;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40 .port_b_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40 .port_b_address_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40 .port_b_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40 .port_b_byte_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40 .port_b_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40 .port_b_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40 .port_b_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40 .port_b_data_in_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40 .port_b_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40 .port_b_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40 .port_b_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40 .port_b_first_bit_number = 8;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40 .port_b_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40 .port_b_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40 .port_b_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40 .port_b_read_enable_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40 .port_b_read_enable_write_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X13_Y11
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode2|w_anode2161w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode_a|w_anode2161w [2]),
	.ena1(\u0|rst_controller|r_sync_rst_dly~regout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~26_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [33]}),
	.portbdatain({\S|data [8]}),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\addrmux|Mux0~0_combout ,\addrmux|Mux1~0_combout ,\addrmux|Mux2~0_combout ,\addrmux|Mux3~0_combout ,\addrmux|Mux4~0_combout ,\addrmux|Mux5~0_combout ,\addrmux|Mux6~0_combout ,\addrmux|Mux7~0_combout }),
	.portbbyteenamasks({vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .init_file = "vectadd_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .logical_ram_name = "vectadd:u0|vectadd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5e32:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .operation_mode = "bidir_dual_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .port_b_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .port_b_byte_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .port_b_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .port_b_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .port_b_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .port_b_data_in_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .port_b_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .port_b_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .port_b_read_enable_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .port_b_read_enable_write_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X26_Y18
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode2|w_anode2190w[2]~1_combout ),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode_a|w_anode2190w[2]~0_combout ),
	.ena1(gnd),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~31_combout ,\u0|cmd_xbar_mux_001|src_payload~30_combout ,\u0|cmd_xbar_mux_001|src_payload~29_combout ,\u0|cmd_xbar_mux_001|src_payload~28_combout ,\u0|cmd_xbar_mux_001|src_payload~27_combout ,
\u0|cmd_xbar_mux_001|src_payload~5_combout ,\u0|cmd_xbar_mux_001|src_payload~4_combout ,\u0|cmd_xbar_mux_001|src_payload~3_combout ,\u0|cmd_xbar_mux_001|src_payload~16_combout ,\u0|cmd_xbar_mux_001|src_payload~14_combout ,
\u0|cmd_xbar_mux_001|src_payload~11_combout ,\u0|cmd_xbar_mux_001|src_payload~12_combout ,\u0|cmd_xbar_mux_001|src_payload~10_combout ,\u0|cmd_xbar_mux_001|src_payload~24_combout ,\u0|cmd_xbar_mux_001|src_payload~25_combout ,
\u0|cmd_xbar_mux_001|src_payload~26_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [35],\u0|cmd_xbar_mux_001|src_data [33]}),
	.portbdatain({\S|data [31],\S|data [30],\S|data [29],\S|data [28],\S|data [27],\S|data [26],\S|data [25],\S|data [24],\S|data [15],\S|data [14],\S|data [13],\S|data [12],\S|data [11],\S|data [10],\S|data [9],\S|data [8]}),
	.portbaddr({\addrmux|Mux0~0_combout ,\addrmux|Mux1~0_combout ,\addrmux|Mux2~0_combout ,\addrmux|Mux3~0_combout ,\addrmux|Mux4~0_combout ,\addrmux|Mux5~0_combout ,\addrmux|Mux6~0_combout ,\addrmux|Mux7~0_combout }),
	.portbbyteenamasks({vcc,vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104 .init_file = "vectadd_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104 .logical_ram_name = "vectadd:u0|vectadd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5e32:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104 .mixed_port_feed_through_mode = "dont_care";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104 .operation_mode = "bidir_dual_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104 .port_a_address_width = 8;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104 .port_a_byte_enable_mask_width = 2;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104 .port_a_byte_size = 8;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104 .port_a_data_width = 16;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104 .port_a_first_bit_number = 8;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104 .port_a_last_address = 255;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104 .port_a_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104 .port_b_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104 .port_b_address_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104 .port_b_address_width = 8;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104 .port_b_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104 .port_b_byte_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104 .port_b_byte_enable_mask_width = 2;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104 .port_b_byte_size = 8;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104 .port_b_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104 .port_b_data_in_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104 .port_b_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104 .port_b_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104 .port_b_data_width = 16;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104 .port_b_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104 .port_b_first_bit_number = 8;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104 .port_b_last_address = 255;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104 .port_b_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104 .port_b_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104 .port_b_read_enable_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104 .port_b_read_enable_write_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X26_Y21
cycloneii_ram_block \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 (
	.portawe(\u0|jtag_uart_0|fifo_wr~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(\u0|jtag_uart_0|fifo_wr~regout ),
	.ena1(\u0|jtag_uart_0|r_val~0_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|nios2_qsys_0|d_writedata [7],\u0|nios2_qsys_0|d_writedata [6],\u0|nios2_qsys_0|d_writedata [5],\u0|nios2_qsys_0|d_writedata [4],\u0|nios2_qsys_0|d_writedata [3],\u0|nios2_qsys_0|d_writedata [2],\u0|nios2_qsys_0|d_writedata [1],\u0|nios2_qsys_0|d_writedata [0]}),
	.portaaddr({\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q [5],\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q [4],
\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q [3],\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q [2],
\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q [1],\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(8'b00000000),
	.portbaddr({\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [5],\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [4],
\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [3],\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [2],
\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [1],\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .data_interleave_offset_in_bits = 1;
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .data_interleave_width_in_bits = 1;
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .logical_ram_name = "vectadd:u0|vectadd_jtag_uart_0:jtag_uart_0|vectadd_jtag_uart_0_scfifo_w:the_vectadd_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ALTSYNCRAM";
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .mixed_port_feed_through_mode = "dont_care";
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .operation_mode = "dual_port";
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_a_address_clear = "none";
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_a_address_width = 6;
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_a_byte_enable_clear = "none";
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_a_byte_enable_clock = "none";
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_a_data_in_clear = "none";
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_a_data_out_clear = "none";
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_a_data_out_clock = "none";
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_a_data_width = 8;
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_a_first_address = 0;
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_a_first_bit_number = 0;
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_a_last_address = 63;
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_a_logical_ram_depth = 64;
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_a_logical_ram_width = 8;
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_a_write_enable_clear = "none";
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_b_address_clear = "none";
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_b_address_clock = "clock1";
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_b_address_width = 6;
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_b_byte_enable_clear = "none";
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_b_data_in_clear = "none";
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_b_data_out_clear = "none";
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_b_data_out_clock = "none";
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_b_data_width = 8;
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_b_first_address = 0;
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_b_first_bit_number = 0;
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_b_last_address = 63;
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_b_logical_ram_depth = 64;
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_b_logical_ram_width = 8;
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_b_read_enable_write_enable_clear = "none";
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_b_read_enable_write_enable_clock = "clock1";
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .ram_block_type = "M4K";
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N24
cycloneii_lcell_comb \u0|nios2_qsys_0|E_shift_rot_cnt[2]~9 (
// Equation(s):
// \u0|nios2_qsys_0|E_shift_rot_cnt[2]~9_combout  = (\u0|nios2_qsys_0|E_shift_rot_cnt [2] & ((GND) # (!\u0|nios2_qsys_0|E_shift_rot_cnt[1]~8 ))) # (!\u0|nios2_qsys_0|E_shift_rot_cnt [2] & (\u0|nios2_qsys_0|E_shift_rot_cnt[1]~8  $ (GND)))
// \u0|nios2_qsys_0|E_shift_rot_cnt[2]~10  = CARRY((\u0|nios2_qsys_0|E_shift_rot_cnt [2]) # (!\u0|nios2_qsys_0|E_shift_rot_cnt[1]~8 ))

	.dataa(\u0|nios2_qsys_0|E_shift_rot_cnt [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|E_shift_rot_cnt[1]~8 ),
	.combout(\u0|nios2_qsys_0|E_shift_rot_cnt[2]~9_combout ),
	.cout(\u0|nios2_qsys_0|E_shift_rot_cnt[2]~10 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_shift_rot_cnt[2]~9 .lut_mask = 16'h5AAF;
defparam \u0|nios2_qsys_0|E_shift_rot_cnt[2]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X31_Y22_N13
cycloneii_lcell_ff \Addr_A|data[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\Addr_A|data[2]~8_combout ),
	.sdata(\u0|to_hw_data|data_out [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\ctrl0|WideOr0~1_combout ),
	.ena(\ctrl0|WideOr1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Addr_A|data [2]));

// Location: LCFF_X31_Y22_N21
cycloneii_lcell_ff \Addr_A|data[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\Addr_A|data[6]~16_combout ),
	.sdata(\u0|to_hw_data|data_out [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\ctrl0|WideOr0~1_combout ),
	.ena(\ctrl0|WideOr1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Addr_A|data [6]));

// Location: LCCOMB_X29_Y22_N16
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|jtag_break~0 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|jtag_break~0_combout  = (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|dreg [0] & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|break_on_reset~regout ))) # (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|dreg [0] 
// & (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|jtag_break~regout ))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|dreg [0]),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|jtag_break~regout ),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|break_on_reset~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|jtag_break~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|jtag_break~0 .lut_mask = 16'hFA50;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|jtag_break~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N8
cycloneii_lcell_comb \u0|nios2_qsys_0|E_src2[29]~2 (
// Equation(s):
// \u0|nios2_qsys_0|E_src2[29]~2_combout  = (\u0|nios2_qsys_0|R_src2_use_imm~regout  & (\u0|nios2_qsys_0|D_iw [21])) # (!\u0|nios2_qsys_0|R_src2_use_imm~regout  & ((\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b 
// [29])))

	.dataa(\u0|nios2_qsys_0|R_src2_use_imm~regout ),
	.datab(\u0|nios2_qsys_0|D_iw [21]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [29]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_src2[29]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_src2[29]~2 .lut_mask = 16'hDD88;
defparam \u0|nios2_qsys_0|E_src2[29]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N20
cycloneii_lcell_comb \u0|nios2_qsys_0|E_src2[26]~4 (
// Equation(s):
// \u0|nios2_qsys_0|E_src2[26]~4_combout  = (\u0|nios2_qsys_0|R_src2_use_imm~regout  & (\u0|nios2_qsys_0|D_iw [21])) # (!\u0|nios2_qsys_0|R_src2_use_imm~regout  & ((\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b 
// [26])))

	.dataa(\u0|nios2_qsys_0|R_src2_use_imm~regout ),
	.datab(\u0|nios2_qsys_0|D_iw [21]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [26]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_src2[26]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_src2[26]~4 .lut_mask = 16'hDD88;
defparam \u0|nios2_qsys_0|E_src2[26]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N28
cycloneii_lcell_comb \u0|nios2_qsys_0|E_src2[22]~10 (
// Equation(s):
// \u0|nios2_qsys_0|E_src2[22]~10_combout  = (\u0|nios2_qsys_0|R_src2_use_imm~regout  & ((\u0|nios2_qsys_0|D_iw [21]))) # (!\u0|nios2_qsys_0|R_src2_use_imm~regout  & (\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b 
// [22]))

	.dataa(\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [22]),
	.datab(\u0|nios2_qsys_0|D_iw [21]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|R_src2_use_imm~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_src2[22]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_src2[22]~10 .lut_mask = 16'hCCAA;
defparam \u0|nios2_qsys_0|E_src2[22]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X13_Y1
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode2|w_anode2182w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode_a|w_anode2182w[2]~0_combout ),
	.ena1(gnd),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~27_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [35]}),
	.portbdatain({\S|data [27]}),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\addrmux|Mux0~0_combout ,\addrmux|Mux1~0_combout ,\addrmux|Mux2~0_combout ,\addrmux|Mux3~0_combout ,\addrmux|Mux4~0_combout ,\addrmux|Mux5~0_combout ,\addrmux|Mux6~0_combout ,\addrmux|Mux7~0_combout }),
	.portbbyteenamasks({vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91 .init_file = "vectadd_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91 .logical_ram_name = "vectadd:u0|vectadd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5e32:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91 .mixed_port_feed_through_mode = "dont_care";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91 .operation_mode = "bidir_dual_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91 .port_a_first_bit_number = 27;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91 .port_a_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91 .port_b_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91 .port_b_address_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91 .port_b_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91 .port_b_byte_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91 .port_b_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91 .port_b_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91 .port_b_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91 .port_b_data_in_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91 .port_b_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91 .port_b_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91 .port_b_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91 .port_b_first_bit_number = 27;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91 .port_b_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91 .port_b_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91 .port_b_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91 .port_b_read_enable_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91 .port_b_read_enable_write_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X13_Y2
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode2|w_anode2174w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode_a|w_anode2174w[2]~0_combout ),
	.ena1(gnd),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~27_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [35]}),
	.portbdatain({\S|data [27]}),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\addrmux|Mux0~0_combout ,\addrmux|Mux1~0_combout ,\addrmux|Mux2~0_combout ,\addrmux|Mux3~0_combout ,\addrmux|Mux4~0_combout ,\addrmux|Mux5~0_combout ,\addrmux|Mux6~0_combout ,\addrmux|Mux7~0_combout }),
	.portbbyteenamasks({vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59 .init_file = "vectadd_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59 .logical_ram_name = "vectadd:u0|vectadd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5e32:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59 .mixed_port_feed_through_mode = "dont_care";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59 .operation_mode = "bidir_dual_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59 .port_a_first_bit_number = 27;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59 .port_b_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59 .port_b_address_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59 .port_b_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59 .port_b_byte_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59 .port_b_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59 .port_b_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59 .port_b_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59 .port_b_data_in_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59 .port_b_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59 .port_b_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59 .port_b_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59 .port_b_first_bit_number = 27;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59 .port_b_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59 .port_b_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59 .port_b_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59 .port_b_read_enable_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59 .port_b_read_enable_write_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X13_Y10
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode2|w_anode2161w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode_a|w_anode2161w [2]),
	.ena1(\u0|rst_controller|r_sync_rst_dly~regout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~27_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [35]}),
	.portbdatain({\S|data [27]}),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\addrmux|Mux0~0_combout ,\addrmux|Mux1~0_combout ,\addrmux|Mux2~0_combout ,\addrmux|Mux3~0_combout ,\addrmux|Mux4~0_combout ,\addrmux|Mux5~0_combout ,\addrmux|Mux6~0_combout ,\addrmux|Mux7~0_combout }),
	.portbbyteenamasks({vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .init_file = "vectadd_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .logical_ram_name = "vectadd:u0|vectadd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5e32:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .operation_mode = "bidir_dual_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .port_b_address_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .port_b_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .port_b_byte_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .port_b_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .port_b_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .port_b_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .port_b_data_in_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .port_b_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .port_b_first_bit_number = 27;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .port_b_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .port_b_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .port_b_read_enable_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .port_b_read_enable_write_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X26_Y3
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode2|w_anode2174w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode_a|w_anode2174w[2]~0_combout ),
	.ena1(gnd),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~29_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [35]}),
	.portbdatain({\S|data [29]}),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\addrmux|Mux0~0_combout ,\addrmux|Mux1~0_combout ,\addrmux|Mux2~0_combout ,\addrmux|Mux3~0_combout ,\addrmux|Mux4~0_combout ,\addrmux|Mux5~0_combout ,\addrmux|Mux6~0_combout ,\addrmux|Mux7~0_combout }),
	.portbbyteenamasks({vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61 .init_file = "vectadd_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61 .logical_ram_name = "vectadd:u0|vectadd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5e32:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61 .mixed_port_feed_through_mode = "dont_care";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61 .operation_mode = "bidir_dual_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61 .port_a_first_bit_number = 29;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61 .port_b_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61 .port_b_address_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61 .port_b_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61 .port_b_byte_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61 .port_b_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61 .port_b_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61 .port_b_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61 .port_b_data_in_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61 .port_b_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61 .port_b_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61 .port_b_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61 .port_b_first_bit_number = 29;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61 .port_b_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61 .port_b_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61 .port_b_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61 .port_b_read_enable_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61 .port_b_read_enable_write_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X26_Y2
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode2|w_anode2174w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode_a|w_anode2174w[2]~0_combout ),
	.ena1(gnd),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~30_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [35]}),
	.portbdatain({\S|data [30]}),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\addrmux|Mux0~0_combout ,\addrmux|Mux1~0_combout ,\addrmux|Mux2~0_combout ,\addrmux|Mux3~0_combout ,\addrmux|Mux4~0_combout ,\addrmux|Mux5~0_combout ,\addrmux|Mux6~0_combout ,\addrmux|Mux7~0_combout }),
	.portbbyteenamasks({vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62 .init_file = "vectadd_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62 .logical_ram_name = "vectadd:u0|vectadd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5e32:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62 .mixed_port_feed_through_mode = "dont_care";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62 .operation_mode = "bidir_dual_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62 .port_a_first_bit_number = 30;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62 .port_b_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62 .port_b_address_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62 .port_b_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62 .port_b_byte_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62 .port_b_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62 .port_b_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62 .port_b_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62 .port_b_data_in_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62 .port_b_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62 .port_b_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62 .port_b_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62 .port_b_first_bit_number = 30;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62 .port_b_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62 .port_b_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62 .port_b_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62 .port_b_read_enable_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62 .port_b_read_enable_write_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X26_Y1
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode2|w_anode2182w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode_a|w_anode2182w[2]~0_combout ),
	.ena1(gnd),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~30_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [35]}),
	.portbdatain({\S|data [30]}),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\addrmux|Mux0~0_combout ,\addrmux|Mux1~0_combout ,\addrmux|Mux2~0_combout ,\addrmux|Mux3~0_combout ,\addrmux|Mux4~0_combout ,\addrmux|Mux5~0_combout ,\addrmux|Mux6~0_combout ,\addrmux|Mux7~0_combout }),
	.portbbyteenamasks({vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94 .init_file = "vectadd_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94 .logical_ram_name = "vectadd:u0|vectadd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5e32:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94 .mixed_port_feed_through_mode = "dont_care";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94 .operation_mode = "bidir_dual_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94 .port_a_first_bit_number = 30;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94 .port_a_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94 .port_b_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94 .port_b_address_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94 .port_b_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94 .port_b_byte_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94 .port_b_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94 .port_b_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94 .port_b_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94 .port_b_data_in_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94 .port_b_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94 .port_b_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94 .port_b_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94 .port_b_first_bit_number = 30;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94 .port_b_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94 .port_b_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94 .port_b_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94 .port_b_read_enable_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94 .port_b_read_enable_write_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X52_Y4
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode2|w_anode2174w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode_a|w_anode2174w[2]~0_combout ),
	.ena1(gnd),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~31_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [35]}),
	.portbdatain({\S|data [31]}),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\addrmux|Mux0~0_combout ,\addrmux|Mux1~0_combout ,\addrmux|Mux2~0_combout ,\addrmux|Mux3~0_combout ,\addrmux|Mux4~0_combout ,\addrmux|Mux5~0_combout ,\addrmux|Mux6~0_combout ,\addrmux|Mux7~0_combout }),
	.portbbyteenamasks({vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63 .init_file = "vectadd_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63 .logical_ram_name = "vectadd:u0|vectadd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5e32:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63 .mixed_port_feed_through_mode = "dont_care";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63 .operation_mode = "bidir_dual_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63 .port_a_first_bit_number = 31;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63 .port_b_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63 .port_b_address_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63 .port_b_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63 .port_b_byte_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63 .port_b_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63 .port_b_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63 .port_b_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63 .port_b_data_in_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63 .port_b_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63 .port_b_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63 .port_b_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63 .port_b_first_bit_number = 31;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63 .port_b_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63 .port_b_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63 .port_b_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63 .port_b_read_enable_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63 .port_b_read_enable_write_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCFF_X25_Y20_N17
cycloneii_lcell_ff \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~7_combout ),
	.sdata(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [0]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u0|jtag_uart_0|read_0~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [16]));

// Location: M4K_X26_Y17
cycloneii_ram_block \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 (
	.portawe(\u0|jtag_uart_0|wr_rfifo~combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(\u0|jtag_uart_0|wr_rfifo~combout ),
	.ena1(\u0|jtag_uart_0|fifo_rd~0_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|wdata [7],\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|wdata [6],\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|wdata [5],\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|wdata [4],
\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|wdata [3],\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|wdata [2],\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|wdata [1],\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|wdata [0]}),
	.portaaddr({\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q [5],\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q [4],
\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q [3],\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q [2],
\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q [1],\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(8'b00000000),
	.portbaddr({\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [5],\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [4],
\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [3],\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [2],
\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [1],\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .data_interleave_offset_in_bits = 1;
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .data_interleave_width_in_bits = 1;
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .logical_ram_name = "vectadd:u0|vectadd_jtag_uart_0:jtag_uart_0|vectadd_jtag_uart_0_scfifo_r:the_vectadd_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ALTSYNCRAM";
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .mixed_port_feed_through_mode = "dont_care";
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .operation_mode = "dual_port";
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_a_address_clear = "none";
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_a_address_width = 6;
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_a_byte_enable_clear = "none";
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_a_byte_enable_clock = "none";
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_a_data_in_clear = "none";
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_a_data_out_clear = "none";
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_a_data_out_clock = "none";
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_a_data_width = 8;
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_a_first_address = 0;
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_a_first_bit_number = 0;
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_a_last_address = 63;
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_a_logical_ram_depth = 64;
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_a_logical_ram_width = 8;
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_a_write_enable_clear = "none";
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_b_address_clear = "none";
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_b_address_clock = "clock1";
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_b_address_width = 6;
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_b_byte_enable_clear = "none";
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_b_data_in_clear = "none";
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_b_data_out_clear = "none";
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_b_data_out_clock = "none";
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_b_data_width = 8;
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_b_first_address = 0;
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_b_first_bit_number = 0;
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_b_last_address = 63;
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_b_logical_ram_depth = 64;
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_b_logical_ram_width = 8;
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_b_read_enable_write_enable_clear = "none";
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_b_read_enable_write_enable_clock = "clock1";
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .ram_block_type = "M4K";
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCFF_X25_Y20_N21
cycloneii_lcell_ff \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~11_combout ),
	.sdata(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [2]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u0|jtag_uart_0|read_0~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [18]));

// Location: LCFF_X25_Y20_N23
cycloneii_lcell_ff \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~13_combout ),
	.sdata(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [3]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u0|jtag_uart_0|read_0~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [19]));

// Location: LCFF_X29_Y20_N11
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[4]~1_combout ),
	.sdata(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [4]));

// Location: LCCOMB_X31_Y22_N12
cycloneii_lcell_comb \Addr_A|data[2]~8 (
// Equation(s):
// \Addr_A|data[2]~8_combout  = \Addr_A|data [2] $ (VCC)
// \Addr_A|data[2]~9  = CARRY(\Addr_A|data [2])

	.dataa(\Addr_A|data [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Addr_A|data[2]~8_combout ),
	.cout(\Addr_A|data[2]~9 ));
// synopsys translate_off
defparam \Addr_A|data[2]~8 .lut_mask = 16'h55AA;
defparam \Addr_A|data[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N20
cycloneii_lcell_comb \Addr_A|data[6]~16 (
// Equation(s):
// \Addr_A|data[6]~16_combout  = (\Addr_A|data [6] & (\Addr_A|data[5]~15  $ (GND))) # (!\Addr_A|data [6] & (!\Addr_A|data[5]~15  & VCC))
// \Addr_A|data[6]~17  = CARRY((\Addr_A|data [6] & !\Addr_A|data[5]~15 ))

	.dataa(\Addr_A|data [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Addr_A|data[5]~15 ),
	.combout(\Addr_A|data[6]~16_combout ),
	.cout(\Addr_A|data[6]~17 ));
// synopsys translate_off
defparam \Addr_A|data[6]~16 .lut_mask = 16'hA50A;
defparam \Addr_A|data[6]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N6
cycloneii_lcell_comb \u0|jtag_uart_0|Add0~4 (
// Equation(s):
// \u0|jtag_uart_0|Add0~4_combout  = (\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [3] & (!\u0|jtag_uart_0|Add0~3  & VCC)) # 
// (!\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [3] & (\u0|jtag_uart_0|Add0~3  $ (GND)))
// \u0|jtag_uart_0|Add0~5  = CARRY((!\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [3] & !\u0|jtag_uart_0|Add0~3 ))

	.dataa(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|jtag_uart_0|Add0~3 ),
	.combout(\u0|jtag_uart_0|Add0~4_combout ),
	.cout(\u0|jtag_uart_0|Add0~5 ));
// synopsys translate_off
defparam \u0|jtag_uart_0|Add0~4 .lut_mask = 16'h5A05;
defparam \u0|jtag_uart_0|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N12
cycloneii_lcell_comb \u0|jtag_uart_0|Add0~10 (
// Equation(s):
// \u0|jtag_uart_0|Add0~10_combout  = (\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout  & (!\u0|jtag_uart_0|Add0~9 )) # 
// (!\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout  & (\u0|jtag_uart_0|Add0~9  & VCC))
// \u0|jtag_uart_0|Add0~11  = CARRY((\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout  & !\u0|jtag_uart_0|Add0~9 ))

	.dataa(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|jtag_uart_0|Add0~9 ),
	.combout(\u0|jtag_uart_0|Add0~10_combout ),
	.cout(\u0|jtag_uart_0|Add0~11 ));
// synopsys translate_off
defparam \u0|jtag_uart_0|Add0~10 .lut_mask = 16'h5A0A;
defparam \u0|jtag_uart_0|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N16
cycloneii_lcell_comb \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~7 (
// Equation(s):
// \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~7_combout  = \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [0] $ (GND)
// \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~8  = CARRY(!\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [0])

	.dataa(vcc),
	.datab(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~7_combout ),
	.cout(\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~8 ));
// synopsys translate_off
defparam \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~7 .lut_mask = 16'hCC33;
defparam \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X26_Y20
cycloneii_ram_block \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 (
	.portawe(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_en~combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[31]~31_combout ,\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[30]~30_combout ,
\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[29]~29_combout ,\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[28]~28_combout ,
\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[27]~27_combout ,\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[26]~8_combout ,
\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[25]~7_combout ,\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[24]~6_combout ,
\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[15]~17_combout ,\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[14]~15_combout ,
\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[13]~12_combout ,\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[12]~13_combout ,
\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[11]~11_combout ,\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[10]~24_combout ,
\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[9]~25_combout ,\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[8]~26_combout }),
	.portaaddr({\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_addr[7]~7_combout ,\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_addr[6]~6_combout ,
\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_addr[5]~5_combout ,\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_addr[4]~4_combout ,
\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_addr[3]~3_combout ,\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_addr[2]~2_combout ,
\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_addr[1]~1_combout ,\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_addr[0]~0_combout }),
	.portabyteenamasks({\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_byteenable[3]~2_combout ,\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_byteenable[1]~3_combout }),
	.portbdatain(16'b0000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .init_file = "vectadd_nios2_qsys_0_ociram_default_contents.mif";
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .logical_ram_name = "vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_nios2_ocimem:the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram_module:vectadd_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_f881:auto_generated|ALTSYNCRAM";
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_address_width = 8;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_byte_enable_clear = "none";
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_byte_enable_mask_width = 2;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_byte_size = 8;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_in_clear = "none";
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_width = 16;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_last_address = 255;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 256;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_write_enable_clear = "none";
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_b_address_width = 8;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_b_data_width = 16;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .ram_block_type = "M4K";
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .safe_write = "err_on_2clk";
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .mem_init1 = 2048'hD6389D52803FA211FBBDB06356C2141836032558AE1AFD54C6A1893E2E66161215AFA2A4F195424FB4D48BE61F57999B4D893DE4D4DE4E44B2C7054DC9EAAC490E676B5F5C3E462A56C3EEFC54EAB83714D656A3B3D2E742BE5A93C6808ACFEBD19BB0170E2476644194DD37859549800C1385589842AFD13B441B4FF25F378BFA34688D6693C871E2823249FF832228736B7365D3377EA485E071584D65FBDBDA8E6936C39504238A87C1C603CF2AB1C8EA269EB2CC184D0E297FA5E0E6B15EAF847BC3944500EC86DE625F0D8438CF48BA6464B41D86600249F9C82AED70B8E75093C717BDB27036830B796EDC121464E5149A29347F8E014CE7657A840F7A;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .mem_init0 = 2048'hE22D89E5CC19F25208AF74E674C2BF146A971D945E4CE85C495C000E2ED734570E0633C0D16396334A6D83289E80F670B8DA2625B27FA96A2A745B559500F7E2AA0679EAC5E665A85DC93FE22A33BEDBAED946CE95C9985DF1EF8EEF1E3B1ECF05472006E69D56429E0D3EB778D4BEC999BE323245638CC73FB79F5C08617F7FADF4109894A24FB45B248839F59DEBECEA75E3E540695C5A11F75741D1CDE2B5C2283F512C2007810548E2FCE19B1DE6FE582F99C6E6FE9A16C99A4FC86B5D04D1ED45D50F22665DEA9445A3BBE73B4B2442DCD144F42A297D4A410A4C6498102A6E47B57AD351D8681486DFB1AD1CAEBC8ED1300BDEC6AAB6933214ABE5887A;
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N20
cycloneii_lcell_comb \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~11 (
// Equation(s):
// \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~11_combout  = (\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [2] & 
// (!\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~10  & VCC)) # (!\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [2] & 
// (\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~10  $ (GND)))
// \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~12  = CARRY((!\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [2] & 
// !\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~10 ))

	.dataa(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~10 ),
	.combout(\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~11_combout ),
	.cout(\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~12 ));
// synopsys translate_off
defparam \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~11 .lut_mask = 16'h5A05;
defparam \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N22
cycloneii_lcell_comb \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~13 (
// Equation(s):
// \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~13_combout  = (\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [3] & 
// ((\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~12 ) # (GND))) # (!\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [3] & 
// (!\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~12 ))
// \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~14  = CARRY((\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [3]) # 
// (!\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~12 ))

	.dataa(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~12 ),
	.combout(\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~13_combout ),
	.cout(\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~14 ));
// synopsys translate_off
defparam \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~13 .lut_mask = 16'hA5AF;
defparam \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X28_Y19_N11
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[7]~8_combout ),
	.sdata(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [8]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [7]));

// Location: LCCOMB_X29_Y20_N10
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[4]~1 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[4]~1_combout  = (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [4])) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout  & ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|Equal0~0_combout )))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout ),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [4]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|Equal0~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[4]~1 .lut_mask = 16'hDD88;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y19_N29
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[18] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[18]~6_combout ),
	.sdata(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [21]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [18]));

// Location: LCCOMB_X28_Y19_N10
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[7]~8 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[7]~8_combout  = 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout  & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [7]))) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|Mux30~0_combout ))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|Mux30~0_combout ),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout ),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [7]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[7]~8 .lut_mask = 16'hE2E2;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N28
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[18]~6 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[18]~6_combout  = (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [18])) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout  & ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|Equal0~3_combout )))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [18]),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|Equal0~3_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[18]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[18]~6 .lut_mask = 16'hBB88;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[18]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y22_N13
cycloneii_lcell_ff \ctrl0|state.ACK_ADDR_B (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ctrl0|Selector7~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl0|state.ACK_ADDR_B~regout ));

// Location: LCCOMB_X38_Y18_N0
cycloneii_lcell_comb \ctrl0|Add0~0 (
// Equation(s):
// \ctrl0|Add0~0_combout  = (\vectorLength|data [2]) # ((\vectorLength|data [0]) # (\vectorLength|data [1]))

	.dataa(\vectorLength|data [2]),
	.datab(vcc),
	.datac(\vectorLength|data [0]),
	.datad(\vectorLength|data [1]),
	.cin(gnd),
	.combout(\ctrl0|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl0|Add0~0 .lut_mask = 16'hFFFA;
defparam \ctrl0|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N30
cycloneii_lcell_comb \ctrl0|Equal2~2 (
// Equation(s):
// \ctrl0|Equal2~2_combout  = (!\ctrl0|curLength|data [4] & (\vectorLength|data [0] $ (\vectorLength|data [1] $ (\ctrl0|curLength|data [1]))))

	.dataa(\vectorLength|data [0]),
	.datab(\vectorLength|data [1]),
	.datac(\ctrl0|curLength|data [1]),
	.datad(\ctrl0|curLength|data [4]),
	.cin(gnd),
	.combout(\ctrl0|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl0|Equal2~2 .lut_mask = 16'h0096;
defparam \ctrl0|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N0
cycloneii_lcell_comb \ctrl0|Equal2~3 (
// Equation(s):
// \ctrl0|Equal2~3_combout  = (!\ctrl0|curLength|data [5] & (!\ctrl0|curLength|data [6] & (\vectorLength|data [0] $ (\ctrl0|curLength|data [0]))))

	.dataa(\vectorLength|data [0]),
	.datab(\ctrl0|curLength|data [5]),
	.datac(\ctrl0|curLength|data [6]),
	.datad(\ctrl0|curLength|data [0]),
	.cin(gnd),
	.combout(\ctrl0|Equal2~3_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl0|Equal2~3 .lut_mask = 16'h0102;
defparam \ctrl0|Equal2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N2
cycloneii_lcell_comb \ctrl0|Equal2~4 (
// Equation(s):
// \ctrl0|Equal2~4_combout  = (!\ctrl0|curLength|data [8] & (!\ctrl0|curLength|data [9] & (!\ctrl0|curLength|data [10] & !\ctrl0|curLength|data [7])))

	.dataa(\ctrl0|curLength|data [8]),
	.datab(\ctrl0|curLength|data [9]),
	.datac(\ctrl0|curLength|data [10]),
	.datad(\ctrl0|curLength|data [7]),
	.cin(gnd),
	.combout(\ctrl0|Equal2~4_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl0|Equal2~4 .lut_mask = 16'h0001;
defparam \ctrl0|Equal2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N28
cycloneii_lcell_comb \ctrl0|Equal2~5 (
// Equation(s):
// \ctrl0|Equal2~5_combout  = (!\ctrl0|curLength|data [12] & (!\ctrl0|curLength|data [14] & (!\ctrl0|curLength|data [13] & !\ctrl0|curLength|data [11])))

	.dataa(\ctrl0|curLength|data [12]),
	.datab(\ctrl0|curLength|data [14]),
	.datac(\ctrl0|curLength|data [13]),
	.datad(\ctrl0|curLength|data [11]),
	.cin(gnd),
	.combout(\ctrl0|Equal2~5_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl0|Equal2~5 .lut_mask = 16'h0001;
defparam \ctrl0|Equal2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N6
cycloneii_lcell_comb \ctrl0|Equal2~6 (
// Equation(s):
// \ctrl0|Equal2~6_combout  = (\ctrl0|Equal2~3_combout  & (\ctrl0|Equal2~4_combout  & (\ctrl0|Equal2~5_combout  & \ctrl0|Equal2~2_combout )))

	.dataa(\ctrl0|Equal2~3_combout ),
	.datab(\ctrl0|Equal2~4_combout ),
	.datac(\ctrl0|Equal2~5_combout ),
	.datad(\ctrl0|Equal2~2_combout ),
	.cin(gnd),
	.combout(\ctrl0|Equal2~6_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl0|Equal2~6 .lut_mask = 16'h8000;
defparam \ctrl0|Equal2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N12
cycloneii_lcell_comb \ctrl0|Selector7~0 (
// Equation(s):
// \ctrl0|Selector7~0_combout  = (\u0|to_hw_sig|data_out [0] & (((\ctrl0|state.ACK_ADDR_B~regout  & \u0|to_hw_sig|data_out [1])))) # (!\u0|to_hw_sig|data_out [0] & ((\ctrl0|state.ACK_ADDR_B~regout ) # ((\ctrl0|state.READ_ADDR_B~regout  & 
// \u0|to_hw_sig|data_out [1]))))

	.dataa(\ctrl0|state.READ_ADDR_B~regout ),
	.datab(\u0|to_hw_sig|data_out [0]),
	.datac(\ctrl0|state.ACK_ADDR_B~regout ),
	.datad(\u0|to_hw_sig|data_out [1]),
	.cin(gnd),
	.combout(\ctrl0|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl0|Selector7~0 .lut_mask = 16'hF230;
defparam \ctrl0|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y19_N1
cycloneii_lcell_ff \vectorLength|data[14] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\vectorLength|data[14]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl0|state.READ_LENGTH~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vectorLength|data [14]));

// Location: LCFF_X36_Y19_N25
cycloneii_lcell_ff \vectorLength|data[10] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\vectorLength|data[10]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl0|state.READ_LENGTH~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vectorLength|data [10]));

// Location: LCFF_X36_Y19_N3
cycloneii_lcell_ff \vectorLength|data[9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\vectorLength|data[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl0|state.READ_LENGTH~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vectorLength|data [9]));

// Location: LCFF_X36_Y18_N19
cycloneii_lcell_ff \vectorLength|data[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\vectorLength|data[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl0|state.READ_LENGTH~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vectorLength|data [7]));

// Location: LCFF_X36_Y19_N31
cycloneii_lcell_ff \vectorLength|data[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\vectorLength|data[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl0|state.READ_LENGTH~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vectorLength|data [6]));

// Location: LCFF_X36_Y18_N11
cycloneii_lcell_ff \vectorLength|data[19] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|to_hw_data|data_out [19]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl0|state.READ_LENGTH~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vectorLength|data [19]));

// Location: LCFF_X36_Y19_N11
cycloneii_lcell_ff \vectorLength|data[23] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\vectorLength|data[23]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl0|state.READ_LENGTH~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vectorLength|data [23]));

// Location: LCFF_X36_Y18_N27
cycloneii_lcell_ff \vectorLength|data[27] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\vectorLength|data[27]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl0|state.READ_LENGTH~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vectorLength|data [27]));

// Location: LCFF_X36_Y18_N13
cycloneii_lcell_ff \vectorLength|data[28] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|to_hw_data|data_out [28]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl0|state.READ_LENGTH~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vectorLength|data [28]));

// Location: LCFF_X36_Y18_N15
cycloneii_lcell_ff \vectorLength|data[29] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\vectorLength|data[29]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl0|state.READ_LENGTH~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vectorLength|data [29]));

// Location: LCFF_X36_Y18_N17
cycloneii_lcell_ff \vectorLength|data[30] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\vectorLength|data[30]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl0|state.READ_LENGTH~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vectorLength|data [30]));

// Location: LCFF_X36_Y18_N3
cycloneii_lcell_ff \vectorLength|data[31] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\vectorLength|data[31]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl0|state.READ_LENGTH~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vectorLength|data [31]));

// Location: LCCOMB_X36_Y18_N12
cycloneii_lcell_comb \ctrl0|LessThan0~35 (
// Equation(s):
// \ctrl0|LessThan0~35_combout  = (\vectorLength|data [30]) # ((\vectorLength|data [29]) # ((\vectorLength|data [28]) # (\vectorLength|data [31])))

	.dataa(\vectorLength|data [30]),
	.datab(\vectorLength|data [29]),
	.datac(\vectorLength|data [28]),
	.datad(\vectorLength|data [31]),
	.cin(gnd),
	.combout(\ctrl0|LessThan0~35_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl0|LessThan0~35 .lut_mask = 16'hFFFE;
defparam \ctrl0|LessThan0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y22_N7
cycloneii_lcell_ff \ctrl0|state.ACK_DONE (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ctrl0|Selector16~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl0|state.ACK_DONE~regout ));

// Location: LCCOMB_X41_Y21_N20
cycloneii_lcell_comb \u0|addr_router_001|Equal2~1 (
// Equation(s):
// \u0|addr_router_001|Equal2~1_combout  = (!\u0|nios2_qsys_0|W_alu_result [7] & !\u0|nios2_qsys_0|W_alu_result [8])

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|W_alu_result [7]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|W_alu_result [8]),
	.cin(gnd),
	.combout(\u0|addr_router_001|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|addr_router_001|Equal2~1 .lut_mask = 16'h0033;
defparam \u0|addr_router_001|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y24_N7
cycloneii_lcell_ff \u0|to_hw_sig_s1_translator|wait_latency_counter[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|to_hw_sig_s1_translator|wait_latency_counter~2_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|to_hw_sig_s1_translator|wait_latency_counter [0]));

// Location: LCFF_X33_Y19_N9
cycloneii_lcell_ff \u0|to_hw_data|data_out[14] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|to_hw_data|data_out[14]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|to_hw_data|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|to_hw_data|data_out [14]));

// Location: LCFF_X29_Y21_N23
cycloneii_lcell_ff \u0|to_hw_data|data_out[10] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|to_hw_data|data_out[10]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|to_hw_data|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|to_hw_data|data_out [10]));

// Location: LCFF_X33_Y19_N11
cycloneii_lcell_ff \u0|to_hw_data|data_out[9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|d_writedata [9]),
	.aclr(!\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|to_hw_data|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|to_hw_data|data_out [9]));

// Location: LCFF_X33_Y21_N3
cycloneii_lcell_ff \u0|to_hw_data|data_out[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|d_writedata [6]),
	.aclr(!\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|to_hw_data|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|to_hw_data|data_out [6]));

// Location: LCFF_X30_Y21_N13
cycloneii_lcell_ff \u0|to_hw_data|data_out[23] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|to_hw_data|data_out[23]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|to_hw_data|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|to_hw_data|data_out [23]));

// Location: LCFF_X37_Y23_N5
cycloneii_lcell_ff \u0|to_hw_data|data_out[27] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|to_hw_data|data_out[27]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|to_hw_data|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|to_hw_data|data_out [27]));

// Location: LCFF_X37_Y18_N13
cycloneii_lcell_ff \u0|to_hw_data|data_out[28] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|to_hw_data|data_out[28]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|to_hw_data|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|to_hw_data|data_out [28]));

// Location: LCFF_X37_Y18_N31
cycloneii_lcell_ff \u0|to_hw_data|data_out[31] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|to_hw_data|data_out[31]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|to_hw_data|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|to_hw_data|data_out [31]));

// Location: LCCOMB_X35_Y22_N6
cycloneii_lcell_comb \ctrl0|Selector16~0 (
// Equation(s):
// \ctrl0|Selector16~0_combout  = (\u0|to_hw_sig|data_out [0] & (\u0|to_hw_sig|data_out [1] & (\ctrl0|state.ACK_DONE~regout ))) # (!\u0|to_hw_sig|data_out [0] & ((\ctrl0|state.ACK_DONE~regout ) # ((\u0|to_hw_sig|data_out [1] & \ctrl0|state.SEND_DONE~regout 
// ))))

	.dataa(\u0|to_hw_sig|data_out [0]),
	.datab(\u0|to_hw_sig|data_out [1]),
	.datac(\ctrl0|state.ACK_DONE~regout ),
	.datad(\ctrl0|state.SEND_DONE~regout ),
	.cin(gnd),
	.combout(\ctrl0|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl0|Selector16~0 .lut_mask = 16'hD4D0;
defparam \ctrl0|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N16
cycloneii_lcell_comb \u0|rsp_xbar_mux_001|WideOr1~0 (
// Equation(s):
// \u0|rsp_xbar_mux_001|WideOr1~0_combout  = (\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout  & (((\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout ) # 
// (!\u0|onchip_memory2_0_s1_translator|read_latency_shift_reg [0])))) # (!\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout  & (!\u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg [0] & 
// ((\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout ) # (!\u0|onchip_memory2_0_s1_translator|read_latency_shift_reg [0]))))

	.dataa(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout ),
	.datab(\u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg [0]),
	.datac(\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout ),
	.datad(\u0|onchip_memory2_0_s1_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u0|rsp_xbar_mux_001|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rsp_xbar_mux_001|WideOr1~0 .lut_mask = 16'hB0BB;
defparam \u0|rsp_xbar_mux_001|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N8
cycloneii_lcell_comb \u0|rsp_xbar_mux_001|WideOr1~1 (
// Equation(s):
// \u0|rsp_xbar_mux_001|WideOr1~1_combout  = (!\u0|to_hw_data_s1_translator|read_latency_shift_reg [0] & (!\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & 
// ((\u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout ) # (!\u0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0]))))

	.dataa(\u0|to_hw_data_s1_translator|read_latency_shift_reg [0]),
	.datab(\u0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0]),
	.datac(\u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout ),
	.datad(\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u0|rsp_xbar_mux_001|WideOr1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rsp_xbar_mux_001|WideOr1~1 .lut_mask = 16'h0051;
defparam \u0|rsp_xbar_mux_001|WideOr1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N10
cycloneii_lcell_comb \u0|rsp_xbar_mux_001|WideOr1~2 (
// Equation(s):
// \u0|rsp_xbar_mux_001|WideOr1~2_combout  = (\u0|rsp_xbar_mux_001|WideOr1~1_combout  & (!\u0|to_sw_sig_s1_translator|read_latency_shift_reg [0] & (\u0|rsp_xbar_mux_001|WideOr1~0_combout  & !\u0|to_hw_sig_s1_translator|read_latency_shift_reg [0])))

	.dataa(\u0|rsp_xbar_mux_001|WideOr1~1_combout ),
	.datab(\u0|to_sw_sig_s1_translator|read_latency_shift_reg [0]),
	.datac(\u0|rsp_xbar_mux_001|WideOr1~0_combout ),
	.datad(\u0|to_hw_sig_s1_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u0|rsp_xbar_mux_001|WideOr1~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rsp_xbar_mux_001|WideOr1~2 .lut_mask = 16'h0020;
defparam \u0|rsp_xbar_mux_001|WideOr1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y23_N11
cycloneii_lcell_ff \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~1_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~regout ));

// Location: LCFF_X35_Y21_N13
cycloneii_lcell_ff \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout ),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~regout ));

// Location: LCFF_X34_Y24_N15
cycloneii_lcell_ff \u0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~1_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~regout ));

// Location: LCFF_X35_Y24_N5
cycloneii_lcell_ff \u0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~2_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~regout ));

// Location: LCCOMB_X35_Y24_N14
cycloneii_lcell_comb \u0|nios2_qsys_0_data_master_translator|av_waitrequest~2 (
// Equation(s):
// \u0|nios2_qsys_0_data_master_translator|av_waitrequest~2_combout  = (\u0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~regout  & ((\u0|to_sw_sig_s1_translator|read_latency_shift_reg [0]) # 
// ((\u0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~regout  & \u0|to_hw_sig_s1_translator|read_latency_shift_reg [0])))) # (!\u0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~regout  & 
// (\u0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~regout  & ((\u0|to_hw_sig_s1_translator|read_latency_shift_reg [0]))))

	.dataa(\u0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~regout ),
	.datab(\u0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~regout ),
	.datac(\u0|to_sw_sig_s1_translator|read_latency_shift_reg [0]),
	.datad(\u0|to_hw_sig_s1_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0_data_master_translator|av_waitrequest~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0_data_master_translator|av_waitrequest~2 .lut_mask = 16'hECA0;
defparam \u0|nios2_qsys_0_data_master_translator|av_waitrequest~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y24_N13
cycloneii_lcell_ff \u0|nios2_qsys_0_data_master_translator|end_begintransfer (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0_data_master_translator|end_begintransfer~1_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0_data_master_translator|end_begintransfer~regout ));

// Location: LCFF_X38_Y24_N25
cycloneii_lcell_ff \u0|sysid_qsys_0_control_slave_translator|wait_latency_counter[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|sysid_qsys_0_control_slave_translator|wait_latency_counter~3_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|sysid_qsys_0_control_slave_translator|wait_latency_counter [0]));

// Location: LCFF_X45_Y20_N19
cycloneii_lcell_ff \u0|nios2_qsys_0|F_pc[14] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|F_pc_no_crst_nxt[14]~3_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|W_valid~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|F_pc [14]));

// Location: LCCOMB_X40_Y18_N8
cycloneii_lcell_comb \u0|addr_router|Equal2~0 (
// Equation(s):
// \u0|addr_router|Equal2~0_combout  = (!\u0|nios2_qsys_0|F_pc [8] & (!\u0|nios2_qsys_0|F_pc [9] & (\u0|nios2_qsys_0|F_pc [3] & \u0|nios2_qsys_0|F_pc [10])))

	.dataa(\u0|nios2_qsys_0|F_pc [8]),
	.datab(\u0|nios2_qsys_0|F_pc [9]),
	.datac(\u0|nios2_qsys_0|F_pc [3]),
	.datad(\u0|nios2_qsys_0|F_pc [10]),
	.cin(gnd),
	.combout(\u0|addr_router|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|addr_router|Equal2~0 .lut_mask = 16'h1000;
defparam \u0|addr_router|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N10
cycloneii_lcell_comb \u0|addr_router|Equal2~1 (
// Equation(s):
// \u0|addr_router|Equal2~1_combout  = (!\u0|nios2_qsys_0|F_pc [7] & (!\u0|nios2_qsys_0|F_pc [5] & (!\u0|nios2_qsys_0|F_pc [4] & !\u0|nios2_qsys_0|F_pc [6])))

	.dataa(\u0|nios2_qsys_0|F_pc [7]),
	.datab(\u0|nios2_qsys_0|F_pc [5]),
	.datac(\u0|nios2_qsys_0|F_pc [4]),
	.datad(\u0|nios2_qsys_0|F_pc [6]),
	.cin(gnd),
	.combout(\u0|addr_router|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|addr_router|Equal2~1 .lut_mask = 16'h0001;
defparam \u0|addr_router|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N20
cycloneii_lcell_comb \u0|addr_router|Equal2~2 (
// Equation(s):
// \u0|addr_router|Equal2~2_combout  = (\u0|addr_router|Equal2~1_combout  & (\u0|addr_router|Equal2~0_combout  & (!\u0|nios2_qsys_0|F_pc [11] & \u0|addr_router|Equal1~0_combout )))

	.dataa(\u0|addr_router|Equal2~1_combout ),
	.datab(\u0|addr_router|Equal2~0_combout ),
	.datac(\u0|nios2_qsys_0|F_pc [11]),
	.datad(\u0|addr_router|Equal1~0_combout ),
	.cin(gnd),
	.combout(\u0|addr_router|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|addr_router|Equal2~2 .lut_mask = 16'h0800;
defparam \u0|addr_router|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y22_N13
cycloneii_lcell_ff \u0|nios2_qsys_0_instruction_master_translator|read_accepted (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0_instruction_master_translator|read_accepted~5_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0_instruction_master_translator|read_accepted~regout ));

// Location: LCCOMB_X34_Y23_N20
cycloneii_lcell_comb \u0|addr_router_001|Equal5~0 (
// Equation(s):
// \u0|addr_router_001|Equal5~0_combout  = (\u0|nios2_qsys_0|W_alu_result [3] & \u0|nios2_qsys_0|W_alu_result [4])

	.dataa(vcc),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|W_alu_result [3]),
	.datad(\u0|nios2_qsys_0|W_alu_result [4]),
	.cin(gnd),
	.combout(\u0|addr_router_001|Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|addr_router_001|Equal5~0 .lut_mask = 16'hF000;
defparam \u0|addr_router_001|Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N20
cycloneii_lcell_comb \u0|cmd_xbar_demux_001|sink_ready~2 (
// Equation(s):
// \u0|cmd_xbar_demux_001|sink_ready~2_combout  = (\u0|jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override~regout  & (!\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & \u0|cmd_xbar_mux_001|saved_grant 
// [1]))

	.dataa(vcc),
	.datab(\u0|jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override~regout ),
	.datac(\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datad(\u0|cmd_xbar_mux_001|saved_grant [1]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_demux_001|sink_ready~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_demux_001|sink_ready~2 .lut_mask = 16'h0C00;
defparam \u0|cmd_xbar_demux_001|sink_ready~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y19_N11
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|waitrequest (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|waitrequest~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|waitrequest~regout ));

// Location: LCCOMB_X41_Y21_N2
cycloneii_lcell_comb \u0|cmd_xbar_demux_001|sink_ready~4 (
// Equation(s):
// \u0|cmd_xbar_demux_001|sink_ready~4_combout  = (!\u0|nios2_qsys_0|W_alu_result [12] & (!\u0|nios2_qsys_0|W_alu_result [13] & (\u0|nios2_qsys_0|W_alu_result [11] & 
// !\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1])))

	.dataa(\u0|nios2_qsys_0|W_alu_result [12]),
	.datab(\u0|nios2_qsys_0|W_alu_result [13]),
	.datac(\u0|nios2_qsys_0|W_alu_result [11]),
	.datad(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_demux_001|sink_ready~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_demux_001|sink_ready~4 .lut_mask = 16'h0010;
defparam \u0|cmd_xbar_demux_001|sink_ready~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N28
cycloneii_lcell_comb \u0|cmd_xbar_demux_001|sink_ready~5 (
// Equation(s):
// \u0|cmd_xbar_demux_001|sink_ready~5_combout  = (\u0|addr_router_001|Equal1~0_combout  & (\u0|cmd_xbar_mux|saved_grant [1] & (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|waitrequest~regout  & 
// \u0|cmd_xbar_demux_001|sink_ready~4_combout )))

	.dataa(\u0|addr_router_001|Equal1~0_combout ),
	.datab(\u0|cmd_xbar_mux|saved_grant [1]),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|waitrequest~regout ),
	.datad(\u0|cmd_xbar_demux_001|sink_ready~4_combout ),
	.cin(gnd),
	.combout(\u0|cmd_xbar_demux_001|sink_ready~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_demux_001|sink_ready~5 .lut_mask = 16'h0800;
defparam \u0|cmd_xbar_demux_001|sink_ready~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y23_N7
cycloneii_lcell_ff \u0|jtag_uart_0|av_waitrequest (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|av_waitrequest~0_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|av_waitrequest~regout ));

// Location: LCCOMB_X32_Y23_N2
cycloneii_lcell_comb \u0|cmd_xbar_demux_001|WideOr0~0 (
// Equation(s):
// \u0|cmd_xbar_demux_001|WideOr0~0_combout  = (\u0|cmd_xbar_demux_001|sink_ready~5_combout ) # ((\u0|jtag_uart_0|av_waitrequest~regout  & (\u0|addr_router_001|Equal6~0_combout  & 
// !\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1])))

	.dataa(\u0|jtag_uart_0|av_waitrequest~regout ),
	.datab(\u0|addr_router_001|Equal6~0_combout ),
	.datac(\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datad(\u0|cmd_xbar_demux_001|sink_ready~5_combout ),
	.cin(gnd),
	.combout(\u0|cmd_xbar_demux_001|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_demux_001|WideOr0~0 .lut_mask = 16'hFF08;
defparam \u0|cmd_xbar_demux_001|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N6
cycloneii_lcell_comb \u0|nios2_qsys_0_data_master_translator|av_waitrequest~6 (
// Equation(s):
// \u0|nios2_qsys_0_data_master_translator|av_waitrequest~6_combout  = (\u0|nios2_qsys_0_data_master_translator|write_accepted~regout ) # ((\u0|nios2_qsys_0_data_master_translator|end_begintransfer~regout  & 
// \u0|nios2_qsys_0_data_master_translator|av_waitrequest~5_combout ))

	.dataa(\u0|nios2_qsys_0_data_master_translator|end_begintransfer~regout ),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0_data_master_translator|av_waitrequest~5_combout ),
	.datad(\u0|nios2_qsys_0_data_master_translator|write_accepted~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0_data_master_translator|av_waitrequest~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0_data_master_translator|av_waitrequest~6 .lut_mask = 16'hFFA0;
defparam \u0|nios2_qsys_0_data_master_translator|av_waitrequest~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N12
cycloneii_lcell_comb \u0|nios2_qsys_0|E_logic_result[17]~0 (
// Equation(s):
// \u0|nios2_qsys_0|E_logic_result[17]~0_combout  = (\u0|nios2_qsys_0|E_src2 [17] & (\u0|nios2_qsys_0|R_logic_op [1] $ (((\u0|nios2_qsys_0|R_logic_op [0] & \u0|nios2_qsys_0|E_src1 [17]))))) # (!\u0|nios2_qsys_0|E_src2 [17] & ((\u0|nios2_qsys_0|R_logic_op [1] 
// & ((\u0|nios2_qsys_0|E_src1 [17]))) # (!\u0|nios2_qsys_0|R_logic_op [1] & (!\u0|nios2_qsys_0|R_logic_op [0] & !\u0|nios2_qsys_0|E_src1 [17]))))

	.dataa(\u0|nios2_qsys_0|R_logic_op [0]),
	.datab(\u0|nios2_qsys_0|E_src2 [17]),
	.datac(\u0|nios2_qsys_0|R_logic_op [1]),
	.datad(\u0|nios2_qsys_0|E_src1 [17]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_logic_result[17]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_logic_result[17]~0 .lut_mask = 16'h78C1;
defparam \u0|nios2_qsys_0|E_logic_result[17]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y21_N19
cycloneii_lcell_ff \u0|nios2_qsys_0|E_src2[14] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|R_src2_lo[14]~2_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_src2 [14]));

// Location: LCCOMB_X45_Y19_N20
cycloneii_lcell_comb \u0|nios2_qsys_0|E_logic_result[14]~3 (
// Equation(s):
// \u0|nios2_qsys_0|E_logic_result[14]~3_combout  = (\u0|nios2_qsys_0|E_src2 [14] & (\u0|nios2_qsys_0|R_logic_op [1] $ (((\u0|nios2_qsys_0|R_logic_op [0] & \u0|nios2_qsys_0|E_src1 [14]))))) # (!\u0|nios2_qsys_0|E_src2 [14] & ((\u0|nios2_qsys_0|R_logic_op [1] 
// & ((\u0|nios2_qsys_0|E_src1 [14]))) # (!\u0|nios2_qsys_0|R_logic_op [1] & (!\u0|nios2_qsys_0|R_logic_op [0] & !\u0|nios2_qsys_0|E_src1 [14]))))

	.dataa(\u0|nios2_qsys_0|R_logic_op [0]),
	.datab(\u0|nios2_qsys_0|E_src2 [14]),
	.datac(\u0|nios2_qsys_0|R_logic_op [1]),
	.datad(\u0|nios2_qsys_0|E_src1 [14]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_logic_result[14]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_logic_result[14]~3 .lut_mask = 16'h78C1;
defparam \u0|nios2_qsys_0|E_logic_result[14]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N6
cycloneii_lcell_comb \u0|to_hw_sig_s1_translator|wait_latency_counter~2 (
// Equation(s):
// \u0|to_hw_sig_s1_translator|wait_latency_counter~2_combout  = (!\u0|to_hw_sig_s1_translator|wait_latency_counter [0] & (\u0|to_hw_sig_s1_translator|wait_latency_counter[0]~0_combout  & ((\u0|to_hw_sig_s1_translator|wait_latency_counter [1]) # 
// (!\u0|to_hw_sig|always0~3_combout ))))

	.dataa(\u0|to_hw_sig_s1_translator|wait_latency_counter [1]),
	.datab(\u0|to_hw_sig|always0~3_combout ),
	.datac(\u0|to_hw_sig_s1_translator|wait_latency_counter [0]),
	.datad(\u0|to_hw_sig_s1_translator|wait_latency_counter[0]~0_combout ),
	.cin(gnd),
	.combout(\u0|to_hw_sig_s1_translator|wait_latency_counter~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|to_hw_sig_s1_translator|wait_latency_counter~2 .lut_mask = 16'h0B00;
defparam \u0|to_hw_sig_s1_translator|wait_latency_counter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y18_N13
cycloneii_lcell_ff \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~10_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift [2]));

// Location: LCFF_X45_Y23_N23
cycloneii_lcell_ff \u0|nios2_qsys_0|R_wr_dst_reg (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|D_wr_dst_reg~combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|R_wr_dst_reg~regout ));

// Location: LCCOMB_X45_Y23_N16
cycloneii_lcell_comb \u0|nios2_qsys_0|W_rf_wren (
// Equation(s):
// \u0|nios2_qsys_0|W_rf_wren~combout  = ((\u0|nios2_qsys_0|W_valid~regout  & \u0|nios2_qsys_0|R_wr_dst_reg~regout )) # (!\u0|rst_controller|r_sync_rst~regout )

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|W_valid~regout ),
	.datac(\u0|rst_controller|r_sync_rst~regout ),
	.datad(\u0|nios2_qsys_0|R_wr_dst_reg~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|W_rf_wren~combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|W_rf_wren .lut_mask = 16'hCF0F;
defparam \u0|nios2_qsys_0|W_rf_wren .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N2
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_waiting_for_data_nxt~0 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_waiting_for_data_nxt~0_combout  = (\u0|nios2_qsys_0|R_ctrl_ld~regout  & \u0|nios2_qsys_0|E_new_inst~regout )

	.dataa(\u0|nios2_qsys_0|R_ctrl_ld~regout ),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|E_new_inst~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_waiting_for_data_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_waiting_for_data_nxt~0 .lut_mask = 16'hA0A0;
defparam \u0|nios2_qsys_0|av_ld_waiting_for_data_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y20_N11
cycloneii_lcell_ff \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]));

// Location: LCCOMB_X36_Y21_N16
cycloneii_lcell_comb \u0|cmd_xbar_demux_001|src0_valid~0 (
// Equation(s):
// \u0|cmd_xbar_demux_001|src0_valid~0_combout  = (\u0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout  & !\u0|addr_router_001|Equal1~1_combout )

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout ),
	.datac(vcc),
	.datad(\u0|addr_router_001|Equal1~1_combout ),
	.cin(gnd),
	.combout(\u0|cmd_xbar_demux_001|src0_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_demux_001|src0_valid~0 .lut_mask = 16'h00CC;
defparam \u0|cmd_xbar_demux_001|src0_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N14
cycloneii_lcell_comb \u0|cmd_xbar_mux_002|src_payload~0 (
// Equation(s):
// \u0|cmd_xbar_mux_002|src_payload~0_combout  = (!\u0|nios2_qsys_0|i_read~regout  & (!\u0|nios2_qsys_0_instruction_master_translator|read_accepted~regout  & \u0|cmd_xbar_mux_002|saved_grant [0]))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|i_read~regout ),
	.datac(\u0|nios2_qsys_0_instruction_master_translator|read_accepted~regout ),
	.datad(\u0|cmd_xbar_mux_002|saved_grant [0]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_002|src_payload~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_002|src_payload~0 .lut_mask = 16'h0300;
defparam \u0|cmd_xbar_mux_002|src_payload~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N24
cycloneii_lcell_comb \u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent|local_read~0 (
// Equation(s):
// \u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent|local_read~0_combout  = (\u0|cmd_xbar_mux_002|WideOr1~combout  & ((\u0|cmd_xbar_mux_002|src_payload~0_combout ) # ((\u0|nios2_qsys_0_data_master_translator|uav_read~0_combout  & 
// \u0|cmd_xbar_mux_002|saved_grant [1]))))

	.dataa(\u0|nios2_qsys_0_data_master_translator|uav_read~0_combout ),
	.datab(\u0|cmd_xbar_mux_002|saved_grant [1]),
	.datac(\u0|cmd_xbar_mux_002|src_payload~0_combout ),
	.datad(\u0|cmd_xbar_mux_002|WideOr1~combout ),
	.cin(gnd),
	.combout(\u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent|local_read~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent|local_read~0 .lut_mask = 16'hF800;
defparam \u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent|local_read~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y23_N1
cycloneii_lcell_ff \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]~regout ));

// Location: LCCOMB_X32_Y23_N0
cycloneii_lcell_comb \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0 (
// Equation(s):
// \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout  = (\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & 
// (((\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]~regout )))) # (!\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & 
// (!\u0|nios2_qsys_0_data_master_translator|write_accepted~regout  & ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_test_bench|d_write~regout ))))

	.dataa(\u0|nios2_qsys_0_data_master_translator|write_accepted~regout ),
	.datab(\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datac(\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]~regout ),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_test_bench|d_write~regout ),
	.cin(gnd),
	.combout(\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0 .lut_mask = 16'hD1C0;
defparam \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N10
cycloneii_lcell_comb \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~1 (
// Equation(s):
// \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~1_combout  = (\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & 
// (((\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout )))) # (!\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & 
// ((\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0] & (\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~regout )) # 
// (!\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0] & ((\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout )))))

	.dataa(\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datab(\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]),
	.datac(\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~regout ),
	.datad(\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout ),
	.cin(gnd),
	.combout(\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~1 .lut_mask = 16'hFB40;
defparam \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N8
cycloneii_lcell_comb \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1 (
// Equation(s):
// \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout  = (!\u0|nios2_qsys_0_data_master_translator|write_accepted~regout  & 
// (!\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_test_bench|d_write~regout  & \u0|cmd_xbar_mux|saved_grant [1])))

	.dataa(\u0|nios2_qsys_0_data_master_translator|write_accepted~regout ),
	.datab(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_test_bench|d_write~regout ),
	.datad(\u0|cmd_xbar_mux|saved_grant [1]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1 .lut_mask = 16'h1000;
defparam \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y21_N27
cycloneii_lcell_ff \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]~regout ));

// Location: LCCOMB_X36_Y21_N26
cycloneii_lcell_comb \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2 (
// Equation(s):
// \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout  = (\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout ) # 
// ((\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]~regout  & \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout ),
	.datac(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]~regout ),
	.datad(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2 .lut_mask = 16'hFCCC;
defparam \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y24_N5
cycloneii_lcell_ff \u0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]~regout ));

// Location: LCCOMB_X34_Y24_N4
cycloneii_lcell_comb \u0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0 (
// Equation(s):
// \u0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout  = (\u0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & 
// (((\u0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]~regout )))) # (!\u0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & (!\u0|nios2_qsys_0_data_master_translator|write_accepted~regout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_test_bench|d_write~regout )))

	.dataa(\u0|nios2_qsys_0_data_master_translator|write_accepted~regout ),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_test_bench|d_write~regout ),
	.datac(\u0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]~regout ),
	.datad(\u0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\u0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0 .lut_mask = 16'hF044;
defparam \u0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N14
cycloneii_lcell_comb \u0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~1 (
// Equation(s):
// \u0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~1_combout  = (\u0|to_sw_sig_s1_translator|read_latency_shift_reg [0] & (\u0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout )) # 
// (!\u0|to_sw_sig_s1_translator|read_latency_shift_reg [0] & ((\u0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0] & ((\u0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~regout ))) # 
// (!\u0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0] & (\u0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout ))))

	.dataa(\u0|to_sw_sig_s1_translator|read_latency_shift_reg [0]),
	.datab(\u0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout ),
	.datac(\u0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~regout ),
	.datad(\u0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]),
	.cin(gnd),
	.combout(\u0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~1 .lut_mask = 16'hD8CC;
defparam \u0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y24_N13
cycloneii_lcell_ff \u0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]~regout ));

// Location: LCCOMB_X35_Y24_N12
cycloneii_lcell_comb \u0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1 (
// Equation(s):
// \u0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout  = (\u0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & 
// (((\u0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]~regout )))) # (!\u0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_test_bench|d_write~regout  & 
// ((!\u0|nios2_qsys_0_data_master_translator|write_accepted~regout ))))

	.dataa(\u0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_test_bench|d_write~regout ),
	.datac(\u0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]~regout ),
	.datad(\u0|nios2_qsys_0_data_master_translator|write_accepted~regout ),
	.cin(gnd),
	.combout(\u0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1 .lut_mask = 16'hA0E4;
defparam \u0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N4
cycloneii_lcell_comb \u0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~2 (
// Equation(s):
// \u0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~2_combout  = (\u0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0] & ((\u0|to_hw_sig_s1_translator|read_latency_shift_reg [0] & 
// (\u0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout )) # (!\u0|to_hw_sig_s1_translator|read_latency_shift_reg [0] & ((\u0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~regout ))))) # 
// (!\u0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0] & (\u0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout ))

	.dataa(\u0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout ),
	.datab(\u0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]),
	.datac(\u0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~regout ),
	.datad(\u0|to_hw_sig_s1_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~2 .lut_mask = 16'hAAE2;
defparam \u0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N4
cycloneii_lcell_comb \u0|nios2_qsys_0_data_master_translator|end_begintransfer~0 (
// Equation(s):
// \u0|nios2_qsys_0_data_master_translator|end_begintransfer~0_combout  = (\u0|nios2_qsys_0_data_master_translator|end_begintransfer~regout ) # (\u0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout )

	.dataa(\u0|nios2_qsys_0_data_master_translator|end_begintransfer~regout ),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0_data_master_translator|end_begintransfer~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0_data_master_translator|end_begintransfer~0 .lut_mask = 16'hFAFA;
defparam \u0|nios2_qsys_0_data_master_translator|end_begintransfer~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N12
cycloneii_lcell_comb \u0|nios2_qsys_0_data_master_translator|end_begintransfer~1 (
// Equation(s):
// \u0|nios2_qsys_0_data_master_translator|end_begintransfer~1_combout  = (\u0|nios2_qsys_0_data_master_translator|end_begintransfer~0_combout  & (((!\u0|cmd_xbar_demux_001|WideOr0~2_combout  & !\u0|cmd_xbar_demux_001|sink_ready~1_combout )) # 
// (!\u0|jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override~regout )))

	.dataa(\u0|jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override~regout ),
	.datab(\u0|cmd_xbar_demux_001|WideOr0~2_combout ),
	.datac(\u0|nios2_qsys_0_data_master_translator|end_begintransfer~0_combout ),
	.datad(\u0|cmd_xbar_demux_001|sink_ready~1_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0_data_master_translator|end_begintransfer~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0_data_master_translator|end_begintransfer~1 .lut_mask = 16'h5070;
defparam \u0|nios2_qsys_0_data_master_translator|end_begintransfer~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N24
cycloneii_lcell_comb \u0|sysid_qsys_0_control_slave_translator|wait_latency_counter~3 (
// Equation(s):
// \u0|sysid_qsys_0_control_slave_translator|wait_latency_counter~3_combout  = (!\u0|sysid_qsys_0_control_slave_translator|wait_latency_counter [0] & \u0|sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~2_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\u0|sysid_qsys_0_control_slave_translator|wait_latency_counter [0]),
	.datad(\u0|sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~2_combout ),
	.cin(gnd),
	.combout(\u0|sysid_qsys_0_control_slave_translator|wait_latency_counter~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|sysid_qsys_0_control_slave_translator|wait_latency_counter~3 .lut_mask = 16'h0F00;
defparam \u0|sysid_qsys_0_control_slave_translator|wait_latency_counter~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y21_N19
cycloneii_lcell_ff \u0|nios2_qsys_0|W_cmp_result (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_cmp_result~1_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|W_cmp_result~regout ));

// Location: LCCOMB_X45_Y20_N30
cycloneii_lcell_comb \u0|nios2_qsys_0|F_pc_no_crst_nxt[14]~2 (
// Equation(s):
// \u0|nios2_qsys_0|F_pc_no_crst_nxt[14]~2_combout  = (!\u0|nios2_qsys_0|R_ctrl_break~regout  & (\u0|nios2_qsys_0|F_pc_plus_one[14]~28_combout  & ((\u0|nios2_qsys_0|R_ctrl_exception~regout ) # (!\u0|nios2_qsys_0|F_pc_sel_nxt~0_combout ))))

	.dataa(\u0|nios2_qsys_0|R_ctrl_break~regout ),
	.datab(\u0|nios2_qsys_0|R_ctrl_exception~regout ),
	.datac(\u0|nios2_qsys_0|F_pc_plus_one[14]~28_combout ),
	.datad(\u0|nios2_qsys_0|F_pc_sel_nxt~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_pc_no_crst_nxt[14]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_pc_no_crst_nxt[14]~2 .lut_mask = 16'h4050;
defparam \u0|nios2_qsys_0|F_pc_no_crst_nxt[14]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N18
cycloneii_lcell_comb \u0|nios2_qsys_0|F_pc_no_crst_nxt[14]~3 (
// Equation(s):
// \u0|nios2_qsys_0|F_pc_no_crst_nxt[14]~3_combout  = (!\u0|nios2_qsys_0|F_pc_no_crst_nxt[14]~2_combout  & (!\u0|nios2_qsys_0|R_ctrl_exception~regout  & ((\u0|nios2_qsys_0|F_pc_sel_nxt.10~0_combout ) # (!\u0|nios2_qsys_0|E_arith_result[16]~1_combout ))))

	.dataa(\u0|nios2_qsys_0|F_pc_no_crst_nxt[14]~2_combout ),
	.datab(\u0|nios2_qsys_0|E_arith_result[16]~1_combout ),
	.datac(\u0|nios2_qsys_0|F_pc_sel_nxt.10~0_combout ),
	.datad(\u0|nios2_qsys_0|R_ctrl_exception~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_pc_no_crst_nxt[14]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_pc_no_crst_nxt[14]~3 .lut_mask = 16'h0051;
defparam \u0|nios2_qsys_0|F_pc_no_crst_nxt[14]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N12
cycloneii_lcell_comb \u0|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0 (
// Equation(s):
// \u0|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout  = (\u0|rsp_xbar_demux_001|src0_valid~combout  & (!\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~regout  & 
// ((!\u0|rsp_xbar_demux|src0_valid~combout ) # (!\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~regout )))) # (!\u0|rsp_xbar_demux_001|src0_valid~combout  & (((!\u0|rsp_xbar_demux|src0_valid~combout ) # 
// (!\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~regout ))))

	.dataa(\u0|rsp_xbar_demux_001|src0_valid~combout ),
	.datab(\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~regout ),
	.datac(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~regout ),
	.datad(\u0|rsp_xbar_demux|src0_valid~combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0 .lut_mask = 16'h0777;
defparam \u0|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N0
cycloneii_lcell_comb \u0|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~1 (
// Equation(s):
// \u0|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~1_combout  = (\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout  & 
// ((\u0|onchip_memory2_0_s1_translator|read_latency_shift_reg [0]) # ((\u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg [0] & \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout )))) # 
// (!\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout  & (\u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg [0] & 
// (\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout )))

	.dataa(\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout ),
	.datab(\u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg [0]),
	.datac(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout ),
	.datad(\u0|onchip_memory2_0_s1_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~1 .lut_mask = 16'hEAC0;
defparam \u0|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N26
cycloneii_lcell_comb \u0|rsp_xbar_mux|src_payload~0 (
// Equation(s):
// \u0|rsp_xbar_mux|src_payload~0_combout  = (\u0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0] & \u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout )

	.dataa(vcc),
	.datab(\u0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0]),
	.datac(\u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|rsp_xbar_mux|src_payload~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rsp_xbar_mux|src_payload~0 .lut_mask = 16'hC0C0;
defparam \u0|rsp_xbar_mux|src_payload~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N20
cycloneii_lcell_comb \u0|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~2 (
// Equation(s):
// \u0|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~2_combout  = (\u0|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout  & 
// ((\u0|rsp_xbar_mux|src_payload~0_combout  & ((!\u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~regout ))) # (!\u0|rsp_xbar_mux|src_payload~0_combout  & 
// (\u0|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~1_combout ))))

	.dataa(\u0|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~1_combout ),
	.datab(\u0|rsp_xbar_mux|src_payload~0_combout ),
	.datac(\u0|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout ),
	.datad(\u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~2 .lut_mask = 16'h20E0;
defparam \u0|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N0
cycloneii_lcell_comb \u0|nios2_qsys_0_instruction_master_translator|read_accepted~0 (
// Equation(s):
// \u0|nios2_qsys_0_instruction_master_translator|read_accepted~0_combout  = (\u0|cmd_xbar_mux|saved_grant [0] & (!\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & (\u0|addr_router|Equal1~1_combout  & 
// !\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|waitrequest~regout )))

	.dataa(\u0|cmd_xbar_mux|saved_grant [0]),
	.datab(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datac(\u0|addr_router|Equal1~1_combout ),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|waitrequest~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0_instruction_master_translator|read_accepted~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0_instruction_master_translator|read_accepted~0 .lut_mask = 16'h0020;
defparam \u0|nios2_qsys_0_instruction_master_translator|read_accepted~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N12
cycloneii_lcell_comb \u0|nios2_qsys_0_instruction_master_translator|read_accepted~1 (
// Equation(s):
// \u0|nios2_qsys_0_instruction_master_translator|read_accepted~1_combout  = (\u0|sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~0_combout  & (!\u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & 
// (\u0|jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override~regout  & \u0|cmd_xbar_mux_002|saved_grant [0])))

	.dataa(\u0|sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~0_combout ),
	.datab(\u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datac(\u0|jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override~regout ),
	.datad(\u0|cmd_xbar_mux_002|saved_grant [0]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0_instruction_master_translator|read_accepted~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0_instruction_master_translator|read_accepted~1 .lut_mask = 16'h2000;
defparam \u0|nios2_qsys_0_instruction_master_translator|read_accepted~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N8
cycloneii_lcell_comb \u0|nios2_qsys_0_instruction_master_translator|read_accepted~2 (
// Equation(s):
// \u0|nios2_qsys_0_instruction_master_translator|read_accepted~2_combout  = (!\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & (\u0|cmd_xbar_mux_001|saved_grant [0] & !\u0|addr_router|Equal1~1_combout ))

	.dataa(vcc),
	.datab(\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datac(\u0|cmd_xbar_mux_001|saved_grant [0]),
	.datad(\u0|addr_router|Equal1~1_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0_instruction_master_translator|read_accepted~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0_instruction_master_translator|read_accepted~2 .lut_mask = 16'h0030;
defparam \u0|nios2_qsys_0_instruction_master_translator|read_accepted~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N6
cycloneii_lcell_comb \u0|nios2_qsys_0_instruction_master_translator|read_accepted~3 (
// Equation(s):
// \u0|nios2_qsys_0_instruction_master_translator|read_accepted~3_combout  = (\u0|nios2_qsys_0_instruction_master_translator|read_accepted~0_combout ) # ((\u0|addr_router|Equal2~3_combout  & 
// ((\u0|nios2_qsys_0_instruction_master_translator|read_accepted~1_combout ))) # (!\u0|addr_router|Equal2~3_combout  & (\u0|nios2_qsys_0_instruction_master_translator|read_accepted~2_combout )))

	.dataa(\u0|nios2_qsys_0_instruction_master_translator|read_accepted~0_combout ),
	.datab(\u0|nios2_qsys_0_instruction_master_translator|read_accepted~2_combout ),
	.datac(\u0|addr_router|Equal2~3_combout ),
	.datad(\u0|nios2_qsys_0_instruction_master_translator|read_accepted~1_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0_instruction_master_translator|read_accepted~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0_instruction_master_translator|read_accepted~3 .lut_mask = 16'hFEAE;
defparam \u0|nios2_qsys_0_instruction_master_translator|read_accepted~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N28
cycloneii_lcell_comb \u0|nios2_qsys_0_instruction_master_translator|read_accepted~4 (
// Equation(s):
// \u0|nios2_qsys_0_instruction_master_translator|read_accepted~4_combout  = (\u0|jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override~regout  & !\u0|nios2_qsys_0|i_read~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\u0|jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override~regout ),
	.datad(\u0|nios2_qsys_0|i_read~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0_instruction_master_translator|read_accepted~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0_instruction_master_translator|read_accepted~4 .lut_mask = 16'h00F0;
defparam \u0|nios2_qsys_0_instruction_master_translator|read_accepted~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N12
cycloneii_lcell_comb \u0|nios2_qsys_0_instruction_master_translator|read_accepted~5 (
// Equation(s):
// \u0|nios2_qsys_0_instruction_master_translator|read_accepted~5_combout  = (!\u0|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~2_combout  & ((\u0|nios2_qsys_0_instruction_master_translator|read_accepted~regout 
// ) # ((\u0|nios2_qsys_0_instruction_master_translator|read_accepted~4_combout  & \u0|nios2_qsys_0_instruction_master_translator|read_accepted~3_combout ))))

	.dataa(\u0|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~2_combout ),
	.datab(\u0|nios2_qsys_0_instruction_master_translator|read_accepted~4_combout ),
	.datac(\u0|nios2_qsys_0_instruction_master_translator|read_accepted~regout ),
	.datad(\u0|nios2_qsys_0_instruction_master_translator|read_accepted~3_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0_instruction_master_translator|read_accepted~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0_instruction_master_translator|read_accepted~5 .lut_mask = 16'h5450;
defparam \u0|nios2_qsys_0_instruction_master_translator|read_accepted~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y23_N13
cycloneii_lcell_ff \u0|cmd_xbar_mux_001|packet_in_progress (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|cmd_xbar_mux_001|packet_in_progress~0_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|cmd_xbar_mux_001|packet_in_progress~regout ));

// Location: LCFF_X36_Y21_N19
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|write (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|write~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|write~regout ));

// Location: LCCOMB_X32_Y19_N28
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|waitrequest~0 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|waitrequest~0_combout  = ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [8] & \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|write~regout ))) # (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|waitrequest~regout )

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout ),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [8]),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|write~regout ),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|waitrequest~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|waitrequest~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|waitrequest~0 .lut_mask = 16'h20FF;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|waitrequest~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y21_N19
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|read (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|read~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|read~regout ));

// Location: LCFF_X32_Y19_N7
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~regout ));

// Location: LCCOMB_X32_Y19_N10
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|waitrequest~1 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|waitrequest~1_combout  = (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|waitrequest~0_combout ) # 
// ((!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|write~regout  & ((!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|read~regout ) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~regout ))))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~regout ),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|waitrequest~0_combout ),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|write~regout ),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|read~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|waitrequest~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|waitrequest~1 .lut_mask = 16'hCDCF;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|waitrequest~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N6
cycloneii_lcell_comb \u0|jtag_uart_0|av_waitrequest~0 (
// Equation(s):
// \u0|jtag_uart_0|av_waitrequest~0_combout  = (\u0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout  & (!\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & 
// (!\u0|jtag_uart_0|av_waitrequest~regout  & \u0|addr_router_001|Equal6~0_combout )))

	.dataa(\u0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout ),
	.datab(\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datac(\u0|jtag_uart_0|av_waitrequest~regout ),
	.datad(\u0|addr_router_001|Equal6~0_combout ),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|av_waitrequest~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|av_waitrequest~0 .lut_mask = 16'h0200;
defparam \u0|jtag_uart_0|av_waitrequest~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N26
cycloneii_lcell_comb \u0|nios2_qsys_0|D_ctrl_alu_force_xor~5 (
// Equation(s):
// \u0|nios2_qsys_0|D_ctrl_alu_force_xor~5_combout  = (\u0|nios2_qsys_0|D_iw [5] & ((\u0|nios2_qsys_0|D_iw [16] & ((!\u0|nios2_qsys_0|D_iw [15]))) # (!\u0|nios2_qsys_0|D_iw [16] & (\u0|nios2_qsys_0|D_iw [14]))))

	.dataa(\u0|nios2_qsys_0|D_iw [5]),
	.datab(\u0|nios2_qsys_0|D_iw [14]),
	.datac(\u0|nios2_qsys_0|D_iw [15]),
	.datad(\u0|nios2_qsys_0|D_iw [16]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|D_ctrl_alu_force_xor~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|D_ctrl_alu_force_xor~5 .lut_mask = 16'h0A88;
defparam \u0|nios2_qsys_0|D_ctrl_alu_force_xor~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N14
cycloneii_lcell_comb \u0|nios2_qsys_0|D_ctrl_alu_force_xor~6 (
// Equation(s):
// \u0|nios2_qsys_0|D_ctrl_alu_force_xor~6_combout  = (\u0|nios2_qsys_0|Equal2~0_combout  & ((\u0|nios2_qsys_0|D_iw [2]) # ((\u0|nios2_qsys_0|D_ctrl_alu_force_xor~5_combout  & \u0|nios2_qsys_0|Equal101~0_combout ))))

	.dataa(\u0|nios2_qsys_0|D_ctrl_alu_force_xor~5_combout ),
	.datab(\u0|nios2_qsys_0|Equal101~0_combout ),
	.datac(\u0|nios2_qsys_0|D_iw [2]),
	.datad(\u0|nios2_qsys_0|Equal2~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|D_ctrl_alu_force_xor~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|D_ctrl_alu_force_xor~6 .lut_mask = 16'hF800;
defparam \u0|nios2_qsys_0|D_ctrl_alu_force_xor~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N22
cycloneii_lcell_comb \u0|nios2_qsys_0|Equal2~1 (
// Equation(s):
// \u0|nios2_qsys_0|Equal2~1_combout  = (\u0|nios2_qsys_0|D_iw [1] & (!\u0|nios2_qsys_0|D_iw [4] & (\u0|nios2_qsys_0|D_iw [3] & !\u0|nios2_qsys_0|D_iw [0])))

	.dataa(\u0|nios2_qsys_0|D_iw [1]),
	.datab(\u0|nios2_qsys_0|D_iw [4]),
	.datac(\u0|nios2_qsys_0|D_iw [3]),
	.datad(\u0|nios2_qsys_0|D_iw [0]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|Equal2~1 .lut_mask = 16'h0020;
defparam \u0|nios2_qsys_0|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N0
cycloneii_lcell_comb \u0|nios2_qsys_0|D_ctrl_alu_force_xor~7 (
// Equation(s):
// \u0|nios2_qsys_0|D_ctrl_alu_force_xor~7_combout  = (\u0|nios2_qsys_0|Equal2~2_combout ) # ((\u0|nios2_qsys_0|D_iw [5] & ((\u0|nios2_qsys_0|Equal2~3_combout ))) # (!\u0|nios2_qsys_0|D_iw [5] & (\u0|nios2_qsys_0|Equal2~4_combout )))

	.dataa(\u0|nios2_qsys_0|Equal2~4_combout ),
	.datab(\u0|nios2_qsys_0|Equal2~2_combout ),
	.datac(\u0|nios2_qsys_0|D_iw [5]),
	.datad(\u0|nios2_qsys_0|Equal2~3_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|D_ctrl_alu_force_xor~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|D_ctrl_alu_force_xor~7 .lut_mask = 16'hFECE;
defparam \u0|nios2_qsys_0|D_ctrl_alu_force_xor~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N26
cycloneii_lcell_comb \u0|nios2_qsys_0|D_ctrl_alu_force_xor~8 (
// Equation(s):
// \u0|nios2_qsys_0|D_ctrl_alu_force_xor~8_combout  = (\u0|nios2_qsys_0|D_ctrl_alu_force_xor~9_combout ) # ((\u0|nios2_qsys_0|D_ctrl_alu_force_xor~6_combout ) # ((!\u0|nios2_qsys_0|D_iw [2] & \u0|nios2_qsys_0|D_ctrl_alu_force_xor~7_combout )))

	.dataa(\u0|nios2_qsys_0|D_iw [2]),
	.datab(\u0|nios2_qsys_0|D_ctrl_alu_force_xor~9_combout ),
	.datac(\u0|nios2_qsys_0|D_ctrl_alu_force_xor~6_combout ),
	.datad(\u0|nios2_qsys_0|D_ctrl_alu_force_xor~7_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|D_ctrl_alu_force_xor~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|D_ctrl_alu_force_xor~8 .lut_mask = 16'hFDFC;
defparam \u0|nios2_qsys_0|D_ctrl_alu_force_xor~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y22_N21
cycloneii_lcell_ff \u0|nios2_qsys_0|R_ctrl_jmp_direct (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|D_ctrl_jmp_direct~0_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|R_ctrl_jmp_direct~regout ));

// Location: LCFF_X43_Y22_N23
cycloneii_lcell_ff \u0|nios2_qsys_0|R_ctrl_unsigned_lo_imm16 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|D_ctrl_unsigned_lo_imm16~1_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|R_ctrl_unsigned_lo_imm16~regout ));

// Location: LCCOMB_X40_Y21_N18
cycloneii_lcell_comb \u0|nios2_qsys_0|R_src2_lo[14]~2 (
// Equation(s):
// \u0|nios2_qsys_0|R_src2_lo[14]~2_combout  = (!\u0|nios2_qsys_0|R_src2_lo~0_combout  & ((\u0|nios2_qsys_0|R_src2_use_imm~regout  & ((\u0|nios2_qsys_0|D_iw [20]))) # (!\u0|nios2_qsys_0|R_src2_use_imm~regout  & 
// (\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [14]))))

	.dataa(\u0|nios2_qsys_0|R_src2_lo~0_combout ),
	.datab(\u0|nios2_qsys_0|R_src2_use_imm~regout ),
	.datac(\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [14]),
	.datad(\u0|nios2_qsys_0|D_iw [20]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|R_src2_lo[14]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|R_src2_lo[14]~2 .lut_mask = 16'h5410;
defparam \u0|nios2_qsys_0|R_src2_lo[14]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N14
cycloneii_lcell_comb \u0|nios2_qsys_0|Equal2~6 (
// Equation(s):
// \u0|nios2_qsys_0|Equal2~6_combout  = (\u0|nios2_qsys_0|D_iw [1] & (\u0|nios2_qsys_0|D_iw [4] & (!\u0|nios2_qsys_0|D_iw [3] & !\u0|nios2_qsys_0|D_iw [0])))

	.dataa(\u0|nios2_qsys_0|D_iw [1]),
	.datab(\u0|nios2_qsys_0|D_iw [4]),
	.datac(\u0|nios2_qsys_0|D_iw [3]),
	.datad(\u0|nios2_qsys_0|D_iw [0]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|Equal2~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|Equal2~6 .lut_mask = 16'h0008;
defparam \u0|nios2_qsys_0|Equal2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N10
cycloneii_lcell_comb \u0|nios2_qsys_0|D_ctrl_alu_subtract~2 (
// Equation(s):
// \u0|nios2_qsys_0|D_ctrl_alu_subtract~2_combout  = (\u0|nios2_qsys_0|Equal2~1_combout ) # ((\u0|nios2_qsys_0|D_iw [2] & ((\u0|nios2_qsys_0|Equal2~6_combout ))) # (!\u0|nios2_qsys_0|D_iw [2] & (!\u0|nios2_qsys_0|D_ctrl_logic~9_combout )))

	.dataa(\u0|nios2_qsys_0|D_ctrl_logic~9_combout ),
	.datab(\u0|nios2_qsys_0|Equal2~6_combout ),
	.datac(\u0|nios2_qsys_0|D_iw [2]),
	.datad(\u0|nios2_qsys_0|Equal2~1_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|D_ctrl_alu_subtract~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|D_ctrl_alu_subtract~2 .lut_mask = 16'hFFC5;
defparam \u0|nios2_qsys_0|D_ctrl_alu_subtract~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y19_N25
cycloneii_lcell_ff \u0|nios2_qsys_0|W_control_rd_data[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_control_rd_data[0]~1_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|W_control_rd_data [0]));

// Location: LCCOMB_X34_Y23_N6
cycloneii_lcell_comb \u0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2 (
// Equation(s):
// \u0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout  = (\u0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0] & 
// ((\u0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]) # (!\u0|to_hw_data_s1_translator|read_latency_shift_reg [0])))

	.dataa(\u0|to_hw_data_s1_translator|read_latency_shift_reg [0]),
	.datab(\u0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datac(\u0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2 .lut_mask = 16'hD0D0;
defparam \u0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y18_N23
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_wr (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_wr~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_wr~regout ));

// Location: LCCOMB_X32_Y19_N18
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_en (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_en~combout  = (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_wr~regout ) # 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|write~regout  & (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|debugaccess~regout  & !\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [8])))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|write~regout ),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_wr~regout ),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|debugaccess~regout ),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [8]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_en~combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_en .lut_mask = 16'hCCEC;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_en .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y18_N25
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg [7]));

// Location: LCFF_X32_Y18_N21
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg[9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg [9]));

// Location: LCCOMB_X33_Y18_N14
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|Equal0~1 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|Equal0~1_combout  = (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [2] & (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [4] & 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [3] & !\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [1])))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [2]),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [4]),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [3]),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [1]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|Equal0~1 .lut_mask = 16'h0001;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y18_N1
cycloneii_lcell_ff \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~12_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift [3]));

// Location: LCFF_X27_Y18_N27
cycloneii_lcell_ff \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rdata[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b [0]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|r_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rdata [0]));

// Location: LCCOMB_X27_Y18_N26
cycloneii_lcell_comb \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~9 (
	.dataa(vcc),
	.datab(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift [3]),
	.datac(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rdata [0]),
	.datad(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count [9]),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~9 .lut_mask = 16'hCCF0;
defparam \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N12
cycloneii_lcell_comb \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~10 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~regout ),
	.datab(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~9_combout ),
	.datac(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~6_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~10 .lut_mask = 16'hC8AA;
defparam \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N16
cycloneii_lcell_comb \u0|nios2_qsys_0|D_wr_dst_reg~2 (
// Equation(s):
// \u0|nios2_qsys_0|D_wr_dst_reg~2_combout  = ((\u0|nios2_qsys_0|D_iw [1] & (\u0|nios2_qsys_0|D_iw [2] & !\u0|nios2_qsys_0|D_iw [0]))) # (!\u0|nios2_qsys_0|D_wr_dst_reg~3_combout )

	.dataa(\u0|nios2_qsys_0|D_iw [1]),
	.datab(\u0|nios2_qsys_0|D_wr_dst_reg~3_combout ),
	.datac(\u0|nios2_qsys_0|D_iw [2]),
	.datad(\u0|nios2_qsys_0|D_iw [0]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|D_wr_dst_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|D_wr_dst_reg~2 .lut_mask = 16'h33B3;
defparam \u0|nios2_qsys_0|D_wr_dst_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N16
cycloneii_lcell_comb \u0|nios2_qsys_0|Equal2~11 (
// Equation(s):
// \u0|nios2_qsys_0|Equal2~11_combout  = (\u0|nios2_qsys_0|Equal2~3_combout  & (\u0|nios2_qsys_0|D_iw [5] & \u0|nios2_qsys_0|D_iw [2]))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|Equal2~3_combout ),
	.datac(\u0|nios2_qsys_0|D_iw [5]),
	.datad(\u0|nios2_qsys_0|D_iw [2]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|Equal2~11_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|Equal2~11 .lut_mask = 16'hC000;
defparam \u0|nios2_qsys_0|Equal2~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N10
cycloneii_lcell_comb \u0|nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~0 (
// Equation(s):
// \u0|nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~0_combout  = (!\u0|nios2_qsys_0|D_iw [14] & (\u0|nios2_qsys_0|D_iw [13] & ((\u0|nios2_qsys_0|D_iw [11]) # (!\u0|nios2_qsys_0|D_iw [12]))))

	.dataa(\u0|nios2_qsys_0|D_iw [14]),
	.datab(\u0|nios2_qsys_0|D_iw [13]),
	.datac(\u0|nios2_qsys_0|D_iw [12]),
	.datad(\u0|nios2_qsys_0|D_iw [11]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~0 .lut_mask = 16'h4404;
defparam \u0|nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N16
cycloneii_lcell_comb \u0|nios2_qsys_0|D_ctrl_exception~1 (
// Equation(s):
// \u0|nios2_qsys_0|D_ctrl_exception~1_combout  = ((!\u0|nios2_qsys_0|D_iw [11]) # (!\u0|nios2_qsys_0|D_iw [12])) # (!\u0|nios2_qsys_0|D_iw [5])

	.dataa(\u0|nios2_qsys_0|D_iw [5]),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|D_iw [12]),
	.datad(\u0|nios2_qsys_0|D_iw [11]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|D_ctrl_exception~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|D_ctrl_exception~1 .lut_mask = 16'h5FFF;
defparam \u0|nios2_qsys_0|D_ctrl_exception~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N30
cycloneii_lcell_comb \u0|nios2_qsys_0|Equal2~12 (
// Equation(s):
// \u0|nios2_qsys_0|Equal2~12_combout  = (!\u0|nios2_qsys_0|D_dst_regnum[0]~3_combout  & (!\u0|nios2_qsys_0|D_dst_regnum[3]~4_combout  & !\u0|nios2_qsys_0|D_dst_regnum[1]~2_combout ))

	.dataa(\u0|nios2_qsys_0|D_dst_regnum[0]~3_combout ),
	.datab(\u0|nios2_qsys_0|D_dst_regnum[3]~4_combout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|D_dst_regnum[1]~2_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|Equal2~12_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|Equal2~12 .lut_mask = 16'h0011;
defparam \u0|nios2_qsys_0|Equal2~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N22
cycloneii_lcell_comb \u0|nios2_qsys_0|D_wr_dst_reg (
// Equation(s):
// \u0|nios2_qsys_0|D_wr_dst_reg~combout  = (!\u0|nios2_qsys_0|D_wr_dst_reg~2_combout  & ((\u0|nios2_qsys_0|D_dst_regnum[4]~6_combout ) # ((\u0|nios2_qsys_0|D_dst_regnum[2]~5_combout ) # (!\u0|nios2_qsys_0|Equal2~12_combout ))))

	.dataa(\u0|nios2_qsys_0|D_wr_dst_reg~2_combout ),
	.datab(\u0|nios2_qsys_0|D_dst_regnum[4]~6_combout ),
	.datac(\u0|nios2_qsys_0|D_dst_regnum[2]~5_combout ),
	.datad(\u0|nios2_qsys_0|Equal2~12_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|D_wr_dst_reg~combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|D_wr_dst_reg .lut_mask = 16'h5455;
defparam \u0|nios2_qsys_0|D_wr_dst_reg .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y22_N11
cycloneii_lcell_ff \u0|nios2_qsys_0|av_ld_waiting_for_data (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|av_ld_waiting_for_data_nxt~1_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|av_ld_waiting_for_data~regout ));

// Location: LCCOMB_X40_Y22_N10
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_waiting_for_data_nxt~1 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_waiting_for_data_nxt~1_combout  = (\u0|nios2_qsys_0|av_ld_waiting_for_data~regout  & (((\u0|nios2_qsys_0_data_master_translator|av_waitrequest~4_combout ) # (!\u0|nios2_qsys_0|d_read~regout )))) # 
// (!\u0|nios2_qsys_0|av_ld_waiting_for_data~regout  & (\u0|nios2_qsys_0|av_ld_waiting_for_data_nxt~0_combout ))

	.dataa(\u0|nios2_qsys_0|av_ld_waiting_for_data_nxt~0_combout ),
	.datab(\u0|nios2_qsys_0|d_read~regout ),
	.datac(\u0|nios2_qsys_0|av_ld_waiting_for_data~regout ),
	.datad(\u0|nios2_qsys_0_data_master_translator|av_waitrequest~4_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_waiting_for_data_nxt~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_waiting_for_data_nxt~1 .lut_mask = 16'hFA3A;
defparam \u0|nios2_qsys_0|av_ld_waiting_for_data_nxt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N18
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_aligning_data_nxt~0 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_aligning_data_nxt~0_combout  = (\u0|nios2_qsys_0|av_ld_aligning_data~regout  & ((\u0|nios2_qsys_0|av_ld_align_cycle [0]))) # (!\u0|nios2_qsys_0|av_ld_aligning_data~regout  & (\u0|nios2_qsys_0|d_read~regout ))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|d_read~regout ),
	.datac(\u0|nios2_qsys_0|av_ld_align_cycle [0]),
	.datad(\u0|nios2_qsys_0|av_ld_aligning_data~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_aligning_data_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_aligning_data_nxt~0 .lut_mask = 16'hF0CC;
defparam \u0|nios2_qsys_0|av_ld_aligning_data_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N20
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_aligning_data_nxt~1 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_aligning_data_nxt~1_combout  = (\u0|nios2_qsys_0|av_ld_aligning_data~regout  & (\u0|nios2_qsys_0|av_ld_aligning_data_nxt~0_combout  $ (((!\u0|nios2_qsys_0|D_iw [4] & \u0|nios2_qsys_0|D_iw [3]))))) # 
// (!\u0|nios2_qsys_0|av_ld_aligning_data~regout  & (\u0|nios2_qsys_0|av_ld_aligning_data_nxt~0_combout  & (!\u0|nios2_qsys_0|D_iw [4])))

	.dataa(\u0|nios2_qsys_0|av_ld_aligning_data~regout ),
	.datab(\u0|nios2_qsys_0|av_ld_aligning_data_nxt~0_combout ),
	.datac(\u0|nios2_qsys_0|D_iw [4]),
	.datad(\u0|nios2_qsys_0|D_iw [3]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_aligning_data_nxt~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_aligning_data_nxt~1 .lut_mask = 16'h868C;
defparam \u0|nios2_qsys_0|av_ld_aligning_data_nxt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N6
cycloneii_lcell_comb \u0|nios2_qsys_0|E_stall~3 (
// Equation(s):
// \u0|nios2_qsys_0|E_stall~3_combout  = (\u0|nios2_qsys_0|E_valid~regout  & ((\u0|nios2_qsys_0|av_ld_waiting_for_data_nxt~1_combout ) # ((!\u0|nios2_qsys_0|D_iw [4] & \u0|nios2_qsys_0|av_ld_aligning_data_nxt~2_combout ))))

	.dataa(\u0|nios2_qsys_0|D_iw [4]),
	.datab(\u0|nios2_qsys_0|av_ld_aligning_data_nxt~2_combout ),
	.datac(\u0|nios2_qsys_0|E_valid~regout ),
	.datad(\u0|nios2_qsys_0|av_ld_waiting_for_data_nxt~1_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_stall~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_stall~3 .lut_mask = 16'hF040;
defparam \u0|nios2_qsys_0|E_stall~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y21_N4
cycloneii_lcell_comb \u0|nios2_qsys_0|E_logic_result[1]~16 (
// Equation(s):
// \u0|nios2_qsys_0|E_logic_result[1]~16_combout  = (\u0|nios2_qsys_0|E_src2 [1] & (\u0|nios2_qsys_0|R_logic_op [1] $ (((\u0|nios2_qsys_0|R_logic_op [0] & \u0|nios2_qsys_0|E_src1 [1]))))) # (!\u0|nios2_qsys_0|E_src2 [1] & ((\u0|nios2_qsys_0|R_logic_op [1] & 
// ((\u0|nios2_qsys_0|E_src1 [1]))) # (!\u0|nios2_qsys_0|R_logic_op [1] & (!\u0|nios2_qsys_0|R_logic_op [0] & !\u0|nios2_qsys_0|E_src1 [1]))))

	.dataa(\u0|nios2_qsys_0|R_logic_op [1]),
	.datab(\u0|nios2_qsys_0|E_src2 [1]),
	.datac(\u0|nios2_qsys_0|R_logic_op [0]),
	.datad(\u0|nios2_qsys_0|E_src1 [1]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_logic_result[1]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_logic_result[1]~16 .lut_mask = 16'h6A89;
defparam \u0|nios2_qsys_0|E_logic_result[1]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N16
cycloneii_lcell_comb \u0|nios2_qsys_0|E_arith_result[1]~4 (
// Equation(s):
// \u0|nios2_qsys_0|E_arith_result[1]~4_combout  = (\u0|nios2_qsys_0|E_alu_sub~regout  & ((\u0|nios2_qsys_0|Add1~2_combout ))) # (!\u0|nios2_qsys_0|E_alu_sub~regout  & (\u0|nios2_qsys_0|Add2~2_combout ))

	.dataa(\u0|nios2_qsys_0|Add2~2_combout ),
	.datab(\u0|nios2_qsys_0|E_alu_sub~regout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|Add1~2_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_arith_result[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_arith_result[1]~4 .lut_mask = 16'hEE22;
defparam \u0|nios2_qsys_0|E_arith_result[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y19_N11
cycloneii_lcell_ff \u0|nios2_qsys_0|W_status_reg_pie (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~4_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|E_valid~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|W_status_reg_pie~regout ));

// Location: LCCOMB_X37_Y22_N4
cycloneii_lcell_comb \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[23]~4 (
// Equation(s):
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[23]~4_combout  = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1] & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]) # 
// ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87~portadataout )))) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1] & (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & 
// ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23~portadataout ))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87~portadataout ),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23~portadataout ),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[23]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[23]~4 .lut_mask = 16'hB9A8;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[23]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N6
cycloneii_lcell_comb \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[23]~5 (
// Equation(s):
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[23]~5_combout  = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[23]~4_combout  & 
// (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119 )) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[23]~4_combout  & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55~portadataout ))))) # 
// (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[23]~4_combout ))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119 ),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[23]~4_combout ),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55~portadataout ),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[23]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[23]~5 .lut_mask = 16'hBCB0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[23]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N30
cycloneii_lcell_comb \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[24]~6 (
// Equation(s):
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[24]~6_combout  = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1] & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0])))) # 
// (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1] & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56~portadataout )) # 
// (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24~portadataout )))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56~portadataout ),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24~portadataout ),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[24]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[24]~6 .lut_mask = 16'hFA0C;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[24]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N24
cycloneii_lcell_comb \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[24]~7 (
// Equation(s):
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[24]~7_combout  = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1] & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[24]~6_combout  & 
// (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a120 )) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[24]~6_combout  & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88~portadataout ))))) # 
// (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1] & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[24]~6_combout ))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a120 ),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88~portadataout ),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[24]~6_combout ),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[24]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[24]~7 .lut_mask = 16'hAFC0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[24]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N16
cycloneii_lcell_comb \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[25]~8 (
// Equation(s):
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[25]~8_combout  = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1] & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]) # 
// (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89~portadataout )))) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1] & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25~portadataout  & 
// (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0])))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25~portadataout ),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89~portadataout ),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[25]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[25]~8 .lut_mask = 16'hCEC2;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[25]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N2
cycloneii_lcell_comb \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[25]~9 (
// Equation(s):
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[25]~9_combout  = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[25]~8_combout  & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121 ) # 
// ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0])))) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[25]~8_combout  & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & 
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57~portadataout ))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[25]~8_combout ),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121 ),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57~portadataout ),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[25]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[25]~9 .lut_mask = 16'hDA8A;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[25]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y22_N12
cycloneii_lcell_comb \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[2]~12 (
// Equation(s):
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[2]~12_combout  = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1])))) # 
// (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1] & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66~portadataout ))) # 
// (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1] & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2~portadataout ))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2~portadataout ),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66~portadataout ),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[2]~12 .lut_mask = 16'hF2C2;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y22_N14
cycloneii_lcell_comb \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[2]~13 (
// Equation(s):
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[2]~13_combout  = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[2]~12_combout  & 
// ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a98 ))) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[2]~12_combout  & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34~portadataout )))) # 
// (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[2]~12_combout ))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34~portadataout ),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a98 ),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[2]~12_combout ),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[2]~13 .lut_mask = 16'hF388;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N14
cycloneii_lcell_comb \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3 (
// Equation(s):
// \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout  = (\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0] & 
// ((\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]) # (!\u0|onchip_memory2_0_s1_translator|read_latency_shift_reg [0])))

	.dataa(\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]),
	.datab(vcc),
	.datac(\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datad(\u0|onchip_memory2_0_s1_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3 .lut_mask = 16'hA0AA;
defparam \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N10
cycloneii_lcell_comb \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4 (
// Equation(s):
// \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4_combout  = (\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout ) # 
// ((!\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & (\u0|jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override~regout  & 
// \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|local_read~1_combout )))

	.dataa(\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datab(\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout ),
	.datac(\u0|jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override~regout ),
	.datad(\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|local_read~1_combout ),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4 .lut_mask = 16'hDCCC;
defparam \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N18
cycloneii_lcell_comb \u0|nios2_qsys_0|D_ctrl_break~0 (
// Equation(s):
// \u0|nios2_qsys_0|D_ctrl_break~0_combout  = (!\u0|nios2_qsys_0|D_iw [12] & (\u0|nios2_qsys_0|D_ctrl_retaddr~0_combout  & (\u0|nios2_qsys_0|D_iw [15] & \u0|nios2_qsys_0|D_iw [16])))

	.dataa(\u0|nios2_qsys_0|D_iw [12]),
	.datab(\u0|nios2_qsys_0|D_ctrl_retaddr~0_combout ),
	.datac(\u0|nios2_qsys_0|D_iw [15]),
	.datad(\u0|nios2_qsys_0|D_iw [16]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|D_ctrl_break~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|D_ctrl_break~0 .lut_mask = 16'h4000;
defparam \u0|nios2_qsys_0|D_ctrl_break~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y21_N29
cycloneii_lcell_ff \u0|nios2_qsys_0|R_compare_op[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|D_logic_op_raw[0]~0_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|R_compare_op [0]));

// Location: LCFF_X42_Y21_N7
cycloneii_lcell_ff \u0|nios2_qsys_0|R_compare_op[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|D_logic_op_raw[1]~1_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|R_compare_op [1]));

// Location: LCCOMB_X45_Y19_N22
cycloneii_lcell_comb \u0|nios2_qsys_0|Equal122~0 (
// Equation(s):
// \u0|nios2_qsys_0|Equal122~0_combout  = (!\u0|nios2_qsys_0|E_logic_result[17]~0_combout  & (!\u0|nios2_qsys_0|E_logic_result[15]~2_combout  & (!\u0|nios2_qsys_0|E_logic_result[14]~3_combout  & !\u0|nios2_qsys_0|E_logic_result[16]~1_combout )))

	.dataa(\u0|nios2_qsys_0|E_logic_result[17]~0_combout ),
	.datab(\u0|nios2_qsys_0|E_logic_result[15]~2_combout ),
	.datac(\u0|nios2_qsys_0|E_logic_result[14]~3_combout ),
	.datad(\u0|nios2_qsys_0|E_logic_result[16]~1_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|Equal122~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|Equal122~0 .lut_mask = 16'h0001;
defparam \u0|nios2_qsys_0|Equal122~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y21_N12
cycloneii_lcell_comb \u0|nios2_qsys_0|Equal122~1 (
// Equation(s):
// \u0|nios2_qsys_0|Equal122~1_combout  = (!\u0|nios2_qsys_0|E_logic_result[13]~13_combout  & (!\u0|nios2_qsys_0|E_logic_result[11]~5_combout  & (!\u0|nios2_qsys_0|E_logic_result[10]~6_combout  & !\u0|nios2_qsys_0|E_logic_result[12]~4_combout )))

	.dataa(\u0|nios2_qsys_0|E_logic_result[13]~13_combout ),
	.datab(\u0|nios2_qsys_0|E_logic_result[11]~5_combout ),
	.datac(\u0|nios2_qsys_0|E_logic_result[10]~6_combout ),
	.datad(\u0|nios2_qsys_0|E_logic_result[12]~4_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|Equal122~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|Equal122~1 .lut_mask = 16'h0001;
defparam \u0|nios2_qsys_0|Equal122~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N10
cycloneii_lcell_comb \u0|nios2_qsys_0|Equal122~2 (
// Equation(s):
// \u0|nios2_qsys_0|Equal122~2_combout  = (!\u0|nios2_qsys_0|E_logic_result[6]~11_combout  & (!\u0|nios2_qsys_0|E_logic_result[9]~7_combout  & (!\u0|nios2_qsys_0|E_logic_result[7]~9_combout  & !\u0|nios2_qsys_0|E_logic_result[8]~8_combout )))

	.dataa(\u0|nios2_qsys_0|E_logic_result[6]~11_combout ),
	.datab(\u0|nios2_qsys_0|E_logic_result[9]~7_combout ),
	.datac(\u0|nios2_qsys_0|E_logic_result[7]~9_combout ),
	.datad(\u0|nios2_qsys_0|E_logic_result[8]~8_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|Equal122~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|Equal122~2 .lut_mask = 16'h0001;
defparam \u0|nios2_qsys_0|Equal122~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y21_N6
cycloneii_lcell_comb \u0|nios2_qsys_0|Equal122~3 (
// Equation(s):
// \u0|nios2_qsys_0|Equal122~3_combout  = (!\u0|nios2_qsys_0|E_logic_result[4]~10_combout  & (!\u0|nios2_qsys_0|E_logic_result[3]~14_combout  & (!\u0|nios2_qsys_0|E_logic_result[5]~12_combout  & !\u0|nios2_qsys_0|E_logic_result[2]~15_combout )))

	.dataa(\u0|nios2_qsys_0|E_logic_result[4]~10_combout ),
	.datab(\u0|nios2_qsys_0|E_logic_result[3]~14_combout ),
	.datac(\u0|nios2_qsys_0|E_logic_result[5]~12_combout ),
	.datad(\u0|nios2_qsys_0|E_logic_result[2]~15_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|Equal122~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|Equal122~3 .lut_mask = 16'h0001;
defparam \u0|nios2_qsys_0|Equal122~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y21_N6
cycloneii_lcell_comb \u0|nios2_qsys_0|Equal122~4 (
// Equation(s):
// \u0|nios2_qsys_0|Equal122~4_combout  = (\u0|nios2_qsys_0|Equal122~2_combout  & (\u0|nios2_qsys_0|Equal122~0_combout  & (\u0|nios2_qsys_0|Equal122~3_combout  & \u0|nios2_qsys_0|Equal122~1_combout )))

	.dataa(\u0|nios2_qsys_0|Equal122~2_combout ),
	.datab(\u0|nios2_qsys_0|Equal122~0_combout ),
	.datac(\u0|nios2_qsys_0|Equal122~3_combout ),
	.datad(\u0|nios2_qsys_0|Equal122~1_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|Equal122~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|Equal122~4 .lut_mask = 16'h8000;
defparam \u0|nios2_qsys_0|Equal122~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y22_N26
cycloneii_lcell_comb \u0|nios2_qsys_0|E_logic_result[29]~17 (
// Equation(s):
// \u0|nios2_qsys_0|E_logic_result[29]~17_combout  = (\u0|nios2_qsys_0|E_src2 [29] & (\u0|nios2_qsys_0|R_logic_op [1] $ (((\u0|nios2_qsys_0|E_src1 [29] & \u0|nios2_qsys_0|R_logic_op [0]))))) # (!\u0|nios2_qsys_0|E_src2 [29] & ((\u0|nios2_qsys_0|R_logic_op 
// [1] & (\u0|nios2_qsys_0|E_src1 [29])) # (!\u0|nios2_qsys_0|R_logic_op [1] & (!\u0|nios2_qsys_0|E_src1 [29] & !\u0|nios2_qsys_0|R_logic_op [0]))))

	.dataa(\u0|nios2_qsys_0|R_logic_op [1]),
	.datab(\u0|nios2_qsys_0|E_src2 [29]),
	.datac(\u0|nios2_qsys_0|E_src1 [29]),
	.datad(\u0|nios2_qsys_0|R_logic_op [0]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_logic_result[29]~17_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_logic_result[29]~17 .lut_mask = 16'h68A9;
defparam \u0|nios2_qsys_0|E_logic_result[29]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y22_N20
cycloneii_lcell_comb \u0|nios2_qsys_0|E_logic_result[30]~18 (
// Equation(s):
// \u0|nios2_qsys_0|E_logic_result[30]~18_combout  = (\u0|nios2_qsys_0|E_src2 [30] & (\u0|nios2_qsys_0|R_logic_op [1] $ (((\u0|nios2_qsys_0|E_src1 [30] & \u0|nios2_qsys_0|R_logic_op [0]))))) # (!\u0|nios2_qsys_0|E_src2 [30] & ((\u0|nios2_qsys_0|R_logic_op 
// [1] & (\u0|nios2_qsys_0|E_src1 [30])) # (!\u0|nios2_qsys_0|R_logic_op [1] & (!\u0|nios2_qsys_0|E_src1 [30] & !\u0|nios2_qsys_0|R_logic_op [0]))))

	.dataa(\u0|nios2_qsys_0|R_logic_op [1]),
	.datab(\u0|nios2_qsys_0|E_src2 [30]),
	.datac(\u0|nios2_qsys_0|E_src1 [30]),
	.datad(\u0|nios2_qsys_0|R_logic_op [0]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_logic_result[30]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_logic_result[30]~18 .lut_mask = 16'h68A9;
defparam \u0|nios2_qsys_0|E_logic_result[30]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y23_N19
cycloneii_lcell_ff \u0|nios2_qsys_0|E_src2[31] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|R_src2_hi[15]~2_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_src2 [31]));

// Location: LCCOMB_X46_Y22_N6
cycloneii_lcell_comb \u0|nios2_qsys_0|E_logic_result[31]~19 (
// Equation(s):
// \u0|nios2_qsys_0|E_logic_result[31]~19_combout  = (\u0|nios2_qsys_0|E_src1 [31] & (\u0|nios2_qsys_0|R_logic_op [1] $ (((\u0|nios2_qsys_0|E_src2 [31] & \u0|nios2_qsys_0|R_logic_op [0]))))) # (!\u0|nios2_qsys_0|E_src1 [31] & ((\u0|nios2_qsys_0|R_logic_op 
// [1] & (\u0|nios2_qsys_0|E_src2 [31])) # (!\u0|nios2_qsys_0|R_logic_op [1] & (!\u0|nios2_qsys_0|E_src2 [31] & !\u0|nios2_qsys_0|R_logic_op [0]))))

	.dataa(\u0|nios2_qsys_0|E_src1 [31]),
	.datab(\u0|nios2_qsys_0|R_logic_op [1]),
	.datac(\u0|nios2_qsys_0|E_src2 [31]),
	.datad(\u0|nios2_qsys_0|R_logic_op [0]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_logic_result[31]~19_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_logic_result[31]~19 .lut_mask = 16'h68C9;
defparam \u0|nios2_qsys_0|E_logic_result[31]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N10
cycloneii_lcell_comb \u0|nios2_qsys_0|E_logic_result[0]~20 (
// Equation(s):
// \u0|nios2_qsys_0|E_logic_result[0]~20_combout  = (\u0|nios2_qsys_0|E_src1 [0] & (\u0|nios2_qsys_0|R_logic_op [0] & \u0|nios2_qsys_0|E_src2 [0])) # (!\u0|nios2_qsys_0|E_src1 [0] & (!\u0|nios2_qsys_0|R_logic_op [0] & !\u0|nios2_qsys_0|E_src2 [0]))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|E_src1 [0]),
	.datac(\u0|nios2_qsys_0|R_logic_op [0]),
	.datad(\u0|nios2_qsys_0|E_src2 [0]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_logic_result[0]~20_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_logic_result[0]~20 .lut_mask = 16'hC003;
defparam \u0|nios2_qsys_0|E_logic_result[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N12
cycloneii_lcell_comb \u0|nios2_qsys_0|E_logic_result[0]~21 (
// Equation(s):
// \u0|nios2_qsys_0|E_logic_result[0]~21_combout  = (\u0|nios2_qsys_0|R_logic_op [1] & ((\u0|nios2_qsys_0|R_logic_op [0] & ((\u0|nios2_qsys_0|Add2~0_combout ))) # (!\u0|nios2_qsys_0|R_logic_op [0] & (!\u0|nios2_qsys_0|E_logic_result[0]~20_combout )))) # 
// (!\u0|nios2_qsys_0|R_logic_op [1] & (\u0|nios2_qsys_0|E_logic_result[0]~20_combout ))

	.dataa(\u0|nios2_qsys_0|E_logic_result[0]~20_combout ),
	.datab(\u0|nios2_qsys_0|R_logic_op [1]),
	.datac(\u0|nios2_qsys_0|R_logic_op [0]),
	.datad(\u0|nios2_qsys_0|Add2~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_logic_result[0]~21_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_logic_result[0]~21 .lut_mask = 16'hE626;
defparam \u0|nios2_qsys_0|E_logic_result[0]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y22_N16
cycloneii_lcell_comb \u0|nios2_qsys_0|Equal122~5 (
// Equation(s):
// \u0|nios2_qsys_0|Equal122~5_combout  = (!\u0|nios2_qsys_0|E_logic_result[30]~18_combout  & (!\u0|nios2_qsys_0|E_logic_result[29]~17_combout  & (!\u0|nios2_qsys_0|E_logic_result[0]~21_combout  & !\u0|nios2_qsys_0|E_logic_result[31]~19_combout )))

	.dataa(\u0|nios2_qsys_0|E_logic_result[30]~18_combout ),
	.datab(\u0|nios2_qsys_0|E_logic_result[29]~17_combout ),
	.datac(\u0|nios2_qsys_0|E_logic_result[0]~21_combout ),
	.datad(\u0|nios2_qsys_0|E_logic_result[31]~19_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|Equal122~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|Equal122~5 .lut_mask = 16'h0001;
defparam \u0|nios2_qsys_0|Equal122~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N26
cycloneii_lcell_comb \u0|nios2_qsys_0|E_logic_result[26]~22 (
// Equation(s):
// \u0|nios2_qsys_0|E_logic_result[26]~22_combout  = (\u0|nios2_qsys_0|E_src2 [26] & (\u0|nios2_qsys_0|R_logic_op [1] $ (((\u0|nios2_qsys_0|E_src1 [26] & \u0|nios2_qsys_0|R_logic_op [0]))))) # (!\u0|nios2_qsys_0|E_src2 [26] & ((\u0|nios2_qsys_0|E_src1 [26] & 
// (\u0|nios2_qsys_0|R_logic_op [1])) # (!\u0|nios2_qsys_0|E_src1 [26] & (!\u0|nios2_qsys_0|R_logic_op [1] & !\u0|nios2_qsys_0|R_logic_op [0]))))

	.dataa(\u0|nios2_qsys_0|E_src2 [26]),
	.datab(\u0|nios2_qsys_0|E_src1 [26]),
	.datac(\u0|nios2_qsys_0|R_logic_op [1]),
	.datad(\u0|nios2_qsys_0|R_logic_op [0]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_logic_result[26]~22_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_logic_result[26]~22 .lut_mask = 16'h68E1;
defparam \u0|nios2_qsys_0|E_logic_result[26]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N20
cycloneii_lcell_comb \u0|nios2_qsys_0|E_logic_result[27]~24 (
// Equation(s):
// \u0|nios2_qsys_0|E_logic_result[27]~24_combout  = (\u0|nios2_qsys_0|E_src2 [27] & (\u0|nios2_qsys_0|R_logic_op [1] $ (((\u0|nios2_qsys_0|R_logic_op [0] & \u0|nios2_qsys_0|E_src1 [27]))))) # (!\u0|nios2_qsys_0|E_src2 [27] & ((\u0|nios2_qsys_0|R_logic_op 
// [1] & ((\u0|nios2_qsys_0|E_src1 [27]))) # (!\u0|nios2_qsys_0|R_logic_op [1] & (!\u0|nios2_qsys_0|R_logic_op [0] & !\u0|nios2_qsys_0|E_src1 [27]))))

	.dataa(\u0|nios2_qsys_0|R_logic_op [0]),
	.datab(\u0|nios2_qsys_0|E_src2 [27]),
	.datac(\u0|nios2_qsys_0|R_logic_op [1]),
	.datad(\u0|nios2_qsys_0|E_src1 [27]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_logic_result[27]~24_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_logic_result[27]~24 .lut_mask = 16'h78C1;
defparam \u0|nios2_qsys_0|E_logic_result[27]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N24
cycloneii_lcell_comb \u0|nios2_qsys_0|Equal122~6 (
// Equation(s):
// \u0|nios2_qsys_0|Equal122~6_combout  = (!\u0|nios2_qsys_0|E_logic_result[27]~24_combout  & (!\u0|nios2_qsys_0|E_logic_result[28]~23_combout  & (!\u0|nios2_qsys_0|E_logic_result[25]~25_combout  & !\u0|nios2_qsys_0|E_logic_result[26]~22_combout )))

	.dataa(\u0|nios2_qsys_0|E_logic_result[27]~24_combout ),
	.datab(\u0|nios2_qsys_0|E_logic_result[28]~23_combout ),
	.datac(\u0|nios2_qsys_0|E_logic_result[25]~25_combout ),
	.datad(\u0|nios2_qsys_0|E_logic_result[26]~22_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|Equal122~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|Equal122~6 .lut_mask = 16'h0001;
defparam \u0|nios2_qsys_0|Equal122~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y20_N10
cycloneii_lcell_comb \u0|nios2_qsys_0|E_logic_result[23]~27 (
// Equation(s):
// \u0|nios2_qsys_0|E_logic_result[23]~27_combout  = (\u0|nios2_qsys_0|E_src1 [23] & (\u0|nios2_qsys_0|R_logic_op [1] $ (((\u0|nios2_qsys_0|R_logic_op [0] & \u0|nios2_qsys_0|E_src2 [23]))))) # (!\u0|nios2_qsys_0|E_src1 [23] & ((\u0|nios2_qsys_0|R_logic_op 
// [1] & ((\u0|nios2_qsys_0|E_src2 [23]))) # (!\u0|nios2_qsys_0|R_logic_op [1] & (!\u0|nios2_qsys_0|R_logic_op [0] & !\u0|nios2_qsys_0|E_src2 [23]))))

	.dataa(\u0|nios2_qsys_0|R_logic_op [0]),
	.datab(\u0|nios2_qsys_0|R_logic_op [1]),
	.datac(\u0|nios2_qsys_0|E_src1 [23]),
	.datad(\u0|nios2_qsys_0|E_src2 [23]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_logic_result[23]~27_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_logic_result[23]~27 .lut_mask = 16'h6CC1;
defparam \u0|nios2_qsys_0|E_logic_result[23]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y20_N4
cycloneii_lcell_comb \u0|nios2_qsys_0|E_logic_result[22]~28 (
// Equation(s):
// \u0|nios2_qsys_0|E_logic_result[22]~28_combout  = (\u0|nios2_qsys_0|E_src1 [22] & (\u0|nios2_qsys_0|R_logic_op [1] $ (((\u0|nios2_qsys_0|E_src2 [22] & \u0|nios2_qsys_0|R_logic_op [0]))))) # (!\u0|nios2_qsys_0|E_src1 [22] & ((\u0|nios2_qsys_0|E_src2 [22] & 
// ((\u0|nios2_qsys_0|R_logic_op [1]))) # (!\u0|nios2_qsys_0|E_src2 [22] & (!\u0|nios2_qsys_0|R_logic_op [0] & !\u0|nios2_qsys_0|R_logic_op [1]))))

	.dataa(\u0|nios2_qsys_0|E_src1 [22]),
	.datab(\u0|nios2_qsys_0|E_src2 [22]),
	.datac(\u0|nios2_qsys_0|R_logic_op [0]),
	.datad(\u0|nios2_qsys_0|R_logic_op [1]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_logic_result[22]~28_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_logic_result[22]~28 .lut_mask = 16'h6E81;
defparam \u0|nios2_qsys_0|E_logic_result[22]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y20_N30
cycloneii_lcell_comb \u0|nios2_qsys_0|E_logic_result[21]~29 (
// Equation(s):
// \u0|nios2_qsys_0|E_logic_result[21]~29_combout  = (\u0|nios2_qsys_0|E_src2 [21] & (\u0|nios2_qsys_0|R_logic_op [1] $ (((\u0|nios2_qsys_0|R_logic_op [0] & \u0|nios2_qsys_0|E_src1 [21]))))) # (!\u0|nios2_qsys_0|E_src2 [21] & ((\u0|nios2_qsys_0|E_src1 [21] & 
// ((\u0|nios2_qsys_0|R_logic_op [1]))) # (!\u0|nios2_qsys_0|E_src1 [21] & (!\u0|nios2_qsys_0|R_logic_op [0] & !\u0|nios2_qsys_0|R_logic_op [1]))))

	.dataa(\u0|nios2_qsys_0|R_logic_op [0]),
	.datab(\u0|nios2_qsys_0|E_src2 [21]),
	.datac(\u0|nios2_qsys_0|E_src1 [21]),
	.datad(\u0|nios2_qsys_0|R_logic_op [1]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_logic_result[21]~29_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_logic_result[21]~29 .lut_mask = 16'h7C81;
defparam \u0|nios2_qsys_0|E_logic_result[21]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y20_N0
cycloneii_lcell_comb \u0|nios2_qsys_0|Equal122~7 (
// Equation(s):
// \u0|nios2_qsys_0|Equal122~7_combout  = (!\u0|nios2_qsys_0|E_logic_result[23]~27_combout  & (!\u0|nios2_qsys_0|E_logic_result[22]~28_combout  & (!\u0|nios2_qsys_0|E_logic_result[24]~26_combout  & !\u0|nios2_qsys_0|E_logic_result[21]~29_combout )))

	.dataa(\u0|nios2_qsys_0|E_logic_result[23]~27_combout ),
	.datab(\u0|nios2_qsys_0|E_logic_result[22]~28_combout ),
	.datac(\u0|nios2_qsys_0|E_logic_result[24]~26_combout ),
	.datad(\u0|nios2_qsys_0|E_logic_result[21]~29_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|Equal122~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|Equal122~7 .lut_mask = 16'h0001;
defparam \u0|nios2_qsys_0|Equal122~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y20_N26
cycloneii_lcell_comb \u0|nios2_qsys_0|E_logic_result[20]~30 (
// Equation(s):
// \u0|nios2_qsys_0|E_logic_result[20]~30_combout  = (\u0|nios2_qsys_0|E_src1 [20] & (\u0|nios2_qsys_0|R_logic_op [1] $ (((\u0|nios2_qsys_0|E_src2 [20] & \u0|nios2_qsys_0|R_logic_op [0]))))) # (!\u0|nios2_qsys_0|E_src1 [20] & ((\u0|nios2_qsys_0|R_logic_op 
// [1] & (\u0|nios2_qsys_0|E_src2 [20])) # (!\u0|nios2_qsys_0|R_logic_op [1] & (!\u0|nios2_qsys_0|E_src2 [20] & !\u0|nios2_qsys_0|R_logic_op [0]))))

	.dataa(\u0|nios2_qsys_0|R_logic_op [1]),
	.datab(\u0|nios2_qsys_0|E_src1 [20]),
	.datac(\u0|nios2_qsys_0|E_src2 [20]),
	.datad(\u0|nios2_qsys_0|R_logic_op [0]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_logic_result[20]~30_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_logic_result[20]~30 .lut_mask = 16'h68A9;
defparam \u0|nios2_qsys_0|E_logic_result[20]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y20_N12
cycloneii_lcell_comb \u0|nios2_qsys_0|E_logic_result[19]~31 (
// Equation(s):
// \u0|nios2_qsys_0|E_logic_result[19]~31_combout  = (\u0|nios2_qsys_0|E_src1 [19] & (\u0|nios2_qsys_0|R_logic_op [1] $ (((\u0|nios2_qsys_0|R_logic_op [0] & \u0|nios2_qsys_0|E_src2 [19]))))) # (!\u0|nios2_qsys_0|E_src1 [19] & ((\u0|nios2_qsys_0|R_logic_op 
// [1] & ((\u0|nios2_qsys_0|E_src2 [19]))) # (!\u0|nios2_qsys_0|R_logic_op [1] & (!\u0|nios2_qsys_0|R_logic_op [0] & !\u0|nios2_qsys_0|E_src2 [19]))))

	.dataa(\u0|nios2_qsys_0|R_logic_op [1]),
	.datab(\u0|nios2_qsys_0|R_logic_op [0]),
	.datac(\u0|nios2_qsys_0|E_src1 [19]),
	.datad(\u0|nios2_qsys_0|E_src2 [19]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_logic_result[19]~31_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_logic_result[19]~31 .lut_mask = 16'h6AA1;
defparam \u0|nios2_qsys_0|E_logic_result[19]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y20_N14
cycloneii_lcell_comb \u0|nios2_qsys_0|E_logic_result[18]~32 (
// Equation(s):
// \u0|nios2_qsys_0|E_logic_result[18]~32_combout  = (\u0|nios2_qsys_0|E_src2 [18] & (\u0|nios2_qsys_0|R_logic_op [1] $ (((\u0|nios2_qsys_0|E_src1 [18] & \u0|nios2_qsys_0|R_logic_op [0]))))) # (!\u0|nios2_qsys_0|E_src2 [18] & ((\u0|nios2_qsys_0|R_logic_op 
// [1] & (\u0|nios2_qsys_0|E_src1 [18])) # (!\u0|nios2_qsys_0|R_logic_op [1] & (!\u0|nios2_qsys_0|E_src1 [18] & !\u0|nios2_qsys_0|R_logic_op [0]))))

	.dataa(\u0|nios2_qsys_0|R_logic_op [1]),
	.datab(\u0|nios2_qsys_0|E_src2 [18]),
	.datac(\u0|nios2_qsys_0|E_src1 [18]),
	.datad(\u0|nios2_qsys_0|R_logic_op [0]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_logic_result[18]~32_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_logic_result[18]~32 .lut_mask = 16'h68A9;
defparam \u0|nios2_qsys_0|E_logic_result[18]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y20_N0
cycloneii_lcell_comb \u0|nios2_qsys_0|Equal122~8 (
// Equation(s):
// \u0|nios2_qsys_0|Equal122~8_combout  = (!\u0|nios2_qsys_0|E_logic_result[19]~31_combout  & (!\u0|nios2_qsys_0|E_logic_result[1]~16_combout  & (!\u0|nios2_qsys_0|E_logic_result[18]~32_combout  & !\u0|nios2_qsys_0|E_logic_result[20]~30_combout )))

	.dataa(\u0|nios2_qsys_0|E_logic_result[19]~31_combout ),
	.datab(\u0|nios2_qsys_0|E_logic_result[1]~16_combout ),
	.datac(\u0|nios2_qsys_0|E_logic_result[18]~32_combout ),
	.datad(\u0|nios2_qsys_0|E_logic_result[20]~30_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|Equal122~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|Equal122~8 .lut_mask = 16'h0001;
defparam \u0|nios2_qsys_0|Equal122~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N26
cycloneii_lcell_comb \u0|nios2_qsys_0|Equal122~9 (
// Equation(s):
// \u0|nios2_qsys_0|Equal122~9_combout  = (\u0|nios2_qsys_0|Equal122~6_combout  & (\u0|nios2_qsys_0|Equal122~7_combout  & (\u0|nios2_qsys_0|Equal122~5_combout  & \u0|nios2_qsys_0|Equal122~8_combout )))

	.dataa(\u0|nios2_qsys_0|Equal122~6_combout ),
	.datab(\u0|nios2_qsys_0|Equal122~7_combout ),
	.datac(\u0|nios2_qsys_0|Equal122~5_combout ),
	.datad(\u0|nios2_qsys_0|Equal122~8_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|Equal122~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|Equal122~9 .lut_mask = 16'h8000;
defparam \u0|nios2_qsys_0|Equal122~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N24
cycloneii_lcell_comb \u0|nios2_qsys_0|E_cmp_result~0 (
// Equation(s):
// \u0|nios2_qsys_0|E_cmp_result~0_combout  = (\u0|nios2_qsys_0|R_compare_op [1] & (\u0|nios2_qsys_0|R_compare_op [0] & ((!\u0|nios2_qsys_0|Equal122~4_combout ) # (!\u0|nios2_qsys_0|Equal122~9_combout )))) # (!\u0|nios2_qsys_0|R_compare_op [1] & 
// (!\u0|nios2_qsys_0|R_compare_op [0] & (\u0|nios2_qsys_0|Equal122~9_combout  & \u0|nios2_qsys_0|Equal122~4_combout )))

	.dataa(\u0|nios2_qsys_0|R_compare_op [1]),
	.datab(\u0|nios2_qsys_0|R_compare_op [0]),
	.datac(\u0|nios2_qsys_0|Equal122~9_combout ),
	.datad(\u0|nios2_qsys_0|Equal122~4_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_cmp_result~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_cmp_result~0 .lut_mask = 16'h1888;
defparam \u0|nios2_qsys_0|E_cmp_result~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y22_N11
cycloneii_lcell_ff \u0|nios2_qsys_0|E_invert_arith_src_msb (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_invert_arith_src_msb~1_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_invert_arith_src_msb~regout ));

// Location: LCCOMB_X46_Y23_N12
cycloneii_lcell_comb \u0|nios2_qsys_0|E_arith_src2[31] (
// Equation(s):
// \u0|nios2_qsys_0|E_arith_src2 [31] = \u0|nios2_qsys_0|E_invert_arith_src_msb~regout  $ (\u0|nios2_qsys_0|E_src2 [31])

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|E_invert_arith_src_msb~regout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|E_src2 [31]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_arith_src2 [31]),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_arith_src2[31] .lut_mask = 16'h33CC;
defparam \u0|nios2_qsys_0|E_arith_src2[31] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N26
cycloneii_lcell_comb \u0|nios2_qsys_0|E_arith_result[32]~5 (
// Equation(s):
// \u0|nios2_qsys_0|E_arith_result[32]~5_combout  = (\u0|nios2_qsys_0|E_alu_sub~regout  & ((\u0|nios2_qsys_0|Add1~64_combout ))) # (!\u0|nios2_qsys_0|E_alu_sub~regout  & (\u0|nios2_qsys_0|Add2~64_combout ))

	.dataa(\u0|nios2_qsys_0|E_alu_sub~regout ),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|Add2~64_combout ),
	.datad(\u0|nios2_qsys_0|Add1~64_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_arith_result[32]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_arith_result[32]~5 .lut_mask = 16'hFA50;
defparam \u0|nios2_qsys_0|E_arith_result[32]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N18
cycloneii_lcell_comb \u0|nios2_qsys_0|E_cmp_result~1 (
// Equation(s):
// \u0|nios2_qsys_0|E_cmp_result~1_combout  = (\u0|nios2_qsys_0|E_cmp_result~0_combout ) # ((\u0|nios2_qsys_0|R_compare_op [1] & (\u0|nios2_qsys_0|E_arith_result[32]~5_combout  & !\u0|nios2_qsys_0|R_compare_op [0])) # (!\u0|nios2_qsys_0|R_compare_op [1] & 
// (!\u0|nios2_qsys_0|E_arith_result[32]~5_combout  & \u0|nios2_qsys_0|R_compare_op [0])))

	.dataa(\u0|nios2_qsys_0|R_compare_op [1]),
	.datab(\u0|nios2_qsys_0|E_arith_result[32]~5_combout ),
	.datac(\u0|nios2_qsys_0|E_cmp_result~0_combout ),
	.datad(\u0|nios2_qsys_0|R_compare_op [0]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_cmp_result~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_cmp_result~1 .lut_mask = 16'hF1F8;
defparam \u0|nios2_qsys_0|E_cmp_result~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N12
cycloneii_lcell_comb \u0|nios2_qsys_0|D_ctrl_exception~3 (
// Equation(s):
// \u0|nios2_qsys_0|D_ctrl_exception~3_combout  = (\u0|nios2_qsys_0|D_iw [13] & (((!\u0|nios2_qsys_0|D_iw [14] & \u0|nios2_qsys_0|D_iw [11])) # (!\u0|nios2_qsys_0|D_iw [12])))

	.dataa(\u0|nios2_qsys_0|D_iw [14]),
	.datab(\u0|nios2_qsys_0|D_iw [13]),
	.datac(\u0|nios2_qsys_0|D_iw [12]),
	.datad(\u0|nios2_qsys_0|D_iw [11]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|D_ctrl_exception~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|D_ctrl_exception~3 .lut_mask = 16'h4C0C;
defparam \u0|nios2_qsys_0|D_ctrl_exception~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N10
cycloneii_lcell_comb \u0|cmd_xbar_mux_002|arb|top_priority_reg[0]~0 (
// Equation(s):
// \u0|cmd_xbar_mux_002|arb|top_priority_reg[0]~0_combout  = (\u0|cmd_xbar_demux_001|src2_valid~0_combout ) # (\u0|cmd_xbar_demux|src2_valid~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\u0|cmd_xbar_demux_001|src2_valid~0_combout ),
	.datad(\u0|cmd_xbar_demux|src2_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_002|arb|top_priority_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_002|arb|top_priority_reg[0]~0 .lut_mask = 16'hFFF0;
defparam \u0|cmd_xbar_mux_002|arb|top_priority_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N18
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|write~0 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|write~0_combout  = (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|write~regout  & (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|waitrequest~regout )) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|write~regout  & (((\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout  & \u0|cmd_xbar_mux|WideOr1~combout ))))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|waitrequest~regout ),
	.datab(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout ),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|write~regout ),
	.datad(\u0|cmd_xbar_mux|WideOr1~combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|write~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|write~0 .lut_mask = 16'hACA0;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N6
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~0 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~0_combout  = 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [35] & 
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [34])

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [35]),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [34]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~0 .lut_mask = 16'h3030;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N18
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|read~0 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|read~0_combout  = (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|read~regout  & (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|waitrequest~regout )) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|read~regout  & (((!\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & 
// \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~1_combout ))))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|waitrequest~regout ),
	.datab(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|read~regout ),
	.datad(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~1_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|read~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|read~0 .lut_mask = 16'hA3A0;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|read~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N30
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~0 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~0_combout  = (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|write~regout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|read~regout  & ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [8]) # (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout 
// ))))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout ),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [8]),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|write~regout ),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|read~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~0 .lut_mask = 16'h0D00;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N6
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~1 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~1_combout  = (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|waitrequest~regout  & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~0_combout ) # ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|write~regout  & 
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~regout ))))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|write~regout ),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~0_combout ),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~regout ),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|waitrequest~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~1 .lut_mask = 16'hEC00;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y20_N5
cycloneii_lcell_ff \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[11] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata [11]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [11]));

// Location: LCCOMB_X37_Y20_N4
cycloneii_lcell_comb \u0|rsp_xbar_mux|src_payload~4 (
// Equation(s):
// \u0|rsp_xbar_mux|src_payload~4_combout  = (\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout  & (\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [11] & 
// \u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg [0]))

	.dataa(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout ),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [11]),
	.datad(\u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u0|rsp_xbar_mux|src_payload~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rsp_xbar_mux|src_payload~4 .lut_mask = 16'hA000;
defparam \u0|rsp_xbar_mux|src_payload~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N6
cycloneii_lcell_comb \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[11]~20 (
// Equation(s):
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[11]~20_combout  = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1] & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]) # 
// ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75~portadataout )))) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1] & (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & 
// (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11~portadataout )))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11~portadataout ),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75~portadataout ),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[11]~20_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[11]~20 .lut_mask = 16'hBA98;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[11]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N12
cycloneii_lcell_comb \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[13]~22 (
// Equation(s):
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[13]~22_combout  = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1] & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77~portadataout ) # 
// (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0])))) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1] & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13~portadataout  & 
// ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13~portadataout ),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77~portadataout ),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[13]~22_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[13]~22 .lut_mask = 16'hCCE2;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[13]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N30
cycloneii_lcell_comb \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[13]~23 (
// Equation(s):
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[13]~23_combout  = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[13]~22_combout  & 
// ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a109 ))) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[13]~22_combout  & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45~portadataout )))) # 
// (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[13]~22_combout ))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45~portadataout ),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a109 ),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[13]~22_combout ),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[13]~23_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[13]~23 .lut_mask = 16'hF388;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[13]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y20_N9
cycloneii_lcell_ff \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[13] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata [13]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [13]));

// Location: LCCOMB_X36_Y20_N8
cycloneii_lcell_comb \u0|nios2_qsys_0|F_iw[13]~21 (
// Equation(s):
// \u0|nios2_qsys_0|F_iw[13]~21_combout  = (\u0|rsp_xbar_demux_001|src0_valid~combout  & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[13]~23_combout ) # ((\u0|rsp_xbar_demux|src0_valid~combout  & 
// \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [13])))) # (!\u0|rsp_xbar_demux_001|src0_valid~combout  & (\u0|rsp_xbar_demux|src0_valid~combout  & (\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [13])))

	.dataa(\u0|rsp_xbar_demux_001|src0_valid~combout ),
	.datab(\u0|rsp_xbar_demux|src0_valid~combout ),
	.datac(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [13]),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[13]~23_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_iw[13]~21_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_iw[13]~21 .lut_mask = 16'hEAC0;
defparam \u0|nios2_qsys_0|F_iw[13]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N24
cycloneii_lcell_comb \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[16]~30 (
// Equation(s):
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[16]~30_combout  = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1])))) # 
// (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1] & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80~portadataout )) # 
// (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1] & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16~portadataout )))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80~portadataout ),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16~portadataout ),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[16]~30_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[16]~30 .lut_mask = 16'hE3E0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[16]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N2
cycloneii_lcell_comb \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[16]~31 (
// Equation(s):
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[16]~31_combout  = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[16]~30_combout  & 
// (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a112 )) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[16]~30_combout  & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48~portadataout ))))) # 
// (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[16]~30_combout ))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a112 ),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[16]~30_combout ),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48~portadataout ),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[16]~31_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[16]~31 .lut_mask = 16'hBCB0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[16]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N26
cycloneii_lcell_comb \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[15]~32 (
// Equation(s):
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[15]~32_combout  = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1] & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0])))) # 
// (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1] & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47~portadataout ))) # 
// (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15~portadataout ))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15~portadataout ),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47~portadataout ),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[15]~32_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[15]~32 .lut_mask = 16'hFC22;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[15]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N10
cycloneii_lcell_comb \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[15]~33 (
// Equation(s):
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[15]~33_combout  = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1] & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[15]~32_combout  & 
// ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a111 ))) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[15]~32_combout  & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79~portadataout )))) # 
// (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1] & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[15]~32_combout ))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79~portadataout ),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a111 ),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[15]~32_combout ),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[15]~33_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[15]~33 .lut_mask = 16'hF388;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[15]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N10
cycloneii_lcell_comb \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[21]~34 (
// Equation(s):
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[21]~34_combout  = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1] & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0])) # 
// (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1] & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53~portadataout ))) # 
// (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21~portadataout ))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21~portadataout ),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53~portadataout ),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[21]~34_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[21]~34 .lut_mask = 16'hDC98;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[21]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N12
cycloneii_lcell_comb \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[21]~35 (
// Equation(s):
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[21]~35_combout  = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1] & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[21]~34_combout  & 
// ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a117 ))) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[21]~34_combout  & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85~portadataout )))) # 
// (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1] & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[21]~34_combout ))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85~portadataout ),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a117 ),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[21]~34_combout ),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[21]~35_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[21]~35 .lut_mask = 16'hF588;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[21]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y20_N25
cycloneii_lcell_ff \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[21] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata [21]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [21]));

// Location: LCCOMB_X38_Y20_N24
cycloneii_lcell_comb \u0|nios2_qsys_0|F_iw[21]~31 (
// Equation(s):
// \u0|nios2_qsys_0|F_iw[21]~31_combout  = (\u0|rsp_xbar_demux_001|src0_valid~combout  & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[21]~35_combout ) # ((\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [21] & 
// \u0|rsp_xbar_demux|src0_valid~combout )))) # (!\u0|rsp_xbar_demux_001|src0_valid~combout  & (((\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [21] & \u0|rsp_xbar_demux|src0_valid~combout ))))

	.dataa(\u0|rsp_xbar_demux_001|src0_valid~combout ),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[21]~35_combout ),
	.datac(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [21]),
	.datad(\u0|rsp_xbar_demux|src0_valid~combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_iw[21]~31_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_iw[21]~31 .lut_mask = 16'hF888;
defparam \u0|nios2_qsys_0|F_iw[21]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N24
cycloneii_lcell_comb \u0|nios2_qsys_0|D_ctrl_retaddr~3 (
// Equation(s):
// \u0|nios2_qsys_0|D_ctrl_retaddr~3_combout  = (!\u0|nios2_qsys_0|D_iw [12] & (\u0|nios2_qsys_0|D_iw [14] & (\u0|nios2_qsys_0|D_iw [15] $ (\u0|nios2_qsys_0|D_iw [16]))))

	.dataa(\u0|nios2_qsys_0|D_iw [12]),
	.datab(\u0|nios2_qsys_0|D_iw [14]),
	.datac(\u0|nios2_qsys_0|D_iw [15]),
	.datad(\u0|nios2_qsys_0|D_iw [16]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|D_ctrl_retaddr~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|D_ctrl_retaddr~3 .lut_mask = 16'h0440;
defparam \u0|nios2_qsys_0|D_ctrl_retaddr~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N10
cycloneii_lcell_comb \u0|nios2_qsys_0|R_src2_use_imm~0 (
// Equation(s):
// \u0|nios2_qsys_0|R_src2_use_imm~0_combout  = (\u0|nios2_qsys_0|D_iw [11] & (((\u0|nios2_qsys_0|R_valid~regout  & \u0|nios2_qsys_0|R_ctrl_br_nxt~0_combout )))) # (!\u0|nios2_qsys_0|D_iw [11] & ((\u0|nios2_qsys_0|D_ctrl_shift_logical~0_combout ) # 
// ((\u0|nios2_qsys_0|R_valid~regout  & \u0|nios2_qsys_0|R_ctrl_br_nxt~0_combout ))))

	.dataa(\u0|nios2_qsys_0|D_iw [11]),
	.datab(\u0|nios2_qsys_0|D_ctrl_shift_logical~0_combout ),
	.datac(\u0|nios2_qsys_0|R_valid~regout ),
	.datad(\u0|nios2_qsys_0|R_ctrl_br_nxt~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|R_src2_use_imm~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|R_src2_use_imm~0 .lut_mask = 16'hF444;
defparam \u0|nios2_qsys_0|R_src2_use_imm~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N20
cycloneii_lcell_comb \u0|nios2_qsys_0|Equal2~14 (
// Equation(s):
// \u0|nios2_qsys_0|Equal2~14_combout  = (\u0|nios2_qsys_0|Equal2~4_combout  & (!\u0|nios2_qsys_0|D_iw [5] & \u0|nios2_qsys_0|D_iw [2]))

	.dataa(\u0|nios2_qsys_0|Equal2~4_combout ),
	.datab(\u0|nios2_qsys_0|D_iw [5]),
	.datac(\u0|nios2_qsys_0|D_iw [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|Equal2~14_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|Equal2~14 .lut_mask = 16'h2020;
defparam \u0|nios2_qsys_0|Equal2~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N6
cycloneii_lcell_comb \u0|nios2_qsys_0|D_ctrl_unsigned_lo_imm16~0 (
// Equation(s):
// \u0|nios2_qsys_0|D_ctrl_unsigned_lo_imm16~0_combout  = (\u0|nios2_qsys_0|Equal2~2_combout  & (\u0|nios2_qsys_0|D_iw [5] $ ((\u0|nios2_qsys_0|D_iw [2])))) # (!\u0|nios2_qsys_0|Equal2~2_combout  & (\u0|nios2_qsys_0|Equal2~7_combout  & (\u0|nios2_qsys_0|D_iw 
// [5] $ (\u0|nios2_qsys_0|D_iw [2]))))

	.dataa(\u0|nios2_qsys_0|D_iw [5]),
	.datab(\u0|nios2_qsys_0|Equal2~2_combout ),
	.datac(\u0|nios2_qsys_0|D_iw [2]),
	.datad(\u0|nios2_qsys_0|Equal2~7_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|D_ctrl_unsigned_lo_imm16~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|D_ctrl_unsigned_lo_imm16~0 .lut_mask = 16'h5A48;
defparam \u0|nios2_qsys_0|D_ctrl_unsigned_lo_imm16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N22
cycloneii_lcell_comb \u0|nios2_qsys_0|D_ctrl_unsigned_lo_imm16~1 (
// Equation(s):
// \u0|nios2_qsys_0|D_ctrl_unsigned_lo_imm16~1_combout  = (\u0|nios2_qsys_0|Equal2~14_combout ) # ((\u0|nios2_qsys_0|D_ctrl_unsigned_lo_imm16~0_combout ) # ((\u0|nios2_qsys_0|D_ctrl_shift_logical~0_combout  & !\u0|nios2_qsys_0|D_iw [11])))

	.dataa(\u0|nios2_qsys_0|Equal2~14_combout ),
	.datab(\u0|nios2_qsys_0|D_ctrl_shift_logical~0_combout ),
	.datac(\u0|nios2_qsys_0|D_ctrl_unsigned_lo_imm16~0_combout ),
	.datad(\u0|nios2_qsys_0|D_iw [11]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|D_ctrl_unsigned_lo_imm16~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|D_ctrl_unsigned_lo_imm16~1 .lut_mask = 16'hFAFE;
defparam \u0|nios2_qsys_0|D_ctrl_unsigned_lo_imm16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y20_N3
cycloneii_lcell_ff \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata [6]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [6]));

// Location: LCCOMB_X34_Y20_N2
cycloneii_lcell_comb \u0|nios2_qsys_0|F_iw[6]~35 (
// Equation(s):
// \u0|nios2_qsys_0|F_iw[6]~35_combout  = (\u0|rsp_xbar_demux|src0_valid~combout  & ((\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [6]) # ((\u0|rsp_xbar_demux_001|src0_valid~combout  & 
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[6]~39_combout )))) # (!\u0|rsp_xbar_demux|src0_valid~combout  & (\u0|rsp_xbar_demux_001|src0_valid~combout  & 
// ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[6]~39_combout ))))

	.dataa(\u0|rsp_xbar_demux|src0_valid~combout ),
	.datab(\u0|rsp_xbar_demux_001|src0_valid~combout ),
	.datac(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [6]),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[6]~39_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_iw[6]~35_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_iw[6]~35 .lut_mask = 16'hECA0;
defparam \u0|nios2_qsys_0|F_iw[6]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N6
cycloneii_lcell_comb \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[20]~40 (
// Equation(s):
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[20]~40_combout  = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1] & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0])))) # 
// (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1] & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52~portadataout )) # 
// (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20~portadataout )))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52~portadataout ),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20~portadataout ),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[20]~40_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[20]~40 .lut_mask = 16'hEE30;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[20]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N20
cycloneii_lcell_comb \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[20]~41 (
// Equation(s):
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[20]~41_combout  = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1] & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[20]~40_combout  & 
// ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a116 ))) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[20]~40_combout  & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84~portadataout )))) # 
// (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1] & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[20]~40_combout ))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84~portadataout ),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a116 ),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[20]~40_combout ),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[20]~41_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[20]~41 .lut_mask = 16'hF388;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[20]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y20_N25
cycloneii_lcell_ff \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[20] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata [20]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [20]));

// Location: LCCOMB_X31_Y20_N24
cycloneii_lcell_comb \u0|nios2_qsys_0|F_iw[20]~37 (
// Equation(s):
// \u0|nios2_qsys_0|F_iw[20]~37_combout  = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[20]~41_combout  & ((\u0|rsp_xbar_demux_001|src0_valid~combout ) # ((\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [20] & 
// \u0|rsp_xbar_demux|src0_valid~combout )))) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[20]~41_combout  & (((\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [20] & \u0|rsp_xbar_demux|src0_valid~combout ))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[20]~41_combout ),
	.datab(\u0|rsp_xbar_demux_001|src0_valid~combout ),
	.datac(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [20]),
	.datad(\u0|rsp_xbar_demux|src0_valid~combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_iw[20]~37_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_iw[20]~37 .lut_mask = 16'hF888;
defparam \u0|nios2_qsys_0|F_iw[20]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y22_N25
cycloneii_lcell_ff \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[19] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata [19]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [19]));

// Location: LCCOMB_X37_Y22_N24
cycloneii_lcell_comb \u0|rsp_xbar_mux|src_payload~6 (
// Equation(s):
// \u0|rsp_xbar_mux|src_payload~6_combout  = (\u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg [0] & (\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [19] & 
// \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout ))

	.dataa(\u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg [0]),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [19]),
	.datad(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout ),
	.cin(gnd),
	.combout(\u0|rsp_xbar_mux|src_payload~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rsp_xbar_mux|src_payload~6 .lut_mask = 16'hA000;
defparam \u0|rsp_xbar_mux|src_payload~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N26
cycloneii_lcell_comb \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[18]~44 (
// Equation(s):
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[18]~44_combout  = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50~portadataout ) # 
// ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1])))) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18~portadataout  & 
// !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50~portadataout ),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18~portadataout ),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[18]~44_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[18]~44 .lut_mask = 16'hF0AC;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[18]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N20
cycloneii_lcell_comb \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[18]~45 (
// Equation(s):
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[18]~45_combout  = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[18]~44_combout  & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a114 ) # 
// ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1])))) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[18]~44_combout  & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82~portadataout  & 
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a114 ),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[18]~44_combout ),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82~portadataout ),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[18]~45_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[18]~45 .lut_mask = 16'hB8CC;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[18]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y21_N27
cycloneii_lcell_ff \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[18] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata [18]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [18]));

// Location: LCCOMB_X38_Y21_N26
cycloneii_lcell_comb \u0|nios2_qsys_0|F_iw[18]~40 (
// Equation(s):
// \u0|nios2_qsys_0|F_iw[18]~40_combout  = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[18]~45_combout  & ((\u0|rsp_xbar_demux_001|src0_valid~combout ) # ((\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [18] & 
// \u0|rsp_xbar_demux|src0_valid~combout )))) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[18]~45_combout  & (((\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [18] & \u0|rsp_xbar_demux|src0_valid~combout ))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[18]~45_combout ),
	.datab(\u0|rsp_xbar_demux_001|src0_valid~combout ),
	.datac(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [18]),
	.datad(\u0|rsp_xbar_demux|src0_valid~combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_iw[18]~40_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_iw[18]~40 .lut_mask = 16'hF888;
defparam \u0|nios2_qsys_0|F_iw[18]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N8
cycloneii_lcell_comb \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[17]~46 (
// Equation(s):
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[17]~46_combout  = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1] & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81~portadataout ) # 
// ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0])))) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1] & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17~portadataout  & 
// !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81~portadataout ),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17~portadataout ),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[17]~46_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[17]~46 .lut_mask = 16'hAAD8;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[17]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N26
cycloneii_lcell_comb \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[17]~47 (
// Equation(s):
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[17]~47_combout  = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[17]~46_combout  & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113 ) # 
// (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0])))) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[17]~46_combout  & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49~portadataout  & 
// ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49~portadataout ),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[17]~46_combout ),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113 ),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[17]~47_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[17]~47 .lut_mask = 16'hE2CC;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[17]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y20_N11
cycloneii_lcell_ff \u0|nios2_qsys_0|av_ld_byte0_data[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|av_ld_byte0_data_nxt[7]~31_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|av_ld_byte0_data[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|av_ld_byte0_data [7]));

// Location: LCCOMB_X25_Y18_N20
cycloneii_lcell_comb \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[9]~50 (
// Equation(s):
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[9]~50_combout  = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1] & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73~portadataout ) # 
// (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0])))) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1] & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9~portadataout  & 
// ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9~portadataout ),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73~portadataout ),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[9]~50_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[9]~50 .lut_mask = 16'hF0CA;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[9]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N30
cycloneii_lcell_comb \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[9]~51 (
// Equation(s):
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[9]~51_combout  = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[9]~50_combout  & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a105 ) # 
// ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0])))) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[9]~50_combout  & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41~portadataout  & 
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a105 ),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41~portadataout ),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[9]~50_combout ),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[9]~51_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[9]~51 .lut_mask = 16'hACF0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[9]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y20_N7
cycloneii_lcell_ff \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata [9]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [9]));

// Location: LCCOMB_X38_Y20_N6
cycloneii_lcell_comb \u0|nios2_qsys_0|F_iw[9]~46 (
// Equation(s):
// \u0|nios2_qsys_0|F_iw[9]~46_combout  = (\u0|rsp_xbar_demux_001|src0_valid~combout  & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[9]~51_combout ) # ((\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [9] & 
// \u0|rsp_xbar_demux|src0_valid~combout )))) # (!\u0|rsp_xbar_demux_001|src0_valid~combout  & (((\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [9] & \u0|rsp_xbar_demux|src0_valid~combout ))))

	.dataa(\u0|rsp_xbar_demux_001|src0_valid~combout ),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[9]~51_combout ),
	.datac(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [9]),
	.datad(\u0|rsp_xbar_demux|src0_valid~combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_iw[9]~46_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_iw[9]~46 .lut_mask = 16'hF888;
defparam \u0|nios2_qsys_0|F_iw[9]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N8
cycloneii_lcell_comb \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[8]~52 (
// Equation(s):
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[8]~52_combout  = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1] & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0])))) # 
// (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1] & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40~portadataout )) # 
// (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8~portadataout )))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40~portadataout ),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8~portadataout ),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[8]~52_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[8]~52 .lut_mask = 16'hFA0C;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[8]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N10
cycloneii_lcell_comb \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[8]~53 (
// Equation(s):
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[8]~53_combout  = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[8]~52_combout  & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104~portadataout ) # 
// ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1])))) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[8]~52_combout  & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1] & 
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72~portadataout ))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104~portadataout ),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[8]~52_combout ),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72~portadataout ),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[8]~53_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[8]~53 .lut_mask = 16'hBC8C;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[8]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y22_N17
cycloneii_lcell_ff \u0|to_sw_sig_s1_translator|av_readdata_pre[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|to_sw_sig|readdata [0]),
	.aclr(!\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|to_sw_sig_s1_translator|av_readdata_pre [0]));

// Location: LCFF_X36_Y22_N27
cycloneii_lcell_ff \u0|to_hw_sig_s1_translator|av_readdata_pre[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|to_hw_sig|readdata [0]),
	.sdata(gnd),
	.aclr(!\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|to_hw_sig_s1_translator|av_readdata_pre [0]));

// Location: LCCOMB_X36_Y22_N16
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_byte0_data_nxt[0]~18 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_byte0_data_nxt[0]~18_combout  = (\u0|to_sw_sig_s1_translator|read_latency_shift_reg [0] & ((\u0|to_sw_sig_s1_translator|av_readdata_pre [0]) # ((\u0|to_hw_sig_s1_translator|read_latency_shift_reg [0] & 
// \u0|to_hw_sig_s1_translator|av_readdata_pre [0])))) # (!\u0|to_sw_sig_s1_translator|read_latency_shift_reg [0] & (\u0|to_hw_sig_s1_translator|read_latency_shift_reg [0] & ((\u0|to_hw_sig_s1_translator|av_readdata_pre [0]))))

	.dataa(\u0|to_sw_sig_s1_translator|read_latency_shift_reg [0]),
	.datab(\u0|to_hw_sig_s1_translator|read_latency_shift_reg [0]),
	.datac(\u0|to_sw_sig_s1_translator|av_readdata_pre [0]),
	.datad(\u0|to_hw_sig_s1_translator|av_readdata_pre [0]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_byte0_data_nxt[0]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_byte0_data_nxt[0]~18 .lut_mask = 16'hECA0;
defparam \u0|nios2_qsys_0|av_ld_byte0_data_nxt[0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y22_N29
cycloneii_lcell_ff \u0|to_hw_data_s1_translator|av_readdata_pre[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|to_hw_data|readdata [0]),
	.sdata(gnd),
	.aclr(!\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|to_hw_data_s1_translator|av_readdata_pre [0]));

// Location: LCFF_X32_Y21_N1
cycloneii_lcell_ff \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|av_readdata[0]~2_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [0]));

// Location: LCCOMB_X36_Y22_N6
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_byte0_data_nxt[0]~19 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_byte0_data_nxt[0]~19_combout  = (\u0|to_hw_data_s1_translator|read_latency_shift_reg [0] & ((\u0|to_hw_data_s1_translator|av_readdata_pre [0]) # ((\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [0] & 
// \u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0])))) # (!\u0|to_hw_data_s1_translator|read_latency_shift_reg [0] & (\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [0] & 
// (\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0])))

	.dataa(\u0|to_hw_data_s1_translator|read_latency_shift_reg [0]),
	.datab(\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [0]),
	.datac(\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datad(\u0|to_hw_data_s1_translator|av_readdata_pre [0]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_byte0_data_nxt[0]~19_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_byte0_data_nxt[0]~19 .lut_mask = 16'hEAC0;
defparam \u0|nios2_qsys_0|av_ld_byte0_data_nxt[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N18
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_byte0_data_nxt[0]~20 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_byte0_data_nxt[0]~20_combout  = (\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [0] & ((\u0|rsp_xbar_demux|src1_valid~combout ) # ((\u0|rsp_xbar_demux_001|src1_valid~combout  & 
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[0]~15_combout )))) # (!\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [0] & (\u0|rsp_xbar_demux_001|src1_valid~combout  & 
// ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[0]~15_combout ))))

	.dataa(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [0]),
	.datab(\u0|rsp_xbar_demux_001|src1_valid~combout ),
	.datac(\u0|rsp_xbar_demux|src1_valid~combout ),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[0]~15_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_byte0_data_nxt[0]~20_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_byte0_data_nxt[0]~20 .lut_mask = 16'hECA0;
defparam \u0|nios2_qsys_0|av_ld_byte0_data_nxt[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N24
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_byte0_data_nxt[0]~21 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_byte0_data_nxt[0]~21_combout  = (\u0|nios2_qsys_0|av_ld_byte0_data_nxt[0]~19_combout ) # ((\u0|rsp_xbar_mux_001|src_payload~4_combout ) # ((\u0|nios2_qsys_0|av_ld_byte0_data_nxt[0]~18_combout ) # 
// (\u0|nios2_qsys_0|av_ld_byte0_data_nxt[0]~20_combout )))

	.dataa(\u0|nios2_qsys_0|av_ld_byte0_data_nxt[0]~19_combout ),
	.datab(\u0|rsp_xbar_mux_001|src_payload~4_combout ),
	.datac(\u0|nios2_qsys_0|av_ld_byte0_data_nxt[0]~18_combout ),
	.datad(\u0|nios2_qsys_0|av_ld_byte0_data_nxt[0]~20_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_byte0_data_nxt[0]~21_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_byte0_data_nxt[0]~21 .lut_mask = 16'hFFFE;
defparam \u0|nios2_qsys_0|av_ld_byte0_data_nxt[0]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y19_N13
cycloneii_lcell_ff \u0|nios2_qsys_0|W_estatus_reg (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|W_estatus_reg_inst_nxt~1_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|E_valid~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|W_estatus_reg~regout ));

// Location: LCCOMB_X42_Y19_N30
cycloneii_lcell_comb \u0|nios2_qsys_0|E_control_rd_data[0]~0 (
// Equation(s):
// \u0|nios2_qsys_0|E_control_rd_data[0]~0_combout  = (!\u0|nios2_qsys_0|D_iw [7] & ((\u0|nios2_qsys_0|D_iw [6] & (\u0|nios2_qsys_0|W_estatus_reg~regout )) # (!\u0|nios2_qsys_0|D_iw [6] & ((\u0|nios2_qsys_0|W_status_reg_pie~regout )))))

	.dataa(\u0|nios2_qsys_0|W_estatus_reg~regout ),
	.datab(\u0|nios2_qsys_0|D_iw [7]),
	.datac(\u0|nios2_qsys_0|D_iw [6]),
	.datad(\u0|nios2_qsys_0|W_status_reg_pie~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_control_rd_data[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_control_rd_data[0]~0 .lut_mask = 16'h2320;
defparam \u0|nios2_qsys_0|E_control_rd_data[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y19_N17
cycloneii_lcell_ff \u0|nios2_qsys_0|W_bstatus_reg (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|W_bstatus_reg_inst_nxt~1_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|E_valid~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|W_bstatus_reg~regout ));

// Location: LCCOMB_X42_Y19_N26
cycloneii_lcell_comb \u0|nios2_qsys_0|E_wrctl_bstatus~0 (
// Equation(s):
// \u0|nios2_qsys_0|E_wrctl_bstatus~0_combout  = (!\u0|nios2_qsys_0|D_iw [6] & \u0|nios2_qsys_0|D_iw [7])

	.dataa(vcc),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|D_iw [6]),
	.datad(\u0|nios2_qsys_0|D_iw [7]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_wrctl_bstatus~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_wrctl_bstatus~0 .lut_mask = 16'h0F00;
defparam \u0|nios2_qsys_0|E_wrctl_bstatus~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N24
cycloneii_lcell_comb \u0|nios2_qsys_0|E_control_rd_data[0]~1 (
// Equation(s):
// \u0|nios2_qsys_0|E_control_rd_data[0]~1_combout  = (!\u0|nios2_qsys_0|D_iw [8] & ((\u0|nios2_qsys_0|E_control_rd_data[0]~0_combout ) # ((\u0|nios2_qsys_0|W_bstatus_reg~regout  & \u0|nios2_qsys_0|E_wrctl_bstatus~0_combout ))))

	.dataa(\u0|nios2_qsys_0|W_bstatus_reg~regout ),
	.datab(\u0|nios2_qsys_0|E_wrctl_bstatus~0_combout ),
	.datac(\u0|nios2_qsys_0|E_control_rd_data[0]~0_combout ),
	.datad(\u0|nios2_qsys_0|D_iw [8]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_control_rd_data[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_control_rd_data[0]~1 .lut_mask = 16'h00F8;
defparam \u0|nios2_qsys_0|E_control_rd_data[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y22_N19
cycloneii_lcell_ff \u0|to_hw_data_s1_translator|av_readdata_pre[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|to_hw_data|readdata [2]),
	.sdata(gnd),
	.aclr(!\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|to_hw_data_s1_translator|av_readdata_pre [2]));

// Location: LCFF_X34_Y21_N9
cycloneii_lcell_ff \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|av_readdata[2]~3_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [2]));

// Location: LCCOMB_X34_Y21_N10
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_byte0_data_nxt[2]~23 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_byte0_data_nxt[2]~23_combout  = (\u0|to_hw_data_s1_translator|read_latency_shift_reg [0] & ((\u0|to_hw_data_s1_translator|av_readdata_pre [2]) # ((\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & 
// \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [2])))) # (!\u0|to_hw_data_s1_translator|read_latency_shift_reg [0] & (\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & 
// (\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [2])))

	.dataa(\u0|to_hw_data_s1_translator|read_latency_shift_reg [0]),
	.datab(\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datac(\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [2]),
	.datad(\u0|to_hw_data_s1_translator|av_readdata_pre [2]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_byte0_data_nxt[2]~23_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_byte0_data_nxt[2]~23 .lut_mask = 16'hEAC0;
defparam \u0|nios2_qsys_0|av_ld_byte0_data_nxt[2]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N24
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_byte0_data_nxt[2]~24 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_byte0_data_nxt[2]~24_combout  = (\u0|nios2_qsys_0|av_ld_byte0_data_nxt[2]~23_combout ) # ((\u0|onchip_memory2_0_s1_translator|read_latency_shift_reg [0] & 
// (!\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout  & \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[2]~13_combout )))

	.dataa(\u0|onchip_memory2_0_s1_translator|read_latency_shift_reg [0]),
	.datab(\u0|nios2_qsys_0|av_ld_byte0_data_nxt[2]~23_combout ),
	.datac(\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout ),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[2]~13_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_byte0_data_nxt[2]~24_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_byte0_data_nxt[2]~24 .lut_mask = 16'hCECC;
defparam \u0|nios2_qsys_0|av_ld_byte0_data_nxt[2]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y22_N13
cycloneii_lcell_ff \u0|to_hw_data_s1_translator|av_readdata_pre[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|to_hw_data|readdata [3]),
	.sdata(gnd),
	.aclr(!\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|to_hw_data_s1_translator|av_readdata_pre [3]));

// Location: LCFF_X34_Y19_N29
cycloneii_lcell_ff \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|av_readdata[3]~4_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [3]));

// Location: LCCOMB_X34_Y22_N6
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_byte0_data_nxt[3]~27 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_byte0_data_nxt[3]~27_combout  = (\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [3] & ((\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]) # ((\u0|to_hw_data_s1_translator|read_latency_shift_reg 
// [0] & \u0|to_hw_data_s1_translator|av_readdata_pre [3])))) # (!\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [3] & (((\u0|to_hw_data_s1_translator|read_latency_shift_reg [0] & \u0|to_hw_data_s1_translator|av_readdata_pre [3]))))

	.dataa(\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [3]),
	.datab(\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datac(\u0|to_hw_data_s1_translator|read_latency_shift_reg [0]),
	.datad(\u0|to_hw_data_s1_translator|av_readdata_pre [3]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_byte0_data_nxt[3]~27_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_byte0_data_nxt[3]~27 .lut_mask = 16'hF888;
defparam \u0|nios2_qsys_0|av_ld_byte0_data_nxt[3]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y20_N7
cycloneii_lcell_ff \u0|nios2_qsys_0|W_alu_result[18] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_alu_result[18]~57_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|W_alu_result [18]));

// Location: LCFF_X43_Y20_N21
cycloneii_lcell_ff \u0|nios2_qsys_0|W_alu_result[19] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_alu_result[19]~58_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|W_alu_result [19]));

// Location: LCFF_X43_Y20_N15
cycloneii_lcell_ff \u0|nios2_qsys_0|W_alu_result[20] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_alu_result[20]~59_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|W_alu_result [20]));

// Location: LCFF_X43_Y20_N23
cycloneii_lcell_ff \u0|nios2_qsys_0|W_alu_result[21] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_alu_result[21]~60_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|W_alu_result [21]));

// Location: LCFF_X43_Y20_N9
cycloneii_lcell_ff \u0|nios2_qsys_0|W_alu_result[22] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_alu_result[22]~61_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|W_alu_result [22]));

// Location: LCFF_X48_Y19_N11
cycloneii_lcell_ff \u0|nios2_qsys_0|W_alu_result[27] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_alu_result[27]~66_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|W_alu_result [27]));

// Location: LCFF_X29_Y19_N3
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [3]));

// Location: LCCOMB_X28_Y19_N8
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~18 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~18_combout  = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout  & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [3]))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [3]))

	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [3]),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [3]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~18_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~18 .lut_mask = 16'hFC30;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y18_N15
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [2]));

// Location: LCCOMB_X32_Y18_N22
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_wr~0 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_wr~0_combout  = 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout  & 
// !\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[8]~16_combout )

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[8]~16_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_wr~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_wr~0 .lut_mask = 16'h0C0C;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_wr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y20_N13
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[30] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[30]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [30]));

// Location: LCCOMB_X32_Y18_N24
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg~5 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg~5_combout  = 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[5]~10_combout )) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout  & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [34] & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [31]))) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [34] & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[5]~10_combout ))))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[5]~10_combout ),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout ),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [31]),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [34]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg~5 .lut_mask = 16'hB8AA;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y20_N21
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[33] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [33]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [33]));

// Location: LCCOMB_X32_Y18_N20
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg~7 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg~7_combout  = 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout  & 
// (((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[7]~14_combout )))) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout  & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [34] & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [33])) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [34] & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[7]~14_combout )))))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [33]),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout ),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[7]~14_combout ),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [34]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg~7 .lut_mask = 16'hE2F0;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y17_N25
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|DRsize.100 (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|Mux37~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_uir~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|DRsize.100~regout ));

// Location: LCCOMB_X25_Y20_N10
cycloneii_lcell_comb \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1 (
// Equation(s):
// \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout  = (\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [1] & 
// (\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [2] & (\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_regout  & 
// \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [0])))

	.dataa(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [1]),
	.datab(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [2]),
	.datac(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_regout ),
	.datad(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [0]),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1 .lut_mask = 16'h8000;
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y18_N7
cycloneii_lcell_ff \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~13_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift [4]));

// Location: LCFF_X27_Y18_N25
cycloneii_lcell_ff \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rdata[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rdata[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|r_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rdata [1]));

// Location: LCCOMB_X27_Y18_N0
cycloneii_lcell_comb \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~12 (
	.dataa(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift [4]),
	.datab(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~11_combout ),
	.datac(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rdata [1]),
	.datad(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count [9]),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~12_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~12 .lut_mask = 16'h88C0;
defparam \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y21_N13
cycloneii_lcell_ff \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout ));

// Location: LCCOMB_X32_Y20_N28
cycloneii_lcell_comb \u0|rsp_xbar_mux_001|src_payload~5 (
// Equation(s):
// \u0|rsp_xbar_mux_001|src_payload~5_combout  = (\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [9] & ((\u0|rsp_xbar_demux|src1_valid~combout ) # ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[9]~51_combout  & 
// \u0|rsp_xbar_demux_001|src1_valid~combout )))) # (!\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [9] & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[9]~51_combout  & ((\u0|rsp_xbar_demux_001|src1_valid~combout ))))

	.dataa(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [9]),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[9]~51_combout ),
	.datac(\u0|rsp_xbar_demux|src1_valid~combout ),
	.datad(\u0|rsp_xbar_demux_001|src1_valid~combout ),
	.cin(gnd),
	.combout(\u0|rsp_xbar_mux_001|src_payload~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rsp_xbar_mux_001|src_payload~5 .lut_mask = 16'hECA0;
defparam \u0|rsp_xbar_mux_001|src_payload~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y19_N19
cycloneii_lcell_ff \u0|to_hw_data_s1_translator|av_readdata_pre[9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|to_hw_data|readdata [9]),
	.sdata(gnd),
	.aclr(!\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|to_hw_data_s1_translator|av_readdata_pre [9]));

// Location: LCFF_X32_Y21_N3
cycloneii_lcell_ff \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|av_readdata [9]),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [9]));

// Location: LCCOMB_X32_Y20_N30
cycloneii_lcell_comb \u0|rsp_xbar_mux_001|src_payload~6 (
// Equation(s):
// \u0|rsp_xbar_mux_001|src_payload~6_combout  = (\u0|to_hw_data_s1_translator|av_readdata_pre [9] & ((\u0|to_hw_data_s1_translator|read_latency_shift_reg [0]) # ((\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & 
// \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [9])))) # (!\u0|to_hw_data_s1_translator|av_readdata_pre [9] & (\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & 
// ((\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [9]))))

	.dataa(\u0|to_hw_data_s1_translator|av_readdata_pre [9]),
	.datab(\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datac(\u0|to_hw_data_s1_translator|read_latency_shift_reg [0]),
	.datad(\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [9]),
	.cin(gnd),
	.combout(\u0|rsp_xbar_mux_001|src_payload~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rsp_xbar_mux_001|src_payload~6 .lut_mask = 16'hECA0;
defparam \u0|rsp_xbar_mux_001|src_payload~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N0
cycloneii_lcell_comb \u0|rsp_xbar_mux_001|src_payload~7 (
// Equation(s):
// \u0|rsp_xbar_mux_001|src_payload~7_combout  = (\u0|rsp_xbar_mux_001|src_payload~4_combout ) # ((\u0|rsp_xbar_mux_001|src_payload~6_combout ) # (\u0|rsp_xbar_mux_001|src_payload~5_combout ))

	.dataa(\u0|rsp_xbar_mux_001|src_payload~4_combout ),
	.datab(\u0|rsp_xbar_mux_001|src_payload~6_combout ),
	.datac(vcc),
	.datad(\u0|rsp_xbar_mux_001|src_payload~5_combout ),
	.cin(gnd),
	.combout(\u0|rsp_xbar_mux_001|src_payload~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rsp_xbar_mux_001|src_payload~7 .lut_mask = 16'hFFEE;
defparam \u0|rsp_xbar_mux_001|src_payload~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N2
cycloneii_lcell_comb \u0|nios2_qsys_0|av_fill_bit~0 (
// Equation(s):
// \u0|nios2_qsys_0|av_fill_bit~0_combout  = (\u0|nios2_qsys_0|D_iw [4] & (\u0|nios2_qsys_0|av_ld_byte0_data [7])) # (!\u0|nios2_qsys_0|D_iw [4] & ((\u0|nios2_qsys_0|D_iw [3] & ((\u0|nios2_qsys_0|av_ld_byte1_data [7]))) # (!\u0|nios2_qsys_0|D_iw [3] & 
// (\u0|nios2_qsys_0|av_ld_byte0_data [7]))))

	.dataa(\u0|nios2_qsys_0|av_ld_byte0_data [7]),
	.datab(\u0|nios2_qsys_0|av_ld_byte1_data [7]),
	.datac(\u0|nios2_qsys_0|D_iw [4]),
	.datad(\u0|nios2_qsys_0|D_iw [3]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_fill_bit~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_fill_bit~0 .lut_mask = 16'hACAA;
defparam \u0|nios2_qsys_0|av_fill_bit~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N6
cycloneii_lcell_comb \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode2|w_anode2190w[2]~0 (
// Equation(s):
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode2|w_anode2190w[2]~0_combout  = (\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout  & ((\u0|cmd_xbar_mux_001|src_valid~0_combout ) # 
// ((\u0|cmd_xbar_mux_001|saved_grant [1] & \u0|cmd_xbar_demux_001|src1_valid~0_combout ))))

	.dataa(\u0|cmd_xbar_mux_001|saved_grant [1]),
	.datab(\u0|cmd_xbar_demux_001|src1_valid~0_combout ),
	.datac(\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout ),
	.datad(\u0|cmd_xbar_mux_001|src_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode2|w_anode2190w[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode2|w_anode2190w[2]~0 .lut_mask = 16'hF080;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode2|w_anode2190w[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N16
cycloneii_lcell_comb \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode2|w_anode2182w[2]~0 (
// Equation(s):
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode2|w_anode2182w[2]~0_combout  = (!\u0|cmd_xbar_mux_001|src_data [50] & (\u0|cmd_xbar_mux_001|src_data [51] & \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode2|w_anode2190w[2]~0_combout ))

	.dataa(vcc),
	.datab(\u0|cmd_xbar_mux_001|src_data [50]),
	.datac(\u0|cmd_xbar_mux_001|src_data [51]),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode2|w_anode2190w[2]~0_combout ),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode2|w_anode2182w[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode2|w_anode2182w[2]~0 .lut_mask = 16'h3000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode2|w_anode2182w[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N18
cycloneii_lcell_comb \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode2|w_anode2174w[2]~0 (
// Equation(s):
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode2|w_anode2174w[2]~0_combout  = (\u0|cmd_xbar_mux_001|src_data [50] & (!\u0|cmd_xbar_mux_001|src_data [51] & \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode2|w_anode2190w[2]~0_combout ))

	.dataa(vcc),
	.datab(\u0|cmd_xbar_mux_001|src_data [50]),
	.datac(\u0|cmd_xbar_mux_001|src_data [51]),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode2|w_anode2190w[2]~0_combout ),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode2|w_anode2174w[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode2|w_anode2174w[2]~0 .lut_mask = 16'h0C00;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode2|w_anode2174w[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N30
cycloneii_lcell_comb \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode2|w_anode2161w[2]~0 (
// Equation(s):
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode2|w_anode2161w[2]~0_combout  = (!\u0|cmd_xbar_mux_001|src_data [50] & (!\u0|cmd_xbar_mux_001|src_data [51] & \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode2|w_anode2190w[2]~0_combout ))

	.dataa(vcc),
	.datab(\u0|cmd_xbar_mux_001|src_data [50]),
	.datac(\u0|cmd_xbar_mux_001|src_data [51]),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode2|w_anode2190w[2]~0_combout ),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode2|w_anode2161w[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode2|w_anode2161w[2]~0 .lut_mask = 16'h0300;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode2|w_anode2161w[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N2
cycloneii_lcell_comb \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode2|w_anode2190w[2]~1 (
// Equation(s):
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode2|w_anode2190w[2]~1_combout  = (\u0|cmd_xbar_mux_001|src_data [50] & (\u0|cmd_xbar_mux_001|src_data [51] & \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode2|w_anode2190w[2]~0_combout ))

	.dataa(vcc),
	.datab(\u0|cmd_xbar_mux_001|src_data [50]),
	.datac(\u0|cmd_xbar_mux_001|src_data [51]),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode2|w_anode2190w[2]~0_combout ),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode2|w_anode2190w[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode2|w_anode2190w[2]~1 .lut_mask = 16'hC000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode2|w_anode2190w[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y22_N3
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|break_on_reset (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|break_on_reset~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|break_on_reset~regout ));

// Location: LCFF_X29_Y22_N13
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|dreg[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|dreg [0]));

// Location: LCFF_X29_Y18_N19
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[21] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [21]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [21]));

// Location: LCCOMB_X29_Y18_N18
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|jtag_break~1 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|jtag_break~1_combout  = 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [21]) # 
// ((!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [20] & 
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|jtag_break~regout ))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [20]),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|jtag_break~regout ),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [21]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|jtag_break~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|jtag_break~1 .lut_mask = 16'hF4F4;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|jtag_break~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N28
cycloneii_lcell_comb \u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~1 (
// Equation(s):
// \u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~1_combout  = (\u0|nios2_qsys_0|W_estatus_reg~regout  & (!\u0|nios2_qsys_0|D_iw [14] & \u0|nios2_qsys_0|Equal101~4_combout ))

	.dataa(\u0|nios2_qsys_0|W_estatus_reg~regout ),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|D_iw [14]),
	.datad(\u0|nios2_qsys_0|Equal101~4_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~1 .lut_mask = 16'h0A00;
defparam \u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y22_N13
cycloneii_lcell_ff \u0|nios2_qsys_0|R_ctrl_wrctl_inst (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|Equal101~6_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|R_ctrl_wrctl_inst~regout ));

// Location: LCCOMB_X42_Y19_N6
cycloneii_lcell_comb \u0|nios2_qsys_0|W_ienable_reg_nxt~0 (
// Equation(s):
// \u0|nios2_qsys_0|W_ienable_reg_nxt~0_combout  = (!\u0|nios2_qsys_0|D_iw [8] & \u0|nios2_qsys_0|R_ctrl_wrctl_inst~regout )

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|D_iw [8]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|R_ctrl_wrctl_inst~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|W_ienable_reg_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|W_ienable_reg_nxt~0 .lut_mask = 16'h3300;
defparam \u0|nios2_qsys_0|W_ienable_reg_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N2
cycloneii_lcell_comb \u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~2 (
// Equation(s):
// \u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~2_combout  = (\u0|nios2_qsys_0|E_wrctl_status~0_combout  & ((\u0|nios2_qsys_0|W_ienable_reg_nxt~0_combout  & ((\u0|nios2_qsys_0|E_src1 [0]))) # (!\u0|nios2_qsys_0|W_ienable_reg_nxt~0_combout  & 
// (\u0|nios2_qsys_0|W_status_reg_pie~regout )))) # (!\u0|nios2_qsys_0|E_wrctl_status~0_combout  & (\u0|nios2_qsys_0|W_status_reg_pie~regout ))

	.dataa(\u0|nios2_qsys_0|W_status_reg_pie~regout ),
	.datab(\u0|nios2_qsys_0|E_wrctl_status~0_combout ),
	.datac(\u0|nios2_qsys_0|W_ienable_reg_nxt~0_combout ),
	.datad(\u0|nios2_qsys_0|E_src1 [0]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~2 .lut_mask = 16'hEA2A;
defparam \u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N20
cycloneii_lcell_comb \u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~3 (
// Equation(s):
// \u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~3_combout  = (\u0|nios2_qsys_0|Equal101~4_combout  & (\u0|nios2_qsys_0|W_bstatus_reg~regout  & ((\u0|nios2_qsys_0|D_iw [14])))) # (!\u0|nios2_qsys_0|Equal101~4_combout  & 
// (((\u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~2_combout ))))

	.dataa(\u0|nios2_qsys_0|W_bstatus_reg~regout ),
	.datab(\u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~2_combout ),
	.datac(\u0|nios2_qsys_0|D_iw [14]),
	.datad(\u0|nios2_qsys_0|Equal101~4_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~3 .lut_mask = 16'hA0CC;
defparam \u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y19_N15
cycloneii_lcell_ff \u0|nios2_qsys_0|R_ctrl_crst (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|D_ctrl_crst~1_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|R_ctrl_crst~regout ));

// Location: LCCOMB_X42_Y19_N10
cycloneii_lcell_comb \u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~4 (
// Equation(s):
// \u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~4_combout  = (!\u0|nios2_qsys_0|R_ctrl_crst~regout  & (!\u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~0_combout  & ((\u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~3_combout ) # 
// (\u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~1_combout ))))

	.dataa(\u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~3_combout ),
	.datab(\u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~1_combout ),
	.datac(\u0|nios2_qsys_0|R_ctrl_crst~regout ),
	.datad(\u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~4 .lut_mask = 16'h000E;
defparam \u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y21_N25
cycloneii_lcell_ff \u0|nios2_qsys_0|W_ienable_reg[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|W_ienable_reg[5]~0_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|W_ienable_reg [5]));

// Location: LCFF_X32_Y21_N25
cycloneii_lcell_ff \u0|jtag_uart_0|ien_AF (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|ien_AF~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart_0|ien_AF~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|ien_AF~regout ));

// Location: LCFF_X29_Y19_N29
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[21] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [21]));

// Location: LCCOMB_X42_Y21_N28
cycloneii_lcell_comb \u0|nios2_qsys_0|D_logic_op_raw[0]~0 (
// Equation(s):
// \u0|nios2_qsys_0|D_logic_op_raw[0]~0_combout  = (\u0|nios2_qsys_0|Equal2~9_combout  & ((\u0|nios2_qsys_0|Equal2~0_combout  & ((\u0|nios2_qsys_0|D_iw [14]))) # (!\u0|nios2_qsys_0|Equal2~0_combout  & (\u0|nios2_qsys_0|D_iw [3])))) # 
// (!\u0|nios2_qsys_0|Equal2~9_combout  & (\u0|nios2_qsys_0|D_iw [3]))

	.dataa(\u0|nios2_qsys_0|Equal2~9_combout ),
	.datab(\u0|nios2_qsys_0|D_iw [3]),
	.datac(\u0|nios2_qsys_0|D_iw [14]),
	.datad(\u0|nios2_qsys_0|Equal2~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|D_logic_op_raw[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|D_logic_op_raw[0]~0 .lut_mask = 16'hE4CC;
defparam \u0|nios2_qsys_0|D_logic_op_raw[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N6
cycloneii_lcell_comb \u0|nios2_qsys_0|D_logic_op_raw[1]~1 (
// Equation(s):
// \u0|nios2_qsys_0|D_logic_op_raw[1]~1_combout  = (\u0|nios2_qsys_0|Equal2~9_combout  & ((\u0|nios2_qsys_0|Equal2~0_combout  & (\u0|nios2_qsys_0|D_iw [15])) # (!\u0|nios2_qsys_0|Equal2~0_combout  & ((\u0|nios2_qsys_0|D_iw [4]))))) # 
// (!\u0|nios2_qsys_0|Equal2~9_combout  & (((\u0|nios2_qsys_0|D_iw [4]))))

	.dataa(\u0|nios2_qsys_0|D_iw [15]),
	.datab(\u0|nios2_qsys_0|D_iw [4]),
	.datac(\u0|nios2_qsys_0|Equal2~9_combout ),
	.datad(\u0|nios2_qsys_0|Equal2~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|D_logic_op_raw[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|D_logic_op_raw[1]~1 .lut_mask = 16'hACCC;
defparam \u0|nios2_qsys_0|D_logic_op_raw[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N14
cycloneii_lcell_comb \u0|nios2_qsys_0|R_src2_hi[15]~1 (
// Equation(s):
// \u0|nios2_qsys_0|R_src2_hi[15]~1_combout  = (\u0|nios2_qsys_0|R_ctrl_hi_imm16~regout  & (\u0|nios2_qsys_0|D_iw [21])) # (!\u0|nios2_qsys_0|R_ctrl_hi_imm16~regout  & ((\u0|nios2_qsys_0|R_src2_use_imm~regout  & (\u0|nios2_qsys_0|D_iw [21])) # 
// (!\u0|nios2_qsys_0|R_src2_use_imm~regout  & ((\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [31])))))

	.dataa(\u0|nios2_qsys_0|R_ctrl_hi_imm16~regout ),
	.datab(\u0|nios2_qsys_0|D_iw [21]),
	.datac(\u0|nios2_qsys_0|R_src2_use_imm~regout ),
	.datad(\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [31]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|R_src2_hi[15]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|R_src2_hi[15]~1 .lut_mask = 16'hCDC8;
defparam \u0|nios2_qsys_0|R_src2_hi[15]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N18
cycloneii_lcell_comb \u0|nios2_qsys_0|R_src2_hi[15]~2 (
// Equation(s):
// \u0|nios2_qsys_0|R_src2_hi[15]~2_combout  = (!\u0|nios2_qsys_0|R_ctrl_unsigned_lo_imm16~regout  & (\u0|nios2_qsys_0|R_src2_hi[15]~1_combout  & !\u0|nios2_qsys_0|R_ctrl_force_src2_zero~regout ))

	.dataa(\u0|nios2_qsys_0|R_ctrl_unsigned_lo_imm16~regout ),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|R_src2_hi[15]~1_combout ),
	.datad(\u0|nios2_qsys_0|R_ctrl_force_src2_zero~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|R_src2_hi[15]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|R_src2_hi[15]~2 .lut_mask = 16'h0050;
defparam \u0|nios2_qsys_0|R_src2_hi[15]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N2
cycloneii_lcell_comb \u0|nios2_qsys_0|E_invert_arith_src_msb~0 (
// Equation(s):
// \u0|nios2_qsys_0|E_invert_arith_src_msb~0_combout  = (\u0|nios2_qsys_0|D_iw [2] & (((\u0|nios2_qsys_0|Equal2~6_combout ) # (\u0|nios2_qsys_0|Equal2~1_combout )))) # (!\u0|nios2_qsys_0|D_iw [2] & (!\u0|nios2_qsys_0|D_ctrl_logic~9_combout ))

	.dataa(\u0|nios2_qsys_0|D_ctrl_logic~9_combout ),
	.datab(\u0|nios2_qsys_0|Equal2~6_combout ),
	.datac(\u0|nios2_qsys_0|D_iw [2]),
	.datad(\u0|nios2_qsys_0|Equal2~1_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_invert_arith_src_msb~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_invert_arith_src_msb~0 .lut_mask = 16'hF5C5;
defparam \u0|nios2_qsys_0|E_invert_arith_src_msb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N10
cycloneii_lcell_comb \u0|nios2_qsys_0|E_invert_arith_src_msb~1 (
// Equation(s):
// \u0|nios2_qsys_0|E_invert_arith_src_msb~1_combout  = (\u0|nios2_qsys_0|R_valid~regout  & (((!\u0|nios2_qsys_0|D_iw [5] & \u0|nios2_qsys_0|E_invert_arith_src_msb~0_combout )) # (!\u0|nios2_qsys_0|D_ctrl_alu_subtract~4_combout )))

	.dataa(\u0|nios2_qsys_0|D_iw [5]),
	.datab(\u0|nios2_qsys_0|D_ctrl_alu_subtract~4_combout ),
	.datac(\u0|nios2_qsys_0|R_valid~regout ),
	.datad(\u0|nios2_qsys_0|E_invert_arith_src_msb~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_invert_arith_src_msb~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_invert_arith_src_msb~1 .lut_mask = 16'h7030;
defparam \u0|nios2_qsys_0|E_invert_arith_src_msb~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y20_N25
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[11] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata [11]));

// Location: LCFF_X30_Y19_N1
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[13] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata [13]));

// Location: LCFF_X30_Y20_N11
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[21] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~17_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata [21]));

// Location: LCCOMB_X38_Y21_N10
cycloneii_lcell_comb \u0|rsp_xbar_mux_001|src_payload~8 (
// Equation(s):
// \u0|rsp_xbar_mux_001|src_payload~8_combout  = (\u0|rsp_xbar_demux_001|src1_valid~combout  & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[17]~47_combout ) # ((\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [17] & 
// \u0|rsp_xbar_demux|src1_valid~combout )))) # (!\u0|rsp_xbar_demux_001|src1_valid~combout  & (\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [17] & ((\u0|rsp_xbar_demux|src1_valid~combout ))))

	.dataa(\u0|rsp_xbar_demux_001|src1_valid~combout ),
	.datab(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [17]),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[17]~47_combout ),
	.datad(\u0|rsp_xbar_demux|src1_valid~combout ),
	.cin(gnd),
	.combout(\u0|rsp_xbar_mux_001|src_payload~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rsp_xbar_mux_001|src_payload~8 .lut_mask = 16'hECA0;
defparam \u0|rsp_xbar_mux_001|src_payload~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N12
cycloneii_lcell_comb \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[27]~54 (
// Equation(s):
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[27]~54_combout  = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59~portadataout ) # 
// ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1])))) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1] & 
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27~portadataout ))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59~portadataout ),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27~portadataout ),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[27]~54_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[27]~54 .lut_mask = 16'hCBC8;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[27]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N22
cycloneii_lcell_comb \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[27]~55 (
// Equation(s):
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[27]~55_combout  = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[27]~54_combout  & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a123 )) # 
// (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]))) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[27]~54_combout  & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1] & 
// ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91~portadataout ))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[27]~54_combout ),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a123 ),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91~portadataout ),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[27]~55_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[27]~55 .lut_mask = 16'hE6A2;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[27]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N4
cycloneii_lcell_comb \u0|nios2_qsys_0|F_iw[27]~50 (
// Equation(s):
// \u0|nios2_qsys_0|F_iw[27]~50_combout  = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[27]~55_combout  & ((\u0|rsp_xbar_demux_001|src0_valid~combout ) # ((\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [27] & 
// \u0|rsp_xbar_demux|src0_valid~combout )))) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[27]~55_combout  & (((\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [27] & \u0|rsp_xbar_demux|src0_valid~combout ))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[27]~55_combout ),
	.datab(\u0|rsp_xbar_demux_001|src0_valid~combout ),
	.datac(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [27]),
	.datad(\u0|rsp_xbar_demux|src0_valid~combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_iw[27]~50_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_iw[27]~50 .lut_mask = 16'hF888;
defparam \u0|nios2_qsys_0|F_iw[27]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N18
cycloneii_lcell_comb \u0|rsp_xbar_mux_001|src_payload~11 (
// Equation(s):
// \u0|rsp_xbar_mux_001|src_payload~11_combout  = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[16]~31_combout  & ((\u0|rsp_xbar_demux_001|src1_valid~combout ) # ((\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [16] & 
// \u0|rsp_xbar_demux|src1_valid~combout )))) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[16]~31_combout  & (\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [16] & (\u0|rsp_xbar_demux|src1_valid~combout )))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[16]~31_combout ),
	.datab(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [16]),
	.datac(\u0|rsp_xbar_demux|src1_valid~combout ),
	.datad(\u0|rsp_xbar_demux_001|src1_valid~combout ),
	.cin(gnd),
	.combout(\u0|rsp_xbar_mux_001|src_payload~11_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rsp_xbar_mux_001|src_payload~11 .lut_mask = 16'hEAC0;
defparam \u0|rsp_xbar_mux_001|src_payload~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y20_N21
cycloneii_lcell_ff \u0|to_hw_data_s1_translator|av_readdata_pre[16] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|to_hw_data|readdata [16]),
	.sdata(gnd),
	.aclr(!\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|to_hw_data_s1_translator|av_readdata_pre [16]));

// Location: LCCOMB_X32_Y20_N6
cycloneii_lcell_comb \u0|rsp_xbar_mux_001|src_payload~12 (
// Equation(s):
// \u0|rsp_xbar_mux_001|src_payload~12_combout  = (\u0|to_hw_data_s1_translator|av_readdata_pre [16] & ((\u0|to_hw_data_s1_translator|read_latency_shift_reg [0]) # ((\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & 
// \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [16])))) # (!\u0|to_hw_data_s1_translator|av_readdata_pre [16] & (\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & 
// ((\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [16]))))

	.dataa(\u0|to_hw_data_s1_translator|av_readdata_pre [16]),
	.datab(\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datac(\u0|to_hw_data_s1_translator|read_latency_shift_reg [0]),
	.datad(\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [16]),
	.cin(gnd),
	.combout(\u0|rsp_xbar_mux_001|src_payload~12_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rsp_xbar_mux_001|src_payload~12 .lut_mask = 16'hECA0;
defparam \u0|rsp_xbar_mux_001|src_payload~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N8
cycloneii_lcell_comb \u0|rsp_xbar_mux_001|src_payload~13 (
// Equation(s):
// \u0|rsp_xbar_mux_001|src_payload~13_combout  = (\u0|rsp_xbar_mux_001|src_payload~12_combout ) # ((\u0|rsp_xbar_mux_001|src_payload~11_combout ) # (\u0|rsp_xbar_mux_001|src_payload~4_combout ))

	.dataa(\u0|rsp_xbar_mux_001|src_payload~12_combout ),
	.datab(\u0|rsp_xbar_mux_001|src_payload~11_combout ),
	.datac(vcc),
	.datad(\u0|rsp_xbar_mux_001|src_payload~4_combout ),
	.cin(gnd),
	.combout(\u0|rsp_xbar_mux_001|src_payload~13_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rsp_xbar_mux_001|src_payload~13 .lut_mask = 16'hFFEE;
defparam \u0|rsp_xbar_mux_001|src_payload~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y20_N21
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata [6]));

// Location: LCFF_X31_Y20_N15
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[20] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata [20]));

// Location: LCCOMB_X32_Y20_N10
cycloneii_lcell_comb \u0|rsp_xbar_mux_001|src_payload~14 (
// Equation(s):
// \u0|rsp_xbar_mux_001|src_payload~14_combout  = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[15]~33_combout  & ((\u0|rsp_xbar_demux_001|src1_valid~combout ) # ((\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [15] & 
// \u0|rsp_xbar_demux|src1_valid~combout )))) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[15]~33_combout  & (\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [15] & (\u0|rsp_xbar_demux|src1_valid~combout )))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[15]~33_combout ),
	.datab(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [15]),
	.datac(\u0|rsp_xbar_demux|src1_valid~combout ),
	.datad(\u0|rsp_xbar_demux_001|src1_valid~combout ),
	.cin(gnd),
	.combout(\u0|rsp_xbar_mux_001|src_payload~14_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rsp_xbar_mux_001|src_payload~14 .lut_mask = 16'hEAC0;
defparam \u0|rsp_xbar_mux_001|src_payload~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y21_N23
cycloneii_lcell_ff \u0|to_hw_data_s1_translator|av_readdata_pre[15] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|to_hw_data|readdata [15]),
	.sdata(gnd),
	.aclr(!\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|to_hw_data_s1_translator|av_readdata_pre [15]));

// Location: LCFF_X32_Y21_N17
cycloneii_lcell_ff \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[15] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|jtag_uart_0|rvalid~regout ),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [15]));

// Location: LCCOMB_X32_Y21_N16
cycloneii_lcell_comb \u0|rsp_xbar_mux_001|src_payload~15 (
// Equation(s):
// \u0|rsp_xbar_mux_001|src_payload~15_combout  = (\u0|to_hw_data_s1_translator|read_latency_shift_reg [0] & ((\u0|to_hw_data_s1_translator|av_readdata_pre [15]) # ((\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & 
// \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [15])))) # (!\u0|to_hw_data_s1_translator|read_latency_shift_reg [0] & (\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & 
// (\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [15])))

	.dataa(\u0|to_hw_data_s1_translator|read_latency_shift_reg [0]),
	.datab(\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datac(\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [15]),
	.datad(\u0|to_hw_data_s1_translator|av_readdata_pre [15]),
	.cin(gnd),
	.combout(\u0|rsp_xbar_mux_001|src_payload~15_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rsp_xbar_mux_001|src_payload~15 .lut_mask = 16'hEAC0;
defparam \u0|rsp_xbar_mux_001|src_payload~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N12
cycloneii_lcell_comb \u0|rsp_xbar_mux_001|src_payload~16 (
// Equation(s):
// \u0|rsp_xbar_mux_001|src_payload~16_combout  = (\u0|rsp_xbar_mux_001|src_payload~14_combout ) # ((\u0|rsp_xbar_mux_001|src_payload~15_combout ) # (\u0|rsp_xbar_mux_001|src_payload~4_combout ))

	.dataa(\u0|rsp_xbar_mux_001|src_payload~14_combout ),
	.datab(vcc),
	.datac(\u0|rsp_xbar_mux_001|src_payload~15_combout ),
	.datad(\u0|rsp_xbar_mux_001|src_payload~4_combout ),
	.cin(gnd),
	.combout(\u0|rsp_xbar_mux_001|src_payload~16_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rsp_xbar_mux_001|src_payload~16 .lut_mask = 16'hFFFA;
defparam \u0|rsp_xbar_mux_001|src_payload~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y19_N13
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[19] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~21_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata [19]));

// Location: LCCOMB_X34_Y21_N22
cycloneii_lcell_comb \u0|rsp_xbar_mux_001|src_payload~17 (
// Equation(s):
// \u0|rsp_xbar_mux_001|src_payload~17_combout  = (\u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg [0] & (\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [14] & 
// !\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout ))

	.dataa(\u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg [0]),
	.datab(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [14]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout ),
	.cin(gnd),
	.combout(\u0|rsp_xbar_mux_001|src_payload~17_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rsp_xbar_mux_001|src_payload~17 .lut_mask = 16'h0088;
defparam \u0|rsp_xbar_mux_001|src_payload~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y19_N3
cycloneii_lcell_ff \u0|to_hw_data_s1_translator|av_readdata_pre[14] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|to_hw_data|readdata [14]),
	.sdata(gnd),
	.aclr(!\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|to_hw_data_s1_translator|av_readdata_pre [14]));

// Location: LCFF_X34_Y21_N25
cycloneii_lcell_ff \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[14] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|jtag_uart_0|woverflow~regout ),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [14]));

// Location: LCCOMB_X34_Y21_N24
cycloneii_lcell_comb \u0|rsp_xbar_mux_001|src_payload~18 (
// Equation(s):
// \u0|rsp_xbar_mux_001|src_payload~18_combout  = (\u0|to_hw_data_s1_translator|av_readdata_pre [14] & ((\u0|to_hw_data_s1_translator|read_latency_shift_reg [0]) # ((\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [14] & 
// \u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0])))) # (!\u0|to_hw_data_s1_translator|av_readdata_pre [14] & (((\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [14] & 
// \u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]))))

	.dataa(\u0|to_hw_data_s1_translator|av_readdata_pre [14]),
	.datab(\u0|to_hw_data_s1_translator|read_latency_shift_reg [0]),
	.datac(\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [14]),
	.datad(\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u0|rsp_xbar_mux_001|src_payload~18_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rsp_xbar_mux_001|src_payload~18 .lut_mask = 16'hF888;
defparam \u0|rsp_xbar_mux_001|src_payload~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N2
cycloneii_lcell_comb \u0|rsp_xbar_mux_001|src_payload~19 (
// Equation(s):
// \u0|rsp_xbar_mux_001|src_payload~19_combout  = (\u0|rsp_xbar_mux_001|src_payload~18_combout ) # ((\u0|rsp_xbar_mux_001|src_payload~17_combout ) # ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[14]~29_combout  & 
// \u0|rsp_xbar_demux_001|src1_valid~combout )))

	.dataa(\u0|rsp_xbar_mux_001|src_payload~18_combout ),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[14]~29_combout ),
	.datac(\u0|rsp_xbar_demux_001|src1_valid~combout ),
	.datad(\u0|rsp_xbar_mux_001|src_payload~17_combout ),
	.cin(gnd),
	.combout(\u0|rsp_xbar_mux_001|src_payload~19_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rsp_xbar_mux_001|src_payload~19 .lut_mask = 16'hFFEA;
defparam \u0|rsp_xbar_mux_001|src_payload~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y19_N7
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[18] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata [18]));

// Location: LCCOMB_X36_Y20_N26
cycloneii_lcell_comb \u0|rsp_xbar_mux_001|src_payload~20 (
// Equation(s):
// \u0|rsp_xbar_mux_001|src_payload~20_combout  = (\u0|rsp_xbar_demux|src1_valid~combout  & ((\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [13]) # ((\u0|rsp_xbar_demux_001|src1_valid~combout  & 
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[13]~23_combout )))) # (!\u0|rsp_xbar_demux|src1_valid~combout  & (\u0|rsp_xbar_demux_001|src1_valid~combout  & 
// ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[13]~23_combout ))))

	.dataa(\u0|rsp_xbar_demux|src1_valid~combout ),
	.datab(\u0|rsp_xbar_demux_001|src1_valid~combout ),
	.datac(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [13]),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[13]~23_combout ),
	.cin(gnd),
	.combout(\u0|rsp_xbar_mux_001|src_payload~20_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rsp_xbar_mux_001|src_payload~20 .lut_mask = 16'hECA0;
defparam \u0|rsp_xbar_mux_001|src_payload~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y20_N5
cycloneii_lcell_ff \u0|to_hw_data_s1_translator|av_readdata_pre[13] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|to_hw_data|readdata [13]),
	.sdata(gnd),
	.aclr(!\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|to_hw_data_s1_translator|av_readdata_pre [13]));

// Location: LCFF_X36_Y20_N7
cycloneii_lcell_ff \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~21_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [13]));

// Location: LCCOMB_X36_Y20_N0
cycloneii_lcell_comb \u0|rsp_xbar_mux_001|src_payload~21 (
// Equation(s):
// \u0|rsp_xbar_mux_001|src_payload~21_combout  = (\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ((\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [13]) # ((\u0|to_hw_data_s1_translator|read_latency_shift_reg [0] & 
// \u0|to_hw_data_s1_translator|av_readdata_pre [13])))) # (!\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & (\u0|to_hw_data_s1_translator|read_latency_shift_reg [0] & (\u0|to_hw_data_s1_translator|av_readdata_pre [13])))

	.dataa(\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datab(\u0|to_hw_data_s1_translator|read_latency_shift_reg [0]),
	.datac(\u0|to_hw_data_s1_translator|av_readdata_pre [13]),
	.datad(\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [13]),
	.cin(gnd),
	.combout(\u0|rsp_xbar_mux_001|src_payload~21_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rsp_xbar_mux_001|src_payload~21 .lut_mask = 16'hEAC0;
defparam \u0|rsp_xbar_mux_001|src_payload~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N2
cycloneii_lcell_comb \u0|rsp_xbar_mux_001|src_payload~22 (
// Equation(s):
// \u0|rsp_xbar_mux_001|src_payload~22_combout  = (\u0|rsp_xbar_mux_001|src_payload~4_combout ) # ((\u0|rsp_xbar_mux_001|src_payload~20_combout ) # (\u0|rsp_xbar_mux_001|src_payload~21_combout ))

	.dataa(\u0|rsp_xbar_mux_001|src_payload~4_combout ),
	.datab(\u0|rsp_xbar_mux_001|src_payload~20_combout ),
	.datac(vcc),
	.datad(\u0|rsp_xbar_mux_001|src_payload~21_combout ),
	.cin(gnd),
	.combout(\u0|rsp_xbar_mux_001|src_payload~22_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rsp_xbar_mux_001|src_payload~22 .lut_mask = 16'hFFEE;
defparam \u0|rsp_xbar_mux_001|src_payload~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N20
cycloneii_lcell_comb \u0|rsp_xbar_mux_001|src_payload~23 (
// Equation(s):
// \u0|rsp_xbar_mux_001|src_payload~23_combout  = (\u0|rsp_xbar_demux|src1_valid~combout  & ((\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [12]) # ((\u0|rsp_xbar_demux_001|src1_valid~combout  & 
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[12]~25_combout )))) # (!\u0|rsp_xbar_demux|src1_valid~combout  & (\u0|rsp_xbar_demux_001|src1_valid~combout  & 
// (\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[12]~25_combout )))

	.dataa(\u0|rsp_xbar_demux|src1_valid~combout ),
	.datab(\u0|rsp_xbar_demux_001|src1_valid~combout ),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[12]~25_combout ),
	.datad(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [12]),
	.cin(gnd),
	.combout(\u0|rsp_xbar_mux_001|src_payload~23_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rsp_xbar_mux_001|src_payload~23 .lut_mask = 16'hEAC0;
defparam \u0|rsp_xbar_mux_001|src_payload~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y23_N19
cycloneii_lcell_ff \u0|to_hw_data_s1_translator|av_readdata_pre[12] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|to_hw_data|readdata [12]),
	.sdata(gnd),
	.aclr(!\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|to_hw_data_s1_translator|av_readdata_pre [12]));

// Location: LCFF_X32_Y23_N29
cycloneii_lcell_ff \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[12] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout ),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [12]));

// Location: LCCOMB_X32_Y23_N28
cycloneii_lcell_comb \u0|rsp_xbar_mux_001|src_payload~24 (
// Equation(s):
// \u0|rsp_xbar_mux_001|src_payload~24_combout  = (\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ((\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [12]) # ((\u0|to_hw_data_s1_translator|av_readdata_pre [12] & 
// \u0|to_hw_data_s1_translator|read_latency_shift_reg [0])))) # (!\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & (\u0|to_hw_data_s1_translator|av_readdata_pre [12] & ((\u0|to_hw_data_s1_translator|read_latency_shift_reg [0]))))

	.dataa(\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datab(\u0|to_hw_data_s1_translator|av_readdata_pre [12]),
	.datac(\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [12]),
	.datad(\u0|to_hw_data_s1_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u0|rsp_xbar_mux_001|src_payload~24_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rsp_xbar_mux_001|src_payload~24 .lut_mask = 16'hECA0;
defparam \u0|rsp_xbar_mux_001|src_payload~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N14
cycloneii_lcell_comb \u0|rsp_xbar_mux_001|src_payload~25 (
// Equation(s):
// \u0|rsp_xbar_mux_001|src_payload~25_combout  = (\u0|rsp_xbar_mux_001|src_payload~23_combout ) # ((\u0|rsp_xbar_mux_001|src_payload~24_combout ) # (\u0|rsp_xbar_mux_001|src_payload~4_combout ))

	.dataa(\u0|rsp_xbar_mux_001|src_payload~23_combout ),
	.datab(\u0|rsp_xbar_mux_001|src_payload~24_combout ),
	.datac(vcc),
	.datad(\u0|rsp_xbar_mux_001|src_payload~4_combout ),
	.cin(gnd),
	.combout(\u0|rsp_xbar_mux_001|src_payload~25_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rsp_xbar_mux_001|src_payload~25 .lut_mask = 16'hFFEE;
defparam \u0|rsp_xbar_mux_001|src_payload~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y20_N11
cycloneii_lcell_ff \u0|to_hw_data_s1_translator|av_readdata_pre[11] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|to_hw_data|readdata [11]),
	.sdata(gnd),
	.aclr(!\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|to_hw_data_s1_translator|av_readdata_pre [11]));

// Location: LCCOMB_X37_Y20_N20
cycloneii_lcell_comb \u0|rsp_xbar_mux_001|src_payload~26 (
// Equation(s):
// \u0|rsp_xbar_mux_001|src_payload~26_combout  = (\u0|to_hw_data_s1_translator|av_readdata_pre [11] & ((\u0|to_hw_data_s1_translator|read_latency_shift_reg [0]) # ((\u0|rsp_xbar_demux_001|src1_valid~combout  & 
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[11]~21_combout )))) # (!\u0|to_hw_data_s1_translator|av_readdata_pre [11] & (\u0|rsp_xbar_demux_001|src1_valid~combout  & 
// ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[11]~21_combout ))))

	.dataa(\u0|to_hw_data_s1_translator|av_readdata_pre [11]),
	.datab(\u0|rsp_xbar_demux_001|src1_valid~combout ),
	.datac(\u0|to_hw_data_s1_translator|read_latency_shift_reg [0]),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[11]~21_combout ),
	.cin(gnd),
	.combout(\u0|rsp_xbar_mux_001|src_payload~26_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rsp_xbar_mux_001|src_payload~26 .lut_mask = 16'hECA0;
defparam \u0|rsp_xbar_mux_001|src_payload~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N6
cycloneii_lcell_comb \u0|rsp_xbar_mux_001|src_payload~27 (
// Equation(s):
// \u0|rsp_xbar_mux_001|src_payload~27_combout  = (\u0|rsp_xbar_demux|src1_valid~combout  & ((\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [10]) # ((\u0|rsp_xbar_demux_001|src1_valid~combout  & 
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[10]~49_combout )))) # (!\u0|rsp_xbar_demux|src1_valid~combout  & (\u0|rsp_xbar_demux_001|src1_valid~combout  & 
// ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[10]~49_combout ))))

	.dataa(\u0|rsp_xbar_demux|src1_valid~combout ),
	.datab(\u0|rsp_xbar_demux_001|src1_valid~combout ),
	.datac(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [10]),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[10]~49_combout ),
	.cin(gnd),
	.combout(\u0|rsp_xbar_mux_001|src_payload~27_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rsp_xbar_mux_001|src_payload~27 .lut_mask = 16'hECA0;
defparam \u0|rsp_xbar_mux_001|src_payload~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y21_N5
cycloneii_lcell_ff \u0|to_hw_data_s1_translator|av_readdata_pre[10] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|to_hw_data|readdata [10]),
	.sdata(gnd),
	.aclr(!\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|to_hw_data_s1_translator|av_readdata_pre [10]));

// Location: LCFF_X32_Y21_N11
cycloneii_lcell_ff \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[10] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|jtag_uart_0|ac~regout ),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [10]));

// Location: LCCOMB_X32_Y21_N10
cycloneii_lcell_comb \u0|rsp_xbar_mux_001|src_payload~28 (
// Equation(s):
// \u0|rsp_xbar_mux_001|src_payload~28_combout  = (\u0|to_hw_data_s1_translator|read_latency_shift_reg [0] & ((\u0|to_hw_data_s1_translator|av_readdata_pre [10]) # ((\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & 
// \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [10])))) # (!\u0|to_hw_data_s1_translator|read_latency_shift_reg [0] & (\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & 
// (\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [10])))

	.dataa(\u0|to_hw_data_s1_translator|read_latency_shift_reg [0]),
	.datab(\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datac(\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [10]),
	.datad(\u0|to_hw_data_s1_translator|av_readdata_pre [10]),
	.cin(gnd),
	.combout(\u0|rsp_xbar_mux_001|src_payload~28_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rsp_xbar_mux_001|src_payload~28 .lut_mask = 16'hEAC0;
defparam \u0|rsp_xbar_mux_001|src_payload~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N22
cycloneii_lcell_comb \u0|rsp_xbar_mux_001|src_payload~29 (
// Equation(s):
// \u0|rsp_xbar_mux_001|src_payload~29_combout  = (\u0|rsp_xbar_mux_001|src_payload~28_combout ) # ((\u0|rsp_xbar_mux_001|src_payload~4_combout ) # (\u0|rsp_xbar_mux_001|src_payload~27_combout ))

	.dataa(\u0|rsp_xbar_mux_001|src_payload~28_combout ),
	.datab(vcc),
	.datac(\u0|rsp_xbar_mux_001|src_payload~4_combout ),
	.datad(\u0|rsp_xbar_mux_001|src_payload~27_combout ),
	.cin(gnd),
	.combout(\u0|rsp_xbar_mux_001|src_payload~29_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rsp_xbar_mux_001|src_payload~29 .lut_mask = 16'hFFFA;
defparam \u0|rsp_xbar_mux_001|src_payload~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N4
cycloneii_lcell_comb \u0|rsp_xbar_mux_001|src_payload~30 (
// Equation(s):
// \u0|rsp_xbar_mux_001|src_payload~30_combout  = (\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [8] & (!\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout  & 
// \u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg [0]))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [8]),
	.datac(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout ),
	.datad(\u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u0|rsp_xbar_mux_001|src_payload~30_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rsp_xbar_mux_001|src_payload~30 .lut_mask = 16'h0C00;
defparam \u0|rsp_xbar_mux_001|src_payload~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y19_N31
cycloneii_lcell_ff \u0|to_hw_data_s1_translator|av_readdata_pre[8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|to_hw_data|readdata [8]),
	.sdata(gnd),
	.aclr(!\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|to_hw_data_s1_translator|av_readdata_pre [8]));

// Location: LCFF_X32_Y21_N29
cycloneii_lcell_ff \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|av_readdata[8]~1_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [8]));

// Location: LCCOMB_X35_Y19_N8
cycloneii_lcell_comb \u0|rsp_xbar_mux_001|src_payload~31 (
// Equation(s):
// \u0|rsp_xbar_mux_001|src_payload~31_combout  = (\u0|to_hw_data_s1_translator|read_latency_shift_reg [0] & ((\u0|to_hw_data_s1_translator|av_readdata_pre [8]) # ((\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [8] & 
// \u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0])))) # (!\u0|to_hw_data_s1_translator|read_latency_shift_reg [0] & (\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [8] & 
// (\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0])))

	.dataa(\u0|to_hw_data_s1_translator|read_latency_shift_reg [0]),
	.datab(\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [8]),
	.datac(\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datad(\u0|to_hw_data_s1_translator|av_readdata_pre [8]),
	.cin(gnd),
	.combout(\u0|rsp_xbar_mux_001|src_payload~31_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rsp_xbar_mux_001|src_payload~31 .lut_mask = 16'hEAC0;
defparam \u0|rsp_xbar_mux_001|src_payload~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N2
cycloneii_lcell_comb \u0|rsp_xbar_mux_001|src_payload~32 (
// Equation(s):
// \u0|rsp_xbar_mux_001|src_payload~32_combout  = (\u0|rsp_xbar_mux_001|src_payload~30_combout ) # ((\u0|rsp_xbar_mux_001|src_payload~31_combout ) # ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[8]~53_combout  & 
// \u0|rsp_xbar_demux_001|src1_valid~combout )))

	.dataa(\u0|rsp_xbar_mux_001|src_payload~30_combout ),
	.datab(\u0|rsp_xbar_mux_001|src_payload~31_combout ),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[8]~53_combout ),
	.datad(\u0|rsp_xbar_demux_001|src1_valid~combout ),
	.cin(gnd),
	.combout(\u0|rsp_xbar_mux_001|src_payload~32_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rsp_xbar_mux_001|src_payload~32 .lut_mask = 16'hFEEE;
defparam \u0|rsp_xbar_mux_001|src_payload~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N28
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_byte0_data_nxt[7]~29 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_byte0_data_nxt[7]~29_combout  = (!\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout  & (\u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg [0] & 
// \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [7]))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout ),
	.datac(\u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg [0]),
	.datad(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [7]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_byte0_data_nxt[7]~29_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_byte0_data_nxt[7]~29 .lut_mask = 16'h3000;
defparam \u0|nios2_qsys_0|av_ld_byte0_data_nxt[7]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y21_N25
cycloneii_lcell_ff \u0|to_hw_data_s1_translator|av_readdata_pre[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|to_hw_data|readdata [7]),
	.sdata(gnd),
	.aclr(!\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|to_hw_data_s1_translator|av_readdata_pre [7]));

// Location: LCFF_X34_Y21_N13
cycloneii_lcell_ff \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|av_readdata[7]~5_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [7]));

// Location: LCCOMB_X34_Y21_N14
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_byte0_data_nxt[7]~30 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_byte0_data_nxt[7]~30_combout  = (\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [7] & ((\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]) # ((\u0|to_hw_data_s1_translator|read_latency_shift_reg 
// [0] & \u0|to_hw_data_s1_translator|av_readdata_pre [7])))) # (!\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [7] & (\u0|to_hw_data_s1_translator|read_latency_shift_reg [0] & ((\u0|to_hw_data_s1_translator|av_readdata_pre [7]))))

	.dataa(\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [7]),
	.datab(\u0|to_hw_data_s1_translator|read_latency_shift_reg [0]),
	.datac(\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datad(\u0|to_hw_data_s1_translator|av_readdata_pre [7]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_byte0_data_nxt[7]~30_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_byte0_data_nxt[7]~30 .lut_mask = 16'hECA0;
defparam \u0|nios2_qsys_0|av_ld_byte0_data_nxt[7]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N10
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_byte0_data_nxt[7]~31 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_byte0_data_nxt[7]~31_combout  = (\u0|nios2_qsys_0|av_ld_rshift8~1_combout  & (((\u0|nios2_qsys_0|av_ld_byte0_data_nxt[7]~44_combout ) # (\u0|nios2_qsys_0|av_ld_byte0_data_nxt[7]~29_combout )))) # 
// (!\u0|nios2_qsys_0|av_ld_rshift8~1_combout  & (\u0|nios2_qsys_0|av_ld_byte1_data [7]))

	.dataa(\u0|nios2_qsys_0|av_ld_rshift8~1_combout ),
	.datab(\u0|nios2_qsys_0|av_ld_byte1_data [7]),
	.datac(\u0|nios2_qsys_0|av_ld_byte0_data_nxt[7]~44_combout ),
	.datad(\u0|nios2_qsys_0|av_ld_byte0_data_nxt[7]~29_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_byte0_data_nxt[7]~31_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_byte0_data_nxt[7]~31 .lut_mask = 16'hEEE4;
defparam \u0|nios2_qsys_0|av_ld_byte0_data_nxt[7]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y21_N11
cycloneii_lcell_ff \u0|to_hw_data_s1_translator|av_readdata_pre[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|to_hw_data|readdata [6]),
	.sdata(gnd),
	.aclr(!\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|to_hw_data_s1_translator|av_readdata_pre [6]));

// Location: LCFF_X34_Y21_N1
cycloneii_lcell_ff \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|av_readdata[6]~6_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [6]));

// Location: LCCOMB_X33_Y21_N20
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_byte0_data_nxt[6]~32 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_byte0_data_nxt[6]~32_combout  = (\u0|to_hw_data_s1_translator|av_readdata_pre [6] & ((\u0|to_hw_data_s1_translator|read_latency_shift_reg [0]) # ((\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [6] & 
// \u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0])))) # (!\u0|to_hw_data_s1_translator|av_readdata_pre [6] & (((\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [6] & 
// \u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]))))

	.dataa(\u0|to_hw_data_s1_translator|av_readdata_pre [6]),
	.datab(\u0|to_hw_data_s1_translator|read_latency_shift_reg [0]),
	.datac(\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [6]),
	.datad(\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_byte0_data_nxt[6]~32_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_byte0_data_nxt[6]~32 .lut_mask = 16'hF888;
defparam \u0|nios2_qsys_0|av_ld_byte0_data_nxt[6]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y21_N31
cycloneii_lcell_ff \u0|to_hw_data_s1_translator|av_readdata_pre[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|to_hw_data|readdata [5]),
	.sdata(gnd),
	.aclr(!\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|to_hw_data_s1_translator|av_readdata_pre [5]));

// Location: LCFF_X34_Y21_N19
cycloneii_lcell_ff \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|av_readdata[5]~7_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [5]));

// Location: LCCOMB_X33_Y21_N8
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_byte0_data_nxt[5]~36 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_byte0_data_nxt[5]~36_combout  = (\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ((\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [5]) # ((\u0|to_hw_data_s1_translator|read_latency_shift_reg 
// [0] & \u0|to_hw_data_s1_translator|av_readdata_pre [5])))) # (!\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & (\u0|to_hw_data_s1_translator|read_latency_shift_reg [0] & (\u0|to_hw_data_s1_translator|av_readdata_pre [5])))

	.dataa(\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datab(\u0|to_hw_data_s1_translator|read_latency_shift_reg [0]),
	.datac(\u0|to_hw_data_s1_translator|av_readdata_pre [5]),
	.datad(\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [5]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_byte0_data_nxt[5]~36_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_byte0_data_nxt[5]~36 .lut_mask = 16'hEAC0;
defparam \u0|nios2_qsys_0|av_ld_byte0_data_nxt[5]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N12
cycloneii_lcell_comb \u0|nios2_qsys_0|E_control_rd_data[5]~2 (
// Equation(s):
// \u0|nios2_qsys_0|E_control_rd_data[5]~2_combout  = (\u0|nios2_qsys_0|W_ienable_reg [5] & (\u0|nios2_qsys_0|D_iw [7] & (!\u0|nios2_qsys_0|D_iw [8] & \u0|nios2_qsys_0|D_iw [6])))

	.dataa(\u0|nios2_qsys_0|W_ienable_reg [5]),
	.datab(\u0|nios2_qsys_0|D_iw [7]),
	.datac(\u0|nios2_qsys_0|D_iw [8]),
	.datad(\u0|nios2_qsys_0|D_iw [6]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_control_rd_data[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_control_rd_data[5]~2 .lut_mask = 16'h0800;
defparam \u0|nios2_qsys_0|E_control_rd_data[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y20_N9
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~25_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata [9]));

// Location: LCFF_X36_Y22_N15
cycloneii_lcell_ff \u0|to_sw_sig|readdata[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|to_sw_sig|read_mux_out[0]~1_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|to_sw_sig|readdata [0]));

// Location: LCCOMB_X36_Y22_N26
cycloneii_lcell_comb \u0|to_hw_sig|readdata[0] (
// Equation(s):
// \u0|to_hw_sig|readdata [0] = (!\u0|nios2_qsys_0|W_alu_result [2] & (!\u0|nios2_qsys_0|W_alu_result [3] & \u0|to_hw_sig|data_out [0]))

	.dataa(\u0|nios2_qsys_0|W_alu_result [2]),
	.datab(\u0|nios2_qsys_0|W_alu_result [3]),
	.datac(vcc),
	.datad(\u0|to_hw_sig|data_out [0]),
	.cin(gnd),
	.combout(\u0|to_hw_sig|readdata [0]),
	.cout());
// synopsys translate_off
defparam \u0|to_hw_sig|readdata[0] .lut_mask = 16'h1100;
defparam \u0|to_hw_sig|readdata[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N28
cycloneii_lcell_comb \u0|to_hw_data|readdata[0] (
// Equation(s):
// \u0|to_hw_data|readdata [0] = (!\u0|nios2_qsys_0|W_alu_result [2] & (!\u0|nios2_qsys_0|W_alu_result [3] & \u0|to_hw_data|data_out [0]))

	.dataa(\u0|nios2_qsys_0|W_alu_result [2]),
	.datab(\u0|nios2_qsys_0|W_alu_result [3]),
	.datac(\u0|to_hw_data|data_out [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|to_hw_data|readdata [0]),
	.cout());
// synopsys translate_off
defparam \u0|to_hw_data|readdata[0] .lut_mask = 16'h1010;
defparam \u0|to_hw_data|readdata[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N0
cycloneii_lcell_comb \u0|jtag_uart_0|av_readdata[0]~2 (
// Equation(s):
// \u0|jtag_uart_0|av_readdata[0]~2_combout  = (\u0|jtag_uart_0|read_0~regout  & ((\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b [0]))) # (!\u0|jtag_uart_0|read_0~regout  & (\u0|jtag_uart_0|ien_AF~regout 
// ))

	.dataa(\u0|jtag_uart_0|ien_AF~regout ),
	.datab(vcc),
	.datac(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b [0]),
	.datad(\u0|jtag_uart_0|read_0~regout ),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|av_readdata[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|av_readdata[0]~2 .lut_mask = 16'hF0AA;
defparam \u0|jtag_uart_0|av_readdata[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N8
cycloneii_lcell_comb \u0|nios2_qsys_0|E_wrctl_estatus~0 (
// Equation(s):
// \u0|nios2_qsys_0|E_wrctl_estatus~0_combout  = (\u0|nios2_qsys_0|R_ctrl_wrctl_inst~regout  & (!\u0|nios2_qsys_0|D_iw [7] & (\u0|nios2_qsys_0|D_iw [6] & !\u0|nios2_qsys_0|D_iw [8])))

	.dataa(\u0|nios2_qsys_0|R_ctrl_wrctl_inst~regout ),
	.datab(\u0|nios2_qsys_0|D_iw [7]),
	.datac(\u0|nios2_qsys_0|D_iw [6]),
	.datad(\u0|nios2_qsys_0|D_iw [8]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_wrctl_estatus~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_wrctl_estatus~0 .lut_mask = 16'h0020;
defparam \u0|nios2_qsys_0|E_wrctl_estatus~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N18
cycloneii_lcell_comb \u0|nios2_qsys_0|W_estatus_reg_inst_nxt~0 (
// Equation(s):
// \u0|nios2_qsys_0|W_estatus_reg_inst_nxt~0_combout  = (!\u0|nios2_qsys_0|R_ctrl_exception~regout  & ((\u0|nios2_qsys_0|E_wrctl_estatus~0_combout  & (\u0|nios2_qsys_0|E_src1 [0])) # (!\u0|nios2_qsys_0|E_wrctl_estatus~0_combout  & 
// ((\u0|nios2_qsys_0|W_estatus_reg~regout )))))

	.dataa(\u0|nios2_qsys_0|R_ctrl_exception~regout ),
	.datab(\u0|nios2_qsys_0|E_src1 [0]),
	.datac(\u0|nios2_qsys_0|E_wrctl_estatus~0_combout ),
	.datad(\u0|nios2_qsys_0|W_estatus_reg~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|W_estatus_reg_inst_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|W_estatus_reg_inst_nxt~0 .lut_mask = 16'h4540;
defparam \u0|nios2_qsys_0|W_estatus_reg_inst_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N12
cycloneii_lcell_comb \u0|nios2_qsys_0|W_estatus_reg_inst_nxt~1 (
// Equation(s):
// \u0|nios2_qsys_0|W_estatus_reg_inst_nxt~1_combout  = (!\u0|nios2_qsys_0|R_ctrl_crst~regout  & ((\u0|nios2_qsys_0|W_estatus_reg_inst_nxt~0_combout ) # ((\u0|nios2_qsys_0|R_ctrl_exception~regout  & \u0|nios2_qsys_0|W_status_reg_pie~regout ))))

	.dataa(\u0|nios2_qsys_0|R_ctrl_exception~regout ),
	.datab(\u0|nios2_qsys_0|W_estatus_reg_inst_nxt~0_combout ),
	.datac(\u0|nios2_qsys_0|R_ctrl_crst~regout ),
	.datad(\u0|nios2_qsys_0|W_status_reg_pie~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|W_estatus_reg_inst_nxt~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|W_estatus_reg_inst_nxt~1 .lut_mask = 16'h0E0C;
defparam \u0|nios2_qsys_0|W_estatus_reg_inst_nxt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N4
cycloneii_lcell_comb \u0|nios2_qsys_0|W_bstatus_reg_inst_nxt~0 (
// Equation(s):
// \u0|nios2_qsys_0|W_bstatus_reg_inst_nxt~0_combout  = (\u0|nios2_qsys_0|E_wrctl_bstatus~0_combout  & ((\u0|nios2_qsys_0|W_ienable_reg_nxt~0_combout  & ((\u0|nios2_qsys_0|E_src1 [0]))) # (!\u0|nios2_qsys_0|W_ienable_reg_nxt~0_combout  & 
// (\u0|nios2_qsys_0|W_bstatus_reg~regout )))) # (!\u0|nios2_qsys_0|E_wrctl_bstatus~0_combout  & (\u0|nios2_qsys_0|W_bstatus_reg~regout ))

	.dataa(\u0|nios2_qsys_0|W_bstatus_reg~regout ),
	.datab(\u0|nios2_qsys_0|E_wrctl_bstatus~0_combout ),
	.datac(\u0|nios2_qsys_0|W_ienable_reg_nxt~0_combout ),
	.datad(\u0|nios2_qsys_0|E_src1 [0]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|W_bstatus_reg_inst_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|W_bstatus_reg_inst_nxt~0 .lut_mask = 16'hEA2A;
defparam \u0|nios2_qsys_0|W_bstatus_reg_inst_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N16
cycloneii_lcell_comb \u0|nios2_qsys_0|W_bstatus_reg_inst_nxt~1 (
// Equation(s):
// \u0|nios2_qsys_0|W_bstatus_reg_inst_nxt~1_combout  = (\u0|nios2_qsys_0|R_ctrl_break~regout  & ((\u0|nios2_qsys_0|W_status_reg_pie~regout ))) # (!\u0|nios2_qsys_0|R_ctrl_break~regout  & (\u0|nios2_qsys_0|W_bstatus_reg_inst_nxt~0_combout ))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|W_bstatus_reg_inst_nxt~0_combout ),
	.datac(\u0|nios2_qsys_0|R_ctrl_break~regout ),
	.datad(\u0|nios2_qsys_0|W_status_reg_pie~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|W_bstatus_reg_inst_nxt~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|W_bstatus_reg_inst_nxt~1 .lut_mask = 16'hFC0C;
defparam \u0|nios2_qsys_0|W_bstatus_reg_inst_nxt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N18
cycloneii_lcell_comb \u0|to_hw_data|readdata[2] (
// Equation(s):
// \u0|to_hw_data|readdata [2] = (!\u0|nios2_qsys_0|W_alu_result [2] & (!\u0|nios2_qsys_0|W_alu_result [3] & \u0|to_hw_data|data_out [2]))

	.dataa(\u0|nios2_qsys_0|W_alu_result [2]),
	.datab(\u0|nios2_qsys_0|W_alu_result [3]),
	.datac(vcc),
	.datad(\u0|to_hw_data|data_out [2]),
	.cin(gnd),
	.combout(\u0|to_hw_data|readdata [2]),
	.cout());
// synopsys translate_off
defparam \u0|to_hw_data|readdata[2] .lut_mask = 16'h1100;
defparam \u0|to_hw_data|readdata[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N8
cycloneii_lcell_comb \u0|jtag_uart_0|av_readdata[2]~3 (
// Equation(s):
// \u0|jtag_uart_0|av_readdata[2]~3_combout  = (\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b [2] & \u0|jtag_uart_0|read_0~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b [2]),
	.datad(\u0|jtag_uart_0|read_0~regout ),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|av_readdata[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|av_readdata[2]~3 .lut_mask = 16'hF000;
defparam \u0|jtag_uart_0|av_readdata[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N12
cycloneii_lcell_comb \u0|to_hw_data|readdata[3] (
// Equation(s):
// \u0|to_hw_data|readdata [3] = (!\u0|nios2_qsys_0|W_alu_result [3] & (\u0|to_hw_data|data_out [3] & !\u0|nios2_qsys_0|W_alu_result [2]))

	.dataa(\u0|nios2_qsys_0|W_alu_result [3]),
	.datab(\u0|to_hw_data|data_out [3]),
	.datac(\u0|nios2_qsys_0|W_alu_result [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|to_hw_data|readdata [3]),
	.cout());
// synopsys translate_off
defparam \u0|to_hw_data|readdata[3] .lut_mask = 16'h0404;
defparam \u0|to_hw_data|readdata[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N28
cycloneii_lcell_comb \u0|jtag_uart_0|av_readdata[3]~4 (
// Equation(s):
// \u0|jtag_uart_0|av_readdata[3]~4_combout  = (\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b [3] & \u0|jtag_uart_0|read_0~regout )

	.dataa(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|jtag_uart_0|read_0~regout ),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|av_readdata[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|av_readdata[3]~4 .lut_mask = 16'hAA00;
defparam \u0|jtag_uart_0|av_readdata[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N30
cycloneii_lcell_comb \u0|rsp_xbar_mux_001|src_payload~33 (
// Equation(s):
// \u0|rsp_xbar_mux_001|src_payload~33_combout  = (\u0|rsp_xbar_demux_001|src1_valid~combout  & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[18]~45_combout ) # ((\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [18] & 
// \u0|rsp_xbar_demux|src1_valid~combout )))) # (!\u0|rsp_xbar_demux_001|src1_valid~combout  & (\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [18] & ((\u0|rsp_xbar_demux|src1_valid~combout ))))

	.dataa(\u0|rsp_xbar_demux_001|src1_valid~combout ),
	.datab(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [18]),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[18]~45_combout ),
	.datad(\u0|rsp_xbar_demux|src1_valid~combout ),
	.cin(gnd),
	.combout(\u0|rsp_xbar_mux_001|src_payload~33_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rsp_xbar_mux_001|src_payload~33 .lut_mask = 16'hECA0;
defparam \u0|rsp_xbar_mux_001|src_payload~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y22_N3
cycloneii_lcell_ff \u0|to_hw_data_s1_translator|av_readdata_pre[18] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|to_hw_data|readdata [18]),
	.sdata(gnd),
	.aclr(!\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|to_hw_data_s1_translator|av_readdata_pre [18]));

// Location: LCCOMB_X33_Y22_N28
cycloneii_lcell_comb \u0|rsp_xbar_mux_001|src_payload~34 (
// Equation(s):
// \u0|rsp_xbar_mux_001|src_payload~34_combout  = (\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [18] & ((\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]) # ((\u0|to_hw_data_s1_translator|read_latency_shift_reg [0] & 
// \u0|to_hw_data_s1_translator|av_readdata_pre [18])))) # (!\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [18] & (((\u0|to_hw_data_s1_translator|read_latency_shift_reg [0] & \u0|to_hw_data_s1_translator|av_readdata_pre [18]))))

	.dataa(\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [18]),
	.datab(\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datac(\u0|to_hw_data_s1_translator|read_latency_shift_reg [0]),
	.datad(\u0|to_hw_data_s1_translator|av_readdata_pre [18]),
	.cin(gnd),
	.combout(\u0|rsp_xbar_mux_001|src_payload~34_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rsp_xbar_mux_001|src_payload~34 .lut_mask = 16'hF888;
defparam \u0|rsp_xbar_mux_001|src_payload~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N22
cycloneii_lcell_comb \u0|rsp_xbar_mux_001|src_payload~35 (
// Equation(s):
// \u0|rsp_xbar_mux_001|src_payload~35_combout  = (\u0|rsp_xbar_mux_001|src_payload~33_combout ) # ((\u0|rsp_xbar_mux_001|src_payload~34_combout ) # (\u0|rsp_xbar_mux_001|src_payload~4_combout ))

	.dataa(\u0|rsp_xbar_mux_001|src_payload~33_combout ),
	.datab(\u0|rsp_xbar_mux_001|src_payload~34_combout ),
	.datac(vcc),
	.datad(\u0|rsp_xbar_mux_001|src_payload~4_combout ),
	.cin(gnd),
	.combout(\u0|rsp_xbar_mux_001|src_payload~35_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rsp_xbar_mux_001|src_payload~35 .lut_mask = 16'hFFEE;
defparam \u0|rsp_xbar_mux_001|src_payload~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y20_N18
cycloneii_lcell_comb \u0|nios2_qsys_0|E_alu_result[18]~29 (
// Equation(s):
// \u0|nios2_qsys_0|E_alu_result[18]~29_combout  = (\u0|nios2_qsys_0|W_alu_result[31]~18_combout  & (((\u0|nios2_qsys_0|W_alu_result[31]~19_combout )))) # (!\u0|nios2_qsys_0|W_alu_result[31]~18_combout  & ((\u0|nios2_qsys_0|W_alu_result[31]~19_combout  & 
// ((\u0|nios2_qsys_0|E_logic_result[18]~32_combout ))) # (!\u0|nios2_qsys_0|W_alu_result[31]~19_combout  & (\u0|nios2_qsys_0|Add2~36_combout ))))

	.dataa(\u0|nios2_qsys_0|Add2~36_combout ),
	.datab(\u0|nios2_qsys_0|E_logic_result[18]~32_combout ),
	.datac(\u0|nios2_qsys_0|W_alu_result[31]~18_combout ),
	.datad(\u0|nios2_qsys_0|W_alu_result[31]~19_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_alu_result[18]~29_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_alu_result[18]~29 .lut_mask = 16'hFC0A;
defparam \u0|nios2_qsys_0|E_alu_result[18]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y20_N20
cycloneii_lcell_comb \u0|nios2_qsys_0|E_alu_result[18]~30 (
// Equation(s):
// \u0|nios2_qsys_0|E_alu_result[18]~30_combout  = (\u0|nios2_qsys_0|E_alu_result[18]~29_combout  & (((\u0|nios2_qsys_0|E_shift_rot_result [18]) # (!\u0|nios2_qsys_0|W_alu_result[31]~18_combout )))) # (!\u0|nios2_qsys_0|E_alu_result[18]~29_combout  & 
// (\u0|nios2_qsys_0|Add1~36_combout  & (\u0|nios2_qsys_0|W_alu_result[31]~18_combout )))

	.dataa(\u0|nios2_qsys_0|Add1~36_combout ),
	.datab(\u0|nios2_qsys_0|E_alu_result[18]~29_combout ),
	.datac(\u0|nios2_qsys_0|W_alu_result[31]~18_combout ),
	.datad(\u0|nios2_qsys_0|E_shift_rot_result [18]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_alu_result[18]~30_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_alu_result[18]~30 .lut_mask = 16'hEC2C;
defparam \u0|nios2_qsys_0|E_alu_result[18]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y20_N30
cycloneii_lcell_comb \u0|nios2_qsys_0|E_alu_result[19]~31 (
// Equation(s):
// \u0|nios2_qsys_0|E_alu_result[19]~31_combout  = (\u0|nios2_qsys_0|W_alu_result[31]~19_combout  & (((\u0|nios2_qsys_0|W_alu_result[31]~18_combout )))) # (!\u0|nios2_qsys_0|W_alu_result[31]~19_combout  & ((\u0|nios2_qsys_0|W_alu_result[31]~18_combout  & 
// ((\u0|nios2_qsys_0|Add1~38_combout ))) # (!\u0|nios2_qsys_0|W_alu_result[31]~18_combout  & (\u0|nios2_qsys_0|Add2~38_combout ))))

	.dataa(\u0|nios2_qsys_0|W_alu_result[31]~19_combout ),
	.datab(\u0|nios2_qsys_0|Add2~38_combout ),
	.datac(\u0|nios2_qsys_0|W_alu_result[31]~18_combout ),
	.datad(\u0|nios2_qsys_0|Add1~38_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_alu_result[19]~31_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_alu_result[19]~31 .lut_mask = 16'hF4A4;
defparam \u0|nios2_qsys_0|E_alu_result[19]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y20_N24
cycloneii_lcell_comb \u0|nios2_qsys_0|E_alu_result[19]~32 (
// Equation(s):
// \u0|nios2_qsys_0|E_alu_result[19]~32_combout  = (\u0|nios2_qsys_0|W_alu_result[31]~19_combout  & ((\u0|nios2_qsys_0|E_alu_result[19]~31_combout  & ((\u0|nios2_qsys_0|E_shift_rot_result [19]))) # (!\u0|nios2_qsys_0|E_alu_result[19]~31_combout  & 
// (\u0|nios2_qsys_0|E_logic_result[19]~31_combout )))) # (!\u0|nios2_qsys_0|W_alu_result[31]~19_combout  & (((\u0|nios2_qsys_0|E_alu_result[19]~31_combout ))))

	.dataa(\u0|nios2_qsys_0|E_logic_result[19]~31_combout ),
	.datab(\u0|nios2_qsys_0|W_alu_result[31]~19_combout ),
	.datac(\u0|nios2_qsys_0|E_alu_result[19]~31_combout ),
	.datad(\u0|nios2_qsys_0|E_shift_rot_result [19]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_alu_result[19]~32_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_alu_result[19]~32 .lut_mask = 16'hF838;
defparam \u0|nios2_qsys_0|E_alu_result[19]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N24
cycloneii_lcell_comb \u0|rsp_xbar_mux_001|src_payload~39 (
// Equation(s):
// \u0|rsp_xbar_mux_001|src_payload~39_combout  = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[20]~41_combout  & ((\u0|rsp_xbar_demux_001|src1_valid~combout ) # ((\u0|rsp_xbar_demux|src1_valid~combout  & 
// \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [20])))) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[20]~41_combout  & (((\u0|rsp_xbar_demux|src1_valid~combout  & 
// \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [20]))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[20]~41_combout ),
	.datab(\u0|rsp_xbar_demux_001|src1_valid~combout ),
	.datac(\u0|rsp_xbar_demux|src1_valid~combout ),
	.datad(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [20]),
	.cin(gnd),
	.combout(\u0|rsp_xbar_mux_001|src_payload~39_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rsp_xbar_mux_001|src_payload~39 .lut_mask = 16'hF888;
defparam \u0|rsp_xbar_mux_001|src_payload~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y20_N10
cycloneii_lcell_comb \u0|nios2_qsys_0|E_alu_result[20]~33 (
// Equation(s):
// \u0|nios2_qsys_0|E_alu_result[20]~33_combout  = (\u0|nios2_qsys_0|W_alu_result[31]~19_combout  & (((\u0|nios2_qsys_0|W_alu_result[31]~18_combout ) # (\u0|nios2_qsys_0|E_logic_result[20]~30_combout )))) # (!\u0|nios2_qsys_0|W_alu_result[31]~19_combout  & 
// (\u0|nios2_qsys_0|Add2~40_combout  & (!\u0|nios2_qsys_0|W_alu_result[31]~18_combout )))

	.dataa(\u0|nios2_qsys_0|W_alu_result[31]~19_combout ),
	.datab(\u0|nios2_qsys_0|Add2~40_combout ),
	.datac(\u0|nios2_qsys_0|W_alu_result[31]~18_combout ),
	.datad(\u0|nios2_qsys_0|E_logic_result[20]~30_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_alu_result[20]~33_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_alu_result[20]~33 .lut_mask = 16'hAEA4;
defparam \u0|nios2_qsys_0|E_alu_result[20]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y20_N4
cycloneii_lcell_comb \u0|nios2_qsys_0|E_alu_result[20]~34 (
// Equation(s):
// \u0|nios2_qsys_0|E_alu_result[20]~34_combout  = (\u0|nios2_qsys_0|W_alu_result[31]~18_combout  & ((\u0|nios2_qsys_0|E_alu_result[20]~33_combout  & ((\u0|nios2_qsys_0|E_shift_rot_result [20]))) # (!\u0|nios2_qsys_0|E_alu_result[20]~33_combout  & 
// (\u0|nios2_qsys_0|Add1~40_combout )))) # (!\u0|nios2_qsys_0|W_alu_result[31]~18_combout  & (((\u0|nios2_qsys_0|E_alu_result[20]~33_combout ))))

	.dataa(\u0|nios2_qsys_0|Add1~40_combout ),
	.datab(\u0|nios2_qsys_0|E_shift_rot_result [20]),
	.datac(\u0|nios2_qsys_0|W_alu_result[31]~18_combout ),
	.datad(\u0|nios2_qsys_0|E_alu_result[20]~33_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_alu_result[20]~34_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_alu_result[20]~34 .lut_mask = 16'hCFA0;
defparam \u0|nios2_qsys_0|E_alu_result[20]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N24
cycloneii_lcell_comb \u0|rsp_xbar_mux_001|src_payload~42 (
// Equation(s):
// \u0|rsp_xbar_mux_001|src_payload~42_combout  = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[21]~35_combout  & ((\u0|rsp_xbar_demux_001|src1_valid~combout ) # ((\u0|rsp_xbar_demux|src1_valid~combout  & 
// \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [21])))) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[21]~35_combout  & (((\u0|rsp_xbar_demux|src1_valid~combout  & 
// \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [21]))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[21]~35_combout ),
	.datab(\u0|rsp_xbar_demux_001|src1_valid~combout ),
	.datac(\u0|rsp_xbar_demux|src1_valid~combout ),
	.datad(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [21]),
	.cin(gnd),
	.combout(\u0|rsp_xbar_mux_001|src_payload~42_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rsp_xbar_mux_001|src_payload~42 .lut_mask = 16'hF888;
defparam \u0|rsp_xbar_mux_001|src_payload~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y20_N26
cycloneii_lcell_comb \u0|nios2_qsys_0|E_alu_result[21]~35 (
// Equation(s):
// \u0|nios2_qsys_0|E_alu_result[21]~35_combout  = (\u0|nios2_qsys_0|W_alu_result[31]~19_combout  & (((\u0|nios2_qsys_0|W_alu_result[31]~18_combout )))) # (!\u0|nios2_qsys_0|W_alu_result[31]~19_combout  & ((\u0|nios2_qsys_0|W_alu_result[31]~18_combout  & 
// ((\u0|nios2_qsys_0|Add1~42_combout ))) # (!\u0|nios2_qsys_0|W_alu_result[31]~18_combout  & (\u0|nios2_qsys_0|Add2~42_combout ))))

	.dataa(\u0|nios2_qsys_0|W_alu_result[31]~19_combout ),
	.datab(\u0|nios2_qsys_0|Add2~42_combout ),
	.datac(\u0|nios2_qsys_0|W_alu_result[31]~18_combout ),
	.datad(\u0|nios2_qsys_0|Add1~42_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_alu_result[21]~35_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_alu_result[21]~35 .lut_mask = 16'hF4A4;
defparam \u0|nios2_qsys_0|E_alu_result[21]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y20_N20
cycloneii_lcell_comb \u0|nios2_qsys_0|E_alu_result[21]~36 (
// Equation(s):
// \u0|nios2_qsys_0|E_alu_result[21]~36_combout  = (\u0|nios2_qsys_0|W_alu_result[31]~19_combout  & ((\u0|nios2_qsys_0|E_alu_result[21]~35_combout  & (\u0|nios2_qsys_0|E_shift_rot_result [21])) # (!\u0|nios2_qsys_0|E_alu_result[21]~35_combout  & 
// ((\u0|nios2_qsys_0|E_logic_result[21]~29_combout ))))) # (!\u0|nios2_qsys_0|W_alu_result[31]~19_combout  & (\u0|nios2_qsys_0|E_alu_result[21]~35_combout ))

	.dataa(\u0|nios2_qsys_0|W_alu_result[31]~19_combout ),
	.datab(\u0|nios2_qsys_0|E_alu_result[21]~35_combout ),
	.datac(\u0|nios2_qsys_0|E_shift_rot_result [21]),
	.datad(\u0|nios2_qsys_0|E_logic_result[21]~29_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_alu_result[21]~36_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_alu_result[21]~36 .lut_mask = 16'hE6C4;
defparam \u0|nios2_qsys_0|E_alu_result[21]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N12
cycloneii_lcell_comb \u0|rsp_xbar_mux_001|src_payload~45 (
// Equation(s):
// \u0|rsp_xbar_mux_001|src_payload~45_combout  = (!\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout  & (\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [22] & 
// \u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg [0]))

	.dataa(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout ),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [22]),
	.datad(\u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u0|rsp_xbar_mux_001|src_payload~45_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rsp_xbar_mux_001|src_payload~45 .lut_mask = 16'h5000;
defparam \u0|rsp_xbar_mux_001|src_payload~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y20_N6
cycloneii_lcell_comb \u0|nios2_qsys_0|E_alu_result[22]~37 (
// Equation(s):
// \u0|nios2_qsys_0|E_alu_result[22]~37_combout  = (\u0|nios2_qsys_0|W_alu_result[31]~19_combout  & ((\u0|nios2_qsys_0|W_alu_result[31]~18_combout  & ((\u0|nios2_qsys_0|E_shift_rot_result [22]))) # (!\u0|nios2_qsys_0|W_alu_result[31]~18_combout  & 
// (\u0|nios2_qsys_0|E_logic_result[22]~28_combout )))) # (!\u0|nios2_qsys_0|W_alu_result[31]~19_combout  & (((\u0|nios2_qsys_0|W_alu_result[31]~18_combout ))))

	.dataa(\u0|nios2_qsys_0|W_alu_result[31]~19_combout ),
	.datab(\u0|nios2_qsys_0|E_logic_result[22]~28_combout ),
	.datac(\u0|nios2_qsys_0|W_alu_result[31]~18_combout ),
	.datad(\u0|nios2_qsys_0|E_shift_rot_result [22]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_alu_result[22]~37_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_alu_result[22]~37 .lut_mask = 16'hF858;
defparam \u0|nios2_qsys_0|E_alu_result[22]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y20_N24
cycloneii_lcell_comb \u0|nios2_qsys_0|E_alu_result[22]~38 (
// Equation(s):
// \u0|nios2_qsys_0|E_alu_result[22]~38_combout  = (\u0|nios2_qsys_0|W_alu_result[31]~19_combout  & (((\u0|nios2_qsys_0|E_alu_result[22]~37_combout )))) # (!\u0|nios2_qsys_0|W_alu_result[31]~19_combout  & ((\u0|nios2_qsys_0|E_alu_result[22]~37_combout  & 
// (\u0|nios2_qsys_0|Add1~44_combout )) # (!\u0|nios2_qsys_0|E_alu_result[22]~37_combout  & ((\u0|nios2_qsys_0|Add2~44_combout )))))

	.dataa(\u0|nios2_qsys_0|W_alu_result[31]~19_combout ),
	.datab(\u0|nios2_qsys_0|Add1~44_combout ),
	.datac(\u0|nios2_qsys_0|Add2~44_combout ),
	.datad(\u0|nios2_qsys_0|E_alu_result[22]~37_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_alu_result[22]~38_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_alu_result[22]~38 .lut_mask = 16'hEE50;
defparam \u0|nios2_qsys_0|E_alu_result[22]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y22_N11
cycloneii_lcell_ff \u0|to_hw_data_s1_translator|av_readdata_pre[23] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|to_hw_data|readdata [23]),
	.sdata(gnd),
	.aclr(!\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|to_hw_data_s1_translator|av_readdata_pre [23]));

// Location: LCCOMB_X37_Y22_N20
cycloneii_lcell_comb \u0|rsp_xbar_mux_001|src_payload~48 (
// Equation(s):
// \u0|rsp_xbar_mux_001|src_payload~48_combout  = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[23]~5_combout  & ((\u0|rsp_xbar_demux_001|src1_valid~combout ) # ((\u0|to_hw_data_s1_translator|read_latency_shift_reg [0] & 
// \u0|to_hw_data_s1_translator|av_readdata_pre [23])))) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[23]~5_combout  & (((\u0|to_hw_data_s1_translator|read_latency_shift_reg [0] & \u0|to_hw_data_s1_translator|av_readdata_pre 
// [23]))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[23]~5_combout ),
	.datab(\u0|rsp_xbar_demux_001|src1_valid~combout ),
	.datac(\u0|to_hw_data_s1_translator|read_latency_shift_reg [0]),
	.datad(\u0|to_hw_data_s1_translator|av_readdata_pre [23]),
	.cin(gnd),
	.combout(\u0|rsp_xbar_mux_001|src_payload~48_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rsp_xbar_mux_001|src_payload~48 .lut_mask = 16'hF888;
defparam \u0|rsp_xbar_mux_001|src_payload~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N14
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_byte3_data_nxt~6 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_byte3_data_nxt~6_combout  = (\u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg [0] & (\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [24] & 
// !\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout ))

	.dataa(\u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg [0]),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [24]),
	.datad(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_byte3_data_nxt~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_byte3_data_nxt~6 .lut_mask = 16'h00A0;
defparam \u0|nios2_qsys_0|av_ld_byte3_data_nxt~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y18_N29
cycloneii_lcell_ff \u0|to_hw_data_s1_translator|av_readdata_pre[25] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|to_hw_data|readdata [25]),
	.sdata(gnd),
	.aclr(!\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|to_hw_data_s1_translator|av_readdata_pre [25]));

// Location: LCCOMB_X37_Y18_N22
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_byte3_data_nxt~10 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_byte3_data_nxt~10_combout  = (\u0|to_hw_data_s1_translator|av_readdata_pre [25] & ((\u0|to_hw_data_s1_translator|read_latency_shift_reg [0]) # ((\u0|rsp_xbar_demux_001|src1_valid~combout  & 
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[25]~9_combout )))) # (!\u0|to_hw_data_s1_translator|av_readdata_pre [25] & (((\u0|rsp_xbar_demux_001|src1_valid~combout  & 
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[25]~9_combout ))))

	.dataa(\u0|to_hw_data_s1_translator|av_readdata_pre [25]),
	.datab(\u0|to_hw_data_s1_translator|read_latency_shift_reg [0]),
	.datac(\u0|rsp_xbar_demux_001|src1_valid~combout ),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[25]~9_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_byte3_data_nxt~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_byte3_data_nxt~10 .lut_mask = 16'hF888;
defparam \u0|nios2_qsys_0|av_ld_byte3_data_nxt~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y18_N7
cycloneii_lcell_ff \u0|to_hw_data_s1_translator|av_readdata_pre[26] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|to_hw_data|readdata [26]),
	.sdata(gnd),
	.aclr(!\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|to_hw_data_s1_translator|av_readdata_pre [26]));

// Location: LCCOMB_X34_Y21_N6
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_byte3_data_nxt~13 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_byte3_data_nxt~13_combout  = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[26]~11_combout  & ((\u0|rsp_xbar_demux_001|src1_valid~combout ) # ((\u0|to_hw_data_s1_translator|read_latency_shift_reg [0] & 
// \u0|to_hw_data_s1_translator|av_readdata_pre [26])))) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[26]~11_combout  & (\u0|to_hw_data_s1_translator|read_latency_shift_reg [0] & ((\u0|to_hw_data_s1_translator|av_readdata_pre 
// [26]))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[26]~11_combout ),
	.datab(\u0|to_hw_data_s1_translator|read_latency_shift_reg [0]),
	.datac(\u0|rsp_xbar_demux_001|src1_valid~combout ),
	.datad(\u0|to_hw_data_s1_translator|av_readdata_pre [26]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_byte3_data_nxt~13_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_byte3_data_nxt~13 .lut_mask = 16'hECA0;
defparam \u0|nios2_qsys_0|av_ld_byte3_data_nxt~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N22
cycloneii_lcell_comb \u0|nios2_qsys_0|E_alu_result[26]~45 (
// Equation(s):
// \u0|nios2_qsys_0|E_alu_result[26]~45_combout  = (\u0|nios2_qsys_0|W_alu_result[31]~19_combout  & ((\u0|nios2_qsys_0|W_alu_result[31]~18_combout  & ((\u0|nios2_qsys_0|E_shift_rot_result [26]))) # (!\u0|nios2_qsys_0|W_alu_result[31]~18_combout  & 
// (\u0|nios2_qsys_0|E_logic_result[26]~22_combout )))) # (!\u0|nios2_qsys_0|W_alu_result[31]~19_combout  & (((\u0|nios2_qsys_0|W_alu_result[31]~18_combout ))))

	.dataa(\u0|nios2_qsys_0|W_alu_result[31]~19_combout ),
	.datab(\u0|nios2_qsys_0|E_logic_result[26]~22_combout ),
	.datac(\u0|nios2_qsys_0|W_alu_result[31]~18_combout ),
	.datad(\u0|nios2_qsys_0|E_shift_rot_result [26]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_alu_result[26]~45_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_alu_result[26]~45 .lut_mask = 16'hF858;
defparam \u0|nios2_qsys_0|E_alu_result[26]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N16
cycloneii_lcell_comb \u0|nios2_qsys_0|E_alu_result[26]~46 (
// Equation(s):
// \u0|nios2_qsys_0|E_alu_result[26]~46_combout  = (\u0|nios2_qsys_0|W_alu_result[31]~19_combout  & (\u0|nios2_qsys_0|E_alu_result[26]~45_combout )) # (!\u0|nios2_qsys_0|W_alu_result[31]~19_combout  & ((\u0|nios2_qsys_0|E_alu_result[26]~45_combout  & 
// (\u0|nios2_qsys_0|Add1~52_combout )) # (!\u0|nios2_qsys_0|E_alu_result[26]~45_combout  & ((\u0|nios2_qsys_0|Add2~52_combout )))))

	.dataa(\u0|nios2_qsys_0|W_alu_result[31]~19_combout ),
	.datab(\u0|nios2_qsys_0|E_alu_result[26]~45_combout ),
	.datac(\u0|nios2_qsys_0|Add1~52_combout ),
	.datad(\u0|nios2_qsys_0|Add2~52_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_alu_result[26]~46_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_alu_result[26]~46 .lut_mask = 16'hD9C8;
defparam \u0|nios2_qsys_0|E_alu_result[26]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y23_N31
cycloneii_lcell_ff \u0|to_hw_data_s1_translator|av_readdata_pre[27] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|to_hw_data|readdata [27]),
	.sdata(gnd),
	.aclr(!\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|to_hw_data_s1_translator|av_readdata_pre [27]));

// Location: LCCOMB_X34_Y20_N6
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_byte3_data_nxt~15 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_byte3_data_nxt~15_combout  = (\u0|to_hw_data_s1_translator|read_latency_shift_reg [0] & ((\u0|to_hw_data_s1_translator|av_readdata_pre [27]) # ((\u0|rsp_xbar_demux_001|src1_valid~combout  & 
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[27]~55_combout )))) # (!\u0|to_hw_data_s1_translator|read_latency_shift_reg [0] & (((\u0|rsp_xbar_demux_001|src1_valid~combout  & 
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[27]~55_combout ))))

	.dataa(\u0|to_hw_data_s1_translator|read_latency_shift_reg [0]),
	.datab(\u0|to_hw_data_s1_translator|av_readdata_pre [27]),
	.datac(\u0|rsp_xbar_demux_001|src1_valid~combout ),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[27]~55_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_byte3_data_nxt~15_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_byte3_data_nxt~15 .lut_mask = 16'hF888;
defparam \u0|nios2_qsys_0|av_ld_byte3_data_nxt~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N2
cycloneii_lcell_comb \u0|nios2_qsys_0|E_alu_result[27]~47 (
// Equation(s):
// \u0|nios2_qsys_0|E_alu_result[27]~47_combout  = (\u0|nios2_qsys_0|W_alu_result[31]~19_combout  & ((\u0|nios2_qsys_0|W_alu_result[31]~18_combout  & ((\u0|nios2_qsys_0|E_shift_rot_result [27]))) # (!\u0|nios2_qsys_0|W_alu_result[31]~18_combout  & 
// (\u0|nios2_qsys_0|E_logic_result[27]~24_combout )))) # (!\u0|nios2_qsys_0|W_alu_result[31]~19_combout  & (((\u0|nios2_qsys_0|W_alu_result[31]~18_combout ))))

	.dataa(\u0|nios2_qsys_0|W_alu_result[31]~19_combout ),
	.datab(\u0|nios2_qsys_0|E_logic_result[27]~24_combout ),
	.datac(\u0|nios2_qsys_0|W_alu_result[31]~18_combout ),
	.datad(\u0|nios2_qsys_0|E_shift_rot_result [27]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_alu_result[27]~47_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_alu_result[27]~47 .lut_mask = 16'hF858;
defparam \u0|nios2_qsys_0|E_alu_result[27]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N12
cycloneii_lcell_comb \u0|nios2_qsys_0|E_alu_result[27]~48 (
// Equation(s):
// \u0|nios2_qsys_0|E_alu_result[27]~48_combout  = (\u0|nios2_qsys_0|W_alu_result[31]~19_combout  & (((\u0|nios2_qsys_0|E_alu_result[27]~47_combout )))) # (!\u0|nios2_qsys_0|W_alu_result[31]~19_combout  & ((\u0|nios2_qsys_0|E_alu_result[27]~47_combout  & 
// (\u0|nios2_qsys_0|Add1~54_combout )) # (!\u0|nios2_qsys_0|E_alu_result[27]~47_combout  & ((\u0|nios2_qsys_0|Add2~54_combout )))))

	.dataa(\u0|nios2_qsys_0|W_alu_result[31]~19_combout ),
	.datab(\u0|nios2_qsys_0|Add1~54_combout ),
	.datac(\u0|nios2_qsys_0|Add2~54_combout ),
	.datad(\u0|nios2_qsys_0|E_alu_result[27]~47_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_alu_result[27]~48_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_alu_result[27]~48 .lut_mask = 16'hEE50;
defparam \u0|nios2_qsys_0|E_alu_result[27]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y18_N25
cycloneii_lcell_ff \u0|to_hw_data_s1_translator|av_readdata_pre[28] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|to_hw_data|readdata [28]),
	.sdata(gnd),
	.aclr(!\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|to_hw_data_s1_translator|av_readdata_pre [28]));

// Location: LCCOMB_X46_Y22_N2
cycloneii_lcell_comb \u0|nios2_qsys_0|E_alu_result[29]~51 (
// Equation(s):
// \u0|nios2_qsys_0|E_alu_result[29]~51_combout  = (\u0|nios2_qsys_0|W_alu_result[31]~18_combout  & (((\u0|nios2_qsys_0|E_shift_rot_result [29]) # (!\u0|nios2_qsys_0|W_alu_result[31]~19_combout )))) # (!\u0|nios2_qsys_0|W_alu_result[31]~18_combout  & 
// (\u0|nios2_qsys_0|E_logic_result[29]~17_combout  & (\u0|nios2_qsys_0|W_alu_result[31]~19_combout )))

	.dataa(\u0|nios2_qsys_0|W_alu_result[31]~18_combout ),
	.datab(\u0|nios2_qsys_0|E_logic_result[29]~17_combout ),
	.datac(\u0|nios2_qsys_0|W_alu_result[31]~19_combout ),
	.datad(\u0|nios2_qsys_0|E_shift_rot_result [29]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_alu_result[29]~51_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_alu_result[29]~51 .lut_mask = 16'hEA4A;
defparam \u0|nios2_qsys_0|E_alu_result[29]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N12
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_byte3_data_nxt~24 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_byte3_data_nxt~24_combout  = (\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [31] & (\u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg [0] & 
// !\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout ))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [31]),
	.datac(\u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg [0]),
	.datad(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_byte3_data_nxt~24_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_byte3_data_nxt~24 .lut_mask = 16'h00C0;
defparam \u0|nios2_qsys_0|av_ld_byte3_data_nxt~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y18_N21
cycloneii_lcell_ff \u0|to_hw_data_s1_translator|av_readdata_pre[31] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|to_hw_data|readdata [31]),
	.sdata(gnd),
	.aclr(!\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|to_hw_data_s1_translator|av_readdata_pre [31]));

// Location: LCFF_X29_Y19_N15
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [4]));

// Location: LCCOMB_X28_Y19_N12
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~31 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout  = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout  & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [4]))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [4]))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [4]),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~31 .lut_mask = 16'hF0AA;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N2
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~3 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~3_combout  = 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [3] & 
// (((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [36]) # 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [37])) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout )))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [3]),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [36]),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [37]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~3 .lut_mask = 16'hCCC4;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y17_N31
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [6]));

// Location: LCFF_X30_Y21_N21
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|cmd_xbar_mux|src_payload~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [2]));

// Location: LCFF_X29_Y19_N9
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[24] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [24]));

// Location: LCCOMB_X30_Y16_N20
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~33 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~33_combout  = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [24])) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout  & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [24])))

	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [24]),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [24]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~33_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~33 .lut_mask = 16'hF5A0;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N6
cycloneii_lcell_comb \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 (
// Equation(s):
// \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout  = (\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout ) # 
// ((\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_regout  & !\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout ))

	.dataa(vcc),
	.datab(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout ),
	.datac(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_regout ),
	.datad(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout ),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 .lut_mask = 16'hCCFC;
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y18_N5
cycloneii_lcell_ff \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rdata[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rdata[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|r_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rdata [2]));

// Location: LCCOMB_X27_Y18_N6
cycloneii_lcell_comb \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~13 (
	.dataa(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift [5]),
	.datab(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~11_combout ),
	.datac(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rdata [2]),
	.datad(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count [9]),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~13_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~13 .lut_mask = 16'h88C0;
defparam \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N22
cycloneii_lcell_comb \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 (
// Equation(s):
// \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout  = (\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [1]) # 
// ((\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [4]) # ((\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [5]) # 
// (\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [2])))

	.dataa(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [1]),
	.datab(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [4]),
	.datac(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [5]),
	.datad(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [2]),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 .lut_mask = 16'hFFFE;
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N18
cycloneii_lcell_comb \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1 (
// Equation(s):
// \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout  = ((\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [3]) # 
// ((\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ) # (!\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [0]))) # 
// (!\u0|jtag_uart_0|r_val~0_combout )

	.dataa(\u0|jtag_uart_0|r_val~0_combout ),
	.datab(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [3]),
	.datac(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [0]),
	.datad(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1 .lut_mask = 16'hFFDF;
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N12
cycloneii_lcell_comb \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2 (
// Equation(s):
// \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout  = (\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout ) # ((\u0|jtag_uart_0|fifo_wr~regout ) 
// # ((\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout  & \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout )))

	.dataa(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout ),
	.datab(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ),
	.datac(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout ),
	.datad(\u0|jtag_uart_0|fifo_wr~regout ),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2 .lut_mask = 16'hFFEA;
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N18
cycloneii_lcell_comb \u0|to_hw_data|readdata[9] (
// Equation(s):
// \u0|to_hw_data|readdata [9] = (!\u0|nios2_qsys_0|W_alu_result [2] & (!\u0|nios2_qsys_0|W_alu_result [3] & \u0|to_hw_data|data_out [9]))

	.dataa(\u0|nios2_qsys_0|W_alu_result [2]),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|W_alu_result [3]),
	.datad(\u0|to_hw_data|data_out [9]),
	.cin(gnd),
	.combout(\u0|to_hw_data|readdata [9]),
	.cout());
// synopsys translate_off
defparam \u0|to_hw_data|readdata[9] .lut_mask = 16'h0500;
defparam \u0|to_hw_data|readdata[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y18_N11
cycloneii_lcell_ff \A|data[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\A|data[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl0|state.STA_RDB~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\A|data [1]));

// Location: LCFF_X22_Y18_N21
cycloneii_lcell_ff \B|data[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\B|data[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl0|state.STB~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\B|data [0]));

// Location: LCCOMB_X29_Y22_N2
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|break_on_reset~0 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|break_on_reset~0_combout  = 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [19]) # 
// ((!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [18] & 
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|break_on_reset~regout ))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [18]),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|break_on_reset~regout ),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [19]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|break_on_reset~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|break_on_reset~0 .lut_mask = 16'hFF30;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|break_on_reset~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y22_N7
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|din_s1 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|din_s1~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|din_s1~regout ));

// Location: LCCOMB_X41_Y22_N12
cycloneii_lcell_comb \u0|nios2_qsys_0|Equal101~6 (
// Equation(s):
// \u0|nios2_qsys_0|Equal101~6_combout  = (\u0|nios2_qsys_0|D_iw [12] & (\u0|nios2_qsys_0|D_iw [14] & (\u0|nios2_qsys_0|Equal101~1_combout  & \u0|nios2_qsys_0|D_ctrl_retaddr~0_combout )))

	.dataa(\u0|nios2_qsys_0|D_iw [12]),
	.datab(\u0|nios2_qsys_0|D_iw [14]),
	.datac(\u0|nios2_qsys_0|Equal101~1_combout ),
	.datad(\u0|nios2_qsys_0|D_ctrl_retaddr~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|Equal101~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|Equal101~6 .lut_mask = 16'h8000;
defparam \u0|nios2_qsys_0|Equal101~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N14
cycloneii_lcell_comb \u0|nios2_qsys_0|D_ctrl_crst~0 (
// Equation(s):
// \u0|nios2_qsys_0|D_ctrl_crst~0_combout  = (\u0|nios2_qsys_0|D_iw [15] & \u0|nios2_qsys_0|D_iw [16])

	.dataa(vcc),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|D_iw [15]),
	.datad(\u0|nios2_qsys_0|D_iw [16]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|D_ctrl_crst~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|D_ctrl_crst~0 .lut_mask = 16'hF000;
defparam \u0|nios2_qsys_0|D_ctrl_crst~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N14
cycloneii_lcell_comb \u0|nios2_qsys_0|D_ctrl_crst~1 (
// Equation(s):
// \u0|nios2_qsys_0|D_ctrl_crst~1_combout  = (\u0|nios2_qsys_0|D_iw [12] & (\u0|nios2_qsys_0|D_iw [14] & (\u0|nios2_qsys_0|D_ctrl_retaddr~0_combout  & \u0|nios2_qsys_0|D_ctrl_crst~0_combout )))

	.dataa(\u0|nios2_qsys_0|D_iw [12]),
	.datab(\u0|nios2_qsys_0|D_iw [14]),
	.datac(\u0|nios2_qsys_0|D_ctrl_retaddr~0_combout ),
	.datad(\u0|nios2_qsys_0|D_ctrl_crst~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|D_ctrl_crst~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|D_ctrl_crst~1 .lut_mask = 16'h8000;
defparam \u0|nios2_qsys_0|D_ctrl_crst~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N22
cycloneii_lcell_comb \u0|nios2_qsys_0|W_ienable_reg_nxt~1 (
// Equation(s):
// \u0|nios2_qsys_0|W_ienable_reg_nxt~1_combout  = (\u0|nios2_qsys_0|R_ctrl_wrctl_inst~regout  & (\u0|nios2_qsys_0|D_iw [7] & (\u0|nios2_qsys_0|D_iw [6] & !\u0|nios2_qsys_0|D_iw [8])))

	.dataa(\u0|nios2_qsys_0|R_ctrl_wrctl_inst~regout ),
	.datab(\u0|nios2_qsys_0|D_iw [7]),
	.datac(\u0|nios2_qsys_0|D_iw [6]),
	.datad(\u0|nios2_qsys_0|D_iw [8]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|W_ienable_reg_nxt~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|W_ienable_reg_nxt~1 .lut_mask = 16'h0080;
defparam \u0|nios2_qsys_0|W_ienable_reg_nxt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N24
cycloneii_lcell_comb \u0|nios2_qsys_0|W_ienable_reg[5]~0 (
// Equation(s):
// \u0|nios2_qsys_0|W_ienable_reg[5]~0_combout  = (\u0|nios2_qsys_0|E_valid~regout  & ((\u0|nios2_qsys_0|W_ienable_reg_nxt~1_combout  & (\u0|nios2_qsys_0|E_src1 [5])) # (!\u0|nios2_qsys_0|W_ienable_reg_nxt~1_combout  & ((\u0|nios2_qsys_0|W_ienable_reg 
// [5]))))) # (!\u0|nios2_qsys_0|E_valid~regout  & (((\u0|nios2_qsys_0|W_ienable_reg [5]))))

	.dataa(\u0|nios2_qsys_0|E_valid~regout ),
	.datab(\u0|nios2_qsys_0|E_src1 [5]),
	.datac(\u0|nios2_qsys_0|W_ienable_reg [5]),
	.datad(\u0|nios2_qsys_0|W_ienable_reg_nxt~1_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|W_ienable_reg[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|W_ienable_reg[5]~0 .lut_mask = 16'hD8F0;
defparam \u0|nios2_qsys_0|W_ienable_reg[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y18_N1
cycloneii_lcell_ff \B|data[22] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\B|data[22]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl0|state.STB~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\B|data [22]));

// Location: LCFF_X22_Y18_N31
cycloneii_lcell_ff \A|data[21] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\A|data[21]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl0|state.STA_RDB~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\A|data [21]));

// Location: LCFF_X22_Y18_N3
cycloneii_lcell_ff \A|data[20] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\A|data[20]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl0|state.STA_RDB~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\A|data [20]));

// Location: LCFF_X22_Y18_N15
cycloneii_lcell_ff \A|data[19] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\A|data[19]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl0|state.STA_RDB~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\A|data [19]));

// Location: LCFF_X22_Y18_N9
cycloneii_lcell_ff \B|data[18] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18~PORTBDATAOUT0 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl0|state.STB~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\B|data [18]));

// Location: LCFF_X24_Y19_N9
cycloneii_lcell_ff \B|data[17] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\B|data[17]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl0|state.STB~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\B|data [17]));

// Location: LCFF_X24_Y19_N23
cycloneii_lcell_ff \A|data[16] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16~PORTBDATAOUT0 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl0|state.STA_RDB~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\A|data [16]));

// Location: LCFF_X24_Y19_N3
cycloneii_lcell_ff \A|data[15] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15~PORTBDATAOUT0 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl0|state.STA_RDB~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\A|data [15]));

// Location: LCFF_X24_Y19_N31
cycloneii_lcell_ff \A|data[14] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\A|data[14]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl0|state.STA_RDB~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\A|data [14]));

// Location: LCFF_X24_Y19_N17
cycloneii_lcell_ff \B|data[13] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\B|data[13]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl0|state.STB~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\B|data [13]));

// Location: LCFF_X24_Y19_N5
cycloneii_lcell_ff \B|data[12] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12~PORTBDATAOUT0 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl0|state.STB~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\B|data [12]));

// Location: LCFF_X24_Y19_N25
cycloneii_lcell_ff \B|data[11] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\B|data[11]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl0|state.STB~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\B|data [11]));

// Location: LCFF_X22_Y19_N9
cycloneii_lcell_ff \B|data[10] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10~PORTBDATAOUT0 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl0|state.STB~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\B|data [10]));

// Location: LCFF_X22_Y19_N31
cycloneii_lcell_ff \A|data[9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9~PORTBDATAOUT0 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl0|state.STA_RDB~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\A|data [9]));

// Location: LCFF_X22_Y19_N17
cycloneii_lcell_ff \B|data[8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\B|data[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl0|state.STB~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\B|data [8]));

// Location: LCFF_X22_Y19_N21
cycloneii_lcell_ff \B|data[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7~PORTBDATAOUT0 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl0|state.STB~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\B|data [7]));

// Location: LCFF_X22_Y19_N3
cycloneii_lcell_ff \A|data[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\A|data[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl0|state.STA_RDB~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\A|data [6]));

// Location: LCFF_X22_Y19_N15
cycloneii_lcell_ff \A|data[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\A|data[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl0|state.STA_RDB~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\A|data [5]));

// Location: LCFF_X22_Y19_N1
cycloneii_lcell_ff \B|data[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4~PORTBDATAOUT0 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl0|state.STB~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\B|data [4]));

// Location: LCFF_X24_Y18_N27
cycloneii_lcell_ff \A|data[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\A|data[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl0|state.STA_RDB~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\A|data [3]));

// Location: LCFF_X24_Y18_N5
cycloneii_lcell_ff \B|data[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2~PORTBDATAOUT0 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl0|state.STB~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\B|data [2]));

// Location: LCFF_X24_Y18_N3
cycloneii_lcell_ff \A|data[23] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\A|data[23]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl0|state.STA_RDB~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\A|data [23]));

// Location: LCFF_X24_Y18_N31
cycloneii_lcell_ff \A|data[24] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\A|data[24]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl0|state.STA_RDB~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\A|data [24]));

// Location: LCFF_X24_Y18_N25
cycloneii_lcell_ff \B|data[25] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\B|data[25]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl0|state.STB~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\B|data [25]));

// Location: LCFF_X24_Y18_N23
cycloneii_lcell_ff \A|data[26] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\A|data[26]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl0|state.STA_RDB~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\A|data [26]));

// Location: LCCOMB_X29_Y19_N28
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~4 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~4_combout  = 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [21] & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [37]) # 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [36]) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ))))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [37]),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [36]),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [21]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~4 .lut_mask = 16'hEF00;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y18_N25
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[24] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[24]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [24]));

// Location: LCCOMB_X33_Y20_N24
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~11 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~11_combout  = (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [8] & ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~0_combout ))) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [8] & (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [11]))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [11]),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [8]),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~11_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~11 .lut_mask = 16'hE2E2;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N0
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~12 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~12_combout  = (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [8] & ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~0_combout ))) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [8] & (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [13]))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [8]),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [13]),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~12_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~12 .lut_mask = 16'hFA50;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N10
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~17 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~17_combout  = (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [8] & ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~0_combout ))) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [8] & (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [21]))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [21]),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [8]),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~17_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~17 .lut_mask = 16'hFC0C;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N20
cycloneii_lcell_comb \u0|to_hw_data|readdata[16] (
// Equation(s):
// \u0|to_hw_data|readdata [16] = (\u0|to_hw_data|data_out [16] & (!\u0|nios2_qsys_0|W_alu_result [2] & !\u0|nios2_qsys_0|W_alu_result [3]))

	.dataa(vcc),
	.datab(\u0|to_hw_data|data_out [16]),
	.datac(\u0|nios2_qsys_0|W_alu_result [2]),
	.datad(\u0|nios2_qsys_0|W_alu_result [3]),
	.cin(gnd),
	.combout(\u0|to_hw_data|readdata [16]),
	.cout());
// synopsys translate_off
defparam \u0|to_hw_data|readdata[16] .lut_mask = 16'h000C;
defparam \u0|to_hw_data|readdata[16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N20
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~19 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~19_combout  = (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [8] & ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~0_combout ))) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [8] & (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [6]))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [6]),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~0_combout ),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [8]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~19_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~19 .lut_mask = 16'hF0CC;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N14
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~20 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~20_combout  = (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [8] & (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~0_combout )) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [8] & ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [20])))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~0_combout ),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [20]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [8]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~20_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~20 .lut_mask = 16'hAACC;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N22
cycloneii_lcell_comb \u0|to_hw_data|readdata[15] (
// Equation(s):
// \u0|to_hw_data|readdata [15] = (!\u0|nios2_qsys_0|W_alu_result [2] & (\u0|to_hw_data|data_out [15] & !\u0|nios2_qsys_0|W_alu_result [3]))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|W_alu_result [2]),
	.datac(\u0|to_hw_data|data_out [15]),
	.datad(\u0|nios2_qsys_0|W_alu_result [3]),
	.cin(gnd),
	.combout(\u0|to_hw_data|readdata [15]),
	.cout());
// synopsys translate_off
defparam \u0|to_hw_data|readdata[15] .lut_mask = 16'h0030;
defparam \u0|to_hw_data|readdata[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y21_N15
cycloneii_lcell_ff \u0|jtag_uart_0|rvalid (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|rvalid~0_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|rvalid~regout ));

// Location: LCCOMB_X30_Y19_N12
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~21 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~21_combout  = (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [8] & ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~0_combout ))) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [8] & (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [19]))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [8]),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [19]),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~21_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~21 .lut_mask = 16'hFA50;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N2
cycloneii_lcell_comb \u0|to_hw_data|readdata[14] (
// Equation(s):
// \u0|to_hw_data|readdata [14] = (!\u0|nios2_qsys_0|W_alu_result [2] & (\u0|to_hw_data|data_out [14] & !\u0|nios2_qsys_0|W_alu_result [3]))

	.dataa(\u0|nios2_qsys_0|W_alu_result [2]),
	.datab(\u0|to_hw_data|data_out [14]),
	.datac(\u0|nios2_qsys_0|W_alu_result [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|to_hw_data|readdata [14]),
	.cout());
// synopsys translate_off
defparam \u0|to_hw_data|readdata[14] .lut_mask = 16'h0404;
defparam \u0|to_hw_data|readdata[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y21_N3
cycloneii_lcell_ff \u0|jtag_uart_0|woverflow (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|woverflow~2_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|woverflow~regout ));

// Location: LCCOMB_X30_Y19_N6
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~22 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~22_combout  = (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [8] & ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~0_combout ))) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [8] & (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [18]))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [8]),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [18]),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~22_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~22 .lut_mask = 16'hFA50;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N4
cycloneii_lcell_comb \u0|to_hw_data|readdata[13] (
// Equation(s):
// \u0|to_hw_data|readdata [13] = (\u0|to_hw_data|data_out [13] & (!\u0|nios2_qsys_0|W_alu_result [3] & !\u0|nios2_qsys_0|W_alu_result [2]))

	.dataa(vcc),
	.datab(\u0|to_hw_data|data_out [13]),
	.datac(\u0|nios2_qsys_0|W_alu_result [3]),
	.datad(\u0|nios2_qsys_0|W_alu_result [2]),
	.cin(gnd),
	.combout(\u0|to_hw_data|readdata [13]),
	.cout());
// synopsys translate_off
defparam \u0|to_hw_data|readdata[13] .lut_mask = 16'h000C;
defparam \u0|to_hw_data|readdata[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N18
cycloneii_lcell_comb \u0|to_hw_data|readdata[12] (
// Equation(s):
// \u0|to_hw_data|readdata [12] = (\u0|to_hw_data|data_out [12] & (!\u0|nios2_qsys_0|W_alu_result [3] & !\u0|nios2_qsys_0|W_alu_result [2]))

	.dataa(\u0|to_hw_data|data_out [12]),
	.datab(\u0|nios2_qsys_0|W_alu_result [3]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|W_alu_result [2]),
	.cin(gnd),
	.combout(\u0|to_hw_data|readdata [12]),
	.cout());
// synopsys translate_off
defparam \u0|to_hw_data|readdata[12] .lut_mask = 16'h0022;
defparam \u0|to_hw_data|readdata[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N10
cycloneii_lcell_comb \u0|to_hw_data|readdata[11] (
// Equation(s):
// \u0|to_hw_data|readdata [11] = (\u0|to_hw_data|data_out [11] & (!\u0|nios2_qsys_0|W_alu_result [2] & !\u0|nios2_qsys_0|W_alu_result [3]))

	.dataa(\u0|to_hw_data|data_out [11]),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|W_alu_result [2]),
	.datad(\u0|nios2_qsys_0|W_alu_result [3]),
	.cin(gnd),
	.combout(\u0|to_hw_data|readdata [11]),
	.cout());
// synopsys translate_off
defparam \u0|to_hw_data|readdata[11] .lut_mask = 16'h000A;
defparam \u0|to_hw_data|readdata[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N4
cycloneii_lcell_comb \u0|to_hw_data|readdata[10] (
// Equation(s):
// \u0|to_hw_data|readdata [10] = (!\u0|nios2_qsys_0|W_alu_result [2] & (\u0|to_hw_data|data_out [10] & !\u0|nios2_qsys_0|W_alu_result [3]))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|W_alu_result [2]),
	.datac(\u0|to_hw_data|data_out [10]),
	.datad(\u0|nios2_qsys_0|W_alu_result [3]),
	.cin(gnd),
	.combout(\u0|to_hw_data|readdata [10]),
	.cout());
// synopsys translate_off
defparam \u0|to_hw_data|readdata[10] .lut_mask = 16'h0030;
defparam \u0|to_hw_data|readdata[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y21_N21
cycloneii_lcell_ff \u0|jtag_uart_0|ac (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|ac~1_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|ac~regout ));

// Location: LCCOMB_X35_Y19_N30
cycloneii_lcell_comb \u0|to_hw_data|readdata[8] (
// Equation(s):
// \u0|to_hw_data|readdata [8] = (\u0|to_hw_data|data_out [8] & (!\u0|nios2_qsys_0|W_alu_result [2] & !\u0|nios2_qsys_0|W_alu_result [3]))

	.dataa(\u0|to_hw_data|data_out [8]),
	.datab(\u0|nios2_qsys_0|W_alu_result [2]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|W_alu_result [3]),
	.cin(gnd),
	.combout(\u0|to_hw_data|readdata [8]),
	.cout());
// synopsys translate_off
defparam \u0|to_hw_data|readdata[8] .lut_mask = 16'h0022;
defparam \u0|to_hw_data|readdata[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N24
cycloneii_lcell_comb \u0|to_hw_data|readdata[7] (
// Equation(s):
// \u0|to_hw_data|readdata [7] = (!\u0|nios2_qsys_0|W_alu_result [2] & (\u0|to_hw_data|data_out [7] & !\u0|nios2_qsys_0|W_alu_result [3]))

	.dataa(\u0|nios2_qsys_0|W_alu_result [2]),
	.datab(\u0|to_hw_data|data_out [7]),
	.datac(\u0|nios2_qsys_0|W_alu_result [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|to_hw_data|readdata [7]),
	.cout());
// synopsys translate_off
defparam \u0|to_hw_data|readdata[7] .lut_mask = 16'h0404;
defparam \u0|to_hw_data|readdata[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N12
cycloneii_lcell_comb \u0|jtag_uart_0|av_readdata[7]~5 (
// Equation(s):
// \u0|jtag_uart_0|av_readdata[7]~5_combout  = (\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b [7] & \u0|jtag_uart_0|read_0~regout )

	.dataa(vcc),
	.datab(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b [7]),
	.datac(vcc),
	.datad(\u0|jtag_uart_0|read_0~regout ),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|av_readdata[7]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|av_readdata[7]~5 .lut_mask = 16'hCC00;
defparam \u0|jtag_uart_0|av_readdata[7]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N10
cycloneii_lcell_comb \u0|to_hw_data|readdata[6] (
// Equation(s):
// \u0|to_hw_data|readdata [6] = (!\u0|nios2_qsys_0|W_alu_result [2] & (\u0|to_hw_data|data_out [6] & !\u0|nios2_qsys_0|W_alu_result [3]))

	.dataa(\u0|nios2_qsys_0|W_alu_result [2]),
	.datab(\u0|to_hw_data|data_out [6]),
	.datac(\u0|nios2_qsys_0|W_alu_result [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|to_hw_data|readdata [6]),
	.cout());
// synopsys translate_off
defparam \u0|to_hw_data|readdata[6] .lut_mask = 16'h0404;
defparam \u0|to_hw_data|readdata[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N0
cycloneii_lcell_comb \u0|jtag_uart_0|av_readdata[6]~6 (
// Equation(s):
// \u0|jtag_uart_0|av_readdata[6]~6_combout  = (\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b [6] & \u0|jtag_uart_0|read_0~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b [6]),
	.datad(\u0|jtag_uart_0|read_0~regout ),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|av_readdata[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|av_readdata[6]~6 .lut_mask = 16'hF000;
defparam \u0|jtag_uart_0|av_readdata[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N30
cycloneii_lcell_comb \u0|to_hw_data|readdata[5] (
// Equation(s):
// \u0|to_hw_data|readdata [5] = (!\u0|nios2_qsys_0|W_alu_result [2] & (\u0|to_hw_data|data_out [5] & !\u0|nios2_qsys_0|W_alu_result [3]))

	.dataa(\u0|nios2_qsys_0|W_alu_result [2]),
	.datab(\u0|to_hw_data|data_out [5]),
	.datac(\u0|nios2_qsys_0|W_alu_result [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|to_hw_data|readdata [5]),
	.cout());
// synopsys translate_off
defparam \u0|to_hw_data|readdata[5] .lut_mask = 16'h0404;
defparam \u0|to_hw_data|readdata[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N18
cycloneii_lcell_comb \u0|jtag_uart_0|av_readdata[5]~7 (
// Equation(s):
// \u0|jtag_uart_0|av_readdata[5]~7_combout  = (\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b [5] & \u0|jtag_uart_0|read_0~regout )

	.dataa(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|jtag_uart_0|read_0~regout ),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|av_readdata[5]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|av_readdata[5]~7 .lut_mask = 16'hAA00;
defparam \u0|jtag_uart_0|av_readdata[5]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N8
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~25 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~25_combout  = (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [8] & ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~0_combout ))) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [8] & (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [9]))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [9]),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~0_combout ),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [8]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~25_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~25 .lut_mask = 16'hF0CC;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N0
cycloneii_lcell_comb \u0|to_sw_sig|read_mux_out[0]~0 (
// Equation(s):
// \u0|to_sw_sig|read_mux_out[0]~0_combout  = (\ctrl0|state.SEND_DONE~regout ) # ((\ctrl0|state.READ_LENGTH~regout ) # ((\ctrl0|state.READ_ADDR_B~regout ) # (\ctrl0|state.RESET~regout )))

	.dataa(\ctrl0|state.SEND_DONE~regout ),
	.datab(\ctrl0|state.READ_LENGTH~regout ),
	.datac(\ctrl0|state.READ_ADDR_B~regout ),
	.datad(\ctrl0|state.RESET~regout ),
	.cin(gnd),
	.combout(\u0|to_sw_sig|read_mux_out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|to_sw_sig|read_mux_out[0]~0 .lut_mask = 16'hFFFE;
defparam \u0|to_sw_sig|read_mux_out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N14
cycloneii_lcell_comb \u0|to_sw_sig|read_mux_out[0]~1 (
// Equation(s):
// \u0|to_sw_sig|read_mux_out[0]~1_combout  = (!\u0|to_sw_sig|Equal0~0_combout  & ((\ctrl0|state.READ_ADDR_S~regout ) # ((\ctrl0|state.READ_ADDR_A~regout ) # (\u0|to_sw_sig|read_mux_out[0]~0_combout ))))

	.dataa(\ctrl0|state.READ_ADDR_S~regout ),
	.datab(\ctrl0|state.READ_ADDR_A~regout ),
	.datac(\u0|to_sw_sig|Equal0~0_combout ),
	.datad(\u0|to_sw_sig|read_mux_out[0]~0_combout ),
	.cin(gnd),
	.combout(\u0|to_sw_sig|read_mux_out[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|to_sw_sig|read_mux_out[0]~1 .lut_mask = 16'h0F0E;
defparam \u0|to_sw_sig|read_mux_out[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N2
cycloneii_lcell_comb \u0|to_hw_data|readdata[18] (
// Equation(s):
// \u0|to_hw_data|readdata [18] = (!\u0|nios2_qsys_0|W_alu_result [2] & (\u0|to_hw_data|data_out [18] & !\u0|nios2_qsys_0|W_alu_result [3]))

	.dataa(\u0|nios2_qsys_0|W_alu_result [2]),
	.datab(\u0|to_hw_data|data_out [18]),
	.datac(\u0|nios2_qsys_0|W_alu_result [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|to_hw_data|readdata [18]),
	.cout());
// synopsys translate_off
defparam \u0|to_hw_data|readdata[18] .lut_mask = 16'h0404;
defparam \u0|to_hw_data|readdata[18] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N10
cycloneii_lcell_comb \u0|to_hw_data|readdata[23] (
// Equation(s):
// \u0|to_hw_data|readdata [23] = (!\u0|nios2_qsys_0|W_alu_result [2] & (!\u0|nios2_qsys_0|W_alu_result [3] & \u0|to_hw_data|data_out [23]))

	.dataa(\u0|nios2_qsys_0|W_alu_result [2]),
	.datab(\u0|nios2_qsys_0|W_alu_result [3]),
	.datac(\u0|to_hw_data|data_out [23]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|to_hw_data|readdata [23]),
	.cout());
// synopsys translate_off
defparam \u0|to_hw_data|readdata[23] .lut_mask = 16'h1010;
defparam \u0|to_hw_data|readdata[23] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N28
cycloneii_lcell_comb \u0|to_hw_data|readdata[25] (
// Equation(s):
// \u0|to_hw_data|readdata [25] = (!\u0|nios2_qsys_0|W_alu_result [2] & (!\u0|nios2_qsys_0|W_alu_result [3] & \u0|to_hw_data|data_out [25]))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|W_alu_result [2]),
	.datac(\u0|nios2_qsys_0|W_alu_result [3]),
	.datad(\u0|to_hw_data|data_out [25]),
	.cin(gnd),
	.combout(\u0|to_hw_data|readdata [25]),
	.cout());
// synopsys translate_off
defparam \u0|to_hw_data|readdata[25] .lut_mask = 16'h0300;
defparam \u0|to_hw_data|readdata[25] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N6
cycloneii_lcell_comb \u0|to_hw_data|readdata[26] (
// Equation(s):
// \u0|to_hw_data|readdata [26] = (\u0|to_hw_data|data_out [26] & (!\u0|nios2_qsys_0|W_alu_result [2] & !\u0|nios2_qsys_0|W_alu_result [3]))

	.dataa(\u0|to_hw_data|data_out [26]),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|W_alu_result [2]),
	.datad(\u0|nios2_qsys_0|W_alu_result [3]),
	.cin(gnd),
	.combout(\u0|to_hw_data|readdata [26]),
	.cout());
// synopsys translate_off
defparam \u0|to_hw_data|readdata[26] .lut_mask = 16'h000A;
defparam \u0|to_hw_data|readdata[26] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N30
cycloneii_lcell_comb \u0|to_hw_data|readdata[27] (
// Equation(s):
// \u0|to_hw_data|readdata [27] = (\u0|to_hw_data|data_out [27] & (!\u0|nios2_qsys_0|W_alu_result [2] & !\u0|nios2_qsys_0|W_alu_result [3]))

	.dataa(vcc),
	.datab(\u0|to_hw_data|data_out [27]),
	.datac(\u0|nios2_qsys_0|W_alu_result [2]),
	.datad(\u0|nios2_qsys_0|W_alu_result [3]),
	.cin(gnd),
	.combout(\u0|to_hw_data|readdata [27]),
	.cout());
// synopsys translate_off
defparam \u0|to_hw_data|readdata[27] .lut_mask = 16'h000C;
defparam \u0|to_hw_data|readdata[27] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N24
cycloneii_lcell_comb \u0|to_hw_data|readdata[28] (
// Equation(s):
// \u0|to_hw_data|readdata [28] = (\u0|to_hw_data|data_out [28] & (!\u0|nios2_qsys_0|W_alu_result [2] & !\u0|nios2_qsys_0|W_alu_result [3]))

	.dataa(\u0|to_hw_data|data_out [28]),
	.datab(\u0|nios2_qsys_0|W_alu_result [2]),
	.datac(\u0|nios2_qsys_0|W_alu_result [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|to_hw_data|readdata [28]),
	.cout());
// synopsys translate_off
defparam \u0|to_hw_data|readdata[28] .lut_mask = 16'h0202;
defparam \u0|to_hw_data|readdata[28] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N20
cycloneii_lcell_comb \u0|to_hw_data|readdata[31] (
// Equation(s):
// \u0|to_hw_data|readdata [31] = (!\u0|nios2_qsys_0|W_alu_result [2] & (!\u0|nios2_qsys_0|W_alu_result [3] & \u0|to_hw_data|data_out [31]))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|W_alu_result [2]),
	.datac(\u0|nios2_qsys_0|W_alu_result [3]),
	.datad(\u0|to_hw_data|data_out [31]),
	.cin(gnd),
	.combout(\u0|to_hw_data|readdata [31]),
	.cout());
// synopsys translate_off
defparam \u0|to_hw_data|readdata[31] .lut_mask = 16'h0300;
defparam \u0|to_hw_data|readdata[31] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N14
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~5 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~5_combout  = 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [4] & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [37]) # 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [36]) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ))))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [37]),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [36]),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [4]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~5 .lut_mask = 16'hEF00;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y20_N23
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [7]));

// Location: LCCOMB_X30_Y21_N20
cycloneii_lcell_comb \u0|cmd_xbar_mux|src_payload~3 (
// Equation(s):
// \u0|cmd_xbar_mux|src_payload~3_combout  = (\u0|nios2_qsys_0|d_writedata [2] & \u0|cmd_xbar_mux|saved_grant [1])

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|d_writedata [2]),
	.datac(\u0|cmd_xbar_mux|saved_grant [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux|src_payload~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux|src_payload~3 .lut_mask = 16'hC0C0;
defparam \u0|cmd_xbar_mux|src_payload~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y18_N1
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[25] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [25]));

// Location: LCCOMB_X27_Y20_N0
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~41 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~41_combout  = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [25])) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout  & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [25])))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [25]),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [25]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~41_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~41 .lut_mask = 16'hACAC;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y18_N9
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[29] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [29]));

// Location: LCCOMB_X27_Y20_N20
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~49 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~49_combout  = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout  & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [29]))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [29]))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [29]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [29]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~49_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~49 .lut_mask = 16'hFA0A;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y18_N29
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[31] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [31]));

// Location: LCFF_X29_Y22_N25
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|resetlatch (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|resetlatch~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|resetlatch~regout ));

// Location: LCCOMB_X29_Y19_N8
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~6 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~6_combout  = 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [24] & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [36]) # 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [37]) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ))))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [24]),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [36]),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [37]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~6 .lut_mask = 16'hAA8A;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y18_N9
cycloneii_lcell_ff \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rdata[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b [3]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|r_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rdata [3]));

// Location: LCCOMB_X27_Y18_N8
cycloneii_lcell_comb \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~14 (
	.dataa(vcc),
	.datab(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift [6]),
	.datac(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rdata [3]),
	.datad(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count [9]),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~14_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~14 .lut_mask = 16'hCCF0;
defparam \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N24
cycloneii_lcell_comb \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1 (
// Equation(s):
// \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout  = (\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [1] & 
// (\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [3] & (\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [0] & 
// \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [2])))

	.dataa(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [1]),
	.datab(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [3]),
	.datac(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [0]),
	.datad(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [2]),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1 .lut_mask = 16'h8000;
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y21_N15
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata[22] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|cmd_xbar_mux|src_payload~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [22]));

// Location: LCFF_X34_Y18_N25
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|byteenable[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|cmd_xbar_mux|src_data [34]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|byteenable [2]));

// Location: LCFF_X34_Y18_N17
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|byteenable[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|cmd_xbar_mux|src_data [33]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|byteenable [1]));

// Location: LCFF_X33_Y19_N17
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata[14] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|cmd_xbar_mux|src_payload~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [14]));

// Location: LCFF_X32_Y19_N25
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata[16] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|cmd_xbar_mux|src_payload~17_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [16]));

// Location: LCFF_X24_Y18_N11
cycloneii_lcell_ff \A|data[27] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27~PORTBDATAOUT0 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl0|state.STA_RDB~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\A|data [27]));

// Location: LCFF_X24_Y18_N13
cycloneii_lcell_ff \B|data[28] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28~PORTBDATAOUT0 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl0|state.STB~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\B|data [28]));

// Location: LCFF_X22_Y19_N7
cycloneii_lcell_ff \A|data[29] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\A|data[29]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl0|state.STA_RDB~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\A|data [29]));

// Location: LCFF_X24_Y19_N29
cycloneii_lcell_ff \B|data[30] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30~PORTBDATAOUT0 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl0|state.STB~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\B|data [30]));

// Location: LCCOMB_X32_Y21_N14
cycloneii_lcell_comb \u0|jtag_uart_0|rvalid~0 (
// Equation(s):
// \u0|jtag_uart_0|rvalid~0_combout  = (\u0|jtag_uart_0|fifo_rd~0_combout ) # ((!\u0|jtag_uart_0|fifo_rd~1_combout  & \u0|jtag_uart_0|rvalid~regout ))

	.dataa(\u0|jtag_uart_0|fifo_rd~1_combout ),
	.datab(vcc),
	.datac(\u0|jtag_uart_0|rvalid~regout ),
	.datad(\u0|jtag_uart_0|fifo_rd~0_combout ),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|rvalid~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|rvalid~0 .lut_mask = 16'hFF50;
defparam \u0|jtag_uart_0|rvalid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N2
cycloneii_lcell_comb \u0|jtag_uart_0|woverflow~2 (
// Equation(s):
// \u0|jtag_uart_0|woverflow~2_combout  = (\u0|jtag_uart_0|woverflow~3_combout  & (\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout )) # (!\u0|jtag_uart_0|woverflow~3_combout  & 
// ((\u0|jtag_uart_0|woverflow~regout )))

	.dataa(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout ),
	.datab(vcc),
	.datac(\u0|jtag_uart_0|woverflow~regout ),
	.datad(\u0|jtag_uart_0|woverflow~3_combout ),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|woverflow~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|woverflow~2 .lut_mask = 16'hAAF0;
defparam \u0|jtag_uart_0|woverflow~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N8
cycloneii_lcell_comb \u0|jtag_uart_0|ac~0 (
// Equation(s):
// \u0|jtag_uart_0|ac~0_combout  = (\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_regout ) # (\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0_regout )

	.dataa(vcc),
	.datab(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_regout ),
	.datac(vcc),
	.datad(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0_regout ),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|ac~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|ac~0 .lut_mask = 16'hFFCC;
defparam \u0|jtag_uart_0|ac~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N20
cycloneii_lcell_comb \u0|jtag_uart_0|ac~1 (
// Equation(s):
// \u0|jtag_uart_0|ac~1_combout  = (\u0|jtag_uart_0|ac~0_combout ) # ((\u0|jtag_uart_0|ac~regout  & ((!\u0|jtag_uart_0|ien_AF~2_combout ) # (!\u0|nios2_qsys_0|d_writedata [10]))))

	.dataa(\u0|nios2_qsys_0|d_writedata [10]),
	.datab(\u0|jtag_uart_0|ac~0_combout ),
	.datac(\u0|jtag_uart_0|ac~regout ),
	.datad(\u0|jtag_uart_0|ien_AF~2_combout ),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|ac~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|ac~1 .lut_mask = 16'hDCFC;
defparam \u0|jtag_uart_0|ac~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y19_N5
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata[9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|cmd_xbar_mux|src_payload~26_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [9]));

// Location: LCFF_X31_Y18_N7
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~21_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [6]));

// Location: LCCOMB_X28_Y19_N16
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|Mux30~0 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|Mux30~0_combout  = (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout  & 
// ((\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout  & (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [6])) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout  & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [6])))))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [6]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [6]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|Mux30~0 .lut_mask = 16'h0B08;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N0
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~10 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~10_combout  = 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [25] & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [37]) # 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [36]) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ))))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [37]),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [25]),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [36]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~10 .lut_mask = 16'hCC8C;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N8
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~14 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~14_combout  = 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [29] & 
// (((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [37]) # 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [36])) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout )))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [29]),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [37]),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [36]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~14_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~14 .lut_mask = 16'hAAA2;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N28
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~16 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~16_combout  = 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [31] & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [37]) # 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [36]) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ))))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [37]),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [31]),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [36]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~16_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~16 .lut_mask = 16'hF0B0;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N24
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|resetlatch~0 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|resetlatch~0_combout  = 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout  & 
// (((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|resetlatch~regout  & 
// !\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [24])))) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout  & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|dreg [0]) # ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|resetlatch~regout ))))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|dreg [0]),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout ),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|resetlatch~regout ),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [24]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|resetlatch~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|resetlatch~0 .lut_mask = 16'h32F2;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|resetlatch~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y18_N21
cycloneii_lcell_ff \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rdata[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b [4]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|r_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rdata [4]));

// Location: LCCOMB_X27_Y18_N20
cycloneii_lcell_comb \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~16 (
	.dataa(vcc),
	.datab(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift [7]),
	.datac(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rdata [4]),
	.datad(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count [9]),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~16_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~16 .lut_mask = 16'hCCF0;
defparam \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y16_N11
cycloneii_lcell_ff \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count~9_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count [3]));

// Location: LCCOMB_X29_Y21_N14
cycloneii_lcell_comb \u0|cmd_xbar_mux|src_payload~6 (
// Equation(s):
// \u0|cmd_xbar_mux|src_payload~6_combout  = (\u0|cmd_xbar_mux|saved_grant [1] & \u0|nios2_qsys_0|d_writedata [22])

	.dataa(vcc),
	.datab(\u0|cmd_xbar_mux|saved_grant [1]),
	.datac(\u0|nios2_qsys_0|d_writedata [22]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux|src_payload~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux|src_payload~6 .lut_mask = 16'hC0C0;
defparam \u0|cmd_xbar_mux|src_payload~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N24
cycloneii_lcell_comb \u0|cmd_xbar_mux|src_data[34] (
// Equation(s):
// \u0|cmd_xbar_mux|src_data [34] = (\u0|cmd_xbar_mux|saved_grant [0]) # ((\u0|cmd_xbar_mux|saved_grant [1] & \u0|nios2_qsys_0|d_byteenable [2]))

	.dataa(vcc),
	.datab(\u0|cmd_xbar_mux|saved_grant [0]),
	.datac(\u0|cmd_xbar_mux|saved_grant [1]),
	.datad(\u0|nios2_qsys_0|d_byteenable [2]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux|src_data [34]),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux|src_data[34] .lut_mask = 16'hFCCC;
defparam \u0|cmd_xbar_mux|src_data[34] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N16
cycloneii_lcell_comb \u0|cmd_xbar_mux|src_data[33] (
// Equation(s):
// \u0|cmd_xbar_mux|src_data [33] = (\u0|cmd_xbar_mux|saved_grant [0]) # ((\u0|cmd_xbar_mux|saved_grant [1] & \u0|nios2_qsys_0|d_byteenable [1]))

	.dataa(vcc),
	.datab(\u0|cmd_xbar_mux|saved_grant [0]),
	.datac(\u0|cmd_xbar_mux|saved_grant [1]),
	.datad(\u0|nios2_qsys_0|d_byteenable [1]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux|src_data [33]),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux|src_data[33] .lut_mask = 16'hFCCC;
defparam \u0|cmd_xbar_mux|src_data[33] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N16
cycloneii_lcell_comb \u0|cmd_xbar_mux|src_payload~16 (
// Equation(s):
// \u0|cmd_xbar_mux|src_payload~16_combout  = (\u0|cmd_xbar_mux|saved_grant [1] & \u0|nios2_qsys_0|d_writedata [14])

	.dataa(vcc),
	.datab(\u0|cmd_xbar_mux|saved_grant [1]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|d_writedata [14]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux|src_payload~16_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux|src_payload~16 .lut_mask = 16'hCC00;
defparam \u0|cmd_xbar_mux|src_payload~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N24
cycloneii_lcell_comb \u0|cmd_xbar_mux|src_payload~17 (
// Equation(s):
// \u0|cmd_xbar_mux|src_payload~17_combout  = (\u0|cmd_xbar_mux|saved_grant [1] & \u0|nios2_qsys_0|d_writedata [16])

	.dataa(vcc),
	.datab(vcc),
	.datac(\u0|cmd_xbar_mux|saved_grant [1]),
	.datad(\u0|nios2_qsys_0|d_writedata [16]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux|src_payload~17_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux|src_payload~17 .lut_mask = 16'hF000;
defparam \u0|cmd_xbar_mux|src_payload~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y20_N7
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata[27] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|cmd_xbar_mux|src_payload~28_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [27]));

// Location: LCCOMB_X31_Y19_N18
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|Equal0~3 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|Equal0~3_combout  = (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg [3] & 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg [2] & !\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg [4]))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg [3]),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg [2]),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg [4]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|Equal0~3 .lut_mask = 16'h0202;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N4
cycloneii_lcell_comb \u0|cmd_xbar_mux|src_payload~26 (
// Equation(s):
// \u0|cmd_xbar_mux|src_payload~26_combout  = (\u0|nios2_qsys_0|d_writedata [9] & \u0|cmd_xbar_mux|saved_grant [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|d_writedata [9]),
	.datad(\u0|cmd_xbar_mux|saved_grant [1]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux|src_payload~26_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux|src_payload~26 .lut_mask = 16'hF000;
defparam \u0|cmd_xbar_mux|src_payload~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y17_N11
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[11] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [11]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [11]));

// Location: LCCOMB_X31_Y18_N6
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~21 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~21_combout  = 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [6] & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [37]) # 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [36]) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ))))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [37]),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [6]),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [36]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~21_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~21 .lut_mask = 16'hCC8C;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y16_N5
cycloneii_lcell_ff \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count~10_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count [2]));

// Location: LCCOMB_X27_Y16_N10
cycloneii_lcell_comb \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count~9 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count~9 .lut_mask = 16'hF000;
defparam \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N6
cycloneii_lcell_comb \u0|cmd_xbar_mux|src_payload~28 (
// Equation(s):
// \u0|cmd_xbar_mux|src_payload~28_combout  = (\u0|cmd_xbar_mux|saved_grant [1] & \u0|nios2_qsys_0|d_writedata [27])

	.dataa(vcc),
	.datab(vcc),
	.datac(\u0|cmd_xbar_mux|saved_grant [1]),
	.datad(\u0|nios2_qsys_0|d_writedata [27]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux|src_payload~28_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux|src_payload~28 .lut_mask = 16'hF000;
defparam \u0|cmd_xbar_mux|src_payload~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y16_N7
cycloneii_lcell_ff \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rdata[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rdata[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|r_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rdata [6]));

// Location: LCCOMB_X27_Y16_N4
cycloneii_lcell_comb \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count~10 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count~10 .lut_mask = 16'hF000;
defparam \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y20_N7
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~28_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [9]));

// Location: LCCOMB_X29_Y20_N24
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~74 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~74_combout  = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [9])) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout  & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [9])))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [9]),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [9]),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~74_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~74 .lut_mask = 16'hAACC;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y18_N23
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[11] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~30_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [11]));

// Location: LCCOMB_X28_Y17_N12
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~78 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~78_combout  = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout  & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [11]))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [11]))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [11]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [11]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~78_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~78 .lut_mask = 16'hFC0C;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N6
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~28 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~28_combout  = 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [9] & 
// (((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [37]) # 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [36])) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout )))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [9]),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [37]),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [36]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~28_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~28 .lut_mask = 16'hAAA2;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N22
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~30 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~30_combout  = 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [11] & 
// (((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [37]) # 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [36])) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout )))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [11]),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [37]),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [36]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~30_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~30 .lut_mask = 16'hAAA2;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N22
cycloneii_lcell_comb \u0|rsp_xbar_mux_001|src_payload~49 (
// Equation(s):
// \u0|rsp_xbar_mux_001|src_payload~49_combout  = (\u0|rsp_xbar_mux_001|src_payload~26_combout ) # ((\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [11] & (\u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg [0] & 
// !\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout )))

	.dataa(\u0|rsp_xbar_mux_001|src_payload~26_combout ),
	.datab(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [11]),
	.datac(\u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg [0]),
	.datad(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout ),
	.cin(gnd),
	.combout(\u0|rsp_xbar_mux_001|src_payload~49_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rsp_xbar_mux_001|src_payload~49 .lut_mask = 16'hAAEA;
defparam \u0|rsp_xbar_mux_001|src_payload~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N30
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_byte0_data_nxt[7]~44 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_byte0_data_nxt[7]~44_combout  = (\u0|nios2_qsys_0|av_ld_byte0_data_nxt[7]~30_combout ) # ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[7]~37_combout  & 
// (!\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout  & \u0|onchip_memory2_0_s1_translator|read_latency_shift_reg [0])))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[7]~37_combout ),
	.datab(\u0|nios2_qsys_0|av_ld_byte0_data_nxt[7]~30_combout ),
	.datac(\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout ),
	.datad(\u0|onchip_memory2_0_s1_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_byte0_data_nxt[7]~44_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_byte0_data_nxt[7]~44 .lut_mask = 16'hCECC;
defparam \u0|nios2_qsys_0|av_ld_byte0_data_nxt[7]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N12
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_byte0_data_nxt[6]~45 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_byte0_data_nxt[6]~45_combout  = (\u0|rsp_xbar_mux_001|src_payload~4_combout ) # ((\u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg [0] & 
// (!\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout  & \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [6])))

	.dataa(\u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg [0]),
	.datab(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout ),
	.datac(\u0|rsp_xbar_mux_001|src_payload~4_combout ),
	.datad(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [6]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_byte0_data_nxt[6]~45_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_byte0_data_nxt[6]~45 .lut_mask = 16'hF2F0;
defparam \u0|nios2_qsys_0|av_ld_byte0_data_nxt[6]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N6
cycloneii_lcell_comb \u0|nios2_qsys_0|E_alu_result[18]~57 (
// Equation(s):
// \u0|nios2_qsys_0|E_alu_result[18]~57_combout  = (!\u0|nios2_qsys_0|R_ctrl_rdctl_inst~regout  & (!\u0|nios2_qsys_0|R_ctrl_br_cmp~regout  & \u0|nios2_qsys_0|E_alu_result[18]~30_combout ))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|R_ctrl_rdctl_inst~regout ),
	.datac(\u0|nios2_qsys_0|R_ctrl_br_cmp~regout ),
	.datad(\u0|nios2_qsys_0|E_alu_result[18]~30_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_alu_result[18]~57_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_alu_result[18]~57 .lut_mask = 16'h0300;
defparam \u0|nios2_qsys_0|E_alu_result[18]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N20
cycloneii_lcell_comb \u0|nios2_qsys_0|E_alu_result[19]~58 (
// Equation(s):
// \u0|nios2_qsys_0|E_alu_result[19]~58_combout  = (!\u0|nios2_qsys_0|R_ctrl_rdctl_inst~regout  & (!\u0|nios2_qsys_0|R_ctrl_br_cmp~regout  & \u0|nios2_qsys_0|E_alu_result[19]~32_combout ))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|R_ctrl_rdctl_inst~regout ),
	.datac(\u0|nios2_qsys_0|R_ctrl_br_cmp~regout ),
	.datad(\u0|nios2_qsys_0|E_alu_result[19]~32_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_alu_result[19]~58_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_alu_result[19]~58 .lut_mask = 16'h0300;
defparam \u0|nios2_qsys_0|E_alu_result[19]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N14
cycloneii_lcell_comb \u0|nios2_qsys_0|E_alu_result[20]~59 (
// Equation(s):
// \u0|nios2_qsys_0|E_alu_result[20]~59_combout  = (!\u0|nios2_qsys_0|R_ctrl_rdctl_inst~regout  & (!\u0|nios2_qsys_0|R_ctrl_br_cmp~regout  & \u0|nios2_qsys_0|E_alu_result[20]~34_combout ))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|R_ctrl_rdctl_inst~regout ),
	.datac(\u0|nios2_qsys_0|R_ctrl_br_cmp~regout ),
	.datad(\u0|nios2_qsys_0|E_alu_result[20]~34_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_alu_result[20]~59_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_alu_result[20]~59 .lut_mask = 16'h0300;
defparam \u0|nios2_qsys_0|E_alu_result[20]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N22
cycloneii_lcell_comb \u0|nios2_qsys_0|E_alu_result[21]~60 (
// Equation(s):
// \u0|nios2_qsys_0|E_alu_result[21]~60_combout  = (\u0|nios2_qsys_0|E_alu_result[21]~36_combout  & (!\u0|nios2_qsys_0|R_ctrl_rdctl_inst~regout  & !\u0|nios2_qsys_0|R_ctrl_br_cmp~regout ))

	.dataa(\u0|nios2_qsys_0|E_alu_result[21]~36_combout ),
	.datab(\u0|nios2_qsys_0|R_ctrl_rdctl_inst~regout ),
	.datac(\u0|nios2_qsys_0|R_ctrl_br_cmp~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_alu_result[21]~60_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_alu_result[21]~60 .lut_mask = 16'h0202;
defparam \u0|nios2_qsys_0|E_alu_result[21]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N8
cycloneii_lcell_comb \u0|nios2_qsys_0|E_alu_result[22]~61 (
// Equation(s):
// \u0|nios2_qsys_0|E_alu_result[22]~61_combout  = (!\u0|nios2_qsys_0|R_ctrl_rdctl_inst~regout  & (!\u0|nios2_qsys_0|R_ctrl_br_cmp~regout  & \u0|nios2_qsys_0|E_alu_result[22]~38_combout ))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|R_ctrl_rdctl_inst~regout ),
	.datac(\u0|nios2_qsys_0|R_ctrl_br_cmp~regout ),
	.datad(\u0|nios2_qsys_0|E_alu_result[22]~38_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_alu_result[22]~61_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_alu_result[22]~61 .lut_mask = 16'h0300;
defparam \u0|nios2_qsys_0|E_alu_result[22]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N10
cycloneii_lcell_comb \u0|nios2_qsys_0|E_alu_result[27]~66 (
// Equation(s):
// \u0|nios2_qsys_0|E_alu_result[27]~66_combout  = (!\u0|nios2_qsys_0|R_ctrl_rdctl_inst~regout  & (!\u0|nios2_qsys_0|R_ctrl_br_cmp~regout  & \u0|nios2_qsys_0|E_alu_result[27]~48_combout ))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|R_ctrl_rdctl_inst~regout ),
	.datac(\u0|nios2_qsys_0|R_ctrl_br_cmp~regout ),
	.datad(\u0|nios2_qsys_0|E_alu_result[27]~48_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_alu_result[27]~66_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_alu_result[27]~66 .lut_mask = 16'h0300;
defparam \u0|nios2_qsys_0|E_alu_result[27]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N30
cycloneii_lcell_comb \u0|jtag_uart_0|woverflow~3 (
// Equation(s):
// \u0|jtag_uart_0|woverflow~3_combout  = (\u0|jtag_uart_0|av_waitrequest~1_combout  & (!\u0|nios2_qsys_0|W_alu_result [2] & (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_test_bench|d_write~regout  & 
// !\u0|nios2_qsys_0_data_master_translator|write_accepted~regout )))

	.dataa(\u0|jtag_uart_0|av_waitrequest~1_combout ),
	.datab(\u0|nios2_qsys_0|W_alu_result [2]),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_test_bench|d_write~regout ),
	.datad(\u0|nios2_qsys_0_data_master_translator|write_accepted~regout ),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|woverflow~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|woverflow~3 .lut_mask = 16'h0020;
defparam \u0|jtag_uart_0|woverflow~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N28
cycloneii_lcell_comb \u0|nios2_qsys_0|D_ctrl_alu_force_xor~9 (
// Equation(s):
// \u0|nios2_qsys_0|D_ctrl_alu_force_xor~9_combout  = (\u0|nios2_qsys_0|D_iw [1] & (!\u0|nios2_qsys_0|D_iw [4] & !\u0|nios2_qsys_0|D_iw [0]))

	.dataa(\u0|nios2_qsys_0|D_iw [1]),
	.datab(\u0|nios2_qsys_0|D_iw [4]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|D_iw [0]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|D_ctrl_alu_force_xor~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|D_ctrl_alu_force_xor~9 .lut_mask = 16'h0022;
defparam \u0|nios2_qsys_0|D_ctrl_alu_force_xor~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N6
cycloneii_lcell_comb \u0|nios2_qsys_0|D_ctrl_logic~9 (
// Equation(s):
// \u0|nios2_qsys_0|D_ctrl_logic~9_combout  = (\u0|nios2_qsys_0|D_iw [1]) # ((\u0|nios2_qsys_0|D_iw [0]) # (\u0|nios2_qsys_0|D_iw [4] $ (!\u0|nios2_qsys_0|D_iw [3])))

	.dataa(\u0|nios2_qsys_0|D_iw [1]),
	.datab(\u0|nios2_qsys_0|D_iw [4]),
	.datac(\u0|nios2_qsys_0|D_iw [3]),
	.datad(\u0|nios2_qsys_0|D_iw [0]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|D_ctrl_logic~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|D_ctrl_logic~9 .lut_mask = 16'hFFEB;
defparam \u0|nios2_qsys_0|D_ctrl_logic~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N12
cycloneii_lcell_comb \u0|cmd_xbar_mux_001|packet_in_progress~0 (
// Equation(s):
// \u0|cmd_xbar_mux_001|packet_in_progress~0_combout  = !\u0|cmd_xbar_mux_001|update_grant~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|cmd_xbar_mux_001|update_grant~1_combout ),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_001|packet_in_progress~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_001|packet_in_progress~0 .lut_mask = 16'h00FF;
defparam \u0|cmd_xbar_mux_001|packet_in_progress~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N6
cycloneii_lcell_comb \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~21 (
// Equation(s):
// \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~21_combout  = !\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~21_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~21 .lut_mask = 16'h0F0F;
defparam \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N6
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|din_s1~0 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|din_s1~0_combout  = !\u0|rst_controller|r_sync_rst~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|rst_controller|r_sync_rst~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|din_s1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|din_s1~0 .lut_mask = 16'h00FF;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|din_s1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: JTAG_X1_Y19_N0
cycloneii_jtag altera_internal_jtag(
	.tms(\altera_reserved_tms~combout ),
	.tck(\altera_reserved_tck~combout ),
	.tdi(\altera_reserved_tdi~combout ),
	.ntrst(gnd),
	.tdoutap(gnd),
	.tdouser(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout ),
	.tdo(\altera_internal_jtag~TDO ),
	.tmsutap(\altera_internal_jtag~TMSUTAP ),
	.tckutap(\altera_internal_jtag~TCKUTAP ),
	.tdiutap(\altera_internal_jtag~TDIUTAP ),
	.shiftuser(),
	.clkdruser(),
	.updateuser(),
	.runidleuser(),
	.usr1user());

// Location: LCFF_X28_Y11_N17
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [2]));

// Location: LCFF_X28_Y13_N25
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13_combout ),
	.sdata(vcc),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~9_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]));

// Location: LCFF_X27_Y14_N25
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]));

// Location: LCFF_X28_Y11_N27
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [1]));

// Location: LCCOMB_X28_Y13_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~12 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~14 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13 .lut_mask = 16'hA505;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N22
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~17 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~19 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18 .lut_mask = 16'h3C3F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~19 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20 .lut_mask = 16'hA5A5;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X30_Y14_N29
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~regout ));

// Location: LCFF_X30_Y14_N23
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout ));

// Location: LCFF_X30_Y14_N25
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout ));

// Location: LCFF_X30_Y13_N27
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]~regout ));

// Location: LCFF_X30_Y13_N29
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]~regout ));

// Location: LCFF_X30_Y13_N7
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~regout ));

// Location: LCFF_X30_Y13_N25
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~16_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]~regout ));

// Location: LCCOMB_X29_Y12_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3 .lut_mask = 16'h0200;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y14_N7
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]~regout ));

// Location: LCCOMB_X30_Y14_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7 .lut_mask = 16'hFA50;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y14_N9
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~regout ));

// Location: LCCOMB_X30_Y14_N22
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8 .lut_mask = 16'hF5A0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y14_N11
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]~regout ));

// Location: LCCOMB_X30_Y14_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9 .lut_mask = 16'hFA0A;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y13_N13
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~regout ));

// Location: LCCOMB_X30_Y13_N26
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13 .lut_mask = 16'hEE44;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y13_N23
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]~regout ));

// Location: LCCOMB_X30_Y13_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]~regout ),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14 .lut_mask = 16'hDD88;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y13_N9
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]~regout ));

// Location: LCCOMB_X30_Y13_N6
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]~regout ),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15 .lut_mask = 16'hDD88;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y13_N11
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]~regout ));

// Location: LCCOMB_X30_Y13_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~16 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~16 .lut_mask = 16'hFA0A;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N20
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~4 .lut_mask = 16'hFCFD;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y12_N11
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [2]));

// Location: LCCOMB_X28_Y13_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~12 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~12 .lut_mask = 16'h8000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~5 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~5 .lut_mask = 16'hFCFC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N20
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~9 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datab(\~GND~combout ),
	.datac(\~GND~combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~9 .lut_mask = 16'hA800;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2 .lut_mask = 16'hC000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N6
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4 .lut_mask = 16'hFA0A;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N8
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5 .lut_mask = 16'hFA0A;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N10
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6 .lut_mask = 16'hE2E2;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10 .lut_mask = 16'hFC0C;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N22
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11 .lut_mask = 16'hFA0A;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N8
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12 .lut_mask = 16'hFA0A;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N10
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13 .lut_mask = 16'hE2E2;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N26
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5 .lut_mask = 16'h0003;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y12_N21
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~regout ));

// Location: LCCOMB_X30_Y12_N10
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6 .lut_mask = 16'hD850;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y11_N1
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [0]));

// Location: LCCOMB_X28_Y11_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [0]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0 .lut_mask = 16'h5AF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N20
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2 .lut_mask = 16'h1000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N10
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14 .lut_mask = 16'h000F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16 .lut_mask = 16'h33CC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N4
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17 .lut_mask = 16'hD850;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11 .lut_mask = 16'h050F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1 (
	.dataa(vcc),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1 .lut_mask = 16'h0C0C;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N26
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [0]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2 .lut_mask = 16'h5A5A;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y14_N5
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [2]));

// Location: LCCOMB_X27_Y14_N14
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13 .lut_mask = 16'h0100;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N8
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18 .lut_mask = 16'h605A;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~19 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~19 .lut_mask = 16'hB619;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~20 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~19_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~20 .lut_mask = 16'h408C;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~23 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~23_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~23 .lut_mask = 16'hF8B6;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N30
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~24 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~23_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~24_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~24 .lut_mask = 16'h04CC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneii_clkctrl \altera_internal_jtag~TCKUTAPclkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\altera_internal_jtag~TCKUTAP }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ));
// synopsys translate_off
defparam \altera_internal_jtag~TCKUTAPclkctrl .clock_type = "global clock";
defparam \altera_internal_jtag~TCKUTAPclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N4
cycloneii_lcell_comb \u0|to_hw_data|data_out[27]~feeder (
// Equation(s):
// \u0|to_hw_data|data_out[27]~feeder_combout  = \u0|nios2_qsys_0|d_writedata [27]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|d_writedata [27]),
	.cin(gnd),
	.combout(\u0|to_hw_data|data_out[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|to_hw_data|data_out[27]~feeder .lut_mask = 16'hFF00;
defparam \u0|to_hw_data|data_out[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N12
cycloneii_lcell_comb \u0|to_hw_data|data_out[28]~feeder (
// Equation(s):
// \u0|to_hw_data|data_out[28]~feeder_combout  = \u0|nios2_qsys_0|d_writedata [28]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|d_writedata [28]),
	.cin(gnd),
	.combout(\u0|to_hw_data|data_out[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|to_hw_data|data_out[28]~feeder .lut_mask = 16'hFF00;
defparam \u0|to_hw_data|data_out[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N30
cycloneii_lcell_comb \u0|to_hw_data|data_out[31]~feeder (
// Equation(s):
// \u0|to_hw_data|data_out[31]~feeder_combout  = \u0|nios2_qsys_0|d_writedata [31]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|d_writedata [31]),
	.cin(gnd),
	.combout(\u0|to_hw_data|data_out[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|to_hw_data|data_out[31]~feeder .lut_mask = 16'hFF00;
defparam \u0|to_hw_data|data_out[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N10
cycloneii_lcell_comb \A|data[1]~feeder (
// Equation(s):
// \A|data[1]~feeder_combout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1~PORTBDATAOUT0 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\A|data[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \A|data[1]~feeder .lut_mask = 16'hFF00;
defparam \A|data[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N0
cycloneii_lcell_comb \B|data[22]~feeder (
// Equation(s):
// \B|data[22]~feeder_combout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22~PORTBDATAOUT0 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\B|data[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \B|data[22]~feeder .lut_mask = 16'hFF00;
defparam \B|data[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N2
cycloneii_lcell_comb \A|data[23]~feeder (
// Equation(s):
// \A|data[23]~feeder_combout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23~PORTBDATAOUT0 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\A|data[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \A|data[23]~feeder .lut_mask = 16'hFF00;
defparam \A|data[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N30
cycloneii_lcell_comb \A|data[24]~feeder (
// Equation(s):
// \A|data[24]~feeder_combout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24~PORTBDATAOUT0 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\A|data[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \A|data[24]~feeder .lut_mask = 16'hFF00;
defparam \A|data[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N24
cycloneii_lcell_comb \B|data[25]~feeder (
// Equation(s):
// \B|data[25]~feeder_combout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25~PORTBDATAOUT0 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\B|data[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \B|data[25]~feeder .lut_mask = 16'hFF00;
defparam \B|data[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N22
cycloneii_lcell_comb \A|data[26]~feeder (
// Equation(s):
// \A|data[26]~feeder_combout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26~PORTBDATAOUT0 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\A|data[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \A|data[26]~feeder .lut_mask = 16'hFF00;
defparam \A|data[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N20
cycloneii_lcell_comb \B|data[0]~feeder (
// Equation(s):
// \B|data[0]~feeder_combout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0~PORTBDATAOUT0 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\B|data[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \B|data[0]~feeder .lut_mask = 16'hFF00;
defparam \B|data[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N26
cycloneii_lcell_comb \A|data[3]~feeder (
// Equation(s):
// \A|data[3]~feeder_combout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3~PORTBDATAOUT0 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\A|data[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \A|data[3]~feeder .lut_mask = 16'hFF00;
defparam \A|data[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N24
cycloneii_lcell_comb \B|data[11]~feeder (
// Equation(s):
// \B|data[11]~feeder_combout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11~PORTBDATAOUT0 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\B|data[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \B|data[11]~feeder .lut_mask = 16'hFF00;
defparam \B|data[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N16
cycloneii_lcell_comb \B|data[13]~feeder (
// Equation(s):
// \B|data[13]~feeder_combout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13~PORTBDATAOUT0 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\B|data[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \B|data[13]~feeder .lut_mask = 16'hFF00;
defparam \B|data[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N14
cycloneii_lcell_comb \A|data[5]~feeder (
// Equation(s):
// \A|data[5]~feeder_combout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5~PORTBDATAOUT0 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\A|data[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \A|data[5]~feeder .lut_mask = 16'hFF00;
defparam \A|data[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N30
cycloneii_lcell_comb \A|data[14]~feeder (
// Equation(s):
// \A|data[14]~feeder_combout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14~PORTBDATAOUT0 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\A|data[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \A|data[14]~feeder .lut_mask = 16'hFF00;
defparam \A|data[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N30
cycloneii_lcell_comb \A|data[21]~feeder (
// Equation(s):
// \A|data[21]~feeder_combout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21~PORTBDATAOUT0 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\A|data[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \A|data[21]~feeder .lut_mask = 16'hFF00;
defparam \A|data[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N2
cycloneii_lcell_comb \A|data[6]~feeder (
// Equation(s):
// \A|data[6]~feeder_combout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6~PORTBDATAOUT0 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\A|data[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \A|data[6]~feeder .lut_mask = 16'hFF00;
defparam \A|data[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N2
cycloneii_lcell_comb \A|data[20]~feeder (
// Equation(s):
// \A|data[20]~feeder_combout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20~PORTBDATAOUT0 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\A|data[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \A|data[20]~feeder .lut_mask = 16'hFF00;
defparam \A|data[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N14
cycloneii_lcell_comb \A|data[19]~feeder (
// Equation(s):
// \A|data[19]~feeder_combout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19~PORTBDATAOUT0 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\A|data[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \A|data[19]~feeder .lut_mask = 16'hFF00;
defparam \A|data[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N8
cycloneii_lcell_comb \B|data[17]~feeder (
// Equation(s):
// \B|data[17]~feeder_combout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17~PORTBDATAOUT0 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\B|data[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \B|data[17]~feeder .lut_mask = 16'hFF00;
defparam \B|data[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N16
cycloneii_lcell_comb \B|data[8]~feeder (
// Equation(s):
// \B|data[8]~feeder_combout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8~PORTBDATAOUT0 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\B|data[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \B|data[8]~feeder .lut_mask = 16'hFF00;
defparam \B|data[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N6
cycloneii_lcell_comb \A|data[29]~feeder (
// Equation(s):
// \A|data[29]~feeder_combout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29~PORTBDATAOUT0 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\A|data[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \A|data[29]~feeder .lut_mask = 16'hFF00;
defparam \A|data[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N24
cycloneii_lcell_comb \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rdata[1]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b [1]),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rdata[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rdata[1]~feeder .lut_mask = 16'hFF00;
defparam \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rdata[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N4
cycloneii_lcell_comb \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rdata[2]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b [2]),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rdata[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rdata[2]~feeder .lut_mask = 16'hFF00;
defparam \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rdata[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N6
cycloneii_lcell_comb \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rdata[6]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b [6]),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rdata[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rdata[6]~feeder .lut_mask = 16'hFF00;
defparam \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rdata[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N24
cycloneii_lcell_comb \u0|jtag_uart_0|ien_AF~feeder (
// Equation(s):
// \u0|jtag_uart_0|ien_AF~feeder_combout  = \u0|nios2_qsys_0|d_writedata [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|d_writedata [0]),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|ien_AF~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|ien_AF~feeder .lut_mask = 16'hFF00;
defparam \u0|jtag_uart_0|ien_AF~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N0
cycloneii_lcell_comb \vectorLength|data[14]~feeder (
// Equation(s):
// \vectorLength|data[14]~feeder_combout  = \u0|to_hw_data|data_out [14]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|to_hw_data|data_out [14]),
	.cin(gnd),
	.combout(\vectorLength|data[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vectorLength|data[14]~feeder .lut_mask = 16'hFF00;
defparam \vectorLength|data[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N24
cycloneii_lcell_comb \vectorLength|data[10]~feeder (
// Equation(s):
// \vectorLength|data[10]~feeder_combout  = \u0|to_hw_data|data_out [10]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|to_hw_data|data_out [10]),
	.cin(gnd),
	.combout(\vectorLength|data[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vectorLength|data[10]~feeder .lut_mask = 16'hFF00;
defparam \vectorLength|data[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N2
cycloneii_lcell_comb \vectorLength|data[9]~feeder (
// Equation(s):
// \vectorLength|data[9]~feeder_combout  = \u0|to_hw_data|data_out [9]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|to_hw_data|data_out [9]),
	.cin(gnd),
	.combout(\vectorLength|data[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vectorLength|data[9]~feeder .lut_mask = 16'hFF00;
defparam \vectorLength|data[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N18
cycloneii_lcell_comb \vectorLength|data[7]~feeder (
// Equation(s):
// \vectorLength|data[7]~feeder_combout  = \u0|to_hw_data|data_out [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|to_hw_data|data_out [7]),
	.cin(gnd),
	.combout(\vectorLength|data[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vectorLength|data[7]~feeder .lut_mask = 16'hFF00;
defparam \vectorLength|data[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N30
cycloneii_lcell_comb \vectorLength|data[6]~feeder (
// Equation(s):
// \vectorLength|data[6]~feeder_combout  = \u0|to_hw_data|data_out [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|to_hw_data|data_out [6]),
	.cin(gnd),
	.combout(\vectorLength|data[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vectorLength|data[6]~feeder .lut_mask = 16'hFF00;
defparam \vectorLength|data[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N10
cycloneii_lcell_comb \vectorLength|data[23]~feeder (
// Equation(s):
// \vectorLength|data[23]~feeder_combout  = \u0|to_hw_data|data_out [23]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|to_hw_data|data_out [23]),
	.cin(gnd),
	.combout(\vectorLength|data[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vectorLength|data[23]~feeder .lut_mask = 16'hFF00;
defparam \vectorLength|data[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N26
cycloneii_lcell_comb \vectorLength|data[27]~feeder (
// Equation(s):
// \vectorLength|data[27]~feeder_combout  = \u0|to_hw_data|data_out [27]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|to_hw_data|data_out [27]),
	.cin(gnd),
	.combout(\vectorLength|data[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vectorLength|data[27]~feeder .lut_mask = 16'hFF00;
defparam \vectorLength|data[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N14
cycloneii_lcell_comb \vectorLength|data[29]~feeder (
// Equation(s):
// \vectorLength|data[29]~feeder_combout  = \u0|to_hw_data|data_out [29]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|to_hw_data|data_out [29]),
	.cin(gnd),
	.combout(\vectorLength|data[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vectorLength|data[29]~feeder .lut_mask = 16'hFF00;
defparam \vectorLength|data[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N16
cycloneii_lcell_comb \vectorLength|data[30]~feeder (
// Equation(s):
// \vectorLength|data[30]~feeder_combout  = \u0|to_hw_data|data_out [30]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|to_hw_data|data_out [30]),
	.cin(gnd),
	.combout(\vectorLength|data[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vectorLength|data[30]~feeder .lut_mask = 16'hFF00;
defparam \vectorLength|data[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N2
cycloneii_lcell_comb \vectorLength|data[31]~feeder (
// Equation(s):
// \vectorLength|data[31]~feeder_combout  = \u0|to_hw_data|data_out [31]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|to_hw_data|data_out [31]),
	.cin(gnd),
	.combout(\vectorLength|data[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vectorLength|data[31]~feeder .lut_mask = 16'hFF00;
defparam \vectorLength|data[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N8
cycloneii_lcell_comb \u0|to_hw_data|data_out[14]~feeder (
// Equation(s):
// \u0|to_hw_data|data_out[14]~feeder_combout  = \u0|nios2_qsys_0|d_writedata [14]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|d_writedata [14]),
	.cin(gnd),
	.combout(\u0|to_hw_data|data_out[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|to_hw_data|data_out[14]~feeder .lut_mask = 16'hFF00;
defparam \u0|to_hw_data|data_out[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N22
cycloneii_lcell_comb \u0|to_hw_data|data_out[10]~feeder (
// Equation(s):
// \u0|to_hw_data|data_out[10]~feeder_combout  = \u0|nios2_qsys_0|d_writedata [10]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|d_writedata [10]),
	.cin(gnd),
	.combout(\u0|to_hw_data|data_out[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|to_hw_data|data_out[10]~feeder .lut_mask = 16'hFF00;
defparam \u0|to_hw_data|data_out[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N12
cycloneii_lcell_comb \u0|to_hw_data|data_out[23]~feeder (
// Equation(s):
// \u0|to_hw_data|data_out[23]~feeder_combout  = \u0|nios2_qsys_0|d_writedata [23]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|d_writedata [23]),
	.cin(gnd),
	.combout(\u0|to_hw_data|data_out[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|to_hw_data|data_out[23]~feeder .lut_mask = 16'hFF00;
defparam \u0|to_hw_data|data_out[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N12
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[30]~feeder (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[30]~feeder_combout  = 
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [30]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [30]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[30]~feeder .lut_mask = 16'hFF00;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N12
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder_combout  = 
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|din_s1~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|din_s1~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder .lut_mask = 16'hFF00;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N24
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[24]~feeder (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[24]~feeder_combout  = 
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [24]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [24]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[24]~feeder .lut_mask = 16'hFF00;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N4
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clk~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .input_async_reset = "none";
defparam \clk~I .input_power_up = "low";
defparam \clk~I .input_register_mode = "none";
defparam \clk~I .input_sync_reset = "none";
defparam \clk~I .oe_async_reset = "none";
defparam \clk~I .oe_power_up = "low";
defparam \clk~I .oe_register_mode = "none";
defparam \clk~I .oe_sync_reset = "none";
defparam \clk~I .operation_mode = "input";
defparam \clk~I .output_async_reset = "none";
defparam \clk~I .output_power_up = "low";
defparam \clk~I .output_register_mode = "none";
defparam \clk~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneii_clkctrl \clk~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\clk~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~clkctrl_outclk ));
// synopsys translate_off
defparam \clk~clkctrl .clock_type = "global clock";
defparam \clk~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N6
cycloneii_lcell_comb \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder (
// Equation(s):
// \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .lut_mask = 16'hFFFF;
defparam \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\KEY~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[0]));
// synopsys translate_off
defparam \KEY[0]~I .input_async_reset = "none";
defparam \KEY[0]~I .input_power_up = "low";
defparam \KEY[0]~I .input_register_mode = "none";
defparam \KEY[0]~I .input_sync_reset = "none";
defparam \KEY[0]~I .oe_async_reset = "none";
defparam \KEY[0]~I .oe_power_up = "low";
defparam \KEY[0]~I .oe_register_mode = "none";
defparam \KEY[0]~I .oe_sync_reset = "none";
defparam \KEY[0]~I .operation_mode = "input";
defparam \KEY[0]~I .output_async_reset = "none";
defparam \KEY[0]~I .output_power_up = "low";
defparam \KEY[0]~I .output_register_mode = "none";
defparam \KEY[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X25_Y22_N7
cycloneii_lcell_ff \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [1]));

// Location: LCCOMB_X25_Y22_N12
cycloneii_lcell_comb \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder (
// Equation(s):
// \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout  = \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.cin(gnd),
	.combout(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder .lut_mask = 16'hFF00;
defparam \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y22_N13
cycloneii_lcell_ff \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [0]));

// Location: LCCOMB_X25_Y22_N18
cycloneii_lcell_comb \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder (
// Equation(s):
// \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout  = \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.cin(gnd),
	.combout(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder .lut_mask = 16'hFF00;
defparam \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y22_N19
cycloneii_lcell_ff \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout ));

// Location: LCCOMB_X25_Y22_N0
cycloneii_lcell_comb \u0|rst_controller|altera_reset_synchronizer_int_chain[0]~feeder (
// Equation(s):
// \u0|rst_controller|altera_reset_synchronizer_int_chain[0]~feeder_combout  = \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout ),
	.cin(gnd),
	.combout(\u0|rst_controller|altera_reset_synchronizer_int_chain[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rst_controller|altera_reset_synchronizer_int_chain[0]~feeder .lut_mask = 16'hFF00;
defparam \u0|rst_controller|altera_reset_synchronizer_int_chain[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y22_N1
cycloneii_lcell_ff \u0|rst_controller|altera_reset_synchronizer_int_chain[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|rst_controller|altera_reset_synchronizer_int_chain[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|rst_controller|altera_reset_synchronizer_int_chain [0]));

// Location: LCCOMB_X25_Y22_N30
cycloneii_lcell_comb \u0|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder (
// Equation(s):
// \u0|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder_combout  = \u0|rst_controller|altera_reset_synchronizer_int_chain [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|rst_controller|altera_reset_synchronizer_int_chain [0]),
	.cin(gnd),
	.combout(\u0|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder .lut_mask = 16'hFF00;
defparam \u0|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y22_N31
cycloneii_lcell_ff \u0|rst_controller|altera_reset_synchronizer_int_chain[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|rst_controller|altera_reset_synchronizer_int_chain [1]));

// Location: LCCOMB_X25_Y22_N24
cycloneii_lcell_comb \u0|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder (
// Equation(s):
// \u0|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder_combout  = \u0|rst_controller|altera_reset_synchronizer_int_chain [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|rst_controller|altera_reset_synchronizer_int_chain [1]),
	.cin(gnd),
	.combout(\u0|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder .lut_mask = 16'hFF00;
defparam \u0|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y22_N25
cycloneii_lcell_ff \u0|rst_controller|altera_reset_synchronizer_int_chain[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|rst_controller|altera_reset_synchronizer_int_chain [2]));

// Location: LCFF_X25_Y22_N3
cycloneii_lcell_ff \u0|rst_controller|r_sync_rst_chain[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|rst_controller|altera_reset_synchronizer_int_chain [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|rst_controller|r_sync_rst_chain [1]));

// Location: LCFF_X27_Y22_N11
cycloneii_lcell_ff \u0|rst_controller|r_sync_rst_dly (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|rst_controller|r_sync_rst_chain [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|rst_controller|r_sync_rst_dly~regout ));

// Location: LCCOMB_X27_Y22_N24
cycloneii_lcell_comb \u0|rst_controller|WideOr0~0 (
// Equation(s):
// \u0|rst_controller|WideOr0~0_combout  = (\u0|rst_controller|r_sync_rst_dly~regout  & ((\u0|rst_controller|r_sync_rst_chain [1]) # (\u0|rst_controller|r_sync_rst~regout )))

	.dataa(vcc),
	.datab(\u0|rst_controller|r_sync_rst_chain [1]),
	.datac(\u0|rst_controller|r_sync_rst~regout ),
	.datad(\u0|rst_controller|r_sync_rst_dly~regout ),
	.cin(gnd),
	.combout(\u0|rst_controller|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rst_controller|WideOr0~0 .lut_mask = 16'hFC00;
defparam \u0|rst_controller|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y22_N25
cycloneii_lcell_ff \u0|rst_controller|r_sync_rst (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|rst_controller|WideOr0~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|rst_controller|r_sync_rst~regout ));

// Location: CLKCTRL_G11
cycloneii_clkctrl \u0|rst_controller|r_sync_rst~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\u0|rst_controller|r_sync_rst~regout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\u0|rst_controller|r_sync_rst~clkctrl_outclk ));
// synopsys translate_off
defparam \u0|rst_controller|r_sync_rst~clkctrl .clock_type = "global clock";
defparam \u0|rst_controller|r_sync_rst~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCFF_X38_Y22_N5
cycloneii_lcell_ff \u0|nios2_qsys_0|D_valid (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|F_valid~0_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|D_valid~regout ));

// Location: LCFF_X38_Y22_N19
cycloneii_lcell_ff \u0|nios2_qsys_0|R_valid (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|D_valid~regout ),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|R_valid~regout ));

// Location: LCFF_X40_Y22_N3
cycloneii_lcell_ff \u0|nios2_qsys_0|E_new_inst (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|R_valid~regout ),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_new_inst~regout ));

// Location: LCFF_X35_Y20_N9
cycloneii_lcell_ff \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]~regout ));

// Location: LCCOMB_X33_Y24_N22
cycloneii_lcell_comb \u0|jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override~feeder (
// Equation(s):
// \u0|jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override~feeder .lut_mask = 16'hFFFF;
defparam \u0|jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y24_N23
cycloneii_lcell_ff \u0|jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override~regout ));

// Location: LCCOMB_X37_Y24_N4
cycloneii_lcell_comb \u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3 (
// Equation(s):
// \u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout  = (\u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout ) # 
// ((\u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0] & ((\u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]) # 
// (!\u0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0]))))

	.dataa(\u0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0]),
	.datab(\u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datac(\u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]),
	.datad(\u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout ),
	.cin(gnd),
	.combout(\u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3 .lut_mask = 16'hFFD0;
defparam \u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y24_N5
cycloneii_lcell_ff \u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]));

// Location: LCCOMB_X36_Y24_N24
cycloneii_lcell_comb \u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout  = (\u0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0]) # 
// (!\u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\u0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0]),
	.datad(\u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]),
	.cin(gnd),
	.combout(\u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 16'hF0FF;
defparam \u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N24
cycloneii_lcell_comb \u0|cmd_xbar_mux|arb|top_priority_reg[1]~feeder (
// Equation(s):
// \u0|cmd_xbar_mux|arb|top_priority_reg[1]~feeder_combout  = \u0|cmd_xbar_mux|arb|grant[0]~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|cmd_xbar_mux|arb|grant[0]~1_combout ),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux|arb|top_priority_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux|arb|top_priority_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \u0|cmd_xbar_mux|arb|top_priority_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N16
cycloneii_lcell_comb \u0|nios2_qsys_0|d_write_nxt (
// Equation(s):
// \u0|nios2_qsys_0|d_write_nxt~combout  = (\u0|nios2_qsys_0_data_master_translator|av_waitrequest~7_combout  & ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_test_bench|d_write~regout ) # ((\u0|nios2_qsys_0|R_ctrl_st~regout  & 
// \u0|nios2_qsys_0|E_new_inst~regout )))) # (!\u0|nios2_qsys_0_data_master_translator|av_waitrequest~7_combout  & (\u0|nios2_qsys_0|R_ctrl_st~regout  & ((\u0|nios2_qsys_0|E_new_inst~regout ))))

	.dataa(\u0|nios2_qsys_0_data_master_translator|av_waitrequest~7_combout ),
	.datab(\u0|nios2_qsys_0|R_ctrl_st~regout ),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_test_bench|d_write~regout ),
	.datad(\u0|nios2_qsys_0|E_new_inst~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|d_write_nxt~combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|d_write_nxt .lut_mask = 16'hECA0;
defparam \u0|nios2_qsys_0|d_write_nxt .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y22_N17
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_test_bench|d_write (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|d_write_nxt~combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_test_bench|d_write~regout ));

// Location: LCCOMB_X40_Y22_N4
cycloneii_lcell_comb \u0|nios2_qsys_0|d_read_nxt (
// Equation(s):
// \u0|nios2_qsys_0|d_read_nxt~combout  = (\u0|nios2_qsys_0|R_ctrl_ld~regout  & ((\u0|nios2_qsys_0|E_new_inst~regout ) # ((\u0|nios2_qsys_0_data_master_translator|av_waitrequest~4_combout  & \u0|nios2_qsys_0|d_read~regout )))) # 
// (!\u0|nios2_qsys_0|R_ctrl_ld~regout  & (\u0|nios2_qsys_0_data_master_translator|av_waitrequest~4_combout  & (\u0|nios2_qsys_0|d_read~regout )))

	.dataa(\u0|nios2_qsys_0|R_ctrl_ld~regout ),
	.datab(\u0|nios2_qsys_0_data_master_translator|av_waitrequest~4_combout ),
	.datac(\u0|nios2_qsys_0|d_read~regout ),
	.datad(\u0|nios2_qsys_0|E_new_inst~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|d_read_nxt~combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|d_read_nxt .lut_mask = 16'hEAC0;
defparam \u0|nios2_qsys_0|d_read_nxt .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y22_N5
cycloneii_lcell_ff \u0|nios2_qsys_0|d_read (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|d_read_nxt~combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|d_read~regout ));

// Location: LCCOMB_X33_Y24_N0
cycloneii_lcell_comb \u0|nios2_qsys_0_data_master_translator|av_waitrequest~7 (
// Equation(s):
// \u0|nios2_qsys_0_data_master_translator|av_waitrequest~7_combout  = (\u0|nios2_qsys_0|d_read~regout  & (((\u0|nios2_qsys_0_data_master_translator|av_waitrequest~4_combout )))) # (!\u0|nios2_qsys_0|d_read~regout  & 
// (((!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_test_bench|d_write~regout )) # (!\u0|nios2_qsys_0_data_master_translator|av_waitrequest~6_combout )))

	.dataa(\u0|nios2_qsys_0_data_master_translator|av_waitrequest~6_combout ),
	.datab(\u0|nios2_qsys_0_data_master_translator|av_waitrequest~4_combout ),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_test_bench|d_write~regout ),
	.datad(\u0|nios2_qsys_0|d_read~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0_data_master_translator|av_waitrequest~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0_data_master_translator|av_waitrequest~7 .lut_mask = 16'hCC5F;
defparam \u0|nios2_qsys_0_data_master_translator|av_waitrequest~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N28
cycloneii_lcell_comb \u0|to_sw_sig_s1_translator|waitrequest_reset_override~feeder (
// Equation(s):
// \u0|to_sw_sig_s1_translator|waitrequest_reset_override~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|to_sw_sig_s1_translator|waitrequest_reset_override~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|to_sw_sig_s1_translator|waitrequest_reset_override~feeder .lut_mask = 16'hFFFF;
defparam \u0|to_sw_sig_s1_translator|waitrequest_reset_override~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y19_N12
cycloneii_lcell_comb \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder (
// Equation(s):
// \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .lut_mask = 16'hFFFF;
defparam \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \altera_reserved_tck~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\altera_reserved_tck~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(altera_reserved_tck));
// synopsys translate_off
defparam \altera_reserved_tck~I .input_async_reset = "none";
defparam \altera_reserved_tck~I .input_power_up = "low";
defparam \altera_reserved_tck~I .input_register_mode = "none";
defparam \altera_reserved_tck~I .input_sync_reset = "none";
defparam \altera_reserved_tck~I .oe_async_reset = "none";
defparam \altera_reserved_tck~I .oe_power_up = "low";
defparam \altera_reserved_tck~I .oe_register_mode = "none";
defparam \altera_reserved_tck~I .oe_sync_reset = "none";
defparam \altera_reserved_tck~I .operation_mode = "input";
defparam \altera_reserved_tck~I .output_async_reset = "none";
defparam \altera_reserved_tck~I .output_power_up = "low";
defparam \altera_reserved_tck~I .output_register_mode = "none";
defparam \altera_reserved_tck~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \altera_reserved_tdi~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\altera_reserved_tdi~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(altera_reserved_tdi));
// synopsys translate_off
defparam \altera_reserved_tdi~I .input_async_reset = "none";
defparam \altera_reserved_tdi~I .input_power_up = "low";
defparam \altera_reserved_tdi~I .input_register_mode = "none";
defparam \altera_reserved_tdi~I .input_sync_reset = "none";
defparam \altera_reserved_tdi~I .oe_async_reset = "none";
defparam \altera_reserved_tdi~I .oe_power_up = "low";
defparam \altera_reserved_tdi~I .oe_register_mode = "none";
defparam \altera_reserved_tdi~I .oe_sync_reset = "none";
defparam \altera_reserved_tdi~I .operation_mode = "input";
defparam \altera_reserved_tdi~I .output_async_reset = "none";
defparam \altera_reserved_tdi~I .output_power_up = "low";
defparam \altera_reserved_tdi~I .output_register_mode = "none";
defparam \altera_reserved_tdi~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X51_Y25_N16
cycloneii_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N20
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [2]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0 .lut_mask = 16'hC0C0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y11_N21
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [9]));

// Location: LCCOMB_X28_Y11_N14
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [9]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8 .lut_mask = 16'h0F00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y11_N15
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [10]));

// Location: LCCOMB_X28_Y12_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [10]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [14]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9 .lut_mask = 16'hFFFC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y12_N13
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]));

// Location: LCCOMB_X28_Y12_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [10]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10 .lut_mask = 16'hF0C0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y12_N29
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [12]));

// Location: LCCOMB_X28_Y12_N30
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [13]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [12]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11 .lut_mask = 16'hFFF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y12_N31
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [13]));

// Location: LCCOMB_X28_Y12_N14
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [13]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12 .lut_mask = 16'hF000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y12_N15
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [14]));

// Location: LCCOMB_X28_Y11_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [12]),
	.datab(vcc),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [14]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0 .lut_mask = 16'hF0A0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y11_N25
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [15]));

// Location: LCCOMB_X28_Y12_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5 .lut_mask = 16'hC8C8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y12_N25
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]));

// Location: LCCOMB_X30_Y12_N4
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [7]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0 .lut_mask = 16'hE0E0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y12_N5
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]));

// Location: LCCOMB_X28_Y11_N8
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [15]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2 .lut_mask = 16'hF0E0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y11_N9
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [2]));

// Location: LCCOMB_X28_Y11_N10
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [2]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3 .lut_mask = 16'h0C0C;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y11_N11
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]));

// Location: LCCOMB_X29_Y13_N8
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~10 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~10 .lut_mask = 16'h5700;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N22
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [2]),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [9]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0 .lut_mask = 16'h3373;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y11_N23
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]));

// Location: CLKCTRL_G13
cycloneii_clkctrl \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl .clock_type = "global clock";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCFF_X29_Y11_N31
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\altera_internal_jtag~TDIUTAP ),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [9]));

// Location: LCCOMB_X29_Y11_N6
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [9]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y11_N7
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [8]));

// Location: LCCOMB_X29_Y11_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y11_N3
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [7]));

// Location: LCCOMB_X29_Y11_N22
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [7]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y11_N23
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [6]));

// Location: LCCOMB_X29_Y11_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y11_N29
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [5]));

// Location: LCCOMB_X29_Y11_N14
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y11_N15
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [4]));

// Location: LCFF_X29_Y11_N13
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [4]),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [3]));

// Location: LCCOMB_X29_Y11_N18
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0 (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0 .lut_mask = 16'h00FF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y11_N19
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [2]));

// Location: LCCOMB_X29_Y11_N4
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y11_N5
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [1]));

// Location: LCCOMB_X29_Y11_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1 .lut_mask = 16'h0F0F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y11_N25
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [0]));

// Location: LCCOMB_X29_Y11_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1 .lut_mask = 16'h0010;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N30
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [8]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [6]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [9]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [7]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0 .lut_mask = 16'h0001;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0 .lut_mask = 16'h1000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y11_N13
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ));

// Location: LCCOMB_X29_Y13_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4 .lut_mask = 16'h4400;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N18
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~11 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~9_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~10_combout ),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~11 .lut_mask = 16'hFEEE;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [15]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1 .lut_mask = 16'hFFFB;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y12_N17
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [1]));

// Location: LCCOMB_X30_Y12_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [2]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0 .lut_mask = 16'hA0A0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y12_N3
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~regout ));

// Location: CLKCTRL_G14
cycloneii_clkctrl \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~regout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl .clock_type = "global clock";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCFF_X29_Y13_N19
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~11_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]));

// Location: LCCOMB_X29_Y13_N22
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~15 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~2_combout ),
	.datab(\~GND~combout ),
	.datac(\~GND~combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~15 .lut_mask = 16'hE400;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N30
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~12 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~12 .lut_mask = 16'hFC30;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y13_N31
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~12_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]));

// Location: LCCOMB_X29_Y13_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~14 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~14 .lut_mask = 16'h5500;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N10
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~16 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~17_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~15_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~14_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~16 .lut_mask = 16'hFAD8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y13_N11
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~16_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]));

// Location: LCCOMB_X29_Y13_N6
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~2 .lut_mask = 16'hE4E4;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7 (
	.dataa(\~GND~combout ),
	.datab(\~GND~combout ),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~2_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7 .lut_mask = 16'hCCAA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N14
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~13 (
	.dataa(\~GND~combout ),
	.datab(\~GND~combout ),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~2_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~13 .lut_mask = 16'hCCAA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7 .lut_mask = 16'hFC0C;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N30
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~8 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~8 .lut_mask = 16'h0008;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N10
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3 .lut_mask = 16'hCE10;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N18
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~8_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4 .lut_mask = 16'hBCF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y12_N19
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]));

// Location: LCCOMB_X30_Y12_N22
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11 .lut_mask = 16'h3030;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N8
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8 .lut_mask = 16'h1555;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N20
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9 .lut_mask = 16'h004C;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y13_N3
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~regout ));

// Location: LCCOMB_X30_Y13_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~10 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~10 .lut_mask = 16'hEE44;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N6
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1 .lut_mask = 16'h03FC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2 .lut_mask = 16'h4000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12 .lut_mask = 16'hB0A0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y13_N1
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~10_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~regout ));

// Location: LCCOMB_X37_Y21_N2
cycloneii_lcell_comb \u0|cmd_xbar_mux|arb|top_priority_reg[0]~3 (
// Equation(s):
// \u0|cmd_xbar_mux|arb|top_priority_reg[0]~3_combout  = !\u0|cmd_xbar_mux|arb|grant[1]~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|cmd_xbar_mux|arb|grant[1]~0_combout ),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux|arb|top_priority_reg[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux|arb|top_priority_reg[0]~3 .lut_mask = 16'h00FF;
defparam \u0|cmd_xbar_mux|arb|top_priority_reg[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y21_N3
cycloneii_lcell_ff \u0|cmd_xbar_mux|arb|top_priority_reg[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|cmd_xbar_mux|arb|top_priority_reg[0]~3_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cmd_xbar_mux|arb|top_priority_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|cmd_xbar_mux|arb|top_priority_reg [0]));

// Location: LCCOMB_X36_Y21_N28
cycloneii_lcell_comb \u0|cmd_xbar_mux|arb|grant[1]~0 (
// Equation(s):
// \u0|cmd_xbar_mux|arb|grant[1]~0_combout  = (\u0|cmd_xbar_demux_001|src0_valid~0_combout  & ((\u0|cmd_xbar_mux|arb|top_priority_reg [1]) # ((!\u0|cmd_xbar_demux|src0_valid~3_combout  & !\u0|cmd_xbar_mux|arb|top_priority_reg [0]))))

	.dataa(\u0|cmd_xbar_demux_001|src0_valid~0_combout ),
	.datab(\u0|cmd_xbar_mux|arb|top_priority_reg [1]),
	.datac(\u0|cmd_xbar_demux|src0_valid~3_combout ),
	.datad(\u0|cmd_xbar_mux|arb|top_priority_reg [0]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux|arb|grant[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux|arb|grant[1]~0 .lut_mask = 16'h888A;
defparam \u0|cmd_xbar_mux|arb|grant[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N20
cycloneii_lcell_comb \u0|cmd_xbar_mux|update_grant~0 (
// Equation(s):
// \u0|cmd_xbar_mux|update_grant~0_combout  = (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|waitrequest~regout  & (!\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used 
// [1] & ((\u0|cmd_xbar_mux|saved_grant [0]) # (\u0|cmd_xbar_mux|saved_grant [1]))))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|waitrequest~regout ),
	.datab(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datac(\u0|cmd_xbar_mux|saved_grant [0]),
	.datad(\u0|cmd_xbar_mux|saved_grant [1]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux|update_grant~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux|update_grant~0 .lut_mask = 16'h1110;
defparam \u0|cmd_xbar_mux|update_grant~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N22
cycloneii_lcell_comb \u0|cmd_xbar_mux|packet_in_progress~0 (
// Equation(s):
// \u0|cmd_xbar_mux|packet_in_progress~0_combout  = !\u0|cmd_xbar_mux|update_grant~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\u0|cmd_xbar_mux|update_grant~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux|packet_in_progress~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux|packet_in_progress~0 .lut_mask = 16'h0F0F;
defparam \u0|cmd_xbar_mux|packet_in_progress~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y21_N23
cycloneii_lcell_ff \u0|cmd_xbar_mux|packet_in_progress (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|cmd_xbar_mux|packet_in_progress~0_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|cmd_xbar_mux|packet_in_progress~regout ));

// Location: LCCOMB_X36_Y21_N24
cycloneii_lcell_comb \u0|cmd_xbar_mux|update_grant~1 (
// Equation(s):
// \u0|cmd_xbar_mux|update_grant~1_combout  = (\u0|cmd_xbar_mux|WideOr1~combout  & (\u0|cmd_xbar_mux|update_grant~0_combout )) # (!\u0|cmd_xbar_mux|WideOr1~combout  & ((!\u0|cmd_xbar_mux|packet_in_progress~regout )))

	.dataa(vcc),
	.datab(\u0|cmd_xbar_mux|WideOr1~combout ),
	.datac(\u0|cmd_xbar_mux|update_grant~0_combout ),
	.datad(\u0|cmd_xbar_mux|packet_in_progress~regout ),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux|update_grant~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux|update_grant~1 .lut_mask = 16'hC0F3;
defparam \u0|cmd_xbar_mux|update_grant~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y21_N29
cycloneii_lcell_ff \u0|cmd_xbar_mux|saved_grant[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|cmd_xbar_mux|arb|grant[1]~0_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cmd_xbar_mux|update_grant~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|cmd_xbar_mux|saved_grant [1]));

// Location: LCCOMB_X36_Y23_N26
cycloneii_lcell_comb \u0|cmd_xbar_mux_001|arb|top_priority_reg[0]~2 (
// Equation(s):
// \u0|cmd_xbar_mux_001|arb|top_priority_reg[0]~2_combout  = !\u0|cmd_xbar_mux_001|arb|grant[1]~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|cmd_xbar_mux_001|arb|grant[1]~0_combout ),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_001|arb|top_priority_reg[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_001|arb|top_priority_reg[0]~2 .lut_mask = 16'h00FF;
defparam \u0|cmd_xbar_mux_001|arb|top_priority_reg[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N18
cycloneii_lcell_comb \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1 (
// Equation(s):
// \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout  = (\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & ((!\u0|onchip_memory2_0_s1_translator|read_latency_shift_reg 
// [0]) # (!\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0])))

	.dataa(\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]),
	.datab(vcc),
	.datac(\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datad(\u0|onchip_memory2_0_s1_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1 .lut_mask = 16'h50F0;
defparam \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N30
cycloneii_lcell_comb \u0|cmd_xbar_demux|src0_valid~2 (
// Equation(s):
// \u0|cmd_xbar_demux|src0_valid~2_combout  = (!\u0|nios2_qsys_0_instruction_master_translator|read_accepted~regout  & !\u0|nios2_qsys_0|i_read~regout )

	.dataa(\u0|nios2_qsys_0_instruction_master_translator|read_accepted~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|i_read~regout ),
	.cin(gnd),
	.combout(\u0|cmd_xbar_demux|src0_valid~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_demux|src0_valid~2 .lut_mask = 16'h0055;
defparam \u0|cmd_xbar_demux|src0_valid~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N12
cycloneii_lcell_comb \u0|nios2_qsys_0_data_master_translator|uav_read~0 (
// Equation(s):
// \u0|nios2_qsys_0_data_master_translator|uav_read~0_combout  = (\u0|nios2_qsys_0|d_read~regout  & !\u0|nios2_qsys_0_data_master_translator|read_accepted~regout )

	.dataa(\u0|nios2_qsys_0|d_read~regout ),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0_data_master_translator|read_accepted~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0_data_master_translator|uav_read~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0_data_master_translator|uav_read~0 .lut_mask = 16'h0A0A;
defparam \u0|nios2_qsys_0_data_master_translator|uav_read~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N0
cycloneii_lcell_comb \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|local_read~0 (
// Equation(s):
// \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|local_read~0_combout  = (\u0|cmd_xbar_mux_001|saved_grant [0] & ((\u0|cmd_xbar_demux|src0_valid~2_combout ) # ((\u0|cmd_xbar_mux_001|saved_grant [1] & 
// \u0|nios2_qsys_0_data_master_translator|uav_read~0_combout )))) # (!\u0|cmd_xbar_mux_001|saved_grant [0] & (\u0|cmd_xbar_mux_001|saved_grant [1] & ((\u0|nios2_qsys_0_data_master_translator|uav_read~0_combout ))))

	.dataa(\u0|cmd_xbar_mux_001|saved_grant [0]),
	.datab(\u0|cmd_xbar_mux_001|saved_grant [1]),
	.datac(\u0|cmd_xbar_demux|src0_valid~2_combout ),
	.datad(\u0|nios2_qsys_0_data_master_translator|uav_read~0_combout ),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|local_read~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|local_read~0 .lut_mask = 16'hECA0;
defparam \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|local_read~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N24
cycloneii_lcell_comb \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|local_read~1 (
// Equation(s):
// \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|local_read~1_combout  = (\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|local_read~0_combout  & ((\u0|cmd_xbar_mux_001|src_valid~0_combout ) # 
// ((\u0|cmd_xbar_mux_001|saved_grant [1] & \u0|cmd_xbar_demux_001|src1_valid~0_combout ))))

	.dataa(\u0|cmd_xbar_mux_001|saved_grant [1]),
	.datab(\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|local_read~0_combout ),
	.datac(\u0|cmd_xbar_mux_001|src_valid~0_combout ),
	.datad(\u0|cmd_xbar_demux_001|src1_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|local_read~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|local_read~1 .lut_mask = 16'hC8C0;
defparam \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|local_read~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N22
cycloneii_lcell_comb \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2 (
// Equation(s):
// \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout  = (\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout ) # 
// ((!\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout  & (\u0|jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override~regout  & 
// \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|local_read~1_combout )))

	.dataa(\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout ),
	.datab(\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout ),
	.datac(\u0|jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override~regout ),
	.datad(\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|local_read~1_combout ),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2 .lut_mask = 16'hDCCC;
defparam \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y20_N23
cycloneii_lcell_ff \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]));

// Location: LCCOMB_X35_Y23_N26
cycloneii_lcell_comb \u0|cmd_xbar_mux_001|update_grant~0 (
// Equation(s):
// \u0|cmd_xbar_mux_001|update_grant~0_combout  = (\u0|jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override~regout  & (!\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & 
// ((\u0|cmd_xbar_mux_001|saved_grant [0]) # (\u0|cmd_xbar_mux_001|saved_grant [1]))))

	.dataa(\u0|cmd_xbar_mux_001|saved_grant [0]),
	.datab(\u0|jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override~regout ),
	.datac(\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datad(\u0|cmd_xbar_mux_001|saved_grant [1]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_001|update_grant~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_001|update_grant~0 .lut_mask = 16'h0C08;
defparam \u0|cmd_xbar_mux_001|update_grant~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N8
cycloneii_lcell_comb \u0|nios2_qsys_0|Equal101~5 (
// Equation(s):
// \u0|nios2_qsys_0|Equal101~5_combout  = (\u0|nios2_qsys_0|D_iw [16] & !\u0|nios2_qsys_0|D_iw [15])

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|D_iw [16]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|D_iw [15]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|Equal101~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|Equal101~5 .lut_mask = 16'h00CC;
defparam \u0|nios2_qsys_0|Equal101~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N20
cycloneii_lcell_comb \u0|nios2_qsys_0|Equal2~9 (
// Equation(s):
// \u0|nios2_qsys_0|Equal2~9_combout  = (!\u0|nios2_qsys_0|D_iw [2] & \u0|nios2_qsys_0|D_iw [5])

	.dataa(\u0|nios2_qsys_0|D_iw [2]),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|D_iw [5]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|Equal2~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|Equal2~9 .lut_mask = 16'h5050;
defparam \u0|nios2_qsys_0|Equal2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3 .lut_mask = 16'hFA0A;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N18
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4 .lut_mask = 16'h0C0C;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1 .lut_mask = 16'h1555;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N14
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2 .lut_mask = 16'h0070;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y14_N13
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]~regout ));

// Location: LCCOMB_X30_Y14_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6 .lut_mask = 16'hFA0A;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5 .lut_mask = 16'hB0A0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y14_N3
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ));

// Location: LCCOMB_X29_Y11_N26
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0 .lut_mask = 16'hFCFD;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N8
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout ),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1 .lut_mask = 16'h0075;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [15]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2 .lut_mask = 16'h3888;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N30
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [15]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3 .lut_mask = 16'hFEEA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y11_N9
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0 (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout ));

// Location: LCCOMB_X28_Y18_N24
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_uir~0 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_uir~0_combout  = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout  & 
// (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout  & \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]))

	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_uir~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_uir~0 .lut_mask = 16'hA000;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_uir~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y18_N25
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|din_s1 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_uir~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|din_s1~regout ));

// Location: LCFF_X28_Y18_N21
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|din_s1~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg [0]));

// Location: LCCOMB_X28_Y18_N30
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|sync2_uir~feeder (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|sync2_uir~feeder_combout  = 
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg [0]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|sync2_uir~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|sync2_uir~feeder .lut_mask = 16'hFF00;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|sync2_uir~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y18_N31
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|sync2_uir (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|sync2_uir~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|sync2_uir~regout ));

// Location: LCCOMB_X28_Y18_N28
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jxuir~0 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jxuir~0_combout  = 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg [0] & 
// !\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|sync2_uir~regout )

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg [0]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|sync2_uir~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jxuir~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jxuir~0 .lut_mask = 16'h00CC;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jxuir~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y18_N29
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jxuir (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jxuir~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jxuir~regout ));

// Location: LCFF_X28_Y18_N19
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|ir[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jxuir~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|ir [1]));

// Location: LCCOMB_X30_Y14_N26
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0 .lut_mask = 16'hFA0A;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y14_N27
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~regout ));

// Location: LCCOMB_X30_Y14_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0 .lut_mask = 16'hFA50;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y14_N1
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ));

// Location: LCFF_X28_Y18_N23
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|ir[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jxuir~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|ir [0]));

// Location: LCCOMB_X28_Y18_N16
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_udr~0 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_udr~0_combout  = (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout  & 
// (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout  & \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]))

	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_udr~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_udr~0 .lut_mask = 16'h5000;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_udr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y18_N17
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_udr~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1~regout ));

// Location: LCCOMB_X28_Y18_N0
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder_combout  = 
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder .lut_mask = 16'hFF00;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y18_N1
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg [0]));

// Location: LCCOMB_X28_Y18_N10
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|sync2_udr~feeder (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|sync2_udr~feeder_combout  = 
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg [0]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|sync2_udr~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|sync2_udr~feeder .lut_mask = 16'hFF00;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|sync2_udr~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y18_N11
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|sync2_udr (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|sync2_udr~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|sync2_udr~regout ));

// Location: LCCOMB_X28_Y18_N26
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~0 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~0_combout  = 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg [0] & 
// !\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|sync2_udr~regout )

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg [0]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|sync2_udr~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~0 .lut_mask = 16'h00CC;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y18_N27
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout ));

// Location: LCFF_X28_Y18_N13
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|enable_action_strobe (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|enable_action_strobe~regout ));

// Location: LCCOMB_X28_Y18_N22
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~1 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout  = 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|ir [1] & 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|ir [0] & 
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|enable_action_strobe~regout ))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|ir [1]),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|ir [0]),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|enable_action_strobe~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~1 .lut_mask = 16'h0300;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N28
cycloneii_lcell_comb \u0|cmd_xbar_mux|src_payload~2 (
// Equation(s):
// \u0|cmd_xbar_mux|src_payload~2_combout  = (\u0|cmd_xbar_mux|saved_grant [1] & \u0|nios2_qsys_0|d_writedata [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\u0|cmd_xbar_mux|saved_grant [1]),
	.datad(\u0|nios2_qsys_0|d_writedata [1]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux|src_payload~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux|src_payload~2 .lut_mask = 16'hF000;
defparam \u0|cmd_xbar_mux|src_payload~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y21_N29
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|cmd_xbar_mux|src_payload~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [1]));

// Location: LCCOMB_X30_Y16_N28
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~20 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~20_combout  = (\altera_internal_jtag~TDIUTAP  & 
// (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout  & (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4] & \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout )))

	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~20_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~20 .lut_mask = 16'h2000;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N10
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout  = ((\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ) # 
// (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout )) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3])

	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr .lut_mask = 16'hF5FF;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N16
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[37]~21 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[37]~21_combout  = 
// ((!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout  & (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout  $ 
// (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout )))) # (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout )

	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout ),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[37]~21_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[37]~21 .lut_mask = 16'h06FF;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[37]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y16_N29
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[37] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[37]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [37]));

// Location: LCCOMB_X30_Y16_N6
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~22 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~22_combout  = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout  & 
// (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4] & (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout  & 
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [37])))

	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [37]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~22_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~22 .lut_mask = 16'h0800;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y16_N7
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[36] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[37]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [36]));

// Location: LCCOMB_X29_Y17_N2
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[35]~6 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[35]~6_combout  = 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|DRsize.100~regout  & (\altera_internal_jtag~TDIUTAP )) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|DRsize.100~regout  & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [36])))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|DRsize.100~regout ),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [36]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[35]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[35]~6 .lut_mask = 16'hDD88;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[35]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N26
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~23 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~23_combout  = 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [35] & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout ) # ((\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout  & 
// \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ))))

	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [35]),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~23_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~23 .lut_mask = 16'hC8C0;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N2
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~feeder (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~feeder_combout  = \u0|nios2_qsys_0|hbreak_enabled~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|hbreak_enabled~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~feeder .lut_mask = 16'hFF00;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y16_N3
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1 (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~regout ));

// Location: LCFF_X30_Y16_N31
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg [0]));

// Location: LCCOMB_X30_Y16_N30
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~24 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~24_combout  = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3] & 
// (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout  & (\u0|ni
// os2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg [0] & \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout )))

	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~24_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~24 .lut_mask = 16'h2000;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N20
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~25 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~25_combout  = 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~23_combout ) # ((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout  & 
// (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout  & \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~24_combout )))

	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~23_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~24_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~25_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~25 .lut_mask = 16'hCDCC;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y17_N3
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[35] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[35]~6_combout ),
	.sdata(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~25_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [35]));

// Location: LCFF_X29_Y18_N13
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[35] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [35]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [35]));

// Location: LCCOMB_X29_Y18_N12
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout  = 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|ir [1] & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|enable_action_strobe~regout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [35] & 
// !\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|ir [0])))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|ir [1]),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|enable_action_strobe~regout ),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [35]),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|ir [0]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b .lut_mask = 16'h0040;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N10
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_addr[0]~0 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_addr[0]~0_combout  = (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg [2])) # (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [0])))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg [2]),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [0]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_addr[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_addr[0]~0 .lut_mask = 16'hAACC;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_addr[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N12
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout  = 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|ir [1]) # 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [35]) # 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|ir [0]) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|enable_action_strobe~regout )))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|ir [1]),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [35]),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|enable_action_strobe~regout ),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|ir [0]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0 .lut_mask = 16'hFFEF;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N0
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[0]~0 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[0]~0_combout  = \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg [2] $ (VCC)
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[0]~1  = CARRY(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg [2])

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[0]~0_combout ),
	.cout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[0]~1 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[0]~0 .lut_mask = 16'h55AA;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N2
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[1]~2 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[1]~2_combout  = (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg [3] & 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[0]~1 )) # (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg [3] & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[0]~1 ) # (GND)))
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[1]~3  = CARRY((!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[0]~1 ) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg [3]))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[0]~1 ),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[1]~2_combout ),
	.cout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[1]~3 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[1]~2 .lut_mask = 16'h3C3F;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N28
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg~2 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg~2_combout  = 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [34] & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout  & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[1]~2_combout ))) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [27])))) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [34] & 
// (((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[1]~2_combout ))))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [27]),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [34]),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout ),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[1]~2_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg~2 .lut_mask = 16'hFB08;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y18_N29
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg [3]));

// Location: LCCOMB_X33_Y18_N12
cycloneii_lcell_comb \u0|cmd_xbar_mux|src_data[39] (
// Equation(s):
// \u0|cmd_xbar_mux|src_data [39] = (\u0|cmd_xbar_mux|saved_grant [0] & ((\u0|nios2_qsys_0|F_pc [1]) # ((\u0|cmd_xbar_mux|saved_grant [1] & \u0|nios2_qsys_0|W_alu_result [3])))) # (!\u0|cmd_xbar_mux|saved_grant [0] & (\u0|cmd_xbar_mux|saved_grant [1] & 
// ((\u0|nios2_qsys_0|W_alu_result [3]))))

	.dataa(\u0|cmd_xbar_mux|saved_grant [0]),
	.datab(\u0|cmd_xbar_mux|saved_grant [1]),
	.datac(\u0|nios2_qsys_0|F_pc [1]),
	.datad(\u0|nios2_qsys_0|W_alu_result [3]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux|src_data [39]),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux|src_data[39] .lut_mask = 16'hECA0;
defparam \u0|cmd_xbar_mux|src_data[39] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y18_N13
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|cmd_xbar_mux|src_data [39]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [1]));

// Location: LCCOMB_X31_Y19_N6
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_addr[1]~1 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_addr[1]~1_combout  = (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg [3])) # (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [1])))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout ),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg [3]),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [1]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_addr[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_addr[1]~1 .lut_mask = 16'hF3C0;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_addr[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N4
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[2]~4 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[2]~4_combout  = (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg [4] & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[1]~3  $ (GND))) # (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg [4] & 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[1]~3  & VCC))
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[2]~5  = CARRY((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg [4] & 
// !\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[1]~3 ))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[1]~3 ),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[2]~4_combout ),
	.cout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[2]~5 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[2]~4 .lut_mask = 16'hC30C;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N18
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg~1 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg~1_combout  = 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout  & 
// (((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[2]~4_combout )))) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout  & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [34] & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [28])) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [34] & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[2]~4_combout )))))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [28]),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout ),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[2]~4_combout ),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [34]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg~1 .lut_mask = 16'hE2F0;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y18_N19
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg [4]));

// Location: LCCOMB_X34_Y19_N18
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_ienable[21]~feeder (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_ienable[21]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_ienable[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_ienable[21]~feeder .lut_mask = 16'hFFFF;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_ienable[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N8
cycloneii_lcell_comb \u0|cmd_xbar_mux|src_payload~0 (
// Equation(s):
// \u0|cmd_xbar_mux|src_payload~0_combout  = (\u0|nios2_qsys_0|hbreak_enabled~regout  & \u0|cmd_xbar_mux|saved_grant [1])

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|hbreak_enabled~regout ),
	.datac(\u0|cmd_xbar_mux|saved_grant [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux|src_payload~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux|src_payload~0 .lut_mask = 16'hC0C0;
defparam \u0|cmd_xbar_mux|src_payload~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y19_N9
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|debugaccess (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|cmd_xbar_mux|src_payload~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|debugaccess~regout ));

// Location: LCCOMB_X32_Y19_N12
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|avalon_ram_wr~0 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|avalon_ram_wr~0_combout  = (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|write~regout  & 
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|debugaccess~regout )

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|write~regout ),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|debugaccess~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|avalon_ram_wr~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|avalon_ram_wr~0 .lut_mask = 16'hA0A0;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|avalon_ram_wr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N24
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|take_action_oci_intr_mask_reg~0 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout  = (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|Equal0~1_combout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [0] & (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|Equal0~0_combout  & 
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|avalon_ram_wr~0_combout )))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|Equal0~1_combout ),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [0]),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|Equal0~0_combout ),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|avalon_ram_wr~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|take_action_oci_intr_mask_reg~0 .lut_mask = 16'h8000;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|take_action_oci_intr_mask_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y19_N19
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_ienable[21] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_ienable[21]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_ienable [21]));

// Location: LCCOMB_X34_Y19_N12
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~0 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~0_combout  = (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|Equal0~1_combout  & (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [0] & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|Equal0~0_combout  & \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_ienable [21])))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|Equal0~1_combout ),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [0]),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|Equal0~0_combout ),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_ienable [21]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~0 .lut_mask = 16'h8000;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N12
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~24 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~24_combout  = (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [8] & ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~0_combout ))) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [8] & (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [10]))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [10]),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [8]),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~24_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~24 .lut_mask = 16'hE2E2;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y20_N13
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[10] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~24_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata [10]));

// Location: LCFF_X40_Y20_N25
cycloneii_lcell_ff \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[10] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata [10]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [10]));

// Location: LCCOMB_X38_Y22_N14
cycloneii_lcell_comb \u0|nios2_qsys_0|D_ctrl_break~1 (
// Equation(s):
// \u0|nios2_qsys_0|D_ctrl_break~1_combout  = (\u0|nios2_qsys_0|D_ctrl_break~0_combout  & !\u0|nios2_qsys_0|D_iw [14])

	.dataa(\u0|nios2_qsys_0|D_ctrl_break~0_combout ),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|D_iw [14]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|D_ctrl_break~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|D_ctrl_break~1 .lut_mask = 16'h0A0A;
defparam \u0|nios2_qsys_0|D_ctrl_break~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y22_N15
cycloneii_lcell_ff \u0|nios2_qsys_0|R_ctrl_break (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|D_ctrl_break~1_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|R_ctrl_break~regout ));

// Location: LCCOMB_X27_Y22_N28
cycloneii_lcell_comb \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode_a|w_anode2190w[2]~0 (
// Equation(s):
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode_a|w_anode2190w[2]~0_combout  = (\u0|cmd_xbar_mux_001|src_data [50] & (\u0|cmd_xbar_mux_001|src_data [51] & \u0|rst_controller|r_sync_rst_dly~regout ))

	.dataa(vcc),
	.datab(\u0|cmd_xbar_mux_001|src_data [50]),
	.datac(\u0|cmd_xbar_mux_001|src_data [51]),
	.datad(\u0|rst_controller|r_sync_rst_dly~regout ),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode_a|w_anode2190w[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode_a|w_anode2190w[2]~0 .lut_mask = 16'hC000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode_a|w_anode2190w[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N8
cycloneii_lcell_comb \u0|nios2_qsys_0|F_iw[20]~38 (
// Equation(s):
// \u0|nios2_qsys_0|F_iw[20]~38_combout  = (\u0|nios2_qsys_0|F_iw[20]~37_combout ) # ((\u0|rsp_xbar_mux|src_payload~1_combout ) # (!\u0|nios2_qsys_0|D_iw[10]~0_combout ))

	.dataa(\u0|nios2_qsys_0|F_iw[20]~37_combout ),
	.datab(vcc),
	.datac(\u0|rsp_xbar_mux|src_payload~1_combout ),
	.datad(\u0|nios2_qsys_0|D_iw[10]~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_iw[20]~38_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_iw[20]~38 .lut_mask = 16'hFAFF;
defparam \u0|nios2_qsys_0|F_iw[20]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y20_N9
cycloneii_lcell_ff \u0|nios2_qsys_0|D_iw[20] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|F_iw[20]~38_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|D_iw [20]));

// Location: LCCOMB_X33_Y20_N26
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~5 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~5_combout  = (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [8] & ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~0_combout ))) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [8] & (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [25]))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [25]),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [8]),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~5 .lut_mask = 16'hE2E2;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y20_N27
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[25] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata [25]));

// Location: LCFF_X37_Y20_N19
cycloneii_lcell_ff \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[25] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata [25]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [25]));

// Location: LCCOMB_X37_Y20_N18
cycloneii_lcell_comb \u0|nios2_qsys_0|F_iw[25]~8 (
// Equation(s):
// \u0|nios2_qsys_0|F_iw[25]~8_combout  = (\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout  & (\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [25] & 
// \u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg [0]))

	.dataa(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout ),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [25]),
	.datad(\u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_iw[25]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_iw[25]~8 .lut_mask = 16'hA000;
defparam \u0|nios2_qsys_0|F_iw[25]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N0
cycloneii_lcell_comb \u0|nios2_qsys_0|F_iw[25]~9 (
// Equation(s):
// \u0|nios2_qsys_0|F_iw[25]~9_combout  = (\u0|nios2_qsys_0|D_iw[10]~0_combout  & ((\u0|nios2_qsys_0|F_iw[25]~8_combout ) # ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[25]~9_combout  & \u0|rsp_xbar_demux_001|src0_valid~combout ))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[25]~9_combout ),
	.datab(\u0|nios2_qsys_0|F_iw[25]~8_combout ),
	.datac(\u0|rsp_xbar_demux_001|src0_valid~combout ),
	.datad(\u0|nios2_qsys_0|D_iw[10]~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_iw[25]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_iw[25]~9 .lut_mask = 16'hEC00;
defparam \u0|nios2_qsys_0|F_iw[25]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y20_N1
cycloneii_lcell_ff \u0|nios2_qsys_0|D_iw[25] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|F_iw[25]~9_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|D_iw [25]));

// Location: LCCOMB_X45_Y23_N0
cycloneii_lcell_comb \u0|nios2_qsys_0|D_dst_regnum[3]~4 (
// Equation(s):
// \u0|nios2_qsys_0|D_dst_regnum[3]~4_combout  = (\u0|nios2_qsys_0|D_dst_regnum[0]~1_combout ) # ((\u0|nios2_qsys_0|D_ctrl_b_is_dst~1_combout  & ((\u0|nios2_qsys_0|D_iw [25]))) # (!\u0|nios2_qsys_0|D_ctrl_b_is_dst~1_combout  & (\u0|nios2_qsys_0|D_iw [20])))

	.dataa(\u0|nios2_qsys_0|D_ctrl_b_is_dst~1_combout ),
	.datab(\u0|nios2_qsys_0|D_iw [20]),
	.datac(\u0|nios2_qsys_0|D_iw [25]),
	.datad(\u0|nios2_qsys_0|D_dst_regnum[0]~1_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|D_dst_regnum[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|D_dst_regnum[3]~4 .lut_mask = 16'hFFE4;
defparam \u0|nios2_qsys_0|D_dst_regnum[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y23_N1
cycloneii_lcell_ff \u0|nios2_qsys_0|R_dst_regnum[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|D_dst_regnum[3]~4_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|R_dst_regnum [3]));

// Location: LCCOMB_X27_Y22_N0
cycloneii_lcell_comb \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode_a|w_anode2161w[2] (
// Equation(s):
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode_a|w_anode2161w [2] = (!\u0|cmd_xbar_mux_001|src_data [50] & (!\u0|cmd_xbar_mux_001|src_data [51] & \u0|rst_controller|r_sync_rst_dly~regout ))

	.dataa(vcc),
	.datab(\u0|cmd_xbar_mux_001|src_data [50]),
	.datac(\u0|cmd_xbar_mux_001|src_data [51]),
	.datad(\u0|rst_controller|r_sync_rst_dly~regout ),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode_a|w_anode2161w [2]),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode_a|w_anode2161w[2] .lut_mask = 16'h0300;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode_a|w_anode2161w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N22
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~2 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~2_combout  = (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [8] & ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~0_combout ))) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [8] & (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [22]))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [22]),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [8]),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~2 .lut_mask = 16'hE2E2;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y20_N23
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[22] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata [22]));

// Location: LCFF_X37_Y22_N29
cycloneii_lcell_ff \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[22] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata [22]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [22]));

// Location: LCCOMB_X37_Y22_N28
cycloneii_lcell_comb \u0|nios2_qsys_0|F_iw[22]~2 (
// Equation(s):
// \u0|nios2_qsys_0|F_iw[22]~2_combout  = (\u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg [0] & (\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [22] & 
// \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout ))

	.dataa(\u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg [0]),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [22]),
	.datad(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_iw[22]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_iw[22]~2 .lut_mask = 16'hA000;
defparam \u0|nios2_qsys_0|F_iw[22]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N0
cycloneii_lcell_comb \u0|nios2_qsys_0|F_iw[22]~3 (
// Equation(s):
// \u0|nios2_qsys_0|F_iw[22]~3_combout  = (\u0|nios2_qsys_0|D_iw[10]~0_combout  & ((\u0|nios2_qsys_0|F_iw[22]~2_combout ) # ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[22]~3_combout  & \u0|rsp_xbar_demux_001|src0_valid~combout ))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[22]~3_combout ),
	.datab(\u0|nios2_qsys_0|F_iw[22]~2_combout ),
	.datac(\u0|rsp_xbar_demux_001|src0_valid~combout ),
	.datad(\u0|nios2_qsys_0|D_iw[10]~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_iw[22]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_iw[22]~3 .lut_mask = 16'hEC00;
defparam \u0|nios2_qsys_0|F_iw[22]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y22_N1
cycloneii_lcell_ff \u0|nios2_qsys_0|D_iw[22] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|F_iw[22]~3_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|D_iw [22]));

// Location: LCCOMB_X40_Y22_N30
cycloneii_lcell_comb \u0|nios2_qsys_0|E_valid~0 (
// Equation(s):
// \u0|nios2_qsys_0|E_valid~0_combout  = (\u0|nios2_qsys_0|R_valid~regout ) # ((\u0|nios2_qsys_0|E_new_inst~regout  & \u0|nios2_qsys_0|R_ctrl_st~regout ))

	.dataa(\u0|nios2_qsys_0|R_valid~regout ),
	.datab(\u0|nios2_qsys_0|E_new_inst~regout ),
	.datac(\u0|nios2_qsys_0|R_ctrl_st~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_valid~0 .lut_mask = 16'hEAEA;
defparam \u0|nios2_qsys_0|E_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N4
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~8 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~8_combout  = (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~0_combout ) # 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|Equal0~2_combout  & \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|monitor_error~regout ))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~0_combout ),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|Equal0~2_combout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|monitor_error~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~8 .lut_mask = 16'hEEAA;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N26
cycloneii_lcell_comb \u0|nios2_qsys_0|F_iw[27]~51 (
// Equation(s):
// \u0|nios2_qsys_0|F_iw[27]~51_combout  = (\u0|nios2_qsys_0|D_iw[10]~0_combout  & ((\u0|nios2_qsys_0|F_iw[27]~50_combout ) # (\u0|rsp_xbar_mux|src_payload~1_combout )))

	.dataa(\u0|nios2_qsys_0|F_iw[27]~50_combout ),
	.datab(\u0|rsp_xbar_mux|src_payload~1_combout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|D_iw[10]~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_iw[27]~51_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_iw[27]~51 .lut_mask = 16'hEE00;
defparam \u0|nios2_qsys_0|F_iw[27]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y20_N27
cycloneii_lcell_ff \u0|nios2_qsys_0|D_iw[27] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|F_iw[27]~51_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|D_iw [27]));

// Location: LCCOMB_X33_Y20_N10
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~28 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~28_combout  = (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [8] & ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~0_combout ))) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [8] & (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [28]))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [28]),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [8]),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~28_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~28 .lut_mask = 16'hE2E2;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y20_N11
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[28] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~28_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata [28]));

// Location: LCFF_X33_Y20_N3
cycloneii_lcell_ff \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[28] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata [28]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [28]));

// Location: LCCOMB_X33_Y20_N2
cycloneii_lcell_comb \u0|nios2_qsys_0|F_iw[28]~52 (
// Equation(s):
// \u0|nios2_qsys_0|F_iw[28]~52_combout  = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[28]~57_combout  & ((\u0|rsp_xbar_demux_001|src0_valid~combout ) # ((\u0|rsp_xbar_demux|src0_valid~combout  & 
// \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [28])))) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[28]~57_combout  & (\u0|rsp_xbar_demux|src0_valid~combout  & 
// (\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [28])))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[28]~57_combout ),
	.datab(\u0|rsp_xbar_demux|src0_valid~combout ),
	.datac(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [28]),
	.datad(\u0|rsp_xbar_demux_001|src0_valid~combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_iw[28]~52_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_iw[28]~52 .lut_mask = 16'hEAC0;
defparam \u0|nios2_qsys_0|F_iw[28]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N4
cycloneii_lcell_comb \u0|nios2_qsys_0|F_iw[28]~53 (
// Equation(s):
// \u0|nios2_qsys_0|F_iw[28]~53_combout  = (\u0|nios2_qsys_0|D_iw[10]~0_combout  & ((\u0|rsp_xbar_mux|src_payload~1_combout ) # (\u0|nios2_qsys_0|F_iw[28]~52_combout )))

	.dataa(\u0|rsp_xbar_mux|src_payload~1_combout ),
	.datab(\u0|nios2_qsys_0|D_iw[10]~0_combout ),
	.datac(\u0|nios2_qsys_0|F_iw[28]~52_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_iw[28]~53_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_iw[28]~53 .lut_mask = 16'hC8C8;
defparam \u0|nios2_qsys_0|F_iw[28]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y20_N5
cycloneii_lcell_ff \u0|nios2_qsys_0|D_iw[28] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|F_iw[28]~53_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|D_iw [28]));

// Location: LCCOMB_X30_Y19_N26
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~29 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~29_combout  = (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [8] & ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~0_combout ))) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [8] & (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [29]))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [29]),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [8]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~29_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~29 .lut_mask = 16'hEE22;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y19_N27
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[29] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~29_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata [29]));

// Location: LCFF_X46_Y19_N21
cycloneii_lcell_ff \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[29] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata [29]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [29]));

// Location: LCCOMB_X46_Y19_N20
cycloneii_lcell_comb \u0|nios2_qsys_0|F_iw[29]~54 (
// Equation(s):
// \u0|nios2_qsys_0|F_iw[29]~54_combout  = (\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout  & (\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [29] & 
// \u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg [0]))

	.dataa(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout ),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [29]),
	.datad(\u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_iw[29]~54_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_iw[29]~54 .lut_mask = 16'hA000;
defparam \u0|nios2_qsys_0|F_iw[29]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N24
cycloneii_lcell_comb \u0|nios2_qsys_0|F_iw[29]~55 (
// Equation(s):
// \u0|nios2_qsys_0|F_iw[29]~55_combout  = (\u0|nios2_qsys_0|D_iw[10]~0_combout  & ((\u0|nios2_qsys_0|F_iw[29]~54_combout ) # ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[29]~59_combout  & \u0|rsp_xbar_demux_001|src0_valid~combout 
// ))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[29]~59_combout ),
	.datab(\u0|nios2_qsys_0|D_iw[10]~0_combout ),
	.datac(\u0|nios2_qsys_0|F_iw[29]~54_combout ),
	.datad(\u0|rsp_xbar_demux_001|src0_valid~combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_iw[29]~55_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_iw[29]~55 .lut_mask = 16'hC8C0;
defparam \u0|nios2_qsys_0|F_iw[29]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y19_N25
cycloneii_lcell_ff \u0|nios2_qsys_0|D_iw[29] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|F_iw[29]~55_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|D_iw [29]));

// Location: LCCOMB_X32_Y18_N6
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[3]~6 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[3]~6_combout  = (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg [5] & 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[2]~5 )) # (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg [5] & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[2]~5 ) # (GND)))
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[3]~7  = CARRY((!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[2]~5 ) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg [5]))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[2]~5 ),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[3]~6_combout ),
	.cout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[3]~7 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[3]~6 .lut_mask = 16'h3C3F;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N18
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg~3 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg~3_combout  = 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [34] & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[3]~6_combout )) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout  & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [29]))))) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [34] & 
// (((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[3]~6_combout ))))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [34]),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout ),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[3]~6_combout ),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [29]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg~3 .lut_mask = 16'hF2D0;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y18_N19
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg [5]));

// Location: LCCOMB_X32_Y18_N8
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[4]~8 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[4]~8_combout  = (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg [6] & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[3]~7  $ (GND))) # (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg [6] & 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[3]~7  & VCC))
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[4]~9  = CARRY((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg [6] & 
// !\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[3]~7 ))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[3]~7 ),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[4]~8_combout ),
	.cout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[4]~9 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[4]~8 .lut_mask = 16'hC30C;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N8
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg~4 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg~4_combout  = 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout  & 
// (((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[4]~8_combout )))) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout  & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [34] & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [30])) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [34] & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[4]~8_combout )))))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [30]),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout ),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [34]),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[4]~8_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg~4 .lut_mask = 16'hEF20;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y18_N9
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg [6]));

// Location: LCCOMB_X32_Y18_N12
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[6]~12 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[6]~12_combout  = (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg [8] & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[5]~11  $ (GND))) # (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg [8] & 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[5]~11  & VCC))
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[6]~13  = CARRY((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg [8] & 
// !\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[5]~11 ))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[5]~11 ),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[6]~12_combout ),
	.cout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[6]~13 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[6]~12 .lut_mask = 16'hC30C;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N26
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg~6 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg~6_combout  = 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [34] & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout  & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[6]~12_combout ))) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [32])))) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [34] & 
// (((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[6]~12_combout ))))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [32]),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [34]),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout ),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[6]~12_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg~6 .lut_mask = 16'hFB08;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y18_N27
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg[8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg [8]));

// Location: LCCOMB_X42_Y22_N16
cycloneii_lcell_comb \u0|nios2_qsys_0|D_ctrl_hi_imm16~0 (
// Equation(s):
// \u0|nios2_qsys_0|D_ctrl_hi_imm16~0_combout  = (!\u0|nios2_qsys_0|D_iw [1] & (!\u0|nios2_qsys_0|D_iw [0] & ((\u0|nios2_qsys_0|D_iw [4]) # (\u0|nios2_qsys_0|D_iw [3]))))

	.dataa(\u0|nios2_qsys_0|D_iw [1]),
	.datab(\u0|nios2_qsys_0|D_iw [4]),
	.datac(\u0|nios2_qsys_0|D_iw [3]),
	.datad(\u0|nios2_qsys_0|D_iw [0]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|D_ctrl_hi_imm16~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|D_ctrl_hi_imm16~0 .lut_mask = 16'h0054;
defparam \u0|nios2_qsys_0|D_ctrl_hi_imm16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N24
cycloneii_lcell_comb \u0|nios2_qsys_0|D_ctrl_hi_imm16~1 (
// Equation(s):
// \u0|nios2_qsys_0|D_ctrl_hi_imm16~1_combout  = (\u0|nios2_qsys_0|D_iw [5] & (\u0|nios2_qsys_0|D_iw [2] & \u0|nios2_qsys_0|D_ctrl_hi_imm16~0_combout ))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|D_iw [5]),
	.datac(\u0|nios2_qsys_0|D_iw [2]),
	.datad(\u0|nios2_qsys_0|D_ctrl_hi_imm16~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|D_ctrl_hi_imm16~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|D_ctrl_hi_imm16~1 .lut_mask = 16'hC000;
defparam \u0|nios2_qsys_0|D_ctrl_hi_imm16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y22_N25
cycloneii_lcell_ff \u0|nios2_qsys_0|R_ctrl_hi_imm16 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|D_ctrl_hi_imm16~1_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|R_ctrl_hi_imm16~regout ));

// Location: LCCOMB_X42_Y22_N30
cycloneii_lcell_comb \u0|nios2_qsys_0|Equal2~10 (
// Equation(s):
// \u0|nios2_qsys_0|Equal2~10_combout  = (!\u0|nios2_qsys_0|D_iw [1] & (!\u0|nios2_qsys_0|D_iw [4] & (!\u0|nios2_qsys_0|D_iw [3] & \u0|nios2_qsys_0|D_iw [0])))

	.dataa(\u0|nios2_qsys_0|D_iw [1]),
	.datab(\u0|nios2_qsys_0|D_iw [4]),
	.datac(\u0|nios2_qsys_0|D_iw [3]),
	.datad(\u0|nios2_qsys_0|D_iw [0]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|Equal2~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|Equal2~10 .lut_mask = 16'h0100;
defparam \u0|nios2_qsys_0|Equal2~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N28
cycloneii_lcell_comb \u0|nios2_qsys_0|Equal2~13 (
// Equation(s):
// \u0|nios2_qsys_0|Equal2~13_combout  = (\u0|nios2_qsys_0|Equal2~10_combout  & (!\u0|nios2_qsys_0|D_iw [5] & !\u0|nios2_qsys_0|D_iw [2]))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|Equal2~10_combout ),
	.datac(\u0|nios2_qsys_0|D_iw [5]),
	.datad(\u0|nios2_qsys_0|D_iw [2]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|Equal2~13_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|Equal2~13 .lut_mask = 16'h000C;
defparam \u0|nios2_qsys_0|Equal2~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N30
cycloneii_lcell_comb \u0|nios2_qsys_0|D_ctrl_force_src2_zero~0 (
// Equation(s):
// \u0|nios2_qsys_0|D_ctrl_force_src2_zero~0_combout  = (\u0|nios2_qsys_0|D_iw [13] & ((\u0|nios2_qsys_0|D_iw [15] & ((!\u0|nios2_qsys_0|D_iw [14]))) # (!\u0|nios2_qsys_0|D_iw [15] & (!\u0|nios2_qsys_0|D_iw [16])))) # (!\u0|nios2_qsys_0|D_iw [13] & 
// (!\u0|nios2_qsys_0|D_iw [16] & (\u0|nios2_qsys_0|D_iw [15])))

	.dataa(\u0|nios2_qsys_0|D_iw [16]),
	.datab(\u0|nios2_qsys_0|D_iw [13]),
	.datac(\u0|nios2_qsys_0|D_iw [15]),
	.datad(\u0|nios2_qsys_0|D_iw [14]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|D_ctrl_force_src2_zero~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|D_ctrl_force_src2_zero~0 .lut_mask = 16'h14D4;
defparam \u0|nios2_qsys_0|D_ctrl_force_src2_zero~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N16
cycloneii_lcell_comb \u0|nios2_qsys_0|D_ctrl_force_src2_zero~1 (
// Equation(s):
// \u0|nios2_qsys_0|D_ctrl_force_src2_zero~1_combout  = (\u0|nios2_qsys_0|D_ctrl_force_src2_zero~0_combout  & ((\u0|nios2_qsys_0|D_iw [16]) # (\u0|nios2_qsys_0|D_iw [11])))

	.dataa(\u0|nios2_qsys_0|D_iw [16]),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|D_iw [11]),
	.datad(\u0|nios2_qsys_0|D_ctrl_force_src2_zero~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|D_ctrl_force_src2_zero~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|D_ctrl_force_src2_zero~1 .lut_mask = 16'hFA00;
defparam \u0|nios2_qsys_0|D_ctrl_force_src2_zero~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N12
cycloneii_lcell_comb \u0|nios2_qsys_0|Equal2~5 (
// Equation(s):
// \u0|nios2_qsys_0|Equal2~5_combout  = (\u0|nios2_qsys_0|D_iw [5] & (!\u0|nios2_qsys_0|D_iw [2] & \u0|nios2_qsys_0|Equal2~0_combout ))

	.dataa(\u0|nios2_qsys_0|D_iw [5]),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|D_iw [2]),
	.datad(\u0|nios2_qsys_0|Equal2~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|Equal2~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|Equal2~5 .lut_mask = 16'h0A00;
defparam \u0|nios2_qsys_0|Equal2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N2
cycloneii_lcell_comb \u0|nios2_qsys_0|D_ctrl_force_src2_zero~2 (
// Equation(s):
// \u0|nios2_qsys_0|D_ctrl_force_src2_zero~2_combout  = (\u0|nios2_qsys_0|Equal2~13_combout ) # ((!\u0|nios2_qsys_0|D_iw [12] & (\u0|nios2_qsys_0|D_ctrl_force_src2_zero~1_combout  & \u0|nios2_qsys_0|Equal2~5_combout )))

	.dataa(\u0|nios2_qsys_0|D_iw [12]),
	.datab(\u0|nios2_qsys_0|Equal2~13_combout ),
	.datac(\u0|nios2_qsys_0|D_ctrl_force_src2_zero~1_combout ),
	.datad(\u0|nios2_qsys_0|Equal2~5_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|D_ctrl_force_src2_zero~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|D_ctrl_force_src2_zero~2 .lut_mask = 16'hDCCC;
defparam \u0|nios2_qsys_0|D_ctrl_force_src2_zero~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y22_N24
cycloneii_lcell_comb \u0|nios2_qsys_0|D_ctrl_force_src2_zero~3 (
// Equation(s):
// \u0|nios2_qsys_0|D_ctrl_force_src2_zero~3_combout  = ((\u0|nios2_qsys_0|D_ctrl_force_src2_zero~2_combout ) # (\u0|nios2_qsys_0|Equal101~4_combout )) # (!\u0|nios2_qsys_0|D_ctrl_retaddr~4_combout )

	.dataa(\u0|nios2_qsys_0|D_ctrl_retaddr~4_combout ),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|D_ctrl_force_src2_zero~2_combout ),
	.datad(\u0|nios2_qsys_0|Equal101~4_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|D_ctrl_force_src2_zero~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|D_ctrl_force_src2_zero~3 .lut_mask = 16'hFFF5;
defparam \u0|nios2_qsys_0|D_ctrl_force_src2_zero~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y22_N25
cycloneii_lcell_ff \u0|nios2_qsys_0|R_ctrl_force_src2_zero (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|D_ctrl_force_src2_zero~3_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|R_ctrl_force_src2_zero~regout ));

// Location: LCCOMB_X46_Y23_N8
cycloneii_lcell_comb \u0|nios2_qsys_0|R_src2_lo~0 (
// Equation(s):
// \u0|nios2_qsys_0|R_src2_lo~0_combout  = (\u0|nios2_qsys_0|R_ctrl_hi_imm16~regout ) # (\u0|nios2_qsys_0|R_ctrl_force_src2_zero~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|R_ctrl_hi_imm16~regout ),
	.datad(\u0|nios2_qsys_0|R_ctrl_force_src2_zero~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|R_src2_lo~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|R_src2_lo~0 .lut_mask = 16'hFFF0;
defparam \u0|nios2_qsys_0|R_src2_lo~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N4
cycloneii_lcell_comb \u0|nios2_qsys_0|R_src2_lo[8]~8 (
// Equation(s):
// \u0|nios2_qsys_0|R_src2_lo[8]~8_combout  = (!\u0|nios2_qsys_0|R_src2_lo~0_combout  & ((\u0|nios2_qsys_0|R_src2_use_imm~regout  & (\u0|nios2_qsys_0|D_iw [14])) # (!\u0|nios2_qsys_0|R_src2_use_imm~regout  & 
// ((\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [8])))))

	.dataa(\u0|nios2_qsys_0|D_iw [14]),
	.datab(\u0|nios2_qsys_0|R_src2_use_imm~regout ),
	.datac(\u0|nios2_qsys_0|R_src2_lo~0_combout ),
	.datad(\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [8]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|R_src2_lo[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|R_src2_lo[8]~8 .lut_mask = 16'h0B08;
defparam \u0|nios2_qsys_0|R_src2_lo[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y21_N5
cycloneii_lcell_ff \u0|nios2_qsys_0|E_src2[8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|R_src2_lo[8]~8_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_src2 [8]));

// Location: LCFF_X27_Y22_N13
cycloneii_lcell_ff \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|cmd_xbar_mux_001|src_data [51]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|rst_controller|r_sync_rst_dly~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]));

// Location: LCCOMB_X43_Y22_N4
cycloneii_lcell_comb \u0|nios2_qsys_0|Equal101~0 (
// Equation(s):
// \u0|nios2_qsys_0|Equal101~0_combout  = (!\u0|nios2_qsys_0|D_iw [11] & (!\u0|nios2_qsys_0|D_iw [13] & !\u0|nios2_qsys_0|D_iw [12]))

	.dataa(\u0|nios2_qsys_0|D_iw [11]),
	.datab(\u0|nios2_qsys_0|D_iw [13]),
	.datac(\u0|nios2_qsys_0|D_iw [12]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|Equal101~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|Equal101~0 .lut_mask = 16'h0101;
defparam \u0|nios2_qsys_0|Equal101~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N26
cycloneii_lcell_comb \u0|nios2_qsys_0|Equal2~3 (
// Equation(s):
// \u0|nios2_qsys_0|Equal2~3_combout  = (!\u0|nios2_qsys_0|D_iw [1] & (!\u0|nios2_qsys_0|D_iw [4] & (!\u0|nios2_qsys_0|D_iw [3] & !\u0|nios2_qsys_0|D_iw [0])))

	.dataa(\u0|nios2_qsys_0|D_iw [1]),
	.datab(\u0|nios2_qsys_0|D_iw [4]),
	.datac(\u0|nios2_qsys_0|D_iw [3]),
	.datad(\u0|nios2_qsys_0|D_iw [0]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|Equal2~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|Equal2~3 .lut_mask = 16'h0001;
defparam \u0|nios2_qsys_0|Equal2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N30
cycloneii_lcell_comb \u0|nios2_qsys_0|D_ctrl_br_cmp~0 (
// Equation(s):
// \u0|nios2_qsys_0|D_ctrl_br_cmp~0_combout  = (\u0|nios2_qsys_0|D_iw [5] & ((\u0|nios2_qsys_0|Equal2~3_combout ) # ((\u0|nios2_qsys_0|Equal2~0_combout  & \u0|nios2_qsys_0|Equal101~0_combout ))))

	.dataa(\u0|nios2_qsys_0|Equal2~0_combout ),
	.datab(\u0|nios2_qsys_0|D_iw [5]),
	.datac(\u0|nios2_qsys_0|Equal101~0_combout ),
	.datad(\u0|nios2_qsys_0|Equal2~3_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|D_ctrl_br_cmp~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|D_ctrl_br_cmp~0 .lut_mask = 16'hCC80;
defparam \u0|nios2_qsys_0|D_ctrl_br_cmp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N26
cycloneii_lcell_comb \u0|nios2_qsys_0|R_ctrl_br_nxt~0 (
// Equation(s):
// \u0|nios2_qsys_0|R_ctrl_br_nxt~0_combout  = (\u0|nios2_qsys_0|D_iw [1] & (\u0|nios2_qsys_0|D_iw [2] & !\u0|nios2_qsys_0|D_iw [0]))

	.dataa(\u0|nios2_qsys_0|D_iw [1]),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|D_iw [2]),
	.datad(\u0|nios2_qsys_0|D_iw [0]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|R_ctrl_br_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|R_ctrl_br_nxt~0 .lut_mask = 16'h00A0;
defparam \u0|nios2_qsys_0|R_ctrl_br_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N0
cycloneii_lcell_comb \u0|nios2_qsys_0|Equal2~2 (
// Equation(s):
// \u0|nios2_qsys_0|Equal2~2_combout  = (!\u0|nios2_qsys_0|D_iw [1] & (!\u0|nios2_qsys_0|D_iw [4] & (\u0|nios2_qsys_0|D_iw [3] & !\u0|nios2_qsys_0|D_iw [0])))

	.dataa(\u0|nios2_qsys_0|D_iw [1]),
	.datab(\u0|nios2_qsys_0|D_iw [4]),
	.datac(\u0|nios2_qsys_0|D_iw [3]),
	.datad(\u0|nios2_qsys_0|D_iw [0]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|Equal2~2 .lut_mask = 16'h0010;
defparam \u0|nios2_qsys_0|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N24
cycloneii_lcell_comb \u0|nios2_qsys_0|Equal2~7 (
// Equation(s):
// \u0|nios2_qsys_0|Equal2~7_combout  = (!\u0|nios2_qsys_0|D_iw [1] & (\u0|nios2_qsys_0|D_iw [4] & (!\u0|nios2_qsys_0|D_iw [3] & !\u0|nios2_qsys_0|D_iw [0])))

	.dataa(\u0|nios2_qsys_0|D_iw [1]),
	.datab(\u0|nios2_qsys_0|D_iw [4]),
	.datac(\u0|nios2_qsys_0|D_iw [3]),
	.datad(\u0|nios2_qsys_0|D_iw [0]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|Equal2~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|Equal2~7 .lut_mask = 16'h0004;
defparam \u0|nios2_qsys_0|Equal2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N8
cycloneii_lcell_comb \u0|nios2_qsys_0|D_ctrl_br_cmp~1 (
// Equation(s):
// \u0|nios2_qsys_0|D_ctrl_br_cmp~1_combout  = (\u0|nios2_qsys_0|Equal2~2_combout ) # ((\u0|nios2_qsys_0|Equal2~7_combout ) # ((\u0|nios2_qsys_0|Equal2~4_combout  & !\u0|nios2_qsys_0|D_iw [5])))

	.dataa(\u0|nios2_qsys_0|Equal2~4_combout ),
	.datab(\u0|nios2_qsys_0|D_iw [5]),
	.datac(\u0|nios2_qsys_0|Equal2~2_combout ),
	.datad(\u0|nios2_qsys_0|Equal2~7_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|D_ctrl_br_cmp~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|D_ctrl_br_cmp~1 .lut_mask = 16'hFFF2;
defparam \u0|nios2_qsys_0|D_ctrl_br_cmp~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N18
cycloneii_lcell_comb \u0|nios2_qsys_0|D_ctrl_br_cmp~2 (
// Equation(s):
// \u0|nios2_qsys_0|D_ctrl_br_cmp~2_combout  = (\u0|nios2_qsys_0|R_ctrl_br_nxt~0_combout ) # ((!\u0|nios2_qsys_0|D_iw [2] & ((\u0|nios2_qsys_0|D_ctrl_br_cmp~0_combout ) # (\u0|nios2_qsys_0|D_ctrl_br_cmp~1_combout ))))

	.dataa(\u0|nios2_qsys_0|D_iw [2]),
	.datab(\u0|nios2_qsys_0|D_ctrl_br_cmp~0_combout ),
	.datac(\u0|nios2_qsys_0|R_ctrl_br_nxt~0_combout ),
	.datad(\u0|nios2_qsys_0|D_ctrl_br_cmp~1_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|D_ctrl_br_cmp~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|D_ctrl_br_cmp~2 .lut_mask = 16'hF5F4;
defparam \u0|nios2_qsys_0|D_ctrl_br_cmp~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y22_N19
cycloneii_lcell_ff \u0|nios2_qsys_0|R_ctrl_br_cmp (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|D_ctrl_br_cmp~2_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|R_ctrl_br_cmp~regout ));

// Location: LCCOMB_X43_Y20_N16
cycloneii_lcell_comb \u0|nios2_qsys_0|E_alu_result~28 (
// Equation(s):
// \u0|nios2_qsys_0|E_alu_result~28_combout  = (\u0|nios2_qsys_0|R_ctrl_rdctl_inst~regout ) # (\u0|nios2_qsys_0|R_ctrl_br_cmp~regout )

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|R_ctrl_rdctl_inst~regout ),
	.datac(\u0|nios2_qsys_0|R_ctrl_br_cmp~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_alu_result~28_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_alu_result~28 .lut_mask = 16'hFCFC;
defparam \u0|nios2_qsys_0|E_alu_result~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N0
cycloneii_lcell_comb \u0|nios2_qsys_0|D_logic_op[1]~0 (
// Equation(s):
// \u0|nios2_qsys_0|D_logic_op[1]~0_combout  = (\u0|nios2_qsys_0|D_ctrl_alu_force_xor~8_combout ) # ((\u0|nios2_qsys_0|Equal2~5_combout  & ((\u0|nios2_qsys_0|D_iw [15]))) # (!\u0|nios2_qsys_0|Equal2~5_combout  & (\u0|nios2_qsys_0|D_iw [4])))

	.dataa(\u0|nios2_qsys_0|D_ctrl_alu_force_xor~8_combout ),
	.datab(\u0|nios2_qsys_0|D_iw [4]),
	.datac(\u0|nios2_qsys_0|D_iw [15]),
	.datad(\u0|nios2_qsys_0|Equal2~5_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|D_logic_op[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|D_logic_op[1]~0 .lut_mask = 16'hFAEE;
defparam \u0|nios2_qsys_0|D_logic_op[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y19_N1
cycloneii_lcell_ff \u0|nios2_qsys_0|R_logic_op[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|D_logic_op[1]~0_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|R_logic_op [1]));

// Location: LCCOMB_X40_Y22_N28
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_align_cycle_nxt[1]~0 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_align_cycle_nxt[1]~0_combout  = (\u0|nios2_qsys_0|d_read~regout  & (\u0|nios2_qsys_0_data_master_translator|av_waitrequest~4_combout  & (\u0|nios2_qsys_0|av_ld_align_cycle [0] $ (\u0|nios2_qsys_0|av_ld_align_cycle [1])))) # 
// (!\u0|nios2_qsys_0|d_read~regout  & (\u0|nios2_qsys_0|av_ld_align_cycle [0] $ ((\u0|nios2_qsys_0|av_ld_align_cycle [1]))))

	.dataa(\u0|nios2_qsys_0|av_ld_align_cycle [0]),
	.datab(\u0|nios2_qsys_0|d_read~regout ),
	.datac(\u0|nios2_qsys_0|av_ld_align_cycle [1]),
	.datad(\u0|nios2_qsys_0_data_master_translator|av_waitrequest~4_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_align_cycle_nxt[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_align_cycle_nxt[1]~0 .lut_mask = 16'h5A12;
defparam \u0|nios2_qsys_0|av_ld_align_cycle_nxt[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y22_N29
cycloneii_lcell_ff \u0|nios2_qsys_0|av_ld_align_cycle[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|av_ld_align_cycle_nxt[1]~0_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|av_ld_align_cycle [1]));

// Location: LCCOMB_X40_Y22_N24
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_align_cycle_nxt[0]~1 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_align_cycle_nxt[0]~1_combout  = (!\u0|nios2_qsys_0|av_ld_align_cycle [0] & ((\u0|nios2_qsys_0_data_master_translator|av_waitrequest~4_combout ) # (!\u0|nios2_qsys_0|d_read~regout )))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|d_read~regout ),
	.datac(\u0|nios2_qsys_0|av_ld_align_cycle [0]),
	.datad(\u0|nios2_qsys_0_data_master_translator|av_waitrequest~4_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_align_cycle_nxt[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_align_cycle_nxt[0]~1 .lut_mask = 16'h0F03;
defparam \u0|nios2_qsys_0|av_ld_align_cycle_nxt[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y22_N25
cycloneii_lcell_ff \u0|nios2_qsys_0|av_ld_align_cycle[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|av_ld_align_cycle_nxt[0]~1_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|av_ld_align_cycle [0]));

// Location: LCCOMB_X43_Y22_N28
cycloneii_lcell_comb \u0|nios2_qsys_0|D_ctrl_retaddr~0 (
// Equation(s):
// \u0|nios2_qsys_0|D_ctrl_retaddr~0_combout  = (\u0|nios2_qsys_0|D_iw [5] & (\u0|nios2_qsys_0|D_iw [13] & (!\u0|nios2_qsys_0|D_iw [2] & \u0|nios2_qsys_0|Equal2~0_combout )))

	.dataa(\u0|nios2_qsys_0|D_iw [5]),
	.datab(\u0|nios2_qsys_0|D_iw [13]),
	.datac(\u0|nios2_qsys_0|D_iw [2]),
	.datad(\u0|nios2_qsys_0|Equal2~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|D_ctrl_retaddr~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|D_ctrl_retaddr~0 .lut_mask = 16'h0800;
defparam \u0|nios2_qsys_0|D_ctrl_retaddr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N18
cycloneii_lcell_comb \u0|nios2_qsys_0|D_ctrl_implicit_dst_retaddr~0 (
// Equation(s):
// \u0|nios2_qsys_0|D_ctrl_implicit_dst_retaddr~0_combout  = (\u0|nios2_qsys_0|Equal133~0_combout  & (!\u0|nios2_qsys_0|D_iw [5] & (!\u0|nios2_qsys_0|D_iw [2] & !\u0|nios2_qsys_0|D_iw [0])))

	.dataa(\u0|nios2_qsys_0|Equal133~0_combout ),
	.datab(\u0|nios2_qsys_0|D_iw [5]),
	.datac(\u0|nios2_qsys_0|D_iw [2]),
	.datad(\u0|nios2_qsys_0|D_iw [0]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|D_ctrl_implicit_dst_retaddr~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|D_ctrl_implicit_dst_retaddr~0 .lut_mask = 16'h0002;
defparam \u0|nios2_qsys_0|D_ctrl_implicit_dst_retaddr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N24
cycloneii_lcell_comb \u0|nios2_qsys_0|D_ctrl_exception~5 (
// Equation(s):
// \u0|nios2_qsys_0|D_ctrl_exception~5_combout  = (!\u0|nios2_qsys_0|D_iw [14]) # (!\u0|nios2_qsys_0|D_ctrl_break~0_combout )

	.dataa(\u0|nios2_qsys_0|D_ctrl_break~0_combout ),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|D_iw [14]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|D_ctrl_exception~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|D_ctrl_exception~5 .lut_mask = 16'h5F5F;
defparam \u0|nios2_qsys_0|D_ctrl_exception~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N10
cycloneii_lcell_comb \u0|nios2_qsys_0|D_ctrl_retaddr~4 (
// Equation(s):
// \u0|nios2_qsys_0|D_ctrl_retaddr~4_combout  = (!\u0|nios2_qsys_0|D_ctrl_implicit_dst_retaddr~0_combout  & (\u0|nios2_qsys_0|D_ctrl_exception~5_combout  & ((!\u0|nios2_qsys_0|D_ctrl_retaddr~0_combout ) # (!\u0|nios2_qsys_0|D_ctrl_retaddr~3_combout ))))

	.dataa(\u0|nios2_qsys_0|D_ctrl_retaddr~3_combout ),
	.datab(\u0|nios2_qsys_0|D_ctrl_retaddr~0_combout ),
	.datac(\u0|nios2_qsys_0|D_ctrl_implicit_dst_retaddr~0_combout ),
	.datad(\u0|nios2_qsys_0|D_ctrl_exception~5_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|D_ctrl_retaddr~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|D_ctrl_retaddr~4 .lut_mask = 16'h0700;
defparam \u0|nios2_qsys_0|D_ctrl_retaddr~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N4
cycloneii_lcell_comb \u0|nios2_qsys_0|D_ctrl_retaddr~1 (
// Equation(s):
// \u0|nios2_qsys_0|D_ctrl_retaddr~1_combout  = (!\u0|nios2_qsys_0|D_iw [14] & (((\u0|nios2_qsys_0|D_iw [11] & !\u0|nios2_qsys_0|D_iw [15])) # (!\u0|nios2_qsys_0|D_iw [12])))

	.dataa(\u0|nios2_qsys_0|D_iw [12]),
	.datab(\u0|nios2_qsys_0|D_iw [11]),
	.datac(\u0|nios2_qsys_0|D_iw [15]),
	.datad(\u0|nios2_qsys_0|D_iw [14]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|D_ctrl_retaddr~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|D_ctrl_retaddr~1 .lut_mask = 16'h005D;
defparam \u0|nios2_qsys_0|D_ctrl_retaddr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N6
cycloneii_lcell_comb \u0|nios2_qsys_0|D_ctrl_retaddr~2 (
// Equation(s):
// \u0|nios2_qsys_0|D_ctrl_retaddr~2_combout  = (\u0|nios2_qsys_0|D_iw [16] & (\u0|nios2_qsys_0|D_ctrl_retaddr~1_combout  & \u0|nios2_qsys_0|D_ctrl_retaddr~0_combout ))

	.dataa(\u0|nios2_qsys_0|D_iw [16]),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|D_ctrl_retaddr~1_combout ),
	.datad(\u0|nios2_qsys_0|D_ctrl_retaddr~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|D_ctrl_retaddr~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|D_ctrl_retaddr~2 .lut_mask = 16'hA000;
defparam \u0|nios2_qsys_0|D_ctrl_retaddr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N0
cycloneii_lcell_comb \u0|nios2_qsys_0|D_ctrl_retaddr~5 (
// Equation(s):
// \u0|nios2_qsys_0|D_ctrl_retaddr~5_combout  = (\u0|nios2_qsys_0|Equal2~11_combout ) # (((\u0|nios2_qsys_0|D_ctrl_retaddr~2_combout ) # (!\u0|nios2_qsys_0|D_ctrl_exception~2_combout )) # (!\u0|nios2_qsys_0|D_ctrl_retaddr~4_combout ))

	.dataa(\u0|nios2_qsys_0|Equal2~11_combout ),
	.datab(\u0|nios2_qsys_0|D_ctrl_retaddr~4_combout ),
	.datac(\u0|nios2_qsys_0|D_ctrl_retaddr~2_combout ),
	.datad(\u0|nios2_qsys_0|D_ctrl_exception~2_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|D_ctrl_retaddr~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|D_ctrl_retaddr~5 .lut_mask = 16'hFBFF;
defparam \u0|nios2_qsys_0|D_ctrl_retaddr~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y22_N1
cycloneii_lcell_ff \u0|nios2_qsys_0|R_ctrl_retaddr (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|D_ctrl_retaddr~5_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|R_ctrl_retaddr~regout ));

// Location: LCFF_X44_Y22_N27
cycloneii_lcell_ff \u0|nios2_qsys_0|R_ctrl_br (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|R_ctrl_br_nxt~0_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|R_ctrl_br~regout ));

// Location: LCCOMB_X38_Y22_N18
cycloneii_lcell_comb \u0|nios2_qsys_0|R_src1~33 (
// Equation(s):
// \u0|nios2_qsys_0|R_src1~33_combout  = (\u0|nios2_qsys_0|E_valid~regout  & ((\u0|nios2_qsys_0|R_ctrl_br~regout ) # ((\u0|nios2_qsys_0|R_ctrl_retaddr~regout  & \u0|nios2_qsys_0|R_valid~regout )))) # (!\u0|nios2_qsys_0|E_valid~regout  & 
// (\u0|nios2_qsys_0|R_ctrl_retaddr~regout  & (\u0|nios2_qsys_0|R_valid~regout )))

	.dataa(\u0|nios2_qsys_0|E_valid~regout ),
	.datab(\u0|nios2_qsys_0|R_ctrl_retaddr~regout ),
	.datac(\u0|nios2_qsys_0|R_valid~regout ),
	.datad(\u0|nios2_qsys_0|R_ctrl_br~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|R_src1~33_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|R_src1~33 .lut_mask = 16'hEAC0;
defparam \u0|nios2_qsys_0|R_src1~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N14
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_aligning_data_nxt~2 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_aligning_data_nxt~2_combout  = (\u0|nios2_qsys_0|av_ld_aligning_data_nxt~1_combout  & ((\u0|nios2_qsys_0|av_ld_aligning_data~regout  & ((!\u0|nios2_qsys_0|av_ld_align_cycle [1]))) # (!\u0|nios2_qsys_0|av_ld_aligning_data~regout  & 
// (!\u0|nios2_qsys_0_data_master_translator|av_waitrequest~4_combout )))) # (!\u0|nios2_qsys_0|av_ld_aligning_data_nxt~1_combout  & (((\u0|nios2_qsys_0|av_ld_aligning_data~regout ))))

	.dataa(\u0|nios2_qsys_0|av_ld_aligning_data_nxt~1_combout ),
	.datab(\u0|nios2_qsys_0_data_master_translator|av_waitrequest~4_combout ),
	.datac(\u0|nios2_qsys_0|av_ld_aligning_data~regout ),
	.datad(\u0|nios2_qsys_0|av_ld_align_cycle [1]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_aligning_data_nxt~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_aligning_data_nxt~2 .lut_mask = 16'h52F2;
defparam \u0|nios2_qsys_0|av_ld_aligning_data_nxt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y22_N15
cycloneii_lcell_ff \u0|nios2_qsys_0|av_ld_aligning_data (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|av_ld_aligning_data_nxt~2_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|av_ld_aligning_data~regout ));

// Location: LCCOMB_X44_Y22_N24
cycloneii_lcell_comb \u0|nios2_qsys_0|D_ctrl_b_is_dst~2 (
// Equation(s):
// \u0|nios2_qsys_0|D_ctrl_b_is_dst~2_combout  = (\u0|nios2_qsys_0|D_iw [1] & (\u0|nios2_qsys_0|D_iw [2] & \u0|nios2_qsys_0|D_iw [0]))

	.dataa(\u0|nios2_qsys_0|D_iw [1]),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|D_iw [2]),
	.datad(\u0|nios2_qsys_0|D_iw [0]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|D_ctrl_b_is_dst~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|D_ctrl_b_is_dst~2 .lut_mask = 16'hA000;
defparam \u0|nios2_qsys_0|D_ctrl_b_is_dst~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y22_N25
cycloneii_lcell_ff \u0|nios2_qsys_0|R_ctrl_ld_signed (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|D_ctrl_b_is_dst~2_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|R_ctrl_ld_signed~regout ));

// Location: LCCOMB_X44_Y22_N12
cycloneii_lcell_comb \u0|nios2_qsys_0|av_fill_bit~1 (
// Equation(s):
// \u0|nios2_qsys_0|av_fill_bit~1_combout  = (\u0|nios2_qsys_0|av_fill_bit~0_combout  & \u0|nios2_qsys_0|R_ctrl_ld_signed~regout )

	.dataa(\u0|nios2_qsys_0|av_fill_bit~0_combout ),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|R_ctrl_ld_signed~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_fill_bit~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_fill_bit~1 .lut_mask = 16'hA0A0;
defparam \u0|nios2_qsys_0|av_fill_bit~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N22
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_byte1_data[5]~3 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_byte1_data[5]~3_combout  = (\u0|nios2_qsys_0|av_ld_aligning_data~regout  & ((\u0|nios2_qsys_0|av_fill_bit~1_combout ))) # (!\u0|nios2_qsys_0|av_ld_aligning_data~regout  & (\u0|rsp_xbar_mux_001|src_payload~22_combout ))

	.dataa(\u0|rsp_xbar_mux_001|src_payload~22_combout ),
	.datab(\u0|nios2_qsys_0|av_ld_aligning_data~regout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|av_fill_bit~1_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_byte1_data[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_byte1_data[5]~3 .lut_mask = 16'hEE22;
defparam \u0|nios2_qsys_0|av_ld_byte1_data[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N2
cycloneii_lcell_comb \u0|nios2_qsys_0|F_iw[21]~32 (
// Equation(s):
// \u0|nios2_qsys_0|F_iw[21]~32_combout  = (\u0|nios2_qsys_0|F_iw[21]~31_combout ) # ((\u0|rsp_xbar_mux|src_payload~1_combout ) # (!\u0|nios2_qsys_0|D_iw[10]~0_combout ))

	.dataa(\u0|nios2_qsys_0|F_iw[21]~31_combout ),
	.datab(vcc),
	.datac(\u0|rsp_xbar_mux|src_payload~1_combout ),
	.datad(\u0|nios2_qsys_0|D_iw[10]~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_iw[21]~32_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_iw[21]~32 .lut_mask = 16'hFAFF;
defparam \u0|nios2_qsys_0|F_iw[21]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y20_N3
cycloneii_lcell_ff \u0|nios2_qsys_0|D_iw[21] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|F_iw[21]~32_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|D_iw [21]));

// Location: LCCOMB_X41_Y20_N4
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_byte1_data[6]~2 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_byte1_data[6]~2_combout  = (\u0|nios2_qsys_0|av_ld_aligning_data~regout  & ((\u0|nios2_qsys_0|av_fill_bit~1_combout ))) # (!\u0|nios2_qsys_0|av_ld_aligning_data~regout  & (\u0|rsp_xbar_mux_001|src_payload~19_combout ))

	.dataa(\u0|rsp_xbar_mux_001|src_payload~19_combout ),
	.datab(\u0|nios2_qsys_0|av_ld_aligning_data~regout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|av_fill_bit~1_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_byte1_data[6]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_byte1_data[6]~2 .lut_mask = 16'hEE22;
defparam \u0|nios2_qsys_0|av_ld_byte1_data[6]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N20
cycloneii_lcell_comb \u0|nios2_qsys_0|W_rf_wr_data[7]~16 (
// Equation(s):
// \u0|nios2_qsys_0|W_rf_wr_data[7]~16_combout  = (\u0|nios2_qsys_0|R_ctrl_ld~regout  & (\u0|nios2_qsys_0|av_ld_byte0_data [7])) # (!\u0|nios2_qsys_0|R_ctrl_ld~regout  & (((!\u0|nios2_qsys_0|E_alu_result~28_combout  & \u0|nios2_qsys_0|W_alu_result [7]))))

	.dataa(\u0|nios2_qsys_0|av_ld_byte0_data [7]),
	.datab(\u0|nios2_qsys_0|E_alu_result~28_combout ),
	.datac(\u0|nios2_qsys_0|R_ctrl_ld~regout ),
	.datad(\u0|nios2_qsys_0|W_alu_result [7]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|W_rf_wr_data[7]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|W_rf_wr_data[7]~16 .lut_mask = 16'hA3A0;
defparam \u0|nios2_qsys_0|W_rf_wr_data[7]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N6
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_byte1_data[0]~0 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_byte1_data[0]~0_combout  = (\u0|nios2_qsys_0|av_ld_aligning_data~regout  & ((\u0|nios2_qsys_0|av_fill_bit~1_combout ))) # (!\u0|nios2_qsys_0|av_ld_aligning_data~regout  & (\u0|rsp_xbar_mux_001|src_payload~32_combout ))

	.dataa(\u0|rsp_xbar_mux_001|src_payload~32_combout ),
	.datab(\u0|nios2_qsys_0|av_ld_aligning_data~regout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|av_fill_bit~1_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_byte1_data[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_byte1_data[0]~0 .lut_mask = 16'hEE22;
defparam \u0|nios2_qsys_0|av_ld_byte1_data[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N12
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_byte2_data[0]~1 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_byte2_data[0]~1_combout  = (\u0|nios2_qsys_0|av_ld_aligning_data~regout  & ((\u0|nios2_qsys_0|av_fill_bit~1_combout ))) # (!\u0|nios2_qsys_0|av_ld_aligning_data~regout  & (\u0|rsp_xbar_mux_001|src_payload~13_combout ))

	.dataa(\u0|rsp_xbar_mux_001|src_payload~13_combout ),
	.datab(\u0|nios2_qsys_0|av_ld_aligning_data~regout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|av_fill_bit~1_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_byte2_data[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_byte2_data[0]~1 .lut_mask = 16'hEE22;
defparam \u0|nios2_qsys_0|av_ld_byte2_data[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N8
cycloneii_lcell_comb \u0|nios2_qsys_0|d_writedata[24]~feeder (
// Equation(s):
// \u0|nios2_qsys_0|d_writedata[24]~feeder_combout  = \u0|nios2_qsys_0|d_writedata[24]~0_combout 

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|d_writedata[24]~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|d_writedata[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|d_writedata[24]~feeder .lut_mask = 16'hCCCC;
defparam \u0|nios2_qsys_0|d_writedata[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N24
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_byte1_data[1]~7 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_byte1_data[1]~7_combout  = (\u0|nios2_qsys_0|av_ld_aligning_data~regout  & ((\u0|nios2_qsys_0|av_fill_bit~1_combout ))) # (!\u0|nios2_qsys_0|av_ld_aligning_data~regout  & (\u0|rsp_xbar_mux_001|src_payload~7_combout ))

	.dataa(\u0|rsp_xbar_mux_001|src_payload~7_combout ),
	.datab(\u0|nios2_qsys_0|av_ld_aligning_data~regout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|av_fill_bit~1_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_byte1_data[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_byte1_data[1]~7 .lut_mask = 16'hEE22;
defparam \u0|nios2_qsys_0|av_ld_byte1_data[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N20
cycloneii_lcell_comb \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 (
// Equation(s):
// \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout  = \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [0] $ (((VCC) # 
// (!\u0|jtag_uart_0|fifo_wr~regout )))
// \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  = CARRY(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [0] $ 
// (!\u0|jtag_uart_0|fifo_wr~regout ))

	.dataa(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [0]),
	.datab(\u0|jtag_uart_0|fifo_wr~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout ),
	.cout(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .lut_mask = 16'h5599;
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N22
cycloneii_lcell_comb \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 (
// Equation(s):
// \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout  = (\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  
// & (\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [1] $ (((\u0|jtag_uart_0|fifo_wr~regout ) # (VCC))))) # 
// (!\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  & ((\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [1]) # ((GND))))
// \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  = CARRY((\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [1] $ 
// (\u0|jtag_uart_0|fifo_wr~regout )) # (!\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ))

	.dataa(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [1]),
	.datab(\u0|jtag_uart_0|fifo_wr~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ),
	.combout(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout ),
	.cout(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .lut_mask = 16'h5A6F;
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N16
cycloneii_lcell_comb \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|read~0 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|read~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|read~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|read~0 .lut_mask = 16'h0F0F;
defparam \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|read~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N20
cycloneii_lcell_comb \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|jupdate~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_regout ),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~regout ),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|jupdate~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|jupdate~0 .lut_mask = 16'h000A;
defparam \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|jupdate~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N20
cycloneii_lcell_comb \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|state~1 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|state~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|state~1 .lut_mask = 16'hF000;
defparam \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|state~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N26
cycloneii_lcell_comb \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|state~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datac(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|state~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|state~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|state~0 .lut_mask = 16'hD0F0;
defparam \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N8
cycloneii_lcell_comb \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|state~2 (
	.dataa(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|jupdate~0_combout ),
	.datab(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|state~1_combout ),
	.datac(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|state~regout ),
	.datad(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|state~0_combout ),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|state~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|state~2 .lut_mask = 16'hFF08;
defparam \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|state~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y16_N9
cycloneii_lcell_ff \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|state (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|state~2_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|state~regout ));

// Location: LCCOMB_X27_Y16_N30
cycloneii_lcell_comb \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count~4 (
	.dataa(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count [9]),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count~4 .lut_mask = 16'h5500;
defparam \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N10
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1 (
	.dataa(vcc),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1 .lut_mask = 16'hC0C0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~5 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~4_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~5 .lut_mask = 16'h1055;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y11_N1
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0 (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~5_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_regout ));

// Location: LCCOMB_X27_Y16_N0
cycloneii_lcell_comb \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4 .lut_mask = 16'h3020;
defparam \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y16_N31
cycloneii_lcell_ff \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count~4_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count [0]));

// Location: LCCOMB_X27_Y16_N14
cycloneii_lcell_comb \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count~2 (
	.dataa(vcc),
	.datab(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count [0]),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count~2 .lut_mask = 16'hCC00;
defparam \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y16_N15
cycloneii_lcell_ff \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count~2_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count [1]));

// Location: LCCOMB_X28_Y16_N24
cycloneii_lcell_comb \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|write_stalled~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|jupdate~0_combout ),
	.datac(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|state~regout ),
	.datad(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count [1]),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|write_stalled~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|write_stalled~1 .lut_mask = 16'h8000;
defparam \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|write_stalled~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y16_N17
cycloneii_lcell_ff \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|read (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|read~0_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|write_stalled~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|read~regout ));

// Location: LCFF_X28_Y16_N11
cycloneii_lcell_ff \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|read1 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|read~regout ),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|read1~regout ));

// Location: LCCOMB_X28_Y16_N4
cycloneii_lcell_comb \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|read2~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|read1~regout ),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|read2~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|read2~feeder .lut_mask = 16'hFF00;
defparam \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|read2~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y16_N5
cycloneii_lcell_ff \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|read2 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|read2~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|read2~regout ));

// Location: LCCOMB_X27_Y21_N4
cycloneii_lcell_comb \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 (
// Equation(s):
// \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout  = \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q [0] $ (VCC)
// \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  = CARRY(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q [0])

	.dataa(vcc),
	.datab(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ),
	.cout(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X27_Y21_N5
cycloneii_lcell_ff \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart_0|fifo_wr~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q [0]));

// Location: LCCOMB_X27_Y21_N6
cycloneii_lcell_comb \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 (
// Equation(s):
// \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout  = (\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q [1] & 
// (!\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT )) # (!\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q [1] & 
// ((\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ) # (GND)))
// \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  = CARRY((!\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ) # 
// (!\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q [1]))

	.dataa(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.combout(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ),
	.cout(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .lut_mask = 16'h5A5F;
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X27_Y21_N7
cycloneii_lcell_ff \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart_0|fifo_wr~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q [1]));

// Location: LCCOMB_X27_Y21_N8
cycloneii_lcell_comb \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 (
// Equation(s):
// \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout  = (\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q [2] & 
// (\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  $ (GND))) # (!\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q [2] & 
// (!\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  & VCC))
// \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  = CARRY((\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q [2] & 
// !\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ))

	.dataa(vcc),
	.datab(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.combout(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ),
	.cout(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .lut_mask = 16'hC30C;
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X27_Y21_N9
cycloneii_lcell_ff \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart_0|fifo_wr~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q [2]));

// Location: LCCOMB_X27_Y21_N10
cycloneii_lcell_comb \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 (
// Equation(s):
// \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout  = (\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q [3] & 
// (!\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT )) # (!\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q [3] & 
// ((\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ) # (GND)))
// \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  = CARRY((!\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ) # 
// (!\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q [3]))

	.dataa(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.combout(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ),
	.cout(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .lut_mask = 16'h5A5F;
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X27_Y21_N11
cycloneii_lcell_ff \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart_0|fifo_wr~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q [3]));

// Location: LCCOMB_X27_Y21_N12
cycloneii_lcell_comb \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 (
// Equation(s):
// \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout  = (\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q [4] & 
// (\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  $ (GND))) # (!\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q [4] & 
// (!\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  & VCC))
// \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  = CARRY((\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q [4] & 
// !\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ))

	.dataa(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.combout(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ),
	.cout(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .lut_mask = 16'hA50A;
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X27_Y21_N13
cycloneii_lcell_ff \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart_0|fifo_wr~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q [4]));

// Location: LCCOMB_X27_Y21_N14
cycloneii_lcell_comb \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 (
// Equation(s):
// \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout  = \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q [5] $ 
// (\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT )

	.dataa(vcc),
	.datab(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.combout(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .lut_mask = 16'h3C3C;
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X27_Y21_N15
cycloneii_lcell_ff \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart_0|fifo_wr~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q [5]));

// Location: LCCOMB_X25_Y21_N14
cycloneii_lcell_comb \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 (
// Equation(s):
// \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout  = \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [0] $ (VCC)
// \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT  = CARRY(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [0])

	.dataa(vcc),
	.datab(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout ),
	.cout(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X25_Y21_N15
cycloneii_lcell_ff \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart_0|r_val~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [0]));

// Location: LCCOMB_X25_Y21_N16
cycloneii_lcell_comb \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 (
// Equation(s):
// \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout  = (\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [1] & 
// (!\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT )) # (!\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [1] & 
// ((\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ) # (GND)))
// \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  = CARRY((!\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ) # 
// (!\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [1]))

	.dataa(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ),
	.combout(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout ),
	.cout(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .lut_mask = 16'h5A5F;
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X25_Y21_N17
cycloneii_lcell_ff \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart_0|r_val~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [1]));

// Location: LCCOMB_X25_Y21_N18
cycloneii_lcell_comb \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 (
// Equation(s):
// \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout  = (\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [2] & 
// (\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  $ (GND))) # (!\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [2] & 
// (!\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  & VCC))
// \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT  = CARRY((\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [2] & 
// !\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ))

	.dataa(vcc),
	.datab(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ),
	.combout(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout ),
	.cout(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .lut_mask = 16'hC30C;
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X25_Y21_N19
cycloneii_lcell_ff \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart_0|r_val~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [2]));

// Location: LCCOMB_X25_Y21_N20
cycloneii_lcell_comb \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 (
// Equation(s):
// \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout  = (\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [3] & 
// (!\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT )) # (!\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [3] & 
// ((\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ) # (GND)))
// \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  = CARRY((!\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ) # 
// (!\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [3]))

	.dataa(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ),
	.combout(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout ),
	.cout(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .lut_mask = 16'h5A5F;
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X25_Y21_N21
cycloneii_lcell_ff \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart_0|r_val~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [3]));

// Location: LCCOMB_X25_Y21_N22
cycloneii_lcell_comb \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 (
// Equation(s):
// \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout  = (\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [4] & 
// (\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  $ (GND))) # (!\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [4] & 
// (!\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  & VCC))
// \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT  = CARRY((\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [4] & 
// !\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ))

	.dataa(vcc),
	.datab(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ),
	.combout(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout ),
	.cout(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 .lut_mask = 16'hC30C;
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X25_Y21_N23
cycloneii_lcell_ff \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart_0|r_val~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [4]));

// Location: LCCOMB_X25_Y21_N24
cycloneii_lcell_comb \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 (
// Equation(s):
// \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout  = \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [5] $ 
// (\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT )

	.dataa(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ),
	.combout(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 .lut_mask = 16'h5A5A;
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X25_Y21_N25
cycloneii_lcell_ff \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart_0|r_val~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [5]));

// Location: LCCOMB_X41_Y20_N20
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_byte1_data[2]~6 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_byte1_data[2]~6_combout  = (\u0|nios2_qsys_0|av_ld_aligning_data~regout  & ((\u0|nios2_qsys_0|av_fill_bit~1_combout ))) # (!\u0|nios2_qsys_0|av_ld_aligning_data~regout  & (\u0|rsp_xbar_mux_001|src_payload~29_combout ))

	.dataa(\u0|rsp_xbar_mux_001|src_payload~29_combout ),
	.datab(\u0|nios2_qsys_0|av_ld_aligning_data~regout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|av_fill_bit~1_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_byte1_data[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_byte1_data[2]~6 .lut_mask = 16'hEE22;
defparam \u0|nios2_qsys_0|av_ld_byte1_data[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N4
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_byte2_data[2]~2 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_byte2_data[2]~2_combout  = (\u0|nios2_qsys_0|av_ld_aligning_data~regout  & ((\u0|nios2_qsys_0|av_fill_bit~1_combout ))) # (!\u0|nios2_qsys_0|av_ld_aligning_data~regout  & (\u0|rsp_xbar_mux_001|src_payload~35_combout ))

	.dataa(\u0|rsp_xbar_mux_001|src_payload~35_combout ),
	.datab(\u0|nios2_qsys_0|av_ld_aligning_data~regout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|av_fill_bit~1_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_byte2_data[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_byte2_data[2]~2 .lut_mask = 16'hEE22;
defparam \u0|nios2_qsys_0|av_ld_byte2_data[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N0
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~6 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~6_combout  = (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [8] & ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~0_combout ))) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [8] & (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [26]))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [26]),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~0_combout ),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [8]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~6 .lut_mask = 16'hF0AA;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y20_N1
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[26] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata [26]));

// Location: LCFF_X34_Y21_N17
cycloneii_lcell_ff \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[26] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata [26]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [26]));

// Location: LCCOMB_X34_Y21_N20
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_byte3_data_nxt~12 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_byte3_data_nxt~12_combout  = (\u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg [0] & (!\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout  & 
// \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [26]))

	.dataa(\u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg [0]),
	.datab(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [26]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_byte3_data_nxt~12_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_byte3_data_nxt~12 .lut_mask = 16'h2200;
defparam \u0|nios2_qsys_0|av_ld_byte3_data_nxt~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N28
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_byte3_data_nxt~14 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_byte3_data_nxt~14_combout  = (\u0|nios2_qsys_0|av_ld_aligning_data~regout  & (((\u0|nios2_qsys_0|av_fill_bit~1_combout )))) # (!\u0|nios2_qsys_0|av_ld_aligning_data~regout  & ((\u0|nios2_qsys_0|av_ld_byte3_data_nxt~13_combout ) # 
// ((\u0|nios2_qsys_0|av_ld_byte3_data_nxt~12_combout ))))

	.dataa(\u0|nios2_qsys_0|av_ld_byte3_data_nxt~13_combout ),
	.datab(\u0|nios2_qsys_0|av_ld_aligning_data~regout ),
	.datac(\u0|nios2_qsys_0|av_ld_byte3_data_nxt~12_combout ),
	.datad(\u0|nios2_qsys_0|av_fill_bit~1_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_byte3_data_nxt~14_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_byte3_data_nxt~14 .lut_mask = 16'hFE32;
defparam \u0|nios2_qsys_0|av_ld_byte3_data_nxt~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y21_N29
cycloneii_lcell_ff \u0|nios2_qsys_0|av_ld_byte3_data[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|av_ld_byte3_data_nxt~14_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|av_ld_rshift8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|av_ld_byte3_data [2]));

// Location: LCFF_X41_Y19_N5
cycloneii_lcell_ff \u0|nios2_qsys_0|av_ld_byte2_data[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|av_ld_byte2_data[2]~2_combout ),
	.sdata(\u0|nios2_qsys_0|av_ld_byte3_data [2]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\u0|nios2_qsys_0|av_ld_rshift8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|av_ld_byte2_data [2]));

// Location: LCCOMB_X41_Y20_N30
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_byte1_data_en~0 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_byte1_data_en~0_combout  = (\u0|nios2_qsys_0|D_iw [4]) # ((\u0|nios2_qsys_0|av_ld_rshift8~0_combout ) # ((!\u0|nios2_qsys_0|av_ld_aligning_data~regout ) # (!\u0|nios2_qsys_0|D_iw [3])))

	.dataa(\u0|nios2_qsys_0|D_iw [4]),
	.datab(\u0|nios2_qsys_0|av_ld_rshift8~0_combout ),
	.datac(\u0|nios2_qsys_0|D_iw [3]),
	.datad(\u0|nios2_qsys_0|av_ld_aligning_data~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_byte1_data_en~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_byte1_data_en~0 .lut_mask = 16'hEFFF;
defparam \u0|nios2_qsys_0|av_ld_byte1_data_en~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y20_N21
cycloneii_lcell_ff \u0|nios2_qsys_0|av_ld_byte1_data[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|av_ld_byte1_data[2]~6_combout ),
	.sdata(\u0|nios2_qsys_0|av_ld_byte2_data [2]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\u0|nios2_qsys_0|av_ld_rshift8~1_combout ),
	.ena(\u0|nios2_qsys_0|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|av_ld_byte1_data [2]));

// Location: LCCOMB_X44_Y20_N14
cycloneii_lcell_comb \u0|nios2_qsys_0|W_rf_wr_data[10]~13 (
// Equation(s):
// \u0|nios2_qsys_0|W_rf_wr_data[10]~13_combout  = (\u0|nios2_qsys_0|R_ctrl_ld~regout  & (((\u0|nios2_qsys_0|av_ld_byte1_data [2])))) # (!\u0|nios2_qsys_0|R_ctrl_ld~regout  & (\u0|nios2_qsys_0|W_alu_result [10] & ((!\u0|nios2_qsys_0|E_alu_result~28_combout 
// ))))

	.dataa(\u0|nios2_qsys_0|W_alu_result [10]),
	.datab(\u0|nios2_qsys_0|av_ld_byte1_data [2]),
	.datac(\u0|nios2_qsys_0|R_ctrl_ld~regout ),
	.datad(\u0|nios2_qsys_0|E_alu_result~28_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|W_rf_wr_data[10]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|W_rf_wr_data[10]~13 .lut_mask = 16'hC0CA;
defparam \u0|nios2_qsys_0|W_rf_wr_data[10]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N2
cycloneii_lcell_comb \u0|nios2_qsys_0|F_iw[18]~41 (
// Equation(s):
// \u0|nios2_qsys_0|F_iw[18]~41_combout  = (\u0|nios2_qsys_0|hbreak_req~1_combout ) # ((\u0|nios2_qsys_0|D_iw[10]~0_combout  & ((\u0|nios2_qsys_0|F_iw[18]~40_combout ) # (\u0|rsp_xbar_mux|src_payload~1_combout ))))

	.dataa(\u0|nios2_qsys_0|F_iw[18]~40_combout ),
	.datab(\u0|nios2_qsys_0|hbreak_req~1_combout ),
	.datac(\u0|rsp_xbar_mux|src_payload~1_combout ),
	.datad(\u0|nios2_qsys_0|D_iw[10]~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_iw[18]~41_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_iw[18]~41 .lut_mask = 16'hFECC;
defparam \u0|nios2_qsys_0|F_iw[18]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y21_N3
cycloneii_lcell_ff \u0|nios2_qsys_0|D_iw[18] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|F_iw[18]~41_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|D_iw [18]));

// Location: LCCOMB_X42_Y20_N24
cycloneii_lcell_comb \u0|nios2_qsys_0|W_rf_wr_data[13]~10 (
// Equation(s):
// \u0|nios2_qsys_0|W_rf_wr_data[13]~10_combout  = (\u0|nios2_qsys_0|R_ctrl_ld~regout  & (((\u0|nios2_qsys_0|av_ld_byte1_data [5])))) # (!\u0|nios2_qsys_0|R_ctrl_ld~regout  & (\u0|nios2_qsys_0|W_alu_result [13] & ((!\u0|nios2_qsys_0|E_alu_result~28_combout 
// ))))

	.dataa(\u0|nios2_qsys_0|W_alu_result [13]),
	.datab(\u0|nios2_qsys_0|av_ld_byte1_data [5]),
	.datac(\u0|nios2_qsys_0|R_ctrl_ld~regout ),
	.datad(\u0|nios2_qsys_0|E_alu_result~28_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|W_rf_wr_data[13]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|W_rf_wr_data[13]~10 .lut_mask = 16'hC0CA;
defparam \u0|nios2_qsys_0|W_rf_wr_data[13]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N18
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_byte1_data[7]~1 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_byte1_data[7]~1_combout  = (\u0|nios2_qsys_0|av_ld_aligning_data~regout  & ((\u0|nios2_qsys_0|av_fill_bit~1_combout ))) # (!\u0|nios2_qsys_0|av_ld_aligning_data~regout  & (\u0|rsp_xbar_mux_001|src_payload~16_combout ))

	.dataa(\u0|rsp_xbar_mux_001|src_payload~16_combout ),
	.datab(\u0|nios2_qsys_0|av_ld_aligning_data~regout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|av_fill_bit~1_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_byte1_data[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_byte1_data[7]~1 .lut_mask = 16'hEE22;
defparam \u0|nios2_qsys_0|av_ld_byte1_data[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N22
cycloneii_lcell_comb \u0|rsp_xbar_mux_001|src_payload~50 (
// Equation(s):
// \u0|rsp_xbar_mux_001|src_payload~50_combout  = (\u0|rsp_xbar_mux_001|src_payload~48_combout ) # ((\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [23] & (\u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg [0] & 
// !\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout )))

	.dataa(\u0|rsp_xbar_mux_001|src_payload~48_combout ),
	.datab(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [23]),
	.datac(\u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg [0]),
	.datad(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout ),
	.cin(gnd),
	.combout(\u0|rsp_xbar_mux_001|src_payload~50_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rsp_xbar_mux_001|src_payload~50 .lut_mask = 16'hAAEA;
defparam \u0|rsp_xbar_mux_001|src_payload~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N18
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_byte2_data[7]~7 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_byte2_data[7]~7_combout  = (\u0|nios2_qsys_0|av_ld_aligning_data~regout  & ((\u0|nios2_qsys_0|av_fill_bit~1_combout ))) # (!\u0|nios2_qsys_0|av_ld_aligning_data~regout  & (\u0|rsp_xbar_mux_001|src_payload~50_combout ))

	.dataa(\u0|nios2_qsys_0|av_ld_aligning_data~regout ),
	.datab(\u0|rsp_xbar_mux_001|src_payload~50_combout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|av_fill_bit~1_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_byte2_data[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_byte2_data[7]~7 .lut_mask = 16'hEE44;
defparam \u0|nios2_qsys_0|av_ld_byte2_data[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N14
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_byte3_data_nxt~25 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_byte3_data_nxt~25_combout  = (\u0|to_hw_data_s1_translator|av_readdata_pre [31] & ((\u0|to_hw_data_s1_translator|read_latency_shift_reg [0]) # ((\u0|rsp_xbar_demux_001|src1_valid~combout  & 
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[31]~63_combout )))) # (!\u0|to_hw_data_s1_translator|av_readdata_pre [31] & (((\u0|rsp_xbar_demux_001|src1_valid~combout  & 
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[31]~63_combout ))))

	.dataa(\u0|to_hw_data_s1_translator|av_readdata_pre [31]),
	.datab(\u0|to_hw_data_s1_translator|read_latency_shift_reg [0]),
	.datac(\u0|rsp_xbar_demux_001|src1_valid~combout ),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[31]~63_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_byte3_data_nxt~25_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_byte3_data_nxt~25 .lut_mask = 16'hF888;
defparam \u0|nios2_qsys_0|av_ld_byte3_data_nxt~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N28
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_byte3_data_nxt~26 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_byte3_data_nxt~26_combout  = (\u0|nios2_qsys_0|av_ld_aligning_data~regout  & (((\u0|nios2_qsys_0|av_fill_bit~1_combout )))) # (!\u0|nios2_qsys_0|av_ld_aligning_data~regout  & ((\u0|nios2_qsys_0|av_ld_byte3_data_nxt~24_combout ) # 
// ((\u0|nios2_qsys_0|av_ld_byte3_data_nxt~25_combout ))))

	.dataa(\u0|nios2_qsys_0|av_ld_byte3_data_nxt~24_combout ),
	.datab(\u0|nios2_qsys_0|av_ld_byte3_data_nxt~25_combout ),
	.datac(\u0|nios2_qsys_0|av_ld_aligning_data~regout ),
	.datad(\u0|nios2_qsys_0|av_fill_bit~1_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_byte3_data_nxt~26_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_byte3_data_nxt~26 .lut_mask = 16'hFE0E;
defparam \u0|nios2_qsys_0|av_ld_byte3_data_nxt~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y20_N29
cycloneii_lcell_ff \u0|nios2_qsys_0|av_ld_byte3_data[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|av_ld_byte3_data_nxt~26_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|av_ld_rshift8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|av_ld_byte3_data [7]));

// Location: LCFF_X43_Y20_N19
cycloneii_lcell_ff \u0|nios2_qsys_0|av_ld_byte2_data[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|av_ld_byte2_data[7]~7_combout ),
	.sdata(\u0|nios2_qsys_0|av_ld_byte3_data [7]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\u0|nios2_qsys_0|av_ld_rshift8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|av_ld_byte2_data [7]));

// Location: LCFF_X41_Y20_N19
cycloneii_lcell_ff \u0|nios2_qsys_0|av_ld_byte1_data[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|av_ld_byte1_data[7]~1_combout ),
	.sdata(\u0|nios2_qsys_0|av_ld_byte2_data [7]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\u0|nios2_qsys_0|av_ld_rshift8~1_combout ),
	.ena(\u0|nios2_qsys_0|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|av_ld_byte1_data [7]));

// Location: LCCOMB_X42_Y20_N22
cycloneii_lcell_comb \u0|nios2_qsys_0|W_rf_wr_data[15]~8 (
// Equation(s):
// \u0|nios2_qsys_0|W_rf_wr_data[15]~8_combout  = (\u0|nios2_qsys_0|R_ctrl_ld~regout  & (((\u0|nios2_qsys_0|av_ld_byte1_data [7])))) # (!\u0|nios2_qsys_0|R_ctrl_ld~regout  & (\u0|nios2_qsys_0|W_alu_result [15] & ((!\u0|nios2_qsys_0|E_alu_result~28_combout 
// ))))

	.dataa(\u0|nios2_qsys_0|W_alu_result [15]),
	.datab(\u0|nios2_qsys_0|av_ld_byte1_data [7]),
	.datac(\u0|nios2_qsys_0|R_ctrl_ld~regout ),
	.datad(\u0|nios2_qsys_0|E_alu_result~28_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|W_rf_wr_data[15]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|W_rf_wr_data[15]~8 .lut_mask = 16'hC0CA;
defparam \u0|nios2_qsys_0|W_rf_wr_data[15]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N0
cycloneii_lcell_comb \u0|nios2_qsys_0|W_rf_wr_data[17]~6 (
// Equation(s):
// \u0|nios2_qsys_0|W_rf_wr_data[17]~6_combout  = (\u0|nios2_qsys_0|R_ctrl_ld~regout  & (((\u0|nios2_qsys_0|av_ld_byte2_data [1])))) # (!\u0|nios2_qsys_0|R_ctrl_ld~regout  & (!\u0|nios2_qsys_0|E_alu_result~28_combout  & (\u0|nios2_qsys_0|W_alu_result [17])))

	.dataa(\u0|nios2_qsys_0|R_ctrl_ld~regout ),
	.datab(\u0|nios2_qsys_0|E_alu_result~28_combout ),
	.datac(\u0|nios2_qsys_0|W_alu_result [17]),
	.datad(\u0|nios2_qsys_0|av_ld_byte2_data [1]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|W_rf_wr_data[17]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|W_rf_wr_data[17]~6 .lut_mask = 16'hBA10;
defparam \u0|nios2_qsys_0|W_rf_wr_data[17]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N20
cycloneii_lcell_comb \u0|nios2_qsys_0|W_rf_wr_data[18]~21 (
// Equation(s):
// \u0|nios2_qsys_0|W_rf_wr_data[18]~21_combout  = (\u0|nios2_qsys_0|R_ctrl_ld~regout  & (((\u0|nios2_qsys_0|av_ld_byte2_data [2])))) # (!\u0|nios2_qsys_0|R_ctrl_ld~regout  & (\u0|nios2_qsys_0|W_alu_result [18] & ((!\u0|nios2_qsys_0|E_alu_result~28_combout 
// ))))

	.dataa(\u0|nios2_qsys_0|W_alu_result [18]),
	.datab(\u0|nios2_qsys_0|R_ctrl_ld~regout ),
	.datac(\u0|nios2_qsys_0|av_ld_byte2_data [2]),
	.datad(\u0|nios2_qsys_0|E_alu_result~28_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|W_rf_wr_data[18]~21_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|W_rf_wr_data[18]~21 .lut_mask = 16'hC0E2;
defparam \u0|nios2_qsys_0|W_rf_wr_data[18]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N26
cycloneii_lcell_comb \u0|rsp_xbar_mux_001|src_payload~36 (
// Equation(s):
// \u0|rsp_xbar_mux_001|src_payload~36_combout  = (\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [19] & (\u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg [0] & 
// !\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout ))

	.dataa(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [19]),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg [0]),
	.datad(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout ),
	.cin(gnd),
	.combout(\u0|rsp_xbar_mux_001|src_payload~36_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rsp_xbar_mux_001|src_payload~36 .lut_mask = 16'h00A0;
defparam \u0|rsp_xbar_mux_001|src_payload~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N2
cycloneii_lcell_comb \u0|to_hw_data|data_out[19]~feeder (
// Equation(s):
// \u0|to_hw_data|data_out[19]~feeder_combout  = \u0|nios2_qsys_0|d_writedata [19]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|d_writedata [19]),
	.cin(gnd),
	.combout(\u0|to_hw_data|data_out[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|to_hw_data|data_out[19]~feeder .lut_mask = 16'hFF00;
defparam \u0|to_hw_data|data_out[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N18
cycloneii_lcell_comb \u0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0 (
// Equation(s):
// \u0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout  = (\u0|to_sw_sig_s1_translator|waitrequest_reset_override~regout  & (!\u0|nios2_qsys_0_data_master_translator|read_accepted~regout  & \u0|nios2_qsys_0|d_read~regout ))

	.dataa(vcc),
	.datab(\u0|to_sw_sig_s1_translator|waitrequest_reset_override~regout ),
	.datac(\u0|nios2_qsys_0_data_master_translator|read_accepted~regout ),
	.datad(\u0|nios2_qsys_0|d_read~regout ),
	.cin(gnd),
	.combout(\u0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0 .lut_mask = 16'h0C00;
defparam \u0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N8
cycloneii_lcell_comb \u0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3 (
// Equation(s):
// \u0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout  = (\u0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout ) # ((\u0|to_hw_data_s1_translator|read_latency_shift_reg~3_combout  
// & \u0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout ))

	.dataa(\u0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout ),
	.datab(\u0|to_hw_data_s1_translator|read_latency_shift_reg~3_combout ),
	.datac(vcc),
	.datad(\u0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout ),
	.cin(gnd),
	.combout(\u0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3 .lut_mask = 16'hEEAA;
defparam \u0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y23_N9
cycloneii_lcell_ff \u0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]));

// Location: LCCOMB_X34_Y24_N26
cycloneii_lcell_comb \u0|addr_router_001|Equal4~0 (
// Equation(s):
// \u0|addr_router_001|Equal4~0_combout  = (!\u0|nios2_qsys_0|W_alu_result [4] & (\u0|nios2_qsys_0|W_alu_result [5] & (!\u0|nios2_qsys_0|W_alu_result [6] & \u0|addr_router_001|Equal2~2_combout )))

	.dataa(\u0|nios2_qsys_0|W_alu_result [4]),
	.datab(\u0|nios2_qsys_0|W_alu_result [5]),
	.datac(\u0|nios2_qsys_0|W_alu_result [6]),
	.datad(\u0|addr_router_001|Equal2~2_combout ),
	.cin(gnd),
	.combout(\u0|addr_router_001|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|addr_router_001|Equal4~0 .lut_mask = 16'h0400;
defparam \u0|addr_router_001|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N2
cycloneii_lcell_comb \u0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \u0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout  = (\u0|to_hw_data_s1_translator|wait_latency_counter[1]~0_combout  & (\u0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout  & 
// \u0|addr_router_001|Equal4~0_combout ))

	.dataa(\u0|to_hw_data_s1_translator|wait_latency_counter[1]~0_combout ),
	.datab(vcc),
	.datac(\u0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout ),
	.datad(\u0|addr_router_001|Equal4~0_combout ),
	.cin(gnd),
	.combout(\u0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 16'hA000;
defparam \u0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N30
cycloneii_lcell_comb \u0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1 (
// Equation(s):
// \u0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout  = (\u0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0] & (!\u0|to_hw_data_s1_translator|read_latency_shift_reg [0] & 
// ((\u0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]) # (\u0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout )))) # 
// (!\u0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0] & (((\u0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]))))

	.dataa(\u0|to_hw_data_s1_translator|read_latency_shift_reg [0]),
	.datab(\u0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]),
	.datac(\u0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datad(\u0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout ),
	.cin(gnd),
	.combout(\u0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1 .lut_mask = 16'h7470;
defparam \u0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y23_N31
cycloneii_lcell_ff \u0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]));

// Location: LCCOMB_X34_Y23_N26
cycloneii_lcell_comb \u0|to_hw_data|always0~2 (
// Equation(s):
// \u0|to_hw_data|always0~2_combout  = (\u0|nios2_qsys_0|W_alu_result [5] & (!\u0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & (\u0|addr_router_001|Equal2~4_combout  & !\u0|nios2_qsys_0|W_alu_result [4])))

	.dataa(\u0|nios2_qsys_0|W_alu_result [5]),
	.datab(\u0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datac(\u0|addr_router_001|Equal2~4_combout ),
	.datad(\u0|nios2_qsys_0|W_alu_result [4]),
	.cin(gnd),
	.combout(\u0|to_hw_data|always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|to_hw_data|always0~2 .lut_mask = 16'h0020;
defparam \u0|to_hw_data|always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N24
cycloneii_lcell_comb \u0|to_hw_data_s1_translator|wait_latency_counter~2 (
// Equation(s):
// \u0|to_hw_data_s1_translator|wait_latency_counter~2_combout  = (\u0|to_hw_data_s1_translator|wait_latency_counter[1]~1_combout  & (\u0|to_hw_data_s1_translator|wait_latency_counter [0] $ (\u0|to_hw_data_s1_translator|wait_latency_counter [1])))

	.dataa(vcc),
	.datab(\u0|to_hw_data_s1_translator|wait_latency_counter [0]),
	.datac(\u0|to_hw_data_s1_translator|wait_latency_counter [1]),
	.datad(\u0|to_hw_data_s1_translator|wait_latency_counter[1]~1_combout ),
	.cin(gnd),
	.combout(\u0|to_hw_data_s1_translator|wait_latency_counter~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|to_hw_data_s1_translator|wait_latency_counter~2 .lut_mask = 16'h3C00;
defparam \u0|to_hw_data_s1_translator|wait_latency_counter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y23_N25
cycloneii_lcell_ff \u0|to_hw_data_s1_translator|wait_latency_counter[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|to_hw_data_s1_translator|wait_latency_counter~2_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|to_hw_data_s1_translator|wait_latency_counter [1]));

// Location: LCCOMB_X34_Y23_N12
cycloneii_lcell_comb \u0|to_hw_data_s1_translator|wait_latency_counter[1]~0 (
// Equation(s):
// \u0|to_hw_data_s1_translator|wait_latency_counter[1]~0_combout  = (!\u0|to_hw_data_s1_translator|wait_latency_counter [1] & (\u0|to_hw_data_s1_translator|wait_latency_counter [0] $ (((\u0|nios2_qsys_0_data_master_translator|uav_write~0_combout  & 
// \u0|to_hw_data|always0~2_combout )))))

	.dataa(\u0|nios2_qsys_0_data_master_translator|uav_write~0_combout ),
	.datab(\u0|to_hw_data|always0~2_combout ),
	.datac(\u0|to_hw_data_s1_translator|wait_latency_counter [1]),
	.datad(\u0|to_hw_data_s1_translator|wait_latency_counter [0]),
	.cin(gnd),
	.combout(\u0|to_hw_data_s1_translator|wait_latency_counter[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|to_hw_data_s1_translator|wait_latency_counter[1]~0 .lut_mask = 16'h0708;
defparam \u0|to_hw_data_s1_translator|wait_latency_counter[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N22
cycloneii_lcell_comb \u0|to_hw_data_s1_translator|wait_latency_counter[1]~1 (
// Equation(s):
// \u0|to_hw_data_s1_translator|wait_latency_counter[1]~1_combout  = (\u0|to_sw_sig_s1_translator|waitrequest_reset_override~regout  & (\u0|to_hw_data|always0~2_combout  & 
// (\u0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout  & !\u0|to_hw_data_s1_translator|wait_latency_counter[1]~0_combout )))

	.dataa(\u0|to_sw_sig_s1_translator|waitrequest_reset_override~regout ),
	.datab(\u0|to_hw_data|always0~2_combout ),
	.datac(\u0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout ),
	.datad(\u0|to_hw_data_s1_translator|wait_latency_counter[1]~0_combout ),
	.cin(gnd),
	.combout(\u0|to_hw_data_s1_translator|wait_latency_counter[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|to_hw_data_s1_translator|wait_latency_counter[1]~1 .lut_mask = 16'h0080;
defparam \u0|to_hw_data_s1_translator|wait_latency_counter[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N18
cycloneii_lcell_comb \u0|to_hw_data_s1_translator|wait_latency_counter~3 (
// Equation(s):
// \u0|to_hw_data_s1_translator|wait_latency_counter~3_combout  = (!\u0|to_hw_data_s1_translator|wait_latency_counter [0] & \u0|to_hw_data_s1_translator|wait_latency_counter[1]~1_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\u0|to_hw_data_s1_translator|wait_latency_counter [0]),
	.datad(\u0|to_hw_data_s1_translator|wait_latency_counter[1]~1_combout ),
	.cin(gnd),
	.combout(\u0|to_hw_data_s1_translator|wait_latency_counter~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|to_hw_data_s1_translator|wait_latency_counter~3 .lut_mask = 16'h0F00;
defparam \u0|to_hw_data_s1_translator|wait_latency_counter~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y23_N19
cycloneii_lcell_ff \u0|to_hw_data_s1_translator|wait_latency_counter[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|to_hw_data_s1_translator|wait_latency_counter~3_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|to_hw_data_s1_translator|wait_latency_counter [0]));

// Location: LCCOMB_X34_Y23_N4
cycloneii_lcell_comb \u0|to_hw_data|always0~0 (
// Equation(s):
// \u0|to_hw_data|always0~0_combout  = (!\u0|to_hw_data_s1_translator|wait_latency_counter [1] & (!\u0|to_hw_data_s1_translator|wait_latency_counter [0] & (!\u0|nios2_qsys_0|W_alu_result [3] & !\u0|nios2_qsys_0|W_alu_result [2])))

	.dataa(\u0|to_hw_data_s1_translator|wait_latency_counter [1]),
	.datab(\u0|to_hw_data_s1_translator|wait_latency_counter [0]),
	.datac(\u0|nios2_qsys_0|W_alu_result [3]),
	.datad(\u0|nios2_qsys_0|W_alu_result [2]),
	.cin(gnd),
	.combout(\u0|to_hw_data|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|to_hw_data|always0~0 .lut_mask = 16'h0001;
defparam \u0|to_hw_data|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N16
cycloneii_lcell_comb \u0|to_hw_data|always0~1 (
// Equation(s):
// \u0|to_hw_data|always0~1_combout  = (\u0|addr_router_001|Equal4~0_combout  & (\u0|nios2_qsys_0_data_master_translator|uav_write~0_combout  & (\u0|to_hw_data|always0~0_combout  & 
// !\u0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1])))

	.dataa(\u0|addr_router_001|Equal4~0_combout ),
	.datab(\u0|nios2_qsys_0_data_master_translator|uav_write~0_combout ),
	.datac(\u0|to_hw_data|always0~0_combout ),
	.datad(\u0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\u0|to_hw_data|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|to_hw_data|always0~1 .lut_mask = 16'h0080;
defparam \u0|to_hw_data|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y22_N3
cycloneii_lcell_ff \u0|to_hw_data|data_out[19] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|to_hw_data|data_out[19]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|to_hw_data|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|to_hw_data|data_out [19]));

// Location: LCCOMB_X34_Y22_N10
cycloneii_lcell_comb \u0|to_hw_data|readdata[19] (
// Equation(s):
// \u0|to_hw_data|readdata [19] = (!\u0|nios2_qsys_0|W_alu_result [3] & (\u0|to_hw_data|data_out [19] & !\u0|nios2_qsys_0|W_alu_result [2]))

	.dataa(\u0|nios2_qsys_0|W_alu_result [3]),
	.datab(\u0|to_hw_data|data_out [19]),
	.datac(\u0|nios2_qsys_0|W_alu_result [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|to_hw_data|readdata [19]),
	.cout());
// synopsys translate_off
defparam \u0|to_hw_data|readdata[19] .lut_mask = 16'h0404;
defparam \u0|to_hw_data|readdata[19] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y22_N11
cycloneii_lcell_ff \u0|to_hw_data_s1_translator|av_readdata_pre[19] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|to_hw_data|readdata [19]),
	.sdata(gnd),
	.aclr(!\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|to_hw_data_s1_translator|av_readdata_pre [19]));

// Location: LCCOMB_X34_Y22_N28
cycloneii_lcell_comb \u0|rsp_xbar_mux_001|src_payload~37 (
// Equation(s):
// \u0|rsp_xbar_mux_001|src_payload~37_combout  = (\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [19] & ((\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]) # ((\u0|to_hw_data_s1_translator|read_latency_shift_reg [0] & 
// \u0|to_hw_data_s1_translator|av_readdata_pre [19])))) # (!\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [19] & (((\u0|to_hw_data_s1_translator|read_latency_shift_reg [0] & \u0|to_hw_data_s1_translator|av_readdata_pre [19]))))

	.dataa(\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [19]),
	.datab(\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datac(\u0|to_hw_data_s1_translator|read_latency_shift_reg [0]),
	.datad(\u0|to_hw_data_s1_translator|av_readdata_pre [19]),
	.cin(gnd),
	.combout(\u0|rsp_xbar_mux_001|src_payload~37_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rsp_xbar_mux_001|src_payload~37 .lut_mask = 16'hF888;
defparam \u0|rsp_xbar_mux_001|src_payload~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N30
cycloneii_lcell_comb \u0|rsp_xbar_mux_001|src_payload~38 (
// Equation(s):
// \u0|rsp_xbar_mux_001|src_payload~38_combout  = (\u0|rsp_xbar_mux_001|src_payload~36_combout ) # ((\u0|rsp_xbar_mux_001|src_payload~37_combout ) # ((\u0|rsp_xbar_demux_001|src1_valid~combout  & 
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[19]~43_combout )))

	.dataa(\u0|rsp_xbar_demux_001|src1_valid~combout ),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[19]~43_combout ),
	.datac(\u0|rsp_xbar_mux_001|src_payload~36_combout ),
	.datad(\u0|rsp_xbar_mux_001|src_payload~37_combout ),
	.cin(gnd),
	.combout(\u0|rsp_xbar_mux_001|src_payload~38_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rsp_xbar_mux_001|src_payload~38 .lut_mask = 16'hFFF8;
defparam \u0|rsp_xbar_mux_001|src_payload~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N0
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_byte2_data[3]~3 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_byte2_data[3]~3_combout  = (\u0|nios2_qsys_0|av_ld_aligning_data~regout  & (\u0|nios2_qsys_0|av_fill_bit~1_combout )) # (!\u0|nios2_qsys_0|av_ld_aligning_data~regout  & ((\u0|rsp_xbar_mux_001|src_payload~38_combout )))

	.dataa(\u0|nios2_qsys_0|av_ld_aligning_data~regout ),
	.datab(\u0|nios2_qsys_0|av_fill_bit~1_combout ),
	.datac(vcc),
	.datad(\u0|rsp_xbar_mux_001|src_payload~38_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_byte2_data[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_byte2_data[3]~3 .lut_mask = 16'hDD88;
defparam \u0|nios2_qsys_0|av_ld_byte2_data[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N14
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~27 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~27_combout  = (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [8] & ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~0_combout ))) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [8] & (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [27]))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [8]),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [27]),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~27_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~27 .lut_mask = 16'hFC30;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y20_N15
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[27] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~27_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata [27]));

// Location: LCFF_X34_Y20_N5
cycloneii_lcell_ff \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[27] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata [27]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [27]));

// Location: LCCOMB_X34_Y20_N16
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_byte3_data_nxt~27 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_byte3_data_nxt~27_combout  = (\u0|rsp_xbar_mux_001|src_payload~4_combout ) # ((!\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout  & 
// (\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [27] & \u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg [0])))

	.dataa(\u0|rsp_xbar_mux_001|src_payload~4_combout ),
	.datab(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout ),
	.datac(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [27]),
	.datad(\u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_byte3_data_nxt~27_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_byte3_data_nxt~27 .lut_mask = 16'hBAAA;
defparam \u0|nios2_qsys_0|av_ld_byte3_data_nxt~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N30
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_byte3_data_nxt~16 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_byte3_data_nxt~16_combout  = (\u0|nios2_qsys_0|av_ld_aligning_data~regout  & (((\u0|nios2_qsys_0|av_fill_bit~1_combout )))) # (!\u0|nios2_qsys_0|av_ld_aligning_data~regout  & ((\u0|nios2_qsys_0|av_ld_byte3_data_nxt~15_combout ) # 
// ((\u0|nios2_qsys_0|av_ld_byte3_data_nxt~27_combout ))))

	.dataa(\u0|nios2_qsys_0|av_ld_byte3_data_nxt~15_combout ),
	.datab(\u0|nios2_qsys_0|av_ld_aligning_data~regout ),
	.datac(\u0|nios2_qsys_0|av_ld_byte3_data_nxt~27_combout ),
	.datad(\u0|nios2_qsys_0|av_fill_bit~1_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_byte3_data_nxt~16_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_byte3_data_nxt~16 .lut_mask = 16'hFE32;
defparam \u0|nios2_qsys_0|av_ld_byte3_data_nxt~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y20_N31
cycloneii_lcell_ff \u0|nios2_qsys_0|av_ld_byte3_data[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|av_ld_byte3_data_nxt~16_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|av_ld_rshift8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|av_ld_byte3_data [3]));

// Location: LCFF_X44_Y20_N1
cycloneii_lcell_ff \u0|nios2_qsys_0|av_ld_byte2_data[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|av_ld_byte2_data[3]~3_combout ),
	.sdata(\u0|nios2_qsys_0|av_ld_byte3_data [3]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\u0|nios2_qsys_0|av_ld_rshift8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|av_ld_byte2_data [3]));

// Location: LCCOMB_X44_Y20_N16
cycloneii_lcell_comb \u0|nios2_qsys_0|W_rf_wr_data[19]~22 (
// Equation(s):
// \u0|nios2_qsys_0|W_rf_wr_data[19]~22_combout  = (\u0|nios2_qsys_0|R_ctrl_ld~regout  & (((\u0|nios2_qsys_0|av_ld_byte2_data [3])))) # (!\u0|nios2_qsys_0|R_ctrl_ld~regout  & (\u0|nios2_qsys_0|W_alu_result [19] & (!\u0|nios2_qsys_0|E_alu_result~28_combout 
// )))

	.dataa(\u0|nios2_qsys_0|W_alu_result [19]),
	.datab(\u0|nios2_qsys_0|E_alu_result~28_combout ),
	.datac(\u0|nios2_qsys_0|R_ctrl_ld~regout ),
	.datad(\u0|nios2_qsys_0|av_ld_byte2_data [3]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|W_rf_wr_data[19]~22_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|W_rf_wr_data[19]~22 .lut_mask = 16'hF202;
defparam \u0|nios2_qsys_0|W_rf_wr_data[19]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N22
cycloneii_lcell_comb \u0|nios2_qsys_0|W_rf_wr_data[21]~24 (
// Equation(s):
// \u0|nios2_qsys_0|W_rf_wr_data[21]~24_combout  = (\u0|nios2_qsys_0|R_ctrl_ld~regout  & (((\u0|nios2_qsys_0|av_ld_byte2_data [5])))) # (!\u0|nios2_qsys_0|R_ctrl_ld~regout  & (\u0|nios2_qsys_0|W_alu_result [21] & ((!\u0|nios2_qsys_0|E_alu_result~28_combout 
// ))))

	.dataa(\u0|nios2_qsys_0|W_alu_result [21]),
	.datab(\u0|nios2_qsys_0|R_ctrl_ld~regout ),
	.datac(\u0|nios2_qsys_0|av_ld_byte2_data [5]),
	.datad(\u0|nios2_qsys_0|E_alu_result~28_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|W_rf_wr_data[21]~24_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|W_rf_wr_data[21]~24 .lut_mask = 16'hC0E2;
defparam \u0|nios2_qsys_0|W_rf_wr_data[21]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N4
cycloneii_lcell_comb \u0|nios2_qsys_0|W_rf_wr_data[22]~25 (
// Equation(s):
// \u0|nios2_qsys_0|W_rf_wr_data[22]~25_combout  = (\u0|nios2_qsys_0|R_ctrl_ld~regout  & (((\u0|nios2_qsys_0|av_ld_byte2_data [6])))) # (!\u0|nios2_qsys_0|R_ctrl_ld~regout  & (\u0|nios2_qsys_0|W_alu_result [22] & (!\u0|nios2_qsys_0|E_alu_result~28_combout 
// )))

	.dataa(\u0|nios2_qsys_0|W_alu_result [22]),
	.datab(\u0|nios2_qsys_0|E_alu_result~28_combout ),
	.datac(\u0|nios2_qsys_0|R_ctrl_ld~regout ),
	.datad(\u0|nios2_qsys_0|av_ld_byte2_data [6]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|W_rf_wr_data[22]~25_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|W_rf_wr_data[22]~25 .lut_mask = 16'hF202;
defparam \u0|nios2_qsys_0|W_rf_wr_data[22]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N28
cycloneii_lcell_comb \u0|nios2_qsys_0|D_ctrl_shift_rot_right~0 (
// Equation(s):
// \u0|nios2_qsys_0|D_ctrl_shift_rot_right~0_combout  = (\u0|nios2_qsys_0|D_iw [12] & (\u0|nios2_qsys_0|D_iw [14] & (!\u0|nios2_qsys_0|D_iw [13] & \u0|nios2_qsys_0|Equal2~5_combout )))

	.dataa(\u0|nios2_qsys_0|D_iw [12]),
	.datab(\u0|nios2_qsys_0|D_iw [14]),
	.datac(\u0|nios2_qsys_0|D_iw [13]),
	.datad(\u0|nios2_qsys_0|Equal2~5_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|D_ctrl_shift_rot_right~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|D_ctrl_shift_rot_right~0 .lut_mask = 16'h0800;
defparam \u0|nios2_qsys_0|D_ctrl_shift_rot_right~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y19_N29
cycloneii_lcell_ff \u0|nios2_qsys_0|R_ctrl_shift_rot_right (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|D_ctrl_shift_rot_right~0_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout ));

// Location: LCCOMB_X49_Y20_N28
cycloneii_lcell_comb \u0|nios2_qsys_0|E_shift_rot_result_nxt[18]~16 (
// Equation(s):
// \u0|nios2_qsys_0|E_shift_rot_result_nxt[18]~16_combout  = (\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout  & ((\u0|nios2_qsys_0|E_shift_rot_result [19]))) # (!\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout  & (\u0|nios2_qsys_0|E_shift_rot_result [17]))

	.dataa(\u0|nios2_qsys_0|E_shift_rot_result [17]),
	.datab(\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|E_shift_rot_result [19]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_shift_rot_result_nxt[18]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_shift_rot_result_nxt[18]~16 .lut_mask = 16'hEE22;
defparam \u0|nios2_qsys_0|E_shift_rot_result_nxt[18]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N12
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_byte3_data_nxt~9 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_byte3_data_nxt~9_combout  = (\u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg [0] & (\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [25] & 
// !\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout ))

	.dataa(\u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg [0]),
	.datab(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [25]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_byte3_data_nxt~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_byte3_data_nxt~9 .lut_mask = 16'h0088;
defparam \u0|nios2_qsys_0|av_ld_byte3_data_nxt~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N14
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_byte3_data_nxt~11 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_byte3_data_nxt~11_combout  = (\u0|nios2_qsys_0|av_ld_aligning_data~regout  & (((\u0|nios2_qsys_0|av_fill_bit~1_combout )))) # (!\u0|nios2_qsys_0|av_ld_aligning_data~regout  & ((\u0|nios2_qsys_0|av_ld_byte3_data_nxt~10_combout ) # 
// ((\u0|nios2_qsys_0|av_ld_byte3_data_nxt~9_combout ))))

	.dataa(\u0|nios2_qsys_0|av_ld_byte3_data_nxt~10_combout ),
	.datab(\u0|nios2_qsys_0|av_ld_byte3_data_nxt~9_combout ),
	.datac(\u0|nios2_qsys_0|av_ld_aligning_data~regout ),
	.datad(\u0|nios2_qsys_0|av_fill_bit~1_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_byte3_data_nxt~11_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_byte3_data_nxt~11 .lut_mask = 16'hFE0E;
defparam \u0|nios2_qsys_0|av_ld_byte3_data_nxt~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y19_N15
cycloneii_lcell_ff \u0|nios2_qsys_0|av_ld_byte3_data[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|av_ld_byte3_data_nxt~11_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|av_ld_rshift8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|av_ld_byte3_data [1]));

// Location: LCCOMB_X48_Y19_N24
cycloneii_lcell_comb \u0|nios2_qsys_0|E_alu_result[26]~65 (
// Equation(s):
// \u0|nios2_qsys_0|E_alu_result[26]~65_combout  = (\u0|nios2_qsys_0|E_alu_result[26]~46_combout  & (!\u0|nios2_qsys_0|R_ctrl_rdctl_inst~regout  & !\u0|nios2_qsys_0|R_ctrl_br_cmp~regout ))

	.dataa(\u0|nios2_qsys_0|E_alu_result[26]~46_combout ),
	.datab(\u0|nios2_qsys_0|R_ctrl_rdctl_inst~regout ),
	.datac(\u0|nios2_qsys_0|R_ctrl_br_cmp~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_alu_result[26]~65_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_alu_result[26]~65 .lut_mask = 16'h0202;
defparam \u0|nios2_qsys_0|E_alu_result[26]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y19_N25
cycloneii_lcell_ff \u0|nios2_qsys_0|W_alu_result[26] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_alu_result[26]~65_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|W_alu_result [26]));

// Location: LCCOMB_X41_Y19_N26
cycloneii_lcell_comb \u0|nios2_qsys_0|W_rf_wr_data[26]~29 (
// Equation(s):
// \u0|nios2_qsys_0|W_rf_wr_data[26]~29_combout  = (\u0|nios2_qsys_0|R_ctrl_ld~regout  & (((\u0|nios2_qsys_0|av_ld_byte3_data [2])))) # (!\u0|nios2_qsys_0|R_ctrl_ld~regout  & (!\u0|nios2_qsys_0|E_alu_result~28_combout  & ((\u0|nios2_qsys_0|W_alu_result 
// [26]))))

	.dataa(\u0|nios2_qsys_0|E_alu_result~28_combout ),
	.datab(\u0|nios2_qsys_0|R_ctrl_ld~regout ),
	.datac(\u0|nios2_qsys_0|av_ld_byte3_data [2]),
	.datad(\u0|nios2_qsys_0|W_alu_result [26]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|W_rf_wr_data[26]~29_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|W_rf_wr_data[26]~29 .lut_mask = 16'hD1C0;
defparam \u0|nios2_qsys_0|W_rf_wr_data[26]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N30
cycloneii_lcell_comb \u0|nios2_qsys_0|W_rf_wr_data[27]~30 (
// Equation(s):
// \u0|nios2_qsys_0|W_rf_wr_data[27]~30_combout  = (\u0|nios2_qsys_0|R_ctrl_ld~regout  & (((\u0|nios2_qsys_0|av_ld_byte3_data [3])))) # (!\u0|nios2_qsys_0|R_ctrl_ld~regout  & (\u0|nios2_qsys_0|W_alu_result [27] & ((!\u0|nios2_qsys_0|E_alu_result~28_combout 
// ))))

	.dataa(\u0|nios2_qsys_0|W_alu_result [27]),
	.datab(\u0|nios2_qsys_0|R_ctrl_ld~regout ),
	.datac(\u0|nios2_qsys_0|av_ld_byte3_data [3]),
	.datad(\u0|nios2_qsys_0|E_alu_result~28_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|W_rf_wr_data[27]~30_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|W_rf_wr_data[27]~30 .lut_mask = 16'hC0E2;
defparam \u0|nios2_qsys_0|W_rf_wr_data[27]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N0
cycloneii_lcell_comb \u0|nios2_qsys_0|D_ctrl_shift_logical~0 (
// Equation(s):
// \u0|nios2_qsys_0|D_ctrl_shift_logical~0_combout  = (\u0|nios2_qsys_0|Equal2~9_combout  & (!\u0|nios2_qsys_0|D_iw [13] & (\u0|nios2_qsys_0|D_iw [12] & \u0|nios2_qsys_0|Equal2~0_combout )))

	.dataa(\u0|nios2_qsys_0|Equal2~9_combout ),
	.datab(\u0|nios2_qsys_0|D_iw [13]),
	.datac(\u0|nios2_qsys_0|D_iw [12]),
	.datad(\u0|nios2_qsys_0|Equal2~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|D_ctrl_shift_logical~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|D_ctrl_shift_logical~0 .lut_mask = 16'h2000;
defparam \u0|nios2_qsys_0|D_ctrl_shift_logical~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y21_N1
cycloneii_lcell_ff \u0|nios2_qsys_0|R_ctrl_shift_rot (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|D_ctrl_shift_logical~0_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|R_ctrl_shift_rot~regout ));

// Location: LCCOMB_X44_Y21_N4
cycloneii_lcell_comb \u0|nios2_qsys_0|W_alu_result[31]~19 (
// Equation(s):
// \u0|nios2_qsys_0|W_alu_result[31]~19_combout  = (\u0|nios2_qsys_0|R_ctrl_logic~regout ) # (\u0|nios2_qsys_0|R_ctrl_shift_rot~regout )

	.dataa(\u0|nios2_qsys_0|R_ctrl_logic~regout ),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|R_ctrl_shift_rot~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|W_alu_result[31]~19_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|W_alu_result[31]~19 .lut_mask = 16'hFAFA;
defparam \u0|nios2_qsys_0|W_alu_result[31]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y22_N30
cycloneii_lcell_comb \u0|nios2_qsys_0|E_shift_rot_result_nxt[29]~30 (
// Equation(s):
// \u0|nios2_qsys_0|E_shift_rot_result_nxt[29]~30_combout  = (\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout  & (\u0|nios2_qsys_0|E_shift_rot_result [30])) # (!\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout  & ((\u0|nios2_qsys_0|E_shift_rot_result [28])))

	.dataa(\u0|nios2_qsys_0|E_shift_rot_result [30]),
	.datab(\u0|nios2_qsys_0|E_shift_rot_result [28]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_shift_rot_result_nxt[29]~30_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_shift_rot_result_nxt[29]~30 .lut_mask = 16'hAACC;
defparam \u0|nios2_qsys_0|E_shift_rot_result_nxt[29]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N22
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_byte3_data_nxt~19 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_byte3_data_nxt~19_combout  = (!\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout  & (\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [29] & 
// \u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg [0]))

	.dataa(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout ),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [29]),
	.datad(\u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_byte3_data_nxt~19_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_byte3_data_nxt~19 .lut_mask = 16'h5000;
defparam \u0|nios2_qsys_0|av_ld_byte3_data_nxt~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y22_N8
cycloneii_lcell_comb \u0|nios2_qsys_0|R_src1[31]~38 (
// Equation(s):
// \u0|nios2_qsys_0|R_src1[31]~38_combout  = (!\u0|nios2_qsys_0|R_src1~33_combout  & (\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [31] & ((!\u0|nios2_qsys_0|E_valid~regout ) # 
// (!\u0|nios2_qsys_0|R_ctrl_jmp_direct~regout ))))

	.dataa(\u0|nios2_qsys_0|R_ctrl_jmp_direct~regout ),
	.datab(\u0|nios2_qsys_0|R_src1~33_combout ),
	.datac(\u0|nios2_qsys_0|E_valid~regout ),
	.datad(\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [31]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|R_src1[31]~38_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|R_src1[31]~38 .lut_mask = 16'h1300;
defparam \u0|nios2_qsys_0|R_src1[31]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y22_N9
cycloneii_lcell_ff \u0|nios2_qsys_0|E_src1[31] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|R_src1[31]~38_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_src1 [31]));

// Location: LCCOMB_X46_Y19_N30
cycloneii_lcell_comb \u0|nios2_qsys_0|E_arith_src1[31] (
// Equation(s):
// \u0|nios2_qsys_0|E_arith_src1 [31] = \u0|nios2_qsys_0|E_invert_arith_src_msb~regout  $ (\u0|nios2_qsys_0|E_src1 [31])

	.dataa(\u0|nios2_qsys_0|E_invert_arith_src_msb~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|E_src1 [31]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_arith_src1 [31]),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_arith_src1[31] .lut_mask = 16'h55AA;
defparam \u0|nios2_qsys_0|E_arith_src1[31] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y22_N30
cycloneii_lcell_comb \u0|nios2_qsys_0|R_src1[30]~37 (
// Equation(s):
// \u0|nios2_qsys_0|R_src1[30]~37_combout  = (!\u0|nios2_qsys_0|R_src1~33_combout  & (\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [30] & ((!\u0|nios2_qsys_0|E_valid~regout ) # 
// (!\u0|nios2_qsys_0|R_ctrl_jmp_direct~regout ))))

	.dataa(\u0|nios2_qsys_0|R_ctrl_jmp_direct~regout ),
	.datab(\u0|nios2_qsys_0|R_src1~33_combout ),
	.datac(\u0|nios2_qsys_0|E_valid~regout ),
	.datad(\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [30]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|R_src1[30]~37_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|R_src1[30]~37 .lut_mask = 16'h1300;
defparam \u0|nios2_qsys_0|R_src1[30]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y22_N31
cycloneii_lcell_ff \u0|nios2_qsys_0|E_src1[30] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|R_src1[30]~37_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_src1 [30]));

// Location: LCCOMB_X45_Y23_N20
cycloneii_lcell_comb \u0|nios2_qsys_0|E_src2[28]~5 (
// Equation(s):
// \u0|nios2_qsys_0|E_src2[28]~5_combout  = (\u0|nios2_qsys_0|R_src2_use_imm~regout  & (\u0|nios2_qsys_0|D_iw [21])) # (!\u0|nios2_qsys_0|R_src2_use_imm~regout  & ((\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b 
// [28])))

	.dataa(\u0|nios2_qsys_0|R_src2_use_imm~regout ),
	.datab(\u0|nios2_qsys_0|D_iw [21]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [28]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_src2[28]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_src2[28]~5 .lut_mask = 16'hDD88;
defparam \u0|nios2_qsys_0|E_src2[28]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N6
cycloneii_lcell_comb \u0|nios2_qsys_0|R_src2_hi~0 (
// Equation(s):
// \u0|nios2_qsys_0|R_src2_hi~0_combout  = (\u0|nios2_qsys_0|R_ctrl_unsigned_lo_imm16~regout ) # (\u0|nios2_qsys_0|R_ctrl_force_src2_zero~regout )

	.dataa(\u0|nios2_qsys_0|R_ctrl_unsigned_lo_imm16~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|R_ctrl_force_src2_zero~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|R_src2_hi~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|R_src2_hi~0 .lut_mask = 16'hFFAA;
defparam \u0|nios2_qsys_0|R_src2_hi~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y23_N21
cycloneii_lcell_ff \u0|nios2_qsys_0|E_src2[28] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_src2[28]~5_combout ),
	.sdata(\u0|nios2_qsys_0|D_iw [18]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(\u0|nios2_qsys_0|R_src2_hi~0_combout ),
	.sload(\u0|nios2_qsys_0|R_ctrl_hi_imm16~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_src2 [28]));

// Location: LCCOMB_X45_Y23_N6
cycloneii_lcell_comb \u0|nios2_qsys_0|E_src2[27]~6 (
// Equation(s):
// \u0|nios2_qsys_0|E_src2[27]~6_combout  = (\u0|nios2_qsys_0|R_src2_use_imm~regout  & (\u0|nios2_qsys_0|D_iw [21])) # (!\u0|nios2_qsys_0|R_src2_use_imm~regout  & ((\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b 
// [27])))

	.dataa(\u0|nios2_qsys_0|R_src2_use_imm~regout ),
	.datab(\u0|nios2_qsys_0|D_iw [21]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [27]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_src2[27]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_src2[27]~6 .lut_mask = 16'hDD88;
defparam \u0|nios2_qsys_0|E_src2[27]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y23_N7
cycloneii_lcell_ff \u0|nios2_qsys_0|E_src2[27] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_src2[27]~6_combout ),
	.sdata(\u0|nios2_qsys_0|D_iw [17]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(\u0|nios2_qsys_0|R_src2_hi~0_combout ),
	.sload(\u0|nios2_qsys_0|R_ctrl_hi_imm16~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_src2 [27]));

// Location: LCCOMB_X48_Y22_N10
cycloneii_lcell_comb \u0|nios2_qsys_0|R_src1[26]~39 (
// Equation(s):
// \u0|nios2_qsys_0|R_src1[26]~39_combout  = (!\u0|nios2_qsys_0|R_src1~33_combout  & (\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [26] & ((!\u0|nios2_qsys_0|E_valid~regout ) # 
// (!\u0|nios2_qsys_0|R_ctrl_jmp_direct~regout ))))

	.dataa(\u0|nios2_qsys_0|R_ctrl_jmp_direct~regout ),
	.datab(\u0|nios2_qsys_0|R_src1~33_combout ),
	.datac(\u0|nios2_qsys_0|E_valid~regout ),
	.datad(\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [26]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|R_src1[26]~39_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|R_src1[26]~39 .lut_mask = 16'h1300;
defparam \u0|nios2_qsys_0|R_src1[26]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y22_N11
cycloneii_lcell_ff \u0|nios2_qsys_0|E_src1[26] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|R_src1[26]~39_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_src1 [26]));

// Location: LCCOMB_X46_Y23_N22
cycloneii_lcell_comb \u0|nios2_qsys_0|E_src2[25]~7 (
// Equation(s):
// \u0|nios2_qsys_0|E_src2[25]~7_combout  = (\u0|nios2_qsys_0|R_src2_use_imm~regout  & (\u0|nios2_qsys_0|D_iw [21])) # (!\u0|nios2_qsys_0|R_src2_use_imm~regout  & ((\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b 
// [25])))

	.dataa(\u0|nios2_qsys_0|R_src2_use_imm~regout ),
	.datab(\u0|nios2_qsys_0|D_iw [21]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [25]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_src2[25]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_src2[25]~7 .lut_mask = 16'hDD88;
defparam \u0|nios2_qsys_0|E_src2[25]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y23_N23
cycloneii_lcell_ff \u0|nios2_qsys_0|E_src2[25] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_src2[25]~7_combout ),
	.sdata(\u0|nios2_qsys_0|D_iw [15]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(\u0|nios2_qsys_0|R_src2_hi~0_combout ),
	.sload(\u0|nios2_qsys_0|R_ctrl_hi_imm16~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_src2 [25]));

// Location: LCCOMB_X46_Y23_N16
cycloneii_lcell_comb \u0|nios2_qsys_0|E_src2[24]~8 (
// Equation(s):
// \u0|nios2_qsys_0|E_src2[24]~8_combout  = (\u0|nios2_qsys_0|R_src2_use_imm~regout  & (\u0|nios2_qsys_0|D_iw [21])) # (!\u0|nios2_qsys_0|R_src2_use_imm~regout  & ((\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b 
// [24])))

	.dataa(\u0|nios2_qsys_0|R_src2_use_imm~regout ),
	.datab(\u0|nios2_qsys_0|D_iw [21]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [24]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_src2[24]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_src2[24]~8 .lut_mask = 16'hDD88;
defparam \u0|nios2_qsys_0|E_src2[24]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y23_N17
cycloneii_lcell_ff \u0|nios2_qsys_0|E_src2[24] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_src2[24]~8_combout ),
	.sdata(\u0|nios2_qsys_0|D_iw [14]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(\u0|nios2_qsys_0|R_src2_hi~0_combout ),
	.sload(\u0|nios2_qsys_0|R_ctrl_hi_imm16~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_src2 [24]));

// Location: LCCOMB_X46_Y23_N2
cycloneii_lcell_comb \u0|nios2_qsys_0|E_src2[23]~9 (
// Equation(s):
// \u0|nios2_qsys_0|E_src2[23]~9_combout  = (\u0|nios2_qsys_0|R_src2_use_imm~regout  & ((\u0|nios2_qsys_0|D_iw [21]))) # (!\u0|nios2_qsys_0|R_src2_use_imm~regout  & (\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b 
// [23]))

	.dataa(\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [23]),
	.datab(\u0|nios2_qsys_0|D_iw [21]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|R_src2_use_imm~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_src2[23]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_src2[23]~9 .lut_mask = 16'hCCAA;
defparam \u0|nios2_qsys_0|E_src2[23]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y23_N3
cycloneii_lcell_ff \u0|nios2_qsys_0|E_src2[23] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_src2[23]~9_combout ),
	.sdata(\u0|nios2_qsys_0|D_iw [13]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(\u0|nios2_qsys_0|R_src2_hi~0_combout ),
	.sload(\u0|nios2_qsys_0|R_ctrl_hi_imm16~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_src2 [23]));

// Location: LCCOMB_X48_Y22_N14
cycloneii_lcell_comb \u0|nios2_qsys_0|R_src1[22]~45 (
// Equation(s):
// \u0|nios2_qsys_0|R_src1[22]~45_combout  = (!\u0|nios2_qsys_0|R_src1~33_combout  & (\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [22] & ((!\u0|nios2_qsys_0|E_valid~regout ) # 
// (!\u0|nios2_qsys_0|R_ctrl_jmp_direct~regout ))))

	.dataa(\u0|nios2_qsys_0|R_ctrl_jmp_direct~regout ),
	.datab(\u0|nios2_qsys_0|R_src1~33_combout ),
	.datac(\u0|nios2_qsys_0|E_valid~regout ),
	.datad(\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [22]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|R_src1[22]~45_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|R_src1[22]~45 .lut_mask = 16'h1300;
defparam \u0|nios2_qsys_0|R_src1[22]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y22_N15
cycloneii_lcell_ff \u0|nios2_qsys_0|E_src1[22] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|R_src1[22]~45_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_src1 [22]));

// Location: LCCOMB_X46_Y23_N30
cycloneii_lcell_comb \u0|nios2_qsys_0|E_src2[21]~11 (
// Equation(s):
// \u0|nios2_qsys_0|E_src2[21]~11_combout  = (\u0|nios2_qsys_0|R_src2_use_imm~regout  & ((\u0|nios2_qsys_0|D_iw [21]))) # (!\u0|nios2_qsys_0|R_src2_use_imm~regout  & (\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b 
// [21]))

	.dataa(\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [21]),
	.datab(\u0|nios2_qsys_0|D_iw [21]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|R_src2_use_imm~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_src2[21]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_src2[21]~11 .lut_mask = 16'hCCAA;
defparam \u0|nios2_qsys_0|E_src2[21]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y23_N31
cycloneii_lcell_ff \u0|nios2_qsys_0|E_src2[21] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_src2[21]~11_combout ),
	.sdata(\u0|nios2_qsys_0|D_iw [11]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(\u0|nios2_qsys_0|R_src2_hi~0_combout ),
	.sload(\u0|nios2_qsys_0|R_ctrl_hi_imm16~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_src2 [21]));

// Location: LCCOMB_X46_Y23_N0
cycloneii_lcell_comb \u0|nios2_qsys_0|E_src2[20]~12 (
// Equation(s):
// \u0|nios2_qsys_0|E_src2[20]~12_combout  = (\u0|nios2_qsys_0|R_src2_use_imm~regout  & ((\u0|nios2_qsys_0|D_iw [21]))) # (!\u0|nios2_qsys_0|R_src2_use_imm~regout  & (\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b 
// [20]))

	.dataa(\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [20]),
	.datab(\u0|nios2_qsys_0|D_iw [21]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|R_src2_use_imm~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_src2[20]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_src2[20]~12 .lut_mask = 16'hCCAA;
defparam \u0|nios2_qsys_0|E_src2[20]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y23_N1
cycloneii_lcell_ff \u0|nios2_qsys_0|E_src2[20] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_src2[20]~12_combout ),
	.sdata(\u0|nios2_qsys_0|D_iw [10]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(\u0|nios2_qsys_0|R_src2_hi~0_combout ),
	.sload(\u0|nios2_qsys_0|R_ctrl_hi_imm16~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_src2 [20]));

// Location: LCCOMB_X46_Y23_N10
cycloneii_lcell_comb \u0|nios2_qsys_0|E_src2[19]~13 (
// Equation(s):
// \u0|nios2_qsys_0|E_src2[19]~13_combout  = (\u0|nios2_qsys_0|R_src2_use_imm~regout  & ((\u0|nios2_qsys_0|D_iw [21]))) # (!\u0|nios2_qsys_0|R_src2_use_imm~regout  & (\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b 
// [19]))

	.dataa(\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [19]),
	.datab(\u0|nios2_qsys_0|D_iw [21]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|R_src2_use_imm~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_src2[19]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_src2[19]~13 .lut_mask = 16'hCCAA;
defparam \u0|nios2_qsys_0|E_src2[19]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N20
cycloneii_lcell_comb \u0|nios2_qsys_0|F_iw[9]~47 (
// Equation(s):
// \u0|nios2_qsys_0|F_iw[9]~47_combout  = (\u0|nios2_qsys_0|D_iw[10]~0_combout  & ((\u0|nios2_qsys_0|F_iw[9]~46_combout ) # (\u0|rsp_xbar_mux|src_payload~1_combout )))

	.dataa(\u0|nios2_qsys_0|F_iw[9]~46_combout ),
	.datab(vcc),
	.datac(\u0|rsp_xbar_mux|src_payload~1_combout ),
	.datad(\u0|nios2_qsys_0|D_iw[10]~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_iw[9]~47_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_iw[9]~47 .lut_mask = 16'hFA00;
defparam \u0|nios2_qsys_0|F_iw[9]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y20_N21
cycloneii_lcell_ff \u0|nios2_qsys_0|D_iw[9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|F_iw[9]~47_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|D_iw [9]));

// Location: LCFF_X46_Y23_N11
cycloneii_lcell_ff \u0|nios2_qsys_0|E_src2[19] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_src2[19]~13_combout ),
	.sdata(\u0|nios2_qsys_0|D_iw [9]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(\u0|nios2_qsys_0|R_src2_hi~0_combout ),
	.sload(\u0|nios2_qsys_0|R_ctrl_hi_imm16~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_src2 [19]));

// Location: LCCOMB_X45_Y23_N24
cycloneii_lcell_comb \u0|nios2_qsys_0|R_src2_lo[13]~3 (
// Equation(s):
// \u0|nios2_qsys_0|R_src2_lo[13]~3_combout  = (!\u0|nios2_qsys_0|R_src2_lo~0_combout  & ((\u0|nios2_qsys_0|R_src2_use_imm~regout  & (\u0|nios2_qsys_0|D_iw [19])) # (!\u0|nios2_qsys_0|R_src2_use_imm~regout  & 
// ((\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [13])))))

	.dataa(\u0|nios2_qsys_0|R_src2_use_imm~regout ),
	.datab(\u0|nios2_qsys_0|D_iw [19]),
	.datac(\u0|nios2_qsys_0|R_src2_lo~0_combout ),
	.datad(\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [13]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|R_src2_lo[13]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|R_src2_lo[13]~3 .lut_mask = 16'h0D08;
defparam \u0|nios2_qsys_0|R_src2_lo[13]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y23_N25
cycloneii_lcell_ff \u0|nios2_qsys_0|E_src2[13] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|R_src2_lo[13]~3_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_src2 [13]));

// Location: LCCOMB_X45_Y23_N4
cycloneii_lcell_comb \u0|nios2_qsys_0|R_src2_lo[11]~5 (
// Equation(s):
// \u0|nios2_qsys_0|R_src2_lo[11]~5_combout  = (!\u0|nios2_qsys_0|R_src2_lo~0_combout  & ((\u0|nios2_qsys_0|R_src2_use_imm~regout  & ((\u0|nios2_qsys_0|D_iw [17]))) # (!\u0|nios2_qsys_0|R_src2_use_imm~regout  & 
// (\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [11]))))

	.dataa(\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [11]),
	.datab(\u0|nios2_qsys_0|R_src2_lo~0_combout ),
	.datac(\u0|nios2_qsys_0|D_iw [17]),
	.datad(\u0|nios2_qsys_0|R_src2_use_imm~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|R_src2_lo[11]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|R_src2_lo[11]~5 .lut_mask = 16'h3022;
defparam \u0|nios2_qsys_0|R_src2_lo[11]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y23_N5
cycloneii_lcell_ff \u0|nios2_qsys_0|E_src2[11] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|R_src2_lo[11]~5_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_src2 [11]));

// Location: LCCOMB_X40_Y23_N22
cycloneii_lcell_comb \u0|nios2_qsys_0|R_src2_lo[10]~6 (
// Equation(s):
// \u0|nios2_qsys_0|R_src2_lo[10]~6_combout  = (!\u0|nios2_qsys_0|R_src2_lo~0_combout  & ((\u0|nios2_qsys_0|R_src2_use_imm~regout  & ((\u0|nios2_qsys_0|D_iw [16]))) # (!\u0|nios2_qsys_0|R_src2_use_imm~regout  & 
// (\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [10]))))

	.dataa(\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [10]),
	.datab(\u0|nios2_qsys_0|R_src2_use_imm~regout ),
	.datac(\u0|nios2_qsys_0|R_src2_lo~0_combout ),
	.datad(\u0|nios2_qsys_0|D_iw [16]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|R_src2_lo[10]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|R_src2_lo[10]~6 .lut_mask = 16'h0E02;
defparam \u0|nios2_qsys_0|R_src2_lo[10]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y23_N23
cycloneii_lcell_ff \u0|nios2_qsys_0|E_src2[10] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|R_src2_lo[10]~6_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_src2 [10]));

// Location: LCCOMB_X45_Y22_N20
cycloneii_lcell_comb \u0|nios2_qsys_0|E_src1[9]~8 (
// Equation(s):
// \u0|nios2_qsys_0|E_src1[9]~8_combout  = (\u0|nios2_qsys_0|R_src1~32_combout  & (\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [9])) # (!\u0|nios2_qsys_0|R_src1~32_combout  & ((\u0|nios2_qsys_0|D_iw [13])))

	.dataa(\u0|nios2_qsys_0|R_src1~32_combout ),
	.datab(\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [9]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|D_iw [13]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_src1[9]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_src1[9]~8 .lut_mask = 16'hDD88;
defparam \u0|nios2_qsys_0|E_src1[9]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y20_N0
cycloneii_lcell_comb \u0|nios2_qsys_0|Add2~16 (
// Equation(s):
// \u0|nios2_qsys_0|Add2~16_combout  = ((\u0|nios2_qsys_0|E_src1 [8] $ (\u0|nios2_qsys_0|E_src2 [8] $ (!\u0|nios2_qsys_0|Add2~15 )))) # (GND)
// \u0|nios2_qsys_0|Add2~17  = CARRY((\u0|nios2_qsys_0|E_src1 [8] & ((\u0|nios2_qsys_0|E_src2 [8]) # (!\u0|nios2_qsys_0|Add2~15 ))) # (!\u0|nios2_qsys_0|E_src1 [8] & (\u0|nios2_qsys_0|E_src2 [8] & !\u0|nios2_qsys_0|Add2~15 )))

	.dataa(\u0|nios2_qsys_0|E_src1 [8]),
	.datab(\u0|nios2_qsys_0|E_src2 [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|Add2~15 ),
	.combout(\u0|nios2_qsys_0|Add2~16_combout ),
	.cout(\u0|nios2_qsys_0|Add2~17 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|Add2~16 .lut_mask = 16'h698E;
defparam \u0|nios2_qsys_0|Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y20_N2
cycloneii_lcell_comb \u0|nios2_qsys_0|Add2~18 (
// Equation(s):
// \u0|nios2_qsys_0|Add2~18_combout  = (\u0|nios2_qsys_0|E_src2 [9] & ((\u0|nios2_qsys_0|E_src1 [9] & (\u0|nios2_qsys_0|Add2~17  & VCC)) # (!\u0|nios2_qsys_0|E_src1 [9] & (!\u0|nios2_qsys_0|Add2~17 )))) # (!\u0|nios2_qsys_0|E_src2 [9] & 
// ((\u0|nios2_qsys_0|E_src1 [9] & (!\u0|nios2_qsys_0|Add2~17 )) # (!\u0|nios2_qsys_0|E_src1 [9] & ((\u0|nios2_qsys_0|Add2~17 ) # (GND)))))
// \u0|nios2_qsys_0|Add2~19  = CARRY((\u0|nios2_qsys_0|E_src2 [9] & (!\u0|nios2_qsys_0|E_src1 [9] & !\u0|nios2_qsys_0|Add2~17 )) # (!\u0|nios2_qsys_0|E_src2 [9] & ((!\u0|nios2_qsys_0|Add2~17 ) # (!\u0|nios2_qsys_0|E_src1 [9]))))

	.dataa(\u0|nios2_qsys_0|E_src2 [9]),
	.datab(\u0|nios2_qsys_0|E_src1 [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|Add2~17 ),
	.combout(\u0|nios2_qsys_0|Add2~18_combout ),
	.cout(\u0|nios2_qsys_0|Add2~19 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|Add2~18 .lut_mask = 16'h9617;
defparam \u0|nios2_qsys_0|Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y22_N22
cycloneii_lcell_comb \u0|nios2_qsys_0|E_src1[8]~9 (
// Equation(s):
// \u0|nios2_qsys_0|E_src1[8]~9_combout  = (\u0|nios2_qsys_0|R_src1~32_combout  & (\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [8])) # (!\u0|nios2_qsys_0|R_src1~32_combout  & ((\u0|nios2_qsys_0|D_iw [12])))

	.dataa(\u0|nios2_qsys_0|R_src1~32_combout ),
	.datab(\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [8]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|D_iw [12]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_src1[8]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_src1[8]~9 .lut_mask = 16'hDD88;
defparam \u0|nios2_qsys_0|E_src1[8]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N0
cycloneii_lcell_comb \u0|nios2_qsys_0|R_src2_lo[5]~11 (
// Equation(s):
// \u0|nios2_qsys_0|R_src2_lo[5]~11_combout  = (!\u0|nios2_qsys_0|R_src2_lo~0_combout  & ((\u0|nios2_qsys_0|R_src2_use_imm~regout  & ((\u0|nios2_qsys_0|D_iw [11]))) # (!\u0|nios2_qsys_0|R_src2_use_imm~regout  & 
// (\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [5]))))

	.dataa(\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [5]),
	.datab(\u0|nios2_qsys_0|D_iw [11]),
	.datac(\u0|nios2_qsys_0|R_src2_lo~0_combout ),
	.datad(\u0|nios2_qsys_0|R_src2_use_imm~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|R_src2_lo[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|R_src2_lo[5]~11 .lut_mask = 16'h0C0A;
defparam \u0|nios2_qsys_0|R_src2_lo[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y23_N1
cycloneii_lcell_ff \u0|nios2_qsys_0|E_src2[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|R_src2_lo[5]~11_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_src2 [5]));

// Location: LCCOMB_X40_Y23_N28
cycloneii_lcell_comb \u0|nios2_qsys_0|R_src2_lo[2]~14 (
// Equation(s):
// \u0|nios2_qsys_0|R_src2_lo[2]~14_combout  = (!\u0|nios2_qsys_0|R_src2_lo~0_combout  & ((\u0|nios2_qsys_0|R_src2_use_imm~regout  & (\u0|nios2_qsys_0|D_iw [8])) # (!\u0|nios2_qsys_0|R_src2_use_imm~regout  & 
// ((\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [2])))))

	.dataa(\u0|nios2_qsys_0|D_iw [8]),
	.datab(\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [2]),
	.datac(\u0|nios2_qsys_0|R_src2_lo~0_combout ),
	.datad(\u0|nios2_qsys_0|R_src2_use_imm~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|R_src2_lo[2]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|R_src2_lo[2]~14 .lut_mask = 16'h0A0C;
defparam \u0|nios2_qsys_0|R_src2_lo[2]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y23_N29
cycloneii_lcell_ff \u0|nios2_qsys_0|E_src2[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|R_src2_lo[2]~14_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_src2 [2]));

// Location: LCCOMB_X48_Y22_N16
cycloneii_lcell_comb \u0|nios2_qsys_0|R_src1[1]~34 (
// Equation(s):
// \u0|nios2_qsys_0|R_src1[1]~34_combout  = (!\u0|nios2_qsys_0|R_src1~33_combout  & (\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [1] & ((!\u0|nios2_qsys_0|E_valid~regout ) # 
// (!\u0|nios2_qsys_0|R_ctrl_jmp_direct~regout ))))

	.dataa(\u0|nios2_qsys_0|R_ctrl_jmp_direct~regout ),
	.datab(\u0|nios2_qsys_0|R_src1~33_combout ),
	.datac(\u0|nios2_qsys_0|E_valid~regout ),
	.datad(\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [1]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|R_src1[1]~34_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|R_src1[1]~34 .lut_mask = 16'h1300;
defparam \u0|nios2_qsys_0|R_src1[1]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y22_N17
cycloneii_lcell_ff \u0|nios2_qsys_0|E_src1[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|R_src1[1]~34_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_src1 [1]));

// Location: LCCOMB_X47_Y21_N16
cycloneii_lcell_comb \u0|nios2_qsys_0|Add1~0 (
// Equation(s):
// \u0|nios2_qsys_0|Add1~0_combout  = (\u0|nios2_qsys_0|E_src2 [0] & (\u0|nios2_qsys_0|E_src1 [0] $ (VCC))) # (!\u0|nios2_qsys_0|E_src2 [0] & ((\u0|nios2_qsys_0|E_src1 [0]) # (GND)))
// \u0|nios2_qsys_0|Add1~1  = CARRY((\u0|nios2_qsys_0|E_src1 [0]) # (!\u0|nios2_qsys_0|E_src2 [0]))

	.dataa(\u0|nios2_qsys_0|E_src2 [0]),
	.datab(\u0|nios2_qsys_0|E_src1 [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|Add1~0_combout ),
	.cout(\u0|nios2_qsys_0|Add1~1 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|Add1~0 .lut_mask = 16'h66DD;
defparam \u0|nios2_qsys_0|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y21_N20
cycloneii_lcell_comb \u0|nios2_qsys_0|Add1~4 (
// Equation(s):
// \u0|nios2_qsys_0|Add1~4_combout  = ((\u0|nios2_qsys_0|E_src1 [2] $ (\u0|nios2_qsys_0|E_src2 [2] $ (\u0|nios2_qsys_0|Add1~3 )))) # (GND)
// \u0|nios2_qsys_0|Add1~5  = CARRY((\u0|nios2_qsys_0|E_src1 [2] & ((!\u0|nios2_qsys_0|Add1~3 ) # (!\u0|nios2_qsys_0|E_src2 [2]))) # (!\u0|nios2_qsys_0|E_src1 [2] & (!\u0|nios2_qsys_0|E_src2 [2] & !\u0|nios2_qsys_0|Add1~3 )))

	.dataa(\u0|nios2_qsys_0|E_src1 [2]),
	.datab(\u0|nios2_qsys_0|E_src2 [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|Add1~3 ),
	.combout(\u0|nios2_qsys_0|Add1~4_combout ),
	.cout(\u0|nios2_qsys_0|Add1~5 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|Add1~4 .lut_mask = 16'h962B;
defparam \u0|nios2_qsys_0|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y21_N24
cycloneii_lcell_comb \u0|nios2_qsys_0|Add1~8 (
// Equation(s):
// \u0|nios2_qsys_0|Add1~8_combout  = ((\u0|nios2_qsys_0|E_src1 [4] $ (\u0|nios2_qsys_0|E_src2 [4] $ (\u0|nios2_qsys_0|Add1~7 )))) # (GND)
// \u0|nios2_qsys_0|Add1~9  = CARRY((\u0|nios2_qsys_0|E_src1 [4] & ((!\u0|nios2_qsys_0|Add1~7 ) # (!\u0|nios2_qsys_0|E_src2 [4]))) # (!\u0|nios2_qsys_0|E_src1 [4] & (!\u0|nios2_qsys_0|E_src2 [4] & !\u0|nios2_qsys_0|Add1~7 )))

	.dataa(\u0|nios2_qsys_0|E_src1 [4]),
	.datab(\u0|nios2_qsys_0|E_src2 [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|Add1~7 ),
	.combout(\u0|nios2_qsys_0|Add1~8_combout ),
	.cout(\u0|nios2_qsys_0|Add1~9 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|Add1~8 .lut_mask = 16'h962B;
defparam \u0|nios2_qsys_0|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y21_N26
cycloneii_lcell_comb \u0|nios2_qsys_0|Add1~10 (
// Equation(s):
// \u0|nios2_qsys_0|Add1~10_combout  = (\u0|nios2_qsys_0|E_src1 [5] & ((\u0|nios2_qsys_0|E_src2 [5] & (!\u0|nios2_qsys_0|Add1~9 )) # (!\u0|nios2_qsys_0|E_src2 [5] & (\u0|nios2_qsys_0|Add1~9  & VCC)))) # (!\u0|nios2_qsys_0|E_src1 [5] & 
// ((\u0|nios2_qsys_0|E_src2 [5] & ((\u0|nios2_qsys_0|Add1~9 ) # (GND))) # (!\u0|nios2_qsys_0|E_src2 [5] & (!\u0|nios2_qsys_0|Add1~9 ))))
// \u0|nios2_qsys_0|Add1~11  = CARRY((\u0|nios2_qsys_0|E_src1 [5] & (\u0|nios2_qsys_0|E_src2 [5] & !\u0|nios2_qsys_0|Add1~9 )) # (!\u0|nios2_qsys_0|E_src1 [5] & ((\u0|nios2_qsys_0|E_src2 [5]) # (!\u0|nios2_qsys_0|Add1~9 ))))

	.dataa(\u0|nios2_qsys_0|E_src1 [5]),
	.datab(\u0|nios2_qsys_0|E_src2 [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|Add1~9 ),
	.combout(\u0|nios2_qsys_0|Add1~10_combout ),
	.cout(\u0|nios2_qsys_0|Add1~11 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|Add1~10 .lut_mask = 16'h694D;
defparam \u0|nios2_qsys_0|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y21_N28
cycloneii_lcell_comb \u0|nios2_qsys_0|Add1~12 (
// Equation(s):
// \u0|nios2_qsys_0|Add1~12_combout  = ((\u0|nios2_qsys_0|E_src2 [6] $ (\u0|nios2_qsys_0|E_src1 [6] $ (\u0|nios2_qsys_0|Add1~11 )))) # (GND)
// \u0|nios2_qsys_0|Add1~13  = CARRY((\u0|nios2_qsys_0|E_src2 [6] & (\u0|nios2_qsys_0|E_src1 [6] & !\u0|nios2_qsys_0|Add1~11 )) # (!\u0|nios2_qsys_0|E_src2 [6] & ((\u0|nios2_qsys_0|E_src1 [6]) # (!\u0|nios2_qsys_0|Add1~11 ))))

	.dataa(\u0|nios2_qsys_0|E_src2 [6]),
	.datab(\u0|nios2_qsys_0|E_src1 [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|Add1~11 ),
	.combout(\u0|nios2_qsys_0|Add1~12_combout ),
	.cout(\u0|nios2_qsys_0|Add1~13 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|Add1~12 .lut_mask = 16'h964D;
defparam \u0|nios2_qsys_0|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y21_N30
cycloneii_lcell_comb \u0|nios2_qsys_0|Add1~14 (
// Equation(s):
// \u0|nios2_qsys_0|Add1~14_combout  = (\u0|nios2_qsys_0|E_src2 [7] & ((\u0|nios2_qsys_0|E_src1 [7] & (!\u0|nios2_qsys_0|Add1~13 )) # (!\u0|nios2_qsys_0|E_src1 [7] & ((\u0|nios2_qsys_0|Add1~13 ) # (GND))))) # (!\u0|nios2_qsys_0|E_src2 [7] & 
// ((\u0|nios2_qsys_0|E_src1 [7] & (\u0|nios2_qsys_0|Add1~13  & VCC)) # (!\u0|nios2_qsys_0|E_src1 [7] & (!\u0|nios2_qsys_0|Add1~13 ))))
// \u0|nios2_qsys_0|Add1~15  = CARRY((\u0|nios2_qsys_0|E_src2 [7] & ((!\u0|nios2_qsys_0|Add1~13 ) # (!\u0|nios2_qsys_0|E_src1 [7]))) # (!\u0|nios2_qsys_0|E_src2 [7] & (!\u0|nios2_qsys_0|E_src1 [7] & !\u0|nios2_qsys_0|Add1~13 )))

	.dataa(\u0|nios2_qsys_0|E_src2 [7]),
	.datab(\u0|nios2_qsys_0|E_src1 [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|Add1~13 ),
	.combout(\u0|nios2_qsys_0|Add1~14_combout ),
	.cout(\u0|nios2_qsys_0|Add1~15 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|Add1~14 .lut_mask = 16'h692B;
defparam \u0|nios2_qsys_0|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y21_N30
cycloneii_lcell_comb \u0|nios2_qsys_0|Add2~14 (
// Equation(s):
// \u0|nios2_qsys_0|Add2~14_combout  = (\u0|nios2_qsys_0|E_src2 [7] & ((\u0|nios2_qsys_0|E_src1 [7] & (\u0|nios2_qsys_0|Add2~13  & VCC)) # (!\u0|nios2_qsys_0|E_src1 [7] & (!\u0|nios2_qsys_0|Add2~13 )))) # (!\u0|nios2_qsys_0|E_src2 [7] & 
// ((\u0|nios2_qsys_0|E_src1 [7] & (!\u0|nios2_qsys_0|Add2~13 )) # (!\u0|nios2_qsys_0|E_src1 [7] & ((\u0|nios2_qsys_0|Add2~13 ) # (GND)))))
// \u0|nios2_qsys_0|Add2~15  = CARRY((\u0|nios2_qsys_0|E_src2 [7] & (!\u0|nios2_qsys_0|E_src1 [7] & !\u0|nios2_qsys_0|Add2~13 )) # (!\u0|nios2_qsys_0|E_src2 [7] & ((!\u0|nios2_qsys_0|Add2~13 ) # (!\u0|nios2_qsys_0|E_src1 [7]))))

	.dataa(\u0|nios2_qsys_0|E_src2 [7]),
	.datab(\u0|nios2_qsys_0|E_src1 [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|Add2~13 ),
	.combout(\u0|nios2_qsys_0|Add2~14_combout ),
	.cout(\u0|nios2_qsys_0|Add2~15 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|Add2~14 .lut_mask = 16'h9617;
defparam \u0|nios2_qsys_0|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N8
cycloneii_lcell_comb \u0|nios2_qsys_0|F_pc[5]~7 (
// Equation(s):
// \u0|nios2_qsys_0|F_pc[5]~7_combout  = (\u0|nios2_qsys_0|E_alu_sub~regout  & (\u0|nios2_qsys_0|Add1~14_combout )) # (!\u0|nios2_qsys_0|E_alu_sub~regout  & ((\u0|nios2_qsys_0|Add2~14_combout )))

	.dataa(\u0|nios2_qsys_0|E_alu_sub~regout ),
	.datab(\u0|nios2_qsys_0|Add1~14_combout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|Add2~14_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_pc[5]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_pc[5]~7 .lut_mask = 16'hDD88;
defparam \u0|nios2_qsys_0|F_pc[5]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N0
cycloneii_lcell_comb \u0|nios2_qsys_0|F_pc_plus_one[0]~0 (
// Equation(s):
// \u0|nios2_qsys_0|F_pc_plus_one[0]~0_combout  = \u0|nios2_qsys_0|F_pc [0] $ (VCC)
// \u0|nios2_qsys_0|F_pc_plus_one[0]~1  = CARRY(\u0|nios2_qsys_0|F_pc [0])

	.dataa(\u0|nios2_qsys_0|F_pc [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_pc_plus_one[0]~0_combout ),
	.cout(\u0|nios2_qsys_0|F_pc_plus_one[0]~1 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_pc_plus_one[0]~0 .lut_mask = 16'h55AA;
defparam \u0|nios2_qsys_0|F_pc_plus_one[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N2
cycloneii_lcell_comb \u0|nios2_qsys_0|F_pc_plus_one[1]~2 (
// Equation(s):
// \u0|nios2_qsys_0|F_pc_plus_one[1]~2_combout  = (\u0|nios2_qsys_0|F_pc [1] & (!\u0|nios2_qsys_0|F_pc_plus_one[0]~1 )) # (!\u0|nios2_qsys_0|F_pc [1] & ((\u0|nios2_qsys_0|F_pc_plus_one[0]~1 ) # (GND)))
// \u0|nios2_qsys_0|F_pc_plus_one[1]~3  = CARRY((!\u0|nios2_qsys_0|F_pc_plus_one[0]~1 ) # (!\u0|nios2_qsys_0|F_pc [1]))

	.dataa(\u0|nios2_qsys_0|F_pc [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|F_pc_plus_one[0]~1 ),
	.combout(\u0|nios2_qsys_0|F_pc_plus_one[1]~2_combout ),
	.cout(\u0|nios2_qsys_0|F_pc_plus_one[1]~3 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_pc_plus_one[1]~2 .lut_mask = 16'h5A5F;
defparam \u0|nios2_qsys_0|F_pc_plus_one[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N4
cycloneii_lcell_comb \u0|nios2_qsys_0|F_pc_plus_one[2]~4 (
// Equation(s):
// \u0|nios2_qsys_0|F_pc_plus_one[2]~4_combout  = (\u0|nios2_qsys_0|F_pc [2] & (\u0|nios2_qsys_0|F_pc_plus_one[1]~3  $ (GND))) # (!\u0|nios2_qsys_0|F_pc [2] & (!\u0|nios2_qsys_0|F_pc_plus_one[1]~3  & VCC))
// \u0|nios2_qsys_0|F_pc_plus_one[2]~5  = CARRY((\u0|nios2_qsys_0|F_pc [2] & !\u0|nios2_qsys_0|F_pc_plus_one[1]~3 ))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|F_pc [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|F_pc_plus_one[1]~3 ),
	.combout(\u0|nios2_qsys_0|F_pc_plus_one[2]~4_combout ),
	.cout(\u0|nios2_qsys_0|F_pc_plus_one[2]~5 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_pc_plus_one[2]~4 .lut_mask = 16'hC30C;
defparam \u0|nios2_qsys_0|F_pc_plus_one[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N2
cycloneii_lcell_comb \u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~0 (
// Equation(s):
// \u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~0_combout  = (\u0|nios2_qsys_0|R_ctrl_break~regout ) # (\u0|nios2_qsys_0|R_ctrl_exception~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|R_ctrl_break~regout ),
	.datad(\u0|nios2_qsys_0|R_ctrl_exception~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~0 .lut_mask = 16'hFFF0;
defparam \u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y20_N5
cycloneii_lcell_ff \u0|nios2_qsys_0|F_pc[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|F_pc[2]~9_combout ),
	.sdata(\u0|nios2_qsys_0|F_pc_plus_one[2]~4_combout ),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(\u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~0_combout ),
	.sload(\u0|nios2_qsys_0|F_pc_sel_nxt.10~0_combout ),
	.ena(\u0|nios2_qsys_0|W_valid~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|F_pc [2]));

// Location: LCCOMB_X45_Y18_N6
cycloneii_lcell_comb \u0|nios2_qsys_0|F_pc_plus_one[3]~6 (
// Equation(s):
// \u0|nios2_qsys_0|F_pc_plus_one[3]~6_combout  = (\u0|nios2_qsys_0|F_pc [3] & (!\u0|nios2_qsys_0|F_pc_plus_one[2]~5 )) # (!\u0|nios2_qsys_0|F_pc [3] & ((\u0|nios2_qsys_0|F_pc_plus_one[2]~5 ) # (GND)))
// \u0|nios2_qsys_0|F_pc_plus_one[3]~7  = CARRY((!\u0|nios2_qsys_0|F_pc_plus_one[2]~5 ) # (!\u0|nios2_qsys_0|F_pc [3]))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|F_pc [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|F_pc_plus_one[2]~5 ),
	.combout(\u0|nios2_qsys_0|F_pc_plus_one[3]~6_combout ),
	.cout(\u0|nios2_qsys_0|F_pc_plus_one[3]~7 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_pc_plus_one[3]~6 .lut_mask = 16'h3C3F;
defparam \u0|nios2_qsys_0|F_pc_plus_one[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N8
cycloneii_lcell_comb \u0|nios2_qsys_0|F_pc_plus_one[4]~8 (
// Equation(s):
// \u0|nios2_qsys_0|F_pc_plus_one[4]~8_combout  = (\u0|nios2_qsys_0|F_pc [4] & (\u0|nios2_qsys_0|F_pc_plus_one[3]~7  $ (GND))) # (!\u0|nios2_qsys_0|F_pc [4] & (!\u0|nios2_qsys_0|F_pc_plus_one[3]~7  & VCC))
// \u0|nios2_qsys_0|F_pc_plus_one[4]~9  = CARRY((\u0|nios2_qsys_0|F_pc [4] & !\u0|nios2_qsys_0|F_pc_plus_one[3]~7 ))

	.dataa(\u0|nios2_qsys_0|F_pc [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|F_pc_plus_one[3]~7 ),
	.combout(\u0|nios2_qsys_0|F_pc_plus_one[4]~8_combout ),
	.cout(\u0|nios2_qsys_0|F_pc_plus_one[4]~9 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_pc_plus_one[4]~8 .lut_mask = 16'hA50A;
defparam \u0|nios2_qsys_0|F_pc_plus_one[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N10
cycloneii_lcell_comb \u0|nios2_qsys_0|F_pc_plus_one[5]~10 (
// Equation(s):
// \u0|nios2_qsys_0|F_pc_plus_one[5]~10_combout  = (\u0|nios2_qsys_0|F_pc [5] & (!\u0|nios2_qsys_0|F_pc_plus_one[4]~9 )) # (!\u0|nios2_qsys_0|F_pc [5] & ((\u0|nios2_qsys_0|F_pc_plus_one[4]~9 ) # (GND)))
// \u0|nios2_qsys_0|F_pc_plus_one[5]~11  = CARRY((!\u0|nios2_qsys_0|F_pc_plus_one[4]~9 ) # (!\u0|nios2_qsys_0|F_pc [5]))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|F_pc [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|F_pc_plus_one[4]~9 ),
	.combout(\u0|nios2_qsys_0|F_pc_plus_one[5]~10_combout ),
	.cout(\u0|nios2_qsys_0|F_pc_plus_one[5]~11 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_pc_plus_one[5]~10 .lut_mask = 16'h3C3F;
defparam \u0|nios2_qsys_0|F_pc_plus_one[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X45_Y20_N9
cycloneii_lcell_ff \u0|nios2_qsys_0|F_pc[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|F_pc[5]~7_combout ),
	.sdata(\u0|nios2_qsys_0|F_pc_plus_one[5]~10_combout ),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(\u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~0_combout ),
	.sload(\u0|nios2_qsys_0|F_pc_sel_nxt.10~0_combout ),
	.ena(\u0|nios2_qsys_0|W_valid~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|F_pc [5]));

// Location: LCCOMB_X45_Y18_N12
cycloneii_lcell_comb \u0|nios2_qsys_0|F_pc_plus_one[6]~12 (
// Equation(s):
// \u0|nios2_qsys_0|F_pc_plus_one[6]~12_combout  = (\u0|nios2_qsys_0|F_pc [6] & (\u0|nios2_qsys_0|F_pc_plus_one[5]~11  $ (GND))) # (!\u0|nios2_qsys_0|F_pc [6] & (!\u0|nios2_qsys_0|F_pc_plus_one[5]~11  & VCC))
// \u0|nios2_qsys_0|F_pc_plus_one[6]~13  = CARRY((\u0|nios2_qsys_0|F_pc [6] & !\u0|nios2_qsys_0|F_pc_plus_one[5]~11 ))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|F_pc [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|F_pc_plus_one[5]~11 ),
	.combout(\u0|nios2_qsys_0|F_pc_plus_one[6]~12_combout ),
	.cout(\u0|nios2_qsys_0|F_pc_plus_one[6]~13 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_pc_plus_one[6]~12 .lut_mask = 16'hC30C;
defparam \u0|nios2_qsys_0|F_pc_plus_one[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X45_Y22_N23
cycloneii_lcell_ff \u0|nios2_qsys_0|E_src1[8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_src1[8]~9_combout ),
	.sdata(\u0|nios2_qsys_0|F_pc_plus_one[6]~12_combout ),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u0|nios2_qsys_0|R_src1~33_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_src1 [8]));

// Location: LCCOMB_X47_Y20_N2
cycloneii_lcell_comb \u0|nios2_qsys_0|Add1~18 (
// Equation(s):
// \u0|nios2_qsys_0|Add1~18_combout  = (\u0|nios2_qsys_0|E_src2 [9] & ((\u0|nios2_qsys_0|E_src1 [9] & (!\u0|nios2_qsys_0|Add1~17 )) # (!\u0|nios2_qsys_0|E_src1 [9] & ((\u0|nios2_qsys_0|Add1~17 ) # (GND))))) # (!\u0|nios2_qsys_0|E_src2 [9] & 
// ((\u0|nios2_qsys_0|E_src1 [9] & (\u0|nios2_qsys_0|Add1~17  & VCC)) # (!\u0|nios2_qsys_0|E_src1 [9] & (!\u0|nios2_qsys_0|Add1~17 ))))
// \u0|nios2_qsys_0|Add1~19  = CARRY((\u0|nios2_qsys_0|E_src2 [9] & ((!\u0|nios2_qsys_0|Add1~17 ) # (!\u0|nios2_qsys_0|E_src1 [9]))) # (!\u0|nios2_qsys_0|E_src2 [9] & (!\u0|nios2_qsys_0|E_src1 [9] & !\u0|nios2_qsys_0|Add1~17 )))

	.dataa(\u0|nios2_qsys_0|E_src2 [9]),
	.datab(\u0|nios2_qsys_0|E_src1 [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|Add1~17 ),
	.combout(\u0|nios2_qsys_0|Add1~18_combout ),
	.cout(\u0|nios2_qsys_0|Add1~19 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|Add1~18 .lut_mask = 16'h692B;
defparam \u0|nios2_qsys_0|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N8
cycloneii_lcell_comb \u0|nios2_qsys_0|F_pc[7]~5 (
// Equation(s):
// \u0|nios2_qsys_0|F_pc[7]~5_combout  = (\u0|nios2_qsys_0|E_alu_sub~regout  & ((\u0|nios2_qsys_0|Add1~18_combout ))) # (!\u0|nios2_qsys_0|E_alu_sub~regout  & (\u0|nios2_qsys_0|Add2~18_combout ))

	.dataa(\u0|nios2_qsys_0|E_alu_sub~regout ),
	.datab(\u0|nios2_qsys_0|Add2~18_combout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|Add1~18_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_pc[7]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_pc[7]~5 .lut_mask = 16'hEE44;
defparam \u0|nios2_qsys_0|F_pc[7]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y18_N9
cycloneii_lcell_ff \u0|nios2_qsys_0|F_pc[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|F_pc[7]~5_combout ),
	.sdata(\u0|nios2_qsys_0|F_pc_plus_one[7]~14_combout ),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(\u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~0_combout ),
	.sload(\u0|nios2_qsys_0|F_pc_sel_nxt.10~0_combout ),
	.ena(\u0|nios2_qsys_0|W_valid~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|F_pc [7]));

// Location: LCCOMB_X45_Y18_N14
cycloneii_lcell_comb \u0|nios2_qsys_0|F_pc_plus_one[7]~14 (
// Equation(s):
// \u0|nios2_qsys_0|F_pc_plus_one[7]~14_combout  = (\u0|nios2_qsys_0|F_pc [7] & (!\u0|nios2_qsys_0|F_pc_plus_one[6]~13 )) # (!\u0|nios2_qsys_0|F_pc [7] & ((\u0|nios2_qsys_0|F_pc_plus_one[6]~13 ) # (GND)))
// \u0|nios2_qsys_0|F_pc_plus_one[7]~15  = CARRY((!\u0|nios2_qsys_0|F_pc_plus_one[6]~13 ) # (!\u0|nios2_qsys_0|F_pc [7]))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|F_pc [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|F_pc_plus_one[6]~13 ),
	.combout(\u0|nios2_qsys_0|F_pc_plus_one[7]~14_combout ),
	.cout(\u0|nios2_qsys_0|F_pc_plus_one[7]~15 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_pc_plus_one[7]~14 .lut_mask = 16'h3C3F;
defparam \u0|nios2_qsys_0|F_pc_plus_one[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X45_Y22_N21
cycloneii_lcell_ff \u0|nios2_qsys_0|E_src1[9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_src1[9]~8_combout ),
	.sdata(\u0|nios2_qsys_0|F_pc_plus_one[7]~14_combout ),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u0|nios2_qsys_0|R_src1~33_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_src1 [9]));

// Location: LCCOMB_X47_Y20_N6
cycloneii_lcell_comb \u0|nios2_qsys_0|Add1~22 (
// Equation(s):
// \u0|nios2_qsys_0|Add1~22_combout  = (\u0|nios2_qsys_0|E_src1 [11] & ((\u0|nios2_qsys_0|E_src2 [11] & (!\u0|nios2_qsys_0|Add1~21 )) # (!\u0|nios2_qsys_0|E_src2 [11] & (\u0|nios2_qsys_0|Add1~21  & VCC)))) # (!\u0|nios2_qsys_0|E_src1 [11] & 
// ((\u0|nios2_qsys_0|E_src2 [11] & ((\u0|nios2_qsys_0|Add1~21 ) # (GND))) # (!\u0|nios2_qsys_0|E_src2 [11] & (!\u0|nios2_qsys_0|Add1~21 ))))
// \u0|nios2_qsys_0|Add1~23  = CARRY((\u0|nios2_qsys_0|E_src1 [11] & (\u0|nios2_qsys_0|E_src2 [11] & !\u0|nios2_qsys_0|Add1~21 )) # (!\u0|nios2_qsys_0|E_src1 [11] & ((\u0|nios2_qsys_0|E_src2 [11]) # (!\u0|nios2_qsys_0|Add1~21 ))))

	.dataa(\u0|nios2_qsys_0|E_src1 [11]),
	.datab(\u0|nios2_qsys_0|E_src2 [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|Add1~21 ),
	.combout(\u0|nios2_qsys_0|Add1~22_combout ),
	.cout(\u0|nios2_qsys_0|Add1~23 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|Add1~22 .lut_mask = 16'h694D;
defparam \u0|nios2_qsys_0|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y20_N8
cycloneii_lcell_comb \u0|nios2_qsys_0|Add1~24 (
// Equation(s):
// \u0|nios2_qsys_0|Add1~24_combout  = ((\u0|nios2_qsys_0|E_src1 [12] $ (\u0|nios2_qsys_0|E_src2 [12] $ (\u0|nios2_qsys_0|Add1~23 )))) # (GND)
// \u0|nios2_qsys_0|Add1~25  = CARRY((\u0|nios2_qsys_0|E_src1 [12] & ((!\u0|nios2_qsys_0|Add1~23 ) # (!\u0|nios2_qsys_0|E_src2 [12]))) # (!\u0|nios2_qsys_0|E_src1 [12] & (!\u0|nios2_qsys_0|E_src2 [12] & !\u0|nios2_qsys_0|Add1~23 )))

	.dataa(\u0|nios2_qsys_0|E_src1 [12]),
	.datab(\u0|nios2_qsys_0|E_src2 [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|Add1~23 ),
	.combout(\u0|nios2_qsys_0|Add1~24_combout ),
	.cout(\u0|nios2_qsys_0|Add1~25 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|Add1~24 .lut_mask = 16'h962B;
defparam \u0|nios2_qsys_0|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y20_N10
cycloneii_lcell_comb \u0|nios2_qsys_0|Add1~26 (
// Equation(s):
// \u0|nios2_qsys_0|Add1~26_combout  = (\u0|nios2_qsys_0|E_src1 [13] & ((\u0|nios2_qsys_0|E_src2 [13] & (!\u0|nios2_qsys_0|Add1~25 )) # (!\u0|nios2_qsys_0|E_src2 [13] & (\u0|nios2_qsys_0|Add1~25  & VCC)))) # (!\u0|nios2_qsys_0|E_src1 [13] & 
// ((\u0|nios2_qsys_0|E_src2 [13] & ((\u0|nios2_qsys_0|Add1~25 ) # (GND))) # (!\u0|nios2_qsys_0|E_src2 [13] & (!\u0|nios2_qsys_0|Add1~25 ))))
// \u0|nios2_qsys_0|Add1~27  = CARRY((\u0|nios2_qsys_0|E_src1 [13] & (\u0|nios2_qsys_0|E_src2 [13] & !\u0|nios2_qsys_0|Add1~25 )) # (!\u0|nios2_qsys_0|E_src1 [13] & ((\u0|nios2_qsys_0|E_src2 [13]) # (!\u0|nios2_qsys_0|Add1~25 ))))

	.dataa(\u0|nios2_qsys_0|E_src1 [13]),
	.datab(\u0|nios2_qsys_0|E_src2 [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|Add1~25 ),
	.combout(\u0|nios2_qsys_0|Add1~26_combout ),
	.cout(\u0|nios2_qsys_0|Add1~27 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|Add1~26 .lut_mask = 16'h694D;
defparam \u0|nios2_qsys_0|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y20_N12
cycloneii_lcell_comb \u0|nios2_qsys_0|Add1~28 (
// Equation(s):
// \u0|nios2_qsys_0|Add1~28_combout  = ((\u0|nios2_qsys_0|E_src2 [14] $ (\u0|nios2_qsys_0|E_src1 [14] $ (\u0|nios2_qsys_0|Add1~27 )))) # (GND)
// \u0|nios2_qsys_0|Add1~29  = CARRY((\u0|nios2_qsys_0|E_src2 [14] & (\u0|nios2_qsys_0|E_src1 [14] & !\u0|nios2_qsys_0|Add1~27 )) # (!\u0|nios2_qsys_0|E_src2 [14] & ((\u0|nios2_qsys_0|E_src1 [14]) # (!\u0|nios2_qsys_0|Add1~27 ))))

	.dataa(\u0|nios2_qsys_0|E_src2 [14]),
	.datab(\u0|nios2_qsys_0|E_src1 [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|Add1~27 ),
	.combout(\u0|nios2_qsys_0|Add1~28_combout ),
	.cout(\u0|nios2_qsys_0|Add1~29 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|Add1~28 .lut_mask = 16'h964D;
defparam \u0|nios2_qsys_0|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y20_N14
cycloneii_lcell_comb \u0|nios2_qsys_0|Add1~30 (
// Equation(s):
// \u0|nios2_qsys_0|Add1~30_combout  = (\u0|nios2_qsys_0|E_src2 [15] & ((\u0|nios2_qsys_0|E_src1 [15] & (!\u0|nios2_qsys_0|Add1~29 )) # (!\u0|nios2_qsys_0|E_src1 [15] & ((\u0|nios2_qsys_0|Add1~29 ) # (GND))))) # (!\u0|nios2_qsys_0|E_src2 [15] & 
// ((\u0|nios2_qsys_0|E_src1 [15] & (\u0|nios2_qsys_0|Add1~29  & VCC)) # (!\u0|nios2_qsys_0|E_src1 [15] & (!\u0|nios2_qsys_0|Add1~29 ))))
// \u0|nios2_qsys_0|Add1~31  = CARRY((\u0|nios2_qsys_0|E_src2 [15] & ((!\u0|nios2_qsys_0|Add1~29 ) # (!\u0|nios2_qsys_0|E_src1 [15]))) # (!\u0|nios2_qsys_0|E_src2 [15] & (!\u0|nios2_qsys_0|E_src1 [15] & !\u0|nios2_qsys_0|Add1~29 )))

	.dataa(\u0|nios2_qsys_0|E_src2 [15]),
	.datab(\u0|nios2_qsys_0|E_src1 [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|Add1~29 ),
	.combout(\u0|nios2_qsys_0|Add1~30_combout ),
	.cout(\u0|nios2_qsys_0|Add1~31 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|Add1~30 .lut_mask = 16'h692B;
defparam \u0|nios2_qsys_0|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y20_N16
cycloneii_lcell_comb \u0|nios2_qsys_0|Add1~32 (
// Equation(s):
// \u0|nios2_qsys_0|Add1~32_combout  = ((\u0|nios2_qsys_0|E_src2 [16] $ (\u0|nios2_qsys_0|E_src1 [16] $ (\u0|nios2_qsys_0|Add1~31 )))) # (GND)
// \u0|nios2_qsys_0|Add1~33  = CARRY((\u0|nios2_qsys_0|E_src2 [16] & (\u0|nios2_qsys_0|E_src1 [16] & !\u0|nios2_qsys_0|Add1~31 )) # (!\u0|nios2_qsys_0|E_src2 [16] & ((\u0|nios2_qsys_0|E_src1 [16]) # (!\u0|nios2_qsys_0|Add1~31 ))))

	.dataa(\u0|nios2_qsys_0|E_src2 [16]),
	.datab(\u0|nios2_qsys_0|E_src1 [16]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|Add1~31 ),
	.combout(\u0|nios2_qsys_0|Add1~32_combout ),
	.cout(\u0|nios2_qsys_0|Add1~33 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|Add1~32 .lut_mask = 16'h964D;
defparam \u0|nios2_qsys_0|Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y20_N18
cycloneii_lcell_comb \u0|nios2_qsys_0|Add1~34 (
// Equation(s):
// \u0|nios2_qsys_0|Add1~34_combout  = (\u0|nios2_qsys_0|E_src2 [17] & ((\u0|nios2_qsys_0|E_src1 [17] & (!\u0|nios2_qsys_0|Add1~33 )) # (!\u0|nios2_qsys_0|E_src1 [17] & ((\u0|nios2_qsys_0|Add1~33 ) # (GND))))) # (!\u0|nios2_qsys_0|E_src2 [17] & 
// ((\u0|nios2_qsys_0|E_src1 [17] & (\u0|nios2_qsys_0|Add1~33  & VCC)) # (!\u0|nios2_qsys_0|E_src1 [17] & (!\u0|nios2_qsys_0|Add1~33 ))))
// \u0|nios2_qsys_0|Add1~35  = CARRY((\u0|nios2_qsys_0|E_src2 [17] & ((!\u0|nios2_qsys_0|Add1~33 ) # (!\u0|nios2_qsys_0|E_src1 [17]))) # (!\u0|nios2_qsys_0|E_src2 [17] & (!\u0|nios2_qsys_0|E_src1 [17] & !\u0|nios2_qsys_0|Add1~33 )))

	.dataa(\u0|nios2_qsys_0|E_src2 [17]),
	.datab(\u0|nios2_qsys_0|E_src1 [17]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|Add1~33 ),
	.combout(\u0|nios2_qsys_0|Add1~34_combout ),
	.cout(\u0|nios2_qsys_0|Add1~35 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|Add1~34 .lut_mask = 16'h692B;
defparam \u0|nios2_qsys_0|Add1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y20_N30
cycloneii_lcell_comb \u0|nios2_qsys_0|Add1~46 (
// Equation(s):
// \u0|nios2_qsys_0|Add1~46_combout  = (\u0|nios2_qsys_0|E_src1 [23] & ((\u0|nios2_qsys_0|E_src2 [23] & (!\u0|nios2_qsys_0|Add1~45 )) # (!\u0|nios2_qsys_0|E_src2 [23] & (\u0|nios2_qsys_0|Add1~45  & VCC)))) # (!\u0|nios2_qsys_0|E_src1 [23] & 
// ((\u0|nios2_qsys_0|E_src2 [23] & ((\u0|nios2_qsys_0|Add1~45 ) # (GND))) # (!\u0|nios2_qsys_0|E_src2 [23] & (!\u0|nios2_qsys_0|Add1~45 ))))
// \u0|nios2_qsys_0|Add1~47  = CARRY((\u0|nios2_qsys_0|E_src1 [23] & (\u0|nios2_qsys_0|E_src2 [23] & !\u0|nios2_qsys_0|Add1~45 )) # (!\u0|nios2_qsys_0|E_src1 [23] & ((\u0|nios2_qsys_0|E_src2 [23]) # (!\u0|nios2_qsys_0|Add1~45 ))))

	.dataa(\u0|nios2_qsys_0|E_src1 [23]),
	.datab(\u0|nios2_qsys_0|E_src2 [23]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|Add1~45 ),
	.combout(\u0|nios2_qsys_0|Add1~46_combout ),
	.cout(\u0|nios2_qsys_0|Add1~47 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|Add1~46 .lut_mask = 16'h694D;
defparam \u0|nios2_qsys_0|Add1~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N0
cycloneii_lcell_comb \u0|nios2_qsys_0|Add1~48 (
// Equation(s):
// \u0|nios2_qsys_0|Add1~48_combout  = ((\u0|nios2_qsys_0|E_src1 [24] $ (\u0|nios2_qsys_0|E_src2 [24] $ (\u0|nios2_qsys_0|Add1~47 )))) # (GND)
// \u0|nios2_qsys_0|Add1~49  = CARRY((\u0|nios2_qsys_0|E_src1 [24] & ((!\u0|nios2_qsys_0|Add1~47 ) # (!\u0|nios2_qsys_0|E_src2 [24]))) # (!\u0|nios2_qsys_0|E_src1 [24] & (!\u0|nios2_qsys_0|E_src2 [24] & !\u0|nios2_qsys_0|Add1~47 )))

	.dataa(\u0|nios2_qsys_0|E_src1 [24]),
	.datab(\u0|nios2_qsys_0|E_src2 [24]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|Add1~47 ),
	.combout(\u0|nios2_qsys_0|Add1~48_combout ),
	.cout(\u0|nios2_qsys_0|Add1~49 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|Add1~48 .lut_mask = 16'h962B;
defparam \u0|nios2_qsys_0|Add1~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N2
cycloneii_lcell_comb \u0|nios2_qsys_0|Add1~50 (
// Equation(s):
// \u0|nios2_qsys_0|Add1~50_combout  = (\u0|nios2_qsys_0|E_src1 [25] & ((\u0|nios2_qsys_0|E_src2 [25] & (!\u0|nios2_qsys_0|Add1~49 )) # (!\u0|nios2_qsys_0|E_src2 [25] & (\u0|nios2_qsys_0|Add1~49  & VCC)))) # (!\u0|nios2_qsys_0|E_src1 [25] & 
// ((\u0|nios2_qsys_0|E_src2 [25] & ((\u0|nios2_qsys_0|Add1~49 ) # (GND))) # (!\u0|nios2_qsys_0|E_src2 [25] & (!\u0|nios2_qsys_0|Add1~49 ))))
// \u0|nios2_qsys_0|Add1~51  = CARRY((\u0|nios2_qsys_0|E_src1 [25] & (\u0|nios2_qsys_0|E_src2 [25] & !\u0|nios2_qsys_0|Add1~49 )) # (!\u0|nios2_qsys_0|E_src1 [25] & ((\u0|nios2_qsys_0|E_src2 [25]) # (!\u0|nios2_qsys_0|Add1~49 ))))

	.dataa(\u0|nios2_qsys_0|E_src1 [25]),
	.datab(\u0|nios2_qsys_0|E_src2 [25]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|Add1~49 ),
	.combout(\u0|nios2_qsys_0|Add1~50_combout ),
	.cout(\u0|nios2_qsys_0|Add1~51 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|Add1~50 .lut_mask = 16'h694D;
defparam \u0|nios2_qsys_0|Add1~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N8
cycloneii_lcell_comb \u0|nios2_qsys_0|Add1~56 (
// Equation(s):
// \u0|nios2_qsys_0|Add1~56_combout  = ((\u0|nios2_qsys_0|E_src1 [28] $ (\u0|nios2_qsys_0|E_src2 [28] $ (\u0|nios2_qsys_0|Add1~55 )))) # (GND)
// \u0|nios2_qsys_0|Add1~57  = CARRY((\u0|nios2_qsys_0|E_src1 [28] & ((!\u0|nios2_qsys_0|Add1~55 ) # (!\u0|nios2_qsys_0|E_src2 [28]))) # (!\u0|nios2_qsys_0|E_src1 [28] & (!\u0|nios2_qsys_0|E_src2 [28] & !\u0|nios2_qsys_0|Add1~55 )))

	.dataa(\u0|nios2_qsys_0|E_src1 [28]),
	.datab(\u0|nios2_qsys_0|E_src2 [28]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|Add1~55 ),
	.combout(\u0|nios2_qsys_0|Add1~56_combout ),
	.cout(\u0|nios2_qsys_0|Add1~57 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|Add1~56 .lut_mask = 16'h962B;
defparam \u0|nios2_qsys_0|Add1~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N10
cycloneii_lcell_comb \u0|nios2_qsys_0|Add1~58 (
// Equation(s):
// \u0|nios2_qsys_0|Add1~58_combout  = (\u0|nios2_qsys_0|E_src2 [29] & ((\u0|nios2_qsys_0|E_src1 [29] & (!\u0|nios2_qsys_0|Add1~57 )) # (!\u0|nios2_qsys_0|E_src1 [29] & ((\u0|nios2_qsys_0|Add1~57 ) # (GND))))) # (!\u0|nios2_qsys_0|E_src2 [29] & 
// ((\u0|nios2_qsys_0|E_src1 [29] & (\u0|nios2_qsys_0|Add1~57  & VCC)) # (!\u0|nios2_qsys_0|E_src1 [29] & (!\u0|nios2_qsys_0|Add1~57 ))))
// \u0|nios2_qsys_0|Add1~59  = CARRY((\u0|nios2_qsys_0|E_src2 [29] & ((!\u0|nios2_qsys_0|Add1~57 ) # (!\u0|nios2_qsys_0|E_src1 [29]))) # (!\u0|nios2_qsys_0|E_src2 [29] & (!\u0|nios2_qsys_0|E_src1 [29] & !\u0|nios2_qsys_0|Add1~57 )))

	.dataa(\u0|nios2_qsys_0|E_src2 [29]),
	.datab(\u0|nios2_qsys_0|E_src1 [29]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|Add1~57 ),
	.combout(\u0|nios2_qsys_0|Add1~58_combout ),
	.cout(\u0|nios2_qsys_0|Add1~59 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|Add1~58 .lut_mask = 16'h692B;
defparam \u0|nios2_qsys_0|Add1~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N24
cycloneii_lcell_comb \u0|nios2_qsys_0|W_alu_result[31]~18 (
// Equation(s):
// \u0|nios2_qsys_0|W_alu_result[31]~18_combout  = (\u0|nios2_qsys_0|R_ctrl_shift_rot~regout ) # ((\u0|nios2_qsys_0|E_alu_sub~regout  & !\u0|nios2_qsys_0|R_ctrl_logic~regout ))

	.dataa(\u0|nios2_qsys_0|E_alu_sub~regout ),
	.datab(\u0|nios2_qsys_0|R_ctrl_logic~regout ),
	.datac(\u0|nios2_qsys_0|R_ctrl_shift_rot~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|W_alu_result[31]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|W_alu_result[31]~18 .lut_mask = 16'hF2F2;
defparam \u0|nios2_qsys_0|W_alu_result[31]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y22_N18
cycloneii_lcell_comb \u0|nios2_qsys_0|D_ctrl_rot_right~0 (
// Equation(s):
// \u0|nios2_qsys_0|D_ctrl_rot_right~0_combout  = (\u0|nios2_qsys_0|D_iw [14] & (!\u0|nios2_qsys_0|D_iw [15] & \u0|nios2_qsys_0|D_ctrl_shift_logical~0_combout ))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|D_iw [14]),
	.datac(\u0|nios2_qsys_0|D_iw [15]),
	.datad(\u0|nios2_qsys_0|D_ctrl_shift_logical~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|D_ctrl_rot_right~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|D_ctrl_rot_right~0 .lut_mask = 16'h0C00;
defparam \u0|nios2_qsys_0|D_ctrl_rot_right~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y22_N19
cycloneii_lcell_ff \u0|nios2_qsys_0|R_ctrl_rot_right (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|D_ctrl_rot_right~0_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|R_ctrl_rot_right~regout ));

// Location: LCCOMB_X46_Y22_N12
cycloneii_lcell_comb \u0|nios2_qsys_0|D_ctrl_shift_logical~1 (
// Equation(s):
// \u0|nios2_qsys_0|D_ctrl_shift_logical~1_combout  = (!\u0|nios2_qsys_0|D_iw [16] & (\u0|nios2_qsys_0|D_iw [15] & \u0|nios2_qsys_0|D_ctrl_shift_logical~0_combout ))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|D_iw [16]),
	.datac(\u0|nios2_qsys_0|D_iw [15]),
	.datad(\u0|nios2_qsys_0|D_ctrl_shift_logical~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|D_ctrl_shift_logical~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|D_ctrl_shift_logical~1 .lut_mask = 16'h3000;
defparam \u0|nios2_qsys_0|D_ctrl_shift_logical~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y22_N13
cycloneii_lcell_ff \u0|nios2_qsys_0|R_ctrl_shift_logical (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|D_ctrl_shift_logical~1_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|R_ctrl_shift_logical~regout ));

// Location: LCCOMB_X46_Y22_N0
cycloneii_lcell_comb \u0|nios2_qsys_0|E_shift_rot_result_nxt[0]~19 (
// Equation(s):
// \u0|nios2_qsys_0|E_shift_rot_result_nxt[0]~19_combout  = (\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout  & (\u0|nios2_qsys_0|E_shift_rot_result [1])) # (!\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout  & ((\u0|nios2_qsys_0|E_shift_rot_fill_bit~0_combout 
// )))

	.dataa(\u0|nios2_qsys_0|E_shift_rot_result [1]),
	.datab(\u0|nios2_qsys_0|E_shift_rot_fill_bit~0_combout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_shift_rot_result_nxt[0]~19_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_shift_rot_result_nxt[0]~19 .lut_mask = 16'hAACC;
defparam \u0|nios2_qsys_0|E_shift_rot_result_nxt[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y22_N1
cycloneii_lcell_ff \u0|nios2_qsys_0|E_shift_rot_result[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_shift_rot_result_nxt[0]~19_combout ),
	.sdata(\u0|nios2_qsys_0|E_src1 [0]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u0|nios2_qsys_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_shift_rot_result [0]));

// Location: LCCOMB_X46_Y22_N22
cycloneii_lcell_comb \u0|nios2_qsys_0|E_shift_rot_fill_bit~0 (
// Equation(s):
// \u0|nios2_qsys_0|E_shift_rot_fill_bit~0_combout  = (!\u0|nios2_qsys_0|R_ctrl_shift_logical~regout  & ((\u0|nios2_qsys_0|R_ctrl_rot_right~regout  & ((\u0|nios2_qsys_0|E_shift_rot_result [0]))) # (!\u0|nios2_qsys_0|R_ctrl_rot_right~regout  & 
// (\u0|nios2_qsys_0|E_shift_rot_result [31]))))

	.dataa(\u0|nios2_qsys_0|E_shift_rot_result [31]),
	.datab(\u0|nios2_qsys_0|R_ctrl_rot_right~regout ),
	.datac(\u0|nios2_qsys_0|R_ctrl_shift_logical~regout ),
	.datad(\u0|nios2_qsys_0|E_shift_rot_result [0]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_shift_rot_fill_bit~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_shift_rot_fill_bit~0 .lut_mask = 16'h0E02;
defparam \u0|nios2_qsys_0|E_shift_rot_fill_bit~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y22_N10
cycloneii_lcell_comb \u0|nios2_qsys_0|E_shift_rot_result_nxt[31]~21 (
// Equation(s):
// \u0|nios2_qsys_0|E_shift_rot_result_nxt[31]~21_combout  = (\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout  & ((\u0|nios2_qsys_0|E_shift_rot_fill_bit~0_combout ))) # (!\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout  & (\u0|nios2_qsys_0|E_shift_rot_result 
// [30]))

	.dataa(\u0|nios2_qsys_0|E_shift_rot_result [30]),
	.datab(\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|E_shift_rot_fill_bit~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_shift_rot_result_nxt[31]~21_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_shift_rot_result_nxt[31]~21 .lut_mask = 16'hEE22;
defparam \u0|nios2_qsys_0|E_shift_rot_result_nxt[31]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y22_N11
cycloneii_lcell_ff \u0|nios2_qsys_0|E_shift_rot_result[31] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_shift_rot_result_nxt[31]~21_combout ),
	.sdata(\u0|nios2_qsys_0|E_src1 [31]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u0|nios2_qsys_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_shift_rot_result [31]));

// Location: LCCOMB_X46_Y22_N14
cycloneii_lcell_comb \u0|nios2_qsys_0|E_alu_result[31]~55 (
// Equation(s):
// \u0|nios2_qsys_0|E_alu_result[31]~55_combout  = (\u0|nios2_qsys_0|W_alu_result[31]~18_combout  & (((\u0|nios2_qsys_0|E_shift_rot_result [31]) # (!\u0|nios2_qsys_0|W_alu_result[31]~19_combout )))) # (!\u0|nios2_qsys_0|W_alu_result[31]~18_combout  & 
// (\u0|nios2_qsys_0|E_logic_result[31]~19_combout  & (\u0|nios2_qsys_0|W_alu_result[31]~19_combout )))

	.dataa(\u0|nios2_qsys_0|E_logic_result[31]~19_combout ),
	.datab(\u0|nios2_qsys_0|W_alu_result[31]~18_combout ),
	.datac(\u0|nios2_qsys_0|W_alu_result[31]~19_combout ),
	.datad(\u0|nios2_qsys_0|E_shift_rot_result [31]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_alu_result[31]~55_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_alu_result[31]~55 .lut_mask = 16'hEC2C;
defparam \u0|nios2_qsys_0|E_alu_result[31]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N30
cycloneii_lcell_comb \u0|nios2_qsys_0|E_alu_result[31]~56 (
// Equation(s):
// \u0|nios2_qsys_0|E_alu_result[31]~56_combout  = (\u0|nios2_qsys_0|W_alu_result[31]~19_combout  & (((\u0|nios2_qsys_0|E_alu_result[31]~55_combout )))) # (!\u0|nios2_qsys_0|W_alu_result[31]~19_combout  & ((\u0|nios2_qsys_0|E_alu_result[31]~55_combout  & 
// ((\u0|nios2_qsys_0|Add1~62_combout ))) # (!\u0|nios2_qsys_0|E_alu_result[31]~55_combout  & (\u0|nios2_qsys_0|Add2~62_combout ))))

	.dataa(\u0|nios2_qsys_0|Add2~62_combout ),
	.datab(\u0|nios2_qsys_0|Add1~62_combout ),
	.datac(\u0|nios2_qsys_0|W_alu_result[31]~19_combout ),
	.datad(\u0|nios2_qsys_0|E_alu_result[31]~55_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_alu_result[31]~56_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_alu_result[31]~56 .lut_mask = 16'hFC0A;
defparam \u0|nios2_qsys_0|E_alu_result[31]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N2
cycloneii_lcell_comb \u0|nios2_qsys_0|E_alu_result[31]~70 (
// Equation(s):
// \u0|nios2_qsys_0|E_alu_result[31]~70_combout  = (!\u0|nios2_qsys_0|R_ctrl_rdctl_inst~regout  & (!\u0|nios2_qsys_0|R_ctrl_br_cmp~regout  & \u0|nios2_qsys_0|E_alu_result[31]~56_combout ))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|R_ctrl_rdctl_inst~regout ),
	.datac(\u0|nios2_qsys_0|R_ctrl_br_cmp~regout ),
	.datad(\u0|nios2_qsys_0|E_alu_result[31]~56_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_alu_result[31]~70_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_alu_result[31]~70 .lut_mask = 16'h0300;
defparam \u0|nios2_qsys_0|E_alu_result[31]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y20_N3
cycloneii_lcell_ff \u0|nios2_qsys_0|W_alu_result[31] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_alu_result[31]~70_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|W_alu_result [31]));

// Location: LCCOMB_X43_Y20_N24
cycloneii_lcell_comb \u0|nios2_qsys_0|W_rf_wr_data[31]~34 (
// Equation(s):
// \u0|nios2_qsys_0|W_rf_wr_data[31]~34_combout  = (\u0|nios2_qsys_0|R_ctrl_ld~regout  & (((\u0|nios2_qsys_0|av_ld_byte3_data [7])))) # (!\u0|nios2_qsys_0|R_ctrl_ld~regout  & (!\u0|nios2_qsys_0|E_alu_result~28_combout  & ((\u0|nios2_qsys_0|W_alu_result 
// [31]))))

	.dataa(\u0|nios2_qsys_0|E_alu_result~28_combout ),
	.datab(\u0|nios2_qsys_0|av_ld_byte3_data [7]),
	.datac(\u0|nios2_qsys_0|R_ctrl_ld~regout ),
	.datad(\u0|nios2_qsys_0|W_alu_result [31]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|W_rf_wr_data[31]~34_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|W_rf_wr_data[31]~34 .lut_mask = 16'hC5C0;
defparam \u0|nios2_qsys_0|W_rf_wr_data[31]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N18
cycloneii_lcell_comb \u0|nios2_qsys_0|E_src2[30]~3 (
// Equation(s):
// \u0|nios2_qsys_0|E_src2[30]~3_combout  = (\u0|nios2_qsys_0|R_src2_use_imm~regout  & (\u0|nios2_qsys_0|D_iw [21])) # (!\u0|nios2_qsys_0|R_src2_use_imm~regout  & ((\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b 
// [30])))

	.dataa(\u0|nios2_qsys_0|R_src2_use_imm~regout ),
	.datab(\u0|nios2_qsys_0|D_iw [21]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [30]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_src2[30]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_src2[30]~3 .lut_mask = 16'hDD88;
defparam \u0|nios2_qsys_0|E_src2[30]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y23_N19
cycloneii_lcell_ff \u0|nios2_qsys_0|E_src2[30] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_src2[30]~3_combout ),
	.sdata(\u0|nios2_qsys_0|D_iw [20]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(\u0|nios2_qsys_0|R_src2_hi~0_combout ),
	.sload(\u0|nios2_qsys_0|R_ctrl_hi_imm16~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_src2 [30]));

// Location: LCCOMB_X48_Y22_N28
cycloneii_lcell_comb \u0|nios2_qsys_0|R_src1[23]~44 (
// Equation(s):
// \u0|nios2_qsys_0|R_src1[23]~44_combout  = (!\u0|nios2_qsys_0|R_src1~33_combout  & (\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [23] & ((!\u0|nios2_qsys_0|E_valid~regout ) # 
// (!\u0|nios2_qsys_0|R_ctrl_jmp_direct~regout ))))

	.dataa(\u0|nios2_qsys_0|R_ctrl_jmp_direct~regout ),
	.datab(\u0|nios2_qsys_0|R_src1~33_combout ),
	.datac(\u0|nios2_qsys_0|E_valid~regout ),
	.datad(\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [23]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|R_src1[23]~44_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|R_src1[23]~44 .lut_mask = 16'h1300;
defparam \u0|nios2_qsys_0|R_src1[23]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y22_N29
cycloneii_lcell_ff \u0|nios2_qsys_0|E_src1[23] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|R_src1[23]~44_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_src1 [23]));

// Location: LCCOMB_X46_Y23_N4
cycloneii_lcell_comb \u0|nios2_qsys_0|E_src2[18]~14 (
// Equation(s):
// \u0|nios2_qsys_0|E_src2[18]~14_combout  = (\u0|nios2_qsys_0|R_src2_use_imm~regout  & ((\u0|nios2_qsys_0|D_iw [21]))) # (!\u0|nios2_qsys_0|R_src2_use_imm~regout  & (\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b 
// [18]))

	.dataa(\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [18]),
	.datab(\u0|nios2_qsys_0|D_iw [21]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|R_src2_use_imm~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_src2[18]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_src2[18]~14 .lut_mask = 16'hCCAA;
defparam \u0|nios2_qsys_0|E_src2[18]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N14
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~26 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~26_combout  = (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [8] & ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~0_combout ))) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [8] & (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [8]))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [8]),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [8]),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~26_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~26 .lut_mask = 16'hFC0C;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y20_N15
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~26_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata [8]));

// Location: LCFF_X30_Y20_N27
cycloneii_lcell_ff \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata [8]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [8]));

// Location: LCCOMB_X30_Y20_N26
cycloneii_lcell_comb \u0|nios2_qsys_0|F_iw[8]~48 (
// Equation(s):
// \u0|nios2_qsys_0|F_iw[8]~48_combout  = (\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout  & (\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [8] & 
// \u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg [0]))

	.dataa(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout ),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [8]),
	.datad(\u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_iw[8]~48_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_iw[8]~48 .lut_mask = 16'hA000;
defparam \u0|nios2_qsys_0|F_iw[8]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N30
cycloneii_lcell_comb \u0|nios2_qsys_0|F_iw[8]~49 (
// Equation(s):
// \u0|nios2_qsys_0|F_iw[8]~49_combout  = (\u0|nios2_qsys_0|D_iw[10]~0_combout  & ((\u0|nios2_qsys_0|F_iw[8]~48_combout ) # ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[8]~53_combout  & \u0|rsp_xbar_demux_001|src0_valid~combout ))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[8]~53_combout ),
	.datab(\u0|nios2_qsys_0|F_iw[8]~48_combout ),
	.datac(\u0|rsp_xbar_demux_001|src0_valid~combout ),
	.datad(\u0|nios2_qsys_0|D_iw[10]~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_iw[8]~49_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_iw[8]~49 .lut_mask = 16'hEC00;
defparam \u0|nios2_qsys_0|F_iw[8]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y20_N31
cycloneii_lcell_ff \u0|nios2_qsys_0|D_iw[8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|F_iw[8]~49_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|D_iw [8]));

// Location: LCFF_X46_Y23_N5
cycloneii_lcell_ff \u0|nios2_qsys_0|E_src2[18] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_src2[18]~14_combout ),
	.sdata(\u0|nios2_qsys_0|D_iw [8]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(\u0|nios2_qsys_0|R_src2_hi~0_combout ),
	.sload(\u0|nios2_qsys_0|R_ctrl_hi_imm16~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_src2 [18]));

// Location: LCCOMB_X46_Y23_N26
cycloneii_lcell_comb \u0|nios2_qsys_0|E_src2[16]~1 (
// Equation(s):
// \u0|nios2_qsys_0|E_src2[16]~1_combout  = (\u0|nios2_qsys_0|R_src2_use_imm~regout  & ((\u0|nios2_qsys_0|D_iw [21]))) # (!\u0|nios2_qsys_0|R_src2_use_imm~regout  & (\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b 
// [16]))

	.dataa(\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [16]),
	.datab(\u0|nios2_qsys_0|D_iw [21]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|R_src2_use_imm~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_src2[16]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_src2[16]~1 .lut_mask = 16'hCCAA;
defparam \u0|nios2_qsys_0|E_src2[16]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N22
cycloneii_lcell_comb \u0|nios2_qsys_0|F_iw[6]~36 (
// Equation(s):
// \u0|nios2_qsys_0|F_iw[6]~36_combout  = (\u0|nios2_qsys_0|D_iw[10]~0_combout  & ((\u0|nios2_qsys_0|F_iw[6]~35_combout ) # (\u0|rsp_xbar_mux|src_payload~1_combout )))

	.dataa(\u0|nios2_qsys_0|F_iw[6]~35_combout ),
	.datab(vcc),
	.datac(\u0|rsp_xbar_mux|src_payload~1_combout ),
	.datad(\u0|nios2_qsys_0|D_iw[10]~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_iw[6]~36_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_iw[6]~36 .lut_mask = 16'hFA00;
defparam \u0|nios2_qsys_0|F_iw[6]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y20_N23
cycloneii_lcell_ff \u0|nios2_qsys_0|D_iw[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|F_iw[6]~36_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|D_iw [6]));

// Location: LCFF_X46_Y23_N27
cycloneii_lcell_ff \u0|nios2_qsys_0|E_src2[16] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_src2[16]~1_combout ),
	.sdata(\u0|nios2_qsys_0|D_iw [6]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(\u0|nios2_qsys_0|R_src2_hi~0_combout ),
	.sload(\u0|nios2_qsys_0|R_ctrl_hi_imm16~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_src2 [16]));

// Location: LCCOMB_X46_Y20_N4
cycloneii_lcell_comb \u0|nios2_qsys_0|Add2~20 (
// Equation(s):
// \u0|nios2_qsys_0|Add2~20_combout  = ((\u0|nios2_qsys_0|E_src2 [10] $ (\u0|nios2_qsys_0|E_src1 [10] $ (!\u0|nios2_qsys_0|Add2~19 )))) # (GND)
// \u0|nios2_qsys_0|Add2~21  = CARRY((\u0|nios2_qsys_0|E_src2 [10] & ((\u0|nios2_qsys_0|E_src1 [10]) # (!\u0|nios2_qsys_0|Add2~19 ))) # (!\u0|nios2_qsys_0|E_src2 [10] & (\u0|nios2_qsys_0|E_src1 [10] & !\u0|nios2_qsys_0|Add2~19 )))

	.dataa(\u0|nios2_qsys_0|E_src2 [10]),
	.datab(\u0|nios2_qsys_0|E_src1 [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|Add2~19 ),
	.combout(\u0|nios2_qsys_0|Add2~20_combout ),
	.cout(\u0|nios2_qsys_0|Add2~21 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|Add2~20 .lut_mask = 16'h698E;
defparam \u0|nios2_qsys_0|Add2~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y20_N6
cycloneii_lcell_comb \u0|nios2_qsys_0|Add2~22 (
// Equation(s):
// \u0|nios2_qsys_0|Add2~22_combout  = (\u0|nios2_qsys_0|E_src2 [11] & ((\u0|nios2_qsys_0|E_src1 [11] & (\u0|nios2_qsys_0|Add2~21  & VCC)) # (!\u0|nios2_qsys_0|E_src1 [11] & (!\u0|nios2_qsys_0|Add2~21 )))) # (!\u0|nios2_qsys_0|E_src2 [11] & 
// ((\u0|nios2_qsys_0|E_src1 [11] & (!\u0|nios2_qsys_0|Add2~21 )) # (!\u0|nios2_qsys_0|E_src1 [11] & ((\u0|nios2_qsys_0|Add2~21 ) # (GND)))))
// \u0|nios2_qsys_0|Add2~23  = CARRY((\u0|nios2_qsys_0|E_src2 [11] & (!\u0|nios2_qsys_0|E_src1 [11] & !\u0|nios2_qsys_0|Add2~21 )) # (!\u0|nios2_qsys_0|E_src2 [11] & ((!\u0|nios2_qsys_0|Add2~21 ) # (!\u0|nios2_qsys_0|E_src1 [11]))))

	.dataa(\u0|nios2_qsys_0|E_src2 [11]),
	.datab(\u0|nios2_qsys_0|E_src1 [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|Add2~21 ),
	.combout(\u0|nios2_qsys_0|Add2~22_combout ),
	.cout(\u0|nios2_qsys_0|Add2~23 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|Add2~22 .lut_mask = 16'h9617;
defparam \u0|nios2_qsys_0|Add2~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y20_N8
cycloneii_lcell_comb \u0|nios2_qsys_0|Add2~24 (
// Equation(s):
// \u0|nios2_qsys_0|Add2~24_combout  = ((\u0|nios2_qsys_0|E_src1 [12] $ (\u0|nios2_qsys_0|E_src2 [12] $ (!\u0|nios2_qsys_0|Add2~23 )))) # (GND)
// \u0|nios2_qsys_0|Add2~25  = CARRY((\u0|nios2_qsys_0|E_src1 [12] & ((\u0|nios2_qsys_0|E_src2 [12]) # (!\u0|nios2_qsys_0|Add2~23 ))) # (!\u0|nios2_qsys_0|E_src1 [12] & (\u0|nios2_qsys_0|E_src2 [12] & !\u0|nios2_qsys_0|Add2~23 )))

	.dataa(\u0|nios2_qsys_0|E_src1 [12]),
	.datab(\u0|nios2_qsys_0|E_src2 [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|Add2~23 ),
	.combout(\u0|nios2_qsys_0|Add2~24_combout ),
	.cout(\u0|nios2_qsys_0|Add2~25 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|Add2~24 .lut_mask = 16'h698E;
defparam \u0|nios2_qsys_0|Add2~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y20_N12
cycloneii_lcell_comb \u0|nios2_qsys_0|Add2~28 (
// Equation(s):
// \u0|nios2_qsys_0|Add2~28_combout  = ((\u0|nios2_qsys_0|E_src2 [14] $ (\u0|nios2_qsys_0|E_src1 [14] $ (!\u0|nios2_qsys_0|Add2~27 )))) # (GND)
// \u0|nios2_qsys_0|Add2~29  = CARRY((\u0|nios2_qsys_0|E_src2 [14] & ((\u0|nios2_qsys_0|E_src1 [14]) # (!\u0|nios2_qsys_0|Add2~27 ))) # (!\u0|nios2_qsys_0|E_src2 [14] & (\u0|nios2_qsys_0|E_src1 [14] & !\u0|nios2_qsys_0|Add2~27 )))

	.dataa(\u0|nios2_qsys_0|E_src2 [14]),
	.datab(\u0|nios2_qsys_0|E_src1 [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|Add2~27 ),
	.combout(\u0|nios2_qsys_0|Add2~28_combout ),
	.cout(\u0|nios2_qsys_0|Add2~29 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|Add2~28 .lut_mask = 16'h698E;
defparam \u0|nios2_qsys_0|Add2~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y20_N14
cycloneii_lcell_comb \u0|nios2_qsys_0|Add2~30 (
// Equation(s):
// \u0|nios2_qsys_0|Add2~30_combout  = (\u0|nios2_qsys_0|E_src2 [15] & ((\u0|nios2_qsys_0|E_src1 [15] & (\u0|nios2_qsys_0|Add2~29  & VCC)) # (!\u0|nios2_qsys_0|E_src1 [15] & (!\u0|nios2_qsys_0|Add2~29 )))) # (!\u0|nios2_qsys_0|E_src2 [15] & 
// ((\u0|nios2_qsys_0|E_src1 [15] & (!\u0|nios2_qsys_0|Add2~29 )) # (!\u0|nios2_qsys_0|E_src1 [15] & ((\u0|nios2_qsys_0|Add2~29 ) # (GND)))))
// \u0|nios2_qsys_0|Add2~31  = CARRY((\u0|nios2_qsys_0|E_src2 [15] & (!\u0|nios2_qsys_0|E_src1 [15] & !\u0|nios2_qsys_0|Add2~29 )) # (!\u0|nios2_qsys_0|E_src2 [15] & ((!\u0|nios2_qsys_0|Add2~29 ) # (!\u0|nios2_qsys_0|E_src1 [15]))))

	.dataa(\u0|nios2_qsys_0|E_src2 [15]),
	.datab(\u0|nios2_qsys_0|E_src1 [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|Add2~29 ),
	.combout(\u0|nios2_qsys_0|Add2~30_combout ),
	.cout(\u0|nios2_qsys_0|Add2~31 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|Add2~30 .lut_mask = 16'h9617;
defparam \u0|nios2_qsys_0|Add2~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y20_N18
cycloneii_lcell_comb \u0|nios2_qsys_0|Add2~34 (
// Equation(s):
// \u0|nios2_qsys_0|Add2~34_combout  = (\u0|nios2_qsys_0|E_src2 [17] & ((\u0|nios2_qsys_0|E_src1 [17] & (\u0|nios2_qsys_0|Add2~33  & VCC)) # (!\u0|nios2_qsys_0|E_src1 [17] & (!\u0|nios2_qsys_0|Add2~33 )))) # (!\u0|nios2_qsys_0|E_src2 [17] & 
// ((\u0|nios2_qsys_0|E_src1 [17] & (!\u0|nios2_qsys_0|Add2~33 )) # (!\u0|nios2_qsys_0|E_src1 [17] & ((\u0|nios2_qsys_0|Add2~33 ) # (GND)))))
// \u0|nios2_qsys_0|Add2~35  = CARRY((\u0|nios2_qsys_0|E_src2 [17] & (!\u0|nios2_qsys_0|E_src1 [17] & !\u0|nios2_qsys_0|Add2~33 )) # (!\u0|nios2_qsys_0|E_src2 [17] & ((!\u0|nios2_qsys_0|Add2~33 ) # (!\u0|nios2_qsys_0|E_src1 [17]))))

	.dataa(\u0|nios2_qsys_0|E_src2 [17]),
	.datab(\u0|nios2_qsys_0|E_src1 [17]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|Add2~33 ),
	.combout(\u0|nios2_qsys_0|Add2~34_combout ),
	.cout(\u0|nios2_qsys_0|Add2~35 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|Add2~34 .lut_mask = 16'h9617;
defparam \u0|nios2_qsys_0|Add2~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y20_N30
cycloneii_lcell_comb \u0|nios2_qsys_0|Add2~46 (
// Equation(s):
// \u0|nios2_qsys_0|Add2~46_combout  = (\u0|nios2_qsys_0|E_src2 [23] & ((\u0|nios2_qsys_0|E_src1 [23] & (\u0|nios2_qsys_0|Add2~45  & VCC)) # (!\u0|nios2_qsys_0|E_src1 [23] & (!\u0|nios2_qsys_0|Add2~45 )))) # (!\u0|nios2_qsys_0|E_src2 [23] & 
// ((\u0|nios2_qsys_0|E_src1 [23] & (!\u0|nios2_qsys_0|Add2~45 )) # (!\u0|nios2_qsys_0|E_src1 [23] & ((\u0|nios2_qsys_0|Add2~45 ) # (GND)))))
// \u0|nios2_qsys_0|Add2~47  = CARRY((\u0|nios2_qsys_0|E_src2 [23] & (!\u0|nios2_qsys_0|E_src1 [23] & !\u0|nios2_qsys_0|Add2~45 )) # (!\u0|nios2_qsys_0|E_src2 [23] & ((!\u0|nios2_qsys_0|Add2~45 ) # (!\u0|nios2_qsys_0|E_src1 [23]))))

	.dataa(\u0|nios2_qsys_0|E_src2 [23]),
	.datab(\u0|nios2_qsys_0|E_src1 [23]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|Add2~45 ),
	.combout(\u0|nios2_qsys_0|Add2~46_combout ),
	.cout(\u0|nios2_qsys_0|Add2~47 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|Add2~46 .lut_mask = 16'h9617;
defparam \u0|nios2_qsys_0|Add2~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N0
cycloneii_lcell_comb \u0|nios2_qsys_0|Add2~48 (
// Equation(s):
// \u0|nios2_qsys_0|Add2~48_combout  = ((\u0|nios2_qsys_0|E_src2 [24] $ (\u0|nios2_qsys_0|E_src1 [24] $ (!\u0|nios2_qsys_0|Add2~47 )))) # (GND)
// \u0|nios2_qsys_0|Add2~49  = CARRY((\u0|nios2_qsys_0|E_src2 [24] & ((\u0|nios2_qsys_0|E_src1 [24]) # (!\u0|nios2_qsys_0|Add2~47 ))) # (!\u0|nios2_qsys_0|E_src2 [24] & (\u0|nios2_qsys_0|E_src1 [24] & !\u0|nios2_qsys_0|Add2~47 )))

	.dataa(\u0|nios2_qsys_0|E_src2 [24]),
	.datab(\u0|nios2_qsys_0|E_src1 [24]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|Add2~47 ),
	.combout(\u0|nios2_qsys_0|Add2~48_combout ),
	.cout(\u0|nios2_qsys_0|Add2~49 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|Add2~48 .lut_mask = 16'h698E;
defparam \u0|nios2_qsys_0|Add2~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N2
cycloneii_lcell_comb \u0|nios2_qsys_0|Add2~50 (
// Equation(s):
// \u0|nios2_qsys_0|Add2~50_combout  = (\u0|nios2_qsys_0|E_src2 [25] & ((\u0|nios2_qsys_0|E_src1 [25] & (\u0|nios2_qsys_0|Add2~49  & VCC)) # (!\u0|nios2_qsys_0|E_src1 [25] & (!\u0|nios2_qsys_0|Add2~49 )))) # (!\u0|nios2_qsys_0|E_src2 [25] & 
// ((\u0|nios2_qsys_0|E_src1 [25] & (!\u0|nios2_qsys_0|Add2~49 )) # (!\u0|nios2_qsys_0|E_src1 [25] & ((\u0|nios2_qsys_0|Add2~49 ) # (GND)))))
// \u0|nios2_qsys_0|Add2~51  = CARRY((\u0|nios2_qsys_0|E_src2 [25] & (!\u0|nios2_qsys_0|E_src1 [25] & !\u0|nios2_qsys_0|Add2~49 )) # (!\u0|nios2_qsys_0|E_src2 [25] & ((!\u0|nios2_qsys_0|Add2~49 ) # (!\u0|nios2_qsys_0|E_src1 [25]))))

	.dataa(\u0|nios2_qsys_0|E_src2 [25]),
	.datab(\u0|nios2_qsys_0|E_src1 [25]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|Add2~49 ),
	.combout(\u0|nios2_qsys_0|Add2~50_combout ),
	.cout(\u0|nios2_qsys_0|Add2~51 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|Add2~50 .lut_mask = 16'h9617;
defparam \u0|nios2_qsys_0|Add2~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N8
cycloneii_lcell_comb \u0|nios2_qsys_0|Add2~56 (
// Equation(s):
// \u0|nios2_qsys_0|Add2~56_combout  = ((\u0|nios2_qsys_0|E_src1 [28] $ (\u0|nios2_qsys_0|E_src2 [28] $ (!\u0|nios2_qsys_0|Add2~55 )))) # (GND)
// \u0|nios2_qsys_0|Add2~57  = CARRY((\u0|nios2_qsys_0|E_src1 [28] & ((\u0|nios2_qsys_0|E_src2 [28]) # (!\u0|nios2_qsys_0|Add2~55 ))) # (!\u0|nios2_qsys_0|E_src1 [28] & (\u0|nios2_qsys_0|E_src2 [28] & !\u0|nios2_qsys_0|Add2~55 )))

	.dataa(\u0|nios2_qsys_0|E_src1 [28]),
	.datab(\u0|nios2_qsys_0|E_src2 [28]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|Add2~55 ),
	.combout(\u0|nios2_qsys_0|Add2~56_combout ),
	.cout(\u0|nios2_qsys_0|Add2~57 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|Add2~56 .lut_mask = 16'h698E;
defparam \u0|nios2_qsys_0|Add2~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N10
cycloneii_lcell_comb \u0|nios2_qsys_0|Add2~58 (
// Equation(s):
// \u0|nios2_qsys_0|Add2~58_combout  = (\u0|nios2_qsys_0|E_src2 [29] & ((\u0|nios2_qsys_0|E_src1 [29] & (\u0|nios2_qsys_0|Add2~57  & VCC)) # (!\u0|nios2_qsys_0|E_src1 [29] & (!\u0|nios2_qsys_0|Add2~57 )))) # (!\u0|nios2_qsys_0|E_src2 [29] & 
// ((\u0|nios2_qsys_0|E_src1 [29] & (!\u0|nios2_qsys_0|Add2~57 )) # (!\u0|nios2_qsys_0|E_src1 [29] & ((\u0|nios2_qsys_0|Add2~57 ) # (GND)))))
// \u0|nios2_qsys_0|Add2~59  = CARRY((\u0|nios2_qsys_0|E_src2 [29] & (!\u0|nios2_qsys_0|E_src1 [29] & !\u0|nios2_qsys_0|Add2~57 )) # (!\u0|nios2_qsys_0|E_src2 [29] & ((!\u0|nios2_qsys_0|Add2~57 ) # (!\u0|nios2_qsys_0|E_src1 [29]))))

	.dataa(\u0|nios2_qsys_0|E_src2 [29]),
	.datab(\u0|nios2_qsys_0|E_src1 [29]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|Add2~57 ),
	.combout(\u0|nios2_qsys_0|Add2~58_combout ),
	.cout(\u0|nios2_qsys_0|Add2~59 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|Add2~58 .lut_mask = 16'h9617;
defparam \u0|nios2_qsys_0|Add2~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y22_N24
cycloneii_lcell_comb \u0|nios2_qsys_0|E_shift_rot_result_nxt[30]~31 (
// Equation(s):
// \u0|nios2_qsys_0|E_shift_rot_result_nxt[30]~31_combout  = (\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout  & (\u0|nios2_qsys_0|E_shift_rot_result [31])) # (!\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout  & ((\u0|nios2_qsys_0|E_shift_rot_result [29])))

	.dataa(\u0|nios2_qsys_0|E_shift_rot_result [31]),
	.datab(\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|E_shift_rot_result [29]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_shift_rot_result_nxt[30]~31_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_shift_rot_result_nxt[30]~31 .lut_mask = 16'hBB88;
defparam \u0|nios2_qsys_0|E_shift_rot_result_nxt[30]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y22_N25
cycloneii_lcell_ff \u0|nios2_qsys_0|E_shift_rot_result[30] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_shift_rot_result_nxt[30]~31_combout ),
	.sdata(\u0|nios2_qsys_0|E_src1 [30]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u0|nios2_qsys_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_shift_rot_result [30]));

// Location: LCCOMB_X46_Y22_N28
cycloneii_lcell_comb \u0|nios2_qsys_0|E_alu_result[30]~53 (
// Equation(s):
// \u0|nios2_qsys_0|E_alu_result[30]~53_combout  = (\u0|nios2_qsys_0|W_alu_result[31]~19_combout  & ((\u0|nios2_qsys_0|W_alu_result[31]~18_combout  & ((\u0|nios2_qsys_0|E_shift_rot_result [30]))) # (!\u0|nios2_qsys_0|W_alu_result[31]~18_combout  & 
// (\u0|nios2_qsys_0|E_logic_result[30]~18_combout )))) # (!\u0|nios2_qsys_0|W_alu_result[31]~19_combout  & (((\u0|nios2_qsys_0|W_alu_result[31]~18_combout ))))

	.dataa(\u0|nios2_qsys_0|E_logic_result[30]~18_combout ),
	.datab(\u0|nios2_qsys_0|W_alu_result[31]~19_combout ),
	.datac(\u0|nios2_qsys_0|E_shift_rot_result [30]),
	.datad(\u0|nios2_qsys_0|W_alu_result[31]~18_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_alu_result[30]~53_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_alu_result[30]~53 .lut_mask = 16'hF388;
defparam \u0|nios2_qsys_0|E_alu_result[30]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N28
cycloneii_lcell_comb \u0|nios2_qsys_0|E_alu_result[30]~54 (
// Equation(s):
// \u0|nios2_qsys_0|E_alu_result[30]~54_combout  = (\u0|nios2_qsys_0|W_alu_result[31]~19_combout  & (((\u0|nios2_qsys_0|E_alu_result[30]~53_combout )))) # (!\u0|nios2_qsys_0|W_alu_result[31]~19_combout  & ((\u0|nios2_qsys_0|E_alu_result[30]~53_combout  & 
// (\u0|nios2_qsys_0|Add1~60_combout )) # (!\u0|nios2_qsys_0|E_alu_result[30]~53_combout  & ((\u0|nios2_qsys_0|Add2~60_combout )))))

	.dataa(\u0|nios2_qsys_0|Add1~60_combout ),
	.datab(\u0|nios2_qsys_0|Add2~60_combout ),
	.datac(\u0|nios2_qsys_0|W_alu_result[31]~19_combout ),
	.datad(\u0|nios2_qsys_0|E_alu_result[30]~53_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_alu_result[30]~54_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_alu_result[30]~54 .lut_mask = 16'hFA0C;
defparam \u0|nios2_qsys_0|E_alu_result[30]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N8
cycloneii_lcell_comb \u0|nios2_qsys_0|E_alu_result[30]~69 (
// Equation(s):
// \u0|nios2_qsys_0|E_alu_result[30]~69_combout  = (!\u0|nios2_qsys_0|R_ctrl_rdctl_inst~regout  & (!\u0|nios2_qsys_0|R_ctrl_br_cmp~regout  & \u0|nios2_qsys_0|E_alu_result[30]~54_combout ))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|R_ctrl_rdctl_inst~regout ),
	.datac(\u0|nios2_qsys_0|R_ctrl_br_cmp~regout ),
	.datad(\u0|nios2_qsys_0|E_alu_result[30]~54_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_alu_result[30]~69_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_alu_result[30]~69 .lut_mask = 16'h0300;
defparam \u0|nios2_qsys_0|E_alu_result[30]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y19_N9
cycloneii_lcell_ff \u0|nios2_qsys_0|W_alu_result[30] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_alu_result[30]~69_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|W_alu_result [30]));

// Location: LCCOMB_X44_Y20_N20
cycloneii_lcell_comb \u0|nios2_qsys_0|W_rf_wr_data[30]~33 (
// Equation(s):
// \u0|nios2_qsys_0|W_rf_wr_data[30]~33_combout  = (\u0|nios2_qsys_0|R_ctrl_ld~regout  & (\u0|nios2_qsys_0|av_ld_byte3_data [6])) # (!\u0|nios2_qsys_0|R_ctrl_ld~regout  & (((\u0|nios2_qsys_0|W_alu_result [30] & !\u0|nios2_qsys_0|E_alu_result~28_combout ))))

	.dataa(\u0|nios2_qsys_0|av_ld_byte3_data [6]),
	.datab(\u0|nios2_qsys_0|R_ctrl_ld~regout ),
	.datac(\u0|nios2_qsys_0|W_alu_result [30]),
	.datad(\u0|nios2_qsys_0|E_alu_result~28_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|W_rf_wr_data[30]~33_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|W_rf_wr_data[30]~33 .lut_mask = 16'h88B8;
defparam \u0|nios2_qsys_0|W_rf_wr_data[30]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N6
cycloneii_lcell_comb \u0|nios2_qsys_0|Equal133~0 (
// Equation(s):
// \u0|nios2_qsys_0|Equal133~0_combout  = (!\u0|nios2_qsys_0|D_iw [4] & !\u0|nios2_qsys_0|D_iw [3])

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|D_iw [4]),
	.datac(\u0|nios2_qsys_0|D_iw [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|Equal133~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|Equal133~0 .lut_mask = 16'h0303;
defparam \u0|nios2_qsys_0|Equal133~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N18
cycloneii_lcell_comb \u0|nios2_qsys_0|d_writedata[29]~5 (
// Equation(s):
// \u0|nios2_qsys_0|d_writedata[29]~5_combout  = (\u0|nios2_qsys_0|Equal133~0_combout  & (\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [5])) # (!\u0|nios2_qsys_0|Equal133~0_combout  & 
// ((\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [13])))

	.dataa(\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [5]),
	.datab(\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [13]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|Equal133~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|d_writedata[29]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|d_writedata[29]~5 .lut_mask = 16'hAACC;
defparam \u0|nios2_qsys_0|d_writedata[29]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y23_N19
cycloneii_lcell_ff \u0|nios2_qsys_0|d_writedata[29] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|d_writedata[29]~5_combout ),
	.sdata(\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [29]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u0|nios2_qsys_0|D_iw [4]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|d_writedata [29]));

// Location: LCCOMB_X27_Y20_N4
cycloneii_lcell_comb \u0|cmd_xbar_mux_001|src_payload~29 (
// Equation(s):
// \u0|cmd_xbar_mux_001|src_payload~29_combout  = (\u0|cmd_xbar_mux_001|saved_grant [1] & \u0|nios2_qsys_0|d_writedata [29])

	.dataa(vcc),
	.datab(vcc),
	.datac(\u0|cmd_xbar_mux_001|saved_grant [1]),
	.datad(\u0|nios2_qsys_0|d_writedata [29]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_001|src_payload~29_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_001|src_payload~29 .lut_mask = 16'hF000;
defparam \u0|cmd_xbar_mux_001|src_payload~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y21_N16
cycloneii_lcell_comb \u0|nios2_qsys_0|Add2~0 (
// Equation(s):
// \u0|nios2_qsys_0|Add2~0_combout  = (\u0|nios2_qsys_0|E_src2 [0] & (\u0|nios2_qsys_0|E_src1 [0] $ (VCC))) # (!\u0|nios2_qsys_0|E_src2 [0] & (\u0|nios2_qsys_0|E_src1 [0] & VCC))
// \u0|nios2_qsys_0|Add2~1  = CARRY((\u0|nios2_qsys_0|E_src2 [0] & \u0|nios2_qsys_0|E_src1 [0]))

	.dataa(\u0|nios2_qsys_0|E_src2 [0]),
	.datab(\u0|nios2_qsys_0|E_src1 [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|Add2~0_combout ),
	.cout(\u0|nios2_qsys_0|Add2~1 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|Add2~0 .lut_mask = 16'h6688;
defparam \u0|nios2_qsys_0|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y21_N20
cycloneii_lcell_comb \u0|nios2_qsys_0|Add2~4 (
// Equation(s):
// \u0|nios2_qsys_0|Add2~4_combout  = ((\u0|nios2_qsys_0|E_src1 [2] $ (\u0|nios2_qsys_0|E_src2 [2] $ (!\u0|nios2_qsys_0|Add2~3 )))) # (GND)
// \u0|nios2_qsys_0|Add2~5  = CARRY((\u0|nios2_qsys_0|E_src1 [2] & ((\u0|nios2_qsys_0|E_src2 [2]) # (!\u0|nios2_qsys_0|Add2~3 ))) # (!\u0|nios2_qsys_0|E_src1 [2] & (\u0|nios2_qsys_0|E_src2 [2] & !\u0|nios2_qsys_0|Add2~3 )))

	.dataa(\u0|nios2_qsys_0|E_src1 [2]),
	.datab(\u0|nios2_qsys_0|E_src2 [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|Add2~3 ),
	.combout(\u0|nios2_qsys_0|Add2~4_combout ),
	.cout(\u0|nios2_qsys_0|Add2~5 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|Add2~4 .lut_mask = 16'h698E;
defparam \u0|nios2_qsys_0|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N30
cycloneii_lcell_comb \u0|nios2_qsys_0|F_pc[0]~11 (
// Equation(s):
// \u0|nios2_qsys_0|F_pc[0]~11_combout  = (\u0|nios2_qsys_0|E_alu_sub~regout  & ((\u0|nios2_qsys_0|Add1~4_combout ))) # (!\u0|nios2_qsys_0|E_alu_sub~regout  & (\u0|nios2_qsys_0|Add2~4_combout ))

	.dataa(\u0|nios2_qsys_0|E_alu_sub~regout ),
	.datab(\u0|nios2_qsys_0|Add2~4_combout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|Add1~4_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_pc[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_pc[0]~11 .lut_mask = 16'hEE44;
defparam \u0|nios2_qsys_0|F_pc[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y18_N31
cycloneii_lcell_ff \u0|nios2_qsys_0|F_pc[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|F_pc[0]~11_combout ),
	.sdata(\u0|nios2_qsys_0|F_pc_plus_one[0]~0_combout ),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(\u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~0_combout ),
	.sload(\u0|nios2_qsys_0|F_pc_sel_nxt.10~0_combout ),
	.ena(\u0|nios2_qsys_0|W_valid~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|F_pc [0]));

// Location: LCCOMB_X33_Y19_N12
cycloneii_lcell_comb \u0|cmd_xbar_mux_001|src_data[38] (
// Equation(s):
// \u0|cmd_xbar_mux_001|src_data [38] = (\u0|nios2_qsys_0|W_alu_result [2] & ((\u0|cmd_xbar_mux_001|saved_grant [1]) # ((\u0|cmd_xbar_mux_001|saved_grant [0] & \u0|nios2_qsys_0|F_pc [0])))) # (!\u0|nios2_qsys_0|W_alu_result [2] & 
// (\u0|cmd_xbar_mux_001|saved_grant [0] & ((\u0|nios2_qsys_0|F_pc [0]))))

	.dataa(\u0|nios2_qsys_0|W_alu_result [2]),
	.datab(\u0|cmd_xbar_mux_001|saved_grant [0]),
	.datac(\u0|cmd_xbar_mux_001|saved_grant [1]),
	.datad(\u0|nios2_qsys_0|F_pc [0]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_001|src_data [38]),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_001|src_data[38] .lut_mask = 16'hECA0;
defparam \u0|cmd_xbar_mux_001|src_data[38] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N24
cycloneii_lcell_comb \u0|cmd_xbar_mux_001|src_data[39] (
// Equation(s):
// \u0|cmd_xbar_mux_001|src_data [39] = (\u0|nios2_qsys_0|W_alu_result [3] & ((\u0|cmd_xbar_mux_001|saved_grant [1]) # ((\u0|nios2_qsys_0|F_pc [1] & \u0|cmd_xbar_mux_001|saved_grant [0])))) # (!\u0|nios2_qsys_0|W_alu_result [3] & (((\u0|nios2_qsys_0|F_pc [1] 
// & \u0|cmd_xbar_mux_001|saved_grant [0]))))

	.dataa(\u0|nios2_qsys_0|W_alu_result [3]),
	.datab(\u0|cmd_xbar_mux_001|saved_grant [1]),
	.datac(\u0|nios2_qsys_0|F_pc [1]),
	.datad(\u0|cmd_xbar_mux_001|saved_grant [0]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_001|src_data [39]),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_001|src_data[39] .lut_mask = 16'hF888;
defparam \u0|cmd_xbar_mux_001|src_data[39] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N26
cycloneii_lcell_comb \u0|cmd_xbar_mux_001|src_data[40] (
// Equation(s):
// \u0|cmd_xbar_mux_001|src_data [40] = (\u0|cmd_xbar_mux_001|saved_grant [0] & ((\u0|nios2_qsys_0|F_pc [2]) # ((\u0|nios2_qsys_0|W_alu_result [4] & \u0|cmd_xbar_mux_001|saved_grant [1])))) # (!\u0|cmd_xbar_mux_001|saved_grant [0] & 
// (\u0|nios2_qsys_0|W_alu_result [4] & (\u0|cmd_xbar_mux_001|saved_grant [1])))

	.dataa(\u0|cmd_xbar_mux_001|saved_grant [0]),
	.datab(\u0|nios2_qsys_0|W_alu_result [4]),
	.datac(\u0|cmd_xbar_mux_001|saved_grant [1]),
	.datad(\u0|nios2_qsys_0|F_pc [2]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_001|src_data [40]),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_001|src_data[40] .lut_mask = 16'hEAC0;
defparam \u0|cmd_xbar_mux_001|src_data[40] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N20
cycloneii_lcell_comb \u0|cmd_xbar_mux_001|src_data[41] (
// Equation(s):
// \u0|cmd_xbar_mux_001|src_data [41] = (\u0|cmd_xbar_mux_001|saved_grant [0] & ((\u0|nios2_qsys_0|F_pc [3]) # ((\u0|cmd_xbar_mux_001|saved_grant [1] & \u0|nios2_qsys_0|W_alu_result [5])))) # (!\u0|cmd_xbar_mux_001|saved_grant [0] & 
// (((\u0|cmd_xbar_mux_001|saved_grant [1] & \u0|nios2_qsys_0|W_alu_result [5]))))

	.dataa(\u0|cmd_xbar_mux_001|saved_grant [0]),
	.datab(\u0|nios2_qsys_0|F_pc [3]),
	.datac(\u0|cmd_xbar_mux_001|saved_grant [1]),
	.datad(\u0|nios2_qsys_0|W_alu_result [5]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_001|src_data [41]),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_001|src_data[41] .lut_mask = 16'hF888;
defparam \u0|cmd_xbar_mux_001|src_data[41] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y18_N21
cycloneii_lcell_ff \u0|nios2_qsys_0|F_pc[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|F_pc[4]~8_combout ),
	.sdata(\u0|nios2_qsys_0|F_pc_plus_one[4]~8_combout ),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(\u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~0_combout ),
	.sload(\u0|nios2_qsys_0|F_pc_sel_nxt.10~0_combout ),
	.ena(\u0|nios2_qsys_0|W_valid~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|F_pc [4]));

// Location: LCCOMB_X33_Y18_N30
cycloneii_lcell_comb \u0|cmd_xbar_mux_001|src_data[42] (
// Equation(s):
// \u0|cmd_xbar_mux_001|src_data [42] = (\u0|cmd_xbar_mux_001|saved_grant [0] & ((\u0|nios2_qsys_0|F_pc [4]) # ((\u0|nios2_qsys_0|W_alu_result [6] & \u0|cmd_xbar_mux_001|saved_grant [1])))) # (!\u0|cmd_xbar_mux_001|saved_grant [0] & 
// (\u0|nios2_qsys_0|W_alu_result [6] & (\u0|cmd_xbar_mux_001|saved_grant [1])))

	.dataa(\u0|cmd_xbar_mux_001|saved_grant [0]),
	.datab(\u0|nios2_qsys_0|W_alu_result [6]),
	.datac(\u0|cmd_xbar_mux_001|saved_grant [1]),
	.datad(\u0|nios2_qsys_0|F_pc [4]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_001|src_data [42]),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_001|src_data[42] .lut_mask = 16'hEAC0;
defparam \u0|cmd_xbar_mux_001|src_data[42] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N12
cycloneii_lcell_comb \u0|cmd_xbar_mux_001|src_data[43] (
// Equation(s):
// \u0|cmd_xbar_mux_001|src_data [43] = (\u0|cmd_xbar_mux_001|saved_grant [1] & ((\u0|nios2_qsys_0|W_alu_result [7]) # ((\u0|cmd_xbar_mux_001|saved_grant [0] & \u0|nios2_qsys_0|F_pc [5])))) # (!\u0|cmd_xbar_mux_001|saved_grant [1] & 
// (((\u0|cmd_xbar_mux_001|saved_grant [0] & \u0|nios2_qsys_0|F_pc [5]))))

	.dataa(\u0|cmd_xbar_mux_001|saved_grant [1]),
	.datab(\u0|nios2_qsys_0|W_alu_result [7]),
	.datac(\u0|cmd_xbar_mux_001|saved_grant [0]),
	.datad(\u0|nios2_qsys_0|F_pc [5]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_001|src_data [43]),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_001|src_data[43] .lut_mask = 16'hF888;
defparam \u0|cmd_xbar_mux_001|src_data[43] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y21_N8
cycloneii_lcell_comb \u0|nios2_qsys_0|E_logic_result[8]~8 (
// Equation(s):
// \u0|nios2_qsys_0|E_logic_result[8]~8_combout  = (\u0|nios2_qsys_0|E_src2 [8] & (\u0|nios2_qsys_0|R_logic_op [1] $ (((\u0|nios2_qsys_0|R_logic_op [0] & \u0|nios2_qsys_0|E_src1 [8]))))) # (!\u0|nios2_qsys_0|E_src2 [8] & ((\u0|nios2_qsys_0|R_logic_op [1] & 
// ((\u0|nios2_qsys_0|E_src1 [8]))) # (!\u0|nios2_qsys_0|R_logic_op [1] & (!\u0|nios2_qsys_0|R_logic_op [0] & !\u0|nios2_qsys_0|E_src1 [8]))))

	.dataa(\u0|nios2_qsys_0|R_logic_op [1]),
	.datab(\u0|nios2_qsys_0|E_src2 [8]),
	.datac(\u0|nios2_qsys_0|R_logic_op [0]),
	.datad(\u0|nios2_qsys_0|E_src1 [8]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_logic_result[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_logic_result[8]~8 .lut_mask = 16'h6A89;
defparam \u0|nios2_qsys_0|E_logic_result[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N8
cycloneii_lcell_comb \u0|nios2_qsys_0|W_alu_result[8]~9 (
// Equation(s):
// \u0|nios2_qsys_0|W_alu_result[8]~9_combout  = (\u0|nios2_qsys_0|R_ctrl_logic~regout  & ((\u0|nios2_qsys_0|E_logic_result[8]~8_combout ))) # (!\u0|nios2_qsys_0|R_ctrl_logic~regout  & (\u0|nios2_qsys_0|F_pc[6]~6_combout ))

	.dataa(\u0|nios2_qsys_0|R_ctrl_logic~regout ),
	.datab(\u0|nios2_qsys_0|F_pc[6]~6_combout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|E_logic_result[8]~8_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|W_alu_result[8]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|W_alu_result[8]~9 .lut_mask = 16'hEE44;
defparam \u0|nios2_qsys_0|W_alu_result[8]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y21_N18
cycloneii_lcell_comb \u0|nios2_qsys_0|E_shift_rot_result_nxt[9]~7 (
// Equation(s):
// \u0|nios2_qsys_0|E_shift_rot_result_nxt[9]~7_combout  = (\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout  & (\u0|nios2_qsys_0|E_shift_rot_result [10])) # (!\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout  & ((\u0|nios2_qsys_0|E_shift_rot_result [8])))

	.dataa(\u0|nios2_qsys_0|E_shift_rot_result [10]),
	.datab(\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|E_shift_rot_result [8]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_shift_rot_result_nxt[9]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_shift_rot_result_nxt[9]~7 .lut_mask = 16'hBB88;
defparam \u0|nios2_qsys_0|E_shift_rot_result_nxt[9]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y21_N19
cycloneii_lcell_ff \u0|nios2_qsys_0|E_shift_rot_result[9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_shift_rot_result_nxt[9]~7_combout ),
	.sdata(\u0|nios2_qsys_0|E_src1 [9]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u0|nios2_qsys_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_shift_rot_result [9]));

// Location: LCCOMB_X48_Y21_N28
cycloneii_lcell_comb \u0|nios2_qsys_0|E_shift_rot_result_nxt[8]~8 (
// Equation(s):
// \u0|nios2_qsys_0|E_shift_rot_result_nxt[8]~8_combout  = (\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout  & ((\u0|nios2_qsys_0|E_shift_rot_result [9]))) # (!\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout  & (\u0|nios2_qsys_0|E_shift_rot_result [7]))

	.dataa(\u0|nios2_qsys_0|E_shift_rot_result [7]),
	.datab(\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|E_shift_rot_result [9]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_shift_rot_result_nxt[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_shift_rot_result_nxt[8]~8 .lut_mask = 16'hEE22;
defparam \u0|nios2_qsys_0|E_shift_rot_result_nxt[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y21_N29
cycloneii_lcell_ff \u0|nios2_qsys_0|E_shift_rot_result[8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_shift_rot_result_nxt[8]~8_combout ),
	.sdata(\u0|nios2_qsys_0|E_src1 [8]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u0|nios2_qsys_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_shift_rot_result [8]));

// Location: LCFF_X44_Y21_N9
cycloneii_lcell_ff \u0|nios2_qsys_0|W_alu_result[8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|W_alu_result[8]~9_combout ),
	.sdata(\u0|nios2_qsys_0|E_shift_rot_result [8]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(\u0|nios2_qsys_0|E_alu_result~28_combout ),
	.sload(\u0|nios2_qsys_0|R_ctrl_shift_rot~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|W_alu_result [8]));

// Location: LCCOMB_X40_Y18_N30
cycloneii_lcell_comb \u0|cmd_xbar_mux_001|src_data[44] (
// Equation(s):
// \u0|cmd_xbar_mux_001|src_data [44] = (\u0|cmd_xbar_mux_001|saved_grant [1] & ((\u0|nios2_qsys_0|W_alu_result [8]) # ((\u0|nios2_qsys_0|F_pc [6] & \u0|cmd_xbar_mux_001|saved_grant [0])))) # (!\u0|cmd_xbar_mux_001|saved_grant [1] & (\u0|nios2_qsys_0|F_pc 
// [6] & (\u0|cmd_xbar_mux_001|saved_grant [0])))

	.dataa(\u0|cmd_xbar_mux_001|saved_grant [1]),
	.datab(\u0|nios2_qsys_0|F_pc [6]),
	.datac(\u0|cmd_xbar_mux_001|saved_grant [0]),
	.datad(\u0|nios2_qsys_0|W_alu_result [8]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_001|src_data [44]),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_001|src_data[44] .lut_mask = 16'hEAC0;
defparam \u0|cmd_xbar_mux_001|src_data[44] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N20
cycloneii_lcell_comb \u0|nios2_qsys_0|R_src2_lo[9]~7 (
// Equation(s):
// \u0|nios2_qsys_0|R_src2_lo[9]~7_combout  = (!\u0|nios2_qsys_0|R_src2_lo~0_combout  & ((\u0|nios2_qsys_0|R_src2_use_imm~regout  & (\u0|nios2_qsys_0|D_iw [15])) # (!\u0|nios2_qsys_0|R_src2_use_imm~regout  & 
// ((\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [9])))))

	.dataa(\u0|nios2_qsys_0|R_src2_use_imm~regout ),
	.datab(\u0|nios2_qsys_0|R_src2_lo~0_combout ),
	.datac(\u0|nios2_qsys_0|D_iw [15]),
	.datad(\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [9]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|R_src2_lo[9]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|R_src2_lo[9]~7 .lut_mask = 16'h3120;
defparam \u0|nios2_qsys_0|R_src2_lo[9]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y19_N21
cycloneii_lcell_ff \u0|nios2_qsys_0|E_src2[9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|R_src2_lo[9]~7_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_src2 [9]));

// Location: LCCOMB_X44_Y19_N16
cycloneii_lcell_comb \u0|nios2_qsys_0|E_logic_result[9]~7 (
// Equation(s):
// \u0|nios2_qsys_0|E_logic_result[9]~7_combout  = (\u0|nios2_qsys_0|E_src2 [9] & (\u0|nios2_qsys_0|R_logic_op [1] $ (((\u0|nios2_qsys_0|R_logic_op [0] & \u0|nios2_qsys_0|E_src1 [9]))))) # (!\u0|nios2_qsys_0|E_src2 [9] & ((\u0|nios2_qsys_0|R_logic_op [1] & 
// ((\u0|nios2_qsys_0|E_src1 [9]))) # (!\u0|nios2_qsys_0|R_logic_op [1] & (!\u0|nios2_qsys_0|R_logic_op [0] & !\u0|nios2_qsys_0|E_src1 [9]))))

	.dataa(\u0|nios2_qsys_0|R_logic_op [1]),
	.datab(\u0|nios2_qsys_0|R_logic_op [0]),
	.datac(\u0|nios2_qsys_0|E_src2 [9]),
	.datad(\u0|nios2_qsys_0|E_src1 [9]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_logic_result[9]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_logic_result[9]~7 .lut_mask = 16'h6AA1;
defparam \u0|nios2_qsys_0|E_logic_result[9]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N6
cycloneii_lcell_comb \u0|nios2_qsys_0|W_alu_result[9]~8 (
// Equation(s):
// \u0|nios2_qsys_0|W_alu_result[9]~8_combout  = (\u0|nios2_qsys_0|R_ctrl_logic~regout  & ((\u0|nios2_qsys_0|E_logic_result[9]~7_combout ))) # (!\u0|nios2_qsys_0|R_ctrl_logic~regout  & (\u0|nios2_qsys_0|F_pc[7]~5_combout ))

	.dataa(\u0|nios2_qsys_0|R_ctrl_logic~regout ),
	.datab(\u0|nios2_qsys_0|F_pc[7]~5_combout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|E_logic_result[9]~7_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|W_alu_result[9]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|W_alu_result[9]~8 .lut_mask = 16'hEE44;
defparam \u0|nios2_qsys_0|W_alu_result[9]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y21_N7
cycloneii_lcell_ff \u0|nios2_qsys_0|W_alu_result[9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|W_alu_result[9]~8_combout ),
	.sdata(\u0|nios2_qsys_0|E_shift_rot_result [9]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(\u0|nios2_qsys_0|E_alu_result~28_combout ),
	.sload(\u0|nios2_qsys_0|R_ctrl_shift_rot~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|W_alu_result [9]));

// Location: LCCOMB_X40_Y18_N16
cycloneii_lcell_comb \u0|cmd_xbar_mux_001|src_data[45] (
// Equation(s):
// \u0|cmd_xbar_mux_001|src_data [45] = (\u0|cmd_xbar_mux_001|saved_grant [1] & ((\u0|nios2_qsys_0|W_alu_result [9]) # ((\u0|cmd_xbar_mux_001|saved_grant [0] & \u0|nios2_qsys_0|F_pc [7])))) # (!\u0|cmd_xbar_mux_001|saved_grant [1] & 
// (((\u0|cmd_xbar_mux_001|saved_grant [0] & \u0|nios2_qsys_0|F_pc [7]))))

	.dataa(\u0|cmd_xbar_mux_001|saved_grant [1]),
	.datab(\u0|nios2_qsys_0|W_alu_result [9]),
	.datac(\u0|cmd_xbar_mux_001|saved_grant [0]),
	.datad(\u0|nios2_qsys_0|F_pc [7]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_001|src_data [45]),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_001|src_data[45] .lut_mask = 16'hF888;
defparam \u0|cmd_xbar_mux_001|src_data[45] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y21_N0
cycloneii_lcell_comb \u0|nios2_qsys_0|E_logic_result[10]~6 (
// Equation(s):
// \u0|nios2_qsys_0|E_logic_result[10]~6_combout  = (\u0|nios2_qsys_0|E_src2 [10] & (\u0|nios2_qsys_0|R_logic_op [1] $ (((\u0|nios2_qsys_0|R_logic_op [0] & \u0|nios2_qsys_0|E_src1 [10]))))) # (!\u0|nios2_qsys_0|E_src2 [10] & ((\u0|nios2_qsys_0|R_logic_op [1] 
// & ((\u0|nios2_qsys_0|E_src1 [10]))) # (!\u0|nios2_qsys_0|R_logic_op [1] & (!\u0|nios2_qsys_0|R_logic_op [0] & !\u0|nios2_qsys_0|E_src1 [10]))))

	.dataa(\u0|nios2_qsys_0|E_src2 [10]),
	.datab(\u0|nios2_qsys_0|R_logic_op [1]),
	.datac(\u0|nios2_qsys_0|R_logic_op [0]),
	.datad(\u0|nios2_qsys_0|E_src1 [10]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_logic_result[10]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_logic_result[10]~6 .lut_mask = 16'h6C89;
defparam \u0|nios2_qsys_0|E_logic_result[10]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N28
cycloneii_lcell_comb \u0|nios2_qsys_0|W_alu_result[10]~7 (
// Equation(s):
// \u0|nios2_qsys_0|W_alu_result[10]~7_combout  = (\u0|nios2_qsys_0|R_ctrl_logic~regout  & (\u0|nios2_qsys_0|E_logic_result[10]~6_combout )) # (!\u0|nios2_qsys_0|R_ctrl_logic~regout  & ((\u0|nios2_qsys_0|F_pc[8]~4_combout )))

	.dataa(\u0|nios2_qsys_0|R_ctrl_logic~regout ),
	.datab(\u0|nios2_qsys_0|E_logic_result[10]~6_combout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|F_pc[8]~4_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|W_alu_result[10]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|W_alu_result[10]~7 .lut_mask = 16'hDD88;
defparam \u0|nios2_qsys_0|W_alu_result[10]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y21_N24
cycloneii_lcell_comb \u0|nios2_qsys_0|E_shift_rot_result_nxt[10]~6 (
// Equation(s):
// \u0|nios2_qsys_0|E_shift_rot_result_nxt[10]~6_combout  = (\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout  & (\u0|nios2_qsys_0|E_shift_rot_result [11])) # (!\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout  & ((\u0|nios2_qsys_0|E_shift_rot_result [9])))

	.dataa(\u0|nios2_qsys_0|E_shift_rot_result [11]),
	.datab(\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|E_shift_rot_result [9]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_shift_rot_result_nxt[10]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_shift_rot_result_nxt[10]~6 .lut_mask = 16'hBB88;
defparam \u0|nios2_qsys_0|E_shift_rot_result_nxt[10]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y21_N25
cycloneii_lcell_ff \u0|nios2_qsys_0|E_shift_rot_result[10] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_shift_rot_result_nxt[10]~6_combout ),
	.sdata(\u0|nios2_qsys_0|E_src1 [10]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u0|nios2_qsys_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_shift_rot_result [10]));

// Location: LCFF_X44_Y21_N29
cycloneii_lcell_ff \u0|nios2_qsys_0|W_alu_result[10] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|W_alu_result[10]~7_combout ),
	.sdata(\u0|nios2_qsys_0|E_shift_rot_result [10]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(\u0|nios2_qsys_0|E_alu_result~28_combout ),
	.sload(\u0|nios2_qsys_0|R_ctrl_shift_rot~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|W_alu_result [10]));

// Location: LCCOMB_X34_Y18_N22
cycloneii_lcell_comb \u0|cmd_xbar_mux_001|src_data[46] (
// Equation(s):
// \u0|cmd_xbar_mux_001|src_data [46] = (\u0|cmd_xbar_mux_001|saved_grant [0] & ((\u0|nios2_qsys_0|F_pc [8]) # ((\u0|nios2_qsys_0|W_alu_result [10] & \u0|cmd_xbar_mux_001|saved_grant [1])))) # (!\u0|cmd_xbar_mux_001|saved_grant [0] & 
// (\u0|nios2_qsys_0|W_alu_result [10] & (\u0|cmd_xbar_mux_001|saved_grant [1])))

	.dataa(\u0|cmd_xbar_mux_001|saved_grant [0]),
	.datab(\u0|nios2_qsys_0|W_alu_result [10]),
	.datac(\u0|cmd_xbar_mux_001|saved_grant [1]),
	.datad(\u0|nios2_qsys_0|F_pc [8]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_001|src_data [46]),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_001|src_data[46] .lut_mask = 16'hEAC0;
defparam \u0|cmd_xbar_mux_001|src_data[46] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N18
cycloneii_lcell_comb \u0|cmd_xbar_mux_001|src_data[47] (
// Equation(s):
// \u0|cmd_xbar_mux_001|src_data [47] = (\u0|cmd_xbar_mux_001|saved_grant [1] & ((\u0|nios2_qsys_0|W_alu_result [11]) # ((\u0|cmd_xbar_mux_001|saved_grant [0] & \u0|nios2_qsys_0|F_pc [9])))) # (!\u0|cmd_xbar_mux_001|saved_grant [1] & 
// (((\u0|cmd_xbar_mux_001|saved_grant [0] & \u0|nios2_qsys_0|F_pc [9]))))

	.dataa(\u0|cmd_xbar_mux_001|saved_grant [1]),
	.datab(\u0|nios2_qsys_0|W_alu_result [11]),
	.datac(\u0|cmd_xbar_mux_001|saved_grant [0]),
	.datad(\u0|nios2_qsys_0|F_pc [9]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_001|src_data [47]),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_001|src_data[47] .lut_mask = 16'hF888;
defparam \u0|cmd_xbar_mux_001|src_data[47] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N28
cycloneii_lcell_comb \u0|nios2_qsys_0|F_pc[10]~3 (
// Equation(s):
// \u0|nios2_qsys_0|F_pc[10]~3_combout  = (\u0|nios2_qsys_0|E_alu_sub~regout  & ((\u0|nios2_qsys_0|Add1~24_combout ))) # (!\u0|nios2_qsys_0|E_alu_sub~regout  & (\u0|nios2_qsys_0|Add2~24_combout ))

	.dataa(\u0|nios2_qsys_0|E_alu_sub~regout ),
	.datab(\u0|nios2_qsys_0|Add2~24_combout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|Add1~24_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_pc[10]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_pc[10]~3 .lut_mask = 16'hEE44;
defparam \u0|nios2_qsys_0|F_pc[10]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N16
cycloneii_lcell_comb \u0|nios2_qsys_0|F_pc_plus_one[8]~16 (
// Equation(s):
// \u0|nios2_qsys_0|F_pc_plus_one[8]~16_combout  = (\u0|nios2_qsys_0|F_pc [8] & (\u0|nios2_qsys_0|F_pc_plus_one[7]~15  $ (GND))) # (!\u0|nios2_qsys_0|F_pc [8] & (!\u0|nios2_qsys_0|F_pc_plus_one[7]~15  & VCC))
// \u0|nios2_qsys_0|F_pc_plus_one[8]~17  = CARRY((\u0|nios2_qsys_0|F_pc [8] & !\u0|nios2_qsys_0|F_pc_plus_one[7]~15 ))

	.dataa(\u0|nios2_qsys_0|F_pc [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|F_pc_plus_one[7]~15 ),
	.combout(\u0|nios2_qsys_0|F_pc_plus_one[8]~16_combout ),
	.cout(\u0|nios2_qsys_0|F_pc_plus_one[8]~17 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_pc_plus_one[8]~16 .lut_mask = 16'hA50A;
defparam \u0|nios2_qsys_0|F_pc_plus_one[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N18
cycloneii_lcell_comb \u0|nios2_qsys_0|F_pc_plus_one[9]~18 (
// Equation(s):
// \u0|nios2_qsys_0|F_pc_plus_one[9]~18_combout  = (\u0|nios2_qsys_0|F_pc [9] & (!\u0|nios2_qsys_0|F_pc_plus_one[8]~17 )) # (!\u0|nios2_qsys_0|F_pc [9] & ((\u0|nios2_qsys_0|F_pc_plus_one[8]~17 ) # (GND)))
// \u0|nios2_qsys_0|F_pc_plus_one[9]~19  = CARRY((!\u0|nios2_qsys_0|F_pc_plus_one[8]~17 ) # (!\u0|nios2_qsys_0|F_pc [9]))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|F_pc [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|F_pc_plus_one[8]~17 ),
	.combout(\u0|nios2_qsys_0|F_pc_plus_one[9]~18_combout ),
	.cout(\u0|nios2_qsys_0|F_pc_plus_one[9]~19 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_pc_plus_one[9]~18 .lut_mask = 16'h3C3F;
defparam \u0|nios2_qsys_0|F_pc_plus_one[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N20
cycloneii_lcell_comb \u0|nios2_qsys_0|F_pc_plus_one[10]~20 (
// Equation(s):
// \u0|nios2_qsys_0|F_pc_plus_one[10]~20_combout  = (\u0|nios2_qsys_0|F_pc [10] & (\u0|nios2_qsys_0|F_pc_plus_one[9]~19  $ (GND))) # (!\u0|nios2_qsys_0|F_pc [10] & (!\u0|nios2_qsys_0|F_pc_plus_one[9]~19  & VCC))
// \u0|nios2_qsys_0|F_pc_plus_one[10]~21  = CARRY((\u0|nios2_qsys_0|F_pc [10] & !\u0|nios2_qsys_0|F_pc_plus_one[9]~19 ))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|F_pc [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|F_pc_plus_one[9]~19 ),
	.combout(\u0|nios2_qsys_0|F_pc_plus_one[10]~20_combout ),
	.cout(\u0|nios2_qsys_0|F_pc_plus_one[10]~21 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_pc_plus_one[10]~20 .lut_mask = 16'hC30C;
defparam \u0|nios2_qsys_0|F_pc_plus_one[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X46_Y18_N29
cycloneii_lcell_ff \u0|nios2_qsys_0|F_pc[10] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|F_pc[10]~3_combout ),
	.sdata(\u0|nios2_qsys_0|F_pc_plus_one[10]~20_combout ),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(\u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~0_combout ),
	.sload(\u0|nios2_qsys_0|F_pc_sel_nxt.10~0_combout ),
	.ena(\u0|nios2_qsys_0|W_valid~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|F_pc [10]));

// Location: LCCOMB_X40_Y18_N28
cycloneii_lcell_comb \u0|cmd_xbar_mux_001|src_data[48] (
// Equation(s):
// \u0|cmd_xbar_mux_001|src_data [48] = (\u0|cmd_xbar_mux_001|saved_grant [1] & ((\u0|nios2_qsys_0|W_alu_result [12]) # ((\u0|cmd_xbar_mux_001|saved_grant [0] & \u0|nios2_qsys_0|F_pc [10])))) # (!\u0|cmd_xbar_mux_001|saved_grant [1] & 
// (((\u0|cmd_xbar_mux_001|saved_grant [0] & \u0|nios2_qsys_0|F_pc [10]))))

	.dataa(\u0|cmd_xbar_mux_001|saved_grant [1]),
	.datab(\u0|nios2_qsys_0|W_alu_result [12]),
	.datac(\u0|cmd_xbar_mux_001|saved_grant [0]),
	.datad(\u0|nios2_qsys_0|F_pc [10]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_001|src_data [48]),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_001|src_data[48] .lut_mask = 16'hF888;
defparam \u0|cmd_xbar_mux_001|src_data[48] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N10
cycloneii_lcell_comb \u0|nios2_qsys_0|F_pc[11]~2 (
// Equation(s):
// \u0|nios2_qsys_0|F_pc[11]~2_combout  = (\u0|nios2_qsys_0|E_alu_sub~regout  & ((\u0|nios2_qsys_0|Add1~26_combout ))) # (!\u0|nios2_qsys_0|E_alu_sub~regout  & (\u0|nios2_qsys_0|Add2~26_combout ))

	.dataa(\u0|nios2_qsys_0|Add2~26_combout ),
	.datab(\u0|nios2_qsys_0|E_alu_sub~regout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|Add1~26_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_pc[11]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_pc[11]~2 .lut_mask = 16'hEE22;
defparam \u0|nios2_qsys_0|F_pc[11]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N22
cycloneii_lcell_comb \u0|nios2_qsys_0|F_pc_plus_one[11]~22 (
// Equation(s):
// \u0|nios2_qsys_0|F_pc_plus_one[11]~22_combout  = (\u0|nios2_qsys_0|F_pc [11] & (!\u0|nios2_qsys_0|F_pc_plus_one[10]~21 )) # (!\u0|nios2_qsys_0|F_pc [11] & ((\u0|nios2_qsys_0|F_pc_plus_one[10]~21 ) # (GND)))
// \u0|nios2_qsys_0|F_pc_plus_one[11]~23  = CARRY((!\u0|nios2_qsys_0|F_pc_plus_one[10]~21 ) # (!\u0|nios2_qsys_0|F_pc [11]))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|F_pc [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|F_pc_plus_one[10]~21 ),
	.combout(\u0|nios2_qsys_0|F_pc_plus_one[11]~22_combout ),
	.cout(\u0|nios2_qsys_0|F_pc_plus_one[11]~23 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_pc_plus_one[11]~22 .lut_mask = 16'h3C3F;
defparam \u0|nios2_qsys_0|F_pc_plus_one[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X45_Y20_N11
cycloneii_lcell_ff \u0|nios2_qsys_0|F_pc[11] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|F_pc[11]~2_combout ),
	.sdata(\u0|nios2_qsys_0|F_pc_plus_one[11]~22_combout ),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(\u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~0_combout ),
	.sload(\u0|nios2_qsys_0|F_pc_sel_nxt.10~0_combout ),
	.ena(\u0|nios2_qsys_0|W_valid~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|F_pc [11]));

// Location: LCCOMB_X40_Y18_N22
cycloneii_lcell_comb \u0|cmd_xbar_mux_001|src_data[49] (
// Equation(s):
// \u0|cmd_xbar_mux_001|src_data [49] = (\u0|cmd_xbar_mux_001|saved_grant [1] & ((\u0|nios2_qsys_0|W_alu_result [13]) # ((\u0|cmd_xbar_mux_001|saved_grant [0] & \u0|nios2_qsys_0|F_pc [11])))) # (!\u0|cmd_xbar_mux_001|saved_grant [1] & 
// (\u0|cmd_xbar_mux_001|saved_grant [0] & (\u0|nios2_qsys_0|F_pc [11])))

	.dataa(\u0|cmd_xbar_mux_001|saved_grant [1]),
	.datab(\u0|cmd_xbar_mux_001|saved_grant [0]),
	.datac(\u0|nios2_qsys_0|F_pc [11]),
	.datad(\u0|nios2_qsys_0|W_alu_result [13]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_001|src_data [49]),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_001|src_data[49] .lut_mask = 16'hEAC0;
defparam \u0|cmd_xbar_mux_001|src_data[49] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N18
cycloneii_lcell_comb \u0|nios2_qsys_0|E_mem_byte_en[3]~5 (
// Equation(s):
// \u0|nios2_qsys_0|E_mem_byte_en[3]~5_combout  = (\u0|nios2_qsys_0|D_iw [4]) # ((\u0|nios2_qsys_0|E_arith_result[1]~4_combout  & ((\u0|nios2_qsys_0|D_iw [3]) # (\u0|nios2_qsys_0|E_arith_result[0]~6_combout ))))

	.dataa(\u0|nios2_qsys_0|E_arith_result[1]~4_combout ),
	.datab(\u0|nios2_qsys_0|D_iw [4]),
	.datac(\u0|nios2_qsys_0|D_iw [3]),
	.datad(\u0|nios2_qsys_0|E_arith_result[0]~6_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_mem_byte_en[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_mem_byte_en[3]~5 .lut_mask = 16'hEEEC;
defparam \u0|nios2_qsys_0|E_mem_byte_en[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y21_N19
cycloneii_lcell_ff \u0|nios2_qsys_0|d_byteenable[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_mem_byte_en[3]~5_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|d_byteenable [3]));

// Location: LCCOMB_X34_Y18_N28
cycloneii_lcell_comb \u0|cmd_xbar_mux_001|src_data[35] (
// Equation(s):
// \u0|cmd_xbar_mux_001|src_data [35] = (\u0|cmd_xbar_mux_001|saved_grant [0]) # ((\u0|cmd_xbar_mux_001|saved_grant [1] & \u0|nios2_qsys_0|d_byteenable [3]))

	.dataa(\u0|cmd_xbar_mux_001|saved_grant [0]),
	.datab(\u0|cmd_xbar_mux_001|saved_grant [1]),
	.datac(\u0|nios2_qsys_0|d_byteenable [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_001|src_data [35]),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_001|src_data[35] .lut_mask = 16'hEAEA;
defparam \u0|cmd_xbar_mux_001|src_data[35] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y22_N13
cycloneii_lcell_ff \ctrl0|state.STB (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ctrl0|state.STA_RDB~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl0|state.STB~regout ));

// Location: LCFF_X36_Y22_N9
cycloneii_lcell_ff \u0|to_hw_data|data_out[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|d_writedata [0]),
	.aclr(!\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|to_hw_data|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|to_hw_data|data_out [0]));

// Location: LCCOMB_X34_Y24_N8
cycloneii_lcell_comb \u0|addr_router_001|Equal3~0 (
// Equation(s):
// \u0|addr_router_001|Equal3~0_combout  = (\u0|nios2_qsys_0|W_alu_result [4] & (!\u0|nios2_qsys_0|W_alu_result [5] & (!\u0|nios2_qsys_0|W_alu_result [6] & !\u0|nios2_qsys_0|W_alu_result [13])))

	.dataa(\u0|nios2_qsys_0|W_alu_result [4]),
	.datab(\u0|nios2_qsys_0|W_alu_result [5]),
	.datac(\u0|nios2_qsys_0|W_alu_result [6]),
	.datad(\u0|nios2_qsys_0|W_alu_result [13]),
	.cin(gnd),
	.combout(\u0|addr_router_001|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|addr_router_001|Equal3~0 .lut_mask = 16'h0002;
defparam \u0|addr_router_001|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N10
cycloneii_lcell_comb \u0|addr_router_001|Equal2~0 (
// Equation(s):
// \u0|addr_router_001|Equal2~0_combout  = (\u0|nios2_qsys_0|W_alu_result [12] & (!\u0|nios2_qsys_0|W_alu_result [9] & (!\u0|nios2_qsys_0|W_alu_result [11] & !\u0|nios2_qsys_0|W_alu_result [10])))

	.dataa(\u0|nios2_qsys_0|W_alu_result [12]),
	.datab(\u0|nios2_qsys_0|W_alu_result [9]),
	.datac(\u0|nios2_qsys_0|W_alu_result [11]),
	.datad(\u0|nios2_qsys_0|W_alu_result [10]),
	.cin(gnd),
	.combout(\u0|addr_router_001|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|addr_router_001|Equal2~0 .lut_mask = 16'h0002;
defparam \u0|addr_router_001|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N6
cycloneii_lcell_comb \u0|addr_router_001|Equal3~1 (
// Equation(s):
// \u0|addr_router_001|Equal3~1_combout  = (\u0|addr_router_001|Equal2~1_combout  & (\u0|addr_router_001|Equal3~0_combout  & (\u0|addr_router_001|Equal1~0_combout  & \u0|addr_router_001|Equal2~0_combout )))

	.dataa(\u0|addr_router_001|Equal2~1_combout ),
	.datab(\u0|addr_router_001|Equal3~0_combout ),
	.datac(\u0|addr_router_001|Equal1~0_combout ),
	.datad(\u0|addr_router_001|Equal2~0_combout ),
	.cin(gnd),
	.combout(\u0|addr_router_001|Equal3~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|addr_router_001|Equal3~1 .lut_mask = 16'h8000;
defparam \u0|addr_router_001|Equal3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N22
cycloneii_lcell_comb \u0|to_hw_sig|always0~3 (
// Equation(s):
// \u0|to_hw_sig|always0~3_combout  = (!\u0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_test_bench|d_write~regout  & (!\u0|nios2_qsys_0_data_master_translator|write_accepted~regout 
//  & \u0|addr_router_001|Equal3~1_combout )))

	.dataa(\u0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_test_bench|d_write~regout ),
	.datac(\u0|nios2_qsys_0_data_master_translator|write_accepted~regout ),
	.datad(\u0|addr_router_001|Equal3~1_combout ),
	.cin(gnd),
	.combout(\u0|to_hw_sig|always0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|to_hw_sig|always0~3 .lut_mask = 16'h0400;
defparam \u0|to_hw_sig|always0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N10
cycloneii_lcell_comb \u0|to_hw_sig_s1_translator|wait_latency_counter[0]~0 (
// Equation(s):
// \u0|to_hw_sig_s1_translator|wait_latency_counter[0]~0_combout  = (!\u0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & (\u0|to_sw_sig_s1_translator|waitrequest_reset_override~regout  & 
// (\u0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout  & \u0|addr_router_001|Equal3~1_combout )))

	.dataa(\u0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datab(\u0|to_sw_sig_s1_translator|waitrequest_reset_override~regout ),
	.datac(\u0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout ),
	.datad(\u0|addr_router_001|Equal3~1_combout ),
	.cin(gnd),
	.combout(\u0|to_hw_sig_s1_translator|wait_latency_counter[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|to_hw_sig_s1_translator|wait_latency_counter[0]~0 .lut_mask = 16'h4000;
defparam \u0|to_hw_sig_s1_translator|wait_latency_counter[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N20
cycloneii_lcell_comb \u0|to_hw_sig_s1_translator|wait_latency_counter~1 (
// Equation(s):
// \u0|to_hw_sig_s1_translator|wait_latency_counter~1_combout  = (\u0|to_hw_sig_s1_translator|wait_latency_counter[0]~0_combout  & ((\u0|to_hw_sig_s1_translator|wait_latency_counter [0] & (\u0|to_hw_sig|always0~3_combout  & 
// !\u0|to_hw_sig_s1_translator|wait_latency_counter [1])) # (!\u0|to_hw_sig_s1_translator|wait_latency_counter [0] & ((\u0|to_hw_sig_s1_translator|wait_latency_counter [1])))))

	.dataa(\u0|to_hw_sig_s1_translator|wait_latency_counter [0]),
	.datab(\u0|to_hw_sig|always0~3_combout ),
	.datac(\u0|to_hw_sig_s1_translator|wait_latency_counter [1]),
	.datad(\u0|to_hw_sig_s1_translator|wait_latency_counter[0]~0_combout ),
	.cin(gnd),
	.combout(\u0|to_hw_sig_s1_translator|wait_latency_counter~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|to_hw_sig_s1_translator|wait_latency_counter~1 .lut_mask = 16'h5800;
defparam \u0|to_hw_sig_s1_translator|wait_latency_counter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y24_N21
cycloneii_lcell_ff \u0|to_hw_sig_s1_translator|wait_latency_counter[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|to_hw_sig_s1_translator|wait_latency_counter~1_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|to_hw_sig_s1_translator|wait_latency_counter [1]));

// Location: LCCOMB_X36_Y22_N2
cycloneii_lcell_comb \u0|to_sw_sig|Equal0~0 (
// Equation(s):
// \u0|to_sw_sig|Equal0~0_combout  = (\u0|nios2_qsys_0|W_alu_result [2]) # (\u0|nios2_qsys_0|W_alu_result [3])

	.dataa(\u0|nios2_qsys_0|W_alu_result [2]),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|W_alu_result [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|to_sw_sig|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|to_sw_sig|Equal0~0 .lut_mask = 16'hFAFA;
defparam \u0|to_sw_sig|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N8
cycloneii_lcell_comb \u0|to_hw_sig|always0~2 (
// Equation(s):
// \u0|to_hw_sig|always0~2_combout  = (!\u0|to_hw_sig_s1_translator|wait_latency_counter [0] & (\u0|to_hw_sig|always0~3_combout  & (!\u0|to_hw_sig_s1_translator|wait_latency_counter [1] & !\u0|to_sw_sig|Equal0~0_combout )))

	.dataa(\u0|to_hw_sig_s1_translator|wait_latency_counter [0]),
	.datab(\u0|to_hw_sig|always0~3_combout ),
	.datac(\u0|to_hw_sig_s1_translator|wait_latency_counter [1]),
	.datad(\u0|to_sw_sig|Equal0~0_combout ),
	.cin(gnd),
	.combout(\u0|to_hw_sig|always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|to_hw_sig|always0~2 .lut_mask = 16'h0004;
defparam \u0|to_hw_sig|always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y22_N19
cycloneii_lcell_ff \u0|to_hw_sig|data_out[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|d_writedata [0]),
	.aclr(!\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|to_hw_sig|always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|to_hw_sig|data_out [0]));

// Location: LCFF_X35_Y22_N27
cycloneii_lcell_ff \u0|to_hw_sig|data_out[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|d_writedata [1]),
	.aclr(!\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|to_hw_sig|always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|to_hw_sig|data_out [1]));

// Location: LCCOMB_X32_Y22_N10
cycloneii_lcell_comb \ctrl0|Selector4~0 (
// Equation(s):
// \ctrl0|Selector4~0_combout  = (\u0|to_hw_sig|data_out [0] & ((\ctrl0|state.READ_ADDR_A~regout ) # ((\ctrl0|state.ACK_LENGTH~regout  & !\u0|to_hw_sig|data_out [1])))) # (!\u0|to_hw_sig|data_out [0] & (((\ctrl0|state.READ_ADDR_A~regout  & 
// !\u0|to_hw_sig|data_out [1]))))

	.dataa(\ctrl0|state.ACK_LENGTH~regout ),
	.datab(\u0|to_hw_sig|data_out [0]),
	.datac(\ctrl0|state.READ_ADDR_A~regout ),
	.datad(\u0|to_hw_sig|data_out [1]),
	.cin(gnd),
	.combout(\ctrl0|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl0|Selector4~0 .lut_mask = 16'hC0F8;
defparam \ctrl0|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y22_N11
cycloneii_lcell_ff \ctrl0|state.READ_ADDR_A (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ctrl0|Selector4~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl0|state.READ_ADDR_A~regout ));

// Location: LCFF_X32_Y22_N9
cycloneii_lcell_ff \ctrl0|state.ADDER (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ctrl0|state.STB~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl0|state.ADDER~regout ));

// Location: LCFF_X35_Y22_N9
cycloneii_lcell_ff \ctrl0|state.WRITE_S (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ctrl0|state.ADDER~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl0|state.WRITE_S~regout ));

// Location: LCCOMB_X31_Y22_N30
cycloneii_lcell_comb \Addr_A|data[0]~20 (
// Equation(s):
// \Addr_A|data[0]~20_combout  = (\ctrl0|WideOr0~1_combout  & ((\ctrl0|state.READ_ADDR_A~regout ) # (\ctrl0|state.WRITE_S~regout )))

	.dataa(\ctrl0|WideOr0~1_combout ),
	.datab(vcc),
	.datac(\ctrl0|state.READ_ADDR_A~regout ),
	.datad(\ctrl0|state.WRITE_S~regout ),
	.cin(gnd),
	.combout(\Addr_A|data[0]~20_combout ),
	.cout());
// synopsys translate_off
defparam \Addr_A|data[0]~20 .lut_mask = 16'hAAA0;
defparam \Addr_A|data[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y18_N5
cycloneii_lcell_ff \Addr_A|data[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|to_hw_data|data_out [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Addr_A|data[0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Addr_A|data [0]));

// Location: LCCOMB_X38_Y18_N4
cycloneii_lcell_comb \addrmux|Mux7~0 (
// Equation(s):
// \addrmux|Mux7~0_combout  = (!\ctrl0|state.STA_RDB~regout  & (!\ctrl0|state.STB~regout  & \Addr_A|data [0]))

	.dataa(\ctrl0|state.STA_RDB~regout ),
	.datab(\ctrl0|state.STB~regout ),
	.datac(\Addr_A|data [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\addrmux|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \addrmux|Mux7~0 .lut_mask = 16'h1010;
defparam \addrmux|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y18_N7
cycloneii_lcell_ff \Addr_A|data[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|to_hw_data|data_out [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Addr_A|data[0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Addr_A|data [1]));

// Location: LCCOMB_X38_Y18_N6
cycloneii_lcell_comb \addrmux|Mux6~0 (
// Equation(s):
// \addrmux|Mux6~0_combout  = (!\ctrl0|state.STA_RDB~regout  & (!\ctrl0|state.STB~regout  & \Addr_A|data [1]))

	.dataa(\ctrl0|state.STA_RDB~regout ),
	.datab(\ctrl0|state.STB~regout ),
	.datac(\Addr_A|data [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\addrmux|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \addrmux|Mux6~0 .lut_mask = 16'h1010;
defparam \addrmux|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N18
cycloneii_lcell_comb \Addr_B|data[2]~6 (
// Equation(s):
// \Addr_B|data[2]~6_combout  = \Addr_B|data [2] $ (VCC)
// \Addr_B|data[2]~7  = CARRY(\Addr_B|data [2])

	.dataa(vcc),
	.datab(\Addr_B|data [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Addr_B|data[2]~6_combout ),
	.cout(\Addr_B|data[2]~7 ));
// synopsys translate_off
defparam \Addr_B|data[2]~6 .lut_mask = 16'h33CC;
defparam \Addr_B|data[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N30
cycloneii_lcell_comb \ctrl0|Selector6~0 (
// Equation(s):
// \ctrl0|Selector6~0_combout  = (\u0|to_hw_sig|data_out [0] & ((\ctrl0|state.READ_ADDR_B~regout ) # ((\ctrl0|state.ACK_ADDR_A~regout  & !\u0|to_hw_sig|data_out [1])))) # (!\u0|to_hw_sig|data_out [0] & (((\ctrl0|state.READ_ADDR_B~regout  & 
// !\u0|to_hw_sig|data_out [1]))))

	.dataa(\ctrl0|state.ACK_ADDR_A~regout ),
	.datab(\u0|to_hw_sig|data_out [0]),
	.datac(\ctrl0|state.READ_ADDR_B~regout ),
	.datad(\u0|to_hw_sig|data_out [1]),
	.cin(gnd),
	.combout(\ctrl0|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl0|Selector6~0 .lut_mask = 16'hC0F8;
defparam \ctrl0|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y22_N31
cycloneii_lcell_ff \ctrl0|state.READ_ADDR_B (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ctrl0|Selector6~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl0|state.READ_ADDR_B~regout ));

// Location: LCFF_X32_Y22_N19
cycloneii_lcell_ff \Addr_B|data[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\Addr_B|data[2]~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl0|state.READ_ADDR_B~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Addr_B|data [2]));

// Location: LCCOMB_X31_Y22_N6
cycloneii_lcell_comb \addrmux|Mux5~0 (
// Equation(s):
// \addrmux|Mux5~0_combout  = (\ctrl0|state.STB~regout  & (((\Addr_B|data [2])))) # (!\ctrl0|state.STB~regout  & ((\ctrl0|state.STA_RDB~regout  & ((\Addr_B|data [2]))) # (!\ctrl0|state.STA_RDB~regout  & (\Addr_A|data [2]))))

	.dataa(\Addr_A|data [2]),
	.datab(\ctrl0|state.STB~regout ),
	.datac(\ctrl0|state.STA_RDB~regout ),
	.datad(\Addr_B|data [2]),
	.cin(gnd),
	.combout(\addrmux|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \addrmux|Mux5~0 .lut_mask = 16'hFE02;
defparam \addrmux|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N14
cycloneii_lcell_comb \Addr_A|data[3]~10 (
// Equation(s):
// \Addr_A|data[3]~10_combout  = (\Addr_A|data [3] & (!\Addr_A|data[2]~9 )) # (!\Addr_A|data [3] & ((\Addr_A|data[2]~9 ) # (GND)))
// \Addr_A|data[3]~11  = CARRY((!\Addr_A|data[2]~9 ) # (!\Addr_A|data [3]))

	.dataa(vcc),
	.datab(\Addr_A|data [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Addr_A|data[2]~9 ),
	.combout(\Addr_A|data[3]~10_combout ),
	.cout(\Addr_A|data[3]~11 ));
// synopsys translate_off
defparam \Addr_A|data[3]~10 .lut_mask = 16'h3C3F;
defparam \Addr_A|data[3]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X40_Y23_N13
cycloneii_lcell_ff \u0|nios2_qsys_0|d_writedata[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [3]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|d_writedata [3]));

// Location: LCCOMB_X34_Y22_N24
cycloneii_lcell_comb \u0|to_hw_data|data_out[3]~feeder (
// Equation(s):
// \u0|to_hw_data|data_out[3]~feeder_combout  = \u0|nios2_qsys_0|d_writedata [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|d_writedata [3]),
	.cin(gnd),
	.combout(\u0|to_hw_data|data_out[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|to_hw_data|data_out[3]~feeder .lut_mask = 16'hFF00;
defparam \u0|to_hw_data|data_out[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y22_N25
cycloneii_lcell_ff \u0|to_hw_data|data_out[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|to_hw_data|data_out[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|to_hw_data|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|to_hw_data|data_out [3]));

// Location: LCCOMB_X31_Y22_N10
cycloneii_lcell_comb \ctrl0|WideOr0~1 (
// Equation(s):
// \ctrl0|WideOr0~1_combout  = (\ctrl0|state.WRITE_S~regout ) # ((\ctrl0|state.STB~regout ) # ((\ctrl0|state.STA_RDB~regout ) # (\ctrl0|state.READ_A~regout )))

	.dataa(\ctrl0|state.WRITE_S~regout ),
	.datab(\ctrl0|state.STB~regout ),
	.datac(\ctrl0|state.STA_RDB~regout ),
	.datad(\ctrl0|state.READ_A~regout ),
	.cin(gnd),
	.combout(\ctrl0|WideOr0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl0|WideOr0~1 .lut_mask = 16'hFFFE;
defparam \ctrl0|WideOr0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N8
cycloneii_lcell_comb \ctrl0|WideOr1~1 (
// Equation(s):
// \ctrl0|WideOr1~1_combout  = (\ctrl0|state.READ_ADDR_A~regout ) # (\ctrl0|state.WRITE_S~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\ctrl0|state.READ_ADDR_A~regout ),
	.datad(\ctrl0|state.WRITE_S~regout ),
	.cin(gnd),
	.combout(\ctrl0|WideOr1~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl0|WideOr1~1 .lut_mask = 16'hFFF0;
defparam \ctrl0|WideOr1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y22_N15
cycloneii_lcell_ff \Addr_A|data[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\Addr_A|data[3]~10_combout ),
	.sdata(\u0|to_hw_data|data_out [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\ctrl0|WideOr0~1_combout ),
	.ena(\ctrl0|WideOr1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Addr_A|data [3]));

// Location: LCCOMB_X32_Y22_N20
cycloneii_lcell_comb \Addr_B|data[3]~8 (
// Equation(s):
// \Addr_B|data[3]~8_combout  = (\Addr_B|data [3] & (!\Addr_B|data[2]~7 )) # (!\Addr_B|data [3] & ((\Addr_B|data[2]~7 ) # (GND)))
// \Addr_B|data[3]~9  = CARRY((!\Addr_B|data[2]~7 ) # (!\Addr_B|data [3]))

	.dataa(\Addr_B|data [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Addr_B|data[2]~7 ),
	.combout(\Addr_B|data[3]~8_combout ),
	.cout(\Addr_B|data[3]~9 ));
// synopsys translate_off
defparam \Addr_B|data[3]~8 .lut_mask = 16'h5A5F;
defparam \Addr_B|data[3]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X32_Y22_N21
cycloneii_lcell_ff \Addr_B|data[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\Addr_B|data[3]~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl0|state.READ_ADDR_B~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Addr_B|data [3]));

// Location: LCCOMB_X31_Y22_N24
cycloneii_lcell_comb \addrmux|Mux4~0 (
// Equation(s):
// \addrmux|Mux4~0_combout  = (\ctrl0|state.STA_RDB~regout  & (((\Addr_B|data [3])))) # (!\ctrl0|state.STA_RDB~regout  & ((\ctrl0|state.STB~regout  & ((\Addr_B|data [3]))) # (!\ctrl0|state.STB~regout  & (\Addr_A|data [3]))))

	.dataa(\ctrl0|state.STA_RDB~regout ),
	.datab(\ctrl0|state.STB~regout ),
	.datac(\Addr_A|data [3]),
	.datad(\Addr_B|data [3]),
	.cin(gnd),
	.combout(\addrmux|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \addrmux|Mux4~0 .lut_mask = 16'hFE10;
defparam \addrmux|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N16
cycloneii_lcell_comb \Addr_A|data[4]~12 (
// Equation(s):
// \Addr_A|data[4]~12_combout  = (\Addr_A|data [4] & (\Addr_A|data[3]~11  $ (GND))) # (!\Addr_A|data [4] & (!\Addr_A|data[3]~11  & VCC))
// \Addr_A|data[4]~13  = CARRY((\Addr_A|data [4] & !\Addr_A|data[3]~11 ))

	.dataa(\Addr_A|data [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Addr_A|data[3]~11 ),
	.combout(\Addr_A|data[4]~12_combout ),
	.cout(\Addr_A|data[4]~13 ));
// synopsys translate_off
defparam \Addr_A|data[4]~12 .lut_mask = 16'hA50A;
defparam \Addr_A|data[4]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X31_Y22_N17
cycloneii_lcell_ff \Addr_A|data[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\Addr_A|data[4]~12_combout ),
	.sdata(\u0|to_hw_data|data_out [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\ctrl0|WideOr0~1_combout ),
	.ena(\ctrl0|WideOr1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Addr_A|data [4]));

// Location: LCCOMB_X32_Y22_N22
cycloneii_lcell_comb \Addr_B|data[4]~10 (
// Equation(s):
// \Addr_B|data[4]~10_combout  = (\Addr_B|data [4] & (\Addr_B|data[3]~9  $ (GND))) # (!\Addr_B|data [4] & (!\Addr_B|data[3]~9  & VCC))
// \Addr_B|data[4]~11  = CARRY((\Addr_B|data [4] & !\Addr_B|data[3]~9 ))

	.dataa(vcc),
	.datab(\Addr_B|data [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Addr_B|data[3]~9 ),
	.combout(\Addr_B|data[4]~10_combout ),
	.cout(\Addr_B|data[4]~11 ));
// synopsys translate_off
defparam \Addr_B|data[4]~10 .lut_mask = 16'hC30C;
defparam \Addr_B|data[4]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X32_Y22_N23
cycloneii_lcell_ff \Addr_B|data[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\Addr_B|data[4]~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl0|state.READ_ADDR_B~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Addr_B|data [4]));

// Location: LCCOMB_X31_Y22_N26
cycloneii_lcell_comb \addrmux|Mux3~0 (
// Equation(s):
// \addrmux|Mux3~0_combout  = (\ctrl0|state.STA_RDB~regout  & (((\Addr_B|data [4])))) # (!\ctrl0|state.STA_RDB~regout  & ((\ctrl0|state.STB~regout  & ((\Addr_B|data [4]))) # (!\ctrl0|state.STB~regout  & (\Addr_A|data [4]))))

	.dataa(\ctrl0|state.STA_RDB~regout ),
	.datab(\ctrl0|state.STB~regout ),
	.datac(\Addr_A|data [4]),
	.datad(\Addr_B|data [4]),
	.cin(gnd),
	.combout(\addrmux|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \addrmux|Mux3~0 .lut_mask = 16'hFE10;
defparam \addrmux|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N18
cycloneii_lcell_comb \Addr_A|data[5]~14 (
// Equation(s):
// \Addr_A|data[5]~14_combout  = (\Addr_A|data [5] & (!\Addr_A|data[4]~13 )) # (!\Addr_A|data [5] & ((\Addr_A|data[4]~13 ) # (GND)))
// \Addr_A|data[5]~15  = CARRY((!\Addr_A|data[4]~13 ) # (!\Addr_A|data [5]))

	.dataa(vcc),
	.datab(\Addr_A|data [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Addr_A|data[4]~13 ),
	.combout(\Addr_A|data[5]~14_combout ),
	.cout(\Addr_A|data[5]~15 ));
// synopsys translate_off
defparam \Addr_A|data[5]~14 .lut_mask = 16'h3C3F;
defparam \Addr_A|data[5]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X33_Y21_N29
cycloneii_lcell_ff \u0|to_hw_data|data_out[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|d_writedata [5]),
	.aclr(!\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|to_hw_data|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|to_hw_data|data_out [5]));

// Location: LCFF_X31_Y22_N19
cycloneii_lcell_ff \Addr_A|data[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\Addr_A|data[5]~14_combout ),
	.sdata(\u0|to_hw_data|data_out [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\ctrl0|WideOr0~1_combout ),
	.ena(\ctrl0|WideOr1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Addr_A|data [5]));

// Location: LCCOMB_X32_Y22_N24
cycloneii_lcell_comb \Addr_B|data[5]~12 (
// Equation(s):
// \Addr_B|data[5]~12_combout  = (\Addr_B|data [5] & (!\Addr_B|data[4]~11 )) # (!\Addr_B|data [5] & ((\Addr_B|data[4]~11 ) # (GND)))
// \Addr_B|data[5]~13  = CARRY((!\Addr_B|data[4]~11 ) # (!\Addr_B|data [5]))

	.dataa(\Addr_B|data [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Addr_B|data[4]~11 ),
	.combout(\Addr_B|data[5]~12_combout ),
	.cout(\Addr_B|data[5]~13 ));
// synopsys translate_off
defparam \Addr_B|data[5]~12 .lut_mask = 16'h5A5F;
defparam \Addr_B|data[5]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X32_Y22_N25
cycloneii_lcell_ff \Addr_B|data[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\Addr_B|data[5]~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl0|state.READ_ADDR_B~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Addr_B|data [5]));

// Location: LCCOMB_X31_Y22_N0
cycloneii_lcell_comb \addrmux|Mux2~0 (
// Equation(s):
// \addrmux|Mux2~0_combout  = (\ctrl0|state.STA_RDB~regout  & (((\Addr_B|data [5])))) # (!\ctrl0|state.STA_RDB~regout  & ((\ctrl0|state.STB~regout  & ((\Addr_B|data [5]))) # (!\ctrl0|state.STB~regout  & (\Addr_A|data [5]))))

	.dataa(\ctrl0|state.STA_RDB~regout ),
	.datab(\Addr_A|data [5]),
	.datac(\ctrl0|state.STB~regout ),
	.datad(\Addr_B|data [5]),
	.cin(gnd),
	.combout(\addrmux|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \addrmux|Mux2~0 .lut_mask = 16'hFE04;
defparam \addrmux|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N26
cycloneii_lcell_comb \Addr_B|data[6]~14 (
// Equation(s):
// \Addr_B|data[6]~14_combout  = (\Addr_B|data [6] & (\Addr_B|data[5]~13  $ (GND))) # (!\Addr_B|data [6] & (!\Addr_B|data[5]~13  & VCC))
// \Addr_B|data[6]~15  = CARRY((\Addr_B|data [6] & !\Addr_B|data[5]~13 ))

	.dataa(vcc),
	.datab(\Addr_B|data [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Addr_B|data[5]~13 ),
	.combout(\Addr_B|data[6]~14_combout ),
	.cout(\Addr_B|data[6]~15 ));
// synopsys translate_off
defparam \Addr_B|data[6]~14 .lut_mask = 16'hC30C;
defparam \Addr_B|data[6]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X32_Y22_N27
cycloneii_lcell_ff \Addr_B|data[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\Addr_B|data[6]~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl0|state.READ_ADDR_B~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Addr_B|data [6]));

// Location: LCCOMB_X31_Y22_N2
cycloneii_lcell_comb \addrmux|Mux1~0 (
// Equation(s):
// \addrmux|Mux1~0_combout  = (\ctrl0|state.STB~regout  & (((\Addr_B|data [6])))) # (!\ctrl0|state.STB~regout  & ((\ctrl0|state.STA_RDB~regout  & ((\Addr_B|data [6]))) # (!\ctrl0|state.STA_RDB~regout  & (\Addr_A|data [6]))))

	.dataa(\Addr_A|data [6]),
	.datab(\ctrl0|state.STB~regout ),
	.datac(\ctrl0|state.STA_RDB~regout ),
	.datad(\Addr_B|data [6]),
	.cin(gnd),
	.combout(\addrmux|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \addrmux|Mux1~0 .lut_mask = 16'hFE02;
defparam \addrmux|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N22
cycloneii_lcell_comb \Addr_A|data[7]~18 (
// Equation(s):
// \Addr_A|data[7]~18_combout  = \Addr_A|data[6]~17  $ (\Addr_A|data [7])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Addr_A|data [7]),
	.cin(\Addr_A|data[6]~17 ),
	.combout(\Addr_A|data[7]~18_combout ),
	.cout());
// synopsys translate_off
defparam \Addr_A|data[7]~18 .lut_mask = 16'h0FF0;
defparam \Addr_A|data[7]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X40_Y21_N29
cycloneii_lcell_ff \u0|nios2_qsys_0|d_writedata[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [7]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|d_writedata [7]));

// Location: LCCOMB_X33_Y21_N0
cycloneii_lcell_comb \u0|to_hw_data|data_out[7]~feeder (
// Equation(s):
// \u0|to_hw_data|data_out[7]~feeder_combout  = \u0|nios2_qsys_0|d_writedata [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|d_writedata [7]),
	.cin(gnd),
	.combout(\u0|to_hw_data|data_out[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|to_hw_data|data_out[7]~feeder .lut_mask = 16'hFF00;
defparam \u0|to_hw_data|data_out[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y21_N1
cycloneii_lcell_ff \u0|to_hw_data|data_out[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|to_hw_data|data_out[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|to_hw_data|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|to_hw_data|data_out [7]));

// Location: LCFF_X31_Y22_N23
cycloneii_lcell_ff \Addr_A|data[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\Addr_A|data[7]~18_combout ),
	.sdata(\u0|to_hw_data|data_out [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\ctrl0|WideOr0~1_combout ),
	.ena(\ctrl0|WideOr1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Addr_A|data [7]));

// Location: LCCOMB_X32_Y22_N28
cycloneii_lcell_comb \Addr_B|data[7]~16 (
// Equation(s):
// \Addr_B|data[7]~16_combout  = \Addr_B|data[6]~15  $ (\Addr_B|data [7])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Addr_B|data [7]),
	.cin(\Addr_B|data[6]~15 ),
	.combout(\Addr_B|data[7]~16_combout ),
	.cout());
// synopsys translate_off
defparam \Addr_B|data[7]~16 .lut_mask = 16'h0FF0;
defparam \Addr_B|data[7]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X32_Y22_N29
cycloneii_lcell_ff \Addr_B|data[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\Addr_B|data[7]~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl0|state.READ_ADDR_B~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Addr_B|data [7]));

// Location: LCCOMB_X31_Y22_N4
cycloneii_lcell_comb \addrmux|Mux0~0 (
// Equation(s):
// \addrmux|Mux0~0_combout  = (\ctrl0|state.STA_RDB~regout  & (((\Addr_B|data [7])))) # (!\ctrl0|state.STA_RDB~regout  & ((\ctrl0|state.STB~regout  & ((\Addr_B|data [7]))) # (!\ctrl0|state.STB~regout  & (\Addr_A|data [7]))))

	.dataa(\ctrl0|state.STA_RDB~regout ),
	.datab(\Addr_A|data [7]),
	.datac(\ctrl0|state.STB~regout ),
	.datad(\Addr_B|data [7]),
	.cin(gnd),
	.combout(\addrmux|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \addrmux|Mux0~0 .lut_mask = 16'hFE04;
defparam \addrmux|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X52_Y11
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode2|w_anode2161w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode_a|w_anode2161w [2]),
	.ena1(\u0|rst_controller|r_sync_rst_dly~regout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~29_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [35]}),
	.portbdatain({\S|data [29]}),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\addrmux|Mux0~0_combout ,\addrmux|Mux1~0_combout ,\addrmux|Mux2~0_combout ,\addrmux|Mux3~0_combout ,\addrmux|Mux4~0_combout ,\addrmux|Mux5~0_combout ,\addrmux|Mux6~0_combout ,\addrmux|Mux7~0_combout }),
	.portbbyteenamasks({vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .init_file = "vectadd_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .logical_ram_name = "vectadd:u0|vectadd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5e32:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "dont_care";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .operation_mode = "bidir_dual_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .port_b_address_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .port_b_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .port_b_byte_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .port_b_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .port_b_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .port_b_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .port_b_data_in_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .port_b_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .port_b_first_bit_number = 29;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .port_b_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .port_b_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .port_b_read_enable_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .port_b_read_enable_write_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N12
cycloneii_lcell_comb \B|data[29]~feeder (
// Equation(s):
// \B|data[29]~feeder_combout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29~PORTBDATAOUT0 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\B|data[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \B|data[29]~feeder .lut_mask = 16'hFF00;
defparam \B|data[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y19_N13
cycloneii_lcell_ff \B|data[29] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\B|data[29]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl0|state.STB~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\B|data [29]));

// Location: LCCOMB_X37_Y23_N24
cycloneii_lcell_comb \u0|nios2_qsys_0|d_writedata[28]~4 (
// Equation(s):
// \u0|nios2_qsys_0|d_writedata[28]~4_combout  = (\u0|nios2_qsys_0|Equal133~0_combout  & ((\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [4]))) # (!\u0|nios2_qsys_0|Equal133~0_combout  & 
// (\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [12]))

	.dataa(\u0|nios2_qsys_0|Equal133~0_combout ),
	.datab(\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [12]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [4]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|d_writedata[28]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|d_writedata[28]~4 .lut_mask = 16'hEE44;
defparam \u0|nios2_qsys_0|d_writedata[28]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y23_N25
cycloneii_lcell_ff \u0|nios2_qsys_0|d_writedata[28] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|d_writedata[28]~4_combout ),
	.sdata(\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [28]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u0|nios2_qsys_0|D_iw [4]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|d_writedata [28]));

// Location: LCCOMB_X31_Y21_N20
cycloneii_lcell_comb \u0|cmd_xbar_mux_001|src_payload~28 (
// Equation(s):
// \u0|cmd_xbar_mux_001|src_payload~28_combout  = (\u0|cmd_xbar_mux_001|saved_grant [1] & \u0|nios2_qsys_0|d_writedata [28])

	.dataa(\u0|cmd_xbar_mux_001|saved_grant [1]),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|d_writedata [28]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_001|src_payload~28_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_001|src_payload~28 .lut_mask = 16'hA0A0;
defparam \u0|cmd_xbar_mux_001|src_payload~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N6
cycloneii_lcell_comb \u0|nios2_qsys_0|d_writedata[27]~3 (
// Equation(s):
// \u0|nios2_qsys_0|d_writedata[27]~3_combout  = (\u0|nios2_qsys_0|Equal133~0_combout  & ((\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [3]))) # (!\u0|nios2_qsys_0|Equal133~0_combout  & 
// (\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [11]))

	.dataa(\u0|nios2_qsys_0|Equal133~0_combout ),
	.datab(\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [11]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [3]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|d_writedata[27]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|d_writedata[27]~3 .lut_mask = 16'hEE44;
defparam \u0|nios2_qsys_0|d_writedata[27]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y23_N7
cycloneii_lcell_ff \u0|nios2_qsys_0|d_writedata[27] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|d_writedata[27]~3_combout ),
	.sdata(\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [27]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u0|nios2_qsys_0|D_iw [4]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|d_writedata [27]));

// Location: LCCOMB_X27_Y20_N18
cycloneii_lcell_comb \u0|cmd_xbar_mux_001|src_payload~27 (
// Equation(s):
// \u0|cmd_xbar_mux_001|src_payload~27_combout  = (\u0|cmd_xbar_mux_001|saved_grant [1] & \u0|nios2_qsys_0|d_writedata [27])

	.dataa(vcc),
	.datab(vcc),
	.datac(\u0|cmd_xbar_mux_001|saved_grant [1]),
	.datad(\u0|nios2_qsys_0|d_writedata [27]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_001|src_payload~27_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_001|src_payload~27 .lut_mask = 16'hF000;
defparam \u0|cmd_xbar_mux_001|src_payload~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N26
cycloneii_lcell_comb \u0|nios2_qsys_0|d_writedata[25]~1 (
// Equation(s):
// \u0|nios2_qsys_0|d_writedata[25]~1_combout  = (\u0|nios2_qsys_0|Equal133~0_combout  & ((\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [1]))) # (!\u0|nios2_qsys_0|Equal133~0_combout  & 
// (\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [9]))

	.dataa(\u0|nios2_qsys_0|Equal133~0_combout ),
	.datab(\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [9]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [1]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|d_writedata[25]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|d_writedata[25]~1 .lut_mask = 16'hEE44;
defparam \u0|nios2_qsys_0|d_writedata[25]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y23_N27
cycloneii_lcell_ff \u0|nios2_qsys_0|d_writedata[25] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|d_writedata[25]~1_combout ),
	.sdata(\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [25]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u0|nios2_qsys_0|D_iw [4]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|d_writedata [25]));

// Location: LCCOMB_X37_Y23_N16
cycloneii_lcell_comb \u0|cmd_xbar_mux_001|src_payload~4 (
// Equation(s):
// \u0|cmd_xbar_mux_001|src_payload~4_combout  = (\u0|cmd_xbar_mux_001|saved_grant [1] & \u0|nios2_qsys_0|d_writedata [25])

	.dataa(vcc),
	.datab(\u0|cmd_xbar_mux_001|saved_grant [1]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|d_writedata [25]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_001|src_payload~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_001|src_payload~4 .lut_mask = 16'hCC00;
defparam \u0|cmd_xbar_mux_001|src_payload~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N14
cycloneii_lcell_comb \u0|cmd_xbar_mux_001|src_payload~3 (
// Equation(s):
// \u0|cmd_xbar_mux_001|src_payload~3_combout  = (\u0|cmd_xbar_mux_001|saved_grant [1] & \u0|nios2_qsys_0|d_writedata [24])

	.dataa(vcc),
	.datab(\u0|cmd_xbar_mux_001|saved_grant [1]),
	.datac(\u0|nios2_qsys_0|d_writedata [24]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_001|src_payload~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_001|src_payload~3 .lut_mask = 16'hC0C0;
defparam \u0|cmd_xbar_mux_001|src_payload~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N12
cycloneii_lcell_comb \u0|nios2_qsys_0|E_st_data[23]~7 (
// Equation(s):
// \u0|nios2_qsys_0|E_st_data[23]~7_combout  = (\u0|nios2_qsys_0|D_iw [4] & (\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [23])) # (!\u0|nios2_qsys_0|D_iw [4] & 
// ((\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [7])))

	.dataa(\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [23]),
	.datab(\u0|nios2_qsys_0|D_iw [4]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [7]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_st_data[23]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_st_data[23]~7 .lut_mask = 16'hBB88;
defparam \u0|nios2_qsys_0|E_st_data[23]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y21_N13
cycloneii_lcell_ff \u0|nios2_qsys_0|d_writedata[23] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_st_data[23]~7_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|d_writedata [23]));

// Location: LCCOMB_X30_Y21_N0
cycloneii_lcell_comb \u0|cmd_xbar_mux_001|src_payload~2 (
// Equation(s):
// \u0|cmd_xbar_mux_001|src_payload~2_combout  = (\u0|cmd_xbar_mux_001|saved_grant [1] & \u0|nios2_qsys_0|d_writedata [23])

	.dataa(vcc),
	.datab(vcc),
	.datac(\u0|cmd_xbar_mux_001|saved_grant [1]),
	.datad(\u0|nios2_qsys_0|d_writedata [23]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_001|src_payload~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_001|src_payload~2 .lut_mask = 16'hF000;
defparam \u0|cmd_xbar_mux_001|src_payload~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N8
cycloneii_lcell_comb \u0|nios2_qsys_0|E_mem_byte_en[2]~4 (
// Equation(s):
// \u0|nios2_qsys_0|E_mem_byte_en[2]~4_combout  = (\u0|nios2_qsys_0|D_iw [4]) # ((\u0|nios2_qsys_0|E_arith_result[1]~4_combout  & ((\u0|nios2_qsys_0|D_iw [3]) # (!\u0|nios2_qsys_0|E_arith_result[0]~6_combout ))))

	.dataa(\u0|nios2_qsys_0|E_arith_result[1]~4_combout ),
	.datab(\u0|nios2_qsys_0|D_iw [4]),
	.datac(\u0|nios2_qsys_0|D_iw [3]),
	.datad(\u0|nios2_qsys_0|E_arith_result[0]~6_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_mem_byte_en[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_mem_byte_en[2]~4 .lut_mask = 16'hECEE;
defparam \u0|nios2_qsys_0|E_mem_byte_en[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y21_N9
cycloneii_lcell_ff \u0|nios2_qsys_0|d_byteenable[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_mem_byte_en[2]~4_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|d_byteenable [2]));

// Location: LCCOMB_X34_Y18_N2
cycloneii_lcell_comb \u0|cmd_xbar_mux_001|src_data[34] (
// Equation(s):
// \u0|cmd_xbar_mux_001|src_data [34] = (\u0|cmd_xbar_mux_001|saved_grant [0]) # ((\u0|cmd_xbar_mux_001|saved_grant [1] & \u0|nios2_qsys_0|d_byteenable [2]))

	.dataa(\u0|cmd_xbar_mux_001|saved_grant [0]),
	.datab(vcc),
	.datac(\u0|cmd_xbar_mux_001|saved_grant [1]),
	.datad(\u0|nios2_qsys_0|d_byteenable [2]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_001|src_data [34]),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_001|src_data[34] .lut_mask = 16'hFAAA;
defparam \u0|cmd_xbar_mux_001|src_data[34] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N8
cycloneii_lcell_comb \u0|nios2_qsys_0|E_st_data[21]~5 (
// Equation(s):
// \u0|nios2_qsys_0|E_st_data[21]~5_combout  = (\u0|nios2_qsys_0|D_iw [4] & (\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [21])) # (!\u0|nios2_qsys_0|D_iw [4] & 
// ((\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [5])))

	.dataa(\u0|nios2_qsys_0|D_iw [4]),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [21]),
	.datad(\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [5]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_st_data[21]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_st_data[21]~5 .lut_mask = 16'hF5A0;
defparam \u0|nios2_qsys_0|E_st_data[21]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y23_N9
cycloneii_lcell_ff \u0|nios2_qsys_0|d_writedata[21] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_st_data[21]~5_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|d_writedata [21]));

// Location: LCCOMB_X33_Y22_N30
cycloneii_lcell_comb \u0|cmd_xbar_mux_001|src_payload~17 (
// Equation(s):
// \u0|cmd_xbar_mux_001|src_payload~17_combout  = (\u0|cmd_xbar_mux_001|saved_grant [1] & \u0|nios2_qsys_0|d_writedata [21])

	.dataa(\u0|cmd_xbar_mux_001|saved_grant [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|d_writedata [21]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_001|src_payload~17_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_001|src_payload~17 .lut_mask = 16'hAA00;
defparam \u0|cmd_xbar_mux_001|src_payload~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N4
cycloneii_lcell_comb \u0|cmd_xbar_mux_001|src_payload~20 (
// Equation(s):
// \u0|cmd_xbar_mux_001|src_payload~20_combout  = (\u0|nios2_qsys_0|d_writedata [20] & \u0|cmd_xbar_mux_001|saved_grant [1])

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|d_writedata [20]),
	.datac(\u0|cmd_xbar_mux_001|saved_grant [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_001|src_payload~20_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_001|src_payload~20 .lut_mask = 16'hC0C0;
defparam \u0|cmd_xbar_mux_001|src_payload~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N20
cycloneii_lcell_comb \u0|nios2_qsys_0|E_st_data[18]~2 (
// Equation(s):
// \u0|nios2_qsys_0|E_st_data[18]~2_combout  = (\u0|nios2_qsys_0|D_iw [4] & ((\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [18]))) # (!\u0|nios2_qsys_0|D_iw [4] & 
// (\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [2]))

	.dataa(\u0|nios2_qsys_0|D_iw [4]),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [2]),
	.datad(\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [18]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_st_data[18]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_st_data[18]~2 .lut_mask = 16'hFA50;
defparam \u0|nios2_qsys_0|E_st_data[18]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y23_N21
cycloneii_lcell_ff \u0|nios2_qsys_0|d_writedata[18] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_st_data[18]~2_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|d_writedata [18]));

// Location: LCCOMB_X31_Y21_N2
cycloneii_lcell_comb \u0|cmd_xbar_mux_001|src_payload~22 (
// Equation(s):
// \u0|cmd_xbar_mux_001|src_payload~22_combout  = (\u0|cmd_xbar_mux_001|saved_grant [1] & \u0|nios2_qsys_0|d_writedata [18])

	.dataa(\u0|cmd_xbar_mux_001|saved_grant [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|d_writedata [18]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_001|src_payload~22_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_001|src_payload~22 .lut_mask = 16'hAA00;
defparam \u0|cmd_xbar_mux_001|src_payload~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N2
cycloneii_lcell_comb \u0|nios2_qsys_0|E_st_data[17]~1 (
// Equation(s):
// \u0|nios2_qsys_0|E_st_data[17]~1_combout  = (\u0|nios2_qsys_0|D_iw [4] & (\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [17])) # (!\u0|nios2_qsys_0|D_iw [4] & 
// ((\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [1])))

	.dataa(\u0|nios2_qsys_0|D_iw [4]),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [17]),
	.datad(\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [1]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_st_data[17]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_st_data[17]~1 .lut_mask = 16'hF5A0;
defparam \u0|nios2_qsys_0|E_st_data[17]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y23_N3
cycloneii_lcell_ff \u0|nios2_qsys_0|d_writedata[17] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_st_data[17]~1_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|d_writedata [17]));

// Location: LCCOMB_X40_Y23_N10
cycloneii_lcell_comb \u0|cmd_xbar_mux_001|src_payload~23 (
// Equation(s):
// \u0|cmd_xbar_mux_001|src_payload~23_combout  = (\u0|cmd_xbar_mux_001|saved_grant [1] & \u0|nios2_qsys_0|d_writedata [17])

	.dataa(vcc),
	.datab(vcc),
	.datac(\u0|cmd_xbar_mux_001|saved_grant [1]),
	.datad(\u0|nios2_qsys_0|d_writedata [17]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_001|src_payload~23_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_001|src_payload~23 .lut_mask = 16'hF000;
defparam \u0|cmd_xbar_mux_001|src_payload~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N24
cycloneii_lcell_comb \u0|nios2_qsys_0|E_st_data[16]~0 (
// Equation(s):
// \u0|nios2_qsys_0|E_st_data[16]~0_combout  = (\u0|nios2_qsys_0|D_iw [4] & (\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [16])) # (!\u0|nios2_qsys_0|D_iw [4] & 
// ((\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [0])))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|D_iw [4]),
	.datac(\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [16]),
	.datad(\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [0]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_st_data[16]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_st_data[16]~0 .lut_mask = 16'hF3C0;
defparam \u0|nios2_qsys_0|E_st_data[16]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y21_N25
cycloneii_lcell_ff \u0|nios2_qsys_0|d_writedata[16] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_st_data[16]~0_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|d_writedata [16]));

// Location: LCCOMB_X33_Y19_N0
cycloneii_lcell_comb \u0|cmd_xbar_mux_001|src_payload~15 (
// Equation(s):
// \u0|cmd_xbar_mux_001|src_payload~15_combout  = (\u0|cmd_xbar_mux_001|saved_grant [1] & \u0|nios2_qsys_0|d_writedata [16])

	.dataa(vcc),
	.datab(vcc),
	.datac(\u0|cmd_xbar_mux_001|saved_grant [1]),
	.datad(\u0|nios2_qsys_0|d_writedata [16]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_001|src_payload~15_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_001|src_payload~15 .lut_mask = 16'hF000;
defparam \u0|cmd_xbar_mux_001|src_payload~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y21_N9
cycloneii_lcell_ff \u0|nios2_qsys_0|d_writedata[15] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|d_writedata[31]~7_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|d_writedata [15]));

// Location: LCCOMB_X29_Y21_N12
cycloneii_lcell_comb \u0|cmd_xbar_mux_001|src_payload~16 (
// Equation(s):
// \u0|cmd_xbar_mux_001|src_payload~16_combout  = (\u0|cmd_xbar_mux_001|saved_grant [1] & \u0|nios2_qsys_0|d_writedata [15])

	.dataa(\u0|cmd_xbar_mux_001|saved_grant [1]),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|d_writedata [15]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_001|src_payload~16_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_001|src_payload~16 .lut_mask = 16'hA0A0;
defparam \u0|cmd_xbar_mux_001|src_payload~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N20
cycloneii_lcell_comb \u0|nios2_qsys_0|E_mem_byte_en[1]~7 (
// Equation(s):
// \u0|nios2_qsys_0|E_mem_byte_en[1]~7_combout  = (\u0|nios2_qsys_0|D_iw [4]) # ((!\u0|nios2_qsys_0|E_arith_result[1]~4_combout  & ((\u0|nios2_qsys_0|D_iw [3]) # (\u0|nios2_qsys_0|E_arith_result[0]~6_combout ))))

	.dataa(\u0|nios2_qsys_0|E_arith_result[1]~4_combout ),
	.datab(\u0|nios2_qsys_0|D_iw [4]),
	.datac(\u0|nios2_qsys_0|D_iw [3]),
	.datad(\u0|nios2_qsys_0|E_arith_result[0]~6_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_mem_byte_en[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_mem_byte_en[1]~7 .lut_mask = 16'hDDDC;
defparam \u0|nios2_qsys_0|E_mem_byte_en[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y21_N21
cycloneii_lcell_ff \u0|nios2_qsys_0|d_byteenable[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_mem_byte_en[1]~7_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|d_byteenable [1]));

// Location: LCCOMB_X34_Y18_N6
cycloneii_lcell_comb \u0|cmd_xbar_mux_001|src_data[33] (
// Equation(s):
// \u0|cmd_xbar_mux_001|src_data [33] = (\u0|cmd_xbar_mux_001|saved_grant [0]) # ((\u0|cmd_xbar_mux_001|saved_grant [1] & \u0|nios2_qsys_0|d_byteenable [1]))

	.dataa(\u0|cmd_xbar_mux_001|saved_grant [0]),
	.datab(vcc),
	.datac(\u0|cmd_xbar_mux_001|saved_grant [1]),
	.datad(\u0|nios2_qsys_0|d_byteenable [1]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_001|src_data [33]),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_001|src_data[33] .lut_mask = 16'hFAAA;
defparam \u0|cmd_xbar_mux_001|src_data[33] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N26
cycloneii_lcell_comb \u0|nios2_qsys_0|d_writedata[30]~6 (
// Equation(s):
// \u0|nios2_qsys_0|d_writedata[30]~6_combout  = (\u0|nios2_qsys_0|Equal133~0_combout  & ((\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [6]))) # (!\u0|nios2_qsys_0|Equal133~0_combout  & 
// (\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [14]))

	.dataa(\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [14]),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [6]),
	.datad(\u0|nios2_qsys_0|Equal133~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|d_writedata[30]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|d_writedata[30]~6 .lut_mask = 16'hF0AA;
defparam \u0|nios2_qsys_0|d_writedata[30]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y21_N27
cycloneii_lcell_ff \u0|nios2_qsys_0|d_writedata[14] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|d_writedata[30]~6_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|d_writedata [14]));

// Location: LCCOMB_X33_Y19_N6
cycloneii_lcell_comb \u0|cmd_xbar_mux_001|src_payload~14 (
// Equation(s):
// \u0|cmd_xbar_mux_001|src_payload~14_combout  = (\u0|cmd_xbar_mux_001|saved_grant [1] & \u0|nios2_qsys_0|d_writedata [14])

	.dataa(vcc),
	.datab(vcc),
	.datac(\u0|cmd_xbar_mux_001|saved_grant [1]),
	.datad(\u0|nios2_qsys_0|d_writedata [14]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_001|src_payload~14_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_001|src_payload~14 .lut_mask = 16'hF000;
defparam \u0|cmd_xbar_mux_001|src_payload~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y23_N19
cycloneii_lcell_ff \u0|nios2_qsys_0|d_writedata[13] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|d_writedata[29]~5_combout ),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|d_writedata [13]));

// Location: LCCOMB_X33_Y23_N18
cycloneii_lcell_comb \u0|cmd_xbar_mux_001|src_payload~11 (
// Equation(s):
// \u0|cmd_xbar_mux_001|src_payload~11_combout  = (\u0|cmd_xbar_mux_001|saved_grant [1] & \u0|nios2_qsys_0|d_writedata [13])

	.dataa(\u0|cmd_xbar_mux_001|saved_grant [1]),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|d_writedata [13]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_001|src_payload~11_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_001|src_payload~11 .lut_mask = 16'hA0A0;
defparam \u0|cmd_xbar_mux_001|src_payload~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y23_N29
cycloneii_lcell_ff \u0|nios2_qsys_0|d_writedata[12] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|d_writedata[28]~4_combout ),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|d_writedata [12]));

// Location: LCCOMB_X33_Y23_N28
cycloneii_lcell_comb \u0|cmd_xbar_mux_001|src_payload~12 (
// Equation(s):
// \u0|cmd_xbar_mux_001|src_payload~12_combout  = (\u0|cmd_xbar_mux_001|saved_grant [1] & \u0|nios2_qsys_0|d_writedata [12])

	.dataa(\u0|cmd_xbar_mux_001|saved_grant [1]),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|d_writedata [12]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_001|src_payload~12_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_001|src_payload~12 .lut_mask = 16'hA0A0;
defparam \u0|cmd_xbar_mux_001|src_payload~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y23_N23
cycloneii_lcell_ff \u0|nios2_qsys_0|d_writedata[11] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|d_writedata[27]~3_combout ),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|d_writedata [11]));

// Location: LCCOMB_X33_Y23_N22
cycloneii_lcell_comb \u0|cmd_xbar_mux_001|src_payload~10 (
// Equation(s):
// \u0|cmd_xbar_mux_001|src_payload~10_combout  = (\u0|cmd_xbar_mux_001|saved_grant [1] & \u0|nios2_qsys_0|d_writedata [11])

	.dataa(\u0|cmd_xbar_mux_001|saved_grant [1]),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|d_writedata [11]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_001|src_payload~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_001|src_payload~10 .lut_mask = 16'hA0A0;
defparam \u0|cmd_xbar_mux_001|src_payload~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y23_N9
cycloneii_lcell_ff \u0|nios2_qsys_0|d_writedata[10] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|d_writedata[26]~2_combout ),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|d_writedata [10]));

// Location: LCCOMB_X33_Y23_N8
cycloneii_lcell_comb \u0|cmd_xbar_mux_001|src_payload~24 (
// Equation(s):
// \u0|cmd_xbar_mux_001|src_payload~24_combout  = (\u0|cmd_xbar_mux_001|saved_grant [1] & \u0|nios2_qsys_0|d_writedata [10])

	.dataa(\u0|cmd_xbar_mux_001|saved_grant [1]),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|d_writedata [10]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_001|src_payload~24_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_001|src_payload~24 .lut_mask = 16'hA0A0;
defparam \u0|cmd_xbar_mux_001|src_payload~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y23_N3
cycloneii_lcell_ff \u0|nios2_qsys_0|d_writedata[9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|d_writedata[25]~1_combout ),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|d_writedata [9]));

// Location: LCCOMB_X33_Y23_N2
cycloneii_lcell_comb \u0|cmd_xbar_mux_001|src_payload~25 (
// Equation(s):
// \u0|cmd_xbar_mux_001|src_payload~25_combout  = (\u0|cmd_xbar_mux_001|saved_grant [1] & \u0|nios2_qsys_0|d_writedata [9])

	.dataa(\u0|cmd_xbar_mux_001|saved_grant [1]),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|d_writedata [9]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_001|src_payload~25_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_001|src_payload~25 .lut_mask = 16'hA0A0;
defparam \u0|cmd_xbar_mux_001|src_payload~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N28
cycloneii_lcell_comb \u0|cmd_xbar_mux_001|src_payload~18 (
// Equation(s):
// \u0|cmd_xbar_mux_001|src_payload~18_combout  = (\u0|nios2_qsys_0|d_writedata [7] & \u0|cmd_xbar_mux_001|saved_grant [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|d_writedata [7]),
	.datad(\u0|cmd_xbar_mux_001|saved_grant [1]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_001|src_payload~18_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_001|src_payload~18 .lut_mask = 16'hF000;
defparam \u0|cmd_xbar_mux_001|src_payload~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N22
cycloneii_lcell_comb \u0|nios2_qsys_0|E_mem_byte_en[0]~6 (
// Equation(s):
// \u0|nios2_qsys_0|E_mem_byte_en[0]~6_combout  = (\u0|nios2_qsys_0|D_iw [4]) # ((!\u0|nios2_qsys_0|E_arith_result[1]~4_combout  & ((\u0|nios2_qsys_0|D_iw [3]) # (!\u0|nios2_qsys_0|E_arith_result[0]~6_combout ))))

	.dataa(\u0|nios2_qsys_0|E_arith_result[1]~4_combout ),
	.datab(\u0|nios2_qsys_0|D_iw [4]),
	.datac(\u0|nios2_qsys_0|D_iw [3]),
	.datad(\u0|nios2_qsys_0|E_arith_result[0]~6_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_mem_byte_en[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_mem_byte_en[0]~6 .lut_mask = 16'hDCDD;
defparam \u0|nios2_qsys_0|E_mem_byte_en[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y21_N23
cycloneii_lcell_ff \u0|nios2_qsys_0|d_byteenable[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_mem_byte_en[0]~6_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|d_byteenable [0]));

// Location: LCCOMB_X34_Y18_N8
cycloneii_lcell_comb \u0|cmd_xbar_mux_001|src_data[32] (
// Equation(s):
// \u0|cmd_xbar_mux_001|src_data [32] = (\u0|cmd_xbar_mux_001|saved_grant [0]) # ((\u0|cmd_xbar_mux_001|saved_grant [1] & \u0|nios2_qsys_0|d_byteenable [0]))

	.dataa(\u0|cmd_xbar_mux_001|saved_grant [0]),
	.datab(vcc),
	.datac(\u0|cmd_xbar_mux_001|saved_grant [1]),
	.datad(\u0|nios2_qsys_0|d_byteenable [0]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_001|src_data [32]),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_001|src_data[32] .lut_mask = 16'hFAAA;
defparam \u0|cmd_xbar_mux_001|src_data[32] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y21_N31
cycloneii_lcell_ff \u0|nios2_qsys_0|d_writedata[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [6]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|d_writedata [6]));

// Location: LCCOMB_X40_Y21_N30
cycloneii_lcell_comb \u0|cmd_xbar_mux_001|src_payload~19 (
// Equation(s):
// \u0|cmd_xbar_mux_001|src_payload~19_combout  = (\u0|nios2_qsys_0|d_writedata [6] & \u0|cmd_xbar_mux_001|saved_grant [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|d_writedata [6]),
	.datad(\u0|cmd_xbar_mux_001|saved_grant [1]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_001|src_payload~19_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_001|src_payload~19 .lut_mask = 16'hF000;
defparam \u0|cmd_xbar_mux_001|src_payload~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N24
cycloneii_lcell_comb \u0|cmd_xbar_mux_001|src_payload~13 (
// Equation(s):
// \u0|cmd_xbar_mux_001|src_payload~13_combout  = (\u0|cmd_xbar_mux_001|saved_grant [1] & \u0|nios2_qsys_0|d_writedata [5])

	.dataa(\u0|cmd_xbar_mux_001|saved_grant [1]),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|d_writedata [5]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_001|src_payload~13_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_001|src_payload~13 .lut_mask = 16'hA0A0;
defparam \u0|cmd_xbar_mux_001|src_payload~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N12
cycloneii_lcell_comb \u0|cmd_xbar_mux_001|src_payload~8 (
// Equation(s):
// \u0|cmd_xbar_mux_001|src_payload~8_combout  = (\u0|cmd_xbar_mux_001|saved_grant [1] & \u0|nios2_qsys_0|d_writedata [4])

	.dataa(\u0|cmd_xbar_mux_001|saved_grant [1]),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|d_writedata [4]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_001|src_payload~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_001|src_payload~8 .lut_mask = 16'hA0A0;
defparam \u0|cmd_xbar_mux_001|src_payload~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N12
cycloneii_lcell_comb \u0|cmd_xbar_mux_001|src_payload~9 (
// Equation(s):
// \u0|cmd_xbar_mux_001|src_payload~9_combout  = (\u0|cmd_xbar_mux_001|saved_grant [1] & \u0|nios2_qsys_0|d_writedata [3])

	.dataa(\u0|cmd_xbar_mux_001|saved_grant [1]),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|d_writedata [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_001|src_payload~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_001|src_payload~9 .lut_mask = 16'hA0A0;
defparam \u0|cmd_xbar_mux_001|src_payload~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N18
cycloneii_lcell_comb \u0|cmd_xbar_mux_001|src_payload~6 (
// Equation(s):
// \u0|cmd_xbar_mux_001|src_payload~6_combout  = (\u0|cmd_xbar_mux_001|saved_grant [1] & \u0|nios2_qsys_0|d_writedata [2])

	.dataa(\u0|cmd_xbar_mux_001|saved_grant [1]),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|d_writedata [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_001|src_payload~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_001|src_payload~6 .lut_mask = 16'hA0A0;
defparam \u0|cmd_xbar_mux_001|src_payload~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N16
cycloneii_lcell_comb \u0|cmd_xbar_mux_001|src_payload~0 (
// Equation(s):
// \u0|cmd_xbar_mux_001|src_payload~0_combout  = (\u0|cmd_xbar_mux_001|saved_grant [1] & \u0|nios2_qsys_0|d_writedata [1])

	.dataa(\u0|cmd_xbar_mux_001|saved_grant [1]),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|d_writedata [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_001|src_payload~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_001|src_payload~0 .lut_mask = 16'hA0A0;
defparam \u0|cmd_xbar_mux_001|src_payload~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N0
cycloneii_lcell_comb \S|data[0]~32 (
// Equation(s):
// \S|data[0]~32_combout  = (\B|data [0] & (\A|data [0] $ (VCC))) # (!\B|data [0] & (\A|data [0] & VCC))
// \S|data[0]~33  = CARRY((\B|data [0] & \A|data [0]))

	.dataa(\B|data [0]),
	.datab(\A|data [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\S|data[0]~32_combout ),
	.cout(\S|data[0]~33 ));
// synopsys translate_off
defparam \S|data[0]~32 .lut_mask = 16'h6688;
defparam \S|data[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y19_N1
cycloneii_lcell_ff \S|data[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\S|data[0]~32_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl0|state.ADDER~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\S|data [0]));

// Location: M4K_X52_Y9
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode2|w_anode2161w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode_a|w_anode2161w [2]),
	.ena1(\u0|rst_controller|r_sync_rst_dly~regout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~7_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [32]}),
	.portbdatain({\S|data [0]}),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\addrmux|Mux0~0_combout ,\addrmux|Mux1~0_combout ,\addrmux|Mux2~0_combout ,\addrmux|Mux3~0_combout ,\addrmux|Mux4~0_combout ,\addrmux|Mux5~0_combout ,\addrmux|Mux6~0_combout ,\addrmux|Mux7~0_combout }),
	.portbbyteenamasks({vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .init_file = "vectadd_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .logical_ram_name = "vectadd:u0|vectadd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5e32:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .operation_mode = "bidir_dual_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .port_b_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .port_b_byte_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .port_b_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .port_b_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_in_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .port_b_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N22
cycloneii_lcell_comb \A|data[0]~feeder (
// Equation(s):
// \A|data[0]~feeder_combout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0~PORTBDATAOUT0 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\A|data[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \A|data[0]~feeder .lut_mask = 16'hFF00;
defparam \A|data[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y18_N23
cycloneii_lcell_ff \A|data[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\A|data[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl0|state.STA_RDB~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\A|data [0]));

// Location: LCCOMB_X23_Y19_N2
cycloneii_lcell_comb \S|data[1]~34 (
// Equation(s):
// \S|data[1]~34_combout  = (\A|data [1] & ((\B|data [1] & (\S|data[0]~33  & VCC)) # (!\B|data [1] & (!\S|data[0]~33 )))) # (!\A|data [1] & ((\B|data [1] & (!\S|data[0]~33 )) # (!\B|data [1] & ((\S|data[0]~33 ) # (GND)))))
// \S|data[1]~35  = CARRY((\A|data [1] & (!\B|data [1] & !\S|data[0]~33 )) # (!\A|data [1] & ((!\S|data[0]~33 ) # (!\B|data [1]))))

	.dataa(\A|data [1]),
	.datab(\B|data [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\S|data[0]~33 ),
	.combout(\S|data[1]~34_combout ),
	.cout(\S|data[1]~35 ));
// synopsys translate_off
defparam \S|data[1]~34 .lut_mask = 16'h9617;
defparam \S|data[1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X23_Y19_N3
cycloneii_lcell_ff \S|data[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\S|data[1]~34_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl0|state.ADDER~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\S|data [1]));

// Location: M4K_X26_Y10
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode2|w_anode2161w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode_a|w_anode2161w [2]),
	.ena1(\u0|rst_controller|r_sync_rst_dly~regout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~0_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [32]}),
	.portbdatain({\S|data [1]}),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\addrmux|Mux0~0_combout ,\addrmux|Mux1~0_combout ,\addrmux|Mux2~0_combout ,\addrmux|Mux3~0_combout ,\addrmux|Mux4~0_combout ,\addrmux|Mux5~0_combout ,\addrmux|Mux6~0_combout ,\addrmux|Mux7~0_combout }),
	.portbbyteenamasks({vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .init_file = "vectadd_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .logical_ram_name = "vectadd:u0|vectadd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5e32:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .operation_mode = "bidir_dual_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .port_b_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .port_b_byte_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .port_b_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .port_b_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .port_b_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .port_b_data_in_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .port_b_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .port_b_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .port_b_read_enable_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .port_b_read_enable_write_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N24
cycloneii_lcell_comb \B|data[1]~feeder (
// Equation(s):
// \B|data[1]~feeder_combout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1~PORTBDATAOUT0 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\B|data[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \B|data[1]~feeder .lut_mask = 16'hFF00;
defparam \B|data[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y18_N25
cycloneii_lcell_ff \B|data[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\B|data[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl0|state.STB~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\B|data [1]));

// Location: LCCOMB_X23_Y19_N4
cycloneii_lcell_comb \S|data[2]~36 (
// Equation(s):
// \S|data[2]~36_combout  = ((\B|data [2] $ (\A|data [2] $ (!\S|data[1]~35 )))) # (GND)
// \S|data[2]~37  = CARRY((\B|data [2] & ((\A|data [2]) # (!\S|data[1]~35 ))) # (!\B|data [2] & (\A|data [2] & !\S|data[1]~35 )))

	.dataa(\B|data [2]),
	.datab(\A|data [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\S|data[1]~35 ),
	.combout(\S|data[2]~36_combout ),
	.cout(\S|data[2]~37 ));
// synopsys translate_off
defparam \S|data[2]~36 .lut_mask = 16'h698E;
defparam \S|data[2]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X23_Y19_N5
cycloneii_lcell_ff \S|data[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\S|data[2]~36_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl0|state.ADDER~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\S|data [2]));

// Location: LCFF_X24_Y18_N7
cycloneii_lcell_ff \A|data[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2~PORTBDATAOUT0 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl0|state.STA_RDB~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\A|data [2]));

// Location: LCCOMB_X23_Y19_N6
cycloneii_lcell_comb \S|data[3]~38 (
// Equation(s):
// \S|data[3]~38_combout  = (\A|data [3] & ((\B|data [3] & (\S|data[2]~37  & VCC)) # (!\B|data [3] & (!\S|data[2]~37 )))) # (!\A|data [3] & ((\B|data [3] & (!\S|data[2]~37 )) # (!\B|data [3] & ((\S|data[2]~37 ) # (GND)))))
// \S|data[3]~39  = CARRY((\A|data [3] & (!\B|data [3] & !\S|data[2]~37 )) # (!\A|data [3] & ((!\S|data[2]~37 ) # (!\B|data [3]))))

	.dataa(\A|data [3]),
	.datab(\B|data [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\S|data[2]~37 ),
	.combout(\S|data[3]~38_combout ),
	.cout(\S|data[3]~39 ));
// synopsys translate_off
defparam \S|data[3]~38 .lut_mask = 16'h9617;
defparam \S|data[3]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X23_Y19_N7
cycloneii_lcell_ff \S|data[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\S|data[3]~38_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl0|state.ADDER~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\S|data [3]));

// Location: M4K_X26_Y8
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode2|w_anode2161w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode_a|w_anode2161w [2]),
	.ena1(\u0|rst_controller|r_sync_rst_dly~regout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~9_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [32]}),
	.portbdatain({\S|data [3]}),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\addrmux|Mux0~0_combout ,\addrmux|Mux1~0_combout ,\addrmux|Mux2~0_combout ,\addrmux|Mux3~0_combout ,\addrmux|Mux4~0_combout ,\addrmux|Mux5~0_combout ,\addrmux|Mux6~0_combout ,\addrmux|Mux7~0_combout }),
	.portbbyteenamasks({vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .init_file = "vectadd_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .logical_ram_name = "vectadd:u0|vectadd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5e32:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .operation_mode = "bidir_dual_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .port_b_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .port_b_byte_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .port_b_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .port_b_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .port_b_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .port_b_data_in_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .port_b_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .port_b_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .port_b_read_enable_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .port_b_read_enable_write_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N0
cycloneii_lcell_comb \B|data[3]~feeder (
// Equation(s):
// \B|data[3]~feeder_combout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3~PORTBDATAOUT0 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\B|data[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \B|data[3]~feeder .lut_mask = 16'hFF00;
defparam \B|data[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y18_N1
cycloneii_lcell_ff \B|data[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\B|data[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl0|state.STB~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\B|data [3]));

// Location: LCCOMB_X23_Y19_N8
cycloneii_lcell_comb \S|data[4]~40 (
// Equation(s):
// \S|data[4]~40_combout  = ((\B|data [4] $ (\A|data [4] $ (!\S|data[3]~39 )))) # (GND)
// \S|data[4]~41  = CARRY((\B|data [4] & ((\A|data [4]) # (!\S|data[3]~39 ))) # (!\B|data [4] & (\A|data [4] & !\S|data[3]~39 )))

	.dataa(\B|data [4]),
	.datab(\A|data [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\S|data[3]~39 ),
	.combout(\S|data[4]~40_combout ),
	.cout(\S|data[4]~41 ));
// synopsys translate_off
defparam \S|data[4]~40 .lut_mask = 16'h698E;
defparam \S|data[4]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X23_Y19_N9
cycloneii_lcell_ff \S|data[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\S|data[4]~40_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl0|state.ADDER~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\S|data [4]));

// Location: M4K_X26_Y9
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode2|w_anode2161w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode_a|w_anode2161w [2]),
	.ena1(\u0|rst_controller|r_sync_rst_dly~regout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~8_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [32]}),
	.portbdatain({\S|data [4]}),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\addrmux|Mux0~0_combout ,\addrmux|Mux1~0_combout ,\addrmux|Mux2~0_combout ,\addrmux|Mux3~0_combout ,\addrmux|Mux4~0_combout ,\addrmux|Mux5~0_combout ,\addrmux|Mux6~0_combout ,\addrmux|Mux7~0_combout }),
	.portbbyteenamasks({vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .init_file = "vectadd_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .logical_ram_name = "vectadd:u0|vectadd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5e32:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .operation_mode = "bidir_dual_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .port_b_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .port_b_byte_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .port_b_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .port_b_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .port_b_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .port_b_data_in_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .port_b_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .port_b_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .port_b_read_enable_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .port_b_read_enable_write_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCFF_X22_Y19_N11
cycloneii_lcell_ff \A|data[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4~PORTBDATAOUT0 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl0|state.STA_RDB~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\A|data [4]));

// Location: LCCOMB_X23_Y19_N10
cycloneii_lcell_comb \S|data[5]~42 (
// Equation(s):
// \S|data[5]~42_combout  = (\A|data [5] & ((\B|data [5] & (\S|data[4]~41  & VCC)) # (!\B|data [5] & (!\S|data[4]~41 )))) # (!\A|data [5] & ((\B|data [5] & (!\S|data[4]~41 )) # (!\B|data [5] & ((\S|data[4]~41 ) # (GND)))))
// \S|data[5]~43  = CARRY((\A|data [5] & (!\B|data [5] & !\S|data[4]~41 )) # (!\A|data [5] & ((!\S|data[4]~41 ) # (!\B|data [5]))))

	.dataa(\A|data [5]),
	.datab(\B|data [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\S|data[4]~41 ),
	.combout(\S|data[5]~42_combout ),
	.cout(\S|data[5]~43 ));
// synopsys translate_off
defparam \S|data[5]~42 .lut_mask = 16'h9617;
defparam \S|data[5]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X23_Y19_N11
cycloneii_lcell_ff \S|data[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\S|data[5]~42_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl0|state.ADDER~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\S|data [5]));

// Location: LCCOMB_X22_Y19_N28
cycloneii_lcell_comb \B|data[5]~feeder (
// Equation(s):
// \B|data[5]~feeder_combout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5~PORTBDATAOUT0 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\B|data[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \B|data[5]~feeder .lut_mask = 16'hFF00;
defparam \B|data[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y19_N29
cycloneii_lcell_ff \B|data[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\B|data[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl0|state.STB~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\B|data [5]));

// Location: LCCOMB_X23_Y19_N12
cycloneii_lcell_comb \S|data[6]~44 (
// Equation(s):
// \S|data[6]~44_combout  = ((\A|data [6] $ (\B|data [6] $ (!\S|data[5]~43 )))) # (GND)
// \S|data[6]~45  = CARRY((\A|data [6] & ((\B|data [6]) # (!\S|data[5]~43 ))) # (!\A|data [6] & (\B|data [6] & !\S|data[5]~43 )))

	.dataa(\A|data [6]),
	.datab(\B|data [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\S|data[5]~43 ),
	.combout(\S|data[6]~44_combout ),
	.cout(\S|data[6]~45 ));
// synopsys translate_off
defparam \S|data[6]~44 .lut_mask = 16'h698E;
defparam \S|data[6]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X23_Y19_N13
cycloneii_lcell_ff \S|data[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\S|data[6]~44_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl0|state.ADDER~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\S|data [6]));

// Location: M4K_X13_Y23
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode2|w_anode2161w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode_a|w_anode2161w [2]),
	.ena1(\u0|rst_controller|r_sync_rst_dly~regout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~19_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [32]}),
	.portbdatain({\S|data [6]}),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\addrmux|Mux0~0_combout ,\addrmux|Mux1~0_combout ,\addrmux|Mux2~0_combout ,\addrmux|Mux3~0_combout ,\addrmux|Mux4~0_combout ,\addrmux|Mux5~0_combout ,\addrmux|Mux6~0_combout ,\addrmux|Mux7~0_combout }),
	.portbbyteenamasks({vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .init_file = "vectadd_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .logical_ram_name = "vectadd:u0|vectadd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5e32:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .operation_mode = "bidir_dual_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .port_b_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .port_b_byte_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .port_b_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .port_b_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .port_b_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .port_b_data_in_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .port_b_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .port_b_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .port_b_read_enable_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .port_b_read_enable_write_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N24
cycloneii_lcell_comb \B|data[6]~feeder (
// Equation(s):
// \B|data[6]~feeder_combout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6~PORTBDATAOUT0 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\B|data[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \B|data[6]~feeder .lut_mask = 16'hFF00;
defparam \B|data[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y19_N25
cycloneii_lcell_ff \B|data[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\B|data[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl0|state.STB~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\B|data [6]));

// Location: LCCOMB_X23_Y19_N14
cycloneii_lcell_comb \S|data[7]~46 (
// Equation(s):
// \S|data[7]~46_combout  = (\B|data [7] & ((\A|data [7] & (\S|data[6]~45  & VCC)) # (!\A|data [7] & (!\S|data[6]~45 )))) # (!\B|data [7] & ((\A|data [7] & (!\S|data[6]~45 )) # (!\A|data [7] & ((\S|data[6]~45 ) # (GND)))))
// \S|data[7]~47  = CARRY((\B|data [7] & (!\A|data [7] & !\S|data[6]~45 )) # (!\B|data [7] & ((!\S|data[6]~45 ) # (!\A|data [7]))))

	.dataa(\B|data [7]),
	.datab(\A|data [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\S|data[6]~45 ),
	.combout(\S|data[7]~46_combout ),
	.cout(\S|data[7]~47 ));
// synopsys translate_off
defparam \S|data[7]~46 .lut_mask = 16'h9617;
defparam \S|data[7]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X23_Y19_N15
cycloneii_lcell_ff \S|data[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\S|data[7]~46_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl0|state.ADDER~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\S|data [7]));

// Location: M4K_X13_Y27
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode2|w_anode2161w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode_a|w_anode2161w [2]),
	.ena1(\u0|rst_controller|r_sync_rst_dly~regout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~18_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [32]}),
	.portbdatain({\S|data [7]}),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\addrmux|Mux0~0_combout ,\addrmux|Mux1~0_combout ,\addrmux|Mux2~0_combout ,\addrmux|Mux3~0_combout ,\addrmux|Mux4~0_combout ,\addrmux|Mux5~0_combout ,\addrmux|Mux6~0_combout ,\addrmux|Mux7~0_combout }),
	.portbbyteenamasks({vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7 .init_file = "vectadd_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7 .logical_ram_name = "vectadd:u0|vectadd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5e32:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7 .operation_mode = "bidir_dual_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7 .port_b_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7 .port_b_byte_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7 .port_b_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7 .port_b_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7 .port_b_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7 .port_b_data_in_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7 .port_b_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7 .port_b_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7 .port_b_read_enable_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7 .port_b_read_enable_write_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCFF_X22_Y19_N23
cycloneii_lcell_ff \A|data[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7~PORTBDATAOUT0 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl0|state.STA_RDB~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\A|data [7]));

// Location: LCCOMB_X23_Y19_N16
cycloneii_lcell_comb \S|data[8]~48 (
// Equation(s):
// \S|data[8]~48_combout  = ((\B|data [8] $ (\A|data [8] $ (!\S|data[7]~47 )))) # (GND)
// \S|data[8]~49  = CARRY((\B|data [8] & ((\A|data [8]) # (!\S|data[7]~47 ))) # (!\B|data [8] & (\A|data [8] & !\S|data[7]~47 )))

	.dataa(\B|data [8]),
	.datab(\A|data [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\S|data[7]~47 ),
	.combout(\S|data[8]~48_combout ),
	.cout(\S|data[8]~49 ));
// synopsys translate_off
defparam \S|data[8]~48 .lut_mask = 16'h698E;
defparam \S|data[8]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X23_Y19_N17
cycloneii_lcell_ff \S|data[8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\S|data[8]~48_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl0|state.ADDER~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\S|data [8]));

// Location: LCCOMB_X22_Y19_N26
cycloneii_lcell_comb \A|data[8]~feeder (
// Equation(s):
// \A|data[8]~feeder_combout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8~PORTBDATAOUT0 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\A|data[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \A|data[8]~feeder .lut_mask = 16'hFF00;
defparam \A|data[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y19_N27
cycloneii_lcell_ff \A|data[8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\A|data[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl0|state.STA_RDB~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\A|data [8]));

// Location: LCCOMB_X23_Y19_N18
cycloneii_lcell_comb \S|data[9]~50 (
// Equation(s):
// \S|data[9]~50_combout  = (\A|data [9] & ((\B|data [9] & (\S|data[8]~49  & VCC)) # (!\B|data [9] & (!\S|data[8]~49 )))) # (!\A|data [9] & ((\B|data [9] & (!\S|data[8]~49 )) # (!\B|data [9] & ((\S|data[8]~49 ) # (GND)))))
// \S|data[9]~51  = CARRY((\A|data [9] & (!\B|data [9] & !\S|data[8]~49 )) # (!\A|data [9] & ((!\S|data[8]~49 ) # (!\B|data [9]))))

	.dataa(\A|data [9]),
	.datab(\B|data [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\S|data[8]~49 ),
	.combout(\S|data[9]~50_combout ),
	.cout(\S|data[9]~51 ));
// synopsys translate_off
defparam \S|data[9]~50 .lut_mask = 16'h9617;
defparam \S|data[9]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X23_Y19_N19
cycloneii_lcell_ff \S|data[9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\S|data[9]~50_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl0|state.ADDER~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\S|data [9]));

// Location: LCFF_X22_Y19_N5
cycloneii_lcell_ff \B|data[9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9~PORTBDATAOUT0 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl0|state.STB~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\B|data [9]));

// Location: LCCOMB_X23_Y19_N20
cycloneii_lcell_comb \S|data[10]~52 (
// Equation(s):
// \S|data[10]~52_combout  = ((\B|data [10] $ (\A|data [10] $ (!\S|data[9]~51 )))) # (GND)
// \S|data[10]~53  = CARRY((\B|data [10] & ((\A|data [10]) # (!\S|data[9]~51 ))) # (!\B|data [10] & (\A|data [10] & !\S|data[9]~51 )))

	.dataa(\B|data [10]),
	.datab(\A|data [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\S|data[9]~51 ),
	.combout(\S|data[10]~52_combout ),
	.cout(\S|data[10]~53 ));
// synopsys translate_off
defparam \S|data[10]~52 .lut_mask = 16'h698E;
defparam \S|data[10]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X23_Y19_N21
cycloneii_lcell_ff \S|data[10] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\S|data[10]~52_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl0|state.ADDER~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\S|data [10]));

// Location: LCFF_X22_Y19_N19
cycloneii_lcell_ff \A|data[10] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10~PORTBDATAOUT0 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl0|state.STA_RDB~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\A|data [10]));

// Location: LCCOMB_X23_Y19_N22
cycloneii_lcell_comb \S|data[11]~54 (
// Equation(s):
// \S|data[11]~54_combout  = (\B|data [11] & ((\A|data [11] & (\S|data[10]~53  & VCC)) # (!\A|data [11] & (!\S|data[10]~53 )))) # (!\B|data [11] & ((\A|data [11] & (!\S|data[10]~53 )) # (!\A|data [11] & ((\S|data[10]~53 ) # (GND)))))
// \S|data[11]~55  = CARRY((\B|data [11] & (!\A|data [11] & !\S|data[10]~53 )) # (!\B|data [11] & ((!\S|data[10]~53 ) # (!\A|data [11]))))

	.dataa(\B|data [11]),
	.datab(\A|data [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\S|data[10]~53 ),
	.combout(\S|data[11]~54_combout ),
	.cout(\S|data[11]~55 ));
// synopsys translate_off
defparam \S|data[11]~54 .lut_mask = 16'h9617;
defparam \S|data[11]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X23_Y19_N23
cycloneii_lcell_ff \S|data[11] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\S|data[11]~54_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl0|state.ADDER~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\S|data [11]));

// Location: LCCOMB_X24_Y19_N10
cycloneii_lcell_comb \A|data[11]~feeder (
// Equation(s):
// \A|data[11]~feeder_combout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11~PORTBDATAOUT0 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\A|data[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \A|data[11]~feeder .lut_mask = 16'hFF00;
defparam \A|data[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y19_N11
cycloneii_lcell_ff \A|data[11] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\A|data[11]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl0|state.STA_RDB~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\A|data [11]));

// Location: LCCOMB_X23_Y19_N24
cycloneii_lcell_comb \S|data[12]~56 (
// Equation(s):
// \S|data[12]~56_combout  = ((\B|data [12] $ (\A|data [12] $ (!\S|data[11]~55 )))) # (GND)
// \S|data[12]~57  = CARRY((\B|data [12] & ((\A|data [12]) # (!\S|data[11]~55 ))) # (!\B|data [12] & (\A|data [12] & !\S|data[11]~55 )))

	.dataa(\B|data [12]),
	.datab(\A|data [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\S|data[11]~55 ),
	.combout(\S|data[12]~56_combout ),
	.cout(\S|data[12]~57 ));
// synopsys translate_off
defparam \S|data[12]~56 .lut_mask = 16'h698E;
defparam \S|data[12]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X23_Y19_N25
cycloneii_lcell_ff \S|data[12] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\S|data[12]~56_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl0|state.ADDER~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\S|data [12]));

// Location: M4K_X52_Y20
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode2|w_anode2161w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode_a|w_anode2161w [2]),
	.ena1(\u0|rst_controller|r_sync_rst_dly~regout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~12_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [33]}),
	.portbdatain({\S|data [12]}),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\addrmux|Mux0~0_combout ,\addrmux|Mux1~0_combout ,\addrmux|Mux2~0_combout ,\addrmux|Mux3~0_combout ,\addrmux|Mux4~0_combout ,\addrmux|Mux5~0_combout ,\addrmux|Mux6~0_combout ,\addrmux|Mux7~0_combout }),
	.portbbyteenamasks({vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .init_file = "vectadd_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .logical_ram_name = "vectadd:u0|vectadd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5e32:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .operation_mode = "bidir_dual_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .port_b_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .port_b_byte_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .port_b_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .port_b_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .port_b_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .port_b_data_in_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .port_b_first_bit_number = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .port_b_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .port_b_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .port_b_read_enable_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .port_b_read_enable_write_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCFF_X24_Y19_N15
cycloneii_lcell_ff \A|data[12] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12~PORTBDATAOUT0 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl0|state.STA_RDB~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\A|data [12]));

// Location: LCCOMB_X23_Y19_N26
cycloneii_lcell_comb \S|data[13]~58 (
// Equation(s):
// \S|data[13]~58_combout  = (\B|data [13] & ((\A|data [13] & (\S|data[12]~57  & VCC)) # (!\A|data [13] & (!\S|data[12]~57 )))) # (!\B|data [13] & ((\A|data [13] & (!\S|data[12]~57 )) # (!\A|data [13] & ((\S|data[12]~57 ) # (GND)))))
// \S|data[13]~59  = CARRY((\B|data [13] & (!\A|data [13] & !\S|data[12]~57 )) # (!\B|data [13] & ((!\S|data[12]~57 ) # (!\A|data [13]))))

	.dataa(\B|data [13]),
	.datab(\A|data [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\S|data[12]~57 ),
	.combout(\S|data[13]~58_combout ),
	.cout(\S|data[13]~59 ));
// synopsys translate_off
defparam \S|data[13]~58 .lut_mask = 16'h9617;
defparam \S|data[13]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X23_Y19_N27
cycloneii_lcell_ff \S|data[13] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\S|data[13]~58_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl0|state.ADDER~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\S|data [13]));

// Location: LCCOMB_X24_Y19_N18
cycloneii_lcell_comb \A|data[13]~feeder (
// Equation(s):
// \A|data[13]~feeder_combout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13~PORTBDATAOUT0 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\A|data[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \A|data[13]~feeder .lut_mask = 16'hFF00;
defparam \A|data[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y19_N19
cycloneii_lcell_ff \A|data[13] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\A|data[13]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl0|state.STA_RDB~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\A|data [13]));

// Location: LCCOMB_X23_Y19_N28
cycloneii_lcell_comb \S|data[14]~60 (
// Equation(s):
// \S|data[14]~60_combout  = ((\A|data [14] $ (\B|data [14] $ (!\S|data[13]~59 )))) # (GND)
// \S|data[14]~61  = CARRY((\A|data [14] & ((\B|data [14]) # (!\S|data[13]~59 ))) # (!\A|data [14] & (\B|data [14] & !\S|data[13]~59 )))

	.dataa(\A|data [14]),
	.datab(\B|data [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\S|data[13]~59 ),
	.combout(\S|data[14]~60_combout ),
	.cout(\S|data[14]~61 ));
// synopsys translate_off
defparam \S|data[14]~60 .lut_mask = 16'h698E;
defparam \S|data[14]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X23_Y19_N29
cycloneii_lcell_ff \S|data[14] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\S|data[14]~60_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl0|state.ADDER~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\S|data [14]));

// Location: LCCOMB_X24_Y19_N12
cycloneii_lcell_comb \B|data[14]~feeder (
// Equation(s):
// \B|data[14]~feeder_combout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14~PORTBDATAOUT0 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\B|data[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \B|data[14]~feeder .lut_mask = 16'hFF00;
defparam \B|data[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y19_N13
cycloneii_lcell_ff \B|data[14] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\B|data[14]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl0|state.STB~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\B|data [14]));

// Location: LCCOMB_X23_Y19_N30
cycloneii_lcell_comb \S|data[15]~62 (
// Equation(s):
// \S|data[15]~62_combout  = (\A|data [15] & ((\B|data [15] & (\S|data[14]~61  & VCC)) # (!\B|data [15] & (!\S|data[14]~61 )))) # (!\A|data [15] & ((\B|data [15] & (!\S|data[14]~61 )) # (!\B|data [15] & ((\S|data[14]~61 ) # (GND)))))
// \S|data[15]~63  = CARRY((\A|data [15] & (!\B|data [15] & !\S|data[14]~61 )) # (!\A|data [15] & ((!\S|data[14]~61 ) # (!\B|data [15]))))

	.dataa(\A|data [15]),
	.datab(\B|data [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\S|data[14]~61 ),
	.combout(\S|data[15]~62_combout ),
	.cout(\S|data[15]~63 ));
// synopsys translate_off
defparam \S|data[15]~62 .lut_mask = 16'h9617;
defparam \S|data[15]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X23_Y19_N31
cycloneii_lcell_ff \S|data[15] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\S|data[15]~62_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl0|state.ADDER~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\S|data [15]));

// Location: LCFF_X24_Y19_N1
cycloneii_lcell_ff \B|data[15] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15~PORTBDATAOUT0 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl0|state.STB~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\B|data [15]));

// Location: LCCOMB_X23_Y18_N0
cycloneii_lcell_comb \S|data[16]~64 (
// Equation(s):
// \S|data[16]~64_combout  = ((\A|data [16] $ (\B|data [16] $ (!\S|data[15]~63 )))) # (GND)
// \S|data[16]~65  = CARRY((\A|data [16] & ((\B|data [16]) # (!\S|data[15]~63 ))) # (!\A|data [16] & (\B|data [16] & !\S|data[15]~63 )))

	.dataa(\A|data [16]),
	.datab(\B|data [16]),
	.datac(vcc),
	.datad(vcc),
	.cin(\S|data[15]~63 ),
	.combout(\S|data[16]~64_combout ),
	.cout(\S|data[16]~65 ));
// synopsys translate_off
defparam \S|data[16]~64 .lut_mask = 16'h698E;
defparam \S|data[16]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X23_Y18_N1
cycloneii_lcell_ff \S|data[16] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\S|data[16]~64_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl0|state.ADDER~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\S|data [16]));

// Location: LCFF_X24_Y19_N21
cycloneii_lcell_ff \B|data[16] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16~PORTBDATAOUT0 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl0|state.STB~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\B|data [16]));

// Location: LCCOMB_X23_Y18_N2
cycloneii_lcell_comb \S|data[17]~66 (
// Equation(s):
// \S|data[17]~66_combout  = (\B|data [17] & ((\A|data [17] & (\S|data[16]~65  & VCC)) # (!\A|data [17] & (!\S|data[16]~65 )))) # (!\B|data [17] & ((\A|data [17] & (!\S|data[16]~65 )) # (!\A|data [17] & ((\S|data[16]~65 ) # (GND)))))
// \S|data[17]~67  = CARRY((\B|data [17] & (!\A|data [17] & !\S|data[16]~65 )) # (!\B|data [17] & ((!\S|data[16]~65 ) # (!\A|data [17]))))

	.dataa(\B|data [17]),
	.datab(\A|data [17]),
	.datac(vcc),
	.datad(vcc),
	.cin(\S|data[16]~65 ),
	.combout(\S|data[17]~66_combout ),
	.cout(\S|data[17]~67 ));
// synopsys translate_off
defparam \S|data[17]~66 .lut_mask = 16'h9617;
defparam \S|data[17]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X23_Y18_N3
cycloneii_lcell_ff \S|data[17] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\S|data[17]~66_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl0|state.ADDER~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\S|data [17]));

// Location: LCCOMB_X24_Y19_N26
cycloneii_lcell_comb \A|data[17]~feeder (
// Equation(s):
// \A|data[17]~feeder_combout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17~PORTBDATAOUT0 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\A|data[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \A|data[17]~feeder .lut_mask = 16'hFF00;
defparam \A|data[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y19_N27
cycloneii_lcell_ff \A|data[17] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\A|data[17]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl0|state.STA_RDB~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\A|data [17]));

// Location: LCCOMB_X23_Y18_N4
cycloneii_lcell_comb \S|data[18]~68 (
// Equation(s):
// \S|data[18]~68_combout  = ((\B|data [18] $ (\A|data [18] $ (!\S|data[17]~67 )))) # (GND)
// \S|data[18]~69  = CARRY((\B|data [18] & ((\A|data [18]) # (!\S|data[17]~67 ))) # (!\B|data [18] & (\A|data [18] & !\S|data[17]~67 )))

	.dataa(\B|data [18]),
	.datab(\A|data [18]),
	.datac(vcc),
	.datad(vcc),
	.cin(\S|data[17]~67 ),
	.combout(\S|data[18]~68_combout ),
	.cout(\S|data[18]~69 ));
// synopsys translate_off
defparam \S|data[18]~68 .lut_mask = 16'h698E;
defparam \S|data[18]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X23_Y18_N5
cycloneii_lcell_ff \S|data[18] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\S|data[18]~68_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl0|state.ADDER~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\S|data [18]));

// Location: LCFF_X22_Y18_N19
cycloneii_lcell_ff \A|data[18] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18~PORTBDATAOUT0 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl0|state.STA_RDB~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\A|data [18]));

// Location: LCCOMB_X23_Y18_N6
cycloneii_lcell_comb \S|data[19]~70 (
// Equation(s):
// \S|data[19]~70_combout  = (\A|data [19] & ((\B|data [19] & (\S|data[18]~69  & VCC)) # (!\B|data [19] & (!\S|data[18]~69 )))) # (!\A|data [19] & ((\B|data [19] & (!\S|data[18]~69 )) # (!\B|data [19] & ((\S|data[18]~69 ) # (GND)))))
// \S|data[19]~71  = CARRY((\A|data [19] & (!\B|data [19] & !\S|data[18]~69 )) # (!\A|data [19] & ((!\S|data[18]~69 ) # (!\B|data [19]))))

	.dataa(\A|data [19]),
	.datab(\B|data [19]),
	.datac(vcc),
	.datad(vcc),
	.cin(\S|data[18]~69 ),
	.combout(\S|data[19]~70_combout ),
	.cout(\S|data[19]~71 ));
// synopsys translate_off
defparam \S|data[19]~70 .lut_mask = 16'h9617;
defparam \S|data[19]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X23_Y18_N7
cycloneii_lcell_ff \S|data[19] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\S|data[19]~70_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl0|state.ADDER~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\S|data [19]));

// Location: M4K_X26_Y15
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode2|w_anode2161w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode_a|w_anode2161w [2]),
	.ena1(\u0|rst_controller|r_sync_rst_dly~regout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~21_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [34]}),
	.portbdatain({\S|data [19]}),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\addrmux|Mux0~0_combout ,\addrmux|Mux1~0_combout ,\addrmux|Mux2~0_combout ,\addrmux|Mux3~0_combout ,\addrmux|Mux4~0_combout ,\addrmux|Mux5~0_combout ,\addrmux|Mux6~0_combout ,\addrmux|Mux7~0_combout }),
	.portbbyteenamasks({vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19 .init_file = "vectadd_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19 .logical_ram_name = "vectadd:u0|vectadd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5e32:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19 .operation_mode = "bidir_dual_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19 .port_b_address_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19 .port_b_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19 .port_b_byte_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19 .port_b_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19 .port_b_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19 .port_b_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19 .port_b_data_in_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19 .port_b_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19 .port_b_first_bit_number = 19;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19 .port_b_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19 .port_b_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19 .port_b_read_enable_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19 .port_b_read_enable_write_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N28
cycloneii_lcell_comb \B|data[19]~feeder (
// Equation(s):
// \B|data[19]~feeder_combout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19~PORTBDATAOUT0 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\B|data[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \B|data[19]~feeder .lut_mask = 16'hFF00;
defparam \B|data[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y18_N29
cycloneii_lcell_ff \B|data[19] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\B|data[19]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl0|state.STB~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\B|data [19]));

// Location: LCCOMB_X23_Y18_N8
cycloneii_lcell_comb \S|data[20]~72 (
// Equation(s):
// \S|data[20]~72_combout  = ((\A|data [20] $ (\B|data [20] $ (!\S|data[19]~71 )))) # (GND)
// \S|data[20]~73  = CARRY((\A|data [20] & ((\B|data [20]) # (!\S|data[19]~71 ))) # (!\A|data [20] & (\B|data [20] & !\S|data[19]~71 )))

	.dataa(\A|data [20]),
	.datab(\B|data [20]),
	.datac(vcc),
	.datad(vcc),
	.cin(\S|data[19]~71 ),
	.combout(\S|data[20]~72_combout ),
	.cout(\S|data[20]~73 ));
// synopsys translate_off
defparam \S|data[20]~72 .lut_mask = 16'h698E;
defparam \S|data[20]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X23_Y18_N9
cycloneii_lcell_ff \S|data[20] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\S|data[20]~72_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl0|state.ADDER~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\S|data [20]));

// Location: LCCOMB_X22_Y18_N16
cycloneii_lcell_comb \B|data[20]~feeder (
// Equation(s):
// \B|data[20]~feeder_combout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20~PORTBDATAOUT0 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\B|data[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \B|data[20]~feeder .lut_mask = 16'hFF00;
defparam \B|data[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y18_N17
cycloneii_lcell_ff \B|data[20] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\B|data[20]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl0|state.STB~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\B|data [20]));

// Location: LCCOMB_X23_Y18_N10
cycloneii_lcell_comb \S|data[21]~74 (
// Equation(s):
// \S|data[21]~74_combout  = (\A|data [21] & ((\B|data [21] & (\S|data[20]~73  & VCC)) # (!\B|data [21] & (!\S|data[20]~73 )))) # (!\A|data [21] & ((\B|data [21] & (!\S|data[20]~73 )) # (!\B|data [21] & ((\S|data[20]~73 ) # (GND)))))
// \S|data[21]~75  = CARRY((\A|data [21] & (!\B|data [21] & !\S|data[20]~73 )) # (!\A|data [21] & ((!\S|data[20]~73 ) # (!\B|data [21]))))

	.dataa(\A|data [21]),
	.datab(\B|data [21]),
	.datac(vcc),
	.datad(vcc),
	.cin(\S|data[20]~73 ),
	.combout(\S|data[21]~74_combout ),
	.cout(\S|data[21]~75 ));
// synopsys translate_off
defparam \S|data[21]~74 .lut_mask = 16'h9617;
defparam \S|data[21]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X23_Y18_N11
cycloneii_lcell_ff \S|data[21] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\S|data[21]~74_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl0|state.ADDER~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\S|data [21]));

// Location: LCCOMB_X22_Y18_N4
cycloneii_lcell_comb \B|data[21]~feeder (
// Equation(s):
// \B|data[21]~feeder_combout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21~PORTBDATAOUT0 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\B|data[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \B|data[21]~feeder .lut_mask = 16'hFF00;
defparam \B|data[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y18_N5
cycloneii_lcell_ff \B|data[21] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\B|data[21]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl0|state.STB~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\B|data [21]));

// Location: LCCOMB_X23_Y18_N12
cycloneii_lcell_comb \S|data[22]~76 (
// Equation(s):
// \S|data[22]~76_combout  = ((\B|data [22] $ (\A|data [22] $ (!\S|data[21]~75 )))) # (GND)
// \S|data[22]~77  = CARRY((\B|data [22] & ((\A|data [22]) # (!\S|data[21]~75 ))) # (!\B|data [22] & (\A|data [22] & !\S|data[21]~75 )))

	.dataa(\B|data [22]),
	.datab(\A|data [22]),
	.datac(vcc),
	.datad(vcc),
	.cin(\S|data[21]~75 ),
	.combout(\S|data[22]~76_combout ),
	.cout(\S|data[22]~77 ));
// synopsys translate_off
defparam \S|data[22]~76 .lut_mask = 16'h698E;
defparam \S|data[22]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X23_Y18_N13
cycloneii_lcell_ff \S|data[22] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\S|data[22]~76_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl0|state.ADDER~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\S|data [22]));

// Location: LCCOMB_X22_Y18_N26
cycloneii_lcell_comb \A|data[22]~feeder (
// Equation(s):
// \A|data[22]~feeder_combout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22~PORTBDATAOUT0 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\A|data[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \A|data[22]~feeder .lut_mask = 16'hFF00;
defparam \A|data[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y18_N27
cycloneii_lcell_ff \A|data[22] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\A|data[22]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl0|state.STA_RDB~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\A|data [22]));

// Location: LCCOMB_X23_Y18_N14
cycloneii_lcell_comb \S|data[23]~78 (
// Equation(s):
// \S|data[23]~78_combout  = (\A|data [23] & ((\B|data [23] & (\S|data[22]~77  & VCC)) # (!\B|data [23] & (!\S|data[22]~77 )))) # (!\A|data [23] & ((\B|data [23] & (!\S|data[22]~77 )) # (!\B|data [23] & ((\S|data[22]~77 ) # (GND)))))
// \S|data[23]~79  = CARRY((\A|data [23] & (!\B|data [23] & !\S|data[22]~77 )) # (!\A|data [23] & ((!\S|data[22]~77 ) # (!\B|data [23]))))

	.dataa(\A|data [23]),
	.datab(\B|data [23]),
	.datac(vcc),
	.datad(vcc),
	.cin(\S|data[22]~77 ),
	.combout(\S|data[23]~78_combout ),
	.cout(\S|data[23]~79 ));
// synopsys translate_off
defparam \S|data[23]~78 .lut_mask = 16'h9617;
defparam \S|data[23]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X23_Y18_N15
cycloneii_lcell_ff \S|data[23] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\S|data[23]~78_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl0|state.ADDER~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\S|data [23]));

// Location: LCCOMB_X24_Y18_N16
cycloneii_lcell_comb \B|data[23]~feeder (
// Equation(s):
// \B|data[23]~feeder_combout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23~PORTBDATAOUT0 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\B|data[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \B|data[23]~feeder .lut_mask = 16'hFF00;
defparam \B|data[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y18_N17
cycloneii_lcell_ff \B|data[23] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\B|data[23]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl0|state.STB~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\B|data [23]));

// Location: LCCOMB_X23_Y18_N16
cycloneii_lcell_comb \S|data[24]~80 (
// Equation(s):
// \S|data[24]~80_combout  = ((\A|data [24] $ (\B|data [24] $ (!\S|data[23]~79 )))) # (GND)
// \S|data[24]~81  = CARRY((\A|data [24] & ((\B|data [24]) # (!\S|data[23]~79 ))) # (!\A|data [24] & (\B|data [24] & !\S|data[23]~79 )))

	.dataa(\A|data [24]),
	.datab(\B|data [24]),
	.datac(vcc),
	.datad(vcc),
	.cin(\S|data[23]~79 ),
	.combout(\S|data[24]~80_combout ),
	.cout(\S|data[24]~81 ));
// synopsys translate_off
defparam \S|data[24]~80 .lut_mask = 16'h698E;
defparam \S|data[24]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X23_Y18_N17
cycloneii_lcell_ff \S|data[24] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\S|data[24]~80_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl0|state.ADDER~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\S|data [24]));

// Location: LCCOMB_X24_Y18_N20
cycloneii_lcell_comb \B|data[24]~feeder (
// Equation(s):
// \B|data[24]~feeder_combout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24~PORTBDATAOUT0 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\B|data[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \B|data[24]~feeder .lut_mask = 16'hFF00;
defparam \B|data[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y18_N21
cycloneii_lcell_ff \B|data[24] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\B|data[24]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl0|state.STB~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\B|data [24]));

// Location: LCCOMB_X23_Y18_N18
cycloneii_lcell_comb \S|data[25]~82 (
// Equation(s):
// \S|data[25]~82_combout  = (\B|data [25] & ((\A|data [25] & (\S|data[24]~81  & VCC)) # (!\A|data [25] & (!\S|data[24]~81 )))) # (!\B|data [25] & ((\A|data [25] & (!\S|data[24]~81 )) # (!\A|data [25] & ((\S|data[24]~81 ) # (GND)))))
// \S|data[25]~83  = CARRY((\B|data [25] & (!\A|data [25] & !\S|data[24]~81 )) # (!\B|data [25] & ((!\S|data[24]~81 ) # (!\A|data [25]))))

	.dataa(\B|data [25]),
	.datab(\A|data [25]),
	.datac(vcc),
	.datad(vcc),
	.cin(\S|data[24]~81 ),
	.combout(\S|data[25]~82_combout ),
	.cout(\S|data[25]~83 ));
// synopsys translate_off
defparam \S|data[25]~82 .lut_mask = 16'h9617;
defparam \S|data[25]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X23_Y18_N19
cycloneii_lcell_ff \S|data[25] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\S|data[25]~82_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl0|state.ADDER~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\S|data [25]));

// Location: LCCOMB_X24_Y18_N18
cycloneii_lcell_comb \A|data[25]~feeder (
// Equation(s):
// \A|data[25]~feeder_combout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25~PORTBDATAOUT0 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\A|data[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \A|data[25]~feeder .lut_mask = 16'hFF00;
defparam \A|data[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y18_N19
cycloneii_lcell_ff \A|data[25] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\A|data[25]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl0|state.STA_RDB~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\A|data [25]));

// Location: LCCOMB_X23_Y18_N20
cycloneii_lcell_comb \S|data[26]~84 (
// Equation(s):
// \S|data[26]~84_combout  = ((\A|data [26] $ (\B|data [26] $ (!\S|data[25]~83 )))) # (GND)
// \S|data[26]~85  = CARRY((\A|data [26] & ((\B|data [26]) # (!\S|data[25]~83 ))) # (!\A|data [26] & (\B|data [26] & !\S|data[25]~83 )))

	.dataa(\A|data [26]),
	.datab(\B|data [26]),
	.datac(vcc),
	.datad(vcc),
	.cin(\S|data[25]~83 ),
	.combout(\S|data[26]~84_combout ),
	.cout(\S|data[26]~85 ));
// synopsys translate_off
defparam \S|data[26]~84 .lut_mask = 16'h698E;
defparam \S|data[26]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X23_Y18_N21
cycloneii_lcell_ff \S|data[26] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\S|data[26]~84_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl0|state.ADDER~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\S|data [26]));

// Location: M4K_X13_Y18
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode2|w_anode2161w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode_a|w_anode2161w [2]),
	.ena1(\u0|rst_controller|r_sync_rst_dly~regout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~5_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [35]}),
	.portbdatain({\S|data [26]}),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\addrmux|Mux0~0_combout ,\addrmux|Mux1~0_combout ,\addrmux|Mux2~0_combout ,\addrmux|Mux3~0_combout ,\addrmux|Mux4~0_combout ,\addrmux|Mux5~0_combout ,\addrmux|Mux6~0_combout ,\addrmux|Mux7~0_combout }),
	.portbbyteenamasks({vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26 .init_file = "vectadd_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26 .logical_ram_name = "vectadd:u0|vectadd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5e32:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26 .operation_mode = "bidir_dual_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26 .port_b_address_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26 .port_b_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26 .port_b_byte_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26 .port_b_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26 .port_b_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26 .port_b_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26 .port_b_data_in_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26 .port_b_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26 .port_b_first_bit_number = 26;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26 .port_b_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26 .port_b_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26 .port_b_read_enable_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26 .port_b_read_enable_write_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N28
cycloneii_lcell_comb \B|data[26]~feeder (
// Equation(s):
// \B|data[26]~feeder_combout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26~PORTBDATAOUT0 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\B|data[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \B|data[26]~feeder .lut_mask = 16'hFF00;
defparam \B|data[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y18_N29
cycloneii_lcell_ff \B|data[26] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\B|data[26]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl0|state.STB~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\B|data [26]));

// Location: LCCOMB_X23_Y18_N22
cycloneii_lcell_comb \S|data[27]~86 (
// Equation(s):
// \S|data[27]~86_combout  = (\A|data [27] & ((\B|data [27] & (\S|data[26]~85  & VCC)) # (!\B|data [27] & (!\S|data[26]~85 )))) # (!\A|data [27] & ((\B|data [27] & (!\S|data[26]~85 )) # (!\B|data [27] & ((\S|data[26]~85 ) # (GND)))))
// \S|data[27]~87  = CARRY((\A|data [27] & (!\B|data [27] & !\S|data[26]~85 )) # (!\A|data [27] & ((!\S|data[26]~85 ) # (!\B|data [27]))))

	.dataa(\A|data [27]),
	.datab(\B|data [27]),
	.datac(vcc),
	.datad(vcc),
	.cin(\S|data[26]~85 ),
	.combout(\S|data[27]~86_combout ),
	.cout(\S|data[27]~87 ));
// synopsys translate_off
defparam \S|data[27]~86 .lut_mask = 16'h9617;
defparam \S|data[27]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X23_Y18_N23
cycloneii_lcell_ff \S|data[27] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\S|data[27]~86_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl0|state.ADDER~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\S|data [27]));

// Location: LCFF_X24_Y18_N9
cycloneii_lcell_ff \B|data[27] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27~PORTBDATAOUT0 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl0|state.STB~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\B|data [27]));

// Location: LCCOMB_X23_Y18_N24
cycloneii_lcell_comb \S|data[28]~88 (
// Equation(s):
// \S|data[28]~88_combout  = ((\B|data [28] $ (\A|data [28] $ (!\S|data[27]~87 )))) # (GND)
// \S|data[28]~89  = CARRY((\B|data [28] & ((\A|data [28]) # (!\S|data[27]~87 ))) # (!\B|data [28] & (\A|data [28] & !\S|data[27]~87 )))

	.dataa(\B|data [28]),
	.datab(\A|data [28]),
	.datac(vcc),
	.datad(vcc),
	.cin(\S|data[27]~87 ),
	.combout(\S|data[28]~88_combout ),
	.cout(\S|data[28]~89 ));
// synopsys translate_off
defparam \S|data[28]~88 .lut_mask = 16'h698E;
defparam \S|data[28]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X23_Y18_N25
cycloneii_lcell_ff \S|data[28] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\S|data[28]~88_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl0|state.ADDER~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\S|data [28]));

// Location: M4K_X52_Y10
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode2|w_anode2161w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode_a|w_anode2161w [2]),
	.ena1(\u0|rst_controller|r_sync_rst_dly~regout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~28_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [35]}),
	.portbdatain({\S|data [28]}),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\addrmux|Mux0~0_combout ,\addrmux|Mux1~0_combout ,\addrmux|Mux2~0_combout ,\addrmux|Mux3~0_combout ,\addrmux|Mux4~0_combout ,\addrmux|Mux5~0_combout ,\addrmux|Mux6~0_combout ,\addrmux|Mux7~0_combout }),
	.portbbyteenamasks({vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28 .init_file = "vectadd_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28 .logical_ram_name = "vectadd:u0|vectadd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5e32:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28 .operation_mode = "bidir_dual_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28 .port_b_address_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28 .port_b_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28 .port_b_byte_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28 .port_b_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28 .port_b_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28 .port_b_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28 .port_b_data_in_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28 .port_b_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28 .port_b_first_bit_number = 28;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28 .port_b_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28 .port_b_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28 .port_b_read_enable_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28 .port_b_read_enable_write_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCFF_X24_Y18_N15
cycloneii_lcell_ff \A|data[28] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28~PORTBDATAOUT0 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl0|state.STA_RDB~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\A|data [28]));

// Location: LCCOMB_X23_Y18_N26
cycloneii_lcell_comb \S|data[29]~90 (
// Equation(s):
// \S|data[29]~90_combout  = (\A|data [29] & ((\B|data [29] & (\S|data[28]~89  & VCC)) # (!\B|data [29] & (!\S|data[28]~89 )))) # (!\A|data [29] & ((\B|data [29] & (!\S|data[28]~89 )) # (!\B|data [29] & ((\S|data[28]~89 ) # (GND)))))
// \S|data[29]~91  = CARRY((\A|data [29] & (!\B|data [29] & !\S|data[28]~89 )) # (!\A|data [29] & ((!\S|data[28]~89 ) # (!\B|data [29]))))

	.dataa(\A|data [29]),
	.datab(\B|data [29]),
	.datac(vcc),
	.datad(vcc),
	.cin(\S|data[28]~89 ),
	.combout(\S|data[29]~90_combout ),
	.cout(\S|data[29]~91 ));
// synopsys translate_off
defparam \S|data[29]~90 .lut_mask = 16'h9617;
defparam \S|data[29]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X23_Y18_N27
cycloneii_lcell_ff \S|data[29] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\S|data[29]~90_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl0|state.ADDER~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\S|data [29]));

// Location: LCCOMB_X35_Y19_N26
cycloneii_lcell_comb \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[29]~58 (
// Equation(s):
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[29]~58_combout  = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1] & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0])))) # 
// (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1] & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61~portadataout )) # 
// (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29~portadataout )))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61~portadataout ),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29~portadataout ),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[29]~58_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[29]~58 .lut_mask = 16'hEE30;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[29]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N10
cycloneii_lcell_comb \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode_a|w_anode2182w[2]~0 (
// Equation(s):
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode_a|w_anode2182w[2]~0_combout  = (\u0|cmd_xbar_mux_001|src_data [51] & (\u0|rst_controller|r_sync_rst_dly~regout  & !\u0|cmd_xbar_mux_001|src_data [50]))

	.dataa(vcc),
	.datab(\u0|cmd_xbar_mux_001|src_data [51]),
	.datac(\u0|rst_controller|r_sync_rst_dly~regout ),
	.datad(\u0|cmd_xbar_mux_001|src_data [50]),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode_a|w_anode2182w[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode_a|w_anode2182w[2]~0 .lut_mask = 16'h00C0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode_a|w_anode2182w[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X52_Y2
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode2|w_anode2182w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode_a|w_anode2182w[2]~0_combout ),
	.ena1(gnd),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~29_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [35]}),
	.portbdatain({\S|data [29]}),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\addrmux|Mux0~0_combout ,\addrmux|Mux1~0_combout ,\addrmux|Mux2~0_combout ,\addrmux|Mux3~0_combout ,\addrmux|Mux4~0_combout ,\addrmux|Mux5~0_combout ,\addrmux|Mux6~0_combout ,\addrmux|Mux7~0_combout }),
	.portbbyteenamasks({vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93 .init_file = "vectadd_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93 .logical_ram_name = "vectadd:u0|vectadd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5e32:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93 .mixed_port_feed_through_mode = "dont_care";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93 .operation_mode = "bidir_dual_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93 .port_a_first_bit_number = 29;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93 .port_a_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93 .port_b_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93 .port_b_address_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93 .port_b_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93 .port_b_byte_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93 .port_b_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93 .port_b_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93 .port_b_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93 .port_b_data_in_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93 .port_b_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93 .port_b_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93 .port_b_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93 .port_b_first_bit_number = 29;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93 .port_b_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93 .port_b_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93 .port_b_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93 .port_b_read_enable_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93 .port_b_read_enable_write_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N20
cycloneii_lcell_comb \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[29]~59 (
// Equation(s):
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[29]~59_combout  = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[29]~58_combout  & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a125 ) # 
// ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1])))) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[29]~58_combout  & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1] & 
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93~portadataout ))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a125 ),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[29]~58_combout ),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93~portadataout ),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[29]~59_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[29]~59 .lut_mask = 16'hBC8C;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[29]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N16
cycloneii_lcell_comb \u0|to_hw_data|data_out[29]~feeder (
// Equation(s):
// \u0|to_hw_data|data_out[29]~feeder_combout  = \u0|nios2_qsys_0|d_writedata [29]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|d_writedata [29]),
	.cin(gnd),
	.combout(\u0|to_hw_data|data_out[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|to_hw_data|data_out[29]~feeder .lut_mask = 16'hFF00;
defparam \u0|to_hw_data|data_out[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y19_N17
cycloneii_lcell_ff \u0|to_hw_data|data_out[29] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|to_hw_data|data_out[29]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|to_hw_data|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|to_hw_data|data_out [29]));

// Location: LCCOMB_X35_Y19_N6
cycloneii_lcell_comb \u0|to_hw_data|readdata[29] (
// Equation(s):
// \u0|to_hw_data|readdata [29] = (!\u0|nios2_qsys_0|W_alu_result [2] & (\u0|to_hw_data|data_out [29] & !\u0|nios2_qsys_0|W_alu_result [3]))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|W_alu_result [2]),
	.datac(\u0|to_hw_data|data_out [29]),
	.datad(\u0|nios2_qsys_0|W_alu_result [3]),
	.cin(gnd),
	.combout(\u0|to_hw_data|readdata [29]),
	.cout());
// synopsys translate_off
defparam \u0|to_hw_data|readdata[29] .lut_mask = 16'h0030;
defparam \u0|to_hw_data|readdata[29] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y19_N7
cycloneii_lcell_ff \u0|to_hw_data_s1_translator|av_readdata_pre[29] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|to_hw_data|readdata [29]),
	.sdata(gnd),
	.aclr(!\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|to_hw_data_s1_translator|av_readdata_pre [29]));

// Location: LCCOMB_X35_Y19_N24
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_byte3_data_nxt~20 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_byte3_data_nxt~20_combout  = (\u0|to_hw_data_s1_translator|read_latency_shift_reg [0] & ((\u0|to_hw_data_s1_translator|av_readdata_pre [29]) # ((\u0|rsp_xbar_demux_001|src1_valid~combout  & 
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[29]~59_combout )))) # (!\u0|to_hw_data_s1_translator|read_latency_shift_reg [0] & (\u0|rsp_xbar_demux_001|src1_valid~combout  & 
// (\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[29]~59_combout )))

	.dataa(\u0|to_hw_data_s1_translator|read_latency_shift_reg [0]),
	.datab(\u0|rsp_xbar_demux_001|src1_valid~combout ),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[29]~59_combout ),
	.datad(\u0|to_hw_data_s1_translator|av_readdata_pre [29]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_byte3_data_nxt~20_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_byte3_data_nxt~20 .lut_mask = 16'hEAC0;
defparam \u0|nios2_qsys_0|av_ld_byte3_data_nxt~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N24
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_byte3_data_nxt~21 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_byte3_data_nxt~21_combout  = (\u0|nios2_qsys_0|av_ld_aligning_data~regout  & (\u0|nios2_qsys_0|av_fill_bit~1_combout )) # (!\u0|nios2_qsys_0|av_ld_aligning_data~regout  & (((\u0|nios2_qsys_0|av_ld_byte3_data_nxt~19_combout ) # 
// (\u0|nios2_qsys_0|av_ld_byte3_data_nxt~20_combout ))))

	.dataa(\u0|nios2_qsys_0|av_fill_bit~1_combout ),
	.datab(\u0|nios2_qsys_0|av_ld_byte3_data_nxt~19_combout ),
	.datac(\u0|nios2_qsys_0|av_ld_aligning_data~regout ),
	.datad(\u0|nios2_qsys_0|av_ld_byte3_data_nxt~20_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_byte3_data_nxt~21_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_byte3_data_nxt~21 .lut_mask = 16'hAFAC;
defparam \u0|nios2_qsys_0|av_ld_byte3_data_nxt~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y19_N25
cycloneii_lcell_ff \u0|nios2_qsys_0|av_ld_byte3_data[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|av_ld_byte3_data_nxt~21_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|av_ld_rshift8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|av_ld_byte3_data [5]));

// Location: LCCOMB_X48_Y19_N30
cycloneii_lcell_comb \u0|nios2_qsys_0|E_alu_result[29]~52 (
// Equation(s):
// \u0|nios2_qsys_0|E_alu_result[29]~52_combout  = (\u0|nios2_qsys_0|E_alu_result[29]~51_combout  & (((\u0|nios2_qsys_0|W_alu_result[31]~19_combout ) # (\u0|nios2_qsys_0|Add1~58_combout )))) # (!\u0|nios2_qsys_0|E_alu_result[29]~51_combout  & 
// (\u0|nios2_qsys_0|Add2~58_combout  & (!\u0|nios2_qsys_0|W_alu_result[31]~19_combout )))

	.dataa(\u0|nios2_qsys_0|E_alu_result[29]~51_combout ),
	.datab(\u0|nios2_qsys_0|Add2~58_combout ),
	.datac(\u0|nios2_qsys_0|W_alu_result[31]~19_combout ),
	.datad(\u0|nios2_qsys_0|Add1~58_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_alu_result[29]~52_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_alu_result[29]~52 .lut_mask = 16'hAEA4;
defparam \u0|nios2_qsys_0|E_alu_result[29]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N14
cycloneii_lcell_comb \u0|nios2_qsys_0|E_alu_result[29]~68 (
// Equation(s):
// \u0|nios2_qsys_0|E_alu_result[29]~68_combout  = (!\u0|nios2_qsys_0|R_ctrl_rdctl_inst~regout  & (!\u0|nios2_qsys_0|R_ctrl_br_cmp~regout  & \u0|nios2_qsys_0|E_alu_result[29]~52_combout ))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|R_ctrl_rdctl_inst~regout ),
	.datac(\u0|nios2_qsys_0|R_ctrl_br_cmp~regout ),
	.datad(\u0|nios2_qsys_0|E_alu_result[29]~52_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_alu_result[29]~68_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_alu_result[29]~68 .lut_mask = 16'h0300;
defparam \u0|nios2_qsys_0|E_alu_result[29]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y19_N15
cycloneii_lcell_ff \u0|nios2_qsys_0|W_alu_result[29] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_alu_result[29]~68_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|W_alu_result [29]));

// Location: LCCOMB_X41_Y19_N18
cycloneii_lcell_comb \u0|nios2_qsys_0|W_rf_wr_data[29]~32 (
// Equation(s):
// \u0|nios2_qsys_0|W_rf_wr_data[29]~32_combout  = (\u0|nios2_qsys_0|R_ctrl_ld~regout  & (((\u0|nios2_qsys_0|av_ld_byte3_data [5])))) # (!\u0|nios2_qsys_0|R_ctrl_ld~regout  & (!\u0|nios2_qsys_0|E_alu_result~28_combout  & ((\u0|nios2_qsys_0|W_alu_result 
// [29]))))

	.dataa(\u0|nios2_qsys_0|E_alu_result~28_combout ),
	.datab(\u0|nios2_qsys_0|R_ctrl_ld~regout ),
	.datac(\u0|nios2_qsys_0|av_ld_byte3_data [5]),
	.datad(\u0|nios2_qsys_0|W_alu_result [29]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|W_rf_wr_data[29]~32_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|W_rf_wr_data[29]~32 .lut_mask = 16'hD1C0;
defparam \u0|nios2_qsys_0|W_rf_wr_data[29]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y22_N20
cycloneii_lcell_comb \u0|nios2_qsys_0|R_src1[29]~36 (
// Equation(s):
// \u0|nios2_qsys_0|R_src1[29]~36_combout  = (!\u0|nios2_qsys_0|R_src1~33_combout  & (\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [29] & ((!\u0|nios2_qsys_0|E_valid~regout ) # 
// (!\u0|nios2_qsys_0|R_ctrl_jmp_direct~regout ))))

	.dataa(\u0|nios2_qsys_0|R_ctrl_jmp_direct~regout ),
	.datab(\u0|nios2_qsys_0|R_src1~33_combout ),
	.datac(\u0|nios2_qsys_0|E_valid~regout ),
	.datad(\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [29]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|R_src1[29]~36_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|R_src1[29]~36 .lut_mask = 16'h1300;
defparam \u0|nios2_qsys_0|R_src1[29]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y22_N21
cycloneii_lcell_ff \u0|nios2_qsys_0|E_src1[29] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|R_src1[29]~36_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_src1 [29]));

// Location: LCFF_X46_Y22_N31
cycloneii_lcell_ff \u0|nios2_qsys_0|E_shift_rot_result[29] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_shift_rot_result_nxt[29]~30_combout ),
	.sdata(\u0|nios2_qsys_0|E_src1 [29]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u0|nios2_qsys_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_shift_rot_result [29]));

// Location: LCCOMB_X46_Y22_N4
cycloneii_lcell_comb \u0|nios2_qsys_0|E_shift_rot_result_nxt[28]~29 (
// Equation(s):
// \u0|nios2_qsys_0|E_shift_rot_result_nxt[28]~29_combout  = (\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout  & ((\u0|nios2_qsys_0|E_shift_rot_result [29]))) # (!\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout  & (\u0|nios2_qsys_0|E_shift_rot_result [27]))

	.dataa(\u0|nios2_qsys_0|E_shift_rot_result [27]),
	.datab(\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|E_shift_rot_result [29]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_shift_rot_result_nxt[28]~29_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_shift_rot_result_nxt[28]~29 .lut_mask = 16'hEE22;
defparam \u0|nios2_qsys_0|E_shift_rot_result_nxt[28]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y22_N4
cycloneii_lcell_comb \u0|nios2_qsys_0|R_src1[28]~40 (
// Equation(s):
// \u0|nios2_qsys_0|R_src1[28]~40_combout  = (!\u0|nios2_qsys_0|R_src1~33_combout  & (\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [28] & ((!\u0|nios2_qsys_0|E_valid~regout ) # 
// (!\u0|nios2_qsys_0|R_ctrl_jmp_direct~regout ))))

	.dataa(\u0|nios2_qsys_0|R_ctrl_jmp_direct~regout ),
	.datab(\u0|nios2_qsys_0|R_src1~33_combout ),
	.datac(\u0|nios2_qsys_0|E_valid~regout ),
	.datad(\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [28]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|R_src1[28]~40_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|R_src1[28]~40 .lut_mask = 16'h1300;
defparam \u0|nios2_qsys_0|R_src1[28]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y22_N5
cycloneii_lcell_ff \u0|nios2_qsys_0|E_src1[28] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|R_src1[28]~40_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_src1 [28]));

// Location: LCFF_X46_Y22_N5
cycloneii_lcell_ff \u0|nios2_qsys_0|E_shift_rot_result[28] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_shift_rot_result_nxt[28]~29_combout ),
	.sdata(\u0|nios2_qsys_0|E_src1 [28]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u0|nios2_qsys_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_shift_rot_result [28]));

// Location: LCCOMB_X43_Y21_N30
cycloneii_lcell_comb \u0|nios2_qsys_0|E_logic_result[28]~23 (
// Equation(s):
// \u0|nios2_qsys_0|E_logic_result[28]~23_combout  = (\u0|nios2_qsys_0|E_src2 [28] & (\u0|nios2_qsys_0|R_logic_op [1] $ (((\u0|nios2_qsys_0|E_src1 [28] & \u0|nios2_qsys_0|R_logic_op [0]))))) # (!\u0|nios2_qsys_0|E_src2 [28] & ((\u0|nios2_qsys_0|E_src1 [28] & 
// ((\u0|nios2_qsys_0|R_logic_op [1]))) # (!\u0|nios2_qsys_0|E_src1 [28] & (!\u0|nios2_qsys_0|R_logic_op [0] & !\u0|nios2_qsys_0|R_logic_op [1]))))

	.dataa(\u0|nios2_qsys_0|E_src2 [28]),
	.datab(\u0|nios2_qsys_0|E_src1 [28]),
	.datac(\u0|nios2_qsys_0|R_logic_op [0]),
	.datad(\u0|nios2_qsys_0|R_logic_op [1]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_logic_result[28]~23_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_logic_result[28]~23 .lut_mask = 16'h6E81;
defparam \u0|nios2_qsys_0|E_logic_result[28]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y22_N8
cycloneii_lcell_comb \u0|nios2_qsys_0|E_alu_result[28]~49 (
// Equation(s):
// \u0|nios2_qsys_0|E_alu_result[28]~49_combout  = (\u0|nios2_qsys_0|W_alu_result[31]~18_combout  & (((\u0|nios2_qsys_0|E_shift_rot_result [28])) # (!\u0|nios2_qsys_0|W_alu_result[31]~19_combout ))) # (!\u0|nios2_qsys_0|W_alu_result[31]~18_combout  & 
// (\u0|nios2_qsys_0|W_alu_result[31]~19_combout  & ((\u0|nios2_qsys_0|E_logic_result[28]~23_combout ))))

	.dataa(\u0|nios2_qsys_0|W_alu_result[31]~18_combout ),
	.datab(\u0|nios2_qsys_0|W_alu_result[31]~19_combout ),
	.datac(\u0|nios2_qsys_0|E_shift_rot_result [28]),
	.datad(\u0|nios2_qsys_0|E_logic_result[28]~23_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_alu_result[28]~49_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_alu_result[28]~49 .lut_mask = 16'hE6A2;
defparam \u0|nios2_qsys_0|E_alu_result[28]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N18
cycloneii_lcell_comb \u0|nios2_qsys_0|E_alu_result[28]~50 (
// Equation(s):
// \u0|nios2_qsys_0|E_alu_result[28]~50_combout  = (\u0|nios2_qsys_0|W_alu_result[31]~19_combout  & (\u0|nios2_qsys_0|E_alu_result[28]~49_combout )) # (!\u0|nios2_qsys_0|W_alu_result[31]~19_combout  & ((\u0|nios2_qsys_0|E_alu_result[28]~49_combout  & 
// (\u0|nios2_qsys_0|Add1~56_combout )) # (!\u0|nios2_qsys_0|E_alu_result[28]~49_combout  & ((\u0|nios2_qsys_0|Add2~56_combout )))))

	.dataa(\u0|nios2_qsys_0|W_alu_result[31]~19_combout ),
	.datab(\u0|nios2_qsys_0|E_alu_result[28]~49_combout ),
	.datac(\u0|nios2_qsys_0|Add1~56_combout ),
	.datad(\u0|nios2_qsys_0|Add2~56_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_alu_result[28]~50_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_alu_result[28]~50 .lut_mask = 16'hD9C8;
defparam \u0|nios2_qsys_0|E_alu_result[28]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N20
cycloneii_lcell_comb \u0|nios2_qsys_0|E_alu_result[28]~67 (
// Equation(s):
// \u0|nios2_qsys_0|E_alu_result[28]~67_combout  = (!\u0|nios2_qsys_0|R_ctrl_rdctl_inst~regout  & (!\u0|nios2_qsys_0|R_ctrl_br_cmp~regout  & \u0|nios2_qsys_0|E_alu_result[28]~50_combout ))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|R_ctrl_rdctl_inst~regout ),
	.datac(\u0|nios2_qsys_0|R_ctrl_br_cmp~regout ),
	.datad(\u0|nios2_qsys_0|E_alu_result[28]~50_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_alu_result[28]~67_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_alu_result[28]~67 .lut_mask = 16'h0300;
defparam \u0|nios2_qsys_0|E_alu_result[28]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y19_N21
cycloneii_lcell_ff \u0|nios2_qsys_0|W_alu_result[28] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_alu_result[28]~67_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|W_alu_result [28]));

// Location: LCCOMB_X44_Y20_N18
cycloneii_lcell_comb \u0|nios2_qsys_0|W_rf_wr_data[28]~31 (
// Equation(s):
// \u0|nios2_qsys_0|W_rf_wr_data[28]~31_combout  = (\u0|nios2_qsys_0|R_ctrl_ld~regout  & (\u0|nios2_qsys_0|av_ld_byte3_data [4])) # (!\u0|nios2_qsys_0|R_ctrl_ld~regout  & (((!\u0|nios2_qsys_0|E_alu_result~28_combout  & \u0|nios2_qsys_0|W_alu_result [28]))))

	.dataa(\u0|nios2_qsys_0|av_ld_byte3_data [4]),
	.datab(\u0|nios2_qsys_0|E_alu_result~28_combout ),
	.datac(\u0|nios2_qsys_0|R_ctrl_ld~regout ),
	.datad(\u0|nios2_qsys_0|W_alu_result [28]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|W_rf_wr_data[28]~31_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|W_rf_wr_data[28]~31 .lut_mask = 16'hA3A0;
defparam \u0|nios2_qsys_0|W_rf_wr_data[28]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y22_N0
cycloneii_lcell_comb \u0|nios2_qsys_0|R_src1[25]~42 (
// Equation(s):
// \u0|nios2_qsys_0|R_src1[25]~42_combout  = (!\u0|nios2_qsys_0|R_src1~33_combout  & (\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [25] & ((!\u0|nios2_qsys_0|E_valid~regout ) # 
// (!\u0|nios2_qsys_0|R_ctrl_jmp_direct~regout ))))

	.dataa(\u0|nios2_qsys_0|R_ctrl_jmp_direct~regout ),
	.datab(\u0|nios2_qsys_0|R_src1~33_combout ),
	.datac(\u0|nios2_qsys_0|E_valid~regout ),
	.datad(\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [25]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|R_src1[25]~42_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|R_src1[25]~42 .lut_mask = 16'h1300;
defparam \u0|nios2_qsys_0|R_src1[25]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y22_N1
cycloneii_lcell_ff \u0|nios2_qsys_0|E_src1[25] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|R_src1[25]~42_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_src1 [25]));

// Location: LCCOMB_X47_Y19_N22
cycloneii_lcell_comb \u0|nios2_qsys_0|E_logic_result[25]~25 (
// Equation(s):
// \u0|nios2_qsys_0|E_logic_result[25]~25_combout  = (\u0|nios2_qsys_0|E_src1 [25] & (\u0|nios2_qsys_0|R_logic_op [1] $ (((\u0|nios2_qsys_0|R_logic_op [0] & \u0|nios2_qsys_0|E_src2 [25]))))) # (!\u0|nios2_qsys_0|E_src1 [25] & ((\u0|nios2_qsys_0|R_logic_op 
// [1] & ((\u0|nios2_qsys_0|E_src2 [25]))) # (!\u0|nios2_qsys_0|R_logic_op [1] & (!\u0|nios2_qsys_0|R_logic_op [0] & !\u0|nios2_qsys_0|E_src2 [25]))))

	.dataa(\u0|nios2_qsys_0|E_src1 [25]),
	.datab(\u0|nios2_qsys_0|R_logic_op [1]),
	.datac(\u0|nios2_qsys_0|R_logic_op [0]),
	.datad(\u0|nios2_qsys_0|E_src2 [25]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_logic_result[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_logic_result[25]~25 .lut_mask = 16'h6C89;
defparam \u0|nios2_qsys_0|E_logic_result[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N28
cycloneii_lcell_comb \u0|nios2_qsys_0|E_shift_rot_result_nxt[27]~28 (
// Equation(s):
// \u0|nios2_qsys_0|E_shift_rot_result_nxt[27]~28_combout  = (\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout  & (\u0|nios2_qsys_0|E_shift_rot_result [28])) # (!\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout  & ((\u0|nios2_qsys_0|E_shift_rot_result [26])))

	.dataa(\u0|nios2_qsys_0|E_shift_rot_result [28]),
	.datab(\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|E_shift_rot_result [26]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_shift_rot_result_nxt[27]~28_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_shift_rot_result_nxt[27]~28 .lut_mask = 16'hBB88;
defparam \u0|nios2_qsys_0|E_shift_rot_result_nxt[27]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y22_N6
cycloneii_lcell_comb \u0|nios2_qsys_0|R_src1[27]~41 (
// Equation(s):
// \u0|nios2_qsys_0|R_src1[27]~41_combout  = (!\u0|nios2_qsys_0|R_src1~33_combout  & (\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [27] & ((!\u0|nios2_qsys_0|E_valid~regout ) # 
// (!\u0|nios2_qsys_0|R_ctrl_jmp_direct~regout ))))

	.dataa(\u0|nios2_qsys_0|R_ctrl_jmp_direct~regout ),
	.datab(\u0|nios2_qsys_0|R_src1~33_combout ),
	.datac(\u0|nios2_qsys_0|E_valid~regout ),
	.datad(\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [27]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|R_src1[27]~41_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|R_src1[27]~41 .lut_mask = 16'h1300;
defparam \u0|nios2_qsys_0|R_src1[27]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y22_N7
cycloneii_lcell_ff \u0|nios2_qsys_0|E_src1[27] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|R_src1[27]~41_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_src1 [27]));

// Location: LCFF_X48_Y19_N29
cycloneii_lcell_ff \u0|nios2_qsys_0|E_shift_rot_result[27] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_shift_rot_result_nxt[27]~28_combout ),
	.sdata(\u0|nios2_qsys_0|E_src1 [27]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u0|nios2_qsys_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_shift_rot_result [27]));

// Location: LCCOMB_X48_Y19_N18
cycloneii_lcell_comb \u0|nios2_qsys_0|E_shift_rot_result_nxt[26]~27 (
// Equation(s):
// \u0|nios2_qsys_0|E_shift_rot_result_nxt[26]~27_combout  = (\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout  & (\u0|nios2_qsys_0|E_shift_rot_result [27])) # (!\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout  & ((\u0|nios2_qsys_0|E_shift_rot_result [25])))

	.dataa(\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout ),
	.datab(\u0|nios2_qsys_0|E_shift_rot_result [27]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|E_shift_rot_result [25]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_shift_rot_result_nxt[26]~27_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_shift_rot_result_nxt[26]~27 .lut_mask = 16'hDD88;
defparam \u0|nios2_qsys_0|E_shift_rot_result_nxt[26]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y19_N19
cycloneii_lcell_ff \u0|nios2_qsys_0|E_shift_rot_result[26] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_shift_rot_result_nxt[26]~27_combout ),
	.sdata(\u0|nios2_qsys_0|E_src1 [26]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u0|nios2_qsys_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_shift_rot_result [26]));

// Location: LCCOMB_X48_Y19_N0
cycloneii_lcell_comb \u0|nios2_qsys_0|E_shift_rot_result_nxt[25]~26 (
// Equation(s):
// \u0|nios2_qsys_0|E_shift_rot_result_nxt[25]~26_combout  = (\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout  & ((\u0|nios2_qsys_0|E_shift_rot_result [26]))) # (!\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout  & (\u0|nios2_qsys_0|E_shift_rot_result [24]))

	.dataa(\u0|nios2_qsys_0|E_shift_rot_result [24]),
	.datab(\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|E_shift_rot_result [26]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_shift_rot_result_nxt[25]~26_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_shift_rot_result_nxt[25]~26 .lut_mask = 16'hEE22;
defparam \u0|nios2_qsys_0|E_shift_rot_result_nxt[25]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y19_N1
cycloneii_lcell_ff \u0|nios2_qsys_0|E_shift_rot_result[25] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_shift_rot_result_nxt[25]~26_combout ),
	.sdata(\u0|nios2_qsys_0|E_src1 [25]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u0|nios2_qsys_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_shift_rot_result [25]));

// Location: LCCOMB_X48_Y20_N14
cycloneii_lcell_comb \u0|nios2_qsys_0|E_alu_result[25]~43 (
// Equation(s):
// \u0|nios2_qsys_0|E_alu_result[25]~43_combout  = (\u0|nios2_qsys_0|W_alu_result[31]~19_combout  & ((\u0|nios2_qsys_0|W_alu_result[31]~18_combout  & ((\u0|nios2_qsys_0|E_shift_rot_result [25]))) # (!\u0|nios2_qsys_0|W_alu_result[31]~18_combout  & 
// (\u0|nios2_qsys_0|E_logic_result[25]~25_combout )))) # (!\u0|nios2_qsys_0|W_alu_result[31]~19_combout  & (\u0|nios2_qsys_0|W_alu_result[31]~18_combout ))

	.dataa(\u0|nios2_qsys_0|W_alu_result[31]~19_combout ),
	.datab(\u0|nios2_qsys_0|W_alu_result[31]~18_combout ),
	.datac(\u0|nios2_qsys_0|E_logic_result[25]~25_combout ),
	.datad(\u0|nios2_qsys_0|E_shift_rot_result [25]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_alu_result[25]~43_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_alu_result[25]~43 .lut_mask = 16'hEC64;
defparam \u0|nios2_qsys_0|E_alu_result[25]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N24
cycloneii_lcell_comb \u0|nios2_qsys_0|E_alu_result[25]~44 (
// Equation(s):
// \u0|nios2_qsys_0|E_alu_result[25]~44_combout  = (\u0|nios2_qsys_0|W_alu_result[31]~19_combout  & (((\u0|nios2_qsys_0|E_alu_result[25]~43_combout )))) # (!\u0|nios2_qsys_0|W_alu_result[31]~19_combout  & ((\u0|nios2_qsys_0|E_alu_result[25]~43_combout  & 
// ((\u0|nios2_qsys_0|Add1~50_combout ))) # (!\u0|nios2_qsys_0|E_alu_result[25]~43_combout  & (\u0|nios2_qsys_0|Add2~50_combout ))))

	.dataa(\u0|nios2_qsys_0|W_alu_result[31]~19_combout ),
	.datab(\u0|nios2_qsys_0|Add2~50_combout ),
	.datac(\u0|nios2_qsys_0|E_alu_result[25]~43_combout ),
	.datad(\u0|nios2_qsys_0|Add1~50_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_alu_result[25]~44_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_alu_result[25]~44 .lut_mask = 16'hF4A4;
defparam \u0|nios2_qsys_0|E_alu_result[25]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N14
cycloneii_lcell_comb \u0|nios2_qsys_0|E_alu_result[25]~64 (
// Equation(s):
// \u0|nios2_qsys_0|E_alu_result[25]~64_combout  = (!\u0|nios2_qsys_0|R_ctrl_br_cmp~regout  & (!\u0|nios2_qsys_0|R_ctrl_rdctl_inst~regout  & \u0|nios2_qsys_0|E_alu_result[25]~44_combout ))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|R_ctrl_br_cmp~regout ),
	.datac(\u0|nios2_qsys_0|R_ctrl_rdctl_inst~regout ),
	.datad(\u0|nios2_qsys_0|E_alu_result[25]~44_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_alu_result[25]~64_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_alu_result[25]~64 .lut_mask = 16'h0300;
defparam \u0|nios2_qsys_0|E_alu_result[25]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y19_N15
cycloneii_lcell_ff \u0|nios2_qsys_0|W_alu_result[25] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_alu_result[25]~64_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|W_alu_result [25]));

// Location: LCCOMB_X41_Y19_N10
cycloneii_lcell_comb \u0|nios2_qsys_0|W_rf_wr_data[25]~28 (
// Equation(s):
// \u0|nios2_qsys_0|W_rf_wr_data[25]~28_combout  = (\u0|nios2_qsys_0|R_ctrl_ld~regout  & (((\u0|nios2_qsys_0|av_ld_byte3_data [1])))) # (!\u0|nios2_qsys_0|R_ctrl_ld~regout  & (!\u0|nios2_qsys_0|E_alu_result~28_combout  & ((\u0|nios2_qsys_0|W_alu_result 
// [25]))))

	.dataa(\u0|nios2_qsys_0|E_alu_result~28_combout ),
	.datab(\u0|nios2_qsys_0|R_ctrl_ld~regout ),
	.datac(\u0|nios2_qsys_0|av_ld_byte3_data [1]),
	.datad(\u0|nios2_qsys_0|W_alu_result [25]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|W_rf_wr_data[25]~28_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|W_rf_wr_data[25]~28 .lut_mask = 16'hD1C0;
defparam \u0|nios2_qsys_0|W_rf_wr_data[25]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y22_N18
cycloneii_lcell_comb \u0|nios2_qsys_0|R_src1[24]~43 (
// Equation(s):
// \u0|nios2_qsys_0|R_src1[24]~43_combout  = (!\u0|nios2_qsys_0|R_src1~33_combout  & (\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [24] & ((!\u0|nios2_qsys_0|E_valid~regout ) # 
// (!\u0|nios2_qsys_0|R_ctrl_jmp_direct~regout ))))

	.dataa(\u0|nios2_qsys_0|R_ctrl_jmp_direct~regout ),
	.datab(\u0|nios2_qsys_0|R_src1~33_combout ),
	.datac(\u0|nios2_qsys_0|E_valid~regout ),
	.datad(\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [24]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|R_src1[24]~43_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|R_src1[24]~43 .lut_mask = 16'h1300;
defparam \u0|nios2_qsys_0|R_src1[24]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y22_N19
cycloneii_lcell_ff \u0|nios2_qsys_0|E_src1[24] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|R_src1[24]~43_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_src1 [24]));

// Location: LCCOMB_X48_Y20_N16
cycloneii_lcell_comb \u0|nios2_qsys_0|E_logic_result[24]~26 (
// Equation(s):
// \u0|nios2_qsys_0|E_logic_result[24]~26_combout  = (\u0|nios2_qsys_0|E_src2 [24] & (\u0|nios2_qsys_0|R_logic_op [1] $ (((\u0|nios2_qsys_0|R_logic_op [0] & \u0|nios2_qsys_0|E_src1 [24]))))) # (!\u0|nios2_qsys_0|E_src2 [24] & ((\u0|nios2_qsys_0|E_src1 [24] & 
// ((\u0|nios2_qsys_0|R_logic_op [1]))) # (!\u0|nios2_qsys_0|E_src1 [24] & (!\u0|nios2_qsys_0|R_logic_op [0] & !\u0|nios2_qsys_0|R_logic_op [1]))))

	.dataa(\u0|nios2_qsys_0|R_logic_op [0]),
	.datab(\u0|nios2_qsys_0|E_src2 [24]),
	.datac(\u0|nios2_qsys_0|E_src1 [24]),
	.datad(\u0|nios2_qsys_0|R_logic_op [1]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_logic_result[24]~26_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_logic_result[24]~26 .lut_mask = 16'h7C81;
defparam \u0|nios2_qsys_0|E_logic_result[24]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y20_N22
cycloneii_lcell_comb \u0|nios2_qsys_0|E_shift_rot_result_nxt[24]~25 (
// Equation(s):
// \u0|nios2_qsys_0|E_shift_rot_result_nxt[24]~25_combout  = (\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout  & (\u0|nios2_qsys_0|E_shift_rot_result [25])) # (!\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout  & ((\u0|nios2_qsys_0|E_shift_rot_result [23])))

	.dataa(\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout ),
	.datab(\u0|nios2_qsys_0|E_shift_rot_result [25]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|E_shift_rot_result [23]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_shift_rot_result_nxt[24]~25_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_shift_rot_result_nxt[24]~25 .lut_mask = 16'hDD88;
defparam \u0|nios2_qsys_0|E_shift_rot_result_nxt[24]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y20_N23
cycloneii_lcell_ff \u0|nios2_qsys_0|E_shift_rot_result[24] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_shift_rot_result_nxt[24]~25_combout ),
	.sdata(\u0|nios2_qsys_0|E_src1 [24]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u0|nios2_qsys_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_shift_rot_result [24]));

// Location: LCCOMB_X48_Y19_N26
cycloneii_lcell_comb \u0|nios2_qsys_0|E_alu_result[24]~41 (
// Equation(s):
// \u0|nios2_qsys_0|E_alu_result[24]~41_combout  = (\u0|nios2_qsys_0|W_alu_result[31]~19_combout  & ((\u0|nios2_qsys_0|W_alu_result[31]~18_combout  & ((\u0|nios2_qsys_0|E_shift_rot_result [24]))) # (!\u0|nios2_qsys_0|W_alu_result[31]~18_combout  & 
// (\u0|nios2_qsys_0|E_logic_result[24]~26_combout )))) # (!\u0|nios2_qsys_0|W_alu_result[31]~19_combout  & (((\u0|nios2_qsys_0|W_alu_result[31]~18_combout ))))

	.dataa(\u0|nios2_qsys_0|W_alu_result[31]~19_combout ),
	.datab(\u0|nios2_qsys_0|E_logic_result[24]~26_combout ),
	.datac(\u0|nios2_qsys_0|W_alu_result[31]~18_combout ),
	.datad(\u0|nios2_qsys_0|E_shift_rot_result [24]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_alu_result[24]~41_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_alu_result[24]~41 .lut_mask = 16'hF858;
defparam \u0|nios2_qsys_0|E_alu_result[24]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N4
cycloneii_lcell_comb \u0|nios2_qsys_0|E_alu_result[24]~42 (
// Equation(s):
// \u0|nios2_qsys_0|E_alu_result[24]~42_combout  = (\u0|nios2_qsys_0|W_alu_result[31]~19_combout  & (((\u0|nios2_qsys_0|E_alu_result[24]~41_combout )))) # (!\u0|nios2_qsys_0|W_alu_result[31]~19_combout  & ((\u0|nios2_qsys_0|E_alu_result[24]~41_combout  & 
// ((\u0|nios2_qsys_0|Add1~48_combout ))) # (!\u0|nios2_qsys_0|E_alu_result[24]~41_combout  & (\u0|nios2_qsys_0|Add2~48_combout ))))

	.dataa(\u0|nios2_qsys_0|W_alu_result[31]~19_combout ),
	.datab(\u0|nios2_qsys_0|Add2~48_combout ),
	.datac(\u0|nios2_qsys_0|Add1~48_combout ),
	.datad(\u0|nios2_qsys_0|E_alu_result[24]~41_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_alu_result[24]~42_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_alu_result[24]~42 .lut_mask = 16'hFA44;
defparam \u0|nios2_qsys_0|E_alu_result[24]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N6
cycloneii_lcell_comb \u0|nios2_qsys_0|E_alu_result[24]~63 (
// Equation(s):
// \u0|nios2_qsys_0|E_alu_result[24]~63_combout  = (!\u0|nios2_qsys_0|R_ctrl_br_cmp~regout  & (!\u0|nios2_qsys_0|R_ctrl_rdctl_inst~regout  & \u0|nios2_qsys_0|E_alu_result[24]~42_combout ))

	.dataa(\u0|nios2_qsys_0|R_ctrl_br_cmp~regout ),
	.datab(\u0|nios2_qsys_0|R_ctrl_rdctl_inst~regout ),
	.datac(\u0|nios2_qsys_0|E_alu_result[24]~42_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_alu_result[24]~63_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_alu_result[24]~63 .lut_mask = 16'h1010;
defparam \u0|nios2_qsys_0|E_alu_result[24]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y19_N7
cycloneii_lcell_ff \u0|nios2_qsys_0|W_alu_result[24] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_alu_result[24]~63_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|W_alu_result [24]));

// Location: LCCOMB_X41_Y19_N30
cycloneii_lcell_comb \u0|nios2_qsys_0|W_rf_wr_data[24]~27 (
// Equation(s):
// \u0|nios2_qsys_0|W_rf_wr_data[24]~27_combout  = (\u0|nios2_qsys_0|R_ctrl_ld~regout  & (((\u0|nios2_qsys_0|av_ld_byte3_data [0])))) # (!\u0|nios2_qsys_0|R_ctrl_ld~regout  & (!\u0|nios2_qsys_0|E_alu_result~28_combout  & ((\u0|nios2_qsys_0|W_alu_result 
// [24]))))

	.dataa(\u0|nios2_qsys_0|E_alu_result~28_combout ),
	.datab(\u0|nios2_qsys_0|R_ctrl_ld~regout ),
	.datac(\u0|nios2_qsys_0|av_ld_byte3_data [0]),
	.datad(\u0|nios2_qsys_0|W_alu_result [24]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|W_rf_wr_data[24]~27_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|W_rf_wr_data[24]~27 .lut_mask = 16'hD1C0;
defparam \u0|nios2_qsys_0|W_rf_wr_data[24]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y22_N22
cycloneii_lcell_comb \u0|nios2_qsys_0|R_src1[18]~49 (
// Equation(s):
// \u0|nios2_qsys_0|R_src1[18]~49_combout  = (!\u0|nios2_qsys_0|R_src1~33_combout  & (\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [18] & ((!\u0|nios2_qsys_0|E_valid~regout ) # 
// (!\u0|nios2_qsys_0|R_ctrl_jmp_direct~regout ))))

	.dataa(\u0|nios2_qsys_0|R_ctrl_jmp_direct~regout ),
	.datab(\u0|nios2_qsys_0|R_src1~33_combout ),
	.datac(\u0|nios2_qsys_0|E_valid~regout ),
	.datad(\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [18]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|R_src1[18]~49_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|R_src1[18]~49 .lut_mask = 16'h1300;
defparam \u0|nios2_qsys_0|R_src1[18]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y22_N23
cycloneii_lcell_ff \u0|nios2_qsys_0|E_src1[18] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|R_src1[18]~49_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_src1 [18]));

// Location: LCFF_X49_Y20_N29
cycloneii_lcell_ff \u0|nios2_qsys_0|E_shift_rot_result[18] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_shift_rot_result_nxt[18]~16_combout ),
	.sdata(\u0|nios2_qsys_0|E_src1 [18]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u0|nios2_qsys_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_shift_rot_result [18]));

// Location: LCCOMB_X49_Y20_N6
cycloneii_lcell_comb \u0|nios2_qsys_0|E_shift_rot_result_nxt[19]~18 (
// Equation(s):
// \u0|nios2_qsys_0|E_shift_rot_result_nxt[19]~18_combout  = (\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout  & ((\u0|nios2_qsys_0|E_shift_rot_result [20]))) # (!\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout  & (\u0|nios2_qsys_0|E_shift_rot_result [18]))

	.dataa(\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout ),
	.datab(\u0|nios2_qsys_0|E_shift_rot_result [18]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|E_shift_rot_result [20]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_shift_rot_result_nxt[19]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_shift_rot_result_nxt[19]~18 .lut_mask = 16'hEE44;
defparam \u0|nios2_qsys_0|E_shift_rot_result_nxt[19]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y22_N12
cycloneii_lcell_comb \u0|nios2_qsys_0|R_src1[19]~48 (
// Equation(s):
// \u0|nios2_qsys_0|R_src1[19]~48_combout  = (!\u0|nios2_qsys_0|R_src1~33_combout  & (\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [19] & ((!\u0|nios2_qsys_0|E_valid~regout ) # 
// (!\u0|nios2_qsys_0|R_ctrl_jmp_direct~regout ))))

	.dataa(\u0|nios2_qsys_0|R_ctrl_jmp_direct~regout ),
	.datab(\u0|nios2_qsys_0|R_src1~33_combout ),
	.datac(\u0|nios2_qsys_0|E_valid~regout ),
	.datad(\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [19]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|R_src1[19]~48_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|R_src1[19]~48 .lut_mask = 16'h1300;
defparam \u0|nios2_qsys_0|R_src1[19]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y22_N13
cycloneii_lcell_ff \u0|nios2_qsys_0|E_src1[19] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|R_src1[19]~48_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_src1 [19]));

// Location: LCFF_X49_Y20_N7
cycloneii_lcell_ff \u0|nios2_qsys_0|E_shift_rot_result[19] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_shift_rot_result_nxt[19]~18_combout ),
	.sdata(\u0|nios2_qsys_0|E_src1 [19]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u0|nios2_qsys_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_shift_rot_result [19]));

// Location: LCCOMB_X49_Y20_N8
cycloneii_lcell_comb \u0|nios2_qsys_0|E_shift_rot_result_nxt[20]~20 (
// Equation(s):
// \u0|nios2_qsys_0|E_shift_rot_result_nxt[20]~20_combout  = (\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout  & (\u0|nios2_qsys_0|E_shift_rot_result [21])) # (!\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout  & ((\u0|nios2_qsys_0|E_shift_rot_result [19])))

	.dataa(\u0|nios2_qsys_0|E_shift_rot_result [21]),
	.datab(\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|E_shift_rot_result [19]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_shift_rot_result_nxt[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_shift_rot_result_nxt[20]~20 .lut_mask = 16'hBB88;
defparam \u0|nios2_qsys_0|E_shift_rot_result_nxt[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y22_N2
cycloneii_lcell_comb \u0|nios2_qsys_0|R_src1[20]~47 (
// Equation(s):
// \u0|nios2_qsys_0|R_src1[20]~47_combout  = (!\u0|nios2_qsys_0|R_src1~33_combout  & (\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [20] & ((!\u0|nios2_qsys_0|E_valid~regout ) # 
// (!\u0|nios2_qsys_0|R_ctrl_jmp_direct~regout ))))

	.dataa(\u0|nios2_qsys_0|R_ctrl_jmp_direct~regout ),
	.datab(\u0|nios2_qsys_0|R_src1~33_combout ),
	.datac(\u0|nios2_qsys_0|E_valid~regout ),
	.datad(\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [20]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|R_src1[20]~47_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|R_src1[20]~47 .lut_mask = 16'h1300;
defparam \u0|nios2_qsys_0|R_src1[20]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y22_N3
cycloneii_lcell_ff \u0|nios2_qsys_0|E_src1[20] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|R_src1[20]~47_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_src1 [20]));

// Location: LCFF_X49_Y20_N9
cycloneii_lcell_ff \u0|nios2_qsys_0|E_shift_rot_result[20] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_shift_rot_result_nxt[20]~20_combout ),
	.sdata(\u0|nios2_qsys_0|E_src1 [20]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u0|nios2_qsys_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_shift_rot_result [20]));

// Location: LCCOMB_X48_Y20_N8
cycloneii_lcell_comb \u0|nios2_qsys_0|E_shift_rot_result_nxt[21]~22 (
// Equation(s):
// \u0|nios2_qsys_0|E_shift_rot_result_nxt[21]~22_combout  = (\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout  & (\u0|nios2_qsys_0|E_shift_rot_result [22])) # (!\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout  & ((\u0|nios2_qsys_0|E_shift_rot_result [20])))

	.dataa(\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout ),
	.datab(\u0|nios2_qsys_0|E_shift_rot_result [22]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|E_shift_rot_result [20]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_shift_rot_result_nxt[21]~22_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_shift_rot_result_nxt[21]~22 .lut_mask = 16'hDD88;
defparam \u0|nios2_qsys_0|E_shift_rot_result_nxt[21]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y22_N24
cycloneii_lcell_comb \u0|nios2_qsys_0|R_src1[21]~46 (
// Equation(s):
// \u0|nios2_qsys_0|R_src1[21]~46_combout  = (!\u0|nios2_qsys_0|R_src1~33_combout  & (\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [21] & ((!\u0|nios2_qsys_0|E_valid~regout ) # 
// (!\u0|nios2_qsys_0|R_ctrl_jmp_direct~regout ))))

	.dataa(\u0|nios2_qsys_0|R_ctrl_jmp_direct~regout ),
	.datab(\u0|nios2_qsys_0|R_src1~33_combout ),
	.datac(\u0|nios2_qsys_0|E_valid~regout ),
	.datad(\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [21]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|R_src1[21]~46_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|R_src1[21]~46 .lut_mask = 16'h1300;
defparam \u0|nios2_qsys_0|R_src1[21]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y22_N25
cycloneii_lcell_ff \u0|nios2_qsys_0|E_src1[21] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|R_src1[21]~46_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_src1 [21]));

// Location: LCFF_X48_Y20_N9
cycloneii_lcell_ff \u0|nios2_qsys_0|E_shift_rot_result[21] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_shift_rot_result_nxt[21]~22_combout ),
	.sdata(\u0|nios2_qsys_0|E_src1 [21]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u0|nios2_qsys_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_shift_rot_result [21]));

// Location: LCCOMB_X48_Y20_N18
cycloneii_lcell_comb \u0|nios2_qsys_0|E_shift_rot_result_nxt[22]~23 (
// Equation(s):
// \u0|nios2_qsys_0|E_shift_rot_result_nxt[22]~23_combout  = (\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout  & ((\u0|nios2_qsys_0|E_shift_rot_result [23]))) # (!\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout  & (\u0|nios2_qsys_0|E_shift_rot_result [21]))

	.dataa(\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout ),
	.datab(\u0|nios2_qsys_0|E_shift_rot_result [21]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|E_shift_rot_result [23]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_shift_rot_result_nxt[22]~23_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_shift_rot_result_nxt[22]~23 .lut_mask = 16'hEE44;
defparam \u0|nios2_qsys_0|E_shift_rot_result_nxt[22]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y20_N19
cycloneii_lcell_ff \u0|nios2_qsys_0|E_shift_rot_result[22] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_shift_rot_result_nxt[22]~23_combout ),
	.sdata(\u0|nios2_qsys_0|E_src1 [22]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u0|nios2_qsys_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_shift_rot_result [22]));

// Location: LCCOMB_X48_Y20_N28
cycloneii_lcell_comb \u0|nios2_qsys_0|E_shift_rot_result_nxt[23]~24 (
// Equation(s):
// \u0|nios2_qsys_0|E_shift_rot_result_nxt[23]~24_combout  = (\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout  & ((\u0|nios2_qsys_0|E_shift_rot_result [24]))) # (!\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout  & (\u0|nios2_qsys_0|E_shift_rot_result [22]))

	.dataa(\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout ),
	.datab(\u0|nios2_qsys_0|E_shift_rot_result [22]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|E_shift_rot_result [24]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_shift_rot_result_nxt[23]~24_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_shift_rot_result_nxt[23]~24 .lut_mask = 16'hEE44;
defparam \u0|nios2_qsys_0|E_shift_rot_result_nxt[23]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y20_N29
cycloneii_lcell_ff \u0|nios2_qsys_0|E_shift_rot_result[23] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_shift_rot_result_nxt[23]~24_combout ),
	.sdata(\u0|nios2_qsys_0|E_src1 [23]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u0|nios2_qsys_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_shift_rot_result [23]));

// Location: LCCOMB_X48_Y20_N2
cycloneii_lcell_comb \u0|nios2_qsys_0|E_alu_result[23]~39 (
// Equation(s):
// \u0|nios2_qsys_0|E_alu_result[23]~39_combout  = (\u0|nios2_qsys_0|W_alu_result[31]~19_combout  & (\u0|nios2_qsys_0|W_alu_result[31]~18_combout )) # (!\u0|nios2_qsys_0|W_alu_result[31]~19_combout  & ((\u0|nios2_qsys_0|W_alu_result[31]~18_combout  & 
// (\u0|nios2_qsys_0|Add1~46_combout )) # (!\u0|nios2_qsys_0|W_alu_result[31]~18_combout  & ((\u0|nios2_qsys_0|Add2~46_combout )))))

	.dataa(\u0|nios2_qsys_0|W_alu_result[31]~19_combout ),
	.datab(\u0|nios2_qsys_0|W_alu_result[31]~18_combout ),
	.datac(\u0|nios2_qsys_0|Add1~46_combout ),
	.datad(\u0|nios2_qsys_0|Add2~46_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_alu_result[23]~39_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_alu_result[23]~39 .lut_mask = 16'hD9C8;
defparam \u0|nios2_qsys_0|E_alu_result[23]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y20_N12
cycloneii_lcell_comb \u0|nios2_qsys_0|E_alu_result[23]~40 (
// Equation(s):
// \u0|nios2_qsys_0|E_alu_result[23]~40_combout  = (\u0|nios2_qsys_0|E_alu_result[23]~39_combout  & (((\u0|nios2_qsys_0|E_shift_rot_result [23]) # (!\u0|nios2_qsys_0|W_alu_result[31]~19_combout )))) # (!\u0|nios2_qsys_0|E_alu_result[23]~39_combout  & 
// (\u0|nios2_qsys_0|E_logic_result[23]~27_combout  & ((\u0|nios2_qsys_0|W_alu_result[31]~19_combout ))))

	.dataa(\u0|nios2_qsys_0|E_logic_result[23]~27_combout ),
	.datab(\u0|nios2_qsys_0|E_shift_rot_result [23]),
	.datac(\u0|nios2_qsys_0|E_alu_result[23]~39_combout ),
	.datad(\u0|nios2_qsys_0|W_alu_result[31]~19_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_alu_result[23]~40_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_alu_result[23]~40 .lut_mask = 16'hCAF0;
defparam \u0|nios2_qsys_0|E_alu_result[23]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N0
cycloneii_lcell_comb \u0|nios2_qsys_0|E_alu_result[23]~62 (
// Equation(s):
// \u0|nios2_qsys_0|E_alu_result[23]~62_combout  = (!\u0|nios2_qsys_0|R_ctrl_rdctl_inst~regout  & (!\u0|nios2_qsys_0|R_ctrl_br_cmp~regout  & \u0|nios2_qsys_0|E_alu_result[23]~40_combout ))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|R_ctrl_rdctl_inst~regout ),
	.datac(\u0|nios2_qsys_0|R_ctrl_br_cmp~regout ),
	.datad(\u0|nios2_qsys_0|E_alu_result[23]~40_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_alu_result[23]~62_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_alu_result[23]~62 .lut_mask = 16'h0300;
defparam \u0|nios2_qsys_0|E_alu_result[23]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y20_N1
cycloneii_lcell_ff \u0|nios2_qsys_0|W_alu_result[23] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_alu_result[23]~62_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|W_alu_result [23]));

// Location: LCCOMB_X43_Y20_N12
cycloneii_lcell_comb \u0|nios2_qsys_0|W_rf_wr_data[23]~26 (
// Equation(s):
// \u0|nios2_qsys_0|W_rf_wr_data[23]~26_combout  = (\u0|nios2_qsys_0|R_ctrl_ld~regout  & (\u0|nios2_qsys_0|av_ld_byte2_data [7])) # (!\u0|nios2_qsys_0|R_ctrl_ld~regout  & (((!\u0|nios2_qsys_0|E_alu_result~28_combout  & \u0|nios2_qsys_0|W_alu_result [23]))))

	.dataa(\u0|nios2_qsys_0|R_ctrl_ld~regout ),
	.datab(\u0|nios2_qsys_0|av_ld_byte2_data [7]),
	.datac(\u0|nios2_qsys_0|E_alu_result~28_combout ),
	.datad(\u0|nios2_qsys_0|W_alu_result [23]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|W_rf_wr_data[23]~26_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|W_rf_wr_data[23]~26 .lut_mask = 16'h8D88;
defparam \u0|nios2_qsys_0|W_rf_wr_data[23]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N30
cycloneii_lcell_comb \u0|nios2_qsys_0|E_st_data[20]~4 (
// Equation(s):
// \u0|nios2_qsys_0|E_st_data[20]~4_combout  = (\u0|nios2_qsys_0|D_iw [4] & (\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [20])) # (!\u0|nios2_qsys_0|D_iw [4] & 
// ((\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [4])))

	.dataa(\u0|nios2_qsys_0|D_iw [4]),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [20]),
	.datad(\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [4]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_st_data[20]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_st_data[20]~4 .lut_mask = 16'hF5A0;
defparam \u0|nios2_qsys_0|E_st_data[20]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y23_N31
cycloneii_lcell_ff \u0|nios2_qsys_0|d_writedata[20] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_st_data[20]~4_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|d_writedata [20]));

// Location: LCCOMB_X32_Y20_N16
cycloneii_lcell_comb \u0|to_hw_data|data_out[20]~feeder (
// Equation(s):
// \u0|to_hw_data|data_out[20]~feeder_combout  = \u0|nios2_qsys_0|d_writedata [20]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|d_writedata [20]),
	.cin(gnd),
	.combout(\u0|to_hw_data|data_out[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|to_hw_data|data_out[20]~feeder .lut_mask = 16'hFF00;
defparam \u0|to_hw_data|data_out[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y20_N17
cycloneii_lcell_ff \u0|to_hw_data|data_out[20] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|to_hw_data|data_out[20]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|to_hw_data|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|to_hw_data|data_out [20]));

// Location: LCCOMB_X32_Y20_N26
cycloneii_lcell_comb \u0|to_hw_data|readdata[20] (
// Equation(s):
// \u0|to_hw_data|readdata [20] = (!\u0|nios2_qsys_0|W_alu_result [2] & (\u0|to_hw_data|data_out [20] & !\u0|nios2_qsys_0|W_alu_result [3]))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|W_alu_result [2]),
	.datac(\u0|to_hw_data|data_out [20]),
	.datad(\u0|nios2_qsys_0|W_alu_result [3]),
	.cin(gnd),
	.combout(\u0|to_hw_data|readdata [20]),
	.cout());
// synopsys translate_off
defparam \u0|to_hw_data|readdata[20] .lut_mask = 16'h0030;
defparam \u0|to_hw_data|readdata[20] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y20_N27
cycloneii_lcell_ff \u0|to_hw_data_s1_translator|av_readdata_pre[20] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|to_hw_data|readdata [20]),
	.sdata(gnd),
	.aclr(!\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|to_hw_data_s1_translator|av_readdata_pre [20]));

// Location: LCCOMB_X27_Y21_N24
cycloneii_lcell_comb \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 (
// Equation(s):
// \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout  = (\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  
// & (\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [2] & ((VCC)))) # (!\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  
// & (\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [2] $ (((VCC) # (!\u0|jtag_uart_0|fifo_wr~regout )))))
// \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  = 
// CARRY((!\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  & (\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [2] $ 
// (!\u0|jtag_uart_0|fifo_wr~regout ))))

	.dataa(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [2]),
	.datab(\u0|jtag_uart_0|fifo_wr~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ),
	.combout(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout ),
	.cout(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .lut_mask = 16'hA509;
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N26
cycloneii_lcell_comb \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 (
// Equation(s):
// \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout  = (\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  
// & (\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [3] $ (((\u0|jtag_uart_0|fifo_wr~regout ) # (VCC))))) # 
// (!\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  & ((\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [3]) # ((GND))))
// \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  = CARRY((\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [3] $ 
// (\u0|jtag_uart_0|fifo_wr~regout )) # (!\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ))

	.dataa(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [3]),
	.datab(\u0|jtag_uart_0|fifo_wr~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ),
	.combout(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout ),
	.cout(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .lut_mask = 16'h5A6F;
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N28
cycloneii_lcell_comb \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 (
// Equation(s):
// \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout  = (\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  
// & (\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [4] & ((VCC)))) # (!\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  
// & (\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [4] $ (((VCC) # (!\u0|jtag_uart_0|fifo_wr~regout )))))
// \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT  = 
// CARRY((!\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  & (\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [4] $ 
// (!\u0|jtag_uart_0|fifo_wr~regout ))))

	.dataa(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [4]),
	.datab(\u0|jtag_uart_0|fifo_wr~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ),
	.combout(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout ),
	.cout(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 .lut_mask = 16'hA509;
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X27_Y21_N29
cycloneii_lcell_ff \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [4]));

// Location: LCFF_X27_Y21_N21
cycloneii_lcell_ff \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [0]));

// Location: LCCOMB_X25_Y20_N18
cycloneii_lcell_comb \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~9 (
// Equation(s):
// \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~9_combout  = (\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [1] & 
// ((\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~8 ) # (GND))) # (!\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [1] & 
// (!\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~8 ))
// \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~10  = CARRY((\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [1]) # 
// (!\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~8 ))

	.dataa(vcc),
	.datab(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~8 ),
	.combout(\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~9_combout ),
	.cout(\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~10 ));
// synopsys translate_off
defparam \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~9 .lut_mask = 16'hC3CF;
defparam \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N24
cycloneii_lcell_comb \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~15 (
// Equation(s):
// \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~15_combout  = (\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [4] & 
// (!\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~14  & VCC)) # (!\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [4] & 
// (\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~14  $ (GND)))
// \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~16  = CARRY((!\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [4] & 
// !\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~14 ))

	.dataa(vcc),
	.datab(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~14 ),
	.combout(\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~15_combout ),
	.cout(\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~16 ));
// synopsys translate_off
defparam \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~15 .lut_mask = 16'h3C03;
defparam \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N4
cycloneii_lcell_comb \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout  = (\u0|jtag_uart_0|av_waitrequest~regout  & (!\u0|nios2_qsys_0_data_master_translator|read_accepted~regout  & (\u0|nios2_qsys_0|d_read~regout  & 
// \u0|addr_router_001|Equal6~0_combout )))

	.dataa(\u0|jtag_uart_0|av_waitrequest~regout ),
	.datab(\u0|nios2_qsys_0_data_master_translator|read_accepted~regout ),
	.datac(\u0|nios2_qsys_0|d_read~regout ),
	.datad(\u0|addr_router_001|Equal6~0_combout ),
	.cin(gnd),
	.combout(\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 16'h2000;
defparam \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N26
cycloneii_lcell_comb \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2 (
// Equation(s):
// \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout  = (\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout ) # 
// ((\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0] & ((\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]) # 
// (!\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]))))

	.dataa(\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datab(\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datac(\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]),
	.datad(\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout ),
	.cin(gnd),
	.combout(\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2 .lut_mask = 16'hFFD0;
defparam \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y23_N27
cycloneii_lcell_ff \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]));

// Location: LCCOMB_X32_Y23_N8
cycloneii_lcell_comb \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1 (
// Equation(s):
// \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout  = (\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0] & 
// (!\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ((\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout ) # 
// (\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1])))) # (!\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0] & 
// (((\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]))))

	.dataa(\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datab(\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout ),
	.datac(\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datad(\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]),
	.cin(gnd),
	.combout(\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1 .lut_mask = 16'h54F0;
defparam \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y23_N9
cycloneii_lcell_ff \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]));

// Location: LCCOMB_X32_Y23_N22
cycloneii_lcell_comb \u0|jtag_uart_0|av_waitrequest~1 (
// Equation(s):
// \u0|jtag_uart_0|av_waitrequest~1_combout  = (!\u0|jtag_uart_0|av_waitrequest~regout  & (!\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & \u0|addr_router_001|Equal6~0_combout ))

	.dataa(\u0|jtag_uart_0|av_waitrequest~regout ),
	.datab(vcc),
	.datac(\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datad(\u0|addr_router_001|Equal6~0_combout ),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|av_waitrequest~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|av_waitrequest~1 .lut_mask = 16'h0500;
defparam \u0|jtag_uart_0|av_waitrequest~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N4
cycloneii_lcell_comb \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 (
// Equation(s):
// \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout  = \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [0] $ (((VCC) # 
// (!\u0|jtag_uart_0|wr_rfifo~combout )))
// \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  = CARRY(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [0] $ 
// (!\u0|jtag_uart_0|wr_rfifo~combout ))

	.dataa(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [0]),
	.datab(\u0|jtag_uart_0|wr_rfifo~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout ),
	.cout(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .lut_mask = 16'h5599;
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N6
cycloneii_lcell_comb \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 (
// Equation(s):
// \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout  = (\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  
// & (\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [1] $ (((\u0|jtag_uart_0|wr_rfifo~combout ) # (VCC))))) # 
// (!\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  & ((\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [1]) # ((GND))))
// \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  = CARRY((\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [1] $ 
// (\u0|jtag_uart_0|wr_rfifo~combout )) # (!\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ))

	.dataa(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [1]),
	.datab(\u0|jtag_uart_0|wr_rfifo~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ),
	.combout(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout ),
	.cout(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .lut_mask = 16'h5A6F;
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N8
cycloneii_lcell_comb \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 (
// Equation(s):
// \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout  = (\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  
// & (\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [2] & ((VCC)))) # (!\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  
// & (\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [2] $ (((VCC) # (!\u0|jtag_uart_0|wr_rfifo~combout )))))
// \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  = 
// CARRY((!\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  & (\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [2] $ 
// (!\u0|jtag_uart_0|wr_rfifo~combout ))))

	.dataa(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [2]),
	.datab(\u0|jtag_uart_0|wr_rfifo~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ),
	.combout(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout ),
	.cout(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .lut_mask = 16'hA509;
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X25_Y16_N1
cycloneii_lcell_ff \u0|jtag_uart_0|t_dav (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout ),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|t_dav~regout ));

// Location: LCFF_X27_Y16_N21
cycloneii_lcell_ff \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|state~1_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift [10]));

// Location: LCFF_X28_Y16_N3
cycloneii_lcell_ff \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|write_valid (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift [10]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|write_stalled~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|write_valid~regout ));

// Location: LCCOMB_X25_Y16_N24
cycloneii_lcell_comb \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0 (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|jtag_uart_0|t_dav~regout ),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0 .lut_mask = 16'h00FF;
defparam \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y16_N25
cycloneii_lcell_ff \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|tck_t_dav (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~regout ));

// Location: LCCOMB_X28_Y16_N28
cycloneii_lcell_comb \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|write_stalled~0 (
	.dataa(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift [10]),
	.datab(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~regout ),
	.datac(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|write_stalled~regout ),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|write_stalled~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|write_stalled~0 .lut_mask = 16'hA2F2;
defparam \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|write_stalled~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y16_N29
cycloneii_lcell_ff \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|write_stalled (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|write_stalled~0_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|write_stalled~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|write_stalled~regout ));

// Location: LCCOMB_X28_Y16_N2
cycloneii_lcell_comb \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|t_ena~0 (
	.dataa(vcc),
	.datab(\u0|jtag_uart_0|t_dav~regout ),
	.datac(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|write_valid~regout ),
	.datad(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|write_stalled~regout ),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|t_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|t_ena~0 .lut_mask = 16'h0030;
defparam \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|t_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N0
cycloneii_lcell_comb \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|write~0 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|write~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|write~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|write~0 .lut_mask = 16'h0F0F;
defparam \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N16
cycloneii_lcell_comb \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count~8 (
	.dataa(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count~8 .lut_mask = 16'hAA00;
defparam \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y16_N17
cycloneii_lcell_ff \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count~8_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count [4]));

// Location: LCCOMB_X27_Y16_N22
cycloneii_lcell_comb \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count~7 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count~7 .lut_mask = 16'hF000;
defparam \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y16_N23
cycloneii_lcell_ff \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count~7_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count [5]));

// Location: LCCOMB_X27_Y16_N28
cycloneii_lcell_comb \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count~6 (
	.dataa(vcc),
	.datab(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count [5]),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count~6 .lut_mask = 16'hCC00;
defparam \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y16_N29
cycloneii_lcell_ff \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count~6_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count [6]));

// Location: LCCOMB_X27_Y16_N2
cycloneii_lcell_comb \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count~5 (
	.dataa(vcc),
	.datab(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count [6]),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count~5 .lut_mask = 16'hCC00;
defparam \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y16_N3
cycloneii_lcell_ff \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count~5_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count [7]));

// Location: LCCOMB_X27_Y16_N18
cycloneii_lcell_comb \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count~3 (
	.dataa(vcc),
	.datab(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count [7]),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count~3 .lut_mask = 16'hCC00;
defparam \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y16_N19
cycloneii_lcell_ff \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count~3_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count [8]));

// Location: LCCOMB_X28_Y16_N14
cycloneii_lcell_comb \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|wdata[1]~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count [8]),
	.datac(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|state~regout ),
	.datad(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|jupdate~0_combout ),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|wdata[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|wdata[1]~0 .lut_mask = 16'h8000;
defparam \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|wdata[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y17_N1
cycloneii_lcell_ff \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|write (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|write~0_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|wdata[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|write~regout ));

// Location: LCCOMB_X27_Y17_N4
cycloneii_lcell_comb \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|write1~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|write~regout ),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|write1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|write1~feeder .lut_mask = 16'hFF00;
defparam \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|write1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y17_N5
cycloneii_lcell_ff \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|write1 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|write1~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|write1~regout ));

// Location: LCFF_X27_Y17_N7
cycloneii_lcell_ff \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|write2 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|write1~regout ),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|write2~regout ));

// Location: LCCOMB_X27_Y17_N6
cycloneii_lcell_comb \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|always2~0 (
	.dataa(vcc),
	.datab(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|write1~regout ),
	.datac(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|write2~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|always2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|always2~0 .lut_mask = 16'h3C3C;
defparam \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|always2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N26
cycloneii_lcell_comb \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|t_ena~1 (
	.dataa(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rst2~regout ),
	.datab(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|t_ena~0_combout ),
	.datac(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_regout ),
	.datad(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|always2~0_combout ),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|t_ena~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|t_ena~1 .lut_mask = 16'hA800;
defparam \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|t_ena~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y17_N27
cycloneii_lcell_ff \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|t_ena~1_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_regout ));

// Location: LCCOMB_X25_Y17_N0
cycloneii_lcell_comb \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4 (
// Equation(s):
// \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout  = \u0|jtag_uart_0|fifo_rd~0_combout  $ (((!\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout  & 
// \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_regout )))

	.dataa(vcc),
	.datab(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout ),
	.datac(\u0|jtag_uart_0|fifo_rd~0_combout ),
	.datad(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_regout ),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4 .lut_mask = 16'hC3F0;
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y17_N9
cycloneii_lcell_ff \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [2]));

// Location: LCCOMB_X25_Y17_N10
cycloneii_lcell_comb \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 (
// Equation(s):
// \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout  = (\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  
// & (\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [3] $ (((\u0|jtag_uart_0|wr_rfifo~combout ) # (VCC))))) # 
// (!\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  & ((\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [3]) # ((GND))))
// \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  = CARRY((\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [3] $ 
// (\u0|jtag_uart_0|wr_rfifo~combout )) # (!\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ))

	.dataa(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [3]),
	.datab(\u0|jtag_uart_0|wr_rfifo~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ),
	.combout(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout ),
	.cout(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .lut_mask = 16'h5A6F;
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X25_Y17_N11
cycloneii_lcell_ff \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [3]));

// Location: LCFF_X25_Y17_N5
cycloneii_lcell_ff \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [0]));

// Location: LCCOMB_X25_Y20_N2
cycloneii_lcell_comb \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2 (
// Equation(s):
// \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout  = (\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [1]) # 
// ((\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [2]) # ((\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [3]) # 
// (!\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [0])))

	.dataa(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [1]),
	.datab(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [2]),
	.datac(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [3]),
	.datad(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [0]),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2 .lut_mask = 16'hFEFF;
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N12
cycloneii_lcell_comb \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 (
// Equation(s):
// \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout  = (\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  
// & (\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [4] & ((VCC)))) # (!\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  
// & (\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [4] $ (((VCC) # (!\u0|jtag_uart_0|wr_rfifo~combout )))))
// \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT  = 
// CARRY((!\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  & (\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [4] $ 
// (!\u0|jtag_uart_0|wr_rfifo~combout ))))

	.dataa(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [4]),
	.datab(\u0|jtag_uart_0|wr_rfifo~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ),
	.combout(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout ),
	.cout(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 .lut_mask = 16'hA509;
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N14
cycloneii_lcell_comb \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 (
// Equation(s):
// \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout  = \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [5] $ 
// (\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT )

	.dataa(vcc),
	.datab(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ),
	.combout(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 .lut_mask = 16'h3C3C;
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X25_Y17_N15
cycloneii_lcell_ff \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [5]));

// Location: LCCOMB_X25_Y20_N4
cycloneii_lcell_comb \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3 (
// Equation(s):
// \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout  = (\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [4]) # 
// ((\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout ) # ((\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [5]) # (\u0|jtag_uart_0|wr_rfifo~combout 
// )))

	.dataa(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [4]),
	.datab(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout ),
	.datac(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [5]),
	.datad(\u0|jtag_uart_0|wr_rfifo~combout ),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3 .lut_mask = 16'hFFFE;
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N0
cycloneii_lcell_comb \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1 (
// Equation(s):
// \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout  = (\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ) # 
// ((\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout  & ((\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout ) # (!\u0|jtag_uart_0|fifo_rd~0_combout 
// ))))

	.dataa(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ),
	.datab(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout ),
	.datac(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout ),
	.datad(\u0|jtag_uart_0|fifo_rd~0_combout ),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1 .lut_mask = 16'hEAFA;
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y20_N1
cycloneii_lcell_ff \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout ));

// Location: LCCOMB_X32_Y23_N16
cycloneii_lcell_comb \u0|jtag_uart_0|fifo_rd~0 (
// Equation(s):
// \u0|jtag_uart_0|fifo_rd~0_combout  = (\u0|nios2_qsys_0_data_master_translator|uav_read~0_combout  & (\u0|jtag_uart_0|av_waitrequest~1_combout  & (\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout  & 
// !\u0|nios2_qsys_0|W_alu_result [2])))

	.dataa(\u0|nios2_qsys_0_data_master_translator|uav_read~0_combout ),
	.datab(\u0|jtag_uart_0|av_waitrequest~1_combout ),
	.datac(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout ),
	.datad(\u0|nios2_qsys_0|W_alu_result [2]),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|fifo_rd~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|fifo_rd~0 .lut_mask = 16'h0080;
defparam \u0|jtag_uart_0|fifo_rd~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N12
cycloneii_lcell_comb \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0 (
// Equation(s):
// \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout  = (\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [4] & 
// (\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [5] & (\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [3] & 
// \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout )))

	.dataa(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [4]),
	.datab(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [5]),
	.datac(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [3]),
	.datad(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout ),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0 .lut_mask = 16'h8000;
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N30
cycloneii_lcell_comb \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2 (
// Equation(s):
// \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout  = (!\u0|jtag_uart_0|fifo_rd~0_combout  & ((\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout ) # 
// ((\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout  & \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout ))))

	.dataa(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout ),
	.datab(\u0|jtag_uart_0|fifo_rd~0_combout ),
	.datac(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout ),
	.datad(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2 .lut_mask = 16'h3230;
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y20_N31
cycloneii_lcell_ff \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout ));

// Location: LCCOMB_X25_Y20_N8
cycloneii_lcell_comb \u0|jtag_uart_0|wr_rfifo (
// Equation(s):
// \u0|jtag_uart_0|wr_rfifo~combout  = (!\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout  & \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_regout )

	.dataa(vcc),
	.datab(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout ),
	.datac(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|wr_rfifo~combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|wr_rfifo .lut_mask = 16'h3030;
defparam \u0|jtag_uart_0|wr_rfifo .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y17_N13
cycloneii_lcell_ff \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [4]));

// Location: LCCOMB_X32_Y21_N6
cycloneii_lcell_comb \u0|jtag_uart_0|fifo_rd~1 (
// Equation(s):
// \u0|jtag_uart_0|fifo_rd~1_combout  = (\u0|nios2_qsys_0|d_read~regout  & (!\u0|nios2_qsys_0|W_alu_result [2] & (\u0|jtag_uart_0|av_waitrequest~1_combout  & !\u0|nios2_qsys_0_data_master_translator|read_accepted~regout )))

	.dataa(\u0|nios2_qsys_0|d_read~regout ),
	.datab(\u0|nios2_qsys_0|W_alu_result [2]),
	.datac(\u0|jtag_uart_0|av_waitrequest~1_combout ),
	.datad(\u0|nios2_qsys_0_data_master_translator|read_accepted~regout ),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|fifo_rd~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|fifo_rd~1 .lut_mask = 16'h0020;
defparam \u0|jtag_uart_0|fifo_rd~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y21_N7
cycloneii_lcell_ff \u0|jtag_uart_0|read_0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|fifo_rd~1_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|read_0~regout ));

// Location: LCFF_X25_Y20_N25
cycloneii_lcell_ff \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~15_combout ),
	.sdata(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [4]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u0|jtag_uart_0|read_0~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [20]));

// Location: LCCOMB_X32_Y20_N4
cycloneii_lcell_comb \u0|rsp_xbar_mux_001|src_payload~40 (
// Equation(s):
// \u0|rsp_xbar_mux_001|src_payload~40_combout  = (\u0|to_hw_data_s1_translator|read_latency_shift_reg [0] & ((\u0|to_hw_data_s1_translator|av_readdata_pre [20]) # ((\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [20] & 
// \u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0])))) # (!\u0|to_hw_data_s1_translator|read_latency_shift_reg [0] & (((\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [20] & 
// \u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]))))

	.dataa(\u0|to_hw_data_s1_translator|read_latency_shift_reg [0]),
	.datab(\u0|to_hw_data_s1_translator|av_readdata_pre [20]),
	.datac(\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [20]),
	.datad(\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u0|rsp_xbar_mux_001|src_payload~40_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rsp_xbar_mux_001|src_payload~40 .lut_mask = 16'hF888;
defparam \u0|rsp_xbar_mux_001|src_payload~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y24_N11
cycloneii_lcell_ff \u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]~regout ));

// Location: LCCOMB_X38_Y23_N24
cycloneii_lcell_comb \u0|cmd_xbar_demux_001|src2_valid~0 (
// Equation(s):
// \u0|cmd_xbar_demux_001|src2_valid~0_combout  = (\u0|addr_router_001|Equal5~0_combout  & (\u0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout  & (\u0|nios2_qsys_0|W_alu_result [5] & \u0|addr_router_001|Equal2~4_combout 
// )))

	.dataa(\u0|addr_router_001|Equal5~0_combout ),
	.datab(\u0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout ),
	.datac(\u0|nios2_qsys_0|W_alu_result [5]),
	.datad(\u0|addr_router_001|Equal2~4_combout ),
	.cin(gnd),
	.combout(\u0|cmd_xbar_demux_001|src2_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_demux_001|src2_valid~0 .lut_mask = 16'h8000;
defparam \u0|cmd_xbar_demux_001|src2_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N8
cycloneii_lcell_comb \u0|cmd_xbar_mux_002|arb|top_priority_reg[1]~feeder (
// Equation(s):
// \u0|cmd_xbar_mux_002|arb|top_priority_reg[1]~feeder_combout  = \u0|cmd_xbar_mux_002|arb|grant[0]~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|cmd_xbar_mux_002|arb|grant[0]~0_combout ),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_002|arb|top_priority_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_002|arb|top_priority_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \u0|cmd_xbar_mux_002|arb|top_priority_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N18
cycloneii_lcell_comb \u0|cmd_xbar_mux_002|packet_in_progress~0 (
// Equation(s):
// \u0|cmd_xbar_mux_002|packet_in_progress~0_combout  = !\u0|cmd_xbar_mux_002|update_grant~3_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|cmd_xbar_mux_002|update_grant~3_combout ),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_002|packet_in_progress~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_002|packet_in_progress~0 .lut_mask = 16'h00FF;
defparam \u0|cmd_xbar_mux_002|packet_in_progress~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y23_N19
cycloneii_lcell_ff \u0|cmd_xbar_mux_002|packet_in_progress (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|cmd_xbar_mux_002|packet_in_progress~0_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|cmd_xbar_mux_002|packet_in_progress~regout ));

// Location: LCCOMB_X38_Y23_N30
cycloneii_lcell_comb \u0|cmd_xbar_mux_002|update_grant~3 (
// Equation(s):
// \u0|cmd_xbar_mux_002|update_grant~3_combout  = (\u0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~0_combout  & ((\u0|cmd_xbar_mux_002|update_grant~2_combout ) # ((!\u0|cmd_xbar_mux_002|packet_in_progress~regout  & 
// !\u0|cmd_xbar_mux_002|WideOr1~combout )))) # (!\u0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~0_combout  & (!\u0|cmd_xbar_mux_002|packet_in_progress~regout  & ((!\u0|cmd_xbar_mux_002|WideOr1~combout ))))

	.dataa(\u0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~0_combout ),
	.datab(\u0|cmd_xbar_mux_002|packet_in_progress~regout ),
	.datac(\u0|cmd_xbar_mux_002|update_grant~2_combout ),
	.datad(\u0|cmd_xbar_mux_002|WideOr1~combout ),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_002|update_grant~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_002|update_grant~3 .lut_mask = 16'hA0B3;
defparam \u0|cmd_xbar_mux_002|update_grant~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y23_N5
cycloneii_lcell_ff \u0|cmd_xbar_mux_002|saved_grant[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|cmd_xbar_mux_002|arb|grant[1]~1_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cmd_xbar_mux_002|update_grant~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|cmd_xbar_mux_002|saved_grant [1]));

// Location: LCCOMB_X38_Y23_N6
cycloneii_lcell_comb \u0|cmd_xbar_demux|src2_valid~0 (
// Equation(s):
// \u0|cmd_xbar_demux|src2_valid~0_combout  = (\u0|addr_router|Equal2~2_combout  & (\u0|cmd_xbar_demux|src0_valid~2_combout  & (\u0|nios2_qsys_0|F_pc [1] & \u0|nios2_qsys_0|F_pc [2])))

	.dataa(\u0|addr_router|Equal2~2_combout ),
	.datab(\u0|cmd_xbar_demux|src0_valid~2_combout ),
	.datac(\u0|nios2_qsys_0|F_pc [1]),
	.datad(\u0|nios2_qsys_0|F_pc [2]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_demux|src2_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_demux|src2_valid~0 .lut_mask = 16'h8000;
defparam \u0|cmd_xbar_demux|src2_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N14
cycloneii_lcell_comb \u0|cmd_xbar_mux_002|update_grant~2 (
// Equation(s):
// \u0|cmd_xbar_mux_002|update_grant~2_combout  = (\u0|cmd_xbar_demux_001|src2_valid~0_combout  & ((\u0|cmd_xbar_mux_002|saved_grant [1]) # ((\u0|cmd_xbar_mux_002|saved_grant [0] & \u0|cmd_xbar_demux|src2_valid~0_combout )))) # 
// (!\u0|cmd_xbar_demux_001|src2_valid~0_combout  & (((\u0|cmd_xbar_mux_002|saved_grant [0] & \u0|cmd_xbar_demux|src2_valid~0_combout ))))

	.dataa(\u0|cmd_xbar_demux_001|src2_valid~0_combout ),
	.datab(\u0|cmd_xbar_mux_002|saved_grant [1]),
	.datac(\u0|cmd_xbar_mux_002|saved_grant [0]),
	.datad(\u0|cmd_xbar_demux|src2_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_002|update_grant~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_002|update_grant~2 .lut_mask = 16'hF888;
defparam \u0|cmd_xbar_mux_002|update_grant~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N18
cycloneii_lcell_comb \u0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~0 (
// Equation(s):
// \u0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~0_combout  = (!\u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & 
// (\u0|jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override~regout  & \u0|sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~0_combout ))

	.dataa(vcc),
	.datab(\u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datac(\u0|jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override~regout ),
	.datad(\u0|sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~0_combout ),
	.cin(gnd),
	.combout(\u0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~0 .lut_mask = 16'h3000;
defparam \u0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N12
cycloneii_lcell_comb \u0|cmd_xbar_mux_002|always6~0 (
// Equation(s):
// \u0|cmd_xbar_mux_002|always6~0_combout  = (!\u0|cmd_xbar_mux_002|packet_in_progress~regout  & !\u0|cmd_xbar_mux_002|WideOr1~combout )

	.dataa(vcc),
	.datab(\u0|cmd_xbar_mux_002|packet_in_progress~regout ),
	.datac(vcc),
	.datad(\u0|cmd_xbar_mux_002|WideOr1~combout ),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_002|always6~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_002|always6~0 .lut_mask = 16'h0033;
defparam \u0|cmd_xbar_mux_002|always6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N28
cycloneii_lcell_comb \u0|cmd_xbar_mux_002|arb|top_priority_reg[0]~1 (
// Equation(s):
// \u0|cmd_xbar_mux_002|arb|top_priority_reg[0]~1_combout  = (\u0|cmd_xbar_mux_002|arb|top_priority_reg[0]~0_combout  & ((\u0|cmd_xbar_mux_002|always6~0_combout ) # ((\u0|cmd_xbar_mux_002|update_grant~2_combout  & 
// \u0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~0_combout ))))

	.dataa(\u0|cmd_xbar_mux_002|arb|top_priority_reg[0]~0_combout ),
	.datab(\u0|cmd_xbar_mux_002|update_grant~2_combout ),
	.datac(\u0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~0_combout ),
	.datad(\u0|cmd_xbar_mux_002|always6~0_combout ),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_002|arb|top_priority_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_002|arb|top_priority_reg[0]~1 .lut_mask = 16'hAA80;
defparam \u0|cmd_xbar_mux_002|arb|top_priority_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y23_N9
cycloneii_lcell_ff \u0|cmd_xbar_mux_002|arb|top_priority_reg[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|cmd_xbar_mux_002|arb|top_priority_reg[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cmd_xbar_mux_002|arb|top_priority_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|cmd_xbar_mux_002|arb|top_priority_reg [1]));

// Location: LCCOMB_X38_Y23_N4
cycloneii_lcell_comb \u0|cmd_xbar_mux_002|arb|grant[1]~1 (
// Equation(s):
// \u0|cmd_xbar_mux_002|arb|grant[1]~1_combout  = (\u0|cmd_xbar_demux_001|src2_valid~0_combout  & ((\u0|cmd_xbar_mux_002|arb|top_priority_reg [1]) # ((!\u0|cmd_xbar_demux|src2_valid~0_combout  & !\u0|cmd_xbar_mux_002|arb|top_priority_reg [0]))))

	.dataa(\u0|cmd_xbar_demux|src2_valid~0_combout ),
	.datab(\u0|cmd_xbar_mux_002|arb|top_priority_reg [0]),
	.datac(\u0|cmd_xbar_demux_001|src2_valid~0_combout ),
	.datad(\u0|cmd_xbar_mux_002|arb|top_priority_reg [1]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_002|arb|grant[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_002|arb|grant[1]~1 .lut_mask = 16'hF010;
defparam \u0|cmd_xbar_mux_002|arb|grant[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N18
cycloneii_lcell_comb \u0|cmd_xbar_mux_002|arb|top_priority_reg[0]~2 (
// Equation(s):
// \u0|cmd_xbar_mux_002|arb|top_priority_reg[0]~2_combout  = !\u0|cmd_xbar_mux_002|arb|grant[1]~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\u0|cmd_xbar_mux_002|arb|grant[1]~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_002|arb|top_priority_reg[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_002|arb|top_priority_reg[0]~2 .lut_mask = 16'h0F0F;
defparam \u0|cmd_xbar_mux_002|arb|top_priority_reg[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y23_N19
cycloneii_lcell_ff \u0|cmd_xbar_mux_002|arb|top_priority_reg[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|cmd_xbar_mux_002|arb|top_priority_reg[0]~2_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cmd_xbar_mux_002|arb|top_priority_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|cmd_xbar_mux_002|arb|top_priority_reg [0]));

// Location: LCCOMB_X38_Y23_N8
cycloneii_lcell_comb \u0|cmd_xbar_mux_002|arb|grant[0]~0 (
// Equation(s):
// \u0|cmd_xbar_mux_002|arb|grant[0]~0_combout  = (\u0|cmd_xbar_demux|src2_valid~0_combout  & (((!\u0|cmd_xbar_demux_001|src2_valid~0_combout  & \u0|cmd_xbar_mux_002|arb|top_priority_reg [1])) # (!\u0|cmd_xbar_mux_002|arb|top_priority_reg [0])))

	.dataa(\u0|cmd_xbar_demux|src2_valid~0_combout ),
	.datab(\u0|cmd_xbar_mux_002|arb|top_priority_reg [0]),
	.datac(\u0|cmd_xbar_demux_001|src2_valid~0_combout ),
	.datad(\u0|cmd_xbar_mux_002|arb|top_priority_reg [1]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_002|arb|grant[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_002|arb|grant[0]~0 .lut_mask = 16'h2A22;
defparam \u0|cmd_xbar_mux_002|arb|grant[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y23_N9
cycloneii_lcell_ff \u0|cmd_xbar_mux_002|saved_grant[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|cmd_xbar_mux_002|arb|grant[0]~0_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cmd_xbar_mux_002|update_grant~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|cmd_xbar_mux_002|saved_grant [0]));

// Location: LCCOMB_X37_Y24_N10
cycloneii_lcell_comb \u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0 (
// Equation(s):
// \u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout  = (\u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & 
// (\u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]~regout )) # (!\u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & ((\u0|cmd_xbar_mux_002|saved_grant [0])))

	.dataa(vcc),
	.datab(\u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datac(\u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]~regout ),
	.datad(\u0|cmd_xbar_mux_002|saved_grant [0]),
	.cin(gnd),
	.combout(\u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0 .lut_mask = 16'hF3C0;
defparam \u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y24_N9
cycloneii_lcell_ff \u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout ),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout ));

// Location: LCCOMB_X38_Y23_N0
cycloneii_lcell_comb \u0|cmd_xbar_mux_002|src_data[38] (
// Equation(s):
// \u0|cmd_xbar_mux_002|src_data [38] = (\u0|nios2_qsys_0|W_alu_result [2] & ((\u0|cmd_xbar_mux_002|saved_grant [1]) # ((\u0|cmd_xbar_mux_002|saved_grant [0] & \u0|nios2_qsys_0|F_pc [0])))) # (!\u0|nios2_qsys_0|W_alu_result [2] & 
// (((\u0|cmd_xbar_mux_002|saved_grant [0] & \u0|nios2_qsys_0|F_pc [0]))))

	.dataa(\u0|nios2_qsys_0|W_alu_result [2]),
	.datab(\u0|cmd_xbar_mux_002|saved_grant [1]),
	.datac(\u0|cmd_xbar_mux_002|saved_grant [0]),
	.datad(\u0|nios2_qsys_0|F_pc [0]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_002|src_data [38]),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_002|src_data[38] .lut_mask = 16'hF888;
defparam \u0|cmd_xbar_mux_002|src_data[38] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y23_N1
cycloneii_lcell_ff \u0|sysid_qsys_0_control_slave_translator|av_readdata_pre[30] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|cmd_xbar_mux_002|src_data [38]),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|sysid_qsys_0_control_slave_translator|av_readdata_pre [30]));

// Location: LCCOMB_X36_Y24_N16
cycloneii_lcell_comb \u0|rsp_xbar_mux_001|src_payload~4 (
// Equation(s):
// \u0|rsp_xbar_mux_001|src_payload~4_combout  = (\u0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0] & (!\u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout  & 
// \u0|sysid_qsys_0_control_slave_translator|av_readdata_pre [30]))

	.dataa(vcc),
	.datab(\u0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0]),
	.datac(\u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout ),
	.datad(\u0|sysid_qsys_0_control_slave_translator|av_readdata_pre [30]),
	.cin(gnd),
	.combout(\u0|rsp_xbar_mux_001|src_payload~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rsp_xbar_mux_001|src_payload~4 .lut_mask = 16'h0C00;
defparam \u0|rsp_xbar_mux_001|src_payload~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N22
cycloneii_lcell_comb \u0|rsp_xbar_mux_001|src_payload~41 (
// Equation(s):
// \u0|rsp_xbar_mux_001|src_payload~41_combout  = (\u0|rsp_xbar_mux_001|src_payload~39_combout ) # ((\u0|rsp_xbar_mux_001|src_payload~40_combout ) # (\u0|rsp_xbar_mux_001|src_payload~4_combout ))

	.dataa(\u0|rsp_xbar_mux_001|src_payload~39_combout ),
	.datab(vcc),
	.datac(\u0|rsp_xbar_mux_001|src_payload~40_combout ),
	.datad(\u0|rsp_xbar_mux_001|src_payload~4_combout ),
	.cin(gnd),
	.combout(\u0|rsp_xbar_mux_001|src_payload~41_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rsp_xbar_mux_001|src_payload~41 .lut_mask = 16'hFFFA;
defparam \u0|rsp_xbar_mux_001|src_payload~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N26
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_byte2_data[4]~4 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_byte2_data[4]~4_combout  = (\u0|nios2_qsys_0|av_ld_aligning_data~regout  & (\u0|nios2_qsys_0|av_fill_bit~1_combout )) # (!\u0|nios2_qsys_0|av_ld_aligning_data~regout  & ((\u0|rsp_xbar_mux_001|src_payload~41_combout )))

	.dataa(\u0|nios2_qsys_0|av_ld_aligning_data~regout ),
	.datab(\u0|nios2_qsys_0|av_fill_bit~1_combout ),
	.datac(vcc),
	.datad(\u0|rsp_xbar_mux_001|src_payload~41_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_byte2_data[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_byte2_data[4]~4 .lut_mask = 16'hDD88;
defparam \u0|nios2_qsys_0|av_ld_byte2_data[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X52_Y6
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode2|w_anode2182w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode_a|w_anode2182w[2]~0_combout ),
	.ena1(gnd),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~28_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [35]}),
	.portbdatain({\S|data [28]}),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\addrmux|Mux0~0_combout ,\addrmux|Mux1~0_combout ,\addrmux|Mux2~0_combout ,\addrmux|Mux3~0_combout ,\addrmux|Mux4~0_combout ,\addrmux|Mux5~0_combout ,\addrmux|Mux6~0_combout ,\addrmux|Mux7~0_combout }),
	.portbbyteenamasks({vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92 .init_file = "vectadd_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92 .logical_ram_name = "vectadd:u0|vectadd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5e32:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92 .mixed_port_feed_through_mode = "dont_care";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92 .operation_mode = "bidir_dual_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92 .port_a_first_bit_number = 28;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92 .port_a_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92 .port_b_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92 .port_b_address_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92 .port_b_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92 .port_b_byte_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92 .port_b_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92 .port_b_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92 .port_b_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92 .port_b_data_in_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92 .port_b_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92 .port_b_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92 .port_b_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92 .port_b_first_bit_number = 28;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92 .port_b_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92 .port_b_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92 .port_b_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92 .port_b_read_enable_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92 .port_b_read_enable_write_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N4
cycloneii_lcell_comb \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[28]~56 (
// Equation(s):
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[28]~56_combout  = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1])) # 
// (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1] & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92~portadataout ))) # 
// (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1] & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28~portadataout ))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28~portadataout ),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92~portadataout ),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[28]~56_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[28]~56 .lut_mask = 16'hDC98;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[28]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X26_Y6
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode2|w_anode2174w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode_a|w_anode2174w[2]~0_combout ),
	.ena1(gnd),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~28_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [35]}),
	.portbdatain({\S|data [28]}),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\addrmux|Mux0~0_combout ,\addrmux|Mux1~0_combout ,\addrmux|Mux2~0_combout ,\addrmux|Mux3~0_combout ,\addrmux|Mux4~0_combout ,\addrmux|Mux5~0_combout ,\addrmux|Mux6~0_combout ,\addrmux|Mux7~0_combout }),
	.portbbyteenamasks({vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60 .init_file = "vectadd_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60 .logical_ram_name = "vectadd:u0|vectadd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5e32:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60 .mixed_port_feed_through_mode = "dont_care";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60 .operation_mode = "bidir_dual_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60 .port_a_first_bit_number = 28;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60 .port_b_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60 .port_b_address_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60 .port_b_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60 .port_b_byte_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60 .port_b_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60 .port_b_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60 .port_b_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60 .port_b_data_in_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60 .port_b_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60 .port_b_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60 .port_b_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60 .port_b_first_bit_number = 28;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60 .port_b_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60 .port_b_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60 .port_b_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60 .port_b_read_enable_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60 .port_b_read_enable_write_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N6
cycloneii_lcell_comb \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[28]~57 (
// Equation(s):
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[28]~57_combout  = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[28]~56_combout  & 
// (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124 )) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[28]~56_combout  & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60~portadataout ))))) # 
// (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[28]~56_combout ))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124 ),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[28]~56_combout ),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60~portadataout ),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[28]~57_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[28]~57 .lut_mask = 16'hBCB0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[28]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N10
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_byte3_data_nxt~17 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_byte3_data_nxt~17_combout  = (\u0|to_hw_data_s1_translator|av_readdata_pre [28] & ((\u0|to_hw_data_s1_translator|read_latency_shift_reg [0]) # ((\u0|rsp_xbar_demux_001|src1_valid~combout  & 
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[28]~57_combout )))) # (!\u0|to_hw_data_s1_translator|av_readdata_pre [28] & (((\u0|rsp_xbar_demux_001|src1_valid~combout  & 
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[28]~57_combout ))))

	.dataa(\u0|to_hw_data_s1_translator|av_readdata_pre [28]),
	.datab(\u0|to_hw_data_s1_translator|read_latency_shift_reg [0]),
	.datac(\u0|rsp_xbar_demux_001|src1_valid~combout ),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[28]~57_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_byte3_data_nxt~17_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_byte3_data_nxt~17 .lut_mask = 16'hF888;
defparam \u0|nios2_qsys_0|av_ld_byte3_data_nxt~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N6
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_byte3_data_nxt~28 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_byte3_data_nxt~28_combout  = (\u0|rsp_xbar_mux_001|src_payload~4_combout ) # ((\u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg [0] & (\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [28] & 
// !\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout )))

	.dataa(\u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg [0]),
	.datab(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [28]),
	.datac(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout ),
	.datad(\u0|rsp_xbar_mux_001|src_payload~4_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_byte3_data_nxt~28_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_byte3_data_nxt~28 .lut_mask = 16'hFF08;
defparam \u0|nios2_qsys_0|av_ld_byte3_data_nxt~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N24
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_byte3_data_nxt~18 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_byte3_data_nxt~18_combout  = (\u0|nios2_qsys_0|av_ld_aligning_data~regout  & (((\u0|nios2_qsys_0|av_fill_bit~1_combout )))) # (!\u0|nios2_qsys_0|av_ld_aligning_data~regout  & ((\u0|nios2_qsys_0|av_ld_byte3_data_nxt~17_combout ) # 
// ((\u0|nios2_qsys_0|av_ld_byte3_data_nxt~28_combout ))))

	.dataa(\u0|nios2_qsys_0|av_ld_aligning_data~regout ),
	.datab(\u0|nios2_qsys_0|av_ld_byte3_data_nxt~17_combout ),
	.datac(\u0|nios2_qsys_0|av_ld_byte3_data_nxt~28_combout ),
	.datad(\u0|nios2_qsys_0|av_fill_bit~1_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_byte3_data_nxt~18_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_byte3_data_nxt~18 .lut_mask = 16'hFE54;
defparam \u0|nios2_qsys_0|av_ld_byte3_data_nxt~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y20_N25
cycloneii_lcell_ff \u0|nios2_qsys_0|av_ld_byte3_data[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|av_ld_byte3_data_nxt~18_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|av_ld_rshift8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|av_ld_byte3_data [4]));

// Location: LCFF_X44_Y20_N27
cycloneii_lcell_ff \u0|nios2_qsys_0|av_ld_byte2_data[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|av_ld_byte2_data[4]~4_combout ),
	.sdata(\u0|nios2_qsys_0|av_ld_byte3_data [4]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\u0|nios2_qsys_0|av_ld_rshift8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|av_ld_byte2_data [4]));

// Location: LCCOMB_X44_Y20_N10
cycloneii_lcell_comb \u0|nios2_qsys_0|W_rf_wr_data[20]~23 (
// Equation(s):
// \u0|nios2_qsys_0|W_rf_wr_data[20]~23_combout  = (\u0|nios2_qsys_0|R_ctrl_ld~regout  & (((\u0|nios2_qsys_0|av_ld_byte2_data [4])))) # (!\u0|nios2_qsys_0|R_ctrl_ld~regout  & (\u0|nios2_qsys_0|W_alu_result [20] & (!\u0|nios2_qsys_0|E_alu_result~28_combout 
// )))

	.dataa(\u0|nios2_qsys_0|W_alu_result [20]),
	.datab(\u0|nios2_qsys_0|E_alu_result~28_combout ),
	.datac(\u0|nios2_qsys_0|R_ctrl_ld~regout ),
	.datad(\u0|nios2_qsys_0|av_ld_byte2_data [4]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|W_rf_wr_data[20]~23_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|W_rf_wr_data[20]~23 .lut_mask = 16'hF202;
defparam \u0|nios2_qsys_0|W_rf_wr_data[20]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y21_N18
cycloneii_lcell_comb \u0|nios2_qsys_0|E_src1[16]~1 (
// Equation(s):
// \u0|nios2_qsys_0|E_src1[16]~1_combout  = (\u0|nios2_qsys_0|R_src1~32_combout  & (\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [16])) # (!\u0|nios2_qsys_0|R_src1~32_combout  & ((\u0|nios2_qsys_0|D_iw [20])))

	.dataa(\u0|nios2_qsys_0|R_src1~32_combout ),
	.datab(\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [16]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|D_iw [20]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_src1[16]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_src1[16]~1 .lut_mask = 16'hDD88;
defparam \u0|nios2_qsys_0|E_src1[16]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N24
cycloneii_lcell_comb \u0|nios2_qsys_0|F_pc_plus_one[12]~24 (
// Equation(s):
// \u0|nios2_qsys_0|F_pc_plus_one[12]~24_combout  = (\u0|nios2_qsys_0|F_pc [12] & (\u0|nios2_qsys_0|F_pc_plus_one[11]~23  $ (GND))) # (!\u0|nios2_qsys_0|F_pc [12] & (!\u0|nios2_qsys_0|F_pc_plus_one[11]~23  & VCC))
// \u0|nios2_qsys_0|F_pc_plus_one[12]~25  = CARRY((\u0|nios2_qsys_0|F_pc [12] & !\u0|nios2_qsys_0|F_pc_plus_one[11]~23 ))

	.dataa(\u0|nios2_qsys_0|F_pc [12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|F_pc_plus_one[11]~23 ),
	.combout(\u0|nios2_qsys_0|F_pc_plus_one[12]~24_combout ),
	.cout(\u0|nios2_qsys_0|F_pc_plus_one[12]~25 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_pc_plus_one[12]~24 .lut_mask = 16'hA50A;
defparam \u0|nios2_qsys_0|F_pc_plus_one[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N26
cycloneii_lcell_comb \u0|nios2_qsys_0|F_pc_plus_one[13]~26 (
// Equation(s):
// \u0|nios2_qsys_0|F_pc_plus_one[13]~26_combout  = (\u0|nios2_qsys_0|F_pc [13] & (!\u0|nios2_qsys_0|F_pc_plus_one[12]~25 )) # (!\u0|nios2_qsys_0|F_pc [13] & ((\u0|nios2_qsys_0|F_pc_plus_one[12]~25 ) # (GND)))
// \u0|nios2_qsys_0|F_pc_plus_one[13]~27  = CARRY((!\u0|nios2_qsys_0|F_pc_plus_one[12]~25 ) # (!\u0|nios2_qsys_0|F_pc [13]))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|F_pc [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|F_pc_plus_one[12]~25 ),
	.combout(\u0|nios2_qsys_0|F_pc_plus_one[13]~26_combout ),
	.cout(\u0|nios2_qsys_0|F_pc_plus_one[13]~27 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_pc_plus_one[13]~26 .lut_mask = 16'h3C3F;
defparam \u0|nios2_qsys_0|F_pc_plus_one[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N28
cycloneii_lcell_comb \u0|nios2_qsys_0|F_pc_plus_one[14]~28 (
// Equation(s):
// \u0|nios2_qsys_0|F_pc_plus_one[14]~28_combout  = (\u0|nios2_qsys_0|F_pc [14] & (!\u0|nios2_qsys_0|F_pc_plus_one[13]~27  & VCC)) # (!\u0|nios2_qsys_0|F_pc [14] & (\u0|nios2_qsys_0|F_pc_plus_one[13]~27  $ (GND)))
// \u0|nios2_qsys_0|F_pc_plus_one[14]~29  = CARRY((!\u0|nios2_qsys_0|F_pc [14] & !\u0|nios2_qsys_0|F_pc_plus_one[13]~27 ))

	.dataa(\u0|nios2_qsys_0|F_pc [14]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|F_pc_plus_one[13]~27 ),
	.combout(\u0|nios2_qsys_0|F_pc_plus_one[14]~28_combout ),
	.cout(\u0|nios2_qsys_0|F_pc_plus_one[14]~29 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_pc_plus_one[14]~28 .lut_mask = 16'h5A05;
defparam \u0|nios2_qsys_0|F_pc_plus_one[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X45_Y21_N19
cycloneii_lcell_ff \u0|nios2_qsys_0|E_src1[16] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_src1[16]~1_combout ),
	.sdata(\u0|nios2_qsys_0|F_pc_plus_one[14]~28_combout ),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u0|nios2_qsys_0|R_src1~33_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_src1 [16]));

// Location: LCCOMB_X45_Y19_N30
cycloneii_lcell_comb \u0|nios2_qsys_0|E_logic_result[16]~1 (
// Equation(s):
// \u0|nios2_qsys_0|E_logic_result[16]~1_combout  = (\u0|nios2_qsys_0|E_src1 [16] & (\u0|nios2_qsys_0|R_logic_op [1] $ (((\u0|nios2_qsys_0|R_logic_op [0] & \u0|nios2_qsys_0|E_src2 [16]))))) # (!\u0|nios2_qsys_0|E_src1 [16] & ((\u0|nios2_qsys_0|R_logic_op [1] 
// & ((\u0|nios2_qsys_0|E_src2 [16]))) # (!\u0|nios2_qsys_0|R_logic_op [1] & (!\u0|nios2_qsys_0|R_logic_op [0] & !\u0|nios2_qsys_0|E_src2 [16]))))

	.dataa(\u0|nios2_qsys_0|R_logic_op [0]),
	.datab(\u0|nios2_qsys_0|E_src1 [16]),
	.datac(\u0|nios2_qsys_0|R_logic_op [1]),
	.datad(\u0|nios2_qsys_0|E_src2 [16]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_logic_result[16]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_logic_result[16]~1 .lut_mask = 16'h78C1;
defparam \u0|nios2_qsys_0|E_logic_result[16]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N0
cycloneii_lcell_comb \u0|nios2_qsys_0|E_arith_result[16]~1 (
// Equation(s):
// \u0|nios2_qsys_0|E_arith_result[16]~1_combout  = (\u0|nios2_qsys_0|E_alu_sub~regout  & ((\u0|nios2_qsys_0|Add1~32_combout ))) # (!\u0|nios2_qsys_0|E_alu_sub~regout  & (\u0|nios2_qsys_0|Add2~32_combout ))

	.dataa(\u0|nios2_qsys_0|Add2~32_combout ),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|E_alu_sub~regout ),
	.datad(\u0|nios2_qsys_0|Add1~32_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_arith_result[16]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_arith_result[16]~1 .lut_mask = 16'hFA0A;
defparam \u0|nios2_qsys_0|E_arith_result[16]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N2
cycloneii_lcell_comb \u0|nios2_qsys_0|W_alu_result[16]~1 (
// Equation(s):
// \u0|nios2_qsys_0|W_alu_result[16]~1_combout  = (\u0|nios2_qsys_0|R_ctrl_logic~regout  & (\u0|nios2_qsys_0|E_logic_result[16]~1_combout )) # (!\u0|nios2_qsys_0|R_ctrl_logic~regout  & ((\u0|nios2_qsys_0|E_arith_result[16]~1_combout )))

	.dataa(\u0|nios2_qsys_0|R_ctrl_logic~regout ),
	.datab(\u0|nios2_qsys_0|E_logic_result[16]~1_combout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|E_arith_result[16]~1_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|W_alu_result[16]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|W_alu_result[16]~1 .lut_mask = 16'hDD88;
defparam \u0|nios2_qsys_0|W_alu_result[16]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y21_N0
cycloneii_lcell_comb \u0|nios2_qsys_0|E_shift_rot_result_nxt[15]~2 (
// Equation(s):
// \u0|nios2_qsys_0|E_shift_rot_result_nxt[15]~2_combout  = (\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout  & ((\u0|nios2_qsys_0|E_shift_rot_result [16]))) # (!\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout  & (\u0|nios2_qsys_0|E_shift_rot_result [14]))

	.dataa(\u0|nios2_qsys_0|E_shift_rot_result [14]),
	.datab(\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|E_shift_rot_result [16]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_shift_rot_result_nxt[15]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_shift_rot_result_nxt[15]~2 .lut_mask = 16'hEE22;
defparam \u0|nios2_qsys_0|E_shift_rot_result_nxt[15]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y21_N1
cycloneii_lcell_ff \u0|nios2_qsys_0|E_shift_rot_result[15] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_shift_rot_result_nxt[15]~2_combout ),
	.sdata(\u0|nios2_qsys_0|E_src1 [15]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u0|nios2_qsys_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_shift_rot_result [15]));

// Location: LCCOMB_X49_Y20_N2
cycloneii_lcell_comb \u0|nios2_qsys_0|E_shift_rot_result_nxt[16]~1 (
// Equation(s):
// \u0|nios2_qsys_0|E_shift_rot_result_nxt[16]~1_combout  = (\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout  & (\u0|nios2_qsys_0|E_shift_rot_result [17])) # (!\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout  & ((\u0|nios2_qsys_0|E_shift_rot_result [15])))

	.dataa(\u0|nios2_qsys_0|E_shift_rot_result [17]),
	.datab(\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|E_shift_rot_result [15]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_shift_rot_result_nxt[16]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_shift_rot_result_nxt[16]~1 .lut_mask = 16'hBB88;
defparam \u0|nios2_qsys_0|E_shift_rot_result_nxt[16]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y20_N3
cycloneii_lcell_ff \u0|nios2_qsys_0|E_shift_rot_result[16] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_shift_rot_result_nxt[16]~1_combout ),
	.sdata(\u0|nios2_qsys_0|E_src1 [16]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u0|nios2_qsys_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_shift_rot_result [16]));

// Location: LCFF_X45_Y19_N3
cycloneii_lcell_ff \u0|nios2_qsys_0|W_alu_result[16] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|W_alu_result[16]~1_combout ),
	.sdata(\u0|nios2_qsys_0|E_shift_rot_result [16]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(\u0|nios2_qsys_0|E_alu_result~28_combout ),
	.sload(\u0|nios2_qsys_0|R_ctrl_shift_rot~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|W_alu_result [16]));

// Location: LCCOMB_X41_Y21_N18
cycloneii_lcell_comb \u0|nios2_qsys_0|W_rf_wr_data[16]~7 (
// Equation(s):
// \u0|nios2_qsys_0|W_rf_wr_data[16]~7_combout  = (\u0|nios2_qsys_0|R_ctrl_ld~regout  & (((\u0|nios2_qsys_0|av_ld_byte2_data [0])))) # (!\u0|nios2_qsys_0|R_ctrl_ld~regout  & (\u0|nios2_qsys_0|W_alu_result [16] & (!\u0|nios2_qsys_0|E_alu_result~28_combout )))

	.dataa(\u0|nios2_qsys_0|R_ctrl_ld~regout ),
	.datab(\u0|nios2_qsys_0|W_alu_result [16]),
	.datac(\u0|nios2_qsys_0|E_alu_result~28_combout ),
	.datad(\u0|nios2_qsys_0|av_ld_byte2_data [0]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|W_rf_wr_data[16]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|W_rf_wr_data[16]~7 .lut_mask = 16'hAE04;
defparam \u0|nios2_qsys_0|W_rf_wr_data[16]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y21_N4
cycloneii_lcell_comb \u0|nios2_qsys_0|E_src1[14]~3 (
// Equation(s):
// \u0|nios2_qsys_0|E_src1[14]~3_combout  = (\u0|nios2_qsys_0|R_src1~32_combout  & (\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [14])) # (!\u0|nios2_qsys_0|R_src1~32_combout  & ((\u0|nios2_qsys_0|D_iw [18])))

	.dataa(\u0|nios2_qsys_0|R_src1~32_combout ),
	.datab(\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [14]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|D_iw [18]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_src1[14]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_src1[14]~3 .lut_mask = 16'hDD88;
defparam \u0|nios2_qsys_0|E_src1[14]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y21_N5
cycloneii_lcell_ff \u0|nios2_qsys_0|E_src1[14] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_src1[14]~3_combout ),
	.sdata(\u0|nios2_qsys_0|F_pc_plus_one[12]~24_combout ),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u0|nios2_qsys_0|R_src1~33_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_src1 [14]));

// Location: LCCOMB_X46_Y18_N26
cycloneii_lcell_comb \u0|nios2_qsys_0|F_pc[12]~1 (
// Equation(s):
// \u0|nios2_qsys_0|F_pc[12]~1_combout  = (\u0|nios2_qsys_0|E_alu_sub~regout  & ((\u0|nios2_qsys_0|Add1~28_combout ))) # (!\u0|nios2_qsys_0|E_alu_sub~regout  & (\u0|nios2_qsys_0|Add2~28_combout ))

	.dataa(\u0|nios2_qsys_0|E_alu_sub~regout ),
	.datab(\u0|nios2_qsys_0|Add2~28_combout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|Add1~28_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_pc[12]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_pc[12]~1 .lut_mask = 16'hEE44;
defparam \u0|nios2_qsys_0|F_pc[12]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N6
cycloneii_lcell_comb \u0|nios2_qsys_0|W_alu_result[14]~3 (
// Equation(s):
// \u0|nios2_qsys_0|W_alu_result[14]~3_combout  = (\u0|nios2_qsys_0|R_ctrl_logic~regout  & (\u0|nios2_qsys_0|E_logic_result[14]~3_combout )) # (!\u0|nios2_qsys_0|R_ctrl_logic~regout  & ((\u0|nios2_qsys_0|F_pc[12]~1_combout )))

	.dataa(\u0|nios2_qsys_0|E_logic_result[14]~3_combout ),
	.datab(\u0|nios2_qsys_0|R_ctrl_logic~regout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|F_pc[12]~1_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|W_alu_result[14]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|W_alu_result[14]~3 .lut_mask = 16'hBB88;
defparam \u0|nios2_qsys_0|W_alu_result[14]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y21_N30
cycloneii_lcell_comb \u0|nios2_qsys_0|E_shift_rot_result_nxt[13]~13 (
// Equation(s):
// \u0|nios2_qsys_0|E_shift_rot_result_nxt[13]~13_combout  = (\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout  & ((\u0|nios2_qsys_0|E_shift_rot_result [14]))) # (!\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout  & (\u0|nios2_qsys_0|E_shift_rot_result [12]))

	.dataa(\u0|nios2_qsys_0|E_shift_rot_result [12]),
	.datab(\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|E_shift_rot_result [14]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_shift_rot_result_nxt[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_shift_rot_result_nxt[13]~13 .lut_mask = 16'hEE22;
defparam \u0|nios2_qsys_0|E_shift_rot_result_nxt[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y21_N31
cycloneii_lcell_ff \u0|nios2_qsys_0|E_shift_rot_result[13] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_shift_rot_result_nxt[13]~13_combout ),
	.sdata(\u0|nios2_qsys_0|E_src1 [13]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u0|nios2_qsys_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_shift_rot_result [13]));

// Location: LCCOMB_X48_Y21_N10
cycloneii_lcell_comb \u0|nios2_qsys_0|E_shift_rot_result_nxt[14]~3 (
// Equation(s):
// \u0|nios2_qsys_0|E_shift_rot_result_nxt[14]~3_combout  = (\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout  & (\u0|nios2_qsys_0|E_shift_rot_result [15])) # (!\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout  & ((\u0|nios2_qsys_0|E_shift_rot_result [13])))

	.dataa(\u0|nios2_qsys_0|E_shift_rot_result [15]),
	.datab(\u0|nios2_qsys_0|E_shift_rot_result [13]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_shift_rot_result_nxt[14]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_shift_rot_result_nxt[14]~3 .lut_mask = 16'hAACC;
defparam \u0|nios2_qsys_0|E_shift_rot_result_nxt[14]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y21_N11
cycloneii_lcell_ff \u0|nios2_qsys_0|E_shift_rot_result[14] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_shift_rot_result_nxt[14]~3_combout ),
	.sdata(\u0|nios2_qsys_0|E_src1 [14]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u0|nios2_qsys_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_shift_rot_result [14]));

// Location: LCFF_X45_Y19_N7
cycloneii_lcell_ff \u0|nios2_qsys_0|W_alu_result[14] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|W_alu_result[14]~3_combout ),
	.sdata(\u0|nios2_qsys_0|E_shift_rot_result [14]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(\u0|nios2_qsys_0|E_alu_result~28_combout ),
	.sload(\u0|nios2_qsys_0|R_ctrl_shift_rot~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|W_alu_result [14]));

// Location: LCCOMB_X41_Y21_N12
cycloneii_lcell_comb \u0|nios2_qsys_0|W_rf_wr_data[14]~9 (
// Equation(s):
// \u0|nios2_qsys_0|W_rf_wr_data[14]~9_combout  = (\u0|nios2_qsys_0|R_ctrl_ld~regout  & (\u0|nios2_qsys_0|av_ld_byte1_data [6])) # (!\u0|nios2_qsys_0|R_ctrl_ld~regout  & (((!\u0|nios2_qsys_0|E_alu_result~28_combout  & \u0|nios2_qsys_0|W_alu_result [14]))))

	.dataa(\u0|nios2_qsys_0|av_ld_byte1_data [6]),
	.datab(\u0|nios2_qsys_0|E_alu_result~28_combout ),
	.datac(\u0|nios2_qsys_0|W_alu_result [14]),
	.datad(\u0|nios2_qsys_0|R_ctrl_ld~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|W_rf_wr_data[14]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|W_rf_wr_data[14]~9 .lut_mask = 16'hAA30;
defparam \u0|nios2_qsys_0|W_rf_wr_data[14]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N26
cycloneii_lcell_comb \u0|nios2_qsys_0|R_src2_lo[12]~4 (
// Equation(s):
// \u0|nios2_qsys_0|R_src2_lo[12]~4_combout  = (!\u0|nios2_qsys_0|R_src2_lo~0_combout  & ((\u0|nios2_qsys_0|R_src2_use_imm~regout  & (\u0|nios2_qsys_0|D_iw [18])) # (!\u0|nios2_qsys_0|R_src2_use_imm~regout  & 
// ((\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [12])))))

	.dataa(\u0|nios2_qsys_0|R_src2_use_imm~regout ),
	.datab(\u0|nios2_qsys_0|R_src2_lo~0_combout ),
	.datac(\u0|nios2_qsys_0|D_iw [18]),
	.datad(\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [12]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|R_src2_lo[12]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|R_src2_lo[12]~4 .lut_mask = 16'h3120;
defparam \u0|nios2_qsys_0|R_src2_lo[12]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y23_N27
cycloneii_lcell_ff \u0|nios2_qsys_0|E_src2[12] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|R_src2_lo[12]~4_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_src2 [12]));

// Location: LCCOMB_X45_Y21_N28
cycloneii_lcell_comb \u0|nios2_qsys_0|E_logic_result[12]~4 (
// Equation(s):
// \u0|nios2_qsys_0|E_logic_result[12]~4_combout  = (\u0|nios2_qsys_0|E_src1 [12] & (\u0|nios2_qsys_0|R_logic_op [1] $ (((\u0|nios2_qsys_0|R_logic_op [0] & \u0|nios2_qsys_0|E_src2 [12]))))) # (!\u0|nios2_qsys_0|E_src1 [12] & ((\u0|nios2_qsys_0|R_logic_op [1] 
// & ((\u0|nios2_qsys_0|E_src2 [12]))) # (!\u0|nios2_qsys_0|R_logic_op [1] & (!\u0|nios2_qsys_0|R_logic_op [0] & !\u0|nios2_qsys_0|E_src2 [12]))))

	.dataa(\u0|nios2_qsys_0|E_src1 [12]),
	.datab(\u0|nios2_qsys_0|R_logic_op [1]),
	.datac(\u0|nios2_qsys_0|R_logic_op [0]),
	.datad(\u0|nios2_qsys_0|E_src2 [12]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_logic_result[12]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_logic_result[12]~4 .lut_mask = 16'h6C89;
defparam \u0|nios2_qsys_0|E_logic_result[12]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N16
cycloneii_lcell_comb \u0|nios2_qsys_0|W_alu_result[12]~5 (
// Equation(s):
// \u0|nios2_qsys_0|W_alu_result[12]~5_combout  = (\u0|nios2_qsys_0|R_ctrl_logic~regout  & (\u0|nios2_qsys_0|E_logic_result[12]~4_combout )) # (!\u0|nios2_qsys_0|R_ctrl_logic~regout  & ((\u0|nios2_qsys_0|F_pc[10]~3_combout )))

	.dataa(\u0|nios2_qsys_0|R_ctrl_logic~regout ),
	.datab(\u0|nios2_qsys_0|E_logic_result[12]~4_combout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|F_pc[10]~3_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|W_alu_result[12]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|W_alu_result[12]~5 .lut_mask = 16'hDD88;
defparam \u0|nios2_qsys_0|W_alu_result[12]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y21_N12
cycloneii_lcell_comb \u0|nios2_qsys_0|E_shift_rot_result_nxt[12]~4 (
// Equation(s):
// \u0|nios2_qsys_0|E_shift_rot_result_nxt[12]~4_combout  = (\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout  & ((\u0|nios2_qsys_0|E_shift_rot_result [13]))) # (!\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout  & (\u0|nios2_qsys_0|E_shift_rot_result [11]))

	.dataa(\u0|nios2_qsys_0|E_shift_rot_result [11]),
	.datab(\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|E_shift_rot_result [13]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_shift_rot_result_nxt[12]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_shift_rot_result_nxt[12]~4 .lut_mask = 16'hEE22;
defparam \u0|nios2_qsys_0|E_shift_rot_result_nxt[12]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y21_N24
cycloneii_lcell_comb \u0|nios2_qsys_0|E_src1[12]~5 (
// Equation(s):
// \u0|nios2_qsys_0|E_src1[12]~5_combout  = (\u0|nios2_qsys_0|R_src1~32_combout  & ((\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [12]))) # (!\u0|nios2_qsys_0|R_src1~32_combout  & (\u0|nios2_qsys_0|D_iw [16]))

	.dataa(\u0|nios2_qsys_0|R_src1~32_combout ),
	.datab(\u0|nios2_qsys_0|D_iw [16]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [12]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_src1[12]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_src1[12]~5 .lut_mask = 16'hEE44;
defparam \u0|nios2_qsys_0|E_src1[12]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y21_N25
cycloneii_lcell_ff \u0|nios2_qsys_0|E_src1[12] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_src1[12]~5_combout ),
	.sdata(\u0|nios2_qsys_0|F_pc_plus_one[10]~20_combout ),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u0|nios2_qsys_0|R_src1~33_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_src1 [12]));

// Location: LCFF_X48_Y21_N13
cycloneii_lcell_ff \u0|nios2_qsys_0|E_shift_rot_result[12] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_shift_rot_result_nxt[12]~4_combout ),
	.sdata(\u0|nios2_qsys_0|E_src1 [12]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u0|nios2_qsys_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_shift_rot_result [12]));

// Location: LCFF_X44_Y21_N17
cycloneii_lcell_ff \u0|nios2_qsys_0|W_alu_result[12] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|W_alu_result[12]~5_combout ),
	.sdata(\u0|nios2_qsys_0|E_shift_rot_result [12]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(\u0|nios2_qsys_0|E_alu_result~28_combout ),
	.sload(\u0|nios2_qsys_0|R_ctrl_shift_rot~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|W_alu_result [12]));

// Location: LCCOMB_X44_Y20_N2
cycloneii_lcell_comb \u0|nios2_qsys_0|W_rf_wr_data[12]~11 (
// Equation(s):
// \u0|nios2_qsys_0|W_rf_wr_data[12]~11_combout  = (\u0|nios2_qsys_0|R_ctrl_ld~regout  & (\u0|nios2_qsys_0|av_ld_byte1_data [4])) # (!\u0|nios2_qsys_0|R_ctrl_ld~regout  & (((\u0|nios2_qsys_0|W_alu_result [12] & !\u0|nios2_qsys_0|E_alu_result~28_combout ))))

	.dataa(\u0|nios2_qsys_0|av_ld_byte1_data [4]),
	.datab(\u0|nios2_qsys_0|R_ctrl_ld~regout ),
	.datac(\u0|nios2_qsys_0|W_alu_result [12]),
	.datad(\u0|nios2_qsys_0|E_alu_result~28_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|W_rf_wr_data[12]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|W_rf_wr_data[12]~11 .lut_mask = 16'h88B8;
defparam \u0|nios2_qsys_0|W_rf_wr_data[12]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y21_N2
cycloneii_lcell_comb \u0|nios2_qsys_0|E_src1[11]~6 (
// Equation(s):
// \u0|nios2_qsys_0|E_src1[11]~6_combout  = (\u0|nios2_qsys_0|R_src1~32_combout  & ((\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [11]))) # (!\u0|nios2_qsys_0|R_src1~32_combout  & (\u0|nios2_qsys_0|D_iw [15]))

	.dataa(\u0|nios2_qsys_0|R_src1~32_combout ),
	.datab(\u0|nios2_qsys_0|D_iw [15]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [11]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_src1[11]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_src1[11]~6 .lut_mask = 16'hEE44;
defparam \u0|nios2_qsys_0|E_src1[11]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y21_N3
cycloneii_lcell_ff \u0|nios2_qsys_0|E_src1[11] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_src1[11]~6_combout ),
	.sdata(\u0|nios2_qsys_0|F_pc_plus_one[9]~18_combout ),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u0|nios2_qsys_0|R_src1~33_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_src1 [11]));

// Location: LCCOMB_X45_Y20_N24
cycloneii_lcell_comb \u0|nios2_qsys_0|E_arith_result[11]~2 (
// Equation(s):
// \u0|nios2_qsys_0|E_arith_result[11]~2_combout  = (\u0|nios2_qsys_0|E_alu_sub~regout  & ((\u0|nios2_qsys_0|Add1~22_combout ))) # (!\u0|nios2_qsys_0|E_alu_sub~regout  & (\u0|nios2_qsys_0|Add2~22_combout ))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|E_alu_sub~regout ),
	.datac(\u0|nios2_qsys_0|Add2~22_combout ),
	.datad(\u0|nios2_qsys_0|Add1~22_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_arith_result[11]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_arith_result[11]~2 .lut_mask = 16'hFC30;
defparam \u0|nios2_qsys_0|E_arith_result[11]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y21_N30
cycloneii_lcell_comb \u0|nios2_qsys_0|E_logic_result[11]~5 (
// Equation(s):
// \u0|nios2_qsys_0|E_logic_result[11]~5_combout  = (\u0|nios2_qsys_0|E_src2 [11] & (\u0|nios2_qsys_0|R_logic_op [1] $ (((\u0|nios2_qsys_0|E_src1 [11] & \u0|nios2_qsys_0|R_logic_op [0]))))) # (!\u0|nios2_qsys_0|E_src2 [11] & ((\u0|nios2_qsys_0|E_src1 [11] & 
// ((\u0|nios2_qsys_0|R_logic_op [1]))) # (!\u0|nios2_qsys_0|E_src1 [11] & (!\u0|nios2_qsys_0|R_logic_op [0] & !\u0|nios2_qsys_0|R_logic_op [1]))))

	.dataa(\u0|nios2_qsys_0|E_src2 [11]),
	.datab(\u0|nios2_qsys_0|E_src1 [11]),
	.datac(\u0|nios2_qsys_0|R_logic_op [0]),
	.datad(\u0|nios2_qsys_0|R_logic_op [1]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_logic_result[11]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_logic_result[11]~5 .lut_mask = 16'h6E81;
defparam \u0|nios2_qsys_0|E_logic_result[11]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N26
cycloneii_lcell_comb \u0|nios2_qsys_0|W_alu_result[11]~6 (
// Equation(s):
// \u0|nios2_qsys_0|W_alu_result[11]~6_combout  = (\u0|nios2_qsys_0|R_ctrl_logic~regout  & ((\u0|nios2_qsys_0|E_logic_result[11]~5_combout ))) # (!\u0|nios2_qsys_0|R_ctrl_logic~regout  & (\u0|nios2_qsys_0|E_arith_result[11]~2_combout ))

	.dataa(\u0|nios2_qsys_0|R_ctrl_logic~regout ),
	.datab(\u0|nios2_qsys_0|E_arith_result[11]~2_combout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|E_logic_result[11]~5_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|W_alu_result[11]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|W_alu_result[11]~6 .lut_mask = 16'hEE44;
defparam \u0|nios2_qsys_0|W_alu_result[11]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y21_N6
cycloneii_lcell_comb \u0|nios2_qsys_0|E_shift_rot_result_nxt[11]~5 (
// Equation(s):
// \u0|nios2_qsys_0|E_shift_rot_result_nxt[11]~5_combout  = (\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout  & ((\u0|nios2_qsys_0|E_shift_rot_result [12]))) # (!\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout  & (\u0|nios2_qsys_0|E_shift_rot_result [10]))

	.dataa(\u0|nios2_qsys_0|E_shift_rot_result [10]),
	.datab(\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|E_shift_rot_result [12]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_shift_rot_result_nxt[11]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_shift_rot_result_nxt[11]~5 .lut_mask = 16'hEE22;
defparam \u0|nios2_qsys_0|E_shift_rot_result_nxt[11]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y21_N7
cycloneii_lcell_ff \u0|nios2_qsys_0|E_shift_rot_result[11] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_shift_rot_result_nxt[11]~5_combout ),
	.sdata(\u0|nios2_qsys_0|E_src1 [11]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u0|nios2_qsys_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_shift_rot_result [11]));

// Location: LCFF_X44_Y21_N27
cycloneii_lcell_ff \u0|nios2_qsys_0|W_alu_result[11] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|W_alu_result[11]~6_combout ),
	.sdata(\u0|nios2_qsys_0|E_shift_rot_result [11]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(\u0|nios2_qsys_0|E_alu_result~28_combout ),
	.sload(\u0|nios2_qsys_0|R_ctrl_shift_rot~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|W_alu_result [11]));

// Location: LCCOMB_X44_Y20_N12
cycloneii_lcell_comb \u0|nios2_qsys_0|W_rf_wr_data[11]~12 (
// Equation(s):
// \u0|nios2_qsys_0|W_rf_wr_data[11]~12_combout  = (\u0|nios2_qsys_0|R_ctrl_ld~regout  & (\u0|nios2_qsys_0|av_ld_byte1_data [3])) # (!\u0|nios2_qsys_0|R_ctrl_ld~regout  & (((!\u0|nios2_qsys_0|E_alu_result~28_combout  & \u0|nios2_qsys_0|W_alu_result [11]))))

	.dataa(\u0|nios2_qsys_0|av_ld_byte1_data [3]),
	.datab(\u0|nios2_qsys_0|E_alu_result~28_combout ),
	.datac(\u0|nios2_qsys_0|R_ctrl_ld~regout ),
	.datad(\u0|nios2_qsys_0|W_alu_result [11]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|W_rf_wr_data[11]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|W_rf_wr_data[11]~12 .lut_mask = 16'hA3A0;
defparam \u0|nios2_qsys_0|W_rf_wr_data[11]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y23_N19
cycloneii_lcell_ff \u0|nios2_qsys_0|d_writedata[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [2]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|d_writedata [2]));

// Location: LCCOMB_X27_Y16_N24
cycloneii_lcell_comb \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rdata[7]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b [7]),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rdata[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rdata[7]~feeder .lut_mask = 16'hFF00;
defparam \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rdata[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y21_N11
cycloneii_lcell_ff \u0|jtag_uart_0|r_val (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|r_val~0_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|r_val~regout ));

// Location: LCCOMB_X28_Y21_N0
cycloneii_lcell_comb \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rvalid0~2 (
	.dataa(vcc),
	.datab(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rvalid0~regout ),
	.datac(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|r_ena1~regout ),
	.datad(\u0|jtag_uart_0|r_val~regout ),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rvalid0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rvalid0~2 .lut_mask = 16'h0333;
defparam \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rvalid0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y21_N1
cycloneii_lcell_ff \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|r_ena1 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rvalid0~2_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|r_ena1~regout ));

// Location: LCCOMB_X28_Y21_N20
cycloneii_lcell_comb \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|r_ena~0 (
	.dataa(vcc),
	.datab(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|r_ena1~regout ),
	.datac(vcc),
	.datad(\u0|jtag_uart_0|r_val~regout ),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|r_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|r_ena~0 .lut_mask = 16'hCC00;
defparam \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|r_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y16_N25
cycloneii_lcell_ff \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rdata[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rdata[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|r_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rdata [7]));

// Location: LCCOMB_X28_Y16_N8
cycloneii_lcell_comb \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count[9]~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~regout ),
	.datab(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count [8]),
	.datac(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|state~regout ),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count[9]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count[9]~0 .lut_mask = 16'hCDCC;
defparam \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count[9]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N2
cycloneii_lcell_comb \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count[9]~1 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count[9]~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count[9]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count[9]~1 .lut_mask = 16'h3F3F;
defparam \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count[9]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y18_N3
cycloneii_lcell_ff \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count[9]~1_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count [9]));

// Location: LCCOMB_X27_Y16_N26
cycloneii_lcell_comb \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~8 (
	.dataa(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift [10]),
	.datab(vcc),
	.datac(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rdata [7]),
	.datad(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count [9]),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~8 .lut_mask = 16'hAAF0;
defparam \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y16_N27
cycloneii_lcell_ff \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~8_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.sload(gnd),
	.ena(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift [9]));

// Location: LCFF_X28_Y16_N7
cycloneii_lcell_ff \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|read_req (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift [9]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|write_stalled~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|read_req~regout ));

// Location: LCCOMB_X28_Y16_N6
cycloneii_lcell_comb \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rvalid0~0 (
	.dataa(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~regout ),
	.datab(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|read2~regout ),
	.datac(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|read_req~regout ),
	.datad(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|read1~regout ),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rvalid0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rvalid0~0 .lut_mask = 16'hDF7F;
defparam \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rvalid0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N16
cycloneii_lcell_comb \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rst2~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override~regout ),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rst2~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rst2~feeder .lut_mask = 16'hFF00;
defparam \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rst2~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y17_N17
cycloneii_lcell_ff \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rst2 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rst2~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rst2~regout ));

// Location: LCCOMB_X28_Y21_N4
cycloneii_lcell_comb \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rvalid0~1 (
	.dataa(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|r_ena~0_combout ),
	.datab(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rvalid0~0_combout ),
	.datac(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rvalid0~regout ),
	.datad(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rst2~regout ),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rvalid0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rvalid0~1 .lut_mask = 16'hC8FA;
defparam \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rvalid0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y21_N5
cycloneii_lcell_ff \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rvalid0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rvalid0~1_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rvalid0~regout ));

// Location: LCCOMB_X28_Y21_N10
cycloneii_lcell_comb \u0|jtag_uart_0|r_val~0 (
// Equation(s):
// \u0|jtag_uart_0|r_val~0_combout  = (\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout  & (!\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rvalid0~regout  & 
// ((!\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|r_ena1~regout ) # (!\u0|jtag_uart_0|r_val~regout ))))

	.dataa(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout ),
	.datab(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rvalid0~regout ),
	.datac(\u0|jtag_uart_0|r_val~regout ),
	.datad(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|r_ena1~regout ),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|r_val~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|r_val~0 .lut_mask = 16'h0222;
defparam \u0|jtag_uart_0|r_val~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N0
cycloneii_lcell_comb \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0 (
// Equation(s):
// \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout  = \u0|jtag_uart_0|r_val~0_combout  $ (\u0|jtag_uart_0|fifo_wr~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\u0|jtag_uart_0|r_val~0_combout ),
	.datad(\u0|jtag_uart_0|fifo_wr~regout ),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0 .lut_mask = 16'h0FF0;
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y21_N23
cycloneii_lcell_ff \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [1]));

// Location: LCFF_X25_Y17_N7
cycloneii_lcell_ff \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [1]));

// Location: LCFF_X25_Y20_N19
cycloneii_lcell_ff \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~9_combout ),
	.sdata(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [1]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u0|jtag_uart_0|read_0~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [17]));

// Location: LCCOMB_X37_Y23_N0
cycloneii_lcell_comb \u0|to_hw_data|data_out[17]~feeder (
// Equation(s):
// \u0|to_hw_data|data_out[17]~feeder_combout  = \u0|nios2_qsys_0|d_writedata [17]

	.dataa(vcc),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|d_writedata [17]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|to_hw_data|data_out[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|to_hw_data|data_out[17]~feeder .lut_mask = 16'hF0F0;
defparam \u0|to_hw_data|data_out[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y23_N1
cycloneii_lcell_ff \u0|to_hw_data|data_out[17] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|to_hw_data|data_out[17]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|to_hw_data|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|to_hw_data|data_out [17]));

// Location: LCCOMB_X37_Y23_N20
cycloneii_lcell_comb \u0|to_hw_data|readdata[17] (
// Equation(s):
// \u0|to_hw_data|readdata [17] = (\u0|to_hw_data|data_out [17] & (!\u0|nios2_qsys_0|W_alu_result [2] & !\u0|nios2_qsys_0|W_alu_result [3]))

	.dataa(vcc),
	.datab(\u0|to_hw_data|data_out [17]),
	.datac(\u0|nios2_qsys_0|W_alu_result [2]),
	.datad(\u0|nios2_qsys_0|W_alu_result [3]),
	.cin(gnd),
	.combout(\u0|to_hw_data|readdata [17]),
	.cout());
// synopsys translate_off
defparam \u0|to_hw_data|readdata[17] .lut_mask = 16'h000C;
defparam \u0|to_hw_data|readdata[17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y23_N21
cycloneii_lcell_ff \u0|to_hw_data_s1_translator|av_readdata_pre[17] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|to_hw_data|readdata [17]),
	.sdata(gnd),
	.aclr(!\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|to_hw_data_s1_translator|av_readdata_pre [17]));

// Location: LCCOMB_X36_Y24_N18
cycloneii_lcell_comb \u0|rsp_xbar_mux_001|src_payload~9 (
// Equation(s):
// \u0|rsp_xbar_mux_001|src_payload~9_combout  = (\u0|to_hw_data_s1_translator|read_latency_shift_reg [0] & ((\u0|to_hw_data_s1_translator|av_readdata_pre [17]) # ((\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & 
// \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [17])))) # (!\u0|to_hw_data_s1_translator|read_latency_shift_reg [0] & (\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & 
// (\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [17])))

	.dataa(\u0|to_hw_data_s1_translator|read_latency_shift_reg [0]),
	.datab(\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datac(\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [17]),
	.datad(\u0|to_hw_data_s1_translator|av_readdata_pre [17]),
	.cin(gnd),
	.combout(\u0|rsp_xbar_mux_001|src_payload~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rsp_xbar_mux_001|src_payload~9 .lut_mask = 16'hEAC0;
defparam \u0|rsp_xbar_mux_001|src_payload~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N12
cycloneii_lcell_comb \u0|rsp_xbar_mux_001|src_payload~10 (
// Equation(s):
// \u0|rsp_xbar_mux_001|src_payload~10_combout  = (\u0|rsp_xbar_mux_001|src_payload~8_combout ) # ((\u0|rsp_xbar_mux_001|src_payload~9_combout ) # (\u0|rsp_xbar_mux_001|src_payload~4_combout ))

	.dataa(\u0|rsp_xbar_mux_001|src_payload~8_combout ),
	.datab(\u0|rsp_xbar_mux_001|src_payload~9_combout ),
	.datac(\u0|rsp_xbar_mux_001|src_payload~4_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|rsp_xbar_mux_001|src_payload~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rsp_xbar_mux_001|src_payload~10 .lut_mask = 16'hFEFE;
defparam \u0|rsp_xbar_mux_001|src_payload~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N0
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_byte2_data[1]~0 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_byte2_data[1]~0_combout  = (\u0|nios2_qsys_0|av_ld_aligning_data~regout  & (\u0|nios2_qsys_0|av_fill_bit~1_combout )) # (!\u0|nios2_qsys_0|av_ld_aligning_data~regout  & ((\u0|rsp_xbar_mux_001|src_payload~10_combout )))

	.dataa(\u0|nios2_qsys_0|av_fill_bit~1_combout ),
	.datab(\u0|nios2_qsys_0|av_ld_aligning_data~regout ),
	.datac(vcc),
	.datad(\u0|rsp_xbar_mux_001|src_payload~10_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_byte2_data[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_byte2_data[1]~0 .lut_mask = 16'hBB88;
defparam \u0|nios2_qsys_0|av_ld_byte2_data[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y19_N1
cycloneii_lcell_ff \u0|nios2_qsys_0|av_ld_byte2_data[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|av_ld_byte2_data[1]~0_combout ),
	.sdata(\u0|nios2_qsys_0|av_ld_byte3_data [1]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\u0|nios2_qsys_0|av_ld_rshift8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|av_ld_byte2_data [1]));

// Location: LCFF_X41_Y20_N25
cycloneii_lcell_ff \u0|nios2_qsys_0|av_ld_byte1_data[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|av_ld_byte1_data[1]~7_combout ),
	.sdata(\u0|nios2_qsys_0|av_ld_byte2_data [1]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\u0|nios2_qsys_0|av_ld_rshift8~1_combout ),
	.ena(\u0|nios2_qsys_0|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|av_ld_byte1_data [1]));

// Location: LCCOMB_X41_Y19_N16
cycloneii_lcell_comb \u0|nios2_qsys_0|W_rf_wr_data[9]~14 (
// Equation(s):
// \u0|nios2_qsys_0|W_rf_wr_data[9]~14_combout  = (\u0|nios2_qsys_0|R_ctrl_ld~regout  & (((\u0|nios2_qsys_0|av_ld_byte1_data [1])))) # (!\u0|nios2_qsys_0|R_ctrl_ld~regout  & (!\u0|nios2_qsys_0|E_alu_result~28_combout  & ((\u0|nios2_qsys_0|W_alu_result 
// [9]))))

	.dataa(\u0|nios2_qsys_0|E_alu_result~28_combout ),
	.datab(\u0|nios2_qsys_0|R_ctrl_ld~regout ),
	.datac(\u0|nios2_qsys_0|av_ld_byte1_data [1]),
	.datad(\u0|nios2_qsys_0|W_alu_result [9]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|W_rf_wr_data[9]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|W_rf_wr_data[9]~14 .lut_mask = 16'hD1C0;
defparam \u0|nios2_qsys_0|W_rf_wr_data[9]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y23_N9
cycloneii_lcell_ff \u0|nios2_qsys_0|d_writedata[24] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|d_writedata[24]~feeder_combout ),
	.sdata(\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [24]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u0|nios2_qsys_0|D_iw [4]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|d_writedata [24]));

// Location: LCCOMB_X35_Y19_N22
cycloneii_lcell_comb \u0|to_hw_data|data_out[24]~feeder (
// Equation(s):
// \u0|to_hw_data|data_out[24]~feeder_combout  = \u0|nios2_qsys_0|d_writedata [24]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|d_writedata [24]),
	.cin(gnd),
	.combout(\u0|to_hw_data|data_out[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|to_hw_data|data_out[24]~feeder .lut_mask = 16'hFF00;
defparam \u0|to_hw_data|data_out[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y19_N23
cycloneii_lcell_ff \u0|to_hw_data|data_out[24] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|to_hw_data|data_out[24]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|to_hw_data|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|to_hw_data|data_out [24]));

// Location: LCCOMB_X37_Y20_N8
cycloneii_lcell_comb \u0|to_hw_data|readdata[24] (
// Equation(s):
// \u0|to_hw_data|readdata [24] = (\u0|to_hw_data|data_out [24] & (!\u0|nios2_qsys_0|W_alu_result [2] & !\u0|nios2_qsys_0|W_alu_result [3]))

	.dataa(vcc),
	.datab(\u0|to_hw_data|data_out [24]),
	.datac(\u0|nios2_qsys_0|W_alu_result [2]),
	.datad(\u0|nios2_qsys_0|W_alu_result [3]),
	.cin(gnd),
	.combout(\u0|to_hw_data|readdata [24]),
	.cout());
// synopsys translate_off
defparam \u0|to_hw_data|readdata[24] .lut_mask = 16'h000C;
defparam \u0|to_hw_data|readdata[24] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y20_N9
cycloneii_lcell_ff \u0|to_hw_data_s1_translator|av_readdata_pre[24] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|to_hw_data|readdata [24]),
	.sdata(gnd),
	.aclr(!\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|to_hw_data_s1_translator|av_readdata_pre [24]));

// Location: LCCOMB_X37_Y20_N2
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_byte3_data_nxt~7 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_byte3_data_nxt~7_combout  = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[24]~7_combout  & ((\u0|rsp_xbar_demux_001|src1_valid~combout ) # ((\u0|to_hw_data_s1_translator|read_latency_shift_reg [0] & 
// \u0|to_hw_data_s1_translator|av_readdata_pre [24])))) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[24]~7_combout  & (\u0|to_hw_data_s1_translator|read_latency_shift_reg [0] & (\u0|to_hw_data_s1_translator|av_readdata_pre [24])))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[24]~7_combout ),
	.datab(\u0|to_hw_data_s1_translator|read_latency_shift_reg [0]),
	.datac(\u0|to_hw_data_s1_translator|av_readdata_pre [24]),
	.datad(\u0|rsp_xbar_demux_001|src1_valid~combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_byte3_data_nxt~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_byte3_data_nxt~7 .lut_mask = 16'hEAC0;
defparam \u0|nios2_qsys_0|av_ld_byte3_data_nxt~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N8
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_byte3_data_nxt~8 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_byte3_data_nxt~8_combout  = (\u0|nios2_qsys_0|av_ld_aligning_data~regout  & (((\u0|nios2_qsys_0|av_fill_bit~1_combout )))) # (!\u0|nios2_qsys_0|av_ld_aligning_data~regout  & ((\u0|nios2_qsys_0|av_ld_byte3_data_nxt~6_combout ) # 
// ((\u0|nios2_qsys_0|av_ld_byte3_data_nxt~7_combout ))))

	.dataa(\u0|nios2_qsys_0|av_ld_byte3_data_nxt~6_combout ),
	.datab(\u0|nios2_qsys_0|av_ld_aligning_data~regout ),
	.datac(\u0|nios2_qsys_0|av_ld_byte3_data_nxt~7_combout ),
	.datad(\u0|nios2_qsys_0|av_fill_bit~1_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_byte3_data_nxt~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_byte3_data_nxt~8 .lut_mask = 16'hFE32;
defparam \u0|nios2_qsys_0|av_ld_byte3_data_nxt~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y19_N9
cycloneii_lcell_ff \u0|nios2_qsys_0|av_ld_byte3_data[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|av_ld_byte3_data_nxt~8_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|av_ld_rshift8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|av_ld_byte3_data [0]));

// Location: LCFF_X41_Y19_N13
cycloneii_lcell_ff \u0|nios2_qsys_0|av_ld_byte2_data[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|av_ld_byte2_data[0]~1_combout ),
	.sdata(\u0|nios2_qsys_0|av_ld_byte3_data [0]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\u0|nios2_qsys_0|av_ld_rshift8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|av_ld_byte2_data [0]));

// Location: LCFF_X41_Y20_N7
cycloneii_lcell_ff \u0|nios2_qsys_0|av_ld_byte1_data[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|av_ld_byte1_data[0]~0_combout ),
	.sdata(\u0|nios2_qsys_0|av_ld_byte2_data [0]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\u0|nios2_qsys_0|av_ld_rshift8~1_combout ),
	.ena(\u0|nios2_qsys_0|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|av_ld_byte1_data [0]));

// Location: LCCOMB_X41_Y21_N14
cycloneii_lcell_comb \u0|nios2_qsys_0|W_rf_wr_data[8]~15 (
// Equation(s):
// \u0|nios2_qsys_0|W_rf_wr_data[8]~15_combout  = (\u0|nios2_qsys_0|R_ctrl_ld~regout  & (((\u0|nios2_qsys_0|av_ld_byte1_data [0])))) # (!\u0|nios2_qsys_0|R_ctrl_ld~regout  & (!\u0|nios2_qsys_0|E_alu_result~28_combout  & ((\u0|nios2_qsys_0|W_alu_result 
// [8]))))

	.dataa(\u0|nios2_qsys_0|R_ctrl_ld~regout ),
	.datab(\u0|nios2_qsys_0|E_alu_result~28_combout ),
	.datac(\u0|nios2_qsys_0|av_ld_byte1_data [0]),
	.datad(\u0|nios2_qsys_0|W_alu_result [8]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|W_rf_wr_data[8]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|W_rf_wr_data[8]~15 .lut_mask = 16'hB1A0;
defparam \u0|nios2_qsys_0|W_rf_wr_data[8]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N10
cycloneii_lcell_comb \u0|nios2_qsys_0|E_st_data[22]~6 (
// Equation(s):
// \u0|nios2_qsys_0|E_st_data[22]~6_combout  = (\u0|nios2_qsys_0|D_iw [4] & (\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [22])) # (!\u0|nios2_qsys_0|D_iw [4] & 
// ((\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [6])))

	.dataa(\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [22]),
	.datab(\u0|nios2_qsys_0|D_iw [4]),
	.datac(\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [6]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_st_data[22]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_st_data[22]~6 .lut_mask = 16'hB8B8;
defparam \u0|nios2_qsys_0|E_st_data[22]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y21_N11
cycloneii_lcell_ff \u0|nios2_qsys_0|d_writedata[22] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_st_data[22]~6_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|d_writedata [22]));

// Location: LCCOMB_X29_Y21_N26
cycloneii_lcell_comb \u0|cmd_xbar_mux_001|src_payload~1 (
// Equation(s):
// \u0|cmd_xbar_mux_001|src_payload~1_combout  = (\u0|cmd_xbar_mux_001|saved_grant [1] & \u0|nios2_qsys_0|d_writedata [22])

	.dataa(\u0|cmd_xbar_mux_001|saved_grant [1]),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|d_writedata [22]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_001|src_payload~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_001|src_payload~1 .lut_mask = 16'hA0A0;
defparam \u0|cmd_xbar_mux_001|src_payload~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X52_Y21
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode2|w_anode2174w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode_a|w_anode2174w[2]~0_combout ),
	.ena1(gnd),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~1_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [34]}),
	.portbdatain({\S|data [22]}),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\addrmux|Mux0~0_combout ,\addrmux|Mux1~0_combout ,\addrmux|Mux2~0_combout ,\addrmux|Mux3~0_combout ,\addrmux|Mux4~0_combout ,\addrmux|Mux5~0_combout ,\addrmux|Mux6~0_combout ,\addrmux|Mux7~0_combout }),
	.portbbyteenamasks({vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54 .init_file = "vectadd_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54 .logical_ram_name = "vectadd:u0|vectadd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5e32:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54 .mixed_port_feed_through_mode = "dont_care";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54 .operation_mode = "bidir_dual_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54 .port_a_first_bit_number = 22;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54 .port_b_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54 .port_b_address_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54 .port_b_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54 .port_b_byte_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54 .port_b_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54 .port_b_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54 .port_b_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54 .port_b_data_in_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54 .port_b_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54 .port_b_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54 .port_b_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54 .port_b_first_bit_number = 22;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54 .port_b_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54 .port_b_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54 .port_b_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54 .port_b_read_enable_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54 .port_b_read_enable_write_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N14
cycloneii_lcell_comb \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[22]~2 (
// Equation(s):
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[22]~2_combout  = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54~portadataout ) # 
// (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1])))) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22~portadataout  & 
// ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22~portadataout ),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54~portadataout ),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[22]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[22]~2 .lut_mask = 16'hCCE2;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[22]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X52_Y29
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode2|w_anode2182w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode_a|w_anode2182w[2]~0_combout ),
	.ena1(gnd),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~1_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [34]}),
	.portbdatain({\S|data [22]}),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\addrmux|Mux0~0_combout ,\addrmux|Mux1~0_combout ,\addrmux|Mux2~0_combout ,\addrmux|Mux3~0_combout ,\addrmux|Mux4~0_combout ,\addrmux|Mux5~0_combout ,\addrmux|Mux6~0_combout ,\addrmux|Mux7~0_combout }),
	.portbbyteenamasks({vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86 .init_file = "vectadd_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86 .logical_ram_name = "vectadd:u0|vectadd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5e32:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86 .mixed_port_feed_through_mode = "dont_care";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86 .operation_mode = "bidir_dual_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86 .port_a_first_bit_number = 22;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86 .port_a_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86 .port_b_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86 .port_b_address_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86 .port_b_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86 .port_b_byte_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86 .port_b_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86 .port_b_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86 .port_b_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86 .port_b_data_in_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86 .port_b_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86 .port_b_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86 .port_b_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86 .port_b_first_bit_number = 22;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86 .port_b_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86 .port_b_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86 .port_b_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86 .port_b_read_enable_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86 .port_b_read_enable_write_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N16
cycloneii_lcell_comb \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[22]~3 (
// Equation(s):
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[22]~3_combout  = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[22]~2_combout  & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a118 ) # 
// ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1])))) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[22]~2_combout  & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86~portadataout  & 
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a118 ),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[22]~2_combout ),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86~portadataout ),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[22]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[22]~3 .lut_mask = 16'hB8CC;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[22]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N30
cycloneii_lcell_comb \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 (
// Equation(s):
// \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout  = \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT  
// $ (\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [5])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [5]),
	.cin(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ),
	.combout(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 .lut_mask = 16'h0FF0;
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X27_Y21_N31
cycloneii_lcell_ff \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [5]));

// Location: LCCOMB_X28_Y21_N28
cycloneii_lcell_comb \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0 (
// Equation(s):
// \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout  = (\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout  & 
// (\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [4] & (\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [5] & 
// \u0|jtag_uart_0|fifo_wr~regout )))

	.dataa(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout ),
	.datab(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [4]),
	.datac(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [5]),
	.datad(\u0|jtag_uart_0|fifo_wr~regout ),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0 .lut_mask = 16'h8000;
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N16
cycloneii_lcell_comb \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2 (
// Equation(s):
// \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout  = (!\u0|jtag_uart_0|r_val~0_combout  & ((\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout ) # 
// ((\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout  & \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout ))))

	.dataa(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout ),
	.datab(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.datac(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout ),
	.datad(\u0|jtag_uart_0|r_val~0_combout ),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2 .lut_mask = 16'h00F8;
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y21_N17
cycloneii_lcell_ff \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout ));

// Location: LCCOMB_X25_Y20_N26
cycloneii_lcell_comb \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~17 (
// Equation(s):
// \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~17_combout  = (\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [5] & 
// ((\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~16 ) # (GND))) # (!\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [5] & 
// (!\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~16 ))
// \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~18  = CARRY((\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [5]) # 
// (!\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~16 ))

	.dataa(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~16 ),
	.combout(\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~17_combout ),
	.cout(\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~18 ));
// synopsys translate_off
defparam \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~17 .lut_mask = 16'hA5AF;
defparam \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N28
cycloneii_lcell_comb \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]~19 (
// Equation(s):
// \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]~19_combout  = \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~18  $ (!\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout ),
	.cin(\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~18 ),
	.combout(\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]~19_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]~19 .lut_mask = 16'hF00F;
defparam \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X25_Y20_N29
cycloneii_lcell_ff \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]~19_combout ),
	.sdata(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout ),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u0|jtag_uart_0|read_0~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [22]));

// Location: LCCOMB_X35_Y19_N4
cycloneii_lcell_comb \u0|to_hw_data|readdata[22] (
// Equation(s):
// \u0|to_hw_data|readdata [22] = (\u0|to_hw_data|data_out [22] & (!\u0|nios2_qsys_0|W_alu_result [2] & !\u0|nios2_qsys_0|W_alu_result [3]))

	.dataa(\u0|to_hw_data|data_out [22]),
	.datab(\u0|nios2_qsys_0|W_alu_result [2]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|W_alu_result [3]),
	.cin(gnd),
	.combout(\u0|to_hw_data|readdata [22]),
	.cout());
// synopsys translate_off
defparam \u0|to_hw_data|readdata[22] .lut_mask = 16'h0022;
defparam \u0|to_hw_data|readdata[22] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y19_N5
cycloneii_lcell_ff \u0|to_hw_data_s1_translator|av_readdata_pre[22] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|to_hw_data|readdata [22]),
	.sdata(gnd),
	.aclr(!\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|to_hw_data_s1_translator|av_readdata_pre [22]));

// Location: LCCOMB_X37_Y22_N30
cycloneii_lcell_comb \u0|rsp_xbar_mux_001|src_payload~46 (
// Equation(s):
// \u0|rsp_xbar_mux_001|src_payload~46_combout  = (\u0|to_hw_data_s1_translator|read_latency_shift_reg [0] & ((\u0|to_hw_data_s1_translator|av_readdata_pre [22]) # ((\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [22] & 
// \u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0])))) # (!\u0|to_hw_data_s1_translator|read_latency_shift_reg [0] & (\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [22] & 
// (\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0])))

	.dataa(\u0|to_hw_data_s1_translator|read_latency_shift_reg [0]),
	.datab(\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [22]),
	.datac(\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datad(\u0|to_hw_data_s1_translator|av_readdata_pre [22]),
	.cin(gnd),
	.combout(\u0|rsp_xbar_mux_001|src_payload~46_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rsp_xbar_mux_001|src_payload~46 .lut_mask = 16'hEAC0;
defparam \u0|rsp_xbar_mux_001|src_payload~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N8
cycloneii_lcell_comb \u0|rsp_xbar_mux_001|src_payload~47 (
// Equation(s):
// \u0|rsp_xbar_mux_001|src_payload~47_combout  = (\u0|rsp_xbar_mux_001|src_payload~45_combout ) # ((\u0|rsp_xbar_mux_001|src_payload~46_combout ) # ((\u0|rsp_xbar_demux_001|src1_valid~combout  & 
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[22]~3_combout )))

	.dataa(\u0|rsp_xbar_mux_001|src_payload~45_combout ),
	.datab(\u0|rsp_xbar_demux_001|src1_valid~combout ),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[22]~3_combout ),
	.datad(\u0|rsp_xbar_mux_001|src_payload~46_combout ),
	.cin(gnd),
	.combout(\u0|rsp_xbar_mux_001|src_payload~47_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rsp_xbar_mux_001|src_payload~47 .lut_mask = 16'hFFEA;
defparam \u0|rsp_xbar_mux_001|src_payload~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N28
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_byte2_data[6]~6 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_byte2_data[6]~6_combout  = (\u0|nios2_qsys_0|av_ld_aligning_data~regout  & ((\u0|nios2_qsys_0|av_fill_bit~1_combout ))) # (!\u0|nios2_qsys_0|av_ld_aligning_data~regout  & (\u0|rsp_xbar_mux_001|src_payload~47_combout ))

	.dataa(\u0|nios2_qsys_0|av_ld_aligning_data~regout ),
	.datab(\u0|rsp_xbar_mux_001|src_payload~47_combout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|av_fill_bit~1_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_byte2_data[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_byte2_data[6]~6 .lut_mask = 16'hEE44;
defparam \u0|nios2_qsys_0|av_ld_byte2_data[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N28
cycloneii_lcell_comb \u0|nios2_qsys_0|d_writedata[30]~feeder (
// Equation(s):
// \u0|nios2_qsys_0|d_writedata[30]~feeder_combout  = \u0|nios2_qsys_0|d_writedata[30]~6_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|d_writedata[30]~6_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|d_writedata[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|d_writedata[30]~feeder .lut_mask = 16'hFF00;
defparam \u0|nios2_qsys_0|d_writedata[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y23_N29
cycloneii_lcell_ff \u0|nios2_qsys_0|d_writedata[30] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|d_writedata[30]~feeder_combout ),
	.sdata(\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [30]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u0|nios2_qsys_0|D_iw [4]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|d_writedata [30]));

// Location: LCCOMB_X33_Y19_N14
cycloneii_lcell_comb \u0|cmd_xbar_mux_001|src_payload~30 (
// Equation(s):
// \u0|cmd_xbar_mux_001|src_payload~30_combout  = (\u0|cmd_xbar_mux_001|saved_grant [1] & \u0|nios2_qsys_0|d_writedata [30])

	.dataa(vcc),
	.datab(vcc),
	.datac(\u0|cmd_xbar_mux_001|saved_grant [1]),
	.datad(\u0|nios2_qsys_0|d_writedata [30]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_001|src_payload~30_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_001|src_payload~30 .lut_mask = 16'hF000;
defparam \u0|cmd_xbar_mux_001|src_payload~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X26_Y11
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode2|w_anode2161w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode_a|w_anode2161w [2]),
	.ena1(\u0|rst_controller|r_sync_rst_dly~regout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~30_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [35]}),
	.portbdatain({\S|data [30]}),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\addrmux|Mux0~0_combout ,\addrmux|Mux1~0_combout ,\addrmux|Mux2~0_combout ,\addrmux|Mux3~0_combout ,\addrmux|Mux4~0_combout ,\addrmux|Mux5~0_combout ,\addrmux|Mux6~0_combout ,\addrmux|Mux7~0_combout }),
	.portbbyteenamasks({vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30 .init_file = "vectadd_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30 .logical_ram_name = "vectadd:u0|vectadd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5e32:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "dont_care";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30 .operation_mode = "bidir_dual_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30 .port_b_address_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30 .port_b_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30 .port_b_byte_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30 .port_b_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30 .port_b_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30 .port_b_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30 .port_b_data_in_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30 .port_b_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30 .port_b_first_bit_number = 30;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30 .port_b_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30 .port_b_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30 .port_b_read_enable_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30 .port_b_read_enable_write_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCFF_X24_Y19_N7
cycloneii_lcell_ff \A|data[30] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30~PORTBDATAOUT0 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl0|state.STA_RDB~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\A|data [30]));

// Location: LCCOMB_X23_Y18_N28
cycloneii_lcell_comb \S|data[30]~92 (
// Equation(s):
// \S|data[30]~92_combout  = ((\B|data [30] $ (\A|data [30] $ (!\S|data[29]~91 )))) # (GND)
// \S|data[30]~93  = CARRY((\B|data [30] & ((\A|data [30]) # (!\S|data[29]~91 ))) # (!\B|data [30] & (\A|data [30] & !\S|data[29]~91 )))

	.dataa(\B|data [30]),
	.datab(\A|data [30]),
	.datac(vcc),
	.datad(vcc),
	.cin(\S|data[29]~91 ),
	.combout(\S|data[30]~92_combout ),
	.cout(\S|data[30]~93 ));
// synopsys translate_off
defparam \S|data[30]~92 .lut_mask = 16'h698E;
defparam \S|data[30]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X23_Y18_N29
cycloneii_lcell_ff \S|data[30] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\S|data[30]~92_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl0|state.ADDER~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\S|data [30]));

// Location: M4K_X52_Y18
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode2|w_anode2161w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode_a|w_anode2161w [2]),
	.ena1(\u0|rst_controller|r_sync_rst_dly~regout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~31_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [35]}),
	.portbdatain({\S|data [31]}),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\addrmux|Mux0~0_combout ,\addrmux|Mux1~0_combout ,\addrmux|Mux2~0_combout ,\addrmux|Mux3~0_combout ,\addrmux|Mux4~0_combout ,\addrmux|Mux5~0_combout ,\addrmux|Mux6~0_combout ,\addrmux|Mux7~0_combout }),
	.portbbyteenamasks({vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31 .init_file = "vectadd_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31 .logical_ram_name = "vectadd:u0|vectadd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5e32:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "dont_care";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31 .operation_mode = "bidir_dual_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31 .port_a_first_bit_number = 31;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31 .port_b_address_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31 .port_b_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31 .port_b_byte_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31 .port_b_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31 .port_b_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31 .port_b_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31 .port_b_data_in_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31 .port_b_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31 .port_b_first_bit_number = 31;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31 .port_b_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31 .port_b_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31 .port_b_read_enable_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31 .port_b_read_enable_write_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N6
cycloneii_lcell_comb \A|data[31]~feeder (
// Equation(s):
// \A|data[31]~feeder_combout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31~PORTBDATAOUT0 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\A|data[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \A|data[31]~feeder .lut_mask = 16'hFF00;
defparam \A|data[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y18_N7
cycloneii_lcell_ff \A|data[31] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\A|data[31]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl0|state.STA_RDB~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\A|data [31]));

// Location: LCCOMB_X22_Y18_N12
cycloneii_lcell_comb \B|data[31]~feeder (
// Equation(s):
// \B|data[31]~feeder_combout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31~PORTBDATAOUT0 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\B|data[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \B|data[31]~feeder .lut_mask = 16'hFF00;
defparam \B|data[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y18_N13
cycloneii_lcell_ff \B|data[31] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\B|data[31]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl0|state.STB~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\B|data [31]));

// Location: LCCOMB_X23_Y18_N30
cycloneii_lcell_comb \S|data[31]~94 (
// Equation(s):
// \S|data[31]~94_combout  = \A|data [31] $ (\S|data[30]~93  $ (\B|data [31]))

	.dataa(vcc),
	.datab(\A|data [31]),
	.datac(vcc),
	.datad(\B|data [31]),
	.cin(\S|data[30]~93 ),
	.combout(\S|data[31]~94_combout ),
	.cout());
// synopsys translate_off
defparam \S|data[31]~94 .lut_mask = 16'hC33C;
defparam \S|data[31]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X23_Y18_N31
cycloneii_lcell_ff \S|data[31] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\S|data[31]~94_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl0|state.ADDER~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\S|data [31]));

// Location: LCCOMB_X25_Y18_N16
cycloneii_lcell_comb \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[30]~60 (
// Equation(s):
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[30]~60_combout  = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1] & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94~portadataout ) # 
// ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0])))) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1] & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30~portadataout  & 
// !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94~portadataout ),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30~portadataout ),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[30]~60_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[30]~60 .lut_mask = 16'hCCB8;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[30]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N26
cycloneii_lcell_comb \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[30]~61 (
// Equation(s):
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[30]~61_combout  = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[30]~60_combout  & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a126 ) # 
// (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0])))) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[30]~60_combout  & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62~portadataout  & 
// ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62~portadataout ),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a126 ),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[30]~60_combout ),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[30]~61_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[30]~61 .lut_mask = 16'hCAF0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[30]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N30
cycloneii_lcell_comb \u0|to_hw_data|data_out[30]~feeder (
// Equation(s):
// \u0|to_hw_data|data_out[30]~feeder_combout  = \u0|nios2_qsys_0|d_writedata [30]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|d_writedata [30]),
	.cin(gnd),
	.combout(\u0|to_hw_data|data_out[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|to_hw_data|data_out[30]~feeder .lut_mask = 16'hFF00;
defparam \u0|to_hw_data|data_out[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y19_N31
cycloneii_lcell_ff \u0|to_hw_data|data_out[30] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|to_hw_data|data_out[30]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|to_hw_data|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|to_hw_data|data_out [30]));

// Location: LCCOMB_X33_Y19_N28
cycloneii_lcell_comb \u0|to_hw_data|readdata[30] (
// Equation(s):
// \u0|to_hw_data|readdata [30] = (!\u0|nios2_qsys_0|W_alu_result [3] & (\u0|to_hw_data|data_out [30] & !\u0|nios2_qsys_0|W_alu_result [2]))

	.dataa(\u0|nios2_qsys_0|W_alu_result [3]),
	.datab(\u0|to_hw_data|data_out [30]),
	.datac(\u0|nios2_qsys_0|W_alu_result [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|to_hw_data|readdata [30]),
	.cout());
// synopsys translate_off
defparam \u0|to_hw_data|readdata[30] .lut_mask = 16'h0404;
defparam \u0|to_hw_data|readdata[30] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y19_N29
cycloneii_lcell_ff \u0|to_hw_data_s1_translator|av_readdata_pre[30] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|to_hw_data|readdata [30]),
	.sdata(gnd),
	.aclr(!\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|to_hw_data_s1_translator|av_readdata_pre [30]));

// Location: LCCOMB_X34_Y20_N0
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_byte3_data_nxt~22 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_byte3_data_nxt~22_combout  = (\u0|rsp_xbar_demux_001|src1_valid~combout  & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[30]~61_combout ) # ((\u0|to_hw_data_s1_translator|read_latency_shift_reg [0] & 
// \u0|to_hw_data_s1_translator|av_readdata_pre [30])))) # (!\u0|rsp_xbar_demux_001|src1_valid~combout  & (((\u0|to_hw_data_s1_translator|read_latency_shift_reg [0] & \u0|to_hw_data_s1_translator|av_readdata_pre [30]))))

	.dataa(\u0|rsp_xbar_demux_001|src1_valid~combout ),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[30]~61_combout ),
	.datac(\u0|to_hw_data_s1_translator|read_latency_shift_reg [0]),
	.datad(\u0|to_hw_data_s1_translator|av_readdata_pre [30]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_byte3_data_nxt~22_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_byte3_data_nxt~22 .lut_mask = 16'hF888;
defparam \u0|nios2_qsys_0|av_ld_byte3_data_nxt~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N8
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_byte3_data_nxt~29 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_byte3_data_nxt~29_combout  = (\u0|rsp_xbar_mux_001|src_payload~4_combout ) # ((\u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg [0] & 
// (!\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout  & \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [30])))

	.dataa(\u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg [0]),
	.datab(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout ),
	.datac(\u0|rsp_xbar_mux_001|src_payload~4_combout ),
	.datad(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [30]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_byte3_data_nxt~29_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_byte3_data_nxt~29 .lut_mask = 16'hF2F0;
defparam \u0|nios2_qsys_0|av_ld_byte3_data_nxt~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N28
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_byte3_data_nxt~23 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_byte3_data_nxt~23_combout  = (\u0|nios2_qsys_0|av_ld_aligning_data~regout  & (\u0|nios2_qsys_0|av_fill_bit~1_combout )) # (!\u0|nios2_qsys_0|av_ld_aligning_data~regout  & (((\u0|nios2_qsys_0|av_ld_byte3_data_nxt~22_combout ) # 
// (\u0|nios2_qsys_0|av_ld_byte3_data_nxt~29_combout ))))

	.dataa(\u0|nios2_qsys_0|av_fill_bit~1_combout ),
	.datab(\u0|nios2_qsys_0|av_ld_byte3_data_nxt~22_combout ),
	.datac(\u0|nios2_qsys_0|av_ld_byte3_data_nxt~29_combout ),
	.datad(\u0|nios2_qsys_0|av_ld_aligning_data~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_byte3_data_nxt~23_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_byte3_data_nxt~23 .lut_mask = 16'hAAFC;
defparam \u0|nios2_qsys_0|av_ld_byte3_data_nxt~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y20_N29
cycloneii_lcell_ff \u0|nios2_qsys_0|av_ld_byte3_data[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|av_ld_byte3_data_nxt~23_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|av_ld_rshift8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|av_ld_byte3_data [6]));

// Location: LCFF_X44_Y20_N29
cycloneii_lcell_ff \u0|nios2_qsys_0|av_ld_byte2_data[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|av_ld_byte2_data[6]~6_combout ),
	.sdata(\u0|nios2_qsys_0|av_ld_byte3_data [6]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\u0|nios2_qsys_0|av_ld_rshift8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|av_ld_byte2_data [6]));

// Location: LCFF_X41_Y20_N5
cycloneii_lcell_ff \u0|nios2_qsys_0|av_ld_byte1_data[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|av_ld_byte1_data[6]~2_combout ),
	.sdata(\u0|nios2_qsys_0|av_ld_byte2_data [6]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\u0|nios2_qsys_0|av_ld_rshift8~1_combout ),
	.ena(\u0|nios2_qsys_0|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|av_ld_byte1_data [6]));

// Location: M4K_X13_Y28
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode2|w_anode2182w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode_a|w_anode2182w[2]~0_combout ),
	.ena1(gnd),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~19_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [32]}),
	.portbdatain({\S|data [6]}),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\addrmux|Mux0~0_combout ,\addrmux|Mux1~0_combout ,\addrmux|Mux2~0_combout ,\addrmux|Mux3~0_combout ,\addrmux|Mux4~0_combout ,\addrmux|Mux5~0_combout ,\addrmux|Mux6~0_combout ,\addrmux|Mux7~0_combout }),
	.portbbyteenamasks({vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70 .init_file = "vectadd_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70 .logical_ram_name = "vectadd:u0|vectadd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5e32:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70 .mixed_port_feed_through_mode = "dont_care";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70 .operation_mode = "bidir_dual_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70 .port_a_first_bit_number = 6;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70 .port_b_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70 .port_b_address_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70 .port_b_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70 .port_b_byte_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70 .port_b_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70 .port_b_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70 .port_b_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70 .port_b_data_in_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70 .port_b_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70 .port_b_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70 .port_b_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70 .port_b_first_bit_number = 6;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70 .port_b_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70 .port_b_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70 .port_b_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70 .port_b_read_enable_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70 .port_b_read_enable_write_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N14
cycloneii_lcell_comb \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[6]~38 (
// Equation(s):
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[6]~38_combout  = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1] & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70~portadataout ) # 
// ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0])))) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1] & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & 
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6~portadataout ))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70~portadataout ),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6~portadataout ),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[6]~38_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[6]~38 .lut_mask = 16'hADA8;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[6]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N8
cycloneii_lcell_comb \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[6]~39 (
// Equation(s):
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[6]~39_combout  = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[6]~38_combout  & 
// ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a102 ))) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[6]~38_combout  & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38~portadataout )))) # 
// (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[6]~38_combout ))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38~portadataout ),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a102 ),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[6]~38_combout ),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[6]~39_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[6]~39 .lut_mask = 16'hCFA0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[6]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N2
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_byte0_data_nxt[6]~33 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_byte0_data_nxt[6]~33_combout  = (\u0|nios2_qsys_0|av_ld_byte0_data_nxt[6]~32_combout ) # ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[6]~39_combout  & 
// (!\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout  & \u0|onchip_memory2_0_s1_translator|read_latency_shift_reg [0])))

	.dataa(\u0|nios2_qsys_0|av_ld_byte0_data_nxt[6]~32_combout ),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[6]~39_combout ),
	.datac(\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout ),
	.datad(\u0|onchip_memory2_0_s1_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_byte0_data_nxt[6]~33_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_byte0_data_nxt[6]~33 .lut_mask = 16'hAEAA;
defparam \u0|nios2_qsys_0|av_ld_byte0_data_nxt[6]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N26
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_byte0_data_nxt[6]~34 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_byte0_data_nxt[6]~34_combout  = (\u0|nios2_qsys_0|av_ld_rshift8~1_combout  & ((\u0|nios2_qsys_0|av_ld_byte0_data_nxt[6]~45_combout ) # ((\u0|nios2_qsys_0|av_ld_byte0_data_nxt[6]~33_combout )))) # 
// (!\u0|nios2_qsys_0|av_ld_rshift8~1_combout  & (((\u0|nios2_qsys_0|av_ld_byte1_data [6]))))

	.dataa(\u0|nios2_qsys_0|av_ld_byte0_data_nxt[6]~45_combout ),
	.datab(\u0|nios2_qsys_0|av_ld_byte1_data [6]),
	.datac(\u0|nios2_qsys_0|av_ld_rshift8~1_combout ),
	.datad(\u0|nios2_qsys_0|av_ld_byte0_data_nxt[6]~33_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_byte0_data_nxt[6]~34_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_byte0_data_nxt[6]~34 .lut_mask = 16'hFCAC;
defparam \u0|nios2_qsys_0|av_ld_byte0_data_nxt[6]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N16
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_byte0_data[2]~0 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_byte0_data[2]~0_combout  = (\u0|nios2_qsys_0|av_ld_rshift8~0_combout ) # (!\u0|nios2_qsys_0|av_ld_aligning_data~regout )

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|av_ld_rshift8~0_combout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|av_ld_aligning_data~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_byte0_data[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_byte0_data[2]~0 .lut_mask = 16'hCCFF;
defparam \u0|nios2_qsys_0|av_ld_byte0_data[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y20_N27
cycloneii_lcell_ff \u0|nios2_qsys_0|av_ld_byte0_data[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|av_ld_byte0_data_nxt[6]~34_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|av_ld_byte0_data[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|av_ld_byte0_data [6]));

// Location: LCCOMB_X41_Y19_N6
cycloneii_lcell_comb \u0|nios2_qsys_0|W_rf_wr_data[6]~17 (
// Equation(s):
// \u0|nios2_qsys_0|W_rf_wr_data[6]~17_combout  = (\u0|nios2_qsys_0|R_ctrl_ld~regout  & (((\u0|nios2_qsys_0|av_ld_byte0_data [6])))) # (!\u0|nios2_qsys_0|R_ctrl_ld~regout  & (!\u0|nios2_qsys_0|E_alu_result~28_combout  & (\u0|nios2_qsys_0|W_alu_result [6])))

	.dataa(\u0|nios2_qsys_0|E_alu_result~28_combout ),
	.datab(\u0|nios2_qsys_0|R_ctrl_ld~regout ),
	.datac(\u0|nios2_qsys_0|W_alu_result [6]),
	.datad(\u0|nios2_qsys_0|av_ld_byte0_data [6]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|W_rf_wr_data[6]~17_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|W_rf_wr_data[6]~17 .lut_mask = 16'hDC10;
defparam \u0|nios2_qsys_0|W_rf_wr_data[6]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y21_N16
cycloneii_lcell_comb \u0|nios2_qsys_0|E_src1[17]~0 (
// Equation(s):
// \u0|nios2_qsys_0|E_src1[17]~0_combout  = (\u0|nios2_qsys_0|R_src1~32_combout  & ((\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [17]))) # (!\u0|nios2_qsys_0|R_src1~32_combout  & (\u0|nios2_qsys_0|D_iw [21]))

	.dataa(\u0|nios2_qsys_0|R_src1~32_combout ),
	.datab(\u0|nios2_qsys_0|D_iw [21]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [17]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_src1[17]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_src1[17]~0 .lut_mask = 16'hEE44;
defparam \u0|nios2_qsys_0|E_src1[17]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N20
cycloneii_lcell_comb \u0|nios2_qsys_0|F_pc_no_crst_nxt[15]~0 (
// Equation(s):
// \u0|nios2_qsys_0|F_pc_no_crst_nxt[15]~0_combout  = (\u0|nios2_qsys_0|R_ctrl_break~regout ) # ((\u0|nios2_qsys_0|F_pc_sel_nxt~0_combout  & ((\u0|nios2_qsys_0|E_arith_result[17]~0_combout ))) # (!\u0|nios2_qsys_0|F_pc_sel_nxt~0_combout  & 
// (\u0|nios2_qsys_0|F_pc_plus_one[15]~30_combout )))

	.dataa(\u0|nios2_qsys_0|F_pc_plus_one[15]~30_combout ),
	.datab(\u0|nios2_qsys_0|F_pc_sel_nxt~0_combout ),
	.datac(\u0|nios2_qsys_0|R_ctrl_break~regout ),
	.datad(\u0|nios2_qsys_0|E_arith_result[17]~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_pc_no_crst_nxt[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_pc_no_crst_nxt[15]~0 .lut_mask = 16'hFEF2;
defparam \u0|nios2_qsys_0|F_pc_no_crst_nxt[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N0
cycloneii_lcell_comb \u0|nios2_qsys_0|F_pc_no_crst_nxt[15]~1 (
// Equation(s):
// \u0|nios2_qsys_0|F_pc_no_crst_nxt[15]~1_combout  = (!\u0|nios2_qsys_0|R_ctrl_exception~regout  & \u0|nios2_qsys_0|F_pc_no_crst_nxt[15]~0_combout )

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|R_ctrl_exception~regout ),
	.datac(\u0|nios2_qsys_0|F_pc_no_crst_nxt[15]~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_pc_no_crst_nxt[15]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_pc_no_crst_nxt[15]~1 .lut_mask = 16'h3030;
defparam \u0|nios2_qsys_0|F_pc_no_crst_nxt[15]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y20_N1
cycloneii_lcell_ff \u0|nios2_qsys_0|F_pc[15] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|F_pc_no_crst_nxt[15]~1_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|W_valid~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|F_pc [15]));

// Location: LCCOMB_X45_Y18_N30
cycloneii_lcell_comb \u0|nios2_qsys_0|F_pc_plus_one[15]~30 (
// Equation(s):
// \u0|nios2_qsys_0|F_pc_plus_one[15]~30_combout  = \u0|nios2_qsys_0|F_pc_plus_one[14]~29  $ (\u0|nios2_qsys_0|F_pc [15])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|F_pc [15]),
	.cin(\u0|nios2_qsys_0|F_pc_plus_one[14]~29 ),
	.combout(\u0|nios2_qsys_0|F_pc_plus_one[15]~30_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_pc_plus_one[15]~30 .lut_mask = 16'h0FF0;
defparam \u0|nios2_qsys_0|F_pc_plus_one[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X45_Y21_N17
cycloneii_lcell_ff \u0|nios2_qsys_0|E_src1[17] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_src1[17]~0_combout ),
	.sdata(\u0|nios2_qsys_0|F_pc_plus_one[15]~30_combout ),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u0|nios2_qsys_0|R_src1~33_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_src1 [17]));

// Location: LCCOMB_X45_Y20_N22
cycloneii_lcell_comb \u0|nios2_qsys_0|E_arith_result[17]~0 (
// Equation(s):
// \u0|nios2_qsys_0|E_arith_result[17]~0_combout  = (\u0|nios2_qsys_0|E_alu_sub~regout  & ((\u0|nios2_qsys_0|Add1~34_combout ))) # (!\u0|nios2_qsys_0|E_alu_sub~regout  & (\u0|nios2_qsys_0|Add2~34_combout ))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|E_alu_sub~regout ),
	.datac(\u0|nios2_qsys_0|Add2~34_combout ),
	.datad(\u0|nios2_qsys_0|Add1~34_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_arith_result[17]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_arith_result[17]~0 .lut_mask = 16'hFC30;
defparam \u0|nios2_qsys_0|E_arith_result[17]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N8
cycloneii_lcell_comb \u0|nios2_qsys_0|W_alu_result[17]~0 (
// Equation(s):
// \u0|nios2_qsys_0|W_alu_result[17]~0_combout  = (\u0|nios2_qsys_0|R_ctrl_logic~regout  & (\u0|nios2_qsys_0|E_logic_result[17]~0_combout )) # (!\u0|nios2_qsys_0|R_ctrl_logic~regout  & ((\u0|nios2_qsys_0|E_arith_result[17]~0_combout )))

	.dataa(\u0|nios2_qsys_0|E_logic_result[17]~0_combout ),
	.datab(\u0|nios2_qsys_0|R_ctrl_logic~regout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|E_arith_result[17]~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|W_alu_result[17]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|W_alu_result[17]~0 .lut_mask = 16'hBB88;
defparam \u0|nios2_qsys_0|W_alu_result[17]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y20_N16
cycloneii_lcell_comb \u0|nios2_qsys_0|E_shift_rot_result_nxt[17]~0 (
// Equation(s):
// \u0|nios2_qsys_0|E_shift_rot_result_nxt[17]~0_combout  = (\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout  & (\u0|nios2_qsys_0|E_shift_rot_result [18])) # (!\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout  & ((\u0|nios2_qsys_0|E_shift_rot_result [16])))

	.dataa(\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout ),
	.datab(\u0|nios2_qsys_0|E_shift_rot_result [18]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|E_shift_rot_result [16]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_shift_rot_result_nxt[17]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_shift_rot_result_nxt[17]~0 .lut_mask = 16'hDD88;
defparam \u0|nios2_qsys_0|E_shift_rot_result_nxt[17]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y20_N17
cycloneii_lcell_ff \u0|nios2_qsys_0|E_shift_rot_result[17] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_shift_rot_result_nxt[17]~0_combout ),
	.sdata(\u0|nios2_qsys_0|E_src1 [17]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u0|nios2_qsys_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_shift_rot_result [17]));

// Location: LCFF_X45_Y19_N9
cycloneii_lcell_ff \u0|nios2_qsys_0|W_alu_result[17] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|W_alu_result[17]~0_combout ),
	.sdata(\u0|nios2_qsys_0|E_shift_rot_result [17]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(\u0|nios2_qsys_0|E_alu_result~28_combout ),
	.sload(\u0|nios2_qsys_0|R_ctrl_shift_rot~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|W_alu_result [17]));

// Location: LCCOMB_X40_Y21_N16
cycloneii_lcell_comb \u0|nios2_qsys_0|R_src2_lo[15]~1 (
// Equation(s):
// \u0|nios2_qsys_0|R_src2_lo[15]~1_combout  = (!\u0|nios2_qsys_0|R_src2_lo~0_combout  & ((\u0|nios2_qsys_0|R_src2_use_imm~regout  & (\u0|nios2_qsys_0|D_iw [21])) # (!\u0|nios2_qsys_0|R_src2_use_imm~regout  & 
// ((\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [15])))))

	.dataa(\u0|nios2_qsys_0|R_src2_lo~0_combout ),
	.datab(\u0|nios2_qsys_0|R_src2_use_imm~regout ),
	.datac(\u0|nios2_qsys_0|D_iw [21]),
	.datad(\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [15]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|R_src2_lo[15]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|R_src2_lo[15]~1 .lut_mask = 16'h5140;
defparam \u0|nios2_qsys_0|R_src2_lo[15]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y21_N17
cycloneii_lcell_ff \u0|nios2_qsys_0|E_src2[15] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|R_src2_lo[15]~1_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_src2 [15]));

// Location: LCCOMB_X45_Y19_N18
cycloneii_lcell_comb \u0|nios2_qsys_0|E_logic_result[15]~2 (
// Equation(s):
// \u0|nios2_qsys_0|E_logic_result[15]~2_combout  = (\u0|nios2_qsys_0|E_src2 [15] & (\u0|nios2_qsys_0|R_logic_op [1] $ (((\u0|nios2_qsys_0|R_logic_op [0] & \u0|nios2_qsys_0|E_src1 [15]))))) # (!\u0|nios2_qsys_0|E_src2 [15] & ((\u0|nios2_qsys_0|R_logic_op [1] 
// & ((\u0|nios2_qsys_0|E_src1 [15]))) # (!\u0|nios2_qsys_0|R_logic_op [1] & (!\u0|nios2_qsys_0|R_logic_op [0] & !\u0|nios2_qsys_0|E_src1 [15]))))

	.dataa(\u0|nios2_qsys_0|R_logic_op [0]),
	.datab(\u0|nios2_qsys_0|E_src2 [15]),
	.datac(\u0|nios2_qsys_0|R_logic_op [1]),
	.datad(\u0|nios2_qsys_0|E_src1 [15]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_logic_result[15]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_logic_result[15]~2 .lut_mask = 16'h78C1;
defparam \u0|nios2_qsys_0|E_logic_result[15]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N28
cycloneii_lcell_comb \u0|nios2_qsys_0|W_alu_result[15]~2 (
// Equation(s):
// \u0|nios2_qsys_0|W_alu_result[15]~2_combout  = (\u0|nios2_qsys_0|R_ctrl_logic~regout  & ((\u0|nios2_qsys_0|E_logic_result[15]~2_combout ))) # (!\u0|nios2_qsys_0|R_ctrl_logic~regout  & (\u0|nios2_qsys_0|F_pc[13]~0_combout ))

	.dataa(\u0|nios2_qsys_0|F_pc[13]~0_combout ),
	.datab(\u0|nios2_qsys_0|R_ctrl_logic~regout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|E_logic_result[15]~2_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|W_alu_result[15]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|W_alu_result[15]~2 .lut_mask = 16'hEE22;
defparam \u0|nios2_qsys_0|W_alu_result[15]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y19_N29
cycloneii_lcell_ff \u0|nios2_qsys_0|W_alu_result[15] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|W_alu_result[15]~2_combout ),
	.sdata(\u0|nios2_qsys_0|E_shift_rot_result [15]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(\u0|nios2_qsys_0|E_alu_result~28_combout ),
	.sload(\u0|nios2_qsys_0|R_ctrl_shift_rot~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|W_alu_result [15]));

// Location: LCCOMB_X41_Y21_N16
cycloneii_lcell_comb \u0|addr_router_001|Equal1~0 (
// Equation(s):
// \u0|addr_router_001|Equal1~0_combout  = (!\u0|nios2_qsys_0|W_alu_result [14] & (\u0|nios2_qsys_0|W_alu_result [17] & (!\u0|nios2_qsys_0|W_alu_result [15] & !\u0|nios2_qsys_0|W_alu_result [16])))

	.dataa(\u0|nios2_qsys_0|W_alu_result [14]),
	.datab(\u0|nios2_qsys_0|W_alu_result [17]),
	.datac(\u0|nios2_qsys_0|W_alu_result [15]),
	.datad(\u0|nios2_qsys_0|W_alu_result [16]),
	.cin(gnd),
	.combout(\u0|addr_router_001|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|addr_router_001|Equal1~0 .lut_mask = 16'h0004;
defparam \u0|addr_router_001|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N8
cycloneii_lcell_comb \u0|addr_router_001|Equal2~2 (
// Equation(s):
// \u0|addr_router_001|Equal2~2_combout  = (\u0|addr_router_001|Equal2~1_combout  & (!\u0|nios2_qsys_0|W_alu_result [13] & (\u0|addr_router_001|Equal1~0_combout  & \u0|addr_router_001|Equal2~0_combout )))

	.dataa(\u0|addr_router_001|Equal2~1_combout ),
	.datab(\u0|nios2_qsys_0|W_alu_result [13]),
	.datac(\u0|addr_router_001|Equal1~0_combout ),
	.datad(\u0|addr_router_001|Equal2~0_combout ),
	.cin(gnd),
	.combout(\u0|addr_router_001|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|addr_router_001|Equal2~2 .lut_mask = 16'h2000;
defparam \u0|addr_router_001|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N0
cycloneii_lcell_comb \u0|addr_router_001|Equal2~5 (
// Equation(s):
// \u0|addr_router_001|Equal2~5_combout  = (!\u0|nios2_qsys_0|W_alu_result [4] & !\u0|nios2_qsys_0|W_alu_result [5])

	.dataa(\u0|nios2_qsys_0|W_alu_result [4]),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|W_alu_result [5]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|addr_router_001|Equal2~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|addr_router_001|Equal2~5 .lut_mask = 16'h0505;
defparam \u0|addr_router_001|Equal2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N2
cycloneii_lcell_comb \u0|addr_router_001|Equal6~0 (
// Equation(s):
// \u0|addr_router_001|Equal6~0_combout  = (\u0|nios2_qsys_0|W_alu_result [6] & (\u0|addr_router_001|Equal2~2_combout  & (\u0|addr_router_001|Equal2~5_combout  & !\u0|nios2_qsys_0|W_alu_result [3])))

	.dataa(\u0|nios2_qsys_0|W_alu_result [6]),
	.datab(\u0|addr_router_001|Equal2~2_combout ),
	.datac(\u0|addr_router_001|Equal2~5_combout ),
	.datad(\u0|nios2_qsys_0|W_alu_result [3]),
	.cin(gnd),
	.combout(\u0|addr_router_001|Equal6~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|addr_router_001|Equal6~0 .lut_mask = 16'h0080;
defparam \u0|addr_router_001|Equal6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N30
cycloneii_lcell_comb \u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0 (
// Equation(s):
// \u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout  = (\u0|jtag_uart_0|av_waitrequest~regout  & (\u0|addr_router_001|Equal6~0_combout  & 
// (!\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & \u0|nios2_qsys_0_data_master_translator|uav_read~0_combout )))

	.dataa(\u0|jtag_uart_0|av_waitrequest~regout ),
	.datab(\u0|addr_router_001|Equal6~0_combout ),
	.datac(\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datad(\u0|nios2_qsys_0_data_master_translator|uav_read~0_combout ),
	.cin(gnd),
	.combout(\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0 .lut_mask = 16'h0800;
defparam \u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N24
cycloneii_lcell_comb \u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~1 (
// Equation(s):
// \u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~1_combout  = (\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout  & \u0|jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override~regout )

	.dataa(vcc),
	.datab(\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout ),
	.datac(vcc),
	.datad(\u0|jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override~regout ),
	.cin(gnd),
	.combout(\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~1 .lut_mask = 16'hCC00;
defparam \u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y23_N25
cycloneii_lcell_ff \u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~1_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]));

// Location: LCFF_X25_Y20_N27
cycloneii_lcell_ff \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~17_combout ),
	.sdata(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [5]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u0|jtag_uart_0|read_0~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [21]));

// Location: LCCOMB_X33_Y22_N16
cycloneii_lcell_comb \u0|to_hw_data|data_out[21]~feeder (
// Equation(s):
// \u0|to_hw_data|data_out[21]~feeder_combout  = \u0|nios2_qsys_0|d_writedata [21]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|d_writedata [21]),
	.cin(gnd),
	.combout(\u0|to_hw_data|data_out[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|to_hw_data|data_out[21]~feeder .lut_mask = 16'hFF00;
defparam \u0|to_hw_data|data_out[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y22_N17
cycloneii_lcell_ff \u0|to_hw_data|data_out[21] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|to_hw_data|data_out[21]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|to_hw_data|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|to_hw_data|data_out [21]));

// Location: LCCOMB_X33_Y22_N26
cycloneii_lcell_comb \u0|to_hw_data|readdata[21] (
// Equation(s):
// \u0|to_hw_data|readdata [21] = (!\u0|nios2_qsys_0|W_alu_result [2] & (!\u0|nios2_qsys_0|W_alu_result [3] & \u0|to_hw_data|data_out [21]))

	.dataa(\u0|nios2_qsys_0|W_alu_result [2]),
	.datab(\u0|nios2_qsys_0|W_alu_result [3]),
	.datac(\u0|to_hw_data|data_out [21]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|to_hw_data|readdata [21]),
	.cout());
// synopsys translate_off
defparam \u0|to_hw_data|readdata[21] .lut_mask = 16'h1010;
defparam \u0|to_hw_data|readdata[21] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y22_N27
cycloneii_lcell_ff \u0|to_hw_data_s1_translator|av_readdata_pre[21] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|to_hw_data|readdata [21]),
	.sdata(gnd),
	.aclr(!\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|to_hw_data_s1_translator|av_readdata_pre [21]));

// Location: LCCOMB_X33_Y22_N20
cycloneii_lcell_comb \u0|rsp_xbar_mux_001|src_payload~43 (
// Equation(s):
// \u0|rsp_xbar_mux_001|src_payload~43_combout  = (\u0|to_hw_data_s1_translator|read_latency_shift_reg [0] & ((\u0|to_hw_data_s1_translator|av_readdata_pre [21]) # ((\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & 
// \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [21])))) # (!\u0|to_hw_data_s1_translator|read_latency_shift_reg [0] & (\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & 
// (\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [21])))

	.dataa(\u0|to_hw_data_s1_translator|read_latency_shift_reg [0]),
	.datab(\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datac(\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [21]),
	.datad(\u0|to_hw_data_s1_translator|av_readdata_pre [21]),
	.cin(gnd),
	.combout(\u0|rsp_xbar_mux_001|src_payload~43_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rsp_xbar_mux_001|src_payload~43 .lut_mask = 16'hEAC0;
defparam \u0|rsp_xbar_mux_001|src_payload~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N14
cycloneii_lcell_comb \u0|rsp_xbar_mux_001|src_payload~44 (
// Equation(s):
// \u0|rsp_xbar_mux_001|src_payload~44_combout  = (\u0|rsp_xbar_mux_001|src_payload~42_combout ) # ((\u0|rsp_xbar_mux_001|src_payload~43_combout ) # (\u0|rsp_xbar_mux_001|src_payload~4_combout ))

	.dataa(\u0|rsp_xbar_mux_001|src_payload~42_combout ),
	.datab(vcc),
	.datac(\u0|rsp_xbar_mux_001|src_payload~43_combout ),
	.datad(\u0|rsp_xbar_mux_001|src_payload~4_combout ),
	.cin(gnd),
	.combout(\u0|rsp_xbar_mux_001|src_payload~44_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rsp_xbar_mux_001|src_payload~44 .lut_mask = 16'hFFFA;
defparam \u0|rsp_xbar_mux_001|src_payload~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N2
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_byte2_data[5]~5 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_byte2_data[5]~5_combout  = (\u0|nios2_qsys_0|av_ld_aligning_data~regout  & (\u0|nios2_qsys_0|av_fill_bit~1_combout )) # (!\u0|nios2_qsys_0|av_ld_aligning_data~regout  & ((\u0|rsp_xbar_mux_001|src_payload~44_combout )))

	.dataa(\u0|nios2_qsys_0|av_fill_bit~1_combout ),
	.datab(\u0|nios2_qsys_0|av_ld_aligning_data~regout ),
	.datac(vcc),
	.datad(\u0|rsp_xbar_mux_001|src_payload~44_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_byte2_data[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_byte2_data[5]~5 .lut_mask = 16'hBB88;
defparam \u0|nios2_qsys_0|av_ld_byte2_data[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y19_N3
cycloneii_lcell_ff \u0|nios2_qsys_0|av_ld_byte2_data[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|av_ld_byte2_data[5]~5_combout ),
	.sdata(\u0|nios2_qsys_0|av_ld_byte3_data [5]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\u0|nios2_qsys_0|av_ld_rshift8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|av_ld_byte2_data [5]));

// Location: LCFF_X41_Y20_N23
cycloneii_lcell_ff \u0|nios2_qsys_0|av_ld_byte1_data[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|av_ld_byte1_data[5]~3_combout ),
	.sdata(\u0|nios2_qsys_0|av_ld_byte2_data [5]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\u0|nios2_qsys_0|av_ld_rshift8~1_combout ),
	.ena(\u0|nios2_qsys_0|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|av_ld_byte1_data [5]));

// Location: M4K_X13_Y3
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode2|w_anode2182w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode_a|w_anode2182w[2]~0_combout ),
	.ena1(gnd),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~13_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [32]}),
	.portbdatain({\S|data [5]}),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\addrmux|Mux0~0_combout ,\addrmux|Mux1~0_combout ,\addrmux|Mux2~0_combout ,\addrmux|Mux3~0_combout ,\addrmux|Mux4~0_combout ,\addrmux|Mux5~0_combout ,\addrmux|Mux6~0_combout ,\addrmux|Mux7~0_combout }),
	.portbbyteenamasks({vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69 .init_file = "vectadd_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69 .logical_ram_name = "vectadd:u0|vectadd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5e32:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69 .mixed_port_feed_through_mode = "dont_care";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69 .operation_mode = "bidir_dual_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69 .port_a_first_bit_number = 5;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69 .port_b_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69 .port_b_address_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69 .port_b_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69 .port_b_byte_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69 .port_b_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69 .port_b_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69 .port_b_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69 .port_b_data_in_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69 .port_b_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69 .port_b_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69 .port_b_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69 .port_b_first_bit_number = 5;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69 .port_b_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69 .port_b_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69 .port_b_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69 .port_b_read_enable_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69 .port_b_read_enable_write_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N28
cycloneii_lcell_comb \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[5]~26 (
// Equation(s):
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[5]~26_combout  = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1] & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69~portadataout ) # 
// (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0])))) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1] & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5~portadataout  & 
// ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5~portadataout ),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69~portadataout ),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[5]~26_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[5]~26 .lut_mask = 16'hCCE2;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[5]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N6
cycloneii_lcell_comb \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[5]~27 (
// Equation(s):
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[5]~27_combout  = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[5]~26_combout  & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a101 ) # 
// (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0])))) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[5]~26_combout  & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37~portadataout  & 
// ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37~portadataout ),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[5]~26_combout ),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a101 ),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[5]~27_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[5]~27 .lut_mask = 16'hE2CC;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[5]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N20
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_byte0_data_nxt[5]~37 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_byte0_data_nxt[5]~37_combout  = (\u0|nios2_qsys_0|av_ld_byte0_data_nxt[5]~36_combout ) # ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[5]~27_combout  & 
// (!\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout  & \u0|onchip_memory2_0_s1_translator|read_latency_shift_reg [0])))

	.dataa(\u0|nios2_qsys_0|av_ld_byte0_data_nxt[5]~36_combout ),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[5]~27_combout ),
	.datac(\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout ),
	.datad(\u0|onchip_memory2_0_s1_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_byte0_data_nxt[5]~37_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_byte0_data_nxt[5]~37 .lut_mask = 16'hAEAA;
defparam \u0|nios2_qsys_0|av_ld_byte0_data_nxt[5]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N6
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_byte0_data_nxt[5]~35 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_byte0_data_nxt[5]~35_combout  = (!\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout  & (\u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg [0] & 
// \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [5]))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout ),
	.datac(\u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg [0]),
	.datad(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [5]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_byte0_data_nxt[5]~35_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_byte0_data_nxt[5]~35 .lut_mask = 16'h3000;
defparam \u0|nios2_qsys_0|av_ld_byte0_data_nxt[5]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N30
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_byte0_data_nxt[5]~38 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_byte0_data_nxt[5]~38_combout  = (\u0|nios2_qsys_0|av_ld_rshift8~1_combout  & (((\u0|nios2_qsys_0|av_ld_byte0_data_nxt[5]~37_combout ) # (\u0|nios2_qsys_0|av_ld_byte0_data_nxt[5]~35_combout )))) # 
// (!\u0|nios2_qsys_0|av_ld_rshift8~1_combout  & (\u0|nios2_qsys_0|av_ld_byte1_data [5]))

	.dataa(\u0|nios2_qsys_0|av_ld_rshift8~1_combout ),
	.datab(\u0|nios2_qsys_0|av_ld_byte1_data [5]),
	.datac(\u0|nios2_qsys_0|av_ld_byte0_data_nxt[5]~37_combout ),
	.datad(\u0|nios2_qsys_0|av_ld_byte0_data_nxt[5]~35_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_byte0_data_nxt[5]~38_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_byte0_data_nxt[5]~38 .lut_mask = 16'hEEE4;
defparam \u0|nios2_qsys_0|av_ld_byte0_data_nxt[5]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y20_N31
cycloneii_lcell_ff \u0|nios2_qsys_0|av_ld_byte0_data[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|av_ld_byte0_data_nxt[5]~38_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|av_ld_byte0_data[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|av_ld_byte0_data [5]));

// Location: M4K_X13_Y34
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode2|w_anode2174w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode_a|w_anode2174w[2]~0_combout ),
	.ena1(gnd),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~18_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [32]}),
	.portbdatain({\S|data [7]}),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\addrmux|Mux0~0_combout ,\addrmux|Mux1~0_combout ,\addrmux|Mux2~0_combout ,\addrmux|Mux3~0_combout ,\addrmux|Mux4~0_combout ,\addrmux|Mux5~0_combout ,\addrmux|Mux6~0_combout ,\addrmux|Mux7~0_combout }),
	.portbbyteenamasks({vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39 .init_file = "vectadd_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39 .logical_ram_name = "vectadd:u0|vectadd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5e32:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39 .mixed_port_feed_through_mode = "dont_care";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39 .operation_mode = "bidir_dual_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39 .port_b_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39 .port_b_address_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39 .port_b_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39 .port_b_byte_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39 .port_b_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39 .port_b_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39 .port_b_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39 .port_b_data_in_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39 .port_b_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39 .port_b_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39 .port_b_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39 .port_b_first_bit_number = 7;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39 .port_b_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39 .port_b_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39 .port_b_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39 .port_b_read_enable_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39 .port_b_read_enable_write_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X13_Y35
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode2|w_anode2182w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode_a|w_anode2182w[2]~0_combout ),
	.ena1(gnd),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~18_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [32]}),
	.portbdatain({\S|data [7]}),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\addrmux|Mux0~0_combout ,\addrmux|Mux1~0_combout ,\addrmux|Mux2~0_combout ,\addrmux|Mux3~0_combout ,\addrmux|Mux4~0_combout ,\addrmux|Mux5~0_combout ,\addrmux|Mux6~0_combout ,\addrmux|Mux7~0_combout }),
	.portbbyteenamasks({vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71 .init_file = "vectadd_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71 .logical_ram_name = "vectadd:u0|vectadd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5e32:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71 .mixed_port_feed_through_mode = "dont_care";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71 .operation_mode = "bidir_dual_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71 .port_a_first_bit_number = 7;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71 .port_b_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71 .port_b_address_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71 .port_b_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71 .port_b_byte_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71 .port_b_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71 .port_b_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71 .port_b_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71 .port_b_data_in_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71 .port_b_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71 .port_b_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71 .port_b_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71 .port_b_first_bit_number = 7;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71 .port_b_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71 .port_b_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71 .port_b_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71 .port_b_read_enable_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71 .port_b_read_enable_write_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N10
cycloneii_lcell_comb \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[7]~36 (
// Equation(s):
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[7]~36_combout  = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1] & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71~portadataout ) # 
// ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0])))) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1] & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & 
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7~portadataout ))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71~portadataout ),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7~portadataout ),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[7]~36_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[7]~36 .lut_mask = 16'hADA8;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[7]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N4
cycloneii_lcell_comb \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[7]~37 (
// Equation(s):
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[7]~37_combout  = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[7]~36_combout  & 
// (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103 )) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[7]~36_combout  & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39~portadataout ))))) # 
// (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[7]~36_combout ))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103 ),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39~portadataout ),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[7]~36_combout ),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[7]~37_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[7]~37 .lut_mask = 16'hAFC0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[7]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N6
cycloneii_lcell_comb \u0|cmd_xbar_mux|src_data[45] (
// Equation(s):
// \u0|cmd_xbar_mux|src_data [45] = (\u0|cmd_xbar_mux|saved_grant [0] & ((\u0|nios2_qsys_0|F_pc [7]) # ((\u0|nios2_qsys_0|W_alu_result [9] & \u0|cmd_xbar_mux|saved_grant [1])))) # (!\u0|cmd_xbar_mux|saved_grant [0] & (\u0|nios2_qsys_0|W_alu_result [9] & 
// (\u0|cmd_xbar_mux|saved_grant [1])))

	.dataa(\u0|cmd_xbar_mux|saved_grant [0]),
	.datab(\u0|nios2_qsys_0|W_alu_result [9]),
	.datac(\u0|cmd_xbar_mux|saved_grant [1]),
	.datad(\u0|nios2_qsys_0|F_pc [7]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux|src_data [45]),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux|src_data[45] .lut_mask = 16'hEAC0;
defparam \u0|cmd_xbar_mux|src_data[45] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y18_N7
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|cmd_xbar_mux|src_data [45]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [7]));

// Location: LCCOMB_X40_Y18_N0
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_addr[7]~7 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_addr[7]~7_combout  = (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg [9])) # (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [7])))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg [9]),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout ),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [7]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_addr[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_addr[7]~7 .lut_mask = 16'hAFA0;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_addr[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N26
cycloneii_lcell_comb \u0|cmd_xbar_mux|src_data[32] (
// Equation(s):
// \u0|cmd_xbar_mux|src_data [32] = (\u0|cmd_xbar_mux|saved_grant [0]) # ((\u0|cmd_xbar_mux|saved_grant [1] & \u0|nios2_qsys_0|d_byteenable [0]))

	.dataa(vcc),
	.datab(\u0|cmd_xbar_mux|saved_grant [0]),
	.datac(\u0|cmd_xbar_mux|saved_grant [1]),
	.datad(\u0|nios2_qsys_0|d_byteenable [0]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux|src_data [32]),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux|src_data[32] .lut_mask = 16'hFCCC;
defparam \u0|cmd_xbar_mux|src_data[32] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y18_N27
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|byteenable[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|cmd_xbar_mux|src_data [32]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|byteenable [0]));

// Location: LCCOMB_X34_Y18_N20
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_byteenable[0]~0 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_byteenable[0]~0_combout  = (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout ) # 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|byteenable [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout ),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|byteenable [0]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_byteenable[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_byteenable[0]~0 .lut_mask = 16'hFFF0;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_byteenable[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N14
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[1]~1 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[1]~1_combout  = (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [1])) # (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [1])))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [1]),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout ),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [1]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[1]~1 .lut_mask = 16'hAFA0;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N16
cycloneii_lcell_comb \u0|cmd_xbar_mux|src_payload~12 (
// Equation(s):
// \u0|cmd_xbar_mux|src_payload~12_combout  = (\u0|nios2_qsys_0|d_writedata [4] & \u0|cmd_xbar_mux|saved_grant [1])

	.dataa(\u0|nios2_qsys_0|d_writedata [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|cmd_xbar_mux|saved_grant [1]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux|src_payload~12_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux|src_payload~12 .lut_mask = 16'hAA00;
defparam \u0|cmd_xbar_mux|src_payload~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y23_N17
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|cmd_xbar_mux|src_payload~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [4]));

// Location: LCCOMB_X33_Y23_N26
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[4]~10 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[4]~10_combout  = (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [4])) # (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [4])))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [4]),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [4]),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[4]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[4]~10 .lut_mask = 16'hAAF0;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[4]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N4
cycloneii_lcell_comb \u0|cmd_xbar_mux|src_payload~20 (
// Equation(s):
// \u0|cmd_xbar_mux|src_payload~20_combout  = (\u0|cmd_xbar_mux|saved_grant [1] & \u0|nios2_qsys_0|d_writedata [6])

	.dataa(vcc),
	.datab(\u0|cmd_xbar_mux|saved_grant [1]),
	.datac(\u0|nios2_qsys_0|d_writedata [6]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux|src_payload~20_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux|src_payload~20 .lut_mask = 16'hC0C0;
defparam \u0|cmd_xbar_mux|src_payload~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y21_N5
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|cmd_xbar_mux|src_payload~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [6]));

// Location: LCCOMB_X30_Y17_N28
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[10]~feeder (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[10]~feeder_combout  = 
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [10]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [10]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[10]~feeder .lut_mask = 16'hFF00;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y17_N29
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[10] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[10]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [10]));

// Location: LCCOMB_X28_Y18_N18
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout  = 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|enable_action_strobe~regout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|ir [1] & 
// !\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|ir [0]))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|enable_action_strobe~regout ),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|ir [1]),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|ir [0]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0 .lut_mask = 16'h00A0;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y17_N25
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[36] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [36]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [36]));

// Location: LCCOMB_X29_Y19_N22
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~31 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~31_combout  = 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [10] & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [37]) # 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [36]) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ))))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [37]),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [10]),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [36]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~31_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~31 .lut_mask = 16'hCC8C;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y19_N23
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[10] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~31_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [10]));

// Location: LCCOMB_X28_Y17_N30
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~80 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~80_combout  = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout  & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [10]))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [10]))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [10]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [10]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~80_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~80 .lut_mask = 16'hFA0A;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N16
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~81 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~81_combout  = 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & 
// (((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~80_combout  & !\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout )))) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [12]))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [12]),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~80_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~81_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~81 .lut_mask = 16'h0CAA;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N0
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[1]~13 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[1]~13_combout  = (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout  & 
// (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout  & ((\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]) # (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]))))

	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[1]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[1]~13 .lut_mask = 16'h0E00;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[1]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y17_N17
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~81_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[1]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [11]));

// Location: LCCOMB_X28_Y17_N2
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~75 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~75_combout  = 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~74_combout  & (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ))) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & 
// (((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [11]))))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~74_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [11]),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~75_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~75 .lut_mask = 16'h22F0;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y17_N3
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~75_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[1]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [10]));

// Location: LCCOMB_X31_Y19_N26
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_rd~0 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_rd~0_combout  = 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout  & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_rd~regout ) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout )))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout ),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_rd~regout ),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_rd~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_rd~0 .lut_mask = 16'hC0CC;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_rd~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y19_N27
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_rd (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_rd~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_rd~regout ));

// Location: LCFF_X31_Y19_N3
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_rd_d1 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_rd~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_rd_d1~regout ));

// Location: LCCOMB_X28_Y20_N28
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[26]~feeder (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[26]~feeder_combout  = 
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [26]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [26]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[26]~feeder .lut_mask = 16'hFF00;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y20_N29
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[26] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[26]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [26]));

// Location: LCCOMB_X33_Y18_N16
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg~0 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg~0_combout  = 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [34] & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[0]~0_combout )) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout  & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [26]))))) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [34] & 
// (((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[0]~0_combout ))))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [34]),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout ),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[0]~0_combout ),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [26]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg~0 .lut_mask = 16'hF2D0;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y18_N17
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg [2]));

// Location: LCCOMB_X31_Y19_N24
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~15 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~15_combout  = (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg [3] & 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout  & (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg [4] $ 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg [2]))))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg [3]),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg [4]),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout ),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg [2]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~15_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~15 .lut_mask = 16'h0401;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N16
cycloneii_lcell_comb \u0|cmd_xbar_mux|src_payload~19 (
// Equation(s):
// \u0|cmd_xbar_mux|src_payload~19_combout  = (\u0|cmd_xbar_mux|saved_grant [1] & \u0|nios2_qsys_0|d_writedata [7])

	.dataa(vcc),
	.datab(\u0|cmd_xbar_mux|saved_grant [1]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|d_writedata [7]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux|src_payload~19_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux|src_payload~19 .lut_mask = 16'hCC00;
defparam \u0|cmd_xbar_mux|src_payload~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y21_N17
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|cmd_xbar_mux|src_payload~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [7]));

// Location: LCCOMB_X33_Y21_N18
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[7]~18 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[7]~18_combout  = (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [7])) # (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [7])))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout ),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [7]),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [7]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[7]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[7]~18 .lut_mask = 16'hD8D8;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[7]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N2
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[16]~16 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[16]~16_combout  = (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [16]))) # (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [16]))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [16]),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout ),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [16]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[16]~16 .lut_mask = 16'hFA0A;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N12
cycloneii_lcell_comb \u0|cmd_xbar_mux|src_payload~23 (
// Equation(s):
// \u0|cmd_xbar_mux|src_payload~23_combout  = (\u0|cmd_xbar_mux|saved_grant [1] & \u0|nios2_qsys_0|d_writedata [18])

	.dataa(vcc),
	.datab(vcc),
	.datac(\u0|cmd_xbar_mux|saved_grant [1]),
	.datad(\u0|nios2_qsys_0|d_writedata [18]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux|src_payload~23_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux|src_payload~23 .lut_mask = 16'hF000;
defparam \u0|cmd_xbar_mux|src_payload~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y21_N13
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata[18] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|cmd_xbar_mux|src_payload~23_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [18]));

// Location: LCCOMB_X31_Y21_N6
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[18]~22 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[18]~22_combout  = (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [18])) # (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [18])))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [18]),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout ),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [18]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[18]~22_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[18]~22 .lut_mask = 16'hAFA0;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[18]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N16
cycloneii_lcell_comb \u0|cmd_xbar_mux|src_payload~22 (
// Equation(s):
// \u0|cmd_xbar_mux|src_payload~22_combout  = (\u0|cmd_xbar_mux|saved_grant [1] & \u0|nios2_qsys_0|d_writedata [19])

	.dataa(vcc),
	.datab(\u0|cmd_xbar_mux|saved_grant [1]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|d_writedata [19]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux|src_payload~22_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux|src_payload~22 .lut_mask = 16'hCC00;
defparam \u0|cmd_xbar_mux|src_payload~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y22_N17
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata[19] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|cmd_xbar_mux|src_payload~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [19]));

// Location: LCCOMB_X34_Y18_N4
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[19]~21 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[19]~21_combout  = (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [19])) # (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [19])))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [19]),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout ),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [19]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[19]~21_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[19]~21 .lut_mask = 16'hAFA0;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[19]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N20
cycloneii_lcell_comb \u0|cmd_xbar_mux|src_payload~21 (
// Equation(s):
// \u0|cmd_xbar_mux|src_payload~21_combout  = (\u0|nios2_qsys_0|d_writedata [20] & \u0|cmd_xbar_mux|saved_grant [1])

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|d_writedata [20]),
	.datac(vcc),
	.datad(\u0|cmd_xbar_mux|saved_grant [1]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux|src_payload~21_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux|src_payload~21 .lut_mask = 16'hCC00;
defparam \u0|cmd_xbar_mux|src_payload~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y23_N21
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata[20] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|cmd_xbar_mux|src_payload~21_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [20]));

// Location: LCCOMB_X32_Y19_N20
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[20]~20 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[20]~20_combout  = (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [20])) # (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [20])))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [20]),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout ),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [20]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[20]~20 .lut_mask = 16'hAFA0;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N0
cycloneii_lcell_comb \u0|cmd_xbar_mux|src_payload~11 (
// Equation(s):
// \u0|cmd_xbar_mux|src_payload~11_combout  = (\u0|cmd_xbar_mux|saved_grant [1] & \u0|nios2_qsys_0|d_writedata [21])

	.dataa(vcc),
	.datab(vcc),
	.datac(\u0|cmd_xbar_mux|saved_grant [1]),
	.datad(\u0|nios2_qsys_0|d_writedata [21]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux|src_payload~11_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux|src_payload~11 .lut_mask = 16'hF000;
defparam \u0|cmd_xbar_mux|src_payload~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y22_N1
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata[21] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|cmd_xbar_mux|src_payload~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [21]));

// Location: LCCOMB_X33_Y22_N18
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[21]~9 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[21]~9_combout  = (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [21])) # (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [21])))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [21]),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout ),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [21]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[21]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[21]~9 .lut_mask = 16'hAFA0;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[21]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N14
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~25 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~25_combout  = 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout  & 
// (((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [26])))) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [23] & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout )))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [23]),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout ),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [26]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~25_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~25 .lut_mask = 16'hEC20;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N2
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[0]~9 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[0]~9_combout  = 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout  & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ) # 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_rd_d1~regout )))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_rd_d1~regout ),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[0]~9 .lut_mask = 16'hFA00;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y19_N15
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[23] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~25_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [23]));

// Location: LCCOMB_X30_Y21_N24
cycloneii_lcell_comb \u0|cmd_xbar_mux|src_payload~7 (
// Equation(s):
// \u0|cmd_xbar_mux|src_payload~7_combout  = (\u0|cmd_xbar_mux|saved_grant [1] & \u0|nios2_qsys_0|d_writedata [23])

	.dataa(vcc),
	.datab(vcc),
	.datac(\u0|cmd_xbar_mux|saved_grant [1]),
	.datad(\u0|nios2_qsys_0|d_writedata [23]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux|src_payload~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux|src_payload~7 .lut_mask = 16'hF000;
defparam \u0|cmd_xbar_mux|src_payload~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y21_N25
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata[23] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|cmd_xbar_mux|src_payload~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [23]));

// Location: LCCOMB_X31_Y19_N10
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[23]~5 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[23]~5_combout  = (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [23])) # (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [23])))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout ),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [23]),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [23]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[23]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[23]~5 .lut_mask = 16'hF3C0;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[23]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N18
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_byteenable[2]~1 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_byteenable[2]~1_combout  = (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|byteenable [2]) # 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout )

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|byteenable [2]),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_byteenable[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_byteenable[2]~1 .lut_mask = 16'hFAFA;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_byteenable[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N28
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~14 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~14_combout  = 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [25])) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout  & 
// (((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout  & 
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [22]))))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [25]),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout ),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [22]),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~14_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~14 .lut_mask = 16'hAAC0;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y19_N29
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[22] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [22]));

// Location: LCCOMB_X31_Y19_N8
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[22]~4 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[22]~4_combout  = (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [22]))) # (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [22]))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [22]),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [22]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[22]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[22]~4 .lut_mask = 16'hEE22;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[22]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N4
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~20 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~20_combout  = 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [17] & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [37]) # 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [36]) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ))))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [37]),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [17]),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [36]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~20_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~20 .lut_mask = 16'hCC8C;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y18_N5
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[17] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [17]));

// Location: LCCOMB_X30_Y18_N2
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~60 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~60_combout  = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout  & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [17]))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [17]))

	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [17]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [17]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~60_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~60 .lut_mask = 16'hEE44;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N24
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~61 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~61_combout  = 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~60_combout  & 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~27_combout ))) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [19]) # 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~60_combout  & 
// !\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~27_combout ))))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~60_combout ),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~27_combout ),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [19]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~61_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~61 .lut_mask = 16'h5D0C;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N18
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[32]~29 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[32]~29_combout  = 
// ((!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout  & ((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ) # 
// (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout )))) # (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout )

	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout ),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[32]~29_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[32]~29 .lut_mask = 16'h07FF;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[32]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y18_N25
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[18] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~61_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[32]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [18]));

// Location: LCCOMB_X29_Y18_N22
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[18]~feeder (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[18]~feeder_combout  = 
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [18]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [18]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[18]~feeder .lut_mask = 16'hFF00;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y18_N23
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[18] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[18]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [18]));

// Location: LCCOMB_X31_Y18_N24
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~22 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~22_combout  = 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [18] & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [37]) # 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [36]) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ))))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [37]),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [18]),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [36]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~22_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~22 .lut_mask = 16'hCC8C;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y18_N25
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[18] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [18]));

// Location: LCCOMB_X31_Y21_N24
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~62 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~62_combout  = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout  & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [18]))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [18]))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [18]),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [18]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~62_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~62 .lut_mask = 16'hCACA;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N12
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~63 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~63_combout  = 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & 
// (((!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~27_combout  & 
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~62_combout )))) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [20]) # 
// ((!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~27_combout  & 
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~62_combout ))))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [20]),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~27_combout ),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~62_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~63_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~63 .lut_mask = 16'h4F44;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y18_N13
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[19] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~63_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[32]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [19]));

// Location: LCCOMB_X30_Y17_N0
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[19]~feeder (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[19]~feeder_combout  = 
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [19]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [19]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[19]~feeder .lut_mask = 16'hFF00;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y17_N1
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[19] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[19]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [19]));

// Location: LCCOMB_X31_Y18_N16
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~18 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~18_combout  = 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [19] & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [37]) # 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [36]) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ))))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [37]),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [19]),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [36]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~18_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~18 .lut_mask = 16'hCC8C;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y18_N17
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[19] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [19]));

// Location: LCCOMB_X30_Y19_N4
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~24 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~24_combout  = 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [22])) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout  & 
// (((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout  & 
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [19]))))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [22]),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout ),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~24_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~24 .lut_mask = 16'hB888;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y19_N5
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[19] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~24_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [19]));

// Location: LCCOMB_X30_Y18_N0
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~56 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~56_combout  = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [19])) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout  & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [19])))

	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [19]),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [19]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~56_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~56 .lut_mask = 16'hF5A0;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N30
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~17 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~17_combout  = 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [20] & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [37]) # 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [36]) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ))))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [37]),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [20]),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [36]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~17_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~17 .lut_mask = 16'hCC8C;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y18_N31
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[20] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~17_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [20]));

// Location: LCCOMB_X31_Y20_N16
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~23 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~23_combout  = 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [23])) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout  & 
// (((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [20] & 
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout ))))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [23]),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [20]),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~23_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~23 .lut_mask = 16'hACA0;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y20_N17
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[20] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~23_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [20]));

// Location: LCCOMB_X30_Y18_N14
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~54 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~54_combout  = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [20])) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout  & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [20])))

	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [20]),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [20]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~54_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~54 .lut_mask = 16'hD8D8;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N26
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~55 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~55_combout  = 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~54_combout  & 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~27_combout ))) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [22]) # 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~54_combout  & 
// !\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~27_combout ))))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~54_combout ),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~27_combout ),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [22]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~55_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~55 .lut_mask = 16'h5D0C;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y18_N27
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[21] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~55_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[32]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [21]));

// Location: LCCOMB_X30_Y18_N28
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~57 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~57_combout  = 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~56_combout  & 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~27_combout ))) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [21]) # 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~56_combout  & 
// !\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~27_combout ))))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~56_combout ),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~27_combout ),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [21]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~57_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~57 .lut_mask = 16'h5D0C;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y18_N29
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[20] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~57_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[32]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [20]));

// Location: LCCOMB_X29_Y18_N20
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[20]~feeder (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[20]~feeder_combout  = 
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [20]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [20]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[20]~feeder .lut_mask = 16'hFF00;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y18_N21
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[20] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[20]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [20]));

// Location: LCCOMB_X30_Y19_N16
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~26 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~26_combout  = 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout  & 
// (((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [20])))) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [17])))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout ),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [17]),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [20]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~26_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~26 .lut_mask = 16'hEC20;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y19_N17
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[17] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~26_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [17]));

// Location: LCCOMB_X30_Y21_N18
cycloneii_lcell_comb \u0|cmd_xbar_mux|src_payload~24 (
// Equation(s):
// \u0|cmd_xbar_mux|src_payload~24_combout  = (\u0|cmd_xbar_mux|saved_grant [1] & \u0|nios2_qsys_0|d_writedata [17])

	.dataa(vcc),
	.datab(vcc),
	.datac(\u0|cmd_xbar_mux|saved_grant [1]),
	.datad(\u0|nios2_qsys_0|d_writedata [17]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux|src_payload~24_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux|src_payload~24 .lut_mask = 16'hF000;
defparam \u0|cmd_xbar_mux|src_payload~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y21_N19
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata[17] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|cmd_xbar_mux|src_payload~24_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [17]));

// Location: LCCOMB_X30_Y21_N4
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[17]~23 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[17]~23_combout  = (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [17])) # (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [17])))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [17]),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout ),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [17]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[17]~23_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[17]~23 .lut_mask = 16'hCFC0;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[17]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N16
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~16 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~16_combout  = (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~15_combout ) # 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [16] & 
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout ))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~15_combout ),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [16]),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~16_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~16 .lut_mask = 16'hFCCC;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N0
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[16]~2 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[16]~2_combout  = (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_rd_d1~regout  & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~16_combout ))) # (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_rd_d1~regout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [16]))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_rd_d1~regout ),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [16]),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~16_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[16]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[16]~2 .lut_mask = 16'hFC30;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[16]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y19_N1
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[16] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[16]~2_combout ),
	.sdata(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [19]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [16]));

// Location: LCCOMB_X34_Y18_N10
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_byteenable[1]~3 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_byteenable[1]~3_combout  = (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|byteenable [1]) # 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout )

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|byteenable [1]),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_byteenable[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_byteenable[1]~3 .lut_mask = 16'hFAFA;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_byteenable[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N12
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|Equal0~0 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|Equal0~0_combout  = (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg [3] & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg [2] & !\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg [4]))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg [3]),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg [2]),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg [4]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|Equal0~0 .lut_mask = 16'h0404;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N30
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[9]~7 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[9]~7_combout  = (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [9])) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout  & ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|Equal0~0_combout )))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [9]),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|Equal0~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[9]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[9]~7 .lut_mask = 16'hBB88;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[9]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N16
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[37]~feeder (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[37]~feeder_combout  = 
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [37]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [37]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[37]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[37]~feeder .lut_mask = 16'hFF00;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[37]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y18_N17
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[37] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[37]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [37]));

// Location: LCCOMB_X29_Y20_N2
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~29 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~29_combout  = 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [12] & 
// (((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [37]) # 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [36])) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout )))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [12]),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [37]),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [36]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~29_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~29 .lut_mask = 16'hAAA2;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y20_N3
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[12] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~29_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [12]));

// Location: LCFF_X28_Y17_N23
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[13] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [13]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [13]));

// Location: LCCOMB_X29_Y19_N18
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~26 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~26_combout  = 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [13] & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [36]) # 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [37]) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ))))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [13]),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [36]),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [37]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~26_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~26 .lut_mask = 16'hAA8A;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y19_N19
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[13] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~26_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [13]));

// Location: LCCOMB_X30_Y19_N18
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~28 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~28_combout  = 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout  & 
// (((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [16])))) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [13] & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout )))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [13]),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout ),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [16]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~28_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~28 .lut_mask = 16'hEC20;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y19_N19
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[13] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~28_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [13]));

// Location: LCCOMB_X29_Y17_N0
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~70 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~70_combout  = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [13])) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout  & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [13])))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [13]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [13]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~70_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~70 .lut_mask = 16'hCFC0;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N18
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[32]~82 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[32]~82_combout  = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout  & 
// \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[32]~82_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[32]~82 .lut_mask = 16'hF000;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[32]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y17_N19
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|DRsize.010 (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[32]~82_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_uir~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|DRsize.010~regout ));

// Location: LCCOMB_X29_Y17_N28
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[15]~9 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[15]~9_combout  = 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|DRsize.010~regout  & ((\altera_internal_jtag~TDIUTAP ))) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|DRsize.010~regout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [16]))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [16]),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|DRsize.010~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[15]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[15]~9 .lut_mask = 16'hCCAA;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[15]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N12
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~27 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~27_combout  = 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [14] & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [36]) # 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [37]) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ))))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [14]),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [36]),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [37]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~27_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~27 .lut_mask = 16'hAA8A;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y19_N13
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[14] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~27_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [14]));

// Location: LCCOMB_X30_Y19_N20
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~29 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~29_combout  = 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout  & 
// (((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [17])))) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [14] & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout )))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [14]),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout ),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [17]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~29_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~29 .lut_mask = 16'hEC20;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y19_N21
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[14] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~29_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [14]));

// Location: LCCOMB_X29_Y17_N12
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~72 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~72_combout  = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [14])) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout  & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [14])))

	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [14]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [14]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~72_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~72 .lut_mask = 16'hDD88;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N14
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~73 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~73_combout  = 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout  & 
// (((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [15])))) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout  & (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout  & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~72_combout ))))

	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [15]),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout ),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~72_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~73_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~73 .lut_mask = 16'hC5C0;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y17_N29
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[15]~9_combout ),
	.sdata(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~73_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [15]));

// Location: LCCOMB_X28_Y17_N24
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~71 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~71_combout  = 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~70_combout  & (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ))) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & 
// (((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [15]))))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~70_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [15]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~71_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~71 .lut_mask = 16'h5D08;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y17_N25
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~71_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[1]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [14]));

// Location: LCFF_X28_Y17_N19
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[14] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [14]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [14]));

// Location: LCCOMB_X29_Y21_N4
cycloneii_lcell_comb \u0|cmd_xbar_mux|src_payload~15 (
// Equation(s):
// \u0|cmd_xbar_mux|src_payload~15_combout  = (\u0|nios2_qsys_0|d_writedata [12] & \u0|cmd_xbar_mux|saved_grant [1])

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|d_writedata [12]),
	.datac(vcc),
	.datad(\u0|cmd_xbar_mux|saved_grant [1]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux|src_payload~15_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux|src_payload~15 .lut_mask = 16'hCC00;
defparam \u0|cmd_xbar_mux|src_payload~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y21_N5
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata[12] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|cmd_xbar_mux|src_payload~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [12]));

// Location: LCCOMB_X29_Y20_N28
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[12]~13 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[12]~13_combout  = (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [12])) # (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [12])))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout ),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [12]),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [12]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[12]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[12]~13 .lut_mask = 16'hF3C0;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[12]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N28
cycloneii_lcell_comb \u0|cmd_xbar_mux|src_payload~14 (
// Equation(s):
// \u0|cmd_xbar_mux|src_payload~14_combout  = (\u0|nios2_qsys_0|d_writedata [13] & \u0|cmd_xbar_mux|saved_grant [1])

	.dataa(\u0|nios2_qsys_0|d_writedata [13]),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|cmd_xbar_mux|saved_grant [1]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux|src_payload~14_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux|src_payload~14 .lut_mask = 16'hAA00;
defparam \u0|cmd_xbar_mux|src_payload~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y19_N29
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata[13] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|cmd_xbar_mux|src_payload~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [13]));

// Location: LCCOMB_X29_Y17_N4
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[13]~12 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[13]~12_combout  = (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [13])) # (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [13])))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [13]),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [13]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[13]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[13]~12 .lut_mask = 16'hAACC;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[13]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N26
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[14]~15 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[14]~15_combout  = (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [14]))) # (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [14]))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [14]),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [14]),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[14]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[14]~15 .lut_mask = 16'hCACA;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[14]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N30
cycloneii_lcell_comb \u0|cmd_xbar_mux|src_payload~18 (
// Equation(s):
// \u0|cmd_xbar_mux|src_payload~18_combout  = (\u0|cmd_xbar_mux|saved_grant [1] & \u0|nios2_qsys_0|d_writedata [15])

	.dataa(vcc),
	.datab(\u0|cmd_xbar_mux|saved_grant [1]),
	.datac(\u0|nios2_qsys_0|d_writedata [15]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux|src_payload~18_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux|src_payload~18 .lut_mask = 16'hC0C0;
defparam \u0|cmd_xbar_mux|src_payload~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y21_N31
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata[15] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|cmd_xbar_mux|src_payload~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [15]));

// Location: LCCOMB_X29_Y21_N8
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[15]~17 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[15]~17_combout  = (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [15]))) # (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [15]))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout ),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [15]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [15]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[15]~17_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[15]~17 .lut_mask = 16'hEE44;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[15]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N24
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~13 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~13_combout  = 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [27])) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout  & 
// (((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [24] & 
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout ))))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [27]),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [24]),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~13_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~13 .lut_mask = 16'hACA0;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y20_N25
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[24] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [24]));

// Location: LCCOMB_X35_Y19_N18
cycloneii_lcell_comb \u0|cmd_xbar_mux|src_payload~8 (
// Equation(s):
// \u0|cmd_xbar_mux|src_payload~8_combout  = (\u0|cmd_xbar_mux|saved_grant [1] & \u0|nios2_qsys_0|d_writedata [24])

	.dataa(vcc),
	.datab(\u0|cmd_xbar_mux|saved_grant [1]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|d_writedata [24]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux|src_payload~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux|src_payload~8 .lut_mask = 16'hCC00;
defparam \u0|cmd_xbar_mux|src_payload~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y19_N19
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata[24] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|cmd_xbar_mux|src_payload~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [24]));

// Location: LCCOMB_X30_Y16_N8
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[24]~6 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[24]~6_combout  = (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [24])) # (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [24])))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [24]),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout ),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [24]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[24]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[24]~6 .lut_mask = 16'hCFC0;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[24]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N30
cycloneii_lcell_comb \u0|cmd_xbar_mux|src_payload~9 (
// Equation(s):
// \u0|cmd_xbar_mux|src_payload~9_combout  = (\u0|cmd_xbar_mux|saved_grant [1] & \u0|nios2_qsys_0|d_writedata [25])

	.dataa(vcc),
	.datab(vcc),
	.datac(\u0|cmd_xbar_mux|saved_grant [1]),
	.datad(\u0|nios2_qsys_0|d_writedata [25]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux|src_payload~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux|src_payload~9 .lut_mask = 16'hF000;
defparam \u0|cmd_xbar_mux|src_payload~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y20_N31
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata[25] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|cmd_xbar_mux|src_payload~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [25]));

// Location: LCCOMB_X33_Y23_N14
cycloneii_lcell_comb \u0|cmd_xbar_mux|src_payload~10 (
// Equation(s):
// \u0|cmd_xbar_mux|src_payload~10_combout  = (\u0|cmd_xbar_mux|saved_grant [1] & \u0|nios2_qsys_0|d_writedata [26])

	.dataa(vcc),
	.datab(\u0|cmd_xbar_mux|saved_grant [1]),
	.datac(\u0|nios2_qsys_0|d_writedata [26]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux|src_payload~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux|src_payload~10 .lut_mask = 16'hC0C0;
defparam \u0|cmd_xbar_mux|src_payload~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y23_N15
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata[26] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|cmd_xbar_mux|src_payload~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [26]));

// Location: LCCOMB_X30_Y16_N26
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[26]~8 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[26]~8_combout  = (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [26]))) # (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [26]))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [26]),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [26]),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[26]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[26]~8 .lut_mask = 16'hF0CC;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[26]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N8
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[27]~27 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[27]~27_combout  = (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [27]))) # (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [27]))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [27]),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout ),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [27]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[27]~27 .lut_mask = 16'hFA0A;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N18
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~15 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~15_combout  = 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [30] & 
// (((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [37]) # 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [36])) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout )))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [30]),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [37]),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [36]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~15_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~15 .lut_mask = 16'hAAA2;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y18_N19
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[30] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [30]));

// Location: LCCOMB_X30_Y20_N2
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~21 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~21_combout  = 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [33])) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout  & 
// (((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [30] & 
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout ))))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [33]),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [30]),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~21_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~21 .lut_mask = 16'hACA0;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y20_N3
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[30] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~21_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [30]));

// Location: LCCOMB_X29_Y17_N8
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|Mux6~0 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|Mux6~0_combout  = (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout  & 
// ((\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout  & (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [30])) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout  & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [30])))))

	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [30]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [30]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|Mux6~0 .lut_mask = 16'h4540;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N10
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|Mux6~1 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|Mux6~1_combout  = 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|Mux6~0_combout ) # ((\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [31] & \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout )))

	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|Mux6~0_combout ),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [31]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|Mux6~1 .lut_mask = 16'hECCC;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N0
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[31]~7 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[31]~7_combout  = 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [31])) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout  & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|Mux6~1_combout )))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout ),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [31]),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|Mux6~1_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[31]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[31]~7 .lut_mask = 16'hF3C0;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[31]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N24
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|Mux37~0 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|Mux37~0_combout  = (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout  & 
// !\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|Mux37~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|Mux37~0 .lut_mask = 16'h000F;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|Mux37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N4
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~53 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~53_combout  = 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|resetlatch~regout  & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|Mux37~0_combout )))) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & 
// (((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [34]))))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|resetlatch~regout ),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [34]),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|Mux37~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~53_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~53 .lut_mask = 16'hB830;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y20_N5
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[33] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~53_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[32]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [33]));

// Location: LCCOMB_X31_Y20_N2
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~22 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~22_combout  = 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout  & 
// (((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [34])))) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [31] & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout ))))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [31]),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [34]),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~22_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~22 .lut_mask = 16'hE2C0;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y20_N3
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[31] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [31]));

// Location: LCCOMB_X31_Y21_N10
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~51 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~51_combout  = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [31])) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout  & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [31])))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [31]),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [31]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~51_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~51 .lut_mask = 16'hACAC;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N16
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~52 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~52_combout  = 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~27_combout  & 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [33]))) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~27_combout  & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~51_combout ) # 
// ((!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & 
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [33]))))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~27_combout ),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [33]),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~51_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~52_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~52 .lut_mask = 16'h7530;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y20_N17
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[32] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~52_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[32]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [32]));

// Location: LCFF_X28_Y19_N1
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[31] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[31]~7_combout ),
	.sdata(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [32]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [31]));

// Location: LCFF_X29_Y18_N1
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[31] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [31]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [31]));

// Location: LCCOMB_X27_Y20_N26
cycloneii_lcell_comb \u0|cmd_xbar_mux|src_payload~30 (
// Equation(s):
// \u0|cmd_xbar_mux|src_payload~30_combout  = (\u0|cmd_xbar_mux|saved_grant [1] & \u0|nios2_qsys_0|d_writedata [29])

	.dataa(vcc),
	.datab(vcc),
	.datac(\u0|cmd_xbar_mux|saved_grant [1]),
	.datad(\u0|nios2_qsys_0|d_writedata [29]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux|src_payload~30_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux|src_payload~30 .lut_mask = 16'hF000;
defparam \u0|cmd_xbar_mux|src_payload~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y20_N27
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata[29] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|cmd_xbar_mux|src_payload~30_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [29]));

// Location: LCCOMB_X31_Y19_N0
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|Equal0~2 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|Equal0~2_combout  = (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg [3] & 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg [2] & \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg [4]))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg [3]),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg [2]),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg [4]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|Equal0~2 .lut_mask = 16'h1010;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N2
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[29]~4 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[29]~4_combout  = (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [29])) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout  & ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|Equal0~2_combout )))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [29]),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|Equal0~2_combout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[29]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[29]~4 .lut_mask = 16'hAACC;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[29]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y20_N11
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[32] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [32]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [32]));

// Location: LCFF_X30_Y19_N3
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[29] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[29]~4_combout ),
	.sdata(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [32]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [29]));

// Location: LCCOMB_X27_Y20_N12
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[29]~29 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[29]~29_combout  = (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [29]))) # (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [29]))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [29]),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout ),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [29]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[29]~29 .lut_mask = 16'hFC0C;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N22
cycloneii_lcell_comb \u0|cmd_xbar_mux|src_payload~31 (
// Equation(s):
// \u0|cmd_xbar_mux|src_payload~31_combout  = (\u0|cmd_xbar_mux|saved_grant [1] & \u0|nios2_qsys_0|d_writedata [30])

	.dataa(vcc),
	.datab(\u0|cmd_xbar_mux|saved_grant [1]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|d_writedata [30]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux|src_payload~31_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux|src_payload~31 .lut_mask = 16'hCC00;
defparam \u0|cmd_xbar_mux|src_payload~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y19_N23
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata[30] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|cmd_xbar_mux|src_payload~31_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [30]));

// Location: LCCOMB_X29_Y17_N22
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[30]~30 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[30]~30_combout  = (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [30])) # (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [30])))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [30]),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [30]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[30]~30 .lut_mask = 16'hBB88;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N22
cycloneii_lcell_comb \u0|cmd_xbar_mux|src_payload~32 (
// Equation(s):
// \u0|cmd_xbar_mux|src_payload~32_combout  = (\u0|cmd_xbar_mux|saved_grant [1] & \u0|nios2_qsys_0|d_writedata [31])

	.dataa(vcc),
	.datab(vcc),
	.datac(\u0|cmd_xbar_mux|saved_grant [1]),
	.datad(\u0|nios2_qsys_0|d_writedata [31]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux|src_payload~32_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux|src_payload~32 .lut_mask = 16'hF000;
defparam \u0|cmd_xbar_mux|src_payload~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y21_N23
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata[31] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|cmd_xbar_mux|src_payload~32_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [31]));

// Location: LCCOMB_X31_Y21_N8
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[31]~31 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[31]~31_combout  = (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [31])) # (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [31])))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [31]),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout ),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [31]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[31]~31 .lut_mask = 16'hCFC0;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N12
cycloneii_lcell_comb \u0|cmd_xbar_mux|src_data[35] (
// Equation(s):
// \u0|cmd_xbar_mux|src_data [35] = (\u0|cmd_xbar_mux|saved_grant [0]) # ((\u0|nios2_qsys_0|d_byteenable [3] & \u0|cmd_xbar_mux|saved_grant [1]))

	.dataa(\u0|nios2_qsys_0|d_byteenable [3]),
	.datab(\u0|cmd_xbar_mux|saved_grant [0]),
	.datac(\u0|cmd_xbar_mux|saved_grant [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux|src_data [35]),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux|src_data[35] .lut_mask = 16'hECEC;
defparam \u0|cmd_xbar_mux|src_data[35] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y18_N13
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|byteenable[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|cmd_xbar_mux|src_data [35]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|byteenable [3]));

// Location: LCCOMB_X34_Y18_N14
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_byteenable[3]~2 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_byteenable[3]~2_combout  = (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout ) # 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|byteenable [3])

	.dataa(vcc),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout ),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|byteenable [3]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_byteenable[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_byteenable[3]~2 .lut_mask = 16'hFFF0;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_byteenable[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N0
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~20 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~20_combout  = 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout  & 
// (((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [31])))) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout  & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [28]))))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout ),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [31]),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [28]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~20_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~20 .lut_mask = 16'hCAC0;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y20_N1
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[28] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [28]));

// Location: LCCOMB_X31_Y21_N18
cycloneii_lcell_comb \u0|cmd_xbar_mux|src_payload~29 (
// Equation(s):
// \u0|cmd_xbar_mux|src_payload~29_combout  = (\u0|nios2_qsys_0|d_writedata [28] & \u0|cmd_xbar_mux|saved_grant [1])

	.dataa(\u0|nios2_qsys_0|d_writedata [28]),
	.datab(vcc),
	.datac(\u0|cmd_xbar_mux|saved_grant [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux|src_payload~29_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux|src_payload~29 .lut_mask = 16'hA0A0;
defparam \u0|cmd_xbar_mux|src_payload~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y21_N19
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata[28] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|cmd_xbar_mux|src_payload~29_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [28]));

// Location: LCCOMB_X31_Y21_N28
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[28]~28 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[28]~28_combout  = (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [28])) # (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [28])))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [28]),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout ),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [28]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[28]~28_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[28]~28 .lut_mask = 16'hCFC0;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[28]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N18
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~17 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~17_combout  = 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout  & 
// (((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [28])))) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [25] & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout ))))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [25]),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [28]),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~17_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~17 .lut_mask = 16'hE4A0;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y20_N19
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[25] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~17_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [25]));

// Location: LCCOMB_X27_Y20_N16
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[25]~7 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[25]~7_combout  = (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [25]))) # (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [25]))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [25]),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout ),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [25]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[25]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[25]~7 .lut_mask = 16'hFC0C;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[25]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N18
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~27 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~27_combout  = 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [14])) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout  & 
// (((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [11] & 
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout ))))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [14]),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [11]),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~27_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~27 .lut_mask = 16'hD888;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y20_N19
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[11] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~27_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [11]));

// Location: LCCOMB_X29_Y21_N0
cycloneii_lcell_comb \u0|cmd_xbar_mux|src_payload~13 (
// Equation(s):
// \u0|cmd_xbar_mux|src_payload~13_combout  = (\u0|nios2_qsys_0|d_writedata [11] & \u0|cmd_xbar_mux|saved_grant [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|d_writedata [11]),
	.datad(\u0|cmd_xbar_mux|saved_grant [1]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux|src_payload~13_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux|src_payload~13 .lut_mask = 16'hF000;
defparam \u0|cmd_xbar_mux|src_payload~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y21_N1
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata[11] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|cmd_xbar_mux|src_payload~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [11]));

// Location: LCCOMB_X29_Y21_N10
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[11]~11 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[11]~11_combout  = (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [11])) # (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [11])))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout ),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [11]),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [11]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[11]~11 .lut_mask = 16'hF5A0;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N26
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~33 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~33_combout  = 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [13])) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout  & 
// (((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [10] & 
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout ))))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [13]),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [10]),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~33_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~33 .lut_mask = 16'hD888;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y20_N27
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[10] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~33_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [10]));

// Location: LCCOMB_X29_Y21_N2
cycloneii_lcell_comb \u0|cmd_xbar_mux|src_payload~25 (
// Equation(s):
// \u0|cmd_xbar_mux|src_payload~25_combout  = (\u0|nios2_qsys_0|d_writedata [10] & \u0|cmd_xbar_mux|saved_grant [1])

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|d_writedata [10]),
	.datac(vcc),
	.datad(\u0|cmd_xbar_mux|saved_grant [1]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux|src_payload~25_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux|src_payload~25 .lut_mask = 16'hCC00;
defparam \u0|cmd_xbar_mux|src_payload~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y21_N3
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata[10] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|cmd_xbar_mux|src_payload~25_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [10]));

// Location: LCCOMB_X29_Y21_N28
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[10]~24 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[10]~24_combout  = (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [10])) # (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [10])))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout ),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [10]),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [10]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[10]~24_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[10]~24 .lut_mask = 16'hF5A0;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[10]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N4
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[12]~5 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[12]~5_combout  = (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [12])) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout  & ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|Equal0~0_combout )))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout ),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [12]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|Equal0~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[12]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[12]~5 .lut_mask = 16'hDD88;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[12]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N6
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[15]~feeder (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[15]~feeder_combout  = 
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [15]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [15]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[15]~feeder .lut_mask = 16'hFF00;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y18_N7
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[15] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[15]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [15]));

// Location: LCFF_X29_Y20_N5
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[12] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[12]~5_combout ),
	.sdata(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [15]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [12]));

// Location: LCCOMB_X29_Y20_N20
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~76 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~76_combout  = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [12])) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout  & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [12])))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [12]),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [12]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~76_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~76 .lut_mask = 16'hCCF0;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N4
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~77 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~77_combout  = 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & 
// (((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~76_combout  & !\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout )))) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [14]))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [14]),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~76_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~77_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~77 .lut_mask = 16'h0CAA;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y17_N5
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~77_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[1]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [13]));

// Location: LCCOMB_X28_Y17_N6
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~79 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~79_combout  = 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~78_combout  & (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ))) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & 
// (((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [13]))))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~78_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [13]),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~79_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~79 .lut_mask = 16'h22F0;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y17_N7
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~79_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[1]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [12]));

// Location: LCCOMB_X28_Y17_N0
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[12]~feeder (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[12]~feeder_combout  = 
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [12]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [12]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[12]~feeder .lut_mask = 16'hFF00;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y17_N1
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[12] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[12]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [12]));

// Location: LCFF_X29_Y20_N31
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[9]~7_combout ),
	.sdata(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [12]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [9]));

// Location: LCCOMB_X29_Y20_N12
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[9]~25 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[9]~25_combout  = (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [9]))) # (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [9]))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [9]),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [9]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[9]~25_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[9]~25 .lut_mask = 16'hEE22;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[9]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N0
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~30 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~30_combout  = 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [18])) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout  & 
// (((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [15] & 
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout ))))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [18]),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [15]),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~30_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~30 .lut_mask = 16'hACA0;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y20_N1
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[15] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~30_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [15]));

// Location: LCCOMB_X31_Y18_N12
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~24 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~24_combout  = 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [15] & 
// (((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [37]) # 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [36])) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout )))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [15]),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [37]),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [36]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~24_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~24 .lut_mask = 16'hAAA2;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y18_N13
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[15] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~24_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [15]));

// Location: LCCOMB_X30_Y18_N6
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~66 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~66_combout  = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout  & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [15]))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [15]))

	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [15]),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [15]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~66_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~66 .lut_mask = 16'hE4E4;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N20
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~67 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~67_combout  = 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & 
// (((!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~27_combout  & 
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~66_combout )))) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [17]) # 
// ((!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~27_combout  & 
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~66_combout ))))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [17]),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~27_combout ),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~66_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~67_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~67 .lut_mask = 16'h4F44;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y18_N21
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[16] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~67_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[32]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [16]));

// Location: LCFF_X30_Y17_N11
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[16] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [16]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [16]));

// Location: LCCOMB_X29_Y19_N20
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~8 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~8_combout  = 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [16] & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [37]) # 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [36]) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ))))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [37]),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [16]),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [36]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~8 .lut_mask = 16'hCC8C;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y19_N21
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[16] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [16]));

// Location: LCCOMB_X30_Y18_N18
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~37 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~37_combout  = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout  & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [16]))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [16]))

	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [16]),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [16]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~37_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~37 .lut_mask = 16'hE4E4;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N16
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~38 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~38_combout  = 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~37_combout  & 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~27_combout ))) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [18]) # 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~37_combout  & 
// !\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~27_combout ))))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~37_combout ),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~27_combout ),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [18]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~38_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~38 .lut_mask = 16'h5D0C;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y18_N17
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[17] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~38_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[32]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [17]));

// Location: LCFF_X29_Y18_N29
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[17] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [17]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [17]));

// Location: LCCOMB_X29_Y18_N28
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_rd~0 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_rd~0_combout  = 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout  & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [34] & 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [17])) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [34] & 
// ((!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[8]~16_combout )))))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout ),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [34]),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [17]),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[8]~16_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_rd~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_rd~0 .lut_mask = 16'h0415;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_rd~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N16
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_rd~1 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_rd~1_combout  = (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_rd~0_combout ) # 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_rd~regout  & 
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_rd~0_combout ),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_rd~regout ),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_rd~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_rd~1 .lut_mask = 16'hFCCC;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_rd~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y19_N17
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_rd (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_rd~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_rd~regout ));

// Location: LCFF_X31_Y19_N25
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_rd~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout ));

// Location: LCCOMB_X29_Y20_N22
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~31 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~31_combout  = 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout  & 
// (((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [10])))) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [7] & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout ))))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [7]),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [10]),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~31_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~31 .lut_mask = 16'hE4A0;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y20_N23
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~31_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [7]));

// Location: LCCOMB_X31_Y18_N10
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~23 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~23_combout  = 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [7] & 
// (((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [37]) # 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [36])) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout )))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [7]),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [37]),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [36]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~23_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~23 .lut_mask = 16'hAAA2;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y18_N11
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~23_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [7]));

// Location: LCCOMB_X28_Y17_N14
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~64 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~64_combout  = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout  & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [7]))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [7]))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [7]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [7]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~64_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~64 .lut_mask = 16'hFC0C;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N8
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~65 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~65_combout  = 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & (((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout  & 
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~64_combout )))) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [9]))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [9]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~64_combout ),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~65_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~65 .lut_mask = 16'h30AA;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y17_N9
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~65_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[1]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [8]));

// Location: LCFF_X29_Y18_N5
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [8]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [8]));

// Location: LCCOMB_X29_Y19_N16
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~25 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~25_combout  = 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [8] & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [37]) # 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [36]) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ))))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [37]),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [36]),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [8]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~25_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~25 .lut_mask = 16'hEF00;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y19_N17
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~25_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [8]));

// Location: LCCOMB_X28_Y17_N26
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~68 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~68_combout  = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [8])) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout  & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [8])))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [8]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [8]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~68_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~68 .lut_mask = 16'hCFC0;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N20
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~69 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~69_combout  = 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & (((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout  & 
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~68_combout )))) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [10]))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [10]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~68_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~69_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~69 .lut_mask = 16'h4E44;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y17_N21
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~69_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[1]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [9]));

// Location: LCFF_X28_Y17_N29
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [9]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [9]));

// Location: LCCOMB_X29_Y20_N0
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~32 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~32_combout  = 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [9])) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout  & 
// (((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [6] & 
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout ))))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [9]),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [6]),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~32_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~32 .lut_mask = 16'hD888;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y20_N1
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~32_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [6]));

// Location: LCCOMB_X33_Y21_N22
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[6]~19 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[6]~19_combout  = (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [6]))) # (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [6]))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [6]),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout ),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [6]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[6]~19_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[6]~19 .lut_mask = 16'hFC0C;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[6]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N30
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|Equal0~1 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|Equal0~1_combout  = (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg [3] & 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg [2] & !\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg [4]))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg [3]),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg [2]),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg [4]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|Equal0~1 .lut_mask = 16'h0101;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N24
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[5]~3 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[5]~3_combout  = (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [5])) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout  & ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|Equal0~1_combout )))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout ),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [5]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|Equal0~1_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[5]~3 .lut_mask = 16'hDD88;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y19_N25
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[5]~3_combout ),
	.sdata(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [8]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [5]));

// Location: LCCOMB_X34_Y19_N14
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[5]~14 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[5]~14_combout  = (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [5]))) # (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [5]))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [5]),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [5]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[5]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[5]~14 .lut_mask = 16'hEE22;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[5]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N12
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~11 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~11_combout  = 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [6])) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout  & 
// (((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [3] & 
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout ))))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [6]),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [3]),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~11_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~11 .lut_mask = 16'hB888;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y20_N13
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [3]));

// Location: LCCOMB_X40_Y23_N4
cycloneii_lcell_comb \u0|cmd_xbar_mux|src_payload~4 (
// Equation(s):
// \u0|cmd_xbar_mux|src_payload~4_combout  = (\u0|nios2_qsys_0|d_writedata [3] & \u0|cmd_xbar_mux|saved_grant [1])

	.dataa(\u0|nios2_qsys_0|d_writedata [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|cmd_xbar_mux|saved_grant [1]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux|src_payload~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux|src_payload~4 .lut_mask = 16'hAA00;
defparam \u0|cmd_xbar_mux|src_payload~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y23_N5
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|cmd_xbar_mux|src_payload~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [3]));

// Location: LCCOMB_X34_Y19_N20
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[3]~3 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[3]~3_combout  = (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [3])) # (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [3])))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout ),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [3]),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [3]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[3]~3 .lut_mask = 16'hF3C0;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N16
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~10 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~10_combout  = 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [5])) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout  & 
// (((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [2] & 
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout ))))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [5]),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [2]),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~10 .lut_mask = 16'hB888;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y20_N17
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [2]));

// Location: LCCOMB_X30_Y21_N6
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[2]~2 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[2]~2_combout  = (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [2]))) # (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [2]))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [2]),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [2]),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[2]~2 .lut_mask = 16'hCACA;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N28
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~18 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~18_combout  = (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [8] & (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~0_combout )) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [8] & ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [7])))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [8]),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~0_combout ),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~18_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~18 .lut_mask = 16'hF3C0;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y20_N29
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata [7]));

// Location: LCFF_X42_Y20_N13
cycloneii_lcell_ff \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata [7]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [7]));

// Location: LCCOMB_X42_Y20_N12
cycloneii_lcell_comb \u0|nios2_qsys_0|F_iw[7]~33 (
// Equation(s):
// \u0|nios2_qsys_0|F_iw[7]~33_combout  = (\u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg [0] & (\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [7] & 
// \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout ))

	.dataa(\u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg [0]),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [7]),
	.datad(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_iw[7]~33_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_iw[7]~33 .lut_mask = 16'hA000;
defparam \u0|nios2_qsys_0|F_iw[7]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N12
cycloneii_lcell_comb \u0|nios2_qsys_0|F_iw[7]~34 (
// Equation(s):
// \u0|nios2_qsys_0|F_iw[7]~34_combout  = (\u0|nios2_qsys_0|D_iw[10]~0_combout  & ((\u0|nios2_qsys_0|F_iw[7]~33_combout ) # ((\u0|rsp_xbar_demux_001|src0_valid~combout  & \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[7]~37_combout ))))

	.dataa(\u0|rsp_xbar_demux_001|src0_valid~combout ),
	.datab(\u0|nios2_qsys_0|D_iw[10]~0_combout ),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[7]~37_combout ),
	.datad(\u0|nios2_qsys_0|F_iw[7]~33_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_iw[7]~34_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_iw[7]~34 .lut_mask = 16'hCC80;
defparam \u0|nios2_qsys_0|F_iw[7]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y20_N13
cycloneii_lcell_ff \u0|nios2_qsys_0|D_iw[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|F_iw[7]~34_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|D_iw [7]));

// Location: LCCOMB_X42_Y19_N0
cycloneii_lcell_comb \u0|nios2_qsys_0|E_wrctl_status~0 (
// Equation(s):
// \u0|nios2_qsys_0|E_wrctl_status~0_combout  = (!\u0|nios2_qsys_0|D_iw [6] & !\u0|nios2_qsys_0|D_iw [7])

	.dataa(vcc),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|D_iw [6]),
	.datad(\u0|nios2_qsys_0|D_iw [7]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_wrctl_status~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_wrctl_status~0 .lut_mask = 16'h000F;
defparam \u0|nios2_qsys_0|E_wrctl_status~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N14
cycloneii_lcell_comb \u0|nios2_qsys_0|E_control_rd_data[5]~3 (
// Equation(s):
// \u0|nios2_qsys_0|E_control_rd_data[5]~3_combout  = (\u0|nios2_qsys_0|E_control_rd_data[5]~2_combout ) # ((\u0|nios2_qsys_0|D_iw [8] & (\u0|nios2_qsys_0|W_ipending_reg [5] & \u0|nios2_qsys_0|E_wrctl_status~0_combout )))

	.dataa(\u0|nios2_qsys_0|E_control_rd_data[5]~2_combout ),
	.datab(\u0|nios2_qsys_0|D_iw [8]),
	.datac(\u0|nios2_qsys_0|W_ipending_reg [5]),
	.datad(\u0|nios2_qsys_0|E_wrctl_status~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_control_rd_data[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_control_rd_data[5]~3 .lut_mask = 16'hEAAA;
defparam \u0|nios2_qsys_0|E_control_rd_data[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y21_N15
cycloneii_lcell_ff \u0|nios2_qsys_0|W_control_rd_data[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_control_rd_data[5]~3_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|W_control_rd_data [5]));

// Location: LCCOMB_X43_Y20_N30
cycloneii_lcell_comb \u0|nios2_qsys_0|W_rf_wr_data[5]~18 (
// Equation(s):
// \u0|nios2_qsys_0|W_rf_wr_data[5]~18_combout  = (!\u0|nios2_qsys_0|R_ctrl_br_cmp~regout  & ((\u0|nios2_qsys_0|R_ctrl_rdctl_inst~regout  & (\u0|nios2_qsys_0|W_control_rd_data [5])) # (!\u0|nios2_qsys_0|R_ctrl_rdctl_inst~regout  & 
// ((\u0|nios2_qsys_0|W_alu_result [5])))))

	.dataa(\u0|nios2_qsys_0|R_ctrl_br_cmp~regout ),
	.datab(\u0|nios2_qsys_0|R_ctrl_rdctl_inst~regout ),
	.datac(\u0|nios2_qsys_0|W_control_rd_data [5]),
	.datad(\u0|nios2_qsys_0|W_alu_result [5]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|W_rf_wr_data[5]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|W_rf_wr_data[5]~18 .lut_mask = 16'h5140;
defparam \u0|nios2_qsys_0|W_rf_wr_data[5]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N8
cycloneii_lcell_comb \u0|nios2_qsys_0|W_rf_wr_data[5]~19 (
// Equation(s):
// \u0|nios2_qsys_0|W_rf_wr_data[5]~19_combout  = (\u0|nios2_qsys_0|R_ctrl_ld~regout  & (\u0|nios2_qsys_0|av_ld_byte0_data [5])) # (!\u0|nios2_qsys_0|R_ctrl_ld~regout  & ((\u0|nios2_qsys_0|W_rf_wr_data[5]~18_combout )))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|av_ld_byte0_data [5]),
	.datac(\u0|nios2_qsys_0|R_ctrl_ld~regout ),
	.datad(\u0|nios2_qsys_0|W_rf_wr_data[5]~18_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|W_rf_wr_data[5]~19_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|W_rf_wr_data[5]~19 .lut_mask = 16'hCFC0;
defparam \u0|nios2_qsys_0|W_rf_wr_data[5]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y23_N13
cycloneii_lcell_ff \u0|nios2_qsys_0|d_writedata[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [4]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|d_writedata [4]));

// Location: LCFF_X33_Y21_N15
cycloneii_lcell_ff \u0|to_hw_data|data_out[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|d_writedata [4]),
	.aclr(!\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|to_hw_data|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|to_hw_data|data_out [4]));

// Location: LCCOMB_X33_Y21_N26
cycloneii_lcell_comb \u0|to_hw_data|readdata[4] (
// Equation(s):
// \u0|to_hw_data|readdata [4] = (!\u0|nios2_qsys_0|W_alu_result [2] & (!\u0|nios2_qsys_0|W_alu_result [3] & \u0|to_hw_data|data_out [4]))

	.dataa(\u0|nios2_qsys_0|W_alu_result [2]),
	.datab(\u0|nios2_qsys_0|W_alu_result [3]),
	.datac(\u0|to_hw_data|data_out [4]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|to_hw_data|readdata [4]),
	.cout());
// synopsys translate_off
defparam \u0|to_hw_data|readdata[4] .lut_mask = 16'h1010;
defparam \u0|to_hw_data|readdata[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y21_N27
cycloneii_lcell_ff \u0|to_hw_data_s1_translator|av_readdata_pre[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|to_hw_data|readdata [4]),
	.sdata(gnd),
	.aclr(!\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|to_hw_data_s1_translator|av_readdata_pre [4]));

// Location: LCCOMB_X28_Y16_N12
cycloneii_lcell_comb \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|wdata[0]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|wdata[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|wdata[0]~feeder .lut_mask = 16'hFF00;
defparam \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|wdata[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y16_N13
cycloneii_lcell_ff \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|wdata[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|wdata[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|write_stalled~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|wdata [0]));

// Location: LCCOMB_X25_Y17_N20
cycloneii_lcell_comb \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 (
// Equation(s):
// \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout  = \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q [0] $ (VCC)
// \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  = CARRY(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q [0])

	.dataa(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ),
	.cout(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .lut_mask = 16'h55AA;
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X25_Y17_N21
cycloneii_lcell_ff \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart_0|wr_rfifo~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q [0]));

// Location: LCCOMB_X25_Y17_N22
cycloneii_lcell_comb \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 (
// Equation(s):
// \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout  = (\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q [1] & 
// (!\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT )) # (!\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q [1] & 
// ((\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ) # (GND)))
// \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  = CARRY((!\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ) # 
// (!\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q [1]))

	.dataa(vcc),
	.datab(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.combout(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ),
	.cout(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .lut_mask = 16'h3C3F;
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X25_Y17_N23
cycloneii_lcell_ff \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart_0|wr_rfifo~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q [1]));

// Location: LCCOMB_X25_Y17_N24
cycloneii_lcell_comb \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 (
// Equation(s):
// \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout  = (\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q [2] & 
// (\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  $ (GND))) # (!\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q [2] & 
// (!\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  & VCC))
// \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  = CARRY((\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q [2] & 
// !\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ))

	.dataa(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.combout(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ),
	.cout(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .lut_mask = 16'hA50A;
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X25_Y17_N25
cycloneii_lcell_ff \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart_0|wr_rfifo~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q [2]));

// Location: LCCOMB_X25_Y17_N26
cycloneii_lcell_comb \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 (
// Equation(s):
// \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout  = (\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q [3] & 
// (!\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT )) # (!\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q [3] & 
// ((\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ) # (GND)))
// \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  = CARRY((!\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ) # 
// (!\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q [3]))

	.dataa(vcc),
	.datab(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.combout(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ),
	.cout(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .lut_mask = 16'h3C3F;
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X25_Y17_N27
cycloneii_lcell_ff \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart_0|wr_rfifo~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q [3]));

// Location: LCCOMB_X25_Y17_N28
cycloneii_lcell_comb \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 (
// Equation(s):
// \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout  = (\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q [4] & 
// (\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  $ (GND))) # (!\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q [4] & 
// (!\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  & VCC))
// \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  = CARRY((\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q [4] & 
// !\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ))

	.dataa(vcc),
	.datab(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.combout(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ),
	.cout(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .lut_mask = 16'hC30C;
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X25_Y17_N29
cycloneii_lcell_ff \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart_0|wr_rfifo~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q [4]));

// Location: LCCOMB_X25_Y17_N30
cycloneii_lcell_comb \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 (
// Equation(s):
// \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout  = \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  $ 
// (\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q [5])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q [5]),
	.cin(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.combout(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .lut_mask = 16'h0FF0;
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X25_Y17_N31
cycloneii_lcell_ff \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart_0|wr_rfifo~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q [5]));

// Location: LCCOMB_X31_Y17_N16
cycloneii_lcell_comb \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 (
// Equation(s):
// \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout  = \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [0] $ (VCC)
// \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT  = CARRY(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [0])

	.dataa(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout ),
	.cout(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .lut_mask = 16'h55AA;
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X31_Y17_N17
cycloneii_lcell_ff \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart_0|fifo_rd~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [0]));

// Location: LCCOMB_X31_Y17_N18
cycloneii_lcell_comb \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 (
// Equation(s):
// \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout  = (\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [1] & 
// (!\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT )) # (!\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [1] & 
// ((\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ) # (GND)))
// \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  = CARRY((!\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ) # 
// (!\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [1]))

	.dataa(vcc),
	.datab(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ),
	.combout(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout ),
	.cout(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .lut_mask = 16'h3C3F;
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X31_Y17_N19
cycloneii_lcell_ff \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart_0|fifo_rd~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [1]));

// Location: LCCOMB_X31_Y17_N20
cycloneii_lcell_comb \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 (
// Equation(s):
// \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout  = (\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [2] & 
// (\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  $ (GND))) # (!\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [2] & 
// (!\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  & VCC))
// \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT  = CARRY((\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [2] & 
// !\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ))

	.dataa(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ),
	.combout(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout ),
	.cout(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .lut_mask = 16'hA50A;
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X31_Y17_N21
cycloneii_lcell_ff \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart_0|fifo_rd~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [2]));

// Location: LCCOMB_X31_Y17_N22
cycloneii_lcell_comb \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 (
// Equation(s):
// \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout  = (\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [3] & 
// (!\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT )) # (!\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [3] & 
// ((\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ) # (GND)))
// \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  = CARRY((!\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ) # 
// (!\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [3]))

	.dataa(vcc),
	.datab(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ),
	.combout(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout ),
	.cout(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .lut_mask = 16'h3C3F;
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X31_Y17_N23
cycloneii_lcell_ff \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart_0|fifo_rd~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [3]));

// Location: LCCOMB_X31_Y17_N24
cycloneii_lcell_comb \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 (
// Equation(s):
// \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout  = (\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [4] & 
// (\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  $ (GND))) # (!\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [4] & 
// (!\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  & VCC))
// \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT  = CARRY((\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [4] & 
// !\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ))

	.dataa(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ),
	.combout(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout ),
	.cout(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 .lut_mask = 16'hA50A;
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X31_Y17_N25
cycloneii_lcell_ff \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart_0|fifo_rd~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [4]));

// Location: LCCOMB_X31_Y17_N26
cycloneii_lcell_comb \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 (
// Equation(s):
// \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout  = \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT  $ 
// (\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [5])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [5]),
	.cin(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ),
	.combout(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 .lut_mask = 16'h0FF0;
defparam \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X31_Y17_N27
cycloneii_lcell_ff \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart_0|fifo_rd~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [5]));

// Location: LCCOMB_X28_Y16_N0
cycloneii_lcell_comb \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~1 (
	.dataa(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~regout ),
	.datab(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift [9]),
	.datac(vcc),
	.datad(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count [1]),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~1 .lut_mask = 16'h7700;
defparam \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N18
cycloneii_lcell_comb \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~regout ),
	.datab(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~1_combout ),
	.datac(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|state~regout ),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~2 .lut_mask = 16'h4540;
defparam \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N30
cycloneii_lcell_comb \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~5 (
	.dataa(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift [2]),
	.datab(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count [9]),
	.datac(vcc),
	.datad(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|write_stalled~regout ),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~5 .lut_mask = 16'hBB88;
defparam \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N16
cycloneii_lcell_comb \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~7 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~regout ),
	.datab(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~5_combout ),
	.datac(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~6_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~7 .lut_mask = 16'hC8AA;
defparam \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y18_N17
cycloneii_lcell_ff \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~7_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift [1]));

// Location: LCFF_X28_Y21_N7
cycloneii_lcell_ff \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rvalid (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rvalid0~regout ),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rvalid~regout ));

// Location: LCCOMB_X28_Y21_N6
cycloneii_lcell_comb \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~0 (
	.dataa(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count [9]),
	.datab(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift [1]),
	.datac(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rvalid~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~0 .lut_mask = 16'hD8D8;
defparam \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N8
cycloneii_lcell_comb \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~3 (
	.dataa(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~regout ),
	.datab(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~2_combout ),
	.datac(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|state~regout ),
	.datad(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~0_combout ),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~3 .lut_mask = 16'hBF8C;
defparam \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y16_N9
cycloneii_lcell_ff \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~3_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.sload(gnd),
	.ena(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift [0]));

// Location: LCCOMB_X28_Y16_N22
cycloneii_lcell_comb \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|jupdate~0_combout ),
	.datac(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|state~regout ),
	.datad(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count [0]),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0 .lut_mask = 16'h8000;
defparam \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N10
cycloneii_lcell_comb \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~1 (
	.dataa(vcc),
	.datab(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift [0]),
	.datac(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~regout ),
	.datad(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0_combout ),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~1 .lut_mask = 16'hCCF0;
defparam \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y12_N11
cycloneii_lcell_ff \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~1_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~regout ));

// Location: LCCOMB_X28_Y16_N30
cycloneii_lcell_comb \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~6 (
	.dataa(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count [1]),
	.datab(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift [9]),
	.datac(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|state~regout ),
	.datad(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~regout ),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~6 .lut_mask = 16'hDF5F;
defparam \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N10
cycloneii_lcell_comb \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~15 (
	.dataa(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~14_combout ),
	.datab(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~6_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~15_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~15 .lut_mask = 16'hA8F0;
defparam \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y18_N11
cycloneii_lcell_ff \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~15_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift [5]));

// Location: LCFF_X27_Y17_N25
cycloneii_lcell_ff \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|wdata[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift [5]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|wdata[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|wdata [1]));

// Location: LCCOMB_X27_Y18_N22
cycloneii_lcell_comb \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~17 (
	.dataa(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~16_combout ),
	.datab(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~6_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~17_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~17 .lut_mask = 16'hA8F0;
defparam \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y18_N23
cycloneii_lcell_ff \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~17_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift [6]));

// Location: LCCOMB_X27_Y17_N20
cycloneii_lcell_comb \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|wdata[2]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift [6]),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|wdata[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|wdata[2]~feeder .lut_mask = 16'hFF00;
defparam \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|wdata[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y17_N21
cycloneii_lcell_ff \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|wdata[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|wdata[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|wdata[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|wdata [2]));

// Location: LCCOMB_X27_Y18_N28
cycloneii_lcell_comb \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~11 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~6_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~11_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~11 .lut_mask = 16'hC8C8;
defparam \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N14
cycloneii_lcell_comb \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rdata[5]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b [5]),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rdata[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rdata[5]~feeder .lut_mask = 16'hFF00;
defparam \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rdata[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y18_N15
cycloneii_lcell_ff \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rdata[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rdata[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|r_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rdata [5]));

// Location: LCCOMB_X27_Y18_N18
cycloneii_lcell_comb \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~18 (
	.dataa(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift [8]),
	.datab(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~11_combout ),
	.datac(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rdata [5]),
	.datad(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count [9]),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~18_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~18 .lut_mask = 16'h88C0;
defparam \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y18_N19
cycloneii_lcell_ff \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~18_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift [7]));

// Location: LCCOMB_X27_Y17_N22
cycloneii_lcell_comb \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|wdata[3]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift [7]),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|wdata[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|wdata[3]~feeder .lut_mask = 16'hFF00;
defparam \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|wdata[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y17_N23
cycloneii_lcell_ff \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|wdata[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|wdata[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|wdata[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|wdata [3]));

// Location: LCCOMB_X27_Y16_N12
cycloneii_lcell_comb \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~19 (
	.dataa(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rdata [6]),
	.datab(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift [9]),
	.datac(vcc),
	.datad(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count [9]),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~19_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~19 .lut_mask = 16'hCCAA;
defparam \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y16_N13
cycloneii_lcell_ff \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~19_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.sload(gnd),
	.ena(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift [8]));

// Location: LCCOMB_X27_Y17_N12
cycloneii_lcell_comb \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|wdata[4]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift [8]),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|wdata[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|wdata[4]~feeder .lut_mask = 16'hFF00;
defparam \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|wdata[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y17_N13
cycloneii_lcell_ff \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|wdata[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|wdata[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|wdata[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|wdata [4]));

// Location: LCFF_X27_Y17_N3
cycloneii_lcell_ff \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|wdata[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift [9]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|wdata[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|wdata [5]));

// Location: LCFF_X27_Y17_N9
cycloneii_lcell_ff \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|wdata[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift [10]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|wdata[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|wdata [6]));

// Location: LCFF_X27_Y17_N31
cycloneii_lcell_ff \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|wdata[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\altera_internal_jtag~TDIUTAP ),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|wdata[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|wdata [7]));

// Location: LCCOMB_X25_Y20_N14
cycloneii_lcell_comb \u0|jtag_uart_0|av_readdata[4]~8 (
// Equation(s):
// \u0|jtag_uart_0|av_readdata[4]~8_combout  = (\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b [4] & \u0|jtag_uart_0|read_0~regout )

	.dataa(vcc),
	.datab(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b [4]),
	.datac(vcc),
	.datad(\u0|jtag_uart_0|read_0~regout ),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|av_readdata[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|av_readdata[4]~8 .lut_mask = 16'hCC00;
defparam \u0|jtag_uart_0|av_readdata[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y20_N15
cycloneii_lcell_ff \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|av_readdata[4]~8_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [4]));

// Location: LCCOMB_X33_Y21_N12
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_byte0_data_nxt[4]~39 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_byte0_data_nxt[4]~39_combout  = (\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ((\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [4]) # ((\u0|to_hw_data_s1_translator|av_readdata_pre [4] & 
// \u0|to_hw_data_s1_translator|read_latency_shift_reg [0])))) # (!\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & (\u0|to_hw_data_s1_translator|av_readdata_pre [4] & ((\u0|to_hw_data_s1_translator|read_latency_shift_reg [0]))))

	.dataa(\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datab(\u0|to_hw_data_s1_translator|av_readdata_pre [4]),
	.datac(\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [4]),
	.datad(\u0|to_hw_data_s1_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_byte0_data_nxt[4]~39_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_byte0_data_nxt[4]~39 .lut_mask = 16'hECA0;
defparam \u0|nios2_qsys_0|av_ld_byte0_data_nxt[4]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X26_Y7
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode2|w_anode2174w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode_a|w_anode2174w[2]~0_combout ),
	.ena1(gnd),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~8_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [32]}),
	.portbdatain({\S|data [4]}),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\addrmux|Mux0~0_combout ,\addrmux|Mux1~0_combout ,\addrmux|Mux2~0_combout ,\addrmux|Mux3~0_combout ,\addrmux|Mux4~0_combout ,\addrmux|Mux5~0_combout ,\addrmux|Mux6~0_combout ,\addrmux|Mux7~0_combout }),
	.portbbyteenamasks({vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36 .init_file = "vectadd_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36 .logical_ram_name = "vectadd:u0|vectadd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5e32:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36 .mixed_port_feed_through_mode = "dont_care";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36 .operation_mode = "bidir_dual_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36 .port_b_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36 .port_b_address_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36 .port_b_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36 .port_b_byte_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36 .port_b_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36 .port_b_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36 .port_b_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36 .port_b_data_in_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36 .port_b_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36 .port_b_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36 .port_b_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36 .port_b_first_bit_number = 4;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36 .port_b_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36 .port_b_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36 .port_b_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36 .port_b_read_enable_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36 .port_b_read_enable_write_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X26_Y23
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode2|w_anode2182w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode_a|w_anode2182w[2]~0_combout ),
	.ena1(gnd),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~8_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [32]}),
	.portbdatain({\S|data [4]}),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\addrmux|Mux0~0_combout ,\addrmux|Mux1~0_combout ,\addrmux|Mux2~0_combout ,\addrmux|Mux3~0_combout ,\addrmux|Mux4~0_combout ,\addrmux|Mux5~0_combout ,\addrmux|Mux6~0_combout ,\addrmux|Mux7~0_combout }),
	.portbbyteenamasks({vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68 .init_file = "vectadd_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68 .logical_ram_name = "vectadd:u0|vectadd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5e32:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68 .mixed_port_feed_through_mode = "dont_care";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68 .operation_mode = "bidir_dual_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68 .port_a_first_bit_number = 4;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68 .port_b_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68 .port_b_address_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68 .port_b_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68 .port_b_byte_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68 .port_b_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68 .port_b_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68 .port_b_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68 .port_b_data_in_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68 .port_b_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68 .port_b_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68 .port_b_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68 .port_b_first_bit_number = 4;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68 .port_b_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68 .port_b_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68 .port_b_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68 .port_b_read_enable_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68 .port_b_read_enable_write_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N10
cycloneii_lcell_comb \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[4]~16 (
// Equation(s):
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[4]~16_combout  = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1])))) # 
// (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1] & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68~portadataout )) # 
// (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1] & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4~portadataout )))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68~portadataout ),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4~portadataout ),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[4]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[4]~16 .lut_mask = 16'hEE50;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[4]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N24
cycloneii_lcell_comb \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[4]~17 (
// Equation(s):
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[4]~17_combout  = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[4]~16_combout  & 
// (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a100 )) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[4]~16_combout  & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36~portadataout ))))) # 
// (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[4]~16_combout ))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a100 ),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36~portadataout ),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[4]~16_combout ),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[4]~17 .lut_mask = 16'hDDA0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[4]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N18
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_byte0_data_nxt[4]~46 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_byte0_data_nxt[4]~46_combout  = (\u0|rsp_xbar_mux_001|src_payload~4_combout ) # ((\u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg [0] & 
// (!\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout  & \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [4])))

	.dataa(\u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg [0]),
	.datab(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout ),
	.datac(\u0|rsp_xbar_mux_001|src_payload~4_combout ),
	.datad(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [4]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_byte0_data_nxt[4]~46_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_byte0_data_nxt[4]~46 .lut_mask = 16'hF2F0;
defparam \u0|nios2_qsys_0|av_ld_byte0_data_nxt[4]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N20
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_byte0_data_nxt[4]~40 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_byte0_data_nxt[4]~40_combout  = (\u0|nios2_qsys_0|av_ld_byte0_data_nxt[4]~39_combout ) # ((\u0|nios2_qsys_0|av_ld_byte0_data_nxt[4]~46_combout ) # ((\u0|rsp_xbar_demux_001|src1_valid~combout  & 
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[4]~17_combout )))

	.dataa(\u0|rsp_xbar_demux_001|src1_valid~combout ),
	.datab(\u0|nios2_qsys_0|av_ld_byte0_data_nxt[4]~39_combout ),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[4]~17_combout ),
	.datad(\u0|nios2_qsys_0|av_ld_byte0_data_nxt[4]~46_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_byte0_data_nxt[4]~40_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_byte0_data_nxt[4]~40 .lut_mask = 16'hFFEC;
defparam \u0|nios2_qsys_0|av_ld_byte0_data_nxt[4]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N0
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_byte1_data[4]~4 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_byte1_data[4]~4_combout  = (\u0|nios2_qsys_0|av_ld_aligning_data~regout  & ((\u0|nios2_qsys_0|av_fill_bit~1_combout ))) # (!\u0|nios2_qsys_0|av_ld_aligning_data~regout  & (\u0|rsp_xbar_mux_001|src_payload~25_combout ))

	.dataa(\u0|rsp_xbar_mux_001|src_payload~25_combout ),
	.datab(\u0|nios2_qsys_0|av_ld_aligning_data~regout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|av_fill_bit~1_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_byte1_data[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_byte1_data[4]~4 .lut_mask = 16'hEE22;
defparam \u0|nios2_qsys_0|av_ld_byte1_data[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y20_N1
cycloneii_lcell_ff \u0|nios2_qsys_0|av_ld_byte1_data[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|av_ld_byte1_data[4]~4_combout ),
	.sdata(\u0|nios2_qsys_0|av_ld_byte2_data [4]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\u0|nios2_qsys_0|av_ld_rshift8~1_combout ),
	.ena(\u0|nios2_qsys_0|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|av_ld_byte1_data [4]));

// Location: LCCOMB_X41_Y20_N12
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_byte0_data_nxt[4]~47 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_byte0_data_nxt[4]~47_combout  = (\u0|nios2_qsys_0|av_ld_rshift8~0_combout  & ((\u0|nios2_qsys_0|av_ld_aligning_data~regout  & ((\u0|nios2_qsys_0|av_ld_byte1_data [4]))) # (!\u0|nios2_qsys_0|av_ld_aligning_data~regout  & 
// (\u0|nios2_qsys_0|av_ld_byte0_data_nxt[4]~40_combout )))) # (!\u0|nios2_qsys_0|av_ld_rshift8~0_combout  & (((\u0|nios2_qsys_0|av_ld_byte0_data_nxt[4]~40_combout ))))

	.dataa(\u0|nios2_qsys_0|av_ld_rshift8~0_combout ),
	.datab(\u0|nios2_qsys_0|av_ld_aligning_data~regout ),
	.datac(\u0|nios2_qsys_0|av_ld_byte0_data_nxt[4]~40_combout ),
	.datad(\u0|nios2_qsys_0|av_ld_byte1_data [4]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_byte0_data_nxt[4]~47_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_byte0_data_nxt[4]~47 .lut_mask = 16'hF870;
defparam \u0|nios2_qsys_0|av_ld_byte0_data_nxt[4]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y20_N13
cycloneii_lcell_ff \u0|nios2_qsys_0|av_ld_byte0_data[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|av_ld_byte0_data_nxt[4]~47_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|av_ld_byte0_data[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|av_ld_byte0_data [4]));

// Location: LCCOMB_X41_Y19_N28
cycloneii_lcell_comb \u0|nios2_qsys_0|W_rf_wr_data[4]~20 (
// Equation(s):
// \u0|nios2_qsys_0|W_rf_wr_data[4]~20_combout  = (\u0|nios2_qsys_0|R_ctrl_ld~regout  & (((\u0|nios2_qsys_0|av_ld_byte0_data [4])))) # (!\u0|nios2_qsys_0|R_ctrl_ld~regout  & (!\u0|nios2_qsys_0|E_alu_result~28_combout  & ((\u0|nios2_qsys_0|W_alu_result 
// [4]))))

	.dataa(\u0|nios2_qsys_0|E_alu_result~28_combout ),
	.datab(\u0|nios2_qsys_0|R_ctrl_ld~regout ),
	.datac(\u0|nios2_qsys_0|av_ld_byte0_data [4]),
	.datad(\u0|nios2_qsys_0|W_alu_result [4]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|W_rf_wr_data[4]~20_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|W_rf_wr_data[4]~20 .lut_mask = 16'hD1C0;
defparam \u0|nios2_qsys_0|W_rf_wr_data[4]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y21_N15
cycloneii_lcell_ff \u0|nios2_qsys_0|d_writedata[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [0]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|d_writedata [0]));

// Location: LCCOMB_X40_Y21_N14
cycloneii_lcell_comb \u0|cmd_xbar_mux_001|src_payload~7 (
// Equation(s):
// \u0|cmd_xbar_mux_001|src_payload~7_combout  = (\u0|nios2_qsys_0|d_writedata [0] & \u0|cmd_xbar_mux_001|saved_grant [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|d_writedata [0]),
	.datad(\u0|cmd_xbar_mux_001|saved_grant [1]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_001|src_payload~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_001|src_payload~7 .lut_mask = 16'hF000;
defparam \u0|cmd_xbar_mux_001|src_payload~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X52_Y8
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode2|w_anode2174w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode_a|w_anode2174w[2]~0_combout ),
	.ena1(gnd),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~9_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [32]}),
	.portbdatain({\S|data [3]}),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\addrmux|Mux0~0_combout ,\addrmux|Mux1~0_combout ,\addrmux|Mux2~0_combout ,\addrmux|Mux3~0_combout ,\addrmux|Mux4~0_combout ,\addrmux|Mux5~0_combout ,\addrmux|Mux6~0_combout ,\addrmux|Mux7~0_combout }),
	.portbbyteenamasks({vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35 .init_file = "vectadd_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35 .logical_ram_name = "vectadd:u0|vectadd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5e32:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35 .mixed_port_feed_through_mode = "dont_care";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35 .operation_mode = "bidir_dual_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35 .port_b_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35 .port_b_address_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35 .port_b_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35 .port_b_byte_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35 .port_b_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35 .port_b_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35 .port_b_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35 .port_b_data_in_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35 .port_b_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35 .port_b_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35 .port_b_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35 .port_b_first_bit_number = 3;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35 .port_b_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35 .port_b_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35 .port_b_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35 .port_b_read_enable_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35 .port_b_read_enable_write_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N20
cycloneii_lcell_comb \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[3]~18 (
// Equation(s):
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[3]~18_combout  = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1] & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0])) # 
// (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1] & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35~portadataout ))) # 
// (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3~portadataout ))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3~portadataout ),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35~portadataout ),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[3]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[3]~18 .lut_mask = 16'hDC98;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[3]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X52_Y7
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode2|w_anode2182w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode_a|w_anode2182w[2]~0_combout ),
	.ena1(gnd),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~9_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [32]}),
	.portbdatain({\S|data [3]}),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\addrmux|Mux0~0_combout ,\addrmux|Mux1~0_combout ,\addrmux|Mux2~0_combout ,\addrmux|Mux3~0_combout ,\addrmux|Mux4~0_combout ,\addrmux|Mux5~0_combout ,\addrmux|Mux6~0_combout ,\addrmux|Mux7~0_combout }),
	.portbbyteenamasks({vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67 .init_file = "vectadd_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67 .logical_ram_name = "vectadd:u0|vectadd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5e32:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67 .mixed_port_feed_through_mode = "dont_care";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67 .operation_mode = "bidir_dual_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67 .port_a_first_bit_number = 3;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67 .port_b_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67 .port_b_address_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67 .port_b_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67 .port_b_byte_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67 .port_b_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67 .port_b_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67 .port_b_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67 .port_b_data_in_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67 .port_b_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67 .port_b_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67 .port_b_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67 .port_b_first_bit_number = 3;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67 .port_b_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67 .port_b_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67 .port_b_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67 .port_b_read_enable_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67 .port_b_read_enable_write_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N22
cycloneii_lcell_comb \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[3]~19 (
// Equation(s):
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[3]~19_combout  = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1] & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[3]~18_combout  & 
// (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99 )) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[3]~18_combout  & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67~portadataout ))))) # 
// (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1] & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[3]~18_combout ))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99 ),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[3]~18_combout ),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67~portadataout ),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[3]~19_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[3]~19 .lut_mask = 16'hDAD0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[3]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N10
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_byte0_data_nxt[3]~26 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_byte0_data_nxt[3]~26_combout  = (!\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout  & (\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [3] & 
// \u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg [0]))

	.dataa(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout ),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [3]),
	.datad(\u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_byte0_data_nxt[3]~26_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_byte0_data_nxt[3]~26 .lut_mask = 16'h5000;
defparam \u0|nios2_qsys_0|av_ld_byte0_data_nxt[3]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N8
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_byte0_data_nxt[3]~28 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_byte0_data_nxt[3]~28_combout  = (\u0|nios2_qsys_0|av_ld_byte0_data_nxt[3]~27_combout ) # ((\u0|nios2_qsys_0|av_ld_byte0_data_nxt[3]~26_combout ) # ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[3]~19_combout  
// & \u0|rsp_xbar_demux_001|src1_valid~combout )))

	.dataa(\u0|nios2_qsys_0|av_ld_byte0_data_nxt[3]~27_combout ),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[3]~19_combout ),
	.datac(\u0|nios2_qsys_0|av_ld_byte0_data_nxt[3]~26_combout ),
	.datad(\u0|rsp_xbar_demux_001|src1_valid~combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_byte0_data_nxt[3]~28_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_byte0_data_nxt[3]~28 .lut_mask = 16'hFEFA;
defparam \u0|nios2_qsys_0|av_ld_byte0_data_nxt[3]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N2
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_byte1_data[3]~5 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_byte1_data[3]~5_combout  = (\u0|nios2_qsys_0|av_ld_aligning_data~regout  & ((\u0|nios2_qsys_0|av_fill_bit~1_combout ))) # (!\u0|nios2_qsys_0|av_ld_aligning_data~regout  & (\u0|rsp_xbar_mux_001|src_payload~49_combout ))

	.dataa(\u0|rsp_xbar_mux_001|src_payload~49_combout ),
	.datab(\u0|nios2_qsys_0|av_ld_aligning_data~regout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|av_fill_bit~1_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_byte1_data[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_byte1_data[3]~5 .lut_mask = 16'hEE22;
defparam \u0|nios2_qsys_0|av_ld_byte1_data[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y20_N3
cycloneii_lcell_ff \u0|nios2_qsys_0|av_ld_byte1_data[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|av_ld_byte1_data[3]~5_combout ),
	.sdata(\u0|nios2_qsys_0|av_ld_byte2_data [3]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\u0|nios2_qsys_0|av_ld_rshift8~1_combout ),
	.ena(\u0|nios2_qsys_0|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|av_ld_byte1_data [3]));

// Location: LCCOMB_X41_Y20_N28
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_byte0_data_nxt[3]~43 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_byte0_data_nxt[3]~43_combout  = (\u0|nios2_qsys_0|av_ld_rshift8~0_combout  & ((\u0|nios2_qsys_0|av_ld_aligning_data~regout  & ((\u0|nios2_qsys_0|av_ld_byte1_data [3]))) # (!\u0|nios2_qsys_0|av_ld_aligning_data~regout  & 
// (\u0|nios2_qsys_0|av_ld_byte0_data_nxt[3]~28_combout )))) # (!\u0|nios2_qsys_0|av_ld_rshift8~0_combout  & (((\u0|nios2_qsys_0|av_ld_byte0_data_nxt[3]~28_combout ))))

	.dataa(\u0|nios2_qsys_0|av_ld_rshift8~0_combout ),
	.datab(\u0|nios2_qsys_0|av_ld_aligning_data~regout ),
	.datac(\u0|nios2_qsys_0|av_ld_byte0_data_nxt[3]~28_combout ),
	.datad(\u0|nios2_qsys_0|av_ld_byte1_data [3]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_byte0_data_nxt[3]~43_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_byte0_data_nxt[3]~43 .lut_mask = 16'hF870;
defparam \u0|nios2_qsys_0|av_ld_byte0_data_nxt[3]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y20_N29
cycloneii_lcell_ff \u0|nios2_qsys_0|av_ld_byte0_data[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|av_ld_byte0_data_nxt[3]~43_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|av_ld_byte0_data[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|av_ld_byte0_data [3]));

// Location: LCCOMB_X41_Y21_N30
cycloneii_lcell_comb \u0|nios2_qsys_0|W_rf_wr_data[3]~5 (
// Equation(s):
// \u0|nios2_qsys_0|W_rf_wr_data[3]~5_combout  = (\u0|nios2_qsys_0|R_ctrl_ld~regout  & (((\u0|nios2_qsys_0|av_ld_byte0_data [3])))) # (!\u0|nios2_qsys_0|R_ctrl_ld~regout  & (!\u0|nios2_qsys_0|E_alu_result~28_combout  & (\u0|nios2_qsys_0|W_alu_result [3])))

	.dataa(\u0|nios2_qsys_0|R_ctrl_ld~regout ),
	.datab(\u0|nios2_qsys_0|E_alu_result~28_combout ),
	.datac(\u0|nios2_qsys_0|W_alu_result [3]),
	.datad(\u0|nios2_qsys_0|av_ld_byte0_data [3]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|W_rf_wr_data[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|W_rf_wr_data[3]~5 .lut_mask = 16'hBA10;
defparam \u0|nios2_qsys_0|W_rf_wr_data[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y22_N26
cycloneii_lcell_comb \u0|nios2_qsys_0|R_src1[0]~35 (
// Equation(s):
// \u0|nios2_qsys_0|R_src1[0]~35_combout  = (!\u0|nios2_qsys_0|R_src1~33_combout  & (\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [0] & ((!\u0|nios2_qsys_0|E_valid~regout ) # 
// (!\u0|nios2_qsys_0|R_ctrl_jmp_direct~regout ))))

	.dataa(\u0|nios2_qsys_0|R_ctrl_jmp_direct~regout ),
	.datab(\u0|nios2_qsys_0|R_src1~33_combout ),
	.datac(\u0|nios2_qsys_0|E_valid~regout ),
	.datad(\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [0]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|R_src1[0]~35_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|R_src1[0]~35 .lut_mask = 16'h1300;
defparam \u0|nios2_qsys_0|R_src1[0]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y22_N27
cycloneii_lcell_ff \u0|nios2_qsys_0|E_src1[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|R_src1[0]~35_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_src1 [0]));

// Location: LCCOMB_X43_Y21_N28
cycloneii_lcell_comb \u0|nios2_qsys_0|E_arith_result[0]~6 (
// Equation(s):
// \u0|nios2_qsys_0|E_arith_result[0]~6_combout  = (\u0|nios2_qsys_0|E_alu_sub~regout  & ((\u0|nios2_qsys_0|Add1~0_combout ))) # (!\u0|nios2_qsys_0|E_alu_sub~regout  & (\u0|nios2_qsys_0|Add2~0_combout ))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|Add2~0_combout ),
	.datac(\u0|nios2_qsys_0|E_alu_sub~regout ),
	.datad(\u0|nios2_qsys_0|Add1~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_arith_result[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_arith_result[0]~6 .lut_mask = 16'hFC0C;
defparam \u0|nios2_qsys_0|E_arith_result[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N4
cycloneii_lcell_comb \u0|nios2_qsys_0|W_alu_result[0]~16 (
// Equation(s):
// \u0|nios2_qsys_0|W_alu_result[0]~16_combout  = (\u0|nios2_qsys_0|R_ctrl_logic~regout  & (\u0|nios2_qsys_0|E_logic_result[0]~21_combout )) # (!\u0|nios2_qsys_0|R_ctrl_logic~regout  & ((\u0|nios2_qsys_0|E_arith_result[0]~6_combout )))

	.dataa(\u0|nios2_qsys_0|E_logic_result[0]~21_combout ),
	.datab(\u0|nios2_qsys_0|R_ctrl_logic~regout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|E_arith_result[0]~6_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|W_alu_result[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|W_alu_result[0]~16 .lut_mask = 16'hBB88;
defparam \u0|nios2_qsys_0|W_alu_result[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y21_N5
cycloneii_lcell_ff \u0|nios2_qsys_0|W_alu_result[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|W_alu_result[0]~16_combout ),
	.sdata(\u0|nios2_qsys_0|E_shift_rot_result [0]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(\u0|nios2_qsys_0|E_alu_result~28_combout ),
	.sload(\u0|nios2_qsys_0|R_ctrl_shift_rot~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|W_alu_result [0]));

// Location: LCCOMB_X40_Y22_N12
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_rshift8~0 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_rshift8~0_combout  = (\u0|nios2_qsys_0|W_alu_result [1] & (((!\u0|nios2_qsys_0|av_ld_align_cycle [0] & \u0|nios2_qsys_0|W_alu_result [0])) # (!\u0|nios2_qsys_0|av_ld_align_cycle [1]))) # (!\u0|nios2_qsys_0|W_alu_result [1] & 
// (!\u0|nios2_qsys_0|av_ld_align_cycle [1] & (!\u0|nios2_qsys_0|av_ld_align_cycle [0] & \u0|nios2_qsys_0|W_alu_result [0])))

	.dataa(\u0|nios2_qsys_0|W_alu_result [1]),
	.datab(\u0|nios2_qsys_0|av_ld_align_cycle [1]),
	.datac(\u0|nios2_qsys_0|av_ld_align_cycle [0]),
	.datad(\u0|nios2_qsys_0|W_alu_result [0]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_rshift8~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_rshift8~0 .lut_mask = 16'h2B22;
defparam \u0|nios2_qsys_0|av_ld_rshift8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N14
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_rshift8~1 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_rshift8~1_combout  = (!\u0|nios2_qsys_0|av_ld_aligning_data~regout ) # (!\u0|nios2_qsys_0|av_ld_rshift8~0_combout )

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|av_ld_rshift8~0_combout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|av_ld_aligning_data~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_rshift8~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_rshift8~1 .lut_mask = 16'h33FF;
defparam \u0|nios2_qsys_0|av_ld_rshift8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N30
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|monitor_go~0 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|monitor_go~0_combout  = (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|monitor_go~regout  & 
// !\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [1])

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|monitor_go~regout ),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [1]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|monitor_go~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|monitor_go~0 .lut_mask = 16'h00CC;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|monitor_go~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N22
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|monitor_go~1 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|monitor_go~1_combout  = (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|monitor_go~0_combout ) # 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [23] & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [34] & 
// !\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout )))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [23]),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [34]),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout ),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|monitor_go~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|monitor_go~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|monitor_go~1 .lut_mask = 16'hFF08;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|monitor_go~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y20_N23
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|monitor_go (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|monitor_go~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|monitor_go~regout ));

// Location: LCCOMB_X34_Y19_N2
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~7 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~7_combout  = (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~0_combout ) # 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|monitor_go~regout  & \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|Equal0~2_combout ))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~0_combout ),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|monitor_go~regout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|Equal0~2_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~7 .lut_mask = 16'hEEAA;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y19_N3
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~7_combout ),
	.sdata(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata [2]));

// Location: LCFF_X46_Y19_N29
cycloneii_lcell_ff \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata [2]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [2]));

// Location: LCCOMB_X46_Y19_N18
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_byte0_data_nxt[2]~22 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_byte0_data_nxt[2]~22_combout  = (!\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout  & (\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [2] & 
// \u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg [0]))

	.dataa(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout ),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [2]),
	.datad(\u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_byte0_data_nxt[2]~22_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_byte0_data_nxt[2]~22 .lut_mask = 16'h5000;
defparam \u0|nios2_qsys_0|av_ld_byte0_data_nxt[2]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N10
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_byte0_data_nxt[2]~25 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_byte0_data_nxt[2]~25_combout  = (\u0|nios2_qsys_0|av_ld_rshift8~1_combout  & ((\u0|nios2_qsys_0|av_ld_byte0_data_nxt[2]~24_combout ) # ((\u0|nios2_qsys_0|av_ld_byte0_data_nxt[2]~22_combout )))) # 
// (!\u0|nios2_qsys_0|av_ld_rshift8~1_combout  & (((\u0|nios2_qsys_0|av_ld_byte1_data [2]))))

	.dataa(\u0|nios2_qsys_0|av_ld_byte0_data_nxt[2]~24_combout ),
	.datab(\u0|nios2_qsys_0|av_ld_rshift8~1_combout ),
	.datac(\u0|nios2_qsys_0|av_ld_byte1_data [2]),
	.datad(\u0|nios2_qsys_0|av_ld_byte0_data_nxt[2]~22_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_byte0_data_nxt[2]~25_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_byte0_data_nxt[2]~25 .lut_mask = 16'hFCB8;
defparam \u0|nios2_qsys_0|av_ld_byte0_data_nxt[2]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y20_N11
cycloneii_lcell_ff \u0|nios2_qsys_0|av_ld_byte0_data[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|av_ld_byte0_data_nxt[2]~25_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|av_ld_byte0_data[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|av_ld_byte0_data [2]));

// Location: LCCOMB_X44_Y20_N8
cycloneii_lcell_comb \u0|nios2_qsys_0|W_rf_wr_data[2]~4 (
// Equation(s):
// \u0|nios2_qsys_0|W_rf_wr_data[2]~4_combout  = (\u0|nios2_qsys_0|R_ctrl_ld~regout  & (((\u0|nios2_qsys_0|av_ld_byte0_data [2])))) # (!\u0|nios2_qsys_0|R_ctrl_ld~regout  & (\u0|nios2_qsys_0|W_alu_result [2] & ((!\u0|nios2_qsys_0|E_alu_result~28_combout ))))

	.dataa(\u0|nios2_qsys_0|W_alu_result [2]),
	.datab(\u0|nios2_qsys_0|R_ctrl_ld~regout ),
	.datac(\u0|nios2_qsys_0|av_ld_byte0_data [2]),
	.datad(\u0|nios2_qsys_0|E_alu_result~28_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|W_rf_wr_data[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|W_rf_wr_data[2]~4 .lut_mask = 16'hC0E2;
defparam \u0|nios2_qsys_0|W_rf_wr_data[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y21_N22
cycloneii_lcell_comb \u0|nios2_qsys_0|E_src1[13]~4 (
// Equation(s):
// \u0|nios2_qsys_0|E_src1[13]~4_combout  = (\u0|nios2_qsys_0|R_src1~32_combout  & ((\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [13]))) # (!\u0|nios2_qsys_0|R_src1~32_combout  & (\u0|nios2_qsys_0|D_iw [17]))

	.dataa(\u0|nios2_qsys_0|R_src1~32_combout ),
	.datab(\u0|nios2_qsys_0|D_iw [17]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [13]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_src1[13]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_src1[13]~4 .lut_mask = 16'hEE44;
defparam \u0|nios2_qsys_0|E_src1[13]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y21_N23
cycloneii_lcell_ff \u0|nios2_qsys_0|E_src1[13] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_src1[13]~4_combout ),
	.sdata(\u0|nios2_qsys_0|F_pc_plus_one[11]~22_combout ),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u0|nios2_qsys_0|R_src1~33_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_src1 [13]));

// Location: LCCOMB_X45_Y21_N10
cycloneii_lcell_comb \u0|nios2_qsys_0|E_logic_result[13]~13 (
// Equation(s):
// \u0|nios2_qsys_0|E_logic_result[13]~13_combout  = (\u0|nios2_qsys_0|E_src2 [13] & (\u0|nios2_qsys_0|R_logic_op [1] $ (((\u0|nios2_qsys_0|R_logic_op [0] & \u0|nios2_qsys_0|E_src1 [13]))))) # (!\u0|nios2_qsys_0|E_src2 [13] & ((\u0|nios2_qsys_0|R_logic_op 
// [1] & ((\u0|nios2_qsys_0|E_src1 [13]))) # (!\u0|nios2_qsys_0|R_logic_op [1] & (!\u0|nios2_qsys_0|R_logic_op [0] & !\u0|nios2_qsys_0|E_src1 [13]))))

	.dataa(\u0|nios2_qsys_0|E_src2 [13]),
	.datab(\u0|nios2_qsys_0|R_logic_op [1]),
	.datac(\u0|nios2_qsys_0|R_logic_op [0]),
	.datad(\u0|nios2_qsys_0|E_src1 [13]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_logic_result[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_logic_result[13]~13 .lut_mask = 16'h6C89;
defparam \u0|nios2_qsys_0|E_logic_result[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N24
cycloneii_lcell_comb \u0|nios2_qsys_0|W_alu_result[13]~4 (
// Equation(s):
// \u0|nios2_qsys_0|W_alu_result[13]~4_combout  = (\u0|nios2_qsys_0|R_ctrl_logic~regout  & (\u0|nios2_qsys_0|E_logic_result[13]~13_combout )) # (!\u0|nios2_qsys_0|R_ctrl_logic~regout  & ((\u0|nios2_qsys_0|F_pc[11]~2_combout )))

	.dataa(\u0|nios2_qsys_0|R_ctrl_logic~regout ),
	.datab(\u0|nios2_qsys_0|E_logic_result[13]~13_combout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|F_pc[11]~2_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|W_alu_result[13]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|W_alu_result[13]~4 .lut_mask = 16'hDD88;
defparam \u0|nios2_qsys_0|W_alu_result[13]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y21_N25
cycloneii_lcell_ff \u0|nios2_qsys_0|W_alu_result[13] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|W_alu_result[13]~4_combout ),
	.sdata(\u0|nios2_qsys_0|E_shift_rot_result [13]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(\u0|nios2_qsys_0|E_alu_result~28_combout ),
	.sload(\u0|nios2_qsys_0|R_ctrl_shift_rot~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|W_alu_result [13]));

// Location: LCCOMB_X41_Y21_N26
cycloneii_lcell_comb \u0|addr_router_001|Equal2~3 (
// Equation(s):
// \u0|addr_router_001|Equal2~3_combout  = (!\u0|nios2_qsys_0|W_alu_result [6] & !\u0|nios2_qsys_0|W_alu_result [13])

	.dataa(vcc),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|W_alu_result [6]),
	.datad(\u0|nios2_qsys_0|W_alu_result [13]),
	.cin(gnd),
	.combout(\u0|addr_router_001|Equal2~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|addr_router_001|Equal2~3 .lut_mask = 16'h000F;
defparam \u0|addr_router_001|Equal2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N4
cycloneii_lcell_comb \u0|addr_router_001|Equal2~4 (
// Equation(s):
// \u0|addr_router_001|Equal2~4_combout  = (\u0|addr_router_001|Equal2~1_combout  & (\u0|addr_router_001|Equal2~3_combout  & (\u0|addr_router_001|Equal1~0_combout  & \u0|addr_router_001|Equal2~0_combout )))

	.dataa(\u0|addr_router_001|Equal2~1_combout ),
	.datab(\u0|addr_router_001|Equal2~3_combout ),
	.datac(\u0|addr_router_001|Equal1~0_combout ),
	.datad(\u0|addr_router_001|Equal2~0_combout ),
	.cin(gnd),
	.combout(\u0|addr_router_001|Equal2~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|addr_router_001|Equal2~4 .lut_mask = 16'h8000;
defparam \u0|addr_router_001|Equal2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N14
cycloneii_lcell_comb \u0|to_hw_data_s1_translator|read_latency_shift_reg~2 (
// Equation(s):
// \u0|to_hw_data_s1_translator|read_latency_shift_reg~2_combout  = (!\u0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & (!\u0|nios2_qsys_0|W_alu_result [4] & (\u0|nios2_qsys_0_data_master_translator|uav_write~0_combout  $ 
// (\u0|to_hw_data_s1_translator|wait_latency_counter [0]))))

	.dataa(\u0|nios2_qsys_0_data_master_translator|uav_write~0_combout ),
	.datab(\u0|to_hw_data_s1_translator|wait_latency_counter [0]),
	.datac(\u0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datad(\u0|nios2_qsys_0|W_alu_result [4]),
	.cin(gnd),
	.combout(\u0|to_hw_data_s1_translator|read_latency_shift_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|to_hw_data_s1_translator|read_latency_shift_reg~2 .lut_mask = 16'h0006;
defparam \u0|to_hw_data_s1_translator|read_latency_shift_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N0
cycloneii_lcell_comb \u0|to_hw_data_s1_translator|read_latency_shift_reg~3 (
// Equation(s):
// \u0|to_hw_data_s1_translator|read_latency_shift_reg~3_combout  = (!\u0|to_hw_data_s1_translator|wait_latency_counter [1] & (\u0|addr_router_001|Equal2~4_combout  & (\u0|nios2_qsys_0|W_alu_result [5] & 
// \u0|to_hw_data_s1_translator|read_latency_shift_reg~2_combout )))

	.dataa(\u0|to_hw_data_s1_translator|wait_latency_counter [1]),
	.datab(\u0|addr_router_001|Equal2~4_combout ),
	.datac(\u0|nios2_qsys_0|W_alu_result [5]),
	.datad(\u0|to_hw_data_s1_translator|read_latency_shift_reg~2_combout ),
	.cin(gnd),
	.combout(\u0|to_hw_data_s1_translator|read_latency_shift_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|to_hw_data_s1_translator|read_latency_shift_reg~3 .lut_mask = 16'h4000;
defparam \u0|to_hw_data_s1_translator|read_latency_shift_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N26
cycloneii_lcell_comb \u0|to_hw_data_s1_translator|read_latency_shift_reg~4 (
// Equation(s):
// \u0|to_hw_data_s1_translator|read_latency_shift_reg~4_combout  = (!\u0|nios2_qsys_0_data_master_translator|read_accepted~regout  & (\u0|to_sw_sig_s1_translator|waitrequest_reset_override~regout  & 
// (\u0|to_hw_data_s1_translator|read_latency_shift_reg~3_combout  & \u0|nios2_qsys_0|d_read~regout )))

	.dataa(\u0|nios2_qsys_0_data_master_translator|read_accepted~regout ),
	.datab(\u0|to_sw_sig_s1_translator|waitrequest_reset_override~regout ),
	.datac(\u0|to_hw_data_s1_translator|read_latency_shift_reg~3_combout ),
	.datad(\u0|nios2_qsys_0|d_read~regout ),
	.cin(gnd),
	.combout(\u0|to_hw_data_s1_translator|read_latency_shift_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|to_hw_data_s1_translator|read_latency_shift_reg~4 .lut_mask = 16'h4000;
defparam \u0|to_hw_data_s1_translator|read_latency_shift_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y24_N27
cycloneii_lcell_ff \u0|to_hw_data_s1_translator|read_latency_shift_reg[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|to_hw_data_s1_translator|read_latency_shift_reg~4_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|to_hw_data_s1_translator|read_latency_shift_reg [0]));

// Location: LCCOMB_X32_Y21_N18
cycloneii_lcell_comb \u0|jtag_uart_0|ien_AE~feeder (
// Equation(s):
// \u0|jtag_uart_0|ien_AE~feeder_combout  = \u0|nios2_qsys_0|d_writedata [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|d_writedata [1]),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|ien_AE~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|ien_AE~feeder .lut_mask = 16'hFF00;
defparam \u0|jtag_uart_0|ien_AE~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N30
cycloneii_lcell_comb \u0|jtag_uart_0|ien_AF~2 (
// Equation(s):
// \u0|jtag_uart_0|ien_AF~2_combout  = (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_test_bench|d_write~regout  & (!\u0|nios2_qsys_0_data_master_translator|write_accepted~regout  & (\u0|jtag_uart_0|av_waitrequest~1_combout  & \u0|nios2_qsys_0|W_alu_result 
// [2])))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_test_bench|d_write~regout ),
	.datab(\u0|nios2_qsys_0_data_master_translator|write_accepted~regout ),
	.datac(\u0|jtag_uart_0|av_waitrequest~1_combout ),
	.datad(\u0|nios2_qsys_0|W_alu_result [2]),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|ien_AF~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|ien_AF~2 .lut_mask = 16'h2000;
defparam \u0|jtag_uart_0|ien_AF~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y21_N19
cycloneii_lcell_ff \u0|jtag_uart_0|ien_AE (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|ien_AE~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart_0|ien_AF~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|ien_AE~regout ));

// Location: LCCOMB_X32_Y21_N12
cycloneii_lcell_comb \u0|jtag_uart_0|av_readdata[1]~0 (
// Equation(s):
// \u0|jtag_uart_0|av_readdata[1]~0_combout  = (\u0|jtag_uart_0|read_0~regout  & ((\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b [1]))) # (!\u0|jtag_uart_0|read_0~regout  & (\u0|jtag_uart_0|ien_AE~regout 
// ))

	.dataa(\u0|jtag_uart_0|read_0~regout ),
	.datab(\u0|jtag_uart_0|ien_AE~regout ),
	.datac(vcc),
	.datad(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b [1]),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|av_readdata[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|av_readdata[1]~0 .lut_mask = 16'hEE44;
defparam \u0|jtag_uart_0|av_readdata[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y21_N13
cycloneii_lcell_ff \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|av_readdata[1]~0_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [1]));

// Location: LCCOMB_X36_Y20_N22
cycloneii_lcell_comb \u0|to_hw_data|readdata[1] (
// Equation(s):
// \u0|to_hw_data|readdata [1] = (\u0|to_hw_data|data_out [1] & (!\u0|nios2_qsys_0|W_alu_result [2] & !\u0|nios2_qsys_0|W_alu_result [3]))

	.dataa(\u0|to_hw_data|data_out [1]),
	.datab(\u0|nios2_qsys_0|W_alu_result [2]),
	.datac(\u0|nios2_qsys_0|W_alu_result [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|to_hw_data|readdata [1]),
	.cout());
// synopsys translate_off
defparam \u0|to_hw_data|readdata[1] .lut_mask = 16'h0202;
defparam \u0|to_hw_data|readdata[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y20_N23
cycloneii_lcell_ff \u0|to_hw_data_s1_translator|av_readdata_pre[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|to_hw_data|readdata [1]),
	.sdata(gnd),
	.aclr(!\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|to_hw_data_s1_translator|av_readdata_pre [1]));

// Location: LCCOMB_X36_Y20_N16
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_byte0_data_nxt[1]~14 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_byte0_data_nxt[1]~14_combout  = (\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ((\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [1]) # ((\u0|to_hw_data_s1_translator|read_latency_shift_reg 
// [0] & \u0|to_hw_data_s1_translator|av_readdata_pre [1])))) # (!\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & (\u0|to_hw_data_s1_translator|read_latency_shift_reg [0] & ((\u0|to_hw_data_s1_translator|av_readdata_pre [1]))))

	.dataa(\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datab(\u0|to_hw_data_s1_translator|read_latency_shift_reg [0]),
	.datac(\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [1]),
	.datad(\u0|to_hw_data_s1_translator|av_readdata_pre [1]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_byte0_data_nxt[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_byte0_data_nxt[1]~14 .lut_mask = 16'hECA0;
defparam \u0|nios2_qsys_0|av_ld_byte0_data_nxt[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N0
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~1 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~1_combout  = (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~0_combout ) # 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|monitor_ready~regout  & \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|Equal0~2_combout ))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|monitor_ready~regout ),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|Equal0~2_combout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~1 .lut_mask = 16'hFF88;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y19_N1
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~1_combout ),
	.sdata(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata [1]));

// Location: LCFF_X36_Y20_N19
cycloneii_lcell_ff \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata [1]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [1]));

// Location: LCCOMB_X36_Y20_N28
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_byte0_data_nxt[1]~41 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_byte0_data_nxt[1]~41_combout  = (\u0|nios2_qsys_0|av_ld_byte0_data_nxt[1]~14_combout ) # ((!\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout  & 
// (\u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg [0] & \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [1])))

	.dataa(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout ),
	.datab(\u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg [0]),
	.datac(\u0|nios2_qsys_0|av_ld_byte0_data_nxt[1]~14_combout ),
	.datad(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [1]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_byte0_data_nxt[1]~41_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_byte0_data_nxt[1]~41 .lut_mask = 16'hF4F0;
defparam \u0|nios2_qsys_0|av_ld_byte0_data_nxt[1]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N28
cycloneii_lcell_comb \u0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3 (
// Equation(s):
// \u0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout  = (\u0|to_hw_sig_s1_translator|read_latency_shift_reg~2_combout ) # ((\u0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0] & 
// ((\u0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]) # (!\u0|to_hw_sig_s1_translator|read_latency_shift_reg [0]))))

	.dataa(\u0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datab(\u0|to_hw_sig_s1_translator|read_latency_shift_reg~2_combout ),
	.datac(\u0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]),
	.datad(\u0|to_hw_sig_s1_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3 .lut_mask = 16'hECFC;
defparam \u0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y24_N29
cycloneii_lcell_ff \u0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]));

// Location: LCCOMB_X35_Y24_N0
cycloneii_lcell_comb \u0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1 (
// Equation(s):
// \u0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout  = (\u0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout  & 
// (\u0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout  & (\u0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0] & !\u0|to_hw_sig_s1_translator|read_latency_shift_reg [0])))

	.dataa(\u0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout ),
	.datab(\u0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout ),
	.datac(\u0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]),
	.datad(\u0|to_hw_sig_s1_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1 .lut_mask = 16'h0080;
defparam \u0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N16
cycloneii_lcell_comb \u0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2 (
// Equation(s):
// \u0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout  = (\u0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout ) # 
// ((\u0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & ((!\u0|to_hw_sig_s1_translator|read_latency_shift_reg [0]) # (!\u0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]))))

	.dataa(\u0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]),
	.datab(\u0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout ),
	.datac(\u0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datad(\u0|to_hw_sig_s1_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2 .lut_mask = 16'hDCFC;
defparam \u0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y24_N17
cycloneii_lcell_ff \u0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]));

// Location: LCCOMB_X35_Y24_N2
cycloneii_lcell_comb \u0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0 (
// Equation(s):
// \u0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout  = (!\u0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_test_bench|d_write~regout  & 
// !\u0|nios2_qsys_0_data_master_translator|write_accepted~regout ))

	.dataa(\u0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_test_bench|d_write~regout ),
	.datac(\u0|nios2_qsys_0_data_master_translator|write_accepted~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0 .lut_mask = 16'h0404;
defparam \u0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N30
cycloneii_lcell_comb \u0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \u0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout  = (!\u0|to_hw_sig_s1_translator|wait_latency_counter [1] & (\u0|addr_router_001|Equal3~1_combout  & (\u0|to_hw_sig_s1_translator|wait_latency_counter [0] $ 
// (\u0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout ))))

	.dataa(\u0|to_hw_sig_s1_translator|wait_latency_counter [0]),
	.datab(\u0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout ),
	.datac(\u0|to_hw_sig_s1_translator|wait_latency_counter [1]),
	.datad(\u0|addr_router_001|Equal3~1_combout ),
	.cin(gnd),
	.combout(\u0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 16'h0600;
defparam \u0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N18
cycloneii_lcell_comb \u0|to_hw_sig_s1_translator|read_latency_shift_reg~2 (
// Equation(s):
// \u0|to_hw_sig_s1_translator|read_latency_shift_reg~2_combout  = (\u0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout  & (!\u0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & 
// \u0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout ))

	.dataa(vcc),
	.datab(\u0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout ),
	.datac(\u0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datad(\u0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout ),
	.cin(gnd),
	.combout(\u0|to_hw_sig_s1_translator|read_latency_shift_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|to_hw_sig_s1_translator|read_latency_shift_reg~2 .lut_mask = 16'h0C00;
defparam \u0|to_hw_sig_s1_translator|read_latency_shift_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y24_N19
cycloneii_lcell_ff \u0|to_hw_sig_s1_translator|read_latency_shift_reg[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|to_hw_sig_s1_translator|read_latency_shift_reg~2_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|to_hw_sig_s1_translator|read_latency_shift_reg [0]));

// Location: LCCOMB_X36_Y22_N4
cycloneii_lcell_comb \u0|to_sw_sig|read_mux_out[1] (
// Equation(s):
// \u0|to_sw_sig|read_mux_out [1] = (\ctrl0|state.RESET~regout  & (!\u0|nios2_qsys_0|W_alu_result [3] & !\u0|nios2_qsys_0|W_alu_result [2]))

	.dataa(\ctrl0|state.RESET~regout ),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|W_alu_result [3]),
	.datad(\u0|nios2_qsys_0|W_alu_result [2]),
	.cin(gnd),
	.combout(\u0|to_sw_sig|read_mux_out [1]),
	.cout());
// synopsys translate_off
defparam \u0|to_sw_sig|read_mux_out[1] .lut_mask = 16'h000A;
defparam \u0|to_sw_sig|read_mux_out[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y22_N5
cycloneii_lcell_ff \u0|to_sw_sig|readdata[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|to_sw_sig|read_mux_out [1]),
	.sdata(gnd),
	.aclr(!\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|to_sw_sig|readdata [1]));

// Location: LCFF_X36_Y22_N21
cycloneii_lcell_ff \u0|to_sw_sig_s1_translator|av_readdata_pre[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|to_sw_sig|readdata [1]),
	.aclr(!\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|to_sw_sig_s1_translator|av_readdata_pre [1]));

// Location: LCCOMB_X36_Y22_N22
cycloneii_lcell_comb \u0|to_hw_sig|readdata[1] (
// Equation(s):
// \u0|to_hw_sig|readdata [1] = (!\u0|nios2_qsys_0|W_alu_result [2] & (\u0|to_hw_sig|data_out [1] & !\u0|nios2_qsys_0|W_alu_result [3]))

	.dataa(\u0|nios2_qsys_0|W_alu_result [2]),
	.datab(\u0|to_hw_sig|data_out [1]),
	.datac(\u0|nios2_qsys_0|W_alu_result [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|to_hw_sig|readdata [1]),
	.cout());
// synopsys translate_off
defparam \u0|to_hw_sig|readdata[1] .lut_mask = 16'h0404;
defparam \u0|to_hw_sig|readdata[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y22_N23
cycloneii_lcell_ff \u0|to_hw_sig_s1_translator|av_readdata_pre[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|to_hw_sig|readdata [1]),
	.sdata(gnd),
	.aclr(!\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|to_hw_sig_s1_translator|av_readdata_pre [1]));

// Location: LCCOMB_X36_Y22_N20
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_byte0_data_nxt[1]~15 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_byte0_data_nxt[1]~15_combout  = (\u0|to_sw_sig_s1_translator|read_latency_shift_reg [0] & ((\u0|to_sw_sig_s1_translator|av_readdata_pre [1]) # ((\u0|to_hw_sig_s1_translator|read_latency_shift_reg [0] & 
// \u0|to_hw_sig_s1_translator|av_readdata_pre [1])))) # (!\u0|to_sw_sig_s1_translator|read_latency_shift_reg [0] & (\u0|to_hw_sig_s1_translator|read_latency_shift_reg [0] & ((\u0|to_hw_sig_s1_translator|av_readdata_pre [1]))))

	.dataa(\u0|to_sw_sig_s1_translator|read_latency_shift_reg [0]),
	.datab(\u0|to_hw_sig_s1_translator|read_latency_shift_reg [0]),
	.datac(\u0|to_sw_sig_s1_translator|av_readdata_pre [1]),
	.datad(\u0|to_hw_sig_s1_translator|av_readdata_pre [1]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_byte0_data_nxt[1]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_byte0_data_nxt[1]~15 .lut_mask = 16'hECA0;
defparam \u0|nios2_qsys_0|av_ld_byte0_data_nxt[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N0
cycloneii_lcell_comb \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[1]~0 (
// Equation(s):
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[1]~0_combout  = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1] & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0])))) # 
// (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1] & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33~portadataout )) # 
// (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1~portadataout )))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33~portadataout ),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1~portadataout ),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[1]~0 .lut_mask = 16'hFA0C;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N18
cycloneii_lcell_comb \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[1]~1 (
// Equation(s):
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[1]~1_combout  = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[1]~0_combout  & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a97 ) # 
// (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1])))) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[1]~0_combout  & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65~portadataout  & 
// (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1])))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65~portadataout ),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[1]~0_combout ),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a97 ),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[1]~1 .lut_mask = 16'hEC2C;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N12
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_byte0_data_nxt[1]~16 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_byte0_data_nxt[1]~16_combout  = (\u0|nios2_qsys_0|av_ld_byte0_data_nxt[1]~15_combout ) # ((!\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout  & 
// (\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[1]~1_combout  & \u0|onchip_memory2_0_s1_translator|read_latency_shift_reg [0])))

	.dataa(\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout ),
	.datab(\u0|nios2_qsys_0|av_ld_byte0_data_nxt[1]~15_combout ),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[1]~1_combout ),
	.datad(\u0|onchip_memory2_0_s1_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_byte0_data_nxt[1]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_byte0_data_nxt[1]~16 .lut_mask = 16'hDCCC;
defparam \u0|nios2_qsys_0|av_ld_byte0_data_nxt[1]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N16
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_byte0_data_nxt[1]~17 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_byte0_data_nxt[1]~17_combout  = (\u0|nios2_qsys_0|av_ld_rshift8~1_combout  & ((\u0|nios2_qsys_0|av_ld_byte0_data_nxt[1]~41_combout ) # ((\u0|nios2_qsys_0|av_ld_byte0_data_nxt[1]~16_combout )))) # 
// (!\u0|nios2_qsys_0|av_ld_rshift8~1_combout  & (((\u0|nios2_qsys_0|av_ld_byte1_data [1]))))

	.dataa(\u0|nios2_qsys_0|av_ld_rshift8~1_combout ),
	.datab(\u0|nios2_qsys_0|av_ld_byte0_data_nxt[1]~41_combout ),
	.datac(\u0|nios2_qsys_0|av_ld_byte0_data_nxt[1]~16_combout ),
	.datad(\u0|nios2_qsys_0|av_ld_byte1_data [1]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_byte0_data_nxt[1]~17_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_byte0_data_nxt[1]~17 .lut_mask = 16'hFDA8;
defparam \u0|nios2_qsys_0|av_ld_byte0_data_nxt[1]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y20_N17
cycloneii_lcell_ff \u0|nios2_qsys_0|av_ld_byte0_data[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|av_ld_byte0_data_nxt[1]~17_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|av_ld_byte0_data[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|av_ld_byte0_data [1]));

// Location: LCCOMB_X44_Y20_N22
cycloneii_lcell_comb \u0|nios2_qsys_0|W_rf_wr_data[1]~0 (
// Equation(s):
// \u0|nios2_qsys_0|W_rf_wr_data[1]~0_combout  = (\u0|nios2_qsys_0|R_ctrl_ld~regout  & (((\u0|nios2_qsys_0|av_ld_byte0_data [1])))) # (!\u0|nios2_qsys_0|R_ctrl_ld~regout  & (\u0|nios2_qsys_0|W_alu_result [1] & (!\u0|nios2_qsys_0|E_alu_result~28_combout )))

	.dataa(\u0|nios2_qsys_0|W_alu_result [1]),
	.datab(\u0|nios2_qsys_0|E_alu_result~28_combout ),
	.datac(\u0|nios2_qsys_0|R_ctrl_ld~regout ),
	.datad(\u0|nios2_qsys_0|av_ld_byte0_data [1]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|W_rf_wr_data[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|W_rf_wr_data[1]~0 .lut_mask = 16'hF202;
defparam \u0|nios2_qsys_0|W_rf_wr_data[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N8
cycloneii_lcell_comb \u0|nios2_qsys_0|d_writedata[31]~7 (
// Equation(s):
// \u0|nios2_qsys_0|d_writedata[31]~7_combout  = (\u0|nios2_qsys_0|Equal133~0_combout  & ((\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [7]))) # (!\u0|nios2_qsys_0|Equal133~0_combout  & 
// (\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [15]))

	.dataa(\u0|nios2_qsys_0|Equal133~0_combout ),
	.datab(\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [15]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [7]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|d_writedata[31]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|d_writedata[31]~7 .lut_mask = 16'hEE44;
defparam \u0|nios2_qsys_0|d_writedata[31]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N22
cycloneii_lcell_comb \u0|nios2_qsys_0|d_writedata[31]~feeder (
// Equation(s):
// \u0|nios2_qsys_0|d_writedata[31]~feeder_combout  = \u0|nios2_qsys_0|d_writedata[31]~7_combout 

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|d_writedata[31]~7_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|d_writedata[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|d_writedata[31]~feeder .lut_mask = 16'hCCCC;
defparam \u0|nios2_qsys_0|d_writedata[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y23_N23
cycloneii_lcell_ff \u0|nios2_qsys_0|d_writedata[31] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|d_writedata[31]~feeder_combout ),
	.sdata(\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [31]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u0|nios2_qsys_0|D_iw [4]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|d_writedata [31]));

// Location: LCCOMB_X31_Y21_N14
cycloneii_lcell_comb \u0|cmd_xbar_mux_001|src_payload~31 (
// Equation(s):
// \u0|cmd_xbar_mux_001|src_payload~31_combout  = (\u0|cmd_xbar_mux_001|saved_grant [1] & \u0|nios2_qsys_0|d_writedata [31])

	.dataa(\u0|cmd_xbar_mux_001|saved_grant [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|d_writedata [31]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_001|src_payload~31_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_001|src_payload~31 .lut_mask = 16'hAA00;
defparam \u0|cmd_xbar_mux_001|src_payload~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N8
cycloneii_lcell_comb \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[31]~62 (
// Equation(s):
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[31]~62_combout  = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63~portadataout ) # 
// ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1])))) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1] & 
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31~portadataout ))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63~portadataout ),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31~portadataout ),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[31]~62_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[31]~62 .lut_mask = 16'hCBC8;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[31]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X26_Y4
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode2|w_anode2182w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode_a|w_anode2182w[2]~0_combout ),
	.ena1(gnd),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~31_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [35]}),
	.portbdatain({\S|data [31]}),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\addrmux|Mux0~0_combout ,\addrmux|Mux1~0_combout ,\addrmux|Mux2~0_combout ,\addrmux|Mux3~0_combout ,\addrmux|Mux4~0_combout ,\addrmux|Mux5~0_combout ,\addrmux|Mux6~0_combout ,\addrmux|Mux7~0_combout }),
	.portbbyteenamasks({vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95 .init_file = "vectadd_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95 .logical_ram_name = "vectadd:u0|vectadd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5e32:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95 .mixed_port_feed_through_mode = "dont_care";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95 .operation_mode = "bidir_dual_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95 .port_a_first_bit_number = 31;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95 .port_a_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95 .port_b_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95 .port_b_address_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95 .port_b_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95 .port_b_byte_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95 .port_b_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95 .port_b_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95 .port_b_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95 .port_b_data_in_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95 .port_b_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95 .port_b_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95 .port_b_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95 .port_b_first_bit_number = 31;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95 .port_b_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95 .port_b_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95 .port_b_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95 .port_b_read_enable_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95 .port_b_read_enable_write_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N26
cycloneii_lcell_comb \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[31]~63 (
// Equation(s):
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[31]~63_combout  = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[31]~62_combout  & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a127 ) # 
// ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1])))) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[31]~62_combout  & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1] & 
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95~portadataout ))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a127 ),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[31]~62_combout ),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95~portadataout ),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[31]~63_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[31]~63 .lut_mask = 16'hBC8C;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[31]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N4
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~31 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~31_combout  = (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [8] & ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~0_combout ))) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [8] & (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [31]))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [31]),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [8]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~31_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~31 .lut_mask = 16'hEE22;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y20_N5
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[31] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~31_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata [31]));

// Location: LCFF_X31_Y20_N29
cycloneii_lcell_ff \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[31] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata [31]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [31]));

// Location: LCCOMB_X31_Y20_N28
cycloneii_lcell_comb \u0|nios2_qsys_0|F_iw[31]~58 (
// Equation(s):
// \u0|nios2_qsys_0|F_iw[31]~58_combout  = (\u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg [0] & (\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [31] & 
// \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout ))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg [0]),
	.datac(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [31]),
	.datad(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_iw[31]~58_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_iw[31]~58 .lut_mask = 16'hC000;
defparam \u0|nios2_qsys_0|F_iw[31]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N28
cycloneii_lcell_comb \u0|nios2_qsys_0|F_iw[31]~59 (
// Equation(s):
// \u0|nios2_qsys_0|F_iw[31]~59_combout  = (\u0|nios2_qsys_0|D_iw[10]~0_combout  & ((\u0|nios2_qsys_0|F_iw[31]~58_combout ) # ((\u0|rsp_xbar_demux_001|src0_valid~combout  & \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[31]~63_combout 
// ))))

	.dataa(\u0|rsp_xbar_demux_001|src0_valid~combout ),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[31]~63_combout ),
	.datac(\u0|nios2_qsys_0|F_iw[31]~58_combout ),
	.datad(\u0|nios2_qsys_0|D_iw[10]~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_iw[31]~59_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_iw[31]~59 .lut_mask = 16'hF800;
defparam \u0|nios2_qsys_0|F_iw[31]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y20_N29
cycloneii_lcell_ff \u0|nios2_qsys_0|D_iw[31] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|F_iw[31]~59_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|D_iw [31]));

// Location: LCCOMB_X46_Y21_N10
cycloneii_lcell_comb \u0|nios2_qsys_0|E_src1[5]~12 (
// Equation(s):
// \u0|nios2_qsys_0|E_src1[5]~12_combout  = (\u0|nios2_qsys_0|R_src1~32_combout  & ((\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [5]))) # (!\u0|nios2_qsys_0|R_src1~32_combout  & (\u0|nios2_qsys_0|D_iw [9]))

	.dataa(\u0|nios2_qsys_0|D_iw [9]),
	.datab(\u0|nios2_qsys_0|R_src1~32_combout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [5]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_src1[5]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_src1[5]~12 .lut_mask = 16'hEE22;
defparam \u0|nios2_qsys_0|E_src1[5]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y21_N11
cycloneii_lcell_ff \u0|nios2_qsys_0|E_src1[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_src1[5]~12_combout ),
	.sdata(\u0|nios2_qsys_0|F_pc_plus_one[3]~6_combout ),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u0|nios2_qsys_0|R_src1~33_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_src1 [5]));

// Location: LCCOMB_X46_Y21_N22
cycloneii_lcell_comb \u0|nios2_qsys_0|Add2~6 (
// Equation(s):
// \u0|nios2_qsys_0|Add2~6_combout  = (\u0|nios2_qsys_0|E_src1 [3] & ((\u0|nios2_qsys_0|E_src2 [3] & (\u0|nios2_qsys_0|Add2~5  & VCC)) # (!\u0|nios2_qsys_0|E_src2 [3] & (!\u0|nios2_qsys_0|Add2~5 )))) # (!\u0|nios2_qsys_0|E_src1 [3] & 
// ((\u0|nios2_qsys_0|E_src2 [3] & (!\u0|nios2_qsys_0|Add2~5 )) # (!\u0|nios2_qsys_0|E_src2 [3] & ((\u0|nios2_qsys_0|Add2~5 ) # (GND)))))
// \u0|nios2_qsys_0|Add2~7  = CARRY((\u0|nios2_qsys_0|E_src1 [3] & (!\u0|nios2_qsys_0|E_src2 [3] & !\u0|nios2_qsys_0|Add2~5 )) # (!\u0|nios2_qsys_0|E_src1 [3] & ((!\u0|nios2_qsys_0|Add2~5 ) # (!\u0|nios2_qsys_0|E_src2 [3]))))

	.dataa(\u0|nios2_qsys_0|E_src1 [3]),
	.datab(\u0|nios2_qsys_0|E_src2 [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|Add2~5 ),
	.combout(\u0|nios2_qsys_0|Add2~6_combout ),
	.cout(\u0|nios2_qsys_0|Add2~7 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|Add2~6 .lut_mask = 16'h9617;
defparam \u0|nios2_qsys_0|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y21_N26
cycloneii_lcell_comb \u0|nios2_qsys_0|Add2~10 (
// Equation(s):
// \u0|nios2_qsys_0|Add2~10_combout  = (\u0|nios2_qsys_0|E_src2 [5] & ((\u0|nios2_qsys_0|E_src1 [5] & (\u0|nios2_qsys_0|Add2~9  & VCC)) # (!\u0|nios2_qsys_0|E_src1 [5] & (!\u0|nios2_qsys_0|Add2~9 )))) # (!\u0|nios2_qsys_0|E_src2 [5] & 
// ((\u0|nios2_qsys_0|E_src1 [5] & (!\u0|nios2_qsys_0|Add2~9 )) # (!\u0|nios2_qsys_0|E_src1 [5] & ((\u0|nios2_qsys_0|Add2~9 ) # (GND)))))
// \u0|nios2_qsys_0|Add2~11  = CARRY((\u0|nios2_qsys_0|E_src2 [5] & (!\u0|nios2_qsys_0|E_src1 [5] & !\u0|nios2_qsys_0|Add2~9 )) # (!\u0|nios2_qsys_0|E_src2 [5] & ((!\u0|nios2_qsys_0|Add2~9 ) # (!\u0|nios2_qsys_0|E_src1 [5]))))

	.dataa(\u0|nios2_qsys_0|E_src2 [5]),
	.datab(\u0|nios2_qsys_0|E_src1 [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|Add2~9 ),
	.combout(\u0|nios2_qsys_0|Add2~10_combout ),
	.cout(\u0|nios2_qsys_0|Add2~11 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|Add2~10 .lut_mask = 16'h9617;
defparam \u0|nios2_qsys_0|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N18
cycloneii_lcell_comb \u0|nios2_qsys_0|F_pc[6]~6 (
// Equation(s):
// \u0|nios2_qsys_0|F_pc[6]~6_combout  = (\u0|nios2_qsys_0|E_alu_sub~regout  & (\u0|nios2_qsys_0|Add1~16_combout )) # (!\u0|nios2_qsys_0|E_alu_sub~regout  & ((\u0|nios2_qsys_0|Add2~16_combout )))

	.dataa(\u0|nios2_qsys_0|Add1~16_combout ),
	.datab(\u0|nios2_qsys_0|E_alu_sub~regout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|Add2~16_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_pc[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_pc[6]~6 .lut_mask = 16'hBB88;
defparam \u0|nios2_qsys_0|F_pc[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y18_N19
cycloneii_lcell_ff \u0|nios2_qsys_0|F_pc[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|F_pc[6]~6_combout ),
	.sdata(\u0|nios2_qsys_0|F_pc_plus_one[6]~12_combout ),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(\u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~0_combout ),
	.sload(\u0|nios2_qsys_0|F_pc_sel_nxt.10~0_combout ),
	.ena(\u0|nios2_qsys_0|W_valid~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|F_pc [6]));

// Location: LCCOMB_X40_Y18_N4
cycloneii_lcell_comb \u0|cmd_xbar_mux|src_data[44] (
// Equation(s):
// \u0|cmd_xbar_mux|src_data [44] = (\u0|cmd_xbar_mux|saved_grant [0] & ((\u0|nios2_qsys_0|F_pc [6]) # ((\u0|cmd_xbar_mux|saved_grant [1] & \u0|nios2_qsys_0|W_alu_result [8])))) # (!\u0|cmd_xbar_mux|saved_grant [0] & (((\u0|cmd_xbar_mux|saved_grant [1] & 
// \u0|nios2_qsys_0|W_alu_result [8]))))

	.dataa(\u0|cmd_xbar_mux|saved_grant [0]),
	.datab(\u0|nios2_qsys_0|F_pc [6]),
	.datac(\u0|cmd_xbar_mux|saved_grant [1]),
	.datad(\u0|nios2_qsys_0|W_alu_result [8]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux|src_data [44]),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux|src_data[44] .lut_mask = 16'hF888;
defparam \u0|cmd_xbar_mux|src_data[44] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y18_N5
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|cmd_xbar_mux|src_data [44]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [6]));

// Location: LCCOMB_X29_Y21_N24
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_addr[6]~6 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_addr[6]~6_combout  = (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg [8])) # (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [6])))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout ),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg [8]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [6]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_addr[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_addr[6]~6 .lut_mask = 16'hDD88;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_addr[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N4
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~30 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~30_combout  = (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [8] & (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~0_combout )) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [8] & ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [30])))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [8]),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~0_combout ),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [30]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~30_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~30 .lut_mask = 16'hF3C0;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y20_N5
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[30] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~30_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata [30]));

// Location: LCFF_X34_Y20_N27
cycloneii_lcell_ff \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[30] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata [30]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [30]));

// Location: LCCOMB_X34_Y20_N26
cycloneii_lcell_comb \u0|nios2_qsys_0|F_iw[30]~56 (
// Equation(s):
// \u0|nios2_qsys_0|F_iw[30]~56_combout  = (\u0|rsp_xbar_demux|src0_valid~combout  & ((\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [30]) # ((\u0|rsp_xbar_demux_001|src0_valid~combout  & 
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[30]~61_combout )))) # (!\u0|rsp_xbar_demux|src0_valid~combout  & (\u0|rsp_xbar_demux_001|src0_valid~combout  & 
// ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[30]~61_combout ))))

	.dataa(\u0|rsp_xbar_demux|src0_valid~combout ),
	.datab(\u0|rsp_xbar_demux_001|src0_valid~combout ),
	.datac(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [30]),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[30]~61_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_iw[30]~56_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_iw[30]~56 .lut_mask = 16'hECA0;
defparam \u0|nios2_qsys_0|F_iw[30]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N30
cycloneii_lcell_comb \u0|nios2_qsys_0|F_iw[30]~57 (
// Equation(s):
// \u0|nios2_qsys_0|F_iw[30]~57_combout  = (\u0|nios2_qsys_0|D_iw[10]~0_combout  & ((\u0|rsp_xbar_mux|src_payload~1_combout ) # (\u0|nios2_qsys_0|F_iw[30]~56_combout )))

	.dataa(\u0|rsp_xbar_mux|src_payload~1_combout ),
	.datab(\u0|nios2_qsys_0|F_iw[30]~56_combout ),
	.datac(\u0|nios2_qsys_0|D_iw[10]~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_iw[30]~57_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_iw[30]~57 .lut_mask = 16'hE0E0;
defparam \u0|nios2_qsys_0|F_iw[30]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y20_N31
cycloneii_lcell_ff \u0|nios2_qsys_0|D_iw[30] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|F_iw[30]~57_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|D_iw [30]));

// Location: LCCOMB_X45_Y22_N8
cycloneii_lcell_comb \u0|nios2_qsys_0|E_src1[7]~10 (
// Equation(s):
// \u0|nios2_qsys_0|E_src1[7]~10_combout  = (\u0|nios2_qsys_0|R_src1~32_combout  & ((\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [7]))) # (!\u0|nios2_qsys_0|R_src1~32_combout  & (\u0|nios2_qsys_0|D_iw [11]))

	.dataa(\u0|nios2_qsys_0|R_src1~32_combout ),
	.datab(\u0|nios2_qsys_0|D_iw [11]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [7]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_src1[7]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_src1[7]~10 .lut_mask = 16'hEE44;
defparam \u0|nios2_qsys_0|E_src1[7]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y22_N9
cycloneii_lcell_ff \u0|nios2_qsys_0|E_src1[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_src1[7]~10_combout ),
	.sdata(\u0|nios2_qsys_0|F_pc_plus_one[5]~10_combout ),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u0|nios2_qsys_0|R_src1~33_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_src1 [7]));

// Location: LCCOMB_X40_Y21_N22
cycloneii_lcell_comb \u0|nios2_qsys_0|R_src2_lo[7]~9 (
// Equation(s):
// \u0|nios2_qsys_0|R_src2_lo[7]~9_combout  = (!\u0|nios2_qsys_0|R_src2_lo~0_combout  & ((\u0|nios2_qsys_0|R_src2_use_imm~regout  & (\u0|nios2_qsys_0|D_iw [13])) # (!\u0|nios2_qsys_0|R_src2_use_imm~regout  & 
// ((\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [7])))))

	.dataa(\u0|nios2_qsys_0|D_iw [13]),
	.datab(\u0|nios2_qsys_0|R_src2_use_imm~regout ),
	.datac(\u0|nios2_qsys_0|R_src2_lo~0_combout ),
	.datad(\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [7]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|R_src2_lo[7]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|R_src2_lo[7]~9 .lut_mask = 16'h0B08;
defparam \u0|nios2_qsys_0|R_src2_lo[7]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y21_N23
cycloneii_lcell_ff \u0|nios2_qsys_0|E_src2[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|R_src2_lo[7]~9_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_src2 [7]));

// Location: LCCOMB_X47_Y21_N2
cycloneii_lcell_comb \u0|nios2_qsys_0|E_logic_result[7]~9 (
// Equation(s):
// \u0|nios2_qsys_0|E_logic_result[7]~9_combout  = (\u0|nios2_qsys_0|E_src1 [7] & (\u0|nios2_qsys_0|R_logic_op [1] $ (((\u0|nios2_qsys_0|R_logic_op [0] & \u0|nios2_qsys_0|E_src2 [7]))))) # (!\u0|nios2_qsys_0|E_src1 [7] & ((\u0|nios2_qsys_0|R_logic_op [1] & 
// ((\u0|nios2_qsys_0|E_src2 [7]))) # (!\u0|nios2_qsys_0|R_logic_op [1] & (!\u0|nios2_qsys_0|R_logic_op [0] & !\u0|nios2_qsys_0|E_src2 [7]))))

	.dataa(\u0|nios2_qsys_0|R_logic_op [1]),
	.datab(\u0|nios2_qsys_0|R_logic_op [0]),
	.datac(\u0|nios2_qsys_0|E_src1 [7]),
	.datad(\u0|nios2_qsys_0|E_src2 [7]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_logic_result[7]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_logic_result[7]~9 .lut_mask = 16'h6AA1;
defparam \u0|nios2_qsys_0|E_logic_result[7]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N18
cycloneii_lcell_comb \u0|nios2_qsys_0|W_alu_result[7]~10 (
// Equation(s):
// \u0|nios2_qsys_0|W_alu_result[7]~10_combout  = (\u0|nios2_qsys_0|R_ctrl_logic~regout  & (\u0|nios2_qsys_0|E_logic_result[7]~9_combout )) # (!\u0|nios2_qsys_0|R_ctrl_logic~regout  & ((\u0|nios2_qsys_0|F_pc[5]~7_combout )))

	.dataa(\u0|nios2_qsys_0|R_ctrl_logic~regout ),
	.datab(\u0|nios2_qsys_0|E_logic_result[7]~9_combout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|F_pc[5]~7_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|W_alu_result[7]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|W_alu_result[7]~10 .lut_mask = 16'hDD88;
defparam \u0|nios2_qsys_0|W_alu_result[7]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y21_N20
cycloneii_lcell_comb \u0|nios2_qsys_0|E_shift_rot_result_nxt[5]~12 (
// Equation(s):
// \u0|nios2_qsys_0|E_shift_rot_result_nxt[5]~12_combout  = (\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout  & ((\u0|nios2_qsys_0|E_shift_rot_result [6]))) # (!\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout  & (\u0|nios2_qsys_0|E_shift_rot_result [4]))

	.dataa(\u0|nios2_qsys_0|E_shift_rot_result [4]),
	.datab(\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|E_shift_rot_result [6]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_shift_rot_result_nxt[5]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_shift_rot_result_nxt[5]~12 .lut_mask = 16'hEE22;
defparam \u0|nios2_qsys_0|E_shift_rot_result_nxt[5]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y21_N21
cycloneii_lcell_ff \u0|nios2_qsys_0|E_shift_rot_result[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_shift_rot_result_nxt[5]~12_combout ),
	.sdata(\u0|nios2_qsys_0|E_src1 [5]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u0|nios2_qsys_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_shift_rot_result [5]));

// Location: LCCOMB_X48_Y21_N26
cycloneii_lcell_comb \u0|nios2_qsys_0|E_shift_rot_result_nxt[6]~11 (
// Equation(s):
// \u0|nios2_qsys_0|E_shift_rot_result_nxt[6]~11_combout  = (\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout  & (\u0|nios2_qsys_0|E_shift_rot_result [7])) # (!\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout  & ((\u0|nios2_qsys_0|E_shift_rot_result [5])))

	.dataa(\u0|nios2_qsys_0|E_shift_rot_result [7]),
	.datab(\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|E_shift_rot_result [5]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_shift_rot_result_nxt[6]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_shift_rot_result_nxt[6]~11 .lut_mask = 16'hBB88;
defparam \u0|nios2_qsys_0|E_shift_rot_result_nxt[6]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y21_N27
cycloneii_lcell_ff \u0|nios2_qsys_0|E_shift_rot_result[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_shift_rot_result_nxt[6]~11_combout ),
	.sdata(\u0|nios2_qsys_0|E_src1 [6]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u0|nios2_qsys_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_shift_rot_result [6]));

// Location: LCCOMB_X48_Y21_N14
cycloneii_lcell_comb \u0|nios2_qsys_0|E_shift_rot_result_nxt[7]~9 (
// Equation(s):
// \u0|nios2_qsys_0|E_shift_rot_result_nxt[7]~9_combout  = (\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout  & (\u0|nios2_qsys_0|E_shift_rot_result [8])) # (!\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout  & ((\u0|nios2_qsys_0|E_shift_rot_result [6])))

	.dataa(\u0|nios2_qsys_0|E_shift_rot_result [8]),
	.datab(\u0|nios2_qsys_0|E_shift_rot_result [6]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_shift_rot_result_nxt[7]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_shift_rot_result_nxt[7]~9 .lut_mask = 16'hAACC;
defparam \u0|nios2_qsys_0|E_shift_rot_result_nxt[7]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y21_N15
cycloneii_lcell_ff \u0|nios2_qsys_0|E_shift_rot_result[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_shift_rot_result_nxt[7]~9_combout ),
	.sdata(\u0|nios2_qsys_0|E_src1 [7]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u0|nios2_qsys_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_shift_rot_result [7]));

// Location: LCFF_X44_Y21_N19
cycloneii_lcell_ff \u0|nios2_qsys_0|W_alu_result[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|W_alu_result[7]~10_combout ),
	.sdata(\u0|nios2_qsys_0|E_shift_rot_result [7]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(\u0|nios2_qsys_0|E_alu_result~28_combout ),
	.sload(\u0|nios2_qsys_0|R_ctrl_shift_rot~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|W_alu_result [7]));

// Location: LCCOMB_X40_Y18_N24
cycloneii_lcell_comb \u0|cmd_xbar_mux|src_data[43] (
// Equation(s):
// \u0|cmd_xbar_mux|src_data [43] = (\u0|cmd_xbar_mux|saved_grant [0] & ((\u0|nios2_qsys_0|F_pc [5]) # ((\u0|nios2_qsys_0|W_alu_result [7] & \u0|cmd_xbar_mux|saved_grant [1])))) # (!\u0|cmd_xbar_mux|saved_grant [0] & (\u0|nios2_qsys_0|W_alu_result [7] & 
// (\u0|cmd_xbar_mux|saved_grant [1])))

	.dataa(\u0|cmd_xbar_mux|saved_grant [0]),
	.datab(\u0|nios2_qsys_0|W_alu_result [7]),
	.datac(\u0|cmd_xbar_mux|saved_grant [1]),
	.datad(\u0|nios2_qsys_0|F_pc [5]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux|src_data [43]),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux|src_data[43] .lut_mask = 16'hEAC0;
defparam \u0|cmd_xbar_mux|src_data[43] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y18_N25
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|cmd_xbar_mux|src_data [43]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [5]));

// Location: LCCOMB_X40_Y18_N26
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_addr[5]~5 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_addr[5]~5_combout  = (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg [7])) # (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [5])))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg [7]),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout ),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [5]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_addr[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_addr[5]~5 .lut_mask = 16'hB8B8;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_addr[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y19_N5
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~8_combout ),
	.sdata(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata [0]));

// Location: LCFF_X40_Y20_N13
cycloneii_lcell_ff \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata [0]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [0]));

// Location: M4K_X52_Y5
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode2|w_anode2182w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode_a|w_anode2182w[2]~0_combout ),
	.ena1(gnd),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~7_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [32]}),
	.portbdatain({\S|data [0]}),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\addrmux|Mux0~0_combout ,\addrmux|Mux1~0_combout ,\addrmux|Mux2~0_combout ,\addrmux|Mux3~0_combout ,\addrmux|Mux4~0_combout ,\addrmux|Mux5~0_combout ,\addrmux|Mux6~0_combout ,\addrmux|Mux7~0_combout }),
	.portbbyteenamasks({vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64 .init_file = "vectadd_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64 .logical_ram_name = "vectadd:u0|vectadd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5e32:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64 .mixed_port_feed_through_mode = "dont_care";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64 .operation_mode = "bidir_dual_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64 .port_a_first_bit_number = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64 .port_b_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64 .port_b_address_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64 .port_b_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64 .port_b_byte_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64 .port_b_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64 .port_b_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64 .port_b_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64 .port_b_data_in_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64 .port_b_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64 .port_b_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64 .port_b_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64 .port_b_first_bit_number = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64 .port_b_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64 .port_b_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64 .port_b_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64 .port_b_read_enable_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64 .port_b_read_enable_write_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N16
cycloneii_lcell_comb \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[0]~14 (
// Equation(s):
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[0]~14_combout  = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1] & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]) # 
// (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64~portadataout )))) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1] & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0~portadataout  & 
// (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0])))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0~portadataout ),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64~portadataout ),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[0]~14 .lut_mask = 16'hAEA4;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N26
cycloneii_lcell_comb \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[0]~15 (
// Equation(s):
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[0]~15_combout  = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[0]~14_combout  & 
// ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96~portadataout ))) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[0]~14_combout  & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32~portadataout 
// )))) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[0]~14_combout ))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32~portadataout ),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[0]~14_combout ),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96~portadataout ),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[0]~15 .lut_mask = 16'hF838;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N12
cycloneii_lcell_comb \u0|nios2_qsys_0|F_iw[0]~14 (
// Equation(s):
// \u0|nios2_qsys_0|F_iw[0]~14_combout  = (\u0|rsp_xbar_demux_001|src0_valid~combout  & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[0]~15_combout ) # ((\u0|rsp_xbar_demux|src0_valid~combout  & 
// \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [0])))) # (!\u0|rsp_xbar_demux_001|src0_valid~combout  & (\u0|rsp_xbar_demux|src0_valid~combout  & (\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [0])))

	.dataa(\u0|rsp_xbar_demux_001|src0_valid~combout ),
	.datab(\u0|rsp_xbar_demux|src0_valid~combout ),
	.datac(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [0]),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[0]~15_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_iw[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_iw[0]~14 .lut_mask = 16'hEAC0;
defparam \u0|nios2_qsys_0|F_iw[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N24
cycloneii_lcell_comb \u0|nios2_qsys_0|F_iw[0]~15 (
// Equation(s):
// \u0|nios2_qsys_0|F_iw[0]~15_combout  = (\u0|nios2_qsys_0|D_iw[10]~0_combout  & ((\u0|rsp_xbar_mux|src_payload~1_combout ) # (\u0|nios2_qsys_0|F_iw[0]~14_combout )))

	.dataa(vcc),
	.datab(\u0|rsp_xbar_mux|src_payload~1_combout ),
	.datac(\u0|nios2_qsys_0|F_iw[0]~14_combout ),
	.datad(\u0|nios2_qsys_0|D_iw[10]~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_iw[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_iw[0]~15 .lut_mask = 16'hFC00;
defparam \u0|nios2_qsys_0|F_iw[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y20_N25
cycloneii_lcell_ff \u0|nios2_qsys_0|D_iw[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|F_iw[0]~15_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|D_iw [0]));

// Location: LCCOMB_X42_Y22_N18
cycloneii_lcell_comb \u0|nios2_qsys_0|D_ctrl_ld~4 (
// Equation(s):
// \u0|nios2_qsys_0|D_ctrl_ld~4_combout  = (\u0|nios2_qsys_0|D_iw [1] & (\u0|nios2_qsys_0|D_iw [0] & ((\u0|nios2_qsys_0|D_iw [2]) # (!\u0|nios2_qsys_0|D_iw [4]))))

	.dataa(\u0|nios2_qsys_0|D_iw [1]),
	.datab(\u0|nios2_qsys_0|D_iw [4]),
	.datac(\u0|nios2_qsys_0|D_iw [2]),
	.datad(\u0|nios2_qsys_0|D_iw [0]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|D_ctrl_ld~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|D_ctrl_ld~4 .lut_mask = 16'hA200;
defparam \u0|nios2_qsys_0|D_ctrl_ld~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y22_N19
cycloneii_lcell_ff \u0|nios2_qsys_0|R_ctrl_ld (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|D_ctrl_ld~4_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|R_ctrl_ld~regout ));

// Location: LCCOMB_X43_Y19_N20
cycloneii_lcell_comb \u0|nios2_qsys_0|E_shift_rot_cnt[0]~5 (
// Equation(s):
// \u0|nios2_qsys_0|E_shift_rot_cnt[0]~5_combout  = \u0|nios2_qsys_0|E_shift_rot_cnt [0] $ (VCC)
// \u0|nios2_qsys_0|E_shift_rot_cnt[0]~6  = CARRY(\u0|nios2_qsys_0|E_shift_rot_cnt [0])

	.dataa(\u0|nios2_qsys_0|E_shift_rot_cnt [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_shift_rot_cnt[0]~5_combout ),
	.cout(\u0|nios2_qsys_0|E_shift_rot_cnt[0]~6 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_shift_rot_cnt[0]~5 .lut_mask = 16'h55AA;
defparam \u0|nios2_qsys_0|E_shift_rot_cnt[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N22
cycloneii_lcell_comb \u0|nios2_qsys_0|E_shift_rot_cnt[1]~7 (
// Equation(s):
// \u0|nios2_qsys_0|E_shift_rot_cnt[1]~7_combout  = (\u0|nios2_qsys_0|E_shift_rot_cnt [1] & (\u0|nios2_qsys_0|E_shift_rot_cnt[0]~6  & VCC)) # (!\u0|nios2_qsys_0|E_shift_rot_cnt [1] & (!\u0|nios2_qsys_0|E_shift_rot_cnt[0]~6 ))
// \u0|nios2_qsys_0|E_shift_rot_cnt[1]~8  = CARRY((!\u0|nios2_qsys_0|E_shift_rot_cnt [1] & !\u0|nios2_qsys_0|E_shift_rot_cnt[0]~6 ))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|E_shift_rot_cnt [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|E_shift_rot_cnt[0]~6 ),
	.combout(\u0|nios2_qsys_0|E_shift_rot_cnt[1]~7_combout ),
	.cout(\u0|nios2_qsys_0|E_shift_rot_cnt[1]~8 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_shift_rot_cnt[1]~7 .lut_mask = 16'hC303;
defparam \u0|nios2_qsys_0|E_shift_rot_cnt[1]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N14
cycloneii_lcell_comb \u0|nios2_qsys_0|R_src2_lo[1]~15 (
// Equation(s):
// \u0|nios2_qsys_0|R_src2_lo[1]~15_combout  = (!\u0|nios2_qsys_0|R_src2_lo~0_combout  & ((\u0|nios2_qsys_0|R_src2_use_imm~regout  & (\u0|nios2_qsys_0|D_iw [7])) # (!\u0|nios2_qsys_0|R_src2_use_imm~regout  & 
// ((\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [1])))))

	.dataa(\u0|nios2_qsys_0|D_iw [7]),
	.datab(\u0|nios2_qsys_0|R_src2_use_imm~regout ),
	.datac(\u0|nios2_qsys_0|R_src2_lo~0_combout ),
	.datad(\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [1]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|R_src2_lo[1]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|R_src2_lo[1]~15 .lut_mask = 16'h0B08;
defparam \u0|nios2_qsys_0|R_src2_lo[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y23_N15
cycloneii_lcell_ff \u0|nios2_qsys_0|E_src2[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|R_src2_lo[1]~15_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_src2 [1]));

// Location: LCFF_X43_Y19_N23
cycloneii_lcell_ff \u0|nios2_qsys_0|E_shift_rot_cnt[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_shift_rot_cnt[1]~7_combout ),
	.sdata(\u0|nios2_qsys_0|E_src2 [1]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u0|nios2_qsys_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_shift_rot_cnt [1]));

// Location: LCCOMB_X43_Y19_N26
cycloneii_lcell_comb \u0|nios2_qsys_0|E_shift_rot_cnt[3]~11 (
// Equation(s):
// \u0|nios2_qsys_0|E_shift_rot_cnt[3]~11_combout  = (\u0|nios2_qsys_0|E_shift_rot_cnt [3] & (\u0|nios2_qsys_0|E_shift_rot_cnt[2]~10  & VCC)) # (!\u0|nios2_qsys_0|E_shift_rot_cnt [3] & (!\u0|nios2_qsys_0|E_shift_rot_cnt[2]~10 ))
// \u0|nios2_qsys_0|E_shift_rot_cnt[3]~12  = CARRY((!\u0|nios2_qsys_0|E_shift_rot_cnt [3] & !\u0|nios2_qsys_0|E_shift_rot_cnt[2]~10 ))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|E_shift_rot_cnt [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|E_shift_rot_cnt[2]~10 ),
	.combout(\u0|nios2_qsys_0|E_shift_rot_cnt[3]~11_combout ),
	.cout(\u0|nios2_qsys_0|E_shift_rot_cnt[3]~12 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_shift_rot_cnt[3]~11 .lut_mask = 16'hC303;
defparam \u0|nios2_qsys_0|E_shift_rot_cnt[3]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X43_Y19_N27
cycloneii_lcell_ff \u0|nios2_qsys_0|E_shift_rot_cnt[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_shift_rot_cnt[3]~11_combout ),
	.sdata(\u0|nios2_qsys_0|E_src2 [3]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u0|nios2_qsys_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_shift_rot_cnt [3]));

// Location: LCCOMB_X43_Y19_N28
cycloneii_lcell_comb \u0|nios2_qsys_0|E_shift_rot_cnt[4]~13 (
// Equation(s):
// \u0|nios2_qsys_0|E_shift_rot_cnt[4]~13_combout  = \u0|nios2_qsys_0|E_shift_rot_cnt[3]~12  $ (\u0|nios2_qsys_0|E_shift_rot_cnt [4])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|E_shift_rot_cnt [4]),
	.cin(\u0|nios2_qsys_0|E_shift_rot_cnt[3]~12 ),
	.combout(\u0|nios2_qsys_0|E_shift_rot_cnt[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_shift_rot_cnt[4]~13 .lut_mask = 16'h0FF0;
defparam \u0|nios2_qsys_0|E_shift_rot_cnt[4]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X43_Y19_N29
cycloneii_lcell_ff \u0|nios2_qsys_0|E_shift_rot_cnt[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_shift_rot_cnt[4]~13_combout ),
	.sdata(\u0|nios2_qsys_0|E_src2 [4]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u0|nios2_qsys_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_shift_rot_cnt [4]));

// Location: LCCOMB_X43_Y19_N2
cycloneii_lcell_comb \u0|nios2_qsys_0|E_stall~1 (
// Equation(s):
// \u0|nios2_qsys_0|E_stall~1_combout  = (\u0|nios2_qsys_0|E_shift_rot_cnt [4]) # (\u0|nios2_qsys_0|E_shift_rot_cnt [3])

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|E_shift_rot_cnt [4]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|E_shift_rot_cnt [3]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_stall~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_stall~1 .lut_mask = 16'hFFCC;
defparam \u0|nios2_qsys_0|E_stall~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N2
cycloneii_lcell_comb \u0|nios2_qsys_0|R_src2_lo[0]~16 (
// Equation(s):
// \u0|nios2_qsys_0|R_src2_lo[0]~16_combout  = (!\u0|nios2_qsys_0|R_src2_lo~0_combout  & ((\u0|nios2_qsys_0|R_src2_use_imm~regout  & (\u0|nios2_qsys_0|D_iw [6])) # (!\u0|nios2_qsys_0|R_src2_use_imm~regout  & 
// ((\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [0])))))

	.dataa(\u0|nios2_qsys_0|R_src2_lo~0_combout ),
	.datab(\u0|nios2_qsys_0|R_src2_use_imm~regout ),
	.datac(\u0|nios2_qsys_0|D_iw [6]),
	.datad(\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [0]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|R_src2_lo[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|R_src2_lo[0]~16 .lut_mask = 16'h5140;
defparam \u0|nios2_qsys_0|R_src2_lo[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y21_N3
cycloneii_lcell_ff \u0|nios2_qsys_0|E_src2[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|R_src2_lo[0]~16_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_src2 [0]));

// Location: LCFF_X43_Y19_N21
cycloneii_lcell_ff \u0|nios2_qsys_0|E_shift_rot_cnt[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_shift_rot_cnt[0]~5_combout ),
	.sdata(\u0|nios2_qsys_0|E_src2 [0]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u0|nios2_qsys_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_shift_rot_cnt [0]));

// Location: LCCOMB_X43_Y19_N0
cycloneii_lcell_comb \u0|nios2_qsys_0|E_stall~0 (
// Equation(s):
// \u0|nios2_qsys_0|E_stall~0_combout  = (\u0|nios2_qsys_0|E_shift_rot_cnt [2]) # ((\u0|nios2_qsys_0|E_new_inst~regout ) # ((\u0|nios2_qsys_0|E_shift_rot_cnt [0]) # (\u0|nios2_qsys_0|E_shift_rot_cnt [1])))

	.dataa(\u0|nios2_qsys_0|E_shift_rot_cnt [2]),
	.datab(\u0|nios2_qsys_0|E_new_inst~regout ),
	.datac(\u0|nios2_qsys_0|E_shift_rot_cnt [0]),
	.datad(\u0|nios2_qsys_0|E_shift_rot_cnt [1]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_stall~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_stall~0 .lut_mask = 16'hFFFE;
defparam \u0|nios2_qsys_0|E_stall~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N4
cycloneii_lcell_comb \u0|nios2_qsys_0|E_stall~2 (
// Equation(s):
// \u0|nios2_qsys_0|E_stall~2_combout  = (\u0|nios2_qsys_0|R_ctrl_shift_rot~regout  & (\u0|nios2_qsys_0|E_valid~regout  & ((\u0|nios2_qsys_0|E_stall~1_combout ) # (\u0|nios2_qsys_0|E_stall~0_combout ))))

	.dataa(\u0|nios2_qsys_0|R_ctrl_shift_rot~regout ),
	.datab(\u0|nios2_qsys_0|E_stall~1_combout ),
	.datac(\u0|nios2_qsys_0|E_valid~regout ),
	.datad(\u0|nios2_qsys_0|E_stall~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_stall~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_stall~2 .lut_mask = 16'hA080;
defparam \u0|nios2_qsys_0|E_stall~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N0
cycloneii_lcell_comb \u0|nios2_qsys_0|E_stall~4 (
// Equation(s):
// \u0|nios2_qsys_0|E_stall~4_combout  = (\u0|nios2_qsys_0|E_stall~2_combout ) # ((\u0|nios2_qsys_0|R_ctrl_ld~regout  & ((\u0|nios2_qsys_0|E_stall~3_combout ) # (\u0|nios2_qsys_0|E_new_inst~regout ))))

	.dataa(\u0|nios2_qsys_0|E_stall~3_combout ),
	.datab(\u0|nios2_qsys_0|E_new_inst~regout ),
	.datac(\u0|nios2_qsys_0|R_ctrl_ld~regout ),
	.datad(\u0|nios2_qsys_0|E_stall~2_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_stall~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_stall~4 .lut_mask = 16'hFFE0;
defparam \u0|nios2_qsys_0|E_stall~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N8
cycloneii_lcell_comb \u0|nios2_qsys_0|E_valid~1 (
// Equation(s):
// \u0|nios2_qsys_0|E_valid~1_combout  = (\u0|nios2_qsys_0|E_valid~0_combout ) # ((\u0|nios2_qsys_0|E_stall~4_combout ) # ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_test_bench|d_write~regout  & 
// \u0|nios2_qsys_0_data_master_translator|av_waitrequest~7_combout )))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_test_bench|d_write~regout ),
	.datab(\u0|nios2_qsys_0|E_valid~0_combout ),
	.datac(\u0|nios2_qsys_0_data_master_translator|av_waitrequest~7_combout ),
	.datad(\u0|nios2_qsys_0|E_stall~4_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_valid~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_valid~1 .lut_mask = 16'hFFEC;
defparam \u0|nios2_qsys_0|E_valid~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y22_N9
cycloneii_lcell_ff \u0|nios2_qsys_0|E_valid (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_valid~1_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_valid~regout ));

// Location: LCCOMB_X45_Y22_N6
cycloneii_lcell_comb \u0|nios2_qsys_0|R_src1~32 (
// Equation(s):
// \u0|nios2_qsys_0|R_src1~32_combout  = (!\u0|nios2_qsys_0|E_valid~regout ) # (!\u0|nios2_qsys_0|R_ctrl_jmp_direct~regout )

	.dataa(\u0|nios2_qsys_0|R_ctrl_jmp_direct~regout ),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|E_valid~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|R_src1~32_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|R_src1~32 .lut_mask = 16'h5F5F;
defparam \u0|nios2_qsys_0|R_src1~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y21_N8
cycloneii_lcell_comb \u0|nios2_qsys_0|E_src1[6]~11 (
// Equation(s):
// \u0|nios2_qsys_0|E_src1[6]~11_combout  = (\u0|nios2_qsys_0|R_src1~32_combout  & (\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [6])) # (!\u0|nios2_qsys_0|R_src1~32_combout  & ((\u0|nios2_qsys_0|D_iw [10])))

	.dataa(\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [6]),
	.datab(\u0|nios2_qsys_0|D_iw [10]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|R_src1~32_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_src1[6]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_src1[6]~11 .lut_mask = 16'hAACC;
defparam \u0|nios2_qsys_0|E_src1[6]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y21_N9
cycloneii_lcell_ff \u0|nios2_qsys_0|E_src1[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_src1[6]~11_combout ),
	.sdata(\u0|nios2_qsys_0|F_pc_plus_one[4]~8_combout ),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u0|nios2_qsys_0|R_src1~33_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_src1 [6]));

// Location: LCCOMB_X46_Y18_N20
cycloneii_lcell_comb \u0|nios2_qsys_0|F_pc[4]~8 (
// Equation(s):
// \u0|nios2_qsys_0|F_pc[4]~8_combout  = (\u0|nios2_qsys_0|E_alu_sub~regout  & ((\u0|nios2_qsys_0|Add1~12_combout ))) # (!\u0|nios2_qsys_0|E_alu_sub~regout  & (\u0|nios2_qsys_0|Add2~12_combout ))

	.dataa(\u0|nios2_qsys_0|Add2~12_combout ),
	.datab(\u0|nios2_qsys_0|Add1~12_combout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|E_alu_sub~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_pc[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_pc[4]~8 .lut_mask = 16'hCCAA;
defparam \u0|nios2_qsys_0|F_pc[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N22
cycloneii_lcell_comb \u0|nios2_qsys_0|R_src2_lo[6]~10 (
// Equation(s):
// \u0|nios2_qsys_0|R_src2_lo[6]~10_combout  = (!\u0|nios2_qsys_0|R_src2_lo~0_combout  & ((\u0|nios2_qsys_0|R_src2_use_imm~regout  & ((\u0|nios2_qsys_0|D_iw [12]))) # (!\u0|nios2_qsys_0|R_src2_use_imm~regout  & 
// (\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [6]))))

	.dataa(\u0|nios2_qsys_0|R_src2_use_imm~regout ),
	.datab(\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [6]),
	.datac(\u0|nios2_qsys_0|D_iw [12]),
	.datad(\u0|nios2_qsys_0|R_src2_lo~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|R_src2_lo[6]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|R_src2_lo[6]~10 .lut_mask = 16'h00E4;
defparam \u0|nios2_qsys_0|R_src2_lo[6]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y19_N23
cycloneii_lcell_ff \u0|nios2_qsys_0|E_src2[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|R_src2_lo[6]~10_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_src2 [6]));

// Location: LCCOMB_X46_Y21_N2
cycloneii_lcell_comb \u0|nios2_qsys_0|E_logic_result[6]~11 (
// Equation(s):
// \u0|nios2_qsys_0|E_logic_result[6]~11_combout  = (\u0|nios2_qsys_0|E_src2 [6] & (\u0|nios2_qsys_0|R_logic_op [1] $ (((\u0|nios2_qsys_0|R_logic_op [0] & \u0|nios2_qsys_0|E_src1 [6]))))) # (!\u0|nios2_qsys_0|E_src2 [6] & ((\u0|nios2_qsys_0|R_logic_op [1] & 
// ((\u0|nios2_qsys_0|E_src1 [6]))) # (!\u0|nios2_qsys_0|R_logic_op [1] & (!\u0|nios2_qsys_0|R_logic_op [0] & !\u0|nios2_qsys_0|E_src1 [6]))))

	.dataa(\u0|nios2_qsys_0|R_logic_op [0]),
	.datab(\u0|nios2_qsys_0|R_logic_op [1]),
	.datac(\u0|nios2_qsys_0|E_src2 [6]),
	.datad(\u0|nios2_qsys_0|E_src1 [6]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_logic_result[6]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_logic_result[6]~11 .lut_mask = 16'h6CC1;
defparam \u0|nios2_qsys_0|E_logic_result[6]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N22
cycloneii_lcell_comb \u0|nios2_qsys_0|W_alu_result[6]~11 (
// Equation(s):
// \u0|nios2_qsys_0|W_alu_result[6]~11_combout  = (\u0|nios2_qsys_0|R_ctrl_logic~regout  & ((\u0|nios2_qsys_0|E_logic_result[6]~11_combout ))) # (!\u0|nios2_qsys_0|R_ctrl_logic~regout  & (\u0|nios2_qsys_0|F_pc[4]~8_combout ))

	.dataa(\u0|nios2_qsys_0|R_ctrl_logic~regout ),
	.datab(\u0|nios2_qsys_0|F_pc[4]~8_combout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|E_logic_result[6]~11_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|W_alu_result[6]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|W_alu_result[6]~11 .lut_mask = 16'hEE44;
defparam \u0|nios2_qsys_0|W_alu_result[6]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y21_N23
cycloneii_lcell_ff \u0|nios2_qsys_0|W_alu_result[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|W_alu_result[6]~11_combout ),
	.sdata(\u0|nios2_qsys_0|E_shift_rot_result [6]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(\u0|nios2_qsys_0|E_alu_result~28_combout ),
	.sload(\u0|nios2_qsys_0|R_ctrl_shift_rot~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|W_alu_result [6]));

// Location: LCCOMB_X33_Y18_N2
cycloneii_lcell_comb \u0|cmd_xbar_mux|src_data[42] (
// Equation(s):
// \u0|cmd_xbar_mux|src_data [42] = (\u0|cmd_xbar_mux|saved_grant [1] & ((\u0|nios2_qsys_0|W_alu_result [6]) # ((\u0|cmd_xbar_mux|saved_grant [0] & \u0|nios2_qsys_0|F_pc [4])))) # (!\u0|cmd_xbar_mux|saved_grant [1] & (((\u0|cmd_xbar_mux|saved_grant [0] & 
// \u0|nios2_qsys_0|F_pc [4]))))

	.dataa(\u0|cmd_xbar_mux|saved_grant [1]),
	.datab(\u0|nios2_qsys_0|W_alu_result [6]),
	.datac(\u0|cmd_xbar_mux|saved_grant [0]),
	.datad(\u0|nios2_qsys_0|F_pc [4]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux|src_data [42]),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux|src_data[42] .lut_mask = 16'hF888;
defparam \u0|cmd_xbar_mux|src_data[42] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y18_N3
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|cmd_xbar_mux|src_data [42]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [4]));

// Location: LCCOMB_X33_Y18_N28
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_addr[4]~4 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_addr[4]~4_combout  = (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg [6]))) # (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [4]))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [4]),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg [6]),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_addr[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_addr[4]~4 .lut_mask = 16'hF0CC;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_addr[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N30
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~3 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~3_combout  = (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [8] & ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~0_combout ))) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [8] & (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [23]))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [8]),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [23]),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~3 .lut_mask = 16'hFA50;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y19_N31
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[23] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata [23]));

// Location: LCFF_X37_Y22_N19
cycloneii_lcell_ff \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[23] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata [23]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [23]));

// Location: LCCOMB_X37_Y22_N18
cycloneii_lcell_comb \u0|nios2_qsys_0|F_iw[23]~4 (
// Equation(s):
// \u0|nios2_qsys_0|F_iw[23]~4_combout  = (\u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg [0] & (\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [23] & 
// \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout ))

	.dataa(\u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg [0]),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [23]),
	.datad(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_iw[23]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_iw[23]~4 .lut_mask = 16'hA000;
defparam \u0|nios2_qsys_0|F_iw[23]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N2
cycloneii_lcell_comb \u0|nios2_qsys_0|F_iw[23]~5 (
// Equation(s):
// \u0|nios2_qsys_0|F_iw[23]~5_combout  = (\u0|nios2_qsys_0|D_iw[10]~0_combout  & ((\u0|nios2_qsys_0|F_iw[23]~4_combout ) # ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[23]~5_combout  & \u0|rsp_xbar_demux_001|src0_valid~combout ))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[23]~5_combout ),
	.datab(\u0|nios2_qsys_0|F_iw[23]~4_combout ),
	.datac(\u0|rsp_xbar_demux_001|src0_valid~combout ),
	.datad(\u0|nios2_qsys_0|D_iw[10]~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_iw[23]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_iw[23]~5 .lut_mask = 16'hEC00;
defparam \u0|nios2_qsys_0|F_iw[23]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y22_N3
cycloneii_lcell_ff \u0|nios2_qsys_0|D_iw[23] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|F_iw[23]~5_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|D_iw [23]));

// Location: LCCOMB_X37_Y23_N12
cycloneii_lcell_comb \u0|nios2_qsys_0|d_writedata[26]~2 (
// Equation(s):
// \u0|nios2_qsys_0|d_writedata[26]~2_combout  = (\u0|nios2_qsys_0|Equal133~0_combout  & ((\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [2]))) # (!\u0|nios2_qsys_0|Equal133~0_combout  & 
// (\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [10]))

	.dataa(\u0|nios2_qsys_0|Equal133~0_combout ),
	.datab(\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [10]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [2]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|d_writedata[26]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|d_writedata[26]~2 .lut_mask = 16'hEE44;
defparam \u0|nios2_qsys_0|d_writedata[26]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y23_N13
cycloneii_lcell_ff \u0|nios2_qsys_0|d_writedata[26] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|d_writedata[26]~2_combout ),
	.sdata(\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [26]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u0|nios2_qsys_0|D_iw [4]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|d_writedata [26]));

// Location: LCCOMB_X37_Y23_N10
cycloneii_lcell_comb \u0|cmd_xbar_mux_001|src_payload~5 (
// Equation(s):
// \u0|cmd_xbar_mux_001|src_payload~5_combout  = (\u0|cmd_xbar_mux_001|saved_grant [1] & \u0|nios2_qsys_0|d_writedata [26])

	.dataa(vcc),
	.datab(\u0|cmd_xbar_mux_001|saved_grant [1]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|d_writedata [26]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_001|src_payload~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_001|src_payload~5 .lut_mask = 16'hCC00;
defparam \u0|cmd_xbar_mux_001|src_payload~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N28
cycloneii_lcell_comb \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[26]~10 (
// Equation(s):
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[26]~10_combout  = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58~portadataout ) # 
// ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1])))) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26~portadataout  & 
// !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58~portadataout ),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26~portadataout ),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[26]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[26]~10 .lut_mask = 16'hF0AC;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[26]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X26_Y13
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode2|w_anode2182w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode_a|w_anode2182w[2]~0_combout ),
	.ena1(gnd),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~5_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [35]}),
	.portbdatain({\S|data [26]}),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\addrmux|Mux0~0_combout ,\addrmux|Mux1~0_combout ,\addrmux|Mux2~0_combout ,\addrmux|Mux3~0_combout ,\addrmux|Mux4~0_combout ,\addrmux|Mux5~0_combout ,\addrmux|Mux6~0_combout ,\addrmux|Mux7~0_combout }),
	.portbbyteenamasks({vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90 .init_file = "vectadd_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90 .logical_ram_name = "vectadd:u0|vectadd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5e32:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90 .mixed_port_feed_through_mode = "dont_care";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90 .operation_mode = "bidir_dual_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90 .port_a_first_bit_number = 26;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90 .port_a_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90 .port_b_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90 .port_b_address_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90 .port_b_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90 .port_b_byte_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90 .port_b_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90 .port_b_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90 .port_b_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90 .port_b_data_in_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90 .port_b_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90 .port_b_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90 .port_b_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90 .port_b_first_bit_number = 26;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90 .port_b_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90 .port_b_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90 .port_b_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90 .port_b_read_enable_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90 .port_b_read_enable_write_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N22
cycloneii_lcell_comb \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[26]~11 (
// Equation(s):
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[26]~11_combout  = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[26]~10_combout  & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a122 ) # 
// ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1])))) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[26]~10_combout  & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90~portadataout  & 
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a122 ),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[26]~10_combout ),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90~portadataout ),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[26]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[26]~11 .lut_mask = 16'hB8CC;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[26]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N16
cycloneii_lcell_comb \u0|nios2_qsys_0|F_iw[26]~10 (
// Equation(s):
// \u0|nios2_qsys_0|F_iw[26]~10_combout  = (\u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg [0] & (\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [26] & 
// \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout ))

	.dataa(\u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg [0]),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [26]),
	.datad(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_iw[26]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_iw[26]~10 .lut_mask = 16'hA000;
defparam \u0|nios2_qsys_0|F_iw[26]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N18
cycloneii_lcell_comb \u0|nios2_qsys_0|F_iw[26]~11 (
// Equation(s):
// \u0|nios2_qsys_0|F_iw[26]~11_combout  = (\u0|nios2_qsys_0|D_iw[10]~0_combout  & ((\u0|nios2_qsys_0|F_iw[26]~10_combout ) # ((\u0|rsp_xbar_demux_001|src0_valid~combout  & \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[26]~11_combout 
// ))))

	.dataa(\u0|rsp_xbar_demux_001|src0_valid~combout ),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[26]~11_combout ),
	.datac(\u0|nios2_qsys_0|F_iw[26]~10_combout ),
	.datad(\u0|nios2_qsys_0|D_iw[10]~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_iw[26]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_iw[26]~11 .lut_mask = 16'hF800;
defparam \u0|nios2_qsys_0|F_iw[26]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y20_N19
cycloneii_lcell_ff \u0|nios2_qsys_0|D_iw[26] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|F_iw[26]~11_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|D_iw [26]));

// Location: LCCOMB_X45_Y23_N2
cycloneii_lcell_comb \u0|nios2_qsys_0|D_dst_regnum[4]~6 (
// Equation(s):
// \u0|nios2_qsys_0|D_dst_regnum[4]~6_combout  = (\u0|nios2_qsys_0|D_dst_regnum[0]~1_combout ) # ((\u0|nios2_qsys_0|D_ctrl_b_is_dst~1_combout  & (\u0|nios2_qsys_0|D_iw [26])) # (!\u0|nios2_qsys_0|D_ctrl_b_is_dst~1_combout  & ((\u0|nios2_qsys_0|D_iw [21]))))

	.dataa(\u0|nios2_qsys_0|D_ctrl_b_is_dst~1_combout ),
	.datab(\u0|nios2_qsys_0|D_iw [26]),
	.datac(\u0|nios2_qsys_0|D_iw [21]),
	.datad(\u0|nios2_qsys_0|D_dst_regnum[0]~1_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|D_dst_regnum[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|D_dst_regnum[4]~6 .lut_mask = 16'hFFD8;
defparam \u0|nios2_qsys_0|D_dst_regnum[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y23_N3
cycloneii_lcell_ff \u0|nios2_qsys_0|R_dst_regnum[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|D_dst_regnum[4]~6_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|R_dst_regnum [4]));

// Location: LCCOMB_X40_Y21_N20
cycloneii_lcell_comb \u0|nios2_qsys_0|d_writedata[24]~0 (
// Equation(s):
// \u0|nios2_qsys_0|d_writedata[24]~0_combout  = (\u0|nios2_qsys_0|Equal133~0_combout  & ((\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [0]))) # (!\u0|nios2_qsys_0|Equal133~0_combout  & 
// (\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [8]))

	.dataa(\u0|nios2_qsys_0|Equal133~0_combout ),
	.datab(\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [8]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [0]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|d_writedata[24]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|d_writedata[24]~0 .lut_mask = 16'hEE44;
defparam \u0|nios2_qsys_0|d_writedata[24]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y21_N21
cycloneii_lcell_ff \u0|nios2_qsys_0|d_writedata[8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|d_writedata[24]~0_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|d_writedata [8]));

// Location: LCCOMB_X27_Y20_N24
cycloneii_lcell_comb \u0|cmd_xbar_mux_001|src_payload~26 (
// Equation(s):
// \u0|cmd_xbar_mux_001|src_payload~26_combout  = (\u0|cmd_xbar_mux_001|saved_grant [1] & \u0|nios2_qsys_0|d_writedata [8])

	.dataa(vcc),
	.datab(vcc),
	.datac(\u0|cmd_xbar_mux_001|saved_grant [1]),
	.datad(\u0|nios2_qsys_0|d_writedata [8]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_001|src_payload~26_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_001|src_payload~26 .lut_mask = 16'hF000;
defparam \u0|cmd_xbar_mux_001|src_payload~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X52_Y34
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode2|w_anode2174w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode_a|w_anode2174w[2]~0_combout ),
	.ena1(gnd),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~12_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [33]}),
	.portbdatain({\S|data [12]}),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\addrmux|Mux0~0_combout ,\addrmux|Mux1~0_combout ,\addrmux|Mux2~0_combout ,\addrmux|Mux3~0_combout ,\addrmux|Mux4~0_combout ,\addrmux|Mux5~0_combout ,\addrmux|Mux6~0_combout ,\addrmux|Mux7~0_combout }),
	.portbbyteenamasks({vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44 .init_file = "vectadd_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44 .logical_ram_name = "vectadd:u0|vectadd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5e32:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44 .mixed_port_feed_through_mode = "dont_care";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44 .operation_mode = "bidir_dual_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44 .port_a_first_bit_number = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44 .port_b_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44 .port_b_address_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44 .port_b_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44 .port_b_byte_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44 .port_b_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44 .port_b_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44 .port_b_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44 .port_b_data_in_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44 .port_b_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44 .port_b_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44 .port_b_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44 .port_b_first_bit_number = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44 .port_b_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44 .port_b_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44 .port_b_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44 .port_b_read_enable_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44 .port_b_read_enable_write_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N14
cycloneii_lcell_comb \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[12]~24 (
// Equation(s):
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[12]~24_combout  = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1] & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0])))) # 
// (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1] & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44~portadataout )) # 
// (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12~portadataout )))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44~portadataout ),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12~portadataout ),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[12]~24_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[12]~24 .lut_mask = 16'hE5E0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[12]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X52_Y35
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode2|w_anode2182w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode_a|w_anode2182w[2]~0_combout ),
	.ena1(gnd),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~12_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [33]}),
	.portbdatain({\S|data [12]}),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\addrmux|Mux0~0_combout ,\addrmux|Mux1~0_combout ,\addrmux|Mux2~0_combout ,\addrmux|Mux3~0_combout ,\addrmux|Mux4~0_combout ,\addrmux|Mux5~0_combout ,\addrmux|Mux6~0_combout ,\addrmux|Mux7~0_combout }),
	.portbbyteenamasks({vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76 .init_file = "vectadd_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76 .logical_ram_name = "vectadd:u0|vectadd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5e32:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76 .mixed_port_feed_through_mode = "dont_care";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76 .operation_mode = "bidir_dual_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76 .port_a_first_bit_number = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76 .port_b_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76 .port_b_address_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76 .port_b_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76 .port_b_byte_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76 .port_b_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76 .port_b_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76 .port_b_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76 .port_b_data_in_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76 .port_b_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76 .port_b_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76 .port_b_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76 .port_b_first_bit_number = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76 .port_b_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76 .port_b_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76 .port_b_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76 .port_b_read_enable_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76 .port_b_read_enable_write_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N8
cycloneii_lcell_comb \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[12]~25 (
// Equation(s):
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[12]~25_combout  = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1] & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[12]~24_combout  & 
// (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108 )) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[12]~24_combout  & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76~portadataout ))))) # 
// (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1] & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[12]~24_combout ))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108 ),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[12]~24_combout ),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76~portadataout ),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[12]~25_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[12]~25 .lut_mask = 16'hDAD0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[12]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N18
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~13 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~13_combout  = (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [8] & ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~0_combout ))) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [8] & (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [12]))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [12]),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~0_combout ),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [8]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~13_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~13 .lut_mask = 16'hF0CC;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y20_N19
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[12] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata [12]));

// Location: LCFF_X40_Y20_N3
cycloneii_lcell_ff \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[12] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata [12]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [12]));

// Location: LCCOMB_X40_Y20_N2
cycloneii_lcell_comb \u0|nios2_qsys_0|F_iw[12]~23 (
// Equation(s):
// \u0|nios2_qsys_0|F_iw[12]~23_combout  = (\u0|rsp_xbar_demux_001|src0_valid~combout  & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[12]~25_combout ) # ((\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [12] & 
// \u0|rsp_xbar_demux|src0_valid~combout )))) # (!\u0|rsp_xbar_demux_001|src0_valid~combout  & (((\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [12] & \u0|rsp_xbar_demux|src0_valid~combout ))))

	.dataa(\u0|rsp_xbar_demux_001|src0_valid~combout ),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[12]~25_combout ),
	.datac(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [12]),
	.datad(\u0|rsp_xbar_demux|src0_valid~combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_iw[12]~23_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_iw[12]~23 .lut_mask = 16'hF888;
defparam \u0|nios2_qsys_0|F_iw[12]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N10
cycloneii_lcell_comb \u0|nios2_qsys_0|F_iw[12]~24 (
// Equation(s):
// \u0|nios2_qsys_0|F_iw[12]~24_combout  = (\u0|nios2_qsys_0|D_iw[10]~0_combout  & ((\u0|rsp_xbar_mux|src_payload~1_combout ) # (\u0|nios2_qsys_0|F_iw[12]~23_combout )))

	.dataa(\u0|rsp_xbar_mux|src_payload~1_combout ),
	.datab(\u0|nios2_qsys_0|F_iw[12]~23_combout ),
	.datac(\u0|nios2_qsys_0|D_iw[10]~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_iw[12]~24_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_iw[12]~24 .lut_mask = 16'hE0E0;
defparam \u0|nios2_qsys_0|F_iw[12]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y20_N11
cycloneii_lcell_ff \u0|nios2_qsys_0|D_iw[12] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|F_iw[12]~24_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|D_iw [12]));

// Location: LCCOMB_X45_Y22_N0
cycloneii_lcell_comb \u0|nios2_qsys_0|D_ctrl_uncond_cti_non_br~0 (
// Equation(s):
// \u0|nios2_qsys_0|D_ctrl_uncond_cti_non_br~0_combout  = (\u0|nios2_qsys_0|Equal101~3_combout  & (!\u0|nios2_qsys_0|D_iw [12] & ((\u0|nios2_qsys_0|D_iw [15]) # (\u0|nios2_qsys_0|D_iw [13]))))

	.dataa(\u0|nios2_qsys_0|D_iw [15]),
	.datab(\u0|nios2_qsys_0|D_iw [13]),
	.datac(\u0|nios2_qsys_0|Equal101~3_combout ),
	.datad(\u0|nios2_qsys_0|D_iw [12]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|D_ctrl_uncond_cti_non_br~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|D_ctrl_uncond_cti_non_br~0 .lut_mask = 16'h00E0;
defparam \u0|nios2_qsys_0|D_ctrl_uncond_cti_non_br~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N18
cycloneii_lcell_comb \u0|rsp_xbar_mux|src_payload~2 (
// Equation(s):
// \u0|rsp_xbar_mux|src_payload~2_combout  = (\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout  & (\u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg [0] & 
// \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [1]))

	.dataa(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout ),
	.datab(\u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg [0]),
	.datac(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|rsp_xbar_mux|src_payload~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rsp_xbar_mux|src_payload~2 .lut_mask = 16'h8080;
defparam \u0|rsp_xbar_mux|src_payload~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N10
cycloneii_lcell_comb \u0|nios2_qsys_0|F_iw[1]~16 (
// Equation(s):
// \u0|nios2_qsys_0|F_iw[1]~16_combout  = (\u0|rsp_xbar_mux|src_payload~2_combout ) # (((\u0|rsp_xbar_demux_001|src0_valid~combout  & \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[1]~1_combout )) # (!\u0|nios2_qsys_0|D_iw[10]~0_combout 
// ))

	.dataa(\u0|rsp_xbar_demux_001|src0_valid~combout ),
	.datab(\u0|rsp_xbar_mux|src_payload~2_combout ),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[1]~1_combout ),
	.datad(\u0|nios2_qsys_0|D_iw[10]~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_iw[1]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_iw[1]~16 .lut_mask = 16'hECFF;
defparam \u0|nios2_qsys_0|F_iw[1]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y20_N11
cycloneii_lcell_ff \u0|nios2_qsys_0|D_iw[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|F_iw[1]~16_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|D_iw [1]));

// Location: LCCOMB_X44_Y22_N20
cycloneii_lcell_comb \u0|nios2_qsys_0|D_ctrl_jmp_direct~0 (
// Equation(s):
// \u0|nios2_qsys_0|D_ctrl_jmp_direct~0_combout  = (!\u0|nios2_qsys_0|D_iw [2] & (!\u0|nios2_qsys_0|D_iw [5] & (\u0|nios2_qsys_0|Equal133~0_combout  & !\u0|nios2_qsys_0|D_iw [1])))

	.dataa(\u0|nios2_qsys_0|D_iw [2]),
	.datab(\u0|nios2_qsys_0|D_iw [5]),
	.datac(\u0|nios2_qsys_0|Equal133~0_combout ),
	.datad(\u0|nios2_qsys_0|D_iw [1]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|D_ctrl_jmp_direct~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|D_ctrl_jmp_direct~0 .lut_mask = 16'h0010;
defparam \u0|nios2_qsys_0|D_ctrl_jmp_direct~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y22_N28
cycloneii_lcell_comb \u0|nios2_qsys_0|D_ctrl_uncond_cti_non_br~1 (
// Equation(s):
// \u0|nios2_qsys_0|D_ctrl_uncond_cti_non_br~1_combout  = (\u0|nios2_qsys_0|D_ctrl_uncond_cti_non_br~0_combout ) # ((\u0|nios2_qsys_0|D_ctrl_jmp_direct~0_combout ) # (\u0|nios2_qsys_0|Equal101~4_combout ))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|D_ctrl_uncond_cti_non_br~0_combout ),
	.datac(\u0|nios2_qsys_0|D_ctrl_jmp_direct~0_combout ),
	.datad(\u0|nios2_qsys_0|Equal101~4_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|D_ctrl_uncond_cti_non_br~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|D_ctrl_uncond_cti_non_br~1 .lut_mask = 16'hFFFC;
defparam \u0|nios2_qsys_0|D_ctrl_uncond_cti_non_br~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y22_N29
cycloneii_lcell_ff \u0|nios2_qsys_0|R_ctrl_uncond_cti_non_br (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|D_ctrl_uncond_cti_non_br~1_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|R_ctrl_uncond_cti_non_br~regout ));

// Location: LCCOMB_X45_Y20_N26
cycloneii_lcell_comb \u0|nios2_qsys_0|F_pc_sel_nxt~0 (
// Equation(s):
// \u0|nios2_qsys_0|F_pc_sel_nxt~0_combout  = (\u0|nios2_qsys_0|R_ctrl_uncond_cti_non_br~regout ) # ((\u0|nios2_qsys_0|W_cmp_result~regout  & \u0|nios2_qsys_0|R_ctrl_br~regout ))

	.dataa(\u0|nios2_qsys_0|W_cmp_result~regout ),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|R_ctrl_uncond_cti_non_br~regout ),
	.datad(\u0|nios2_qsys_0|R_ctrl_br~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_pc_sel_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_pc_sel_nxt~0 .lut_mask = 16'hFAF0;
defparam \u0|nios2_qsys_0|F_pc_sel_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N16
cycloneii_lcell_comb \u0|nios2_qsys_0|F_pc_sel_nxt.10~0 (
// Equation(s):
// \u0|nios2_qsys_0|F_pc_sel_nxt.10~0_combout  = (\u0|nios2_qsys_0|R_ctrl_exception~regout ) # ((\u0|nios2_qsys_0|R_ctrl_break~regout ) # (!\u0|nios2_qsys_0|F_pc_sel_nxt~0_combout ))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|R_ctrl_exception~regout ),
	.datac(\u0|nios2_qsys_0|R_ctrl_break~regout ),
	.datad(\u0|nios2_qsys_0|F_pc_sel_nxt~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_pc_sel_nxt.10~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_pc_sel_nxt.10~0 .lut_mask = 16'hFCFF;
defparam \u0|nios2_qsys_0|F_pc_sel_nxt.10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N0
cycloneii_lcell_comb \u0|nios2_qsys_0|E_arith_result[5]~3 (
// Equation(s):
// \u0|nios2_qsys_0|E_arith_result[5]~3_combout  = (\u0|nios2_qsys_0|E_alu_sub~regout  & ((\u0|nios2_qsys_0|Add1~10_combout ))) # (!\u0|nios2_qsys_0|E_alu_sub~regout  & (\u0|nios2_qsys_0|Add2~10_combout ))

	.dataa(\u0|nios2_qsys_0|E_alu_sub~regout ),
	.datab(\u0|nios2_qsys_0|Add2~10_combout ),
	.datac(\u0|nios2_qsys_0|Add1~10_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_arith_result[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_arith_result[5]~3 .lut_mask = 16'hE4E4;
defparam \u0|nios2_qsys_0|E_arith_result[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N26
cycloneii_lcell_comb \u0|nios2_qsys_0|F_pc_no_crst_nxt[3]~4 (
// Equation(s):
// \u0|nios2_qsys_0|F_pc_no_crst_nxt[3]~4_combout  = (\u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~0_combout ) # ((\u0|nios2_qsys_0|F_pc_sel_nxt.10~0_combout  & (\u0|nios2_qsys_0|F_pc_plus_one[3]~6_combout )) # (!\u0|nios2_qsys_0|F_pc_sel_nxt.10~0_combout  & 
// ((\u0|nios2_qsys_0|E_arith_result[5]~3_combout ))))

	.dataa(\u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~0_combout ),
	.datab(\u0|nios2_qsys_0|F_pc_sel_nxt.10~0_combout ),
	.datac(\u0|nios2_qsys_0|F_pc_plus_one[3]~6_combout ),
	.datad(\u0|nios2_qsys_0|E_arith_result[5]~3_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_pc_no_crst_nxt[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_pc_no_crst_nxt[3]~4 .lut_mask = 16'hFBEA;
defparam \u0|nios2_qsys_0|F_pc_no_crst_nxt[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y19_N27
cycloneii_lcell_ff \u0|nios2_qsys_0|F_pc[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|F_pc_no_crst_nxt[3]~4_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|W_valid~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|F_pc [3]));

// Location: LCCOMB_X33_Y18_N4
cycloneii_lcell_comb \u0|cmd_xbar_mux|src_data[41] (
// Equation(s):
// \u0|cmd_xbar_mux|src_data [41] = (\u0|cmd_xbar_mux|saved_grant [1] & ((\u0|nios2_qsys_0|W_alu_result [5]) # ((\u0|nios2_qsys_0|F_pc [3] & \u0|cmd_xbar_mux|saved_grant [0])))) # (!\u0|cmd_xbar_mux|saved_grant [1] & (\u0|nios2_qsys_0|F_pc [3] & 
// (\u0|cmd_xbar_mux|saved_grant [0])))

	.dataa(\u0|cmd_xbar_mux|saved_grant [1]),
	.datab(\u0|nios2_qsys_0|F_pc [3]),
	.datac(\u0|cmd_xbar_mux|saved_grant [0]),
	.datad(\u0|nios2_qsys_0|W_alu_result [5]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux|src_data [41]),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux|src_data[41] .lut_mask = 16'hEAC0;
defparam \u0|cmd_xbar_mux|src_data[41] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y18_N5
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|cmd_xbar_mux|src_data [41]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [3]));

// Location: LCCOMB_X33_Y18_N22
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_addr[3]~3 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_addr[3]~3_combout  = (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg [5]))) # (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [3]))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout ),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [3]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg [5]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_addr[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_addr[3]~3 .lut_mask = 16'hEE44;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_addr[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N30
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~4 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~4_combout  = (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [8] & ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~0_combout ))) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [8] & (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [24]))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [24]),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [8]),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~4 .lut_mask = 16'hFC0C;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y20_N31
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[24] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata [24]));

// Location: LCFF_X37_Y20_N29
cycloneii_lcell_ff \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[24] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata [24]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [24]));

// Location: LCCOMB_X37_Y20_N28
cycloneii_lcell_comb \u0|nios2_qsys_0|F_iw[24]~6 (
// Equation(s):
// \u0|nios2_qsys_0|F_iw[24]~6_combout  = (\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout  & (\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [24] & 
// \u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg [0]))

	.dataa(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout ),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [24]),
	.datad(\u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_iw[24]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_iw[24]~6 .lut_mask = 16'hA000;
defparam \u0|nios2_qsys_0|F_iw[24]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N16
cycloneii_lcell_comb \u0|nios2_qsys_0|F_iw[24]~7 (
// Equation(s):
// \u0|nios2_qsys_0|F_iw[24]~7_combout  = (\u0|nios2_qsys_0|D_iw[10]~0_combout  & ((\u0|nios2_qsys_0|F_iw[24]~6_combout ) # ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[24]~7_combout  & \u0|rsp_xbar_demux_001|src0_valid~combout ))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[24]~7_combout ),
	.datab(\u0|nios2_qsys_0|F_iw[24]~6_combout ),
	.datac(\u0|rsp_xbar_demux_001|src0_valid~combout ),
	.datad(\u0|nios2_qsys_0|D_iw[10]~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_iw[24]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_iw[24]~7 .lut_mask = 16'hEC00;
defparam \u0|nios2_qsys_0|F_iw[24]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y20_N17
cycloneii_lcell_ff \u0|nios2_qsys_0|D_iw[24] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|F_iw[24]~7_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|D_iw [24]));

// Location: LCCOMB_X45_Y23_N14
cycloneii_lcell_comb \u0|nios2_qsys_0|D_dst_regnum[2]~5 (
// Equation(s):
// \u0|nios2_qsys_0|D_dst_regnum[2]~5_combout  = (\u0|nios2_qsys_0|D_dst_regnum[0]~1_combout ) # ((\u0|nios2_qsys_0|D_ctrl_b_is_dst~1_combout  & ((\u0|nios2_qsys_0|D_iw [24]))) # (!\u0|nios2_qsys_0|D_ctrl_b_is_dst~1_combout  & (\u0|nios2_qsys_0|D_iw [19])))

	.dataa(\u0|nios2_qsys_0|D_ctrl_b_is_dst~1_combout ),
	.datab(\u0|nios2_qsys_0|D_iw [19]),
	.datac(\u0|nios2_qsys_0|D_iw [24]),
	.datad(\u0|nios2_qsys_0|D_dst_regnum[0]~1_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|D_dst_regnum[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|D_dst_regnum[2]~5 .lut_mask = 16'hFFE4;
defparam \u0|nios2_qsys_0|D_dst_regnum[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y23_N15
cycloneii_lcell_ff \u0|nios2_qsys_0|R_dst_regnum[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|D_dst_regnum[2]~5_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|R_dst_regnum [2]));

// Location: LCCOMB_X40_Y23_N6
cycloneii_lcell_comb \u0|nios2_qsys_0|E_st_data[19]~3 (
// Equation(s):
// \u0|nios2_qsys_0|E_st_data[19]~3_combout  = (\u0|nios2_qsys_0|D_iw [4] & (\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [19])) # (!\u0|nios2_qsys_0|D_iw [4] & 
// ((\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [3])))

	.dataa(\u0|nios2_qsys_0|D_iw [4]),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [19]),
	.datad(\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [3]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_st_data[19]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_st_data[19]~3 .lut_mask = 16'hF5A0;
defparam \u0|nios2_qsys_0|E_st_data[19]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y23_N7
cycloneii_lcell_ff \u0|nios2_qsys_0|d_writedata[19] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_st_data[19]~3_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|d_writedata [19]));

// Location: LCCOMB_X33_Y22_N8
cycloneii_lcell_comb \u0|cmd_xbar_mux_001|src_payload~21 (
// Equation(s):
// \u0|cmd_xbar_mux_001|src_payload~21_combout  = (\u0|cmd_xbar_mux_001|saved_grant [1] & \u0|nios2_qsys_0|d_writedata [19])

	.dataa(\u0|cmd_xbar_mux_001|saved_grant [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|d_writedata [19]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_001|src_payload~21_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_001|src_payload~21 .lut_mask = 16'hAA00;
defparam \u0|cmd_xbar_mux_001|src_payload~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X13_Y17
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode2|w_anode2174w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode_a|w_anode2174w[2]~0_combout ),
	.ena1(gnd),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~21_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [34]}),
	.portbdatain({\S|data [19]}),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\addrmux|Mux0~0_combout ,\addrmux|Mux1~0_combout ,\addrmux|Mux2~0_combout ,\addrmux|Mux3~0_combout ,\addrmux|Mux4~0_combout ,\addrmux|Mux5~0_combout ,\addrmux|Mux6~0_combout ,\addrmux|Mux7~0_combout }),
	.portbbyteenamasks({vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51 .init_file = "vectadd_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51 .logical_ram_name = "vectadd:u0|vectadd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5e32:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51 .mixed_port_feed_through_mode = "dont_care";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51 .operation_mode = "bidir_dual_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51 .port_a_first_bit_number = 19;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51 .port_b_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51 .port_b_address_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51 .port_b_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51 .port_b_byte_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51 .port_b_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51 .port_b_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51 .port_b_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51 .port_b_data_in_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51 .port_b_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51 .port_b_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51 .port_b_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51 .port_b_first_bit_number = 19;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51 .port_b_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51 .port_b_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51 .port_b_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51 .port_b_read_enable_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51 .port_b_read_enable_write_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N0
cycloneii_lcell_comb \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[19]~42 (
// Equation(s):
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[19]~42_combout  = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1])))) # 
// (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1] & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83~portadataout )) # 
// (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1] & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19~portadataout )))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83~portadataout ),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19~portadataout ),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[19]~42_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[19]~42 .lut_mask = 16'hEE30;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[19]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N18
cycloneii_lcell_comb \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[19]~43 (
// Equation(s):
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[19]~43_combout  = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[19]~42_combout  & 
// (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a115 )) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[19]~42_combout  & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51~portadataout ))))) # 
// (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[19]~42_combout ))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a115 ),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51~portadataout ),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[19]~42_combout ),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[19]~43_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[19]~43 .lut_mask = 16'hAFC0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[19]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N10
cycloneii_lcell_comb \u0|nios2_qsys_0|F_iw[19]~39 (
// Equation(s):
// \u0|nios2_qsys_0|F_iw[19]~39_combout  = (\u0|rsp_xbar_mux|src_payload~6_combout ) # (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[19]~43_combout  & \u0|rsp_xbar_demux_001|src0_valid~combout )) # 
// (!\u0|nios2_qsys_0|D_iw[10]~0_combout ))

	.dataa(\u0|rsp_xbar_mux|src_payload~6_combout ),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[19]~43_combout ),
	.datac(\u0|rsp_xbar_demux_001|src0_valid~combout ),
	.datad(\u0|nios2_qsys_0|D_iw[10]~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_iw[19]~39_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_iw[19]~39 .lut_mask = 16'hEAFF;
defparam \u0|nios2_qsys_0|F_iw[19]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y20_N11
cycloneii_lcell_ff \u0|nios2_qsys_0|D_iw[19] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|F_iw[19]~39_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|D_iw [19]));

// Location: LCCOMB_X45_Y22_N16
cycloneii_lcell_comb \u0|nios2_qsys_0|E_src1[15]~2 (
// Equation(s):
// \u0|nios2_qsys_0|E_src1[15]~2_combout  = (\u0|nios2_qsys_0|R_src1~32_combout  & ((\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [15]))) # (!\u0|nios2_qsys_0|R_src1~32_combout  & (\u0|nios2_qsys_0|D_iw [19]))

	.dataa(\u0|nios2_qsys_0|R_src1~32_combout ),
	.datab(\u0|nios2_qsys_0|D_iw [19]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [15]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_src1[15]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_src1[15]~2 .lut_mask = 16'hEE44;
defparam \u0|nios2_qsys_0|E_src1[15]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y22_N17
cycloneii_lcell_ff \u0|nios2_qsys_0|E_src1[15] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_src1[15]~2_combout ),
	.sdata(\u0|nios2_qsys_0|F_pc_plus_one[13]~26_combout ),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u0|nios2_qsys_0|R_src1~33_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_src1 [15]));

// Location: LCCOMB_X46_Y18_N24
cycloneii_lcell_comb \u0|nios2_qsys_0|F_pc[13]~0 (
// Equation(s):
// \u0|nios2_qsys_0|F_pc[13]~0_combout  = (\u0|nios2_qsys_0|E_alu_sub~regout  & ((\u0|nios2_qsys_0|Add1~30_combout ))) # (!\u0|nios2_qsys_0|E_alu_sub~regout  & (\u0|nios2_qsys_0|Add2~30_combout ))

	.dataa(\u0|nios2_qsys_0|E_alu_sub~regout ),
	.datab(\u0|nios2_qsys_0|Add2~30_combout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|Add1~30_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_pc[13]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_pc[13]~0 .lut_mask = 16'hEE44;
defparam \u0|nios2_qsys_0|F_pc[13]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y18_N25
cycloneii_lcell_ff \u0|nios2_qsys_0|F_pc[13] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|F_pc[13]~0_combout ),
	.sdata(\u0|nios2_qsys_0|F_pc_plus_one[13]~26_combout ),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(\u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~0_combout ),
	.sload(\u0|nios2_qsys_0|F_pc_sel_nxt.10~0_combout ),
	.ena(\u0|nios2_qsys_0|W_valid~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|F_pc [13]));

// Location: LCCOMB_X27_Y22_N12
cycloneii_lcell_comb \u0|cmd_xbar_mux_001|src_data[51] (
// Equation(s):
// \u0|cmd_xbar_mux_001|src_data [51] = (\u0|nios2_qsys_0|W_alu_result [15] & ((\u0|cmd_xbar_mux_001|saved_grant [1]) # ((\u0|cmd_xbar_mux_001|saved_grant [0] & \u0|nios2_qsys_0|F_pc [13])))) # (!\u0|nios2_qsys_0|W_alu_result [15] & 
// (((\u0|cmd_xbar_mux_001|saved_grant [0] & \u0|nios2_qsys_0|F_pc [13]))))

	.dataa(\u0|nios2_qsys_0|W_alu_result [15]),
	.datab(\u0|cmd_xbar_mux_001|saved_grant [1]),
	.datac(\u0|cmd_xbar_mux_001|saved_grant [0]),
	.datad(\u0|nios2_qsys_0|F_pc [13]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_001|src_data [51]),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_001|src_data[51] .lut_mask = 16'hF888;
defparam \u0|cmd_xbar_mux_001|src_data[51] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N4
cycloneii_lcell_comb \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode_a|w_anode2174w[2]~0 (
// Equation(s):
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode_a|w_anode2174w[2]~0_combout  = (\u0|cmd_xbar_mux_001|src_data [50] & (!\u0|cmd_xbar_mux_001|src_data [51] & \u0|rst_controller|r_sync_rst_dly~regout ))

	.dataa(vcc),
	.datab(\u0|cmd_xbar_mux_001|src_data [50]),
	.datac(\u0|cmd_xbar_mux_001|src_data [51]),
	.datad(\u0|rst_controller|r_sync_rst_dly~regout ),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode_a|w_anode2174w[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode_a|w_anode2174w[2]~0 .lut_mask = 16'h0C00;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode_a|w_anode2174w[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X13_Y30
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode2|w_anode2174w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode_a|w_anode2174w[2]~0_combout ),
	.ena1(gnd),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~24_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [33]}),
	.portbdatain({\S|data [10]}),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\addrmux|Mux0~0_combout ,\addrmux|Mux1~0_combout ,\addrmux|Mux2~0_combout ,\addrmux|Mux3~0_combout ,\addrmux|Mux4~0_combout ,\addrmux|Mux5~0_combout ,\addrmux|Mux6~0_combout ,\addrmux|Mux7~0_combout }),
	.portbbyteenamasks({vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42 .init_file = "vectadd_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42 .logical_ram_name = "vectadd:u0|vectadd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5e32:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42 .mixed_port_feed_through_mode = "dont_care";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42 .operation_mode = "bidir_dual_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42 .port_a_first_bit_number = 10;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42 .port_b_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42 .port_b_address_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42 .port_b_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42 .port_b_byte_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42 .port_b_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42 .port_b_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42 .port_b_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42 .port_b_data_in_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42 .port_b_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42 .port_b_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42 .port_b_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42 .port_b_first_bit_number = 10;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42 .port_b_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42 .port_b_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42 .port_b_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42 .port_b_read_enable_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42 .port_b_read_enable_write_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N20
cycloneii_lcell_comb \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[10]~48 (
// Equation(s):
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[10]~48_combout  = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42~portadataout ) # 
// (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1])))) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10~portadataout  & 
// ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10~portadataout ),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42~portadataout ),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[10]~48_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[10]~48 .lut_mask = 16'hCCE2;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[10]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X26_Y30
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode2|w_anode2182w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode_a|w_anode2182w[2]~0_combout ),
	.ena1(gnd),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~24_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [33]}),
	.portbdatain({\S|data [10]}),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\addrmux|Mux0~0_combout ,\addrmux|Mux1~0_combout ,\addrmux|Mux2~0_combout ,\addrmux|Mux3~0_combout ,\addrmux|Mux4~0_combout ,\addrmux|Mux5~0_combout ,\addrmux|Mux6~0_combout ,\addrmux|Mux7~0_combout }),
	.portbbyteenamasks({vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74 .init_file = "vectadd_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74 .logical_ram_name = "vectadd:u0|vectadd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5e32:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74 .mixed_port_feed_through_mode = "dont_care";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74 .operation_mode = "bidir_dual_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74 .port_a_first_bit_number = 10;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74 .port_b_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74 .port_b_address_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74 .port_b_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74 .port_b_byte_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74 .port_b_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74 .port_b_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74 .port_b_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74 .port_b_data_in_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74 .port_b_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74 .port_b_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74 .port_b_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74 .port_b_first_bit_number = 10;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74 .port_b_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74 .port_b_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74 .port_b_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74 .port_b_read_enable_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74 .port_b_read_enable_write_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N6
cycloneii_lcell_comb \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[10]~49 (
// Equation(s):
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[10]~49_combout  = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[10]~48_combout  & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a106 ) # 
// ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1])))) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[10]~48_combout  & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74~portadataout  & 
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a106 ),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[10]~48_combout ),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74~portadataout ),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[10]~49_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[10]~49 .lut_mask = 16'hB8CC;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[10]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N24
cycloneii_lcell_comb \u0|nios2_qsys_0|F_iw[10]~44 (
// Equation(s):
// \u0|nios2_qsys_0|F_iw[10]~44_combout  = (\u0|rsp_xbar_demux_001|src0_valid~combout  & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[10]~49_combout ) # ((\u0|rsp_xbar_demux|src0_valid~combout  & 
// \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [10])))) # (!\u0|rsp_xbar_demux_001|src0_valid~combout  & (\u0|rsp_xbar_demux|src0_valid~combout  & (\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [10])))

	.dataa(\u0|rsp_xbar_demux_001|src0_valid~combout ),
	.datab(\u0|rsp_xbar_demux|src0_valid~combout ),
	.datac(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [10]),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[10]~49_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_iw[10]~44_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_iw[10]~44 .lut_mask = 16'hEAC0;
defparam \u0|nios2_qsys_0|F_iw[10]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N22
cycloneii_lcell_comb \u0|nios2_qsys_0|F_iw[10]~45 (
// Equation(s):
// \u0|nios2_qsys_0|F_iw[10]~45_combout  = (\u0|nios2_qsys_0|D_iw[10]~0_combout  & ((\u0|rsp_xbar_mux|src_payload~1_combout ) # (\u0|nios2_qsys_0|F_iw[10]~44_combout )))

	.dataa(\u0|rsp_xbar_mux|src_payload~1_combout ),
	.datab(\u0|nios2_qsys_0|D_iw[10]~0_combout ),
	.datac(\u0|nios2_qsys_0|F_iw[10]~44_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_iw[10]~45_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_iw[10]~45 .lut_mask = 16'hC8C8;
defparam \u0|nios2_qsys_0|F_iw[10]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y20_N23
cycloneii_lcell_ff \u0|nios2_qsys_0|D_iw[10] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|F_iw[10]~45_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|D_iw [10]));

// Location: LCCOMB_X40_Y21_N0
cycloneii_lcell_comb \u0|nios2_qsys_0|R_src2_lo[4]~12 (
// Equation(s):
// \u0|nios2_qsys_0|R_src2_lo[4]~12_combout  = (!\u0|nios2_qsys_0|R_src2_lo~0_combout  & ((\u0|nios2_qsys_0|R_src2_use_imm~regout  & (\u0|nios2_qsys_0|D_iw [10])) # (!\u0|nios2_qsys_0|R_src2_use_imm~regout  & 
// ((\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [4])))))

	.dataa(\u0|nios2_qsys_0|R_src2_lo~0_combout ),
	.datab(\u0|nios2_qsys_0|R_src2_use_imm~regout ),
	.datac(\u0|nios2_qsys_0|D_iw [10]),
	.datad(\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [4]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|R_src2_lo[4]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|R_src2_lo[4]~12 .lut_mask = 16'h5140;
defparam \u0|nios2_qsys_0|R_src2_lo[4]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y21_N1
cycloneii_lcell_ff \u0|nios2_qsys_0|E_src2[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|R_src2_lo[4]~12_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_src2 [4]));

// Location: LCCOMB_X45_Y20_N4
cycloneii_lcell_comb \u0|nios2_qsys_0|F_pc[2]~9 (
// Equation(s):
// \u0|nios2_qsys_0|F_pc[2]~9_combout  = (\u0|nios2_qsys_0|E_alu_sub~regout  & ((\u0|nios2_qsys_0|Add1~8_combout ))) # (!\u0|nios2_qsys_0|E_alu_sub~regout  & (\u0|nios2_qsys_0|Add2~8_combout ))

	.dataa(\u0|nios2_qsys_0|Add2~8_combout ),
	.datab(\u0|nios2_qsys_0|Add1~8_combout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|E_alu_sub~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_pc[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_pc[2]~9 .lut_mask = 16'hCCAA;
defparam \u0|nios2_qsys_0|F_pc[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y21_N12
cycloneii_lcell_comb \u0|nios2_qsys_0|E_src1[4]~13 (
// Equation(s):
// \u0|nios2_qsys_0|E_src1[4]~13_combout  = (\u0|nios2_qsys_0|R_src1~32_combout  & ((\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [4]))) # (!\u0|nios2_qsys_0|R_src1~32_combout  & (\u0|nios2_qsys_0|D_iw [8]))

	.dataa(\u0|nios2_qsys_0|D_iw [8]),
	.datab(\u0|nios2_qsys_0|R_src1~32_combout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [4]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_src1[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_src1[4]~13 .lut_mask = 16'hEE22;
defparam \u0|nios2_qsys_0|E_src1[4]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y21_N13
cycloneii_lcell_ff \u0|nios2_qsys_0|E_src1[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_src1[4]~13_combout ),
	.sdata(\u0|nios2_qsys_0|F_pc_plus_one[2]~4_combout ),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u0|nios2_qsys_0|R_src1~33_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_src1 [4]));

// Location: LCCOMB_X47_Y21_N12
cycloneii_lcell_comb \u0|nios2_qsys_0|E_logic_result[4]~10 (
// Equation(s):
// \u0|nios2_qsys_0|E_logic_result[4]~10_combout  = (\u0|nios2_qsys_0|E_src2 [4] & (\u0|nios2_qsys_0|R_logic_op [1] $ (((\u0|nios2_qsys_0|R_logic_op [0] & \u0|nios2_qsys_0|E_src1 [4]))))) # (!\u0|nios2_qsys_0|E_src2 [4] & ((\u0|nios2_qsys_0|R_logic_op [1] & 
// ((\u0|nios2_qsys_0|E_src1 [4]))) # (!\u0|nios2_qsys_0|R_logic_op [1] & (!\u0|nios2_qsys_0|R_logic_op [0] & !\u0|nios2_qsys_0|E_src1 [4]))))

	.dataa(\u0|nios2_qsys_0|R_logic_op [1]),
	.datab(\u0|nios2_qsys_0|R_logic_op [0]),
	.datac(\u0|nios2_qsys_0|E_src2 [4]),
	.datad(\u0|nios2_qsys_0|E_src1 [4]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_logic_result[4]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_logic_result[4]~10 .lut_mask = 16'h6AA1;
defparam \u0|nios2_qsys_0|E_logic_result[4]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N12
cycloneii_lcell_comb \u0|nios2_qsys_0|W_alu_result[4]~13 (
// Equation(s):
// \u0|nios2_qsys_0|W_alu_result[4]~13_combout  = (\u0|nios2_qsys_0|R_ctrl_logic~regout  & ((\u0|nios2_qsys_0|E_logic_result[4]~10_combout ))) # (!\u0|nios2_qsys_0|R_ctrl_logic~regout  & (\u0|nios2_qsys_0|F_pc[2]~9_combout ))

	.dataa(\u0|nios2_qsys_0|R_ctrl_logic~regout ),
	.datab(\u0|nios2_qsys_0|F_pc[2]~9_combout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|E_logic_result[4]~10_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|W_alu_result[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|W_alu_result[4]~13 .lut_mask = 16'hEE44;
defparam \u0|nios2_qsys_0|W_alu_result[4]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y21_N8
cycloneii_lcell_comb \u0|nios2_qsys_0|E_shift_rot_result_nxt[4]~10 (
// Equation(s):
// \u0|nios2_qsys_0|E_shift_rot_result_nxt[4]~10_combout  = (\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout  & ((\u0|nios2_qsys_0|E_shift_rot_result [5]))) # (!\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout  & (\u0|nios2_qsys_0|E_shift_rot_result [3]))

	.dataa(\u0|nios2_qsys_0|E_shift_rot_result [3]),
	.datab(\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|E_shift_rot_result [5]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_shift_rot_result_nxt[4]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_shift_rot_result_nxt[4]~10 .lut_mask = 16'hEE22;
defparam \u0|nios2_qsys_0|E_shift_rot_result_nxt[4]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y21_N9
cycloneii_lcell_ff \u0|nios2_qsys_0|E_shift_rot_result[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_shift_rot_result_nxt[4]~10_combout ),
	.sdata(\u0|nios2_qsys_0|E_src1 [4]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u0|nios2_qsys_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_shift_rot_result [4]));

// Location: LCFF_X44_Y21_N13
cycloneii_lcell_ff \u0|nios2_qsys_0|W_alu_result[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|W_alu_result[4]~13_combout ),
	.sdata(\u0|nios2_qsys_0|E_shift_rot_result [4]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(\u0|nios2_qsys_0|E_alu_result~28_combout ),
	.sload(\u0|nios2_qsys_0|R_ctrl_shift_rot~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|W_alu_result [4]));

// Location: LCCOMB_X33_Y18_N6
cycloneii_lcell_comb \u0|cmd_xbar_mux|src_data[40] (
// Equation(s):
// \u0|cmd_xbar_mux|src_data [40] = (\u0|cmd_xbar_mux|saved_grant [1] & ((\u0|nios2_qsys_0|W_alu_result [4]) # ((\u0|cmd_xbar_mux|saved_grant [0] & \u0|nios2_qsys_0|F_pc [2])))) # (!\u0|cmd_xbar_mux|saved_grant [1] & (((\u0|cmd_xbar_mux|saved_grant [0] & 
// \u0|nios2_qsys_0|F_pc [2]))))

	.dataa(\u0|cmd_xbar_mux|saved_grant [1]),
	.datab(\u0|nios2_qsys_0|W_alu_result [4]),
	.datac(\u0|cmd_xbar_mux|saved_grant [0]),
	.datad(\u0|nios2_qsys_0|F_pc [2]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux|src_data [40]),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux|src_data[40] .lut_mask = 16'hF888;
defparam \u0|cmd_xbar_mux|src_data[40] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y18_N7
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|cmd_xbar_mux|src_data [40]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [2]));

// Location: LCCOMB_X33_Y18_N0
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_addr[2]~2 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_addr[2]~2_combout  = (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg [4])) # (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [2])))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout ),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg [4]),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [2]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_addr[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_addr[2]~2 .lut_mask = 16'hF5A0;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_addr[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N28
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~34 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~34_combout  = 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [11])) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout  & 
// (((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [8] & 
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout ))))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [11]),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [8]),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~34_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~34 .lut_mask = 16'hACA0;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y20_N29
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~34_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [8]));

// Location: LCCOMB_X27_Y20_N10
cycloneii_lcell_comb \u0|cmd_xbar_mux|src_payload~27 (
// Equation(s):
// \u0|cmd_xbar_mux|src_payload~27_combout  = (\u0|cmd_xbar_mux|saved_grant [1] & \u0|nios2_qsys_0|d_writedata [8])

	.dataa(vcc),
	.datab(vcc),
	.datac(\u0|cmd_xbar_mux|saved_grant [1]),
	.datad(\u0|nios2_qsys_0|d_writedata [8]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux|src_payload~27_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux|src_payload~27 .lut_mask = 16'hF000;
defparam \u0|cmd_xbar_mux|src_payload~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y20_N11
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata[8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|cmd_xbar_mux|src_payload~27_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [8]));

// Location: LCCOMB_X27_Y20_N28
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[8]~26 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[8]~26_combout  = (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [8])) # (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [8])))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout ),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [8]),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [8]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[8]~26_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[8]~26 .lut_mask = 16'hF5A0;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[8]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N20
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~18 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~18_combout  = 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [30])) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout  & 
// (((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [27] & 
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout ))))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [30]),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [27]),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~18_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~18 .lut_mask = 16'hB888;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y20_N21
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[27] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [27]));

// Location: LCCOMB_X28_Y20_N18
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[27]~feeder (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[27]~feeder_combout  = 
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [27]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [27]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[27]~feeder .lut_mask = 16'hFF00;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y20_N19
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[27] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[27]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [27]));

// Location: LCCOMB_X31_Y18_N26
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~11 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~11_combout  = 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [27] & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [37]) # 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [36]) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ))))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [37]),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [27]),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [36]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~11_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~11 .lut_mask = 16'hCC8C;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y18_N27
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[27] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [27]));

// Location: LCCOMB_X27_Y20_N2
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~43 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~43_combout  = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout  & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [27]))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [27]))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [27]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [27]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~43_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~43 .lut_mask = 16'hFC0C;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N22
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~44 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~44_combout  = 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [29] & 
// (((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~43_combout  & 
// !\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~27_combout )) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ))) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [29] & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~43_combout  & 
// ((!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~27_combout ))))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [29]),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~43_combout ),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~27_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~44_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~44 .lut_mask = 16'h0ACE;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y20_N23
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[28] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~44_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[32]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [28]));

// Location: LCCOMB_X28_Y20_N30
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[28]~feeder (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[28]~feeder_combout  = 
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [28]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [28]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[28]~feeder .lut_mask = 16'hFF00;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y20_N31
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[28] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[28]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [28]));

// Location: LCCOMB_X31_Y18_N14
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~13 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~13_combout  = 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [28] & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [37]) # 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [36]) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ))))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [37]),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [28]),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [36]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~13_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~13 .lut_mask = 16'hCC8C;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y18_N15
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[28] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [28]));

// Location: LCCOMB_X31_Y21_N16
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~47 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~47_combout  = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [28])) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout  & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [28])))

	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [28]),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [28]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~47_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~47 .lut_mask = 16'hF3C0;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N2
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~50 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~50_combout  = 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~49_combout  & 
// (((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [31] & 
// !\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout )) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~27_combout ))) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~49_combout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [31] & 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout )))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~49_combout ),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [31]),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~27_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~50_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~50 .lut_mask = 16'h0CAE;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y20_N3
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[30] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~50_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[32]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [30]));

// Location: LCCOMB_X28_Y20_N6
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~48 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~48_combout  = 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~27_combout  & 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [30])))) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~27_combout  & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~47_combout ) # 
// ((!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & 
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [30]))))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~27_combout ),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~47_combout ),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [30]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~48_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~48 .lut_mask = 16'h7350;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y20_N7
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[29] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~48_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[32]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [29]));

// Location: LCCOMB_X28_Y20_N24
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[29]~feeder (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[29]~feeder_combout  = 
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [29]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [29]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[29]~feeder .lut_mask = 16'hFF00;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y20_N25
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[29] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[29]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [29]));

// Location: LCCOMB_X30_Y20_N22
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~19 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~19_combout  = 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout  & 
// (((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [29])))) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [26] & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout ))))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [26]),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [29]),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~19_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~19 .lut_mask = 16'hCAC0;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y20_N23
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[26] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [26]));

// Location: LCCOMB_X31_Y18_N20
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~12 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~12_combout  = 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [26] & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [37]) # 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [36]) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ))))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [37]),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [26]),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [36]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~12_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~12 .lut_mask = 16'hCC8C;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y18_N21
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[26] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [26]));

// Location: LCCOMB_X30_Y16_N22
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~45 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~45_combout  = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout  & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [26]))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [26]))

	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [26]),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [26]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~45_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~45 .lut_mask = 16'hFA50;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N26
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~46 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~46_combout  = 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~27_combout  & 
// (((!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & 
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [28])))) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~27_combout  & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~45_combout ) # 
// ((!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & 
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [28]))))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~27_combout ),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~45_combout ),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [28]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~46_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~46 .lut_mask = 16'h4F44;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y20_N27
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[27] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~46_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[32]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [27]));

// Location: LCCOMB_X28_Y20_N0
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~42 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~42_combout  = 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~41_combout  & 
// (((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [27] & 
// !\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout )) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~27_combout ))) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~41_combout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [27] & 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout )))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~41_combout ),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [27]),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~27_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~42_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~42 .lut_mask = 16'h0CAE;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y20_N1
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[26] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~42_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[32]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [26]));

// Location: LCCOMB_X30_Y18_N10
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~34 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~34_combout  = 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~33_combout  & 
// (((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [26] & 
// !\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout )) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~27_combout ))) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~33_combout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [26] & 
// ((!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ))))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~33_combout ),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [26]),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~27_combout ),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~34_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~34 .lut_mask = 16'h0ACE;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y18_N11
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[25] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~34_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[32]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [25]));

// Location: LCFF_X29_Y18_N11
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[25] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [25]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [25]));

// Location: LCCOMB_X29_Y18_N10
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|always1~0 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|always1~0_combout  = 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [25] & 
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [34]))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout ),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [25]),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [34]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|always1~0 .lut_mask = 16'h5000;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N2
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|monitor_error~0 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|monitor_error~0_combout  = (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|always1~0_combout  & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|monitor_error~regout ) # ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|take_action_ocireg~0_combout  & 
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [1]))))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|take_action_ocireg~0_combout ),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [1]),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|monitor_error~regout ),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|always1~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|monitor_error~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|monitor_error~0 .lut_mask = 16'h00F8;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|monitor_error~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y21_N3
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|monitor_error (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|monitor_error~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|monitor_error~regout ));

// Location: LCCOMB_X28_Y20_N14
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~30 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~30_combout  = 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & 
// (((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|monitor_error~regout  & 
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|Mux37~0_combout )))) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [35]))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [35]),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|monitor_error~regout ),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|Mux37~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~30_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~30 .lut_mask = 16'hE222;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y20_N15
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[34] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~30_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[32]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [34]));

// Location: LCFF_X28_Y20_N9
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[34] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [34]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [34]));

// Location: LCCOMB_X32_Y18_N30
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg~8 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg~8_combout  = 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [34] & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[8]~16_combout )) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout  & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [17]))))) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [34] & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[8]~16_combout ))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[8]~16_combout ),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [34]),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout ),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [17]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg~8 .lut_mask = 16'hAEA2;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y18_N31
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg[10] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg [10]));

// Location: LCCOMB_X32_Y18_N16
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[8]~16 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[8]~16_combout  = \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[7]~15  $ 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg [10])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg [10]),
	.cin(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[7]~15 ),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[8]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[8]~16 .lut_mask = 16'hF00F;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N8
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~1 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~1_combout  = 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout  & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~0_combout  & 
// ((!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [17]))) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~0_combout  & (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[8]~16_combout ))))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~0_combout ),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout ),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[8]~16_combout ),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [17]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~1 .lut_mask = 16'h048C;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y18_N9
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout ));

// Location: LCCOMB_X30_Y21_N16
cycloneii_lcell_comb \u0|cmd_xbar_mux|src_payload~1 (
// Equation(s):
// \u0|cmd_xbar_mux|src_payload~1_combout  = (\u0|cmd_xbar_mux|saved_grant [1] & \u0|nios2_qsys_0|d_writedata [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\u0|cmd_xbar_mux|saved_grant [1]),
	.datad(\u0|nios2_qsys_0|d_writedata [0]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux|src_payload~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux|src_payload~1 .lut_mask = 16'hF000;
defparam \u0|cmd_xbar_mux|src_payload~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y21_N17
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|cmd_xbar_mux|src_payload~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [0]));

// Location: LCCOMB_X30_Y21_N26
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[0]~0 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[0]~0_combout  = (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [0])) # (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [0])))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [0]),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout ),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[0]~0 .lut_mask = 16'hB8B8;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N30
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~9 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~9_combout  = (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [8] & ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~0_combout ))) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [8] & (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [4]))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [4]),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~0_combout ),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [8]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~9 .lut_mask = 16'hF0CC;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y20_N31
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata [4]));

// Location: LCFF_X34_Y20_N23
cycloneii_lcell_ff \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata [4]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [4]));

// Location: LCCOMB_X34_Y20_N22
cycloneii_lcell_comb \u0|nios2_qsys_0|F_iw[4]~17 (
// Equation(s):
// \u0|nios2_qsys_0|F_iw[4]~17_combout  = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[4]~17_combout  & ((\u0|rsp_xbar_demux_001|src0_valid~combout ) # ((\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [4] & 
// \u0|rsp_xbar_demux|src0_valid~combout )))) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[4]~17_combout  & (((\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [4] & \u0|rsp_xbar_demux|src0_valid~combout ))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[4]~17_combout ),
	.datab(\u0|rsp_xbar_demux_001|src0_valid~combout ),
	.datac(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [4]),
	.datad(\u0|rsp_xbar_demux|src0_valid~combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_iw[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_iw[4]~17 .lut_mask = 16'hF888;
defparam \u0|nios2_qsys_0|F_iw[4]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N0
cycloneii_lcell_comb \u0|nios2_qsys_0|F_iw[4]~18 (
// Equation(s):
// \u0|nios2_qsys_0|F_iw[4]~18_combout  = (\u0|rsp_xbar_mux|src_payload~1_combout ) # ((\u0|nios2_qsys_0|F_iw[4]~17_combout ) # (!\u0|nios2_qsys_0|D_iw[10]~0_combout ))

	.dataa(\u0|rsp_xbar_mux|src_payload~1_combout ),
	.datab(\u0|nios2_qsys_0|D_iw[10]~0_combout ),
	.datac(\u0|nios2_qsys_0|F_iw[4]~17_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_iw[4]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_iw[4]~18 .lut_mask = 16'hFBFB;
defparam \u0|nios2_qsys_0|F_iw[4]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y20_N1
cycloneii_lcell_ff \u0|nios2_qsys_0|D_iw[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|F_iw[4]~18_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|D_iw [4]));

// Location: LCCOMB_X42_Y22_N12
cycloneii_lcell_comb \u0|nios2_qsys_0|Equal2~0 (
// Equation(s):
// \u0|nios2_qsys_0|Equal2~0_combout  = (\u0|nios2_qsys_0|D_iw [1] & (\u0|nios2_qsys_0|D_iw [4] & (\u0|nios2_qsys_0|D_iw [3] & !\u0|nios2_qsys_0|D_iw [0])))

	.dataa(\u0|nios2_qsys_0|D_iw [1]),
	.datab(\u0|nios2_qsys_0|D_iw [4]),
	.datac(\u0|nios2_qsys_0|D_iw [3]),
	.datad(\u0|nios2_qsys_0|D_iw [0]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|Equal2~0 .lut_mask = 16'h0080;
defparam \u0|nios2_qsys_0|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N4
cycloneii_lcell_comb \u0|nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~1 (
// Equation(s):
// \u0|nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~1_combout  = (\u0|nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~0_combout  & (\u0|nios2_qsys_0|Equal101~5_combout  & (\u0|nios2_qsys_0|Equal2~9_combout  & \u0|nios2_qsys_0|Equal2~0_combout )))

	.dataa(\u0|nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~0_combout ),
	.datab(\u0|nios2_qsys_0|Equal101~5_combout ),
	.datac(\u0|nios2_qsys_0|Equal2~9_combout ),
	.datad(\u0|nios2_qsys_0|Equal2~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~1 .lut_mask = 16'h8000;
defparam \u0|nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N2
cycloneii_lcell_comb \u0|nios2_qsys_0|D_dst_regnum[0]~1 (
// Equation(s):
// \u0|nios2_qsys_0|D_dst_regnum[0]~1_combout  = (\u0|nios2_qsys_0|Equal2~11_combout ) # (((\u0|nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~1_combout ) # (\u0|nios2_qsys_0|D_ctrl_implicit_dst_retaddr~0_combout )) # (!\u0|nios2_qsys_0|D_ctrl_exception~2_combout 
// ))

	.dataa(\u0|nios2_qsys_0|Equal2~11_combout ),
	.datab(\u0|nios2_qsys_0|D_ctrl_exception~2_combout ),
	.datac(\u0|nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~1_combout ),
	.datad(\u0|nios2_qsys_0|D_ctrl_implicit_dst_retaddr~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|D_dst_regnum[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|D_dst_regnum[0]~1 .lut_mask = 16'hFFFB;
defparam \u0|nios2_qsys_0|D_dst_regnum[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N12
cycloneii_lcell_comb \u0|nios2_qsys_0|D_dst_regnum[1]~0 (
// Equation(s):
// \u0|nios2_qsys_0|D_dst_regnum[1]~0_combout  = (\u0|nios2_qsys_0|D_ctrl_b_is_dst~1_combout  & (\u0|nios2_qsys_0|D_iw [23])) # (!\u0|nios2_qsys_0|D_ctrl_b_is_dst~1_combout  & ((\u0|nios2_qsys_0|D_iw [18])))

	.dataa(\u0|nios2_qsys_0|D_ctrl_b_is_dst~1_combout ),
	.datab(\u0|nios2_qsys_0|D_iw [23]),
	.datac(\u0|nios2_qsys_0|D_iw [18]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|D_dst_regnum[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|D_dst_regnum[1]~0 .lut_mask = 16'hD8D8;
defparam \u0|nios2_qsys_0|D_dst_regnum[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N28
cycloneii_lcell_comb \u0|nios2_qsys_0|D_dst_regnum[1]~2 (
// Equation(s):
// \u0|nios2_qsys_0|D_dst_regnum[1]~2_combout  = (\u0|nios2_qsys_0|D_ctrl_implicit_dst_retaddr~0_combout ) # ((!\u0|nios2_qsys_0|D_dst_regnum[0]~1_combout  & \u0|nios2_qsys_0|D_dst_regnum[1]~0_combout ))

	.dataa(\u0|nios2_qsys_0|D_ctrl_implicit_dst_retaddr~0_combout ),
	.datab(\u0|nios2_qsys_0|D_dst_regnum[0]~1_combout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|D_dst_regnum[1]~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|D_dst_regnum[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|D_dst_regnum[1]~2 .lut_mask = 16'hBBAA;
defparam \u0|nios2_qsys_0|D_dst_regnum[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y23_N29
cycloneii_lcell_ff \u0|nios2_qsys_0|R_dst_regnum[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|D_dst_regnum[1]~2_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|R_dst_regnum [1]));

// Location: LCFF_X40_Y23_N25
cycloneii_lcell_ff \u0|nios2_qsys_0|d_writedata[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [5]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|d_writedata [5]));

// Location: LCCOMB_X33_Y21_N6
cycloneii_lcell_comb \u0|cmd_xbar_mux|src_payload~5 (
// Equation(s):
// \u0|cmd_xbar_mux|src_payload~5_combout  = (\u0|cmd_xbar_mux|saved_grant [1] & \u0|nios2_qsys_0|d_writedata [5])

	.dataa(vcc),
	.datab(\u0|cmd_xbar_mux|saved_grant [1]),
	.datac(\u0|nios2_qsys_0|d_writedata [5]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux|src_payload~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux|src_payload~5 .lut_mask = 16'hC0C0;
defparam \u0|cmd_xbar_mux|src_payload~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y21_N7
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|cmd_xbar_mux|src_payload~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [5]));

// Location: LCCOMB_X34_Y19_N8
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_ienable[5]~0 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_ienable[5]~0_combout  = !\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [5]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_ienable[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_ienable[5]~0 .lut_mask = 16'h0F0F;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_ienable[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y19_N9
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_ienable[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_ienable[5]~0_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_ienable [5]));

// Location: LCCOMB_X34_Y19_N26
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout  = (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|Equal0~1_combout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [0] & (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|Equal0~0_combout  & 
// !\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_ienable [5])))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|Equal0~1_combout ),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [0]),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|Equal0~0_combout ),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_ienable [5]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0 .lut_mask = 16'h0080;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N16
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[5]~feeder (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[5]~feeder_combout  = \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[5]~feeder .lut_mask = 16'hFF00;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y19_N17
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[5]~feeder_combout ),
	.sdata(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata [5]));

// Location: LCFF_X42_Y20_N27
cycloneii_lcell_ff \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata [5]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [5]));

// Location: LCCOMB_X42_Y20_N26
cycloneii_lcell_comb \u0|rsp_xbar_mux|src_payload~5 (
// Equation(s):
// \u0|rsp_xbar_mux|src_payload~5_combout  = (\u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg [0] & (\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [5] & 
// \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout ))

	.dataa(\u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg [0]),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [5]),
	.datad(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout ),
	.cin(gnd),
	.combout(\u0|rsp_xbar_mux|src_payload~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rsp_xbar_mux|src_payload~5 .lut_mask = 16'hA000;
defparam \u0|rsp_xbar_mux|src_payload~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N14
cycloneii_lcell_comb \u0|nios2_qsys_0|F_iw[5]~25 (
// Equation(s):
// \u0|nios2_qsys_0|F_iw[5]~25_combout  = ((\u0|rsp_xbar_mux|src_payload~5_combout ) # ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[5]~27_combout  & \u0|rsp_xbar_demux_001|src0_valid~combout ))) # 
// (!\u0|nios2_qsys_0|D_iw[10]~0_combout )

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[5]~27_combout ),
	.datab(\u0|nios2_qsys_0|D_iw[10]~0_combout ),
	.datac(\u0|rsp_xbar_demux_001|src0_valid~combout ),
	.datad(\u0|rsp_xbar_mux|src_payload~5_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_iw[5]~25_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_iw[5]~25 .lut_mask = 16'hFFB3;
defparam \u0|nios2_qsys_0|F_iw[5]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y20_N15
cycloneii_lcell_ff \u0|nios2_qsys_0|D_iw[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|F_iw[5]~25_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|D_iw [5]));

// Location: LCCOMB_X44_Y22_N28
cycloneii_lcell_comb \u0|nios2_qsys_0|D_ctrl_b_is_dst~0 (
// Equation(s):
// \u0|nios2_qsys_0|D_ctrl_b_is_dst~0_combout  = (\u0|nios2_qsys_0|D_iw [1]) # ((\u0|nios2_qsys_0|D_iw [5] & (!\u0|nios2_qsys_0|D_iw [3] & !\u0|nios2_qsys_0|D_iw [4])))

	.dataa(\u0|nios2_qsys_0|D_iw [1]),
	.datab(\u0|nios2_qsys_0|D_iw [5]),
	.datac(\u0|nios2_qsys_0|D_iw [3]),
	.datad(\u0|nios2_qsys_0|D_iw [4]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|D_ctrl_b_is_dst~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|D_ctrl_b_is_dst~0 .lut_mask = 16'hAAAE;
defparam \u0|nios2_qsys_0|D_ctrl_b_is_dst~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N22
cycloneii_lcell_comb \u0|nios2_qsys_0|D_ctrl_b_is_dst~1 (
// Equation(s):
// \u0|nios2_qsys_0|D_ctrl_b_is_dst~1_combout  = (\u0|nios2_qsys_0|D_iw [2] & ((\u0|nios2_qsys_0|D_iw [0] & (\u0|nios2_qsys_0|D_iw [1])) # (!\u0|nios2_qsys_0|D_iw [0] & ((!\u0|nios2_qsys_0|D_ctrl_b_is_dst~0_combout ))))) # (!\u0|nios2_qsys_0|D_iw [2] & 
// (((\u0|nios2_qsys_0|D_iw [0])) # (!\u0|nios2_qsys_0|D_iw [1])))

	.dataa(\u0|nios2_qsys_0|D_iw [1]),
	.datab(\u0|nios2_qsys_0|D_ctrl_b_is_dst~0_combout ),
	.datac(\u0|nios2_qsys_0|D_iw [2]),
	.datad(\u0|nios2_qsys_0|D_iw [0]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|D_ctrl_b_is_dst~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|D_ctrl_b_is_dst~1 .lut_mask = 16'hAF35;
defparam \u0|nios2_qsys_0|D_ctrl_b_is_dst~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N30
cycloneii_lcell_comb \u0|nios2_qsys_0|D_wr_dst_reg~3 (
// Equation(s):
// \u0|nios2_qsys_0|D_wr_dst_reg~3_combout  = (\u0|nios2_qsys_0|D_iw [1]) # (!\u0|nios2_qsys_0|D_iw [0])

	.dataa(\u0|nios2_qsys_0|D_iw [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|D_iw [1]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|D_wr_dst_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|D_wr_dst_reg~3 .lut_mask = 16'hFF55;
defparam \u0|nios2_qsys_0|D_wr_dst_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N6
cycloneii_lcell_comb \u0|nios2_qsys_0|R_src2_use_imm~1 (
// Equation(s):
// \u0|nios2_qsys_0|R_src2_use_imm~1_combout  = (\u0|nios2_qsys_0|R_src2_use_imm~0_combout ) # ((\u0|nios2_qsys_0|D_ctrl_b_is_dst~1_combout ) # ((\u0|nios2_qsys_0|D_iw [2] & !\u0|nios2_qsys_0|D_wr_dst_reg~3_combout )))

	.dataa(\u0|nios2_qsys_0|R_src2_use_imm~0_combout ),
	.datab(\u0|nios2_qsys_0|D_ctrl_b_is_dst~1_combout ),
	.datac(\u0|nios2_qsys_0|D_iw [2]),
	.datad(\u0|nios2_qsys_0|D_wr_dst_reg~3_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|R_src2_use_imm~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|R_src2_use_imm~1 .lut_mask = 16'hEEFE;
defparam \u0|nios2_qsys_0|R_src2_use_imm~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y22_N7
cycloneii_lcell_ff \u0|nios2_qsys_0|R_src2_use_imm (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|R_src2_use_imm~1_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|R_src2_use_imm~regout ));

// Location: LCCOMB_X40_Y23_N26
cycloneii_lcell_comb \u0|nios2_qsys_0|R_src2_lo[3]~13 (
// Equation(s):
// \u0|nios2_qsys_0|R_src2_lo[3]~13_combout  = (!\u0|nios2_qsys_0|R_src2_lo~0_combout  & ((\u0|nios2_qsys_0|R_src2_use_imm~regout  & ((\u0|nios2_qsys_0|D_iw [9]))) # (!\u0|nios2_qsys_0|R_src2_use_imm~regout  & 
// (\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [3]))))

	.dataa(\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [3]),
	.datab(\u0|nios2_qsys_0|R_src2_use_imm~regout ),
	.datac(\u0|nios2_qsys_0|R_src2_lo~0_combout ),
	.datad(\u0|nios2_qsys_0|D_iw [9]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|R_src2_lo[3]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|R_src2_lo[3]~13 .lut_mask = 16'h0E02;
defparam \u0|nios2_qsys_0|R_src2_lo[3]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y23_N27
cycloneii_lcell_ff \u0|nios2_qsys_0|E_src2[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|R_src2_lo[3]~13_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_src2 [3]));

// Location: LCCOMB_X46_Y21_N6
cycloneii_lcell_comb \u0|nios2_qsys_0|E_src1[3]~14 (
// Equation(s):
// \u0|nios2_qsys_0|E_src1[3]~14_combout  = (\u0|nios2_qsys_0|R_src1~32_combout  & ((\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [3]))) # (!\u0|nios2_qsys_0|R_src1~32_combout  & (\u0|nios2_qsys_0|D_iw [7]))

	.dataa(\u0|nios2_qsys_0|D_iw [7]),
	.datab(\u0|nios2_qsys_0|R_src1~32_combout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [3]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_src1[3]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_src1[3]~14 .lut_mask = 16'hEE22;
defparam \u0|nios2_qsys_0|E_src1[3]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y21_N7
cycloneii_lcell_ff \u0|nios2_qsys_0|E_src1[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_src1[3]~14_combout ),
	.sdata(\u0|nios2_qsys_0|F_pc_plus_one[1]~2_combout ),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u0|nios2_qsys_0|R_src1~33_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_src1 [3]));

// Location: LCCOMB_X47_Y21_N0
cycloneii_lcell_comb \u0|nios2_qsys_0|E_logic_result[3]~14 (
// Equation(s):
// \u0|nios2_qsys_0|E_logic_result[3]~14_combout  = (\u0|nios2_qsys_0|E_src2 [3] & (\u0|nios2_qsys_0|R_logic_op [1] $ (((\u0|nios2_qsys_0|R_logic_op [0] & \u0|nios2_qsys_0|E_src1 [3]))))) # (!\u0|nios2_qsys_0|E_src2 [3] & ((\u0|nios2_qsys_0|R_logic_op [1] & 
// ((\u0|nios2_qsys_0|E_src1 [3]))) # (!\u0|nios2_qsys_0|R_logic_op [1] & (!\u0|nios2_qsys_0|R_logic_op [0] & !\u0|nios2_qsys_0|E_src1 [3]))))

	.dataa(\u0|nios2_qsys_0|R_logic_op [1]),
	.datab(\u0|nios2_qsys_0|R_logic_op [0]),
	.datac(\u0|nios2_qsys_0|E_src2 [3]),
	.datad(\u0|nios2_qsys_0|E_src1 [3]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_logic_result[3]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_logic_result[3]~14 .lut_mask = 16'h6AA1;
defparam \u0|nios2_qsys_0|E_logic_result[3]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N0
cycloneii_lcell_comb \u0|nios2_qsys_0|W_alu_result[3]~14 (
// Equation(s):
// \u0|nios2_qsys_0|W_alu_result[3]~14_combout  = (\u0|nios2_qsys_0|R_ctrl_logic~regout  & ((\u0|nios2_qsys_0|E_logic_result[3]~14_combout ))) # (!\u0|nios2_qsys_0|R_ctrl_logic~regout  & (\u0|nios2_qsys_0|F_pc[1]~10_combout ))

	.dataa(\u0|nios2_qsys_0|F_pc[1]~10_combout ),
	.datab(\u0|nios2_qsys_0|R_ctrl_logic~regout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|E_logic_result[3]~14_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|W_alu_result[3]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|W_alu_result[3]~14 .lut_mask = 16'hEE22;
defparam \u0|nios2_qsys_0|W_alu_result[3]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y21_N4
cycloneii_lcell_comb \u0|nios2_qsys_0|E_shift_rot_result_nxt[1]~17 (
// Equation(s):
// \u0|nios2_qsys_0|E_shift_rot_result_nxt[1]~17_combout  = (\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout  & ((\u0|nios2_qsys_0|E_shift_rot_result [2]))) # (!\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout  & (\u0|nios2_qsys_0|E_shift_rot_result [0]))

	.dataa(\u0|nios2_qsys_0|E_shift_rot_result [0]),
	.datab(\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|E_shift_rot_result [2]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_shift_rot_result_nxt[1]~17_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_shift_rot_result_nxt[1]~17 .lut_mask = 16'hEE22;
defparam \u0|nios2_qsys_0|E_shift_rot_result_nxt[1]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y21_N5
cycloneii_lcell_ff \u0|nios2_qsys_0|E_shift_rot_result[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_shift_rot_result_nxt[1]~17_combout ),
	.sdata(\u0|nios2_qsys_0|E_src1 [1]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u0|nios2_qsys_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_shift_rot_result [1]));

// Location: LCCOMB_X48_Y21_N2
cycloneii_lcell_comb \u0|nios2_qsys_0|E_shift_rot_result_nxt[2]~15 (
// Equation(s):
// \u0|nios2_qsys_0|E_shift_rot_result_nxt[2]~15_combout  = (\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout  & (\u0|nios2_qsys_0|E_shift_rot_result [3])) # (!\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout  & ((\u0|nios2_qsys_0|E_shift_rot_result [1])))

	.dataa(\u0|nios2_qsys_0|E_shift_rot_result [3]),
	.datab(\u0|nios2_qsys_0|E_shift_rot_result [1]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_shift_rot_result_nxt[2]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_shift_rot_result_nxt[2]~15 .lut_mask = 16'hAACC;
defparam \u0|nios2_qsys_0|E_shift_rot_result_nxt[2]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y21_N0
cycloneii_lcell_comb \u0|nios2_qsys_0|E_src1[2]~15 (
// Equation(s):
// \u0|nios2_qsys_0|E_src1[2]~15_combout  = (\u0|nios2_qsys_0|R_src1~32_combout  & (\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [2])) # (!\u0|nios2_qsys_0|R_src1~32_combout  & ((\u0|nios2_qsys_0|D_iw [6])))

	.dataa(\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [2]),
	.datab(\u0|nios2_qsys_0|D_iw [6]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|R_src1~32_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_src1[2]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_src1[2]~15 .lut_mask = 16'hAACC;
defparam \u0|nios2_qsys_0|E_src1[2]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y21_N1
cycloneii_lcell_ff \u0|nios2_qsys_0|E_src1[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_src1[2]~15_combout ),
	.sdata(\u0|nios2_qsys_0|F_pc_plus_one[0]~0_combout ),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u0|nios2_qsys_0|R_src1~33_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_src1 [2]));

// Location: LCFF_X48_Y21_N3
cycloneii_lcell_ff \u0|nios2_qsys_0|E_shift_rot_result[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_shift_rot_result_nxt[2]~15_combout ),
	.sdata(\u0|nios2_qsys_0|E_src1 [2]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u0|nios2_qsys_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_shift_rot_result [2]));

// Location: LCCOMB_X48_Y21_N16
cycloneii_lcell_comb \u0|nios2_qsys_0|E_shift_rot_result_nxt[3]~14 (
// Equation(s):
// \u0|nios2_qsys_0|E_shift_rot_result_nxt[3]~14_combout  = (\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout  & (\u0|nios2_qsys_0|E_shift_rot_result [4])) # (!\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout  & ((\u0|nios2_qsys_0|E_shift_rot_result [2])))

	.dataa(\u0|nios2_qsys_0|E_shift_rot_result [4]),
	.datab(\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|E_shift_rot_result [2]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_shift_rot_result_nxt[3]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_shift_rot_result_nxt[3]~14 .lut_mask = 16'hBB88;
defparam \u0|nios2_qsys_0|E_shift_rot_result_nxt[3]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y21_N17
cycloneii_lcell_ff \u0|nios2_qsys_0|E_shift_rot_result[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_shift_rot_result_nxt[3]~14_combout ),
	.sdata(\u0|nios2_qsys_0|E_src1 [3]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u0|nios2_qsys_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_shift_rot_result [3]));

// Location: LCFF_X43_Y21_N1
cycloneii_lcell_ff \u0|nios2_qsys_0|W_alu_result[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|W_alu_result[3]~14_combout ),
	.sdata(\u0|nios2_qsys_0|E_shift_rot_result [3]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(\u0|nios2_qsys_0|E_alu_result~28_combout ),
	.sload(\u0|nios2_qsys_0|R_ctrl_shift_rot~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|W_alu_result [3]));

// Location: LCCOMB_X34_Y24_N12
cycloneii_lcell_comb \u0|addr_router_001|src_channel[1]~5 (
// Equation(s):
// \u0|addr_router_001|src_channel[1]~5_combout  = ((\u0|nios2_qsys_0|W_alu_result [4] & ((!\u0|nios2_qsys_0|W_alu_result [5]) # (!\u0|nios2_qsys_0|W_alu_result [3])))) # (!\u0|addr_router_001|Equal2~4_combout )

	.dataa(\u0|nios2_qsys_0|W_alu_result [4]),
	.datab(\u0|nios2_qsys_0|W_alu_result [3]),
	.datac(\u0|nios2_qsys_0|W_alu_result [5]),
	.datad(\u0|addr_router_001|Equal2~4_combout ),
	.cin(gnd),
	.combout(\u0|addr_router_001|src_channel[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|addr_router_001|src_channel[1]~5 .lut_mask = 16'h2AFF;
defparam \u0|addr_router_001|src_channel[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N10
cycloneii_lcell_comb \u0|cmd_xbar_demux|src1_valid~2 (
// Equation(s):
// \u0|cmd_xbar_demux|src1_valid~2_combout  = (!\u0|nios2_qsys_0_instruction_master_translator|read_accepted~regout  & (!\u0|nios2_qsys_0|i_read~regout  & (!\u0|addr_router|Equal2~3_combout  & !\u0|addr_router|Equal1~1_combout )))

	.dataa(\u0|nios2_qsys_0_instruction_master_translator|read_accepted~regout ),
	.datab(\u0|nios2_qsys_0|i_read~regout ),
	.datac(\u0|addr_router|Equal2~3_combout ),
	.datad(\u0|addr_router|Equal1~1_combout ),
	.cin(gnd),
	.combout(\u0|cmd_xbar_demux|src1_valid~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_demux|src1_valid~2 .lut_mask = 16'h0001;
defparam \u0|cmd_xbar_demux|src1_valid~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N10
cycloneii_lcell_comb \u0|cmd_xbar_mux_001|arb|top_priority_reg[0]~0 (
// Equation(s):
// \u0|cmd_xbar_mux_001|arb|top_priority_reg[0]~0_combout  = (\u0|cmd_xbar_demux|src1_valid~2_combout ) # ((\u0|addr_router_001|src_channel[1]~4_combout  & (\u0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout  & 
// \u0|addr_router_001|src_channel[1]~5_combout )))

	.dataa(\u0|addr_router_001|src_channel[1]~4_combout ),
	.datab(\u0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout ),
	.datac(\u0|addr_router_001|src_channel[1]~5_combout ),
	.datad(\u0|cmd_xbar_demux|src1_valid~2_combout ),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_001|arb|top_priority_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_001|arb|top_priority_reg[0]~0 .lut_mask = 16'hFF80;
defparam \u0|cmd_xbar_mux_001|arb|top_priority_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N4
cycloneii_lcell_comb \u0|cmd_xbar_mux_001|arb|top_priority_reg[0]~1 (
// Equation(s):
// \u0|cmd_xbar_mux_001|arb|top_priority_reg[0]~1_combout  = (\u0|cmd_xbar_mux_001|arb|top_priority_reg[0]~0_combout  & ((\u0|cmd_xbar_mux_001|WideOr1~combout  & ((\u0|cmd_xbar_mux_001|update_grant~0_combout ))) # (!\u0|cmd_xbar_mux_001|WideOr1~combout  & 
// (!\u0|cmd_xbar_mux_001|packet_in_progress~regout ))))

	.dataa(\u0|cmd_xbar_mux_001|packet_in_progress~regout ),
	.datab(\u0|cmd_xbar_mux_001|update_grant~0_combout ),
	.datac(\u0|cmd_xbar_mux_001|WideOr1~combout ),
	.datad(\u0|cmd_xbar_mux_001|arb|top_priority_reg[0]~0_combout ),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_001|arb|top_priority_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_001|arb|top_priority_reg[0]~1 .lut_mask = 16'hC500;
defparam \u0|cmd_xbar_mux_001|arb|top_priority_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y23_N27
cycloneii_lcell_ff \u0|cmd_xbar_mux_001|arb|top_priority_reg[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|cmd_xbar_mux_001|arb|top_priority_reg[0]~2_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cmd_xbar_mux_001|arb|top_priority_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|cmd_xbar_mux_001|arb|top_priority_reg [0]));

// Location: LCCOMB_X36_Y23_N24
cycloneii_lcell_comb \u0|cmd_xbar_mux_001|arb|top_priority_reg[1]~feeder (
// Equation(s):
// \u0|cmd_xbar_mux_001|arb|top_priority_reg[1]~feeder_combout  = \u0|cmd_xbar_mux_001|arb|grant[0]~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|cmd_xbar_mux_001|arb|grant[0]~1_combout ),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_001|arb|top_priority_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_001|arb|top_priority_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \u0|cmd_xbar_mux_001|arb|top_priority_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y23_N25
cycloneii_lcell_ff \u0|cmd_xbar_mux_001|arb|top_priority_reg[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|cmd_xbar_mux_001|arb|top_priority_reg[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cmd_xbar_mux_001|arb|top_priority_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|cmd_xbar_mux_001|arb|top_priority_reg [1]));

// Location: LCCOMB_X35_Y23_N18
cycloneii_lcell_comb \u0|cmd_xbar_mux_001|arb|grant[1]~0 (
// Equation(s):
// \u0|cmd_xbar_mux_001|arb|grant[1]~0_combout  = (\u0|cmd_xbar_demux_001|src1_valid~0_combout  & ((\u0|cmd_xbar_mux_001|arb|top_priority_reg [1]) # ((!\u0|cmd_xbar_demux|src1_valid~2_combout  & !\u0|cmd_xbar_mux_001|arb|top_priority_reg [0]))))

	.dataa(\u0|cmd_xbar_demux|src1_valid~2_combout ),
	.datab(\u0|cmd_xbar_demux_001|src1_valid~0_combout ),
	.datac(\u0|cmd_xbar_mux_001|arb|top_priority_reg [0]),
	.datad(\u0|cmd_xbar_mux_001|arb|top_priority_reg [1]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_001|arb|grant[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_001|arb|grant[1]~0 .lut_mask = 16'hCC04;
defparam \u0|cmd_xbar_mux_001|arb|grant[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N30
cycloneii_lcell_comb \u0|cmd_xbar_mux_001|update_grant~1 (
// Equation(s):
// \u0|cmd_xbar_mux_001|update_grant~1_combout  = (\u0|cmd_xbar_mux_001|WideOr1~combout  & ((\u0|cmd_xbar_mux_001|update_grant~0_combout ))) # (!\u0|cmd_xbar_mux_001|WideOr1~combout  & (!\u0|cmd_xbar_mux_001|packet_in_progress~regout ))

	.dataa(\u0|cmd_xbar_mux_001|packet_in_progress~regout ),
	.datab(vcc),
	.datac(\u0|cmd_xbar_mux_001|WideOr1~combout ),
	.datad(\u0|cmd_xbar_mux_001|update_grant~0_combout ),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_001|update_grant~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_001|update_grant~1 .lut_mask = 16'hF505;
defparam \u0|cmd_xbar_mux_001|update_grant~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y23_N19
cycloneii_lcell_ff \u0|cmd_xbar_mux_001|saved_grant[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|cmd_xbar_mux_001|arb|grant[1]~0_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cmd_xbar_mux_001|update_grant~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|cmd_xbar_mux_001|saved_grant [1]));

// Location: LCFF_X46_Y18_N27
cycloneii_lcell_ff \u0|nios2_qsys_0|F_pc[12] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|F_pc[12]~1_combout ),
	.sdata(\u0|nios2_qsys_0|F_pc_plus_one[12]~24_combout ),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(\u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~0_combout ),
	.sload(\u0|nios2_qsys_0|F_pc_sel_nxt.10~0_combout ),
	.ena(\u0|nios2_qsys_0|W_valid~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|F_pc [12]));

// Location: LCCOMB_X27_Y22_N22
cycloneii_lcell_comb \u0|cmd_xbar_mux_001|src_data[50] (
// Equation(s):
// \u0|cmd_xbar_mux_001|src_data [50] = (\u0|cmd_xbar_mux_001|saved_grant [0] & ((\u0|nios2_qsys_0|F_pc [12]) # ((\u0|cmd_xbar_mux_001|saved_grant [1] & \u0|nios2_qsys_0|W_alu_result [14])))) # (!\u0|cmd_xbar_mux_001|saved_grant [0] & 
// (\u0|cmd_xbar_mux_001|saved_grant [1] & ((\u0|nios2_qsys_0|W_alu_result [14]))))

	.dataa(\u0|cmd_xbar_mux_001|saved_grant [0]),
	.datab(\u0|cmd_xbar_mux_001|saved_grant [1]),
	.datac(\u0|nios2_qsys_0|F_pc [12]),
	.datad(\u0|nios2_qsys_0|W_alu_result [14]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_001|src_data [50]),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_001|src_data[50] .lut_mask = 16'hECA0;
defparam \u0|cmd_xbar_mux_001|src_data[50] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y22_N23
cycloneii_lcell_ff \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|cmd_xbar_mux_001|src_data [50]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|rst_controller|r_sync_rst_dly~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]));

// Location: M4K_X52_Y13
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode2|w_anode2174w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode_a|w_anode2174w[2]~0_combout ),
	.ena1(gnd),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~10_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [33]}),
	.portbdatain({\S|data [11]}),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\addrmux|Mux0~0_combout ,\addrmux|Mux1~0_combout ,\addrmux|Mux2~0_combout ,\addrmux|Mux3~0_combout ,\addrmux|Mux4~0_combout ,\addrmux|Mux5~0_combout ,\addrmux|Mux6~0_combout ,\addrmux|Mux7~0_combout }),
	.portbbyteenamasks({vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43 .init_file = "vectadd_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43 .logical_ram_name = "vectadd:u0|vectadd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5e32:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43 .mixed_port_feed_through_mode = "dont_care";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43 .operation_mode = "bidir_dual_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43 .port_a_first_bit_number = 11;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43 .port_b_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43 .port_b_address_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43 .port_b_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43 .port_b_byte_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43 .port_b_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43 .port_b_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43 .port_b_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43 .port_b_data_in_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43 .port_b_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43 .port_b_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43 .port_b_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43 .port_b_first_bit_number = 11;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43 .port_b_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43 .port_b_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43 .port_b_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43 .port_b_read_enable_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43 .port_b_read_enable_write_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N0
cycloneii_lcell_comb \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[11]~21 (
// Equation(s):
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[11]~21_combout  = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[11]~20_combout  & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a107 )) # 
// (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]))) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[11]~20_combout  & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & 
// ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43~portadataout ))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[11]~20_combout ),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a107 ),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43~portadataout ),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[11]~21_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[11]~21 .lut_mask = 16'hE6A2;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[11]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N26
cycloneii_lcell_comb \u0|nios2_qsys_0|F_iw[11]~20 (
// Equation(s):
// \u0|nios2_qsys_0|F_iw[11]~20_combout  = (\u0|rsp_xbar_mux|src_payload~4_combout ) # (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[11]~21_combout  & \u0|rsp_xbar_demux_001|src0_valid~combout )) # 
// (!\u0|nios2_qsys_0|D_iw[10]~0_combout ))

	.dataa(\u0|rsp_xbar_mux|src_payload~4_combout ),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[11]~21_combout ),
	.datac(\u0|rsp_xbar_demux_001|src0_valid~combout ),
	.datad(\u0|nios2_qsys_0|D_iw[10]~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_iw[11]~20_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_iw[11]~20 .lut_mask = 16'hEAFF;
defparam \u0|nios2_qsys_0|F_iw[11]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y20_N27
cycloneii_lcell_ff \u0|nios2_qsys_0|D_iw[11] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|F_iw[11]~20_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|D_iw [11]));

// Location: LCCOMB_X42_Y21_N22
cycloneii_lcell_comb \u0|nios2_qsys_0|Equal101~3 (
// Equation(s):
// \u0|nios2_qsys_0|Equal101~3_combout  = (\u0|nios2_qsys_0|Equal2~9_combout  & (\u0|nios2_qsys_0|D_iw [11] & (!\u0|nios2_qsys_0|D_iw [16] & \u0|nios2_qsys_0|Equal2~0_combout )))

	.dataa(\u0|nios2_qsys_0|Equal2~9_combout ),
	.datab(\u0|nios2_qsys_0|D_iw [11]),
	.datac(\u0|nios2_qsys_0|D_iw [16]),
	.datad(\u0|nios2_qsys_0|Equal2~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|Equal101~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|Equal101~3 .lut_mask = 16'h0800;
defparam \u0|nios2_qsys_0|Equal101~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y22_N26
cycloneii_lcell_comb \u0|nios2_qsys_0|Equal101~4 (
// Equation(s):
// \u0|nios2_qsys_0|Equal101~4_combout  = (!\u0|nios2_qsys_0|D_iw [15] & (!\u0|nios2_qsys_0|D_iw [13] & (\u0|nios2_qsys_0|Equal101~3_combout  & !\u0|nios2_qsys_0|D_iw [12])))

	.dataa(\u0|nios2_qsys_0|D_iw [15]),
	.datab(\u0|nios2_qsys_0|D_iw [13]),
	.datac(\u0|nios2_qsys_0|Equal101~3_combout ),
	.datad(\u0|nios2_qsys_0|D_iw [12]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|Equal101~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|Equal101~4 .lut_mask = 16'h0010;
defparam \u0|nios2_qsys_0|Equal101~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y22_N18
cycloneii_lcell_comb \u0|nios2_qsys_0|hbreak_enabled~0 (
// Equation(s):
// \u0|nios2_qsys_0|hbreak_enabled~0_combout  = (\u0|nios2_qsys_0|R_ctrl_break~regout ) # ((\u0|nios2_qsys_0|hbreak_enabled~regout  & ((!\u0|nios2_qsys_0|D_iw [14]) # (!\u0|nios2_qsys_0|Equal101~4_combout ))))

	.dataa(\u0|nios2_qsys_0|R_ctrl_break~regout ),
	.datab(\u0|nios2_qsys_0|Equal101~4_combout ),
	.datac(\u0|nios2_qsys_0|hbreak_enabled~regout ),
	.datad(\u0|nios2_qsys_0|D_iw [14]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|hbreak_enabled~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|hbreak_enabled~0 .lut_mask = 16'hBAFA;
defparam \u0|nios2_qsys_0|hbreak_enabled~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y22_N19
cycloneii_lcell_ff \u0|nios2_qsys_0|hbreak_enabled (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|hbreak_enabled~0_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|E_valid~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|hbreak_enabled~regout ));

// Location: LCCOMB_X38_Y21_N0
cycloneii_lcell_comb \u0|nios2_qsys_0|hbreak_req~1 (
// Equation(s):
// \u0|nios2_qsys_0|hbreak_req~1_combout  = (\u0|nios2_qsys_0|hbreak_req~0_combout  & !\u0|nios2_qsys_0|hbreak_enabled~regout )

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|hbreak_req~0_combout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|hbreak_enabled~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|hbreak_req~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|hbreak_req~1 .lut_mask = 16'h00CC;
defparam \u0|nios2_qsys_0|hbreak_req~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N8
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~23 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~23_combout  = (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [8] & ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~0_combout ))) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [8] & (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [17]))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [8]),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [17]),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~23_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~23 .lut_mask = 16'hFA50;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y19_N9
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[17] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~23_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata [17]));

// Location: LCFF_X38_Y21_N5
cycloneii_lcell_ff \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[17] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata [17]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [17]));

// Location: LCCOMB_X38_Y21_N4
cycloneii_lcell_comb \u0|nios2_qsys_0|F_iw[17]~42 (
// Equation(s):
// \u0|nios2_qsys_0|F_iw[17]~42_combout  = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[17]~47_combout  & ((\u0|rsp_xbar_demux_001|src0_valid~combout ) # ((\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [17] & 
// \u0|rsp_xbar_demux|src0_valid~combout )))) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[17]~47_combout  & (((\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [17] & \u0|rsp_xbar_demux|src0_valid~combout ))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[17]~47_combout ),
	.datab(\u0|rsp_xbar_demux_001|src0_valid~combout ),
	.datac(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [17]),
	.datad(\u0|rsp_xbar_demux|src0_valid~combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_iw[17]~42_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_iw[17]~42 .lut_mask = 16'hF888;
defparam \u0|nios2_qsys_0|F_iw[17]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N28
cycloneii_lcell_comb \u0|nios2_qsys_0|F_iw[17]~43 (
// Equation(s):
// \u0|nios2_qsys_0|F_iw[17]~43_combout  = (\u0|nios2_qsys_0|D_iw[10]~0_combout  & ((\u0|rsp_xbar_mux|src_payload~1_combout ) # ((\u0|nios2_qsys_0|F_iw[17]~42_combout )))) # (!\u0|nios2_qsys_0|D_iw[10]~0_combout  & (((!\u0|nios2_qsys_0|hbreak_req~1_combout 
// ))))

	.dataa(\u0|rsp_xbar_mux|src_payload~1_combout ),
	.datab(\u0|nios2_qsys_0|hbreak_req~1_combout ),
	.datac(\u0|nios2_qsys_0|F_iw[17]~42_combout ),
	.datad(\u0|nios2_qsys_0|D_iw[10]~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_iw[17]~43_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_iw[17]~43 .lut_mask = 16'hFA33;
defparam \u0|nios2_qsys_0|F_iw[17]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y21_N29
cycloneii_lcell_ff \u0|nios2_qsys_0|D_iw[17] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|F_iw[17]~43_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|D_iw [17]));

// Location: LCCOMB_X45_Y23_N10
cycloneii_lcell_comb \u0|nios2_qsys_0|D_dst_regnum[0]~3 (
// Equation(s):
// \u0|nios2_qsys_0|D_dst_regnum[0]~3_combout  = (\u0|nios2_qsys_0|D_dst_regnum[0]~1_combout ) # ((\u0|nios2_qsys_0|D_ctrl_b_is_dst~1_combout  & ((\u0|nios2_qsys_0|D_iw [22]))) # (!\u0|nios2_qsys_0|D_ctrl_b_is_dst~1_combout  & (\u0|nios2_qsys_0|D_iw [17])))

	.dataa(\u0|nios2_qsys_0|D_ctrl_b_is_dst~1_combout ),
	.datab(\u0|nios2_qsys_0|D_iw [17]),
	.datac(\u0|nios2_qsys_0|D_iw [22]),
	.datad(\u0|nios2_qsys_0|D_dst_regnum[0]~1_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|D_dst_regnum[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|D_dst_regnum[0]~3 .lut_mask = 16'hFFE4;
defparam \u0|nios2_qsys_0|D_dst_regnum[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y23_N11
cycloneii_lcell_ff \u0|nios2_qsys_0|R_dst_regnum[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|D_dst_regnum[0]~3_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|R_dst_regnum [0]));

// Location: LCCOMB_X45_Y22_N10
cycloneii_lcell_comb \u0|nios2_qsys_0|E_src1[10]~7 (
// Equation(s):
// \u0|nios2_qsys_0|E_src1[10]~7_combout  = (\u0|nios2_qsys_0|R_src1~32_combout  & ((\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [10]))) # (!\u0|nios2_qsys_0|R_src1~32_combout  & (\u0|nios2_qsys_0|D_iw [14]))

	.dataa(\u0|nios2_qsys_0|R_src1~32_combout ),
	.datab(\u0|nios2_qsys_0|D_iw [14]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [10]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_src1[10]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_src1[10]~7 .lut_mask = 16'hEE44;
defparam \u0|nios2_qsys_0|E_src1[10]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y22_N11
cycloneii_lcell_ff \u0|nios2_qsys_0|E_src1[10] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_src1[10]~7_combout ),
	.sdata(\u0|nios2_qsys_0|F_pc_plus_one[8]~16_combout ),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u0|nios2_qsys_0|R_src1~33_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_src1 [10]));

// Location: LCCOMB_X46_Y18_N6
cycloneii_lcell_comb \u0|nios2_qsys_0|F_pc[8]~4 (
// Equation(s):
// \u0|nios2_qsys_0|F_pc[8]~4_combout  = (\u0|nios2_qsys_0|E_alu_sub~regout  & (\u0|nios2_qsys_0|Add1~20_combout )) # (!\u0|nios2_qsys_0|E_alu_sub~regout  & ((\u0|nios2_qsys_0|Add2~20_combout )))

	.dataa(\u0|nios2_qsys_0|Add1~20_combout ),
	.datab(\u0|nios2_qsys_0|Add2~20_combout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|E_alu_sub~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_pc[8]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_pc[8]~4 .lut_mask = 16'hAACC;
defparam \u0|nios2_qsys_0|F_pc[8]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y18_N7
cycloneii_lcell_ff \u0|nios2_qsys_0|F_pc[8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|F_pc[8]~4_combout ),
	.sdata(\u0|nios2_qsys_0|F_pc_plus_one[8]~16_combout ),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(\u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~0_combout ),
	.sload(\u0|nios2_qsys_0|F_pc_sel_nxt.10~0_combout ),
	.ena(\u0|nios2_qsys_0|W_valid~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|F_pc [8]));

// Location: LCCOMB_X34_Y18_N0
cycloneii_lcell_comb \u0|cmd_xbar_mux|src_data[46] (
// Equation(s):
// \u0|cmd_xbar_mux|src_data [46] = (\u0|nios2_qsys_0|W_alu_result [10] & ((\u0|cmd_xbar_mux|saved_grant [1]) # ((\u0|cmd_xbar_mux|saved_grant [0] & \u0|nios2_qsys_0|F_pc [8])))) # (!\u0|nios2_qsys_0|W_alu_result [10] & (\u0|cmd_xbar_mux|saved_grant [0] & 
// ((\u0|nios2_qsys_0|F_pc [8]))))

	.dataa(\u0|nios2_qsys_0|W_alu_result [10]),
	.datab(\u0|cmd_xbar_mux|saved_grant [0]),
	.datac(\u0|cmd_xbar_mux|saved_grant [1]),
	.datad(\u0|nios2_qsys_0|F_pc [8]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux|src_data [46]),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux|src_data[46] .lut_mask = 16'hECA0;
defparam \u0|cmd_xbar_mux|src_data[46] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y18_N1
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address[8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|cmd_xbar_mux|src_data [46]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [8]));

// Location: LCCOMB_X40_Y18_N2
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|Equal0~0 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|Equal0~0_combout  = (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [5] & (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [8] & 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [6] & !\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [7])))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [5]),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [8]),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [6]),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [7]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|Equal0~0 .lut_mask = 16'h0004;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N30
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|Equal0~2 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|Equal0~2_combout  = (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|Equal0~1_combout  & 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [0] & \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|Equal0~0_combout ))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|Equal0~1_combout ),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [0]),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|Equal0~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|Equal0~2 .lut_mask = 16'h2020;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N6
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode~0 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode~0_combout  = (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|take_action_ocireg~0_combout  & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [3]))) # (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|take_action_ocireg~0_combout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode~regout ))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|take_action_ocireg~0_combout ),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode~regout ),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [3]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode~0 .lut_mask = 16'hFA50;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y19_N7
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode~0_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode~regout ));

// Location: LCCOMB_X34_Y19_N22
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~10 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~10_combout  = (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~0_combout ) # 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|Equal0~2_combout  & \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode~regout ))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~0_combout ),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|Equal0~2_combout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~10 .lut_mask = 16'hEEAA;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y19_N23
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~10_combout ),
	.sdata(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata [3]));

// Location: LCFF_X35_Y21_N9
cycloneii_lcell_ff \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata [3]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [3]));

// Location: LCCOMB_X35_Y21_N8
cycloneii_lcell_comb \u0|rsp_xbar_mux|src_payload~3 (
// Equation(s):
// \u0|rsp_xbar_mux|src_payload~3_combout  = (\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout  & (\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [3] & 
// \u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg [0]))

	.dataa(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout ),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [3]),
	.datad(\u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u0|rsp_xbar_mux|src_payload~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rsp_xbar_mux|src_payload~3 .lut_mask = 16'hA000;
defparam \u0|rsp_xbar_mux|src_payload~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N4
cycloneii_lcell_comb \u0|nios2_qsys_0|F_iw[3]~19 (
// Equation(s):
// \u0|nios2_qsys_0|F_iw[3]~19_combout  = (\u0|rsp_xbar_mux|src_payload~3_combout ) # (((\u0|rsp_xbar_demux_001|src0_valid~combout  & \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[3]~19_combout )) # (!\u0|nios2_qsys_0|D_iw[10]~0_combout 
// ))

	.dataa(\u0|rsp_xbar_demux_001|src0_valid~combout ),
	.datab(\u0|rsp_xbar_mux|src_payload~3_combout ),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[3]~19_combout ),
	.datad(\u0|nios2_qsys_0|D_iw[10]~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_iw[3]~19_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_iw[3]~19 .lut_mask = 16'hECFF;
defparam \u0|nios2_qsys_0|F_iw[3]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y20_N5
cycloneii_lcell_ff \u0|nios2_qsys_0|D_iw[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|F_iw[3]~19_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|D_iw [3]));

// Location: LCCOMB_X44_Y19_N2
cycloneii_lcell_comb \u0|nios2_qsys_0|D_logic_op[0]~1 (
// Equation(s):
// \u0|nios2_qsys_0|D_logic_op[0]~1_combout  = (\u0|nios2_qsys_0|D_ctrl_alu_force_xor~8_combout ) # ((\u0|nios2_qsys_0|Equal2~5_combout  & ((\u0|nios2_qsys_0|D_iw [14]))) # (!\u0|nios2_qsys_0|Equal2~5_combout  & (\u0|nios2_qsys_0|D_iw [3])))

	.dataa(\u0|nios2_qsys_0|D_ctrl_alu_force_xor~8_combout ),
	.datab(\u0|nios2_qsys_0|D_iw [3]),
	.datac(\u0|nios2_qsys_0|D_iw [14]),
	.datad(\u0|nios2_qsys_0|Equal2~5_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|D_logic_op[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|D_logic_op[0]~1 .lut_mask = 16'hFAEE;
defparam \u0|nios2_qsys_0|D_logic_op[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y19_N3
cycloneii_lcell_ff \u0|nios2_qsys_0|R_logic_op[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|D_logic_op[0]~1_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|R_logic_op [0]));

// Location: LCCOMB_X47_Y21_N10
cycloneii_lcell_comb \u0|nios2_qsys_0|E_logic_result[2]~15 (
// Equation(s):
// \u0|nios2_qsys_0|E_logic_result[2]~15_combout  = (\u0|nios2_qsys_0|E_src2 [2] & (\u0|nios2_qsys_0|R_logic_op [1] $ (((\u0|nios2_qsys_0|R_logic_op [0] & \u0|nios2_qsys_0|E_src1 [2]))))) # (!\u0|nios2_qsys_0|E_src2 [2] & ((\u0|nios2_qsys_0|R_logic_op [1] & 
// ((\u0|nios2_qsys_0|E_src1 [2]))) # (!\u0|nios2_qsys_0|R_logic_op [1] & (!\u0|nios2_qsys_0|R_logic_op [0] & !\u0|nios2_qsys_0|E_src1 [2]))))

	.dataa(\u0|nios2_qsys_0|R_logic_op [1]),
	.datab(\u0|nios2_qsys_0|R_logic_op [0]),
	.datac(\u0|nios2_qsys_0|E_src2 [2]),
	.datad(\u0|nios2_qsys_0|E_src1 [2]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_logic_result[2]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_logic_result[2]~15 .lut_mask = 16'h6AA1;
defparam \u0|nios2_qsys_0|E_logic_result[2]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N0
cycloneii_lcell_comb \u0|nios2_qsys_0|W_alu_result[2]~15 (
// Equation(s):
// \u0|nios2_qsys_0|W_alu_result[2]~15_combout  = (\u0|nios2_qsys_0|R_ctrl_logic~regout  & (\u0|nios2_qsys_0|E_logic_result[2]~15_combout )) # (!\u0|nios2_qsys_0|R_ctrl_logic~regout  & ((\u0|nios2_qsys_0|F_pc[0]~11_combout )))

	.dataa(\u0|nios2_qsys_0|R_ctrl_logic~regout ),
	.datab(\u0|nios2_qsys_0|E_logic_result[2]~15_combout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|F_pc[0]~11_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|W_alu_result[2]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|W_alu_result[2]~15 .lut_mask = 16'hDD88;
defparam \u0|nios2_qsys_0|W_alu_result[2]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y18_N1
cycloneii_lcell_ff \u0|nios2_qsys_0|W_alu_result[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|W_alu_result[2]~15_combout ),
	.sdata(\u0|nios2_qsys_0|E_shift_rot_result [2]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(\u0|nios2_qsys_0|E_alu_result~28_combout ),
	.sload(\u0|nios2_qsys_0|R_ctrl_shift_rot~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|W_alu_result [2]));

// Location: LCCOMB_X33_Y19_N24
cycloneii_lcell_comb \u0|cmd_xbar_mux|src_data[38] (
// Equation(s):
// \u0|cmd_xbar_mux|src_data [38] = (\u0|cmd_xbar_mux|saved_grant [0] & ((\u0|nios2_qsys_0|F_pc [0]) # ((\u0|cmd_xbar_mux|saved_grant [1] & \u0|nios2_qsys_0|W_alu_result [2])))) # (!\u0|cmd_xbar_mux|saved_grant [0] & (\u0|cmd_xbar_mux|saved_grant [1] & 
// (\u0|nios2_qsys_0|W_alu_result [2])))

	.dataa(\u0|cmd_xbar_mux|saved_grant [0]),
	.datab(\u0|cmd_xbar_mux|saved_grant [1]),
	.datac(\u0|nios2_qsys_0|W_alu_result [2]),
	.datad(\u0|nios2_qsys_0|F_pc [0]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux|src_data [38]),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux|src_data[38] .lut_mask = 16'hEAC0;
defparam \u0|cmd_xbar_mux|src_data[38] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y19_N25
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|cmd_xbar_mux|src_data [38]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [0]));

// Location: LCCOMB_X34_Y19_N10
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|take_action_ocireg~0 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|take_action_ocireg~0_combout  = (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|Equal0~1_combout  & 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [0] & (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|Equal0~0_combout  & 
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|avalon_ram_wr~0_combout )))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|Equal0~1_combout ),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [0]),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|Equal0~0_combout ),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|avalon_ram_wr~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|take_action_ocireg~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|take_action_ocireg~0 .lut_mask = 16'h2000;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|take_action_ocireg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N30
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|monitor_ready~0 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|monitor_ready~0_combout  = (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|always1~0_combout  & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|monitor_ready~regout ) # ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [0] & 
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|take_action_ocireg~0_combout ))))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [0]),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|take_action_ocireg~0_combout ),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|monitor_ready~regout ),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|always1~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|monitor_ready~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|monitor_ready~0 .lut_mask = 16'h00F8;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|monitor_ready~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y21_N31
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|monitor_ready (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|monitor_ready~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|monitor_ready~regout ));

// Location: LCCOMB_X30_Y17_N20
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~feeder (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~feeder_combout  = 
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|monitor_ready~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|monitor_ready~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~feeder .lut_mask = 16'hFF00;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y17_N21
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1 (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~regout ));

// Location: LCFF_X30_Y17_N27
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg [0]));

// Location: LCCOMB_X30_Y17_N16
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|ir_out[0]~feeder (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|ir_out[0]~feeder_combout  = 
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg [0]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|ir_out[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|ir_out[0]~feeder .lut_mask = 16'hFF00;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|ir_out[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y17_N17
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|ir_out[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|ir_out[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|ir_out [0]));

// Location: LCCOMB_X29_Y13_N26
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~2_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~regout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|ir_out [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~3 .lut_mask = 16'hDD88;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N24
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|ir_out[1]~feeder (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|ir_out[1]~feeder_combout  = 
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg [0]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|ir_out[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|ir_out[1]~feeder .lut_mask = 16'hFF00;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|ir_out[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y16_N25
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|ir_out[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|ir_out[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|ir_out [1]));

// Location: LCCOMB_X29_Y13_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~2_combout ),
	.datab(\~GND~combout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|ir_out [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8 .lut_mask = 16'hDD88;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y13_N29
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8_combout ),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]));

// Location: LCFF_X29_Y13_N27
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~3_combout ),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]));

// Location: LCCOMB_X29_Y12_N30
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0 .lut_mask = 16'h3000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N20
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [7]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0 .lut_mask = 16'hC080;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N6
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~7 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~7 .lut_mask = 16'h44F0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y12_N7
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~7_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]));

// Location: LCCOMB_X29_Y13_N4
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~6 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~5_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~6 .lut_mask = 16'hAFAC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~17 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~6_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~17 .lut_mask = 16'hA088;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y13_N15
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~13_combout ),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]));

// Location: LCFF_X29_Y13_N3
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7_combout ),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]));

// Location: LCCOMB_X29_Y12_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1 .lut_mask = 16'h0004;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N18
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3 (
	.dataa(vcc),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3 .lut_mask = 16'h00CC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N20
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0 .lut_mask = 16'hFAFA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y12_N19
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [3]));

// Location: LCCOMB_X28_Y12_N8
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2 .lut_mask = 16'hFFAA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y12_N9
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [2]));

// Location: LCCOMB_X28_Y12_N22
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1 .lut_mask = 16'h5050;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y12_N23
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [1]));

// Location: LCCOMB_X28_Y12_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0 .lut_mask = 16'hFFAA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y12_N17
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [0]));

// Location: LCCOMB_X29_Y14_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~4 .lut_mask = 16'h0080;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y14_N11
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\altera_internal_jtag~TDIUTAP ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [3]));

// Location: LCCOMB_X29_Y14_N22
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y14_N23
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [2]));

// Location: LCCOMB_X29_Y14_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y14_N3
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [1]));

// Location: LCCOMB_X29_Y14_N26
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y14_N27
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [0]));

// Location: LCCOMB_X29_Y14_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~3 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~3 .lut_mask = 16'h00F0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N6
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~3_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0 .lut_mask = 16'h0800;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y14_N1
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [0]));

// Location: LCCOMB_X28_Y13_N18
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~6 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5 .lut_mask = 16'h33CC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N20
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~7 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~6 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~7_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~8 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~7 .lut_mask = 16'hA505;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N10
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~10 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~10 .lut_mask = 16'hEAC0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y13_N21
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~7_combout ),
	.sdata(vcc),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~9_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]));

// Location: LCCOMB_X28_Y13_N4
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15 .lut_mask = 16'h000F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal .lut_mask = 16'hC0C0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N14
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~9 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~9 .lut_mask = 16'hF0F8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y13_N19
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5_combout ),
	.sdata(vcc),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~9_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]));

// Location: LCCOMB_X28_Y13_N22
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~11 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~8 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~11_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~12 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~11 .lut_mask = 16'h3CCF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X28_Y13_N23
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~11_combout ),
	.sdata(vcc),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~9_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]));

// Location: LCCOMB_X28_Y13_N26
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15 (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~14 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15 .lut_mask = 16'h0FF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X28_Y13_N27
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15_combout ),
	.sdata(vcc),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~9_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]));

// Location: LCCOMB_X27_Y13_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~13 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~12_combout ),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~13 .lut_mask = 16'hA0A0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N14
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~24_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [0]),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~13_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0 .lut_mask = 16'hCCAA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y14_N25
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [1]));

// Location: LCCOMB_X28_Y14_N4
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~13_combout ),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1 .lut_mask = 16'hEE22;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N6
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~21 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~21_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~21 .lut_mask = 16'h2417;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~22 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~21_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~22_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~22 .lut_mask = 16'h44D8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~13_combout ),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~22_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2 .lut_mask = 16'hBB88;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N8
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y14_N9
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [3]));

// Location: LCCOMB_X28_Y14_N8
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~20_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [3]),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~13_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3 .lut_mask = 16'hCCAA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N18
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2 .lut_mask = 16'h2000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y11_N19
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout ));

// Location: LCCOMB_X28_Y14_N30
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0 .lut_mask = 16'h0FFF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena .lut_mask = 16'hF0A0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y14_N9
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout ),
	.sdata(\altera_internal_jtag~TDIUTAP ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [3]));

// Location: LCFF_X28_Y14_N25
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout ),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [2]));

// Location: LCFF_X28_Y14_N5
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout ),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [1]));

// Location: LCFF_X28_Y14_N15
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout ),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [0]));

// Location: LCCOMB_X29_Y12_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0 .lut_mask = 16'hF404;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N14
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2 .lut_mask = 16'hECA0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N6
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[0]~feeder (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[0]~feeder_combout  = 
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [0]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[0]~feeder .lut_mask = 16'hFF00;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y17_N7
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [0]));

// Location: LCCOMB_X29_Y19_N0
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~0 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~0_combout  = 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [0] & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [37]) # 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [36]) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ))))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [37]),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [36]),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [0]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~0 .lut_mask = 16'hFB00;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y19_N1
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [0]));

// Location: LCFF_X30_Y17_N5
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [5]));

// Location: LCCOMB_X29_Y19_N30
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~9 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~9_combout  = 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [5] & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [37]) # 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [36]) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ))))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [37]),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [5]),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [36]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~9 .lut_mask = 16'hCC8C;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y19_N31
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [5]));

// Location: LCCOMB_X28_Y19_N30
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~39 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~39_combout  = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [5])) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout  & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [5])))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [5]),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [5]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~39_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~39 .lut_mask = 16'hCCF0;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N2
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~40 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~40_combout  = 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & (((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout  & 
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~39_combout )))) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [7]))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [7]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~39_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~40_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~40 .lut_mask = 16'h3A0A;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y19_N3
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~40_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[1]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [6]));

// Location: LCCOMB_X28_Y19_N22
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~32 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~32_combout  = 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout  & (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ))) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & 
// (((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [6]))))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [6]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~32_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~32 .lut_mask = 16'h2F20;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y19_N23
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~32_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[1]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [5]));

// Location: LCCOMB_X28_Y19_N26
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~19 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~19_combout  = 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~18_combout  & (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ))) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & 
// (((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [5]))))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~18_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [5]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~19_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~19 .lut_mask = 16'h2F20;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y19_N27
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[1]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [4]));

// Location: LCCOMB_X29_Y19_N24
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~2 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~2_combout  = 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [2] & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [36]) # 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [37]) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ))))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [2]),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [36]),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [37]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~2 .lut_mask = 16'hAA8A;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y19_N25
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [2]));

// Location: LCCOMB_X28_Y19_N28
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~16 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~16_combout  = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout  & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [2]))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [2]))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [2]),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [2]),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~16_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~16 .lut_mask = 16'hCCAA;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N24
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~17 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~17_combout  = 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & (((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout  & 
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~16_combout )))) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [4]))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~16_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~17_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~17 .lut_mask = 16'h4E44;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y19_N25
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~17_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[1]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [3]));

// Location: LCCOMB_X29_Y18_N2
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[3]~feeder (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[3]~feeder_combout  = 
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [3]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[3]~feeder .lut_mask = 16'hFF00;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y18_N3
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [3]));

// Location: LCCOMB_X29_Y20_N16
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~8 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~8_combout  = 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [3])) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout  & 
// (((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [0] & 
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout ))))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [3]),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [0]),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~8 .lut_mask = 16'hD888;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y20_N17
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [0]));

// Location: LCCOMB_X29_Y19_N10
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~11 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~11_combout  = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [0])) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout  & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [0])))

	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [0]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [0]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~11_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~11 .lut_mask = 16'hDD88;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N18
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[1]~feeder (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[1]~feeder_combout  = 
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [1]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[1]~feeder .lut_mask = 16'hFF00;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y17_N19
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [1]));

// Location: LCCOMB_X29_Y19_N4
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~1 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~1_combout  = 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [1] & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [37]) # 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [36]) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ))))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [37]),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [36]),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [1]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~1 .lut_mask = 16'hFB00;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y19_N5
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [1]));

// Location: LCCOMB_X29_Y20_N8
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[1]~0 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[1]~0_combout  = (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [1])) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout  & ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|Equal0~0_combout )))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout ),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [1]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|Equal0~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[1]~0 .lut_mask = 16'hDD88;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N8
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[4]~feeder (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[4]~feeder_combout  = 
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [4]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[4]~feeder .lut_mask = 16'hFF00;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y18_N9
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [4]));

// Location: LCFF_X29_Y20_N9
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[1]~0_combout ),
	.sdata(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [1]));

// Location: LCCOMB_X29_Y19_N6
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~14 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~14_combout  = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [1])) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout  & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [1])))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [1]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~14_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~14 .lut_mask = 16'hCFC0;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N6
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~15 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~15_combout  = 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & (((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout  & 
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~14_combout )))) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [3]))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~14_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~15_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~15 .lut_mask = 16'h4E44;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y19_N7
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[1]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [2]));

// Location: LCCOMB_X28_Y19_N20
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~12 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~12_combout  = 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~11_combout  & (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ))) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & 
// (((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [2]))))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~11_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [2]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~12_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~12 .lut_mask = 16'h5D08;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y19_N21
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[1]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [1]));

// Location: LCCOMB_X29_Y17_N30
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|DRsize.000~feeder (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|DRsize.000~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|DRsize.000~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|DRsize.000~feeder .lut_mask = 16'hFFFF;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|DRsize.000~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y17_N31
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|DRsize.000 (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|DRsize.000~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_uir~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|DRsize.000~regout ));

// Location: LCCOMB_X29_Y17_N16
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[0]~5 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[0]~5_combout  = 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|DRsize.000~regout  & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [1]))) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|DRsize.000~regout  & (\altera_internal_jtag~TDIUTAP ))

	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [1]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|DRsize.000~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[0]~5 .lut_mask = 16'hCCAA;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N26
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~10 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~10_combout  = 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout  & 
// (((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [0])))) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|Mux37~0_combout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg [0])))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|Mux37~0_combout ),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout ),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg [0]),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [0]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~10 .lut_mask = 16'hEC20;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y17_N17
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[0]~5_combout ),
	.sdata(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~10_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [0]));

// Location: LCFF_X27_Y12_N25
cycloneii_lcell_ff \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|tdo~reg0 (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift [0]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|tdo~reg0_regout ));

// Location: LCCOMB_X29_Y12_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [0]),
	.datad(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|tdo~reg0_regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6 .lut_mask = 16'hEC20;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~12 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11 .lut_mask = 16'h55AA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N18
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~14 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~12 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~14_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~15 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~14 .lut_mask = 16'h3C3F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23 .lut_mask = 16'hF0F8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y14_N17
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]));

// Location: LCCOMB_X27_Y14_N20
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~15 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~17 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16 .lut_mask = 16'hA50A;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X27_Y14_N21
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]));

// Location: LCFF_X27_Y14_N23
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]));

// Location: LCCOMB_X27_Y14_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~13 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~13 .lut_mask = 16'hFDFF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N6
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~13_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22 .lut_mask = 16'hF111;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y14_N19
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]));

// Location: LCCOMB_X27_Y14_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4 .lut_mask = 16'hA0A5;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N26
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5 .lut_mask = 16'h0111;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6 .lut_mask = 16'h3000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N30
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7 .lut_mask = 16'h020A;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N8
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8 .lut_mask = 16'h4000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N4
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16 .lut_mask = 16'h5100;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~17 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16_combout ),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~17 .lut_mask = 16'h5044;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N20
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~18 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~18 .lut_mask = 16'hFCF8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y14_N3
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~17_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [3]));

// Location: LCCOMB_X27_Y14_N10
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14 .lut_mask = 16'h2F00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N6
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9 .lut_mask = 16'h3F00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N26
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15 .lut_mask = 16'hFEFA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y14_N27
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [2]));

// Location: LCCOMB_X28_Y14_N22
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12 .lut_mask = 16'hECA0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y14_N23
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [1]));

// Location: LCCOMB_X28_Y14_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10 .lut_mask = 16'hFEFC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y14_N13
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [0]));

// Location: LCCOMB_X29_Y12_N8
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3 .lut_mask = 16'h0100;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N4
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0 .lut_mask = 16'hFFCC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0 .lut_mask = 16'hD8D8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y12_N3
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~regout ));

// Location: LCCOMB_X29_Y12_N26
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4 .lut_mask = 16'hBA00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N22
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5 .lut_mask = 16'h0504;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7 .lut_mask = 16'h0023;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y12_N1
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~regout ));

// Location: LCCOMB_X17_Y18_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell .lut_mask = 16'h0F0F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N10
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [6]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6 .lut_mask = 16'hFAFA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y12_N11
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [6]));

// Location: LCCOMB_X28_Y12_N26
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [6]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7 .lut_mask = 16'hF000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y12_N27
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [7]));

// Location: LCCOMB_X28_Y12_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [7]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4 .lut_mask = 16'hFFFA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y12_N1
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]));

// Location: LCCOMB_X30_Y16_N12
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  = ((\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ) # 
// (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout )) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4])

	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0 .lut_mask = 16'hF3FF;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N6
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~27 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~27_combout  = ((\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout  & 
// !\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout )) # (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout )

	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~27_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~27 .lut_mask = 16'h3B3B;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N26
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~7 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~7_combout  = 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [22] & 
// (((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [36]) # 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [37])) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout )))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [22]),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [36]),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [37]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~7 .lut_mask = 16'hAAA2;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y19_N27
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[22] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [22]));

// Location: LCCOMB_X31_Y19_N22
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~35 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~35_combout  = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [22])) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout  & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [22])))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [22]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [22]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~35_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~35 .lut_mask = 16'hCFC0;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N26
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[23]~feeder (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[23]~feeder_combout  = 
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [23]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [23]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[23]~feeder .lut_mask = 16'hFF00;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y18_N27
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[23] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[23]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [23]));

// Location: LCCOMB_X31_Y18_N2
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~19 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~19_combout  = 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [23] & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [37]) # 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [36]) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ))))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [37]),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [23]),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [36]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~19_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~19 .lut_mask = 16'hCC8C;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y18_N3
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[23] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [23]));

// Location: LCCOMB_X31_Y19_N20
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~58 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~58_combout  = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout  & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [23]))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [23]))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [23]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [23]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~58_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~58 .lut_mask = 16'hFC0C;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N30
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~59 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~59_combout  = 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & 
// (((!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~27_combout  & 
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~58_combout )))) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [25]) # 
// ((!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~27_combout  & 
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~58_combout ))))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [25]),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~27_combout ),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~58_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~59_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~59 .lut_mask = 16'h4F44;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y18_N31
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[24] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~59_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[32]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [24]));

// Location: LCCOMB_X30_Y18_N4
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~36 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~36_combout  = 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~27_combout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~35_combout ))) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [24]) # 
// ((!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~27_combout  & 
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~35_combout ))))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~27_combout ),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~35_combout ),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [24]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~36_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~36 .lut_mask = 16'h7530;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y18_N5
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[23] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~36_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[32]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [23]));

// Location: LCCOMB_X30_Y20_N8
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~12 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~12_combout  = 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [24])) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout  & 
// (((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [21] & 
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout ))))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [24]),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [21]),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~12_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~12 .lut_mask = 16'hACA0;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y20_N9
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[21] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [21]));

// Location: LCCOMB_X30_Y18_N22
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~26 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~26_combout  = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout  & 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [21])) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout  & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [21])))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [21]),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [21]),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~26_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~26 .lut_mask = 16'hAACC;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N8
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~28 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~28_combout  = 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~27_combout  & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~26_combout )))) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [23]) # 
// ((!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~27_combout  & 
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~26_combout ))))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~27_combout ),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [23]),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~26_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~28_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~28 .lut_mask = 16'h7350;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y18_N9
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[22] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~28_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[32]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [22]));

// Location: LCFF_X29_Y18_N31
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[22] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [22]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [22]));

// Location: LCCOMB_X28_Y20_N8
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout  = 
// (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [34] & 
// !\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [34]),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a .lut_mask = 16'h00F0;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y22_N17
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|resetrequest (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [22]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|resetrequest~regout ));

// Location: LCCOMB_X25_Y22_N16
cycloneii_lcell_comb \u0|rst_controller_001|merged_reset~0 (
// Equation(s):
// \u0|rst_controller_001|merged_reset~0_combout  = (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|resetrequest~regout ) # (!\KEY~combout [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|resetrequest~regout ),
	.datad(\KEY~combout [0]),
	.cin(gnd),
	.combout(\u0|rst_controller_001|merged_reset~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rst_controller_001|merged_reset~0 .lut_mask = 16'hF0FF;
defparam \u0|rst_controller_001|merged_reset~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G8
cycloneii_clkctrl \u0|rst_controller_001|merged_reset~0clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\u0|rst_controller_001|merged_reset~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\u0|rst_controller_001|merged_reset~0clkctrl_outclk ));
// synopsys translate_off
defparam \u0|rst_controller_001|merged_reset~0clkctrl .clock_type = "global clock";
defparam \u0|rst_controller_001|merged_reset~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCFF_X64_Y19_N13
cycloneii_lcell_ff \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(\u0|rst_controller_001|merged_reset~0clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [1]));

// Location: LCCOMB_X64_Y19_N2
cycloneii_lcell_comb \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder (
// Equation(s):
// \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout  = \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.cin(gnd),
	.combout(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder .lut_mask = 16'hFF00;
defparam \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y19_N3
cycloneii_lcell_ff \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(\u0|rst_controller_001|merged_reset~0clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [0]));

// Location: LCCOMB_X64_Y19_N0
cycloneii_lcell_comb \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder (
// Equation(s):
// \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout  = \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.cin(gnd),
	.combout(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder .lut_mask = 16'hFF00;
defparam \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y19_N1
cycloneii_lcell_ff \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout ),
	.sdata(gnd),
	.aclr(\u0|rst_controller_001|merged_reset~0clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout ));

// Location: CLKCTRL_G4
cycloneii_clkctrl \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ));
// synopsys translate_off
defparam \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl .clock_type = "global clock";
defparam \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCFF_X34_Y24_N29
cycloneii_lcell_ff \u0|to_sw_sig_s1_translator|waitrequest_reset_override (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|to_sw_sig_s1_translator|waitrequest_reset_override~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|to_sw_sig_s1_translator|waitrequest_reset_override~regout ));

// Location: LCCOMB_X34_Y24_N20
cycloneii_lcell_comb \u0|to_sw_sig_s1_translator|read_latency_shift_reg~0 (
// Equation(s):
// \u0|to_sw_sig_s1_translator|read_latency_shift_reg~0_combout  = (\u0|to_sw_sig_s1_translator|wait_latency_counter[1]~1_combout  & (\u0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout  & 
// \u0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout ))

	.dataa(\u0|to_sw_sig_s1_translator|wait_latency_counter[1]~1_combout ),
	.datab(\u0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout ),
	.datac(\u0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|to_sw_sig_s1_translator|read_latency_shift_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|to_sw_sig_s1_translator|read_latency_shift_reg~0 .lut_mask = 16'h8080;
defparam \u0|to_sw_sig_s1_translator|read_latency_shift_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y24_N21
cycloneii_lcell_ff \u0|to_sw_sig_s1_translator|read_latency_shift_reg[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|to_sw_sig_s1_translator|read_latency_shift_reg~0_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|to_sw_sig_s1_translator|read_latency_shift_reg [0]));

// Location: LCCOMB_X34_Y24_N16
cycloneii_lcell_comb \u0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \u0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout  = (\u0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0] & (\u0|to_sw_sig_s1_translator|waitrequest_reset_override~regout  & 
// (!\u0|to_sw_sig_s1_translator|read_latency_shift_reg [0] & \u0|nios2_qsys_0_data_master_translator|uav_read~0_combout )))

	.dataa(\u0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]),
	.datab(\u0|to_sw_sig_s1_translator|waitrequest_reset_override~regout ),
	.datac(\u0|to_sw_sig_s1_translator|read_latency_shift_reg [0]),
	.datad(\u0|nios2_qsys_0_data_master_translator|uav_read~0_combout ),
	.cin(gnd),
	.combout(\u0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 16'h0800;
defparam \u0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N18
cycloneii_lcell_comb \u0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1 (
// Equation(s):
// \u0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout  = (\u0|to_sw_sig_s1_translator|wait_latency_counter[1]~1_combout  & (\u0|addr_router_001|Equal2~5_combout  & 
// (\u0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout  & \u0|addr_router_001|Equal2~4_combout )))

	.dataa(\u0|to_sw_sig_s1_translator|wait_latency_counter[1]~1_combout ),
	.datab(\u0|addr_router_001|Equal2~5_combout ),
	.datac(\u0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout ),
	.datad(\u0|addr_router_001|Equal2~4_combout ),
	.cin(gnd),
	.combout(\u0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1 .lut_mask = 16'h8000;
defparam \u0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N6
cycloneii_lcell_comb \u0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3 (
// Equation(s):
// \u0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout  = (\u0|to_sw_sig_s1_translator|read_latency_shift_reg~0_combout ) # ((\u0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0] & 
// ((\u0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]) # (!\u0|to_sw_sig_s1_translator|read_latency_shift_reg [0]))))

	.dataa(\u0|to_sw_sig_s1_translator|read_latency_shift_reg [0]),
	.datab(\u0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datac(\u0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]),
	.datad(\u0|to_sw_sig_s1_translator|read_latency_shift_reg~0_combout ),
	.cin(gnd),
	.combout(\u0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3 .lut_mask = 16'hFFD0;
defparam \u0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y24_N7
cycloneii_lcell_ff \u0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]));

// Location: LCCOMB_X34_Y24_N30
cycloneii_lcell_comb \u0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2 (
// Equation(s):
// \u0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout  = (\u0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout ) # 
// ((\u0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & ((!\u0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]) # (!\u0|to_sw_sig_s1_translator|read_latency_shift_reg [0]))))

	.dataa(\u0|to_sw_sig_s1_translator|read_latency_shift_reg [0]),
	.datab(\u0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout ),
	.datac(\u0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datad(\u0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]),
	.cin(gnd),
	.combout(\u0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2 .lut_mask = 16'hDCFC;
defparam \u0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y24_N31
cycloneii_lcell_ff \u0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]));

// Location: LCCOMB_X34_Y24_N24
cycloneii_lcell_comb \u0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent|m0_write~0 (
// Equation(s):
// \u0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout  = (!\u0|nios2_qsys_0|W_alu_result [6] & (!\u0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & (\u0|addr_router_001|Equal2~5_combout  & 
// \u0|addr_router_001|Equal2~2_combout )))

	.dataa(\u0|nios2_qsys_0|W_alu_result [6]),
	.datab(\u0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datac(\u0|addr_router_001|Equal2~5_combout ),
	.datad(\u0|addr_router_001|Equal2~2_combout ),
	.cin(gnd),
	.combout(\u0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent|m0_write~0 .lut_mask = 16'h1000;
defparam \u0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent|m0_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N30
cycloneii_lcell_comb \u0|to_sw_sig_s1_translator|wait_latency_counter[1]~2 (
// Equation(s):
// \u0|to_sw_sig_s1_translator|wait_latency_counter[1]~2_combout  = (!\u0|to_sw_sig_s1_translator|wait_latency_counter[1]~1_combout  & (\u0|to_sw_sig_s1_translator|waitrequest_reset_override~regout  & 
// (\u0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout  & \u0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout )))

	.dataa(\u0|to_sw_sig_s1_translator|wait_latency_counter[1]~1_combout ),
	.datab(\u0|to_sw_sig_s1_translator|waitrequest_reset_override~regout ),
	.datac(\u0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout ),
	.datad(\u0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout ),
	.cin(gnd),
	.combout(\u0|to_sw_sig_s1_translator|wait_latency_counter[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|to_sw_sig_s1_translator|wait_latency_counter[1]~2 .lut_mask = 16'h4000;
defparam \u0|to_sw_sig_s1_translator|wait_latency_counter[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N28
cycloneii_lcell_comb \u0|to_sw_sig_s1_translator|wait_latency_counter~4 (
// Equation(s):
// \u0|to_sw_sig_s1_translator|wait_latency_counter~4_combout  = (\u0|to_sw_sig_s1_translator|wait_latency_counter[1]~2_combout  & (\u0|to_sw_sig_s1_translator|wait_latency_counter [0] $ (\u0|to_sw_sig_s1_translator|wait_latency_counter [1])))

	.dataa(\u0|to_sw_sig_s1_translator|wait_latency_counter [0]),
	.datab(vcc),
	.datac(\u0|to_sw_sig_s1_translator|wait_latency_counter [1]),
	.datad(\u0|to_sw_sig_s1_translator|wait_latency_counter[1]~2_combout ),
	.cin(gnd),
	.combout(\u0|to_sw_sig_s1_translator|wait_latency_counter~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|to_sw_sig_s1_translator|wait_latency_counter~4 .lut_mask = 16'h5A00;
defparam \u0|to_sw_sig_s1_translator|wait_latency_counter~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y24_N29
cycloneii_lcell_ff \u0|to_sw_sig_s1_translator|wait_latency_counter[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|to_sw_sig_s1_translator|wait_latency_counter~4_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|to_sw_sig_s1_translator|wait_latency_counter [1]));

// Location: LCCOMB_X34_Y24_N10
cycloneii_lcell_comb \u0|to_sw_sig_s1_translator|wait_latency_counter[1]~0 (
// Equation(s):
// \u0|to_sw_sig_s1_translator|wait_latency_counter[1]~0_combout  = (\u0|nios2_qsys_0|W_alu_result [6]) # (((\u0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]) # (!\u0|nios2_qsys_0_data_master_translator|uav_write~0_combout )) 
// # (!\u0|addr_router_001|Equal2~5_combout ))

	.dataa(\u0|nios2_qsys_0|W_alu_result [6]),
	.datab(\u0|addr_router_001|Equal2~5_combout ),
	.datac(\u0|nios2_qsys_0_data_master_translator|uav_write~0_combout ),
	.datad(\u0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\u0|to_sw_sig_s1_translator|wait_latency_counter[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|to_sw_sig_s1_translator|wait_latency_counter[1]~0 .lut_mask = 16'hFFBF;
defparam \u0|to_sw_sig_s1_translator|wait_latency_counter[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N10
cycloneii_lcell_comb \u0|to_sw_sig_s1_translator|wait_latency_counter~3 (
// Equation(s):
// \u0|to_sw_sig_s1_translator|wait_latency_counter~3_combout  = (!\u0|to_sw_sig_s1_translator|wait_latency_counter [0] & \u0|to_sw_sig_s1_translator|wait_latency_counter[1]~2_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\u0|to_sw_sig_s1_translator|wait_latency_counter [0]),
	.datad(\u0|to_sw_sig_s1_translator|wait_latency_counter[1]~2_combout ),
	.cin(gnd),
	.combout(\u0|to_sw_sig_s1_translator|wait_latency_counter~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|to_sw_sig_s1_translator|wait_latency_counter~3 .lut_mask = 16'h0F00;
defparam \u0|to_sw_sig_s1_translator|wait_latency_counter~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y24_N11
cycloneii_lcell_ff \u0|to_sw_sig_s1_translator|wait_latency_counter[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|to_sw_sig_s1_translator|wait_latency_counter~3_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|to_sw_sig_s1_translator|wait_latency_counter [0]));

// Location: LCCOMB_X33_Y24_N14
cycloneii_lcell_comb \u0|to_sw_sig_s1_translator|wait_latency_counter[1]~1 (
// Equation(s):
// \u0|to_sw_sig_s1_translator|wait_latency_counter[1]~1_combout  = (!\u0|to_sw_sig_s1_translator|wait_latency_counter [1] & (\u0|to_sw_sig_s1_translator|wait_latency_counter [0] $ (((\u0|addr_router_001|Equal2~2_combout  & 
// !\u0|to_sw_sig_s1_translator|wait_latency_counter[1]~0_combout )))))

	.dataa(\u0|addr_router_001|Equal2~2_combout ),
	.datab(\u0|to_sw_sig_s1_translator|wait_latency_counter [1]),
	.datac(\u0|to_sw_sig_s1_translator|wait_latency_counter[1]~0_combout ),
	.datad(\u0|to_sw_sig_s1_translator|wait_latency_counter [0]),
	.cin(gnd),
	.combout(\u0|to_sw_sig_s1_translator|wait_latency_counter[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|to_sw_sig_s1_translator|wait_latency_counter[1]~1 .lut_mask = 16'h3102;
defparam \u0|to_sw_sig_s1_translator|wait_latency_counter[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N24
cycloneii_lcell_comb \u0|to_hw_sig_s1_translator|read_latency_shift_reg~0 (
// Equation(s):
// \u0|to_hw_sig_s1_translator|read_latency_shift_reg~0_combout  = (!\u0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & !\u0|to_hw_sig_s1_translator|wait_latency_counter [1])

	.dataa(\u0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datab(vcc),
	.datac(\u0|to_hw_sig_s1_translator|wait_latency_counter [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|to_hw_sig_s1_translator|read_latency_shift_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|to_hw_sig_s1_translator|read_latency_shift_reg~0 .lut_mask = 16'h0505;
defparam \u0|to_hw_sig_s1_translator|read_latency_shift_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N26
cycloneii_lcell_comb \u0|to_hw_sig_s1_translator|read_latency_shift_reg~1 (
// Equation(s):
// \u0|to_hw_sig_s1_translator|read_latency_shift_reg~1_combout  = (\u0|to_hw_sig_s1_translator|read_latency_shift_reg~0_combout  & (\u0|addr_router_001|Equal3~1_combout  & (\u0|to_hw_sig_s1_translator|wait_latency_counter [0] $ 
// (\u0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout ))))

	.dataa(\u0|to_hw_sig_s1_translator|wait_latency_counter [0]),
	.datab(\u0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout ),
	.datac(\u0|to_hw_sig_s1_translator|read_latency_shift_reg~0_combout ),
	.datad(\u0|addr_router_001|Equal3~1_combout ),
	.cin(gnd),
	.combout(\u0|to_hw_sig_s1_translator|read_latency_shift_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|to_hw_sig_s1_translator|read_latency_shift_reg~1 .lut_mask = 16'h6000;
defparam \u0|to_hw_sig_s1_translator|read_latency_shift_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N8
cycloneii_lcell_comb \u0|cmd_xbar_demux_001|WideOr0~1 (
// Equation(s):
// \u0|cmd_xbar_demux_001|WideOr0~1_combout  = (\u0|to_hw_data_s1_translator|read_latency_shift_reg~3_combout ) # ((\u0|to_hw_sig_s1_translator|read_latency_shift_reg~1_combout ) # 
// ((\u0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout  & \u0|to_sw_sig_s1_translator|wait_latency_counter[1]~1_combout )))

	.dataa(\u0|to_hw_data_s1_translator|read_latency_shift_reg~3_combout ),
	.datab(\u0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout ),
	.datac(\u0|to_sw_sig_s1_translator|wait_latency_counter[1]~1_combout ),
	.datad(\u0|to_hw_sig_s1_translator|read_latency_shift_reg~1_combout ),
	.cin(gnd),
	.combout(\u0|cmd_xbar_demux_001|WideOr0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_demux_001|WideOr0~1 .lut_mask = 16'hFFEA;
defparam \u0|cmd_xbar_demux_001|WideOr0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N24
cycloneii_lcell_comb \u0|addr_router_001|Equal1~1 (
// Equation(s):
// \u0|addr_router_001|Equal1~1_combout  = (\u0|nios2_qsys_0|W_alu_result [12]) # (((\u0|nios2_qsys_0|W_alu_result [13]) # (!\u0|addr_router_001|Equal1~0_combout )) # (!\u0|nios2_qsys_0|W_alu_result [11]))

	.dataa(\u0|nios2_qsys_0|W_alu_result [12]),
	.datab(\u0|nios2_qsys_0|W_alu_result [11]),
	.datac(\u0|addr_router_001|Equal1~0_combout ),
	.datad(\u0|nios2_qsys_0|W_alu_result [13]),
	.cin(gnd),
	.combout(\u0|addr_router_001|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|addr_router_001|Equal1~1 .lut_mask = 16'hFFBF;
defparam \u0|addr_router_001|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N22
cycloneii_lcell_comb \u0|addr_router_001|src_channel[1]~6 (
// Equation(s):
// \u0|addr_router_001|src_channel[1]~6_combout  = (\u0|nios2_qsys_0|W_alu_result [4]) # ((\u0|nios2_qsys_0|W_alu_result [5]) # ((\u0|nios2_qsys_0|W_alu_result [3]) # (!\u0|nios2_qsys_0|W_alu_result [6])))

	.dataa(\u0|nios2_qsys_0|W_alu_result [4]),
	.datab(\u0|nios2_qsys_0|W_alu_result [5]),
	.datac(\u0|nios2_qsys_0|W_alu_result [6]),
	.datad(\u0|nios2_qsys_0|W_alu_result [3]),
	.cin(gnd),
	.combout(\u0|addr_router_001|src_channel[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|addr_router_001|src_channel[1]~6 .lut_mask = 16'hFFEF;
defparam \u0|addr_router_001|src_channel[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N10
cycloneii_lcell_comb \u0|addr_router_001|src_channel[1]~4 (
// Equation(s):
// \u0|addr_router_001|src_channel[1]~4_combout  = (\u0|addr_router_001|Equal1~1_combout  & (!\u0|addr_router_001|Equal3~1_combout  & ((\u0|addr_router_001|src_channel[1]~6_combout ) # (!\u0|addr_router_001|Equal2~2_combout ))))

	.dataa(\u0|addr_router_001|Equal2~2_combout ),
	.datab(\u0|addr_router_001|Equal1~1_combout ),
	.datac(\u0|addr_router_001|src_channel[1]~6_combout ),
	.datad(\u0|addr_router_001|Equal3~1_combout ),
	.cin(gnd),
	.combout(\u0|addr_router_001|src_channel[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|addr_router_001|src_channel[1]~4 .lut_mask = 16'h00C4;
defparam \u0|addr_router_001|src_channel[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N22
cycloneii_lcell_comb \u0|cmd_xbar_demux_001|sink_ready~3 (
// Equation(s):
// \u0|cmd_xbar_demux_001|sink_ready~3_combout  = (\u0|cmd_xbar_demux_001|sink_ready~2_combout  & (\u0|addr_router_001|src_channel[1]~5_combout  & \u0|addr_router_001|src_channel[1]~4_combout ))

	.dataa(\u0|cmd_xbar_demux_001|sink_ready~2_combout ),
	.datab(vcc),
	.datac(\u0|addr_router_001|src_channel[1]~5_combout ),
	.datad(\u0|addr_router_001|src_channel[1]~4_combout ),
	.cin(gnd),
	.combout(\u0|cmd_xbar_demux_001|sink_ready~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_demux_001|sink_ready~3 .lut_mask = 16'hA000;
defparam \u0|cmd_xbar_demux_001|sink_ready~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N2
cycloneii_lcell_comb \u0|cmd_xbar_demux_001|WideOr0~2 (
// Equation(s):
// \u0|cmd_xbar_demux_001|WideOr0~2_combout  = (\u0|cmd_xbar_demux_001|WideOr0~0_combout ) # ((\u0|cmd_xbar_demux_001|sink_ready~3_combout ) # ((\u0|to_sw_sig_s1_translator|waitrequest_reset_override~regout  & \u0|cmd_xbar_demux_001|WideOr0~1_combout )))

	.dataa(\u0|cmd_xbar_demux_001|WideOr0~0_combout ),
	.datab(\u0|to_sw_sig_s1_translator|waitrequest_reset_override~regout ),
	.datac(\u0|cmd_xbar_demux_001|WideOr0~1_combout ),
	.datad(\u0|cmd_xbar_demux_001|sink_ready~3_combout ),
	.cin(gnd),
	.combout(\u0|cmd_xbar_demux_001|WideOr0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_demux_001|WideOr0~2 .lut_mask = 16'hFFEA;
defparam \u0|cmd_xbar_demux_001|WideOr0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N2
cycloneii_lcell_comb \u0|cmd_xbar_demux_001|sink_ready~0 (
// Equation(s):
// \u0|cmd_xbar_demux_001|sink_ready~0_combout  = (\u0|addr_router_001|Equal5~0_combout  & (\u0|cmd_xbar_mux_002|saved_grant [1] & (\u0|nios2_qsys_0|W_alu_result [5] & \u0|addr_router_001|Equal2~4_combout )))

	.dataa(\u0|addr_router_001|Equal5~0_combout ),
	.datab(\u0|cmd_xbar_mux_002|saved_grant [1]),
	.datac(\u0|nios2_qsys_0|W_alu_result [5]),
	.datad(\u0|addr_router_001|Equal2~4_combout ),
	.cin(gnd),
	.combout(\u0|cmd_xbar_demux_001|sink_ready~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_demux_001|sink_ready~0 .lut_mask = 16'h8000;
defparam \u0|cmd_xbar_demux_001|sink_ready~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N8
cycloneii_lcell_comb \u0|cmd_xbar_demux_001|sink_ready~1 (
// Equation(s):
// \u0|cmd_xbar_demux_001|sink_ready~1_combout  = (\u0|sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~0_combout  & (!\u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & 
// (\u0|jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override~regout  & \u0|cmd_xbar_demux_001|sink_ready~0_combout )))

	.dataa(\u0|sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~0_combout ),
	.datab(\u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datac(\u0|jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override~regout ),
	.datad(\u0|cmd_xbar_demux_001|sink_ready~0_combout ),
	.cin(gnd),
	.combout(\u0|cmd_xbar_demux_001|sink_ready~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_demux_001|sink_ready~1 .lut_mask = 16'h2000;
defparam \u0|cmd_xbar_demux_001|sink_ready~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N20
cycloneii_lcell_comb \u0|nios2_qsys_0_data_master_translator|av_waitrequest~5 (
// Equation(s):
// \u0|nios2_qsys_0_data_master_translator|av_waitrequest~5_combout  = (\u0|jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override~regout  & ((\u0|cmd_xbar_demux_001|WideOr0~2_combout ) # (\u0|cmd_xbar_demux_001|sink_ready~1_combout )))

	.dataa(vcc),
	.datab(\u0|cmd_xbar_demux_001|WideOr0~2_combout ),
	.datac(\u0|jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override~regout ),
	.datad(\u0|cmd_xbar_demux_001|sink_ready~1_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0_data_master_translator|av_waitrequest~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0_data_master_translator|av_waitrequest~5 .lut_mask = 16'hF0C0;
defparam \u0|nios2_qsys_0_data_master_translator|av_waitrequest~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N16
cycloneii_lcell_comb \u0|nios2_qsys_0_data_master_translator|write_accepted~0 (
// Equation(s):
// \u0|nios2_qsys_0_data_master_translator|write_accepted~0_combout  = (\u0|nios2_qsys_0_data_master_translator|av_waitrequest~7_combout  & ((\u0|nios2_qsys_0_data_master_translator|write_accepted~regout ) # 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_test_bench|d_write~regout  & \u0|nios2_qsys_0_data_master_translator|av_waitrequest~5_combout ))))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_test_bench|d_write~regout ),
	.datab(\u0|nios2_qsys_0_data_master_translator|av_waitrequest~7_combout ),
	.datac(\u0|nios2_qsys_0_data_master_translator|write_accepted~regout ),
	.datad(\u0|nios2_qsys_0_data_master_translator|av_waitrequest~5_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0_data_master_translator|write_accepted~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0_data_master_translator|write_accepted~0 .lut_mask = 16'hC8C0;
defparam \u0|nios2_qsys_0_data_master_translator|write_accepted~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y24_N17
cycloneii_lcell_ff \u0|nios2_qsys_0_data_master_translator|write_accepted (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0_data_master_translator|write_accepted~0_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0_data_master_translator|write_accepted~regout ));

// Location: LCCOMB_X33_Y23_N24
cycloneii_lcell_comb \u0|nios2_qsys_0_data_master_translator|uav_write~0 (
// Equation(s):
// \u0|nios2_qsys_0_data_master_translator|uav_write~0_combout  = (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_test_bench|d_write~regout  & !\u0|nios2_qsys_0_data_master_translator|write_accepted~regout )

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_test_bench|d_write~regout ),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0_data_master_translator|write_accepted~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0_data_master_translator|uav_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0_data_master_translator|uav_write~0 .lut_mask = 16'h0A0A;
defparam \u0|nios2_qsys_0_data_master_translator|uav_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N26
cycloneii_lcell_comb \u0|jtag_uart_0|fifo_wr~0 (
// Equation(s):
// \u0|jtag_uart_0|fifo_wr~0_combout  = (\u0|jtag_uart_0|av_waitrequest~1_combout  & (\u0|nios2_qsys_0_data_master_translator|uav_write~0_combout  & (!\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout  & 
// !\u0|nios2_qsys_0|W_alu_result [2])))

	.dataa(\u0|jtag_uart_0|av_waitrequest~1_combout ),
	.datab(\u0|nios2_qsys_0_data_master_translator|uav_write~0_combout ),
	.datac(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout ),
	.datad(\u0|nios2_qsys_0|W_alu_result [2]),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|fifo_wr~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|fifo_wr~0 .lut_mask = 16'h0008;
defparam \u0|jtag_uart_0|fifo_wr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y21_N27
cycloneii_lcell_ff \u0|jtag_uart_0|fifo_wr (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|fifo_wr~0_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|fifo_wr~regout ));

// Location: LCFF_X27_Y21_N27
cycloneii_lcell_ff \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [3]));

// Location: LCFF_X27_Y21_N25
cycloneii_lcell_ff \u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [2]));

// Location: LCCOMB_X28_Y21_N14
cycloneii_lcell_comb \u0|jtag_uart_0|LessThan0~0 (
// Equation(s):
// \u0|jtag_uart_0|LessThan0~0_combout  = (\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [3] & 
// ((\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [1]) # ((\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [0]) # 
// (\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [2]))))

	.dataa(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [1]),
	.datab(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [3]),
	.datac(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [0]),
	.datad(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [2]),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|LessThan0~0 .lut_mask = 16'hCCC8;
defparam \u0|jtag_uart_0|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N8
cycloneii_lcell_comb \u0|jtag_uart_0|LessThan0~1 (
// Equation(s):
// \u0|jtag_uart_0|LessThan0~1_combout  = (!\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [5] & (!\u0|jtag_uart_0|LessThan0~0_combout  & 
// (!\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout  & !\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [4])))

	.dataa(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [5]),
	.datab(\u0|jtag_uart_0|LessThan0~0_combout ),
	.datac(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout ),
	.datad(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [4]),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|LessThan0~1 .lut_mask = 16'h0001;
defparam \u0|jtag_uart_0|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y21_N9
cycloneii_lcell_ff \u0|jtag_uart_0|fifo_AE (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|LessThan0~1_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|fifo_AE~regout ));

// Location: LCCOMB_X32_Y21_N2
cycloneii_lcell_comb \u0|jtag_uart_0|av_readdata[9] (
// Equation(s):
// \u0|jtag_uart_0|av_readdata [9] = (\u0|jtag_uart_0|fifo_AE~regout  & \u0|jtag_uart_0|ien_AE~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\u0|jtag_uart_0|fifo_AE~regout ),
	.datad(\u0|jtag_uart_0|ien_AE~regout ),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|av_readdata [9]),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|av_readdata[9] .lut_mask = 16'hF000;
defparam \u0|jtag_uart_0|av_readdata[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N10
cycloneii_lcell_comb \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|jupdate~1 (
	.dataa(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|jupdate~0_combout ),
	.datab(vcc),
	.datac(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|jupdate~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|jupdate~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|jupdate~1 .lut_mask = 16'h5AF0;
defparam \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|jupdate~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y16_N11
cycloneii_lcell_ff \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|jupdate (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|jupdate~1_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|jupdate~regout ));

// Location: LCCOMB_X27_Y17_N18
cycloneii_lcell_comb \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|jupdate1~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|jupdate~regout ),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|jupdate1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|jupdate1~feeder .lut_mask = 16'hFF00;
defparam \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|jupdate1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y17_N19
cycloneii_lcell_ff \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|jupdate1 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|jupdate1~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|jupdate1~regout ));

// Location: LCFF_X27_Y17_N29
cycloneii_lcell_ff \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|jupdate2 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|jupdate1~regout ),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|jupdate2~regout ));

// Location: LCCOMB_X27_Y17_N28
cycloneii_lcell_comb \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|always2~1 (
	.dataa(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|jupdate1~regout ),
	.datab(vcc),
	.datac(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|jupdate2~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|always2~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|always2~1 .lut_mask = 16'h5A5A;
defparam \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|always2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N10
cycloneii_lcell_comb \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|t_pause~0 (
	.dataa(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|always2~0_combout ),
	.datab(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|always2~1_combout ),
	.datac(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rst2~regout ),
	.datad(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|t_ena~0_combout ),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|t_pause~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|t_pause~0 .lut_mask = 16'hC0E0;
defparam \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|t_pause~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y17_N11
cycloneii_lcell_ff \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|t_pause~0_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0_regout ));

// Location: LCCOMB_X32_Y21_N26
cycloneii_lcell_comb \u0|jtag_uart_0|pause_irq~0 (
// Equation(s):
// \u0|jtag_uart_0|pause_irq~0_combout  = (\u0|jtag_uart_0|read_0~regout  & (\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout  & 
// ((\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0_regout )))) # (!\u0|jtag_uart_0|read_0~regout  & ((\u0|jtag_uart_0|pause_irq~regout ) # 
// ((\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout  & \u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0_regout ))))

	.dataa(\u0|jtag_uart_0|read_0~regout ),
	.datab(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout ),
	.datac(\u0|jtag_uart_0|pause_irq~regout ),
	.datad(\u0|jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0_regout ),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|pause_irq~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|pause_irq~0 .lut_mask = 16'hDC50;
defparam \u0|jtag_uart_0|pause_irq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y21_N27
cycloneii_lcell_ff \u0|jtag_uart_0|pause_irq (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|pause_irq~0_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|pause_irq~regout ));

// Location: LCCOMB_X25_Y16_N2
cycloneii_lcell_comb \u0|jtag_uart_0|Add0~0 (
// Equation(s):
// \u0|jtag_uart_0|Add0~0_combout  = (\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [1] & 
// (!\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [0] & VCC)) # (!\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [1] & 
// (\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [0] $ (GND)))
// \u0|jtag_uart_0|Add0~1  = CARRY((!\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [1] & !\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q 
// [0]))

	.dataa(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [1]),
	.datab(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|Add0~0_combout ),
	.cout(\u0|jtag_uart_0|Add0~1 ));
// synopsys translate_off
defparam \u0|jtag_uart_0|Add0~0 .lut_mask = 16'h6611;
defparam \u0|jtag_uart_0|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N4
cycloneii_lcell_comb \u0|jtag_uart_0|Add0~2 (
// Equation(s):
// \u0|jtag_uart_0|Add0~2_combout  = (\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [2] & ((\u0|jtag_uart_0|Add0~1 ) # (GND))) # 
// (!\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [2] & (!\u0|jtag_uart_0|Add0~1 ))
// \u0|jtag_uart_0|Add0~3  = CARRY((\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [2]) # (!\u0|jtag_uart_0|Add0~1 ))

	.dataa(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|jtag_uart_0|Add0~1 ),
	.combout(\u0|jtag_uart_0|Add0~2_combout ),
	.cout(\u0|jtag_uart_0|Add0~3 ));
// synopsys translate_off
defparam \u0|jtag_uart_0|Add0~2 .lut_mask = 16'hA5AF;
defparam \u0|jtag_uart_0|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N28
cycloneii_lcell_comb \u0|jtag_uart_0|LessThan1~0 (
// Equation(s):
// \u0|jtag_uart_0|LessThan1~0_combout  = (\u0|jtag_uart_0|Add0~4_combout  & ((\u0|jtag_uart_0|Add0~0_combout ) # ((\u0|jtag_uart_0|Add0~2_combout ) # (\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q 
// [0]))))

	.dataa(\u0|jtag_uart_0|Add0~4_combout ),
	.datab(\u0|jtag_uart_0|Add0~0_combout ),
	.datac(\u0|jtag_uart_0|Add0~2_combout ),
	.datad(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [0]),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|LessThan1~0 .lut_mask = 16'hAAA8;
defparam \u0|jtag_uart_0|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N8
cycloneii_lcell_comb \u0|jtag_uart_0|Add0~6 (
// Equation(s):
// \u0|jtag_uart_0|Add0~6_combout  = (\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [4] & ((\u0|jtag_uart_0|Add0~5 ) # (GND))) # 
// (!\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [4] & (!\u0|jtag_uart_0|Add0~5 ))
// \u0|jtag_uart_0|Add0~7  = CARRY((\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [4]) # (!\u0|jtag_uart_0|Add0~5 ))

	.dataa(vcc),
	.datab(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|jtag_uart_0|Add0~5 ),
	.combout(\u0|jtag_uart_0|Add0~6_combout ),
	.cout(\u0|jtag_uart_0|Add0~7 ));
// synopsys translate_off
defparam \u0|jtag_uart_0|Add0~6 .lut_mask = 16'hC3CF;
defparam \u0|jtag_uart_0|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N10
cycloneii_lcell_comb \u0|jtag_uart_0|Add0~8 (
// Equation(s):
// \u0|jtag_uart_0|Add0~8_combout  = (\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [5] & (!\u0|jtag_uart_0|Add0~7  & VCC)) # 
// (!\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [5] & (\u0|jtag_uart_0|Add0~7  $ (GND)))
// \u0|jtag_uart_0|Add0~9  = CARRY((!\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [5] & !\u0|jtag_uart_0|Add0~7 ))

	.dataa(vcc),
	.datab(\u0|jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|jtag_uart_0|Add0~7 ),
	.combout(\u0|jtag_uart_0|Add0~8_combout ),
	.cout(\u0|jtag_uart_0|Add0~9 ));
// synopsys translate_off
defparam \u0|jtag_uart_0|Add0~8 .lut_mask = 16'h3C03;
defparam \u0|jtag_uart_0|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N14
cycloneii_lcell_comb \u0|jtag_uart_0|Add0~12 (
// Equation(s):
// \u0|jtag_uart_0|Add0~12_combout  = !\u0|jtag_uart_0|Add0~11 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|jtag_uart_0|Add0~11 ),
	.combout(\u0|jtag_uart_0|Add0~12_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|Add0~12 .lut_mask = 16'h0F0F;
defparam \u0|jtag_uart_0|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N22
cycloneii_lcell_comb \u0|jtag_uart_0|LessThan1~1 (
// Equation(s):
// \u0|jtag_uart_0|LessThan1~1_combout  = (\u0|jtag_uart_0|Add0~6_combout ) # (\u0|jtag_uart_0|Add0~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\u0|jtag_uart_0|Add0~6_combout ),
	.datad(\u0|jtag_uart_0|Add0~8_combout ),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|LessThan1~1 .lut_mask = 16'hFFF0;
defparam \u0|jtag_uart_0|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N26
cycloneii_lcell_comb \u0|jtag_uart_0|LessThan1~2 (
// Equation(s):
// \u0|jtag_uart_0|LessThan1~2_combout  = (!\u0|jtag_uart_0|Add0~10_combout  & (!\u0|jtag_uart_0|LessThan1~0_combout  & (\u0|jtag_uart_0|Add0~12_combout  & !\u0|jtag_uart_0|LessThan1~1_combout )))

	.dataa(\u0|jtag_uart_0|Add0~10_combout ),
	.datab(\u0|jtag_uart_0|LessThan1~0_combout ),
	.datac(\u0|jtag_uart_0|Add0~12_combout ),
	.datad(\u0|jtag_uart_0|LessThan1~1_combout ),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|LessThan1~2 .lut_mask = 16'h0010;
defparam \u0|jtag_uart_0|LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y16_N27
cycloneii_lcell_ff \u0|jtag_uart_0|fifo_AF (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|LessThan1~2_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|fifo_AF~regout ));

// Location: LCCOMB_X32_Y21_N28
cycloneii_lcell_comb \u0|jtag_uart_0|av_readdata[8]~1 (
// Equation(s):
// \u0|jtag_uart_0|av_readdata[8]~1_combout  = (\u0|jtag_uart_0|ien_AF~regout  & ((\u0|jtag_uart_0|pause_irq~regout ) # (\u0|jtag_uart_0|fifo_AF~regout )))

	.dataa(\u0|jtag_uart_0|ien_AF~regout ),
	.datab(\u0|jtag_uart_0|pause_irq~regout ),
	.datac(\u0|jtag_uart_0|fifo_AF~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|av_readdata[8]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|av_readdata[8]~1 .lut_mask = 16'hA8A8;
defparam \u0|jtag_uart_0|av_readdata[8]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N20
cycloneii_lcell_comb \u0|nios2_qsys_0|W_ipending_reg_nxt[5]~0 (
// Equation(s):
// \u0|nios2_qsys_0|W_ipending_reg_nxt[5]~0_combout  = (\u0|nios2_qsys_0|W_ienable_reg [5] & (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_ienable [5] & ((\u0|jtag_uart_0|av_readdata [9]) # 
// (\u0|jtag_uart_0|av_readdata[8]~1_combout ))))

	.dataa(\u0|nios2_qsys_0|W_ienable_reg [5]),
	.datab(\u0|jtag_uart_0|av_readdata [9]),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_ienable [5]),
	.datad(\u0|jtag_uart_0|av_readdata[8]~1_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|W_ipending_reg_nxt[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|W_ipending_reg_nxt[5]~0 .lut_mask = 16'h0A08;
defparam \u0|nios2_qsys_0|W_ipending_reg_nxt[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y21_N21
cycloneii_lcell_ff \u0|nios2_qsys_0|W_ipending_reg[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|W_ipending_reg_nxt[5]~0_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|W_ipending_reg [5]));

// Location: LCCOMB_X38_Y21_N22
cycloneii_lcell_comb \u0|nios2_qsys_0|D_iw[10]~0 (
// Equation(s):
// \u0|nios2_qsys_0|D_iw[10]~0_combout  = (\u0|nios2_qsys_0|W_status_reg_pie~regout  & (!\u0|nios2_qsys_0|W_ipending_reg [5] & ((\u0|nios2_qsys_0|hbreak_enabled~regout ) # (!\u0|nios2_qsys_0|hbreak_req~0_combout )))) # 
// (!\u0|nios2_qsys_0|W_status_reg_pie~regout  & (((\u0|nios2_qsys_0|hbreak_enabled~regout )) # (!\u0|nios2_qsys_0|hbreak_req~0_combout )))

	.dataa(\u0|nios2_qsys_0|W_status_reg_pie~regout ),
	.datab(\u0|nios2_qsys_0|hbreak_req~0_combout ),
	.datac(\u0|nios2_qsys_0|W_ipending_reg [5]),
	.datad(\u0|nios2_qsys_0|hbreak_enabled~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|D_iw[10]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|D_iw[10]~0 .lut_mask = 16'h5F13;
defparam \u0|nios2_qsys_0|D_iw[10]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N20
cycloneii_lcell_comb \u0|nios2_qsys_0|F_iw[13]~22 (
// Equation(s):
// \u0|nios2_qsys_0|F_iw[13]~22_combout  = (\u0|nios2_qsys_0|F_iw[13]~21_combout ) # ((\u0|rsp_xbar_mux|src_payload~1_combout ) # (!\u0|nios2_qsys_0|D_iw[10]~0_combout ))

	.dataa(\u0|nios2_qsys_0|F_iw[13]~21_combout ),
	.datab(\u0|rsp_xbar_mux|src_payload~1_combout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|D_iw[10]~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_iw[13]~22_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_iw[13]~22 .lut_mask = 16'hEEFF;
defparam \u0|nios2_qsys_0|F_iw[13]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y20_N21
cycloneii_lcell_ff \u0|nios2_qsys_0|D_iw[13] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|F_iw[13]~22_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|D_iw [13]));

// Location: LCCOMB_X42_Y21_N14
cycloneii_lcell_comb \u0|nios2_qsys_0|D_ctrl_exception~0 (
// Equation(s):
// \u0|nios2_qsys_0|D_ctrl_exception~0_combout  = ((\u0|nios2_qsys_0|D_iw [2]) # ((\u0|nios2_qsys_0|D_iw [14] & !\u0|nios2_qsys_0|D_iw [15]))) # (!\u0|nios2_qsys_0|D_iw [13])

	.dataa(\u0|nios2_qsys_0|D_iw [14]),
	.datab(\u0|nios2_qsys_0|D_iw [13]),
	.datac(\u0|nios2_qsys_0|D_iw [2]),
	.datad(\u0|nios2_qsys_0|D_iw [15]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|D_ctrl_exception~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|D_ctrl_exception~0 .lut_mask = 16'hF3FB;
defparam \u0|nios2_qsys_0|D_ctrl_exception~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N2
cycloneii_lcell_comb \u0|nios2_qsys_0|D_ctrl_exception~2 (
// Equation(s):
// \u0|nios2_qsys_0|D_ctrl_exception~2_combout  = (\u0|nios2_qsys_0|D_ctrl_exception~1_combout ) # ((\u0|nios2_qsys_0|D_ctrl_exception~0_combout ) # ((\u0|nios2_qsys_0|D_iw [16]) # (!\u0|nios2_qsys_0|Equal2~0_combout )))

	.dataa(\u0|nios2_qsys_0|D_ctrl_exception~1_combout ),
	.datab(\u0|nios2_qsys_0|D_ctrl_exception~0_combout ),
	.datac(\u0|nios2_qsys_0|D_iw [16]),
	.datad(\u0|nios2_qsys_0|Equal2~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|D_ctrl_exception~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|D_ctrl_exception~2 .lut_mask = 16'hFEFF;
defparam \u0|nios2_qsys_0|D_ctrl_exception~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N30
cycloneii_lcell_comb \u0|nios2_qsys_0|D_ctrl_exception~4 (
// Equation(s):
// \u0|nios2_qsys_0|D_ctrl_exception~4_combout  = (\u0|nios2_qsys_0|D_ctrl_exception~3_combout  & (\u0|nios2_qsys_0|Equal101~5_combout  & (\u0|nios2_qsys_0|Equal2~9_combout  & \u0|nios2_qsys_0|Equal2~0_combout )))

	.dataa(\u0|nios2_qsys_0|D_ctrl_exception~3_combout ),
	.datab(\u0|nios2_qsys_0|Equal101~5_combout ),
	.datac(\u0|nios2_qsys_0|Equal2~9_combout ),
	.datad(\u0|nios2_qsys_0|Equal2~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|D_ctrl_exception~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|D_ctrl_exception~4 .lut_mask = 16'h8000;
defparam \u0|nios2_qsys_0|D_ctrl_exception~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N20
cycloneii_lcell_comb \u0|nios2_qsys_0|D_ctrl_exception (
// Equation(s):
// \u0|nios2_qsys_0|D_ctrl_exception~combout  = (\u0|nios2_qsys_0|Equal2~11_combout ) # (((\u0|nios2_qsys_0|D_ctrl_exception~4_combout ) # (!\u0|nios2_qsys_0|D_ctrl_exception~5_combout )) # (!\u0|nios2_qsys_0|D_ctrl_exception~2_combout ))

	.dataa(\u0|nios2_qsys_0|Equal2~11_combout ),
	.datab(\u0|nios2_qsys_0|D_ctrl_exception~2_combout ),
	.datac(\u0|nios2_qsys_0|D_ctrl_exception~5_combout ),
	.datad(\u0|nios2_qsys_0|D_ctrl_exception~4_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|D_ctrl_exception~combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|D_ctrl_exception .lut_mask = 16'hFFBF;
defparam \u0|nios2_qsys_0|D_ctrl_exception .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y22_N21
cycloneii_lcell_ff \u0|nios2_qsys_0|R_ctrl_exception (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|D_ctrl_exception~combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|R_ctrl_exception~regout ));

// Location: LCCOMB_X45_Y20_N12
cycloneii_lcell_comb \u0|nios2_qsys_0|F_pc_no_crst_nxt[9]~5 (
// Equation(s):
// \u0|nios2_qsys_0|F_pc_no_crst_nxt[9]~5_combout  = (\u0|nios2_qsys_0|R_ctrl_break~regout ) # ((\u0|nios2_qsys_0|F_pc_sel_nxt.10~0_combout  & (\u0|nios2_qsys_0|F_pc_plus_one[9]~18_combout )) # (!\u0|nios2_qsys_0|F_pc_sel_nxt.10~0_combout  & 
// ((\u0|nios2_qsys_0|E_arith_result[11]~2_combout ))))

	.dataa(\u0|nios2_qsys_0|R_ctrl_break~regout ),
	.datab(\u0|nios2_qsys_0|F_pc_plus_one[9]~18_combout ),
	.datac(\u0|nios2_qsys_0|F_pc_sel_nxt.10~0_combout ),
	.datad(\u0|nios2_qsys_0|E_arith_result[11]~2_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_pc_no_crst_nxt[9]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_pc_no_crst_nxt[9]~5 .lut_mask = 16'hEFEA;
defparam \u0|nios2_qsys_0|F_pc_no_crst_nxt[9]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N28
cycloneii_lcell_comb \u0|nios2_qsys_0|F_pc_no_crst_nxt[9]~6 (
// Equation(s):
// \u0|nios2_qsys_0|F_pc_no_crst_nxt[9]~6_combout  = (!\u0|nios2_qsys_0|R_ctrl_exception~regout  & \u0|nios2_qsys_0|F_pc_no_crst_nxt[9]~5_combout )

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|R_ctrl_exception~regout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|F_pc_no_crst_nxt[9]~5_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_pc_no_crst_nxt[9]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_pc_no_crst_nxt[9]~6 .lut_mask = 16'h3300;
defparam \u0|nios2_qsys_0|F_pc_no_crst_nxt[9]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y20_N29
cycloneii_lcell_ff \u0|nios2_qsys_0|F_pc[9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|F_pc_no_crst_nxt[9]~6_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|W_valid~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|F_pc [9]));

// Location: LCCOMB_X41_Y21_N22
cycloneii_lcell_comb \u0|addr_router|Equal1~0 (
// Equation(s):
// \u0|addr_router|Equal1~0_combout  = (\u0|nios2_qsys_0|F_pc [14] & (\u0|nios2_qsys_0|F_pc [15] & (!\u0|nios2_qsys_0|F_pc [13] & !\u0|nios2_qsys_0|F_pc [12])))

	.dataa(\u0|nios2_qsys_0|F_pc [14]),
	.datab(\u0|nios2_qsys_0|F_pc [15]),
	.datac(\u0|nios2_qsys_0|F_pc [13]),
	.datad(\u0|nios2_qsys_0|F_pc [12]),
	.cin(gnd),
	.combout(\u0|addr_router|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|addr_router|Equal1~0 .lut_mask = 16'h0008;
defparam \u0|addr_router|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N14
cycloneii_lcell_comb \u0|addr_router|Equal1~1 (
// Equation(s):
// \u0|addr_router|Equal1~1_combout  = (!\u0|nios2_qsys_0|F_pc [10] & (\u0|nios2_qsys_0|F_pc [9] & (!\u0|nios2_qsys_0|F_pc [11] & \u0|addr_router|Equal1~0_combout )))

	.dataa(\u0|nios2_qsys_0|F_pc [10]),
	.datab(\u0|nios2_qsys_0|F_pc [9]),
	.datac(\u0|nios2_qsys_0|F_pc [11]),
	.datad(\u0|addr_router|Equal1~0_combout ),
	.cin(gnd),
	.combout(\u0|addr_router|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|addr_router|Equal1~1 .lut_mask = 16'h0400;
defparam \u0|addr_router|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N22
cycloneii_lcell_comb \u0|cmd_xbar_demux|src0_valid~3 (
// Equation(s):
// \u0|cmd_xbar_demux|src0_valid~3_combout  = (!\u0|nios2_qsys_0_instruction_master_translator|read_accepted~regout  & (!\u0|nios2_qsys_0|i_read~regout  & \u0|addr_router|Equal1~1_combout ))

	.dataa(\u0|nios2_qsys_0_instruction_master_translator|read_accepted~regout ),
	.datab(\u0|nios2_qsys_0|i_read~regout ),
	.datac(vcc),
	.datad(\u0|addr_router|Equal1~1_combout ),
	.cin(gnd),
	.combout(\u0|cmd_xbar_demux|src0_valid~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_demux|src0_valid~3 .lut_mask = 16'h1100;
defparam \u0|cmd_xbar_demux|src0_valid~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N12
cycloneii_lcell_comb \u0|cmd_xbar_mux|arb|top_priority_reg[0]~2 (
// Equation(s):
// \u0|cmd_xbar_mux|arb|top_priority_reg[0]~2_combout  = (\u0|cmd_xbar_mux|update_grant~1_combout  & ((\u0|cmd_xbar_demux|src0_valid~3_combout ) # ((\u0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout  & 
// !\u0|addr_router_001|Equal1~1_combout ))))

	.dataa(\u0|cmd_xbar_mux|update_grant~1_combout ),
	.datab(\u0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout ),
	.datac(\u0|cmd_xbar_demux|src0_valid~3_combout ),
	.datad(\u0|addr_router_001|Equal1~1_combout ),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux|arb|top_priority_reg[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux|arb|top_priority_reg[0]~2 .lut_mask = 16'hA0A8;
defparam \u0|cmd_xbar_mux|arb|top_priority_reg[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y21_N25
cycloneii_lcell_ff \u0|cmd_xbar_mux|arb|top_priority_reg[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|cmd_xbar_mux|arb|top_priority_reg[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cmd_xbar_mux|arb|top_priority_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|cmd_xbar_mux|arb|top_priority_reg [1]));

// Location: LCCOMB_X36_Y21_N14
cycloneii_lcell_comb \u0|cmd_xbar_mux|arb|grant[0]~1 (
// Equation(s):
// \u0|cmd_xbar_mux|arb|grant[0]~1_combout  = (\u0|cmd_xbar_demux|src0_valid~3_combout  & (((!\u0|cmd_xbar_demux_001|src0_valid~0_combout  & \u0|cmd_xbar_mux|arb|top_priority_reg [1])) # (!\u0|cmd_xbar_mux|arb|top_priority_reg [0])))

	.dataa(\u0|cmd_xbar_demux_001|src0_valid~0_combout ),
	.datab(\u0|cmd_xbar_mux|arb|top_priority_reg [1]),
	.datac(\u0|cmd_xbar_demux|src0_valid~3_combout ),
	.datad(\u0|cmd_xbar_mux|arb|top_priority_reg [0]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux|arb|grant[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux|arb|grant[0]~1 .lut_mask = 16'h40F0;
defparam \u0|cmd_xbar_mux|arb|grant[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y21_N15
cycloneii_lcell_ff \u0|cmd_xbar_mux|saved_grant[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|cmd_xbar_mux|arb|grant[0]~1_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cmd_xbar_mux|update_grant~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|cmd_xbar_mux|saved_grant [0]));

// Location: LCCOMB_X36_Y21_N2
cycloneii_lcell_comb \u0|cmd_xbar_mux|WideOr1 (
// Equation(s):
// \u0|cmd_xbar_mux|WideOr1~combout  = (\u0|cmd_xbar_demux_001|src0_valid~0_combout  & ((\u0|cmd_xbar_mux|saved_grant [1]) # ((\u0|cmd_xbar_mux|saved_grant [0] & \u0|cmd_xbar_demux|src0_valid~3_combout )))) # (!\u0|cmd_xbar_demux_001|src0_valid~0_combout  & 
// (\u0|cmd_xbar_mux|saved_grant [0] & (\u0|cmd_xbar_demux|src0_valid~3_combout )))

	.dataa(\u0|cmd_xbar_demux_001|src0_valid~0_combout ),
	.datab(\u0|cmd_xbar_mux|saved_grant [0]),
	.datac(\u0|cmd_xbar_demux|src0_valid~3_combout ),
	.datad(\u0|cmd_xbar_mux|saved_grant [1]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux|WideOr1~combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux|WideOr1 .lut_mask = 16'hEAC0;
defparam \u0|cmd_xbar_mux|WideOr1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N4
cycloneii_lcell_comb \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~0 (
// Equation(s):
// \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~0_combout  = (\u0|cmd_xbar_mux|saved_grant [1] & (!\u0|nios2_qsys_0_data_master_translator|read_accepted~regout  & \u0|nios2_qsys_0|d_read~regout ))

	.dataa(vcc),
	.datab(\u0|cmd_xbar_mux|saved_grant [1]),
	.datac(\u0|nios2_qsys_0_data_master_translator|read_accepted~regout ),
	.datad(\u0|nios2_qsys_0|d_read~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~0 .lut_mask = 16'h0C00;
defparam \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N30
cycloneii_lcell_comb \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~1 (
// Equation(s):
// \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~1_combout  = (\u0|cmd_xbar_mux|WideOr1~combout  & ((\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~0_combout ) # 
// ((\u0|cmd_xbar_demux|src0_valid~2_combout  & \u0|cmd_xbar_mux|saved_grant [0]))))

	.dataa(\u0|cmd_xbar_demux|src0_valid~2_combout ),
	.datab(\u0|cmd_xbar_mux|WideOr1~combout ),
	.datac(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~0_combout ),
	.datad(\u0|cmd_xbar_mux|saved_grant [0]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~1 .lut_mask = 16'hC8C0;
defparam \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N26
cycloneii_lcell_comb \u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg~0 (
// Equation(s):
// \u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg~0_combout  = (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|waitrequest~regout  & 
// (\u0|jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override~regout  & (!\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & 
// \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~1_combout )))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|waitrequest~regout ),
	.datab(\u0|jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override~regout ),
	.datac(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datad(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~1_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg~0 .lut_mask = 16'h0400;
defparam \u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y21_N27
cycloneii_lcell_ff \u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg~0_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg [0]));

// Location: LCCOMB_X35_Y21_N14
cycloneii_lcell_comb \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3 (
// Equation(s):
// \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout  = (\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0] & 
// ((\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]) # (!\u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg [0])))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]),
	.datac(\u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg [0]),
	.datad(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3 .lut_mask = 16'hCC0C;
defparam \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N2
cycloneii_lcell_comb \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4 (
// Equation(s):
// \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4_combout  = (\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout ) # 
// ((!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|waitrequest~regout  & (!\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & 
// \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~1_combout )))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|waitrequest~regout ),
	.datab(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datac(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout ),
	.datad(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~1_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4 .lut_mask = 16'hF1F0;
defparam \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y21_N3
cycloneii_lcell_ff \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]));

// Location: LCCOMB_X35_Y21_N28
cycloneii_lcell_comb \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout  = (\u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg [0]) # 
// (!\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0])

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 16'hFF33;
defparam \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N20
cycloneii_lcell_comb \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1 (
// Equation(s):
// \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout  = (\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & 
// ((!\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]) # (!\u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg [0])))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg [0]),
	.datac(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datad(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1 .lut_mask = 16'h30F0;
defparam \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N22
cycloneii_lcell_comb \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2 (
// Equation(s):
// \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout  = (\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout ) # 
// ((!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|waitrequest~regout  & (!\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout  & 
// \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~1_combout )))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|waitrequest~regout ),
	.datab(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout ),
	.datac(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout ),
	.datad(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~1_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2 .lut_mask = 16'hF1F0;
defparam \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y21_N23
cycloneii_lcell_ff \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]));

// Location: LCFF_X35_Y21_N25
cycloneii_lcell_ff \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]~regout ));

// Location: LCCOMB_X35_Y21_N24
cycloneii_lcell_comb \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0 (
// Equation(s):
// \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout  = (\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & 
// ((\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]~regout ))) # (!\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & (\u0|cmd_xbar_mux|saved_grant [0]))

	.dataa(\u0|cmd_xbar_mux|saved_grant [0]),
	.datab(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datac(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0 .lut_mask = 16'hE2E2;
defparam \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y21_N17
cycloneii_lcell_ff \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout ),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout ));

// Location: LCCOMB_X35_Y21_N30
cycloneii_lcell_comb \u0|rsp_xbar_demux|src0_valid (
// Equation(s):
// \u0|rsp_xbar_demux|src0_valid~combout  = (\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout  & \u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout ),
	.datad(\u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u0|rsp_xbar_demux|src0_valid~combout ),
	.cout());
// synopsys translate_off
defparam \u0|rsp_xbar_demux|src0_valid .lut_mask = 16'hF000;
defparam \u0|rsp_xbar_demux|src0_valid .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N14
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~15 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~15_combout  = (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [8] & ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~0_combout ))) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [8] & (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [16]))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [16]),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [8]),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~15_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~15 .lut_mask = 16'hE2E2;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y20_N15
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[16] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata [16]));

// Location: LCFF_X32_Y20_N3
cycloneii_lcell_ff \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[16] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata [16]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [16]));

// Location: LCCOMB_X32_Y20_N2
cycloneii_lcell_comb \u0|nios2_qsys_0|F_iw[16]~27 (
// Equation(s):
// \u0|nios2_qsys_0|F_iw[16]~27_combout  = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[16]~31_combout  & ((\u0|rsp_xbar_demux_001|src0_valid~combout ) # ((\u0|rsp_xbar_demux|src0_valid~combout  & 
// \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [16])))) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[16]~31_combout  & (\u0|rsp_xbar_demux|src0_valid~combout  & 
// (\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [16])))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[16]~31_combout ),
	.datab(\u0|rsp_xbar_demux|src0_valid~combout ),
	.datac(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [16]),
	.datad(\u0|rsp_xbar_demux_001|src0_valid~combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_iw[16]~27_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_iw[16]~27 .lut_mask = 16'hEAC0;
defparam \u0|nios2_qsys_0|F_iw[16]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N28
cycloneii_lcell_comb \u0|nios2_qsys_0|F_iw[16]~28 (
// Equation(s):
// \u0|nios2_qsys_0|F_iw[16]~28_combout  = (\u0|rsp_xbar_mux|src_payload~1_combout ) # ((\u0|nios2_qsys_0|F_iw[16]~27_combout ) # (!\u0|nios2_qsys_0|D_iw[10]~0_combout ))

	.dataa(\u0|rsp_xbar_mux|src_payload~1_combout ),
	.datab(\u0|nios2_qsys_0|F_iw[16]~27_combout ),
	.datac(\u0|nios2_qsys_0|D_iw[10]~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_iw[16]~28_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_iw[16]~28 .lut_mask = 16'hEFEF;
defparam \u0|nios2_qsys_0|F_iw[16]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y20_N29
cycloneii_lcell_ff \u0|nios2_qsys_0|D_iw[16] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|F_iw[16]~28_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|D_iw [16]));

// Location: LCCOMB_X42_Y22_N4
cycloneii_lcell_comb \u0|nios2_qsys_0|Equal2~8 (
// Equation(s):
// \u0|nios2_qsys_0|Equal2~8_combout  = (!\u0|nios2_qsys_0|D_iw [11] & (!\u0|nios2_qsys_0|D_iw [16] & (\u0|nios2_qsys_0|D_iw [12] & \u0|nios2_qsys_0|D_ctrl_retaddr~0_combout )))

	.dataa(\u0|nios2_qsys_0|D_iw [11]),
	.datab(\u0|nios2_qsys_0|D_iw [16]),
	.datac(\u0|nios2_qsys_0|D_iw [12]),
	.datad(\u0|nios2_qsys_0|D_ctrl_retaddr~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|Equal2~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|Equal2~8 .lut_mask = 16'h1000;
defparam \u0|nios2_qsys_0|Equal2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N20
cycloneii_lcell_comb \u0|nios2_qsys_0|Equal2~4 (
// Equation(s):
// \u0|nios2_qsys_0|Equal2~4_combout  = (!\u0|nios2_qsys_0|D_iw [1] & (\u0|nios2_qsys_0|D_iw [4] & (\u0|nios2_qsys_0|D_iw [3] & !\u0|nios2_qsys_0|D_iw [0])))

	.dataa(\u0|nios2_qsys_0|D_iw [1]),
	.datab(\u0|nios2_qsys_0|D_iw [4]),
	.datac(\u0|nios2_qsys_0|D_iw [3]),
	.datad(\u0|nios2_qsys_0|D_iw [0]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|Equal2~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|Equal2~4 .lut_mask = 16'h0040;
defparam \u0|nios2_qsys_0|Equal2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N8
cycloneii_lcell_comb \u0|nios2_qsys_0|D_ctrl_logic~8 (
// Equation(s):
// \u0|nios2_qsys_0|D_ctrl_logic~8_combout  = (\u0|nios2_qsys_0|Equal2~8_combout ) # ((\u0|nios2_qsys_0|D_iw [2] & ((\u0|nios2_qsys_0|Equal2~4_combout ) # (!\u0|nios2_qsys_0|D_ctrl_logic~9_combout ))))

	.dataa(\u0|nios2_qsys_0|D_ctrl_logic~9_combout ),
	.datab(\u0|nios2_qsys_0|Equal2~8_combout ),
	.datac(\u0|nios2_qsys_0|D_iw [2]),
	.datad(\u0|nios2_qsys_0|Equal2~4_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|D_ctrl_logic~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|D_ctrl_logic~8 .lut_mask = 16'hFCDC;
defparam \u0|nios2_qsys_0|D_ctrl_logic~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y22_N9
cycloneii_lcell_ff \u0|nios2_qsys_0|R_ctrl_logic (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|D_ctrl_logic~8_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|R_ctrl_logic~regout ));

// Location: LCCOMB_X47_Y21_N14
cycloneii_lcell_comb \u0|nios2_qsys_0|E_logic_result[5]~12 (
// Equation(s):
// \u0|nios2_qsys_0|E_logic_result[5]~12_combout  = (\u0|nios2_qsys_0|E_src1 [5] & (\u0|nios2_qsys_0|R_logic_op [1] $ (((\u0|nios2_qsys_0|E_src2 [5] & \u0|nios2_qsys_0|R_logic_op [0]))))) # (!\u0|nios2_qsys_0|E_src1 [5] & ((\u0|nios2_qsys_0|E_src2 [5] & 
// (\u0|nios2_qsys_0|R_logic_op [1])) # (!\u0|nios2_qsys_0|E_src2 [5] & (!\u0|nios2_qsys_0|R_logic_op [1] & !\u0|nios2_qsys_0|R_logic_op [0]))))

	.dataa(\u0|nios2_qsys_0|E_src1 [5]),
	.datab(\u0|nios2_qsys_0|E_src2 [5]),
	.datac(\u0|nios2_qsys_0|R_logic_op [1]),
	.datad(\u0|nios2_qsys_0|R_logic_op [0]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_logic_result[5]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_logic_result[5]~12 .lut_mask = 16'h68E1;
defparam \u0|nios2_qsys_0|E_logic_result[5]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N16
cycloneii_lcell_comb \u0|nios2_qsys_0|W_alu_result[5]~12 (
// Equation(s):
// \u0|nios2_qsys_0|W_alu_result[5]~12_combout  = (\u0|nios2_qsys_0|R_ctrl_logic~regout  & ((\u0|nios2_qsys_0|E_logic_result[5]~12_combout ))) # (!\u0|nios2_qsys_0|R_ctrl_logic~regout  & (\u0|nios2_qsys_0|E_arith_result[5]~3_combout ))

	.dataa(\u0|nios2_qsys_0|E_arith_result[5]~3_combout ),
	.datab(\u0|nios2_qsys_0|R_ctrl_logic~regout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|E_logic_result[5]~12_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|W_alu_result[5]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|W_alu_result[5]~12 .lut_mask = 16'hEE22;
defparam \u0|nios2_qsys_0|W_alu_result[5]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y19_N17
cycloneii_lcell_ff \u0|nios2_qsys_0|W_alu_result[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|W_alu_result[5]~12_combout ),
	.sdata(\u0|nios2_qsys_0|E_shift_rot_result [5]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(\u0|nios2_qsys_0|E_alu_result~28_combout ),
	.sload(\u0|nios2_qsys_0|R_ctrl_shift_rot~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|W_alu_result [5]));

// Location: LCCOMB_X38_Y23_N22
cycloneii_lcell_comb \u0|cmd_xbar_mux_002|WideOr1~1 (
// Equation(s):
// \u0|cmd_xbar_mux_002|WideOr1~1_combout  = (\u0|addr_router_001|Equal5~0_combout  & (\u0|nios2_qsys_0|W_alu_result [5] & (\u0|cmd_xbar_mux_002|saved_grant [1] & \u0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout )))

	.dataa(\u0|addr_router_001|Equal5~0_combout ),
	.datab(\u0|nios2_qsys_0|W_alu_result [5]),
	.datac(\u0|cmd_xbar_mux_002|saved_grant [1]),
	.datad(\u0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout ),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_002|WideOr1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_002|WideOr1~1 .lut_mask = 16'h8000;
defparam \u0|cmd_xbar_mux_002|WideOr1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N26
cycloneii_lcell_comb \u0|cmd_xbar_mux_002|WideOr1~0 (
// Equation(s):
// \u0|cmd_xbar_mux_002|WideOr1~0_combout  = (\u0|cmd_xbar_mux_002|saved_grant [0] & (\u0|cmd_xbar_demux|src0_valid~2_combout  & (\u0|nios2_qsys_0|F_pc [1] & \u0|nios2_qsys_0|F_pc [2])))

	.dataa(\u0|cmd_xbar_mux_002|saved_grant [0]),
	.datab(\u0|cmd_xbar_demux|src0_valid~2_combout ),
	.datac(\u0|nios2_qsys_0|F_pc [1]),
	.datad(\u0|nios2_qsys_0|F_pc [2]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_002|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_002|WideOr1~0 .lut_mask = 16'h8000;
defparam \u0|cmd_xbar_mux_002|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N16
cycloneii_lcell_comb \u0|cmd_xbar_mux_002|WideOr1 (
// Equation(s):
// \u0|cmd_xbar_mux_002|WideOr1~combout  = (\u0|addr_router|Equal2~2_combout  & ((\u0|cmd_xbar_mux_002|WideOr1~0_combout ) # ((\u0|cmd_xbar_mux_002|WideOr1~1_combout  & \u0|addr_router_001|Equal2~4_combout )))) # (!\u0|addr_router|Equal2~2_combout  & 
// (\u0|cmd_xbar_mux_002|WideOr1~1_combout  & ((\u0|addr_router_001|Equal2~4_combout ))))

	.dataa(\u0|addr_router|Equal2~2_combout ),
	.datab(\u0|cmd_xbar_mux_002|WideOr1~1_combout ),
	.datac(\u0|cmd_xbar_mux_002|WideOr1~0_combout ),
	.datad(\u0|addr_router_001|Equal2~4_combout ),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_002|WideOr1~combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_002|WideOr1 .lut_mask = 16'hECA0;
defparam \u0|cmd_xbar_mux_002|WideOr1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N20
cycloneii_lcell_comb \u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent|m0_write~0 (
// Equation(s):
// \u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent|m0_write~0_combout  = (!\u0|nios2_qsys_0_data_master_translator|write_accepted~regout  & (!\u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used 
// [1] & (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_test_bench|d_write~regout  & \u0|cmd_xbar_mux_002|saved_grant [1])))

	.dataa(\u0|nios2_qsys_0_data_master_translator|write_accepted~regout ),
	.datab(\u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_test_bench|d_write~regout ),
	.datad(\u0|cmd_xbar_mux_002|saved_grant [1]),
	.cin(gnd),
	.combout(\u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent|m0_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent|m0_write~0 .lut_mask = 16'h1000;
defparam \u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent|m0_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N22
cycloneii_lcell_comb \u0|sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~1 (
// Equation(s):
// \u0|sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~1_combout  = (\u0|jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override~regout  & !\u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used 
// [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\u0|jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override~regout ),
	.datad(\u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\u0|sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~1 .lut_mask = 16'h00F0;
defparam \u0|sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N28
cycloneii_lcell_comb \u0|sysid_qsys_0_control_slave_translator|av_begintransfer~0 (
// Equation(s):
// \u0|sysid_qsys_0_control_slave_translator|av_begintransfer~0_combout  = (\u0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout  & ((\u0|cmd_xbar_mux_002|saved_grant [1]) # ((\u0|cmd_xbar_demux|src0_valid~2_combout  & 
// \u0|cmd_xbar_mux_002|saved_grant [0])))) # (!\u0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout  & (((\u0|cmd_xbar_demux|src0_valid~2_combout  & \u0|cmd_xbar_mux_002|saved_grant [0]))))

	.dataa(\u0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout ),
	.datab(\u0|cmd_xbar_mux_002|saved_grant [1]),
	.datac(\u0|cmd_xbar_demux|src0_valid~2_combout ),
	.datad(\u0|cmd_xbar_mux_002|saved_grant [0]),
	.cin(gnd),
	.combout(\u0|sysid_qsys_0_control_slave_translator|av_begintransfer~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|sysid_qsys_0_control_slave_translator|av_begintransfer~0 .lut_mask = 16'hF888;
defparam \u0|sysid_qsys_0_control_slave_translator|av_begintransfer~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N16
cycloneii_lcell_comb \u0|sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~2 (
// Equation(s):
// \u0|sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~2_combout  = (!\u0|sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~0_combout  & (\u0|sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~1_combout  & 
// (\u0|sysid_qsys_0_control_slave_translator|av_begintransfer~0_combout  & \u0|cmd_xbar_mux_002|WideOr1~combout )))

	.dataa(\u0|sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~0_combout ),
	.datab(\u0|sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~1_combout ),
	.datac(\u0|sysid_qsys_0_control_slave_translator|av_begintransfer~0_combout ),
	.datad(\u0|cmd_xbar_mux_002|WideOr1~combout ),
	.cin(gnd),
	.combout(\u0|sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~2 .lut_mask = 16'h4000;
defparam \u0|sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N18
cycloneii_lcell_comb \u0|sysid_qsys_0_control_slave_translator|wait_latency_counter~4 (
// Equation(s):
// \u0|sysid_qsys_0_control_slave_translator|wait_latency_counter~4_combout  = (\u0|sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~2_combout  & (\u0|sysid_qsys_0_control_slave_translator|wait_latency_counter [0] $ 
// (\u0|sysid_qsys_0_control_slave_translator|wait_latency_counter [1])))

	.dataa(\u0|sysid_qsys_0_control_slave_translator|wait_latency_counter [0]),
	.datab(\u0|sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~2_combout ),
	.datac(\u0|sysid_qsys_0_control_slave_translator|wait_latency_counter [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|sysid_qsys_0_control_slave_translator|wait_latency_counter~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|sysid_qsys_0_control_slave_translator|wait_latency_counter~4 .lut_mask = 16'h4848;
defparam \u0|sysid_qsys_0_control_slave_translator|wait_latency_counter~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y24_N19
cycloneii_lcell_ff \u0|sysid_qsys_0_control_slave_translator|wait_latency_counter[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|sysid_qsys_0_control_slave_translator|wait_latency_counter~4_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|sysid_qsys_0_control_slave_translator|wait_latency_counter [1]));

// Location: LCCOMB_X37_Y24_N6
cycloneii_lcell_comb \u0|sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~0 (
// Equation(s):
// \u0|sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~0_combout  = (!\u0|sysid_qsys_0_control_slave_translator|wait_latency_counter [1] & (\u0|sysid_qsys_0_control_slave_translator|wait_latency_counter [0] $ 
// (((\u0|cmd_xbar_mux_002|WideOr1~combout  & \u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent|m0_write~0_combout )))))

	.dataa(\u0|sysid_qsys_0_control_slave_translator|wait_latency_counter [0]),
	.datab(\u0|cmd_xbar_mux_002|WideOr1~combout ),
	.datac(\u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent|m0_write~0_combout ),
	.datad(\u0|sysid_qsys_0_control_slave_translator|wait_latency_counter [1]),
	.cin(gnd),
	.combout(\u0|sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~0 .lut_mask = 16'h006A;
defparam \u0|sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N30
cycloneii_lcell_comb \u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1 (
// Equation(s):
// \u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout  = (\u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent|local_read~0_combout  & 
// (!\u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout  & (\u0|jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override~regout  & 
// \u0|sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~0_combout )))

	.dataa(\u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent|local_read~0_combout ),
	.datab(\u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout ),
	.datac(\u0|jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override~regout ),
	.datad(\u0|sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~0_combout ),
	.cin(gnd),
	.combout(\u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1 .lut_mask = 16'h2000;
defparam \u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N2
cycloneii_lcell_comb \u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2 (
// Equation(s):
// \u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout  = (\u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout ) # 
// ((\u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & ((!\u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]) # 
// (!\u0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0]))))

	.dataa(\u0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0]),
	.datab(\u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]),
	.datac(\u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datad(\u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout ),
	.cin(gnd),
	.combout(\u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2 .lut_mask = 16'hFF70;
defparam \u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y24_N3
cycloneii_lcell_ff \u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]));

// Location: LCCOMB_X37_Y24_N0
cycloneii_lcell_comb \u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0 (
// Equation(s):
// \u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout  = (\u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent|local_read~0_combout  & 
// (!\u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & (\u0|jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override~regout  & 
// \u0|sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~0_combout )))

	.dataa(\u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent|local_read~0_combout ),
	.datab(\u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datac(\u0|jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override~regout ),
	.datad(\u0|sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~0_combout ),
	.cin(gnd),
	.combout(\u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0 .lut_mask = 16'h2000;
defparam \u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y24_N1
cycloneii_lcell_ff \u0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0]));

// Location: LCCOMB_X36_Y24_N30
cycloneii_lcell_comb \u0|rsp_xbar_mux|src_payload~1 (
// Equation(s):
// \u0|rsp_xbar_mux|src_payload~1_combout  = (\u0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0] & (\u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout  & 
// \u0|sysid_qsys_0_control_slave_translator|av_readdata_pre [30]))

	.dataa(vcc),
	.datab(\u0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0]),
	.datac(\u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout ),
	.datad(\u0|sysid_qsys_0_control_slave_translator|av_readdata_pre [30]),
	.cin(gnd),
	.combout(\u0|rsp_xbar_mux|src_payload~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rsp_xbar_mux|src_payload~1 .lut_mask = 16'hC000;
defparam \u0|rsp_xbar_mux|src_payload~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N8
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~16 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~16_combout  = (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [8] & (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~0_combout )) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [8] & ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [15])))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~0_combout ),
	.datab(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [15]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [8]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~16_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~16 .lut_mask = 16'hAACC;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y20_N9
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[15] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata [15]));

// Location: LCFF_X31_Y20_N19
cycloneii_lcell_ff \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[15] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata [15]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [15]));

// Location: LCCOMB_X31_Y20_N18
cycloneii_lcell_comb \u0|nios2_qsys_0|F_iw[15]~29 (
// Equation(s):
// \u0|nios2_qsys_0|F_iw[15]~29_combout  = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[15]~33_combout  & ((\u0|rsp_xbar_demux_001|src0_valid~combout ) # ((\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [15] & 
// \u0|rsp_xbar_demux|src0_valid~combout )))) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[15]~33_combout  & (((\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [15] & \u0|rsp_xbar_demux|src0_valid~combout ))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[15]~33_combout ),
	.datab(\u0|rsp_xbar_demux_001|src0_valid~combout ),
	.datac(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [15]),
	.datad(\u0|rsp_xbar_demux|src0_valid~combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_iw[15]~29_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_iw[15]~29 .lut_mask = 16'hF888;
defparam \u0|nios2_qsys_0|F_iw[15]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N16
cycloneii_lcell_comb \u0|nios2_qsys_0|F_iw[15]~30 (
// Equation(s):
// \u0|nios2_qsys_0|F_iw[15]~30_combout  = (\u0|rsp_xbar_mux|src_payload~1_combout ) # ((\u0|nios2_qsys_0|F_iw[15]~29_combout ) # (!\u0|nios2_qsys_0|D_iw[10]~0_combout ))

	.dataa(vcc),
	.datab(\u0|rsp_xbar_mux|src_payload~1_combout ),
	.datac(\u0|nios2_qsys_0|F_iw[15]~29_combout ),
	.datad(\u0|nios2_qsys_0|D_iw[10]~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_iw[15]~30_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_iw[15]~30 .lut_mask = 16'hFCFF;
defparam \u0|nios2_qsys_0|F_iw[15]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y20_N17
cycloneii_lcell_ff \u0|nios2_qsys_0|D_iw[15] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|F_iw[15]~30_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|D_iw [15]));

// Location: LCCOMB_X41_Y22_N22
cycloneii_lcell_comb \u0|nios2_qsys_0|D_ctrl_alu_subtract~3 (
// Equation(s):
// \u0|nios2_qsys_0|D_ctrl_alu_subtract~3_combout  = (!\u0|nios2_qsys_0|D_iw [16] & (\u0|nios2_qsys_0|D_iw [14] $ (\u0|nios2_qsys_0|D_iw [15])))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|D_iw [14]),
	.datac(\u0|nios2_qsys_0|D_iw [15]),
	.datad(\u0|nios2_qsys_0|D_iw [16]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|D_ctrl_alu_subtract~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|D_ctrl_alu_subtract~3 .lut_mask = 16'h003C;
defparam \u0|nios2_qsys_0|D_ctrl_alu_subtract~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N2
cycloneii_lcell_comb \u0|nios2_qsys_0|D_ctrl_alu_subtract~4 (
// Equation(s):
// \u0|nios2_qsys_0|D_ctrl_alu_subtract~4_combout  = ((!\u0|nios2_qsys_0|Equal2~5_combout ) # (!\u0|nios2_qsys_0|Equal101~0_combout )) # (!\u0|nios2_qsys_0|D_ctrl_alu_subtract~3_combout )

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|D_ctrl_alu_subtract~3_combout ),
	.datac(\u0|nios2_qsys_0|Equal101~0_combout ),
	.datad(\u0|nios2_qsys_0|Equal2~5_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|D_ctrl_alu_subtract~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|D_ctrl_alu_subtract~4 .lut_mask = 16'h3FFF;
defparam \u0|nios2_qsys_0|D_ctrl_alu_subtract~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N20
cycloneii_lcell_comb \u0|nios2_qsys_0|D_ctrl_alu_subtract~0 (
// Equation(s):
// \u0|nios2_qsys_0|D_ctrl_alu_subtract~0_combout  = (\u0|nios2_qsys_0|D_iw [11] & (((\u0|nios2_qsys_0|D_iw [15] & \u0|nios2_qsys_0|D_iw [14])))) # (!\u0|nios2_qsys_0|D_iw [11] & (\u0|nios2_qsys_0|D_iw [16] & (\u0|nios2_qsys_0|D_iw [15] $ 
// (\u0|nios2_qsys_0|D_iw [14]))))

	.dataa(\u0|nios2_qsys_0|D_iw [16]),
	.datab(\u0|nios2_qsys_0|D_iw [11]),
	.datac(\u0|nios2_qsys_0|D_iw [15]),
	.datad(\u0|nios2_qsys_0|D_iw [14]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|D_ctrl_alu_subtract~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|D_ctrl_alu_subtract~0 .lut_mask = 16'hC220;
defparam \u0|nios2_qsys_0|D_ctrl_alu_subtract~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N26
cycloneii_lcell_comb \u0|nios2_qsys_0|D_ctrl_alu_subtract~1 (
// Equation(s):
// \u0|nios2_qsys_0|D_ctrl_alu_subtract~1_combout  = (!\u0|nios2_qsys_0|D_iw [12] & (\u0|nios2_qsys_0|D_ctrl_alu_subtract~0_combout  & (!\u0|nios2_qsys_0|D_iw [13] & \u0|nios2_qsys_0|Equal2~5_combout )))

	.dataa(\u0|nios2_qsys_0|D_iw [12]),
	.datab(\u0|nios2_qsys_0|D_ctrl_alu_subtract~0_combout ),
	.datac(\u0|nios2_qsys_0|D_iw [13]),
	.datad(\u0|nios2_qsys_0|Equal2~5_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|D_ctrl_alu_subtract~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|D_ctrl_alu_subtract~1 .lut_mask = 16'h0400;
defparam \u0|nios2_qsys_0|D_ctrl_alu_subtract~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N16
cycloneii_lcell_comb \u0|nios2_qsys_0|E_alu_sub~0 (
// Equation(s):
// \u0|nios2_qsys_0|E_alu_sub~0_combout  = (\u0|nios2_qsys_0|R_valid~regout  & ((\u0|nios2_qsys_0|D_ctrl_alu_subtract~2_combout ) # ((\u0|nios2_qsys_0|D_ctrl_alu_subtract~1_combout ) # (!\u0|nios2_qsys_0|D_ctrl_alu_subtract~4_combout ))))

	.dataa(\u0|nios2_qsys_0|D_ctrl_alu_subtract~2_combout ),
	.datab(\u0|nios2_qsys_0|D_ctrl_alu_subtract~4_combout ),
	.datac(\u0|nios2_qsys_0|R_valid~regout ),
	.datad(\u0|nios2_qsys_0|D_ctrl_alu_subtract~1_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_alu_sub~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_alu_sub~0 .lut_mask = 16'hF0B0;
defparam \u0|nios2_qsys_0|E_alu_sub~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y22_N17
cycloneii_lcell_ff \u0|nios2_qsys_0|E_alu_sub (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_alu_sub~0_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_alu_sub~regout ));

// Location: LCCOMB_X45_Y20_N6
cycloneii_lcell_comb \u0|nios2_qsys_0|F_pc[1]~10 (
// Equation(s):
// \u0|nios2_qsys_0|F_pc[1]~10_combout  = (\u0|nios2_qsys_0|E_alu_sub~regout  & (\u0|nios2_qsys_0|Add1~6_combout )) # (!\u0|nios2_qsys_0|E_alu_sub~regout  & ((\u0|nios2_qsys_0|Add2~6_combout )))

	.dataa(\u0|nios2_qsys_0|Add1~6_combout ),
	.datab(\u0|nios2_qsys_0|E_alu_sub~regout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|Add2~6_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_pc[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_pc[1]~10 .lut_mask = 16'hBB88;
defparam \u0|nios2_qsys_0|F_pc[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y20_N7
cycloneii_lcell_ff \u0|nios2_qsys_0|F_pc[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|F_pc[1]~10_combout ),
	.sdata(\u0|nios2_qsys_0|F_pc_plus_one[1]~2_combout ),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(\u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~0_combout ),
	.sload(\u0|nios2_qsys_0|F_pc_sel_nxt.10~0_combout ),
	.ena(\u0|nios2_qsys_0|W_valid~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|F_pc [1]));

// Location: LCCOMB_X38_Y23_N20
cycloneii_lcell_comb \u0|addr_router|Equal2~3 (
// Equation(s):
// \u0|addr_router|Equal2~3_combout  = (\u0|addr_router|Equal2~2_combout  & (\u0|nios2_qsys_0|F_pc [1] & \u0|nios2_qsys_0|F_pc [2]))

	.dataa(\u0|addr_router|Equal2~2_combout ),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|F_pc [1]),
	.datad(\u0|nios2_qsys_0|F_pc [2]),
	.cin(gnd),
	.combout(\u0|addr_router|Equal2~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|addr_router|Equal2~3 .lut_mask = 16'hA000;
defparam \u0|addr_router|Equal2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N2
cycloneii_lcell_comb \u0|cmd_xbar_mux_001|src_valid~0 (
// Equation(s):
// \u0|cmd_xbar_mux_001|src_valid~0_combout  = (\u0|cmd_xbar_mux_001|saved_grant [0] & (!\u0|addr_router|Equal2~3_combout  & (!\u0|addr_router|Equal1~1_combout  & \u0|cmd_xbar_demux|src0_valid~2_combout )))

	.dataa(\u0|cmd_xbar_mux_001|saved_grant [0]),
	.datab(\u0|addr_router|Equal2~3_combout ),
	.datac(\u0|addr_router|Equal1~1_combout ),
	.datad(\u0|cmd_xbar_demux|src0_valid~2_combout ),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_001|src_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_001|src_valid~0 .lut_mask = 16'h0200;
defparam \u0|cmd_xbar_mux_001|src_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N14
cycloneii_lcell_comb \u0|cmd_xbar_mux_001|WideOr1 (
// Equation(s):
// \u0|cmd_xbar_mux_001|WideOr1~combout  = (\u0|cmd_xbar_mux_001|src_valid~0_combout ) # ((\u0|cmd_xbar_demux_001|src1_valid~0_combout  & \u0|cmd_xbar_mux_001|saved_grant [1]))

	.dataa(vcc),
	.datab(\u0|cmd_xbar_demux_001|src1_valid~0_combout ),
	.datac(\u0|cmd_xbar_mux_001|src_valid~0_combout ),
	.datad(\u0|cmd_xbar_mux_001|saved_grant [1]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_001|WideOr1~combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_001|WideOr1 .lut_mask = 16'hFCF0;
defparam \u0|cmd_xbar_mux_001|WideOr1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N8
cycloneii_lcell_comb \u0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0 (
// Equation(s):
// \u0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0_combout  = (!\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & (\u0|jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override~regout  & 
// (\u0|cmd_xbar_mux_001|WideOr1~combout  & \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|local_read~0_combout )))

	.dataa(\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datab(\u0|jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override~regout ),
	.datac(\u0|cmd_xbar_mux_001|WideOr1~combout ),
	.datad(\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|local_read~0_combout ),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0 .lut_mask = 16'h4000;
defparam \u0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y23_N9
cycloneii_lcell_ff \u0|onchip_memory2_0_s1_translator|read_latency_shift_reg[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|onchip_memory2_0_s1_translator|read_latency_shift_reg [0]));

// Location: LCCOMB_X35_Y20_N26
cycloneii_lcell_comb \u0|rsp_xbar_demux_001|src1_valid (
// Equation(s):
// \u0|rsp_xbar_demux_001|src1_valid~combout  = (!\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout  & \u0|onchip_memory2_0_s1_translator|read_latency_shift_reg [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout ),
	.datad(\u0|onchip_memory2_0_s1_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u0|rsp_xbar_demux_001|src1_valid~combout ),
	.cout());
// synopsys translate_off
defparam \u0|rsp_xbar_demux_001|src1_valid .lut_mask = 16'h0F00;
defparam \u0|rsp_xbar_demux_001|src1_valid .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N0
cycloneii_lcell_comb \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1 (
// Equation(s):
// \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout  = (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_test_bench|d_write~regout  & (\u0|cmd_xbar_mux_001|saved_grant [1] & 
// (!\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & !\u0|nios2_qsys_0_data_master_translator|write_accepted~regout )))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_test_bench|d_write~regout ),
	.datab(\u0|cmd_xbar_mux_001|saved_grant [1]),
	.datac(\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datad(\u0|nios2_qsys_0_data_master_translator|write_accepted~regout ),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1 .lut_mask = 16'h0008;
defparam \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y23_N11
cycloneii_lcell_ff \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]~regout ));

// Location: LCCOMB_X33_Y23_N10
cycloneii_lcell_comb \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2 (
// Equation(s):
// \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout  = (\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout ) # 
// ((\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]~regout ))

	.dataa(\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datab(\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout ),
	.datac(\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2 .lut_mask = 16'hECEC;
defparam \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N4
cycloneii_lcell_comb \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout  = (\u0|onchip_memory2_0_s1_translator|read_latency_shift_reg [0]) # (!\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used 
// [0])

	.dataa(\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|onchip_memory2_0_s1_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 16'hFF55;
defparam \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y20_N29
cycloneii_lcell_ff \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout ),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~regout ));

// Location: LCCOMB_X35_Y21_N16
cycloneii_lcell_comb \u0|rsp_xbar_demux|src1_valid (
// Equation(s):
// \u0|rsp_xbar_demux|src1_valid~combout  = (!\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout  & \u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout ),
	.datad(\u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u0|rsp_xbar_demux|src1_valid~combout ),
	.cout());
// synopsys translate_off
defparam \u0|rsp_xbar_demux|src1_valid .lut_mask = 16'h0F00;
defparam \u0|rsp_xbar_demux|src1_valid .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N28
cycloneii_lcell_comb \u0|nios2_qsys_0_data_master_translator|av_waitrequest~1 (
// Equation(s):
// \u0|nios2_qsys_0_data_master_translator|av_waitrequest~1_combout  = (\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~regout  & ((\u0|rsp_xbar_demux|src1_valid~combout ) # 
// ((\u0|rsp_xbar_demux_001|src1_valid~combout  & \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~regout )))) # (!\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~regout  & 
// (\u0|rsp_xbar_demux_001|src1_valid~combout  & (\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~regout )))

	.dataa(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~regout ),
	.datab(\u0|rsp_xbar_demux_001|src1_valid~combout ),
	.datac(\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~regout ),
	.datad(\u0|rsp_xbar_demux|src1_valid~combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0_data_master_translator|av_waitrequest~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0_data_master_translator|av_waitrequest~1 .lut_mask = 16'hEAC0;
defparam \u0|nios2_qsys_0_data_master_translator|av_waitrequest~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y23_N29
cycloneii_lcell_ff \u0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]~regout ));

// Location: LCCOMB_X34_Y23_N28
cycloneii_lcell_comb \u0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0 (
// Equation(s):
// \u0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout  = (\u0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & 
// (((\u0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]~regout )))) # (!\u0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & (!\u0|nios2_qsys_0_data_master_translator|write_accepted~regout  & 
// ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_test_bench|d_write~regout ))))

	.dataa(\u0|nios2_qsys_0_data_master_translator|write_accepted~regout ),
	.datab(\u0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datac(\u0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]~regout ),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_test_bench|d_write~regout ),
	.cin(gnd),
	.combout(\u0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0 .lut_mask = 16'hD1C0;
defparam \u0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N10
cycloneii_lcell_comb \u0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~1 (
// Equation(s):
// \u0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~1_combout  = (\u0|to_hw_data_s1_translator|read_latency_shift_reg [0] & (((\u0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout )))) # 
// (!\u0|to_hw_data_s1_translator|read_latency_shift_reg [0] & ((\u0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0] & (\u0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~regout )) # 
// (!\u0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0] & ((\u0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout )))))

	.dataa(\u0|to_hw_data_s1_translator|read_latency_shift_reg [0]),
	.datab(\u0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]),
	.datac(\u0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~regout ),
	.datad(\u0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout ),
	.cin(gnd),
	.combout(\u0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~1 .lut_mask = 16'hFB40;
defparam \u0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y23_N11
cycloneii_lcell_ff \u0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~1_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~regout ));

// Location: LCCOMB_X32_Y23_N20
cycloneii_lcell_comb \u0|nios2_qsys_0_data_master_translator|av_waitrequest~0 (
// Equation(s):
// \u0|nios2_qsys_0_data_master_translator|av_waitrequest~0_combout  = (\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~regout  & ((\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]) # 
// ((\u0|to_hw_data_s1_translator|read_latency_shift_reg [0] & \u0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~regout )))) # 
// (!\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~regout  & (\u0|to_hw_data_s1_translator|read_latency_shift_reg [0] & ((\u0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~regout 
// ))))

	.dataa(\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~regout ),
	.datab(\u0|to_hw_data_s1_translator|read_latency_shift_reg [0]),
	.datac(\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datad(\u0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0_data_master_translator|av_waitrequest~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0_data_master_translator|av_waitrequest~0 .lut_mask = 16'hECA0;
defparam \u0|nios2_qsys_0_data_master_translator|av_waitrequest~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y24_N27
cycloneii_lcell_ff \u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]~regout ));

// Location: LCCOMB_X37_Y24_N26
cycloneii_lcell_comb \u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1 (
// Equation(s):
// \u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout  = (\u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent|m0_write~0_combout ) # 
// ((\u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & \u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]~regout ))

	.dataa(\u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent|m0_write~0_combout ),
	.datab(\u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datac(\u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1 .lut_mask = 16'hEAEA;
defparam \u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y24_N29
cycloneii_lcell_ff \u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout ),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~regout ));

// Location: LCCOMB_X36_Y24_N28
cycloneii_lcell_comb \u0|nios2_qsys_0_data_master_translator|av_waitrequest~3 (
// Equation(s):
// \u0|nios2_qsys_0_data_master_translator|av_waitrequest~3_combout  = (\u0|nios2_qsys_0_data_master_translator|av_waitrequest~2_combout ) # ((\u0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0] & 
// (\u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~regout  & !\u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout )))

	.dataa(\u0|nios2_qsys_0_data_master_translator|av_waitrequest~2_combout ),
	.datab(\u0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0]),
	.datac(\u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]~regout ),
	.datad(\u0|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0_data_master_translator|av_waitrequest~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0_data_master_translator|av_waitrequest~3 .lut_mask = 16'hAAEA;
defparam \u0|nios2_qsys_0_data_master_translator|av_waitrequest~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N6
cycloneii_lcell_comb \u0|nios2_qsys_0_data_master_translator|av_waitrequest~4 (
// Equation(s):
// \u0|nios2_qsys_0_data_master_translator|av_waitrequest~4_combout  = (\u0|rsp_xbar_mux_001|WideOr1~2_combout ) # ((\u0|nios2_qsys_0_data_master_translator|av_waitrequest~1_combout ) # ((\u0|nios2_qsys_0_data_master_translator|av_waitrequest~0_combout ) # 
// (\u0|nios2_qsys_0_data_master_translator|av_waitrequest~3_combout )))

	.dataa(\u0|rsp_xbar_mux_001|WideOr1~2_combout ),
	.datab(\u0|nios2_qsys_0_data_master_translator|av_waitrequest~1_combout ),
	.datac(\u0|nios2_qsys_0_data_master_translator|av_waitrequest~0_combout ),
	.datad(\u0|nios2_qsys_0_data_master_translator|av_waitrequest~3_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0_data_master_translator|av_waitrequest~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0_data_master_translator|av_waitrequest~4 .lut_mask = 16'hFFFE;
defparam \u0|nios2_qsys_0_data_master_translator|av_waitrequest~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N24
cycloneii_lcell_comb \u0|nios2_qsys_0_data_master_translator|read_accepted~0 (
// Equation(s):
// \u0|nios2_qsys_0_data_master_translator|read_accepted~0_combout  = (\u0|nios2_qsys_0_data_master_translator|av_waitrequest~4_combout  & ((\u0|nios2_qsys_0_data_master_translator|read_accepted~regout ) # 
// ((\u0|nios2_qsys_0_data_master_translator|av_waitrequest~5_combout  & \u0|nios2_qsys_0|d_read~regout ))))

	.dataa(\u0|nios2_qsys_0_data_master_translator|av_waitrequest~5_combout ),
	.datab(\u0|nios2_qsys_0_data_master_translator|av_waitrequest~4_combout ),
	.datac(\u0|nios2_qsys_0_data_master_translator|read_accepted~regout ),
	.datad(\u0|nios2_qsys_0|d_read~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0_data_master_translator|read_accepted~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0_data_master_translator|read_accepted~0 .lut_mask = 16'hC8C0;
defparam \u0|nios2_qsys_0_data_master_translator|read_accepted~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y24_N25
cycloneii_lcell_ff \u0|nios2_qsys_0_data_master_translator|read_accepted (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0_data_master_translator|read_accepted~0_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0_data_master_translator|read_accepted~regout ));

// Location: LCCOMB_X36_Y21_N0
cycloneii_lcell_comb \u0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|cp_valid (
// Equation(s):
// \u0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout  = (\u0|nios2_qsys_0_data_master_translator|write_accepted~regout  & (!\u0|nios2_qsys_0_data_master_translator|read_accepted~regout  & 
// ((\u0|nios2_qsys_0|d_read~regout )))) # (!\u0|nios2_qsys_0_data_master_translator|write_accepted~regout  & ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_test_bench|d_write~regout ) # ((!\u0|nios2_qsys_0_data_master_translator|read_accepted~regout  & 
// \u0|nios2_qsys_0|d_read~regout ))))

	.dataa(\u0|nios2_qsys_0_data_master_translator|write_accepted~regout ),
	.datab(\u0|nios2_qsys_0_data_master_translator|read_accepted~regout ),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_test_bench|d_write~regout ),
	.datad(\u0|nios2_qsys_0|d_read~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|cp_valid .lut_mask = 16'h7350;
defparam \u0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|cp_valid .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N28
cycloneii_lcell_comb \u0|cmd_xbar_demux_001|src1_valid~0 (
// Equation(s):
// \u0|cmd_xbar_demux_001|src1_valid~0_combout  = (\u0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout  & (\u0|addr_router_001|src_channel[1]~5_combout  & \u0|addr_router_001|src_channel[1]~4_combout ))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout ),
	.datac(\u0|addr_router_001|src_channel[1]~5_combout ),
	.datad(\u0|addr_router_001|src_channel[1]~4_combout ),
	.cin(gnd),
	.combout(\u0|cmd_xbar_demux_001|src1_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_demux_001|src1_valid~0 .lut_mask = 16'hC000;
defparam \u0|cmd_xbar_demux_001|src1_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N16
cycloneii_lcell_comb \u0|cmd_xbar_mux_001|arb|grant[0]~1 (
// Equation(s):
// \u0|cmd_xbar_mux_001|arb|grant[0]~1_combout  = (\u0|cmd_xbar_demux|src1_valid~2_combout  & (((!\u0|cmd_xbar_demux_001|src1_valid~0_combout  & \u0|cmd_xbar_mux_001|arb|top_priority_reg [1])) # (!\u0|cmd_xbar_mux_001|arb|top_priority_reg [0])))

	.dataa(\u0|cmd_xbar_demux|src1_valid~2_combout ),
	.datab(\u0|cmd_xbar_demux_001|src1_valid~0_combout ),
	.datac(\u0|cmd_xbar_mux_001|arb|top_priority_reg [0]),
	.datad(\u0|cmd_xbar_mux_001|arb|top_priority_reg [1]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_001|arb|grant[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_001|arb|grant[0]~1 .lut_mask = 16'h2A0A;
defparam \u0|cmd_xbar_mux_001|arb|grant[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y23_N17
cycloneii_lcell_ff \u0|cmd_xbar_mux_001|saved_grant[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|cmd_xbar_mux_001|arb|grant[0]~1_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cmd_xbar_mux_001|update_grant~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|cmd_xbar_mux_001|saved_grant [0]));

// Location: LCCOMB_X35_Y20_N8
cycloneii_lcell_comb \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0 (
// Equation(s):
// \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout  = (\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & 
// (\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]~regout )) # (!\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & ((\u0|cmd_xbar_mux_001|saved_grant [0])))

	.dataa(\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datab(vcc),
	.datac(\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]~regout ),
	.datad(\u0|cmd_xbar_mux_001|saved_grant [0]),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0 .lut_mask = 16'hF5A0;
defparam \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y20_N17
cycloneii_lcell_ff \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout ),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout ));

// Location: LCCOMB_X35_Y20_N6
cycloneii_lcell_comb \u0|rsp_xbar_demux_001|src0_valid (
// Equation(s):
// \u0|rsp_xbar_demux_001|src0_valid~combout  = (\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout  & \u0|onchip_memory2_0_s1_translator|read_latency_shift_reg [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout ),
	.datad(\u0|onchip_memory2_0_s1_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u0|rsp_xbar_demux_001|src0_valid~combout ),
	.cout());
// synopsys translate_off
defparam \u0|rsp_xbar_demux_001|src0_valid .lut_mask = 16'hF000;
defparam \u0|rsp_xbar_demux_001|src0_valid .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N28
cycloneii_lcell_comb \u0|nios2_qsys_0|F_iw[2]~12 (
// Equation(s):
// \u0|nios2_qsys_0|F_iw[2]~12_combout  = (\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout  & (\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [2] & 
// \u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg [0]))

	.dataa(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout ),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [2]),
	.datad(\u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_iw[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_iw[2]~12 .lut_mask = 16'hA000;
defparam \u0|nios2_qsys_0|F_iw[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N26
cycloneii_lcell_comb \u0|nios2_qsys_0|F_iw[2]~13 (
// Equation(s):
// \u0|nios2_qsys_0|F_iw[2]~13_combout  = (\u0|nios2_qsys_0|D_iw[10]~0_combout  & ((\u0|nios2_qsys_0|F_iw[2]~12_combout ) # ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[2]~13_combout  & \u0|rsp_xbar_demux_001|src0_valid~combout ))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[2]~13_combout ),
	.datab(\u0|rsp_xbar_demux_001|src0_valid~combout ),
	.datac(\u0|nios2_qsys_0|D_iw[10]~0_combout ),
	.datad(\u0|nios2_qsys_0|F_iw[2]~12_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_iw[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_iw[2]~13 .lut_mask = 16'hF080;
defparam \u0|nios2_qsys_0|F_iw[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y19_N27
cycloneii_lcell_ff \u0|nios2_qsys_0|D_iw[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|F_iw[2]~13_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|D_iw [2]));

// Location: LCCOMB_X44_Y22_N8
cycloneii_lcell_comb \u0|nios2_qsys_0|D_ctrl_st~0 (
// Equation(s):
// \u0|nios2_qsys_0|D_ctrl_st~0_combout  = (!\u0|nios2_qsys_0|D_iw [1] & (\u0|nios2_qsys_0|D_iw [2] & \u0|nios2_qsys_0|D_iw [0]))

	.dataa(\u0|nios2_qsys_0|D_iw [1]),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|D_iw [2]),
	.datad(\u0|nios2_qsys_0|D_iw [0]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|D_ctrl_st~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|D_ctrl_st~0 .lut_mask = 16'h5000;
defparam \u0|nios2_qsys_0|D_ctrl_st~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y22_N9
cycloneii_lcell_ff \u0|nios2_qsys_0|R_ctrl_st (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|D_ctrl_st~0_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|R_ctrl_st~regout ));

// Location: LCCOMB_X40_Y22_N26
cycloneii_lcell_comb \u0|nios2_qsys_0|W_valid~0 (
// Equation(s):
// \u0|nios2_qsys_0|W_valid~0_combout  = (\u0|nios2_qsys_0|E_valid~regout  & ((!\u0|nios2_qsys_0|R_ctrl_st~regout ) # (!\u0|nios2_qsys_0|E_new_inst~regout )))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|E_new_inst~regout ),
	.datac(\u0|nios2_qsys_0|R_ctrl_st~regout ),
	.datad(\u0|nios2_qsys_0|E_valid~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|W_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|W_valid~0 .lut_mask = 16'h3F00;
defparam \u0|nios2_qsys_0|W_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N22
cycloneii_lcell_comb \u0|nios2_qsys_0|W_valid~1 (
// Equation(s):
// \u0|nios2_qsys_0|W_valid~1_combout  = (\u0|nios2_qsys_0|W_valid~0_combout  & (!\u0|nios2_qsys_0|E_stall~4_combout  & ((!\u0|nios2_qsys_0_data_master_translator|av_waitrequest~7_combout ) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_test_bench|d_write~regout ))))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_test_bench|d_write~regout ),
	.datab(\u0|nios2_qsys_0|W_valid~0_combout ),
	.datac(\u0|nios2_qsys_0_data_master_translator|av_waitrequest~7_combout ),
	.datad(\u0|nios2_qsys_0|E_stall~4_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|W_valid~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|W_valid~1 .lut_mask = 16'h004C;
defparam \u0|nios2_qsys_0|W_valid~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y22_N23
cycloneii_lcell_ff \u0|nios2_qsys_0|W_valid (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|W_valid~1_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|W_valid~regout ));

// Location: LCCOMB_X38_Y22_N26
cycloneii_lcell_comb \u0|nios2_qsys_0|i_read_nxt~0 (
// Equation(s):
// \u0|nios2_qsys_0|i_read_nxt~0_combout  = (!\u0|nios2_qsys_0|W_valid~regout  & ((\u0|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~2_combout ) # (\u0|nios2_qsys_0|i_read~regout )))

	.dataa(\u0|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~2_combout ),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|i_read~regout ),
	.datad(\u0|nios2_qsys_0|W_valid~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|i_read_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|i_read_nxt~0 .lut_mask = 16'h00FA;
defparam \u0|nios2_qsys_0|i_read_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y22_N27
cycloneii_lcell_ff \u0|nios2_qsys_0|i_read (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|i_read_nxt~0_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|i_read~regout ));

// Location: LCCOMB_X38_Y22_N4
cycloneii_lcell_comb \u0|nios2_qsys_0|F_valid~0 (
// Equation(s):
// \u0|nios2_qsys_0|F_valid~0_combout  = (\u0|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~2_combout  & !\u0|nios2_qsys_0|i_read~regout )

	.dataa(\u0|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~2_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|i_read~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_valid~0 .lut_mask = 16'h00AA;
defparam \u0|nios2_qsys_0|F_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N16
cycloneii_lcell_comb \u0|nios2_qsys_0|wait_for_one_post_bret_inst~0 (
// Equation(s):
// \u0|nios2_qsys_0|wait_for_one_post_bret_inst~0_combout  = (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode~regout  & ((\u0|nios2_qsys_0|hbreak_enabled~regout ) # 
// ((!\u0|nios2_qsys_0|F_valid~0_combout  & \u0|nios2_qsys_0|wait_for_one_post_bret_inst~regout ))))

	.dataa(\u0|nios2_qsys_0|hbreak_enabled~regout ),
	.datab(\u0|nios2_qsys_0|F_valid~0_combout ),
	.datac(\u0|nios2_qsys_0|wait_for_one_post_bret_inst~regout ),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|wait_for_one_post_bret_inst~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|wait_for_one_post_bret_inst~0 .lut_mask = 16'hBA00;
defparam \u0|nios2_qsys_0|wait_for_one_post_bret_inst~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y21_N17
cycloneii_lcell_ff \u0|nios2_qsys_0|wait_for_one_post_bret_inst (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|wait_for_one_post_bret_inst~0_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|wait_for_one_post_bret_inst~regout ));

// Location: LCCOMB_X38_Y21_N6
cycloneii_lcell_comb \u0|nios2_qsys_0|hbreak_pending_nxt~0 (
// Equation(s):
// \u0|nios2_qsys_0|hbreak_pending_nxt~0_combout  = (!\u0|nios2_qsys_0|hbreak_enabled~regout  & ((\u0|nios2_qsys_0|hbreak_req~0_combout ) # (\u0|nios2_qsys_0|hbreak_pending~regout )))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|hbreak_req~0_combout ),
	.datac(\u0|nios2_qsys_0|hbreak_pending~regout ),
	.datad(\u0|nios2_qsys_0|hbreak_enabled~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|hbreak_pending_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|hbreak_pending_nxt~0 .lut_mask = 16'h00FC;
defparam \u0|nios2_qsys_0|hbreak_pending_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y21_N7
cycloneii_lcell_ff \u0|nios2_qsys_0|hbreak_pending (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|hbreak_pending_nxt~0_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|hbreak_pending~regout ));

// Location: LCCOMB_X38_Y21_N18
cycloneii_lcell_comb \u0|nios2_qsys_0|hbreak_req~0 (
// Equation(s):
// \u0|nios2_qsys_0|hbreak_req~0_combout  = (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|jtag_break~regout  & (((\u0|nios2_qsys_0|W_valid~regout )) # (!\u0|nios2_qsys_0|wait_for_one_post_bret_inst~regout ))) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|jtag_break~regout  & (\u0|nios2_qsys_0|hbreak_pending~regout  & ((\u0|nios2_qsys_0|W_valid~regout ) # (!\u0|nios2_qsys_0|wait_for_one_post_bret_inst~regout ))))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|jtag_break~regout ),
	.datab(\u0|nios2_qsys_0|wait_for_one_post_bret_inst~regout ),
	.datac(\u0|nios2_qsys_0|W_valid~regout ),
	.datad(\u0|nios2_qsys_0|hbreak_pending~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|hbreak_req~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|hbreak_req~0 .lut_mask = 16'hF3A2;
defparam \u0|nios2_qsys_0|hbreak_req~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X26_Y31
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode2|w_anode2174w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode_a|w_anode2174w[2]~0_combout ),
	.ena1(gnd),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~14_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [33]}),
	.portbdatain({\S|data [14]}),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\addrmux|Mux0~0_combout ,\addrmux|Mux1~0_combout ,\addrmux|Mux2~0_combout ,\addrmux|Mux3~0_combout ,\addrmux|Mux4~0_combout ,\addrmux|Mux5~0_combout ,\addrmux|Mux6~0_combout ,\addrmux|Mux7~0_combout }),
	.portbbyteenamasks({vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46 .init_file = "vectadd_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46 .logical_ram_name = "vectadd:u0|vectadd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5e32:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46 .mixed_port_feed_through_mode = "dont_care";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46 .operation_mode = "bidir_dual_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46 .port_a_first_bit_number = 14;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46 .port_b_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46 .port_b_address_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46 .port_b_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46 .port_b_byte_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46 .port_b_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46 .port_b_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46 .port_b_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46 .port_b_data_in_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46 .port_b_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46 .port_b_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46 .port_b_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46 .port_b_first_bit_number = 14;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46 .port_b_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46 .port_b_logical_ram_depth = 12500;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46 .port_b_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46 .port_b_read_enable_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46 .port_b_read_enable_write_enable_clock = "clock1";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N26
cycloneii_lcell_comb \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[14]~28 (
// Equation(s):
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[14]~28_combout  = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1] & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0])))) # 
// (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1] & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46~portadataout ))) # 
// (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14~portadataout ))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14~portadataout ),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46~portadataout ),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[14]~28_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[14]~28 .lut_mask = 16'hFC22;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[14]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N4
cycloneii_lcell_comb \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[14]~29 (
// Equation(s):
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[14]~29_combout  = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1] & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[14]~28_combout  & 
// ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a110 ))) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[14]~28_combout  & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78~portadataout )))) # 
// (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1] & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[14]~28_combout ))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78~portadataout ),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a110 ),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[14]~28_combout ),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[14]~29_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[14]~29 .lut_mask = 16'hF388;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[14]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N10
cycloneii_lcell_comb \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~14 (
// Equation(s):
// \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~14_combout  = (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [8] & ((\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~0_combout ))) # 
// (!\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [8] & (\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [14]))

	.dataa(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [8]),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [14]),
	.datad(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~14_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~14 .lut_mask = 16'hFA50;
defparam \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y19_N11
cycloneii_lcell_ff \u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[14] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata [14]));

// Location: LCFF_X34_Y21_N31
cycloneii_lcell_ff \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[14] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata [14]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [14]));

// Location: LCCOMB_X34_Y21_N30
cycloneii_lcell_comb \u0|nios2_qsys_0|F_iw[14]~26 (
// Equation(s):
// \u0|nios2_qsys_0|F_iw[14]~26_combout  = (\u0|rsp_xbar_demux_001|src0_valid~combout  & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[14]~29_combout ) # ((\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [14] & 
// \u0|rsp_xbar_demux|src0_valid~combout )))) # (!\u0|rsp_xbar_demux_001|src0_valid~combout  & (((\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [14] & \u0|rsp_xbar_demux|src0_valid~combout ))))

	.dataa(\u0|rsp_xbar_demux_001|src0_valid~combout ),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux4|result_node[14]~29_combout ),
	.datac(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [14]),
	.datad(\u0|rsp_xbar_demux|src0_valid~combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_iw[14]~26_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_iw[14]~26 .lut_mask = 16'hF888;
defparam \u0|nios2_qsys_0|F_iw[14]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N8
cycloneii_lcell_comb \u0|nios2_qsys_0|F_iw[14]~60 (
// Equation(s):
// \u0|nios2_qsys_0|F_iw[14]~60_combout  = (\u0|nios2_qsys_0|D_iw[10]~0_combout  & (((\u0|nios2_qsys_0|F_iw[14]~26_combout )))) # (!\u0|nios2_qsys_0|D_iw[10]~0_combout  & ((\u0|nios2_qsys_0|hbreak_enabled~regout ) # ((!\u0|nios2_qsys_0|hbreak_req~0_combout 
// ))))

	.dataa(\u0|nios2_qsys_0|hbreak_enabled~regout ),
	.datab(\u0|nios2_qsys_0|hbreak_req~0_combout ),
	.datac(\u0|nios2_qsys_0|F_iw[14]~26_combout ),
	.datad(\u0|nios2_qsys_0|D_iw[10]~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_iw[14]~60_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_iw[14]~60 .lut_mask = 16'hF0BB;
defparam \u0|nios2_qsys_0|F_iw[14]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y21_N9
cycloneii_lcell_ff \u0|nios2_qsys_0|D_iw[14] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|F_iw[14]~60_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|D_iw [14]));

// Location: LCCOMB_X41_Y22_N8
cycloneii_lcell_comb \u0|nios2_qsys_0|Equal101~1 (
// Equation(s):
// \u0|nios2_qsys_0|Equal101~1_combout  = (!\u0|nios2_qsys_0|D_iw [11] & (!\u0|nios2_qsys_0|D_iw [15] & \u0|nios2_qsys_0|D_iw [16]))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|D_iw [11]),
	.datac(\u0|nios2_qsys_0|D_iw [15]),
	.datad(\u0|nios2_qsys_0|D_iw [16]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|Equal101~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|Equal101~1 .lut_mask = 16'h0300;
defparam \u0|nios2_qsys_0|Equal101~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N0
cycloneii_lcell_comb \u0|nios2_qsys_0|Equal101~2 (
// Equation(s):
// \u0|nios2_qsys_0|Equal101~2_combout  = (\u0|nios2_qsys_0|D_iw [12] & (!\u0|nios2_qsys_0|D_iw [14] & (\u0|nios2_qsys_0|Equal101~1_combout  & \u0|nios2_qsys_0|D_ctrl_retaddr~0_combout )))

	.dataa(\u0|nios2_qsys_0|D_iw [12]),
	.datab(\u0|nios2_qsys_0|D_iw [14]),
	.datac(\u0|nios2_qsys_0|Equal101~1_combout ),
	.datad(\u0|nios2_qsys_0|D_ctrl_retaddr~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|Equal101~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|Equal101~2 .lut_mask = 16'h2000;
defparam \u0|nios2_qsys_0|Equal101~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y22_N1
cycloneii_lcell_ff \u0|nios2_qsys_0|R_ctrl_rdctl_inst (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|Equal101~2_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|R_ctrl_rdctl_inst~regout ));

// Location: LCCOMB_X43_Y20_N4
cycloneii_lcell_comb \u0|nios2_qsys_0|W_rf_wr_data[0]~2 (
// Equation(s):
// \u0|nios2_qsys_0|W_rf_wr_data[0]~2_combout  = (!\u0|nios2_qsys_0|R_ctrl_br_cmp~regout  & ((\u0|nios2_qsys_0|R_ctrl_rdctl_inst~regout  & (\u0|nios2_qsys_0|W_control_rd_data [0])) # (!\u0|nios2_qsys_0|R_ctrl_rdctl_inst~regout  & 
// ((\u0|nios2_qsys_0|W_alu_result [0])))))

	.dataa(\u0|nios2_qsys_0|W_control_rd_data [0]),
	.datab(\u0|nios2_qsys_0|R_ctrl_rdctl_inst~regout ),
	.datac(\u0|nios2_qsys_0|W_alu_result [0]),
	.datad(\u0|nios2_qsys_0|R_ctrl_br_cmp~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|W_rf_wr_data[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|W_rf_wr_data[0]~2 .lut_mask = 16'h00B8;
defparam \u0|nios2_qsys_0|W_rf_wr_data[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N8
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_byte0_data_nxt[0]~42 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_byte0_data_nxt[0]~42_combout  = (\u0|nios2_qsys_0|av_ld_rshift8~0_combout  & ((\u0|nios2_qsys_0|av_ld_aligning_data~regout  & ((\u0|nios2_qsys_0|av_ld_byte1_data [0]))) # (!\u0|nios2_qsys_0|av_ld_aligning_data~regout  & 
// (\u0|nios2_qsys_0|av_ld_byte0_data_nxt[0]~21_combout )))) # (!\u0|nios2_qsys_0|av_ld_rshift8~0_combout  & (\u0|nios2_qsys_0|av_ld_byte0_data_nxt[0]~21_combout ))

	.dataa(\u0|nios2_qsys_0|av_ld_byte0_data_nxt[0]~21_combout ),
	.datab(\u0|nios2_qsys_0|av_ld_rshift8~0_combout ),
	.datac(\u0|nios2_qsys_0|av_ld_byte1_data [0]),
	.datad(\u0|nios2_qsys_0|av_ld_aligning_data~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_byte0_data_nxt[0]~42_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_byte0_data_nxt[0]~42 .lut_mask = 16'hE2AA;
defparam \u0|nios2_qsys_0|av_ld_byte0_data_nxt[0]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y20_N9
cycloneii_lcell_ff \u0|nios2_qsys_0|av_ld_byte0_data[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|av_ld_byte0_data_nxt[0]~42_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|av_ld_byte0_data[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|av_ld_byte0_data [0]));

// Location: LCCOMB_X43_Y20_N10
cycloneii_lcell_comb \u0|nios2_qsys_0|W_rf_wr_data[0]~1 (
// Equation(s):
// \u0|nios2_qsys_0|W_rf_wr_data[0]~1_combout  = (\u0|nios2_qsys_0|W_cmp_result~regout  & \u0|nios2_qsys_0|R_ctrl_br_cmp~regout )

	.dataa(\u0|nios2_qsys_0|W_cmp_result~regout ),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|R_ctrl_br_cmp~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|W_rf_wr_data[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|W_rf_wr_data[0]~1 .lut_mask = 16'hA0A0;
defparam \u0|nios2_qsys_0|W_rf_wr_data[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N26
cycloneii_lcell_comb \u0|nios2_qsys_0|W_rf_wr_data[0]~3 (
// Equation(s):
// \u0|nios2_qsys_0|W_rf_wr_data[0]~3_combout  = (\u0|nios2_qsys_0|R_ctrl_ld~regout  & (((\u0|nios2_qsys_0|av_ld_byte0_data [0])))) # (!\u0|nios2_qsys_0|R_ctrl_ld~regout  & ((\u0|nios2_qsys_0|W_rf_wr_data[0]~2_combout ) # 
// ((\u0|nios2_qsys_0|W_rf_wr_data[0]~1_combout ))))

	.dataa(\u0|nios2_qsys_0|R_ctrl_ld~regout ),
	.datab(\u0|nios2_qsys_0|W_rf_wr_data[0]~2_combout ),
	.datac(\u0|nios2_qsys_0|av_ld_byte0_data [0]),
	.datad(\u0|nios2_qsys_0|W_rf_wr_data[0]~1_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|W_rf_wr_data[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|W_rf_wr_data[0]~3 .lut_mask = 16'hF5E4;
defparam \u0|nios2_qsys_0|W_rf_wr_data[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y23_N17
cycloneii_lcell_ff \u0|nios2_qsys_0|d_writedata[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [1]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|d_writedata [1]));

// Location: LCCOMB_X30_Y21_N8
cycloneii_lcell_comb \u0|to_hw_data|data_out[1]~feeder (
// Equation(s):
// \u0|to_hw_data|data_out[1]~feeder_combout  = \u0|nios2_qsys_0|d_writedata [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|d_writedata [1]),
	.cin(gnd),
	.combout(\u0|to_hw_data|data_out[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|to_hw_data|data_out[1]~feeder .lut_mask = 16'hFF00;
defparam \u0|to_hw_data|data_out[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y21_N9
cycloneii_lcell_ff \u0|to_hw_data|data_out[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|to_hw_data|data_out[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|to_hw_data|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|to_hw_data|data_out [1]));

// Location: LCCOMB_X38_Y18_N2
cycloneii_lcell_comb \vectorLength|data[1]~feeder (
// Equation(s):
// \vectorLength|data[1]~feeder_combout  = \u0|to_hw_data|data_out [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|to_hw_data|data_out [1]),
	.cin(gnd),
	.combout(\vectorLength|data[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vectorLength|data[1]~feeder .lut_mask = 16'hFF00;
defparam \vectorLength|data[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N18
cycloneii_lcell_comb \ctrl0|Equal0~0 (
// Equation(s):
// \ctrl0|Equal0~0_combout  = (\u0|to_hw_sig|data_out [0] & !\u0|to_hw_sig|data_out [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\u0|to_hw_sig|data_out [0]),
	.datad(\u0|to_hw_sig|data_out [1]),
	.cin(gnd),
	.combout(\ctrl0|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl0|Equal0~0 .lut_mask = 16'h00F0;
defparam \ctrl0|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N14
cycloneii_lcell_comb \ctrl0|Selector1~0 (
// Equation(s):
// \ctrl0|Selector1~0_combout  = (!\ctrl0|state.IDLE~regout  & !\KEY~combout [0])

	.dataa(vcc),
	.datab(\ctrl0|state.IDLE~regout ),
	.datac(vcc),
	.datad(\KEY~combout [0]),
	.cin(gnd),
	.combout(\ctrl0|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl0|Selector1~0 .lut_mask = 16'h0033;
defparam \ctrl0|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y22_N15
cycloneii_lcell_ff \ctrl0|state.RESET (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ctrl0|Selector1~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl0|state.RESET~regout ));

// Location: LCCOMB_X35_Y22_N28
cycloneii_lcell_comb \ctrl0|Selector0~0 (
// Equation(s):
// \ctrl0|Selector0~0_combout  = (!\ctrl0|state.RESET~regout  & ((\ctrl0|Equal0~0_combout  & (!\ctrl0|state.ACK_DONE~regout )) # (!\ctrl0|Equal0~0_combout  & ((!\ctrl0|Selector2~0_combout )))))

	.dataa(\ctrl0|state.ACK_DONE~regout ),
	.datab(\ctrl0|Equal0~0_combout ),
	.datac(\ctrl0|state.RESET~regout ),
	.datad(\ctrl0|Selector2~0_combout ),
	.cin(gnd),
	.combout(\ctrl0|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl0|Selector0~0 .lut_mask = 16'h0407;
defparam \ctrl0|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y22_N29
cycloneii_lcell_ff \ctrl0|state.IDLE (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ctrl0|Selector0~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl0|state.IDLE~regout ));

// Location: LCCOMB_X35_Y22_N2
cycloneii_lcell_comb \ctrl0|Selector2~0 (
// Equation(s):
// \ctrl0|Selector2~0_combout  = (!\ctrl0|state.IDLE~regout  & \KEY~combout [0])

	.dataa(vcc),
	.datab(\ctrl0|state.IDLE~regout ),
	.datac(vcc),
	.datad(\KEY~combout [0]),
	.cin(gnd),
	.combout(\ctrl0|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl0|Selector2~0 .lut_mask = 16'h3300;
defparam \ctrl0|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N10
cycloneii_lcell_comb \ctrl0|Selector2~1 (
// Equation(s):
// \ctrl0|Selector2~1_combout  = (\u0|to_hw_sig|data_out [0] & ((\ctrl0|state.READ_LENGTH~regout ) # ((\ctrl0|Selector2~0_combout  & !\u0|to_hw_sig|data_out [1])))) # (!\u0|to_hw_sig|data_out [0] & (((\ctrl0|state.READ_LENGTH~regout  & 
// !\u0|to_hw_sig|data_out [1]))))

	.dataa(\u0|to_hw_sig|data_out [0]),
	.datab(\ctrl0|Selector2~0_combout ),
	.datac(\ctrl0|state.READ_LENGTH~regout ),
	.datad(\u0|to_hw_sig|data_out [1]),
	.cin(gnd),
	.combout(\ctrl0|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl0|Selector2~1 .lut_mask = 16'hA0F8;
defparam \ctrl0|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y22_N11
cycloneii_lcell_ff \ctrl0|state.READ_LENGTH (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ctrl0|Selector2~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl0|state.READ_LENGTH~regout ));

// Location: LCFF_X38_Y18_N3
cycloneii_lcell_ff \vectorLength|data[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\vectorLength|data[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl0|state.READ_LENGTH~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vectorLength|data [1]));

// Location: LCFF_X38_Y18_N25
cycloneii_lcell_ff \vectorLength|data[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|to_hw_data|data_out [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl0|state.READ_LENGTH~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vectorLength|data [0]));

// Location: LCCOMB_X40_Y19_N0
cycloneii_lcell_comb \ctrl0|curLength|data[0]~16 (
// Equation(s):
// \ctrl0|curLength|data[0]~16_combout  = \ctrl0|curLength|data [0] $ (VCC)
// \ctrl0|curLength|data[0]~17  = CARRY(\ctrl0|curLength|data [0])

	.dataa(vcc),
	.datab(\ctrl0|curLength|data [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ctrl0|curLength|data[0]~16_combout ),
	.cout(\ctrl0|curLength|data[0]~17 ));
// synopsys translate_off
defparam \ctrl0|curLength|data[0]~16 .lut_mask = 16'h33CC;
defparam \ctrl0|curLength|data[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y21_N17
cycloneii_lcell_ff \u0|to_hw_data|data_out[15] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|d_writedata [15]),
	.aclr(!\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|to_hw_data|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|to_hw_data|data_out [15]));

// Location: LCFF_X36_Y18_N25
cycloneii_lcell_ff \vectorLength|data[15] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|to_hw_data|data_out [15]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl0|state.READ_LENGTH~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vectorLength|data [15]));

// Location: LCCOMB_X40_Y19_N4
cycloneii_lcell_comb \ctrl0|curLength|data[2]~21 (
// Equation(s):
// \ctrl0|curLength|data[2]~21_combout  = (\ctrl0|curLength|data [2] & (\ctrl0|curLength|data[1]~20  $ (GND))) # (!\ctrl0|curLength|data [2] & (!\ctrl0|curLength|data[1]~20  & VCC))
// \ctrl0|curLength|data[2]~22  = CARRY((\ctrl0|curLength|data [2] & !\ctrl0|curLength|data[1]~20 ))

	.dataa(vcc),
	.datab(\ctrl0|curLength|data [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ctrl0|curLength|data[1]~20 ),
	.combout(\ctrl0|curLength|data[2]~21_combout ),
	.cout(\ctrl0|curLength|data[2]~22 ));
// synopsys translate_off
defparam \ctrl0|curLength|data[2]~21 .lut_mask = 16'hC30C;
defparam \ctrl0|curLength|data[2]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N6
cycloneii_lcell_comb \ctrl0|curLength|data[3]~23 (
// Equation(s):
// \ctrl0|curLength|data[3]~23_combout  = (\ctrl0|curLength|data [3] & (!\ctrl0|curLength|data[2]~22 )) # (!\ctrl0|curLength|data [3] & ((\ctrl0|curLength|data[2]~22 ) # (GND)))
// \ctrl0|curLength|data[3]~24  = CARRY((!\ctrl0|curLength|data[2]~22 ) # (!\ctrl0|curLength|data [3]))

	.dataa(\ctrl0|curLength|data [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\ctrl0|curLength|data[2]~22 ),
	.combout(\ctrl0|curLength|data[3]~23_combout ),
	.cout(\ctrl0|curLength|data[3]~24 ));
// synopsys translate_off
defparam \ctrl0|curLength|data[3]~23 .lut_mask = 16'h5A5F;
defparam \ctrl0|curLength|data[3]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N8
cycloneii_lcell_comb \ctrl0|curLength|data[4]~25 (
// Equation(s):
// \ctrl0|curLength|data[4]~25_combout  = (\ctrl0|curLength|data [4] & (\ctrl0|curLength|data[3]~24  $ (GND))) # (!\ctrl0|curLength|data [4] & (!\ctrl0|curLength|data[3]~24  & VCC))
// \ctrl0|curLength|data[4]~26  = CARRY((\ctrl0|curLength|data [4] & !\ctrl0|curLength|data[3]~24 ))

	.dataa(vcc),
	.datab(\ctrl0|curLength|data [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ctrl0|curLength|data[3]~24 ),
	.combout(\ctrl0|curLength|data[4]~25_combout ),
	.cout(\ctrl0|curLength|data[4]~26 ));
// synopsys translate_off
defparam \ctrl0|curLength|data[4]~25 .lut_mask = 16'hC30C;
defparam \ctrl0|curLength|data[4]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N0
cycloneii_lcell_comb \u0|to_hw_data|data_out[18]~feeder (
// Equation(s):
// \u0|to_hw_data|data_out[18]~feeder_combout  = \u0|nios2_qsys_0|d_writedata [18]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|d_writedata [18]),
	.cin(gnd),
	.combout(\u0|to_hw_data|data_out[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|to_hw_data|data_out[18]~feeder .lut_mask = 16'hFF00;
defparam \u0|to_hw_data|data_out[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y21_N1
cycloneii_lcell_ff \u0|to_hw_data|data_out[18] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|to_hw_data|data_out[18]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|to_hw_data|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|to_hw_data|data_out [18]));

// Location: LCFF_X36_Y18_N1
cycloneii_lcell_ff \vectorLength|data[18] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|to_hw_data|data_out [18]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl0|state.READ_LENGTH~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vectorLength|data [18]));

// Location: LCCOMB_X33_Y19_N20
cycloneii_lcell_comb \u0|to_hw_data|data_out[16]~feeder (
// Equation(s):
// \u0|to_hw_data|data_out[16]~feeder_combout  = \u0|nios2_qsys_0|d_writedata [16]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|d_writedata [16]),
	.cin(gnd),
	.combout(\u0|to_hw_data|data_out[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|to_hw_data|data_out[16]~feeder .lut_mask = 16'hFF00;
defparam \u0|to_hw_data|data_out[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y19_N21
cycloneii_lcell_ff \u0|to_hw_data|data_out[16] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|to_hw_data|data_out[16]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|to_hw_data|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|to_hw_data|data_out [16]));

// Location: LCFF_X36_Y18_N29
cycloneii_lcell_ff \vectorLength|data[16] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|to_hw_data|data_out [16]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl0|state.READ_LENGTH~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vectorLength|data [16]));

// Location: LCCOMB_X36_Y18_N22
cycloneii_lcell_comb \vectorLength|data[17]~feeder (
// Equation(s):
// \vectorLength|data[17]~feeder_combout  = \u0|to_hw_data|data_out [17]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|to_hw_data|data_out [17]),
	.cin(gnd),
	.combout(\vectorLength|data[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vectorLength|data[17]~feeder .lut_mask = 16'hFF00;
defparam \vectorLength|data[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y18_N23
cycloneii_lcell_ff \vectorLength|data[17] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\vectorLength|data[17]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl0|state.READ_LENGTH~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vectorLength|data [17]));

// Location: LCCOMB_X36_Y18_N28
cycloneii_lcell_comb \ctrl0|LessThan0~32 (
// Equation(s):
// \ctrl0|LessThan0~32_combout  = (\vectorLength|data [19]) # ((\vectorLength|data [18]) # ((\vectorLength|data [16]) # (\vectorLength|data [17])))

	.dataa(\vectorLength|data [19]),
	.datab(\vectorLength|data [18]),
	.datac(\vectorLength|data [16]),
	.datad(\vectorLength|data [17]),
	.cin(gnd),
	.combout(\ctrl0|LessThan0~32_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl0|LessThan0~32 .lut_mask = 16'hFFFE;
defparam \ctrl0|LessThan0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N2
cycloneii_lcell_comb \u0|to_hw_data|data_out[26]~feeder (
// Equation(s):
// \u0|to_hw_data|data_out[26]~feeder_combout  = \u0|nios2_qsys_0|d_writedata [26]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|d_writedata [26]),
	.cin(gnd),
	.combout(\u0|to_hw_data|data_out[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|to_hw_data|data_out[26]~feeder .lut_mask = 16'hFF00;
defparam \u0|to_hw_data|data_out[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y23_N3
cycloneii_lcell_ff \u0|to_hw_data|data_out[26] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|to_hw_data|data_out[26]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|to_hw_data|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|to_hw_data|data_out [26]));

// Location: LCFF_X36_Y18_N9
cycloneii_lcell_ff \vectorLength|data[26] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|to_hw_data|data_out [26]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl0|state.READ_LENGTH~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vectorLength|data [26]));

// Location: LCFF_X36_Y18_N21
cycloneii_lcell_ff \vectorLength|data[24] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|to_hw_data|data_out [24]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl0|state.READ_LENGTH~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vectorLength|data [24]));

// Location: LCCOMB_X37_Y18_N18
cycloneii_lcell_comb \u0|to_hw_data|data_out[25]~feeder (
// Equation(s):
// \u0|to_hw_data|data_out[25]~feeder_combout  = \u0|nios2_qsys_0|d_writedata [25]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|d_writedata [25]),
	.cin(gnd),
	.combout(\u0|to_hw_data|data_out[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|to_hw_data|data_out[25]~feeder .lut_mask = 16'hFF00;
defparam \u0|to_hw_data|data_out[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y18_N19
cycloneii_lcell_ff \u0|to_hw_data|data_out[25] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|to_hw_data|data_out[25]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|to_hw_data|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|to_hw_data|data_out [25]));

// Location: LCCOMB_X36_Y18_N30
cycloneii_lcell_comb \vectorLength|data[25]~feeder (
// Equation(s):
// \vectorLength|data[25]~feeder_combout  = \u0|to_hw_data|data_out [25]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|to_hw_data|data_out [25]),
	.cin(gnd),
	.combout(\vectorLength|data[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vectorLength|data[25]~feeder .lut_mask = 16'hFF00;
defparam \vectorLength|data[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y18_N31
cycloneii_lcell_ff \vectorLength|data[25] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\vectorLength|data[25]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl0|state.READ_LENGTH~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vectorLength|data [25]));

// Location: LCCOMB_X36_Y18_N20
cycloneii_lcell_comb \ctrl0|LessThan0~34 (
// Equation(s):
// \ctrl0|LessThan0~34_combout  = (\vectorLength|data [27]) # ((\vectorLength|data [26]) # ((\vectorLength|data [24]) # (\vectorLength|data [25])))

	.dataa(\vectorLength|data [27]),
	.datab(\vectorLength|data [26]),
	.datac(\vectorLength|data [24]),
	.datad(\vectorLength|data [25]),
	.cin(gnd),
	.combout(\ctrl0|LessThan0~34_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl0|LessThan0~34 .lut_mask = 16'hFFFE;
defparam \ctrl0|LessThan0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y19_N13
cycloneii_lcell_ff \u0|to_hw_data|data_out[22] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|d_writedata [22]),
	.aclr(!\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|to_hw_data|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|to_hw_data|data_out [22]));

// Location: LCCOMB_X36_Y19_N8
cycloneii_lcell_comb \vectorLength|data[22]~feeder (
// Equation(s):
// \vectorLength|data[22]~feeder_combout  = \u0|to_hw_data|data_out [22]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|to_hw_data|data_out [22]),
	.cin(gnd),
	.combout(\vectorLength|data[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vectorLength|data[22]~feeder .lut_mask = 16'hFF00;
defparam \vectorLength|data[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y19_N9
cycloneii_lcell_ff \vectorLength|data[22] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\vectorLength|data[22]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl0|state.READ_LENGTH~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vectorLength|data [22]));

// Location: LCFF_X36_Y19_N13
cycloneii_lcell_ff \vectorLength|data[20] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|to_hw_data|data_out [20]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl0|state.READ_LENGTH~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vectorLength|data [20]));

// Location: LCCOMB_X36_Y19_N6
cycloneii_lcell_comb \vectorLength|data[21]~feeder (
// Equation(s):
// \vectorLength|data[21]~feeder_combout  = \u0|to_hw_data|data_out [21]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|to_hw_data|data_out [21]),
	.cin(gnd),
	.combout(\vectorLength|data[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vectorLength|data[21]~feeder .lut_mask = 16'hFF00;
defparam \vectorLength|data[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y19_N7
cycloneii_lcell_ff \vectorLength|data[21] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\vectorLength|data[21]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl0|state.READ_LENGTH~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vectorLength|data [21]));

// Location: LCCOMB_X36_Y19_N12
cycloneii_lcell_comb \ctrl0|LessThan0~33 (
// Equation(s):
// \ctrl0|LessThan0~33_combout  = (\vectorLength|data [23]) # ((\vectorLength|data [22]) # ((\vectorLength|data [20]) # (\vectorLength|data [21])))

	.dataa(\vectorLength|data [23]),
	.datab(\vectorLength|data [22]),
	.datac(\vectorLength|data [20]),
	.datad(\vectorLength|data [21]),
	.cin(gnd),
	.combout(\ctrl0|LessThan0~33_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl0|LessThan0~33 .lut_mask = 16'hFFFE;
defparam \ctrl0|LessThan0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N4
cycloneii_lcell_comb \ctrl0|LessThan0~36 (
// Equation(s):
// \ctrl0|LessThan0~36_combout  = (\ctrl0|LessThan0~35_combout ) # ((\ctrl0|LessThan0~32_combout ) # ((\ctrl0|LessThan0~34_combout ) # (\ctrl0|LessThan0~33_combout )))

	.dataa(\ctrl0|LessThan0~35_combout ),
	.datab(\ctrl0|LessThan0~32_combout ),
	.datac(\ctrl0|LessThan0~34_combout ),
	.datad(\ctrl0|LessThan0~33_combout ),
	.cin(gnd),
	.combout(\ctrl0|LessThan0~36_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl0|LessThan0~36 .lut_mask = 16'hFFFE;
defparam \ctrl0|LessThan0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N12
cycloneii_lcell_comb \ctrl0|curLength|data~18 (
// Equation(s):
// \ctrl0|curLength|data~18_combout  = ((\ctrl0|state.WRITE_S~regout  & ((\ctrl0|LessThan0~30_combout ) # (\ctrl0|LessThan0~36_combout )))) # (!\ctrl0|state.IDLE~regout )

	.dataa(\ctrl0|state.WRITE_S~regout ),
	.datab(\ctrl0|LessThan0~30_combout ),
	.datac(\ctrl0|LessThan0~36_combout ),
	.datad(\ctrl0|state.IDLE~regout ),
	.cin(gnd),
	.combout(\ctrl0|curLength|data~18_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl0|curLength|data~18 .lut_mask = 16'hA8FF;
defparam \ctrl0|curLength|data~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y19_N9
cycloneii_lcell_ff \ctrl0|curLength|data[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ctrl0|curLength|data[4]~25_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\ctrl0|load_curlength[0]~0_combout ),
	.sload(gnd),
	.ena(\ctrl0|curLength|data~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl0|curLength|data [4]));

// Location: LCCOMB_X40_Y19_N12
cycloneii_lcell_comb \ctrl0|curLength|data[6]~29 (
// Equation(s):
// \ctrl0|curLength|data[6]~29_combout  = (\ctrl0|curLength|data [6] & (\ctrl0|curLength|data[5]~28  $ (GND))) # (!\ctrl0|curLength|data [6] & (!\ctrl0|curLength|data[5]~28  & VCC))
// \ctrl0|curLength|data[6]~30  = CARRY((\ctrl0|curLength|data [6] & !\ctrl0|curLength|data[5]~28 ))

	.dataa(\ctrl0|curLength|data [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\ctrl0|curLength|data[5]~28 ),
	.combout(\ctrl0|curLength|data[6]~29_combout ),
	.cout(\ctrl0|curLength|data[6]~30 ));
// synopsys translate_off
defparam \ctrl0|curLength|data[6]~29 .lut_mask = 16'hA50A;
defparam \ctrl0|curLength|data[6]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N14
cycloneii_lcell_comb \ctrl0|curLength|data[7]~31 (
// Equation(s):
// \ctrl0|curLength|data[7]~31_combout  = (\ctrl0|curLength|data [7] & (!\ctrl0|curLength|data[6]~30 )) # (!\ctrl0|curLength|data [7] & ((\ctrl0|curLength|data[6]~30 ) # (GND)))
// \ctrl0|curLength|data[7]~32  = CARRY((!\ctrl0|curLength|data[6]~30 ) # (!\ctrl0|curLength|data [7]))

	.dataa(vcc),
	.datab(\ctrl0|curLength|data [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ctrl0|curLength|data[6]~30 ),
	.combout(\ctrl0|curLength|data[7]~31_combout ),
	.cout(\ctrl0|curLength|data[7]~32 ));
// synopsys translate_off
defparam \ctrl0|curLength|data[7]~31 .lut_mask = 16'h3C3F;
defparam \ctrl0|curLength|data[7]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X40_Y19_N15
cycloneii_lcell_ff \ctrl0|curLength|data[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ctrl0|curLength|data[7]~31_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\ctrl0|load_curlength[0]~0_combout ),
	.sload(gnd),
	.ena(\ctrl0|curLength|data~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl0|curLength|data [7]));

// Location: LCCOMB_X40_Y19_N18
cycloneii_lcell_comb \ctrl0|curLength|data[9]~35 (
// Equation(s):
// \ctrl0|curLength|data[9]~35_combout  = (\ctrl0|curLength|data [9] & (!\ctrl0|curLength|data[8]~34 )) # (!\ctrl0|curLength|data [9] & ((\ctrl0|curLength|data[8]~34 ) # (GND)))
// \ctrl0|curLength|data[9]~36  = CARRY((!\ctrl0|curLength|data[8]~34 ) # (!\ctrl0|curLength|data [9]))

	.dataa(vcc),
	.datab(\ctrl0|curLength|data [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ctrl0|curLength|data[8]~34 ),
	.combout(\ctrl0|curLength|data[9]~35_combout ),
	.cout(\ctrl0|curLength|data[9]~36 ));
// synopsys translate_off
defparam \ctrl0|curLength|data[9]~35 .lut_mask = 16'h3C3F;
defparam \ctrl0|curLength|data[9]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X40_Y19_N19
cycloneii_lcell_ff \ctrl0|curLength|data[9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ctrl0|curLength|data[9]~35_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\ctrl0|load_curlength[0]~0_combout ),
	.sload(gnd),
	.ena(\ctrl0|curLength|data~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl0|curLength|data [9]));

// Location: LCCOMB_X40_Y19_N20
cycloneii_lcell_comb \ctrl0|curLength|data[10]~37 (
// Equation(s):
// \ctrl0|curLength|data[10]~37_combout  = (\ctrl0|curLength|data [10] & (\ctrl0|curLength|data[9]~36  $ (GND))) # (!\ctrl0|curLength|data [10] & (!\ctrl0|curLength|data[9]~36  & VCC))
// \ctrl0|curLength|data[10]~38  = CARRY((\ctrl0|curLength|data [10] & !\ctrl0|curLength|data[9]~36 ))

	.dataa(\ctrl0|curLength|data [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\ctrl0|curLength|data[9]~36 ),
	.combout(\ctrl0|curLength|data[10]~37_combout ),
	.cout(\ctrl0|curLength|data[10]~38 ));
// synopsys translate_off
defparam \ctrl0|curLength|data[10]~37 .lut_mask = 16'hA50A;
defparam \ctrl0|curLength|data[10]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N22
cycloneii_lcell_comb \ctrl0|curLength|data[11]~39 (
// Equation(s):
// \ctrl0|curLength|data[11]~39_combout  = (\ctrl0|curLength|data [11] & (!\ctrl0|curLength|data[10]~38 )) # (!\ctrl0|curLength|data [11] & ((\ctrl0|curLength|data[10]~38 ) # (GND)))
// \ctrl0|curLength|data[11]~40  = CARRY((!\ctrl0|curLength|data[10]~38 ) # (!\ctrl0|curLength|data [11]))

	.dataa(vcc),
	.datab(\ctrl0|curLength|data [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ctrl0|curLength|data[10]~38 ),
	.combout(\ctrl0|curLength|data[11]~39_combout ),
	.cout(\ctrl0|curLength|data[11]~40 ));
// synopsys translate_off
defparam \ctrl0|curLength|data[11]~39 .lut_mask = 16'h3C3F;
defparam \ctrl0|curLength|data[11]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X40_Y19_N23
cycloneii_lcell_ff \ctrl0|curLength|data[11] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ctrl0|curLength|data[11]~39_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\ctrl0|load_curlength[0]~0_combout ),
	.sload(gnd),
	.ena(\ctrl0|curLength|data~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl0|curLength|data [11]));

// Location: LCCOMB_X40_Y19_N26
cycloneii_lcell_comb \ctrl0|curLength|data[13]~43 (
// Equation(s):
// \ctrl0|curLength|data[13]~43_combout  = (\ctrl0|curLength|data [13] & (!\ctrl0|curLength|data[12]~42 )) # (!\ctrl0|curLength|data [13] & ((\ctrl0|curLength|data[12]~42 ) # (GND)))
// \ctrl0|curLength|data[13]~44  = CARRY((!\ctrl0|curLength|data[12]~42 ) # (!\ctrl0|curLength|data [13]))

	.dataa(vcc),
	.datab(\ctrl0|curLength|data [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ctrl0|curLength|data[12]~42 ),
	.combout(\ctrl0|curLength|data[13]~43_combout ),
	.cout(\ctrl0|curLength|data[13]~44 ));
// synopsys translate_off
defparam \ctrl0|curLength|data[13]~43 .lut_mask = 16'h3C3F;
defparam \ctrl0|curLength|data[13]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X40_Y19_N27
cycloneii_lcell_ff \ctrl0|curLength|data[13] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ctrl0|curLength|data[13]~43_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\ctrl0|load_curlength[0]~0_combout ),
	.sload(gnd),
	.ena(\ctrl0|curLength|data~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl0|curLength|data [13]));

// Location: LCCOMB_X40_Y19_N28
cycloneii_lcell_comb \ctrl0|curLength|data[14]~45 (
// Equation(s):
// \ctrl0|curLength|data[14]~45_combout  = (\ctrl0|curLength|data [14] & (\ctrl0|curLength|data[13]~44  $ (GND))) # (!\ctrl0|curLength|data [14] & (!\ctrl0|curLength|data[13]~44  & VCC))
// \ctrl0|curLength|data[14]~46  = CARRY((\ctrl0|curLength|data [14] & !\ctrl0|curLength|data[13]~44 ))

	.dataa(vcc),
	.datab(\ctrl0|curLength|data [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ctrl0|curLength|data[13]~44 ),
	.combout(\ctrl0|curLength|data[14]~45_combout ),
	.cout(\ctrl0|curLength|data[14]~46 ));
// synopsys translate_off
defparam \ctrl0|curLength|data[14]~45 .lut_mask = 16'hC30C;
defparam \ctrl0|curLength|data[14]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X40_Y19_N29
cycloneii_lcell_ff \ctrl0|curLength|data[14] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ctrl0|curLength|data[14]~45_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\ctrl0|load_curlength[0]~0_combout ),
	.sload(gnd),
	.ena(\ctrl0|curLength|data~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl0|curLength|data [14]));

// Location: LCCOMB_X40_Y19_N30
cycloneii_lcell_comb \ctrl0|curLength|data[15]~47 (
// Equation(s):
// \ctrl0|curLength|data[15]~47_combout  = \ctrl0|curLength|data[14]~46  $ (\ctrl0|curLength|data [15])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ctrl0|curLength|data [15]),
	.cin(\ctrl0|curLength|data[14]~46 ),
	.combout(\ctrl0|curLength|data[15]~47_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl0|curLength|data[15]~47 .lut_mask = 16'h0FF0;
defparam \ctrl0|curLength|data[15]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X40_Y19_N31
cycloneii_lcell_ff \ctrl0|curLength|data[15] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ctrl0|curLength|data[15]~47_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\ctrl0|load_curlength[0]~0_combout ),
	.sload(gnd),
	.ena(\ctrl0|curLength|data~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl0|curLength|data [15]));

// Location: LCCOMB_X35_Y19_N0
cycloneii_lcell_comb \u0|to_hw_data|data_out[13]~feeder (
// Equation(s):
// \u0|to_hw_data|data_out[13]~feeder_combout  = \u0|nios2_qsys_0|d_writedata [13]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|d_writedata [13]),
	.cin(gnd),
	.combout(\u0|to_hw_data|data_out[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|to_hw_data|data_out[13]~feeder .lut_mask = 16'hFF00;
defparam \u0|to_hw_data|data_out[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y19_N1
cycloneii_lcell_ff \u0|to_hw_data|data_out[13] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|to_hw_data|data_out[13]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|to_hw_data|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|to_hw_data|data_out [13]));

// Location: LCFF_X36_Y19_N27
cycloneii_lcell_ff \vectorLength|data[13] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|to_hw_data|data_out [13]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl0|state.READ_LENGTH~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vectorLength|data [13]));

// Location: LCCOMB_X29_Y21_N18
cycloneii_lcell_comb \u0|to_hw_data|data_out[12]~feeder (
// Equation(s):
// \u0|to_hw_data|data_out[12]~feeder_combout  = \u0|nios2_qsys_0|d_writedata [12]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|d_writedata [12]),
	.cin(gnd),
	.combout(\u0|to_hw_data|data_out[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|to_hw_data|data_out[12]~feeder .lut_mask = 16'hFF00;
defparam \u0|to_hw_data|data_out[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y21_N19
cycloneii_lcell_ff \u0|to_hw_data|data_out[12] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|to_hw_data|data_out[12]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|to_hw_data|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|to_hw_data|data_out [12]));

// Location: LCFF_X36_Y19_N5
cycloneii_lcell_ff \vectorLength|data[12] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|to_hw_data|data_out [12]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl0|state.READ_LENGTH~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vectorLength|data [12]));

// Location: LCFF_X29_Y21_N21
cycloneii_lcell_ff \u0|to_hw_data|data_out[11] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|d_writedata [11]),
	.aclr(!\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|to_hw_data|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|to_hw_data|data_out [11]));

// Location: LCFF_X36_Y19_N23
cycloneii_lcell_ff \vectorLength|data[11] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|to_hw_data|data_out [11]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl0|state.READ_LENGTH~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vectorLength|data [11]));

// Location: LCFF_X40_Y19_N21
cycloneii_lcell_ff \ctrl0|curLength|data[10] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ctrl0|curLength|data[10]~37_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\ctrl0|load_curlength[0]~0_combout ),
	.sload(gnd),
	.ena(\ctrl0|curLength|data~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl0|curLength|data [10]));

// Location: LCCOMB_X35_Y19_N10
cycloneii_lcell_comb \u0|to_hw_data|data_out[8]~feeder (
// Equation(s):
// \u0|to_hw_data|data_out[8]~feeder_combout  = \u0|nios2_qsys_0|d_writedata [8]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|d_writedata [8]),
	.cin(gnd),
	.combout(\u0|to_hw_data|data_out[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|to_hw_data|data_out[8]~feeder .lut_mask = 16'hFF00;
defparam \u0|to_hw_data|data_out[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y19_N11
cycloneii_lcell_ff \u0|to_hw_data|data_out[8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\u0|to_hw_data|data_out[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|to_hw_data|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|to_hw_data|data_out [8]));

// Location: LCCOMB_X36_Y19_N28
cycloneii_lcell_comb \vectorLength|data[8]~feeder (
// Equation(s):
// \vectorLength|data[8]~feeder_combout  = \u0|to_hw_data|data_out [8]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|to_hw_data|data_out [8]),
	.cin(gnd),
	.combout(\vectorLength|data[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vectorLength|data[8]~feeder .lut_mask = 16'hFF00;
defparam \vectorLength|data[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y19_N29
cycloneii_lcell_ff \vectorLength|data[8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\vectorLength|data[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl0|state.READ_LENGTH~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vectorLength|data [8]));

// Location: LCFF_X40_Y19_N13
cycloneii_lcell_ff \ctrl0|curLength|data[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ctrl0|curLength|data[6]~29_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\ctrl0|load_curlength[0]~0_combout ),
	.sload(gnd),
	.ena(\ctrl0|curLength|data~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl0|curLength|data [6]));

// Location: LCFF_X36_Y19_N17
cycloneii_lcell_ff \vectorLength|data[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|to_hw_data|data_out [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl0|state.READ_LENGTH~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vectorLength|data [5]));

// Location: LCFF_X36_Y19_N19
cycloneii_lcell_ff \vectorLength|data[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|to_hw_data|data_out [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl0|state.READ_LENGTH~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vectorLength|data [4]));

// Location: LCFF_X38_Y18_N15
cycloneii_lcell_ff \vectorLength|data[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|to_hw_data|data_out [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl0|state.READ_LENGTH~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vectorLength|data [3]));

// Location: LCCOMB_X37_Y19_N0
cycloneii_lcell_comb \ctrl0|LessThan0~1 (
// Equation(s):
// \ctrl0|LessThan0~1_cout  = CARRY((!\ctrl0|curLength|data [0] & \vectorLength|data [0]))

	.dataa(\ctrl0|curLength|data [0]),
	.datab(\vectorLength|data [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\ctrl0|LessThan0~1_cout ));
// synopsys translate_off
defparam \ctrl0|LessThan0~1 .lut_mask = 16'h0044;
defparam \ctrl0|LessThan0~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N2
cycloneii_lcell_comb \ctrl0|LessThan0~3 (
// Equation(s):
// \ctrl0|LessThan0~3_cout  = CARRY((\vectorLength|data [1] & (\ctrl0|curLength|data [1] & !\ctrl0|LessThan0~1_cout )) # (!\vectorLength|data [1] & ((\ctrl0|curLength|data [1]) # (!\ctrl0|LessThan0~1_cout ))))

	.dataa(\vectorLength|data [1]),
	.datab(\ctrl0|curLength|data [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ctrl0|LessThan0~1_cout ),
	.combout(),
	.cout(\ctrl0|LessThan0~3_cout ));
// synopsys translate_off
defparam \ctrl0|LessThan0~3 .lut_mask = 16'h004D;
defparam \ctrl0|LessThan0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N4
cycloneii_lcell_comb \ctrl0|LessThan0~5 (
// Equation(s):
// \ctrl0|LessThan0~5_cout  = CARRY((\vectorLength|data [2] & ((!\ctrl0|LessThan0~3_cout ) # (!\ctrl0|curLength|data [2]))) # (!\vectorLength|data [2] & (!\ctrl0|curLength|data [2] & !\ctrl0|LessThan0~3_cout )))

	.dataa(\vectorLength|data [2]),
	.datab(\ctrl0|curLength|data [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ctrl0|LessThan0~3_cout ),
	.combout(),
	.cout(\ctrl0|LessThan0~5_cout ));
// synopsys translate_off
defparam \ctrl0|LessThan0~5 .lut_mask = 16'h002B;
defparam \ctrl0|LessThan0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N6
cycloneii_lcell_comb \ctrl0|LessThan0~7 (
// Equation(s):
// \ctrl0|LessThan0~7_cout  = CARRY((\ctrl0|curLength|data [3] & ((!\ctrl0|LessThan0~5_cout ) # (!\vectorLength|data [3]))) # (!\ctrl0|curLength|data [3] & (!\vectorLength|data [3] & !\ctrl0|LessThan0~5_cout )))

	.dataa(\ctrl0|curLength|data [3]),
	.datab(\vectorLength|data [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ctrl0|LessThan0~5_cout ),
	.combout(),
	.cout(\ctrl0|LessThan0~7_cout ));
// synopsys translate_off
defparam \ctrl0|LessThan0~7 .lut_mask = 16'h002B;
defparam \ctrl0|LessThan0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N8
cycloneii_lcell_comb \ctrl0|LessThan0~9 (
// Equation(s):
// \ctrl0|LessThan0~9_cout  = CARRY((\ctrl0|curLength|data [4] & (\vectorLength|data [4] & !\ctrl0|LessThan0~7_cout )) # (!\ctrl0|curLength|data [4] & ((\vectorLength|data [4]) # (!\ctrl0|LessThan0~7_cout ))))

	.dataa(\ctrl0|curLength|data [4]),
	.datab(\vectorLength|data [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ctrl0|LessThan0~7_cout ),
	.combout(),
	.cout(\ctrl0|LessThan0~9_cout ));
// synopsys translate_off
defparam \ctrl0|LessThan0~9 .lut_mask = 16'h004D;
defparam \ctrl0|LessThan0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N10
cycloneii_lcell_comb \ctrl0|LessThan0~11 (
// Equation(s):
// \ctrl0|LessThan0~11_cout  = CARRY((\ctrl0|curLength|data [5] & ((!\ctrl0|LessThan0~9_cout ) # (!\vectorLength|data [5]))) # (!\ctrl0|curLength|data [5] & (!\vectorLength|data [5] & !\ctrl0|LessThan0~9_cout )))

	.dataa(\ctrl0|curLength|data [5]),
	.datab(\vectorLength|data [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ctrl0|LessThan0~9_cout ),
	.combout(),
	.cout(\ctrl0|LessThan0~11_cout ));
// synopsys translate_off
defparam \ctrl0|LessThan0~11 .lut_mask = 16'h002B;
defparam \ctrl0|LessThan0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N12
cycloneii_lcell_comb \ctrl0|LessThan0~13 (
// Equation(s):
// \ctrl0|LessThan0~13_cout  = CARRY((\vectorLength|data [6] & ((!\ctrl0|LessThan0~11_cout ) # (!\ctrl0|curLength|data [6]))) # (!\vectorLength|data [6] & (!\ctrl0|curLength|data [6] & !\ctrl0|LessThan0~11_cout )))

	.dataa(\vectorLength|data [6]),
	.datab(\ctrl0|curLength|data [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ctrl0|LessThan0~11_cout ),
	.combout(),
	.cout(\ctrl0|LessThan0~13_cout ));
// synopsys translate_off
defparam \ctrl0|LessThan0~13 .lut_mask = 16'h002B;
defparam \ctrl0|LessThan0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N14
cycloneii_lcell_comb \ctrl0|LessThan0~15 (
// Equation(s):
// \ctrl0|LessThan0~15_cout  = CARRY((\vectorLength|data [7] & (\ctrl0|curLength|data [7] & !\ctrl0|LessThan0~13_cout )) # (!\vectorLength|data [7] & ((\ctrl0|curLength|data [7]) # (!\ctrl0|LessThan0~13_cout ))))

	.dataa(\vectorLength|data [7]),
	.datab(\ctrl0|curLength|data [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ctrl0|LessThan0~13_cout ),
	.combout(),
	.cout(\ctrl0|LessThan0~15_cout ));
// synopsys translate_off
defparam \ctrl0|LessThan0~15 .lut_mask = 16'h004D;
defparam \ctrl0|LessThan0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N16
cycloneii_lcell_comb \ctrl0|LessThan0~17 (
// Equation(s):
// \ctrl0|LessThan0~17_cout  = CARRY((\ctrl0|curLength|data [8] & (\vectorLength|data [8] & !\ctrl0|LessThan0~15_cout )) # (!\ctrl0|curLength|data [8] & ((\vectorLength|data [8]) # (!\ctrl0|LessThan0~15_cout ))))

	.dataa(\ctrl0|curLength|data [8]),
	.datab(\vectorLength|data [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ctrl0|LessThan0~15_cout ),
	.combout(),
	.cout(\ctrl0|LessThan0~17_cout ));
// synopsys translate_off
defparam \ctrl0|LessThan0~17 .lut_mask = 16'h004D;
defparam \ctrl0|LessThan0~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N18
cycloneii_lcell_comb \ctrl0|LessThan0~19 (
// Equation(s):
// \ctrl0|LessThan0~19_cout  = CARRY((\vectorLength|data [9] & (\ctrl0|curLength|data [9] & !\ctrl0|LessThan0~17_cout )) # (!\vectorLength|data [9] & ((\ctrl0|curLength|data [9]) # (!\ctrl0|LessThan0~17_cout ))))

	.dataa(\vectorLength|data [9]),
	.datab(\ctrl0|curLength|data [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ctrl0|LessThan0~17_cout ),
	.combout(),
	.cout(\ctrl0|LessThan0~19_cout ));
// synopsys translate_off
defparam \ctrl0|LessThan0~19 .lut_mask = 16'h004D;
defparam \ctrl0|LessThan0~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N20
cycloneii_lcell_comb \ctrl0|LessThan0~21 (
// Equation(s):
// \ctrl0|LessThan0~21_cout  = CARRY((\vectorLength|data [10] & ((!\ctrl0|LessThan0~19_cout ) # (!\ctrl0|curLength|data [10]))) # (!\vectorLength|data [10] & (!\ctrl0|curLength|data [10] & !\ctrl0|LessThan0~19_cout )))

	.dataa(\vectorLength|data [10]),
	.datab(\ctrl0|curLength|data [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ctrl0|LessThan0~19_cout ),
	.combout(),
	.cout(\ctrl0|LessThan0~21_cout ));
// synopsys translate_off
defparam \ctrl0|LessThan0~21 .lut_mask = 16'h002B;
defparam \ctrl0|LessThan0~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N22
cycloneii_lcell_comb \ctrl0|LessThan0~23 (
// Equation(s):
// \ctrl0|LessThan0~23_cout  = CARRY((\ctrl0|curLength|data [11] & ((!\ctrl0|LessThan0~21_cout ) # (!\vectorLength|data [11]))) # (!\ctrl0|curLength|data [11] & (!\vectorLength|data [11] & !\ctrl0|LessThan0~21_cout )))

	.dataa(\ctrl0|curLength|data [11]),
	.datab(\vectorLength|data [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ctrl0|LessThan0~21_cout ),
	.combout(),
	.cout(\ctrl0|LessThan0~23_cout ));
// synopsys translate_off
defparam \ctrl0|LessThan0~23 .lut_mask = 16'h002B;
defparam \ctrl0|LessThan0~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N24
cycloneii_lcell_comb \ctrl0|LessThan0~25 (
// Equation(s):
// \ctrl0|LessThan0~25_cout  = CARRY((\ctrl0|curLength|data [12] & (\vectorLength|data [12] & !\ctrl0|LessThan0~23_cout )) # (!\ctrl0|curLength|data [12] & ((\vectorLength|data [12]) # (!\ctrl0|LessThan0~23_cout ))))

	.dataa(\ctrl0|curLength|data [12]),
	.datab(\vectorLength|data [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ctrl0|LessThan0~23_cout ),
	.combout(),
	.cout(\ctrl0|LessThan0~25_cout ));
// synopsys translate_off
defparam \ctrl0|LessThan0~25 .lut_mask = 16'h004D;
defparam \ctrl0|LessThan0~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N26
cycloneii_lcell_comb \ctrl0|LessThan0~27 (
// Equation(s):
// \ctrl0|LessThan0~27_cout  = CARRY((\ctrl0|curLength|data [13] & ((!\ctrl0|LessThan0~25_cout ) # (!\vectorLength|data [13]))) # (!\ctrl0|curLength|data [13] & (!\vectorLength|data [13] & !\ctrl0|LessThan0~25_cout )))

	.dataa(\ctrl0|curLength|data [13]),
	.datab(\vectorLength|data [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ctrl0|LessThan0~25_cout ),
	.combout(),
	.cout(\ctrl0|LessThan0~27_cout ));
// synopsys translate_off
defparam \ctrl0|LessThan0~27 .lut_mask = 16'h002B;
defparam \ctrl0|LessThan0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N28
cycloneii_lcell_comb \ctrl0|LessThan0~29 (
// Equation(s):
// \ctrl0|LessThan0~29_cout  = CARRY((\vectorLength|data [14] & ((!\ctrl0|LessThan0~27_cout ) # (!\ctrl0|curLength|data [14]))) # (!\vectorLength|data [14] & (!\ctrl0|curLength|data [14] & !\ctrl0|LessThan0~27_cout )))

	.dataa(\vectorLength|data [14]),
	.datab(\ctrl0|curLength|data [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ctrl0|LessThan0~27_cout ),
	.combout(),
	.cout(\ctrl0|LessThan0~29_cout ));
// synopsys translate_off
defparam \ctrl0|LessThan0~29 .lut_mask = 16'h002B;
defparam \ctrl0|LessThan0~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N30
cycloneii_lcell_comb \ctrl0|LessThan0~30 (
// Equation(s):
// \ctrl0|LessThan0~30_combout  = (\vectorLength|data [15] & ((\ctrl0|LessThan0~29_cout ) # (!\ctrl0|curLength|data [15]))) # (!\vectorLength|data [15] & (\ctrl0|LessThan0~29_cout  & !\ctrl0|curLength|data [15]))

	.dataa(vcc),
	.datab(\vectorLength|data [15]),
	.datac(vcc),
	.datad(\ctrl0|curLength|data [15]),
	.cin(\ctrl0|LessThan0~29_cout ),
	.combout(\ctrl0|LessThan0~30_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl0|LessThan0~30 .lut_mask = 16'hC0FC;
defparam \ctrl0|LessThan0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N24
cycloneii_lcell_comb \ctrl0|load_curlength[0]~0 (
// Equation(s):
// \ctrl0|load_curlength[0]~0_combout  = ((!\ctrl0|LessThan0~30_combout  & !\ctrl0|LessThan0~36_combout )) # (!\ctrl0|state.WRITE_S~regout )

	.dataa(\ctrl0|state.WRITE_S~regout ),
	.datab(\ctrl0|LessThan0~30_combout ),
	.datac(\ctrl0|LessThan0~36_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ctrl0|load_curlength[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl0|load_curlength[0]~0 .lut_mask = 16'h5757;
defparam \ctrl0|load_curlength[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y19_N1
cycloneii_lcell_ff \ctrl0|curLength|data[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ctrl0|curLength|data[0]~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\ctrl0|load_curlength[0]~0_combout ),
	.sload(gnd),
	.ena(\ctrl0|curLength|data~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl0|curLength|data [0]));

// Location: LCCOMB_X40_Y19_N2
cycloneii_lcell_comb \ctrl0|curLength|data[1]~19 (
// Equation(s):
// \ctrl0|curLength|data[1]~19_combout  = (\ctrl0|curLength|data [1] & (!\ctrl0|curLength|data[0]~17 )) # (!\ctrl0|curLength|data [1] & ((\ctrl0|curLength|data[0]~17 ) # (GND)))
// \ctrl0|curLength|data[1]~20  = CARRY((!\ctrl0|curLength|data[0]~17 ) # (!\ctrl0|curLength|data [1]))

	.dataa(vcc),
	.datab(\ctrl0|curLength|data [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ctrl0|curLength|data[0]~17 ),
	.combout(\ctrl0|curLength|data[1]~19_combout ),
	.cout(\ctrl0|curLength|data[1]~20 ));
// synopsys translate_off
defparam \ctrl0|curLength|data[1]~19 .lut_mask = 16'h3C3F;
defparam \ctrl0|curLength|data[1]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X40_Y19_N3
cycloneii_lcell_ff \ctrl0|curLength|data[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ctrl0|curLength|data[1]~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\ctrl0|load_curlength[0]~0_combout ),
	.sload(gnd),
	.ena(\ctrl0|curLength|data~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl0|curLength|data [1]));

// Location: LCFF_X40_Y19_N5
cycloneii_lcell_ff \ctrl0|curLength|data[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ctrl0|curLength|data[2]~21_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\ctrl0|load_curlength[0]~0_combout ),
	.sload(gnd),
	.ena(\ctrl0|curLength|data~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl0|curLength|data [2]));

// Location: LCCOMB_X38_Y18_N30
cycloneii_lcell_comb \ctrl0|Equal2~0 (
// Equation(s):
// \ctrl0|Equal2~0_combout  = \vectorLength|data [2] $ (\ctrl0|curLength|data [2] $ (((\vectorLength|data [1]) # (\vectorLength|data [0]))))

	.dataa(\vectorLength|data [2]),
	.datab(\vectorLength|data [1]),
	.datac(\vectorLength|data [0]),
	.datad(\ctrl0|curLength|data [2]),
	.cin(gnd),
	.combout(\ctrl0|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl0|Equal2~0 .lut_mask = 16'hA956;
defparam \ctrl0|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y19_N7
cycloneii_lcell_ff \ctrl0|curLength|data[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ctrl0|curLength|data[3]~23_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\ctrl0|load_curlength[0]~0_combout ),
	.sload(gnd),
	.ena(\ctrl0|curLength|data~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl0|curLength|data [3]));

// Location: LCCOMB_X38_Y18_N10
cycloneii_lcell_comb \ctrl0|Equal2~1 (
// Equation(s):
// \ctrl0|Equal2~1_combout  = (\ctrl0|Equal2~0_combout  & ((\ctrl0|Add0~0_combout  & (\vectorLength|data [3] $ (!\ctrl0|curLength|data [3]))) # (!\ctrl0|Add0~0_combout  & (\vectorLength|data [3] & !\ctrl0|curLength|data [3]))))

	.dataa(\ctrl0|Add0~0_combout ),
	.datab(\ctrl0|Equal2~0_combout ),
	.datac(\vectorLength|data [3]),
	.datad(\ctrl0|curLength|data [3]),
	.cin(gnd),
	.combout(\ctrl0|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl0|Equal2~1 .lut_mask = 16'h8048;
defparam \ctrl0|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N8
cycloneii_lcell_comb \ctrl0|Equal2~7 (
// Equation(s):
// \ctrl0|Equal2~7_combout  = (\ctrl0|Equal2~6_combout  & (\ctrl0|Equal2~1_combout  & !\ctrl0|curLength|data [15]))

	.dataa(\ctrl0|Equal2~6_combout ),
	.datab(vcc),
	.datac(\ctrl0|Equal2~1_combout ),
	.datad(\ctrl0|curLength|data [15]),
	.cin(gnd),
	.combout(\ctrl0|Equal2~7_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl0|Equal2~7 .lut_mask = 16'h00A0;
defparam \ctrl0|Equal2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N30
cycloneii_lcell_comb \ctrl0|Selector9~0 (
// Equation(s):
// \ctrl0|Selector9~0_combout  = (\u0|to_hw_sig|data_out [0] & (((\ctrl0|state.ACK_ADDR_S~regout  & \u0|to_hw_sig|data_out [1])))) # (!\u0|to_hw_sig|data_out [0] & ((\ctrl0|state.ACK_ADDR_S~regout ) # ((\ctrl0|state.READ_ADDR_S~regout  & 
// \u0|to_hw_sig|data_out [1]))))

	.dataa(\ctrl0|state.READ_ADDR_S~regout ),
	.datab(\u0|to_hw_sig|data_out [0]),
	.datac(\ctrl0|state.ACK_ADDR_S~regout ),
	.datad(\u0|to_hw_sig|data_out [1]),
	.cin(gnd),
	.combout(\ctrl0|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl0|Selector9~0 .lut_mask = 16'hF230;
defparam \ctrl0|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y22_N31
cycloneii_lcell_ff \ctrl0|state.ACK_ADDR_S (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ctrl0|Selector9~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl0|state.ACK_ADDR_S~regout ));

// Location: LCCOMB_X35_Y22_N22
cycloneii_lcell_comb \ctrl0|Selector10~0 (
// Equation(s):
// \ctrl0|Selector10~0_combout  = (\ctrl0|state.WRITE_S~regout  & (((\ctrl0|state.ACK_ADDR_S~regout  & \ctrl0|Equal0~0_combout )) # (!\ctrl0|Equal2~7_combout ))) # (!\ctrl0|state.WRITE_S~regout  & (((\ctrl0|state.ACK_ADDR_S~regout  & \ctrl0|Equal0~0_combout 
// ))))

	.dataa(\ctrl0|state.WRITE_S~regout ),
	.datab(\ctrl0|Equal2~7_combout ),
	.datac(\ctrl0|state.ACK_ADDR_S~regout ),
	.datad(\ctrl0|Equal0~0_combout ),
	.cin(gnd),
	.combout(\ctrl0|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl0|Selector10~0 .lut_mask = 16'hF222;
defparam \ctrl0|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y22_N23
cycloneii_lcell_ff \ctrl0|state.READ_A (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ctrl0|Selector10~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl0|state.READ_A~regout ));

// Location: LCFF_X35_Y22_N21
cycloneii_lcell_ff \ctrl0|state.STA_RDB (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ctrl0|state.READ_A~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl0|state.STA_RDB~regout ));

// Location: LCCOMB_X35_Y22_N16
cycloneii_lcell_comb \ctrl0|Selector3~0 (
// Equation(s):
// \ctrl0|Selector3~0_combout  = (\u0|to_hw_sig|data_out [0] & (((\ctrl0|state.ACK_LENGTH~regout  & \u0|to_hw_sig|data_out [1])))) # (!\u0|to_hw_sig|data_out [0] & ((\ctrl0|state.ACK_LENGTH~regout ) # ((\ctrl0|state.READ_LENGTH~regout  & 
// \u0|to_hw_sig|data_out [1]))))

	.dataa(\ctrl0|state.READ_LENGTH~regout ),
	.datab(\u0|to_hw_sig|data_out [0]),
	.datac(\ctrl0|state.ACK_LENGTH~regout ),
	.datad(\u0|to_hw_sig|data_out [1]),
	.cin(gnd),
	.combout(\ctrl0|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl0|Selector3~0 .lut_mask = 16'hF230;
defparam \ctrl0|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y22_N17
cycloneii_lcell_ff \ctrl0|state.ACK_LENGTH (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ctrl0|Selector3~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl0|state.ACK_LENGTH~regout ));

// Location: LCCOMB_X35_Y22_N8
cycloneii_lcell_comb \ctrl0|WideOr2~0 (
// Equation(s):
// \ctrl0|WideOr2~0_combout  = (\ctrl0|state.READ_A~regout ) # ((\ctrl0|state.STA_RDB~regout ) # ((\ctrl0|state.WRITE_S~regout ) # (\ctrl0|state.ACK_LENGTH~regout )))

	.dataa(\ctrl0|state.READ_A~regout ),
	.datab(\ctrl0|state.STA_RDB~regout ),
	.datac(\ctrl0|state.WRITE_S~regout ),
	.datad(\ctrl0|state.ACK_LENGTH~regout ),
	.cin(gnd),
	.combout(\ctrl0|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl0|WideOr2~0 .lut_mask = 16'hFFFE;
defparam \ctrl0|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N26
cycloneii_lcell_comb \ctrl0|Selector15~0 (
// Equation(s):
// \ctrl0|Selector15~0_combout  = (\ctrl0|state.SEND_DONE~regout  & ((\u0|to_hw_sig|data_out [0]) # (!\u0|to_hw_sig|data_out [1])))

	.dataa(vcc),
	.datab(\u0|to_hw_sig|data_out [0]),
	.datac(\u0|to_hw_sig|data_out [1]),
	.datad(\ctrl0|state.SEND_DONE~regout ),
	.cin(gnd),
	.combout(\ctrl0|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl0|Selector15~0 .lut_mask = 16'hCF00;
defparam \ctrl0|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N0
cycloneii_lcell_comb \ctrl0|Selector15~1 (
// Equation(s):
// \ctrl0|Selector15~1_combout  = (\ctrl0|Selector15~0_combout ) # ((\ctrl0|state.WRITE_S~regout  & \ctrl0|Equal2~7_combout ))

	.dataa(\ctrl0|state.WRITE_S~regout ),
	.datab(vcc),
	.datac(\ctrl0|Selector15~0_combout ),
	.datad(\ctrl0|Equal2~7_combout ),
	.cin(gnd),
	.combout(\ctrl0|Selector15~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl0|Selector15~1 .lut_mask = 16'hFAF0;
defparam \ctrl0|Selector15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y22_N1
cycloneii_lcell_ff \ctrl0|state.SEND_DONE (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ctrl0|Selector15~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl0|state.SEND_DONE~regout ));

// Location: LCCOMB_X32_Y22_N16
cycloneii_lcell_comb \ctrl0|WideOr2~1 (
// Equation(s):
// \ctrl0|WideOr2~1_combout  = (\ctrl0|state.ACK_ADDR_B~regout ) # ((\ctrl0|state.READ_ADDR_B~regout ) # ((\ctrl0|state.READ_LENGTH~regout ) # (\ctrl0|state.SEND_DONE~regout )))

	.dataa(\ctrl0|state.ACK_ADDR_B~regout ),
	.datab(\ctrl0|state.READ_ADDR_B~regout ),
	.datac(\ctrl0|state.READ_LENGTH~regout ),
	.datad(\ctrl0|state.SEND_DONE~regout ),
	.cin(gnd),
	.combout(\ctrl0|WideOr2~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl0|WideOr2~1 .lut_mask = 16'hFFFE;
defparam \ctrl0|WideOr2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N10
cycloneii_lcell_comb \ctrl0|WideOr2 (
// Equation(s):
// \ctrl0|WideOr2~combout  = (\ctrl0|WideOr2~0_combout ) # (\ctrl0|WideOr2~1_combout )

	.dataa(vcc),
	.datab(\ctrl0|WideOr2~0_combout ),
	.datac(\ctrl0|WideOr2~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ctrl0|WideOr2~combout ),
	.cout());
// synopsys translate_off
defparam \ctrl0|WideOr2 .lut_mask = 16'hFCFC;
defparam \ctrl0|WideOr2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N2
cycloneii_lcell_comb \ctrl0|Selector5~0 (
// Equation(s):
// \ctrl0|Selector5~0_combout  = (\u0|to_hw_sig|data_out [0] & (((\ctrl0|state.ACK_ADDR_A~regout  & \u0|to_hw_sig|data_out [1])))) # (!\u0|to_hw_sig|data_out [0] & ((\ctrl0|state.ACK_ADDR_A~regout ) # ((\ctrl0|state.READ_ADDR_A~regout  & 
// \u0|to_hw_sig|data_out [1]))))

	.dataa(\ctrl0|state.READ_ADDR_A~regout ),
	.datab(\u0|to_hw_sig|data_out [0]),
	.datac(\ctrl0|state.ACK_ADDR_A~regout ),
	.datad(\u0|to_hw_sig|data_out [1]),
	.cin(gnd),
	.combout(\ctrl0|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl0|Selector5~0 .lut_mask = 16'hF230;
defparam \ctrl0|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y22_N3
cycloneii_lcell_ff \ctrl0|state.ACK_ADDR_A (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ctrl0|Selector5~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl0|state.ACK_ADDR_A~regout ));

// Location: LCCOMB_X32_Y22_N8
cycloneii_lcell_comb \ctrl0|WideOr1~0 (
// Equation(s):
// \ctrl0|WideOr1~0_combout  = (!\ctrl0|state.ACK_ADDR_B~regout  & (!\ctrl0|state.ACK_ADDR_A~regout  & (!\ctrl0|state.ADDER~regout  & !\ctrl0|state.SEND_DONE~regout )))

	.dataa(\ctrl0|state.ACK_ADDR_B~regout ),
	.datab(\ctrl0|state.ACK_ADDR_A~regout ),
	.datac(\ctrl0|state.ADDER~regout ),
	.datad(\ctrl0|state.SEND_DONE~regout ),
	.cin(gnd),
	.combout(\ctrl0|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl0|WideOr1~0 .lut_mask = 16'h0001;
defparam \ctrl0|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N20
cycloneii_lcell_comb \ctrl0|WideOr3~0 (
// Equation(s):
// \ctrl0|WideOr3~0_combout  = (\ctrl0|state.ACK_LENGTH~regout ) # ((\ctrl0|state.RESET~regout ) # ((\ctrl0|state.STA_RDB~regout ) # (\ctrl0|state.ACK_ADDR_S~regout )))

	.dataa(\ctrl0|state.ACK_LENGTH~regout ),
	.datab(\ctrl0|state.RESET~regout ),
	.datac(\ctrl0|state.STA_RDB~regout ),
	.datad(\ctrl0|state.ACK_ADDR_S~regout ),
	.cin(gnd),
	.combout(\ctrl0|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl0|WideOr3~0 .lut_mask = 16'hFFFE;
defparam \ctrl0|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N24
cycloneii_lcell_comb \ctrl0|WideOr3 (
// Equation(s):
// \ctrl0|WideOr3~combout  = (\ctrl0|WideOr3~0_combout ) # (!\ctrl0|WideOr1~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\ctrl0|WideOr1~0_combout ),
	.datad(\ctrl0|WideOr3~0_combout ),
	.cin(gnd),
	.combout(\ctrl0|WideOr3~combout ),
	.cout());
// synopsys translate_off
defparam \ctrl0|WideOr3 .lut_mask = 16'hFF0F;
defparam \ctrl0|WideOr3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N4
cycloneii_lcell_comb \ctrl0|Selector8~0 (
// Equation(s):
// \ctrl0|Selector8~0_combout  = (\u0|to_hw_sig|data_out [0] & ((\ctrl0|state.READ_ADDR_S~regout ) # ((\ctrl0|state.ACK_ADDR_B~regout  & !\u0|to_hw_sig|data_out [1])))) # (!\u0|to_hw_sig|data_out [0] & (((\ctrl0|state.READ_ADDR_S~regout  & 
// !\u0|to_hw_sig|data_out [1]))))

	.dataa(\ctrl0|state.ACK_ADDR_B~regout ),
	.datab(\u0|to_hw_sig|data_out [0]),
	.datac(\ctrl0|state.READ_ADDR_S~regout ),
	.datad(\u0|to_hw_sig|data_out [1]),
	.cin(gnd),
	.combout(\ctrl0|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl0|Selector8~0 .lut_mask = 16'hC0F8;
defparam \ctrl0|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y22_N5
cycloneii_lcell_ff \ctrl0|state.READ_ADDR_S (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ctrl0|Selector8~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl0|state.READ_ADDR_S~regout ));

// Location: LCCOMB_X35_Y22_N4
cycloneii_lcell_comb \ctrl0|WideOr0~0 (
// Equation(s):
// \ctrl0|WideOr0~0_combout  = (\ctrl0|state.ADDER~regout ) # ((\ctrl0|state.SEND_DONE~regout ) # ((\ctrl0|state.ACK_ADDR_S~regout ) # (\ctrl0|state.READ_ADDR_S~regout )))

	.dataa(\ctrl0|state.ADDER~regout ),
	.datab(\ctrl0|state.SEND_DONE~regout ),
	.datac(\ctrl0|state.ACK_ADDR_S~regout ),
	.datad(\ctrl0|state.READ_ADDR_S~regout ),
	.cin(gnd),
	.combout(\ctrl0|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl0|WideOr0~0 .lut_mask = 16'hFFFE;
defparam \ctrl0|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N28
cycloneii_lcell_comb \ctrl0|WideOr0 (
// Equation(s):
// \ctrl0|WideOr0~combout  = (\ctrl0|WideOr0~1_combout ) # (\ctrl0|WideOr0~0_combout )

	.dataa(\ctrl0|WideOr0~1_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\ctrl0|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\ctrl0|WideOr0~combout ),
	.cout());
// synopsys translate_off
defparam \ctrl0|WideOr0 .lut_mask = 16'hFFAA;
defparam \ctrl0|WideOr0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N12
cycloneii_lcell_comb \ctrl0|WideOr1 (
// Equation(s):
// \ctrl0|WideOr1~combout  = (\ctrl0|WideOr1~1_combout ) # (((\ctrl0|state.STB~regout ) # (\ctrl0|state.READ_ADDR_B~regout )) # (!\ctrl0|WideOr1~0_combout ))

	.dataa(\ctrl0|WideOr1~1_combout ),
	.datab(\ctrl0|WideOr1~0_combout ),
	.datac(\ctrl0|state.STB~regout ),
	.datad(\ctrl0|state.READ_ADDR_B~regout ),
	.cin(gnd),
	.combout(\ctrl0|WideOr1~combout ),
	.cout());
// synopsys translate_off
defparam \ctrl0|WideOr1 .lut_mask = 16'hFFFB;
defparam \ctrl0|WideOr1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N6
cycloneii_lcell_comb \Hex0|WideOr6~0 (
// Equation(s):
// \Hex0|WideOr6~0_combout  = (\ctrl0|WideOr0~combout  & (\ctrl0|WideOr3~combout  & (\ctrl0|WideOr2~combout  $ (\ctrl0|WideOr1~combout )))) # (!\ctrl0|WideOr0~combout  & (!\ctrl0|WideOr2~combout  & (\ctrl0|WideOr3~combout  $ (\ctrl0|WideOr1~combout ))))

	.dataa(\ctrl0|WideOr2~combout ),
	.datab(\ctrl0|WideOr3~combout ),
	.datac(\ctrl0|WideOr0~combout ),
	.datad(\ctrl0|WideOr1~combout ),
	.cin(gnd),
	.combout(\Hex0|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Hex0|WideOr6~0 .lut_mask = 16'h4184;
defparam \Hex0|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N8
cycloneii_lcell_comb \Hex0|WideOr5~0 (
// Equation(s):
// \Hex0|WideOr5~0_combout  = (\ctrl0|WideOr2~combout  & ((\ctrl0|WideOr3~combout  & (\ctrl0|WideOr0~combout )) # (!\ctrl0|WideOr3~combout  & ((\ctrl0|WideOr1~combout ))))) # (!\ctrl0|WideOr2~combout  & (\ctrl0|WideOr1~combout  & (\ctrl0|WideOr3~combout  $ 
// (\ctrl0|WideOr0~combout ))))

	.dataa(\ctrl0|WideOr2~combout ),
	.datab(\ctrl0|WideOr3~combout ),
	.datac(\ctrl0|WideOr0~combout ),
	.datad(\ctrl0|WideOr1~combout ),
	.cin(gnd),
	.combout(\Hex0|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Hex0|WideOr5~0 .lut_mask = 16'hB680;
defparam \Hex0|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N26
cycloneii_lcell_comb \Hex0|WideOr4~0 (
// Equation(s):
// \Hex0|WideOr4~0_combout  = (\ctrl0|WideOr0~combout  & (\ctrl0|WideOr1~combout  & ((\ctrl0|WideOr2~combout ) # (!\ctrl0|WideOr3~combout )))) # (!\ctrl0|WideOr0~combout  & (\ctrl0|WideOr2~combout  & (!\ctrl0|WideOr3~combout  & !\ctrl0|WideOr1~combout )))

	.dataa(\ctrl0|WideOr2~combout ),
	.datab(\ctrl0|WideOr3~combout ),
	.datac(\ctrl0|WideOr0~combout ),
	.datad(\ctrl0|WideOr1~combout ),
	.cin(gnd),
	.combout(\Hex0|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Hex0|WideOr4~0 .lut_mask = 16'hB002;
defparam \Hex0|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N28
cycloneii_lcell_comb \Hex0|WideOr3~0 (
// Equation(s):
// \Hex0|WideOr3~0_combout  = (\ctrl0|WideOr2~combout  & ((\ctrl0|WideOr3~combout  & ((\ctrl0|WideOr1~combout ))) # (!\ctrl0|WideOr3~combout  & (\ctrl0|WideOr0~combout  & !\ctrl0|WideOr1~combout )))) # (!\ctrl0|WideOr2~combout  & (!\ctrl0|WideOr0~combout  & 
// (\ctrl0|WideOr3~combout  $ (\ctrl0|WideOr1~combout ))))

	.dataa(\ctrl0|WideOr2~combout ),
	.datab(\ctrl0|WideOr3~combout ),
	.datac(\ctrl0|WideOr0~combout ),
	.datad(\ctrl0|WideOr1~combout ),
	.cin(gnd),
	.combout(\Hex0|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Hex0|WideOr3~0 .lut_mask = 16'h8924;
defparam \Hex0|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N22
cycloneii_lcell_comb \Hex0|WideOr2~0 (
// Equation(s):
// \Hex0|WideOr2~0_combout  = (\ctrl0|WideOr2~combout  & (\ctrl0|WideOr3~combout  & (!\ctrl0|WideOr0~combout ))) # (!\ctrl0|WideOr2~combout  & ((\ctrl0|WideOr1~combout  & ((!\ctrl0|WideOr0~combout ))) # (!\ctrl0|WideOr1~combout  & (\ctrl0|WideOr3~combout 
// ))))

	.dataa(\ctrl0|WideOr2~combout ),
	.datab(\ctrl0|WideOr3~combout ),
	.datac(\ctrl0|WideOr0~combout ),
	.datad(\ctrl0|WideOr1~combout ),
	.cin(gnd),
	.combout(\Hex0|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Hex0|WideOr2~0 .lut_mask = 16'h0D4C;
defparam \Hex0|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N16
cycloneii_lcell_comb \Hex0|WideOr1~0 (
// Equation(s):
// \Hex0|WideOr1~0_combout  = (\ctrl0|WideOr2~combout  & (!\ctrl0|WideOr0~combout  & ((\ctrl0|WideOr3~combout ) # (!\ctrl0|WideOr1~combout )))) # (!\ctrl0|WideOr2~combout  & (\ctrl0|WideOr3~combout  & (\ctrl0|WideOr0~combout  $ (!\ctrl0|WideOr1~combout ))))

	.dataa(\ctrl0|WideOr2~combout ),
	.datab(\ctrl0|WideOr3~combout ),
	.datac(\ctrl0|WideOr0~combout ),
	.datad(\ctrl0|WideOr1~combout ),
	.cin(gnd),
	.combout(\Hex0|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Hex0|WideOr1~0 .lut_mask = 16'h480E;
defparam \Hex0|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N18
cycloneii_lcell_comb \Hex0|WideOr0~0 (
// Equation(s):
// \Hex0|WideOr0~0_combout  = (\ctrl0|WideOr3~combout  & ((\ctrl0|WideOr0~combout ) # (\ctrl0|WideOr2~combout  $ (\ctrl0|WideOr1~combout )))) # (!\ctrl0|WideOr3~combout  & ((\ctrl0|WideOr2~combout ) # (\ctrl0|WideOr0~combout  $ (\ctrl0|WideOr1~combout ))))

	.dataa(\ctrl0|WideOr2~combout ),
	.datab(\ctrl0|WideOr3~combout ),
	.datac(\ctrl0|WideOr0~combout ),
	.datad(\ctrl0|WideOr1~combout ),
	.cin(gnd),
	.combout(\Hex0|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Hex0|WideOr0~0 .lut_mask = 16'hE7FA;
defparam \Hex0|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y21_N11
cycloneii_lcell_ff \u0|to_hw_data|data_out[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|d_writedata [2]),
	.aclr(!\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|to_hw_data|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|to_hw_data|data_out [2]));

// Location: LCCOMB_X38_Y18_N20
cycloneii_lcell_comb \vectorLength|data[2]~feeder (
// Equation(s):
// \vectorLength|data[2]~feeder_combout  = \u0|to_hw_data|data_out [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|to_hw_data|data_out [2]),
	.cin(gnd),
	.combout(\vectorLength|data[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vectorLength|data[2]~feeder .lut_mask = 16'hFF00;
defparam \vectorLength|data[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y18_N21
cycloneii_lcell_ff \vectorLength|data[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\vectorLength|data[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl0|state.READ_LENGTH~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vectorLength|data [2]));

// Location: LCCOMB_X38_Y18_N16
cycloneii_lcell_comb \Hex1|WideOr6~0 (
// Equation(s):
// \Hex1|WideOr6~0_combout  = (\vectorLength|data [3] & (\vectorLength|data [0] & (\vectorLength|data [2] $ (\vectorLength|data [1])))) # (!\vectorLength|data [3] & (!\vectorLength|data [1] & (\vectorLength|data [0] $ (\vectorLength|data [2]))))

	.dataa(\vectorLength|data [0]),
	.datab(\vectorLength|data [3]),
	.datac(\vectorLength|data [2]),
	.datad(\vectorLength|data [1]),
	.cin(gnd),
	.combout(\Hex1|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Hex1|WideOr6~0 .lut_mask = 16'h0892;
defparam \Hex1|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N18
cycloneii_lcell_comb \Hex1|WideOr5~0 (
// Equation(s):
// \Hex1|WideOr5~0_combout  = (\vectorLength|data [3] & ((\vectorLength|data [0] & ((\vectorLength|data [1]))) # (!\vectorLength|data [0] & (\vectorLength|data [2])))) # (!\vectorLength|data [3] & (\vectorLength|data [2] & (\vectorLength|data [0] $ 
// (\vectorLength|data [1]))))

	.dataa(\vectorLength|data [0]),
	.datab(\vectorLength|data [3]),
	.datac(\vectorLength|data [2]),
	.datad(\vectorLength|data [1]),
	.cin(gnd),
	.combout(\Hex1|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Hex1|WideOr5~0 .lut_mask = 16'hD860;
defparam \Hex1|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N12
cycloneii_lcell_comb \Hex1|WideOr4~0 (
// Equation(s):
// \Hex1|WideOr4~0_combout  = (\vectorLength|data [3] & (\vectorLength|data [2] & ((\vectorLength|data [1]) # (!\vectorLength|data [0])))) # (!\vectorLength|data [3] & (!\vectorLength|data [0] & (!\vectorLength|data [2] & \vectorLength|data [1])))

	.dataa(\vectorLength|data [0]),
	.datab(\vectorLength|data [3]),
	.datac(\vectorLength|data [2]),
	.datad(\vectorLength|data [1]),
	.cin(gnd),
	.combout(\Hex1|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Hex1|WideOr4~0 .lut_mask = 16'hC140;
defparam \Hex1|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N22
cycloneii_lcell_comb \Hex1|WideOr3~0 (
// Equation(s):
// \Hex1|WideOr3~0_combout  = (\vectorLength|data [1] & ((\vectorLength|data [0] & ((\vectorLength|data [2]))) # (!\vectorLength|data [0] & (\vectorLength|data [3] & !\vectorLength|data [2])))) # (!\vectorLength|data [1] & (!\vectorLength|data [3] & 
// (\vectorLength|data [0] $ (\vectorLength|data [2]))))

	.dataa(\vectorLength|data [0]),
	.datab(\vectorLength|data [3]),
	.datac(\vectorLength|data [2]),
	.datad(\vectorLength|data [1]),
	.cin(gnd),
	.combout(\Hex1|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Hex1|WideOr3~0 .lut_mask = 16'hA412;
defparam \Hex1|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N8
cycloneii_lcell_comb \Hex1|WideOr2~0 (
// Equation(s):
// \Hex1|WideOr2~0_combout  = (\vectorLength|data [1] & (\vectorLength|data [0] & (!\vectorLength|data [3]))) # (!\vectorLength|data [1] & ((\vectorLength|data [2] & ((!\vectorLength|data [3]))) # (!\vectorLength|data [2] & (\vectorLength|data [0]))))

	.dataa(\vectorLength|data [0]),
	.datab(\vectorLength|data [3]),
	.datac(\vectorLength|data [2]),
	.datad(\vectorLength|data [1]),
	.cin(gnd),
	.combout(\Hex1|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Hex1|WideOr2~0 .lut_mask = 16'h223A;
defparam \Hex1|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N26
cycloneii_lcell_comb \Hex1|WideOr1~0 (
// Equation(s):
// \Hex1|WideOr1~0_combout  = (\vectorLength|data [0] & (\vectorLength|data [3] $ (((\vectorLength|data [1]) # (!\vectorLength|data [2]))))) # (!\vectorLength|data [0] & (!\vectorLength|data [3] & (!\vectorLength|data [2] & \vectorLength|data [1])))

	.dataa(\vectorLength|data [0]),
	.datab(\vectorLength|data [3]),
	.datac(\vectorLength|data [2]),
	.datad(\vectorLength|data [1]),
	.cin(gnd),
	.combout(\Hex1|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Hex1|WideOr1~0 .lut_mask = 16'h2382;
defparam \Hex1|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N28
cycloneii_lcell_comb \Hex1|WideOr0~0 (
// Equation(s):
// \Hex1|WideOr0~0_combout  = (\vectorLength|data [0] & ((\vectorLength|data [3]) # (\vectorLength|data [2] $ (\vectorLength|data [1])))) # (!\vectorLength|data [0] & ((\vectorLength|data [1]) # (\vectorLength|data [3] $ (\vectorLength|data [2]))))

	.dataa(\vectorLength|data [0]),
	.datab(\vectorLength|data [3]),
	.datac(\vectorLength|data [2]),
	.datad(\vectorLength|data [1]),
	.cin(gnd),
	.combout(\Hex1|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Hex1|WideOr0~0 .lut_mask = 16'hDFBC;
defparam \Hex1|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N24
cycloneii_lcell_comb \Hex2|WideOr6~0 (
// Equation(s):
// \Hex2|WideOr6~0_combout  = (\ctrl0|curLength|data [3] & (\ctrl0|curLength|data [0] & (\ctrl0|curLength|data [2] $ (\ctrl0|curLength|data [1])))) # (!\ctrl0|curLength|data [3] & (!\ctrl0|curLength|data [1] & (\ctrl0|curLength|data [2] $ 
// (\ctrl0|curLength|data [0]))))

	.dataa(\ctrl0|curLength|data [3]),
	.datab(\ctrl0|curLength|data [2]),
	.datac(\ctrl0|curLength|data [1]),
	.datad(\ctrl0|curLength|data [0]),
	.cin(gnd),
	.combout(\Hex2|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Hex2|WideOr6~0 .lut_mask = 16'h2904;
defparam \Hex2|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N10
cycloneii_lcell_comb \Hex2|WideOr5~0 (
// Equation(s):
// \Hex2|WideOr5~0_combout  = (\ctrl0|curLength|data [3] & ((\ctrl0|curLength|data [0] & ((\ctrl0|curLength|data [1]))) # (!\ctrl0|curLength|data [0] & (\ctrl0|curLength|data [2])))) # (!\ctrl0|curLength|data [3] & (\ctrl0|curLength|data [2] & 
// (\ctrl0|curLength|data [1] $ (\ctrl0|curLength|data [0]))))

	.dataa(\ctrl0|curLength|data [3]),
	.datab(\ctrl0|curLength|data [2]),
	.datac(\ctrl0|curLength|data [1]),
	.datad(\ctrl0|curLength|data [0]),
	.cin(gnd),
	.combout(\Hex2|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Hex2|WideOr5~0 .lut_mask = 16'hA4C8;
defparam \Hex2|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N20
cycloneii_lcell_comb \Hex2|WideOr4~0 (
// Equation(s):
// \Hex2|WideOr4~0_combout  = (\ctrl0|curLength|data [3] & (\ctrl0|curLength|data [2] & ((\ctrl0|curLength|data [1]) # (!\ctrl0|curLength|data [0])))) # (!\ctrl0|curLength|data [3] & (!\ctrl0|curLength|data [2] & (\ctrl0|curLength|data [1] & 
// !\ctrl0|curLength|data [0])))

	.dataa(\ctrl0|curLength|data [3]),
	.datab(\ctrl0|curLength|data [2]),
	.datac(\ctrl0|curLength|data [1]),
	.datad(\ctrl0|curLength|data [0]),
	.cin(gnd),
	.combout(\Hex2|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Hex2|WideOr4~0 .lut_mask = 16'h8098;
defparam \Hex2|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N22
cycloneii_lcell_comb \Hex2|WideOr3~0 (
// Equation(s):
// \Hex2|WideOr3~0_combout  = (\ctrl0|curLength|data [1] & ((\ctrl0|curLength|data [2] & ((\ctrl0|curLength|data [0]))) # (!\ctrl0|curLength|data [2] & (\ctrl0|curLength|data [3] & !\ctrl0|curLength|data [0])))) # (!\ctrl0|curLength|data [1] & 
// (!\ctrl0|curLength|data [3] & (\ctrl0|curLength|data [2] $ (\ctrl0|curLength|data [0]))))

	.dataa(\ctrl0|curLength|data [3]),
	.datab(\ctrl0|curLength|data [2]),
	.datac(\ctrl0|curLength|data [1]),
	.datad(\ctrl0|curLength|data [0]),
	.cin(gnd),
	.combout(\Hex2|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Hex2|WideOr3~0 .lut_mask = 16'hC124;
defparam \Hex2|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N16
cycloneii_lcell_comb \Hex2|WideOr2~0 (
// Equation(s):
// \Hex2|WideOr2~0_combout  = (\ctrl0|curLength|data [1] & (!\ctrl0|curLength|data [3] & ((\ctrl0|curLength|data [0])))) # (!\ctrl0|curLength|data [1] & ((\ctrl0|curLength|data [2] & (!\ctrl0|curLength|data [3])) # (!\ctrl0|curLength|data [2] & 
// ((\ctrl0|curLength|data [0])))))

	.dataa(\ctrl0|curLength|data [3]),
	.datab(\ctrl0|curLength|data [2]),
	.datac(\ctrl0|curLength|data [1]),
	.datad(\ctrl0|curLength|data [0]),
	.cin(gnd),
	.combout(\Hex2|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Hex2|WideOr2~0 .lut_mask = 16'h5704;
defparam \Hex2|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N18
cycloneii_lcell_comb \Hex2|WideOr1~0 (
// Equation(s):
// \Hex2|WideOr1~0_combout  = (\ctrl0|curLength|data [2] & (\ctrl0|curLength|data [0] & (\ctrl0|curLength|data [3] $ (\ctrl0|curLength|data [1])))) # (!\ctrl0|curLength|data [2] & (!\ctrl0|curLength|data [3] & ((\ctrl0|curLength|data [1]) # 
// (\ctrl0|curLength|data [0]))))

	.dataa(\ctrl0|curLength|data [3]),
	.datab(\ctrl0|curLength|data [2]),
	.datac(\ctrl0|curLength|data [1]),
	.datad(\ctrl0|curLength|data [0]),
	.cin(gnd),
	.combout(\Hex2|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Hex2|WideOr1~0 .lut_mask = 16'h5910;
defparam \Hex2|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N12
cycloneii_lcell_comb \Hex2|WideOr0~0 (
// Equation(s):
// \Hex2|WideOr0~0_combout  = (\ctrl0|curLength|data [0] & ((\ctrl0|curLength|data [3]) # (\ctrl0|curLength|data [2] $ (\ctrl0|curLength|data [1])))) # (!\ctrl0|curLength|data [0] & ((\ctrl0|curLength|data [1]) # (\ctrl0|curLength|data [3] $ 
// (\ctrl0|curLength|data [2]))))

	.dataa(\ctrl0|curLength|data [3]),
	.datab(\ctrl0|curLength|data [2]),
	.datac(\ctrl0|curLength|data [1]),
	.datad(\ctrl0|curLength|data [0]),
	.cin(gnd),
	.combout(\Hex2|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Hex2|WideOr0~0 .lut_mask = 16'hBEF6;
defparam \Hex2|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \altera_reserved_tms~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\altera_reserved_tms~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(altera_reserved_tms));
// synopsys translate_off
defparam \altera_reserved_tms~I .input_async_reset = "none";
defparam \altera_reserved_tms~I .input_power_up = "low";
defparam \altera_reserved_tms~I .input_register_mode = "none";
defparam \altera_reserved_tms~I .input_sync_reset = "none";
defparam \altera_reserved_tms~I .oe_async_reset = "none";
defparam \altera_reserved_tms~I .oe_power_up = "low";
defparam \altera_reserved_tms~I .oe_register_mode = "none";
defparam \altera_reserved_tms~I .oe_sync_reset = "none";
defparam \altera_reserved_tms~I .operation_mode = "input";
defparam \altera_reserved_tms~I .output_async_reset = "none";
defparam \altera_reserved_tms~I .output_power_up = "low";
defparam \altera_reserved_tms~I .output_register_mode = "none";
defparam \altera_reserved_tms~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N0
cycloneii_lcell_comb \auto_hub|~GND (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|~GND~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|~GND .lut_mask = 16'h0000;
defparam \auto_hub|~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell .lut_mask = 16'h0F0F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell .lut_mask = 16'h00FF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[1]));
// synopsys translate_off
defparam \KEY[1]~I .input_async_reset = "none";
defparam \KEY[1]~I .input_power_up = "low";
defparam \KEY[1]~I .input_register_mode = "none";
defparam \KEY[1]~I .input_sync_reset = "none";
defparam \KEY[1]~I .oe_async_reset = "none";
defparam \KEY[1]~I .oe_power_up = "low";
defparam \KEY[1]~I .oe_register_mode = "none";
defparam \KEY[1]~I .oe_sync_reset = "none";
defparam \KEY[1]~I .operation_mode = "input";
defparam \KEY[1]~I .output_async_reset = "none";
defparam \KEY[1]~I .output_power_up = "low";
defparam \KEY[1]~I .output_register_mode = "none";
defparam \KEY[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \led~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(led));
// synopsys translate_off
defparam \led~I .input_async_reset = "none";
defparam \led~I .input_power_up = "low";
defparam \led~I .input_register_mode = "none";
defparam \led~I .input_sync_reset = "none";
defparam \led~I .oe_async_reset = "none";
defparam \led~I .oe_power_up = "low";
defparam \led~I .oe_register_mode = "none";
defparam \led~I .oe_sync_reset = "none";
defparam \led~I .operation_mode = "output";
defparam \led~I .output_async_reset = "none";
defparam \led~I .output_power_up = "low";
defparam \led~I .output_register_mode = "none";
defparam \led~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[0]~I (
	.datain(\Hex0|WideOr6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[0]));
// synopsys translate_off
defparam \HEX0[0]~I .input_async_reset = "none";
defparam \HEX0[0]~I .input_power_up = "low";
defparam \HEX0[0]~I .input_register_mode = "none";
defparam \HEX0[0]~I .input_sync_reset = "none";
defparam \HEX0[0]~I .oe_async_reset = "none";
defparam \HEX0[0]~I .oe_power_up = "low";
defparam \HEX0[0]~I .oe_register_mode = "none";
defparam \HEX0[0]~I .oe_sync_reset = "none";
defparam \HEX0[0]~I .operation_mode = "output";
defparam \HEX0[0]~I .output_async_reset = "none";
defparam \HEX0[0]~I .output_power_up = "low";
defparam \HEX0[0]~I .output_register_mode = "none";
defparam \HEX0[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[1]~I (
	.datain(\Hex0|WideOr5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[1]));
// synopsys translate_off
defparam \HEX0[1]~I .input_async_reset = "none";
defparam \HEX0[1]~I .input_power_up = "low";
defparam \HEX0[1]~I .input_register_mode = "none";
defparam \HEX0[1]~I .input_sync_reset = "none";
defparam \HEX0[1]~I .oe_async_reset = "none";
defparam \HEX0[1]~I .oe_power_up = "low";
defparam \HEX0[1]~I .oe_register_mode = "none";
defparam \HEX0[1]~I .oe_sync_reset = "none";
defparam \HEX0[1]~I .operation_mode = "output";
defparam \HEX0[1]~I .output_async_reset = "none";
defparam \HEX0[1]~I .output_power_up = "low";
defparam \HEX0[1]~I .output_register_mode = "none";
defparam \HEX0[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[2]~I (
	.datain(\Hex0|WideOr4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[2]));
// synopsys translate_off
defparam \HEX0[2]~I .input_async_reset = "none";
defparam \HEX0[2]~I .input_power_up = "low";
defparam \HEX0[2]~I .input_register_mode = "none";
defparam \HEX0[2]~I .input_sync_reset = "none";
defparam \HEX0[2]~I .oe_async_reset = "none";
defparam \HEX0[2]~I .oe_power_up = "low";
defparam \HEX0[2]~I .oe_register_mode = "none";
defparam \HEX0[2]~I .oe_sync_reset = "none";
defparam \HEX0[2]~I .operation_mode = "output";
defparam \HEX0[2]~I .output_async_reset = "none";
defparam \HEX0[2]~I .output_power_up = "low";
defparam \HEX0[2]~I .output_register_mode = "none";
defparam \HEX0[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[3]~I (
	.datain(\Hex0|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[3]));
// synopsys translate_off
defparam \HEX0[3]~I .input_async_reset = "none";
defparam \HEX0[3]~I .input_power_up = "low";
defparam \HEX0[3]~I .input_register_mode = "none";
defparam \HEX0[3]~I .input_sync_reset = "none";
defparam \HEX0[3]~I .oe_async_reset = "none";
defparam \HEX0[3]~I .oe_power_up = "low";
defparam \HEX0[3]~I .oe_register_mode = "none";
defparam \HEX0[3]~I .oe_sync_reset = "none";
defparam \HEX0[3]~I .operation_mode = "output";
defparam \HEX0[3]~I .output_async_reset = "none";
defparam \HEX0[3]~I .output_power_up = "low";
defparam \HEX0[3]~I .output_register_mode = "none";
defparam \HEX0[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[4]~I (
	.datain(\Hex0|WideOr2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[4]));
// synopsys translate_off
defparam \HEX0[4]~I .input_async_reset = "none";
defparam \HEX0[4]~I .input_power_up = "low";
defparam \HEX0[4]~I .input_register_mode = "none";
defparam \HEX0[4]~I .input_sync_reset = "none";
defparam \HEX0[4]~I .oe_async_reset = "none";
defparam \HEX0[4]~I .oe_power_up = "low";
defparam \HEX0[4]~I .oe_register_mode = "none";
defparam \HEX0[4]~I .oe_sync_reset = "none";
defparam \HEX0[4]~I .operation_mode = "output";
defparam \HEX0[4]~I .output_async_reset = "none";
defparam \HEX0[4]~I .output_power_up = "low";
defparam \HEX0[4]~I .output_register_mode = "none";
defparam \HEX0[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[5]~I (
	.datain(\Hex0|WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[5]));
// synopsys translate_off
defparam \HEX0[5]~I .input_async_reset = "none";
defparam \HEX0[5]~I .input_power_up = "low";
defparam \HEX0[5]~I .input_register_mode = "none";
defparam \HEX0[5]~I .input_sync_reset = "none";
defparam \HEX0[5]~I .oe_async_reset = "none";
defparam \HEX0[5]~I .oe_power_up = "low";
defparam \HEX0[5]~I .oe_register_mode = "none";
defparam \HEX0[5]~I .oe_sync_reset = "none";
defparam \HEX0[5]~I .operation_mode = "output";
defparam \HEX0[5]~I .output_async_reset = "none";
defparam \HEX0[5]~I .output_power_up = "low";
defparam \HEX0[5]~I .output_register_mode = "none";
defparam \HEX0[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[6]~I (
	.datain(!\Hex0|WideOr0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[6]));
// synopsys translate_off
defparam \HEX0[6]~I .input_async_reset = "none";
defparam \HEX0[6]~I .input_power_up = "low";
defparam \HEX0[6]~I .input_register_mode = "none";
defparam \HEX0[6]~I .input_sync_reset = "none";
defparam \HEX0[6]~I .oe_async_reset = "none";
defparam \HEX0[6]~I .oe_power_up = "low";
defparam \HEX0[6]~I .oe_register_mode = "none";
defparam \HEX0[6]~I .oe_sync_reset = "none";
defparam \HEX0[6]~I .operation_mode = "output";
defparam \HEX0[6]~I .output_async_reset = "none";
defparam \HEX0[6]~I .output_power_up = "low";
defparam \HEX0[6]~I .output_register_mode = "none";
defparam \HEX0[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[0]~I (
	.datain(\Hex1|WideOr6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[0]));
// synopsys translate_off
defparam \HEX1[0]~I .input_async_reset = "none";
defparam \HEX1[0]~I .input_power_up = "low";
defparam \HEX1[0]~I .input_register_mode = "none";
defparam \HEX1[0]~I .input_sync_reset = "none";
defparam \HEX1[0]~I .oe_async_reset = "none";
defparam \HEX1[0]~I .oe_power_up = "low";
defparam \HEX1[0]~I .oe_register_mode = "none";
defparam \HEX1[0]~I .oe_sync_reset = "none";
defparam \HEX1[0]~I .operation_mode = "output";
defparam \HEX1[0]~I .output_async_reset = "none";
defparam \HEX1[0]~I .output_power_up = "low";
defparam \HEX1[0]~I .output_register_mode = "none";
defparam \HEX1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[1]~I (
	.datain(\Hex1|WideOr5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[1]));
// synopsys translate_off
defparam \HEX1[1]~I .input_async_reset = "none";
defparam \HEX1[1]~I .input_power_up = "low";
defparam \HEX1[1]~I .input_register_mode = "none";
defparam \HEX1[1]~I .input_sync_reset = "none";
defparam \HEX1[1]~I .oe_async_reset = "none";
defparam \HEX1[1]~I .oe_power_up = "low";
defparam \HEX1[1]~I .oe_register_mode = "none";
defparam \HEX1[1]~I .oe_sync_reset = "none";
defparam \HEX1[1]~I .operation_mode = "output";
defparam \HEX1[1]~I .output_async_reset = "none";
defparam \HEX1[1]~I .output_power_up = "low";
defparam \HEX1[1]~I .output_register_mode = "none";
defparam \HEX1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[2]~I (
	.datain(\Hex1|WideOr4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[2]));
// synopsys translate_off
defparam \HEX1[2]~I .input_async_reset = "none";
defparam \HEX1[2]~I .input_power_up = "low";
defparam \HEX1[2]~I .input_register_mode = "none";
defparam \HEX1[2]~I .input_sync_reset = "none";
defparam \HEX1[2]~I .oe_async_reset = "none";
defparam \HEX1[2]~I .oe_power_up = "low";
defparam \HEX1[2]~I .oe_register_mode = "none";
defparam \HEX1[2]~I .oe_sync_reset = "none";
defparam \HEX1[2]~I .operation_mode = "output";
defparam \HEX1[2]~I .output_async_reset = "none";
defparam \HEX1[2]~I .output_power_up = "low";
defparam \HEX1[2]~I .output_register_mode = "none";
defparam \HEX1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[3]~I (
	.datain(\Hex1|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[3]));
// synopsys translate_off
defparam \HEX1[3]~I .input_async_reset = "none";
defparam \HEX1[3]~I .input_power_up = "low";
defparam \HEX1[3]~I .input_register_mode = "none";
defparam \HEX1[3]~I .input_sync_reset = "none";
defparam \HEX1[3]~I .oe_async_reset = "none";
defparam \HEX1[3]~I .oe_power_up = "low";
defparam \HEX1[3]~I .oe_register_mode = "none";
defparam \HEX1[3]~I .oe_sync_reset = "none";
defparam \HEX1[3]~I .operation_mode = "output";
defparam \HEX1[3]~I .output_async_reset = "none";
defparam \HEX1[3]~I .output_power_up = "low";
defparam \HEX1[3]~I .output_register_mode = "none";
defparam \HEX1[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[4]~I (
	.datain(\Hex1|WideOr2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[4]));
// synopsys translate_off
defparam \HEX1[4]~I .input_async_reset = "none";
defparam \HEX1[4]~I .input_power_up = "low";
defparam \HEX1[4]~I .input_register_mode = "none";
defparam \HEX1[4]~I .input_sync_reset = "none";
defparam \HEX1[4]~I .oe_async_reset = "none";
defparam \HEX1[4]~I .oe_power_up = "low";
defparam \HEX1[4]~I .oe_register_mode = "none";
defparam \HEX1[4]~I .oe_sync_reset = "none";
defparam \HEX1[4]~I .operation_mode = "output";
defparam \HEX1[4]~I .output_async_reset = "none";
defparam \HEX1[4]~I .output_power_up = "low";
defparam \HEX1[4]~I .output_register_mode = "none";
defparam \HEX1[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[5]~I (
	.datain(\Hex1|WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[5]));
// synopsys translate_off
defparam \HEX1[5]~I .input_async_reset = "none";
defparam \HEX1[5]~I .input_power_up = "low";
defparam \HEX1[5]~I .input_register_mode = "none";
defparam \HEX1[5]~I .input_sync_reset = "none";
defparam \HEX1[5]~I .oe_async_reset = "none";
defparam \HEX1[5]~I .oe_power_up = "low";
defparam \HEX1[5]~I .oe_register_mode = "none";
defparam \HEX1[5]~I .oe_sync_reset = "none";
defparam \HEX1[5]~I .operation_mode = "output";
defparam \HEX1[5]~I .output_async_reset = "none";
defparam \HEX1[5]~I .output_power_up = "low";
defparam \HEX1[5]~I .output_register_mode = "none";
defparam \HEX1[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[6]~I (
	.datain(!\Hex1|WideOr0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[6]));
// synopsys translate_off
defparam \HEX1[6]~I .input_async_reset = "none";
defparam \HEX1[6]~I .input_power_up = "low";
defparam \HEX1[6]~I .input_register_mode = "none";
defparam \HEX1[6]~I .input_sync_reset = "none";
defparam \HEX1[6]~I .oe_async_reset = "none";
defparam \HEX1[6]~I .oe_power_up = "low";
defparam \HEX1[6]~I .oe_register_mode = "none";
defparam \HEX1[6]~I .oe_sync_reset = "none";
defparam \HEX1[6]~I .operation_mode = "output";
defparam \HEX1[6]~I .output_async_reset = "none";
defparam \HEX1[6]~I .output_power_up = "low";
defparam \HEX1[6]~I .output_register_mode = "none";
defparam \HEX1[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[0]~I (
	.datain(\Hex2|WideOr6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[0]));
// synopsys translate_off
defparam \HEX2[0]~I .input_async_reset = "none";
defparam \HEX2[0]~I .input_power_up = "low";
defparam \HEX2[0]~I .input_register_mode = "none";
defparam \HEX2[0]~I .input_sync_reset = "none";
defparam \HEX2[0]~I .oe_async_reset = "none";
defparam \HEX2[0]~I .oe_power_up = "low";
defparam \HEX2[0]~I .oe_register_mode = "none";
defparam \HEX2[0]~I .oe_sync_reset = "none";
defparam \HEX2[0]~I .operation_mode = "output";
defparam \HEX2[0]~I .output_async_reset = "none";
defparam \HEX2[0]~I .output_power_up = "low";
defparam \HEX2[0]~I .output_register_mode = "none";
defparam \HEX2[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[1]~I (
	.datain(\Hex2|WideOr5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[1]));
// synopsys translate_off
defparam \HEX2[1]~I .input_async_reset = "none";
defparam \HEX2[1]~I .input_power_up = "low";
defparam \HEX2[1]~I .input_register_mode = "none";
defparam \HEX2[1]~I .input_sync_reset = "none";
defparam \HEX2[1]~I .oe_async_reset = "none";
defparam \HEX2[1]~I .oe_power_up = "low";
defparam \HEX2[1]~I .oe_register_mode = "none";
defparam \HEX2[1]~I .oe_sync_reset = "none";
defparam \HEX2[1]~I .operation_mode = "output";
defparam \HEX2[1]~I .output_async_reset = "none";
defparam \HEX2[1]~I .output_power_up = "low";
defparam \HEX2[1]~I .output_register_mode = "none";
defparam \HEX2[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[2]~I (
	.datain(\Hex2|WideOr4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[2]));
// synopsys translate_off
defparam \HEX2[2]~I .input_async_reset = "none";
defparam \HEX2[2]~I .input_power_up = "low";
defparam \HEX2[2]~I .input_register_mode = "none";
defparam \HEX2[2]~I .input_sync_reset = "none";
defparam \HEX2[2]~I .oe_async_reset = "none";
defparam \HEX2[2]~I .oe_power_up = "low";
defparam \HEX2[2]~I .oe_register_mode = "none";
defparam \HEX2[2]~I .oe_sync_reset = "none";
defparam \HEX2[2]~I .operation_mode = "output";
defparam \HEX2[2]~I .output_async_reset = "none";
defparam \HEX2[2]~I .output_power_up = "low";
defparam \HEX2[2]~I .output_register_mode = "none";
defparam \HEX2[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[3]~I (
	.datain(\Hex2|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[3]));
// synopsys translate_off
defparam \HEX2[3]~I .input_async_reset = "none";
defparam \HEX2[3]~I .input_power_up = "low";
defparam \HEX2[3]~I .input_register_mode = "none";
defparam \HEX2[3]~I .input_sync_reset = "none";
defparam \HEX2[3]~I .oe_async_reset = "none";
defparam \HEX2[3]~I .oe_power_up = "low";
defparam \HEX2[3]~I .oe_register_mode = "none";
defparam \HEX2[3]~I .oe_sync_reset = "none";
defparam \HEX2[3]~I .operation_mode = "output";
defparam \HEX2[3]~I .output_async_reset = "none";
defparam \HEX2[3]~I .output_power_up = "low";
defparam \HEX2[3]~I .output_register_mode = "none";
defparam \HEX2[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[4]~I (
	.datain(\Hex2|WideOr2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[4]));
// synopsys translate_off
defparam \HEX2[4]~I .input_async_reset = "none";
defparam \HEX2[4]~I .input_power_up = "low";
defparam \HEX2[4]~I .input_register_mode = "none";
defparam \HEX2[4]~I .input_sync_reset = "none";
defparam \HEX2[4]~I .oe_async_reset = "none";
defparam \HEX2[4]~I .oe_power_up = "low";
defparam \HEX2[4]~I .oe_register_mode = "none";
defparam \HEX2[4]~I .oe_sync_reset = "none";
defparam \HEX2[4]~I .operation_mode = "output";
defparam \HEX2[4]~I .output_async_reset = "none";
defparam \HEX2[4]~I .output_power_up = "low";
defparam \HEX2[4]~I .output_register_mode = "none";
defparam \HEX2[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[5]~I (
	.datain(\Hex2|WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[5]));
// synopsys translate_off
defparam \HEX2[5]~I .input_async_reset = "none";
defparam \HEX2[5]~I .input_power_up = "low";
defparam \HEX2[5]~I .input_register_mode = "none";
defparam \HEX2[5]~I .input_sync_reset = "none";
defparam \HEX2[5]~I .oe_async_reset = "none";
defparam \HEX2[5]~I .oe_power_up = "low";
defparam \HEX2[5]~I .oe_register_mode = "none";
defparam \HEX2[5]~I .oe_sync_reset = "none";
defparam \HEX2[5]~I .operation_mode = "output";
defparam \HEX2[5]~I .output_async_reset = "none";
defparam \HEX2[5]~I .output_power_up = "low";
defparam \HEX2[5]~I .output_register_mode = "none";
defparam \HEX2[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[6]~I (
	.datain(!\Hex2|WideOr0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[6]));
// synopsys translate_off
defparam \HEX2[6]~I .input_async_reset = "none";
defparam \HEX2[6]~I .input_power_up = "low";
defparam \HEX2[6]~I .input_register_mode = "none";
defparam \HEX2[6]~I .input_sync_reset = "none";
defparam \HEX2[6]~I .oe_async_reset = "none";
defparam \HEX2[6]~I .oe_power_up = "low";
defparam \HEX2[6]~I .oe_register_mode = "none";
defparam \HEX2[6]~I .oe_sync_reset = "none";
defparam \HEX2[6]~I .operation_mode = "output";
defparam \HEX2[6]~I .output_async_reset = "none";
defparam \HEX2[6]~I .output_power_up = "low";
defparam \HEX2[6]~I .output_register_mode = "none";
defparam \HEX2[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[0]));
// synopsys translate_off
defparam \HEX3[0]~I .input_async_reset = "none";
defparam \HEX3[0]~I .input_power_up = "low";
defparam \HEX3[0]~I .input_register_mode = "none";
defparam \HEX3[0]~I .input_sync_reset = "none";
defparam \HEX3[0]~I .oe_async_reset = "none";
defparam \HEX3[0]~I .oe_power_up = "low";
defparam \HEX3[0]~I .oe_register_mode = "none";
defparam \HEX3[0]~I .oe_sync_reset = "none";
defparam \HEX3[0]~I .operation_mode = "output";
defparam \HEX3[0]~I .output_async_reset = "none";
defparam \HEX3[0]~I .output_power_up = "low";
defparam \HEX3[0]~I .output_register_mode = "none";
defparam \HEX3[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[1]));
// synopsys translate_off
defparam \HEX3[1]~I .input_async_reset = "none";
defparam \HEX3[1]~I .input_power_up = "low";
defparam \HEX3[1]~I .input_register_mode = "none";
defparam \HEX3[1]~I .input_sync_reset = "none";
defparam \HEX3[1]~I .oe_async_reset = "none";
defparam \HEX3[1]~I .oe_power_up = "low";
defparam \HEX3[1]~I .oe_register_mode = "none";
defparam \HEX3[1]~I .oe_sync_reset = "none";
defparam \HEX3[1]~I .operation_mode = "output";
defparam \HEX3[1]~I .output_async_reset = "none";
defparam \HEX3[1]~I .output_power_up = "low";
defparam \HEX3[1]~I .output_register_mode = "none";
defparam \HEX3[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[2]));
// synopsys translate_off
defparam \HEX3[2]~I .input_async_reset = "none";
defparam \HEX3[2]~I .input_power_up = "low";
defparam \HEX3[2]~I .input_register_mode = "none";
defparam \HEX3[2]~I .input_sync_reset = "none";
defparam \HEX3[2]~I .oe_async_reset = "none";
defparam \HEX3[2]~I .oe_power_up = "low";
defparam \HEX3[2]~I .oe_register_mode = "none";
defparam \HEX3[2]~I .oe_sync_reset = "none";
defparam \HEX3[2]~I .operation_mode = "output";
defparam \HEX3[2]~I .output_async_reset = "none";
defparam \HEX3[2]~I .output_power_up = "low";
defparam \HEX3[2]~I .output_register_mode = "none";
defparam \HEX3[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[3]));
// synopsys translate_off
defparam \HEX3[3]~I .input_async_reset = "none";
defparam \HEX3[3]~I .input_power_up = "low";
defparam \HEX3[3]~I .input_register_mode = "none";
defparam \HEX3[3]~I .input_sync_reset = "none";
defparam \HEX3[3]~I .oe_async_reset = "none";
defparam \HEX3[3]~I .oe_power_up = "low";
defparam \HEX3[3]~I .oe_register_mode = "none";
defparam \HEX3[3]~I .oe_sync_reset = "none";
defparam \HEX3[3]~I .operation_mode = "output";
defparam \HEX3[3]~I .output_async_reset = "none";
defparam \HEX3[3]~I .output_power_up = "low";
defparam \HEX3[3]~I .output_register_mode = "none";
defparam \HEX3[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[4]));
// synopsys translate_off
defparam \HEX3[4]~I .input_async_reset = "none";
defparam \HEX3[4]~I .input_power_up = "low";
defparam \HEX3[4]~I .input_register_mode = "none";
defparam \HEX3[4]~I .input_sync_reset = "none";
defparam \HEX3[4]~I .oe_async_reset = "none";
defparam \HEX3[4]~I .oe_power_up = "low";
defparam \HEX3[4]~I .oe_register_mode = "none";
defparam \HEX3[4]~I .oe_sync_reset = "none";
defparam \HEX3[4]~I .operation_mode = "output";
defparam \HEX3[4]~I .output_async_reset = "none";
defparam \HEX3[4]~I .output_power_up = "low";
defparam \HEX3[4]~I .output_register_mode = "none";
defparam \HEX3[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[5]));
// synopsys translate_off
defparam \HEX3[5]~I .input_async_reset = "none";
defparam \HEX3[5]~I .input_power_up = "low";
defparam \HEX3[5]~I .input_register_mode = "none";
defparam \HEX3[5]~I .input_sync_reset = "none";
defparam \HEX3[5]~I .oe_async_reset = "none";
defparam \HEX3[5]~I .oe_power_up = "low";
defparam \HEX3[5]~I .oe_register_mode = "none";
defparam \HEX3[5]~I .oe_sync_reset = "none";
defparam \HEX3[5]~I .operation_mode = "output";
defparam \HEX3[5]~I .output_async_reset = "none";
defparam \HEX3[5]~I .output_power_up = "low";
defparam \HEX3[5]~I .output_register_mode = "none";
defparam \HEX3[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[6]));
// synopsys translate_off
defparam \HEX3[6]~I .input_async_reset = "none";
defparam \HEX3[6]~I .input_power_up = "low";
defparam \HEX3[6]~I .input_register_mode = "none";
defparam \HEX3[6]~I .input_sync_reset = "none";
defparam \HEX3[6]~I .oe_async_reset = "none";
defparam \HEX3[6]~I .oe_power_up = "low";
defparam \HEX3[6]~I .oe_register_mode = "none";
defparam \HEX3[6]~I .oe_sync_reset = "none";
defparam \HEX3[6]~I .operation_mode = "output";
defparam \HEX3[6]~I .output_async_reset = "none";
defparam \HEX3[6]~I .output_power_up = "low";
defparam \HEX3[6]~I .output_register_mode = "none";
defparam \HEX3[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \altera_reserved_tdo~I (
	.datain(\altera_internal_jtag~TDO ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(altera_reserved_tdo));
// synopsys translate_off
defparam \altera_reserved_tdo~I .input_async_reset = "none";
defparam \altera_reserved_tdo~I .input_power_up = "low";
defparam \altera_reserved_tdo~I .input_register_mode = "none";
defparam \altera_reserved_tdo~I .input_sync_reset = "none";
defparam \altera_reserved_tdo~I .oe_async_reset = "none";
defparam \altera_reserved_tdo~I .oe_power_up = "low";
defparam \altera_reserved_tdo~I .oe_register_mode = "none";
defparam \altera_reserved_tdo~I .oe_sync_reset = "none";
defparam \altera_reserved_tdo~I .operation_mode = "output";
defparam \altera_reserved_tdo~I .output_async_reset = "none";
defparam \altera_reserved_tdo~I .output_power_up = "low";
defparam \altera_reserved_tdo~I .output_register_mode = "none";
defparam \altera_reserved_tdo~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
