

================================================================
== Vivado HLS Report for 'matrix_vector'
================================================================
* Date:           Wed Jun 21 12:00:48 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        matrix_vector_proj
* Solution:       unroll_data_loop
* Product family: zynquplus
* Target device:  xqzu5ev-ffrb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 8.00 ns | 6.435 ns |   1.00 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      136|      136| 1.088 us | 1.088 us |  136|  136|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- dot_product_loop  |       16|       16|         2|          -|          -|     8|    no    |
        |- dot_product_loop  |       16|       16|         2|          -|          -|     8|    no    |
        |- dot_product_loop  |       16|       16|         2|          -|          -|     8|    no    |
        |- dot_product_loop  |       16|       16|         2|          -|          -|     8|    no    |
        |- dot_product_loop  |       16|       16|         2|          -|          -|     8|    no    |
        |- dot_product_loop  |       16|       16|         2|          -|          -|     8|    no    |
        |- dot_product_loop  |       16|       16|         2|          -|          -|     8|    no    |
        |- dot_product_loop  |       16|       16|         2|          -|          -|     8|    no    |
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 2 
4 --> 5 6 
5 --> 4 
6 --> 7 8 
7 --> 6 
8 --> 9 10 
9 --> 8 
10 --> 11 12 
11 --> 10 
12 --> 13 14 
13 --> 12 
14 --> 15 16 
15 --> 14 
16 --> 17 
17 --> 16 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.75>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([64 x i32]* %M) nounwind, !map !7"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x i32]* %V_In) nounwind, !map !13"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x i32]* %V_Out) nounwind, !map !18"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([14 x i8]* @matrix_vector_str) nounwind"   --->   Operation 21 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str) nounwind" [matrix_vector_base.c:7]   --->   Operation 22 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.75ns)   --->   "br label %0" [matrix_vector_base.c:10]   --->   Operation 23 'br' <Predicate = true> <Delay = 0.75>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%j_0_0 = phi i4 [ 0, %data_loop_begin ], [ %add_ln10, %1 ]" [matrix_vector_base.c:10]   --->   Operation 24 'phi' 'j_0_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%sum_0_0 = phi i32 [ 0, %data_loop_begin ], [ %add_ln11, %1 ]" [matrix_vector_base.c:11]   --->   Operation 25 'phi' 'sum_0_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.88ns)   --->   "%icmp_ln10 = icmp eq i4 %j_0_0, -8" [matrix_vector_base.c:10]   --->   Operation 26 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 27 'speclooptripcount' 'empty_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.86ns)   --->   "%add_ln10 = add i4 %j_0_0, 1" [matrix_vector_base.c:10]   --->   Operation 28 'add' 'add_ln10' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "br i1 %icmp_ln10, label %data_loop, label %1" [matrix_vector_base.c:10]   --->   Operation 29 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln11 = zext i4 %j_0_0 to i64" [matrix_vector_base.c:11]   --->   Operation 30 'zext' 'zext_ln11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%M_addr = getelementptr [64 x i32]* %M, i64 0, i64 %zext_ln11" [matrix_vector_base.c:11]   --->   Operation 31 'getelementptr' 'M_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%V_In_addr = getelementptr [8 x i32]* %V_In, i64 0, i64 %zext_ln11" [matrix_vector_base.c:11]   --->   Operation 32 'getelementptr' 'V_In_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 33 [2/2] (0.79ns)   --->   "%V_In_load = load i32* %V_In_addr, align 4" [matrix_vector_base.c:11]   --->   Operation 33 'load' 'V_In_load' <Predicate = (!icmp_ln10)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 34 [2/2] (1.35ns)   --->   "%M_load = load i32* %M_addr, align 4" [matrix_vector_base.c:11]   --->   Operation 34 'load' 'M_load' <Predicate = (!icmp_ln10)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%V_Out_addr = getelementptr [8 x i32]* %V_Out, i64 0, i64 0" [matrix_vector_base.c:13]   --->   Operation 35 'getelementptr' 'V_Out_addr' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.79ns)   --->   "store i32 %sum_0_0, i32* %V_Out_addr, align 4" [matrix_vector_base.c:13]   --->   Operation 36 'store' <Predicate = (icmp_ln10)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str, i32 %tmp) nounwind" [matrix_vector_base.c:14]   --->   Operation 37 'specregionend' 'empty' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str) nounwind" [matrix_vector_base.c:7]   --->   Operation 38 'specregionbegin' 'tmp_1' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.75ns)   --->   "br label %2" [matrix_vector_base.c:10]   --->   Operation 39 'br' <Predicate = (icmp_ln10)> <Delay = 0.75>

State 3 <SV = 2> <Delay = 6.43>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str2) nounwind" [matrix_vector_base.c:10]   --->   Operation 40 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/2] (0.79ns)   --->   "%V_In_load = load i32* %V_In_addr, align 4" [matrix_vector_base.c:11]   --->   Operation 41 'load' 'V_In_load' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 42 [1/2] (1.35ns)   --->   "%M_load = load i32* %M_addr, align 4" [matrix_vector_base.c:11]   --->   Operation 42 'load' 'M_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 43 [1/1] (3.88ns)   --->   "%mul_ln11 = mul nsw i32 %V_In_load, %M_load" [matrix_vector_base.c:11]   --->   Operation 43 'mul' 'mul_ln11' <Predicate = true> <Delay = 3.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (1.20ns)   --->   "%add_ln11 = add nsw i32 %mul_ln11, %sum_0_0" [matrix_vector_base.c:11]   --->   Operation 44 'add' 'add_ln11' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "br label %0" [matrix_vector_base.c:10]   --->   Operation 45 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.76>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%j_0_1 = phi i4 [ 0, %data_loop ], [ %add_ln10_1, %3 ]" [matrix_vector_base.c:10]   --->   Operation 46 'phi' 'j_0_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%sum_0_1 = phi i32 [ 0, %data_loop ], [ %add_ln11_1, %3 ]" [matrix_vector_base.c:11]   --->   Operation 47 'phi' 'sum_0_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.88ns)   --->   "%icmp_ln10_1 = icmp eq i4 %j_0_1, -8" [matrix_vector_base.c:10]   --->   Operation 48 'icmp' 'icmp_ln10_1' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 49 'speclooptripcount' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.86ns)   --->   "%add_ln10_1 = add i4 %j_0_1, 1" [matrix_vector_base.c:10]   --->   Operation 50 'add' 'add_ln10_1' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "br i1 %icmp_ln10_1, label %data_loop1, label %3" [matrix_vector_base.c:10]   --->   Operation 51 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln11_1 = zext i4 %j_0_1 to i64" [matrix_vector_base.c:11]   --->   Operation 52 'zext' 'zext_ln11_1' <Predicate = (!icmp_ln10_1)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.40ns)   --->   "%xor_ln11 = xor i4 %j_0_1, -8" [matrix_vector_base.c:11]   --->   Operation 53 'xor' 'xor_ln11' <Predicate = (!icmp_ln10_1)> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln11_8 = zext i4 %xor_ln11 to i64" [matrix_vector_base.c:11]   --->   Operation 54 'zext' 'zext_ln11_8' <Predicate = (!icmp_ln10_1)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%M_addr_1 = getelementptr [64 x i32]* %M, i64 0, i64 %zext_ln11_8" [matrix_vector_base.c:11]   --->   Operation 55 'getelementptr' 'M_addr_1' <Predicate = (!icmp_ln10_1)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%V_In_addr_1 = getelementptr [8 x i32]* %V_In, i64 0, i64 %zext_ln11_1" [matrix_vector_base.c:11]   --->   Operation 56 'getelementptr' 'V_In_addr_1' <Predicate = (!icmp_ln10_1)> <Delay = 0.00>
ST_4 : Operation 57 [2/2] (0.79ns)   --->   "%V_In_load_1 = load i32* %V_In_addr_1, align 4" [matrix_vector_base.c:11]   --->   Operation 57 'load' 'V_In_load_1' <Predicate = (!icmp_ln10_1)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 58 [2/2] (1.35ns)   --->   "%M_load_1 = load i32* %M_addr_1, align 4" [matrix_vector_base.c:11]   --->   Operation 58 'load' 'M_load_1' <Predicate = (!icmp_ln10_1)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%V_Out_addr_1 = getelementptr [8 x i32]* %V_Out, i64 0, i64 1" [matrix_vector_base.c:13]   --->   Operation 59 'getelementptr' 'V_Out_addr_1' <Predicate = (icmp_ln10_1)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.79ns)   --->   "store i32 %sum_0_1, i32* %V_Out_addr_1, align 4" [matrix_vector_base.c:13]   --->   Operation 60 'store' <Predicate = (icmp_ln10_1)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str, i32 %tmp_1) nounwind" [matrix_vector_base.c:14]   --->   Operation 61 'specregionend' 'empty_3' <Predicate = (icmp_ln10_1)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str) nounwind" [matrix_vector_base.c:7]   --->   Operation 62 'specregionbegin' 'tmp_2' <Predicate = (icmp_ln10_1)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.75ns)   --->   "br label %4" [matrix_vector_base.c:10]   --->   Operation 63 'br' <Predicate = (icmp_ln10_1)> <Delay = 0.75>

State 5 <SV = 3> <Delay = 6.43>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str2) nounwind" [matrix_vector_base.c:10]   --->   Operation 64 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/2] (0.79ns)   --->   "%V_In_load_1 = load i32* %V_In_addr_1, align 4" [matrix_vector_base.c:11]   --->   Operation 65 'load' 'V_In_load_1' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_5 : Operation 66 [1/2] (1.35ns)   --->   "%M_load_1 = load i32* %M_addr_1, align 4" [matrix_vector_base.c:11]   --->   Operation 66 'load' 'M_load_1' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_5 : Operation 67 [1/1] (3.88ns)   --->   "%mul_ln11_1 = mul nsw i32 %M_load_1, %V_In_load_1" [matrix_vector_base.c:11]   --->   Operation 67 'mul' 'mul_ln11_1' <Predicate = true> <Delay = 3.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (1.20ns)   --->   "%add_ln11_1 = add nsw i32 %sum_0_1, %mul_ln11_1" [matrix_vector_base.c:11]   --->   Operation 68 'add' 'add_ln11_1' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "br label %2" [matrix_vector_base.c:10]   --->   Operation 69 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 3> <Delay = 1.35>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%j_0_2 = phi i4 [ 0, %data_loop1 ], [ %add_ln10_2, %5 ]" [matrix_vector_base.c:10]   --->   Operation 70 'phi' 'j_0_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%sum_0_2 = phi i32 [ 0, %data_loop1 ], [ %add_ln11_2, %5 ]" [matrix_vector_base.c:11]   --->   Operation 71 'phi' 'sum_0_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.88ns)   --->   "%icmp_ln10_2 = icmp eq i4 %j_0_2, -8" [matrix_vector_base.c:10]   --->   Operation 72 'icmp' 'icmp_ln10_2' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 73 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.86ns)   --->   "%add_ln10_2 = add i4 %j_0_2, 1" [matrix_vector_base.c:10]   --->   Operation 74 'add' 'add_ln10_2' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "br i1 %icmp_ln10_2, label %data_loop2, label %5" [matrix_vector_base.c:10]   --->   Operation 75 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln11_2 = zext i4 %j_0_2 to i64" [matrix_vector_base.c:11]   --->   Operation 76 'zext' 'zext_ln11_2' <Predicate = (!icmp_ln10_2)> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_8 = call i64 @_ssdm_op_BitConcatenate.i64.i60.i4(i60 1, i4 %j_0_2)" [matrix_vector_base.c:11]   --->   Operation 77 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln10_2)> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%M_addr_2 = getelementptr [64 x i32]* %M, i64 0, i64 %tmp_8" [matrix_vector_base.c:11]   --->   Operation 78 'getelementptr' 'M_addr_2' <Predicate = (!icmp_ln10_2)> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%V_In_addr_2 = getelementptr [8 x i32]* %V_In, i64 0, i64 %zext_ln11_2" [matrix_vector_base.c:11]   --->   Operation 79 'getelementptr' 'V_In_addr_2' <Predicate = (!icmp_ln10_2)> <Delay = 0.00>
ST_6 : Operation 80 [2/2] (0.79ns)   --->   "%V_In_load_2 = load i32* %V_In_addr_2, align 4" [matrix_vector_base.c:11]   --->   Operation 80 'load' 'V_In_load_2' <Predicate = (!icmp_ln10_2)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_6 : Operation 81 [2/2] (1.35ns)   --->   "%M_load_2 = load i32* %M_addr_2, align 4" [matrix_vector_base.c:11]   --->   Operation 81 'load' 'M_load_2' <Predicate = (!icmp_ln10_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%V_Out_addr_2 = getelementptr [8 x i32]* %V_Out, i64 0, i64 2" [matrix_vector_base.c:13]   --->   Operation 82 'getelementptr' 'V_Out_addr_2' <Predicate = (icmp_ln10_2)> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.79ns)   --->   "store i32 %sum_0_2, i32* %V_Out_addr_2, align 4" [matrix_vector_base.c:13]   --->   Operation 83 'store' <Predicate = (icmp_ln10_2)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str, i32 %tmp_2) nounwind" [matrix_vector_base.c:14]   --->   Operation 84 'specregionend' 'empty_5' <Predicate = (icmp_ln10_2)> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str) nounwind" [matrix_vector_base.c:7]   --->   Operation 85 'specregionbegin' 'tmp_3' <Predicate = (icmp_ln10_2)> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.75ns)   --->   "br label %6" [matrix_vector_base.c:10]   --->   Operation 86 'br' <Predicate = (icmp_ln10_2)> <Delay = 0.75>

State 7 <SV = 4> <Delay = 6.43>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str2) nounwind" [matrix_vector_base.c:10]   --->   Operation 87 'specloopname' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 88 [1/2] (0.79ns)   --->   "%V_In_load_2 = load i32* %V_In_addr_2, align 4" [matrix_vector_base.c:11]   --->   Operation 88 'load' 'V_In_load_2' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_7 : Operation 89 [1/2] (1.35ns)   --->   "%M_load_2 = load i32* %M_addr_2, align 4" [matrix_vector_base.c:11]   --->   Operation 89 'load' 'M_load_2' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_7 : Operation 90 [1/1] (3.88ns)   --->   "%mul_ln11_2 = mul nsw i32 %V_In_load_2, %M_load_2" [matrix_vector_base.c:11]   --->   Operation 90 'mul' 'mul_ln11_2' <Predicate = true> <Delay = 3.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 91 [1/1] (1.20ns)   --->   "%add_ln11_2 = add nsw i32 %mul_ln11_2, %sum_0_2" [matrix_vector_base.c:11]   --->   Operation 91 'add' 'add_ln11_2' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "br label %4" [matrix_vector_base.c:10]   --->   Operation 92 'br' <Predicate = true> <Delay = 0.00>

State 8 <SV = 4> <Delay = 1.76>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%j_0_3 = phi i4 [ 0, %data_loop2 ], [ %add_ln10_3, %7 ]" [matrix_vector_base.c:10]   --->   Operation 93 'phi' 'j_0_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%sum_0_3 = phi i32 [ 0, %data_loop2 ], [ %add_ln11_3, %7 ]" [matrix_vector_base.c:11]   --->   Operation 94 'phi' 'sum_0_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (0.88ns)   --->   "%icmp_ln10_3 = icmp eq i4 %j_0_3, -8" [matrix_vector_base.c:10]   --->   Operation 95 'icmp' 'icmp_ln10_3' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 96 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (0.86ns)   --->   "%add_ln10_3 = add i4 %j_0_3, 1" [matrix_vector_base.c:10]   --->   Operation 97 'add' 'add_ln10_3' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "br i1 %icmp_ln10_3, label %data_loop3, label %7" [matrix_vector_base.c:10]   --->   Operation 98 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln11_3 = zext i4 %j_0_3 to i64" [matrix_vector_base.c:11]   --->   Operation 99 'zext' 'zext_ln11_3' <Predicate = (!icmp_ln10_3)> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (0.40ns)   --->   "%xor_ln11_1 = xor i4 %j_0_3, -8" [matrix_vector_base.c:11]   --->   Operation 100 'xor' 'xor_ln11_1' <Predicate = (!icmp_ln10_3)> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln11 = sext i4 %xor_ln11_1 to i5" [matrix_vector_base.c:11]   --->   Operation 101 'sext' 'sext_ln11' <Predicate = (!icmp_ln10_3)> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln11_9 = zext i5 %sext_ln11 to i64" [matrix_vector_base.c:11]   --->   Operation 102 'zext' 'zext_ln11_9' <Predicate = (!icmp_ln10_3)> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%M_addr_3 = getelementptr [64 x i32]* %M, i64 0, i64 %zext_ln11_9" [matrix_vector_base.c:11]   --->   Operation 103 'getelementptr' 'M_addr_3' <Predicate = (!icmp_ln10_3)> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%V_In_addr_3 = getelementptr [8 x i32]* %V_In, i64 0, i64 %zext_ln11_3" [matrix_vector_base.c:11]   --->   Operation 104 'getelementptr' 'V_In_addr_3' <Predicate = (!icmp_ln10_3)> <Delay = 0.00>
ST_8 : Operation 105 [2/2] (0.79ns)   --->   "%V_In_load_3 = load i32* %V_In_addr_3, align 4" [matrix_vector_base.c:11]   --->   Operation 105 'load' 'V_In_load_3' <Predicate = (!icmp_ln10_3)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_8 : Operation 106 [2/2] (1.35ns)   --->   "%M_load_3 = load i32* %M_addr_3, align 4" [matrix_vector_base.c:11]   --->   Operation 106 'load' 'M_load_3' <Predicate = (!icmp_ln10_3)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "%V_Out_addr_3 = getelementptr [8 x i32]* %V_Out, i64 0, i64 3" [matrix_vector_base.c:13]   --->   Operation 107 'getelementptr' 'V_Out_addr_3' <Predicate = (icmp_ln10_3)> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (0.79ns)   --->   "store i32 %sum_0_3, i32* %V_Out_addr_3, align 4" [matrix_vector_base.c:13]   --->   Operation 108 'store' <Predicate = (icmp_ln10_3)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_8 : Operation 109 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str, i32 %tmp_3) nounwind" [matrix_vector_base.c:14]   --->   Operation 109 'specregionend' 'empty_7' <Predicate = (icmp_ln10_3)> <Delay = 0.00>
ST_8 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str) nounwind" [matrix_vector_base.c:7]   --->   Operation 110 'specregionbegin' 'tmp_4' <Predicate = (icmp_ln10_3)> <Delay = 0.00>
ST_8 : Operation 111 [1/1] (0.75ns)   --->   "br label %8" [matrix_vector_base.c:10]   --->   Operation 111 'br' <Predicate = (icmp_ln10_3)> <Delay = 0.75>

State 9 <SV = 5> <Delay = 6.43>
ST_9 : Operation 112 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str2) nounwind" [matrix_vector_base.c:10]   --->   Operation 112 'specloopname' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 113 [1/2] (0.79ns)   --->   "%V_In_load_3 = load i32* %V_In_addr_3, align 4" [matrix_vector_base.c:11]   --->   Operation 113 'load' 'V_In_load_3' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_9 : Operation 114 [1/2] (1.35ns)   --->   "%M_load_3 = load i32* %M_addr_3, align 4" [matrix_vector_base.c:11]   --->   Operation 114 'load' 'M_load_3' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_9 : Operation 115 [1/1] (3.88ns)   --->   "%mul_ln11_3 = mul nsw i32 %V_In_load_3, %M_load_3" [matrix_vector_base.c:11]   --->   Operation 115 'mul' 'mul_ln11_3' <Predicate = true> <Delay = 3.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 116 [1/1] (1.20ns)   --->   "%add_ln11_3 = add nsw i32 %mul_ln11_3, %sum_0_3" [matrix_vector_base.c:11]   --->   Operation 116 'add' 'add_ln11_3' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 117 [1/1] (0.00ns)   --->   "br label %6" [matrix_vector_base.c:10]   --->   Operation 117 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 5> <Delay = 1.35>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "%j_0_4 = phi i4 [ 0, %data_loop3 ], [ %add_ln10_4, %9 ]" [matrix_vector_base.c:10]   --->   Operation 118 'phi' 'j_0_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 119 [1/1] (0.00ns)   --->   "%sum_0_4 = phi i32 [ 0, %data_loop3 ], [ %add_ln11_4, %9 ]" [matrix_vector_base.c:11]   --->   Operation 119 'phi' 'sum_0_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 120 [1/1] (0.88ns)   --->   "%icmp_ln10_4 = icmp eq i4 %j_0_4, -8" [matrix_vector_base.c:10]   --->   Operation 120 'icmp' 'icmp_ln10_4' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 121 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 122 [1/1] (0.86ns)   --->   "%add_ln10_4 = add i4 %j_0_4, 1" [matrix_vector_base.c:10]   --->   Operation 122 'add' 'add_ln10_4' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 123 [1/1] (0.00ns)   --->   "br i1 %icmp_ln10_4, label %data_loop4, label %9" [matrix_vector_base.c:10]   --->   Operation 123 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln11_4 = zext i4 %j_0_4 to i64" [matrix_vector_base.c:11]   --->   Operation 124 'zext' 'zext_ln11_4' <Predicate = (!icmp_ln10_4)> <Delay = 0.00>
ST_10 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_9 = call i64 @_ssdm_op_BitConcatenate.i64.i60.i4(i60 2, i4 %j_0_4)" [matrix_vector_base.c:11]   --->   Operation 125 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln10_4)> <Delay = 0.00>
ST_10 : Operation 126 [1/1] (0.00ns)   --->   "%M_addr_4 = getelementptr [64 x i32]* %M, i64 0, i64 %tmp_9" [matrix_vector_base.c:11]   --->   Operation 126 'getelementptr' 'M_addr_4' <Predicate = (!icmp_ln10_4)> <Delay = 0.00>
ST_10 : Operation 127 [1/1] (0.00ns)   --->   "%V_In_addr_4 = getelementptr [8 x i32]* %V_In, i64 0, i64 %zext_ln11_4" [matrix_vector_base.c:11]   --->   Operation 127 'getelementptr' 'V_In_addr_4' <Predicate = (!icmp_ln10_4)> <Delay = 0.00>
ST_10 : Operation 128 [2/2] (0.79ns)   --->   "%V_In_load_4 = load i32* %V_In_addr_4, align 4" [matrix_vector_base.c:11]   --->   Operation 128 'load' 'V_In_load_4' <Predicate = (!icmp_ln10_4)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_10 : Operation 129 [2/2] (1.35ns)   --->   "%M_load_4 = load i32* %M_addr_4, align 4" [matrix_vector_base.c:11]   --->   Operation 129 'load' 'M_load_4' <Predicate = (!icmp_ln10_4)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_10 : Operation 130 [1/1] (0.00ns)   --->   "%V_Out_addr_4 = getelementptr [8 x i32]* %V_Out, i64 0, i64 4" [matrix_vector_base.c:13]   --->   Operation 130 'getelementptr' 'V_Out_addr_4' <Predicate = (icmp_ln10_4)> <Delay = 0.00>
ST_10 : Operation 131 [1/1] (0.79ns)   --->   "store i32 %sum_0_4, i32* %V_Out_addr_4, align 4" [matrix_vector_base.c:13]   --->   Operation 131 'store' <Predicate = (icmp_ln10_4)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_10 : Operation 132 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str, i32 %tmp_4) nounwind" [matrix_vector_base.c:14]   --->   Operation 132 'specregionend' 'empty_9' <Predicate = (icmp_ln10_4)> <Delay = 0.00>
ST_10 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str) nounwind" [matrix_vector_base.c:7]   --->   Operation 133 'specregionbegin' 'tmp_5' <Predicate = (icmp_ln10_4)> <Delay = 0.00>
ST_10 : Operation 134 [1/1] (0.75ns)   --->   "br label %10" [matrix_vector_base.c:10]   --->   Operation 134 'br' <Predicate = (icmp_ln10_4)> <Delay = 0.75>

State 11 <SV = 6> <Delay = 6.43>
ST_11 : Operation 135 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str2) nounwind" [matrix_vector_base.c:10]   --->   Operation 135 'specloopname' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 136 [1/2] (0.79ns)   --->   "%V_In_load_4 = load i32* %V_In_addr_4, align 4" [matrix_vector_base.c:11]   --->   Operation 136 'load' 'V_In_load_4' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_11 : Operation 137 [1/2] (1.35ns)   --->   "%M_load_4 = load i32* %M_addr_4, align 4" [matrix_vector_base.c:11]   --->   Operation 137 'load' 'M_load_4' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_11 : Operation 138 [1/1] (3.88ns)   --->   "%mul_ln11_4 = mul nsw i32 %V_In_load_4, %M_load_4" [matrix_vector_base.c:11]   --->   Operation 138 'mul' 'mul_ln11_4' <Predicate = true> <Delay = 3.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 139 [1/1] (1.20ns)   --->   "%add_ln11_4 = add nsw i32 %mul_ln11_4, %sum_0_4" [matrix_vector_base.c:11]   --->   Operation 139 'add' 'add_ln11_4' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 140 [1/1] (0.00ns)   --->   "br label %8" [matrix_vector_base.c:10]   --->   Operation 140 'br' <Predicate = true> <Delay = 0.00>

State 12 <SV = 6> <Delay = 2.23>
ST_12 : Operation 141 [1/1] (0.00ns)   --->   "%j_0_5 = phi i4 [ 0, %data_loop4 ], [ %add_ln10_5, %11 ]" [matrix_vector_base.c:10]   --->   Operation 141 'phi' 'j_0_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 142 [1/1] (0.00ns)   --->   "%sum_0_5 = phi i32 [ 0, %data_loop4 ], [ %add_ln11_5, %11 ]" [matrix_vector_base.c:11]   --->   Operation 142 'phi' 'sum_0_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 143 [1/1] (0.88ns)   --->   "%icmp_ln10_5 = icmp eq i4 %j_0_5, -8" [matrix_vector_base.c:10]   --->   Operation 143 'icmp' 'icmp_ln10_5' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 144 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 144 'speclooptripcount' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 145 [1/1] (0.86ns)   --->   "%add_ln10_5 = add i4 %j_0_5, 1" [matrix_vector_base.c:10]   --->   Operation 145 'add' 'add_ln10_5' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 146 [1/1] (0.00ns)   --->   "br i1 %icmp_ln10_5, label %data_loop5, label %11" [matrix_vector_base.c:10]   --->   Operation 146 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln11_5 = zext i4 %j_0_5 to i64" [matrix_vector_base.c:11]   --->   Operation 147 'zext' 'zext_ln11_5' <Predicate = (!icmp_ln10_5)> <Delay = 0.00>
ST_12 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln11_10 = zext i4 %j_0_5 to i6" [matrix_vector_base.c:11]   --->   Operation 148 'zext' 'zext_ln11_10' <Predicate = (!icmp_ln10_5)> <Delay = 0.00>
ST_12 : Operation 149 [1/1] (0.88ns)   --->   "%add_ln11_8 = add i6 %zext_ln11_10, -24" [matrix_vector_base.c:11]   --->   Operation 149 'add' 'add_ln11_8' <Predicate = (!icmp_ln10_5)> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln11_11 = zext i6 %add_ln11_8 to i64" [matrix_vector_base.c:11]   --->   Operation 150 'zext' 'zext_ln11_11' <Predicate = (!icmp_ln10_5)> <Delay = 0.00>
ST_12 : Operation 151 [1/1] (0.00ns)   --->   "%M_addr_5 = getelementptr [64 x i32]* %M, i64 0, i64 %zext_ln11_11" [matrix_vector_base.c:11]   --->   Operation 151 'getelementptr' 'M_addr_5' <Predicate = (!icmp_ln10_5)> <Delay = 0.00>
ST_12 : Operation 152 [1/1] (0.00ns)   --->   "%V_In_addr_5 = getelementptr [8 x i32]* %V_In, i64 0, i64 %zext_ln11_5" [matrix_vector_base.c:11]   --->   Operation 152 'getelementptr' 'V_In_addr_5' <Predicate = (!icmp_ln10_5)> <Delay = 0.00>
ST_12 : Operation 153 [2/2] (0.79ns)   --->   "%V_In_load_5 = load i32* %V_In_addr_5, align 4" [matrix_vector_base.c:11]   --->   Operation 153 'load' 'V_In_load_5' <Predicate = (!icmp_ln10_5)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_12 : Operation 154 [2/2] (1.35ns)   --->   "%M_load_5 = load i32* %M_addr_5, align 4" [matrix_vector_base.c:11]   --->   Operation 154 'load' 'M_load_5' <Predicate = (!icmp_ln10_5)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_12 : Operation 155 [1/1] (0.00ns)   --->   "%V_Out_addr_5 = getelementptr [8 x i32]* %V_Out, i64 0, i64 5" [matrix_vector_base.c:13]   --->   Operation 155 'getelementptr' 'V_Out_addr_5' <Predicate = (icmp_ln10_5)> <Delay = 0.00>
ST_12 : Operation 156 [1/1] (0.79ns)   --->   "store i32 %sum_0_5, i32* %V_Out_addr_5, align 4" [matrix_vector_base.c:13]   --->   Operation 156 'store' <Predicate = (icmp_ln10_5)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_12 : Operation 157 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str, i32 %tmp_5) nounwind" [matrix_vector_base.c:14]   --->   Operation 157 'specregionend' 'empty_11' <Predicate = (icmp_ln10_5)> <Delay = 0.00>
ST_12 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str) nounwind" [matrix_vector_base.c:7]   --->   Operation 158 'specregionbegin' 'tmp_6' <Predicate = (icmp_ln10_5)> <Delay = 0.00>
ST_12 : Operation 159 [1/1] (0.75ns)   --->   "br label %12" [matrix_vector_base.c:10]   --->   Operation 159 'br' <Predicate = (icmp_ln10_5)> <Delay = 0.75>

State 13 <SV = 7> <Delay = 6.43>
ST_13 : Operation 160 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str2) nounwind" [matrix_vector_base.c:10]   --->   Operation 160 'specloopname' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 161 [1/2] (0.79ns)   --->   "%V_In_load_5 = load i32* %V_In_addr_5, align 4" [matrix_vector_base.c:11]   --->   Operation 161 'load' 'V_In_load_5' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 162 [1/2] (1.35ns)   --->   "%M_load_5 = load i32* %M_addr_5, align 4" [matrix_vector_base.c:11]   --->   Operation 162 'load' 'M_load_5' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 163 [1/1] (3.88ns)   --->   "%mul_ln11_5 = mul nsw i32 %M_load_5, %V_In_load_5" [matrix_vector_base.c:11]   --->   Operation 163 'mul' 'mul_ln11_5' <Predicate = true> <Delay = 3.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 164 [1/1] (1.20ns)   --->   "%add_ln11_5 = add nsw i32 %sum_0_5, %mul_ln11_5" [matrix_vector_base.c:11]   --->   Operation 164 'add' 'add_ln11_5' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 165 [1/1] (0.00ns)   --->   "br label %10" [matrix_vector_base.c:10]   --->   Operation 165 'br' <Predicate = true> <Delay = 0.00>

State 14 <SV = 7> <Delay = 1.35>
ST_14 : Operation 166 [1/1] (0.00ns)   --->   "%j_0_6 = phi i4 [ 0, %data_loop5 ], [ %add_ln10_6, %13 ]" [matrix_vector_base.c:10]   --->   Operation 166 'phi' 'j_0_6' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 167 [1/1] (0.00ns)   --->   "%sum_0_6 = phi i32 [ 0, %data_loop5 ], [ %add_ln11_6, %13 ]" [matrix_vector_base.c:11]   --->   Operation 167 'phi' 'sum_0_6' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 168 [1/1] (0.88ns)   --->   "%icmp_ln10_6 = icmp eq i4 %j_0_6, -8" [matrix_vector_base.c:10]   --->   Operation 168 'icmp' 'icmp_ln10_6' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 169 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 169 'speclooptripcount' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 170 [1/1] (0.86ns)   --->   "%add_ln10_6 = add i4 %j_0_6, 1" [matrix_vector_base.c:10]   --->   Operation 170 'add' 'add_ln10_6' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 171 [1/1] (0.00ns)   --->   "br i1 %icmp_ln10_6, label %data_loop6, label %13" [matrix_vector_base.c:10]   --->   Operation 171 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln11_6 = zext i4 %j_0_6 to i64" [matrix_vector_base.c:11]   --->   Operation 172 'zext' 'zext_ln11_6' <Predicate = (!icmp_ln10_6)> <Delay = 0.00>
ST_14 : Operation 173 [1/1] (0.00ns)   --->   "%tmp_s = call i64 @_ssdm_op_BitConcatenate.i64.i60.i4(i60 3, i4 %j_0_6)" [matrix_vector_base.c:11]   --->   Operation 173 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln10_6)> <Delay = 0.00>
ST_14 : Operation 174 [1/1] (0.00ns)   --->   "%M_addr_6 = getelementptr [64 x i32]* %M, i64 0, i64 %tmp_s" [matrix_vector_base.c:11]   --->   Operation 174 'getelementptr' 'M_addr_6' <Predicate = (!icmp_ln10_6)> <Delay = 0.00>
ST_14 : Operation 175 [1/1] (0.00ns)   --->   "%V_In_addr_6 = getelementptr [8 x i32]* %V_In, i64 0, i64 %zext_ln11_6" [matrix_vector_base.c:11]   --->   Operation 175 'getelementptr' 'V_In_addr_6' <Predicate = (!icmp_ln10_6)> <Delay = 0.00>
ST_14 : Operation 176 [2/2] (0.79ns)   --->   "%V_In_load_6 = load i32* %V_In_addr_6, align 4" [matrix_vector_base.c:11]   --->   Operation 176 'load' 'V_In_load_6' <Predicate = (!icmp_ln10_6)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 177 [2/2] (1.35ns)   --->   "%M_load_6 = load i32* %M_addr_6, align 4" [matrix_vector_base.c:11]   --->   Operation 177 'load' 'M_load_6' <Predicate = (!icmp_ln10_6)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 178 [1/1] (0.00ns)   --->   "%V_Out_addr_6 = getelementptr [8 x i32]* %V_Out, i64 0, i64 6" [matrix_vector_base.c:13]   --->   Operation 178 'getelementptr' 'V_Out_addr_6' <Predicate = (icmp_ln10_6)> <Delay = 0.00>
ST_14 : Operation 179 [1/1] (0.79ns)   --->   "store i32 %sum_0_6, i32* %V_Out_addr_6, align 4" [matrix_vector_base.c:13]   --->   Operation 179 'store' <Predicate = (icmp_ln10_6)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 180 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str, i32 %tmp_6) nounwind" [matrix_vector_base.c:14]   --->   Operation 180 'specregionend' 'empty_13' <Predicate = (icmp_ln10_6)> <Delay = 0.00>
ST_14 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str) nounwind" [matrix_vector_base.c:7]   --->   Operation 181 'specregionbegin' 'tmp_7' <Predicate = (icmp_ln10_6)> <Delay = 0.00>
ST_14 : Operation 182 [1/1] (0.75ns)   --->   "br label %14" [matrix_vector_base.c:10]   --->   Operation 182 'br' <Predicate = (icmp_ln10_6)> <Delay = 0.75>

State 15 <SV = 8> <Delay = 6.43>
ST_15 : Operation 183 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str2) nounwind" [matrix_vector_base.c:10]   --->   Operation 183 'specloopname' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 184 [1/2] (0.79ns)   --->   "%V_In_load_6 = load i32* %V_In_addr_6, align 4" [matrix_vector_base.c:11]   --->   Operation 184 'load' 'V_In_load_6' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_15 : Operation 185 [1/2] (1.35ns)   --->   "%M_load_6 = load i32* %M_addr_6, align 4" [matrix_vector_base.c:11]   --->   Operation 185 'load' 'M_load_6' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_15 : Operation 186 [1/1] (3.88ns)   --->   "%mul_ln11_6 = mul nsw i32 %V_In_load_6, %M_load_6" [matrix_vector_base.c:11]   --->   Operation 186 'mul' 'mul_ln11_6' <Predicate = true> <Delay = 3.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 187 [1/1] (1.20ns)   --->   "%add_ln11_6 = add nsw i32 %mul_ln11_6, %sum_0_6" [matrix_vector_base.c:11]   --->   Operation 187 'add' 'add_ln11_6' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 188 [1/1] (0.00ns)   --->   "br label %12" [matrix_vector_base.c:10]   --->   Operation 188 'br' <Predicate = true> <Delay = 0.00>

State 16 <SV = 8> <Delay = 1.76>
ST_16 : Operation 189 [1/1] (0.00ns)   --->   "%j_0_7 = phi i4 [ 0, %data_loop6 ], [ %add_ln10_7, %15 ]" [matrix_vector_base.c:10]   --->   Operation 189 'phi' 'j_0_7' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 190 [1/1] (0.00ns)   --->   "%sum_0_7 = phi i32 [ 0, %data_loop6 ], [ %add_ln11_7, %15 ]" [matrix_vector_base.c:11]   --->   Operation 190 'phi' 'sum_0_7' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 191 [1/1] (0.88ns)   --->   "%icmp_ln10_7 = icmp eq i4 %j_0_7, -8" [matrix_vector_base.c:10]   --->   Operation 191 'icmp' 'icmp_ln10_7' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 192 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 192 'speclooptripcount' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 193 [1/1] (0.86ns)   --->   "%add_ln10_7 = add i4 %j_0_7, 1" [matrix_vector_base.c:10]   --->   Operation 193 'add' 'add_ln10_7' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 194 [1/1] (0.00ns)   --->   "br i1 %icmp_ln10_7, label %data_loop_end, label %15" [matrix_vector_base.c:10]   --->   Operation 194 'br' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln11_7 = zext i4 %j_0_7 to i64" [matrix_vector_base.c:11]   --->   Operation 195 'zext' 'zext_ln11_7' <Predicate = (!icmp_ln10_7)> <Delay = 0.00>
ST_16 : Operation 196 [1/1] (0.40ns)   --->   "%xor_ln11_2 = xor i4 %j_0_7, -8" [matrix_vector_base.c:11]   --->   Operation 196 'xor' 'xor_ln11_2' <Predicate = (!icmp_ln10_7)> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 197 [1/1] (0.00ns)   --->   "%sext_ln11_1 = sext i4 %xor_ln11_2 to i6" [matrix_vector_base.c:11]   --->   Operation 197 'sext' 'sext_ln11_1' <Predicate = (!icmp_ln10_7)> <Delay = 0.00>
ST_16 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln11_12 = zext i6 %sext_ln11_1 to i64" [matrix_vector_base.c:11]   --->   Operation 198 'zext' 'zext_ln11_12' <Predicate = (!icmp_ln10_7)> <Delay = 0.00>
ST_16 : Operation 199 [1/1] (0.00ns)   --->   "%M_addr_7 = getelementptr [64 x i32]* %M, i64 0, i64 %zext_ln11_12" [matrix_vector_base.c:11]   --->   Operation 199 'getelementptr' 'M_addr_7' <Predicate = (!icmp_ln10_7)> <Delay = 0.00>
ST_16 : Operation 200 [1/1] (0.00ns)   --->   "%V_In_addr_7 = getelementptr [8 x i32]* %V_In, i64 0, i64 %zext_ln11_7" [matrix_vector_base.c:11]   --->   Operation 200 'getelementptr' 'V_In_addr_7' <Predicate = (!icmp_ln10_7)> <Delay = 0.00>
ST_16 : Operation 201 [2/2] (0.79ns)   --->   "%V_In_load_7 = load i32* %V_In_addr_7, align 4" [matrix_vector_base.c:11]   --->   Operation 201 'load' 'V_In_load_7' <Predicate = (!icmp_ln10_7)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_16 : Operation 202 [2/2] (1.35ns)   --->   "%M_load_7 = load i32* %M_addr_7, align 4" [matrix_vector_base.c:11]   --->   Operation 202 'load' 'M_load_7' <Predicate = (!icmp_ln10_7)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_16 : Operation 203 [1/1] (0.00ns)   --->   "%V_Out_addr_7 = getelementptr [8 x i32]* %V_Out, i64 0, i64 7" [matrix_vector_base.c:13]   --->   Operation 203 'getelementptr' 'V_Out_addr_7' <Predicate = (icmp_ln10_7)> <Delay = 0.00>
ST_16 : Operation 204 [1/1] (0.79ns)   --->   "store i32 %sum_0_7, i32* %V_Out_addr_7, align 4" [matrix_vector_base.c:13]   --->   Operation 204 'store' <Predicate = (icmp_ln10_7)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_16 : Operation 205 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str, i32 %tmp_7) nounwind" [matrix_vector_base.c:14]   --->   Operation 205 'specregionend' 'empty_15' <Predicate = (icmp_ln10_7)> <Delay = 0.00>
ST_16 : Operation 206 [1/1] (0.00ns)   --->   "ret void" [matrix_vector_base.c:15]   --->   Operation 206 'ret' <Predicate = (icmp_ln10_7)> <Delay = 0.00>

State 17 <SV = 9> <Delay = 6.43>
ST_17 : Operation 207 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str2) nounwind" [matrix_vector_base.c:10]   --->   Operation 207 'specloopname' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 208 [1/2] (0.79ns)   --->   "%V_In_load_7 = load i32* %V_In_addr_7, align 4" [matrix_vector_base.c:11]   --->   Operation 208 'load' 'V_In_load_7' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_17 : Operation 209 [1/2] (1.35ns)   --->   "%M_load_7 = load i32* %M_addr_7, align 4" [matrix_vector_base.c:11]   --->   Operation 209 'load' 'M_load_7' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_17 : Operation 210 [1/1] (3.88ns)   --->   "%mul_ln11_7 = mul nsw i32 %V_In_load_7, %M_load_7" [matrix_vector_base.c:11]   --->   Operation 210 'mul' 'mul_ln11_7' <Predicate = true> <Delay = 3.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 211 [1/1] (1.20ns)   --->   "%add_ln11_7 = add nsw i32 %mul_ln11_7, %sum_0_7" [matrix_vector_base.c:11]   --->   Operation 211 'add' 'add_ln11_7' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 212 [1/1] (0.00ns)   --->   "br label %14" [matrix_vector_base.c:10]   --->   Operation 212 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8ns, clock uncertainty: 1ns.

 <State 1>: 0.755ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j_0_0', matrix_vector_base.c:10) with incoming values : ('add_ln10', matrix_vector_base.c:10) [11]  (0.755 ns)

 <State 2>: 1.35ns
The critical path consists of the following:
	'phi' operation ('j_0_0', matrix_vector_base.c:10) with incoming values : ('add_ln10', matrix_vector_base.c:10) [11]  (0 ns)
	'getelementptr' operation ('M_addr', matrix_vector_base.c:11) [20]  (0 ns)
	'load' operation ('M_load', matrix_vector_base.c:11) on array 'M' [23]  (1.35 ns)

 <State 3>: 6.44ns
The critical path consists of the following:
	'load' operation ('M_load', matrix_vector_base.c:11) on array 'M' [23]  (1.35 ns)
	'mul' operation ('mul_ln11', matrix_vector_base.c:11) [24]  (3.88 ns)
	'add' operation ('add_ln11', matrix_vector_base.c:11) [25]  (1.2 ns)

 <State 4>: 1.76ns
The critical path consists of the following:
	'phi' operation ('j_0_1', matrix_vector_base.c:10) with incoming values : ('add_ln10_1', matrix_vector_base.c:10) [34]  (0 ns)
	'xor' operation ('xor_ln11', matrix_vector_base.c:11) [43]  (0.409 ns)
	'getelementptr' operation ('M_addr_1', matrix_vector_base.c:11) [45]  (0 ns)
	'load' operation ('M_load_1', matrix_vector_base.c:11) on array 'M' [48]  (1.35 ns)

 <State 5>: 6.44ns
The critical path consists of the following:
	'load' operation ('M_load_1', matrix_vector_base.c:11) on array 'M' [48]  (1.35 ns)
	'mul' operation ('mul_ln11_1', matrix_vector_base.c:11) [49]  (3.88 ns)
	'add' operation ('add_ln11_1', matrix_vector_base.c:11) [50]  (1.2 ns)

 <State 6>: 1.35ns
The critical path consists of the following:
	'phi' operation ('j_0_2', matrix_vector_base.c:10) with incoming values : ('add_ln10_2', matrix_vector_base.c:10) [59]  (0 ns)
	'getelementptr' operation ('M_addr_2', matrix_vector_base.c:11) [69]  (0 ns)
	'load' operation ('M_load_2', matrix_vector_base.c:11) on array 'M' [72]  (1.35 ns)

 <State 7>: 6.44ns
The critical path consists of the following:
	'load' operation ('M_load_2', matrix_vector_base.c:11) on array 'M' [72]  (1.35 ns)
	'mul' operation ('mul_ln11_2', matrix_vector_base.c:11) [73]  (3.88 ns)
	'add' operation ('add_ln11_2', matrix_vector_base.c:11) [74]  (1.2 ns)

 <State 8>: 1.76ns
The critical path consists of the following:
	'phi' operation ('j_0_3', matrix_vector_base.c:10) with incoming values : ('add_ln10_3', matrix_vector_base.c:10) [83]  (0 ns)
	'xor' operation ('xor_ln11_1', matrix_vector_base.c:11) [92]  (0.409 ns)
	'getelementptr' operation ('M_addr_3', matrix_vector_base.c:11) [95]  (0 ns)
	'load' operation ('M_load_3', matrix_vector_base.c:11) on array 'M' [98]  (1.35 ns)

 <State 9>: 6.44ns
The critical path consists of the following:
	'load' operation ('M_load_3', matrix_vector_base.c:11) on array 'M' [98]  (1.35 ns)
	'mul' operation ('mul_ln11_3', matrix_vector_base.c:11) [99]  (3.88 ns)
	'add' operation ('add_ln11_3', matrix_vector_base.c:11) [100]  (1.2 ns)

 <State 10>: 1.35ns
The critical path consists of the following:
	'phi' operation ('j_0_4', matrix_vector_base.c:10) with incoming values : ('add_ln10_4', matrix_vector_base.c:10) [109]  (0 ns)
	'getelementptr' operation ('M_addr_4', matrix_vector_base.c:11) [119]  (0 ns)
	'load' operation ('M_load_4', matrix_vector_base.c:11) on array 'M' [122]  (1.35 ns)

 <State 11>: 6.44ns
The critical path consists of the following:
	'load' operation ('M_load_4', matrix_vector_base.c:11) on array 'M' [122]  (1.35 ns)
	'mul' operation ('mul_ln11_4', matrix_vector_base.c:11) [123]  (3.88 ns)
	'add' operation ('add_ln11_4', matrix_vector_base.c:11) [124]  (1.2 ns)

 <State 12>: 2.24ns
The critical path consists of the following:
	'phi' operation ('j_0_5', matrix_vector_base.c:10) with incoming values : ('add_ln10_5', matrix_vector_base.c:10) [133]  (0 ns)
	'add' operation ('add_ln11_8', matrix_vector_base.c:11) [143]  (0.887 ns)
	'getelementptr' operation ('M_addr_5', matrix_vector_base.c:11) [145]  (0 ns)
	'load' operation ('M_load_5', matrix_vector_base.c:11) on array 'M' [148]  (1.35 ns)

 <State 13>: 6.44ns
The critical path consists of the following:
	'load' operation ('M_load_5', matrix_vector_base.c:11) on array 'M' [148]  (1.35 ns)
	'mul' operation ('mul_ln11_5', matrix_vector_base.c:11) [149]  (3.88 ns)
	'add' operation ('add_ln11_5', matrix_vector_base.c:11) [150]  (1.2 ns)

 <State 14>: 1.35ns
The critical path consists of the following:
	'phi' operation ('j_0_6', matrix_vector_base.c:10) with incoming values : ('add_ln10_6', matrix_vector_base.c:10) [159]  (0 ns)
	'getelementptr' operation ('M_addr_6', matrix_vector_base.c:11) [169]  (0 ns)
	'load' operation ('M_load_6', matrix_vector_base.c:11) on array 'M' [172]  (1.35 ns)

 <State 15>: 6.44ns
The critical path consists of the following:
	'load' operation ('M_load_6', matrix_vector_base.c:11) on array 'M' [172]  (1.35 ns)
	'mul' operation ('mul_ln11_6', matrix_vector_base.c:11) [173]  (3.88 ns)
	'add' operation ('add_ln11_6', matrix_vector_base.c:11) [174]  (1.2 ns)

 <State 16>: 1.76ns
The critical path consists of the following:
	'phi' operation ('j_0_7', matrix_vector_base.c:10) with incoming values : ('add_ln10_7', matrix_vector_base.c:10) [183]  (0 ns)
	'xor' operation ('xor_ln11_2', matrix_vector_base.c:11) [192]  (0.409 ns)
	'getelementptr' operation ('M_addr_7', matrix_vector_base.c:11) [195]  (0 ns)
	'load' operation ('M_load_7', matrix_vector_base.c:11) on array 'M' [198]  (1.35 ns)

 <State 17>: 6.44ns
The critical path consists of the following:
	'load' operation ('M_load_7', matrix_vector_base.c:11) on array 'M' [198]  (1.35 ns)
	'mul' operation ('mul_ln11_7', matrix_vector_base.c:11) [199]  (3.88 ns)
	'add' operation ('add_ln11_7', matrix_vector_base.c:11) [200]  (1.2 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
