# MSD-final-Project

# Description:

# The project implements a System Verilog for the simulation for a schedular portion of a memory controller for a DDR5 serving 12-core 4.8 GHz processor employing a single 16GB PC5-38400 DIMM.
