# D触发器

## 设计

```verilog
`timescale 1ns / 1ps

module dff(
    input wire d,
    input wire clk,
    output reg q
    );
    
    always@(posedge clk)begin 
    q <= d;
    end
endmodule
```

## 仿真

```verilog
`timescale 1ns / 1ps

module dff_tb(

    );
    reg d;
    reg clk;
    wire q;
    dff dff1(d,clk,q);
    
    initial begin
        clk = 1;
        forever begin
            #5 clk = ~clk;
        end
    end
    
    initial begin
        d=1;
        #5 d=0; //q不变
        #10 d=1;
        #5 $finish;
    end
    
endmodule
```

# 带低电平有效异步复位端的触发器

## 设计

```verilog
`timescale 1ns / 1ps

module dff_asyn(
    input wire d,
    input wire clk,
    input wire reset,
    output reg q
    );
    
    always@(posedge clk or negedge reset)begin 
        if ( !reset ) begin
            q <= 0;
        end else begin
            q <= d ;
        end 
    end
endmodule
```

## 仿真

```verilog
`timescale 1ns / 1ps

module dff_asyn_tb();
    reg d;
    reg clk;
    reg reset;
    wire q;
    dff_asyn dff_asyn1(d,clk,reset,q);
    initial begin
        reset = 1;
        #5 reset = 0;
        #5;
        reset = 1;
    end
    
    initial begin
        clk = 1;
        forever begin
            #5 clk = ~clk;
        end
    end
    
    initial begin
        d=1;
        #15 d=0; //q不变
        #10 $finish;
    end

endmodule
```

# 带同步复位端的D触发器

## 设计
```verilog
`timescale 1ns / 1ps

module dff_syn(
    input wire d,
    input wire clk,
    input wire reset,
    output reg q
    );
    
    always@(posedge clk)begin 
        if ( !reset ) begin
            q <= 0;
        end else begin
            q <= d ;
        end 
    end
endmodule
```

## 仿真

```verilog
`timescale 1ns / 1ps

module dff_syn_tb();
    reg d;
    reg clk;
    reg reset;
    wire q;
    dff_syn dff_syn1(d,clk,reset,q);
    initial begin
        reset = 1;
        #5 reset = 0;
        #10;
        reset = 1;
    end
    
    initial begin
        clk = 1;
        forever begin
            #5 clk = ~clk;
        end
    end
    
    initial begin
        d=1;
        #20 d=0; //q不变
        #10 $finish;
    end

endmodule
```

# 带使能端的D触发器


## 设计
```verilog
`timescale 1ns / 1ps

module dff_en(
    input wire d,
    input wire clk,
    input wire en,
    output reg q
    );
    always @(posedge clk) begin
        if (en) begin
            q <= d;
        end
    end
endmodule
```

## 仿真
## 警告！警告！本仿真代码非课上代码，仅供与第二次实验完成模板对照使用！自行编写实验报告时务必修改！

```verilog
`timescale 1ns / 1ps

module dff_en_tb();
    reg d;
    reg clk;
    reg en;
    wire q;
    dff_en dff_en1(d,clk,en,q);
    initial begin
        en=1;
        #15 en=0;
        #15 en=1;
    end
    
    initial begin
        clk = 1;
        forever begin
            #5 clk = ~clk;
        end
    end
    
    initial begin
        d=1;
        #10 d=0; //q不变
        #10 d=1;
        #10 $finish;
    end
endmodule
```