$comment
	File created using the following command:
		vcd file alu.msim.vcd -direction
$end
$date
	Sat Jul 14 07:41:45 2018
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module alu_vlg_vec_tst $end
$var reg 8 ! acc [7:0] $end
$var reg 1 " alu_add $end
$var reg 1 # alu_and $end
$var reg 1 $ alu_srl $end
$var reg 1 % alu_sub $end
$var reg 8 & mdr [7:0] $end
$var reg 1 ' mdr_or_r $end
$var reg 8 ( rrr [7:0] $end
$var reg 1 ) rst $end
$var wire 1 * alu_out [7] $end
$var wire 1 + alu_out [6] $end
$var wire 1 , alu_out [5] $end
$var wire 1 - alu_out [4] $end
$var wire 1 . alu_out [3] $end
$var wire 1 / alu_out [2] $end
$var wire 1 0 alu_out [1] $end
$var wire 1 1 alu_out [0] $end

$scope module i1 $end
$var wire 1 2 gnd $end
$var wire 1 3 vcc $end
$var wire 1 4 unknown $end
$var tri1 1 5 devclrn $end
$var tri1 1 6 devpor $end
$var tri1 1 7 devoe $end
$var wire 1 8 alu_out[0]~output_o $end
$var wire 1 9 alu_out[1]~output_o $end
$var wire 1 : alu_out[2]~output_o $end
$var wire 1 ; alu_out[3]~output_o $end
$var wire 1 < alu_out[4]~output_o $end
$var wire 1 = alu_out[5]~output_o $end
$var wire 1 > alu_out[6]~output_o $end
$var wire 1 ? alu_out[7]~output_o $end
$var wire 1 @ mdr[0]~input_o $end
$var wire 1 A alu_add~input_o $end
$var wire 1 B rrr[0]~input_o $end
$var wire 1 C mdr_or_r~input_o $end
$var wire 1 D Add0~15_combout $end
$var wire 1 E acc[0]~input_o $end
$var wire 1 F Add0~17_cout $end
$var wire 1 G Add0~18_combout $end
$var wire 1 H Add0~14_combout $end
$var wire 1 I alu_sub~input_o $end
$var wire 1 J acc1[0]~0_combout $end
$var wire 1 K alu_and~input_o $end
$var wire 1 L Add0~20_combout $end
$var wire 1 M rst~input_o $end
$var wire 1 N alu_srl~input_o $end
$var wire 1 O acc1[1]~1_combout $end
$var wire 1 P acc1[1]~1clkctrl_outclk $end
$var wire 1 Q alu_out~0_combout $end
$var wire 1 R rrr[1]~input_o $end
$var wire 1 S mdr[1]~input_o $end
$var wire 1 T acc[1]~input_o $end
$var wire 1 U Add0~21_combout $end
$var wire 1 V Add0~22_combout $end
$var wire 1 W Add0~23_combout $end
$var wire 1 X Add0~19 $end
$var wire 1 Y Add0~24_combout $end
$var wire 1 Z Add0~56_combout $end
$var wire 1 [ alu_out~1_combout $end
$var wire 1 \ mdr[2]~input_o $end
$var wire 1 ] rrr[2]~input_o $end
$var wire 1 ^ Add0~28_combout $end
$var wire 1 _ acc[2]~input_o $end
$var wire 1 ` Add0~25 $end
$var wire 1 a Add0~29_combout $end
$var wire 1 b Add0~26_combout $end
$var wire 1 c Add0~27_combout $end
$var wire 1 d Add0~57_combout $end
$var wire 1 e alu_out~2_combout $end
$var wire 1 f acc[3]~input_o $end
$var wire 1 g mdr[3]~input_o $end
$var wire 1 h rrr[3]~input_o $end
$var wire 1 i Add0~31_combout $end
$var wire 1 j Add0~32_combout $end
$var wire 1 k Add0~33_combout $end
$var wire 1 l Add0~30 $end
$var wire 1 m Add0~34_combout $end
$var wire 1 n Add0~58_combout $end
$var wire 1 o alu_out~3_combout $end
$var wire 1 p rrr[4]~input_o $end
$var wire 1 q mdr[4]~input_o $end
$var wire 1 r Add0~38_combout $end
$var wire 1 s acc[4]~input_o $end
$var wire 1 t Add0~35 $end
$var wire 1 u Add0~39_combout $end
$var wire 1 v Add0~36_combout $end
$var wire 1 w Add0~37_combout $end
$var wire 1 x Add0~59_combout $end
$var wire 1 y alu_out~4_combout $end
$var wire 1 z acc[5]~input_o $end
$var wire 1 { rrr[5]~input_o $end
$var wire 1 | mdr[5]~input_o $end
$var wire 1 } Add0~41_combout $end
$var wire 1 ~ Add0~42_combout $end
$var wire 1 !! Add0~43_combout $end
$var wire 1 "! Add0~40 $end
$var wire 1 #! Add0~44_combout $end
$var wire 1 $! Add0~60_combout $end
$var wire 1 %! alu_out~5_combout $end
$var wire 1 &! mdr[6]~input_o $end
$var wire 1 '! acc[6]~input_o $end
$var wire 1 (! rrr[6]~input_o $end
$var wire 1 )! Add0~46_combout $end
$var wire 1 *! Add0~47_combout $end
$var wire 1 +! Add0~48_combout $end
$var wire 1 ,! Add0~45 $end
$var wire 1 -! Add0~49_combout $end
$var wire 1 .! Add0~61_combout $end
$var wire 1 /! alu_out~6_combout $end
$var wire 1 0! acc[7]~input_o $end
$var wire 1 1! rrr[7]~input_o $end
$var wire 1 2! mdr[7]~input_o $end
$var wire 1 3! Add0~51_combout $end
$var wire 1 4! Add0~52_combout $end
$var wire 1 5! Add0~53_combout $end
$var wire 1 6! Add0~50 $end
$var wire 1 7! Add0~54_combout $end
$var wire 1 8! Add0~62_combout $end
$var wire 1 9! alu_out~7_combout $end
$var wire 1 :! acc1 [7] $end
$var wire 1 ;! acc1 [6] $end
$var wire 1 <! acc1 [5] $end
$var wire 1 =! acc1 [4] $end
$var wire 1 >! acc1 [3] $end
$var wire 1 ?! acc1 [2] $end
$var wire 1 @! acc1 [1] $end
$var wire 1 A! acc1 [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1000 !
1"
0#
0$
0%
b100000 &
0'
b10 (
1)
01
00
0/
1.
0-
1,
0+
0*
02
13
x4
15
16
17
08
09
0:
1;
0<
1=
0>
0?
0@
1A
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
0L
1M
0N
1O
1P
0Q
1R
0S
0T
0U
0V
1W
1X
0Y
0Z
0[
0\
0]
1^
0_
0`
0a
0b
0c
0d
0e
1f
0g
0h
0i
0j
1k
1l
1m
1n
1o
0p
0q
1r
0s
0t
0u
0v
0w
0x
0y
0z
0{
1|
0}
0~
0!!
1"!
1#!
1$!
1%!
0&!
0'!
0(!
0)!
0*!
1+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
15!
16!
07!
08!
09!
0A!
0@!
0?!
1>!
0=!
1<!
0;!
0:!
$end
#1000000
