
*** Running vivado
    with args -log system_mean_0_2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_mean_0_2.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source system_mean_0_2.tcl -notrace
Command: synth_design -top system_mean_0_2 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8056 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 461.949 ; gain = 108.676
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_mean_0_2' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ip/system_mean_0_2/synth/system_mean_0_2.v:58]
INFO: [Synth 8-6157] synthesizing module 'mean' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:12]
	Parameter ap_ST_fsm_state1 bound to: 45'b000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 45'b000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state5 bound to: 45'b000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 45'b000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_pp1_stage1 bound to: 45'b000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_pp1_stage2 bound to: 45'b000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_pp1_stage3 bound to: 45'b000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_pp1_stage4 bound to: 45'b000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_pp1_stage5 bound to: 45'b000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_pp1_stage6 bound to: 45'b000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_pp1_stage7 bound to: 45'b000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_pp1_stage8 bound to: 45'b000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_pp1_stage9 bound to: 45'b000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_pp1_stage10 bound to: 45'b000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_pp1_stage11 bound to: 45'b000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_pp1_stage12 bound to: 45'b000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_pp1_stage13 bound to: 45'b000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_pp1_stage14 bound to: 45'b000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_pp1_stage15 bound to: 45'b000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_pp1_stage16 bound to: 45'b000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_pp1_stage17 bound to: 45'b000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_pp1_stage18 bound to: 45'b000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage19 bound to: 45'b000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage20 bound to: 45'b000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage21 bound to: 45'b000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage22 bound to: 45'b000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage23 bound to: 45'b000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage24 bound to: 45'b000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage25 bound to: 45'b000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage26 bound to: 45'b000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage27 bound to: 45'b000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage28 bound to: 45'b000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage29 bound to: 45'b000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage30 bound to: 45'b000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage31 bound to: 45'b000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage32 bound to: 45'b000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage33 bound to: 45'b000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage34 bound to: 45'b000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage35 bound to: 45'b000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage36 bound to: 45'b000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage37 bound to: 45'b000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage38 bound to: 45'b000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage39 bound to: 45'b001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage40 bound to: 45'b010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state852 bound to: 45'b100000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:129]
INFO: [Synth 8-6157] synthesizing module 'mean_img_buf_V' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean_img_buf_V.v:58]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 262144 - type: integer 
	Parameter AddressWidth bound to: 18 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mean_img_buf_V_ram' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean_img_buf_V.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 18 - type: integer 
	Parameter MEM_SIZE bound to: 262144 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean_img_buf_V.v:25]
INFO: [Synth 8-6155] done synthesizing module 'mean_img_buf_V_ram' (1#1) [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean_img_buf_V.v:9]
INFO: [Synth 8-6155] done synthesizing module 'mean_img_buf_V' (2#1) [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean_img_buf_V.v:58]
INFO: [Synth 8-6157] synthesizing module 'mean_fadd_32ns_32bkb' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean_fadd_32ns_32bkb.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 9 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mean_ap_fadd_7_full_dsp_32' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/ip/mean_ap_fadd_7_full_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 1 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 7 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at 'e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/ip/mean_ap_fadd_7_full_dsp_32.vhd:203]
INFO: [Synth 8-256] done synthesizing module 'mean_ap_fadd_7_full_dsp_32' (20#1) [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/ip/mean_ap_fadd_7_full_dsp_32.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'mean_fadd_32ns_32bkb' (21#1) [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean_fadd_32ns_32bkb.v:11]
INFO: [Synth 8-6157] synthesizing module 'mean_fdiv_32ns_32cud' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean_fdiv_32ns_32cud.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 30 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mean_ap_fdiv_28_no_dsp_32' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/ip/mean_ap_fdiv_28_no_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 1 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 28 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at 'e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/ip/mean_ap_fdiv_28_no_dsp_32.vhd:203]
INFO: [Synth 8-256] done synthesizing module 'mean_ap_fdiv_28_no_dsp_32' (29#1) [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/ip/mean_ap_fdiv_28_no_dsp_32.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'mean_fdiv_32ns_32cud' (30#1) [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean_fdiv_32ns_32cud.v:11]
INFO: [Synth 8-6157] synthesizing module 'mean_sitofp_32ns_dEe' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean_sitofp_32ns_dEe.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 8 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mean_ap_sitofp_6_no_dsp_32' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/ip/mean_ap_sitofp_6_no_dsp_32.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 6 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at 'e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/ip/mean_ap_sitofp_6_no_dsp_32.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'mean_ap_sitofp_6_no_dsp_32' (37#1) [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/ip/mean_ap_sitofp_6_no_dsp_32.vhd:70]
INFO: [Synth 8-6155] done synthesizing module 'mean_sitofp_32ns_dEe' (38#1) [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean_sitofp_32ns_dEe.v:11]
INFO: [Synth 8-6157] synthesizing module 'mean_shl_55ns_32neOg' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean_shl_55ns_32neOg.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 55 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 55 - type: integer 
	Parameter OP bound to: 0 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter K bound to: 16 - type: integer 
	Parameter LATENCY bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mean_shl_55ns_32neOg' (39#1) [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean_shl_55ns_32neOg.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:10641]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:10643]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:10645]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:10647]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:10651]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:10717]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:10727]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:10731]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:10733]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:10735]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:10737]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:10739]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:10741]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:10743]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:10745]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:10747]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:10749]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:10751]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:10753]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:10755]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:10757]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:10759]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:10761]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:10763]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:10765]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:10767]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:10769]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:10771]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:10773]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:10775]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:10777]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:10779]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:10781]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:10783]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:10785]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:10787]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:10789]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:10791]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:10793]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:10795]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:10797]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:10799]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:10801]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:10803]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:10805]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:10807]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:10809]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:10811]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:10813]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:10815]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:10817]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:10819]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:10821]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:10823]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:10825]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:10827]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:10829]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:10831]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:10833]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:10835]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:10837]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:10839]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:10841]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:10843]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:10845]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:10847]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:10849]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:10851]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:10853]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:10855]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:10857]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:10859]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:10861]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:10863]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:10865]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:10867]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:10869]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:10871]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:10873]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:10875]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:10877]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:10879]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:10881]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:10883]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:10885]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:10913]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:10917]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:10919]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:10921]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:10923]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:10925]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:10927]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:10929]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:10931]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:10933]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:10935]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:10937]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:10939]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:10941]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:10943]
INFO: [Common 17-14] Message 'Synth 8-589' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'mean' (40#1) [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:12]
INFO: [Synth 8-6155] done synthesizing module 'system_mean_0_2' (41#1) [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ip/system_mean_0_2/synth/system_mean_0_2.v:58]
WARNING: [Synth 8-3331] design mean_shl_55ns_32neOg has unconnected port din1[54]
WARNING: [Synth 8-3331] design mean_shl_55ns_32neOg has unconnected port din1[53]
WARNING: [Synth 8-3331] design mean_shl_55ns_32neOg has unconnected port din1[52]
WARNING: [Synth 8-3331] design mean_shl_55ns_32neOg has unconnected port din1[51]
WARNING: [Synth 8-3331] design mean_shl_55ns_32neOg has unconnected port din1[50]
WARNING: [Synth 8-3331] design mean_shl_55ns_32neOg has unconnected port din1[49]
WARNING: [Synth 8-3331] design mean_shl_55ns_32neOg has unconnected port din1[48]
WARNING: [Synth 8-3331] design mean_shl_55ns_32neOg has unconnected port din1[47]
WARNING: [Synth 8-3331] design mean_shl_55ns_32neOg has unconnected port din1[46]
WARNING: [Synth 8-3331] design mean_shl_55ns_32neOg has unconnected port din1[45]
WARNING: [Synth 8-3331] design mean_shl_55ns_32neOg has unconnected port din1[44]
WARNING: [Synth 8-3331] design mean_shl_55ns_32neOg has unconnected port din1[43]
WARNING: [Synth 8-3331] design mean_shl_55ns_32neOg has unconnected port din1[42]
WARNING: [Synth 8-3331] design mean_shl_55ns_32neOg has unconnected port din1[41]
WARNING: [Synth 8-3331] design mean_shl_55ns_32neOg has unconnected port din1[40]
WARNING: [Synth 8-3331] design mean_shl_55ns_32neOg has unconnected port din1[39]
WARNING: [Synth 8-3331] design mean_shl_55ns_32neOg has unconnected port din1[38]
WARNING: [Synth 8-3331] design mean_shl_55ns_32neOg has unconnected port din1[37]
WARNING: [Synth 8-3331] design mean_shl_55ns_32neOg has unconnected port din1[36]
WARNING: [Synth 8-3331] design mean_shl_55ns_32neOg has unconnected port din1[35]
WARNING: [Synth 8-3331] design mean_shl_55ns_32neOg has unconnected port din1[34]
WARNING: [Synth 8-3331] design mean_shl_55ns_32neOg has unconnected port din1[33]
WARNING: [Synth 8-3331] design mean_shl_55ns_32neOg has unconnected port din1[32]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized37 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized37 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized37 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized55 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized55 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized55 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized117 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized117 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized117 has unconnected port SINIT
WARNING: [Synth 8-3331] design norm_zero_det has unconnected port DATA[6]
WARNING: [Synth 8-3331] design norm_zero_det has unconnected port DIST[7]
WARNING: [Synth 8-3331] design norm_zero_det has unconnected port DIST[6]
WARNING: [Synth 8-3331] design norm_zero_det has unconnected port DIST[5]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized109 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized109 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized109 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized109 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized109 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized111 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized111 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized111 has unconnected port SINIT
WARNING: [Synth 8-3331] design carry_chain__parameterized9 has unconnected port B[31]
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DEC_OP_STATE[11]
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DEC_OP_STATE[10]
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DEC_OP_STATE[9]
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DEC_OP_STATE[8]
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DIVIDE_BY_ZERO_IN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized121 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized121 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized121 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized39 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized39 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized39 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized123 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized123 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized123 has unconnected port SINIT
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[30]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[29]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[28]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[27]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[26]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[25]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[24]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[23]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[22]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[21]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[20]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[19]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[18]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[17]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[16]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[15]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[14]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[13]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[12]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[11]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[10]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[9]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[8]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[7]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[6]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[5]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[4]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[3]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[2]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[1]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[0]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized106 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized106 has unconnected port SSET
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 668.598 ; gain = 315.324
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 668.598 ; gain = 315.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 668.598 ; gain = 315.324
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1972 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ip/system_mean_0_2/constraints/mean_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ip/system_mean_0_2/constraints/mean_ooc.xdc] for cell 'inst'
Parsing XDC File [E:/MyPYNQ/PL_CONV/PL_CONV.runs/system_mean_0_2_synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/MyPYNQ/PL_CONV/PL_CONV.runs/system_mean_0_2_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 45 instances were transformed.
  FDE => FDRE: 45 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.519 . Memory (MB): peak = 1010.590 ; gain = 8.621
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:51 ; elapsed = 00:00:57 . Memory (MB): peak = 1010.590 ; gain = 657.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:51 ; elapsed = 00:00:57 . Memory (MB): peak = 1010.590 ; gain = 657.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  E:/MyPYNQ/PL_CONV/PL_CONV.runs/system_mean_0_2_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:51 ; elapsed = 00:00:57 . Memory (MB): peak = 1010.590 ; gain = 657.316
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "det_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "chunk_is_zero_ip" won't be mapped to RAM because address size (36) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_det" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_det" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'tmp_mid2_8_reg_4909_pp1_iter1_reg_reg[8:0]' into 'tmp_mid2_8_reg_4909_reg[8:0]' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:11395]
INFO: [Synth 8-4471] merging register 'j2_cast1_reg_5278_pp1_iter2_reg_reg[18:10]' into 'tmp_mid2_8_reg_4909_reg[8:0]' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:11205]
INFO: [Synth 8-4471] merging register 'j2_cast1_reg_5278_pp1_iter4_reg_reg[18:10]' into 'tmp_mid2_8_reg_4909_reg[8:0]' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:11245]
INFO: [Synth 8-4471] merging register 'j2_cast1_reg_5278_pp1_iter6_reg_reg[18:10]' into 'tmp_mid2_8_reg_4909_reg[8:0]' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:11285]
INFO: [Synth 8-4471] merging register 'j2_cast1_reg_5278_pp1_iter11_reg_reg[18:10]' into 'tmp_mid2_8_reg_4909_reg[8:0]' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:11341]
INFO: [Synth 8-4471] merging register 'j2_cast1_reg_5278_pp1_iter13_reg_reg[18:10]' into 'tmp_mid2_8_reg_4909_reg[8:0]' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:11363]
INFO: [Synth 8-4471] merging register 'j2_cast1_reg_5278_pp1_iter15_reg_reg[18:10]' into 'tmp_mid2_8_reg_4909_reg[8:0]' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:11385]
INFO: [Synth 8-4471] merging register 'j_2_cast6_reg_5317_pp1_iter3_reg_reg[18:10]' into 'tmp_mid2_8_reg_4909_reg[8:0]' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:11209]
INFO: [Synth 8-4471] merging register 'j_2_cast6_reg_5317_pp1_iter5_reg_reg[18:10]' into 'tmp_mid2_8_reg_4909_reg[8:0]' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:11249]
INFO: [Synth 8-4471] merging register 'j_2_cast6_reg_5317_pp1_iter7_reg_reg[18:10]' into 'tmp_mid2_8_reg_4909_reg[8:0]' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:11289]
INFO: [Synth 8-4471] merging register 'j_2_cast6_reg_5317_pp1_iter9_reg_reg[18:10]' into 'tmp_mid2_8_reg_4909_reg[8:0]' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:11325]
INFO: [Synth 8-4471] merging register 'j_2_cast6_reg_5317_pp1_iter11_reg_reg[18:10]' into 'tmp_mid2_8_reg_4909_reg[8:0]' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:11343]
INFO: [Synth 8-4471] merging register 'j_2_cast6_reg_5317_pp1_iter13_reg_reg[18:10]' into 'tmp_mid2_8_reg_4909_reg[8:0]' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:11365]
INFO: [Synth 8-4471] merging register 'j_2_cast6_reg_5317_pp1_iter15_reg_reg[18:10]' into 'tmp_mid2_8_reg_4909_reg[8:0]' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:11387]
INFO: [Synth 8-4471] merging register 'tj_6_cast5_reg_5490_pp1_iter3_reg_reg[18:10]' into 'tmp_mid2_8_reg_4909_reg[8:0]' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:11213]
INFO: [Synth 8-4471] merging register 'tj_6_cast5_reg_5490_pp1_iter5_reg_reg[18:10]' into 'tmp_mid2_8_reg_4909_reg[8:0]' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:11253]
INFO: [Synth 8-4471] merging register 'tj_6_cast5_reg_5490_pp1_iter7_reg_reg[18:10]' into 'tmp_mid2_8_reg_4909_reg[8:0]' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:11293]
INFO: [Synth 8-4471] merging register 'tj_6_cast5_reg_5490_pp1_iter9_reg_reg[18:10]' into 'tmp_mid2_8_reg_4909_reg[8:0]' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:11327]
INFO: [Synth 8-4471] merging register 'tj_6_cast5_reg_5490_pp1_iter11_reg_reg[18:10]' into 'tmp_mid2_8_reg_4909_reg[8:0]' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:11349]
INFO: [Synth 8-4471] merging register 'tj_6_cast5_reg_5490_pp1_iter13_reg_reg[18:10]' into 'tmp_mid2_8_reg_4909_reg[8:0]' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:11367]
INFO: [Synth 8-4471] merging register 'tj_6_cast5_reg_5490_pp1_iter15_reg_reg[18:10]' into 'tmp_mid2_8_reg_4909_reg[8:0]' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:11389]
INFO: [Synth 8-4471] merging register 'tj_7_cast4_reg_5518_pp1_iter3_reg_reg[18:10]' into 'tmp_mid2_8_reg_4909_reg[8:0]' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:11217]
INFO: [Synth 8-4471] merging register 'tj_7_cast4_reg_5518_pp1_iter5_reg_reg[18:10]' into 'tmp_mid2_8_reg_4909_reg[8:0]' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:11257]
INFO: [Synth 8-4471] merging register 'tj_7_cast4_reg_5518_pp1_iter7_reg_reg[18:10]' into 'tmp_mid2_8_reg_4909_reg[8:0]' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:11297]
INFO: [Synth 8-4471] merging register 'tj_7_cast4_reg_5518_pp1_iter9_reg_reg[18:10]' into 'tmp_mid2_8_reg_4909_reg[8:0]' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:11329]
INFO: [Synth 8-4471] merging register 'tj_7_cast4_reg_5518_pp1_iter11_reg_reg[18:10]' into 'tmp_mid2_8_reg_4909_reg[8:0]' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:11351]
INFO: [Synth 8-4471] merging register 'tj_7_cast4_reg_5518_pp1_iter13_reg_reg[18:10]' into 'tmp_mid2_8_reg_4909_reg[8:0]' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:11373]
INFO: [Synth 8-4471] merging register 'tj_7_cast4_reg_5518_pp1_iter15_reg_reg[18:10]' into 'tmp_mid2_8_reg_4909_reg[8:0]' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:11391]
INFO: [Synth 8-4471] merging register 'tmp_12_9_mid2_reg_5630_pp1_iter2_reg_reg[8:0]' into 'tmp_mid2_8_reg_4909_reg[8:0]' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:11197]
INFO: [Synth 8-4471] merging register 'tmp_12_9_mid2_reg_5630_pp1_iter3_reg_reg[8:0]' into 'tmp_mid2_8_reg_4909_reg[8:0]' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:11209]
INFO: [Synth 8-4471] merging register 'tj_8_cast3_reg_5652_pp1_iter3_reg_reg[18:10]' into 'tmp_mid2_8_reg_4909_reg[8:0]' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:11221]
INFO: [Synth 8-4471] merging register 'tj_8_cast3_reg_5652_pp1_iter5_reg_reg[18:10]' into 'tmp_mid2_8_reg_4909_reg[8:0]' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:11261]
INFO: [Synth 8-4471] merging register 'tj_8_cast3_reg_5652_pp1_iter7_reg_reg[18:10]' into 'tmp_mid2_8_reg_4909_reg[8:0]' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:11301]
INFO: [Synth 8-4471] merging register 'tj_8_cast3_reg_5652_pp1_iter9_reg_reg[18:10]' into 'tmp_mid2_8_reg_4909_reg[8:0]' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:11331]
INFO: [Synth 8-4471] merging register 'tj_8_cast3_reg_5652_pp1_iter12_reg_reg[18:10]' into 'tmp_mid2_8_reg_4909_reg[8:0]' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:11353]
INFO: [Synth 8-4471] merging register 'tj_8_cast3_reg_5652_pp1_iter14_reg_reg[18:10]' into 'tmp_mid2_8_reg_4909_reg[8:0]' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:11375]
INFO: [Synth 8-4471] merging register 'tj_8_cast3_reg_5652_pp1_iter15_reg_reg[18:10]' into 'tmp_mid2_8_reg_4909_reg[8:0]' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:11397]
INFO: [Synth 8-4471] merging register 'tmp_12_mid2_reg_5986_reg[8:0]' into 'tmp_mid2_8_reg_4909_reg[8:0]' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:11229]
INFO: [Synth 8-4471] merging register 'tmp_12_mid2_reg_5986_pp1_iter4_reg_reg[8:0]' into 'tmp_mid2_8_reg_4909_reg[8:0]' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:11233]
INFO: [Synth 8-4471] merging register 'tmp_12_mid2_reg_5986_pp1_iter5_reg_reg[8:0]' into 'tmp_mid2_8_reg_4909_reg[8:0]' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:11249]
INFO: [Synth 8-4471] merging register 'tmp_12_1_mid2_reg_6362_reg[8:0]' into 'tmp_mid2_8_reg_4909_reg[8:0]' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:11269]
INFO: [Synth 8-4471] merging register 'tmp_12_1_mid2_reg_6362_pp1_iter7_reg_reg[8:0]' into 'tmp_mid2_8_reg_4909_reg[8:0]' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:11289]
INFO: [Synth 8-4471] merging register 'tmp_12_3_mid2_reg_6901_reg[8:0]' into 'tmp_mid2_8_reg_4909_reg[8:0]' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:11335]
INFO: [Synth 8-4471] merging register 'tmp_12_3_mid2_reg_6901_pp1_iter11_reg_reg[8:0]' into 'tmp_mid2_8_reg_4909_reg[8:0]' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:11341]
INFO: [Synth 8-4471] merging register 'tmp_12_3_mid2_reg_6901_pp1_iter12_reg_reg[8:0]' into 'tmp_mid2_8_reg_4909_reg[8:0]' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:11353]
INFO: [Synth 8-4471] merging register 'tmp_12_4_mid2_reg_7158_reg[8:0]' into 'tmp_mid2_8_reg_4909_reg[8:0]' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:11359]
INFO: [Synth 8-4471] merging register 'tmp_12_4_mid2_reg_7158_pp1_iter13_reg_reg[8:0]' into 'tmp_mid2_8_reg_4909_reg[8:0]' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:11363]
INFO: [Synth 8-4471] merging register 'tmp_12_4_mid2_reg_7158_pp1_iter14_reg_reg[8:0]' into 'tmp_mid2_8_reg_4909_reg[8:0]' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:11375]
INFO: [Synth 8-4471] merging register 'tmp_12_5_mid2_reg_7447_reg[8:0]' into 'tmp_mid2_8_reg_4909_reg[8:0]' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:11379]
INFO: [Synth 8-4471] merging register 'tmp_12_5_mid2_reg_7447_pp1_iter15_reg_reg[8:0]' into 'tmp_mid2_8_reg_4909_reg[8:0]' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:11383]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_5_i_i_i_reg_8110_reg' and it is trimmed from '55' to '32' bits. [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:7106]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_13_48_reg_7035_reg' and it is trimmed from '19' to '18' bits. [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:6458]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_13_47_reg_6943_reg' and it is trimmed from '19' to '18' bits. [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:6452]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_13_46_reg_6928_reg' and it is trimmed from '19' to '18' bits. [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:6446]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_13_45_reg_6923_reg' and it is trimmed from '19' to '18' bits. [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:6440]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_13_75_reg_7669_pp1_iter17_reg_reg' and it is trimmed from '19' to '18' bits. [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:6609]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_13_75_reg_7669_pp1_iter16_reg_reg' and it is trimmed from '19' to '18' bits. [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:6608]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_13_75_reg_7669_reg' and it is trimmed from '19' to '18' bits. [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:6649]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_13_66_reg_7592_reg' and it is trimmed from '19' to '18' bits. [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:6572]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_13_57_reg_7319_reg' and it is trimmed from '19' to '18' bits. [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:6518]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_13_30_reg_6421_reg' and it is trimmed from '19' to '18' bits. [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:6356]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_13_21_reg_6141_reg' and it is trimmed from '19' to '18' bits. [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:6302]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_13_12_reg_5846_reg' and it is trimmed from '19' to '18' bits. [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:6248]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_13_4_reg_5299_reg' and it is trimmed from '19' to '18' bits. [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:6470]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_13_11_reg_5841_reg' and it is trimmed from '19' to '18' bits. [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:6242]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_13_20_reg_6126_reg' and it is trimmed from '19' to '18' bits. [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:6296]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_13_29_reg_6416_reg' and it is trimmed from '19' to '18' bits. [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:6350]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_13_38_reg_6697_reg' and it is trimmed from '19' to '18' bits. [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:6404]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_13_56_reg_7211_reg' and it is trimmed from '19' to '18' bits. [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:6512]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_13_74_reg_7664_pp1_iter17_reg_reg' and it is trimmed from '19' to '18' bits. [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:6607]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_13_74_reg_7664_pp1_iter16_reg_reg' and it is trimmed from '19' to '18' bits. [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:6606]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_13_74_reg_7664_reg' and it is trimmed from '19' to '18' bits. [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:6643]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_13_65_reg_7587_reg' and it is trimmed from '19' to '18' bits. [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:6566]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_13_3_reg_5189_reg' and it is trimmed from '19' to '18' bits. [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:5595]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_13_10_reg_5826_reg' and it is trimmed from '19' to '18' bits. [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:6236]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_13_19_reg_6121_reg' and it is trimmed from '19' to '18' bits. [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:6290]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_13_28_reg_6395_reg' and it is trimmed from '19' to '18' bits. [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:6344]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_13_37_reg_6692_reg' and it is trimmed from '19' to '18' bits. [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:6398]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_13_55_reg_7206_reg' and it is trimmed from '19' to '18' bits. [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:6506]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_13_64_reg_7484_reg' and it is trimmed from '19' to '18' bits. [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:6560]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_13_73_reg_7659_pp1_iter16_reg_reg' and it is trimmed from '19' to '18' bits. [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:6605]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_13_73_reg_7659_reg' and it is trimmed from '19' to '18' bits. [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:6637]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_13_2_reg_5160_reg' and it is trimmed from '19' to '18' bits. [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:5594]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_13_76_reg_7674_pp1_iter17_reg_reg' and it is trimmed from '19' to '18' bits. [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:6611]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_13_76_reg_7674_pp1_iter16_reg_reg' and it is trimmed from '19' to '18' bits. [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:6610]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_13_76_reg_7674_reg' and it is trimmed from '19' to '18' bits. [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:6655]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_13_67_reg_7613_reg' and it is trimmed from '19' to '18' bits. [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:6578]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_13_58_reg_7324_reg' and it is trimmed from '19' to '18' bits. [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:6524]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_13_49_reg_7045_reg' and it is trimmed from '19' to '18' bits. [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:6464]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_13_40_reg_6795_reg' and it is trimmed from '19' to '18' bits. [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:6410]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_13_31_reg_6529_reg' and it is trimmed from '19' to '18' bits. [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:6362]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_13_22_reg_6239_reg' and it is trimmed from '19' to '18' bits. [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:6308]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_13_13_reg_5950_reg' and it is trimmed from '19' to '18' bits. [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:6254]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_13_5_reg_5334_reg' and it is trimmed from '19' to '18' bits. [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:4504]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_13_s_reg_5821_reg' and it is trimmed from '19' to '18' bits. [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:6685]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_13_18_reg_6111_reg' and it is trimmed from '19' to '18' bits. [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:6284]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_13_27_reg_6390_reg' and it is trimmed from '19' to '18' bits. [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:6338]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_13_36_reg_6672_reg' and it is trimmed from '19' to '18' bits. [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:6392]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_13_54_reg_7185_reg' and it is trimmed from '19' to '18' bits. [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:6500]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_13_63_reg_7479_reg' and it is trimmed from '19' to '18' bits. [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:6554]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_13_72_reg_7654_pp1_iter16_reg_reg' and it is trimmed from '19' to '18' bits. [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:6604]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_13_72_reg_7654_reg' and it is trimmed from '19' to '18' bits. [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:6631]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_13_1_reg_5032_reg' and it is trimmed from '19' to '18' bits. [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:4158]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_13_35_reg_6667_reg' and it is trimmed from '19' to '18' bits. [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:6386]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_13_9_reg_5681_reg' and it is trimmed from '19' to '18' bits. [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:6679]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_13_17_reg_6008_reg' and it is trimmed from '19' to '18' bits. [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:6278]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_13_26_reg_6374_reg' and it is trimmed from '19' to '18' bits. [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:6332]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_13_44_reg_6913_reg' and it is trimmed from '19' to '18' bits. [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:6434]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_13_53_reg_7180_reg' and it is trimmed from '19' to '18' bits. [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:6494]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_13_62_reg_7464_reg' and it is trimmed from '19' to '18' bits. [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:6548]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_13_71_reg_7649_pp1_iter16_reg_reg' and it is trimmed from '19' to '18' bits. [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:6603]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_13_71_reg_7649_reg' and it is trimmed from '19' to '18' bits. [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:6625]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_s_reg_4997_reg' and it is trimmed from '19' to '18' bits. [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:4176]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_13_79_reg_7689_pp1_iter18_reg_reg' and it is trimmed from '19' to '18' bits. [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:6619]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_13_79_reg_7689_pp1_iter17_reg_reg' and it is trimmed from '19' to '18' bits. [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:6618]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_13_79_reg_7689_pp1_iter16_reg_reg' and it is trimmed from '19' to '18' bits. [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:6617]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_13_79_reg_7689_reg' and it is trimmed from '19' to '18' bits. [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:6673]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_13_70_reg_7644_pp1_iter16_reg_reg' and it is trimmed from '19' to '18' bits. [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:6602]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_13_70_reg_7644_reg' and it is trimmed from '19' to '18' bits. [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:6596]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_13_61_reg_7459_reg' and it is trimmed from '19' to '18' bits. [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:6542]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_13_52_reg_7153_reg' and it is trimmed from '19' to '18' bits. [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:6488]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_13_43_reg_6841_reg' and it is trimmed from '19' to '18' bits. [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:6428]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_13_34_reg_6554_reg' and it is trimmed from '19' to '18' bits. [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:6380]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_13_25_reg_6269_reg' and it is trimmed from '19' to '18' bits. [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:6326]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_13_16_reg_5981_reg' and it is trimmed from '19' to '18' bits. [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:6272]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_13_8_reg_5676_reg' and it is trimmed from '19' to '18' bits. [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:6039]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_13_78_reg_7684_pp1_iter18_reg_reg' and it is trimmed from '19' to '18' bits. [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:6616]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_13_78_reg_7684_pp1_iter17_reg_reg' and it is trimmed from '19' to '18' bits. [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:6615]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_13_78_reg_7684_pp1_iter16_reg_reg' and it is trimmed from '19' to '18' bits. [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:6614]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_13_78_reg_7684_reg' and it is trimmed from '19' to '18' bits. [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:6667]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_13_69_reg_7639_reg' and it is trimmed from '19' to '18' bits. [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:6590]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_13_60_reg_7344_reg' and it is trimmed from '19' to '18' bits. [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:6536]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_13_51_reg_7065_reg' and it is trimmed from '19' to '18' bits. [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:6482]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_13_42_reg_6820_reg' and it is trimmed from '19' to '18' bits. [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:6422]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_13_33_reg_6549_reg' and it is trimmed from '19' to '18' bits. [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:6374]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_13_24_reg_6254_reg' and it is trimmed from '19' to '18' bits. [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:6320]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_13_15_reg_5976_reg' and it is trimmed from '19' to '18' bits. [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:6266]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_13_7_reg_5541_reg' and it is trimmed from '19' to '18' bits. [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:5820]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_13_77_reg_7679_pp1_iter17_reg_reg' and it is trimmed from '19' to '18' bits. [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:6613]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_13_77_reg_7679_pp1_iter16_reg_reg' and it is trimmed from '19' to '18' bits. [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:6612]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_13_77_reg_7679_reg' and it is trimmed from '19' to '18' bits. [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:6661]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_13_68_reg_7618_reg' and it is trimmed from '19' to '18' bits. [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:6584]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_13_59_reg_7339_reg' and it is trimmed from '19' to '18' bits. [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:6530]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_13_50_reg_7050_reg' and it is trimmed from '19' to '18' bits. [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:6476]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_13_41_reg_6815_reg' and it is trimmed from '19' to '18' bits. [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:6416]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_13_32_reg_6534_reg' and it is trimmed from '19' to '18' bits. [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:6368]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_13_23_reg_6249_reg' and it is trimmed from '19' to '18' bits. [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:6314]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_13_14_reg_5955_reg' and it is trimmed from '19' to '18' bits. [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:6260]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_13_6_reg_5513_reg' and it is trimmed from '19' to '18' bits. [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:5819]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_12_3_mid2_reg_6901_pp1_iter12_reg_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/0c12/hdl/verilog/mean.v:6198]
INFO: [Common 17-14] Message 'Synth 8-3936' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_923_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten8_fu_1163_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_935_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_1175_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_1_fu_997_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_8_fu_1637_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_1_mid1_fu_1319_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_923_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten8_fu_1163_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_935_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_1175_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_1_fu_997_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_8_fu_1637_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_1_mid1_fu_1319_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "image_in_V_data_V_0_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "image_in_V_data_V_0_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "image_in_V_last_0_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "image_in_V_last_0_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "image_out_V_data_V_1_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "image_out_V_data_V_1_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "image_out_V_last_1_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "image_out_V_last_1_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "num_1_fu_1403_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:02 ; elapsed = 00:01:09 . Memory (MB): peak = 1010.590 ; gain = 657.316
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'mean_fadd_32ns_32bkb:/mean_ap_fadd_7_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'mean_fadd_32ns_32bkb:/mean_ap_fadd_7_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'mean_fadd_32ns_32bkb:/mean_ap_fadd_7_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'mean_fadd_32ns_32bkb:/mean_ap_fadd_7_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/mean_fdiv_32ns_32cud_U5/mean_ap_fdiv_28_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW' (delay__parameterized0) to 'inst/mean_fdiv_32ns_32cud_U5/mean_ap_fdiv_28_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/mean_fdiv_32ns_32cud_U5/mean_ap_fdiv_28_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized0) to 'inst/mean_fdiv_32ns_32cud_U5/mean_ap_fdiv_28_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/mean_fdiv_32ns_32cud_U5/mean_ap_fdiv_28_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized0) to 'inst/mean_fdiv_32ns_32cud_U5/mean_ap_fdiv_28_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/mean_fdiv_32ns_32cud_U5/mean_ap_fdiv_28_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/NORMALIZE_DEL' (delay__parameterized60) to 'inst/mean_fdiv_32ns_32cud_U5/mean_ap_fdiv_28_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/NORMALIZE_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'mean_sitofp_32ns_dEe:/mean_ap_sitofp_6_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'mean_sitofp_32ns_dEe:/mean_ap_sitofp_6_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'mean_sitofp_32ns_dEe:/mean_ap_sitofp_6_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'mean_sitofp_32ns_dEe:/mean_ap_sitofp_6_no_dsp_32_u/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'mean_sitofp_32ns_dEe:/mean_ap_sitofp_6_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'mean_sitofp_32ns_dEe:/mean_ap_sitofp_6_no_dsp_32_u/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'mean_sitofp_32ns_dEe:/mean_ap_sitofp_6_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'mean_sitofp_32ns_dEe:/mean_ap_sitofp_6_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'mean_sitofp_32ns_dEe:/mean_ap_sitofp_6_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'mean_sitofp_32ns_dEe:/mean_ap_sitofp_6_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'mean_sitofp_32ns_dEe:/mean_ap_sitofp_6_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized0) to 'mean_sitofp_32ns_dEe:/mean_ap_sitofp_6_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'mean_sitofp_32ns_dEe:/mean_ap_sitofp_6_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized0) to 'mean_sitofp_32ns_dEe:/mean_ap_sitofp_6_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'mean_sitofp_32ns_dEe:/mean_ap_sitofp_6_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/NORMALIZE_DEL' (delay__parameterized60) to 'mean_sitofp_32ns_dEe:/mean_ap_sitofp_6_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/NORMALIZE_RND1_DEL'

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |mean__GB0     |           1|     35689|
|2     |mean__GB1     |           1|     11851|
|3     |mean__GB2     |           1|     25012|
|4     |mean__GB3     |           1|     18286|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "data11" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten8_fu_1163_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_8_fu_1637_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_1_fu_997_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_1175_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_923_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_935_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'inst/i_3_0/mean_fdiv_32ns_32cud_U5/mean_ap_fdiv_28_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/MSB_DEL/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'inst/i_3_0/mean_fdiv_32ns_32cud_U5/mean_ap_fdiv_28_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_0/mean_fdiv_32ns_32cud_U5/mean_ap_fdiv_28_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/NORMALIZE_UP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'inst/i_3_0/mean_fdiv_32ns_32cud_U5/mean_ap_fdiv_28_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_0/\num_1_reg_5002_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_0/\num_1_reg_5002_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_0/\num_1_reg_5002_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_0/\num_1_reg_5002_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_0/\num_1_reg_5002_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_0/\num_1_reg_5002_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_0/\num_1_reg_5002_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_0/\num_1_reg_5002_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_0/\num_1_reg_5002_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_0/\num_1_reg_5002_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_0/\num_1_reg_5002_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_0/\num_1_reg_5002_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_0/\num_1_reg_5002_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_0/\num_1_reg_5002_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_0/\num_1_reg_5002_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_0/\num_1_reg_5002_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_0/\num_1_reg_5002_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_0/\num_1_reg_5002_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_0/\num_1_reg_5002_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_0/\num_1_reg_5002_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_0/\num_1_reg_5002_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_0/\num_1_reg_5002_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_0/\num_1_reg_5002_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_0/\num_1_reg_5002_reg[22] )
INFO: [Synth 8-3886] merging instance 'inst/i_3_0/num_1_reg_5002_reg[23]' (FDRE) to 'inst/i_3_0/num_1_reg_5002_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_0/num_1_reg_5002_reg[24]' (FDRE) to 'inst/i_3_0/num_1_reg_5002_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_0/num_1_reg_5002_reg[25]' (FDRE) to 'inst/i_3_0/num_1_reg_5002_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_0/num_1_reg_5002_reg[26]' (FDRE) to 'inst/i_3_0/num_1_reg_5002_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_0/num_1_reg_5002_reg[27]' (FDRE) to 'inst/i_3_0/num_1_reg_5002_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_0/num_1_reg_5002_reg[28]' (FDRE) to 'inst/i_3_0/num_1_reg_5002_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_0/\num_1_reg_5002_reg[30] )
INFO: [Synth 8-3886] merging instance 'inst/i_3_0/mean_fdiv_32ns_32cud_U5/mean_ap_fdiv_28_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'inst/i_3_0/mean_fdiv_32ns_32cud_U5/mean_ap_fdiv_28_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_0/mean_fdiv_32ns_32cud_U5/mean_ap_fdiv_28_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[10]' (FDE) to 'inst/i_3_0/mean_fdiv_32ns_32cud_U5/mean_ap_fdiv_28_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_0/mean_fdiv_32ns_32cud_U5/mean_ap_fdiv_28_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]' (FDE) to 'inst/i_3_0/mean_fdiv_32ns_32cud_U5/mean_ap_fdiv_28_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_0/mean_fdiv_32ns_32cud_U5/mean_ap_fdiv_28_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[11]' (FDE) to 'inst/i_3_0/mean_fdiv_32ns_32cud_U5/mean_ap_fdiv_28_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_0/mean_fdiv_32ns_32cud_U5/\mean_ap_fdiv_28_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_0/mean_fdiv_32ns_32cud_U5/\mean_ap_fdiv_28_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.first_q_reg[7] )
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_6_viv__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_6_viv__1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_6_viv__1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_6_viv__1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[4].pipe_reg[4][0]) is unused and will be removed from module floating_point_v7_1_6_viv__1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[5].pipe_reg[5][0]) is unused and will be removed from module floating_point_v7_1_6_viv__1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[6].pipe_reg[6][0]) is unused and will be removed from module floating_point_v7_1_6_viv__1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[7].pipe_reg[7][0]) is unused and will be removed from module floating_point_v7_1_6_viv__1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[4].pipe_reg[4][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[5].pipe_reg[5][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[6].pipe_reg[6][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[7].pipe_reg[7][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[9].pipe_reg[9][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[10].pipe_reg[10][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[11].pipe_reg[11][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[12].pipe_reg[12][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[13].pipe_reg[13][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[14].pipe_reg[14][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[15].pipe_reg[15][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[16].pipe_reg[16][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[17].pipe_reg[17][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[18].pipe_reg[18][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[19].pipe_reg[19][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[20].pipe_reg[20][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[21].pipe_reg[21][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[22].pipe_reg[22][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[23].pipe_reg[23][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[24].pipe_reg[24][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[25].pipe_reg[25][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[26].pipe_reg[26][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[27].pipe_reg[27][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[28].pipe_reg[28][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/SIGN_RND_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/SIGN_RND_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/SIGN_RND_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/SIGN_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/SIGN_RND_DEL/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/SIGN_RND_DEL/i_pipe/opt_has_pipe.i_pipe[7].pipe_reg[7][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/SIGN_RND_DEL/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/SIGN_RND_DEL/i_pipe/opt_has_pipe.i_pipe[9].pipe_reg[9][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/SIGN_RND_DEL/i_pipe/opt_has_pipe.i_pipe[10].pipe_reg[10][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/SIGN_RND_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/SIGN_RND_DEL/i_pipe/opt_has_pipe.i_pipe[12].pipe_reg[12][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/SIGN_RND_DEL/i_pipe/opt_has_pipe.i_pipe[13].pipe_reg[13][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/SIGN_RND_DEL/i_pipe/opt_has_pipe.i_pipe[14].pipe_reg[14][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/SIGN_RND_DEL/i_pipe/opt_has_pipe.i_pipe[15].pipe_reg[15][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/SIGN_RND_DEL/i_pipe/opt_has_pipe.i_pipe[16].pipe_reg[16][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/SIGN_RND_DEL/i_pipe/opt_has_pipe.i_pipe[17].pipe_reg[17][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/SIGN_RND_DEL/i_pipe/opt_has_pipe.i_pipe[18].pipe_reg[18][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/SIGN_RND_DEL/i_pipe/opt_has_pipe.i_pipe[19].pipe_reg[19][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/SIGN_RND_DEL/i_pipe/opt_has_pipe.i_pipe[20].pipe_reg[20][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/SIGN_RND_DEL/i_pipe/opt_has_pipe.i_pipe[21].pipe_reg[21][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/SIGN_RND_DEL/i_pipe/opt_has_pipe.i_pipe[22].pipe_reg[22][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/SIGN_RND_DEL/i_pipe/opt_has_pipe.i_pipe[23].pipe_reg[23][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/SIGN_RND_DEL/i_pipe/opt_has_pipe.i_pipe[24].pipe_reg[24][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/SIGN_RND_DEL/i_pipe/opt_has_pipe.i_pipe[25].pipe_reg[25][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/INV_OP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/INV_OP_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/INV_OP_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/INV_OP_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/INV_OP_DEL/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/INV_OP_DEL/i_pipe/opt_has_pipe.i_pipe[7].pipe_reg[7][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/INV_OP_DEL/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/INV_OP_DEL/i_pipe/opt_has_pipe.i_pipe[9].pipe_reg[9][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/INV_OP_DEL/i_pipe/opt_has_pipe.i_pipe[10].pipe_reg[10][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/INV_OP_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/INV_OP_DEL/i_pipe/opt_has_pipe.i_pipe[12].pipe_reg[12][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/INV_OP_DEL/i_pipe/opt_has_pipe.i_pipe[13].pipe_reg[13][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/INV_OP_DEL/i_pipe/opt_has_pipe.i_pipe[14].pipe_reg[14][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/INV_OP_DEL/i_pipe/opt_has_pipe.i_pipe[15].pipe_reg[15][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/INV_OP_DEL/i_pipe/opt_has_pipe.i_pipe[16].pipe_reg[16][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/INV_OP_DEL/i_pipe/opt_has_pipe.i_pipe[17].pipe_reg[17][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/INV_OP_DEL/i_pipe/opt_has_pipe.i_pipe[18].pipe_reg[18][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/INV_OP_DEL/i_pipe/opt_has_pipe.i_pipe[19].pipe_reg[19][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/INV_OP_DEL/i_pipe/opt_has_pipe.i_pipe[20].pipe_reg[20][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/INV_OP_DEL/i_pipe/opt_has_pipe.i_pipe[21].pipe_reg[21][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/INV_OP_DEL/i_pipe/opt_has_pipe.i_pipe[22].pipe_reg[22][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/INV_OP_DEL/i_pipe/opt_has_pipe.i_pipe[23].pipe_reg[23][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/INV_OP_DEL/i_pipe/opt_has_pipe.i_pipe[24].pipe_reg[24][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/INV_OP_DEL/i_pipe/opt_has_pipe.i_pipe[25].pipe_reg[25][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/INV_OP_DEL/i_pipe/opt_has_pipe.i_pipe[26].pipe_reg[26][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/DIV_BY_ZERO_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/DIV_BY_ZERO_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/DIV_BY_ZERO_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/DIV_BY_ZERO_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/DIV_BY_ZERO_DEL/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/DIV_BY_ZERO_DEL/i_pipe/opt_has_pipe.i_pipe[7].pipe_reg[7][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/DIV_BY_ZERO_DEL/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/DIV_BY_ZERO_DEL/i_pipe/opt_has_pipe.i_pipe[9].pipe_reg[9][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/DIV_BY_ZERO_DEL/i_pipe/opt_has_pipe.i_pipe[10].pipe_reg[10][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/DIV_BY_ZERO_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/DIV_BY_ZERO_DEL/i_pipe/opt_has_pipe.i_pipe[12].pipe_reg[12][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/DIV_BY_ZERO_DEL/i_pipe/opt_has_pipe.i_pipe[13].pipe_reg[13][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/DIV_BY_ZERO_DEL/i_pipe/opt_has_pipe.i_pipe[14].pipe_reg[14][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/DIV_BY_ZERO_DEL/i_pipe/opt_has_pipe.i_pipe[15].pipe_reg[15][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/DIV_BY_ZERO_DEL/i_pipe/opt_has_pipe.i_pipe[16].pipe_reg[16][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/DIV_BY_ZERO_DEL/i_pipe/opt_has_pipe.i_pipe[17].pipe_reg[17][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'inst/i_3_2/ti_5_reg_4764_reg[0]' (FDE) to 'inst/i_3_2/ti_3_reg_4752_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_2/ti_4_reg_4758_reg[0]' (FDE) to 'inst/i_3_2/i_1_reg_4745_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_2/tmp_49_reg_5329_reg[0]' (FDE) to 'inst/i_3_2/j_2_cast6_reg_5317_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_2/tmp_42_reg_5148_reg[0]' (FDE) to 'inst/i_3_2/tj_2_cast8_reg_5136_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_2/tmp_45_reg_5177_reg[0]' (FDE) to 'inst/i_3_2/tj_3_cast7_reg_5165_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_2/tmp_38_reg_5020_reg[0]' (FDE) to 'inst/i_3_2/tj_1_cast9_reg_5008_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_2/tmp_53_reg_5502_reg[0]' (FDE) to 'inst/i_3_2/tj_6_cast5_reg_5490_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_2/tmp_57_reg_5530_reg[0]' (FDE) to 'inst/i_3_2/tj_7_cast4_reg_5518_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_2/tmp_61_reg_5664_reg[0]' (FDE) to 'inst/i_3_2/tj_8_cast3_reg_5652_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_2/tmp_34_reg_4986_reg[0]' (FDE) to 'inst/i_3_2/tj_cast_reg_4974_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_2/tmp_49_reg_5329_pp1_iter1_reg_reg[0]' (FDE) to 'inst/i_3_2/j_2_cast6_reg_5317_pp1_iter1_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_2/tmp_42_reg_5148_pp1_iter1_reg_reg[0]' (FDE) to 'inst/i_3_2/tj_2_cast8_reg_5136_pp1_iter1_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_2/tmp_45_reg_5177_pp1_iter1_reg_reg[0]' (FDE) to 'inst/i_3_2/tj_3_cast7_reg_5165_pp1_iter1_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_2/tmp_38_reg_5020_pp1_iter1_reg_reg[0]' (FDE) to 'inst/i_3_2/tj_1_cast9_reg_5008_pp1_iter1_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_2/tmp_53_reg_5502_pp1_iter2_reg_reg[0]' (FDE) to 'inst/i_3_2/tj_6_cast5_reg_5490_pp1_iter2_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_2/tmp_57_reg_5530_pp1_iter2_reg_reg[0]' (FDE) to 'inst/i_3_2/tj_7_cast4_reg_5518_pp1_iter2_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_2/tmp_61_reg_5664_pp1_iter2_reg_reg[0]' (FDE) to 'inst/i_3_2/tj_8_cast3_reg_5652_pp1_iter2_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_2/tmp_34_reg_4986_pp1_iter1_reg_reg[0]' (FDE) to 'inst/i_3_2/tj_cast_reg_4974_pp1_iter1_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_2/tmp_49_reg_5329_pp1_iter2_reg_reg[0]' (FDE) to 'inst/i_3_2/j_2_cast6_reg_5317_pp1_iter2_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_2/tmp_42_reg_5148_pp1_iter2_reg_reg[0]' (FDE) to 'inst/i_3_2/tj_2_cast8_reg_5136_pp1_iter2_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_2/tmp_45_reg_5177_pp1_iter2_reg_reg[0]' (FDE) to 'inst/i_3_2/tj_3_cast7_reg_5165_pp1_iter2_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_2/tmp_38_reg_5020_pp1_iter2_reg_reg[0]' (FDE) to 'inst/i_3_2/tj_1_cast9_reg_5008_pp1_iter2_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_2/tmp_53_reg_5502_pp1_iter3_reg_reg[0]' (FDE) to 'inst/i_3_2/tj_6_cast5_reg_5490_pp1_iter3_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_2/tmp_57_reg_5530_pp1_iter3_reg_reg[0]' (FDE) to 'inst/i_3_2/tj_7_cast4_reg_5518_pp1_iter3_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_2/tmp_61_reg_5664_pp1_iter3_reg_reg[0]' (FDE) to 'inst/i_3_2/tj_8_cast3_reg_5652_pp1_iter3_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_2/tmp_34_reg_4986_pp1_iter2_reg_reg[0]' (FDE) to 'inst/i_3_2/tj_cast_reg_4974_pp1_iter2_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_2/tmp_49_reg_5329_pp1_iter3_reg_reg[0]' (FDE) to 'inst/i_3_2/j_2_cast6_reg_5317_pp1_iter3_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_2/tj_1_cast9_reg_5008_reg[0]' (FDE) to 'inst/i_3_2/tmp_13_1_reg_5032_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_2/tj_1_cast9_reg_5008_reg[1]' (FDE) to 'inst/i_3_2/tmp_13_1_reg_5032_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_2/tj_1_cast9_reg_5008_reg[2]' (FDE) to 'inst/i_3_2/tmp_13_1_reg_5032_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_2/tj_1_cast9_reg_5008_reg[3]' (FDE) to 'inst/i_3_2/tmp_13_1_reg_5032_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_2/tj_1_cast9_reg_5008_reg[4]' (FDE) to 'inst/i_3_2/tmp_13_1_reg_5032_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_2/tj_1_cast9_reg_5008_reg[5]' (FDE) to 'inst/i_3_2/tmp_13_1_reg_5032_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_2/tj_1_cast9_reg_5008_reg[6]' (FDE) to 'inst/i_3_2/tmp_13_1_reg_5032_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_2/tj_1_cast9_reg_5008_reg[7]' (FDE) to 'inst/i_3_2/tmp_13_1_reg_5032_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_2/tj_1_cast9_reg_5008_reg[8]' (FDE) to 'inst/i_3_2/tmp_13_1_reg_5032_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_2/tmp_42_reg_5148_pp1_iter3_reg_reg[0]' (FDE) to 'inst/i_3_2/tj_2_cast8_reg_5136_pp1_iter3_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_2/tmp_45_reg_5177_pp1_iter3_reg_reg[0]' (FDE) to 'inst/i_3_2/tj_3_cast7_reg_5165_pp1_iter3_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_2/tmp_38_reg_5020_pp1_iter3_reg_reg[0]' (FDE) to 'inst/i_3_2/tj_1_cast9_reg_5008_pp1_iter3_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_2/tmp_53_reg_5502_pp1_iter4_reg_reg[0]' (FDE) to 'inst/i_3_2/tj_6_cast5_reg_5490_pp1_iter4_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_2/tmp_57_reg_5530_pp1_iter4_reg_reg[0]' (FDE) to 'inst/i_3_2/tj_7_cast4_reg_5518_pp1_iter4_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_2/tmp_61_reg_5664_pp1_iter4_reg_reg[0]' (FDE) to 'inst/i_3_2/tj_8_cast3_reg_5652_pp1_iter4_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_2/tmp_34_reg_4986_pp1_iter3_reg_reg[0]' (FDE) to 'inst/i_3_2/tj_cast_reg_4974_pp1_iter3_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_2/tmp_49_reg_5329_pp1_iter4_reg_reg[0]' (FDE) to 'inst/i_3_2/j_2_cast6_reg_5317_pp1_iter4_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_2/tj_cast_reg_4974_reg[0]' (FDE) to 'inst/i_3_2/tmp_s_reg_4997_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_2/tj_cast_reg_4974_reg[1]' (FDE) to 'inst/i_3_2/tmp_s_reg_4997_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_2/tj_cast_reg_4974_reg[2]' (FDE) to 'inst/i_3_2/tmp_s_reg_4997_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_2/tj_cast_reg_4974_reg[3]' (FDE) to 'inst/i_3_2/tmp_s_reg_4997_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_2/tj_cast_reg_4974_reg[4]' (FDE) to 'inst/i_3_2/tmp_s_reg_4997_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_2/tj_cast_reg_4974_reg[5]' (FDE) to 'inst/i_3_2/tmp_s_reg_4997_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_2/tj_cast_reg_4974_reg[6]' (FDE) to 'inst/i_3_2/tmp_s_reg_4997_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_2/tj_cast_reg_4974_reg[7]' (FDE) to 'inst/i_3_2/tmp_s_reg_4997_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_2/tj_cast_reg_4974_reg[8]' (FDE) to 'inst/i_3_2/tmp_s_reg_4997_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_2/tmp_42_reg_5148_pp1_iter4_reg_reg[0]' (FDE) to 'inst/i_3_2/tj_2_cast8_reg_5136_pp1_iter4_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_2/tmp_45_reg_5177_pp1_iter4_reg_reg[0]' (FDE) to 'inst/i_3_2/tj_3_cast7_reg_5165_pp1_iter4_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_2/tmp_38_reg_5020_pp1_iter4_reg_reg[0]' (FDE) to 'inst/i_3_2/tj_1_cast9_reg_5008_pp1_iter4_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_2/tmp_53_reg_5502_pp1_iter5_reg_reg[0]' (FDE) to 'inst/i_3_2/tj_6_cast5_reg_5490_pp1_iter5_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_2/tmp_57_reg_5530_pp1_iter5_reg_reg[0]' (FDE) to 'inst/i_3_2/tj_7_cast4_reg_5518_pp1_iter5_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_2/tmp_61_reg_5664_pp1_iter5_reg_reg[0]' (FDE) to 'inst/i_3_2/tj_8_cast3_reg_5652_pp1_iter5_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_2/tmp_34_reg_4986_pp1_iter4_reg_reg[0]' (FDE) to 'inst/i_3_2/tj_cast_reg_4974_pp1_iter4_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_2/tmp_49_reg_5329_pp1_iter5_reg_reg[0]' (FDE) to 'inst/i_3_2/j_2_cast6_reg_5317_pp1_iter5_reg_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_2/\tmp_12_35_cast_mid2_reg_6657_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_2/\tmp_12_35_cast_mid2_reg_6657_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_2/\tmp_12_35_cast_mid2_reg_6657_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_2/\tmp_12_35_cast_mid2_reg_6657_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_2/\tmp_12_35_cast_mid2_reg_6657_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_2/\tmp_12_35_cast_mid2_reg_6657_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_2/\tmp_12_35_cast_mid2_reg_6657_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_2/\tmp_12_35_cast_mid2_reg_6657_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_2/\tmp_12_35_cast_mid2_reg_6657_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_2/\tmp_12_35_cast_mid2_reg_6657_pp1_iter9_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_2/\tmp_12_35_cast_mid2_reg_6657_pp1_iter9_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_2/\tmp_12_35_cast_mid2_reg_6657_pp1_iter9_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_2/\tmp_12_35_cast_mid2_reg_6657_pp1_iter9_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_2/\tmp_12_35_cast_mid2_reg_6657_pp1_iter9_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_2/\tmp_12_35_cast_mid2_reg_6657_pp1_iter9_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_2/\tmp_12_35_cast_mid2_reg_6657_pp1_iter9_reg_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_2/\tmp_12_35_cast_mid2_reg_6657_pp1_iter9_reg_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_2/\tmp_12_35_cast_mid2_reg_6657_pp1_iter9_reg_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_2/\tmp_mid2_8_reg_4909_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_2/\tmp_mid2_8_reg_4909_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_2/\tmp_mid2_8_reg_4909_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_2/\tmp_mid2_8_reg_4909_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_2/\tmp_mid2_8_reg_4909_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_2/\tmp_mid2_8_reg_4909_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_2/\tmp_mid2_8_reg_4909_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_2/\tmp_mid2_8_reg_4909_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_2/\tmp_mid2_8_reg_4909_reg[7] )
INFO: [Synth 8-3886] merging instance 'inst/i_3_2/tmp_42_reg_5148_pp1_iter5_reg_reg[0]' (FDE) to 'inst/i_3_2/tj_2_cast8_reg_5136_pp1_iter5_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_2/tmp_45_reg_5177_pp1_iter5_reg_reg[0]' (FDE) to 'inst/i_3_2/tj_3_cast7_reg_5165_pp1_iter5_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_2/tmp_38_reg_5020_pp1_iter5_reg_reg[0]' (FDE) to 'inst/i_3_2/tj_1_cast9_reg_5008_pp1_iter5_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_2/tmp_53_reg_5502_pp1_iter6_reg_reg[0]' (FDE) to 'inst/i_3_2/tj_6_cast5_reg_5490_pp1_iter6_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_2/tmp_57_reg_5530_pp1_iter6_reg_reg[0]' (FDE) to 'inst/i_3_2/tj_7_cast4_reg_5518_pp1_iter6_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_2/tmp_61_reg_5664_pp1_iter6_reg_reg[0]' (FDE) to 'inst/i_3_2/tj_8_cast3_reg_5652_pp1_iter6_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_2/tmp_34_reg_4986_pp1_iter5_reg_reg[0]' (FDE) to 'inst/i_3_2/tj_cast_reg_4974_pp1_iter5_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_2/tmp_49_reg_5329_pp1_iter6_reg_reg[0]' (FDE) to 'inst/i_3_2/j_2_cast6_reg_5317_pp1_iter6_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_2/tmp_42_reg_5148_pp1_iter6_reg_reg[0]' (FDE) to 'inst/i_3_2/tj_2_cast8_reg_5136_pp1_iter6_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_2/tmp_45_reg_5177_pp1_iter6_reg_reg[0]' (FDE) to 'inst/i_3_2/tj_3_cast7_reg_5165_pp1_iter6_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_2/tmp_38_reg_5020_pp1_iter6_reg_reg[0]' (FDE) to 'inst/i_3_2/tj_1_cast9_reg_5008_pp1_iter6_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_2/tmp_53_reg_5502_pp1_iter7_reg_reg[0]' (FDE) to 'inst/i_3_2/tj_6_cast5_reg_5490_pp1_iter7_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_2/tmp_57_reg_5530_pp1_iter7_reg_reg[0]' (FDE) to 'inst/i_3_2/tj_7_cast4_reg_5518_pp1_iter7_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_2/tmp_61_reg_5664_pp1_iter7_reg_reg[0]' (FDE) to 'inst/i_3_2/tj_8_cast3_reg_5652_pp1_iter7_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_2/tmp_34_reg_4986_pp1_iter6_reg_reg[0]' (FDE) to 'inst/i_3_2/tj_cast_reg_4974_pp1_iter6_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_2/tmp_49_reg_5329_pp1_iter7_reg_reg[0]' (FDE) to 'inst/i_3_2/j_2_cast6_reg_5317_pp1_iter7_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_2/img_buf_V_U/i_3_0/mean_img_buf_V_ram_U/ram_reg_mux_sel__39' (FDE) to 'inst/i_3_2/img_buf_V_U/i_3_0/mean_img_buf_V_ram_U/ram_reg_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'inst/i_3_2/img_buf_V_U/i_3_0/mean_img_buf_V_ram_U/ram_reg_mux_sel__23' (FDE) to 'inst/i_3_2/img_buf_V_U/i_3_0/mean_img_buf_V_ram_U/ram_reg_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'inst/i_3_2/img_buf_V_U/i_3_0/mean_img_buf_V_ram_U/ram_reg_mux_sel__7' (FDE) to 'inst/i_3_2/img_buf_V_U/i_3_0/mean_img_buf_V_ram_U/ram_reg_mux_sel__14'
INFO: [Synth 8-3886] merging instance 'inst/i_3_2/img_buf_V_U/i_3_0/mean_img_buf_V_ram_U/ram_reg_mux_sel__31' (FDE) to 'inst/i_3_2/img_buf_V_U/i_3_0/mean_img_buf_V_ram_U/ram_reg_mux_sel__38'
INFO: [Synth 8-3886] merging instance 'inst/i_3_2/img_buf_V_U/i_3_0/mean_img_buf_V_ram_U/ram_reg_mux_sel__15' (FDE) to 'inst/i_3_2/img_buf_V_U/i_3_0/mean_img_buf_V_ram_U/ram_reg_mux_sel__38'
INFO: [Synth 8-3886] merging instance 'inst/i_3_2/img_buf_V_U/i_3_0/mean_img_buf_V_ram_U/ram_reg_mux_sel' (FDE) to 'inst/i_3_2/img_buf_V_U/i_3_0/mean_img_buf_V_ram_U/ram_reg_mux_sel__6'
INFO: [Synth 8-3886] merging instance 'inst/i_3_2/img_buf_V_U/i_3_0/mean_img_buf_V_ram_U/ram_reg_mux_sel__40' (FDE) to 'inst/i_3_2/img_buf_V_U/i_3_0/mean_img_buf_V_ram_U/ram_reg_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'inst/i_3_2/img_buf_V_U/i_3_0/mean_img_buf_V_ram_U/ram_reg_mux_sel__24' (FDE) to 'inst/i_3_2/img_buf_V_U/i_3_0/mean_img_buf_V_ram_U/ram_reg_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'inst/i_3_2/img_buf_V_U/i_3_0/mean_img_buf_V_ram_U/ram_reg_mux_sel__8' (FDE) to 'inst/i_3_2/img_buf_V_U/i_3_0/mean_img_buf_V_ram_U/ram_reg_mux_sel__14'
INFO: [Synth 8-3886] merging instance 'inst/i_3_2/img_buf_V_U/i_3_0/mean_img_buf_V_ram_U/ram_reg_mux_sel__32' (FDE) to 'inst/i_3_2/img_buf_V_U/i_3_0/mean_img_buf_V_ram_U/ram_reg_mux_sel__38'
INFO: [Synth 8-3886] merging instance 'inst/i_3_2/img_buf_V_U/i_3_0/mean_img_buf_V_ram_U/ram_reg_mux_sel__16' (FDE) to 'inst/i_3_2/img_buf_V_U/i_3_0/mean_img_buf_V_ram_U/ram_reg_mux_sel__38'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_3/mean_sitofp_32ns_dEe_U6/\din0_buf1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_3/mean_sitofp_32ns_dEe_U7/\din0_buf1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_3/mean_shl_55ns_32neOg_U8/\dout_array_reg[0][31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_3_3/\tmp_1_i_i_i_reg_8095_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_3/mean_sitofp_32ns_dEe_U6/\mean_ap_sitofp_6_no_dsp_32_u/U0 /i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_3/mean_sitofp_32ns_dEe_U7/\mean_ap_sitofp_6_no_dsp_32_u/U0 /i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_3/mean_sitofp_32ns_dEe_U6/\mean_ap_sitofp_6_no_dsp_32_u/U0 /i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_3/mean_sitofp_32ns_dEe_U7/\mean_ap_sitofp_6_no_dsp_32_u/U0 /i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_3/mean_sitofp_32ns_dEe_U6/\mean_ap_sitofp_6_no_dsp_32_u/U0 /i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_3/mean_sitofp_32ns_dEe_U7/\mean_ap_sitofp_6_no_dsp_32_u/U0 /i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_3/mean_sitofp_32ns_dEe_U6/\mean_ap_sitofp_6_no_dsp_32_u/U0 /i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_3/mean_sitofp_32ns_dEe_U7/\mean_ap_sitofp_6_no_dsp_32_u/U0 /i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_3/mean_sitofp_32ns_dEe_U6/\mean_ap_sitofp_6_no_dsp_32_u/U0 /i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_3/mean_sitofp_32ns_dEe_U7/\mean_ap_sitofp_6_no_dsp_32_u/U0 /i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_3/\sh_assign_1_reg_8089_reg[8] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:06 ; elapsed = 00:02:15 . Memory (MB): peak = 1030.070 ; gain = 676.797
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/i_3_2/img_buf_V_U/i_3_0/mean_img_buf_V_ram_U/ram_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_2/img_buf_V_U/i_3_0/mean_img_buf_V_ram_U/ram_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_2/img_buf_V_U/i_3_0/mean_img_buf_V_ram_U/ram_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_2/img_buf_V_U/i_3_0/mean_img_buf_V_ram_U/ram_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_2/img_buf_V_U/i_3_0/mean_img_buf_V_ram_U/ram_reg_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_2/img_buf_V_U/i_3_0/mean_img_buf_V_ram_U/ram_reg_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_2/img_buf_V_U/i_3_0/mean_img_buf_V_ram_U/ram_reg_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_2/img_buf_V_U/i_3_0/mean_img_buf_V_ram_U/ram_reg_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_2/img_buf_V_U/i_3_0/mean_img_buf_V_ram_U/ram_reg_1_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_2/img_buf_V_U/i_3_0/mean_img_buf_V_ram_U/ram_reg_1_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_2/img_buf_V_U/i_3_0/mean_img_buf_V_ram_U/ram_reg_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_2/img_buf_V_U/i_3_0/mean_img_buf_V_ram_U/ram_reg_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_2/img_buf_V_U/i_3_0/mean_img_buf_V_ram_U/ram_reg_1_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_2/img_buf_V_U/i_3_0/mean_img_buf_V_ram_U/ram_reg_1_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_2/img_buf_V_U/i_3_0/mean_img_buf_V_ram_U/ram_reg_1_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_2/img_buf_V_U/i_3_0/mean_img_buf_V_ram_U/ram_reg_1_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_2/img_buf_V_U/i_3_0/mean_img_buf_V_ram_U/ram_reg_3_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_2/img_buf_V_U/i_3_0/mean_img_buf_V_ram_U/ram_reg_3_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_2/img_buf_V_U/i_3_0/mean_img_buf_V_ram_U/ram_reg_3_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_2/img_buf_V_U/i_3_0/mean_img_buf_V_ram_U/ram_reg_3_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_2/img_buf_V_U/i_3_0/mean_img_buf_V_ram_U/ram_reg_3_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_2/img_buf_V_U/i_3_0/mean_img_buf_V_ram_U/ram_reg_3_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_2/img_buf_V_U/i_3_0/mean_img_buf_V_ram_U/ram_reg_3_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_2/img_buf_V_U/i_3_0/mean_img_buf_V_ram_U/ram_reg_3_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_2/img_buf_V_U/i_3_0/mean_img_buf_V_ram_U/ram_reg_3_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_2/img_buf_V_U/i_3_0/mean_img_buf_V_ram_U/ram_reg_3_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_2/img_buf_V_U/i_3_0/mean_img_buf_V_ram_U/ram_reg_3_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_2/img_buf_V_U/i_3_0/mean_img_buf_V_ram_U/ram_reg_3_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_2/img_buf_V_U/i_3_0/mean_img_buf_V_ram_U/ram_reg_3_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_2/img_buf_V_U/i_3_0/mean_img_buf_V_ram_U/ram_reg_3_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_2/img_buf_V_U/i_3_0/mean_img_buf_V_ram_U/ram_reg_3_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_2/img_buf_V_U/i_3_0/mean_img_buf_V_ram_U/ram_reg_3_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_2/img_buf_V_U/i_3_0/mean_img_buf_V_ram_U/ram_reg_5_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_2/img_buf_V_U/i_3_0/mean_img_buf_V_ram_U/ram_reg_5_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_2/img_buf_V_U/i_3_0/mean_img_buf_V_ram_U/ram_reg_5_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_2/img_buf_V_U/i_3_0/mean_img_buf_V_ram_U/ram_reg_5_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_2/img_buf_V_U/i_3_0/mean_img_buf_V_ram_U/ram_reg_5_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_2/img_buf_V_U/i_3_0/mean_img_buf_V_ram_U/ram_reg_5_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_2/img_buf_V_U/i_3_0/mean_img_buf_V_ram_U/ram_reg_5_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_2/img_buf_V_U/i_3_0/mean_img_buf_V_ram_U/ram_reg_5_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_2/img_buf_V_U/i_3_0/mean_img_buf_V_ram_U/ram_reg_5_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_2/img_buf_V_U/i_3_0/mean_img_buf_V_ram_U/ram_reg_5_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_2/img_buf_V_U/i_3_0/mean_img_buf_V_ram_U/ram_reg_5_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_2/img_buf_V_U/i_3_0/mean_img_buf_V_ram_U/ram_reg_5_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_2/img_buf_V_U/i_3_0/mean_img_buf_V_ram_U/ram_reg_5_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_2/img_buf_V_U/i_3_0/mean_img_buf_V_ram_U/ram_reg_5_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_2/img_buf_V_U/i_3_0/mean_img_buf_V_ram_U/ram_reg_5_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_2/img_buf_V_U/i_3_0/mean_img_buf_V_ram_U/ram_reg_5_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_2/img_buf_V_U/i_3_0/mean_img_buf_V_ram_U/ram_reg_7_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_2/img_buf_V_U/i_3_0/mean_img_buf_V_ram_U/ram_reg_7_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_2/img_buf_V_U/i_3_0/mean_img_buf_V_ram_U/ram_reg_7_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_2/img_buf_V_U/i_3_0/mean_img_buf_V_ram_U/ram_reg_7_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_2/img_buf_V_U/i_3_0/mean_img_buf_V_ram_U/ram_reg_7_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_2/img_buf_V_U/i_3_0/mean_img_buf_V_ram_U/ram_reg_7_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_2/img_buf_V_U/i_3_0/mean_img_buf_V_ram_U/ram_reg_7_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_2/img_buf_V_U/i_3_0/mean_img_buf_V_ram_U/ram_reg_7_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_2/img_buf_V_U/i_3_0/mean_img_buf_V_ram_U/ram_reg_7_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_2/img_buf_V_U/i_3_0/mean_img_buf_V_ram_U/ram_reg_7_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_2/img_buf_V_U/i_3_0/mean_img_buf_V_ram_U/ram_reg_7_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_2/img_buf_V_U/i_3_0/mean_img_buf_V_ram_U/ram_reg_7_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_2/img_buf_V_U/i_3_0/mean_img_buf_V_ram_U/ram_reg_7_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_2/img_buf_V_U/i_3_0/mean_img_buf_V_ram_U/ram_reg_7_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_2/img_buf_V_U/i_3_0/mean_img_buf_V_ram_U/ram_reg_7_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_2/img_buf_V_U/i_3_0/mean_img_buf_V_ram_U/ram_reg_7_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |mean__GB0     |           1|     41124|
|2     |mean__GB1     |           1|     13989|
|3     |mean__GB2     |           1|     12874|
|4     |mean__GB3     |           1|     17249|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:26 ; elapsed = 00:02:36 . Memory (MB): peak = 1034.449 ; gain = 681.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:15:19 ; elapsed = 00:15:33 . Memory (MB): peak = 1619.797 ; gain = 1266.523
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------+------------+----------+
|      |RTL Partition           |Replication |Instances |
+------+------------------------+------------+----------+
|1     |mean_GT1                |           1|      1772|
|2     |mean_GT3                |           1|         2|
|3     |mean_GT4                |           1|         2|
|4     |mean_GT6                |           1|        32|
|5     |mean_GT7                |           1|        32|
|6     |mean_GT8                |           1|        32|
|7     |mean_GT9                |           1|        33|
|8     |mean_GT10               |           1|        32|
|9     |mean_GT11               |           1|        32|
|10    |mean_GT12               |           1|        32|
|11    |mean_GT13               |           1|        32|
|12    |mean_GT14               |           1|        32|
|13    |mean_GT15               |           1|        32|
|14    |mean_GT16               |           1|        32|
|15    |mean_GT17               |           1|        32|
|16    |mean_GT18               |           1|        32|
|17    |mean_GT19               |           1|        32|
|18    |mean_GT20               |           1|        32|
|19    |mean_GT21               |           1|        32|
|20    |mean_GT22               |           1|        32|
|21    |mean_GT23               |           1|        32|
|22    |mean_GT24               |           1|        32|
|23    |mean_GT25               |           1|        32|
|24    |mean_GT26               |           1|        32|
|25    |mean_GT27               |           1|        32|
|26    |mean_GT28               |           1|        32|
|27    |mean_GT29               |           1|        32|
|28    |mean_GT30               |           1|        32|
|29    |mean_GT31               |           1|        32|
|30    |mean_GT32               |           1|        32|
|31    |mean_GT33               |           1|        32|
|32    |mean_GT34               |           1|        32|
|33    |mean_GT35               |           1|        32|
|34    |mean_GT36               |           1|        32|
|35    |mean_GT37               |           1|        32|
|36    |mean_GT38               |           1|        32|
|37    |mean_GT39               |           1|        32|
|38    |mean_GT40               |           1|        32|
|39    |mean_GT41               |           1|        32|
|40    |mean_GT42               |           1|        32|
|41    |mean_GT43               |           1|        32|
|42    |mean_GT44               |           1|        32|
|43    |mean_GT45               |           1|        32|
|44    |mean_GT46               |           1|        32|
|45    |mean_GT47               |           1|        32|
|46    |mean_GT48               |           1|        32|
|47    |mean_GT49               |           1|        32|
|48    |mean_GT50               |           1|        32|
|49    |mean_GT51               |           1|        32|
|50    |mean_GT52               |           1|        32|
|51    |mean_GT53               |           1|        32|
|52    |mean_GT54               |           1|        32|
|53    |mean_GT55               |           1|        32|
|54    |mean_GT56               |           1|        32|
|55    |mean_GT57               |           1|        32|
|56    |mean_GT58               |           1|        32|
|57    |mean_GT59               |           1|        32|
|58    |mean_GT60               |           1|        32|
|59    |mean_GT61               |           1|        32|
|60    |mean_GT62               |           1|        32|
|61    |mean_GT63               |           1|        32|
|62    |mean_GT64               |           1|        32|
|63    |mean_GT65               |           1|        32|
|64    |mean_GT66               |           1|        32|
|65    |mean_GT67               |           1|        32|
|66    |mean_GT68               |           1|        32|
|67    |mean_GT69               |           1|        32|
|68    |mean_GT70               |           1|        32|
|69    |mean_GT71               |           1|        32|
|70    |mean_GT72               |           1|        32|
|71    |mean_GT73               |           1|        32|
|72    |mean_GT74               |           1|        32|
|73    |mean_GT75               |           1|        32|
|74    |mean_GT76               |           1|        32|
|75    |mean_GT77               |           1|        32|
|76    |mean_GT78               |           1|        32|
|77    |mean_GT79               |           1|        32|
|78    |mean_GT80               |           1|        32|
|79    |mean_GT81               |           1|        32|
|80    |mean_GT82               |           1|        32|
|81    |mean_GT83               |           1|        32|
|82    |mean_GT84               |           1|        32|
|83    |mean_GT85               |           1|        32|
|84    |mean_GT86               |           1|        32|
|85    |mean_GT87               |           1|        32|
|86    |mean_GT88               |           1|        32|
|87    |mean_GT89               |           1|        32|
|88    |mean_GT90               |           1|        32|
|89    |mean_GT91               |           1|        32|
|90    |mean_GT92               |           1|        32|
|91    |mean_GT93               |           1|        32|
|92    |mean_GT94               |           1|        32|
|93    |mean_GT95               |           1|        32|
|94    |mean_GT96               |           1|        32|
|95    |mean_GT97               |           1|        32|
|96    |mean_GT98               |           1|        32|
|97    |mean_GT99               |           1|        32|
|98    |mean_GT100              |           1|        32|
|99    |mean_GT101              |           1|        32|
|100   |mean_GT102              |           1|        32|
|101   |mean_GT103              |           1|        32|
|102   |mean_GT104              |           1|        32|
|103   |mean_GT105              |           1|        32|
|104   |mean_GT106              |           1|        32|
|105   |mean_GT107              |           1|        32|
|106   |mean_GT108              |           1|        32|
|107   |mean_GT109              |           1|        32|
|108   |mean_GT110              |           1|        32|
|109   |mean_GT111              |           1|        32|
|110   |mean_GT112              |           1|        32|
|111   |mean_GT113              |           1|        32|
|112   |mean_GT114              |           1|        32|
|113   |mean_GT115              |           1|        32|
|114   |mean_GT116              |           1|        32|
|115   |mean_GT117              |           1|        32|
|116   |mean_GT118              |           1|        32|
|117   |mean_GT119              |           1|        32|
|118   |mean_GT120              |           1|        32|
|119   |mean_GT121              |           1|       224|
|120   |mean_GT122              |           1|        32|
|121   |mean_GT123              |           1|      1184|
|122   |mean_GT124              |           1|      1152|
|123   |mean_GT129              |           1|        18|
|124   |mean_GT130              |           1|        18|
|125   |mean_GT131              |           1|        18|
|126   |mean_GT134              |           1|        18|
|127   |mean_GT135              |           1|        18|
|128   |mean_GT136              |           1|        18|
|129   |mean_GT137              |           1|        18|
|130   |mean_GT138              |           1|        41|
|131   |mean_GT139              |           1|        18|
|132   |mean_GT140              |           1|        18|
|133   |mean_GT141              |           1|        18|
|134   |mean_GT142              |           1|        18|
|135   |mean_GT143              |           1|        18|
|136   |mean_GT144              |           1|        18|
|137   |mean_GT145              |           1|        18|
|138   |mean_GT146              |           1|        18|
|139   |mean_GT147              |           1|         2|
|140   |mean_GT149              |           1|        32|
|141   |mean_GT150              |           1|        32|
|142   |mean_GT151              |           1|        32|
|143   |mean_GT152              |           1|        32|
|144   |mean_GT153              |           1|        32|
|145   |mean_GT154              |           1|        32|
|146   |mean_GT155              |           1|        32|
|147   |mean_GT156              |           1|        32|
|148   |mean_GT157              |           1|        32|
|149   |mean_GT158              |           1|        32|
|150   |mean_GT159              |           1|        32|
|151   |mean_GT160              |           1|        32|
|152   |mean_GT161              |           1|        32|
|153   |mean_GT162              |           1|        32|
|154   |mean_GT163              |           1|        32|
|155   |mean_GT164              |           1|        32|
|156   |mean_GT165              |           1|        32|
|157   |mean_GT166              |           1|        32|
|158   |mean_GT167              |           1|        32|
|159   |mean_GT168              |           1|        32|
|160   |mean_GT169              |           1|        32|
|161   |mean_GT170              |           1|        32|
|162   |mean_GT0                |           1|      5288|
|163   |mean_GT1__1             |           1|        72|
|164   |mean_GT4__1             |           1|         2|
|165   |mean_GT7__1             |           1|         9|
|166   |mean_fadd_32ns_32bkb    |           1|      1194|
|167   |mean_GT9__1             |           1|        32|
|168   |mean_GT10__1            |           1|        32|
|169   |mean_GT11__1            |           1|        32|
|170   |mean_GT12__1            |           1|        32|
|171   |mean_GT13__1            |           1|        32|
|172   |mean_GT14__1            |           1|        32|
|173   |mean_GT15__1            |           1|        32|
|174   |mean_GT16__1            |           1|        32|
|175   |mean_GT17__1            |           1|        32|
|176   |mean_GT18__1            |           1|        32|
|177   |mean_GT19__1            |           1|        32|
|178   |mean_GT20__1            |           1|        32|
|179   |mean_GT21__1            |           1|        32|
|180   |mean_GT0__2             |           1|        32|
|181   |mean_GT4__2             |           1|      2420|
|182   |mean_fadd_32ns_32bkb__2 |           1|      1194|
|183   |mean_GT2                |           1|        51|
|184   |mean_GT3__4             |           1|         8|
|185   |mean_GT0__9             |           1|     52676|
|186   |mean_GT1__8             |           1|     12390|
+------+------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\mean_fadd_32ns_32bkb_U4/din1_buf1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\mean_fadd_32ns_32bkb_U1/mean_ap_fadd_7_full_dsp_32_u/U0 /i_synth/\ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/B_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\mean_fadd_32ns_32bkb_U2/mean_ap_fadd_7_full_dsp_32_u/U0 /i_synth/\ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/B_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\mean_fadd_32ns_32bkb_U3/mean_ap_fadd_7_full_dsp_32_u/U0 /i_synth/\ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/B_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\mean_fadd_32ns_32bkb_U4/mean_ap_fadd_7_full_dsp_32_u/U0 /i_synth/\ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/B_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-4480] The timing for the instance inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_1_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_1_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_1_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_1_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_1_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_1_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_3_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_3_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_3_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_3_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_3_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_3_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_3_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_3_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_3_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_3_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_3_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_3_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_3_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_3_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_3_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_3_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_5_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_5_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_5_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_5_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-4480' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:15:47 ; elapsed = 00:16:01 . Memory (MB): peak = 1619.797 ; gain = 1266.523
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net n_3_8683 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_3_8680 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_3_8681 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_3_8682 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:15:50 ; elapsed = 00:16:05 . Memory (MB): peak = 1619.797 ; gain = 1266.523
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:15:50 ; elapsed = 00:16:05 . Memory (MB): peak = 1619.797 ; gain = 1266.523
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:15:54 ; elapsed = 00:16:09 . Memory (MB): peak = 1619.797 ; gain = 1266.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:15:54 ; elapsed = 00:16:09 . Memory (MB): peak = 1619.797 ; gain = 1266.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:15:56 ; elapsed = 00:16:11 . Memory (MB): peak = 1619.797 ; gain = 1266.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:15:56 ; elapsed = 00:16:11 . Memory (MB): peak = 1619.797 ; gain = 1266.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |   271|
|2     |DSP48E1    |     4|
|3     |DSP48E1_1  |     4|
|4     |LUT1       |    55|
|5     |LUT2       |  1151|
|6     |LUT3       |  6312|
|7     |LUT4       |   430|
|8     |LUT5       |  1047|
|9     |LUT6       |  4652|
|10    |MUXCY      |  1044|
|11    |MUXF7      |     5|
|12    |RAMB36E1   |    32|
|13    |RAMB36E1_1 |    32|
|14    |SRL16E     |   279|
|15    |SRLC32E    |    21|
|16    |XORCY      |   863|
|17    |FDE        |    45|
|18    |FDRE       | 14621|
|19    |FDSE       |    25|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:15:56 ; elapsed = 00:16:11 . Memory (MB): peak = 1619.797 ; gain = 1266.523
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 274 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:15:09 ; elapsed = 00:15:50 . Memory (MB): peak = 1619.797 ; gain = 924.531
Synthesis Optimization Complete : Time (s): cpu = 00:15:56 ; elapsed = 00:16:11 . Memory (MB): peak = 1619.797 ; gain = 1266.523
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2300 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 340 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 295 instances
  FDE => FDRE: 45 instances

INFO: [Common 17-83] Releasing license: Synthesis
571 Infos, 300 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:16:09 ; elapsed = 00:16:24 . Memory (MB): peak = 1619.797 ; gain = 1277.992
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'E:/MyPYNQ/PL_CONV/PL_CONV.runs/system_mean_0_2_synth_1/system_mean_0_2.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1619.797 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1619.797 ; gain = 0.000
