<profile>

<section name = "Vitis HLS Report for 'lab6_z1'" level="0">
<item name = "Date">Wed Nov 29 19:19:07 2023
</item>
<item name = "Version">2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)</item>
<item name = "Project">lab6_z1</item>
<item name = "Solution">sol3 (Vivado IP Flow Target)</item>
<item name = "Product family">artix7</item>
<item name = "Target device">xa7a12t-csg325-1Q</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="clk">10.00 ns, 4.302 ns, 1.00 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">49, 49, 0.490 us, 0.490 us, 50, 50, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Mult">48, 48, 6, -, -, 8, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 4, -, -, -</column>
<column name="Expression">-, -, 0, 29, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 146, -</column>
<column name="Register">-, -, 35, -, -</column>
<specialColumn name="Available">40, 40, 16000, 8000, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 10, ~0, 2, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mul_mul_16s_16s_16_4_1_U1">mul_mul_16s_16s_16_4_1, i0 * i1</column>
<column name="mul_mul_16s_16s_16_4_1_U2">mul_mul_16s_16s_16_4_1, i0 * i1</column>
<column name="mul_mul_16s_16s_16_4_1_U3">mul_mul_16s_16s_16_4_1, i0 * i1</column>
<column name="mul_mul_16s_16s_16_4_1_U4">mul_mul_16s_16s_16_4_1, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln4_fu_213_p2">+, 0, 0, 14, 6, 3</column>
<column name="or_ln4_1_fu_224_p2">or, 0, 0, 5, 5, 2</column>
<column name="or_ln4_2_fu_235_p2">or, 0, 0, 5, 5, 2</column>
<column name="or_ln4_fu_201_p2">or, 0, 0, 5, 5, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="a_address0">13, 3, 5, 15</column>
<column name="a_address1">13, 3, 5, 15</column>
<column name="a_d0">13, 3, 16, 48</column>
<column name="a_d1">13, 3, 16, 48</column>
<column name="ap_NS_fsm">33, 8, 1, 8</column>
<column name="b_address0">13, 3, 5, 15</column>
<column name="b_address1">13, 3, 5, 15</column>
<column name="c_address0">13, 3, 5, 15</column>
<column name="c_address1">13, 3, 5, 15</column>
<column name="i_fu_48">9, 2, 6, 12</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">7, 0, 7, 0</column>
<column name="i_fu_48">6, 0, 6, 0</column>
<column name="trunc_ln4_reg_299">5, 0, 5, 0</column>
<column name="zext_ln4_reg_281">6, 0, 64, 58</column>
<column name="zext_ln5_1_reg_340">4, 0, 64, 60</column>
<column name="zext_ln5_2_reg_355">3, 0, 64, 61</column>
<column name="zext_ln5_reg_305">4, 0, 64, 60</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_local_block">out, 1, ap_ctrl_hs, lab6_z1, return value</column>
<column name="ap_local_deadlock">out, 1, ap_ctrl_hs, lab6_z1, return value</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, lab6_z1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, lab6_z1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, lab6_z1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, lab6_z1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, lab6_z1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, lab6_z1, return value</column>
<column name="a_address0">out, 5, ap_memory, a, array</column>
<column name="a_ce0">out, 1, ap_memory, a, array</column>
<column name="a_we0">out, 1, ap_memory, a, array</column>
<column name="a_d0">out, 16, ap_memory, a, array</column>
<column name="a_address1">out, 5, ap_memory, a, array</column>
<column name="a_ce1">out, 1, ap_memory, a, array</column>
<column name="a_we1">out, 1, ap_memory, a, array</column>
<column name="a_d1">out, 16, ap_memory, a, array</column>
<column name="b_address0">out, 5, ap_memory, b, array</column>
<column name="b_ce0">out, 1, ap_memory, b, array</column>
<column name="b_q0">in, 16, ap_memory, b, array</column>
<column name="b_address1">out, 5, ap_memory, b, array</column>
<column name="b_ce1">out, 1, ap_memory, b, array</column>
<column name="b_q1">in, 16, ap_memory, b, array</column>
<column name="c_address0">out, 5, ap_memory, c, array</column>
<column name="c_ce0">out, 1, ap_memory, c, array</column>
<column name="c_q0">in, 16, ap_memory, c, array</column>
<column name="c_address1">out, 5, ap_memory, c, array</column>
<column name="c_ce1">out, 1, ap_memory, c, array</column>
<column name="c_q1">in, 16, ap_memory, c, array</column>
</table>
</item>
</section>
</profile>
