// Seed: 4110724723
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_2 = id_3;
  uwire id_4;
  assign #1 id_2 = id_4 * id_1 - id_3;
  wire id_5;
  wire id_6, id_7;
endmodule
module module_1 (
    output wor id_0,
    output supply1 id_1,
    output tri1 id_2,
    input tri1 id_3,
    input tri id_4
);
  integer id_6;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6
  );
  assign modCall_1.id_2 = 0;
  id_7(
      .id_0(id_4), .id_1(id_2), .id_2(1)
  );
endmodule
