# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../kadai5.gen/sources_1/bd/design_1/ipshared/d0f7" \
"../../../../../../../Downloads/two-digit-ssd/two-digit-ssd.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
