verilog work "../example/example.v"
