# FPGA_FlappyBird
Developed Flappy Bird with SystemVerilog, ModelSIM on the Altera DE1SoC Cyclone V FPGA using ASMD and FSM design methodologies

![state3](https://user-images.githubusercontent.com/32497016/61892777-5d5fee80-aec1-11e9-8d2d-31659335da62.jpg)
![state1](https://user-images.githubusercontent.com/32497016/61892778-5df88500-aec1-11e9-86f3-72449a0488a7.jpg)
![state2](https://user-images.githubusercontent.com/32497016/61892779-5df88500-aec1-11e9-8551-610a694b0ca3.jpg)
