<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>CPTR_EL3</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="register-section">CPTR_EL3, Architectural Feature Trap Register (EL3)</h1><p>The CPTR_EL3 characteristics are:</p><h2>Purpose</h2>
          <p>Controls trapping to EL3 of access to <a href="AArch64-cpacr_el1.html">CPACR_EL1</a>, <a href="AArch64-cptr_el2.html">CPTR_EL2</a>, trace functionality and registers associated with Advanced SIMD and floating-point execution. Also controls EL3 access to trace functionality and registers associated with Advanced SIMD and floating-point execution.</p>
        <p>This 
        register
       is part of the Security registers functional group.</p><h2>Usage constraints</h2><p>This register is accessible as follows:</p><table class="register_access"><tr><th>EL0</th><th>EL1 (NS)</th><th>EL1 (S)</th><th>EL2 (NS)</th><th>EL3 (SCR.NS=1)</th><th>EL3 (SCR.NS=0)</th></tr><tr><td>-</td><td>-</td><td>-</td><td>-</td><td>RW</td><td>RW</td></tr></table><h2>Traps and Enables</h2><p>There are no traps or enables affecting this register.</p><h2>Configuration</h2><p>
                RW fields in this register reset to architecturally <span class="arm-defined-word">UNKNOWN</span> values.
              </p><h2>Attributes</h2>
          <p>CPTR_EL3 is a 32-bit register.</p>
        <h2>Field descriptions</h2><p>The CPTR_EL3 bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="1"><a href="#TCPAC">TCPAC</a></td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="1"><a href="#TTA">TTA</a></td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="1"><a href="#TFP">TFP</a></td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td></tr></tbody></table><h4 id="TCPAC">TCPAC, bit [31]
              </h4>
              <p>Traps all of the following to EL3, from both Security states and both Execution states.</p>
            
              <ul>
                <li>
                  EL2 accesses to the <a href="AArch64-cptr_el2.html">CPTR_EL2</a> or <a href="AArch32-hcptr.html">HCPTR</a>.
                </li>
                <li>
                  EL2 and EL1 accesses to the <a href="AArch64-cpacr_el1.html">CPACR_EL1</a> or <a href="AArch32-cpacr.html">CPACR</a>.
                </li>
              </ul>
            
              <p>When CPTR_EL3.TCPAC is:</p>
            <table class="valuetable"><tr><th>TCPAC</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>This control does not cause any instructions to be trapped.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>EL2 accesses to the <a href="AArch64-cptr_el2.html">CPTR_EL2</a> or <a href="AArch32-hcptr.html">HCPTR</a>, and EL2 and EL1 accesses to the <a href="AArch64-cpacr_el1.html">CPACR_EL1</a> or <a href="AArch32-cpacr.html">CPACR</a>, are trapped to EL3, unless they are trapped by <a href="AArch64-cptr_el2.html">CPTR_EL2</a>.TCPAC.</p>
                </td></tr></table><h4 id="0">
                Bits [30:21]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="TTA">TTA, bit [20]
              </h4>
              <p>Traps System register accesses to the trace registers, from all Exception levels, both Security states, and both Execution states, to EL3.</p>
            <table class="valuetable"><tr><th>TTA</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>This control does not cause any instructions to be trapped.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Any System register access to the trace registers is trapped to EL3, subject to the exception prioritization rules, unless it is trapped by <a href="AArch32-cpacr.html">CPACR</a>.NSTRCDIS, <a href="AArch64-cpacr_el1.html">CPACR_EL1</a>.TTA or <a href="AArch64-cptr_el2.html">CPTR_EL2</a>.TTA.</p>
                </td></tr></table>
              <p>If System register access to trace functionality is not supported, this bit is <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="0">
                Bits [19:11]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="TFP">TFP, bit [10]
              </h4>
              <p>Traps all accesses to Advanced SIMD and floating-point functionality, from all Exception levels, both Security states, and both Execution states, to EL3.</p>
            <table class="valuetable"><tr><th>TFP</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>This control does not cause any instructions to be trapped.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Any attempt at any Exception level to execute an instruction that uses the registers associated with Advanced SIMD and floating-point is trapped to EL3, subject to the exception prioritization rules, unless it is trapped by <a href="AArch32-cpacr.html">CPACR</a>.cp10, <a href="AArch64-cpacr_el1.html">CPACR_EL1</a>.FPEN, or <a href="AArch64-cptr_el2.html">CPTR_EL2</a>.TFP.</p>
                </td></tr></table><h4 id="0">
                Bits [9:0]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h2>Accessing the CPTR_EL3</h2><p>To access the CPTR_EL3:</p><p class="asm-code">MRS &lt;Xt&gt;, CPTR_EL3 ; Read CPTR_EL3 into Xt</p><p class="asm-code">MSR CPTR_EL3, &lt;Xt&gt; ; Write Xt to CPTR_EL3</p><p>Register access is encoded as follows:</p><table class="info"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>11</td><td>110</td><td>0001</td><td>0001</td><td>010</td></tr></table><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">24/03/2017 15:40</p><p class="copyconf">Copyright Â© 2010-2017 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body>
</html>
