
Efinix Static Timing Analysis Report
Version: 2023.1.150.4.10
Date: Tue Oct 17 10:45:47 2023

Copyright (C) 2013 - 2023  Inc. All rights reserved.

Top-level Entity Name: OscilloscopeInterfaceTest

SDC Filename: C:/Users/jason/Desktop/FPGA competition/Elitestek_Oscilloscope-bram (1)/Elitestek_Oscilloscope-bram/Efinity/T35_Sensor_DDR3_LCD_Test.sdc

Timing Model: C4
	temperature : 0C to 85C
	voltage : 1.2V +/-50mV
	speedgrade : 4
	technology : s40ll
	status : final

---------- Table of Contents (begin) ----------
   1. Clock Frequency Summary
   2. Clock Relationship Summary
   3. Path Details for Max Critical Paths
   4. Path Details for Min Critical Paths
---------- Table of Contents (end) ------------

---------- 1. Clock Frequency Summary (begin) ----------

User target constrained clocks
 Clock Name  Period (ns)  Frequency (MHz)    Waveform      Targets
 Axi_Clk        10.417         95.997     {0.000 5.208}  {Axi_Clk}   
 tx_slowclk     20.833         48.001     {0.000 10.416} {tx_slowclk}
 tx_fastclk      5.952        168.011     {1.488 4.464}  {tx_fastclk}
 frame_pclk     15.038         66.498     {0.000 7.519}  {frame_pclk}
 DCO_P          15.038         66.498     {0.000 7.519}  {DCO_P}     
 DCO_N          15.038         66.498     {0.000 7.519}  {DCO_N}     
 adc_clk         7.519        132.996     {0.000 3.759}  {adc_clk}   

Maximum possible analyzed clocks frequency
 Clock Name  Period (ns)  Frequency (MHz)     Edge
 Axi_Clk         9.231       108.331         (R-R)
 tx_slowclk     12.366        80.867         (R-R)
 frame_pclk     13.678        73.110         (R-R)
 adc_clk         6.436       155.376         (R-R)

Geomean max period: 10.012

---------- Clock Frequency Summary (end) ---------------

---------- 2. Clock Relationship Summary (begin) ----------

Setup (Max) Clock Relationship
  Launch Clock    Capture Clock   Constraint (ns)     Slack (ns)          Edge
   Axi_Clk          Axi_Clk            10.417            1.186           (R-R)
   Axi_Clk          tx_slowclk          0.001           -1.997           (R-R)
   Axi_Clk          frame_pclk          0.001           -1.684           (R-R)
   tx_slowclk       Axi_Clk             0.001           -2.730           (R-R)
   tx_slowclk       tx_slowclk         20.833            8.467           (R-R)
   frame_pclk       Axi_Clk             0.001           -1.122           (R-R)
   frame_pclk       frame_pclk         15.038            1.360           (R-R)
   frame_pclk       adc_clk             7.519            1.548           (R-R)
   adc_clk          frame_pclk          7.519            1.447           (R-R)
   adc_clk          adc_clk             7.519            1.083           (R-R)

Hold (Min) Clock Relationship
  Launch Clock    Capture Clock   Constraint (ns)     Slack (ns)          Edge
   Axi_Clk          Axi_Clk            0.000            -0.093           (R-R)
   Axi_Clk          tx_slowclk         0.000             0.309           (R-R)
   Axi_Clk          frame_pclk         0.000             0.329           (R-R)
   tx_slowclk       Axi_Clk            0.000             0.307           (R-R)
   tx_slowclk       tx_slowclk         0.000             0.307           (R-R)
   frame_pclk       Axi_Clk            0.000             0.309           (R-R)
   frame_pclk       frame_pclk         0.000             0.188           (R-R)
   frame_pclk       adc_clk            0.000             0.383           (R-R)
   adc_clk          frame_pclk         0.000             0.309           (R-R)
   adc_clk          adc_clk            0.000             0.307           (R-R)

NOTE: Values are in nanoseconds.

---------- Clock Relationship Summary (end) ---------------

---------- 3. Path Details for Max Critical Paths (begin) ----------

################################################################################
Path Detail Report (tx_slowclk vs Axi_Clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_lcd_driver/vcnt[9]~FF|CLK          
Path End      : u_axi4_ctrl/rframe_vsync_dly[0]~FF|D 
Launch Clock  : tx_slowclk (RISE)                    
Capture Clock : Axi_Clk (RISE)                       
Slack         : -2.730 (required time - arrival time)
Delay         : 2.211                                

Logic Level             : 3
Non-global nets on path : 3
Global nets on path     : 0

Launch Clock Path Delay        : 4.310
+ Clock To Q + Data Path Delay : 2.611
--------------------------------------
End-of-path arrival time       : 6.921

Constraint                     : 0.001
+ Capture Clock Path Delay     : 4.310
- Clock Uncertainty            : 0.120
--------------------------------------
End-of-path required time      : 4.191

Launch Clock Path
           name              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================
tx_slowclk                     inpad        0.000             0.000               0       (130,239)
tx_slowclk                     inpad        0.200             0.200               2       (130,239)
tx_slowclk                     net          0.320             0.520               2       (130,239)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__1|I                    gbuf         3.790             4.310               2       (129,239)
CLKBUF__1|O                    gbuf         0.000             4.310              98       (129,239)
tx_slowclk~O                   net          0.000             4.310              98       (129,239)
u_lcd_driver/vcnt[9]~FF|CLK    ff           0.000             4.310              98       (112,195)

Data Path
                name                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================
u_lcd_driver/vcnt[9]~FF|Q                ff          0.282             0.282              5        (112,195)
u_lcd_driver/vcnt[9]                     net         1.003             1.285              5        (112,195)
   Routing elements:
      Manhattan distance of X:2, Y:10
LUT__12811|in[3]                         lut         0.000             1.285              5        (110,205)
LUT__12811|out                           lut         0.000             1.285              2        (110,205)
n8417                                    net         0.604             1.889              2        (110,205)
   Routing elements:
      Manhattan distance of X:0, Y:3
LUT__12812|in[0]                         lut         0.000             1.889              2        (110,202)
LUT__12812|out                           lut         0.000             1.889              3        (110,202)
n8418                                    net         0.604             2.493              3        (110,202)
   Routing elements:
      Manhattan distance of X:0, Y:3
LUT__16508|in[0]                         lut         0.000             2.493              3        (110,199)
LUT__16508|out                           lut         0.000             2.493              2        (110,199)
u_axi4_ctrl/rframe_vsync_dly[0]~FF|D     ff          0.118             2.611              2        (110,199)

Capture Clock Path
                 name                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================
Axi_Clk                                   inpad        0.000             0.000               0       (130,238)
Axi_Clk                                   inpad        0.200             0.200               2       (130,238)
Axi_Clk                                   net          0.320             0.520               2       (130,238)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__0|I                               gbuf         3.790             4.310               2       (129,238)
CLKBUF__0|O                               gbuf         0.000             4.310             390       (129,238)
Axi_Clk~O                                 net          0.000             4.310             390       (129,238)
u_axi4_ctrl/rframe_vsync_dly[0]~FF|CLK    ff           0.000             4.310             390       (110,199)

################################################################################
Path Detail Report (Axi_Clk vs Axi_Clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : DdrCtrl_WREADY_0                    
Path End      : DdrCtrl_WLAST_0                     
Launch Clock  : Axi_Clk (RISE)                      
Capture Clock : Axi_Clk (RISE)                      
Slack         : 1.186 (required time - arrival time)
Delay         : 3.611                               

Logic Level             : 2
Non-global nets on path : 3
Global nets on path     : 0

Launch Clock Path Delay        :  0.000
+ Clock To Q + Data Path Delay :  3.611
+ Input Delay                  :  7.310
---------------------------------------
End-of-path arrival time       : 10.921

Constraint                     : 10.417
+ Capture Clock Path Delay     :  0.000
- Clock Uncertainty            :  0.120
- Output Delay                 : -1.810
---------------------------------------
End-of-path required time      : 12.107

Data Path
      name        model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================
DdrCtrl_WREADY_0    inpad        0.000             0.000              0         (130,85)
DdrCtrl_WREADY_0    inpad        0.200             0.200              4         (130,85)
DdrCtrl_WREADY_0    net          1.430             1.630              4         (130,85)
   Routing elements:
      Manhattan distance of X:11, Y:20
LUT__12804|in[0]    lut          0.000             1.630              4         (119,65)
LUT__12804|out      lut          0.000             1.630              3         (119,65)
n8412               net          0.456             2.086              3         (119,65)
   Routing elements:
      Manhattan distance of X:2, Y:0
LUT__12805|in[3]    lut          0.000             2.086              3         (121,65)
LUT__12805|out      lut          0.000             2.086              2         (121,65)
DdrCtrl_WLAST_0     net          1.325             3.411              2         (121,65)
   Routing elements:
      Manhattan distance of X:9, Y:48
DdrCtrl_WLAST_0     outpad       0.200             3.611              2         (130,17)
DdrCtrl_WLAST_0     outpad       0.000             3.611              0         (130,17)

################################################################################
Path Detail Report (Axi_Clk vs tx_slowclk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : Axi0ResetReg[2]~FF|CLK               
Path End      : u_lcd_driver/vcnt[8]~FF|SR           
Launch Clock  : Axi_Clk (RISE)                       
Capture Clock : tx_slowclk (RISE)                    
Slack         : -1.997 (required time - arrival time)
Delay         : 1.343                                

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 4.310
+ Clock To Q + Data Path Delay : 1.878
--------------------------------------
End-of-path arrival time       : 6.188

Constraint                     : 0.001
+ Capture Clock Path Delay     : 4.310
- Clock Uncertainty            : 0.120
--------------------------------------
End-of-path required time      : 4.191

Launch Clock Path
         name           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================
Axi_Clk                   inpad        0.000             0.000               0       (130,238)
Axi_Clk                   inpad        0.200             0.200               2       (130,238)
Axi_Clk                   net          0.320             0.520               2       (130,238)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__0|I               gbuf         3.790             4.310               2       (129,238)
CLKBUF__0|O               gbuf         0.000             4.310             390       (129,238)
Axi_Clk~O                 net          0.000             4.310             390       (129,238)
Axi0ResetReg[2]~FF|CLK    ff           0.000             4.310             390       (112,207)

Data Path
           name             model name   delay (ns)  cumulative delay (ns) pins on net    location
====================================================================================================
Axi0ResetReg[2]~FF|Q           ff          0.282             0.282              66       (112,207)
Axi0ResetReg[2]                net         1.343             1.625              66       (112,207)
   Routing elements:
      Manhattan distance of X:2, Y:9
u_lcd_driver/vcnt[8]~FF|SR     ff          0.253             1.878              66       (110,198)

Capture Clock Path
           name              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================
tx_slowclk                     inpad        0.000             0.000               0       (130,239)
tx_slowclk                     inpad        0.200             0.200               2       (130,239)
tx_slowclk                     net          0.320             0.520               2       (130,239)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__1|I                    gbuf         3.790             4.310               2       (129,239)
CLKBUF__1|O                    gbuf         0.000             4.310              98       (129,239)
tx_slowclk~O                   net          0.000             4.310              98       (129,239)
u_lcd_driver/vcnt[8]~FF|CLK    ff           0.000             4.310              98       (110,198)

################################################################################
Path Detail Report (Axi_Clk vs frame_pclk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_axi4_ctrl/wfifo_rst~FF|CLK                                
Path End      : u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.wr_rst[1]~FF|SR
Launch Clock  : Axi_Clk (RISE)                                              
Capture Clock : frame_pclk (RISE)                                           
Slack         : -1.684 (required time - arrival time)                       
Delay         : 1.030                                                       

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 4.310
+ Clock To Q + Data Path Delay : 1.565
--------------------------------------
End-of-path arrival time       : 5.875

Constraint                     : 0.001
+ Capture Clock Path Delay     : 4.310
- Clock Uncertainty            : 0.120
--------------------------------------
End-of-path required time      : 4.191

Launch Clock Path
            name              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================
Axi_Clk                         inpad        0.000             0.000               0       (130,238)
Axi_Clk                         inpad        0.200             0.200               2       (130,238)
Axi_Clk                         net          0.320             0.520               2       (130,238)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__0|I                     gbuf         3.790             4.310               2       (129,238)
CLKBUF__0|O                     gbuf         0.000             4.310             390       (129,238)
Axi_Clk~O                       net          0.000             4.310             390       (129,238)
u_axi4_ctrl/wfifo_rst~FF|CLK    ff           0.000             4.310             390       (110,98) 

Data Path
                            name                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================
u_axi4_ctrl/wfifo_rst~FF|Q                                       ff          0.282             0.282              5        (110,98) 
u_axi4_ctrl/wfifo_rst                                            net         1.030             1.312              5        (110,98) 
   Routing elements:
      Manhattan distance of X:0, Y:3
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.wr_rst[1]~FF|SR     ff          0.253             1.565              5        (110,101)

Capture Clock Path
                            name                               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================
frame_pclk                                                       inpad        0.000             0.000                0      (130,242)
frame_pclk                                                       inpad        0.200             0.200                2      (130,242)
frame_pclk                                                       net          0.320             0.520                2      (130,242)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__3|I                                                      gbuf         3.790             4.310                2      (129,242)
CLKBUF__3|O                                                      gbuf         0.000             4.310             2279      (129,242)
frame_pclk~O                                                     net          0.000             4.310             2279      (129,242)
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.wr_rst[1]~FF|CLK    ff           0.000             4.310             2279      (110,101)

################################################################################
Path Detail Report (tx_slowclk vs tx_slowclk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_lcd_driver/hcnt[7]~FF|CLK                                    
Path End      : u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12|RE
Launch Clock  : tx_slowclk (RISE)                                              
Capture Clock : tx_slowclk (RISE)                                              
Slack         : 8.467 (required time - arrival time)                           
Delay         : 11.294                                                         

Logic Level             : 5
Non-global nets on path : 6
Global nets on path     : 0

Launch Clock Path Delay        :  4.310
+ Clock To Q + Data Path Delay : 12.246
---------------------------------------
End-of-path arrival time       : 16.556

Constraint                     : 20.833
+ Capture Clock Path Delay     :  4.310
- Clock Uncertainty            :  0.120
---------------------------------------
End-of-path required time      : 25.023

Launch Clock Path
           name              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================
tx_slowclk                     inpad        0.000             0.000               0       (130,239)
tx_slowclk                     inpad        0.200             0.200               2       (130,239)
tx_slowclk                     net          0.320             0.520               2       (130,239)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__1|I                    gbuf         3.790             4.310               2       (129,239)
CLKBUF__1|O                    gbuf         0.000             4.310              98       (129,239)
tx_slowclk~O                   net          0.000             4.310              98       (129,239)
u_lcd_driver/hcnt[7]~FF|CLK    ff           0.000             4.310              98       (112,206)

Data Path
                             name                                model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================
u_lcd_driver/hcnt[7]~FF|Q                                       ff              0.282             0.282               5       (112,206)
u_lcd_driver/hcnt[7]                                            net             1.715             1.997               5       (112,206)
   Routing elements:
      Manhattan distance of X:3, Y:7
LUT__12813|in[1]                                                lut             0.000             1.997               5       (109,213)
LUT__12813|out                                                  lut             0.000             1.997               2       (109,213)
n8419                                                           net             1.266             3.263               2       (109,213)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__12815|in[1]                                                lut             0.000             3.263               2       (109,212)
LUT__12815|out                                                  lut             0.000             3.263               2       (109,212)
n8421                                                           net             1.287             4.550               2       (109,212)
   Routing elements:
      Manhattan distance of X:3, Y:15
LUT__12816|in[0]                                                lut             0.000             4.550               2       (106,197)
LUT__12816|out                                                  lut             0.000             4.550               2       (106,197)
n8422                                                           net             0.534             5.084               2       (106,197)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__12817|in[2]                                                lut             0.000             5.084               2       (106,198)
LUT__12817|out                                                  lut             0.000             5.084              20       (106,198)
lvds_tx2_DATA[0]                                                net             3.527             8.611              20       (106,198)
   Routing elements:
      Manhattan distance of X:5, Y:183
LUT__16563|in[0]                                                lut             0.000             8.611              20       (111,15) 
LUT__16563|out                                                  lut             0.000             8.611              32       (111,15) 
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/rd_en_int                  net             2.965            11.576              32       (111,15) 
   Routing elements:
      Manhattan distance of X:12, Y:13
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12|RE ram_4096x20     0.670            12.246              32       (123,2)  

Capture Clock Path
                              name                                 model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================
tx_slowclk                                                        inpad           0.000             0.000               0       (130,239)
tx_slowclk                                                        inpad           0.200             0.200               2       (130,239)
tx_slowclk                                                        net             0.320             0.520               2       (130,239)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__1|I                                                       gbuf            3.790             4.310               2       (129,239)
CLKBUF__1|O                                                       gbuf            0.000             4.310              98       (129,239)
tx_slowclk~O                                                      net             0.000             4.310              98       (129,239)
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12|RCLK ram_4096x20     0.000             4.310              98       (123,2)  

################################################################################
Path Detail Report (frame_pclk vs Axi_Clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[3]~FF|CLK         
Path End      : u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][3]~FF|D
Launch Clock  : frame_pclk (RISE)                                                                             
Capture Clock : Axi_Clk (RISE)                                                                                
Slack         : -1.122 (required time - arrival time)                                                         
Delay         : 0.603                                                                                         

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 4.310
+ Clock To Q + Data Path Delay : 1.003
--------------------------------------
End-of-path arrival time       : 5.313

Constraint                     : 0.001
+ Capture Clock Path Delay     : 4.310
- Clock Uncertainty            : 0.120
--------------------------------------
End-of-path required time      : 4.191

Launch Clock Path
                                        name                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================
frame_pclk                                                                               inpad        0.000             0.000                0      (130,242)
frame_pclk                                                                               inpad        0.200             0.200                2      (130,242)
frame_pclk                                                                               net          0.320             0.520                2      (130,242)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__3|I                                                                              gbuf         3.790             4.310                2      (129,242)
CLKBUF__3|O                                                                              gbuf         0.000             4.310             2279      (129,242)
frame_pclk~O                                                                             net          0.000             4.310             2279      (129,242)
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[3]~FF|CLK    ff           0.000             4.310             2279      (106,67) 

Data Path
                                             name                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[3]~FF|Q                ff          0.282             0.282              2         (106,67)
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[3]                     net         0.603             0.885              2         (106,67)
   Routing elements:
      Manhattan distance of X:0, Y:2
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][3]~FF|D     ff          0.118             1.003              2         (106,69)

Capture Clock Path
                                              name                                                model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================
Axi_Clk                                                                                             inpad        0.000             0.000               0       (130,238)
Axi_Clk                                                                                             inpad        0.200             0.200               2       (130,238)
Axi_Clk                                                                                             net          0.320             0.520               2       (130,238)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__0|I                                                                                         gbuf         3.790             4.310               2       (129,238)
CLKBUF__0|O                                                                                         gbuf         0.000             4.310             390       (129,238)
Axi_Clk~O                                                                                           net          0.000             4.310             390       (129,238)
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][3]~FF|CLK    ff           0.000             4.310             390       (106,69) 

################################################################################
Path Detail Report (frame_pclk vs frame_pclk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : database_0/data_ram2/ram__D$b3e12|RCLK       
Path End      : u_VsyHsyGenerator/picture/colorInRam[12]~FF|D
Launch Clock  : frame_pclk (RISE)                            
Capture Clock : frame_pclk (RISE)                            
Slack         : 1.360 (required time - arrival time)         
Delay         : 10.620                                       

Logic Level             : 8
Non-global nets on path : 9
Global nets on path     : 0

Launch Clock Path Delay        :  4.310
+ Clock To Q + Data Path Delay : 13.558
---------------------------------------
End-of-path arrival time       : 17.868

Constraint                     : 15.038
+ Capture Clock Path Delay     :  4.310
- Clock Uncertainty            :  0.120
---------------------------------------
End-of-path required time      : 19.228

Launch Clock Path
                 name                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================
frame_pclk                             inpad           0.000             0.000                0      (130,242)
frame_pclk                             inpad           0.200             0.200                2      (130,242)
frame_pclk                             net             0.320             0.520                2      (130,242)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__3|I                            gbuf            3.790             4.310                2      (129,242)
CLKBUF__3|O                            gbuf            0.000             4.310             2279      (129,242)
frame_pclk~O                           net             0.000             4.310             2279      (129,242)
database_0/data_ram2/ram__D$b3e12|RCLK ram_4096x20     0.000             4.310             2279      (73,42)  

Data Path
                    name                       model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================
database_0/data_ram2/ram__D$b3e12|RDATA[10]   ram_4096x20     2.820             2.820              2        (73,42)  
database_0/data_ram2/n188                     net             2.629             5.449              2        (73,42)  
   Routing elements:
      Manhattan distance of X:3, Y:113
LUT__14840|in[0]                              lut             0.000             5.449              2        (70,155) 
LUT__14840|out                                lut             0.000             5.449              2        (70,155) 
n9507                                         net             2.075             7.524              2        (70,155) 
   Routing elements:
      Manhattan distance of X:38, Y:80
LUT__14841|in[0]                              lut             0.000             7.524              2        (32,235) 
LUT__14841|out                                lut             0.000             7.524              2        (32,235) 
n9508                                         net             1.097             8.621              2        (32,235) 
   Routing elements:
      Manhattan distance of X:16, Y:10
LUT__14842|in[3]                              lut             0.000             8.621              2        (48,245) 
LUT__14842|out                                lut             0.000             8.621              2        (48,245) 
n9509                                         net             0.554             9.175              2        (48,245) 
   Routing elements:
      Manhattan distance of X:16, Y:0
LUT__14854|in[3]                              lut             0.000             9.175              2        (64,245) 
LUT__14854|out                                lut             0.000             9.175              5        (64,245) 
n6490                                         net             0.984            10.159              5        (64,245) 
   Routing elements:
      Manhattan distance of X:0, Y:18
LUT__15127|in[2]                              lut             0.000            10.159              5        (64,227) 
LUT__15127|out                                lut             0.000            10.159              2        (64,227) 
n9729                                         net             0.559            10.718              2        (64,227) 
   Routing elements:
      Manhattan distance of X:3, Y:0
LUT__15128|in[1]                              lut             0.000            10.718              2        (67,227) 
LUT__15128|out                                lut             0.000            10.718              6        (67,227) 
n9730                                         net             1.058            11.776              6        (67,227) 
   Routing elements:
      Manhattan distance of X:4, Y:1
LUT__15130|in[0]                              lut             0.000            11.776              6        (71,226) 
LUT__15130|out                                lut             0.000            11.776              2        (71,226) 
n6559                                         net             1.211            12.987              2        (71,226) 
   Routing elements:
      Manhattan distance of X:57, Y:0
database_0/dlatchrs_146/i13|in[0]             lut             0.000            12.987              2        (128,226)
database_0/dlatchrs_146/i13|out               lut             0.453            13.440              3        (128,226)
u_VsyHsyGenerator/picture/colorInRam[12]~FF|D ff              0.118            13.558              3        (128,226)

Capture Clock Path
                     name                        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================
frame_pclk                                         inpad        0.000             0.000                0      (130,242)
frame_pclk                                         inpad        0.200             0.200                2      (130,242)
frame_pclk                                         net          0.320             0.520                2      (130,242)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__3|I                                        gbuf         3.790             4.310                2      (129,242)
CLKBUF__3|O                                        gbuf         0.000             4.310             2279      (129,242)
frame_pclk~O                                       net          0.000             4.310             2279      (129,242)
u_VsyHsyGenerator/picture/colorInRam[12]~FF|CLK    ff           0.000             4.310             2279      (128,226)

################################################################################
Path Detail Report (frame_pclk vs adc_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_interpolation/src/currentState[1]~FF|CLK
Path End      : u_FIFO_DATA_RECV/rd_en~FF|D               
Launch Clock  : frame_pclk (RISE)                         
Capture Clock : adc_clk (RISE)                            
Slack         : 1.548 (required time - arrival time)      
Delay         : 5.451                                     

Logic Level             : 8
Non-global nets on path : 8
Global nets on path     : 0

Launch Clock Path Delay        :  4.310
+ Clock To Q + Data Path Delay :  5.851
---------------------------------------
End-of-path arrival time       : 10.161

Constraint                     :  7.519
+ Capture Clock Path Delay     :  4.310
- Clock Uncertainty            :  0.120
---------------------------------------
End-of-path required time      : 11.709

Launch Clock Path
                   name                     model name   delay (ns)  cumulative delay (ns) pins on net    location
====================================================================================================================
frame_pclk                                    inpad        0.000             0.000                0      (130,242)
frame_pclk                                    inpad        0.200             0.200                2      (130,242)
frame_pclk                                    net          0.320             0.520                2      (130,242)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__3|I                                   gbuf         3.790             4.310                2      (129,242)
CLKBUF__3|O                                   gbuf         0.000             4.310             2279      (129,242)
frame_pclk~O                                  net          0.000             4.310             2279      (129,242)
u_interpolation/src/currentState[1]~FF|CLK    ff           0.000             4.310             2279      (58,61)  

Data Path
                    name                      model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================
u_interpolation/src/currentState[1]~FF|Q        ff           0.282             0.282              20        (58,61)
u_interpolation/src/currentState[1]             net          1.599             1.881              20        (58,61)
   Routing elements:
      Manhattan distance of X:1, Y:23
LUT__13072|in[3]                                lut          0.000             1.881              20        (59,38)
LUT__13072|out                                  lut          0.000             1.881               4        (59,38)
n4937                                           net          1.024             2.905               4        (59,38)
   Routing elements:
      Manhattan distance of X:3, Y:16
u_interpolation/src/add_12/i3|I1                adder        0.223             3.128               4        (56,54)
u_interpolation/src/add_12/i3|CO                adder        0.000             3.128               2        (56,54)
n562                                            net          0.000             3.128               2        (56,54)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_interpolation/src/add_12/i4|CI                adder        0.050             3.178               2        (56,55)
u_interpolation/src/add_12/i4|CO                adder        0.000             3.178               2        (56,55)
n11155                                          net          0.000             3.178               2        (56,55)
   Routing elements:
      Manhattan distance of X:0, Y:1
AUX_ADD_CO__u_interpolation/src/add_12/i4|CI    adder        0.190             3.368               2        (56,56)
AUX_ADD_CO__u_interpolation/src/add_12/i4|O     adder        0.000             3.368               2        (56,56)
n560                                            net          0.559             3.927               2        (56,56)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__12928|in[1]                                lut          0.000             3.927               2        (56,57)
LUT__12928|out                                  lut          0.000             3.927               2        (56,57)
n8487                                           net          0.587             4.514               2        (56,57)
   Routing elements:
      Manhattan distance of X:1, Y:0
LUT__12929|in[0]                                lut          0.000             4.514               2        (55,57)
LUT__12929|out                                  lut          0.000             4.514               3        (55,57)
n8488                                           net          0.521             5.035               3        (55,57)
   Routing elements:
      Manhattan distance of X:0, Y:9
LUT__12930|in[2]                                lut          0.000             5.035               3        (55,66)
LUT__12930|out                                  lut          0.000             5.035              19        (55,66)
src_in_ready                                    net          0.698             5.733              19        (55,66)
   Routing elements:
      Manhattan distance of X:9, Y:0
LUT__12932|in[0]                                lut          0.000             5.733              19        (64,66)
LUT__12932|out                                  lut          0.000             5.733               2        (64,66)
u_FIFO_DATA_RECV/rd_en~FF|D                     ff           0.118             5.851               2        (64,66)

Capture Clock Path
            name               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================
adc_clk                          inpad        0.000             0.000               0       (130,243)
adc_clk                          inpad        0.200             0.200               2       (130,243)
adc_clk                          net          0.320             0.520               2       (130,243)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__2|I                      gbuf         3.790             4.310               2       (129,243)
CLKBUF__2|O                      gbuf         0.000             4.310             169       (129,243)
adc_clk~O                        net          0.000             4.310             169       (129,243)
u_FIFO_DATA_RECV/rd_en~FF|CLK    ff           0.000             4.310             169       (64,66)  

################################################################################
Path Detail Report (adc_clk vs frame_pclk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_FIFO_DATA_RECV/state[0]~FF|CLK    
Path End      : u_FIFO_DATA_RECV/read_cnt[0]~FF|D   
Launch Clock  : adc_clk (RISE)                      
Capture Clock : frame_pclk (RISE)                   
Slack         : 1.447 (required time - arrival time)
Delay         : 5.552                               

Logic Level             : 3
Non-global nets on path : 3
Global nets on path     : 0

Launch Clock Path Delay        :  4.310
+ Clock To Q + Data Path Delay :  5.952
---------------------------------------
End-of-path arrival time       : 10.262

Constraint                     :  7.519
+ Capture Clock Path Delay     :  4.310
- Clock Uncertainty            :  0.120
---------------------------------------
End-of-path required time      : 11.709

Launch Clock Path
              name                model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================
adc_clk                             inpad        0.000             0.000               0       (130,243)
adc_clk                             inpad        0.200             0.200               2       (130,243)
adc_clk                             net          0.320             0.520               2       (130,243)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__2|I                         gbuf         3.790             4.310               2       (129,243)
CLKBUF__2|O                         gbuf         0.000             4.310             169       (129,243)
adc_clk~O                           net          0.000             4.310             169       (129,243)
u_FIFO_DATA_RECV/state[0]~FF|CLK    ff           0.000             4.310             169       (64,58)  

Data Path
              name                 model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================
u_FIFO_DATA_RECV/state[0]~FF|Q        ff          0.282             0.282               9        (64,58) 
u_FIFO_DATA_RECV/state[0]             net         1.141             1.423               9        (64,58) 
   Routing elements:
      Manhattan distance of X:1, Y:2
LUT__12931|in[0]                      lut         0.000             1.423               9        (65,56) 
LUT__12931|out                        lut         0.000             1.423               4        (65,56) 
n8489                                 net         2.298             3.721               4        (65,56) 
   Routing elements:
      Manhattan distance of X:1, Y:111
LUT__12938|in[3]                      lut         0.000             3.721               4        (64,167)
LUT__12938|out                        lut         0.000             3.721              13        (64,167)
n8494                                 net         2.113             5.834              13        (64,167)
   Routing elements:
      Manhattan distance of X:2, Y:101
LUT__12940|in[0]                      lut         0.000             5.834              13        (66,66) 
LUT__12940|out                        lut         0.000             5.834               2        (66,66) 
u_FIFO_DATA_RECV/read_cnt[0]~FF|D     ff          0.118             5.952               2        (66,66) 

Capture Clock Path
               name                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================
frame_pclk                             inpad        0.000             0.000                0      (130,242)
frame_pclk                             inpad        0.200             0.200                2      (130,242)
frame_pclk                             net          0.320             0.520                2      (130,242)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__3|I                            gbuf         3.790             4.310                2      (129,242)
CLKBUF__3|O                            gbuf         0.000             4.310             2279      (129,242)
frame_pclk~O                           net          0.000             4.310             2279      (129,242)
u_FIFO_DATA_RECV/read_cnt[0]~FF|CLK    ff           0.000             4.310             2279      (66,66)  

################################################################################
Path Detail Report (adc_clk vs adc_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_DDS/inc_value[3]~FF|CLK           
Path End      : wave_data[7]~FF|D                   
Launch Clock  : adc_clk (RISE)                      
Capture Clock : adc_clk (RISE)                      
Slack         : 1.083 (required time - arrival time)
Delay         : 5.916                               

Logic Level             : 11
Non-global nets on path : 11
Global nets on path     :  0

Launch Clock Path Delay        :  4.310
+ Clock To Q + Data Path Delay :  6.316
---------------------------------------
End-of-path arrival time       : 10.626

Constraint                     :  7.519
+ Capture Clock Path Delay     :  4.310
- Clock Uncertainty            :  0.120
---------------------------------------
End-of-path required time      : 11.709

Launch Clock Path
          name             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================
adc_clk                      inpad        0.000             0.000               0       (130,243)
adc_clk                      inpad        0.200             0.200               2       (130,243)
adc_clk                      net          0.320             0.520               2       (130,243)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__2|I                  gbuf         3.790             4.310               2       (129,243)
CLKBUF__2|O                  gbuf         0.000             4.310             169       (129,243)
adc_clk~O                    net          0.000             4.310             169       (129,243)
u_DDS/inc_value[3]~FF|CLK    ff           0.000             4.310             169       (38,33)  

Data Path
          name             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================
u_DDS/inc_value[3]~FF|Q      ff           0.282             0.282              28        (38,33)
u_DDS/inc_value[3]           net          1.143             1.425              28        (38,33)
   Routing elements:
      Manhattan distance of X:0, Y:18
LUT__12854|in[1]             lut          0.000             1.425              28        (38,15)
LUT__12854|out               lut          0.000             1.425               3        (38,15)
n8438                        net          0.707             2.132               3        (38,15)
   Routing elements:
      Manhattan distance of X:0, Y:5
LUT__16742|in[0]             lut          0.000             2.132               3        (38,20)
LUT__16742|out               lut          0.000             2.132               3        (38,20)
n11103                       net          0.453             2.585               3        (38,20)
   Routing elements:
      Manhattan distance of X:2, Y:0
LUT__16745|in[3]             lut          0.000             2.585               3        (40,20)
LUT__16745|out               lut          0.000             2.585               4        (40,20)
n11105                       net          1.099             3.684               4        (40,20)
   Routing elements:
      Manhattan distance of X:4, Y:5
LUT__16764|in[0]             lut          0.000             3.684               4        (44,25)
LUT__16764|out               lut          0.000             3.684               2        (44,25)
n11122                       net          0.875             4.559               2        (44,25)
   Routing elements:
      Manhattan distance of X:0, Y:11
LUT__16765|in[2]             lut          0.000             4.559               2        (44,14)
LUT__16765|out               lut          0.000             4.559               2        (44,14)
n8347                        net          0.380             4.939               2        (44,14)
   Routing elements:
      Manhattan distance of X:1, Y:0
u_DDS/add_9/i4|I0            adder        0.220             5.159               2        (43,14)
u_DDS/add_9/i4|CO            adder        0.000             5.159               2        (43,14)
n4271                        net          0.000             5.159               2        (43,14)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_DDS/add_9/i5|CI            adder        0.189             5.348               2        (43,15)
u_DDS/add_9/i5|O             adder        0.000             5.348               2        (43,15)
n4268                        net          0.337             5.685               2        (43,15)
   Routing elements:
      Manhattan distance of X:3, Y:0
u_DDS/sub_129/add_2/i5|I1    adder        0.223             5.908               2        (46,15)
u_DDS/sub_129/add_2/i5|CO    adder        0.000             5.908               2        (46,15)
n4247                        net          0.000             5.908               2        (46,15)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_DDS/sub_129/add_2/i6|CI    adder        0.050             5.958               2        (46,16)
u_DDS/sub_129/add_2/i6|CO    adder        0.000             5.958               2        (46,16)
n4245                        net          0.000             5.958               2        (46,16)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_DDS/sub_129/add_2/i7|CI    adder        0.050             6.008               2        (46,17)
u_DDS/sub_129/add_2/i7|CO    adder        0.000             6.008               2        (46,17)
n4243                        net          0.000             6.008               2        (46,17)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_DDS/sub_129/add_2/i8|CI    adder        0.190             6.198               2        (46,18)
u_DDS/sub_129/add_2/i8|O     adder        0.000             6.198               2        (46,18)
wave_data[7]~FF|D            ff           0.118             6.316               2        (46,18)

Capture Clock Path
       name          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================
adc_clk                inpad        0.000             0.000               0       (130,243)
adc_clk                inpad        0.200             0.200               2       (130,243)
adc_clk                net          0.320             0.520               2       (130,243)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__2|I            gbuf         3.790             4.310               2       (129,243)
CLKBUF__2|O            gbuf         0.000             4.310             169       (129,243)
adc_clk~O              net          0.000             4.310             169       (129,243)
wave_data[7]~FF|CLK    ff           0.000             4.310             169       (46,18)  

---------- Path Details for Max Critical Paths (end) ---------------

---------- 4. Path Details for Min Critical Paths (begin) ----------

################################################################################
Path Detail Report (Axi_Clk vs Axi_Clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : DdrCtrl_ATYPE_0~FF|CLK               
Path End      : DdrCtrl_ATYPE_0                      
Launch Clock  : Axi_Clk (RISE)                       
Capture Clock : Axi_Clk (RISE)                       
Slack         : -0.093 (arrival time - required time)
Delay         : 0.326                                

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 2.155
+ Clock To Q + Data Path Delay : 0.467
--------------------------------------
End-of-path arrival time       : 2.622

Constraint                     :  0.000
+ Capture Clock Path Delay     :  0.000
+ Clock Uncertainty            :  0.060
- Output Delay                 : -2.655
---------------------------------------
End-of-path required time      :  2.715

Launch Clock Path
         name           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================
Axi_Clk                   inpad        0.000             0.000               0       (130,238)
Axi_Clk                   inpad        0.100             0.100               2       (130,238)
Axi_Clk                   net          0.160             0.260               2       (130,238)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__0|I               gbuf         1.895             2.155               2       (129,238)
CLKBUF__0|O               gbuf         0.000             2.155             390       (129,238)
Axi_Clk~O                 net          0.000             2.155             390       (129,238)
DdrCtrl_ATYPE_0~FF|CLK    ff           0.000             2.155             390       (126,97) 

Data Path
        name          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================
DdrCtrl_ATYPE_0~FF|Q    ff           0.141             0.141              2         (126,97)
DdrCtrl_ATYPE_0         net          0.226             0.367              2         (126,97)
   Routing elements:
      Manhattan distance of X:4, Y:0
DdrCtrl_ATYPE_0         outpad       0.100             0.467              2         (130,97)
DdrCtrl_ATYPE_0         outpad       0.000             0.467              0         (130,97)

################################################################################
Path Detail Report (Axi_Clk vs tx_slowclk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[1]~FF|CLK         
Path End      : u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][1]~FF|D
Launch Clock  : Axi_Clk (RISE)                                                                                
Capture Clock : tx_slowclk (RISE)                                                                             
Slack         : 0.309 (arrival time - required time)                                                          
Delay         : 0.228                                                                                         

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 2.155
+ Clock To Q + Data Path Delay : 0.369
--------------------------------------
End-of-path arrival time       : 2.524

Constraint                     : 0.000
+ Capture Clock Path Delay     : 2.155
+ Clock Uncertainty            : 0.060
--------------------------------------
End-of-path required time      : 2.215

Launch Clock Path
                                        name                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================
Axi_Clk                                                                                  inpad        0.000             0.000               0       (130,238)
Axi_Clk                                                                                  inpad        0.100             0.100               2       (130,238)
Axi_Clk                                                                                  net          0.160             0.260               2       (130,238)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__0|I                                                                              gbuf         1.895             2.155               2       (129,238)
CLKBUF__0|O                                                                              gbuf         0.000             2.155             390       (129,238)
Axi_Clk~O                                                                                net          0.000             2.155             390       (129,238)
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[1]~FF|CLK    ff           0.000             2.155             390       (114,35) 

Data Path
                                             name                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[1]~FF|Q                ff          0.141             0.141              2         (114,35)
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[1]                     net         0.228             0.369              2         (114,35)
   Routing elements:
      Manhattan distance of X:2, Y:0
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][1]~FF|D     ff          0.000             0.369              2         (116,35)

Capture Clock Path
                                              name                                                model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================
tx_slowclk                                                                                          inpad        0.000             0.000               0       (130,239)
tx_slowclk                                                                                          inpad        0.100             0.100               2       (130,239)
tx_slowclk                                                                                          net          0.160             0.260               2       (130,239)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__1|I                                                                                         gbuf         1.895             2.155               2       (129,239)
CLKBUF__1|O                                                                                         gbuf         0.000             2.155              98       (129,239)
tx_slowclk~O                                                                                        net          0.000             2.155              98       (129,239)
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][1]~FF|CLK    ff           0.000             2.155              98       (116,35) 

################################################################################
Path Detail Report (Axi_Clk vs frame_pclk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[9]~FF|CLK          
Path End      : u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][9]~FF|D
Launch Clock  : Axi_Clk (RISE)                                                                                 
Capture Clock : frame_pclk (RISE)                                                                              
Slack         : 0.329 (arrival time - required time)                                                           
Delay         : 0.248                                                                                          

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 2.155
+ Clock To Q + Data Path Delay : 0.389
--------------------------------------
End-of-path arrival time       : 2.544

Constraint                     : 0.000
+ Capture Clock Path Delay     : 2.155
+ Clock Uncertainty            : 0.060
--------------------------------------
End-of-path required time      : 2.215

Launch Clock Path
                                        name                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================
Axi_Clk                                                                                  inpad        0.000             0.000               0       (130,238)
Axi_Clk                                                                                  inpad        0.100             0.100               2       (130,238)
Axi_Clk                                                                                  net          0.160             0.260               2       (130,238)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__0|I                                                                              gbuf         1.895             2.155               2       (129,238)
CLKBUF__0|O                                                                              gbuf         0.000             2.155             390       (129,238)
Axi_Clk~O                                                                                net          0.000             2.155             390       (129,238)
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[9]~FF|CLK    ff           0.000             2.155             390       (108,84) 

Data Path
                                             name                                                model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[9]~FF|Q                 ff          0.141             0.141              2         (108,84)
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[9]                      net         0.248             0.389              2         (108,84)
   Routing elements:
      Manhattan distance of X:0, Y:3
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][9]~FF|D     ff          0.000             0.389              2         (108,87)

Capture Clock Path
                                              name                                                 model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================
frame_pclk                                                                                           inpad        0.000             0.000                0      (130,242)
frame_pclk                                                                                           inpad        0.100             0.100                2      (130,242)
frame_pclk                                                                                           net          0.160             0.260                2      (130,242)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__3|I                                                                                          gbuf         1.895             2.155                2      (129,242)
CLKBUF__3|O                                                                                          gbuf         0.000             2.155             2279      (129,242)
frame_pclk~O                                                                                         net          0.000             2.155             2279      (129,242)
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][9]~FF|CLK    ff           0.000             2.155             2279      (108,87) 

################################################################################
Path Detail Report (tx_slowclk vs Axi_Clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[11]~FF|CLK          
Path End      : u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][11]~FF|D
Launch Clock  : tx_slowclk (RISE)                                                                               
Capture Clock : Axi_Clk (RISE)                                                                                  
Slack         : 0.307 (arrival time - required time)                                                            
Delay         : 0.226                                                                                           

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 2.155
+ Clock To Q + Data Path Delay : 0.367
--------------------------------------
End-of-path arrival time       : 2.522

Constraint                     : 0.000
+ Capture Clock Path Delay     : 2.155
+ Clock Uncertainty            : 0.060
--------------------------------------
End-of-path required time      : 2.215

Launch Clock Path
                                         name                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================
tx_slowclk                                                                                inpad        0.000             0.000               0       (130,239)
tx_slowclk                                                                                inpad        0.100             0.100               2       (130,239)
tx_slowclk                                                                                net          0.160             0.260               2       (130,239)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__1|I                                                                               gbuf         1.895             2.155               2       (129,239)
CLKBUF__1|O                                                                               gbuf         0.000             2.155              98       (129,239)
tx_slowclk~O                                                                              net          0.000             2.155              98       (129,239)
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[11]~FF|CLK    ff           0.000             2.155              98       (108,15) 

Data Path
                                              name                                                model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[11]~FF|Q                 ff          0.141             0.141              2         (108,15)
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[11]                      net         0.226             0.367              2         (108,15)
   Routing elements:
      Manhattan distance of X:2, Y:0
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][11]~FF|D     ff          0.000             0.367              2         (110,15)

Capture Clock Path
                                               name                                                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================
Axi_Clk                                                                                               inpad        0.000             0.000               0       (130,238)
Axi_Clk                                                                                               inpad        0.100             0.100               2       (130,238)
Axi_Clk                                                                                               net          0.160             0.260               2       (130,238)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__0|I                                                                                           gbuf         1.895             2.155               2       (129,238)
CLKBUF__0|O                                                                                           gbuf         0.000             2.155             390       (129,238)
Axi_Clk~O                                                                                             net          0.000             2.155             390       (129,238)
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][11]~FF|CLK    ff           0.000             2.155             390       (110,15) 

################################################################################
Path Detail Report (tx_slowclk vs tx_slowclk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_lcd_driver/hcnt[0]~FF|CLK         
Path End      : u_lcd_driver/hcnt[0]~FF|D           
Launch Clock  : tx_slowclk (RISE)                   
Capture Clock : tx_slowclk (RISE)                   
Slack         : 0.307 (arrival time - required time)
Delay         : 0.226                               

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 2.155
+ Clock To Q + Data Path Delay : 0.367
--------------------------------------
End-of-path arrival time       : 2.522

Constraint                     : 0.000
+ Capture Clock Path Delay     : 2.155
+ Clock Uncertainty            : 0.060
--------------------------------------
End-of-path required time      : 2.215

Launch Clock Path
           name              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================
tx_slowclk                     inpad        0.000             0.000               0       (130,239)
tx_slowclk                     inpad        0.100             0.100               2       (130,239)
tx_slowclk                     net          0.160             0.260               2       (130,239)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__1|I                    gbuf         1.895             2.155               2       (129,239)
CLKBUF__1|O                    gbuf         0.000             2.155              98       (129,239)
tx_slowclk~O                   net          0.000             2.155              98       (129,239)
u_lcd_driver/hcnt[0]~FF|CLK    ff           0.000             2.155              98       (112,208)

Data Path
          name             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================
u_lcd_driver/hcnt[0]~FF|Q     ff          0.141             0.141              4        (112,208)
u_lcd_driver/hcnt[0]          net         0.226             0.367              4        (112,208)
LUT__16717|in[3]              lut         0.000             0.367              4        (112,208)
LUT__16717|out                lut         0.000             0.367              2        (112,208)
u_lcd_driver/hcnt[0]~FF|D     ff          0.000             0.367              2        (112,208)

Capture Clock Path
           name              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================
tx_slowclk                     inpad        0.000             0.000               0       (130,239)
tx_slowclk                     inpad        0.100             0.100               2       (130,239)
tx_slowclk                     net          0.160             0.260               2       (130,239)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__1|I                    gbuf         1.895             2.155               2       (129,239)
CLKBUF__1|O                    gbuf         0.000             2.155              98       (129,239)
tx_slowclk~O                   net          0.000             2.155              98       (129,239)
u_lcd_driver/hcnt[0]~FF|CLK    ff           0.000             2.155              98       (112,208)

################################################################################
Path Detail Report (frame_pclk vs Axi_Clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[9]~FF|CLK         
Path End      : u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][9]~FF|D
Launch Clock  : frame_pclk (RISE)                                                                             
Capture Clock : Axi_Clk (RISE)                                                                                
Slack         : 0.309 (arrival time - required time)                                                          
Delay         : 0.228                                                                                         

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 2.155
+ Clock To Q + Data Path Delay : 0.369
--------------------------------------
End-of-path arrival time       : 2.524

Constraint                     : 0.000
+ Capture Clock Path Delay     : 2.155
+ Clock Uncertainty            : 0.060
--------------------------------------
End-of-path required time      : 2.215

Launch Clock Path
                                        name                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================
frame_pclk                                                                               inpad        0.000             0.000                0      (130,242)
frame_pclk                                                                               inpad        0.100             0.100                2      (130,242)
frame_pclk                                                                               net          0.160             0.260                2      (130,242)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__3|I                                                                              gbuf         1.895             2.155                2      (129,242)
CLKBUF__3|O                                                                              gbuf         0.000             2.155             2279      (129,242)
frame_pclk~O                                                                             net          0.000             2.155             2279      (129,242)
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[9]~FF|CLK    ff           0.000             2.155             2279      (114,60) 

Data Path
                                             name                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[9]~FF|Q                ff          0.141             0.141              2         (114,60)
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[9]                     net         0.228             0.369              2         (114,60)
   Routing elements:
      Manhattan distance of X:2, Y:0
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][9]~FF|D     ff          0.000             0.369              2         (116,60)

Capture Clock Path
                                              name                                                model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================
Axi_Clk                                                                                             inpad        0.000             0.000               0       (130,238)
Axi_Clk                                                                                             inpad        0.100             0.100               2       (130,238)
Axi_Clk                                                                                             net          0.160             0.260               2       (130,238)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__0|I                                                                                         gbuf         1.895             2.155               2       (129,238)
CLKBUF__0|O                                                                                         gbuf         0.000             2.155             390       (129,238)
Axi_Clk~O                                                                                           net          0.000             2.155             390       (129,238)
u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][9]~FF|CLK    ff           0.000             2.155             390       (116,60) 

################################################################################
Path Detail Report (frame_pclk vs frame_pclk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : database_0/waddr[3]~FF|CLK               
Path End      : database_0/data_ram0/ram__D$b02|WADDR[11]
Launch Clock  : frame_pclk (RISE)                        
Capture Clock : frame_pclk (RISE)                        
Slack         : 0.188 (arrival time - required time)     
Delay         : 0.272                                    

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 2.155
+ Clock To Q + Data Path Delay : 0.248
--------------------------------------
End-of-path arrival time       : 2.403

Constraint                     : 0.000
+ Capture Clock Path Delay     : 2.155
+ Clock Uncertainty            : 0.060
--------------------------------------
End-of-path required time      : 2.215

Launch Clock Path
           name             model name   delay (ns)  cumulative delay (ns) pins on net    location
====================================================================================================
frame_pclk                    inpad        0.000             0.000                0      (130,242)
frame_pclk                    inpad        0.100             0.100                2      (130,242)
frame_pclk                    net          0.160             0.260                2      (130,242)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__3|I                   gbuf         1.895             2.155                2      (129,242)
CLKBUF__3|O                   gbuf         0.000             2.155             2279      (129,242)
frame_pclk~O                  net          0.000             2.155             2279      (129,242)
database_0/waddr[3]~FF|CLK    ff           0.000             2.155             2279      (52,241) 

Data Path
                  name                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================
database_0/waddr[3]~FF|Q                  ff               0.141            0.141              3         (52,241)
database_0/waddr[3]                       net              0.272            0.413              3         (52,241)
   Routing elements:
      Manhattan distance of X:5, Y:19
database_0/data_ram0/ram__D$b02|WADDR[11] ram_4096x20     -0.165            0.248              3         (57,222)

Capture Clock Path
                name                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================
frame_pclk                           inpad           0.000             0.000                0      (130,242)
frame_pclk                           inpad           0.100             0.100                2      (130,242)
frame_pclk                           net             0.160             0.260                2      (130,242)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__3|I                          gbuf            1.895             2.155                2      (129,242)
CLKBUF__3|O                          gbuf            0.000             2.155             2279      (129,242)
frame_pclk~O                         net             0.000             2.155             2279      (129,242)
database_0/data_ram0/ram__D$b02|WCLK ram_4096x20     0.000             2.155             2279      (57,222) 

################################################################################
Path Detail Report (frame_pclk vs adc_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_FIFO_DATA_RECV/u_WAVE_BUF_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[0]~FF|CLK          
Path End      : u_FIFO_DATA_RECV/u_WAVE_BUF_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][0]~FF|D
Launch Clock  : frame_pclk (RISE)                                                                                         
Capture Clock : adc_clk (RISE)                                                                                            
Slack         : 0.383 (arrival time - required time)                                                                      
Delay         : 0.302                                                                                                     

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 2.155
+ Clock To Q + Data Path Delay : 0.443
--------------------------------------
End-of-path arrival time       : 2.598

Constraint                     : 0.000
+ Capture Clock Path Delay     : 2.155
+ Clock Uncertainty            : 0.060
--------------------------------------
End-of-path required time      : 2.215

Launch Clock Path
                                              name                                                model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================
frame_pclk                                                                                          inpad        0.000             0.000                0      (130,242)
frame_pclk                                                                                          inpad        0.100             0.100                2      (130,242)
frame_pclk                                                                                          net          0.160             0.260                2      (130,242)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__3|I                                                                                         gbuf         1.895             2.155                2      (129,242)
CLKBUF__3|O                                                                                         gbuf         0.000             2.155             2279      (129,242)
frame_pclk~O                                                                                        net          0.000             2.155             2279      (129,242)
u_FIFO_DATA_RECV/u_WAVE_BUF_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[0]~FF|CLK    ff           0.000             2.155             2279      (72,19)  

Data Path
                                                   name                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
====================================================================================================================================================================================
u_FIFO_DATA_RECV/u_WAVE_BUF_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[0]~FF|Q                 ff          0.141             0.141              2         (72,19)
u_FIFO_DATA_RECV/u_WAVE_BUF_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[0]                      net         0.302             0.443              2         (72,19)
   Routing elements:
      Manhattan distance of X:0, Y:3
u_FIFO_DATA_RECV/u_WAVE_BUF_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][0]~FF|D     ff          0.000             0.443              2         (72,16)

Capture Clock Path
                                                    name                                                      model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================
adc_clk                                                                                                         inpad        0.000             0.000               0       (130,243)
adc_clk                                                                                                         inpad        0.100             0.100               2       (130,243)
adc_clk                                                                                                         net          0.160             0.260               2       (130,243)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__2|I                                                                                                     gbuf         1.895             2.155               2       (129,243)
CLKBUF__2|O                                                                                                     gbuf         0.000             2.155             169       (129,243)
adc_clk~O                                                                                                       net          0.000             2.155             169       (129,243)
u_FIFO_DATA_RECV/u_WAVE_BUF_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][0]~FF|CLK    ff           0.000             2.155             169       (72,16)  

################################################################################
Path Detail Report (adc_clk vs frame_pclk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_FIFO_DATA_RECV/u_WAVE_BUF_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[6]~FF|CLK         
Path End      : u_FIFO_DATA_RECV/u_WAVE_BUF_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][6]~FF|D
Launch Clock  : adc_clk (RISE)                                                                                           
Capture Clock : frame_pclk (RISE)                                                                                        
Slack         : 0.309 (arrival time - required time)                                                                     
Delay         : 0.228                                                                                                    

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 2.155
+ Clock To Q + Data Path Delay : 0.369
--------------------------------------
End-of-path arrival time       : 2.524

Constraint                     : 0.000
+ Capture Clock Path Delay     : 2.155
+ Clock Uncertainty            : 0.060
--------------------------------------
End-of-path required time      : 2.215

Launch Clock Path
                                              name                                                model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================
adc_clk                                                                                             inpad        0.000             0.000               0       (130,243)
adc_clk                                                                                             inpad        0.100             0.100               2       (130,243)
adc_clk                                                                                             net          0.160             0.260               2       (130,243)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__2|I                                                                                         gbuf         1.895             2.155               2       (129,243)
CLKBUF__2|O                                                                                         gbuf         0.000             2.155             169       (129,243)
adc_clk~O                                                                                           net          0.000             2.155             169       (129,243)
u_FIFO_DATA_RECV/u_WAVE_BUF_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[6]~FF|CLK    ff           0.000             2.155             169       (48,33)  

Data Path
                                                  name                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================
u_FIFO_DATA_RECV/u_WAVE_BUF_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[6]~FF|Q                ff          0.141             0.141              2         (48,33)
u_FIFO_DATA_RECV/u_WAVE_BUF_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[6]                     net         0.228             0.369              2         (48,33)
   Routing elements:
      Manhattan distance of X:2, Y:0
u_FIFO_DATA_RECV/u_WAVE_BUF_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][6]~FF|D     ff          0.000             0.369              2         (50,33)

Capture Clock Path
                                                   name                                                      model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================
frame_pclk                                                                                                     inpad        0.000             0.000                0      (130,242)
frame_pclk                                                                                                     inpad        0.100             0.100                2      (130,242)
frame_pclk                                                                                                     net          0.160             0.260                2      (130,242)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__3|I                                                                                                    gbuf         1.895             2.155                2      (129,242)
CLKBUF__3|O                                                                                                    gbuf         0.000             2.155             2279      (129,242)
frame_pclk~O                                                                                                   net          0.000             2.155             2279      (129,242)
u_FIFO_DATA_RECV/u_WAVE_BUF_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][6]~FF|CLK    ff           0.000             2.155             2279      (50,33)  

################################################################################
Path Detail Report (adc_clk vs adc_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_FIFO_DATA_RECV/u_WAVE_BUF_FIFO/u_efx_fifo_top/waddr[0]~FF|CLK
Path End      : u_FIFO_DATA_RECV/u_WAVE_BUF_FIFO/u_efx_fifo_top/waddr[0]~FF|D  
Launch Clock  : adc_clk (RISE)                                                 
Capture Clock : adc_clk (RISE)                                                 
Slack         : 0.307 (arrival time - required time)                           
Delay         : 0.226                                                          

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 2.155
+ Clock To Q + Data Path Delay : 0.367
--------------------------------------
End-of-path arrival time       : 2.522

Constraint                     : 0.000
+ Capture Clock Path Delay     : 2.155
+ Clock Uncertainty            : 0.060
--------------------------------------
End-of-path required time      : 2.215

Launch Clock Path
                             name                                model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================
adc_clk                                                            inpad        0.000             0.000               0       (130,243)
adc_clk                                                            inpad        0.100             0.100               2       (130,243)
adc_clk                                                            net          0.160             0.260               2       (130,243)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__2|I                                                        gbuf         1.895             2.155               2       (129,243)
CLKBUF__2|O                                                        gbuf         0.000             2.155             169       (129,243)
adc_clk~O                                                          net          0.000             2.155             169       (129,243)
u_FIFO_DATA_RECV/u_WAVE_BUF_FIFO/u_efx_fifo_top/waddr[0]~FF|CLK    ff           0.000             2.155             169       (40,31)  

Data Path
                            name                               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================
u_FIFO_DATA_RECV/u_WAVE_BUF_FIFO/u_efx_fifo_top/waddr[0]~FF|Q     ff          0.141             0.141              6         (40,31)
u_FIFO_DATA_RECV/u_WAVE_BUF_FIFO/u_efx_fifo_top/waddr[0]          net         0.226             0.367              6         (40,31)
u_FIFO_DATA_RECV/u_WAVE_BUF_FIFO/u_efx_fifo_top/waddr[0]~FF|D     ff          0.000             0.367              6         (40,31)

Capture Clock Path
                             name                                model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================
adc_clk                                                            inpad        0.000             0.000               0       (130,243)
adc_clk                                                            inpad        0.100             0.100               2       (130,243)
adc_clk                                                            net          0.160             0.260               2       (130,243)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__2|I                                                        gbuf         1.895             2.155               2       (129,243)
CLKBUF__2|O                                                        gbuf         0.000             2.155             169       (129,243)
adc_clk~O                                                          net          0.000             2.155             169       (129,243)
u_FIFO_DATA_RECV/u_WAVE_BUF_FIFO/u_efx_fifo_top/waddr[0]~FF|CLK    ff           0.000             2.155             169       (40,31)  

---------- Path Details for Min Critical Paths (end) ---------------

