{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version " "Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 07 14:57:45 2020 " "Info: Processing started: Tue Apr 07 14:57:45 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off div -c div " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off div -c div" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Info: Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/git/digital-ic-design/dic_hw2/div.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /code/git/digital-ic-design/dic_hw2/div.v" { { "Info" "ISGN_ENTITY_NAME" "1 div " "Info: Found entity 1: div" {  } { { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "div " "Info: Elaborating entity \"div\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "remainder div.v(19) " "Warning (10240): Verilog HDL Always Construct warning at div.v(19): inferring latch(es) for variable \"remainder\", which holds its previous value in one or more paths through the always construct" {  } { { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "divisor div.v(19) " "Warning (10240): Verilog HDL Always Construct warning at div.v(19): inferring latch(es) for variable \"divisor\", which holds its previous value in one or more paths through the always construct" {  } { { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i div.v(19) " "Warning (10240): Verilog HDL Always Construct warning at div.v(19): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out div.v(19) " "Warning (10240): Verilog HDL Always Construct warning at div.v(19): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] div.v(23) " "Info (10041): Inferred latch for \"out\[0\]\" at div.v(23)" {  } { { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] div.v(23) " "Info (10041): Inferred latch for \"out\[1\]\" at div.v(23)" {  } { { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] div.v(23) " "Info (10041): Inferred latch for \"out\[2\]\" at div.v(23)" {  } { { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] div.v(23) " "Info (10041): Inferred latch for \"out\[3\]\" at div.v(23)" {  } { { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] div.v(23) " "Info (10041): Inferred latch for \"out\[4\]\" at div.v(23)" {  } { { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] div.v(23) " "Info (10041): Inferred latch for \"out\[5\]\" at div.v(23)" {  } { { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] div.v(23) " "Info (10041): Inferred latch for \"out\[6\]\" at div.v(23)" {  } { { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] div.v(23) " "Info (10041): Inferred latch for \"out\[7\]\" at div.v(23)" {  } { { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "out\[5\]\$latch " "Warning: Latch out\[5\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA in2\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal in2\[0\]" {  } { { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 8 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 23 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "out\[6\]\$latch " "Warning: Latch out\[6\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA in2\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal in2\[0\]" {  } { { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 8 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 23 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "out\[7\]\$latch " "Warning: Latch out\[7\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA in2\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal in2\[0\]" {  } { { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 8 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../div.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW2/div.v" 23 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "327 " "Info: Implemented 327 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Info: Implemented 16 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Info: Implemented 9 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "302 " "Info: Implemented 302 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "270 " "Info: Peak virtual memory: 270 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 07 14:57:46 2020 " "Info: Processing ended: Tue Apr 07 14:57:46 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
