
Include "lpm_ff.inc";
Include "lpm_counter.inc";

--FUNCTION pcie_core (app_int_sts, app_msi_num[4..0], app_msi_req, app_msi_tc[2..0], pex_msi_num[4..0], refclk, pclk_in, pld_clk, crst, srst, npor, cal_blk_clk, gxb_powerdown, pll_powerdown, reconfig_clk, reconfig_togxb[3..0], pipe_mode, rx_in0, rx_in1, rx_in2, rx_in3, rx_in4, rx_in5, rx_in6, rx_in7, pm_auxpwr, pm_data[9..0], pm_event, pme_to_cr, cpl_err[6..0], cpl_pending, hpg_ctrler[4..0], rx_st_ready0, tx_st_data0[127..0], tx_st_eop0, tx_st_err0, tx_st_sop0, tx_st_valid0, tx_st_empty0, rx_st_mask0, lmi_addr[11..0], lmi_din[31..0], lmi_rden, lmi_wren, phystatus_ext, rxdata0_ext[7..0], rxdata1_ext[7..0], rxdata2_ext[7..0], rxdata3_ext[7..0], rxdata4_ext[7..0], rxdata5_ext[7..0], rxdata6_ext[7..0], rxdata7_ext[7..0], rxdatak0_ext, rxdatak1_ext, rxdatak2_ext, rxdatak3_ext, rxdatak4_ext, rxdatak5_ext, rxdatak6_ext, rxdatak7_ext, rxelecidle0_ext, rxelecidle1_ext, rxelecidle2_ext, rxelecidle3_ext, rxelecidle4_ext, rxelecidle5_ext, rxelecidle6_ext, rxelecidle7_ext, rxstatus0_ext[2..0], rxstatus1_ext[2..0], rxstatus2_ext[2..0], rxstatus3_ext[2..0], rxstatus4_ext[2..0], rxstatus5_ext[2..0], rxstatus6_ext[2..0], rxstatus7_ext[2..0], rxvalid0_ext, rxvalid1_ext, rxvalid2_ext, rxvalid3_ext, rxvalid4_ext, rxvalid5_ext, rxvalid6_ext, rxvalid7_ext, test_in[39..0])
--	RETURNS (app_int_ack, app_msi_ack, clk250_out, clk500_out, core_clk_out, dlup_exit, hotrst_exit, l2_exit, reset_status, reconfig_fromgxb[33..0], rc_pll_locked, ltssm[4..0], suc_spd_neg, tx_out0, tx_out1, tx_out2, tx_out3, tx_out4, tx_out5, tx_out6, tx_out7, pme_to_sr, ko_cpl_spc_vc0[19..0], tl_cfg_add[3..0], tl_cfg_ctl[31..0], tl_cfg_ctl_wr, tl_cfg_sts[52..0], tl_cfg_sts_wr, rx_st_be0[15..0], rx_st_data0[127..0], rx_st_eop0, rx_st_err0, rx_st_sop0, rx_st_valid0, rx_st_bardec0[7..0], rx_st_empty0, rx_fifo_empty0, rx_fifo_full0, tx_st_ready0, tx_cred0[35..0], tx_fifo_empty0, tx_fifo_full0, tx_fifo_rdptr0[3..0], tx_fifo_wrptr0[3..0], npd_alloc_1cred_vc0, npd_cred_vio_vc0, nph_alloc_1cred_vc0, nph_cred_vio_vc0, lmi_ack, lmi_dout[31..0], rate_ext, powerdown_ext[1..0], rxpolarity0_ext, rxpolarity1_ext, rxpolarity2_ext, rxpolarity3_ext, rxpolarity4_ext, rxpolarity5_ext, rxpolarity6_ext, rxpolarity7_ext, txcompl0_ext, txcompl1_ext, txcompl2_ext, txcompl3_ext, txcompl4_ext, txcompl5_ext, txcompl6_ext, txcompl7_ext, txdata0_ext[7..0], txdata1_ext[7..0], txdata2_ext[7..0], txdata3_ext[7..0], txdata4_ext[7..0], txdata5_ext[7..0], txdata6_ext[7..0], txdata7_ext[7..0], txdatak0_ext, txdatak1_ext, txdatak2_ext, txdatak3_ext, txdatak4_ext, txdatak5_ext, txdatak6_ext, txdatak7_ext, txdetectrx_ext, txelecidle0_ext, txelecidle1_ext, txelecidle2_ext, txelecidle3_ext, txelecidle4_ext, txelecidle5_ext, txelecidle6_ext, txelecidle7_ext, derr_cor_ext_rcv0, derr_cor_ext_rpl, derr_rpl, r2c_err0, lane_act[3..0], test_out[8..0]);

FUNCTION pcie_core (app_int_sts, app_msi_num[4..0], app_msi_req, app_msi_tc[2..0], cal_blk_clk, cpl_err[6..0], cpl_pending, crst, gxb_powerdown, hpg_ctrler[4..0], lmi_addr[11..0], lmi_din[31..0], lmi_rden, lmi_wren, npor, pclk_in, pex_msi_num[4..0], phystatus_ext, pipe_mode, pld_clk, pll_powerdown, pm_auxpwr, pm_data[9..0], pm_event, pme_to_cr, reconfig_clk, reconfig_togxb[3..0], refclk, rx_in0, rx_in1, rx_in2, rx_in3, rx_in4, rx_in5, rx_in6, rx_in7, rx_st_mask0, rx_st_ready0, rxdata0_ext[7..0], rxdata1_ext[7..0], rxdata2_ext[7..0], rxdata3_ext[7..0], rxdata4_ext[7..0], rxdata5_ext[7..0], rxdata6_ext[7..0], rxdata7_ext[7..0], rxdatak0_ext, rxdatak1_ext, rxdatak2_ext, rxdatak3_ext, rxdatak4_ext, rxdatak5_ext, rxdatak6_ext, rxdatak7_ext, rxelecidle0_ext, rxelecidle1_ext, rxelecidle2_ext, rxelecidle3_ext, rxelecidle4_ext, rxelecidle5_ext, rxelecidle6_ext, rxelecidle7_ext, rxstatus0_ext[2..0], rxstatus1_ext[2..0], rxstatus2_ext[2..0], rxstatus3_ext[2..0], rxstatus4_ext[2..0], rxstatus5_ext[2..0], rxstatus6_ext[2..0], rxstatus7_ext[2..0], rxvalid0_ext, rxvalid1_ext, rxvalid2_ext, rxvalid3_ext, rxvalid4_ext, rxvalid5_ext, rxvalid6_ext, rxvalid7_ext, srst, test_in[39..0], tx_st_data0[127..0], tx_st_empty0, tx_st_eop0, tx_st_err0, tx_st_sop0, tx_st_valid0)
	RETURNS (app_int_ack, app_msi_ack, clk250_out, clk500_out, core_clk_out, derr_cor_ext_rcv0, derr_cor_ext_rpl, derr_rpl, dlup_exit, hotrst_exit, ko_cpl_spc_vc0[19..0], l2_exit, lane_act[3..0], lmi_ack, lmi_dout[31..0], ltssm[4..0], npd_alloc_1cred_vc0, npd_cred_vio_vc0, nph_alloc_1cred_vc0, nph_cred_vio_vc0, pme_to_sr, powerdown_ext[1..0], r2c_err0, rate_ext, rc_pll_locked, reconfig_fromgxb[33..0], reset_status, rx_fifo_empty0, rx_fifo_full0, rx_freqlocked_one, rx_st_bardec0[7..0], rx_st_be0[15..0], rx_st_data0[127..0], rx_st_empty0, rx_st_eop0, rx_st_err0, rx_st_sop0, rx_st_valid0, rxpolarity0_ext, rxpolarity1_ext, rxpolarity2_ext, rxpolarity3_ext, rxpolarity4_ext, rxpolarity5_ext, rxpolarity6_ext, rxpolarity7_ext, suc_spd_neg, test_out[8..0], tl_cfg_add[3..0], tl_cfg_ctl[31..0], tl_cfg_ctl_wr, tl_cfg_sts[52..0], tl_cfg_sts_wr, tx_cred0[35..0], tx_fifo_empty0, tx_fifo_full0, tx_fifo_rdptr0[3..0], tx_fifo_wrptr0[3..0], tx_out0, tx_out1, tx_out2, tx_out3, tx_out4, tx_out5, tx_out6, tx_out7, tx_st_ready0, txcompl0_ext, txcompl1_ext, txcompl2_ext, txcompl3_ext, txcompl4_ext, txcompl5_ext, txcompl6_ext, txcompl7_ext, txdata0_ext[7..0], txdata1_ext[7..0], txdata2_ext[7..0], txdata3_ext[7..0], txdata4_ext[7..0], txdata5_ext[7..0], txdata6_ext[7..0], txdata7_ext[7..0], txdatak0_ext, txdatak1_ext, txdatak2_ext, txdatak3_ext, txdatak4_ext, txdatak5_ext, txdatak6_ext, txdatak7_ext, txdetectrx_ext, txelecidle0_ext, txelecidle1_ext, txelecidle2_ext, txelecidle3_ext, txelecidle4_ext, txelecidle5_ext, txelecidle6_ext, txelecidle7_ext);

Subdesign pcie_top(

-- PCIe inputs:
	local_rstn_ext : input;
	pcie_rstn : input;
	reconfig_clk : input;
	refclk : input;
	rx_in0 : input;
	rx_in1 : input;
	rx_in2 : input;
	rx_in3 : input;
	rx_in4 : input;
	rx_in5 : input;
	rx_in6 : input;
	rx_in7 : input;

-- PCIe outputs:
	L0_led : output;
	alive_led : output;
	comp_led : output;
	gen2_led : output;
	lane_active_led[7..0] : output;

	tx_out0 : output;
	tx_out1 : output;
	tx_out2 : output;
	tx_out3 : output;
	tx_out4 : output;
	tx_out5 : output;
	tx_out6 : output;
	tx_out7 : output;
)

Variable

-- Подключение ядра PCIE
	pcie_core_inc : pcie_core;	
	clk : node;
	test_out_icm[8..0] : node;
	any_rstn : node;

-- Регистры светодиодов
	L0_led_trg : dff;
	alive_led_cnt : lpm_counter with (lpm_width = 26);
	alive_led_trg : dff;
	comp_led_trg : dff;
	lane_active_led_trg[7..0] : dff;

-- Тригер деления частоты для cal_blk_clk
	cal_blk_clk_trg : dff;

Begin


-- Цепи переопределения переменных
	clk = pcie_core_inc.core_clk_out;
	test_out_icm[8..0] = pcie_core_inc.test_out[8..0];
	any_rstn = pcie_rstn and local_rstn_ext;

-- Регистры светодиодов
	L0_led_trg.clk = clk;
	L0_led_trg.d = not (test_out_icm[4..0] == b"01111");
		L0_led_trg.clrn = any_rstn;
	
	L0_led = L0_led_trg.q;
	
	alive_led_cnt.clock = clk;
		alive_led_cnt.aclr = not any_rstn;
	
	alive_led_trg.clk = clk;
	alive_led_trg.d = alive_led_cnt.q[25];
		alive_led_trg.clrn = any_rstn;
	
	alive_led = alive_led_trg.q;
	
	comp_led_trg.clk = clk;
	comp_led_trg.d = not (test_out_icm[4..0] == b"00011");
		comp_led_trg.clrn = any_rstn;
	
	comp_led = comp_led_trg.q;

	lane_active_led_trg[0].clk = clk;
	lane_active_led_trg[0].d = (test_out_icm[8..5] == h"0");
		lane_active_led_trg[0].clrn = any_rstn; 

	lane_active_led_trg[1].clk = clk;
	lane_active_led_trg[1].d = (test_out_icm[8..6] == b"000");
		lane_active_led_trg[1].clrn = any_rstn; 

	lane_active_led_trg[3..2].clk = clk;
	lane_active_led_trg[3..2].d = (test_out_icm[8..7] == b"00");
		lane_active_led_trg[3..2].clrn = any_rstn; 

	lane_active_led_trg[7..4].clk = clk;
	lane_active_led_trg[7..4].d = (test_out_icm[8] == b"1");
		lane_active_led_trg[7..4].clrn = any_rstn; 
	
	lane_active_led[7..0] = lane_active_led_trg[7..0].q;

-- Avalon-ST
	pcie_core_inc.tx_st_data0[127..0] = pcie_core_inc.rx_st_data0[127..0]; 
	pcie_core_inc.tx_st_eop0 = pcie_core_inc.rx_st_eop0;
	pcie_core_inc.tx_st_err0 = pcie_core_inc.rx_st_err0; 
	pcie_core_inc.tx_st_sop0 = pcie_core_inc.rx_st_sop0;
	pcie_core_inc.tx_st_valid0 = pcie_core_inc.rx_st_valid0;
	pcie_core_inc.tx_st_empty0 = pcie_core_inc.rx_st_empty0;
	
	pcie_core_inc.rx_st_ready0 = pcie_core_inc.tx_st_ready0;
	pcie_core_inc.rx_st_mask0 = gnd; 
	
--pcie_core_inc.rx_st_be0[15..0] 
--pcie_core_inc.rx_st_bardec0[7..0]

--pcie_core_inc.rx_fifo_empty0, 
--pcie_core_inc.rx_fifo_full0, 
-- 
--pcie_core_inc.tx_cred0[35..0], 
--pcie_core_inc.tx_fifo_empty0, 
--pcie_core_inc.tx_fifo_full0, 
--pcie_core_inc.tx_fifo_rdptr0[3..0], 
--pcie_core_inc.tx_fifo_wrptr0[3..0], 

-- PCI Express

-- Inputs
pcie_core_inc.app_int_sts = b"0";
pcie_core_inc.app_msi_num[4..0] = 0;
pcie_core_inc.app_msi_req = b"0";
pcie_core_inc.app_msi_tc[2..0] = 0;
pcie_core_inc.pex_msi_num[4..0] = 0;

	pcie_core_inc.refclk = refclk;
	--pcie_core_inc.pclk_in; 
	pcie_core_inc.pld_clk = clk;

pcie_core_inc.crst = b"0";
pcie_core_inc.srst = b"0";

	pcie_core_inc.npor = any_rstn;

-- Тригер деления частоты для cal_blk_clk
	cal_blk_clk_trg.clk = clk;
	cal_blk_clk_trg.d = not cal_blk_clk_trg.q;
		cal_blk_clk_trg.clrn = any_rstn;

	pcie_core_inc.cal_blk_clk = cal_blk_clk_trg.q; 
	pcie_core_inc.gxb_powerdown = b"0";
	pcie_core_inc.pll_powerdown = not any_rstn;

	pcie_core_inc.reconfig_clk = reconfig_clk; 

pcie_core_inc.reconfig_togxb[3..0] = 0;

	pcie_core_inc.rx_in0 = rx_in0;
	pcie_core_inc.rx_in1 = rx_in1;
	pcie_core_inc.rx_in2 = rx_in2;
	pcie_core_inc.rx_in3 = rx_in3;
	pcie_core_inc.rx_in4 = rx_in4;
	pcie_core_inc.rx_in5 = rx_in5;
	pcie_core_inc.rx_in6 = rx_in6;
	pcie_core_inc.rx_in7 = rx_in7;

	pcie_core_inc.pm_auxpwr = b"0";
	pcie_core_inc.pm_data[9..0] = 0;
	pcie_core_inc.pm_event = b"0";

	pcie_core_inc.pme_to_cr = pcie_core_inc.pme_to_sr; 

pcie_core_inc.cpl_err[6..0] = 0;
pcie_core_inc.cpl_pending = b"0";

pcie_core_inc.hpg_ctrler[4..0] = 0;

pcie_core_inc.lmi_addr[11..0] = 0;
pcie_core_inc.lmi_din[31..0] = 0;
pcie_core_inc.lmi_rden = b"0";
pcie_core_inc.lmi_wren = b"0";


	pcie_core_inc.pipe_mode = b"1";
	pcie_core_inc.phystatus_ext = b"1";
	pcie_core_inc.rxdata0_ext[7..0] = h"FF"; 
	pcie_core_inc.rxdata1_ext[7..0] = h"FF"; 
	pcie_core_inc.rxdata2_ext[7..0] = h"FF"; 
	pcie_core_inc.rxdata3_ext[7..0] = h"FF"; 
	pcie_core_inc.rxdata4_ext[7..0] = h"FF"; 
	pcie_core_inc.rxdata5_ext[7..0] = h"FF"; 
	pcie_core_inc.rxdata6_ext[7..0] = h"FF"; 
	pcie_core_inc.rxdata7_ext[7..0] = h"FF"; 
	pcie_core_inc.rxdatak0_ext = b"1"; 
	pcie_core_inc.rxdatak1_ext = b"1"; 
	pcie_core_inc.rxdatak2_ext = b"1"; 
	pcie_core_inc.rxdatak3_ext = b"1"; 
	pcie_core_inc.rxdatak4_ext = b"1"; 
	pcie_core_inc.rxdatak5_ext = b"1"; 
	pcie_core_inc.rxdatak6_ext = b"1"; 
	pcie_core_inc.rxdatak7_ext = b"1"; 
	pcie_core_inc.rxelecidle0_ext = b"1"; 
	pcie_core_inc.rxelecidle1_ext = b"1"; 
	pcie_core_inc.rxelecidle2_ext = b"1"; 
	pcie_core_inc.rxelecidle3_ext = b"1"; 
	pcie_core_inc.rxelecidle4_ext = b"1"; 
	pcie_core_inc.rxelecidle5_ext = b"1"; 
	pcie_core_inc.rxelecidle6_ext = b"1"; 
	pcie_core_inc.rxelecidle7_ext = b"1"; 
	pcie_core_inc.rxstatus0_ext[2..0] = b"111"; 
	pcie_core_inc.rxstatus1_ext[2..0] = b"111"; 
	pcie_core_inc.rxstatus2_ext[2..0] = b"111"; 
	pcie_core_inc.rxstatus3_ext[2..0] = b"111"; 
	pcie_core_inc.rxstatus4_ext[2..0] = b"111"; 
	pcie_core_inc.rxstatus5_ext[2..0] = b"111"; 
	pcie_core_inc.rxstatus6_ext[2..0] = b"111"; 
	pcie_core_inc.rxstatus7_ext[2..0] = b"111"; 
	pcie_core_inc.rxvalid0_ext = b"1";
	pcie_core_inc.rxvalid1_ext = b"1";
	pcie_core_inc.rxvalid2_ext = b"1";
	pcie_core_inc.rxvalid3_ext = b"1";
	pcie_core_inc.rxvalid4_ext = b"1";
	pcie_core_inc.rxvalid5_ext = b"1";
	pcie_core_inc.rxvalid6_ext = b"1";
	pcie_core_inc.rxvalid7_ext = b"1";
	pcie_core_inc.test_in[39..0] = h"A8";

-- Outputs

--pcie_core_inc.app_int_ack, 
--pcie_core_inc.app_msi_ack, 

--pcie_core_inc.clk250_out, 
--pcie_core_inc.clk500_out, 

--pcie_core_inc.dlup_exit, 
--pcie_core_inc.hotrst_exit, 
--pcie_core_inc.l2_exit, 
--pcie_core_inc.reset_status, 

--pcie_core_inc.reconfig_fromgxb[33..0], 
--pcie_core_inc.rc_pll_locked, 
--pcie_core_inc.ltssm[4..0], 
--pcie_core_inc.suc_spd_neg, 

	tx_out0 = pcie_core_inc.tx_out0; 
	tx_out1 = pcie_core_inc.tx_out1; 
	tx_out2 = pcie_core_inc.tx_out2; 
	tx_out3 = pcie_core_inc.tx_out3; 
	tx_out4 = pcie_core_inc.tx_out4; 
	tx_out5 = pcie_core_inc.tx_out5; 
	tx_out6 = pcie_core_inc.tx_out6; 
	tx_out7 = pcie_core_inc.tx_out7; 

--pcie_core_inc.ko_cpl_spc_vc0[19..0], 
--pcie_core_inc.tl_cfg_add[3..0], 
--pcie_core_inc.pcie_core_inc.tl_cfg_ctl[31..0], 
--pcie_core_inc.tl_cfg_ctl_wr, 
--pcie_core_inc.tl_cfg_sts[52..0], 
--pcie_core_inc.tl_cfg_sts_wr, 

--pcie_core_inc.npd_alloc_1cred_vc0, 
--pcie_core_inc.npd_cred_vio_vc0, 
--pcie_core_inc.nph_alloc_1cred_vc0, 
--pcie_core_inc.nph_cred_vio_vc0, 
--
--pcie_core_inc.lmi_ack, 
--pcie_core_inc.lmi_dout[31..0], 

--pcie_core_inc.derr_rpl, 
--pcie_core_inc.r2c_err0, 
--pcie_core_inc.lane_act[3..0], 

End;