\doxysection{Référence de la structure FMC\+\_\+\+Bank1\+E\+\_\+\+Type\+Def}
\hypertarget{struct_f_m_c___bank1_e___type_def}{}\label{struct_f_m_c___bank1_e___type_def}\index{FMC\_Bank1E\_TypeDef@{FMC\_Bank1E\_TypeDef}}


Flexible Memory Controller Bank1E.  




{\ttfamily \#include $<$stm32g474xx.\+h$>$}

\doxysubsubsection*{Attributs publics}
\begin{DoxyCompactItemize}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \mbox{\hyperlink{struct_f_m_c___bank1_e___type_def_abd27ba74f0c9b180f713e7fad065a8d9}{BWTR}} \mbox{[}7\mbox{]}
\end{DoxyCompactItemize}


\doxysubsection{Description détaillée}
Flexible Memory Controller Bank1E. 

\doxysubsection{Documentation des données membres}
\Hypertarget{struct_f_m_c___bank1_e___type_def_abd27ba74f0c9b180f713e7fad065a8d9}\index{FMC\_Bank1E\_TypeDef@{FMC\_Bank1E\_TypeDef}!BWTR@{BWTR}}
\index{BWTR@{BWTR}!FMC\_Bank1E\_TypeDef@{FMC\_Bank1E\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BWTR}{BWTR}}
{\footnotesize\ttfamily \label{struct_f_m_c___bank1_e___type_def_abd27ba74f0c9b180f713e7fad065a8d9} 
\+\_\+\+\_\+\+IO uint32\+\_\+t FMC\+\_\+\+Bank1\+E\+\_\+\+Type\+Def\+::\+BWTR\mbox{[}7\mbox{]}}

NOR/\+PSRAM write timing registers, Address offset\+: 0x104-\/0x11C 