Checking out license 'RTL_Compiler_RD'......   (0 seconds elapsed)
Checking out license 'RTL_Compiler_Ultra'......   (0 seconds elapsed)
                           Cadence RTL Compiler (RC)
                    Version v05.10-b006_1, built May 13 2005
                      This program is the confidential and
                     proprietary property of Cadence, Inc.


  Setting attribute of message 'VLOGPT-35': 'max_print' = 1
  Setting attribute of root '/': 'library' = ../../library/GSCLib_3.0.lib
  Elaborating top-level block 's344_bench' from file '../rtl/s344.v'.
  Done elaborating 's344_bench'.
Mapping s344_bench to gates.
 
Global mapping status
=====================
                         Worst  
                 Total    Neg   
Operation         Area   Slack  Worst Path
-------------------------------------------------------------------------------
 global_map       5870    -841  MRVQN0_reg/CK --> ACVQN1_reg/D
 area_map         5755    -814  MRVQN0_reg/CK --> ACVQN2_reg/D

Incremental optimization status
===============================
                         Worst  DRC Total 
                 Total    Neg        Max 
Operation         Area   Slack       Cap Worst Path
-------------------------------------------------------------------------------
 init_delay       5755    -814         0 MRVQN0_reg/CK --> ACVQN2_reg/D
 incr_delay       5807    -802         0 MRVQN0_reg/CK --> ACVQN2_reg/D

  Done mapping s344_bench
  Synthesis succeeded.
  Incrementally optimizing s344_bench

Incremental optimization status
===============================
                         Worst  DRC Total 
                 Total    Neg        Max 
Operation         Area   Slack       Cap Worst Path
-------------------------------------------------------------------------------
 init_delay       5807    -802         0 MRVQN0_reg/CK --> ACVQN2_reg/D
 incr_delay       6137    -713         0 MRVQN0_reg/CK --> ACVQN2_reg/D
 incr_delay       6487    -676         0 MRVQN0_reg/CK --> ACVQN2_reg/D
 init_drc         6487    -676         0 MRVQN0_reg/CK --> ACVQN2_reg/D
 init_area        6487    -676         0 MRVQN0_reg/CK --> ACVQN2_reg/D
 rem_buf          6435    -676         0 MRVQN0_reg/CK --> ACVQN2_reg/D
 rem_inv          6351    -676         0 MRVQN0_reg/CK --> ACVQN2_reg/D
 merge_bi         6126    -676         0 MRVQN0_reg/CK --> ACVQN2_reg/D
 glob_area        6111    -676         0 MRVQN0_reg/CK --> ACVQN2_reg/D

Incremental optimization status
===============================
                         Worst  DRC Total 
                 Total    Neg        Max 
Operation         Area   Slack       Cap Worst Path
-------------------------------------------------------------------------------
 init_delay       6111    -676         0 MRVQN0_reg/CK --> ACVQN2_reg/D
 incr_delay       6111    -675         0 MRVQN0_reg/CK --> ACVQN2_reg/D
 init_drc         6111    -675         0 MRVQN0_reg/CK --> ACVQN2_reg/D
 init_area        6111    -675         0 MRVQN0_reg/CK --> ACVQN2_reg/D

Incremental optimization status
===============================
                         Worst  DRC Total 
                 Total    Neg        Max 
Operation         Area   Slack       Cap Worst Path
-------------------------------------------------------------------------------
 init_delay       6111    -675         0 MRVQN0_reg/CK --> ACVQN2_reg/D
 init_area        6111    -675         0 MRVQN0_reg/CK --> ACVQN2_reg/D

  Done mapping s344_bench
  Synthesis succeeded.
============================================================
  Generated by:           RTL Compiler (RC) v05.10-b006_1
  Generated on:           Jun 07 2005  03:07:02 PM
  Module:                 s344_bench
  Technology library:     gsclib 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
============================================================

    Pin             Type    Fanout  Load  Slew   Delay   Arrival
                                    (fF)  (ps)    (ps)    (ps)
--------------------------------------------------------------------
(clock clock)       launch                                    0 R
MRVQN0_reg/CK                                 0               0 R
MRVQN0_reg/Q        DFFSRX1      1   12.6    48     +89      89 R
g902/A                                               +0      89  
g902/Y              INVX2        4   37.9    46     +47     136 F
g18/A                                                +0     136  
g18/Y               NAND3X1      2   18.8    79     +56     192 R
g896/B                                               +0     192  
g896/Y              NAND2X2      2   18.9    49     +49     242 F
g895/A                                               +0     242  
g895/Y              NAND2X2      4   31.3    53     +46     287 R
g893/B                                               +0     287  
g893/Y              NAND2X1      1    6.3    38     +39     326 F
g19/A                                                +0     326  
g19/Y               AND2X1       1    6.3    23     +51     377 F
g793/A                                               +0     377  
g793/Y              NAND2X1      1    6.3    32     +25     402 R
g789/A                                               +0     402  
g789/Y              NAND2X1      1    9.0    42     +41     444 F
g25/A1                                               +0     444  
g25/Y               OAI21X1      1   18.7    81     +70     513 R
ACVQN2_reg/D        DFFSRX1                          +0     513  
ACVQN2_reg/CK       setup                     0    +162     675 R
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clock)       capture                                   0 R
--------------------------------------------------------------------
Timing slack :    -675ps (TIMING VIOLATION)
Start-point  : MRVQN0_reg/CK
End-point    : ACVQN2_reg/D

============================================================
  Generated by:           RTL Compiler (RC) v05.10-b006_1
  Generated on:           Jun 07 2005  03:07:02 PM
  Module:                 s344_bench
  Technology library:     gsclib 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
============================================================

                             
  Gate   Instances    Area    Library  
---------------------------------------
AND2X1          10   313.630    gsclib 
AOI21X1          7   219.541    gsclib 
CLKBUFX1         4   104.544    gsclib 
CLKBUFX2         1    31.363    gsclib 
DFFSRX1         15  2430.645    gsclib 
INVX1           32   669.088    gsclib 
INVX2            4   104.544    gsclib 
MX2X1            8   501.808    gsclib 
NAND2X1         16   418.176    gsclib 
NAND2X2          7   256.130    gsclib 
NAND3X1          4   146.360    gsclib 
NAND4X1          1    41.818    gsclib 
NOR2X1           9   235.224    gsclib 
OAI21X1          7   292.726    gsclib 
OAI22X1          4   250.904    gsclib 
OR2X1            3    94.089    gsclib 
---------------------------------------
total          132  6110.590           

                                     
   Type    Instances   Area   Area % 
-------------------------------------
sequential        15 2430.645   39.8 
inverter          36  773.632   12.7 
buffer             5  135.907    2.2 
logic             76 2770.406   45.3 
-------------------------------------
total            132 6110.590  100.0 

Normal exit.
