---
DESIGN_NAME: simonrngtop
VERILOG_FILES: dir::rtl/*.*
CLOCK_PERIOD: 40
CLOCK_PORT: clk
SYNTH_AUTONAME: true
FP_PDN_SKIPTRIM: true
RUN_POST_GRT_RESIZER_TIMING: true

FP_SIZING: absolute
DIE_AREA:
  - 0
  - 0
  - 3000
  - 3000

VDD_NETS:
  - VPWR
GND_NETS:
  - VGND

MACROS:
  DFFRAM256x32:
    instances:
      ram1:
        location:
          - 200
          - 200
        orientation: N
      ram2:
        location:
          - 200
          - 900
        orientation: N
    gds:
      - dir::macros/dffram256x32/layout/gds/DFFRAM256x32.gds.gz
    lef:
      - dir::macros/dffram256x32/layout/lef/DFFRAM256x32.lef
    spef:
      max*:
        - dir::macros/dffram256x32/timing/spef/DFFRAM256x32.max.spef
      min*:
        - dir::macros/dffram256x32/timing/spef/DFFRAM256x32.min.spef
      nom*:
        - dir::macros/dffram256x32/timing/spef/DFFRAM256x32.nom.spef
    lib:
      "*": dir::macros/dffram256x32/timing/lib/max/DFFRAM256x32.Slowest.lib
    nl:
      - dir::macros/dffram256x32/hdl/gl/DFFRAM256x32.v

PDN_MACRO_CONNECTIONS:
  - ram1 VPWR VGND VPWR VGND
  - ram2 VPWR VGND VPWR VGND

FP_PDN_VOFFSET: 5
FP_PDN_HOFFSET: 5
FP_PDN_VWIDTH: 3.1
FP_PDN_HWIDTH: 3.1
FP_PDN_VSPACING: 15.5
FP_PDN_HSPACING: 15.5
FP_PDN_VPITCH: 100
FP_PDN_HPITCH: 100

FP_PDN_CORE_RING: true
FP_PDN_CORE_RING_VWIDTH: 3.1
FP_PDN_CORE_RING_HWIDTH: 3.1
FP_PDN_CORE_RING_VOFFSET: 12.45
FP_PDN_CORE_RING_HOFFSET: 12.45
FP_PDN_CORE_RING_VSPACING: 1.7
FP_PDN_CORE_RING_HSPACING: 1.7

PL_RESIZER_ALLOW_SETUP_VIOS: true
GRT_RESIZER_ALLOW_SETUP_VIOS: true
GRT_ANTENNA_ITERS: 15
GRT_ANTENNA_MARGIN: 15
RUN_HEURISTIC_DIODE_INSERTION: true
DESIGN_REPAIR_MAX_WIRE_LENGTH: 800
PL_WIRE_LENGTH_COEF: 0.05
RUN_POST_GRT_DESIGN_REPAIR: true
DESIGN_REPAIR_MAX_SLEW_PCT: 30
DESIGN_REPAIR_MAX_CAP_PCT: 30
MAX_TRANSITION_CONSTRAINT: 1.5