Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Nov 11 19:27:55 2024
| Host         : LAPTOP-476JT8H0 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file tlb_top_control_sets_placed.rpt
| Design       : tlb_top
| Device       : xc7a200t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    29 |
|    Minimum number of control sets                        |    29 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   166 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    29 |
| >= 0 to < 4        |     8 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    18 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              70 |           19 |
| Yes          | No                    | No                     |             288 |          202 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              28 |           12 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------+---------------------------------------+----------------------------------------+------------------+----------------+
|      Clock Signal      |             Enable Signal             |            Set/Reset Signal            | Slice Load Count | Bel Load Count |
+------------------------+---------------------------------------+----------------------------------------+------------------+----------------+
|  clk_pll/inst/clk_out1 | tlb/gen_tlb[1].tlb_ps4MB[1]_i_1_n_0   | tlb/gen_tlb[1].tlb_vppn[1][11]_i_1_n_0 |                1 |              2 |
|  clk_pll/inst/clk_out1 | tlb/gen_tlb[5].tlb_ps4MB[5]_i_1_n_0   | tlb/gen_tlb[5].tlb_vppn[5][11]_i_1_n_0 |                1 |              2 |
|  clk_pll/inst/clk_out1 | tlb/gen_tlb[0].tlb_g[0]_i_1_n_0       | tlb/gen_tlb[0].tlb_vppn[0][11]_i_1_n_0 |                1 |              2 |
|  clk_pll/inst/clk_out1 | tlb/p_0_in14_in                       | tlb/gen_tlb[7].tlb_vppn[7][11]_i_1_n_0 |                1 |              2 |
|  clk_pll/inst/clk_out1 | tlb/p_0_in24_in                       | tlb/gen_tlb[2].tlb_vppn[2][11]_i_1_n_0 |                1 |              2 |
|  clk_pll/inst/clk_out1 | tlb/p_0_in16_in                       | tlb/gen_tlb[6].tlb_vppn[6][11]_i_1_n_0 |                1 |              2 |
|  clk_pll/inst/clk_out1 | tlb/p_0_in20_in                       | tlb/gen_tlb[4].tlb_vppn[4][11]_i_1_n_0 |                2 |              2 |
|  clk_pll/inst/clk_out1 | tlb/p_0_in22_in                       | tlb/gen_tlb[3].tlb_vppn[3][11]_i_1_n_0 |                1 |              2 |
|  clk_pll/inst/clk_out1 | tlb_w_cnt[3]_i_1_n_0                  | clear                                  |                1 |              4 |
|  clk_pll/inst/clk_out1 | tlb/E[0]                              | clear                                  |                1 |              4 |
|  clk_pll/inst/clk_out1 | tlb/test_error_reg[0]                 | clear                                  |                1 |              4 |
|  clk_pll/inst/clk_out1 | tlb/gen_tlb[1].tlb_ps4MB[1]_i_1_n_0   |                                        |               13 |             17 |
|  clk_pll/inst/clk_out1 | tlb/gen_tlb[5].tlb_ps4MB[5]_i_1_n_0   |                                        |               10 |             17 |
|  clk_pll/inst/clk_out1 | tlb/gen_tlb[0].tlb_g[0]_i_1_n_0       |                                        |               13 |             17 |
|  clk_pll/inst/clk_out1 | tlb/p_0_in14_in                       |                                        |               13 |             17 |
|  clk_pll/inst/clk_out1 | tlb/p_0_in24_in                       |                                        |               12 |             17 |
|  clk_pll/inst/clk_out1 | tlb/p_0_in16_in                       |                                        |               10 |             17 |
|  clk_pll/inst/clk_out1 | tlb/p_0_in20_in                       |                                        |               13 |             17 |
|  clk_pll/inst/clk_out1 | tlb/p_0_in22_in                       |                                        |               12 |             17 |
|  clk_pll/inst/clk_out1 | tlb/gen_tlb[13].tlb_ps4MB[13]_i_1_n_0 |                                        |               12 |             19 |
|  clk_pll/inst/clk_out1 | tlb/gen_tlb[9].tlb_ps4MB[9]_i_1_n_0   |                                        |               13 |             19 |
|  clk_pll/inst/clk_out1 | tlb/p_0_in6_in                        |                                        |               13 |             19 |
|  clk_pll/inst/clk_out1 | tlb/p_0_in0_in                        |                                        |               14 |             19 |
|  clk_pll/inst/clk_out1 | tlb/p_0_in                            |                                        |               12 |             19 |
|  clk_pll/inst/clk_out1 | tlb/p_0_in12_in                       |                                        |               16 |             19 |
|  clk_pll/inst/clk_out1 | tlb/p_0_in4_in                        |                                        |               12 |             19 |
|  clk_pll/inst/clk_out1 | tlb/p_0_in8_in                        |                                        |               14 |             19 |
|  clk_pll/inst/clk_out1 |                                       | wait_cnt0                              |                7 |             27 |
|  clk_pll/inst/clk_out1 |                                       | clear                                  |               12 |             43 |
+------------------------+---------------------------------------+----------------------------------------+------------------+----------------+


