// Seed: 3562425053
module module_0 ();
  wire id_2;
  wire id_3;
  assign module_2.id_6 = 0;
endmodule
module module_1 (
    input wor id_0,
    output wire id_1,
    input tri0 id_2,
    id_8,
    input wire id_3,
    output tri1 id_4,
    input supply0 id_5,
    output wand id_6
);
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wor id_6, id_7, id_8 = id_8, id_9, id_10 = -1;
  id_11 :
  assert property (@(*) -1);
  initial $display(1);
  module_0 modCall_1 ();
endmodule
