FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* bench 5119.1.0 48a8e53c4eda */
/* SPDX-License-Identifier: GPL-2.0 */
/*
 * include/asm-alpha/cache.h
/* bench 22174.0.0 e6662c88b576 */
/* bench 22174.0.1 5ac978429ffb */
/* bench 22174.0.2 7d05ed0f9f73 */
/* bench 22174.0.3 38326ded8307 */
/* bench 22174.0.4 cdf2564af234 */
/* bench 22174.0.5 9adcab9c8fe3 */
/* bench 22174.0.6 6ffae4534fff */
/* bench 22174.0.7 19bef8145cfa */
/* bench 22174.0.8 3741200dff99 */
/* bench 22174.0.9 e8ca97bbc986 */
#ifndef __ARCH_ALPHA_CACHE_H
#define __ARCH_ALPHA_CACHE_H

/* bench 3547.0.0 936ae004f93d */
/* bench 3547.0.1 062357571bb9 */
/* bench 3547.0.2 47c6350c96f7 */
/* bench 3547.0.3 a20c6963ff35 */
/* bench 3547.0.4 1f7a6d84a3e9 */
/* bench 3547.0.5 a33674d10b93 */
/* bench 3547.0.6 ac31fab9388e */
# define L1_CACHE_BYTES     64
# define L1_CACHE_SHIFT     6
#else
/* Both EV4 and EV5 are write-through, read-allocate,
   direct-mapped, physical.
*/
# define L1_CACHE_BYTES     32
# define L1_CACHE_SHIFT     5
#endif

#define SMP_CACHE_BYTES    L1_CACHE_BYTES

#endif
