<profile>
    <ReportVersion>
        <Version>2024.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg400-2</Part>
        <TopModelName>v_mix</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>6.802</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>4436</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>8316012</Worst-caseLatency>
            <Best-caseRealTimeLatency>44.360 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>83.160 ms</Worst-caseRealTimeLatency>
            <Interval-min>4437</Interval-min>
            <Interval-max>8316013</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <VITIS_LOOP_2626_1>
                <Slack>7.30</Slack>
                <TripCount>3</TripCount>
                <Latency>2</Latency>
                <AbsoluteTimeLatency>20</AbsoluteTimeLatency>
                <PipelineII>1</PipelineII>
                <PipelineDepth>1</PipelineDepth>
                <InstanceList/>
            </VITIS_LOOP_2626_1>
        </SummaryOfLoopLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:1812</SourceLocation>
            <SummaryOfLoopViolations>
                <VITIS_LOOP_2626_1>
                    <Name>VITIS_LOOP_2626_1</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:2626</SourceLocation>
                </VITIS_LOOP_2626_1>
            </SummaryOfLoopViolations>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>0</BRAM_18K>
            <FF>8375</FF>
            <LUT>10321</LUT>
            <DSP>0</DSP>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_CTRL_AWVALID</name>
            <Object>CTRL</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>uint</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_AWREADY</name>
            <Object>CTRL</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>uint</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_AWADDR</name>
            <Object>CTRL</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>12</Bits>
            <Attribute>unknown</Attribute>
            <CType>uint</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_WVALID</name>
            <Object>CTRL</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>uint</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_WREADY</name>
            <Object>CTRL</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>uint</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_WDATA</name>
            <Object>CTRL</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>uint</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_WSTRB</name>
            <Object>CTRL</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>uint</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_ARVALID</name>
            <Object>CTRL</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>uint</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_ARREADY</name>
            <Object>CTRL</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>uint</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_ARADDR</name>
            <Object>CTRL</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>12</Bits>
            <Attribute>unknown</Attribute>
            <CType>uint</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_RVALID</name>
            <Object>CTRL</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>uint</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_RREADY</name>
            <Object>CTRL</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>uint</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_RDATA</name>
            <Object>CTRL</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>uint</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_RRESP</name>
            <Object>CTRL</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>uint</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_BVALID</name>
            <Object>CTRL</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>uint</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_BREADY</name>
            <Object>CTRL</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>uint</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_BRESP</name>
            <Object>CTRL</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>uint</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>v_mix</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>v_mix</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>v_mix</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>s_axis_video_TDATA</name>
            <Object>s_axis_video_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_axis_video_TVALID</name>
            <Object>s_axis_video_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_axis_video_TREADY</name>
            <Object>s_axis_video_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_axis_video_TDEST</name>
            <Object>s_axis_video_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_axis_video_TKEEP</name>
            <Object>s_axis_video_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>3</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_axis_video_TSTRB</name>
            <Object>s_axis_video_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>3</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_axis_video_TUSER</name>
            <Object>s_axis_video_V_user_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_axis_video_TLAST</name>
            <Object>s_axis_video_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_axis_video_TID</name>
            <Object>s_axis_video_V_id_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_axis_video1_TDATA</name>
            <Object>s_axis_video1_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_axis_video1_TVALID</name>
            <Object>s_axis_video1_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_axis_video1_TREADY</name>
            <Object>s_axis_video1_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_axis_video1_TDEST</name>
            <Object>s_axis_video1_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_axis_video1_TKEEP</name>
            <Object>s_axis_video1_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>3</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_axis_video1_TSTRB</name>
            <Object>s_axis_video1_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>3</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_axis_video1_TUSER</name>
            <Object>s_axis_video1_V_user_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_axis_video1_TLAST</name>
            <Object>s_axis_video1_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_axis_video1_TID</name>
            <Object>s_axis_video1_V_id_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_axis_video2_TDATA</name>
            <Object>s_axis_video2_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_axis_video2_TVALID</name>
            <Object>s_axis_video2_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_axis_video2_TREADY</name>
            <Object>s_axis_video2_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_axis_video2_TDEST</name>
            <Object>s_axis_video2_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_axis_video2_TKEEP</name>
            <Object>s_axis_video2_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>3</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_axis_video2_TSTRB</name>
            <Object>s_axis_video2_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>3</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_axis_video2_TUSER</name>
            <Object>s_axis_video2_V_user_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_axis_video2_TLAST</name>
            <Object>s_axis_video2_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_axis_video2_TID</name>
            <Object>s_axis_video2_V_id_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layerAlpha_0</name>
            <Object>layerAlpha_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layerStartX_0</name>
            <Object>layerStartX_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layerStartY_0</name>
            <Object>layerStartY_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layerWidth_0</name>
            <Object>layerWidth_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layerHeight_0</name>
            <Object>layerHeight_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layerScaleFactor_0</name>
            <Object>layerScaleFactor_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layerVideoFormat_address0</name>
            <Object>layerVideoFormat</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layerVideoFormat_ce0</name>
            <Object>layerVideoFormat</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layerVideoFormat_we0</name>
            <Object>layerVideoFormat</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layerVideoFormat_d0</name>
            <Object>layerVideoFormat</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layerVideoFormat_q0</name>
            <Object>layerVideoFormat</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layerVideoFormat_address1</name>
            <Object>layerVideoFormat</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layerVideoFormat_ce1</name>
            <Object>layerVideoFormat</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layerVideoFormat_we1</name>
            <Object>layerVideoFormat</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layerVideoFormat_d1</name>
            <Object>layerVideoFormat</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layerVideoFormat_q1</name>
            <Object>layerVideoFormat</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layerStride_0</name>
            <Object>layerStride_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>K11</name>
            <Object>K11</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>K12</name>
            <Object>K12</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>K13</name>
            <Object>K13</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>K21</name>
            <Object>K21</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>K22</name>
            <Object>K22</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>K23</name>
            <Object>K23</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>K31</name>
            <Object>K31</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>K32</name>
            <Object>K32</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>K33</name>
            <Object>K33</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>ROffset</name>
            <Object>ROffset</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>GOffset</name>
            <Object>GOffset</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>BOffset</name>
            <Object>BOffset</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>K11_2</name>
            <Object>K11_2</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>K12_2</name>
            <Object>K12_2</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>K13_2</name>
            <Object>K13_2</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>K21_2</name>
            <Object>K21_2</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>K22_2</name>
            <Object>K22_2</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>K23_2</name>
            <Object>K23_2</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>K31_2</name>
            <Object>K31_2</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>K32_2</name>
            <Object>K32_2</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>K33_2</name>
            <Object>K33_2</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>YOffset</name>
            <Object>YOffset</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>UOffset</name>
            <Object>UOffset</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>VOffset</name>
            <Object>VOffset</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axis_video_TDATA</name>
            <Object>m_axis_video_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axis_video_TVALID</name>
            <Object>m_axis_video_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axis_video_TREADY</name>
            <Object>m_axis_video_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axis_video_TDEST</name>
            <Object>m_axis_video_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axis_video_TKEEP</name>
            <Object>m_axis_video_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axis_video_TSTRB</name>
            <Object>m_axis_video_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axis_video_TUSER</name>
            <Object>m_axis_video_V_user_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axis_video_TLAST</name>
            <Object>m_axis_video_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axis_video_TID</name>
            <Object>m_axis_video_V_id_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="5">
            <ModuleName>v_mix</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_VMixHlsDataFlowFunction_fu_476</InstName>
                    <ModuleName>VMixHlsDataFlowFunction</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>476</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>entry_proc_U0</InstName>
                            <ModuleName>entry_proc</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>656</ID>
                        </Instance>
                        <Instance>
                            <InstName>AXIvideo2MultiPixStream_1_U0</InstName>
                            <ModuleName>AXIvideo2MultiPixStream_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>681</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_reg_unsigned_short_1_fu_233</InstName>
                                    <ModuleName>reg_unsigned_short_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>233</ID>
                                </Instance>
                                <Instance>
                                    <InstName>grp_reg_unsigned_short_1_fu_239</InstName>
                                    <ModuleName>reg_unsigned_short_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>239</ID>
                                </Instance>
                                <Instance>
                                    <InstName>grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start_fu_162</InstName>
                                    <ModuleName>AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>162</ID>
                                </Instance>
                                <Instance>
                                    <InstName>grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182</InstName>
                                    <ModuleName>AXIvideo2MultiPixStream_1_Pipeline_loop_width</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>182</ID>
                                    <BindInstances>icmp_ln3105_fu_203_p2 j_8_fu_209_p2 or_ln3109_fu_215_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_eol_fu_210</InstName>
                                    <ModuleName>AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_eol</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>210</ID>
                                </Instance>
                            </InstancesList>
                            <BindInstances>cmp10301_fu_253_p2 xor_ln3150_fu_258_p2 icmp_ln3101_fu_267_p2 i_6_fu_272_p2 select_ln3150_fu_300_p3 and_ln3150_fu_282_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>AXIvideo2MultiPixStream_5_U0</InstName>
                            <ModuleName>AXIvideo2MultiPixStream_5</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>707</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_reg_unsigned_short_s_fu_259</InstName>
                                    <ModuleName>reg_unsigned_short_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>259</ID>
                                </Instance>
                                <Instance>
                                    <InstName>grp_reg_unsigned_short_s_fu_265</InstName>
                                    <ModuleName>reg_unsigned_short_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>265</ID>
                                </Instance>
                                <Instance>
                                    <InstName>grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180</InstName>
                                    <ModuleName>AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>180</ID>
                                </Instance>
                                <Instance>
                                    <InstName>grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200</InstName>
                                    <ModuleName>AXIvideo2MultiPixStream_5_Pipeline_loop_width</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>200</ID>
                                    <BindInstances>icmp_ln3105_fu_203_p2 j_6_fu_209_p2 or_ln3109_fu_215_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228</InstName>
                                    <ModuleName>AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>228</ID>
                                </Instance>
                            </InstancesList>
                            <BindInstances>cmp10301_i_fu_279_p2 xor_ln3150_fu_284_p2 icmp_ln3101_fu_293_p2 i_4_fu_298_p2 select_ln3150_fu_326_p3 and_ln3150_fu_308_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>AXIvideo2MultiPixStream_U0</InstName>
                            <ModuleName>AXIvideo2MultiPixStream</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>735</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_reg_unsigned_short_s_fu_259</InstName>
                                    <ModuleName>reg_unsigned_short_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>259</ID>
                                </Instance>
                                <Instance>
                                    <InstName>grp_reg_unsigned_short_s_fu_265</InstName>
                                    <ModuleName>reg_unsigned_short_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>265</ID>
                                </Instance>
                                <Instance>
                                    <InstName>grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_180</InstName>
                                    <ModuleName>AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>180</ID>
                                </Instance>
                                <Instance>
                                    <InstName>grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200</InstName>
                                    <ModuleName>AXIvideo2MultiPixStream_Pipeline_loop_width</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>200</ID>
                                    <BindInstances>icmp_ln3105_fu_203_p2 j_4_fu_209_p2 or_ln3109_fu_215_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228</InstName>
                                    <ModuleName>AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>228</ID>
                                </Instance>
                            </InstancesList>
                            <BindInstances>cmp10301_i_fu_279_p2 xor_ln3150_fu_284_p2 icmp_ln3101_fu_293_p2 i_8_fu_298_p2 select_ln3150_fu_326_p3 and_ln3150_fu_308_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>v_mix_420_to_422_false_2_U0</InstName>
                            <ModuleName>v_mix_420_to_422_false_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>763</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94</InstName>
                                    <ModuleName>v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>94</ID>
                                    <BindInstances>icmp_ln76_fu_78_p2 x_25_fu_84_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>icmp_ln74_fu_111_p2 y_25_fu_116_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>v_mix_420_to_422_false_6_U0</InstName>
                            <ModuleName>v_mix_420_to_422_false_6</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>773</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110</InstName>
                                    <ModuleName>v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>110</ID>
                                    <BindInstances>icmp_ln76_fu_72_p2 x_24_fu_78_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>icmp_ln74_fu_135_p2 y_24_fu_140_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>v_mix_420_to_422_false_U0</InstName>
                            <ModuleName>v_mix_420_to_422_false_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>785</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110</InstName>
                                    <ModuleName>v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>110</ID>
                                    <BindInstances>icmp_ln76_fu_72_p2 x_22_fu_78_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>icmp_ln74_fu_135_p2 y_27_fu_140_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>v_mix_422_to_444_false_3_U0</InstName>
                            <ModuleName>v_mix_422_to_444_false_3</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>797</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94</InstName>
                                    <ModuleName>v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>94</ID>
                                    <BindInstances>icmp_ln105_fu_78_p2 x_19_fu_84_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>icmp_ln103_fu_111_p2 y_19_fu_116_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>v_mix_422_to_444_false_7_U0</InstName>
                            <ModuleName>v_mix_422_to_444_false_7</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>807</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110</InstName>
                                    <ModuleName>v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>110</ID>
                                    <BindInstances>icmp_ln105_fu_72_p2 x_18_fu_78_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>icmp_ln103_fu_135_p2 y_18_fu_140_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>v_mix_422_to_444_false_U0</InstName>
                            <ModuleName>v_mix_422_to_444_false_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>819</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110</InstName>
                                    <ModuleName>v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>110</ID>
                                    <BindInstances>icmp_ln105_fu_72_p2 x_16_fu_78_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>icmp_ln103_fu_135_p2 y_21_fu_140_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>v_mix_yuv2rgb_false_4_U0</InstName>
                            <ModuleName>v_mix_yuv2rgb_false_4</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>831</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82</InstName>
                                    <ModuleName>v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>82</ID>
                                    <BindInstances>icmp_ln897_fu_78_p2 x_6_fu_84_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>icmp_ln895_fu_99_p2 y_4_fu_104_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>v_mix_yuv2rgb_false_8_U0</InstName>
                            <ModuleName>v_mix_yuv2rgb_false_8</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>840</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110</InstName>
                                    <ModuleName>v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>110</ID>
                                    <BindInstances>icmp_ln897_fu_72_p2 x_4_fu_78_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>icmp_ln895_fu_135_p2 y_2_fu_140_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>v_mix_yuv2rgb_false_U0</InstName>
                            <ModuleName>v_mix_yuv2rgb_false_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>852</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110</InstName>
                                    <ModuleName>v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>110</ID>
                                    <BindInstances>icmp_ln897_fu_72_p2 x_2_fu_78_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>icmp_ln895_fu_135_p2 y_6_fu_140_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>v_mix_upsample_false_9_U0</InstName>
                            <ModuleName>v_mix_upsample_false_9</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>864</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98</InstName>
                                    <ModuleName>v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>98</ID>
                                    <BindInstances>icmp_ln107_fu_72_p2 x_10_fu_78_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>icmp_ln105_fu_123_p2 y_8_fu_128_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>v_mix_upsample_false_U0</InstName>
                            <ModuleName>v_mix_upsample_false_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>875</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98</InstName>
                                    <ModuleName>v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>98</ID>
                                    <BindInstances>icmp_ln107_fu_72_p2 x_8_fu_78_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>icmp_ln105_fu_123_p2 y_10_fu_128_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>v_mix_core_alpha_false_false_U0</InstName>
                            <ModuleName>v_mix_core_alpha_false_false_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>886</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170</InstName>
                                    <ModuleName>v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>170</ID>
                                    <BindInstances>icmp_ln465_fu_236_p2 add_ln465_fu_242_p2 icmp_ln477_fu_256_p2 xor_ln477_fu_262_p2 icmp_ln478_fu_268_p2 and_ln476_fu_274_p2 and_ln476_1_fu_280_p2 and_ln476_2_fu_286_p2 and_ln476_3_fu_292_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>shl_ln449_fu_198_p2 shl_ln450_fu_208_p2 add60_i_fu_233_p2 add71_i_fu_245_p2 icmp_ln463_fu_254_p2 add_ln463_fu_259_p2 ult_fu_273_p2 rev18_fu_278_p2 notrhs_i_fu_285_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>v_mix_core_alpha_false_false_10_U0</InstName>
                            <ModuleName>v_mix_core_alpha_false_false_10</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>908</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132</InstName>
                                    <ModuleName>v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>132</ID>
                                    <BindInstances>icmp_ln465_fu_143_p2 add_ln465_fu_149_p2 icmp_ln477_fu_163_p2 xor_ln477_fu_169_p2 icmp_ln478_fu_175_p2 and_ln476_fu_181_p2 and_ln476_2_fu_187_p2 and_ln476_1_fu_193_p2 and_ln476_4_fu_199_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>shl_ln449_fu_152_p2 shl_ln450_fu_162_p2 add60_fu_187_p2 add71_fu_199_p2 icmp_ln463_fu_208_p2 add_ln463_fu_213_p2 ult_fu_227_p2 rev12_fu_232_p2 notrhs_fu_239_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>v_mix_rgb2yuv_false_U0</InstName>
                            <ModuleName>v_mix_rgb2yuv_false_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>923</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62</InstName>
                                    <ModuleName>v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>62</ID>
                                    <BindInstances>icmp_ln1042_fu_78_p2 x_11_fu_84_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>icmp_ln1040_fu_79_p2 y_12_fu_84_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>v_mix_444_to_422_false_U0</InstName>
                            <ModuleName>v_mix_444_to_422_false_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>931</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62</InstName>
                                    <ModuleName>v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>62</ID>
                                    <BindInstances>icmp_ln718_fu_78_p2 x_14_fu_84_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>icmp_ln716_fu_79_p2 y_16_fu_84_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>v_mix_422_to_420_false_U0</InstName>
                            <ModuleName>v_mix_422_to_420_false_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>939</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62</InstName>
                                    <ModuleName>v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>62</ID>
                                    <BindInstances>icmp_ln508_fu_78_p2 x_20_fu_84_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>icmp_ln506_fu_79_p2 y_22_fu_84_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>MultiPixStream2AXIvideo_U0</InstName>
                            <ModuleName>MultiPixStream2AXIvideo</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>947</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_reg_unsigned_short_1_fu_122</InstName>
                                    <ModuleName>reg_unsigned_short_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>122</ID>
                                </Instance>
                                <Instance>
                                    <InstName>grp_reg_unsigned_short_1_fu_128</InstName>
                                    <ModuleName>reg_unsigned_short_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>128</ID>
                                </Instance>
                                <Instance>
                                    <InstName>grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98</InstName>
                                    <ModuleName>MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>98</ID>
                                    <BindInstances>icmp_ln3233_fu_161_p2 j_2_fu_167_p2 axi_last_fu_177_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>sub_fu_143_p2 icmp_ln3231_fu_149_p2 icmp_ln3231_1_fu_158_p2 i_2_fu_163_p2 and_ln3231_fu_169_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>HwReg_layerEnable_val16_c12_U HwReg_layerStartX_1_val17_c_U HwReg_layerStartX_2_val18_c_U HwReg_layerStartY_1_val19_c_U HwReg_layerStartY_2_val20_c_U HwReg_layerScaleFactor_1_val25_c_U HwReg_layerScaleFactor_2_val26_c_U srcLayer0_U HwReg_layerEnableFlag_0_val_c14_U srcLayer0Yuv422_U HwReg_layerEnableFlag_0_val_c13_U srcLayer0Yuv_U HwReg_layerEnableFlag_0_val_c_U outLayer0_U srcLayer1_U HwReg_layerEnableFlag_1_val_c17_U HwReg_layerWidth_1_val_c24_U HwReg_layerHeight_1_val_c32_U srcLayer1Yuv422_U HwReg_layerEnableFlag_1_val_c16_U HwReg_layerWidth_1_val_c23_U HwReg_layerHeight_1_val_c31_U srcLayer1Yuv_U HwReg_layerEnableFlag_1_val_c15_U HwReg_layerWidth_1_val_c22_U HwReg_layerHeight_1_val_c30_U srcLayer1Rgb_U HwReg_layerEnableFlag_1_val_c_U HwReg_layerWidth_1_val_c21_U HwReg_layerHeight_1_val_c29_U srcLayer1x_U HwReg_layerWidth_1_val_c_U HwReg_layerHeight_1_val_c_U outLayer1_U HwReg_layerEnable_val16_c_U srcLayer2_U HwReg_layerEnableFlag_2_val_c20_U HwReg_layerWidth_2_val_c28_U HwReg_layerHeight_2_val_c36_U srcLayer2Yuv422_U HwReg_layerEnableFlag_2_val_c19_U HwReg_layerWidth_2_val_c27_U HwReg_layerHeight_2_val_c35_U srcLayer2Yuv_U HwReg_layerEnableFlag_2_val_c18_U HwReg_layerWidth_2_val_c26_U HwReg_layerHeight_2_val_c34_U srcLayer2Rgb_U HwReg_layerEnableFlag_2_val_c_U HwReg_layerWidth_2_val_c25_U HwReg_layerHeight_2_val_c33_U srcLayer2x_U HwReg_layerWidth_2_val_c_U HwReg_layerHeight_2_val_c_U outLayer2_U outYuv_U out422_U out420_U</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>sparsemux_7_2_16_1_1_U486 sparsemux_7_2_16_1_1_U487 sparsemux_7_2_16_1_1_U488 sparsemux_7_2_16_1_1_U489 sparsemux_7_2_8_1_1_U490 icmp_ln2629_fu_722_p2 icmp_ln2629_1_fu_728_p2 or_ln2629_fu_734_p2 HwReg_layerEnableFlag_2_fu_740_p3 HwReg_layerScaleFactor_1_fu_748_p3 HwReg_layerHeight_1_fu_756_p3 HwReg_layerWidth_1_fu_764_p3 HwReg_layerStartY_1_fu_772_p3 HwReg_layerStartX_1_fu_780_p3 HwReg_layerEnableFlag_1_fu_788_p3 HwReg_layerEnableFlag_fu_796_p3 HwReg_layerScaleFactor_fu_804_p3 HwReg_layerHeight_fu_812_p3 HwReg_layerWidth_fu_820_p3 HwReg_layerStartY_fu_828_p3 HwReg_layerStartX_fu_836_p3 i_fu_844_p2 icmp_ln2626_fu_850_p2 CTRL_s_axi_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>entry_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.280</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>-</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>82</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>reg_unsigned_short_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>1</TargetInitiationInterval>
                    <EstimatedClockPeriod>0.000</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>1</Average-caseLatency>
                    <Worst-caseLatency>1</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>2</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/utils/x_hls_utils.h:224</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>14</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start</Name>
            <Loops>
                <loop_wait_for_start/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.011</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>2</Average-caseLatency>
                    <Worst-caseLatency>2</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop_wait_for_start>
                        <Name>loop_wait_for_start</Name>
                        <Slack>7.30</Slack>
                        <TripCount>0</TripCount>
                        <Latency>0</Latency>
                        <AbsoluteTimeLatency>0 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop_wait_for_start>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3076</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop_wait_for_start>
                            <Name>loop_wait_for_start</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3093</SourceLocation>
                        </loop_wait_for_start>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>4</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>37</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>AXIvideo2MultiPixStream_1_Pipeline_loop_width</Name>
            <Loops>
                <loop_width/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.558</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>3842</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>38.420 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 3841</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop_width>
                        <Name>loop_width</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>3840</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 3840</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 38.400 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop_width>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3105</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop_width>
                            <Name>loop_width</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3105</SourceLocation>
                        </loop_width>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>42</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>137</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="loop_width" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln3105_fu_203_p2" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3105" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln3105" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_width" OPTYPE="add" PRAGMA="" RTLNAME="j_8_fu_209_p2" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3105" STORAGESUBTYPE="" URAM="0" VARIABLE="j_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="loop_width" OPTYPE="or" PRAGMA="" RTLNAME="or_ln3109_fu_215_p2" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3109" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln3109" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_eol</Name>
            <Loops>
                <loop_wait_for_eol/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.011</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>2</Average-caseLatency>
                    <Worst-caseLatency>2</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop_wait_for_eol>
                        <Name>loop_wait_for_eol</Name>
                        <Slack>7.30</Slack>
                        <TripCount>0</TripCount>
                        <Latency>0</Latency>
                        <AbsoluteTimeLatency>0 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop_wait_for_eol>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3076</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop_wait_for_eol>
                            <Name>loop_wait_for_eol</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3150</SourceLocation>
                        </loop_wait_for_eol>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>4</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>50</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>AXIvideo2MultiPixStream_1</Name>
            <Loops>
                <loop_height/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.806</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>8316006</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>83.160 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 8316006</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop_height>
                        <Name>loop_height</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>2160</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 8316000</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 83.160 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>10</min>
                                <max>3850</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>10 ~ 3850</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182</Instance>
                            <Instance>grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_eol_fu_210</Instance>
                        </InstanceList>
                    </loop_height>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3080</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop_height>
                            <Name>loop_height</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3150</SourceLocation>
                        </loop_height>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>160</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>404</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="cmp10301_fu_253_p2" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3081" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp10301" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln3150_fu_258_p2" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3150" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln3150" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="loop_height" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln3101_fu_267_p2" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3101" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln3101" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_height" OPTYPE="add" PRAGMA="" RTLNAME="i_6_fu_272_p2" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3101" STORAGESUBTYPE="" URAM="0" VARIABLE="i_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="loop_height" OPTYPE="select" PRAGMA="" RTLNAME="select_ln3150_fu_300_p3" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3150" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln3150" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="loop_height" OPTYPE="and" PRAGMA="" RTLNAME="and_ln3150_fu_282_p2" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3150" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln3150" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2</Name>
            <Loops>
                <VITIS_LOOP_76_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.802</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>66</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>3842</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.660 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>38.420 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>65 ~ 3841</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_76_2>
                        <Name>VITIS_LOOP_76_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>64</min>
                                <max>3840</max>
                            </range>
                        </TripCount>
                        <Latency>64 ~ 3840</Latency>
                        <AbsoluteTimeLatency>0.640 us ~ 38.400 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_76_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:66</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_76_2>
                            <Name>VITIS_LOOP_76_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:76</SourceLocation>
                        </VITIS_LOOP_76_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>15</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>82</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_76_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln76_fu_78_p2" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln76" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_76_2" OPTYPE="add" PRAGMA="" RTLNAME="x_25_fu_84_p2" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="x_25" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>v_mix_420_to_422_false_2</Name>
            <Loops>
                <VITIS_LOOP_74_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.802</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>8303041</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>83.030 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 8303041</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_74_1>
                        <Name>VITIS_LOOP_74_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>64</min>
                                <max>2160</max>
                            </range>
                        </TripCount>
                        <Latency>4352 ~ 8303040</Latency>
                        <AbsoluteTimeLatency>43.520 us ~ 83.030 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>68</min>
                                <max>3844</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>68 ~ 3844</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94</Instance>
                        </InstanceList>
                    </VITIS_LOOP_74_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:72</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_74_1>
                            <Name>VITIS_LOOP_74_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:74</SourceLocation>
                        </VITIS_LOOP_74_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>34</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>187</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_74_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln74_fu_111_p2" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:74" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln74" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_74_1" OPTYPE="add" PRAGMA="" RTLNAME="y_25_fu_116_p2" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:74" STORAGESUBTYPE="" URAM="0" VARIABLE="y_25" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2</Name>
            <Loops>
                <VITIS_LOOP_105_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.802</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>66</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>3842</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.660 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>38.420 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>65 ~ 3841</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_105_2>
                        <Name>VITIS_LOOP_105_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>64</min>
                                <max>3840</max>
                            </range>
                        </TripCount>
                        <Latency>64 ~ 3840</Latency>
                        <AbsoluteTimeLatency>0.640 us ~ 38.400 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_105_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:95</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_105_2>
                            <Name>VITIS_LOOP_105_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:105</SourceLocation>
                        </VITIS_LOOP_105_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>15</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>82</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_105_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln105_fu_78_p2" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:105" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln105" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_2" OPTYPE="add" PRAGMA="" RTLNAME="x_19_fu_84_p2" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:105" STORAGESUBTYPE="" URAM="0" VARIABLE="x_19" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>v_mix_422_to_444_false_3</Name>
            <Loops>
                <VITIS_LOOP_103_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.802</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>8303041</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>83.030 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 8303041</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_103_1>
                        <Name>VITIS_LOOP_103_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>64</min>
                                <max>2160</max>
                            </range>
                        </TripCount>
                        <Latency>4352 ~ 8303040</Latency>
                        <AbsoluteTimeLatency>43.520 us ~ 83.030 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>68</min>
                                <max>3844</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>68 ~ 3844</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94</Instance>
                        </InstanceList>
                    </VITIS_LOOP_103_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:101</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_103_1>
                            <Name>VITIS_LOOP_103_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:103</SourceLocation>
                        </VITIS_LOOP_103_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>34</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>187</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_103_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln103_fu_111_p2" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln103" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_103_1" OPTYPE="add" PRAGMA="" RTLNAME="y_19_fu_116_p2" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="y_19" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2</Name>
            <Loops>
                <VITIS_LOOP_897_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.802</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>66</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>3842</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.660 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>38.420 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>65 ~ 3841</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_897_2>
                        <Name>VITIS_LOOP_897_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>64</min>
                                <max>3840</max>
                            </range>
                        </TripCount>
                        <Latency>64 ~ 3840</Latency>
                        <AbsoluteTimeLatency>0.640 us ~ 38.400 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_897_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:887</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_897_2>
                            <Name>VITIS_LOOP_897_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:897</SourceLocation>
                        </VITIS_LOOP_897_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>15</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>82</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_897_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln897_fu_78_p2" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:897" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln897" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_897_2" OPTYPE="add" PRAGMA="" RTLNAME="x_6_fu_84_p2" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:897" STORAGESUBTYPE="" URAM="0" VARIABLE="x_6" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>v_mix_yuv2rgb_false_4</Name>
            <Loops>
                <VITIS_LOOP_895_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.802</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>8303041</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>83.030 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 8303041</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_895_1>
                        <Name>VITIS_LOOP_895_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>64</min>
                                <max>2160</max>
                            </range>
                        </TripCount>
                        <Latency>4352 ~ 8303040</Latency>
                        <AbsoluteTimeLatency>43.520 us ~ 83.030 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>68</min>
                                <max>3844</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>68 ~ 3844</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82</Instance>
                        </InstanceList>
                    </VITIS_LOOP_895_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:893</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_895_1>
                            <Name>VITIS_LOOP_895_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:895</SourceLocation>
                        </VITIS_LOOP_895_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>33</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>169</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_895_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln895_fu_99_p2" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:895" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln895" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_895_1" OPTYPE="add" PRAGMA="" RTLNAME="y_4_fu_104_p2" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:895" STORAGESUBTYPE="" URAM="0" VARIABLE="y_4" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>reg_unsigned_short_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>1</TargetInitiationInterval>
                    <EstimatedClockPeriod>0.000</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>1</Average-caseLatency>
                    <Worst-caseLatency>1</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>2</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/utils/x_hls_utils.h:224</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>14</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start</Name>
            <Loops>
                <loop_wait_for_start/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.011</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>2</Average-caseLatency>
                    <Worst-caseLatency>2</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop_wait_for_start>
                        <Name>loop_wait_for_start</Name>
                        <Slack>7.30</Slack>
                        <TripCount>0</TripCount>
                        <Latency>0</Latency>
                        <AbsoluteTimeLatency>0 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop_wait_for_start>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3076~/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:691</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop_wait_for_start>
                            <Name>loop_wait_for_start</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3093~/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:691</SourceLocation>
                        </loop_wait_for_start>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>4</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>37</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>AXIvideo2MultiPixStream_5_Pipeline_loop_width</Name>
            <Loops>
                <loop_width/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.558</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>3842</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>38.420 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 3841</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop_width>
                        <Name>loop_width</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>3840</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 3840</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 38.400 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop_width>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3105~/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:691</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop_width>
                            <Name>loop_width</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3105~/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:691</SourceLocation>
                        </loop_width>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>42</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>137</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="loop_width" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln3105_fu_203_p2" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3105" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln3105" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_width" OPTYPE="add" PRAGMA="" RTLNAME="j_6_fu_209_p2" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3105" STORAGESUBTYPE="" URAM="0" VARIABLE="j_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="loop_width" OPTYPE="or" PRAGMA="" RTLNAME="or_ln3109_fu_215_p2" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3109" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln3109" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol</Name>
            <Loops>
                <loop_wait_for_eol/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.011</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>2</Average-caseLatency>
                    <Worst-caseLatency>2</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop_wait_for_eol>
                        <Name>loop_wait_for_eol</Name>
                        <Slack>7.30</Slack>
                        <TripCount>0</TripCount>
                        <Latency>0</Latency>
                        <AbsoluteTimeLatency>0 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop_wait_for_eol>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3076~/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:691</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop_wait_for_eol>
                            <Name>loop_wait_for_eol</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3150~/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:691</SourceLocation>
                        </loop_wait_for_eol>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>4</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>50</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>AXIvideo2MultiPixStream_5</Name>
            <Loops>
                <loop_height/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.806</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>8316006</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>83.160 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 8316006</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop_height>
                        <Name>loop_height</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>2160</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 8316000</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 83.160 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>10</min>
                                <max>3850</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>10 ~ 3850</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200</Instance>
                            <Instance>grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228</Instance>
                        </InstanceList>
                    </loop_height>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3080~/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:691</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop_height>
                            <Name>loop_height</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3150~/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:691</SourceLocation>
                        </loop_height>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>160</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>422</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="cmp10301_i_fu_279_p2" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3081" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp10301_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln3150_fu_284_p2" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3150" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln3150" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="loop_height" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln3101_fu_293_p2" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3101" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln3101" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_height" OPTYPE="add" PRAGMA="" RTLNAME="i_4_fu_298_p2" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3101" STORAGESUBTYPE="" URAM="0" VARIABLE="i_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="loop_height" OPTYPE="select" PRAGMA="" RTLNAME="select_ln3150_fu_326_p3" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3150" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln3150" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="loop_height" OPTYPE="and" PRAGMA="" RTLNAME="and_ln3150_fu_308_p2" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3150" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln3150" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2</Name>
            <Loops>
                <VITIS_LOOP_76_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.802</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>3842</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>38.420 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 3841</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_76_2>
                        <Name>VITIS_LOOP_76_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>3840</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 3840</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 38.400 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_76_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:66~/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:696</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_76_2>
                            <Name>VITIS_LOOP_76_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:76~/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:696</SourceLocation>
                        </VITIS_LOOP_76_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>15</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>82</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_76_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln76_fu_72_p2" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln76" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_76_2" OPTYPE="add" PRAGMA="" RTLNAME="x_24_fu_78_p2" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="x_24" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>v_mix_420_to_422_false_6</Name>
            <Loops>
                <VITIS_LOOP_74_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.802</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>8303041</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>83.030 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 8303041</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_74_1>
                        <Name>VITIS_LOOP_74_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>2160</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 8303040</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 83.030 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>4</min>
                                <max>3844</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>4 ~ 3844</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110</Instance>
                        </InstanceList>
                    </VITIS_LOOP_74_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:60~/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:696</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_74_1>
                            <Name>VITIS_LOOP_74_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:74~/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:696</SourceLocation>
                        </VITIS_LOOP_74_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>58</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>223</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_74_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln74_fu_135_p2" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:74" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln74" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_74_1" OPTYPE="add" PRAGMA="" RTLNAME="y_24_fu_140_p2" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:74" STORAGESUBTYPE="" URAM="0" VARIABLE="y_24" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2</Name>
            <Loops>
                <VITIS_LOOP_105_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.802</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>3842</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>38.420 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 3841</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_105_2>
                        <Name>VITIS_LOOP_105_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>3840</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 3840</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 38.400 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_105_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:95~/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:699</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_105_2>
                            <Name>VITIS_LOOP_105_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:105~/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:699</SourceLocation>
                        </VITIS_LOOP_105_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>15</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>82</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_105_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln105_fu_72_p2" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:105" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln105" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_2" OPTYPE="add" PRAGMA="" RTLNAME="x_18_fu_78_p2" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:105" STORAGESUBTYPE="" URAM="0" VARIABLE="x_18" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>v_mix_422_to_444_false_7</Name>
            <Loops>
                <VITIS_LOOP_103_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.802</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>8303041</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>83.030 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 8303041</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_103_1>
                        <Name>VITIS_LOOP_103_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>2160</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 8303040</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 83.030 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>4</min>
                                <max>3844</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>4 ~ 3844</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110</Instance>
                        </InstanceList>
                    </VITIS_LOOP_103_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:89~/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:699</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_103_1>
                            <Name>VITIS_LOOP_103_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:103~/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:699</SourceLocation>
                        </VITIS_LOOP_103_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>58</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>223</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_103_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln103_fu_135_p2" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln103" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_103_1" OPTYPE="add" PRAGMA="" RTLNAME="y_18_fu_140_p2" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="y_18" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2</Name>
            <Loops>
                <VITIS_LOOP_897_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.802</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>3842</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>38.420 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 3841</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_897_2>
                        <Name>VITIS_LOOP_897_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>3840</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 3840</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 38.400 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_897_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:887~/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:702</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_897_2>
                            <Name>VITIS_LOOP_897_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:897~/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:702</SourceLocation>
                        </VITIS_LOOP_897_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>15</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>82</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_897_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln897_fu_72_p2" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:897" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln897" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_897_2" OPTYPE="add" PRAGMA="" RTLNAME="x_4_fu_78_p2" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:897" STORAGESUBTYPE="" URAM="0" VARIABLE="x_4" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>v_mix_yuv2rgb_false_8</Name>
            <Loops>
                <VITIS_LOOP_895_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.802</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>8303041</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>83.030 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 8303041</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_895_1>
                        <Name>VITIS_LOOP_895_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>2160</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 8303040</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 83.030 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>4</min>
                                <max>3844</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>4 ~ 3844</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110</Instance>
                        </InstanceList>
                    </VITIS_LOOP_895_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:867~/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:702</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_895_1>
                            <Name>VITIS_LOOP_895_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:895~/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:702</SourceLocation>
                        </VITIS_LOOP_895_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>58</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>223</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_895_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln895_fu_135_p2" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:895" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln895" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_895_1" OPTYPE="add" PRAGMA="" RTLNAME="y_2_fu_140_p2" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:895" STORAGESUBTYPE="" URAM="0" VARIABLE="y_2" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2</Name>
            <Loops>
                <VITIS_LOOP_107_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.802</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>3842</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>38.420 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 3841</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_107_2>
                        <Name>VITIS_LOOP_107_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>3840</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 3840</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 38.400 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_107_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:97~/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:709</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_107_2>
                            <Name>VITIS_LOOP_107_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:107~/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:709</SourceLocation>
                        </VITIS_LOOP_107_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>15</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>82</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_107_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln107_fu_72_p2" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:107" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln107" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_107_2" OPTYPE="add" PRAGMA="" RTLNAME="x_10_fu_78_p2" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:107" STORAGESUBTYPE="" URAM="0" VARIABLE="x_10" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>v_mix_upsample_false_9</Name>
            <Loops>
                <VITIS_LOOP_105_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.802</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>8303041</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>83.030 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 8303041</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_105_1>
                        <Name>VITIS_LOOP_105_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>2160</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 8303040</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 83.030 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>4</min>
                                <max>3844</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>4 ~ 3844</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98</Instance>
                        </InstanceList>
                    </VITIS_LOOP_105_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:100~/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:709</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_105_1>
                            <Name>VITIS_LOOP_105_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:105~/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:709</SourceLocation>
                        </VITIS_LOOP_105_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>57</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>205</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln105_fu_123_p2" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:105" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln105" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="y_8_fu_128_p2" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:105" STORAGESUBTYPE="" URAM="0" VARIABLE="y_8" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3</Name>
            <Loops>
                <VITIS_LOOP_465_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.699</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>67</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>3843</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.670 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>38.430 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>65 ~ 3841</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_465_3>
                        <Name>VITIS_LOOP_465_3</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>64</min>
                                <max>3840</max>
                            </range>
                        </TripCount>
                        <Latency>65 ~ 3841</Latency>
                        <AbsoluteTimeLatency>0.650 us ~ 38.410 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_465_3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:440~/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:717</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_465_3>
                            <Name>VITIS_LOOP_465_3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:465~/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:717</SourceLocation>
                        </VITIS_LOOP_465_3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>117</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>242</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_465_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln465_fu_236_p2" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:465" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln465" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_465_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln465_fu_242_p2" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:465" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln465" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_465_3" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln477_fu_256_p2" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:477" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln477" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_465_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln477_fu_262_p2" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:477" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln477" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_465_3" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln478_fu_268_p2" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:478" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln478" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_465_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln476_fu_274_p2" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:476" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln476" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_465_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln476_1_fu_280_p2" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:476" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln476_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_465_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln476_2_fu_286_p2" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:476" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln476_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_465_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln476_3_fu_292_p2" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:476" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln476_3" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>v_mix_core_alpha_false_false_s</Name>
            <Loops>
                <VITIS_LOOP_463_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.681</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4418</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>8305202</Worst-caseLatency>
                    <Best-caseRealTimeLatency>44.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>83.052 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4418 ~ 8305202</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_463_2>
                        <Name>VITIS_LOOP_463_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>64</min>
                                <max>2160</max>
                            </range>
                        </TripCount>
                        <Latency>4416 ~ 8305200</Latency>
                        <AbsoluteTimeLatency>44.160 us ~ 83.052 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>69</min>
                                <max>3845</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>69 ~ 3845</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170</Instance>
                        </InstanceList>
                    </VITIS_LOOP_463_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:440~/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:717</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_463_2>
                            <Name>VITIS_LOOP_463_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:463~/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:717</SourceLocation>
                        </VITIS_LOOP_463_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>237</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>535</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln449_fu_198_p2" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:449" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln449" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln450_fu_208_p2" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:450" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln450" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add60_i_fu_233_p2" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:449" STORAGESUBTYPE="" URAM="0" VARIABLE="add60_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add71_i_fu_245_p2" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:450" STORAGESUBTYPE="" URAM="0" VARIABLE="add71_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_463_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln463_fu_254_p2" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:463" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln463" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_463_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln463_fu_259_p2" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:463" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln463" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_463_2" OPTYPE="setlt" PRAGMA="" RTLNAME="ult_fu_273_p2" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:463" STORAGESUBTYPE="" URAM="0" VARIABLE="ult" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_463_2" OPTYPE="xor" PRAGMA="" RTLNAME="rev18_fu_278_p2" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:463" STORAGESUBTYPE="" URAM="0" VARIABLE="rev18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_463_2" OPTYPE="setgt" PRAGMA="" RTLNAME="notrhs_i_fu_285_p2" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:449" STORAGESUBTYPE="" URAM="0" VARIABLE="notrhs_i" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start</Name>
            <Loops>
                <loop_wait_for_start/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.011</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>2</Average-caseLatency>
                    <Worst-caseLatency>2</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop_wait_for_start>
                        <Name>loop_wait_for_start</Name>
                        <Slack>7.30</Slack>
                        <TripCount>0</TripCount>
                        <Latency>0</Latency>
                        <AbsoluteTimeLatency>0 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop_wait_for_start>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3076~/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:761</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop_wait_for_start>
                            <Name>loop_wait_for_start</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3093~/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:761</SourceLocation>
                        </loop_wait_for_start>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>4</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>37</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>AXIvideo2MultiPixStream_Pipeline_loop_width</Name>
            <Loops>
                <loop_width/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.558</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>3842</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>38.420 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 3841</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop_width>
                        <Name>loop_width</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>3840</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 3840</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 38.400 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop_width>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3105~/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:761</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop_width>
                            <Name>loop_width</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3105~/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:761</SourceLocation>
                        </loop_width>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>42</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>137</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="loop_width" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln3105_fu_203_p2" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3105" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln3105" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_width" OPTYPE="add" PRAGMA="" RTLNAME="j_4_fu_209_p2" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3105" STORAGESUBTYPE="" URAM="0" VARIABLE="j_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="loop_width" OPTYPE="or" PRAGMA="" RTLNAME="or_ln3109_fu_215_p2" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3109" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln3109" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol</Name>
            <Loops>
                <loop_wait_for_eol/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.011</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>2</Average-caseLatency>
                    <Worst-caseLatency>2</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop_wait_for_eol>
                        <Name>loop_wait_for_eol</Name>
                        <Slack>7.30</Slack>
                        <TripCount>0</TripCount>
                        <Latency>0</Latency>
                        <AbsoluteTimeLatency>0 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop_wait_for_eol>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3076~/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:761</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop_wait_for_eol>
                            <Name>loop_wait_for_eol</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3150~/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:761</SourceLocation>
                        </loop_wait_for_eol>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>4</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>50</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>AXIvideo2MultiPixStream</Name>
            <Loops>
                <loop_height/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.806</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>8316006</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>83.160 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 8316006</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop_height>
                        <Name>loop_height</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>2160</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 8316000</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 83.160 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>10</min>
                                <max>3850</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>10 ~ 3850</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200</Instance>
                            <Instance>grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228</Instance>
                        </InstanceList>
                    </loop_height>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3080~/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:761</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop_height>
                            <Name>loop_height</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3150~/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:761</SourceLocation>
                        </loop_height>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>160</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>422</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="cmp10301_i_fu_279_p2" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3081" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp10301_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln3150_fu_284_p2" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3150" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln3150" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="loop_height" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln3101_fu_293_p2" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3101" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln3101" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_height" OPTYPE="add" PRAGMA="" RTLNAME="i_8_fu_298_p2" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3101" STORAGESUBTYPE="" URAM="0" VARIABLE="i_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="loop_height" OPTYPE="select" PRAGMA="" RTLNAME="select_ln3150_fu_326_p3" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3150" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln3150" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="loop_height" OPTYPE="and" PRAGMA="" RTLNAME="and_ln3150_fu_308_p2" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3150" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln3150" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2</Name>
            <Loops>
                <VITIS_LOOP_76_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.802</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>3842</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>38.420 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 3841</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_76_2>
                        <Name>VITIS_LOOP_76_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>3840</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 3840</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 38.400 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_76_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:66~/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:766</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_76_2>
                            <Name>VITIS_LOOP_76_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:76~/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:766</SourceLocation>
                        </VITIS_LOOP_76_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>15</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>82</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_76_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln76_fu_72_p2" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln76" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_76_2" OPTYPE="add" PRAGMA="" RTLNAME="x_22_fu_78_p2" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="x_22" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>v_mix_420_to_422_false_s</Name>
            <Loops>
                <VITIS_LOOP_74_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.802</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>8303041</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>83.030 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 8303041</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_74_1>
                        <Name>VITIS_LOOP_74_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>2160</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 8303040</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 83.030 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>4</min>
                                <max>3844</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>4 ~ 3844</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110</Instance>
                        </InstanceList>
                    </VITIS_LOOP_74_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:60~/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:766</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_74_1>
                            <Name>VITIS_LOOP_74_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:74~/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:766</SourceLocation>
                        </VITIS_LOOP_74_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>58</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>223</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_74_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln74_fu_135_p2" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:74" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln74" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_74_1" OPTYPE="add" PRAGMA="" RTLNAME="y_27_fu_140_p2" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:74" STORAGESUBTYPE="" URAM="0" VARIABLE="y_27" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2</Name>
            <Loops>
                <VITIS_LOOP_105_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.802</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>3842</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>38.420 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 3841</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_105_2>
                        <Name>VITIS_LOOP_105_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>3840</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 3840</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 38.400 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_105_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:95~/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:769</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_105_2>
                            <Name>VITIS_LOOP_105_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:105~/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:769</SourceLocation>
                        </VITIS_LOOP_105_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>15</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>82</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_105_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln105_fu_72_p2" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:105" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln105" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_2" OPTYPE="add" PRAGMA="" RTLNAME="x_16_fu_78_p2" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:105" STORAGESUBTYPE="" URAM="0" VARIABLE="x_16" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>v_mix_422_to_444_false_s</Name>
            <Loops>
                <VITIS_LOOP_103_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.802</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>8303041</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>83.030 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 8303041</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_103_1>
                        <Name>VITIS_LOOP_103_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>2160</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 8303040</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 83.030 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>4</min>
                                <max>3844</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>4 ~ 3844</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110</Instance>
                        </InstanceList>
                    </VITIS_LOOP_103_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:89~/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:769</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_103_1>
                            <Name>VITIS_LOOP_103_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:103~/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:769</SourceLocation>
                        </VITIS_LOOP_103_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>58</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>223</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_103_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln103_fu_135_p2" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln103" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_103_1" OPTYPE="add" PRAGMA="" RTLNAME="y_21_fu_140_p2" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="y_21" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2</Name>
            <Loops>
                <VITIS_LOOP_897_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.802</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>3842</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>38.420 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 3841</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_897_2>
                        <Name>VITIS_LOOP_897_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>3840</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 3840</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 38.400 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_897_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:887~/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:772</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_897_2>
                            <Name>VITIS_LOOP_897_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:897~/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:772</SourceLocation>
                        </VITIS_LOOP_897_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>15</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>82</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_897_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln897_fu_72_p2" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:897" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln897" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_897_2" OPTYPE="add" PRAGMA="" RTLNAME="x_2_fu_78_p2" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:897" STORAGESUBTYPE="" URAM="0" VARIABLE="x_2" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>v_mix_yuv2rgb_false_s</Name>
            <Loops>
                <VITIS_LOOP_895_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.802</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>8303041</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>83.030 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 8303041</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_895_1>
                        <Name>VITIS_LOOP_895_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>2160</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 8303040</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 83.030 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>4</min>
                                <max>3844</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>4 ~ 3844</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110</Instance>
                        </InstanceList>
                    </VITIS_LOOP_895_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:867~/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:772</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_895_1>
                            <Name>VITIS_LOOP_895_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:895~/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:772</SourceLocation>
                        </VITIS_LOOP_895_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>58</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>223</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_895_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln895_fu_135_p2" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:895" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln895" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_895_1" OPTYPE="add" PRAGMA="" RTLNAME="y_6_fu_140_p2" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:895" STORAGESUBTYPE="" URAM="0" VARIABLE="y_6" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2</Name>
            <Loops>
                <VITIS_LOOP_107_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.802</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>3842</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>38.420 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 3841</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_107_2>
                        <Name>VITIS_LOOP_107_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>3840</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 3840</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 38.400 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_107_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:97~/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:779</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_107_2>
                            <Name>VITIS_LOOP_107_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:107~/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:779</SourceLocation>
                        </VITIS_LOOP_107_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>15</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>82</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_107_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln107_fu_72_p2" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:107" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln107" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_107_2" OPTYPE="add" PRAGMA="" RTLNAME="x_8_fu_78_p2" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:107" STORAGESUBTYPE="" URAM="0" VARIABLE="x_8" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>v_mix_upsample_false_s</Name>
            <Loops>
                <VITIS_LOOP_105_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.802</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>8303041</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>83.030 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 8303041</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_105_1>
                        <Name>VITIS_LOOP_105_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>2160</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 8303040</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 83.030 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>4</min>
                                <max>3844</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>4 ~ 3844</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98</Instance>
                        </InstanceList>
                    </VITIS_LOOP_105_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:100~/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:779</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_105_1>
                            <Name>VITIS_LOOP_105_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:105~/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:779</SourceLocation>
                        </VITIS_LOOP_105_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>57</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>205</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln105_fu_123_p2" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:105" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln105" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="y_10_fu_128_p2" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:105" STORAGESUBTYPE="" URAM="0" VARIABLE="y_10" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3</Name>
            <Loops>
                <VITIS_LOOP_465_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.142</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>67</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>3843</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.670 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>38.430 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>65 ~ 3841</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_465_3>
                        <Name>VITIS_LOOP_465_3</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>64</min>
                                <max>3840</max>
                            </range>
                        </TripCount>
                        <Latency>65 ~ 3841</Latency>
                        <AbsoluteTimeLatency>0.650 us ~ 38.410 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_465_3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:440</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_465_3>
                            <Name>VITIS_LOOP_465_3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:465</SourceLocation>
                        </VITIS_LOOP_465_3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>67</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>145</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_465_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln465_fu_143_p2" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:465" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln465" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_465_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln465_fu_149_p2" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:465" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln465" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_465_3" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln477_fu_163_p2" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:477" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln477" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_465_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln477_fu_169_p2" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:477" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln477" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_465_3" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln478_fu_175_p2" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:478" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln478" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_465_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln476_fu_181_p2" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:476" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln476" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_465_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln476_2_fu_187_p2" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:476" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln476_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_465_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln476_1_fu_193_p2" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:476" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln476_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_465_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln476_4_fu_199_p2" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:476" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln476_4" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>v_mix_core_alpha_false_false_10</Name>
            <Loops>
                <VITIS_LOOP_463_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.522</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4418</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>8305202</Worst-caseLatency>
                    <Best-caseRealTimeLatency>44.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>83.052 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4418 ~ 8305202</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_463_2>
                        <Name>VITIS_LOOP_463_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>64</min>
                                <max>2160</max>
                            </range>
                        </TripCount>
                        <Latency>4416 ~ 8305200</Latency>
                        <AbsoluteTimeLatency>44.160 us ~ 83.052 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>69</min>
                                <max>3845</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>69 ~ 3845</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132</Instance>
                        </InstanceList>
                    </VITIS_LOOP_463_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:440</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_463_2>
                            <Name>VITIS_LOOP_463_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:463</SourceLocation>
                        </VITIS_LOOP_463_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>187</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>438</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln449_fu_152_p2" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:449" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln449" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln450_fu_162_p2" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:450" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln450" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add60_fu_187_p2" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:449" STORAGESUBTYPE="" URAM="0" VARIABLE="add60" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add71_fu_199_p2" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:450" STORAGESUBTYPE="" URAM="0" VARIABLE="add71" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_463_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln463_fu_208_p2" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:463" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln463" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_463_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln463_fu_213_p2" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:463" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln463" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_463_2" OPTYPE="setlt" PRAGMA="" RTLNAME="ult_fu_227_p2" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:463" STORAGESUBTYPE="" URAM="0" VARIABLE="ult" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_463_2" OPTYPE="xor" PRAGMA="" RTLNAME="rev12_fu_232_p2" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:463" STORAGESUBTYPE="" URAM="0" VARIABLE="rev12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_463_2" OPTYPE="setgt" PRAGMA="" RTLNAME="notrhs_fu_239_p2" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:449" STORAGESUBTYPE="" URAM="0" VARIABLE="notrhs" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2</Name>
            <Loops>
                <VITIS_LOOP_1042_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.802</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>66</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>3842</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.660 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>38.420 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>65 ~ 3841</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_1042_2>
                        <Name>VITIS_LOOP_1042_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>64</min>
                                <max>3840</max>
                            </range>
                        </TripCount>
                        <Latency>64 ~ 3840</Latency>
                        <AbsoluteTimeLatency>0.640 us ~ 38.400 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_1042_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1034</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_1042_2>
                            <Name>VITIS_LOOP_1042_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1042</SourceLocation>
                        </VITIS_LOOP_1042_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>15</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>82</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_1042_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln1042_fu_78_p2" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1042" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln1042" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1042_2" OPTYPE="add" PRAGMA="" RTLNAME="x_11_fu_84_p2" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1042" STORAGESUBTYPE="" URAM="0" VARIABLE="x_11" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>v_mix_rgb2yuv_false_s</Name>
            <Loops>
                <VITIS_LOOP_1040_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.802</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4353</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>8303041</Worst-caseLatency>
                    <Best-caseRealTimeLatency>43.530 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>83.030 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4353 ~ 8303041</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_1040_1>
                        <Name>VITIS_LOOP_1040_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>64</min>
                                <max>2160</max>
                            </range>
                        </TripCount>
                        <Latency>4352 ~ 8303040</Latency>
                        <AbsoluteTimeLatency>43.520 us ~ 83.030 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>68</min>
                                <max>3844</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>68 ~ 3844</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62</Instance>
                        </InstanceList>
                    </VITIS_LOOP_1040_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1034</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_1040_1>
                            <Name>VITIS_LOOP_1040_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1040</SourceLocation>
                        </VITIS_LOOP_1040_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>33</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>169</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_1040_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln1040_fu_79_p2" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1040" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln1040" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1040_1" OPTYPE="add" PRAGMA="" RTLNAME="y_12_fu_84_p2" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1040" STORAGESUBTYPE="" URAM="0" VARIABLE="y_12" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2</Name>
            <Loops>
                <VITIS_LOOP_718_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.802</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>66</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>3842</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.660 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>38.420 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>65 ~ 3841</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_718_2>
                        <Name>VITIS_LOOP_718_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>64</min>
                                <max>3840</max>
                            </range>
                        </TripCount>
                        <Latency>64 ~ 3840</Latency>
                        <AbsoluteTimeLatency>0.640 us ~ 38.400 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_718_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:709</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_718_2>
                            <Name>VITIS_LOOP_718_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:718</SourceLocation>
                        </VITIS_LOOP_718_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>15</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>82</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_718_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln718_fu_78_p2" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:718" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln718" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_718_2" OPTYPE="add" PRAGMA="" RTLNAME="x_14_fu_84_p2" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:718" STORAGESUBTYPE="" URAM="0" VARIABLE="x_14" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>v_mix_444_to_422_false_s</Name>
            <Loops>
                <VITIS_LOOP_716_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.802</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4353</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>8303041</Worst-caseLatency>
                    <Best-caseRealTimeLatency>43.530 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>83.030 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4353 ~ 8303041</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_716_1>
                        <Name>VITIS_LOOP_716_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>64</min>
                                <max>2160</max>
                            </range>
                        </TripCount>
                        <Latency>4352 ~ 8303040</Latency>
                        <AbsoluteTimeLatency>43.520 us ~ 83.030 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>68</min>
                                <max>3844</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>68 ~ 3844</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62</Instance>
                        </InstanceList>
                    </VITIS_LOOP_716_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:709</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_716_1>
                            <Name>VITIS_LOOP_716_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:716</SourceLocation>
                        </VITIS_LOOP_716_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>33</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>169</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_716_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln716_fu_79_p2" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:716" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln716" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_716_1" OPTYPE="add" PRAGMA="" RTLNAME="y_16_fu_84_p2" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:716" STORAGESUBTYPE="" URAM="0" VARIABLE="y_16" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2</Name>
            <Loops>
                <VITIS_LOOP_508_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.802</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>66</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>3842</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.660 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>38.420 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>65 ~ 3841</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_508_2>
                        <Name>VITIS_LOOP_508_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>64</min>
                                <max>3840</max>
                            </range>
                        </TripCount>
                        <Latency>64 ~ 3840</Latency>
                        <AbsoluteTimeLatency>0.640 us ~ 38.400 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_508_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:500</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_508_2>
                            <Name>VITIS_LOOP_508_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:508</SourceLocation>
                        </VITIS_LOOP_508_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>15</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>82</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_508_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln508_fu_78_p2" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:508" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln508" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_508_2" OPTYPE="add" PRAGMA="" RTLNAME="x_20_fu_84_p2" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:508" STORAGESUBTYPE="" URAM="0" VARIABLE="x_20" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>v_mix_422_to_420_false_s</Name>
            <Loops>
                <VITIS_LOOP_506_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.802</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4353</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>8303041</Worst-caseLatency>
                    <Best-caseRealTimeLatency>43.530 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>83.030 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4353 ~ 8303041</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_506_1>
                        <Name>VITIS_LOOP_506_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>64</min>
                                <max>2160</max>
                            </range>
                        </TripCount>
                        <Latency>4352 ~ 8303040</Latency>
                        <AbsoluteTimeLatency>43.520 us ~ 83.030 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>68</min>
                                <max>3844</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>68 ~ 3844</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62</Instance>
                        </InstanceList>
                    </VITIS_LOOP_506_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:500</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_506_1>
                            <Name>VITIS_LOOP_506_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:506</SourceLocation>
                        </VITIS_LOOP_506_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>33</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>169</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_506_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln506_fu_79_p2" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:506" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln506" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_506_1" OPTYPE="add" PRAGMA="" RTLNAME="y_22_fu_84_p2" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:506" STORAGESUBTYPE="" URAM="0" VARIABLE="y_22" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3</Name>
            <Loops>
                <VITIS_LOOP_3233_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.646</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>3843</Worst-caseLatency>
                    <Best-caseRealTimeLatency>30.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>38.430 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 3841</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_3233_3>
                        <Name>VITIS_LOOP_3233_3</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>3840</max>
                            </range>
                        </TripCount>
                        <Latency>1 ~ 3841</Latency>
                        <AbsoluteTimeLatency>10.000 ns ~ 38.410 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_3233_3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3233</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_3233_3>
                            <Name>VITIS_LOOP_3233_3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3233</SourceLocation>
                        </VITIS_LOOP_3233_3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>19</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>107</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_3233_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln3233_fu_161_p2" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3233" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln3233" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_3233_3" OPTYPE="add" PRAGMA="" RTLNAME="j_2_fu_167_p2" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3233" STORAGESUBTYPE="" URAM="0" VARIABLE="j_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_3233_3" OPTYPE="seteq" PRAGMA="" RTLNAME="axi_last_fu_177_p2" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3246" STORAGESUBTYPE="" URAM="0" VARIABLE="axi_last" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>MultiPixStream2AXIvideo</Name>
            <Loops>
                <VITIS_LOOP_3231_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.646</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>8305202</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>83.052 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 8305202</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_3231_2>
                        <Name>VITIS_LOOP_3231_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>2160</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 8305200</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 83.052 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>5</min>
                                <max>3845</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>5 ~ 3845</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98</Instance>
                        </InstanceList>
                    </VITIS_LOOP_3231_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3231</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_3231_2>
                            <Name>VITIS_LOOP_3231_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3231</SourceLocation>
                        </VITIS_LOOP_3231_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>105</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>220</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub_fu_143_p2" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3183" STORAGESUBTYPE="" URAM="0" VARIABLE="sub" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln3231_fu_149_p2" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3231" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln3231" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_3231_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln3231_1_fu_158_p2" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3231" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln3231_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_3231_2" OPTYPE="add" PRAGMA="" RTLNAME="i_2_fu_163_p2" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3231" STORAGESUBTYPE="" URAM="0" VARIABLE="i_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_3231_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln3231_fu_169_p2" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3231" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln3231" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>VMixHlsDataFlowFunction</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.802</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4430</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>8316006</Worst-caseLatency>
                    <Best-caseRealTimeLatency>44.300 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>83.160 ms</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>
                        <range>
                            <min>4419</min>
                            <max>8316007</max>
                        </range>
                    </DataflowPipelineThroughput>
                    <PipelineInitiationInterval>4419 ~ 8316007</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:630</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7420</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>6</UTIL_FF>
                    <LUT>9305</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>17</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_layerEnable_val16_c12_U" SOURCE=":0" STORAGESIZE="3 7 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="HwReg_layerEnable_val16_c12" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_layerStartX_1_val17_c_U" SOURCE=":0" STORAGESIZE="16 7 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="HwReg_layerStartX_1_val17_c" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_layerStartX_2_val18_c_U" SOURCE=":0" STORAGESIZE="16 8 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="HwReg_layerStartX_2_val18_c" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_layerStartY_1_val19_c_U" SOURCE=":0" STORAGESIZE="16 7 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="HwReg_layerStartY_1_val19_c" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_layerStartY_2_val20_c_U" SOURCE=":0" STORAGESIZE="16 8 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="HwReg_layerStartY_2_val20_c" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_layerScaleFactor_1_val25_c_U" SOURCE=":0" STORAGESIZE="8 7 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="HwReg_layerScaleFactor_1_val25_c" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_layerScaleFactor_2_val26_c_U" SOURCE=":0" STORAGESIZE="8 8 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="HwReg_layerScaleFactor_2_val26_c" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="srcLayer0_U" SOURCE=":0" STORAGESIZE="24 2 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="srcLayer0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_layerEnableFlag_0_val_c14_U" SOURCE=":0" STORAGESIZE="1 2 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="HwReg_layerEnableFlag_0_val_c14" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="srcLayer0Yuv422_U" SOURCE=":0" STORAGESIZE="24 2 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="srcLayer0Yuv422" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_layerEnableFlag_0_val_c13_U" SOURCE=":0" STORAGESIZE="1 2 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="HwReg_layerEnableFlag_0_val_c13" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="srcLayer0Yuv_U" SOURCE=":0" STORAGESIZE="24 2 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="srcLayer0Yuv" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_layerEnableFlag_0_val_c_U" SOURCE=":0" STORAGESIZE="1 2 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="HwReg_layerEnableFlag_0_val_c" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="outLayer0_U" SOURCE=":0" STORAGESIZE="24 2 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="outLayer0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="srcLayer1_U" SOURCE=":0" STORAGESIZE="24 2 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="srcLayer1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_layerEnableFlag_1_val_c17_U" SOURCE=":0" STORAGESIZE="1 2 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="HwReg_layerEnableFlag_1_val_c17" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_layerWidth_1_val_c24_U" SOURCE=":0" STORAGESIZE="16 2 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="HwReg_layerWidth_1_val_c24" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_layerHeight_1_val_c32_U" SOURCE=":0" STORAGESIZE="16 2 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="HwReg_layerHeight_1_val_c32" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="srcLayer1Yuv422_U" SOURCE=":0" STORAGESIZE="24 2 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="srcLayer1Yuv422" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_layerEnableFlag_1_val_c16_U" SOURCE=":0" STORAGESIZE="1 2 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="HwReg_layerEnableFlag_1_val_c16" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_layerWidth_1_val_c23_U" SOURCE=":0" STORAGESIZE="16 2 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="HwReg_layerWidth_1_val_c23" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_layerHeight_1_val_c31_U" SOURCE=":0" STORAGESIZE="16 2 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="HwReg_layerHeight_1_val_c31" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="srcLayer1Yuv_U" SOURCE=":0" STORAGESIZE="24 2 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="srcLayer1Yuv" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_layerEnableFlag_1_val_c15_U" SOURCE=":0" STORAGESIZE="1 2 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="HwReg_layerEnableFlag_1_val_c15" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_layerWidth_1_val_c22_U" SOURCE=":0" STORAGESIZE="16 2 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="HwReg_layerWidth_1_val_c22" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_layerHeight_1_val_c30_U" SOURCE=":0" STORAGESIZE="16 2 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="HwReg_layerHeight_1_val_c30" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="srcLayer1Rgb_U" SOURCE=":0" STORAGESIZE="24 2 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="srcLayer1Rgb" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_layerEnableFlag_1_val_c_U" SOURCE=":0" STORAGESIZE="1 2 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="HwReg_layerEnableFlag_1_val_c" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_layerWidth_1_val_c21_U" SOURCE=":0" STORAGESIZE="16 2 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="HwReg_layerWidth_1_val_c21" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_layerHeight_1_val_c29_U" SOURCE=":0" STORAGESIZE="16 2 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="HwReg_layerHeight_1_val_c29" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="srcLayer1x_U" SOURCE=":0" STORAGESIZE="24 2 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="srcLayer1x" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_layerWidth_1_val_c_U" SOURCE=":0" STORAGESIZE="16 2 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="HwReg_layerWidth_1_val_c" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_layerHeight_1_val_c_U" SOURCE=":0" STORAGESIZE="16 2 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="HwReg_layerHeight_1_val_c" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="outLayer1_U" SOURCE=":0" STORAGESIZE="24 2 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="outLayer1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_layerEnable_val16_c_U" SOURCE=":0" STORAGESIZE="3 2 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="HwReg_layerEnable_val16_c" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="srcLayer2_U" SOURCE=":0" STORAGESIZE="24 2 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="srcLayer2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_layerEnableFlag_2_val_c20_U" SOURCE=":0" STORAGESIZE="1 2 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="HwReg_layerEnableFlag_2_val_c20" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_layerWidth_2_val_c28_U" SOURCE=":0" STORAGESIZE="16 2 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="HwReg_layerWidth_2_val_c28" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_layerHeight_2_val_c36_U" SOURCE=":0" STORAGESIZE="16 2 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="HwReg_layerHeight_2_val_c36" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="srcLayer2Yuv422_U" SOURCE=":0" STORAGESIZE="24 2 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="srcLayer2Yuv422" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_layerEnableFlag_2_val_c19_U" SOURCE=":0" STORAGESIZE="1 2 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="HwReg_layerEnableFlag_2_val_c19" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_layerWidth_2_val_c27_U" SOURCE=":0" STORAGESIZE="16 2 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="HwReg_layerWidth_2_val_c27" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_layerHeight_2_val_c35_U" SOURCE=":0" STORAGESIZE="16 2 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="HwReg_layerHeight_2_val_c35" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="srcLayer2Yuv_U" SOURCE=":0" STORAGESIZE="24 2 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="srcLayer2Yuv" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_layerEnableFlag_2_val_c18_U" SOURCE=":0" STORAGESIZE="1 2 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="HwReg_layerEnableFlag_2_val_c18" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_layerWidth_2_val_c26_U" SOURCE=":0" STORAGESIZE="16 2 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="HwReg_layerWidth_2_val_c26" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_layerHeight_2_val_c34_U" SOURCE=":0" STORAGESIZE="16 2 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="HwReg_layerHeight_2_val_c34" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="srcLayer2Rgb_U" SOURCE=":0" STORAGESIZE="24 2 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="srcLayer2Rgb" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_layerEnableFlag_2_val_c_U" SOURCE=":0" STORAGESIZE="1 2 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="HwReg_layerEnableFlag_2_val_c" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_layerWidth_2_val_c25_U" SOURCE=":0" STORAGESIZE="16 2 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="HwReg_layerWidth_2_val_c25" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_layerHeight_2_val_c33_U" SOURCE=":0" STORAGESIZE="16 2 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="HwReg_layerHeight_2_val_c33" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="srcLayer2x_U" SOURCE=":0" STORAGESIZE="24 2 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="srcLayer2x" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_layerWidth_2_val_c_U" SOURCE=":0" STORAGESIZE="16 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="HwReg_layerWidth_2_val_c" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_layerHeight_2_val_c_U" SOURCE=":0" STORAGESIZE="16 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="HwReg_layerHeight_2_val_c" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="outLayer2_U" SOURCE=":0" STORAGESIZE="24 2 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="outLayer2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="outYuv_U" SOURCE=":0" STORAGESIZE="24 2 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="outYuv" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="out422_U" SOURCE=":0" STORAGESIZE="24 2 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="out422" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="out420_U" SOURCE=":0" STORAGESIZE="24 2 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="out420" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>v_mix</Name>
            <Loops>
                <VITIS_LOOP_2626_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.802</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4436</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>8316012</Worst-caseLatency>
                    <Best-caseRealTimeLatency>44.360 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>83.160 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4437 ~ 8316013</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_2626_1>
                        <Name>VITIS_LOOP_2626_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>3</TripCount>
                        <Latency>2</Latency>
                        <AbsoluteTimeLatency>20.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_2626_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:1812</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_2626_1>
                            <Name>VITIS_LOOP_2626_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:2626</SourceLocation>
                        </VITIS_LOOP_2626_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>8375</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>7</UTIL_FF>
                    <LUT>10321</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>19</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_2626_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_16_1_1_U486" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:2629" STORAGESUBTYPE="" URAM="0" VARIABLE="HwReg_layerStartX_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_2626_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_16_1_1_U487" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:2630" STORAGESUBTYPE="" URAM="0" VARIABLE="HwReg_layerStartY_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_2626_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_16_1_1_U488" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:2631" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_s" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_2626_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_16_1_1_U489" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:2632" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_2626_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U490" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:2633" STORAGESUBTYPE="" URAM="0" VARIABLE="HwReg_layerScaleFactor_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_2626_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln2629_fu_722_p2" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:2629" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln2629" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_2626_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln2629_1_fu_728_p2" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:2629" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln2629_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_2626_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln2629_fu_734_p2" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:2629" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln2629" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_2626_1" OPTYPE="select" PRAGMA="" RTLNAME="HwReg_layerEnableFlag_2_fu_740_p3" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:2629" STORAGESUBTYPE="" URAM="0" VARIABLE="HwReg_layerEnableFlag_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_2626_1" OPTYPE="select" PRAGMA="" RTLNAME="HwReg_layerScaleFactor_1_fu_748_p3" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:2629" STORAGESUBTYPE="" URAM="0" VARIABLE="HwReg_layerScaleFactor_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_2626_1" OPTYPE="select" PRAGMA="" RTLNAME="HwReg_layerHeight_1_fu_756_p3" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:2629" STORAGESUBTYPE="" URAM="0" VARIABLE="HwReg_layerHeight_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_2626_1" OPTYPE="select" PRAGMA="" RTLNAME="HwReg_layerWidth_1_fu_764_p3" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:2629" STORAGESUBTYPE="" URAM="0" VARIABLE="HwReg_layerWidth_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_2626_1" OPTYPE="select" PRAGMA="" RTLNAME="HwReg_layerStartY_1_fu_772_p3" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:2629" STORAGESUBTYPE="" URAM="0" VARIABLE="HwReg_layerStartY_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_2626_1" OPTYPE="select" PRAGMA="" RTLNAME="HwReg_layerStartX_1_fu_780_p3" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:2629" STORAGESUBTYPE="" URAM="0" VARIABLE="HwReg_layerStartX_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_2626_1" OPTYPE="select" PRAGMA="" RTLNAME="HwReg_layerEnableFlag_1_fu_788_p3" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:2629" STORAGESUBTYPE="" URAM="0" VARIABLE="HwReg_layerEnableFlag_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_2626_1" OPTYPE="select" PRAGMA="" RTLNAME="HwReg_layerEnableFlag_fu_796_p3" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:2629" STORAGESUBTYPE="" URAM="0" VARIABLE="HwReg_layerEnableFlag" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_2626_1" OPTYPE="select" PRAGMA="" RTLNAME="HwReg_layerScaleFactor_fu_804_p3" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:2629" STORAGESUBTYPE="" URAM="0" VARIABLE="HwReg_layerScaleFactor" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_2626_1" OPTYPE="select" PRAGMA="" RTLNAME="HwReg_layerHeight_fu_812_p3" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:2629" STORAGESUBTYPE="" URAM="0" VARIABLE="HwReg_layerHeight" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_2626_1" OPTYPE="select" PRAGMA="" RTLNAME="HwReg_layerWidth_fu_820_p3" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:2629" STORAGESUBTYPE="" URAM="0" VARIABLE="HwReg_layerWidth" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_2626_1" OPTYPE="select" PRAGMA="" RTLNAME="HwReg_layerStartY_fu_828_p3" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:2629" STORAGESUBTYPE="" URAM="0" VARIABLE="HwReg_layerStartY" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_2626_1" OPTYPE="select" PRAGMA="" RTLNAME="HwReg_layerStartX_fu_836_p3" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:2629" STORAGESUBTYPE="" URAM="0" VARIABLE="HwReg_layerStartX" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2626_1" OPTYPE="add" PRAGMA="" RTLNAME="i_fu_844_p2" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:2626" STORAGESUBTYPE="" URAM="0" VARIABLE="i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_2626_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln2626_fu_850_p2" SOURCE="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:2626" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln2626" VISIBLE="false"/>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="CTRL" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="CTRL_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation>
        <FIFOInst>
            <Name>srcLayer0_U</Name>
            <ParentInst>grp_VMixHlsDataFlowFunction_fu_476</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>srcLayer0Yuv422_U</Name>
            <ParentInst>grp_VMixHlsDataFlowFunction_fu_476</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>srcLayer0Yuv_U</Name>
            <ParentInst>grp_VMixHlsDataFlowFunction_fu_476</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>outLayer0_U</Name>
            <ParentInst>grp_VMixHlsDataFlowFunction_fu_476</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>srcLayer1_U</Name>
            <ParentInst>grp_VMixHlsDataFlowFunction_fu_476</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>srcLayer1Yuv422_U</Name>
            <ParentInst>grp_VMixHlsDataFlowFunction_fu_476</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>srcLayer1Yuv_U</Name>
            <ParentInst>grp_VMixHlsDataFlowFunction_fu_476</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>srcLayer1Rgb_U</Name>
            <ParentInst>grp_VMixHlsDataFlowFunction_fu_476</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>srcLayer1x_U</Name>
            <ParentInst>grp_VMixHlsDataFlowFunction_fu_476</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>outLayer1_U</Name>
            <ParentInst>grp_VMixHlsDataFlowFunction_fu_476</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>srcLayer2_U</Name>
            <ParentInst>grp_VMixHlsDataFlowFunction_fu_476</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>srcLayer2Yuv422_U</Name>
            <ParentInst>grp_VMixHlsDataFlowFunction_fu_476</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>srcLayer2Yuv_U</Name>
            <ParentInst>grp_VMixHlsDataFlowFunction_fu_476</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>srcLayer2Rgb_U</Name>
            <ParentInst>grp_VMixHlsDataFlowFunction_fu_476</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>srcLayer2x_U</Name>
            <ParentInst>grp_VMixHlsDataFlowFunction_fu_476</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>outLayer2_U</Name>
            <ParentInst>grp_VMixHlsDataFlowFunction_fu_476</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>outYuv_U</Name>
            <ParentInst>grp_VMixHlsDataFlowFunction_fu_476</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>out422_U</Name>
            <ParentInst>grp_VMixHlsDataFlowFunction_fu_476</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>out420_U</Name>
            <ParentInst>grp_VMixHlsDataFlowFunction_fu_476</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
    </FIFOInformation>
    <UserConfigCommands>
        <config_export library="ip" vendor="xilinx.com" version="5.2"/>
        <config_interface m_axi_addr64="0" m_axi_flush_mode="1"/>
        <config_rtl module_prefix="main_design_v_mix_0_0_"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="s_axis_video" index="0" direction="in" srcType="stream&lt;hls::axis&lt;ap_uint&lt;24&gt;, 1, 1, 1, '8', false&gt;, 0&gt;&amp;" srcSize="96">
            <hwRefs>
                <hwRef type="interface" interface="s_axis_video" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="s_axis_video1" index="1" direction="in" srcType="stream&lt;hls::axis&lt;ap_uint&lt;24&gt;, 1, 1, 1, '8', false&gt;, 0&gt;&amp;" srcSize="96">
            <hwRefs>
                <hwRef type="interface" interface="s_axis_video1" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="s_axis_video2" index="2" direction="in" srcType="stream&lt;hls::axis&lt;ap_uint&lt;24&gt;, 1, 1, 1, '8', false&gt;, 0&gt;&amp;" srcSize="96">
            <hwRefs>
                <hwRef type="interface" interface="s_axis_video2" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="width" index="3" direction="in" srcType="unsigned short" srcSize="16">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="width" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="height" index="4" direction="in" srcType="unsigned short" srcSize="16">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="height" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="video_format" index="5" direction="in" srcType="unsigned short" srcSize="16">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="video_format" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="background_Y_R" index="6" direction="in" srcType="unsigned short" srcSize="16">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="background_Y_R" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="background_U_G" index="7" direction="in" srcType="unsigned short" srcSize="16">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="background_U_G" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="background_V_B" index="8" direction="in" srcType="unsigned short" srcSize="16">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="background_V_B" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="layerEnable" index="9" direction="in" srcType="unsigned int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="layerEnable" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="layerAlpha" index="10" direction="unused" srcType="unsigned short*" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="s_axi_CTRL" name="" usage="data" direction="unused"/>
                <hwRef type="interface" interface="s_axi_CTRL" name="" usage="data" direction="unused"/>
                <hwRef type="port" interface="layerAlpha_0" name="layerAlpha_0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="layerStartX" index="11" direction="in" srcType="unsigned short*" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="s_axi_CTRL" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_CTRL" name="" usage="data" direction="in"/>
                <hwRef type="port" interface="layerStartX_0" name="layerStartX_0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="layerStartY" index="12" direction="in" srcType="unsigned short*" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="s_axi_CTRL" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_CTRL" name="" usage="data" direction="in"/>
                <hwRef type="port" interface="layerStartY_0" name="layerStartY_0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="layerWidth" index="13" direction="in" srcType="unsigned short*" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="s_axi_CTRL" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_CTRL" name="" usage="data" direction="in"/>
                <hwRef type="port" interface="layerWidth_0" name="layerWidth_0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="layerHeight" index="14" direction="in" srcType="unsigned short*" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="s_axi_CTRL" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_CTRL" name="" usage="data" direction="in"/>
                <hwRef type="port" interface="layerHeight_0" name="layerHeight_0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="layerScaleFactor" index="15" direction="in" srcType="unsigned char*" srcSize="8">
            <hwRefs>
                <hwRef type="interface" interface="s_axi_CTRL" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_CTRL" name="" usage="data" direction="in"/>
                <hwRef type="port" interface="layerScaleFactor_0" name="layerScaleFactor_0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="layerVideoFormat" index="16" direction="unused" srcType="unsigned char*" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="layerVideoFormat_address0" name="layerVideoFormat_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="layerVideoFormat_ce0" name="layerVideoFormat_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="layerVideoFormat_we0" name="layerVideoFormat_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="layerVideoFormat_d0" name="layerVideoFormat_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="layerVideoFormat_q0" name="layerVideoFormat_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="layerVideoFormat_address1" name="layerVideoFormat_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="layerVideoFormat_ce1" name="layerVideoFormat_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="layerVideoFormat_we1" name="layerVideoFormat_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="layerVideoFormat_d1" name="layerVideoFormat_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="layerVideoFormat_q1" name="layerVideoFormat_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="layerStride" index="17" direction="unused" srcType="unsigned short*" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="s_axi_CTRL" name="" usage="data" direction="unused"/>
                <hwRef type="interface" interface="s_axi_CTRL" name="" usage="data" direction="unused"/>
                <hwRef type="port" interface="layerStride_0" name="layerStride_0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="reserve" index="18" direction="in" srcType="unsigned short" srcSize="16">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="reserve" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="K11" index="19" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="K11" name="K11" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="K12" index="20" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="K12" name="K12" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="K13" index="21" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="K13" name="K13" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="K21" index="22" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="K21" name="K21" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="K22" index="23" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="K22" name="K22" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="K23" index="24" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="K23" name="K23" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="K31" index="25" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="K31" name="K31" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="K32" index="26" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="K32" name="K32" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="K33" index="27" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="K33" name="K33" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="ROffset" index="28" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="ROffset" name="ROffset" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="GOffset" index="29" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="GOffset" name="GOffset" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="BOffset" index="30" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="BOffset" name="BOffset" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="K11_2" index="31" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="K11_2" name="K11_2" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="K12_2" index="32" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="K12_2" name="K12_2" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="K13_2" index="33" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="K13_2" name="K13_2" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="K21_2" index="34" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="K21_2" name="K21_2" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="K22_2" index="35" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="K22_2" name="K22_2" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="K23_2" index="36" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="K23_2" name="K23_2" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="K31_2" index="37" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="K31_2" name="K31_2" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="K32_2" index="38" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="K32_2" name="K32_2" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="K33_2" index="39" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="K33_2" name="K33_2" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="YOffset" index="40" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="YOffset" name="YOffset" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="UOffset" index="41" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="UOffset" name="UOffset" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="VOffset" index="42" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="VOffset" name="VOffset" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="m_axis_video" index="43" direction="out" srcType="stream&lt;hls::axis&lt;ap_uint&lt;24&gt;, 1, 1, 1, '8', false&gt;, 0&gt;&amp;" srcSize="96">
            <hwRefs>
                <hwRef type="interface" interface="m_axis_video" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_CTRL" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="12" portPrefix="s_axi_CTRL_" paramPrefix="C_S_AXI_CTRL_">
            <ports>
                <port>s_axi_CTRL_ARADDR</port>
                <port>s_axi_CTRL_ARREADY</port>
                <port>s_axi_CTRL_ARVALID</port>
                <port>s_axi_CTRL_AWADDR</port>
                <port>s_axi_CTRL_AWREADY</port>
                <port>s_axi_CTRL_AWVALID</port>
                <port>s_axi_CTRL_BREADY</port>
                <port>s_axi_CTRL_BRESP</port>
                <port>s_axi_CTRL_BVALID</port>
                <port>s_axi_CTRL_RDATA</port>
                <port>s_axi_CTRL_RREADY</port>
                <port>s_axi_CTRL_RRESP</port>
                <port>s_axi_CTRL_RVALID</port>
                <port>s_axi_CTRL_WDATA</port>
                <port>s_axi_CTRL_WREADY</port>
                <port>s_axi_CTRL_WSTRB</port>
                <port>s_axi_CTRL_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="width" access="W" description="Data signal of width" range="32">
                    <fields>
                        <field offset="0" width="16" name="width" access="W" description="Bit 15 to 0 of width"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x18" name="height" access="W" description="Data signal of height" range="32">
                    <fields>
                        <field offset="0" width="16" name="height" access="W" description="Bit 15 to 0 of height"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x20" name="video_format" access="W" description="Data signal of video_format" range="32">
                    <fields>
                        <field offset="0" width="16" name="video_format" access="W" description="Bit 15 to 0 of video_format"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x28" name="background_Y_R" access="W" description="Data signal of background_Y_R" range="32">
                    <fields>
                        <field offset="0" width="16" name="background_Y_R" access="W" description="Bit 15 to 0 of background_Y_R"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x30" name="background_U_G" access="W" description="Data signal of background_U_G" range="32">
                    <fields>
                        <field offset="0" width="16" name="background_U_G" access="W" description="Bit 15 to 0 of background_U_G"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x38" name="background_V_B" access="W" description="Data signal of background_V_B" range="32">
                    <fields>
                        <field offset="0" width="16" name="background_V_B" access="W" description="Bit 15 to 0 of background_V_B"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x40" name="layerEnable" access="W" description="Data signal of layerEnable" range="32">
                    <fields>
                        <field offset="0" width="32" name="layerEnable" access="W" description="Bit 31 to 0 of layerEnable"/>
                    </fields>
                </register>
                <register offset="0x200" name="layerAlpha_1" access="W" description="Data signal of layerAlpha_1" range="32">
                    <fields>
                        <field offset="0" width="16" name="layerAlpha_1" access="W" description="Bit 15 to 0 of layerAlpha_1"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x208" name="layerStartX_1" access="W" description="Data signal of layerStartX_1" range="32">
                    <fields>
                        <field offset="0" width="16" name="layerStartX_1" access="W" description="Bit 15 to 0 of layerStartX_1"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x210" name="layerStartY_1" access="W" description="Data signal of layerStartY_1" range="32">
                    <fields>
                        <field offset="0" width="16" name="layerStartY_1" access="W" description="Bit 15 to 0 of layerStartY_1"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x218" name="layerWidth_1" access="W" description="Data signal of layerWidth_1" range="32">
                    <fields>
                        <field offset="0" width="16" name="layerWidth_1" access="W" description="Bit 15 to 0 of layerWidth_1"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x220" name="layerStride_1" access="W" description="Data signal of layerStride_1" range="32">
                    <fields>
                        <field offset="0" width="16" name="layerStride_1" access="W" description="Bit 15 to 0 of layerStride_1"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x228" name="layerHeight_1" access="W" description="Data signal of layerHeight_1" range="32">
                    <fields>
                        <field offset="0" width="16" name="layerHeight_1" access="W" description="Bit 15 to 0 of layerHeight_1"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x230" name="layerScaleFactor_1" access="W" description="Data signal of layerScaleFactor_1" range="32">
                    <fields>
                        <field offset="0" width="8" name="layerScaleFactor_1" access="W" description="Bit 7 to 0 of layerScaleFactor_1"/>
                        <field offset="8" width="24" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x300" name="layerAlpha_2" access="W" description="Data signal of layerAlpha_2" range="32">
                    <fields>
                        <field offset="0" width="16" name="layerAlpha_2" access="W" description="Bit 15 to 0 of layerAlpha_2"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x308" name="layerStartX_2" access="W" description="Data signal of layerStartX_2" range="32">
                    <fields>
                        <field offset="0" width="16" name="layerStartX_2" access="W" description="Bit 15 to 0 of layerStartX_2"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x310" name="layerStartY_2" access="W" description="Data signal of layerStartY_2" range="32">
                    <fields>
                        <field offset="0" width="16" name="layerStartY_2" access="W" description="Bit 15 to 0 of layerStartY_2"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x318" name="layerWidth_2" access="W" description="Data signal of layerWidth_2" range="32">
                    <fields>
                        <field offset="0" width="16" name="layerWidth_2" access="W" description="Bit 15 to 0 of layerWidth_2"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x320" name="layerStride_2" access="W" description="Data signal of layerStride_2" range="32">
                    <fields>
                        <field offset="0" width="16" name="layerStride_2" access="W" description="Bit 15 to 0 of layerStride_2"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x328" name="layerHeight_2" access="W" description="Data signal of layerHeight_2" range="32">
                    <fields>
                        <field offset="0" width="16" name="layerHeight_2" access="W" description="Bit 15 to 0 of layerHeight_2"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x330" name="layerScaleFactor_2" access="W" description="Data signal of layerScaleFactor_2" range="32">
                    <fields>
                        <field offset="0" width="8" name="layerScaleFactor_2" access="W" description="Bit 7 to 0 of layerScaleFactor_2"/>
                        <field offset="8" width="24" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0xff0" name="reserve" access="W" description="Data signal of reserve" range="32">
                    <fields>
                        <field offset="0" width="16" name="reserve" access="W" description="Bit 15 to 0 of reserve"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="width"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="24" argName="height"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="32" argName="video_format"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="background_Y_R"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="48" argName="background_U_G"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="56" argName="background_V_B"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="64" argName="layerEnable"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="512" argName="layerAlpha"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="768" argName="layerAlpha"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="520" argName="layerStartX"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="776" argName="layerStartX"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="528" argName="layerStartY"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="784" argName="layerStartY"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="536" argName="layerWidth"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="792" argName="layerWidth"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="552" argName="layerHeight"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="808" argName="layerHeight"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="560" argName="layerScaleFactor"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="816" argName="layerScaleFactor"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="544" argName="layerStride"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="800" argName="layerStride"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="4080" argName="reserve"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_CTRL:s_axis_video:s_axis_video1:s_axis_video2:m_axis_video</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="s_axis_video" type="axi4stream" busTypeName="axis" mode="slave" direction="in" dataWidth="24" portPrefix="s_axis_video_">
            <ports>
                <port>s_axis_video_TDATA</port>
                <port>s_axis_video_TDEST</port>
                <port>s_axis_video_TID</port>
                <port>s_axis_video_TKEEP</port>
                <port>s_axis_video_TLAST</port>
                <port>s_axis_video_TREADY</port>
                <port>s_axis_video_TSTRB</port>
                <port>s_axis_video_TUSER</port>
                <port>s_axis_video_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="s_axis_video"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="s_axis_video1" type="axi4stream" busTypeName="axis" mode="slave" direction="in" dataWidth="24" portPrefix="s_axis_video1_">
            <ports>
                <port>s_axis_video1_TDATA</port>
                <port>s_axis_video1_TDEST</port>
                <port>s_axis_video1_TID</port>
                <port>s_axis_video1_TKEEP</port>
                <port>s_axis_video1_TLAST</port>
                <port>s_axis_video1_TREADY</port>
                <port>s_axis_video1_TSTRB</port>
                <port>s_axis_video1_TUSER</port>
                <port>s_axis_video1_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="s_axis_video1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="s_axis_video2" type="axi4stream" busTypeName="axis" mode="slave" direction="in" dataWidth="24" portPrefix="s_axis_video2_">
            <ports>
                <port>s_axis_video2_TDATA</port>
                <port>s_axis_video2_TDEST</port>
                <port>s_axis_video2_TID</port>
                <port>s_axis_video2_TKEEP</port>
                <port>s_axis_video2_TLAST</port>
                <port>s_axis_video2_TREADY</port>
                <port>s_axis_video2_TSTRB</port>
                <port>s_axis_video2_TUSER</port>
                <port>s_axis_video2_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="s_axis_video2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layerAlpha_0" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="layerAlpha_0">DATA</portMap>
            </portMaps>
            <ports>
                <port>layerAlpha_0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="layerAlpha"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layerStartX_0" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="layerStartX_0">DATA</portMap>
            </portMaps>
            <ports>
                <port>layerStartX_0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="layerStartX"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layerStartY_0" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="layerStartY_0">DATA</portMap>
            </portMaps>
            <ports>
                <port>layerStartY_0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="layerStartY"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layerWidth_0" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="layerWidth_0">DATA</portMap>
            </portMaps>
            <ports>
                <port>layerWidth_0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="layerWidth"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layerHeight_0" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="layerHeight_0">DATA</portMap>
            </portMaps>
            <ports>
                <port>layerHeight_0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="layerHeight"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layerScaleFactor_0" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="layerScaleFactor_0">DATA</portMap>
            </portMaps>
            <ports>
                <port>layerScaleFactor_0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="layerScaleFactor"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layerVideoFormat_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="2">
            <portMaps>
                <portMap portMapName="layerVideoFormat_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>layerVideoFormat_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="layerVideoFormat"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layerVideoFormat_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="layerVideoFormat_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>layerVideoFormat_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="layerVideoFormat"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layerVideoFormat_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="layerVideoFormat_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>layerVideoFormat_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="layerVideoFormat"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layerVideoFormat_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="2">
            <portMaps>
                <portMap portMapName="layerVideoFormat_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>layerVideoFormat_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="layerVideoFormat"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layerVideoFormat_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="layerVideoFormat_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>layerVideoFormat_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="layerVideoFormat"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layerVideoFormat_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="layerVideoFormat_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>layerVideoFormat_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="layerVideoFormat"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layerStride_0" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="layerStride_0">DATA</portMap>
            </portMaps>
            <ports>
                <port>layerStride_0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="layerStride"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="K11" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="K11">DATA</portMap>
            </portMaps>
            <ports>
                <port>K11</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="K11"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="K12" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="K12">DATA</portMap>
            </portMaps>
            <ports>
                <port>K12</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="K12"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="K13" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="K13">DATA</portMap>
            </portMaps>
            <ports>
                <port>K13</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="K13"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="K21" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="K21">DATA</portMap>
            </portMaps>
            <ports>
                <port>K21</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="K21"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="K22" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="K22">DATA</portMap>
            </portMaps>
            <ports>
                <port>K22</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="K22"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="K23" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="K23">DATA</portMap>
            </portMaps>
            <ports>
                <port>K23</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="K23"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="K31" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="K31">DATA</portMap>
            </portMaps>
            <ports>
                <port>K31</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="K31"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="K32" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="K32">DATA</portMap>
            </portMaps>
            <ports>
                <port>K32</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="K32"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="K33" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="K33">DATA</portMap>
            </portMaps>
            <ports>
                <port>K33</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="K33"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ROffset" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="ROffset">DATA</portMap>
            </portMaps>
            <ports>
                <port>ROffset</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="ROffset"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="GOffset" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="GOffset">DATA</portMap>
            </portMaps>
            <ports>
                <port>GOffset</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="GOffset"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="BOffset" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="BOffset">DATA</portMap>
            </portMaps>
            <ports>
                <port>BOffset</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="BOffset"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="K11_2" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="K11_2">DATA</portMap>
            </portMaps>
            <ports>
                <port>K11_2</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="K11_2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="K12_2" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="K12_2">DATA</portMap>
            </portMaps>
            <ports>
                <port>K12_2</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="K12_2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="K13_2" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="K13_2">DATA</portMap>
            </portMaps>
            <ports>
                <port>K13_2</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="K13_2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="K21_2" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="K21_2">DATA</portMap>
            </portMaps>
            <ports>
                <port>K21_2</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="K21_2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="K22_2" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="K22_2">DATA</portMap>
            </portMaps>
            <ports>
                <port>K22_2</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="K22_2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="K23_2" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="K23_2">DATA</portMap>
            </portMaps>
            <ports>
                <port>K23_2</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="K23_2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="K31_2" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="K31_2">DATA</portMap>
            </portMaps>
            <ports>
                <port>K31_2</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="K31_2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="K32_2" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="K32_2">DATA</portMap>
            </portMaps>
            <ports>
                <port>K32_2</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="K32_2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="K33_2" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="K33_2">DATA</portMap>
            </portMaps>
            <ports>
                <port>K33_2</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="K33_2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="YOffset" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="YOffset">DATA</portMap>
            </portMaps>
            <ports>
                <port>YOffset</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="YOffset"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="UOffset" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="UOffset">DATA</portMap>
            </portMaps>
            <ports>
                <port>UOffset</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="UOffset"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="VOffset" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="VOffset">DATA</portMap>
            </portMaps>
            <ports>
                <port>VOffset</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="VOffset"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axis_video" type="axi4stream" busTypeName="axis" mode="master" direction="out" dataWidth="24" portPrefix="m_axis_video_">
            <ports>
                <port>m_axis_video_TDATA</port>
                <port>m_axis_video_TDEST</port>
                <port>m_axis_video_TID</port>
                <port>m_axis_video_TKEEP</port>
                <port>m_axis_video_TLAST</port>
                <port>m_axis_video_TREADY</port>
                <port>m_axis_video_TSTRB</port>
                <port>m_axis_video_TUSER</port>
                <port>m_axis_video_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="m_axis_video"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_CTRL">32, 12, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_CTRL">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_CTRL">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_CTRL">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_CTRL">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_CTRL">width, 0x10, 32, W, Data signal of width, </column>
                    <column name="s_axi_CTRL">height, 0x18, 32, W, Data signal of height, </column>
                    <column name="s_axi_CTRL">video_format, 0x20, 32, W, Data signal of video_format, </column>
                    <column name="s_axi_CTRL">background_Y_R, 0x28, 32, W, Data signal of background_Y_R, </column>
                    <column name="s_axi_CTRL">background_U_G, 0x30, 32, W, Data signal of background_U_G, </column>
                    <column name="s_axi_CTRL">background_V_B, 0x38, 32, W, Data signal of background_V_B, </column>
                    <column name="s_axi_CTRL">layerEnable, 0x40, 32, W, Data signal of layerEnable, </column>
                    <column name="s_axi_CTRL">layerAlpha_1, 0x200, 32, W, Data signal of layerAlpha_1, </column>
                    <column name="s_axi_CTRL">layerStartX_1, 0x208, 32, W, Data signal of layerStartX_1, </column>
                    <column name="s_axi_CTRL">layerStartY_1, 0x210, 32, W, Data signal of layerStartY_1, </column>
                    <column name="s_axi_CTRL">layerWidth_1, 0x218, 32, W, Data signal of layerWidth_1, </column>
                    <column name="s_axi_CTRL">layerStride_1, 0x220, 32, W, Data signal of layerStride_1, </column>
                    <column name="s_axi_CTRL">layerHeight_1, 0x228, 32, W, Data signal of layerHeight_1, </column>
                    <column name="s_axi_CTRL">layerScaleFactor_1, 0x230, 32, W, Data signal of layerScaleFactor_1, </column>
                    <column name="s_axi_CTRL">layerAlpha_2, 0x300, 32, W, Data signal of layerAlpha_2, </column>
                    <column name="s_axi_CTRL">layerStartX_2, 0x308, 32, W, Data signal of layerStartX_2, </column>
                    <column name="s_axi_CTRL">layerStartY_2, 0x310, 32, W, Data signal of layerStartY_2, </column>
                    <column name="s_axi_CTRL">layerWidth_2, 0x318, 32, W, Data signal of layerWidth_2, </column>
                    <column name="s_axi_CTRL">layerStride_2, 0x320, 32, W, Data signal of layerStride_2, </column>
                    <column name="s_axi_CTRL">layerHeight_2, 0x328, 32, W, Data signal of layerHeight_2, </column>
                    <column name="s_axi_CTRL">layerScaleFactor_2, 0x330, 32, W, Data signal of layerScaleFactor_2, </column>
                    <column name="s_axi_CTRL">reserve, 0xff0, 32, W, Data signal of reserve, </column>
                </table>
            </item>
            <item name="AXIS">
                <table>
                    <keys size="12">Interface, Direction, Register Mode, TDATA, TDEST, TID, TKEEP, TLAST, TREADY, TSTRB, TUSER, TVALID</keys>
                    <column name="m_axis_video">out, both, 24, 1, 1, 3, 1, 1, 3, 1, 1</column>
                    <column name="s_axis_video">in, both, 24, 1, 1, 3, 1, 1, 3, 1, 1</column>
                    <column name="s_axis_video1">in, both, 24, 1, 1, 3, 1, 1, 3, 1, 1</column>
                    <column name="s_axis_video2">in, both, 24, 1, 1, 3, 1, 1, 3, 1, 1</column>
                </table>
            </item>
            <item name="AP_MEMORY">
                <table>
                    <keys size="3">Port, Direction, Bitwidth</keys>
                    <column name="layerVideoFormat_address0">out, 2</column>
                    <column name="layerVideoFormat_address1">out, 2</column>
                    <column name="layerVideoFormat_d0">out, 8</column>
                    <column name="layerVideoFormat_d1">out, 8</column>
                    <column name="layerVideoFormat_q0">in, 8</column>
                    <column name="layerVideoFormat_q1">in, 8</column>
                </table>
            </item>
            <item name="Other Ports">
                <table>
                    <keys size="4">Port, Mode, Direction, Bitwidth</keys>
                    <column name="BOffset">ap_none, in, 32</column>
                    <column name="GOffset">ap_none, in, 32</column>
                    <column name="K11">ap_none, in, 32</column>
                    <column name="K11_2">ap_none, in, 32</column>
                    <column name="K12">ap_none, in, 32</column>
                    <column name="K12_2">ap_none, in, 32</column>
                    <column name="K13">ap_none, in, 32</column>
                    <column name="K13_2">ap_none, in, 32</column>
                    <column name="K21">ap_none, in, 32</column>
                    <column name="K21_2">ap_none, in, 32</column>
                    <column name="K22">ap_none, in, 32</column>
                    <column name="K22_2">ap_none, in, 32</column>
                    <column name="K23">ap_none, in, 32</column>
                    <column name="K23_2">ap_none, in, 32</column>
                    <column name="K31">ap_none, in, 32</column>
                    <column name="K31_2">ap_none, in, 32</column>
                    <column name="K32">ap_none, in, 32</column>
                    <column name="K32_2">ap_none, in, 32</column>
                    <column name="K33">ap_none, in, 32</column>
                    <column name="K33_2">ap_none, in, 32</column>
                    <column name="ROffset">ap_none, in, 32</column>
                    <column name="UOffset">ap_none, in, 32</column>
                    <column name="VOffset">ap_none, in, 32</column>
                    <column name="YOffset">ap_none, in, 32</column>
                    <column name="layerAlpha_0">ap_none, in, 16</column>
                    <column name="layerHeight_0">ap_none, in, 16</column>
                    <column name="layerScaleFactor_0">ap_none, in, 8</column>
                    <column name="layerStartX_0">ap_none, in, 16</column>
                    <column name="layerStartY_0">ap_none, in, 16</column>
                    <column name="layerStride_0">ap_none, in, 16</column>
                    <column name="layerWidth_0">ap_none, in, 16</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_hs, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="s_axis_video">in, stream&lt;hls::axis&lt;ap_uint&lt;24&gt; 1 1 1 '8' false&gt; 0&gt;&amp;</column>
                    <column name="s_axis_video1">in, stream&lt;hls::axis&lt;ap_uint&lt;24&gt; 1 1 1 '8' false&gt; 0&gt;&amp;</column>
                    <column name="s_axis_video2">in, stream&lt;hls::axis&lt;ap_uint&lt;24&gt; 1 1 1 '8' false&gt; 0&gt;&amp;</column>
                    <column name="width">in, unsigned short</column>
                    <column name="height">in, unsigned short</column>
                    <column name="video_format">in, unsigned short</column>
                    <column name="background_Y_R">in, unsigned short</column>
                    <column name="background_U_G">in, unsigned short</column>
                    <column name="background_V_B">in, unsigned short</column>
                    <column name="layerEnable">in, unsigned int</column>
                    <column name="layerAlpha">unused, unsigned short*</column>
                    <column name="layerStartX">in, unsigned short*</column>
                    <column name="layerStartY">in, unsigned short*</column>
                    <column name="layerWidth">in, unsigned short*</column>
                    <column name="layerHeight">in, unsigned short*</column>
                    <column name="layerScaleFactor">in, unsigned char*</column>
                    <column name="layerVideoFormat">unused, unsigned char*</column>
                    <column name="layerStride">unused, unsigned short*</column>
                    <column name="reserve">in, unsigned short</column>
                    <column name="K11">in, int</column>
                    <column name="K12">in, int</column>
                    <column name="K13">in, int</column>
                    <column name="K21">in, int</column>
                    <column name="K22">in, int</column>
                    <column name="K23">in, int</column>
                    <column name="K31">in, int</column>
                    <column name="K32">in, int</column>
                    <column name="K33">in, int</column>
                    <column name="ROffset">in, int</column>
                    <column name="GOffset">in, int</column>
                    <column name="BOffset">in, int</column>
                    <column name="K11_2">in, int</column>
                    <column name="K12_2">in, int</column>
                    <column name="K13_2">in, int</column>
                    <column name="K21_2">in, int</column>
                    <column name="K22_2">in, int</column>
                    <column name="K23_2">in, int</column>
                    <column name="K31_2">in, int</column>
                    <column name="K32_2">in, int</column>
                    <column name="K33_2">in, int</column>
                    <column name="YOffset">in, int</column>
                    <column name="UOffset">in, int</column>
                    <column name="VOffset">in, int</column>
                    <column name="m_axis_video">out, stream&lt;hls::axis&lt;ap_uint&lt;24&gt; 1 1 1 '8' false&gt; 0&gt;&amp;</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="s_axis_video">s_axis_video, interface, , </column>
                    <column name="s_axis_video1">s_axis_video1, interface, , </column>
                    <column name="s_axis_video2">s_axis_video2, interface, , </column>
                    <column name="width">s_axi_CTRL, register, , name=width offset=0x10 range=32</column>
                    <column name="height">s_axi_CTRL, register, , name=height offset=0x18 range=32</column>
                    <column name="video_format">s_axi_CTRL, register, , name=video_format offset=0x20 range=32</column>
                    <column name="background_Y_R">s_axi_CTRL, register, , name=background_Y_R offset=0x28 range=32</column>
                    <column name="background_U_G">s_axi_CTRL, register, , name=background_U_G offset=0x30 range=32</column>
                    <column name="background_V_B">s_axi_CTRL, register, , name=background_V_B offset=0x38 range=32</column>
                    <column name="layerEnable">s_axi_CTRL, register, , name=layerEnable offset=0x40 range=32</column>
                    <column name="layerAlpha">s_axi_CTRL, interface, , </column>
                    <column name="layerAlpha">s_axi_CTRL, interface, , </column>
                    <column name="layerAlpha">layerAlpha_0, port, , </column>
                    <column name="layerStartX">s_axi_CTRL, interface, , </column>
                    <column name="layerStartX">s_axi_CTRL, interface, , </column>
                    <column name="layerStartX">layerStartX_0, port, , </column>
                    <column name="layerStartY">s_axi_CTRL, interface, , </column>
                    <column name="layerStartY">s_axi_CTRL, interface, , </column>
                    <column name="layerStartY">layerStartY_0, port, , </column>
                    <column name="layerWidth">s_axi_CTRL, interface, , </column>
                    <column name="layerWidth">s_axi_CTRL, interface, , </column>
                    <column name="layerWidth">layerWidth_0, port, , </column>
                    <column name="layerHeight">s_axi_CTRL, interface, , </column>
                    <column name="layerHeight">s_axi_CTRL, interface, , </column>
                    <column name="layerHeight">layerHeight_0, port, , </column>
                    <column name="layerScaleFactor">s_axi_CTRL, interface, , </column>
                    <column name="layerScaleFactor">s_axi_CTRL, interface, , </column>
                    <column name="layerScaleFactor">layerScaleFactor_0, port, , </column>
                    <column name="layerVideoFormat">layerVideoFormat_address0, port, offset, </column>
                    <column name="layerVideoFormat">layerVideoFormat_ce0, port, , </column>
                    <column name="layerVideoFormat">layerVideoFormat_we0, port, , </column>
                    <column name="layerVideoFormat">layerVideoFormat_d0, port, , </column>
                    <column name="layerVideoFormat">layerVideoFormat_q0, port, , </column>
                    <column name="layerVideoFormat">layerVideoFormat_address1, port, offset, </column>
                    <column name="layerVideoFormat">layerVideoFormat_ce1, port, , </column>
                    <column name="layerVideoFormat">layerVideoFormat_we1, port, , </column>
                    <column name="layerVideoFormat">layerVideoFormat_d1, port, , </column>
                    <column name="layerVideoFormat">layerVideoFormat_q1, port, , </column>
                    <column name="layerStride">s_axi_CTRL, interface, , </column>
                    <column name="layerStride">s_axi_CTRL, interface, , </column>
                    <column name="layerStride">layerStride_0, port, , </column>
                    <column name="reserve">s_axi_CTRL, register, , name=reserve offset=0xff0 range=32</column>
                    <column name="K11">K11, port, , </column>
                    <column name="K12">K12, port, , </column>
                    <column name="K13">K13, port, , </column>
                    <column name="K21">K21, port, , </column>
                    <column name="K22">K22, port, , </column>
                    <column name="K23">K23, port, , </column>
                    <column name="K31">K31, port, , </column>
                    <column name="K32">K32, port, , </column>
                    <column name="K33">K33, port, , </column>
                    <column name="ROffset">ROffset, port, , </column>
                    <column name="GOffset">GOffset, port, , </column>
                    <column name="BOffset">BOffset, port, , </column>
                    <column name="K11_2">K11_2, port, , </column>
                    <column name="K12_2">K12_2, port, , </column>
                    <column name="K13_2">K13_2, port, , </column>
                    <column name="K21_2">K21_2, port, , </column>
                    <column name="K22_2">K22_2, port, , </column>
                    <column name="K23_2">K23_2, port, , </column>
                    <column name="K31_2">K31_2, port, , </column>
                    <column name="K32_2">K32_2, port, , </column>
                    <column name="K33_2">K33_2, port, , </column>
                    <column name="YOffset">YOffset, port, , </column>
                    <column name="UOffset">UOffset, port, , </column>
                    <column name="VOffset">VOffset, port, , </column>
                    <column name="m_axis_video">m_axis_video, interface, , </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings."/>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_axi_io.h:61" status="valid" parentFunction="axigetbitfields" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_axi_io.h:68" status="valid" parentFunction="axigetbitfields" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_axi_io.h:76" status="valid" parentFunction="axigetbitfields" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_axi_io.h:84" status="valid" parentFunction="axigetbitfields" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_axi_io.h:90" status="valid" parentFunction="axisetbitfields" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_axi_io.h:97" status="valid" parentFunction="axisetbitfields" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_axi_io.h:105" status="valid" parentFunction="axisetbitfields" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_axi_io.h:113" status="valid" parentFunction="axisetbitfields" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_arithm.h:133" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_arithm.h:147" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_arithm.h:161" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_arithm.h:173" status="valid" parentFunction="kernel_and_apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_arithm.h:179" status="valid" parentFunction="kernel_and_apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_arithm.h:191" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_arithm.h:200" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_arithm.h:209" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_arithm.h:218" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_arithm.h:232" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_arithm.h:243" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_arithm.h:254" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_arithm.h:265" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_arithm.h:278" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_arithm.h:290" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_arithm.h:306" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_arithm.h:336" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_arithm.h:345" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_arithm.h:372" status="valid" parentFunction="arithm_pro" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_arithm.h:373" status="valid" parentFunction="arithm_pro" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_arithm.h:404" status="valid" parentFunction="arithm_pro" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_arithm.h:405" status="valid" parentFunction="arithm_pro" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_arithm.h:444" status="valid" parentFunction="arithm_pro" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_arithm.h:445" status="valid" parentFunction="arithm_pro" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_arithm.h:476" status="valid" parentFunction="arithm_pro" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_arithm.h:477" status="valid" parentFunction="arithm_pro" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_arithm.h:508" status="valid" parentFunction="arithm_pro" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_arithm.h:509" status="valid" parentFunction="arithm_pro" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_arithm.h:540" status="valid" parentFunction="arithm_pro" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_arithm.h:547" status="valid" parentFunction="arithm_pro" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_arithm.h:548" status="valid" parentFunction="arithm_pro" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_arithm.h:572" status="valid" parentFunction="arithm_pro" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_arithm.h:581" status="valid" parentFunction="arithm_pro" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_arithm.h:582" status="valid" parentFunction="arithm_pro" variable="" isDirective="0" options="II=1"/>
        <Pragma type="array_partition" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_arithm.h:604" status="valid" parentFunction="reduce_opr" variable="dst_buffer" isDirective="0" options="variable=dst_buffer complete dim=1"/>
        <Pragma type="array_partition" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_arithm.h:605" status="valid" parentFunction="reduce_opr" variable="dst_buffer" isDirective="0" options="variable=dst_buffer complete dim=2"/>
        <Pragma type="unroll" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_arithm.h:612" status="valid" parentFunction="reduce_opr" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_arithm.h:617" status="valid" parentFunction="reduce_opr" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_arithm.h:618" status="valid" parentFunction="reduce_opr" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_arithm.h:721" status="valid" parentFunction="mins" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_arithm.h:741" status="valid" parentFunction="maxs" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_arithm.h:945" status="valid" parentFunction="zero" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_arithm.h:957" status="valid" parentFunction="zero" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_arithm.h:1028" status="valid" parentFunction="cmps" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_arithm.h:1104" status="valid" parentFunction="range" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_arithm.h:1105" status="valid" parentFunction="range" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_arithm.h:1124" status="valid" parentFunction="sum" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_arithm.h:1140" status="valid" parentFunction="avg" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_arithm.h:1158" status="valid" parentFunction="avg" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_arithm.h:1235" status="valid" parentFunction="get_max_min" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_arithm.h:1250" status="valid" parentFunction="get_max_min" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_arithm.h:1251" status="valid" parentFunction="get_max_min" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_arithm.h:1278" status="valid" parentFunction="get_max_min" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_arithm.h:1294" status="valid" parentFunction="get_max_min" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_arithm.h:1295" status="valid" parentFunction="get_max_min" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_arithm.h:1330" status="valid" parentFunction="get_max_min" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_arithm.h:1345" status="valid" parentFunction="get_max_min" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_arithm.h:1346" status="valid" parentFunction="get_max_min" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_arithm.h:1395" status="valid" parentFunction="get_max_min" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_arithm.h:1411" status="valid" parentFunction="get_max_min" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_arithm.h:1412" status="valid" parentFunction="get_max_min" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_arithm.h:1507" status="valid" parentFunction="threshold" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_arithm.h:1508" status="valid" parentFunction="threshold" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_arithm.h:1548" status="valid" parentFunction="consume" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_arithm.h:1549" status="valid" parentFunction="consume" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_arithm.h:1575" status="valid" parentFunction="duplicate" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_arithm.h:1576" status="valid" parentFunction="duplicate" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_arithm.h:1606" status="valid" parentFunction="split" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_arithm.h:1607" status="valid" parentFunction="split" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_arithm.h:1639" status="valid" parentFunction="split" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_arithm.h:1640" status="valid" parentFunction="split" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_arithm.h:1675" status="valid" parentFunction="split" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_arithm.h:1676" status="valid" parentFunction="split" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_arithm.h:1708" status="valid" parentFunction="merge" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_arithm.h:1709" status="valid" parentFunction="merge" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_arithm.h:1741" status="valid" parentFunction="merge" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_arithm.h:1742" status="valid" parentFunction="merge" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_arithm.h:1777" status="valid" parentFunction="merge" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_arithm.h:1778" status="valid" parentFunction="merge" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_core.h:197" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_core.h:198" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="val" isDirective="0" options="variable=val dim=1 complete"/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_core.h:202" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_core.h:203" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="val" isDirective="0" options="variable=val dim=1 complete"/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_core.h:208" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_core.h:209" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="val" isDirective="0" options="variable=val dim=1 complete"/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_core.h:214" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_core.h:215" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="val" isDirective="0" options="variable=val dim=1 complete"/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_core.h:220" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_core.h:221" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="val" isDirective="0" options="variable=val dim=1 complete"/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_core.h:231" status="valid" parentFunction="operator=" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_core.h:233" status="valid" parentFunction="operator=" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_core.h:252" status="valid" parentFunction="operator=" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_core.h:254" status="valid" parentFunction="operator=" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_core.h:261" status="valid" parentFunction="operator+" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_core.h:264" status="valid" parentFunction="operator+" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_core.h:272" status="valid" parentFunction="operator+" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_core.h:275" status="valid" parentFunction="operator+" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_core.h:283" status="valid" parentFunction="operator-" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_core.h:286" status="valid" parentFunction="operator-" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_core.h:294" status="valid" parentFunction="operator-" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_core.h:297" status="valid" parentFunction="operator-" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_core.h:306" status="valid" parentFunction="operator*" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_core.h:309" status="valid" parentFunction="operator*" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_core.h:317" status="valid" parentFunction="operator*" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_core.h:320" status="valid" parentFunction="operator*" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_core.h:329" status="valid" parentFunction="operator/" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_core.h:332" status="valid" parentFunction="operator/" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_core.h:340" status="valid" parentFunction="operator/" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_core.h:343" status="valid" parentFunction="operator/" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_core.h:355" status="valid" parentFunction="scalar_to_yuv422_8" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_core.h:363" status="valid" parentFunction="yuv422_8_to_scalar" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_core.h:373" status="valid" parentFunction="scalar_to_yuv444_8" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_core.h:382" status="valid" parentFunction="yuv444_8_to_scalar" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_core.h:393" status="valid" parentFunction="scalar_to_rgb_8" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_core.h:402" status="valid" parentFunction="rgb_8_to_scalar" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_core.h:413" status="valid" parentFunction="scalar_to_yuva422_8" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_core.h:422" status="valid" parentFunction="yuva422_8_to_scalar" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_core.h:433" status="valid" parentFunction="scalar_to_yuva444_8" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_core.h:443" status="valid" parentFunction="yuva444_8_to_scalar" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_core.h:455" status="valid" parentFunction="scalar_to_rgba_8" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_core.h:465" status="valid" parentFunction="rgba_8_to_scalar" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_core.h:477" status="valid" parentFunction="scalar_to_yuva420_8" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_core.h:485" status="valid" parentFunction="yuva420_8_to_scalar" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_core.h:495" status="valid" parentFunction="scalar_to_yuvd422_8" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_core.h:504" status="valid" parentFunction="yuvd422_8_to_scalar" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_core.h:515" status="valid" parentFunction="scalar_to_yuvd444_8" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_core.h:525" status="valid" parentFunction="yuvd444_8_to_scalar" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_core.h:537" status="valid" parentFunction="scalar_to_rgbd_8" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_core.h:547" status="valid" parentFunction="rgbd_8_to_scalar" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_core.h:559" status="valid" parentFunction="scalar_to_bayer_8" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_core.h:566" status="valid" parentFunction="bayer_8_to_scalar" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_core.h:575" status="valid" parentFunction="scalar_to_luma_8" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_core.h:582" status="valid" parentFunction="luma_8_to_scalar" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_core.h:604" status="valid" parentFunction="read" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_core.h:611" status="valid" parentFunction="write" variable="" isDirective="0" options=""/>
        <Pragma type="aggregate" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_core.h:612" status="valid" parentFunction="write" variable="data_stream" isDirective="0" options="variable=data_stream"/>
        <Pragma type="protocol" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_core.h:618" status="valid" parentFunction="write" variable="" isDirective="0" options="floating"/>
        <Pragma type="unroll" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_core.h:620" status="valid" parentFunction="write" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_core.h:629" status="valid" parentFunction="operator&gt;&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_core.h:636" status="valid" parentFunction="operator&lt;&lt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_core.h:654" status="valid" parentFunction="mat&lt;rows, cols, t&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_core.h:660" status="valid" parentFunction="mat&lt;rows, cols, t&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_core.h:666" status="valid" parentFunction="mat&lt;rows, cols, t&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_core.h:672" status="valid" parentFunction="init" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_core.h:681" status="valid" parentFunction="assignto" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_core.h:688" status="valid" parentFunction="read" variable="" isDirective="0" options=""/>
        <Pragma type="protocol" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_core.h:695" status="valid" parentFunction="read" variable="" isDirective="0" options="floating"/>
        <Pragma type="unroll" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_core.h:697" status="valid" parentFunction="read" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_core.h:706" status="valid" parentFunction="read" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_core.h:712" status="valid" parentFunction="write" variable="" isDirective="0" options=""/>
        <Pragma type="aggregate" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_core.h:713" status="valid" parentFunction="write" variable="data_stream" isDirective="0" options="variable=data_stream"/>
        <Pragma type="protocol" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_core.h:719" status="valid" parentFunction="write" variable="" isDirective="0" options="floating"/>
        <Pragma type="unroll" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_core.h:721" status="valid" parentFunction="write" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_core.h:729" status="valid" parentFunction="operator&gt;&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_core.h:735" status="valid" parentFunction="operator&lt;&lt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_core.h:741" status="valid" parentFunction="empty" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_core.h:744" status="valid" parentFunction="empty" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_core.h:756" status="valid" parentFunction="type" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_core.h:762" status="valid" parentFunction="depth" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_core.h:767" status="valid" parentFunction="channels" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_fast.h:65" status="valid" parentFunction="fast_pixel_diff" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_fast.h:107" status="valid" parentFunction="corescore" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_fast.h:115" status="valid" parentFunction="corescore" variable="flag_d_min2" isDirective="0" options="variable=flag_d_min2 dim=0"/>
        <Pragma type="array_partition" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_fast.h:116" status="valid" parentFunction="corescore" variable="flag_d_max2" isDirective="0" options="variable=flag_d_max2 dim=0"/>
        <Pragma type="array_partition" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_fast.h:117" status="valid" parentFunction="corescore" variable="flag_d_min4" isDirective="0" options="variable=flag_d_min4 dim=0"/>
        <Pragma type="array_partition" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_fast.h:118" status="valid" parentFunction="corescore" variable="flag_d_max4" isDirective="0" options="variable=flag_d_max4 dim=0"/>
        <Pragma type="array_partition" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_fast.h:176" status="valid" parentFunction="fast_judge" variable="flag_val" isDirective="0" options="variable=flag_val dim=0"/>
        <Pragma type="array_partition" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_fast.h:177" status="valid" parentFunction="fast_judge" variable="flag_d" isDirective="0" options="variable=flag_d dim=0"/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_fast.h:179" status="valid" parentFunction="fast_judge" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_fast.h:209" status="valid" parentFunction="fast_nonmax" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_fast.h:251" status="valid" parentFunction="fast_t_opr" variable="flag_val" isDirective="0" options="variable=flag_val dim=0"/>
        <Pragma type="array_partition" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_fast.h:252" status="valid" parentFunction="fast_t_opr" variable="flag_d" isDirective="0" options="variable=flag_d dim=0"/>
        <Pragma type="loop_flatten" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_fast.h:262" status="valid" parentFunction="fast_t_opr" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_fast.h:263" status="valid" parentFunction="fast_t_opr" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_fast.h:340" status="valid" parentFunction="fastx" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_fast.h:368" status="valid" parentFunction="fast_t_opr" variable="flag_val" isDirective="0" options="variable=flag_val dim=0"/>
        <Pragma type="array_partition" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_fast.h:369" status="valid" parentFunction="fast_t_opr" variable="flag_d" isDirective="0" options="variable=flag_d dim=0"/>
        <Pragma type="loop_flatten" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_fast.h:379" status="valid" parentFunction="fast_t_opr" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_fast.h:380" status="valid" parentFunction="fast_t_opr" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_fast.h:462" status="valid" parentFunction="fastx" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_fast.h:490" status="valid" parentFunction="paintmask" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_fast.h:491" status="valid" parentFunction="paintmask" variable="" isDirective="0" options="II=1"/>
        <Pragma type="array_partition" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_haar.h:73" status="valid" parentFunction="haarfeature" variable="rect" isDirective="0" options="variable=rect complete dim=1"/>
        <Pragma type="array_partition" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_haar.h:84" status="valid" parentFunction="haarclassifier&lt;feature_max&gt;" variable="haar_feature" isDirective="0" options="variable=haar_feature complete dim=1"/>
        <Pragma type="array_partition" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_haar.h:99" status="valid" parentFunction="haarstageclassifier&lt;stage, classifier_all, feature_max&gt;" variable="classifier" isDirective="0" options="variable=classifier complete dim=1"/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_haar.h:188" status="valid" parentFunction="intergral_win" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_haar.h:205" status="valid" parentFunction="icvevalhidhaarclassifier" variable="" isDirective="0" options="off"/>
        <Pragma type="function_instantiate" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_haar.h:206" status="valid" parentFunction="icvevalhidhaarclassifier" variable="classifier" isDirective="0" options="variable=classifier"/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_haar.h:241" status="valid" parentFunction="runhaarclassifiercascade" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_haar.h:298" status="valid" parentFunction="haarclassifierobject_opr" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_haar.h:299" status="valid" parentFunction="haarclassifierobject_opr" variable="" isDirective="0" options=""/>
        <Pragma type="dependence" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_haar.h:300" status="valid" parentFunction="haarclassifierobject_opr" variable="" isDirective="0" options="array inter false"/>
        <Pragma type="expression_balance" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_haar.h:303" status="valid" parentFunction="haarclassifierobject_opr" variable="" isDirective="0" options="off"/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_haar.h:412" status="valid" parentFunction="haarclassifierobject" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_haar.h:476" status="valid" parentFunction="combin_mask" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_haar.h:517" status="valid" parentFunction="haarclassifierobject_group" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_harris.h:104" status="valid" parentFunction="ismax" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_harris.h:131" status="valid" parentFunction="findmax" variable="" isDirective="0" options="MAX=ROWS"/>
        <Pragma type="dependence" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_harris.h:134" status="valid" parentFunction="findmax" variable="" isDirective="0" options="ARRAY INTER FALSE"/>
        <Pragma type="loop_tripcount" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_harris.h:135" status="valid" parentFunction="findmax" variable="" isDirective="0" options="MAX=COLS"/>
        <Pragma type="loop_flatten" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_harris.h:136" status="valid" parentFunction="findmax" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_harris.h:137" status="valid" parentFunction="findmax" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_tripcount" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_harris.h:200" status="valid" parentFunction="calcim" variable="" isDirective="0" options="MAX=ROWS"/>
        <Pragma type="dependence" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_harris.h:203" status="valid" parentFunction="calcim" variable="" isDirective="0" options="ARRAY INTER FALSE"/>
        <Pragma type="loop_tripcount" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_harris.h:204" status="valid" parentFunction="calcim" variable="" isDirective="0" options="MAX=COLS"/>
        <Pragma type="loop_flatten" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_harris.h:205" status="valid" parentFunction="calcim" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_harris.h:206" status="valid" parentFunction="calcim" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_harris.h:230" status="valid" parentFunction="harris_opr" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_harris.h:231" status="valid" parentFunction="harris_opr" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_harris.h:286" status="valid" parentFunction="cornerharris" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_harris.h:327" status="valid" parentFunction="harris" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_histogram.h:80" status="valid" parentFunction="equalize" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_histogram.h:96" status="valid" parentFunction="equalize" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_histogram.h:97" status="valid" parentFunction="equalize" variable="" isDirective="0" options="OFF"/>
        <Pragma type="dependence" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_histogram.h:98" status="valid" parentFunction="equalize" variable="" isDirective="0" options="array inter false"/>
        <Pragma type="latency" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_histogram.h:114" status="valid" parentFunction="equalize" variable="" isDirective="0" options="min=0 max=1"/>
        <Pragma type="pipeline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_histogram.h:159" status="valid" parentFunction="equalize" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_histogram.h:170" status="valid" parentFunction="equalize" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_histogram.h:194" status="valid" parentFunction="equalizehist" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_hough.h:120" status="valid" parentFunction="houghpolar" variable="addr" isDirective="0" options="variable=addr complete dim=0"/>
        <Pragma type="array_partition" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_hough.h:121" status="valid" parentFunction="houghpolar" variable="accbuf" isDirective="0" options="variable=accbuf complete dim=0"/>
        <Pragma type="array_partition" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_hough.h:127" status="valid" parentFunction="houghpolar" variable="sinval" isDirective="0" options="variable=sinval complete dim=0"/>
        <Pragma type="array_partition" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_hough.h:128" status="valid" parentFunction="houghpolar" variable="cosval" isDirective="0" options="variable=cosval complete dim=0"/>
        <Pragma type="pipeline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_hough.h:133" status="valid" parentFunction="houghpolar" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_hough.h:151" status="valid" parentFunction="houghpolar" variable="" isDirective="0" options=""/>
        <Pragma type="dependence" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_hough.h:152" status="valid" parentFunction="houghpolar" variable="" isDirective="0" options="array inter false"/>
        <Pragma type="array_partition" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_hough.h:194" status="valid" parentFunction="sort_insert" variable="&amp;accum_buf" isDirective="0" options="variable=&amp;accum_buf complete dim=1"/>
        <Pragma type="array_partition" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_hough.h:195" status="valid" parentFunction="sort_insert" variable="lines_val" isDirective="0" options="variable=lines_val complete dim=1"/>
        <Pragma type="array_partition" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_hough.h:196" status="valid" parentFunction="sort_insert" variable="lines" isDirective="0" options="variable=lines complete dim=0"/>
        <Pragma type="array_partition" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_hough.h:197" status="valid" parentFunction="sort_insert" variable="&amp;accum_win" isDirective="0" options="variable=&amp;accum_win complete dim=0"/>
        <Pragma type="array_partition" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_hough.h:198" status="valid" parentFunction="sort_insert" variable="lines_flag" isDirective="0" options="variable=lines_flag complete dim=0"/>
        <Pragma type="dependence" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_hough.h:214" status="valid" parentFunction="sort_insert" variable="" isDirective="0" options="array intra false"/>
        <Pragma type="dependence" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_hough.h:215" status="valid" parentFunction="sort_insert" variable="" isDirective="0" options="array inter false"/>
        <Pragma type="pipeline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_hough.h:216" status="valid" parentFunction="sort_insert" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_hough.h:336" status="valid" parentFunction="houghlines2" variable="_accum" isDirective="0" options="variable=_accum complete dim=1"/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_imgbase.h:131" status="valid" parentFunction="borderinterpolate" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_imgbase.h:177" status="valid" parentFunction="normalizeanchor" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_imgbase.h:204" status="valid" parentFunction="duplicateimagen" variable="" isDirective="0" options="min=20 max=2000"/>
        <Pragma type="loop_tripcount" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_imgbase.h:206" status="valid" parentFunction="duplicateimagen" variable="" isDirective="0" options="min=20 max=2000"/>
        <Pragma type="pipeline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_imgbase.h:208" status="valid" parentFunction="duplicateimagen" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_imgproc.h:166" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_imgproc.h:192" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_imgproc.h:294" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_imgproc.h:316" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_imgproc.h:330" status="valid" parentFunction="getstructuringelement" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_imgproc.h:387" status="valid" parentFunction="fill_pixelkernel" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_imgproc.h:410" status="valid" parentFunction="filter" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_imgproc.h:427" status="valid" parentFunction="filter" variable="col_buf" isDirective="0" options="variable=col_buf complete dim=0"/>
        <Pragma type="array_partition" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_imgproc.h:428" status="valid" parentFunction="filter" variable="&amp;kernel" isDirective="0" options="variable=&amp;kernel complete dim=0"/>
        <Pragma type="array_partition" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_imgproc.h:429" status="valid" parentFunction="filter" variable="src_kernel_win" isDirective="0" options="variable=src_kernel_win complete dim=0"/>
        <Pragma type="array_partition" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_imgproc.h:430" status="valid" parentFunction="filter" variable="k_buf" isDirective="0" options="variable=k_buf complete dim=1"/>
        <Pragma type="array_partition" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_imgproc.h:431" status="valid" parentFunction="filter" variable="right_border_buf" isDirective="0" options="variable=right_border_buf complete dim=0"/>
        <Pragma type="dependence" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_imgproc.h:461" status="valid" parentFunction="filter" variable="" isDirective="0" options="array inter false"/>
        <Pragma type="loop_flatten" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_imgproc.h:462" status="valid" parentFunction="filter" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_imgproc.h:463" status="valid" parentFunction="filter" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_imgproc.h:541" status="valid" parentFunction="get_parameters" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_imgproc.h:603" status="valid" parentFunction="filter" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_imgproc.h:612" status="valid" parentFunction="filter" variable="&amp;kernel" isDirective="0" options="variable=&amp;kernel complete dim=0"/>
        <Pragma type="array_partition" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_imgproc.h:613" status="valid" parentFunction="filter" variable="src_kernel_win" isDirective="0" options="variable=src_kernel_win complete dim=0"/>
        <Pragma type="array_partition" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_imgproc.h:614" status="valid" parentFunction="filter" variable="k_buf" isDirective="0" options="variable=k_buf complete dim=1"/>
        <Pragma type="array_partition" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_imgproc.h:615" status="valid" parentFunction="filter" variable="col_buf" isDirective="0" options="variable=col_buf complete dim=0"/>
        <Pragma type="loop_flatten" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_imgproc.h:642" status="valid" parentFunction="filter" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_imgproc.h:643" status="valid" parentFunction="filter" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_imgproc.h:730" status="valid" parentFunction="column_filter" variable="col_buf" isDirective="0" options="variable=col_buf complete dim=0"/>
        <Pragma type="array_partition" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_imgproc.h:731" status="valid" parentFunction="column_filter" variable="&amp;kernelY" isDirective="0" options="variable=&amp;kernelY complete dim=0"/>
        <Pragma type="array_partition" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_imgproc.h:732" status="valid" parentFunction="column_filter" variable="src_kernel_winY" isDirective="0" options="variable=src_kernel_winY complete dim=0"/>
        <Pragma type="array_partition" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_imgproc.h:733" status="valid" parentFunction="column_filter" variable="k_buf" isDirective="0" options="variable=k_buf complete dim=1"/>
        <Pragma type="dependence" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_imgproc.h:776" status="valid" parentFunction="column_filter" variable="" isDirective="0" options="array inter false"/>
        <Pragma type="loop_flatten" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_imgproc.h:777" status="valid" parentFunction="column_filter" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_imgproc.h:778" status="valid" parentFunction="column_filter" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_imgproc.h:864" status="valid" parentFunction="row_filter" variable="&amp;kernelX" isDirective="0" options="variable=&amp;kernelX complete dim=0"/>
        <Pragma type="array_partition" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_imgproc.h:865" status="valid" parentFunction="row_filter" variable="src_kernel_winX" isDirective="0" options="variable=src_kernel_winX complete dim=0"/>
        <Pragma type="array_partition" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_imgproc.h:866" status="valid" parentFunction="row_filter" variable="src_kernel_winX_temp" isDirective="0" options="variable=src_kernel_winX_temp complete dim=0"/>
        <Pragma type="array_partition" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_imgproc.h:867" status="valid" parentFunction="row_filter" variable="row_buf" isDirective="0" options="variable=row_buf complete dim=0"/>
        <Pragma type="array_partition" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_imgproc.h:868" status="valid" parentFunction="row_filter" variable="l_border_buf" isDirective="0" options="variable=l_border_buf complete dim=1"/>
        <Pragma type="array_partition" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_imgproc.h:869" status="valid" parentFunction="row_filter" variable="r_border_buf" isDirective="0" options="variable=r_border_buf complete dim=1"/>
        <Pragma type="dependence" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_imgproc.h:925" status="valid" parentFunction="row_filter" variable="" isDirective="0" options="array inter false"/>
        <Pragma type="loop_flatten" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_imgproc.h:926" status="valid" parentFunction="row_filter" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_imgproc.h:927" status="valid" parentFunction="row_filter" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_imgproc.h:993" status="valid" parentFunction="filter" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_imgproc.h:994" status="valid" parentFunction="filter" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_imgproc.h:1016" status="valid" parentFunction="filter" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_imgproc.h:1037" status="valid" parentFunction="filter" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_imgproc.h:1048" status="valid" parentFunction="filter" variable="&amp;kernelX" isDirective="0" options="variable=&amp;kernelX complete dim=0"/>
        <Pragma type="array_partition" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_imgproc.h:1049" status="valid" parentFunction="filter" variable="&amp;kernelY" isDirective="0" options="variable=&amp;kernelY complete dim=0"/>
        <Pragma type="array_partition" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_imgproc.h:1050" status="valid" parentFunction="filter" variable="src_kernel_winX" isDirective="0" options="variable=src_kernel_winX complete dim=0"/>
        <Pragma type="array_partition" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_imgproc.h:1051" status="valid" parentFunction="filter" variable="src_kernel_winX_temp" isDirective="0" options="variable=src_kernel_winX_temp complete dim=0"/>
        <Pragma type="array_partition" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_imgproc.h:1052" status="valid" parentFunction="filter" variable="src_kernel_winY" isDirective="0" options="variable=src_kernel_winY complete dim=0"/>
        <Pragma type="array_partition" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_imgproc.h:1053" status="valid" parentFunction="filter" variable="k_buf" isDirective="0" options="variable=k_buf complete dim=1"/>
        <Pragma type="loop_flatten" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_imgproc.h:1074" status="valid" parentFunction="filter" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_imgproc.h:1075" status="valid" parentFunction="filter" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_imgproc.h:1144" status="valid" parentFunction="filter" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_imgproc.h:1171" status="valid" parentFunction="filter_opr_iter" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_imgproc.h:1173" status="valid" parentFunction="filter_opr_iter" variable="internal" isDirective="0" options="dim=1 type=complete variable=internal"/>
        <Pragma type="unroll" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_imgproc.h:1177" status="valid" parentFunction="filter_opr_iter" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_imgproc.h:1188" status="valid" parentFunction="morp_opr" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_imgproc.h:1210" status="valid" parentFunction="morp_opr" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_imgproc.h:1255" status="valid" parentFunction="erode" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_imgproc.h:1282" status="valid" parentFunction="dilate" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_imgproc.h:1507" status="valid" parentFunction="convert" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_imgproc.h:1523" status="valid" parentFunction="max" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_imgproc.h:1532" status="valid" parentFunction="min" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_imgproc.h:1569" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_imgproc.h:1580" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_imgproc.h:1721" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_imgproc.h:1786" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_imgproc.h:1797" status="valid" parentFunction="apply" variable="tab" isDirective="0" options="variable=tab dim=0 complete"/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_imgproc.h:1836" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_imgproc.h:1919" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_imgproc.h:1930" status="valid" parentFunction="apply" variable="tab" isDirective="0" options="variable=tab dim=0 complete"/>
        <Pragma type="loop_flatten" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_imgproc.h:1985" status="valid" parentFunction="cvtcolor" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_imgproc.h:1986" status="valid" parentFunction="cvtcolor" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_imgproc.h:2012" status="valid" parentFunction="integral" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_imgproc.h:2013" status="valid" parentFunction="integral" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_imgproc.h:2052" status="valid" parentFunction="integral" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_imgproc.h:2053" status="valid" parentFunction="integral" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_imgproc.h:2089" status="valid" parentFunction="init_scale_coefficients" variable="" isDirective="0" options="off"/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_imgproc.h:2120" status="valid" parentFunction="scale_operator" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_imgproc.h:2160" status="valid" parentFunction="resize_opr_bicubic" variable="" isDirective="0" options="variable= temp_in dim=0 complete"/>
        <Pragma type="array_partition" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_imgproc.h:2161" status="valid" parentFunction="resize_opr_bicubic" variable="" isDirective="0" options="variable= temp_out dim=0 complete"/>
        <Pragma type="array_partition" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_imgproc.h:2162" status="valid" parentFunction="resize_opr_bicubic" variable="" isDirective="0" options="variable= h_fir dim=0 complete"/>
        <Pragma type="array_partition" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_imgproc.h:2163" status="valid" parentFunction="resize_opr_bicubic" variable="" isDirective="0" options="variable= v_fir dim=0 complete"/>
        <Pragma type="array_partition" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_imgproc.h:2164" status="valid" parentFunction="resize_opr_bicubic" variable="hcoeffs" isDirective="0" options="variable=hcoeffs dim=2 complete"/>
        <Pragma type="array_partition" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_imgproc.h:2165" status="valid" parentFunction="resize_opr_bicubic" variable="vcoeffs" isDirective="0" options="variable=vcoeffs dim=2 complete"/>
        <Pragma type="pipeline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_imgproc.h:2187" status="valid" parentFunction="resize_opr_bicubic" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_imgproc.h:2188" status="valid" parentFunction="resize_opr_bicubic" variable="" isDirective="0" options="off"/>
        <Pragma type="dependence" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_imgproc.h:2189" status="valid" parentFunction="resize_opr_bicubic" variable="" isDirective="0" options="array inter false"/>
        <Pragma type="loop_flatten" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_imgproc.h:2331" status="valid" parentFunction="resize_opr_linear" variable="" isDirective="0" options="OFF"/>
        <Pragma type="dependence" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_imgproc.h:2332" status="valid" parentFunction="resize_opr_linear" variable="" isDirective="0" options="array inter false"/>
        <Pragma type="pipeline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_imgproc.h:2333" status="valid" parentFunction="resize_opr_linear" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_imgproc.h:2515" status="valid" parentFunction="convertscale" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_imgproc.h:2516" status="valid" parentFunction="convertscale" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_imgproc.h:2544" status="valid" parentFunction="convertscaleabs" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_imgproc.h:2545" status="valid" parentFunction="convertscaleabs" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_imgproc.h:2653" status="valid" parentFunction="getgaussiankernel" variable="" isDirective="0" options="off"/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_imgproc.h:2790" status="valid" parentFunction="pyrup_opr" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_imgproc.h:2801" status="valid" parentFunction="pyrup_opr" variable="col_buf" isDirective="0" options="variable=col_buf complete dim=0"/>
        <Pragma type="array_partition" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_imgproc.h:2802" status="valid" parentFunction="pyrup_opr" variable="&amp;kernel" isDirective="0" options="variable=&amp;kernel complete dim=0"/>
        <Pragma type="array_partition" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_imgproc.h:2803" status="valid" parentFunction="pyrup_opr" variable="src_kernel_win" isDirective="0" options="variable=src_kernel_win complete dim=0"/>
        <Pragma type="array_partition" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_imgproc.h:2804" status="valid" parentFunction="pyrup_opr" variable="k_buf" isDirective="0" options="variable=k_buf complete dim=1"/>
        <Pragma type="array_partition" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_imgproc.h:2805" status="valid" parentFunction="pyrup_opr" variable="right_border_buf" isDirective="0" options="variable=right_border_buf complete dim=0"/>
        <Pragma type="loop_flatten" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_imgproc.h:2817" status="valid" parentFunction="pyrup_opr" variable="" isDirective="0" options="OFF"/>
        <Pragma type="dependence" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_imgproc.h:2818" status="valid" parentFunction="pyrup_opr" variable="" isDirective="0" options="array inter false"/>
        <Pragma type="pipeline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_imgproc.h:2819" status="valid" parentFunction="pyrup_opr" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_imgproc.h:2986" status="valid" parentFunction="pyrdown_opr" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_imgproc.h:2997" status="valid" parentFunction="pyrdown_opr" variable="col_buf" isDirective="0" options="variable=col_buf complete dim=0"/>
        <Pragma type="array_partition" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_imgproc.h:2998" status="valid" parentFunction="pyrdown_opr" variable="&amp;kernel" isDirective="0" options="variable=&amp;kernel complete dim=0"/>
        <Pragma type="array_partition" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_imgproc.h:2999" status="valid" parentFunction="pyrdown_opr" variable="src_kernel_win" isDirective="0" options="variable=src_kernel_win complete dim=0"/>
        <Pragma type="array_partition" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_imgproc.h:3000" status="valid" parentFunction="pyrdown_opr" variable="k_buf" isDirective="0" options="variable=k_buf complete dim=1"/>
        <Pragma type="array_partition" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_imgproc.h:3001" status="valid" parentFunction="pyrdown_opr" variable="right_border_buf" isDirective="0" options="variable=right_border_buf complete dim=0"/>
        <Pragma type="loop_flatten" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_imgproc.h:3018" status="valid" parentFunction="pyrdown_opr" variable="" isDirective="0" options="OFF"/>
        <Pragma type="dependence" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_imgproc.h:3019" status="valid" parentFunction="pyrdown_opr" variable="" isDirective="0" options="array inter false"/>
        <Pragma type="pipeline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_imgproc.h:3020" status="valid" parentFunction="pyrdown_opr" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_io.h:80" status="valid" parentFunction="axivideo2mat" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_tripcount" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_io.h:81" status="valid" parentFunction="axivideo2mat" variable="" isDirective="0" options="avg=0 max=0"/>
        <Pragma type="loop_flatten" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_io.h:88" status="valid" parentFunction="axivideo2mat" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_io.h:89" status="valid" parentFunction="axivideo2mat" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_io.h:111" status="valid" parentFunction="axivideo2mat" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_tripcount" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_io.h:112" status="valid" parentFunction="axivideo2mat" variable="" isDirective="0" options="avg=0 max=0"/>
        <Pragma type="loop_flatten" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_io.h:141" status="valid" parentFunction="mat2axivideo" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_io.h:142" status="valid" parentFunction="mat2axivideo" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_io.h:190" status="valid" parentFunction="array2mat" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_io.h:191" status="valid" parentFunction="array2mat" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_io.h:197" status="valid" parentFunction="array2mat" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_io.h:256" status="valid" parentFunction="mat2array" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_io.h:257" status="valid" parentFunction="mat2array" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_io.h:262" status="valid" parentFunction="mat2array" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_mem.h:66" status="valid" parentFunction="window&lt;rows, cols, t&gt;" variable="val" isDirective="0" options="variable=val dim=1 complete"/>
        <Pragma type="array_partition" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_mem.h:67" status="valid" parentFunction="window&lt;rows, cols, t&gt;" variable="val" isDirective="0" options="variable=val dim=2 complete"/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_mem.h:128" status="valid" parentFunction="shift_pixels_left" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_mem.h:138" status="valid" parentFunction="shift_pixels_left" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_mem.h:140" status="valid" parentFunction="shift_pixels_left" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_mem.h:166" status="valid" parentFunction="shift_pixels_right" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_mem.h:176" status="valid" parentFunction="shift_pixels_right" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_mem.h:178" status="valid" parentFunction="shift_pixels_right" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_mem.h:204" status="valid" parentFunction="shift_pixels_up" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_mem.h:214" status="valid" parentFunction="shift_pixels_up" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_mem.h:216" status="valid" parentFunction="shift_pixels_up" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_mem.h:242" status="valid" parentFunction="shift_pixels_down" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_mem.h:252" status="valid" parentFunction="shift_pixels_down" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_mem.h:254" status="valid" parentFunction="shift_pixels_down" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_mem.h:279" status="valid" parentFunction="insert_pixel" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_mem.h:311" status="valid" parentFunction="insert_row" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_mem.h:321" status="valid" parentFunction="insert_row" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_mem.h:346" status="valid" parentFunction="insert_top_row" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_mem.h:377" status="valid" parentFunction="insert_bottom_row" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_mem.h:408" status="valid" parentFunction="insert_col" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_mem.h:418" status="valid" parentFunction="insert_col" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_mem.h:443" status="valid" parentFunction="insert_left_col" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_mem.h:474" status="valid" parentFunction="insert_right_col" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_mem.h:505" status="valid" parentFunction="getval" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_mem.h:514" status="valid" parentFunction="operator()" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_mem.h:546" status="valid" parentFunction="shift_left" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_mem.h:556" status="valid" parentFunction="shift_right" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_mem.h:566" status="valid" parentFunction="shift_up" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_mem.h:576" status="valid" parentFunction="shift_down" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_mem.h:586" status="valid" parentFunction="insert" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_mem.h:596" status="valid" parentFunction="insert_top" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_mem.h:606" status="valid" parentFunction="insert_bottom" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_mem.h:616" status="valid" parentFunction="insert_left" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_mem.h:626" status="valid" parentFunction="insert_right" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_mem.h:638" status="valid" parentFunction="linebuffer&lt;rows, cols, type-parameter-0-2, 0&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_mem.h:639" status="valid" parentFunction="linebuffer&lt;rows, cols, type-parameter-0-2, 0&gt;" variable="val" isDirective="0" options="variable=val dim=1 complete"/>
        <Pragma type="dependence" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_mem.h:640" status="valid" parentFunction="linebuffer&lt;rows, cols, type-parameter-0-2, 0&gt;" variable="val" isDirective="0" options="variable=val inter false"/>
        <Pragma type="dependence" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_mem.h:641" status="valid" parentFunction="linebuffer&lt;rows, cols, type-parameter-0-2, 0&gt;" variable="val" isDirective="0" options="variable=val intra false"/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_mem.h:692" status="valid" parentFunction="shift_pixels_down" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_mem.h:703" status="valid" parentFunction="shift_pixels_down" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_mem.h:732" status="valid" parentFunction="shift_pixels_up" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_mem.h:743" status="valid" parentFunction="shift_pixels_up" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_mem.h:771" status="valid" parentFunction="insert_bottom_row" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_mem.h:803" status="valid" parentFunction="insert_top_row" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_mem.h:835" status="valid" parentFunction="get_col" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_mem.h:839" status="valid" parentFunction="get_col" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_mem.h:848" status="valid" parentFunction="getval" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_mem.h:857" status="valid" parentFunction="operator()" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_mem.h:867" status="valid" parentFunction="shift_down" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_mem.h:877" status="valid" parentFunction="shift_up" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_mem.h:887" status="valid" parentFunction="insert_bottom" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_mem.h:897" status="valid" parentFunction="insert_top" variable="" isDirective="0" options=""/>
        <Pragma type="array_reshape" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_mem.h:926" status="valid" parentFunction="linebuffer&lt;rows, cols, type-parameter-0-2, 1&gt;" variable="val" isDirective="0" options="variable=val dim=1"/>
        <Pragma type="dependence" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_mem.h:927" status="valid" parentFunction="linebuffer&lt;rows, cols, type-parameter-0-2, 1&gt;" variable="val" isDirective="0" options="variable=val inter false"/>
        <Pragma type="dependence" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_mem.h:928" status="valid" parentFunction="linebuffer&lt;rows, cols, type-parameter-0-2, 1&gt;" variable="val" isDirective="0" options="variable=val intra false"/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_mem.h:980" status="valid" parentFunction="shift_pixels_down" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_mem.h:991" status="valid" parentFunction="shift_pixels_down" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_mem.h:1020" status="valid" parentFunction="shift_pixels_up" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_mem.h:1031" status="valid" parentFunction="shift_pixels_up" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_mem.h:1059" status="valid" parentFunction="insert_bottom_row" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_mem.h:1091" status="valid" parentFunction="insert_top_row" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_mem.h:1123" status="valid" parentFunction="get_col" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_mem.h:1127" status="valid" parentFunction="get_col" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_mem.h:1136" status="valid" parentFunction="getval" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_mem.h:1145" status="valid" parentFunction="operator()" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_mem.h:1155" status="valid" parentFunction="shift_down" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_mem.h:1165" status="valid" parentFunction="shift_up" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_mem.h:1175" status="valid" parentFunction="insert_bottom" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_mem.h:1185" status="valid" parentFunction="insert_top" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_stereobm.h:170" status="valid" parentFunction="prefilternorm" variable="tmp" isDirective="0" options="variable=tmp complete dim=0"/>
        <Pragma type="array_partition" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_stereobm.h:172" status="valid" parentFunction="prefilternorm" variable="tmp" isDirective="0" options="variable=tmp complete dim=0"/>
        <Pragma type="loop_flatten" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_stereobm.h:184" status="valid" parentFunction="prefilternorm" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_stereobm.h:185" status="valid" parentFunction="prefilternorm" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_stereobm.h:235" status="valid" parentFunction="clip" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_stereobm.h:248" status="valid" parentFunction="absdiff" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_stereobm.h:271" status="valid" parentFunction="updatetexture" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_stereobm.h:288" status="valid" parentFunction="sad_compute_inc" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_stereobm.h:313" status="valid" parentFunction="find" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_stereobm.h:314" status="valid" parentFunction="find" variable="a" isDirective="0" options="variable=a complete dim=0"/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_stereobm.h:342" status="valid" parentFunction="find" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_stereobm.h:343" status="valid" parentFunction="find" variable="a" isDirective="0" options="variable=a complete dim=0"/>
        <Pragma type="inline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_stereobm.h:354" status="valid" parentFunction="find" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_stereobm.h:355" status="valid" parentFunction="find" variable="a" isDirective="0" options="variable=a complete dim=0"/>
        <Pragma type="array_partition" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_stereobm.h:393" status="valid" parentFunction="sadblockmatching" variable="l_tmp" isDirective="0" options="variable=l_tmp complete dim=0"/>
        <Pragma type="array_partition" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_stereobm.h:395" status="valid" parentFunction="sadblockmatching" variable="r_tmp" isDirective="0" options="variable=r_tmp complete dim=0"/>
        <Pragma type="array_partition" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_stereobm.h:398" status="valid" parentFunction="sadblockmatching" variable="sad" isDirective="0" options="variable=sad complete dim=0"/>
        <Pragma type="array_partition" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_stereobm.h:400" status="valid" parentFunction="sadblockmatching" variable="sad_cols" isDirective="0" options="variable=sad_cols complete dim=0"/>
        <Pragma type="loop_flatten" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_stereobm.h:417" status="valid" parentFunction="sadblockmatching" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_stereobm.h:418" status="valid" parentFunction="sadblockmatching" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_stereobm.h:422" status="valid" parentFunction="sadblockmatching" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_stereobm.h:425" status="valid" parentFunction="sadblockmatching" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_stereobm.h:581" status="valid" parentFunction="findstereocorrespondencebm" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_undistort.h:243" status="valid" parentFunction="remap_nearest" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_undistort.h:246" status="valid" parentFunction="remap_nearest" variable="" isDirective="0" options="II=1"/>
        <Pragma type="dependence" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_undistort.h:247" status="valid" parentFunction="remap_nearest" variable="" isDirective="0" options="array inter false"/>
        <Pragma type="array_partition" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_undistort.h:288" status="valid" parentFunction="remap_linear" variable="buf" isDirective="0" options="complete variable=buf dim=2"/>
        <Pragma type="array_partition" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_undistort.h:289" status="valid" parentFunction="remap_linear" variable="buf" isDirective="0" options="complete variable=buf dim=4"/>
        <Pragma type="loop_flatten" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_undistort.h:303" status="valid" parentFunction="remap_linear" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_undistort.h:306" status="valid" parentFunction="remap_linear" variable="" isDirective="0" options="II=1"/>
        <Pragma type="dependence" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_undistort.h:307" status="valid" parentFunction="remap_linear" variable="" isDirective="0" options="array inter false"/>
        <Pragma type="array_partition" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_undistort.h:687" status="valid" parentFunction="initundistortrectifymapinverse" variable="distCoeffs" isDirective="0" options="variable=distCoeffs complete"/>
        <Pragma type="pipeline" location="../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_undistort.h:701" status="valid" parentFunction="initundistortrectifymapinverse" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="prj/sol/.autopilot/db/v_csc.cpp:65" status="valid" parentFunction="v_mix_420_to_422" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_flatten" location="prj/sol/.autopilot/db/v_csc.cpp:78" status="valid" parentFunction="v_mix_420_to_422" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="prj/sol/.autopilot/db/v_csc.cpp:79" status="valid" parentFunction="v_mix_420_to_422" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="prj/sol/.autopilot/db/v_csc.cpp:94" status="valid" parentFunction="v_mix_422_to_444" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_flatten" location="prj/sol/.autopilot/db/v_csc.cpp:107" status="valid" parentFunction="v_mix_422_to_444" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="prj/sol/.autopilot/db/v_csc.cpp:108" status="valid" parentFunction="v_mix_422_to_444" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="prj/sol/.autopilot/db/v_csc.cpp:130" status="valid" parentFunction="v_mix_422_to_444" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_flatten" location="prj/sol/.autopilot/db/v_csc.cpp:163" status="valid" parentFunction="v_mix_422_to_444" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="prj/sol/.autopilot/db/v_csc.cpp:164" status="valid" parentFunction="v_mix_422_to_444" variable="" isDirective="0" options="II=1"/>
        <Pragma type="array_partition" location="prj/sol/.autopilot/db/v_csc.cpp:188" status="valid" parentFunction="v_mix_422_to_444" variable="pixbuf_y" isDirective="0" options="variable=pixbuf_y complete dim=0"/>
        <Pragma type="array_partition" location="prj/sol/.autopilot/db/v_csc.cpp:201" status="valid" parentFunction="v_mix_422_to_444" variable="pixbuf_cb" isDirective="0" options="variable=pixbuf_cb complete dim=0"/>
        <Pragma type="array_partition" location="prj/sol/.autopilot/db/v_csc.cpp:202" status="valid" parentFunction="v_mix_422_to_444" variable="pixbuf_cr" isDirective="0" options="variable=pixbuf_cr complete dim=0"/>
        <Pragma type="inline" location="prj/sol/.autopilot/db/v_csc.cpp:304" status="valid" parentFunction="v_mix_420_to_422" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_flatten" location="prj/sol/.autopilot/db/v_csc.cpp:338" status="valid" parentFunction="v_mix_420_to_422" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="prj/sol/.autopilot/db/v_csc.cpp:339" status="valid" parentFunction="v_mix_420_to_422" variable="" isDirective="0" options="II=1"/>
        <Pragma type="array_partition" location="prj/sol/.autopilot/db/v_csc.cpp:356" status="valid" parentFunction="v_mix_420_to_422" variable="pixbuf_y" isDirective="0" options="variable=pixbuf_y complete dim=0"/>
        <Pragma type="array_partition" location="prj/sol/.autopilot/db/v_csc.cpp:392" status="valid" parentFunction="v_mix_420_to_422" variable="pixbuf_c" isDirective="0" options="variable=pixbuf_c complete dim=0"/>
        <Pragma type="inline" location="prj/sol/.autopilot/db/v_csc.cpp:499" status="valid" parentFunction="v_mix_422_to_420" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_flatten" location="prj/sol/.autopilot/db/v_csc.cpp:510" status="valid" parentFunction="v_mix_422_to_420" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="prj/sol/.autopilot/db/v_csc.cpp:511" status="valid" parentFunction="v_mix_422_to_420" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="prj/sol/.autopilot/db/v_csc.cpp:524" status="valid" parentFunction="v_mix_422_to_420" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_flatten" location="prj/sol/.autopilot/db/v_csc.cpp:559" status="valid" parentFunction="v_mix_422_to_420" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="prj/sol/.autopilot/db/v_csc.cpp:560" status="valid" parentFunction="v_mix_422_to_420" variable="" isDirective="0" options="II=1"/>
        <Pragma type="array_partition" location="prj/sol/.autopilot/db/v_csc.cpp:577" status="valid" parentFunction="v_mix_422_to_420" variable="pixbuf_y" isDirective="0" options="variable=pixbuf_y complete dim=0"/>
        <Pragma type="array_partition" location="prj/sol/.autopilot/db/v_csc.cpp:613" status="valid" parentFunction="v_mix_422_to_420" variable="pixbuf_c" isDirective="0" options="variable=pixbuf_c complete dim=0"/>
        <Pragma type="inline" location="prj/sol/.autopilot/db/v_csc.cpp:708" status="valid" parentFunction="v_mix_444_to_422" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_flatten" location="prj/sol/.autopilot/db/v_csc.cpp:720" status="valid" parentFunction="v_mix_444_to_422" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="prj/sol/.autopilot/db/v_csc.cpp:721" status="valid" parentFunction="v_mix_444_to_422" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="prj/sol/.autopilot/db/v_csc.cpp:734" status="valid" parentFunction="v_mix_444_to_422" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_flatten" location="prj/sol/.autopilot/db/v_csc.cpp:765" status="valid" parentFunction="v_mix_444_to_422" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="prj/sol/.autopilot/db/v_csc.cpp:766" status="valid" parentFunction="v_mix_444_to_422" variable="" isDirective="0" options="II=1"/>
        <Pragma type="array_partition" location="prj/sol/.autopilot/db/v_csc.cpp:785" status="valid" parentFunction="v_mix_444_to_422" variable="pixbuf_y" isDirective="0" options="variable=pixbuf_y complete dim=0"/>
        <Pragma type="array_partition" location="prj/sol/.autopilot/db/v_csc.cpp:799" status="valid" parentFunction="v_mix_444_to_422" variable="pixbuf_cb" isDirective="0" options="variable=pixbuf_cb complete dim=0"/>
        <Pragma type="array_partition" location="prj/sol/.autopilot/db/v_csc.cpp:800" status="valid" parentFunction="v_mix_444_to_422" variable="pixbuf_cr" isDirective="0" options="variable=pixbuf_cr complete dim=0"/>
        <Pragma type="inline" location="prj/sol/.autopilot/db/v_csc.cpp:886" status="valid" parentFunction="v_mix_yuv2rgb" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_flatten" location="prj/sol/.autopilot/db/v_csc.cpp:899" status="valid" parentFunction="v_mix_yuv2rgb" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="prj/sol/.autopilot/db/v_csc.cpp:900" status="valid" parentFunction="v_mix_yuv2rgb" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="prj/sol/.autopilot/db/v_csc.cpp:929" status="valid" parentFunction="v_mix_yuv2rgb" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_flatten" location="prj/sol/.autopilot/db/v_csc.cpp:947" status="valid" parentFunction="v_mix_yuv2rgb" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="prj/sol/.autopilot/db/v_csc.cpp:948" status="valid" parentFunction="v_mix_yuv2rgb" variable="" isDirective="0" options=""/>
        <Pragma type="resource" location="prj/sol/.autopilot/db/v_csc.cpp:967" status="warning" parentFunction="v_mix_yuv2rgb" variable="&amp;Cr_mul" isDirective="0" options="variable=&amp;Cr_mul core=DSP48">
            <Msg msg_id="207-5543" msg_severity="WARNING" msg_body="extra token before variable expression is ignored"/>
            <Msg msg_id="207-5538" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="inline" location="prj/sol/.autopilot/db/v_csc.cpp:1033" status="valid" parentFunction="v_mix_rgb2yuv" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_flatten" location="prj/sol/.autopilot/db/v_csc.cpp:1044" status="valid" parentFunction="v_mix_rgb2yuv" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="prj/sol/.autopilot/db/v_csc.cpp:1045" status="valid" parentFunction="v_mix_rgb2yuv" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="prj/sol/.autopilot/db/v_csc.cpp:1072" status="valid" parentFunction="v_mix_rgb2yuv" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_flatten" location="prj/sol/.autopilot/db/v_csc.cpp:1089" status="valid" parentFunction="v_mix_rgb2yuv" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="prj/sol/.autopilot/db/v_csc.cpp:1090" status="valid" parentFunction="v_mix_rgb2yuv" variable="" isDirective="0" options=""/>
        <Pragma type="resource" location="prj/sol/.autopilot/db/v_csc.cpp:1109" status="warning" parentFunction="v_mix_rgb2yuv" variable="&amp;r_min_y" isDirective="0" options="variable=&amp;r_min_y core=AddSub_DSP">
            <Msg msg_id="207-5543" msg_severity="WARNING" msg_body="extra token before variable expression is ignored"/>
            <Msg msg_id="207-5538" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="inline" location="prj/sol/.autopilot/db/v_dma.cpp:65" status="valid" parentFunction="aximmvideo2bytes" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="prj/sol/.autopilot/db/v_dma.cpp:70" status="valid" parentFunction="aximmvideo2bytes" variable="" isDirective="0" options="max=2160"/>
        <Pragma type="loop_flatten" location="prj/sol/.autopilot/db/v_dma.cpp:74" status="valid" parentFunction="aximmvideo2bytes" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="prj/sol/.autopilot/db/v_dma.cpp:77" status="valid" parentFunction="aximmvideo2bytes" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="prj/sol/.autopilot/db/v_dma.cpp:95" status="valid" parentFunction="aximmvideo2bytes" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="prj/sol/.autopilot/db/v_dma.cpp:103" status="valid" parentFunction="aximmvideo2bytes" variable="" isDirective="0" options="max=2160"/>
        <Pragma type="loop_flatten" location="prj/sol/.autopilot/db/v_dma.cpp:106" status="valid" parentFunction="aximmvideo2bytes" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="prj/sol/.autopilot/db/v_dma.cpp:109" status="valid" parentFunction="aximmvideo2bytes" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="prj/sol/.autopilot/db/v_dma.cpp:119" status="valid" parentFunction="aximmvideo2bytes" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="prj/sol/.autopilot/db/v_dma.cpp:137" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="prj/sol/.autopilot/db/v_dma.cpp:150" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="max=2160"/>
        <Pragma type="loop_flatten" location="prj/sol/.autopilot/db/v_dma.cpp:151" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="prj/sol/.autopilot/db/v_dma.cpp:155" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="prj/sol/.autopilot/db/v_dma.cpp:189" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="prj/sol/.autopilot/db/v_dma.cpp:202" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="max=2160"/>
        <Pragma type="loop_flatten" location="prj/sol/.autopilot/db/v_dma.cpp:203" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="prj/sol/.autopilot/db/v_dma.cpp:207" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="prj/sol/.autopilot/db/v_dma.cpp:241" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="prj/sol/.autopilot/db/v_dma.cpp:254" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="max=2160"/>
        <Pragma type="loop_flatten" location="prj/sol/.autopilot/db/v_dma.cpp:255" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="prj/sol/.autopilot/db/v_dma.cpp:259" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="prj/sol/.autopilot/db/v_dma.cpp:293" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="prj/sol/.autopilot/db/v_dma.cpp:306" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="max=2160"/>
        <Pragma type="loop_flatten" location="prj/sol/.autopilot/db/v_dma.cpp:307" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="prj/sol/.autopilot/db/v_dma.cpp:313" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="prj/sol/.autopilot/db/v_dma.cpp:354" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="prj/sol/.autopilot/db/v_dma.cpp:367" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="max=2160"/>
        <Pragma type="loop_flatten" location="prj/sol/.autopilot/db/v_dma.cpp:368" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="prj/sol/.autopilot/db/v_dma.cpp:374" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="prj/sol/.autopilot/db/v_dma.cpp:415" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="prj/sol/.autopilot/db/v_dma.cpp:427" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="max=2160"/>
        <Pragma type="loop_flatten" location="prj/sol/.autopilot/db/v_dma.cpp:428" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="prj/sol/.autopilot/db/v_dma.cpp:434" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="prj/sol/.autopilot/db/v_dma.cpp:471" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="prj/sol/.autopilot/db/v_dma.cpp:483" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="max=2160"/>
        <Pragma type="loop_flatten" location="prj/sol/.autopilot/db/v_dma.cpp:484" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="prj/sol/.autopilot/db/v_dma.cpp:490" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="prj/sol/.autopilot/db/v_dma.cpp:527" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="prj/sol/.autopilot/db/v_dma.cpp:539" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="max=2160"/>
        <Pragma type="loop_flatten" location="prj/sol/.autopilot/db/v_dma.cpp:540" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="prj/sol/.autopilot/db/v_dma.cpp:546" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="prj/sol/.autopilot/db/v_dma.cpp:584" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="prj/sol/.autopilot/db/v_dma.cpp:597" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="max=2160"/>
        <Pragma type="loop_flatten" location="prj/sol/.autopilot/db/v_dma.cpp:598" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="prj/sol/.autopilot/db/v_dma.cpp:604" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="prj/sol/.autopilot/db/v_dma.cpp:636" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="prj/sol/.autopilot/db/v_dma.cpp:649" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="max=2160"/>
        <Pragma type="loop_flatten" location="prj/sol/.autopilot/db/v_dma.cpp:650" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="prj/sol/.autopilot/db/v_dma.cpp:656" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="prj/sol/.autopilot/db/v_dma.cpp:688" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="prj/sol/.autopilot/db/v_dma.cpp:701" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="max=2160"/>
        <Pragma type="loop_flatten" location="prj/sol/.autopilot/db/v_dma.cpp:702" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="prj/sol/.autopilot/db/v_dma.cpp:708" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="prj/sol/.autopilot/db/v_dma.cpp:742" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="prj/sol/.autopilot/db/v_dma.cpp:755" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="max=2160"/>
        <Pragma type="loop_flatten" location="prj/sol/.autopilot/db/v_dma.cpp:756" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="prj/sol/.autopilot/db/v_dma.cpp:763" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="prj/sol/.autopilot/db/v_dma.cpp:797" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="prj/sol/.autopilot/db/v_dma.cpp:810" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="max=2160"/>
        <Pragma type="loop_flatten" location="prj/sol/.autopilot/db/v_dma.cpp:811" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="prj/sol/.autopilot/db/v_dma.cpp:818" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="prj/sol/.autopilot/db/v_dma.cpp:852" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="prj/sol/.autopilot/db/v_dma.cpp:870" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="max=4320"/>
        <Pragma type="loop_flatten" location="prj/sol/.autopilot/db/v_dma.cpp:875" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="prj/sol/.autopilot/db/v_dma.cpp:878" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="II=8"/>
        <Pragma type="inline" location="prj/sol/.autopilot/db/v_dma.cpp:915" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="prj/sol/.autopilot/db/v_dma.cpp:933" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="max=4320"/>
        <Pragma type="loop_flatten" location="prj/sol/.autopilot/db/v_dma.cpp:938" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="prj/sol/.autopilot/db/v_dma.cpp:941" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="II=8"/>
        <Pragma type="inline" location="prj/sol/.autopilot/db/v_dma.cpp:978" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="prj/sol/.autopilot/db/v_dma.cpp:996" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="max=4320"/>
        <Pragma type="loop_flatten" location="prj/sol/.autopilot/db/v_dma.cpp:1001" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="prj/sol/.autopilot/db/v_dma.cpp:1004" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="II=8"/>
        <Pragma type="inline" location="prj/sol/.autopilot/db/v_dma.cpp:1041" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="off"/>
        <Pragma type="bind_op" location="prj/sol/.autopilot/db/v_dma.cpp:1050" status="valid" parentFunction="bytes2multipixstream" variable="WidthInBytes" isDirective="0" options="variable=WidthInBytes op=ddiv"/>
        <Pragma type="loop_tripcount" location="prj/sol/.autopilot/db/v_dma.cpp:1060" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="max=4320"/>
        <Pragma type="loop_flatten" location="prj/sol/.autopilot/db/v_dma.cpp:1064" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="prj/sol/.autopilot/db/v_dma.cpp:1067" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="II=6"/>
        <Pragma type="inline" location="prj/sol/.autopilot/db/v_dma.cpp:1116" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="off"/>
        <Pragma type="bind_op" location="prj/sol/.autopilot/db/v_dma.cpp:1125" status="valid" parentFunction="bytes2multipixstream" variable="WidthInBytes" isDirective="0" options="variable=WidthInBytes op=ddiv"/>
        <Pragma type="loop_tripcount" location="prj/sol/.autopilot/db/v_dma.cpp:1134" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="max=4320"/>
        <Pragma type="loop_flatten" location="prj/sol/.autopilot/db/v_dma.cpp:1138" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="prj/sol/.autopilot/db/v_dma.cpp:1141" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="II=6"/>
        <Pragma type="inline" location="prj/sol/.autopilot/db/v_dma.cpp:1193" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="prj/sol/.autopilot/db/v_dma.cpp:1210" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="max=4320"/>
        <Pragma type="loop_flatten" location="prj/sol/.autopilot/db/v_dma.cpp:1214" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="prj/sol/.autopilot/db/v_dma.cpp:1217" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="II=8"/>
        <Pragma type="inline" location="prj/sol/.autopilot/db/v_dma.cpp:1249" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="off"/>
        <Pragma type="bind_op" location="prj/sol/.autopilot/db/v_dma.cpp:1259" status="valid" parentFunction="bytes2multipixstream" variable="WidthInBytes" isDirective="0" options="variable=WidthInBytes op=ddiv"/>
        <Pragma type="loop_tripcount" location="prj/sol/.autopilot/db/v_dma.cpp:1268" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="max=4320"/>
        <Pragma type="loop_flatten" location="prj/sol/.autopilot/db/v_dma.cpp:1272" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="prj/sol/.autopilot/db/v_dma.cpp:1275" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="II=6"/>
        <Pragma type="inline" location="prj/sol/.autopilot/db/v_mix.cpp:96" status="valid" parentFunction="v_mix_upsample" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_flatten" location="prj/sol/.autopilot/db/v_mix.cpp:109" status="valid" parentFunction="v_mix_upsample" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="prj/sol/.autopilot/db/v_mix.cpp:110" status="valid" parentFunction="v_mix_upsample" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="prj/sol/.autopilot/db/v_mix.cpp:121" status="valid" parentFunction="v_mix_upsample" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_flatten" location="prj/sol/.autopilot/db/v_mix.cpp:142" status="valid" parentFunction="v_mix_upsample" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="prj/sol/.autopilot/db/v_mix.cpp:143" status="valid" parentFunction="v_mix_upsample" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="prj/sol/.autopilot/db/v_mix.cpp:192" status="valid" parentFunction="v_mix_upsample_alpha" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_flatten" location="prj/sol/.autopilot/db/v_mix.cpp:205" status="valid" parentFunction="v_mix_upsample_alpha" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="prj/sol/.autopilot/db/v_mix.cpp:206" status="valid" parentFunction="v_mix_upsample_alpha" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="prj/sol/.autopilot/db/v_mix.cpp:217" status="valid" parentFunction="v_mix_upsample_alpha" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_flatten" location="prj/sol/.autopilot/db/v_mix.cpp:238" status="valid" parentFunction="v_mix_upsample_alpha" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="prj/sol/.autopilot/db/v_mix.cpp:239" status="valid" parentFunction="v_mix_upsample_alpha" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="prj/sol/.autopilot/db/v_mix.cpp:285" status="valid" parentFunction="v_mix_core_alpha" variable="" isDirective="0" options="off"/>
        <Pragma type="array_partition" location="prj/sol/.autopilot/db/v_mix.cpp:302" status="valid" parentFunction="v_mix_core_alpha" variable="srcpix" isDirective="0" options="variable=srcpix complete dim=0"/>
        <Pragma type="array_partition" location="prj/sol/.autopilot/db/v_mix.cpp:303" status="valid" parentFunction="v_mix_core_alpha" variable="dstpix" isDirective="0" options="variable=dstpix complete dim=0"/>
        <Pragma type="array_partition" location="prj/sol/.autopilot/db/v_mix.cpp:304" status="valid" parentFunction="v_mix_core_alpha" variable="lyrpix" isDirective="0" options="variable=lyrpix complete dim=0"/>
        <Pragma type="array_partition" location="prj/sol/.autopilot/db/v_mix.cpp:305" status="valid" parentFunction="v_mix_core_alpha" variable="bkgpix" isDirective="0" options="variable=bkgpix complete dim=0"/>
        <Pragma type="loop_flatten" location="prj/sol/.autopilot/db/v_mix.cpp:319" status="valid" parentFunction="v_mix_core_alpha" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="prj/sol/.autopilot/db/v_mix.cpp:320" status="valid" parentFunction="v_mix_core_alpha" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="prj/sol/.autopilot/db/v_mix.cpp:365" status="valid" parentFunction="v_mix_core_alpha" variable="" isDirective="0" options="off"/>
        <Pragma type="array_partition" location="prj/sol/.autopilot/db/v_mix.cpp:381" status="valid" parentFunction="v_mix_core_alpha" variable="srcpix" isDirective="0" options="variable=srcpix complete dim=0"/>
        <Pragma type="array_partition" location="prj/sol/.autopilot/db/v_mix.cpp:382" status="valid" parentFunction="v_mix_core_alpha" variable="dstpix" isDirective="0" options="variable=dstpix complete dim=0"/>
        <Pragma type="array_partition" location="prj/sol/.autopilot/db/v_mix.cpp:383" status="valid" parentFunction="v_mix_core_alpha" variable="lyrpix" isDirective="0" options="variable=lyrpix complete dim=0"/>
        <Pragma type="array_partition" location="prj/sol/.autopilot/db/v_mix.cpp:384" status="valid" parentFunction="v_mix_core_alpha" variable="bkgpix" isDirective="0" options="variable=bkgpix complete dim=0"/>
        <Pragma type="loop_flatten" location="prj/sol/.autopilot/db/v_mix.cpp:397" status="valid" parentFunction="v_mix_core_alpha" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="prj/sol/.autopilot/db/v_mix.cpp:398" status="valid" parentFunction="v_mix_core_alpha" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="prj/sol/.autopilot/db/v_mix.cpp:439" status="valid" parentFunction="v_mix_core_alpha" variable="" isDirective="0" options="off"/>
        <Pragma type="array_partition" location="prj/sol/.autopilot/db/v_mix.cpp:452" status="valid" parentFunction="v_mix_core_alpha" variable="srcpix" isDirective="0" options="variable=srcpix complete dim=0"/>
        <Pragma type="array_partition" location="prj/sol/.autopilot/db/v_mix.cpp:453" status="valid" parentFunction="v_mix_core_alpha" variable="dstpix" isDirective="0" options="variable=dstpix complete dim=0"/>
        <Pragma type="array_partition" location="prj/sol/.autopilot/db/v_mix.cpp:454" status="valid" parentFunction="v_mix_core_alpha" variable="bkgpix" isDirective="0" options="variable=bkgpix complete dim=0"/>
        <Pragma type="loop_flatten" location="prj/sol/.autopilot/db/v_mix.cpp:467" status="valid" parentFunction="v_mix_core_alpha" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="prj/sol/.autopilot/db/v_mix.cpp:468" status="valid" parentFunction="v_mix_core_alpha" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="prj/sol/.autopilot/db/v_mix.cpp:627" status="valid" parentFunction="vmixhlsdataflowfunction" variable="" isDirective="0" options=""/>
        <Pragma type="stream" location="prj/sol/.autopilot/db/v_mix.cpp:660" status="valid" parentFunction="vmixhlsdataflowfunction" variable="srcLayer1Alpha" isDirective="0" options="depth=16 variable=srcLayer1Alpha"/>
        <Pragma type="stream" location="prj/sol/.autopilot/db/v_mix.cpp:661" status="valid" parentFunction="vmixhlsdataflowfunction" variable="srcLayer1Alphax" isDirective="0" options="depth=16 variable=srcLayer1Alphax"/>
        <Pragma type="stream" location="prj/sol/.autopilot/db/v_mix.cpp:731" status="valid" parentFunction="vmixhlsdataflowfunction" variable="srcLayer2Alpha" isDirective="0" options="depth=16 variable=srcLayer2Alpha"/>
        <Pragma type="stream" location="prj/sol/.autopilot/db/v_mix.cpp:732" status="valid" parentFunction="vmixhlsdataflowfunction" variable="srcLayer2Alphax" isDirective="0" options="depth=16 variable=srcLayer2Alphax"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_mix.cpp:2042" status="valid" parentFunction="v_mix" variable="s_axis_video" isDirective="0" options="axis port=s_axis_video register"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_mix.cpp:2043" status="valid" parentFunction="v_mix" variable="m_axis_video" isDirective="0" options="axis port=m_axis_video register"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_mix.cpp:2045" status="valid" parentFunction="v_mix" variable="width" isDirective="0" options="s_axilite port=width bundle=CTRL offset=0x00010"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_mix.cpp:2046" status="valid" parentFunction="v_mix" variable="height" isDirective="0" options="s_axilite port=height bundle=CTRL offset=0x00018"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_mix.cpp:2047" status="valid" parentFunction="v_mix" variable="video_format" isDirective="0" options="s_axilite port=video_format bundle=CTRL offset=0x00020"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_mix.cpp:2048" status="valid" parentFunction="v_mix" variable="background_Y_R" isDirective="0" options="s_axilite port=background_Y_R bundle=CTRL offset=0x00028"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_mix.cpp:2049" status="valid" parentFunction="v_mix" variable="background_U_G" isDirective="0" options="s_axilite port=background_U_G bundle=CTRL offset=0x00030"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_mix.cpp:2050" status="valid" parentFunction="v_mix" variable="background_V_B" isDirective="0" options="s_axilite port=background_V_B bundle=CTRL offset=0x00038"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_mix.cpp:2051" status="valid" parentFunction="v_mix" variable="layerEnable" isDirective="0" options="s_axilite port=layerEnable bundle=CTRL offset=0x00040"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_mix.cpp:2084" status="valid" parentFunction="v_mix" variable="layerAlpha[1]" isDirective="0" options="s_axilite port=layerAlpha[1] bundle=CTRL offset=0x00200"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_mix.cpp:2085" status="valid" parentFunction="v_mix" variable="layerStartX[1]" isDirective="0" options="s_axilite port=layerStartX[1] bundle=CTRL offset=0x00208"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_mix.cpp:2086" status="valid" parentFunction="v_mix" variable="layerStartY[1]" isDirective="0" options="s_axilite port=layerStartY[1] bundle=CTRL offset=0x00210"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_mix.cpp:2087" status="valid" parentFunction="v_mix" variable="layerWidth[1]" isDirective="0" options="s_axilite port=layerWidth[1] bundle=CTRL offset=0x00218"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_mix.cpp:2088" status="valid" parentFunction="v_mix" variable="layerStride[1]" isDirective="0" options="s_axilite port=layerStride[1] bundle=CTRL offset=0x00220"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_mix.cpp:2089" status="valid" parentFunction="v_mix" variable="layerHeight[1]" isDirective="0" options="s_axilite port=layerHeight[1] bundle=CTRL offset=0x00228"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_mix.cpp:2090" status="valid" parentFunction="v_mix" variable="layerScaleFactor[1]" isDirective="0" options="s_axilite port=layerScaleFactor[1] bundle=CTRL offset=0x00230"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_mix.cpp:2093" status="valid" parentFunction="v_mix" variable="layerAlpha[2]" isDirective="0" options="s_axilite port=layerAlpha[2] bundle=CTRL offset=0x00300"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_mix.cpp:2094" status="valid" parentFunction="v_mix" variable="layerStartX[2]" isDirective="0" options="s_axilite port=layerStartX[2] bundle=CTRL offset=0x00308"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_mix.cpp:2095" status="valid" parentFunction="v_mix" variable="layerStartY[2]" isDirective="0" options="s_axilite port=layerStartY[2] bundle=CTRL offset=0x00310"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_mix.cpp:2096" status="valid" parentFunction="v_mix" variable="layerWidth[2]" isDirective="0" options="s_axilite port=layerWidth[2] bundle=CTRL offset=0x00318"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_mix.cpp:2097" status="valid" parentFunction="v_mix" variable="layerStride[2]" isDirective="0" options="s_axilite port=layerStride[2] bundle=CTRL offset=0x00320"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_mix.cpp:2098" status="valid" parentFunction="v_mix" variable="layerHeight[2]" isDirective="0" options="s_axilite port=layerHeight[2] bundle=CTRL offset=0x00328"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_mix.cpp:2099" status="valid" parentFunction="v_mix" variable="layerScaleFactor[2]" isDirective="0" options="s_axilite port=layerScaleFactor[2] bundle=CTRL offset=0x00330"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_mix.cpp:2227" status="valid" parentFunction="v_mix" variable="reserve" isDirective="0" options="s_axilite port=reserve bundle=CTRL offset=0x00FF0"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_mix.cpp:2276" status="valid" parentFunction="v_mix" variable="return" isDirective="0" options="s_axilite port=return bundle=CTRL"/>
        <Pragma type="array_partition" location="prj/sol/.autopilot/db/v_mix.cpp:2279" status="valid" parentFunction="v_mix" variable="layerAlpha" isDirective="0" options="variable=layerAlpha complete dim=0"/>
        <Pragma type="array_partition" location="prj/sol/.autopilot/db/v_mix.cpp:2280" status="valid" parentFunction="v_mix" variable="layerStartX" isDirective="0" options="variable=layerStartX complete dim=0"/>
        <Pragma type="array_partition" location="prj/sol/.autopilot/db/v_mix.cpp:2281" status="valid" parentFunction="v_mix" variable="layerStartY" isDirective="0" options="variable=layerStartY complete dim=0"/>
        <Pragma type="array_partition" location="prj/sol/.autopilot/db/v_mix.cpp:2282" status="valid" parentFunction="v_mix" variable="layerWidth" isDirective="0" options="variable=layerWidth complete dim=0"/>
        <Pragma type="array_partition" location="prj/sol/.autopilot/db/v_mix.cpp:2283" status="valid" parentFunction="v_mix" variable="layerHeight" isDirective="0" options="variable=layerHeight complete dim=0"/>
        <Pragma type="array_partition" location="prj/sol/.autopilot/db/v_mix.cpp:2284" status="valid" parentFunction="v_mix" variable="layerStride" isDirective="0" options="variable=layerStride complete dim=0"/>
        <Pragma type="array_partition" location="prj/sol/.autopilot/db/v_mix.cpp:2285" status="valid" parentFunction="v_mix" variable="layerScaleFactor" isDirective="0" options="variable=layerScaleFactor complete dim=0"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_mix.cpp:2289" status="valid" parentFunction="v_mix" variable="width" isDirective="0" options="variable=width"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_mix.cpp:2291" status="valid" parentFunction="v_mix" variable="height" isDirective="0" options="variable=height"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_mix.cpp:2293" status="valid" parentFunction="v_mix" variable="video_format" isDirective="0" options="variable=video_format"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_mix.cpp:2295" status="valid" parentFunction="v_mix" variable="background_Y_R" isDirective="0" options="variable=background_Y_R"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_mix.cpp:2297" status="valid" parentFunction="v_mix" variable="background_U_G" isDirective="0" options="variable=background_U_G"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_mix.cpp:2299" status="valid" parentFunction="v_mix" variable="background_V_B" isDirective="0" options="variable=background_V_B"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_mix.cpp:2300" status="valid" parentFunction="v_mix" variable="layerEnable" isDirective="0" options="ap_none port=layerEnable"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_mix.cpp:2354" status="valid" parentFunction="v_mix" variable="layerAlpha" isDirective="0" options="variable=layerAlpha"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_mix.cpp:2355" status="valid" parentFunction="v_mix" variable="layerStartX" isDirective="0" options="ap_none port=layerStartX"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_mix.cpp:2356" status="valid" parentFunction="v_mix" variable="layerStartY" isDirective="0" options="ap_none port=layerStartY"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_mix.cpp:2358" status="valid" parentFunction="v_mix" variable="layerWidth" isDirective="0" options="variable=layerWidth"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_mix.cpp:2360" status="valid" parentFunction="v_mix" variable="layerHeight" isDirective="0" options="variable=layerHeight"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_mix.cpp:2362" status="valid" parentFunction="v_mix" variable="layerStride" isDirective="0" options="variable=layerStride"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_mix.cpp:2364" status="valid" parentFunction="v_mix" variable="layerScaleFactor" isDirective="0" options="variable=layerScaleFactor"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_mix.cpp:2373" status="valid" parentFunction="v_mix" variable="s_axis_video1" isDirective="0" options="axis port=s_axis_video1"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_mix.cpp:2384" status="valid" parentFunction="v_mix" variable="s_axis_video2" isDirective="0" options="axis port=s_axis_video2"/>
        <Pragma type="array_partition" location="prj/sol/.autopilot/db/v_mix.cpp:2544" status="valid" parentFunction="v_mix" variable="HwReg.layerEnableFlag" isDirective="0" options="variable=HwReg.layerEnableFlag complete dim=0"/>
        <Pragma type="array_partition" location="prj/sol/.autopilot/db/v_mix.cpp:2545" status="valid" parentFunction="v_mix" variable="HwReg.layerAlpha" isDirective="0" options="variable=HwReg.layerAlpha complete dim=0"/>
        <Pragma type="array_partition" location="prj/sol/.autopilot/db/v_mix.cpp:2546" status="valid" parentFunction="v_mix" variable="HwReg.layerStartX" isDirective="0" options="variable=HwReg.layerStartX complete dim=0"/>
        <Pragma type="array_partition" location="prj/sol/.autopilot/db/v_mix.cpp:2547" status="valid" parentFunction="v_mix" variable="HwReg.layerStartY" isDirective="0" options="variable=HwReg.layerStartY complete dim=0"/>
        <Pragma type="array_partition" location="prj/sol/.autopilot/db/v_mix.cpp:2548" status="valid" parentFunction="v_mix" variable="HwReg.layerWidth" isDirective="0" options="variable=HwReg.layerWidth complete dim=0"/>
        <Pragma type="array_partition" location="prj/sol/.autopilot/db/v_mix.cpp:2549" status="valid" parentFunction="v_mix" variable="HwReg.layerHeight" isDirective="0" options="variable=HwReg.layerHeight complete dim=0"/>
        <Pragma type="array_partition" location="prj/sol/.autopilot/db/v_mix.cpp:2550" status="valid" parentFunction="v_mix" variable="HwReg.layerStride" isDirective="0" options="variable=HwReg.layerStride complete dim=0"/>
        <Pragma type="array_partition" location="prj/sol/.autopilot/db/v_mix.cpp:2551" status="valid" parentFunction="v_mix" variable="HwReg.layerScaleFactor" isDirective="0" options="variable=HwReg.layerScaleFactor complete dim=0"/>
        <Pragma type="pipeline" location="prj/sol/.autopilot/db/v_mix.cpp:2995" status="valid" parentFunction="axivideoalpha2multipixstream" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_tripcount" location="prj/sol/.autopilot/db/v_mix.cpp:2996" status="valid" parentFunction="axivideoalpha2multipixstream" variable="" isDirective="0" options="avg=0 max=0"/>
        <Pragma type="loop_flatten" location="prj/sol/.autopilot/db/v_mix.cpp:3007" status="valid" parentFunction="axivideoalpha2multipixstream" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="prj/sol/.autopilot/db/v_mix.cpp:3008" status="valid" parentFunction="axivideoalpha2multipixstream" variable="" isDirective="0" options="II=1"/>
        <Pragma type="array_partition" location="prj/sol/.autopilot/db/v_mix.cpp:3029" status="valid" parentFunction="axivideoalpha2multipixstream" variable="map" isDirective="0" options="variable=map complete dim=0"/>
        <Pragma type="pipeline" location="prj/sol/.autopilot/db/v_mix.cpp:3053" status="valid" parentFunction="axivideoalpha2multipixstream" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_tripcount" location="prj/sol/.autopilot/db/v_mix.cpp:3054" status="valid" parentFunction="axivideoalpha2multipixstream" variable="" isDirective="0" options="avg=0 max=0"/>
        <Pragma type="pipeline" location="prj/sol/.autopilot/db/v_mix.cpp:3095" status="valid" parentFunction="axivideo2multipixstream" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_tripcount" location="prj/sol/.autopilot/db/v_mix.cpp:3096" status="valid" parentFunction="axivideo2multipixstream" variable="" isDirective="0" options="avg=0 max=0"/>
        <Pragma type="loop_flatten" location="prj/sol/.autopilot/db/v_mix.cpp:3107" status="valid" parentFunction="axivideo2multipixstream" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="prj/sol/.autopilot/db/v_mix.cpp:3108" status="valid" parentFunction="axivideo2multipixstream" variable="" isDirective="0" options="II=1"/>
        <Pragma type="array_partition" location="prj/sol/.autopilot/db/v_mix.cpp:3130" status="valid" parentFunction="axivideo2multipixstream" variable="map" isDirective="0" options="variable=map complete dim=0"/>
        <Pragma type="pipeline" location="prj/sol/.autopilot/db/v_mix.cpp:3152" status="valid" parentFunction="axivideo2multipixstream" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_tripcount" location="prj/sol/.autopilot/db/v_mix.cpp:3153" status="valid" parentFunction="axivideo2multipixstream" variable="" isDirective="0" options="avg=0 max=0"/>
        <Pragma type="array_partition" location="prj/sol/.autopilot/db/v_mix.cpp:3224" status="valid" parentFunction="multipixstream2axivideo" variable="map" isDirective="0" options="variable=map complete dim=0"/>
        <Pragma type="loop_flatten" location="prj/sol/.autopilot/db/v_mix.cpp:3235" status="valid" parentFunction="multipixstream2axivideo" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="prj/sol/.autopilot/db/v_mix.cpp:3236" status="valid" parentFunction="multipixstream2axivideo" variable="" isDirective="0" options="II=1"/>
    </PragmaReport>
</profile>

