

<!-- Generated by Doxygen 1.7.4 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="dir_9fd71c1ac00056e7d855336b2291c56c.html">bertos</a>      </li>
      <li class="navelem"><a class="el" href="dir_a5de7543e32a5f073daa04f8834eb5fd.html">cpu</a>      </li>
      <li class="navelem"><a class="el" href="dir_3ade2df878d06c00b7da75ebdc1e74f5.html">arm</a>      </li>
      <li class="navelem"><a class="el" href="dir_4e24aa2b91963f20d8274bc66d08b02f.html">io</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#define-members">Defines</a>  </div>
  <div class="headertitle">
<div class="title">at91_adc.h File Reference</div>  </div>
</div>
<div class="contents">

<p><a href="at91__adc_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="define-members"></a>
Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__adc_8h.html#a26a8d1b0d0ea90982bee6acf95546233">ADC_CR_OFF</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC control register.  <a href="#a26a8d1b0d0ea90982bee6acf95546233"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3d82abd19ec83649cdda24829d114cbe"></a><!-- doxytag: member="at91_adc.h::ADC_CR" ref="a3d82abd19ec83649cdda24829d114cbe" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__adc_8h.html#a3d82abd19ec83649cdda24829d114cbe">ADC_CR</a>&#160;&#160;&#160;(*((reg32_t *)(ADC_BASE + ADC_CR_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Control register address. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a84afd9846a0c6153a1989ff70dd7fe1e"></a><!-- doxytag: member="at91_adc.h::ADC_SWRST" ref="a84afd9846a0c6153a1989ff70dd7fe1e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__adc_8h.html#a84afd9846a0c6153a1989ff70dd7fe1e">ADC_SWRST</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Software reset. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acc93f5a70b7081637be3d30cc04cb4dd"></a><!-- doxytag: member="at91_adc.h::ADC_START" ref="acc93f5a70b7081637be3d30cc04cb4dd" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__adc_8h.html#acc93f5a70b7081637be3d30cc04cb4dd">ADC_START</a>&#160;&#160;&#160;1</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Start conversion. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__adc_8h.html#a0f85ff8bf307f1e2a6cdf926336a6b7e">ADC_MR_OFF</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC mode register.  <a href="#a0f85ff8bf307f1e2a6cdf926336a6b7e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a875c9590c133ab1ad39e229e84a65329"></a><!-- doxytag: member="at91_adc.h::ADC_MR" ref="a875c9590c133ab1ad39e229e84a65329" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__adc_8h.html#a875c9590c133ab1ad39e229e84a65329">ADC_MR</a>&#160;&#160;&#160;(*((reg32_t *)(ADC_BASE + ADC_MR_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Mode register address. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af20d1a7c4d07522f4524dd6fa2b54ecf"></a><!-- doxytag: member="at91_adc.h::ADC_TRGEN" ref="af20d1a7c4d07522f4524dd6fa2b54ecf" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__adc_8h.html#af20d1a7c4d07522f4524dd6fa2b54ecf">ADC_TRGEN</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Trigger enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae48df92e065e2fd7330ac3bf93e99a1f"></a><!-- doxytag: member="at91_adc.h::ADC_TRGSEL_TIOA0" ref="ae48df92e065e2fd7330ac3bf93e99a1f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__adc_8h.html#ae48df92e065e2fd7330ac3bf93e99a1f">ADC_TRGSEL_TIOA0</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TIOA output of the timer counter channel 0. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a801d50fd2a1f9df89979e3d5a639ff65"></a><!-- doxytag: member="at91_adc.h::ADC_TRGSEL_TIOA1" ref="a801d50fd2a1f9df89979e3d5a639ff65" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__adc_8h.html#a801d50fd2a1f9df89979e3d5a639ff65">ADC_TRGSEL_TIOA1</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TIOA output of the timer counter channel 1. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a944e0053a2faef99808eb2739dae43d4"></a><!-- doxytag: member="at91_adc.h::ADC_TRGSEL_TIOA2" ref="a944e0053a2faef99808eb2739dae43d4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__adc_8h.html#a944e0053a2faef99808eb2739dae43d4">ADC_TRGSEL_TIOA2</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TIOA output of the timer counter channel 2. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac43a174ffb7d968c34d8df81ac8ef3b7"></a><!-- doxytag: member="at91_adc.h::ADC_TRGSEL_EXT" ref="ac43a174ffb7d968c34d8df81ac8ef3b7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__adc_8h.html#ac43a174ffb7d968c34d8df81ac8ef3b7">ADC_TRGSEL_EXT</a>&#160;&#160;&#160;0x0000000C</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">External trigger. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acf3c5c9a41616801566d07e1a3050bae"></a><!-- doxytag: member="at91_adc.h::ADC_LOWRES" ref="acf3c5c9a41616801566d07e1a3050bae" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__adc_8h.html#acf3c5c9a41616801566d07e1a3050bae">ADC_LOWRES</a>&#160;&#160;&#160;4</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Resolution 0: 10-bit, 1: 8-bit. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="add70a71e10c21f0a06ddc8f221c99fae"></a><!-- doxytag: member="at91_adc.h::ADC_SLEEP" ref="add70a71e10c21f0a06ddc8f221c99fae" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__adc_8h.html#add70a71e10c21f0a06ddc8f221c99fae">ADC_SLEEP</a>&#160;&#160;&#160;5</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Sleep mode. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__adc_8h.html#abf476b63e70a7381a2e4d0f39631dfe6">ADC_PRESCALER_MASK</a>&#160;&#160;&#160;0x00003F00</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Prescaler rate selection.  <a href="#abf476b63e70a7381a2e4d0f39631dfe6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aaf864241f4686794dc907bc044cc3c40"></a><!-- doxytag: member="at91_adc.h::ADC_PRESCALER_SHIFT" ref="aaf864241f4686794dc907bc044cc3c40" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__adc_8h.html#aaf864241f4686794dc907bc044cc3c40">ADC_PRESCALER_SHIFT</a>&#160;&#160;&#160;8</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Prescale rate selection shift. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__adc_8h.html#aede4691772ec711eeb97dd0f705b31b8">ADC_STARTUP_MASK</a>&#160;&#160;&#160;0x001F0000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Start up timer.  <a href="#aede4691772ec711eeb97dd0f705b31b8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adf56a5c685c1131b630ca6d5575124af"></a><!-- doxytag: member="at91_adc.h::ADC_STARTUP_SHIFT" ref="adf56a5c685c1131b630ca6d5575124af" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__adc_8h.html#adf56a5c685c1131b630ca6d5575124af">ADC_STARTUP_SHIFT</a>&#160;&#160;&#160;16</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Start up timer shift. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__adc_8h.html#a86d7bcabfe1e263f3828c4317ad471e7">ADC_SHTIME_MASK</a>&#160;&#160;&#160;0x0F000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Sample &amp; hold time.  <a href="#a86d7bcabfe1e263f3828c4317ad471e7"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adb6e198c796e2dd9d885ddc12ea4e6ec"></a><!-- doxytag: member="at91_adc.h::ADC_SHTIME_SHIFT" ref="adb6e198c796e2dd9d885ddc12ea4e6ec" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__adc_8h.html#adb6e198c796e2dd9d885ddc12ea4e6ec">ADC_SHTIME_SHIFT</a>&#160;&#160;&#160;24</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Sample &amp; hold time shift. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__adc_8h.html#a98483d5201ef3fed34e76ce7cb3a7b45">ADC_CHER_OFF</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC channel enable register.  <a href="#a98483d5201ef3fed34e76ce7cb3a7b45"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1579c941b9446dc5a91756e21f46c9df"></a><!-- doxytag: member="at91_adc.h::ADC_CHER" ref="a1579c941b9446dc5a91756e21f46c9df" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__adc_8h.html#a1579c941b9446dc5a91756e21f46c9df">ADC_CHER</a>&#160;&#160;&#160;(*((reg32_t *)(ADC_BASE + ADC_CHER_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel enable register address. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__adc_8h.html#abfdb1c4448338171749672400e209fa6">ADC_CHDR_OFF</a>&#160;&#160;&#160;0x00000014</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC channel disable register.  <a href="#abfdb1c4448338171749672400e209fa6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a024ae4e98b19b687a02572c529686386"></a><!-- doxytag: member="at91_adc.h::ADC_CHDR" ref="a024ae4e98b19b687a02572c529686386" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__adc_8h.html#a024ae4e98b19b687a02572c529686386">ADC_CHDR</a>&#160;&#160;&#160;(*((reg32_t *)(ADC_BASE + ADC_CHDR_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel disable register address. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__adc_8h.html#affec55e0c458fd7582a764f615227074">ADC_CHSR_OFF</a>&#160;&#160;&#160;0x00000018</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC channel status register.  <a href="#affec55e0c458fd7582a764f615227074"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6b35412af5fff64f33854c88d45a3b4e"></a><!-- doxytag: member="at91_adc.h::ADC_CHSR" ref="a6b35412af5fff64f33854c88d45a3b4e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__adc_8h.html#a6b35412af5fff64f33854c88d45a3b4e">ADC_CHSR</a>&#160;&#160;&#160;(*((reg32_t *)(ADC_BASE + ADC_CHSR_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel status register address. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a36013d93679dd9d296ff34dd197df763"></a><!-- doxytag: member="at91_adc.h::ADC_CH_MASK" ref="a36013d93679dd9d296ff34dd197df763" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__adc_8h.html#a36013d93679dd9d296ff34dd197df763">ADC_CH_MASK</a>&#160;&#160;&#160;0x000000FF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1e33b83bfcf4433eb2e8c6e818b5dff8"></a><!-- doxytag: member="at91_adc.h::ADC_CH0" ref="a1e33b83bfcf4433eb2e8c6e818b5dff8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__adc_8h.html#a1e33b83bfcf4433eb2e8c6e818b5dff8">ADC_CH0</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 0. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7d351ed34ca3ff55d1681ee84a243090"></a><!-- doxytag: member="at91_adc.h::ADC_CH1" ref="a7d351ed34ca3ff55d1681ee84a243090" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__adc_8h.html#a7d351ed34ca3ff55d1681ee84a243090">ADC_CH1</a>&#160;&#160;&#160;1</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 1. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2bb0c1b2de3aa355244417d9a42a8966"></a><!-- doxytag: member="at91_adc.h::ADC_CH2" ref="a2bb0c1b2de3aa355244417d9a42a8966" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__adc_8h.html#a2bb0c1b2de3aa355244417d9a42a8966">ADC_CH2</a>&#160;&#160;&#160;2</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 2. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6ae98bab335f9d073a58d70e7ba4f844"></a><!-- doxytag: member="at91_adc.h::ADC_CH3" ref="a6ae98bab335f9d073a58d70e7ba4f844" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__adc_8h.html#a6ae98bab335f9d073a58d70e7ba4f844">ADC_CH3</a>&#160;&#160;&#160;3</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 3. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3648bb19b5c3735452fee16c835afc43"></a><!-- doxytag: member="at91_adc.h::ADC_CH4" ref="a3648bb19b5c3735452fee16c835afc43" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__adc_8h.html#a3648bb19b5c3735452fee16c835afc43">ADC_CH4</a>&#160;&#160;&#160;4</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 4. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a479d965dae60f80b698f0dd6a348e30a"></a><!-- doxytag: member="at91_adc.h::ADC_CH5" ref="a479d965dae60f80b698f0dd6a348e30a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__adc_8h.html#a479d965dae60f80b698f0dd6a348e30a">ADC_CH5</a>&#160;&#160;&#160;5</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 5. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aec122320eeb7216887651ef5f1c73442"></a><!-- doxytag: member="at91_adc.h::ADC_CH6" ref="aec122320eeb7216887651ef5f1c73442" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__adc_8h.html#aec122320eeb7216887651ef5f1c73442">ADC_CH6</a>&#160;&#160;&#160;6</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 6. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aea897f597c4ee7b003920953fb213638"></a><!-- doxytag: member="at91_adc.h::ADC_CH7" ref="aea897f597c4ee7b003920953fb213638" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__adc_8h.html#aea897f597c4ee7b003920953fb213638">ADC_CH7</a>&#160;&#160;&#160;7</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 7. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__adc_8h.html#a162c4be305f4a86f5d83821d83d43760">ADC_SR_OFF</a>&#160;&#160;&#160;0x0000001C</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC status register.  <a href="#a162c4be305f4a86f5d83821d83d43760"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a28f1f34c95f45ed67427b9fb3caf176f"></a><!-- doxytag: member="at91_adc.h::ADC_SR" ref="a28f1f34c95f45ed67427b9fb3caf176f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__adc_8h.html#a28f1f34c95f45ed67427b9fb3caf176f">ADC_SR</a>&#160;&#160;&#160;(*((reg32_t *)(ADC_BASE + ADC_SR_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Status register address. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__adc_8h.html#a0f8eae735d695084bbeb26d007298bec">ADC_IER_OFF</a>&#160;&#160;&#160;0x00000024</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Interrupt enable register.  <a href="#a0f8eae735d695084bbeb26d007298bec"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae2cc5361f3fdff3bf869b9961325ec8f"></a><!-- doxytag: member="at91_adc.h::ADC_IER" ref="ae2cc5361f3fdff3bf869b9961325ec8f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__adc_8h.html#ae2cc5361f3fdff3bf869b9961325ec8f">ADC_IER</a>&#160;&#160;&#160;(*((reg32_t *)(ADC_BASE + ADC_IER_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt enable register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__adc_8h.html#a2ba60643cb58232e7110710a1e0a2feb">ADC_IDR_OFF</a>&#160;&#160;&#160;0x00000028</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Interrupt disable register.  <a href="#a2ba60643cb58232e7110710a1e0a2feb"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a68ec2d3d6b3c51270590bd0f13ccaa90"></a><!-- doxytag: member="at91_adc.h::ADC_IDR" ref="a68ec2d3d6b3c51270590bd0f13ccaa90" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__adc_8h.html#a68ec2d3d6b3c51270590bd0f13ccaa90">ADC_IDR</a>&#160;&#160;&#160;(*((reg32_t *)(ADC_BASE + ADC_IDR_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt disable register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__adc_8h.html#ac48af3303468b3cbe2f4fd757c5d34db">ADC_IMR_OFF</a>&#160;&#160;&#160;0x0000002C</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Interrupt mask register.  <a href="#ac48af3303468b3cbe2f4fd757c5d34db"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab206a9ad40f5599a630d7dfac9589df8"></a><!-- doxytag: member="at91_adc.h::ADC_IMR" ref="ab206a9ad40f5599a630d7dfac9589df8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__adc_8h.html#ab206a9ad40f5599a630d7dfac9589df8">ADC_IMR</a>&#160;&#160;&#160;(*((reg32_t *)(ADC_BASE + ADC_IMR_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt mask register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a543a76d06a4371c474e50e27dafbefa5"></a><!-- doxytag: member="at91_adc.h::ADC_EOC_MASK" ref="a543a76d06a4371c474e50e27dafbefa5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__adc_8h.html#a543a76d06a4371c474e50e27dafbefa5">ADC_EOC_MASK</a>&#160;&#160;&#160;0x000000FF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">End of converison mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2d26f09dcaf24e8ea0795bb17f3ac014"></a><!-- doxytag: member="at91_adc.h::ADC_EOC0" ref="a2d26f09dcaf24e8ea0795bb17f3ac014" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__adc_8h.html#a2d26f09dcaf24e8ea0795bb17f3ac014">ADC_EOC0</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">End of conversion channel 0. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa5b3b834f03d73741e631a4efe863eab"></a><!-- doxytag: member="at91_adc.h::ADC_EOC1" ref="aa5b3b834f03d73741e631a4efe863eab" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__adc_8h.html#aa5b3b834f03d73741e631a4efe863eab">ADC_EOC1</a>&#160;&#160;&#160;1</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">End of conversion channel 1. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4ec2e40dfb7c80501a3dd5d3f2687945"></a><!-- doxytag: member="at91_adc.h::ADC_EOC2" ref="a4ec2e40dfb7c80501a3dd5d3f2687945" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__adc_8h.html#a4ec2e40dfb7c80501a3dd5d3f2687945">ADC_EOC2</a>&#160;&#160;&#160;2</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">End of conversion channel 2. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad905707aef827b04f60b8962ae7a5779"></a><!-- doxytag: member="at91_adc.h::ADC_EOC3" ref="ad905707aef827b04f60b8962ae7a5779" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__adc_8h.html#ad905707aef827b04f60b8962ae7a5779">ADC_EOC3</a>&#160;&#160;&#160;3</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">End of conversion channel 3. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2cec6bc4904ac7bd7c89c1ff9a473b4f"></a><!-- doxytag: member="at91_adc.h::ADC_EOC4" ref="a2cec6bc4904ac7bd7c89c1ff9a473b4f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__adc_8h.html#a2cec6bc4904ac7bd7c89c1ff9a473b4f">ADC_EOC4</a>&#160;&#160;&#160;4</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">End of conversion channel 4. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a311f3d1a9ef2db89157b7a6aeedc9b76"></a><!-- doxytag: member="at91_adc.h::ADC_EOC5" ref="a311f3d1a9ef2db89157b7a6aeedc9b76" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__adc_8h.html#a311f3d1a9ef2db89157b7a6aeedc9b76">ADC_EOC5</a>&#160;&#160;&#160;5</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">End of conversion channel 5. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3c7445a99ab833d06257e3ab7130b819"></a><!-- doxytag: member="at91_adc.h::ADC_EOC6" ref="a3c7445a99ab833d06257e3ab7130b819" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__adc_8h.html#a3c7445a99ab833d06257e3ab7130b819">ADC_EOC6</a>&#160;&#160;&#160;6</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">End of conversion channel 6. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a47e33433737f2a329a2e22e4ceddd3e2"></a><!-- doxytag: member="at91_adc.h::ADC_EOC7" ref="a47e33433737f2a329a2e22e4ceddd3e2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__adc_8h.html#a47e33433737f2a329a2e22e4ceddd3e2">ADC_EOC7</a>&#160;&#160;&#160;7</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">End of conversion channel 7. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aff4ccb5bb3f174085f0f7c2350d9f115"></a><!-- doxytag: member="at91_adc.h::ADC_OVRE0" ref="aff4ccb5bb3f174085f0f7c2350d9f115" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__adc_8h.html#aff4ccb5bb3f174085f0f7c2350d9f115">ADC_OVRE0</a>&#160;&#160;&#160;8</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Overrun error channel 0. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab4550fa86bcb5b09515554bb6ef795cd"></a><!-- doxytag: member="at91_adc.h::ADC_OVRE1" ref="ab4550fa86bcb5b09515554bb6ef795cd" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__adc_8h.html#ab4550fa86bcb5b09515554bb6ef795cd">ADC_OVRE1</a>&#160;&#160;&#160;9</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Overrun error channel 1. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a766db3a850d9b2ca7ecda4654f422e61"></a><!-- doxytag: member="at91_adc.h::ADC_OVRE2" ref="a766db3a850d9b2ca7ecda4654f422e61" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__adc_8h.html#a766db3a850d9b2ca7ecda4654f422e61">ADC_OVRE2</a>&#160;&#160;&#160;10</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Overrun error channel 2. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a351e7758ddb0f76a0942e628b9ef642a"></a><!-- doxytag: member="at91_adc.h::ADC_OVRE3" ref="a351e7758ddb0f76a0942e628b9ef642a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__adc_8h.html#a351e7758ddb0f76a0942e628b9ef642a">ADC_OVRE3</a>&#160;&#160;&#160;11</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Overrun error channel 3. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acc85d77024aa22699eb4ebb21313b5b6"></a><!-- doxytag: member="at91_adc.h::ADC_OVRE4" ref="acc85d77024aa22699eb4ebb21313b5b6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__adc_8h.html#acc85d77024aa22699eb4ebb21313b5b6">ADC_OVRE4</a>&#160;&#160;&#160;12</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Overrun error channel 4. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a61dc12b7cd34e45795e40144daec050f"></a><!-- doxytag: member="at91_adc.h::ADC_OVRE5" ref="a61dc12b7cd34e45795e40144daec050f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__adc_8h.html#a61dc12b7cd34e45795e40144daec050f">ADC_OVRE5</a>&#160;&#160;&#160;13</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Overrun error channel 5. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab90b1a4be5769cafeac522d2794117d5"></a><!-- doxytag: member="at91_adc.h::ADC_OVRE6" ref="ab90b1a4be5769cafeac522d2794117d5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__adc_8h.html#ab90b1a4be5769cafeac522d2794117d5">ADC_OVRE6</a>&#160;&#160;&#160;14</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Overrun error channel 6. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8093f6a5bd5a020ba0bdc285dd04d376"></a><!-- doxytag: member="at91_adc.h::ADC_OVRE7" ref="a8093f6a5bd5a020ba0bdc285dd04d376" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__adc_8h.html#a8093f6a5bd5a020ba0bdc285dd04d376">ADC_OVRE7</a>&#160;&#160;&#160;15</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Overrun error channel 7. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2b8d7a80685954c0ee1c8820074f7b77"></a><!-- doxytag: member="at91_adc.h::ADC_DRDY" ref="a2b8d7a80685954c0ee1c8820074f7b77" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__adc_8h.html#a2b8d7a80685954c0ee1c8820074f7b77">ADC_DRDY</a>&#160;&#160;&#160;16</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Data ready. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af3670704bc0678489de241149417f109"></a><!-- doxytag: member="at91_adc.h::ADC_GOVRE" ref="af3670704bc0678489de241149417f109" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__adc_8h.html#af3670704bc0678489de241149417f109">ADC_GOVRE</a>&#160;&#160;&#160;17</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">General overrun error. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adb01ae4abff14ab245837095b3e56ce9"></a><!-- doxytag: member="at91_adc.h::ADC_ENDRX" ref="adb01ae4abff14ab245837095b3e56ce9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__adc_8h.html#adb01ae4abff14ab245837095b3e56ce9">ADC_ENDRX</a>&#160;&#160;&#160;18</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">End of RX buffer. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a99209f9ca46269c19a60717e45ecaacb"></a><!-- doxytag: member="at91_adc.h::ADC_RXBUFF" ref="a99209f9ca46269c19a60717e45ecaacb" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__adc_8h.html#a99209f9ca46269c19a60717e45ecaacb">ADC_RXBUFF</a>&#160;&#160;&#160;19</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Rx buffer full. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__adc_8h.html#a2623cb5864c6c1cff2d4d28e1d6e89e3">ADC_LCDR_OFF</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC last convert data register.  <a href="#a2623cb5864c6c1cff2d4d28e1d6e89e3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a539df5650ff76a507d0ac14dcddf2509"></a><!-- doxytag: member="at91_adc.h::ADC_LCDR" ref="a539df5650ff76a507d0ac14dcddf2509" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__adc_8h.html#a539df5650ff76a507d0ac14dcddf2509">ADC_LCDR</a>&#160;&#160;&#160;(*((reg32_t *)(ADC_BASE + ADC_LCDR_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Last converted data register. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__adc_8h.html#a13b2e8c6840109aaa9e0a41f56707bee">ADC_CDR0_OFF</a>&#160;&#160;&#160;0x00000030</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC channel data register.  <a href="#a13b2e8c6840109aaa9e0a41f56707bee"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa5ded19b88a5eb37d67e242d42cdf00c"></a><!-- doxytag: member="at91_adc.h::ADC_CDR1_OFF" ref="aa5ded19b88a5eb37d67e242d42cdf00c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__adc_8h.html#aa5ded19b88a5eb37d67e242d42cdf00c">ADC_CDR1_OFF</a>&#160;&#160;&#160;0x00000034</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel data register 1 offeset. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad70d6af1f734a66f80eab10845a8d9e9"></a><!-- doxytag: member="at91_adc.h::ADC_CDR2_OFF" ref="ad70d6af1f734a66f80eab10845a8d9e9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__adc_8h.html#ad70d6af1f734a66f80eab10845a8d9e9">ADC_CDR2_OFF</a>&#160;&#160;&#160;0x00000038</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel data register 2 offeset. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a436405b770df3a3dcb4903dcea4d20af"></a><!-- doxytag: member="at91_adc.h::ADC_CDR3_OFF" ref="a436405b770df3a3dcb4903dcea4d20af" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__adc_8h.html#a436405b770df3a3dcb4903dcea4d20af">ADC_CDR3_OFF</a>&#160;&#160;&#160;0x0000003C</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel data register 3 offeset. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af4760ebebc6c5081b7105016fe99259a"></a><!-- doxytag: member="at91_adc.h::ADC_CDR4_OFF" ref="af4760ebebc6c5081b7105016fe99259a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__adc_8h.html#af4760ebebc6c5081b7105016fe99259a">ADC_CDR4_OFF</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel data register 4 offeset. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abc6142641bb5dc17483a3164e9157e6a"></a><!-- doxytag: member="at91_adc.h::ADC_CDR5_OFF" ref="abc6142641bb5dc17483a3164e9157e6a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__adc_8h.html#abc6142641bb5dc17483a3164e9157e6a">ADC_CDR5_OFF</a>&#160;&#160;&#160;0x00000044</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel data register 5 offeset. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aca5a8e54cbed6e9269c911d14e15affc"></a><!-- doxytag: member="at91_adc.h::ADC_CDR6_OFF" ref="aca5a8e54cbed6e9269c911d14e15affc" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__adc_8h.html#aca5a8e54cbed6e9269c911d14e15affc">ADC_CDR6_OFF</a>&#160;&#160;&#160;0x00000048</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel data register 6 offeset. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a88c47e7b9c7d3b07be5e106e7ec091ea"></a><!-- doxytag: member="at91_adc.h::ADC_CDR7_OFF" ref="a88c47e7b9c7d3b07be5e106e7ec091ea" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__adc_8h.html#a88c47e7b9c7d3b07be5e106e7ec091ea">ADC_CDR7_OFF</a>&#160;&#160;&#160;0x0000004C</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel data register 7 offeset. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9c8203eff9594fbbd303c5e9a1e6160f"></a><!-- doxytag: member="at91_adc.h::ADC_CDR0" ref="a9c8203eff9594fbbd303c5e9a1e6160f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__adc_8h.html#a9c8203eff9594fbbd303c5e9a1e6160f">ADC_CDR0</a>&#160;&#160;&#160;(*((reg32_t *)(ADC_BASE + ADC_CDR0_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel data register 0. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af6e10eeeffc7188843652d4ca62dc17b"></a><!-- doxytag: member="at91_adc.h::ADC_CDR1" ref="af6e10eeeffc7188843652d4ca62dc17b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__adc_8h.html#af6e10eeeffc7188843652d4ca62dc17b">ADC_CDR1</a>&#160;&#160;&#160;(*((reg32_t *)(ADC_BASE + ADC_CDR1_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel data register 1. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6974d951c95a5610bfc9448bcc5811fa"></a><!-- doxytag: member="at91_adc.h::ADC_CDR2" ref="a6974d951c95a5610bfc9448bcc5811fa" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__adc_8h.html#a6974d951c95a5610bfc9448bcc5811fa">ADC_CDR2</a>&#160;&#160;&#160;(*((reg32_t *)(ADC_BASE + ADC_CDR2_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel data register 2. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af000a4ca0d9ec72d839225f9827ff4a0"></a><!-- doxytag: member="at91_adc.h::ADC_CDR3" ref="af000a4ca0d9ec72d839225f9827ff4a0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__adc_8h.html#af000a4ca0d9ec72d839225f9827ff4a0">ADC_CDR3</a>&#160;&#160;&#160;(*((reg32_t *)(ADC_BASE + ADC_CDR3_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel data register 3. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae08fdf6ccf2b7155a04c01bf09236b93"></a><!-- doxytag: member="at91_adc.h::ADC_CDR4" ref="ae08fdf6ccf2b7155a04c01bf09236b93" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__adc_8h.html#ae08fdf6ccf2b7155a04c01bf09236b93">ADC_CDR4</a>&#160;&#160;&#160;(*((reg32_t *)(ADC_BASE + ADC_CDR4_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel data register 4. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8a6e39176bc0ae64b3a05bd5087e0d6e"></a><!-- doxytag: member="at91_adc.h::ADC_CDR5" ref="a8a6e39176bc0ae64b3a05bd5087e0d6e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__adc_8h.html#a8a6e39176bc0ae64b3a05bd5087e0d6e">ADC_CDR5</a>&#160;&#160;&#160;(*((reg32_t *)(ADC_BASE + ADC_CDR5_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel data register 5. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af761589a8bcd7ca12ccc3de312fa2c95"></a><!-- doxytag: member="at91_adc.h::ADC_CDR6" ref="af761589a8bcd7ca12ccc3de312fa2c95" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__adc_8h.html#af761589a8bcd7ca12ccc3de312fa2c95">ADC_CDR6</a>&#160;&#160;&#160;(*((reg32_t *)(ADC_BASE + ADC_CDR6_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel data register 6. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0ff860dc31adc203e664795e11716e6d"></a><!-- doxytag: member="at91_adc.h::ADC_CDR7" ref="a0ff860dc31adc203e664795e11716e6d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__adc_8h.html#a0ff860dc31adc203e664795e11716e6d">ADC_CDR7</a>&#160;&#160;&#160;(*((reg32_t *)(ADC_BASE + ADC_CDR7_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel data register 7. <br/></td></tr>
</table>
<hr/><a name="details" id="details"></a><h2>Detailed Description</h2>
<div class="textblock"><dl class="author"><dt><b>Author:</b></dt><dd>Daniele Basile &lt;<a href="mailto:asterix@develer.com">asterix@develer.com</a>&gt;</dd></dl>
<p>AT91SAM7 Analog to Digital Converter. </p>

<p>Definition in file <a class="el" href="at91__adc_8h_source.html">at91_adc.h</a>.</p>
</div><hr/><h2>Define Documentation</h2>
<a class="anchor" id="a13b2e8c6840109aaa9e0a41f56707bee"></a><!-- doxytag: member="at91_adc.h::ADC_CDR0_OFF" ref="a13b2e8c6840109aaa9e0a41f56707bee" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CDR0_OFF&#160;&#160;&#160;0x00000030</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>ADC channel data register. </p>
<p>Channel data register 0 offeset. </p>

<p>Definition at line <a class="el" href="at91__adc_8h_source.html#l00178">178</a> of file <a class="el" href="at91__adc_8h_source.html">at91_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="abfdb1c4448338171749672400e209fa6"></a><!-- doxytag: member="at91_adc.h::ADC_CHDR_OFF" ref="abfdb1c4448338171749672400e209fa6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CHDR_OFF&#160;&#160;&#160;0x00000014</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>ADC channel disable register. </p>
<p>Channel disable register offeset. </p>

<p>Definition at line <a class="el" href="at91__adc_8h_source.html#l00100">100</a> of file <a class="el" href="at91__adc_8h_source.html">at91_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a98483d5201ef3fed34e76ce7cb3a7b45"></a><!-- doxytag: member="at91_adc.h::ADC_CHER_OFF" ref="a98483d5201ef3fed34e76ce7cb3a7b45" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CHER_OFF&#160;&#160;&#160;0x00000010</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>ADC channel enable register. </p>
<p>Channel enable register offeset. </p>

<p>Definition at line <a class="el" href="at91__adc_8h_source.html#l00094">94</a> of file <a class="el" href="at91__adc_8h_source.html">at91_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="affec55e0c458fd7582a764f615227074"></a><!-- doxytag: member="at91_adc.h::ADC_CHSR_OFF" ref="affec55e0c458fd7582a764f615227074" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CHSR_OFF&#160;&#160;&#160;0x00000018</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>ADC channel status register. </p>
<p>Channel status register offeset. </p>

<p>Definition at line <a class="el" href="at91__adc_8h_source.html#l00106">106</a> of file <a class="el" href="at91__adc_8h_source.html">at91_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a26a8d1b0d0ea90982bee6acf95546233"></a><!-- doxytag: member="at91_adc.h::ADC_CR_OFF" ref="a26a8d1b0d0ea90982bee6acf95546233" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR_OFF&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>ADC control register. </p>
<p>Control register offeset. </p>

<p>Definition at line <a class="el" href="at91__adc_8h_source.html#l00047">47</a> of file <a class="el" href="at91__adc_8h_source.html">at91_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2ba60643cb58232e7110710a1e0a2feb"></a><!-- doxytag: member="at91_adc.h::ADC_IDR_OFF" ref="a2ba60643cb58232e7110710a1e0a2feb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_IDR_OFF&#160;&#160;&#160;0x00000028</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>ADC Interrupt disable register. </p>
<p>Interrupt disable register offeset. </p>

<p>Definition at line <a class="el" href="at91__adc_8h_source.html#l00134">134</a> of file <a class="el" href="at91__adc_8h_source.html">at91_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0f8eae735d695084bbeb26d007298bec"></a><!-- doxytag: member="at91_adc.h::ADC_IER_OFF" ref="a0f8eae735d695084bbeb26d007298bec" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_IER_OFF&#160;&#160;&#160;0x00000024</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>ADC Interrupt enable register. </p>
<p>Interrupt enable register offeset. </p>

<p>Definition at line <a class="el" href="at91__adc_8h_source.html#l00128">128</a> of file <a class="el" href="at91__adc_8h_source.html">at91_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac48af3303468b3cbe2f4fd757c5d34db"></a><!-- doxytag: member="at91_adc.h::ADC_IMR_OFF" ref="ac48af3303468b3cbe2f4fd757c5d34db" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_IMR_OFF&#160;&#160;&#160;0x0000002C</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>ADC Interrupt mask register. </p>
<p>Interrupt mask register offeset. </p>

<p>Definition at line <a class="el" href="at91__adc_8h_source.html#l00140">140</a> of file <a class="el" href="at91__adc_8h_source.html">at91_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2623cb5864c6c1cff2d4d28e1d6e89e3"></a><!-- doxytag: member="at91_adc.h::ADC_LCDR_OFF" ref="a2623cb5864c6c1cff2d4d28e1d6e89e3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_LCDR_OFF&#160;&#160;&#160;0x00000020</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>ADC last convert data register. </p>
<p>Last converted data register offeset. </p>

<p>Definition at line <a class="el" href="at91__adc_8h_source.html#l00170">170</a> of file <a class="el" href="at91__adc_8h_source.html">at91_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0f85ff8bf307f1e2a6cdf926336a6b7e"></a><!-- doxytag: member="at91_adc.h::ADC_MR_OFF" ref="a0f85ff8bf307f1e2a6cdf926336a6b7e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_MR_OFF&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>ADC mode register. </p>
<p>Mode register offeset. </p>

<p>Definition at line <a class="el" href="at91__adc_8h_source.html#l00056">56</a> of file <a class="el" href="at91__adc_8h_source.html">at91_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="abf476b63e70a7381a2e4d0f39631dfe6"></a><!-- doxytag: member="at91_adc.h::ADC_PRESCALER_MASK" ref="abf476b63e70a7381a2e4d0f39631dfe6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_PRESCALER_MASK&#160;&#160;&#160;0x00003F00</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Prescaler rate selection. </p>
<p>ADCClock = MCK / ((ADC_PRESCALER_VALUE + 1) * 2) Prescaler rate selection mask. </p>

<p>Definition at line <a class="el" href="at91__adc_8h_source.html#l00072">72</a> of file <a class="el" href="at91__adc_8h_source.html">at91_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a86d7bcabfe1e263f3828c4317ad471e7"></a><!-- doxytag: member="at91_adc.h::ADC_SHTIME_MASK" ref="a86d7bcabfe1e263f3828c4317ad471e7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SHTIME_MASK&#160;&#160;&#160;0x0F000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Sample &amp; hold time. </p>
<p>Sample &amp; hold time = (ADC_SHTIM_VALUE + 1) * 8 /ADCClock Sample &amp; hold time mask. </p>

<p>Definition at line <a class="el" href="at91__adc_8h_source.html#l00087">87</a> of file <a class="el" href="at91__adc_8h_source.html">at91_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a162c4be305f4a86f5d83821d83d43760"></a><!-- doxytag: member="at91_adc.h::ADC_SR_OFF" ref="a162c4be305f4a86f5d83821d83d43760" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SR_OFF&#160;&#160;&#160;0x0000001C</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>ADC status register. </p>
<p>Status register offeset. </p>

<p>Definition at line <a class="el" href="at91__adc_8h_source.html#l00122">122</a> of file <a class="el" href="at91__adc_8h_source.html">at91_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="aede4691772ec711eeb97dd0f705b31b8"></a><!-- doxytag: member="at91_adc.h::ADC_STARTUP_MASK" ref="aede4691772ec711eeb97dd0f705b31b8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_STARTUP_MASK&#160;&#160;&#160;0x001F0000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Start up timer. </p>
<p>Startup time = (ADC_STARTUP_VALUE + 1) * 8 /ADCClock Start up timer mask. </p>

<p>Definition at line <a class="el" href="at91__adc_8h_source.html#l00079">79</a> of file <a class="el" href="at91__adc_8h_source.html">at91_adc.h</a>.</p>

</div>
</div>
</div>


