
" Vim dictionary file

" Language:	PrimeTime/TCL
" Maintainer:	Paul Zimmer <paulzimmer@zimmerdesignservices.com>
" Original:	Paul Zimmer <paulzimmer@zimmerdesignservices.com>
" Version:	11.57 Wed Sep 17 16:32:39 CDT 2008
"
"


" Attributes
ABO
DDB_EXTRACT_HIGH_FAN_OUT_THRES_ATTR
DDB_HIER_TOTAL_UNGROUP_AREA_ATTR
DDB_REAL_METALFILL_EXTR_ATTR
DDB_VIR_SHIELD_EXTR_ATTR
INIT
LOC
MAX_EMULATION_TLUP_FILE
MAX_TLUP_FILE
MIN_EMULATION_TLUP_FILE
MIN_TLUP_FILE
TLUP_MAP_FILE
abstract_design
actual_best_early_fall_clock_latency
actual_best_early_rise_clock_latency
actual_best_late_fall_clock_latency
actual_best_late_rise_clock_latency
actual_design_name
actual_fall_transition_max
actual_fall_transition_min
actual_max_net_capacitance
actual_min_net_capacitance
actual_pin_cap_max
actual_pin_cap_min
actual_rise_transition_max
actual_rise_transition_min
actual_worst_early_fall_clock_latency
actual_worst_early_rise_clock_latency
actual_worst_late_fall_clock_latency
actual_worst_late_rise_clock_latency
add_clock
ahfs_allow_constant_net
ahfs_default_reference
ahfs_enable_port_punching
ahfs_has_been_called
ahfs_hf_threshold
ahfs_mf_threshold
ahfs_port_map_file
ahfs_remove_effort
align_edge
align_offset
align_pin_ref_pin
align_pin_the_pin
align_pins
align_ref_name
align_ref_side
aligned_cell
all_boundary_optimization
all_pin_faults
always_on
anchor_bound
anchor_bound_factor
anchor_offset_x
anchor_offset_y
annotated_cell_delays
annotated_connect_delays
annotated_net_capacitances
annotated_net_resistances
annotated_timing_checks
annotated_transition_max_fall
annotated_transition_max_rise
annotated_transition_min_fall
annotated_transition_min_rise
annotated_transition_time
antenna_area_threshold
antenna_contact_accum_area
antenna_contact_accum_side_area
antenna_contact_area
antenna_contact_area_partial_ratio
antenna_contact_side_area
antenna_contact_side_area_partial_ratio
antenna_diffusion_area
antenna_gate_area
antenna_gate_perimeter
antenna_length_threshold
antenna_metal_accum_area
antenna_metal_accum_side_area
antenna_metal_area
antenna_metal_area_partial_ratio
antenna_metal_length
antenna_metal_perimeter
antenna_metal_side_area
antenna_metal_side_area_partial_ratio
antenna_ngate_area
antenna_partial_ratio
antenna_pgate_area
antenna_threshold
ao_is_map_to_n_input
ao_is_parens
area
area_coefficient
area_effort
area_prior_power
area_rec_parameters_number_attr
areset
array_cell_attribute
array_elems
array_left_bound_attribute
array_master_num_words
array_param
array_read_delay
array_right_bound_attribute
array_write_delay
arrival_window
associated_clock
associated_module
assume_fully_decoded_busses
async_force_00
async_force_01
async_force_10
async_force_11
async_set_reset_q
async_set_reset_qn
asynch_force_00
asynch_force_01
asynch_force_10
asynch_force_11
asynch_set_reset
auto_ff_asynch_set_reset
auto_ff_synch_set_reset
auto_latch_asynch_set_reset
auto_latch_gated_set_reset
auto_net_isolation
auto_ungroup
autofix_async
autofix_clock
autofix_element
aux_no_pulldown_pin_property
auxiliary_pad_cell
ba_attaches_on_pins
ba_attributes_on_pins
ba_min_net_resistance
ba_net_resistance
balance_registers
base_name
basic_ff_function_id
bc_aliased_register
bc_allocation_effort
bc_allow_shared_memories
bc_anal_cyc_detect
bc_bit_level_muxing
bc_chain_mem_into_write
bc_chain_oper_into_write
bc_chain_read_into_mem
bc_chain_read_into_oper
bc_cmp_name
bc_constrain_signal_memories
bc_controller_style
bc_default_chainable
bc_detect_array_accesses
bc_detect_memory_accesses
bc_dont_link
bc_enable_logic_data_select
bc_enable_speculative
bc_enable_state_chaining
bc_enable_tracing
bc_estimate_data_mux_input
bc_estimate_mux_input
bc_fast_sharing
bc_force_balanced_branches
bc_fpga_cache_model
bc_fpga_cc_delay
bc_fpga_device
bc_fpga_is_netlist
bc_fpga_is_seq_net
bc_fpga_is_timed_black_box
bc_fpga_max_net_fall_delay
bc_fpga_max_net_rise_delay
bc_fpga_max_stage_op_delay
bc_fpga_module
bc_fpga_mux_cost_str
bc_fpga_mux_delay_str
bc_fpga_mux_size
bc_fpga_net_delay
bc_fpga_op_area
bc_fpga_op_delay
bc_fpga_proc_name
bc_fpga_speed
bc_fpga_target
bc_fsm_clock_pin
bc_fsm_reset_pin
bc_fsm_state_order
bc_grouped_cmp_logic
bc_grouped_index_logic
bc_infer_multibit
bc_infer_multibit_n
bc_is_bc_fpga
bc_is_tracable_asap
bc_is_tracable_failed
bc_is_tracable_scheduled
bc_new_fsm
bc_old_cyc_detect
bc_pf_force_recompile
bc_pf_map_effort
bc_pf_script
bc_pf_ungroup_all
bc_pf_virtual_clock_period
bc_print_all_warnings
bc_relaxed_ss_mode
bc_schedule_branches_asap
bc_shared_for_synrtl
bc_variable_name
behavioral_selector
bid_is_load
bidir_mode
binding_report_string
bit_width
bit_width_for_hpower
block_overlap
blockage_map
boa_brt_license_mode
boolean
bottom_pin_limit
bound_id
bound_number
bound_spot_x
bound_spot_y
bound_type
boundary_opt
boundary_optimization
bounding_box_area
bounding_box_dim_x1
bounding_box_dim_x2
bounding_box_dim_y1
bounding_box_dim_y2
bs_adjust_joins_effort
bs_and2_area
bs_and2_delay
bs_and_cost
bs_and_delay
bs_area_cost
bs_assign_delay
bs_clock_read
bs_direct_connect
bs_grouped_cmp_logic_dsg
bs_grouped_for_scheduling
bs_grouped_index_logic_dsg
bs_grouped_random_logic
bs_is_function_call
bs_is_grouped_logics
bs_is_timed
bs_is_timed_for_fastest
bs_latch_cost
bs_latch_delay
bs_loop_end_value
bs_loop_incr_value
bs_loop_init_value
bs_margin
bs_multicycle_n_cycles
bs_mux_cost
bs_nand2_area
bs_nand2_delay
bs_not_area
bs_not_delay
bs_or_cost
bs_or_delay
bs_reg_cost
bs_retime_flip_flop_delay
bs_retime_flip_flop_setup_time
bs_scheduling_stages
bs_subprogram_call_name
bs_timing_stages
bsr_spec
buffer_for_cts_boundary_cell
buffer_for_cts_buffer_sizing_only
buffer_for_cts_delay_insert_only
buffer_for_cts_synthesis
bus_hold_function
byte_array
ca_design_layer_x_offset_attr
ca_design_layer_y_offset_attr
calc_sa_tuples_mask
cap_scale
cap_unit_name
capacitance
capacitive_load_units
carry_port_name
carry_save_dp_register
case_value
ccs_recv_lib_flag_created
cell_0z_delay
cell_1z_delay
cell_created_by_core_wrapper
cell_degradation
cell_delay_without_transition
cell_fall_delay
cell_footprint
cell_hier_level
cell_is_const_mux
cell_is_dont_care
cell_is_multiplexor
cell_is_ram
cell_leakage_power
cell_mux_from_array_read
cell_orientation
cell_overlap
cell_power
cell_property
cell_ram_type
cell_rise_delay
cell_row_type
cell_scan_OUT
cell_scan_in
cell_xor_type
cell_z0_delay
cell_z1_delay
cgpl_cong_cell_expansion_area
cgpl_cong_cell_expansion_len_x
cgpl_cong_cell_expansion_len_y
change_status
changed_core
changed_list_file_name
channel_widths
check_binding
check_module
check_params
check_pin_widths
clear_preset_var1
clear_preset_var2
clk_ltncy_incl
clk_src_ltncy_incl
clock
clock_fall_transition
clock_gate_clock_pin
clock_gate_enable_pin
clock_gate_fanout
clock_gate_gicg_neg_seqmap
clock_gate_gicg_pos_seqmap
clock_gate_has_observation
clock_gate_has_postcontrol
clock_gate_has_precontrol
clock_gate_hookup_power_port_pin
clock_gate_level
clock_gate_module_fanout
clock_gate_multi_stage_fanout
clock_gate_obs_pin
clock_gate_out_pin
clock_gate_register_fanout
clock_gate_retention_pin
clock_gate_test_pin
clock_gate_transitive_register_fanout
clock_gating_cell_instance
clock_gating_control_point
clock_gating_control_signal
clock_gating_depth
clock_gating_gicg_function_id
clock_gating_integrated_cell
clock_gating_integrated_cell_instance
clock_gating_latch_style
clock_gating_logic
clock_gating_negedge_logic
clock_gating_obs_depth
clock_gating_obs_point
clock_gating_posedge_logic
clock_gating_reg_size
clock_min_fall_transition
clock_min_rise_transition
clock_opt_net_percentage
clock_opt_netroute
clock_opt_no_ndr_assignment
clock_opt_pattern_id
clock_opt_routing_only
clock_pin
clock_rise_transition
clocked_on
cluster_distance_unit
cluster_is_compiled
cluster_number
clusters_timestamp
collar
comb_bdd_deactivate
comb_bdd_degenerate
combinational_type_exact
comment
compile_abo_cpu_time
compile_cpu_hostname
compile_lib_cpu_time
compile_rbo_cpu_time
compile_scan_state
compile_tdrs_cpu_time
compile_tot_cpu_time
compile_verify
compiled_with_ultra
component_implementation
congestion_horizontal_threshold
congestion_ideal_net
congestion_map
congestion_maximum_utilization
congestion_parameters
congestion_parameters_number
congestion_vertical_threshold
connection_class
const_prop_off
contained_implementations
contained_modules
control_disable
control_logic
copy_design_reference_number
core_area_llx
core_area_lly
core_area_urx
core_area_ury
core_bus_interval
core_channel_spacing
core_height
core_max_aspect_ratio
core_max_utilization
core_min_aspect_ratio
core_min_utilization
core_origin_x
core_origin_y
core_outline
core_row_direction
core_site_name
core_width
core_wrapper_cell_clock
core_wrapper_cell_parent
core_wrapper_cell_port_type
corner_keepout
corr_pin_number
cost_priority
coupling_capacitance
cp_floatpin
cp_is_anchor_cell
cp_source_lantency
create_ilm_all
create_ilm_auto_detect_clocks
create_ilm_auto_ignore
create_ilm_auto_ignore_mode
create_ilm_compact
create_ilm_compact_type
create_ilm_debug
create_ilm_extract
create_ilm_generate_float_pin
create_ilm_identify
create_ilm_ignore_perc
create_ilm_ignore_ports
create_ilm_include_shared_paths
create_ilm_include_xtalk
create_ilm_keep_boundary_cells
create_ilm_keep_full_clock_tree
create_ilm_keep_macros
create_ilm_keep_parasitics
create_ilm_latch_level
create_ilm_merge_file
create_ilm_no_auto_ignore
create_ilm_no_physical
create_ilm_optimizable
create_ilm_output_file
create_ilm_physical
create_ilm_side_load_options
create_ilm_slack_range
create_ilm_trans_max_fall
create_ilm_trans_max_rise
create_ilm_trans_min_fall
create_ilm_trans_min_rise
create_ilm_traverse_disabled
create_ilm_use_para_view
create_ilm_use_parasitics
create_ilm_verbose
create_placement_keepout_llx
create_placement_keepout_lly
create_placement_keepout_name
create_placement_keepout_type
create_placement_keepout_urx
create_placement_keepout_ury
create_site_row_coo_x
create_site_row_coo_y
create_site_row_count
create_site_row_dir
create_site_row_kind
create_site_row_name
create_site_row_orient
create_site_row_space
create_wiring_keepouts_layer
create_wiring_keepouts_llx
create_wiring_keepouts_lly
create_wiring_keepouts_name
create_wiring_keepouts_urx
create_wiring_keepouts_ury
created_as_a_component
created_by_bsd_compiler
created_by_test_compiler
critical_range
cross_cluster_net
ct_floatpin_clock_tree_name
ct_floatpin_internal_cap
ct_floatpin_max_del
ct_floatpin_max_del_fall
ct_floatpin_min_del
ct_floatpin_min_del_fall
ct_floatpin_scale_max
ct_floatpin_scale_min
ct_floatpin_tree_depth
ct_has_useful_skew_opts
ct_is_dont_touch_subtree
ct_is_exclude_pin
ct_is_noncritical_exclude_pin
ct_is_preserve_clock_trunk_pin
ct_is_route_only_subtree
ct_is_snps_added
ct_is_stop_pin
ct_max_layer
ct_min_layer
ct_min_max_layer_weights
ct_minus_adjust_bound_pct
ct_plus_adjust_bound_pct
ct_positive_slack_margin
ct_root_offset_delay
ct_tns_effort
ct_wns_effort
ct_worst_length_attr
ctdn_area_recovery
ctdn_area_recovery_default
ctdn_dummy_load_insertion
ctdn_dummy_load_insertion_default
ctdn_enable_multicorner_optimization
ctdn_enable_multicorner_optimization_default
ctdn_gate_relocation
ctdn_gate_relocation_default
ctdn_gate_sizing
ctdn_gate_sizing_default
ctdn_multi_corner_insert
ctdn_multi_corner_skew
ctdn_preserve_level
ctdn_preserve_level_default
ctdn_relax_insertion
ctdn_relax_insertion_default
ctdn_route_balancing
ctdn_route_balancing_default
ctdn_split_leaf_level_clusters
ctdn_split_leaf_level_clusters_default
ctdn_split_second_level_clusters
ctdn_split_second_level_clusters_default
ctdn_split_unbalanced_clusters
ctdn_split_unbalanced_clusters_default
cts_cell_fix_drc_internal
cts_cell_source_driver_internal
cts_clk_source_max_fall
cts_clk_source_max_rise
cts_clk_source_min_fall
cts_clk_source_min_rise
cts_config_file_read
cts_config_file_write
cts_design_skew_level
cts_dont_buffer
cts_dont_size_cell
cts_hf_cts_root_pin
cts_hf_cts_sink_pin
cts_is_nonstop_float_pin
cts_logic_level_balance
cts_max_cap_global
cts_max_fanout_global
cts_max_tran_global
cts_net_fix_drc_internal
cts_nonstop_float_pin_max_del
cts_nonstop_float_pin_max_del_fall
cts_nonstop_float_pin_min_del
cts_nonstop_float_pin_min_del_fall
cts_pin_skew_level
cts_scenario
cts_top_mode
current_density
current_dft_partition
current_unit
data_class
datapath_duplicate_cse
datapath_optimization
datapath_optimization_effort
date
dbg_test_attr
dbl_des
dbl_ioord
dbl_iord
dbl_keep
dbl_lint_result
dbl_oord
dbl_ref_dblink_case_insensitive
dbl_ref_hdl_canonical_params
dbl_ref_hdl_library
dbl_ref_hdl_parameters
dbl_ref_hdl_template
dbl_type
dbl_uniquified_ref_name
dblink_case_insensitive
dblink_stuff_copied
dc_star_enabled
dc_topographical_done
dc_topographical_leakage_done
dcm_timing
dct
dct_cell_is_pre_dont_touch
dct_congestion_flow_done
dct_congestion_option_params
dct_design_is_physical_block
dct_hier_is_physical_block
dct_rp_constraints
dct_save_user_port_shape
dct_spg_flow_done
dctbounds
dctmv
def_conversion_factor
def_fixedbump
def_inst_name
def_net_original
def_net_source
def_out
def_property
def_route_pattern
def_shieldnet
def_source
def_type
def_weight
default_cell_leakage_power
default_connection_class
default_driving_cell_dont_scale
default_driving_cell_fall
default_driving_cell_from_pin_fall
default_driving_cell_from_pin_rise
default_driving_cell_library_fall
default_driving_cell_library_rise
default_driving_cell_multiplier
default_driving_cell_no_drc
default_driving_cell_pin_fall
default_driving_cell_pin_rise
default_driving_cell_rise
default_enum
default_fall_drive
default_fanout_load
default_flip_flop_type_exact
default_flip_flop_type_user_string
default_horz_layer_name
default_inout_pin_cap
default_input_delay
default_input_pin_cap
default_intrinsic_fall
default_intrinsic_rise
default_latch_type
default_latch_type_exact
default_latch_type_user_string
default_leakage_power_density
default_load
default_min_fall_drive
default_min_load
default_min_porosity
default_min_port_wire_capacitance
default_min_rise_drive
default_operating_conditions
default_output_delay
default_output_pin_cap
default_package
default_part
default_port_wire_capacitance
default_power_gating_style
default_region_name
default_rise_drive
default_scan_flip_flop_type_exact
default_vert_layer_name
default_wire_load
default_wire_load_area
default_wire_load_capacitance
default_wire_load_mode
default_wire_load_resistance
default_wire_load_selection
degenerate
degenerated
del_unloaded_gate_off
delay_calc_pin
delay_model
deleted_cell_list
derived_always_on
design
design_cap_unit
design_cluster
design_current_unit
design_delay_calc_mode
design_flow_status
design_has_this_scenario
design_ideal_nets
design_library
design_power_unit
design_resistance_unit
design_time_unit
design_type
design_voltage_unit
design_was_hidden
desired_flip_flop_clock_phase
desired_latch_gate_phase
dft_drc_configuration_assume_pi_scan
dft_drc_configuration_assume_po_scan
dft_drc_configuration_pll_bypass
dft_insertion_ip_design_naming_style
dft_insertion_ip_rtl_format
dft_insertion_ip_rtl_output_directory
dft_insertion_write_ip_rtl
dft_signal_type
die_area_llx
die_area_lly
die_area_urx
die_area_ury
die_outline
direct_power_rail_tie
direction
disable_clock_gating
disable_hbo
disable_incremental_implementation_selection
disable_latch_transparency
disable_timing
disabled
display_contents
dist_conversion_factor
distance_unit
distributed_capacitance_base
distributed_capacitance_delta
distributed_capacitances
divide_spec_mode
do_abo_rev
do_link_pos
do_pos
do_rev
dont_cache
dont_duplicate_csa
dont_extract_dp_across_register
dont_promote_layer
dont_retime
dont_show
dont_split_arithmetic
dont_time_through
dont_touch
dont_touch_network
dont_touch_network_no_propagate
dont_touch_ref_design
dont_transform_csa
dont_uniquify
dont_use
dont_use_for_shift_registers
dont_use_routing_rules
dp_cell_is_port_protection_diode
dp_extract_across_registers
dp_op
dps_dummy_cell
dps_ilm_logic_zero_neglect
drive
drive_current
drive_type
driven_by_dont_care
driven_by_logic_one
driven_by_logic_zero
driver_fall_transition_max
driver_fall_transition_min
driver_rise_transition_max
driver_rise_transition_min
driver_type
driver_waveform
driver_waveform_fall
driver_waveform_rise
driving_cell_dont_scale
driving_cell_fall
driving_cell_from_pin_fall
driving_cell_from_pin_rise
driving_cell_library_fall
driving_cell_library_rise
driving_cell_max_fall_itrans_fall
driving_cell_max_fall_itrans_rise
driving_cell_max_rise_itrans_fall
driving_cell_max_rise_itrans_rise
driving_cell_min_fall
driving_cell_min_fall_itrans_fall
driving_cell_min_fall_itrans_rise
driving_cell_min_from_pin_fall
driving_cell_min_from_pin_rise
driving_cell_min_library_fall
driving_cell_min_library_rise
driving_cell_min_pin_fall
driving_cell_min_pin_rise
driving_cell_min_rise
driving_cell_min_rise_itrans_fall
driving_cell_min_rise_itrans_rise
driving_cell_multiplier
driving_cell_no_drc
driving_cell_pin_fall
driving_cell_pin_rise
driving_cell_rise
dtn_spread
dual_site_tech_type
dual_site_technology
duplicate_csa
duty_cycle
dynamic_blackbox
ebst_data_array
ebst_data_id
ebst_processed
ebst_valid
eco_black_box
eco_cand_fc
eco_change_link
eco_changed
eco_disallow_tfo_isom
eco_dont_recycle
eco_dont_reuse
eco_dont_tap
eco_dont_target
eco_dw_matched
eco_equiv
eco_exact_type
eco_fc_neg
eco_fc_pos
eco_gate_array_lib
eco_inst_name
eco_isom
eco_merge
eco_new
eco_nn_path
eco_obsolete
eco_old
eco_old_design
eco_old_name
eco_old_path
eco_probe
eco_recycled
eco_reg_name
eco_skip
eco_spare
eco_steer
eco_tap
eco_tap_order
eco_target_fc_neg
eco_target_fc_pos
eco_target_order
eco_user_dw
edge_channel
edge_spec_mode
edif_name
eeq_gate_ref
electromigration_drc
em_drc_use_switch_activity
em_temp_degradation_factor
enable
enable_extended_script
enable_preroute_check
encrypted_root
end_extension
endpoint_margin_max_fall
endpoint_margin_max_rise
endpoint_margin_min_fall
endpoint_margin_min_rise
entire_layer_keepout
enum_identifier
eq_op
esax_library_leak_power_unit_scale
evaluation_order
exact_map
exact_scan_flip_flop_type
exact_sequential_map
extended_series_parallel
external_calculator
extra_cell_area
extract_break_segments
extract_max_cap_scale
extract_max_ccap_ratio
extract_max_ccap_scale
extract_max_ccap_thres
extract_max_net_ccap_avg_ratio
extract_max_net_ccap_ratio
extract_max_net_ccap_thres
extract_max_process_scale
extract_max_res_scale
extract_max_segment_length
extract_min_cap_scale
extract_min_ccap_ratio
extract_min_ccap_scale
extract_min_ccap_thres
extract_min_net_ccap_avg_ratio
extract_min_net_ccap_ratio
extract_min_net_ccap_thres
extract_min_process_scale
extract_min_res_scale
extract_no_obstruction
factor
failure_rate
fake_loc
fake_pin
fall_arrival
fall_capacitance
fall_capacitance_lower
fall_capacitance_upper
fall_cell_delay_no_transition
fall_current_slope_after_threshold
fall_current_slope_before_threshold
fall_delay
fall_drive
fall_min_delay
fall_net_delay_with_transition
fall_required
fall_threshold_factor
fall_time_after_threshold
fall_time_before_threshold
fall_wire_drive
fanout_load
fanout_number
feasibility_compare_mode
feasibility_enable
feasibility_enable_check_point
feasibility_group_io
feasibility_io_margin
feasibility_reporting
feasibility_zp_margin
feasibility_zp_violations
feasibility_zwl_margin
feasibility_zwl_violations
ff_edge_sense
ffgen_bank_order
find_all_ms
fix_hold
fix_min_paths
fix_multiple_port_nets
fixed_core
fixed_die
flatten
flatten_effort
flatten_minimize
flatten_phase
flip_first_row_orientation
flip_flop_type_exact
flip_flop_type_user_string
float
fmt_stdb_is_stdb
force
force_carry_save_format
force_inverter_removal
force_level_shifters
force_relink
forced_size_only
fpga_allow_duplicate_degenerated_gates
fpga_bridge_inputs
fpga_cell_closed
fpga_complex_degenerate
fpga_degenerate_output
fpga_degenerate_print_function
fpga_disable_iob_register
fpga_generated_clock
fpga_global_buffer
fpga_global_buffer_clk_mfo
fpga_global_buffer_nonclk_mfo
fpga_lut_insert_before_sequential
fpga_lut_output
fpga_max_degen_input_size
fpga_min_degen_input_size
fpga_parameters
fpga_pins_locked
fpga_prefer_undegenerated_gates
fpga_resource_limits
fpga_retime
fpga_tech
fpga_xilinx_blkname
fpga_xilinx_init_state
fpga_xilinx_location
full_name
func_data_class
func_id
func_module
func_netlist
func_operator
func_original_profile
func_permutable_inputs
func_use_netlist
function
gate_name
gated_clock_control_high
gated_clock_control_low
gated_clock_equiv
gated_clock_hold
gated_clock_setup
gated_fall_clock_hold
gated_fall_clock_setup
gated_rise_clock_hold
gated_rise_clock_setup
gen_common_subexprs
gen_exact_comparison
gen_expression
gen_is_bin_carrysave
gen_is_carrysave
gen_is_signed
gen_is_truncated
gen_require_cpa
gen_trunc_dont_split
gensh_expression
geometry_print
glo_default
global_strcture_off
gr_id
group_bound_height
group_bound_width
group_channel
group_height
group_id
group_max_half_perim
group_maxx
group_maxy
group_name
group_space
group_type
group_width
groute_pool
groute_pool_filename
guard_band_x
guard_band_y
hard_keepout_stretch
has_been_ungrouped
has_builtin_pad
has_created_ufc
has_cts_ba
has_electromigration
has_fault_data
has_hyperbolic_noise_above_high
has_hyperbolic_noise_below_low
has_hyperbolic_noise_high
has_hyperbolic_noise_low
has_internal_clocks
has_maxcap
has_pass_gate
has_pin_internal_power
has_tristate_outputs
hcm_max_first_level_rc_delay_cstr
hcm_max_total_rc_delay_cstr
hdl_canonical_default_params
hdl_canonical_params
hdl_canonical_params_etc_attr
hdl_config_name
hdl_default_architecture
hdl_default_parameters
hdl_design_name
hdl_instance_name
hdl_library
hdl_ori_long_name
hdl_parameter_types
hdl_parameters
hdl_port_types
hdl_reference
hdl_template
hdl_template_was_renamed
hdl_useful_select_op
height_coefficient
hidden_reference
hier_cell
hlpo_latch
hold_clock_fall_data_fall_max
hold_clock_fall_data_fall_min
hold_clock_fall_data_rise_max
hold_clock_fall_data_rise_min
hold_clock_rise_data_fall_max
hold_clock_rise_data_fall_min
hold_clock_rise_data_rise_max
hold_clock_rise_data_rise_min
hold_fall_false
hold_fall_multiplier
hold_fall_start
hold_preferred
hold_rise_false
hold_rise_multiplier
hold_rise_start
hookup_power_gating_ports_default_naming_style
hookup_power_gating_ports_naming_style
hpower_clock_gating_latch
hpower_inv_cg_cell
hysteresis
ideal_dc_placement
ideal_latency_max_fall
ideal_latency_max_rise
ideal_latency_min_fall
ideal_latency_min_rise
ideal_net
ideal_network
ideal_network_options
ideal_network_source
ideal_network_spread_attr
ideal_opt_place_spread_attr
ideal_opt_propagated
ideal_transition_max_fall
ideal_transition_max_rise
ideal_transition_min_fall
ideal_transition_min_rise
identified_interface_logic
identify_shift_registers
ignore_cell
ignore_cell_dont_touch
ignore_dont_use
ignore_layers_max_layer
ignore_layers_min_layer
ignore_tns
ilm_block_name
ilm_cell_area
ilm_core_file
ilm_ct_dynamic_power_unit
ilm_ct_internal_power
ilm_ct_leakage_power
ilm_ct_leakage_power_unit
ilm_ct_net_switching_power
ilm_has_limited_tie_offs
ilm_internal_power
ilm_leakage_power
ilm_macro_area
ilm_net_switching_power
ilm_port_id
ilm_port_x_offset
ilm_port_y_offset
ilm_propagate_pin_value
ilm_propagated_cts_exception_attr
ilm_real_cell_count
ilm_real_combinational_area
ilm_real_net_count
ilm_real_net_interconnect_area
ilm_real_noncombinational_area
ilm_real_port_count
ilm_real_reference_count
ilm_run_route_estimation
ilm_total_area
implementation
implementation_name
in_context
in_place_dont_touch_annotated_cells
in_place_ignore_area
in_place_size_only
in_place_swap_mode
incremental_map
inferred_power_domain
inferred_related_ground
inferred_related_supply
input_bsr_cell_type
input_format
input_parasitics
input_threshold_pct_fall
input_threshold_pct_rise
input_voltage
input_voltage_range_high
input_voltage_range_low
insert_scan
instance_name_suffix
int_power
integer
interface_timing
internal_node
internal_pin
internal_state
invert
inverted_keepout
inverters_only
io_margin_bottom
io_margin_left
io_margin_right
io_margin_top
io_type
iob
is_a_flip_flop
is_a_flip_flop_bank
is_a_generic_seq
is_a_generic_tristate
is_a_latch
is_a_test_cell
is_aload_mux
is_array_master
is_array_read
is_array_write
is_bc_activation
is_bc_register
is_bid
is_black_box
is_bs_loop
is_bs_port_mux
is_bs_top_level
is_bsd_en_pin
is_bsd_inserted
is_cached_user_dw
is_child_of_preserved_seq_function
is_clock_gate
is_clock_gate_clock_pin
is_clock_gate_enable_pin
is_clock_gate_observation_pin
is_clock_gate_output_pin
is_clock_gate_test_pin
is_clock_gated
is_clock_gating_cell
is_clock_gating_design
is_clock_gating_observability_design
is_combinational
is_comparison_cell
is_decap_cell
is_detoured
is_dirty
is_dummy_buffer
is_dummy_fsm
is_dw_subblock
is_dynamic
is_eq_pin
is_fast_handshake_loop
is_fast_loop_entry
is_filler_cell
is_floorplan_bound
is_from_dollar_isolate
is_function_operation
is_gicg
is_hierarchical
is_icg
is_ilm_core
is_ilm_netlist_model
is_ilm_side_load
is_ilm_subdesign
is_interface_logic
is_interface_logic_locked
is_interface_model
is_interface_placement_locked
is_isolated_operator
is_isolation_cell
is_latch_based_clock_gate
is_latch_free_clock_gate
is_lbist_inserted
is_level_shifter
is_long_port
is_loop_operation
is_macro_cell
is_mapped
is_mcmm_ilm
is_mdb_stop_point
is_memory_master
is_memory_oper
is_memory_read
is_memory_write
is_mmodule
is_module
is_multibit
is_multibit_cell
is_must_join
is_negative_edge_clock_gate
is_netlist_model_module
is_nmodule
is_on_clock_network
is_oper
is_operand_isolation_control_pin
is_operand_isolation_data_pin
is_operand_isolation_output_pin
is_operand_isolator
is_optimizable_ilm
is_pad
is_pad_differential
is_partial_scan
is_pll_cell
is_pll_feedback_pin
is_pll_output_pin
is_pll_reference_pin
is_positive_edge_clock_gate
is_power_down
is_preserved_function
is_preserved_seq_function
is_read_activation
is_read_operation
is_retention_cell
is_retention_latch
is_retention_register
is_retention_restore_pin
is_retention_save_pin
is_scan_replaced
is_seq_function_operation
is_sequential
is_signal_probe
is_slice_model
is_soft
is_spare_cell
is_synlib_module
is_synlib_operator
is_systemc_rtl
is_tap_cell
is_tcm_inserted
is_test_circuitry
is_test_ready
is_unbuffered
is_unmapped
is_upf_retention
is_var_assgn
is_vh_dummy_ph_cell
is_wait_until
is_write_activation
is_write_operation
is_wrp_inserted
isolate_port
isolate_timing_path
isolation_cell_data_pin
isolation_cell_enable_pin
jtag_BSR_default_routing
jtag_access_internal_scan
jtag_asynchronous_reset
jtag_at_least_one_pad_inserted
jtag_bsr_cell_port_drive_limit
jtag_bsr_cell_type
jtag_bsr_control_cell_position
jtag_bsr_input_cell_position
jtag_bsr_output_cell_position
jtag_daisy_chain_internal_scan
jtag_default_BSR_clock_input_both_cell_implementation
jtag_default_BSR_clock_input_observe_cell_implementation
jtag_default_BSR_clock_input_set_cell_implementation
jtag_default_BSR_control_cell_implementation
jtag_default_BSR_input_both_cell_implementation
jtag_default_BSR_input_observe_cell_implementation
jtag_default_BSR_input_set_cell_implementation
jtag_default_BSR_output_both_cell_implementation
jtag_default_BSR_output_observe_cell_implementation
jtag_default_BSR_output_set_cell_implementation
jtag_default_bypass_reg_implementation
jtag_default_id_reg_implementation
jtag_default_instruction_reg_implementation
jtag_default_tap_implementation
jtag_explicit_daisy_chained_scan_instruction
jtag_explicit_parallel_scan_instructions
jtag_gate_clockDR_signal
jtag_highest_specified_bsr_position
jtag_include_id_register
jtag_inserted
jtag_ir_size
jtag_manufacturer_id
jtag_part_number
jtag_port
jtag_port_BSR_clock_input_both_cell_implementation
jtag_port_BSR_clock_input_observe_cell_implementation
jtag_port_BSR_clock_input_set_cell_implementation
jtag_port_BSR_control_cell_implementation
jtag_port_BSR_input_both_cell_implementation
jtag_port_BSR_input_observe_cell_implementation
jtag_port_BSR_input_set_cell_implementation
jtag_port_BSR_output_both_cell_implementation
jtag_port_BSR_output_observe_cell_implementation
jtag_port_BSR_output_set_cell_implementation
jtag_port_mode
jtag_port_signal_type
jtag_port_uses_default_routing_order
jtag_port_with_inverting_three_state
jtag_port_with_inverting_three_state_enable
jtag_tck_period
jtag_version_number
jtag_without_pads
k_process_cell_degradation
k_process_cell_fall
k_process_cell_leakage_power
k_process_cell_rise
k_process_drive_current
k_process_fall_propagation
k_process_fall_transition
k_process_hold_fall
k_process_hold_rise
k_process_internal_power
k_process_intrinsic_fall
k_process_intrinsic_rise
k_process_min_period
k_process_min_pulse_width_high
k_process_min_pulse_width_low
k_process_nochange_fall
k_process_nochange_rise
k_process_pin_cap
k_process_pin_fall_cap
k_process_pin_rise_cap
k_process_recovery_fall
k_process_recovery_rise
k_process_removal_fall
k_process_removal_rise
k_process_rise_propagation
k_process_rise_transition
k_process_setup_fall
k_process_setup_rise
k_process_skew_fall
k_process_skew_rise
k_process_wire_cap
k_process_wire_res
k_temp_cell_degradation
k_temp_cell_fall
k_temp_cell_leakage_power
k_temp_cell_rise
k_temp_drive_current
k_temp_fall_propagation
k_temp_fall_transition
k_temp_hold_fall
k_temp_hold_rise
k_temp_internal_power
k_temp_intrinsic_fall
k_temp_intrinsic_rise
k_temp_min_period
k_temp_min_pulse_width_high
k_temp_min_pulse_width_low
k_temp_nochange_fall
k_temp_nochange_rise
k_temp_pin_cap
k_temp_recovery_fall
k_temp_recovery_rise
k_temp_removal_fall
k_temp_removal_rise
k_temp_rise_propagation
k_temp_rise_transition
k_temp_setup_fall
k_temp_setup_rise
k_temp_skew_fall
k_temp_skew_rise
k_temp_wire_cap
k_temp_wire_res
k_volt_cell_degradation
k_volt_cell_fall
k_volt_cell_leakage_power
k_volt_cell_rise
k_volt_drive_current
k_volt_fall_propagation
k_volt_fall_transition
k_volt_hold_fall
k_volt_hold_rise
k_volt_internal_power
k_volt_intrinsic_fall
k_volt_intrinsic_rise
k_volt_min_period
k_volt_min_pulse_width_high
k_volt_min_pulse_width_low
k_volt_nochange_fall
k_volt_nochange_rise
k_volt_pin_cap
k_volt_recovery_fall
k_volt_recovery_rise
k_volt_removal_fall
k_volt_removal_rise
k_volt_rise_propagation
k_volt_rise_transition
k_volt_setup_fall
k_volt_setup_rise
k_volt_skew_fall
k_volt_skew_rise
k_volt_wire_cap
k_volt_wire_res
keepout_dim_array
keepout_pool
latch_type
latch_type_exact
latch_type_user_string
layer_id
layer_name
layer_names_for_utilization
layer_pnet_blockage
layer_pnet_density
layer_pnet_ignore
layer_pnet_merge_dist
layer_pnet_min_height
layer_pnet_min_width
layer_pnet_no_via_additive
leak_power
leakage_aware_opto
leakage_power_model
leakage_power_mvth_weights
leakage_power_unit
left_pin_limit
legal_orientations
leq_class
level_sensitive
level_shifter_data_pin
level_shifter_dont_touch
level_shifter_location
level_shifter_strategy
level_shifter_threshold_percent
level_shifter_threshold_voltage
level_shifter_type
levshi_dont_touch
lib_cell
lib_cell_pad_design_name
lib_pin
lib_pin_eqop_group
lib_pin_name
lib_pin_type
lib_timestamp_during_creation_in_this_session
libgen_usage_class
library
library_cell_changed
library_changed
library_compiler_version
library_features
library_has_cell_leakage_power_data
library_logdb_removed
limited_design
limited_licenses
line_number
link_design_libraries
link_ignore_busses
llx
lly
load
local_opt_off
local_optz_off
logdb_gen
logdb_ref_cnt
logic0_or_dc
logic1_or_dc
logic_decomposed_bussed
lookup_flag
lower_x_bounds
lower_y_bounds
make_unique
manual_impl
manual_proc
map
map_effort
map_effort_option
map_fix_map_paths
map_incremental
map_only
master_clock_name
master_name
mater_label
max_area
max_capacitance
max_cell_rc_delay
max_dynamic_power
max_dynamic_power_unit
max_fall_arrival
max_fall_delay
max_fanout
max_half_perimeter
max_leakage_power
max_leakage_power_unit
max_low_vth
max_low_vth_percentage
max_low_vth_type
max_net_length
max_noise_slack_range
max_peak_noise
max_power
max_rise_arrival
max_rise_delay
max_time_borrow
max_toggle_rate
max_total_power
max_total_power_unit
max_tr_related_clock
max_transition
max_transition_fall
max_transition_rise
max_unit_horizontal_capacitance
max_unit_horizontal_capacitance_scaling_factor
max_unit_horizontal_resistance
max_unit_horizontal_resistance_scaling_factor
max_unit_vertical_capacitace
max_unit_vertical_capacitance_scaling_factor
max_unit_vertical_resistance
max_unit_vertical_resistance_scaling_factor
max_utilization
max_via_resistance
max_via_resistance_scaling_factor
max_wired_emitters
max_x_perimeter
max_y_perimeter
max_yield
mb_bussed_ports
mb_pin_map
mc_design
mcmm_dominant_scenario
member_order
memory_addr_ext_input_delay
memory_addr_input_delay
memory_input_delay
memory_input_ext_delay
memory_module
memory_name
memory_oper_is_read
memory_output_delay
memory_output_ext_delay
memory_parameters
merge_saif_requested
milkyway_cell_name
milkyway_keepout_id
milkyway_library_name
milkyway_obstr_id
min_block_size
min_capacitance
min_cell_0z_delay
min_cell_1z_delay
min_cell_fall_delay
min_cell_rise_delay
min_cell_z0_delay
min_cell_z1_delay
min_coupling_capacitance
min_fall_arrival
min_fall_delay
min_fall_drive
min_fanout
min_input_parasitics
min_load
min_net_fall_delay
min_net_rise_delay
min_noise_slack_range
min_period
min_pipeline_stages
min_porosity
min_port_pitch
min_pulse_width_high
min_pulse_width_low
min_rise_arrival
min_rise_delay
min_rise_drive
min_transition
min_transition_fall
min_transition_rise
min_unit_horizontal_capacitance
min_unit_horizontal_capacitance_scaling_factor
min_unit_horizontal_resistance
min_unit_horizontal_resistance_scaling_factor
min_unit_vertical_capacitace
min_unit_vertical_capacitance_scaling_factor
min_unit_vertical_resistance
min_unit_vertical_resistance_scaling_factor
min_via_resistance
min_via_resistance_scaling_factor
min_wire_capacitance
min_wire_load_model_selection_group
min_wire_load_model_selection_group_lib
min_wire_load_selection_type
minimize_trees
minimum_multibit_width
minus_skew
minus_uncertainty
model_drive
model_load
model_map_effort
model_scale
module_name
module_type
mog_func_id
mog_pin_num
mpc_core_outline
mpc_created_keepout_for_rect_core
mpc_created_wiring_keepout_for_rect_core
mpc_fixed_core_for_rect_core
mpc_hide_core_llx
mpc_hide_core_lly
mpc_hide_core_urx
mpc_hide_core_ury
mpc_hide_port_loc_x
mpc_hide_port_loc_y
mpc_hide_port_orient
mpc_hide_port_shape_layer
mpc_hide_port_shape_llx
mpc_hide_port_shape_lly
mpc_hide_port_shape_urx
mpc_hide_port_shape_ury
mpc_loc_x
mpc_loc_y
mpc_pnet
mpc_rectilinear_core
mpc_user_port_shape
mpm_libname
mpm_name
mpm_only_library
ms_asynch_control
multi_bit_dselector_high
multi_bit_dselector_low
multi_bit_mux
multi_bit_selector
multibit_mode
multibit_width
multicell_pad_pin
multicycle_op_name
multiple
multiple_drivers_legal
multiple_output_gate
multiplexor_data
multiplexor_selectors
multiplexor_width
multiply_spec_mode
mux_be_merged
mux_gen
mux_no_boundary_opt
mux_op_branch_number
mux_op_ungroup
name
negative_logic_methodology
net
net_area
net_capacitance
net_delay_with_transition
net_extract_max_cap_scale_attr
net_extract_max_res_scale_attr
net_extract_min_cap_scale_attr
net_extract_min_res_scale_attr
net_fall_delay
net_has_user_routing_rule
net_is_dc
net_is_global
net_max_length_threshold
net_max_unit_horizontal_capacitance_scaling_factor
net_max_unit_horizontal_resistance_scaling_factor
net_max_unit_vertical_capacitance_scaling_factor
net_max_unit_vertical_resistance_scaling_factor
net_max_via_res_scaling_factor
net_min_unit_horizontal_capacitance_scaling_factor
net_min_unit_horizontal_resistance_scaling_factor
net_min_unit_vertical_capacitance_scaling_factor
net_min_unit_vertical_resistance_scaling_factor
net_min_via_res_scaling_factor
net_name
net_original_name
net_resistance
net_rise_delay
net_space
net_space_range
net_width
net_width_space
newly_uniquified
next_groute_id
next_keepout_id
next_obstruction_id
next_placement_id
next_route_id
next_state
nextstate_type
nid_dft_clk_init_cycles
no_design_rule
no_group_reg
no_map
no_pulldown_pin_property
no_sequential_degenerates
nochange_clock_high_data_high_fall_max
nochange_clock_high_data_high_fall_min
nochange_clock_high_data_high_rise_max
nochange_clock_high_data_high_rise_min
nochange_clock_high_data_low_fall_max
nochange_clock_high_data_low_fall_min
nochange_clock_high_data_low_rise_max
nochange_clock_high_data_low_rise_min
nochange_clock_low_data_high_fall_max
nochange_clock_low_data_high_fall_min
nochange_clock_low_data_high_rise_max
nochange_clock_low_data_high_rise_min
nochange_clock_low_data_low_fall_max
nochange_clock_low_data_low_fall_min
nochange_clock_low_data_low_rise_max
nochange_clock_low_data_low_rise_min
nom_process
nom_temperature
nom_voltage
nonpaired_twin_inc_delay_func
normal_cell_used_as_isolation
normal_func_id
not_on_row
ntermedsons
num_dist_cap_nets
number_of_pins
number_of_regions
object_class
obs_dim_array
obsoleted_implementation_replaced_with
obstruction_id
obstruction_layers
obstruction_pool
obstruction_route_type
obstruction_set
obstructions
old_pg_pin_syntax
one_bit_mux
one_bit_selector
only_design_rule
only_hold_time
op_cond_name
open_drain_function
open_source_function
operand_isolation_logic
operand_isolation_style
operating_condition
operator_type
opt_add_porosity
opt_routability
opt_ungroup_ref_design
optimize_reg_async_transform
optimize_reg_check_design
optimize_reg_check_design_verbose
optimize_reg_clock_name
optimize_reg_edge_type
optimize_reg_justification_effort
optimize_reg_minimum_period_only
optimize_reg_print_critical_loop
optimize_reg_retime_latch
optimize_reg_sync_transform
optimize_registers
orient
orientation
orientation_viol
original_design_name
original_name
outline
output_bsr_cell_type
output_inversion
output_not_used
output_phase_inverted
output_phase_inverted_delta
output_threshold_pct_fall
output_threshold_pct_rise
output_voltage_range_high
output_voltage_range_low
pad_cell
pad_cstr_clock_drvr
pad_cstr_currentlevel
pad_cstr_drive
pad_cstr_exact
pad_cstr_example
pad_cstr_iostandard
pad_cstr_jtag
pad_cstr_no_clock_drvr
pad_cstr_opendrain
pad_cstr_opensource
pad_cstr_pulldown
pad_cstr_pullup
pad_cstr_schmitt
pad_cstr_slew
pad_cstr_slewrate
pad_cstr_type
pad_cstr_vih
pad_cstr_vil
pad_cstr_vimax
pad_cstr_vimin
pad_cstr_voh
pad_cstr_vol
pad_cstr_vomax
pad_cstr_vomin
pad_design_name
pad_design_type
pad_disable_val
pad_hp_time
pad_location
pad_lp_time
pad_on_chip
pad_type
pads_respect_hier
pads_thru_hier
param
parent_region
part
pdef_conversion_factor
pdef_layer_id
pdef_lib_name
pdef_net_non_default_rule
pdef_route_node_names
pdef_route_pin_names
pdef_route_shape
pdef_route_user_defined
pdef_version
period
period_multiplier
permutable_inputs
phys_id
physical_block
physical_cell_height
physical_cell_width
physical_scale_factor
physnet
piece_type
pin
pin_class
pin_dir
pin_direction
pin_fault
pin_function_class
pin_function_id
pin_int_power
pin_int_power_unit
pin_is_clock_to_data
pin_mog_func_id
pin_name
pin_name_map
pin_number
pin_on_clock_network
pin_power
pin_properties
pin_recv_been_processed
pin_sense
pin_shape
pin_snapping
pin_type
pin_type_name
pin_used_in_function
pin_used_in_input_map
pipe_stall
pipeline_design
pipeline_stages
place_in_x1
place_in_x2
place_in_y1
place_in_y2
placement_obstructions
placement_pool
placer_length_cons
placer_weight
plmgr_nid_space_attr
plus_skew
plus_uncertainty
pmf_ref_lib_name
pmf_ref_name
port
port_created_by_core_wrapper
port_dont_snap
port_fault
port_group_info
port_group_loc
port_group_order
port_group_pitch
port_height
port_is_data_port
port_is_pad
port_layer_name
port_offset
port_order
port_ordering
port_siding
port_width
post_layout_opto
post_vh_design
pow_strap_viol
power_analysis_effort
power_cell_type
power_clock_gate_enable
power_do_rticg
power_down
power_gating_cell
power_gating_style
power_histogram_exclude_ge
power_histogram_exclude_le
power_histogram_flag
power_info_requested
power_leaf_cell_pin_class
power_model
power_opt_clock_gating
power_opt_dynamic_power_effort
power_opt_dynamic_power_option
power_opt_leakage_power_effort
power_opt_leakage_power_option
power_opt_low_power_placement
power_pin_class
power_rail_connection
power_retention_cg
power_syth_rep
power_unit
pp_class
pp_num
pp_sense
ppl_areset_polarity
ppl_areset_port
ppl_clock_polarity
ppl_clock_port
ppl_pipestall_polarity
ppl_pipestall_port
ppl_sreset_polarity
ppl_sreset_port
ppl_stages
preferred
preferred_input_pad_voltage
preferred_output_pad_slew_rate_control
preferred_output_pad_voltage
preserve_boundary
preserved_func_delay
presto_cell_ram_map
presto_design_ram_map
pri
primary_output
priority_set_id
probe_point
propagated_clock
propagated_interface_logic
propagated_keepout
properties
proprietor
psnmp_flags
psnmp_oname
psnmp_snames
psyn_flag
pull_down_function
pull_up_function
pulling_resistance_unit
pwlm_bbox_lens_x
pwlm_bbox_lens_y
pwr_cg_cell_is_replaced_integrated
pwr_cg_cell_user_group_count
pwr_cg_cell_user_group_is_unique
pwr_cg_cg_register_user_group
pwr_cg_clk_edge_conflict
pwr_cg_clk_enable
pwr_cg_clock_edge
pwr_cg_ctrl_cond
pwr_cg_design_edge_type
pwr_cg_design_has_always_enabled_cg
pwr_cg_design_has_clock_gating
pwr_cg_design_has_ungrouped_cells
pwr_cg_design_is_clock_gating
pwr_cg_design_is_clock_gating_obs
pwr_cg_design_may_have_integrated
pwr_cg_design_no_split
pwr_cg_dont_rebalance
pwr_cg_dont_use
pwr_cg_gate_func
pwr_cg_gated_cell_name
pwr_cg_gating_group
pwr_cg_gating_group_count
pwr_cg_gating_sub_group
pwr_cg_hookup_net
pwr_cg_in_ex_cell
pwr_cg_in_ex_reg
pwr_cg_inc_exc_reg
pwr_cg_is_replaced
pwr_cg_late_signal
pwr_cg_max_fanout
pwr_cg_min_width
pwr_cg_net_func
pwr_cg_non_gating_group
pwr_cg_non_gating_group_count
pwr_cg_obs_enable_cnct
pwr_cg_pin_func
pwr_cg_pin_test_se
pwr_cg_remove_clock_gating_type
pwr_cg_rewire_new_cell
pwr_cg_rewire_new_sub_group
pwr_cg_rewire_target_count
pwr_cg_style_options
pwr_cg_weak_expr
pwr_cg_weak_factor
pwr_ct_cell_internal_power
pwr_ct_cell_internal_power_unit
pwr_ct_cell_leakage_power
pwr_ct_cell_leakage_power_unit
pwr_ct_net_switching_power
pwr_ct_net_switching_power_unit
pwr_cte_abandoned_attr
pwr_cte_requested
pwr_net_cap
rc_cong_biased
rc_ignored_layer_names
rc_pattern_priority
rc_scaling_max_id
rc_scaling_number
rc_scaling_pattern_number
read_port_name
read_sched_step
read_script
receiver_fall_transition_max
receiver_fall_transition_min
receiver_rise_transition_max
receiver_rise_transition_min
recovery_clock_fall_data_fall_max
recovery_clock_fall_data_fall_min
recovery_clock_fall_data_rise_max
recovery_clock_fall_data_rise_min
recovery_clock_rise_data_fall_max
recovery_clock_rise_data_fall_min
recovery_clock_rise_data_rise_max
recovery_clock_rise_data_rise_min
rect_x1
rect_x2
rect_y1
rect_y2
rectangle_array
rectilinear_movebound
redundancy_removal
ref_dont_touch
ref_is_unlinkable
ref_name
reference_plib
reg_group_name
region_area
region_bbox_llx
region_bbox_lly
region_bbox_urx
region_bbox_ury
region_name
region_rc_parameters
region_rc_parameters_number
region_utilization
register_max_fanout
register_merging
register_replication
regular_licenses
related_clock
relative_location
removal_clock_fall_data_fall_max
removal_clock_fall_data_fall_min
removal_clock_fall_data_rise_max
removal_clock_fall_data_rise_min
removal_clock_rise_data_fall_max
removal_clock_rise_data_fall_min
removal_clock_rise_data_rise_max
removal_clock_rise_data_rise_min
remove_multibit
replace_by
replace_fpga_flag
replace_fpga_hierarchy
resistance_unit
resistive_0_function
resistive_1_function
resistive_function
resource_allocation
resource_implementation
restiction
restrictions
resyn_off
retention_cell
retention_group
retention_pin_class
retention_restore_net
retention_restore_sense
retention_save_net
retention_save_sense
retention_style
retiming_backward_bound
retiming_forward_bound
right_pin_limit
rise_arrival
rise_capacitance
rise_capacitance_lower
rise_capacitance_upper
rise_cell_delay_no_transition
rise_current_slope_after_threshold
rise_current_slope_before_threshold
rise_delay
rise_drive
rise_min_delay
rise_net_delay_with_transition
rise_required
rise_threshold_factor
rise_time_after_threshold
rise_time_before_threshold
rise_wire_drive
roi_cell_sig
roi_do_operand_isolation
roi_dont_isolate_operands
roi_isolate_operands
roi_isolation_gain
roi_isolation_style
roi_orig_data
ropt_fopt_effort
ropt_fopt_hold_endpoint
ropt_fopt_mode
ropt_fopt_setup_endpoint
ropt_fopt_trans_net
route_data
route_opt_dummy1
route_opt_dummy2
route_opt_dummy3
route_opt_eco_sr_loop
route_opt_fix_hold_mode
route_opt_groute_congestion_map
route_opt_groute_mode
route_opt_route_runtime_limit
route_opt_route_threshold
route_opt_sr_loop
route_opt_ta_xtalk_mode
route_opt_wvia_sr_loop
route_opt_xtalk_loop
route_opt_xtalk_sr_loop
route_percentage
route_pool
route_pool_filename
route_pool_horizontal_id
route_pool_vertical_id
route_user_attr_pool
routing_track_offset_x
routing_track_offset_y
routing_utilization
routing_weight
row_name
row_orient
row_type
rp_index
rp_orientation
rp_override_pin_align_name
rpid_number
rt66_gc_cols
rt66_gc_rows
rt66_glory
rtl_cap
rtl_min_cap
rtl_min_res
rtl_res
rtldrc_hdl_src_line
sb_degen_fid
sb_port_cnt
scalar_power_lut_template_set
scaling_factors
scan
scan_bidir_port_mode
scan_chain
scan_core
scan_element
scan_end_of_chain_lockup
scan_exclude
scan_flip_flop_type
scan_flip_flop_type_exact
scan_in_net_name
scan_latch_transparent
scan_lockup
scan_state_route_clocks
scan_state_route_enables
scan_state_route_serial
scan_state_type
scan_transparent
scan_tristate_disable_option
scan_user
scanned_by_test_compiler
scenario_option_hold_only
scenario_option_leakage_only
scnd_route_data
second_autofix_async
second_variable_name
selector_zero_care
sensitization_master
seqgen_boundary
seqgen_type
seqmap_free
sequential_bridging
sequential_func
sequential_oper
sequential_oper_name
sequential_output
series_parallel
set_cell_dont_touch
set_cell_fixed_dont_touch
set_cell_location_fixed
set_cell_location_orient
set_cell_location_x
set_cell_location_y
set_dft_connect_data
set_dft_connect_data_length
set_optimize_dft_options
set_pin_cts_non_stop
set_placement_area_llx
set_placement_area_lly
set_placement_area_urx
set_placement_area_ury
set_pnet_option_object_types
set_port_location_x
set_port_location_y
setup_clock_fall_data_fall_max
setup_clock_fall_data_fall_min
setup_clock_fall_data_rise_max
setup_clock_fall_data_rise_min
setup_clock_rise_data_fall_max
setup_clock_rise_data_fall_min
setup_clock_rise_data_rise_max
setup_clock_rise_data_rise_min
setup_fall_false
setup_fall_multiplier
setup_fall_start
setup_rise_false
setup_rise_multiplier
setup_rise_start
sge_target_system
share_cse
shared_memory_ports
shift_core_area
shift_register_flop
shift_register_head
shift_registers_extracted
si_total_coupling_capacitance
si_total_effective_driver_strength
signal_index
signal_memory_type
signal_type
signoff_opt_pt_exec_dir
signoff_opt_pt_hold_slack_limit
signoff_opt_pt_license_limit
signoff_opt_pt_max_image
signoff_opt_pt_min_image
signoff_opt_pt_min_post_tcl_file
signoff_opt_pt_post_tcl_file
signoff_opt_pt_pre_tcl_file
signoff_opt_pt_scenario_image
signoff_opt_pt_scenario_post_tcl_file
signoff_opt_pt_scenario_pre_tcl_file
signoff_opt_pt_scenario_sdc_file
signoff_opt_pt_sdc_file
signoff_opt_pt_setup_slack_limit
signoff_opt_star_max_image
signoff_opt_star_min_image
signoff_opt_star_scenario_image
signoff_opt_starrcxt_cmd_file
signoff_opt_starrcxt_csh_file
signoff_opt_starrcxt_exec_dir
signoff_opt_starrcxt_map_file
signoff_opt_starrcxt_max_nxtgrd_file
signoff_opt_starrcxt_min_nxtgrd_file
signoff_opt_starrcxt_mode
signoff_opt_starrcxt_num_partitions
signoff_opt_starrcxt_scenario_nxtgrd_file
simv_tmax_cell_id
simv_tmax_pin_name
single_bit_degenerate
site1
site1_area
site2
site2_area
site_ignore
site_name
site_number
site_orientation
site_origin_x
site_origin_y
site_row_pattern
site_space
site_viol
sites_ratio
size
size_off
slave_label
slave_name
slew_control
slew_derate_from_library
slew_lower_threshold_pct_fall
slew_lower_threshold_pct_rise
slew_type
slew_upper_threshold_pct_fall
slew_upper_threshold_pct_rise
sm_area_buf
sm_area_sizeup
sm_drc_cap_buf
sm_drc_cap_sizeup
sm_drc_cap_tried
sm_drc_fo_buf
sm_drc_fo_sizeup
sm_drc_fo_tried
sm_drc_tran_buf
sm_drc_tran_sizeup
sm_drc_tran_tried
sm_drc_tried
sm_net_len_buf
sm_net_len_sizeup
sm_net_len_tried
sm_other_buf
sm_other_sizeup
sm_other_tried
sm_power_tried
sm_timing_buf
sm_timing_sizeup
sm_timing_tried
snap_edge
soft_keepout_stretch
sosp_pin_class
sosp_pin_map
sosp_pin_sense
source_early_fall_delay
source_early_fall_min_delay
source_early_rise_delay
source_early_rise_min_delay
source_fall_delay
source_fall_min_delay
source_late_fall_delay
source_late_fall_min_delay
source_late_rise_delay
source_late_rise_min_delay
source_rise_delay
source_rise_min_delay
spacing_rule_violator
special_cell_list
special_pin_list
split_arithmetic
sreset
stall
state
state_for_retiming
state_function
static_probability
stepping
store_value
string
structure
structure_boolean
structure_boolean_effort
structure_off
structure_timing
subtract_min_pin_load
subtract_pin_load
suppress_phase_optimization
switch_cell_type
switch_function
switch_pin
switching_activity
syn_library
syncff_first
syncff_first_n
syncff_last
syncff_middle
synch_set_reset
synchronization_element
synlib_array_naming_style
synlib_has_sequential
synlib_target_library
taper_rule_name
tdep_propagate
tdrc_bidi_mode_in_shift
tdrc_simv_info
temp_link_design
temperature_from_max_lib
temperature_from_min_lib
test_area_critical_flag
test_assume
test_cell
test_clock_fall_time
test_clock_period
test_clock_rise_time
test_design_function
test_design_is_mapped_by_core_wrapper
test_dft_drc_tmax_set_build_options
test_dft_drc_tmax_set_busses
test_dft_drc_tmax_set_contention
test_dft_drc_tmax_set_drc_options
test_dft_drc_tmax_set_learning
test_dft_drc_tmax_set_netlist
test_dft_drc_tmax_set_rule
test_dft_drc_tmax_set_simulation
test_dft_xcell_violation
test_dont_fault
test_driver_pin_for_transp_cells
test_func_id
test_hold
test_initial
test_is_asynchronous
test_is_tristate_disable
test_isolate
test_modeling_info_valid
test_modeling_not_for_atpg
test_net_globally_traced
test_non_scan_clock_base_clock
test_non_scan_clock_base_inactive_level
test_non_scan_clock_base_inverted
test_output_only
test_pin_function
test_pipeline
test_port_clock
test_port_clock_gating
test_port_collar_clock_attribute
test_port_function
test_port_read_disable_value
test_port_user_speicifed_tristate
test_require
test_routing_position
test_scan_def_expand
test_scan_def_file_compressed_size
test_scan_def_file_data
test_scan_def_file_uncompressed_size
test_scan_details_status
test_scan_flop_power_gating
test_scan_flop_power_gating_length
test_scan_style
test_scan_type
test_sccomp_buffer
test_signal_is_optional
test_target_fault_coverage
test_timing_critial_flag
test_unconnected_test_pin_on_cg_cell
test_vectors_filename
testability_element
testdb_autofix_cell_is_dont_touch
testdb_autofix_clk_pin_invalid_val
testdb_autofix_d1
testdb_autofix_d12
testdb_autofix_d17
testdb_autofix_d2
testdb_autofix_d3
testdb_autofix_d4
testdb_autofix_d5
testdb_autofix_d6
testdb_autofix_d9
testdb_cells_not_uniquified
testdb_clock_name_and_edge_for_pin
testdb_compressed_ctl_data_length
testdb_compressed_ctl_version
testdb_compressed_dft_drc_rule_error_data
testdb_compressed_dft_drc_rule_error_data_length
testdb_compressed_dft_drc_rule_ignore_data
testdb_compressed_dft_drc_rule_ignore_data_length
testdb_compressed_dft_drc_rule_warn_data
testdb_compressed_dft_drc_rule_warn_data_length
testdb_compressed_repository_data
testdb_compressed_repository_data_length
testdb_compressed_tmax_pin_name_data
testdb_compressed_tmax_pin_name_data_length
testdb_current_test_mode
testdb_dft_drc_config_enable_int_pin
testdb_dft_drc_config_use_model
testdb_dft_opt_config
testdb_meth_name
testdb_meth_sig_usage
testdb_meth_sig_usage_option
testdb_test_cell_violated
testdb_test_drc_persistency
testdb_test_model_loading_attribut
testdb_test_pin_violated
testdb_uncompressed_ctl_data_length
testdb_violated_segments_of_cell
the_func_class
the_func_fanin
the_func_id
the_tstate_fanin
the_tstate_id
three_state
threshold_voltage_channel_width_factors
threshold_voltage_groups
tim_derate_clk_cell_check_max_early
tim_derate_clk_cell_check_max_late
tim_derate_clk_cell_check_min_early
tim_derate_clk_cell_check_min_late
tim_derate_clk_cell_delay_max_early
tim_derate_clk_cell_delay_max_late
tim_derate_clk_cell_delay_min_early
tim_derate_clk_cell_delay_min_late
tim_derate_clk_net_delay_max_early
tim_derate_clk_net_delay_max_late
tim_derate_clk_net_delay_min_early
tim_derate_clk_net_delay_min_late
tim_derate_data_cell_check_max_early
tim_derate_data_cell_check_max_late
tim_derate_data_cell_check_min_early
tim_derate_data_cell_check_min_late
tim_derate_data_cell_delay_max_early
tim_derate_data_cell_delay_max_late
tim_derate_data_cell_delay_min_early
tim_derate_data_cell_delay_min_late
tim_derate_data_net_delay_max_early
tim_derate_data_net_delay_max_late
tim_derate_data_net_delay_min_early
tim_derate_data_net_delay_min_late
tim_derate_exist
time_sa_saved_gtp
time_scale
time_unit_name
timing_model_type
timing_size_only_scenarios
timing_weight
tolerance_to_change
top_of_cache_hierarchy
top_pin_limit
total_antenna_area_threshold
total_antenna_area_threshold_int
total_antenna_diffusion_area
total_antenna_diffusion_area_int
total_antenna_gate_area
total_antenna_gate_area_int
total_antenna_gate_perimeter
total_antenna_gate_perimeter_int
total_antenna_length_threshold
total_antenna_length_threshold_int
total_antenna_metal_area
total_antenna_metal_area_int
total_antenna_metal_length
total_antenna_metal_length_int
total_antenna_metal_perimeter
total_antenna_metal_perimeter_int
total_antenna_threshold
total_power_weight
tpp_signature
tpp_stitched
tracing_bus_position
trans_01
trans_0Z
trans_1Z
transform_csa
transform_for_retiming
translate
trc_src_sub
treat_as_unrouted
tri_control_reg
true_delay_case_analysis
type
type_id
udpe_flags
unconnected_pin_property
ungroup
ungroup_all
ungroup_all_option
uniquify_all
uniquify_id
upf_isolation_name_attr
upf_isolation_pd_name_attr
upf_lib_cells
upf_no_ungroup
upf_retention_strategy
upf_retention_type
upper_x_bounds
upper_y_bounds
urx
ury
use_default_vhdl_generics_in_comp
use_for_size_only
used_in_normal_op
user_case_value
user_designware
user_hierarchy
user_net_isolation
user_scale
uses_generator
va_parameters
valid_porosity
valid_routing_layers
validate_pad_des
values_for_layer_utilization
variable_name
verify
verify_use_implementation
vh_module
vh_module_only_design
vh_split_design_attr
vhdl_buffer
vhdl_changed_name
vhdl_name
vhdlin_ref
vo_changed_name
voltage_unit
wide_wire_layer_names
wide_wire_num_layers
wide_wire_space_multipliers
wide_wire_via_count
wide_wire_via_names
wide_wire_width_multipliers
width
width_coefficient
wire_capacitance
wire_capacitance_multiplier_horizontal
wire_capacitance_multiplier_vertical
wire_load_model_mode
wire_load_model_name
wire_load_model_selection_group
wire_load_model_selection_group_lib
wire_load_selection_type
wire_min_capacitance_multiplier_horizontal
wire_min_capacitance_multiplier_vertical
wire_min_resistance_multiplier_horizontal
wire_min_resistance_multiplier_vertical
wire_resistance_multiplier_horizontal
wire_resistance_multiplier_vertical
wired_and
wired_or
worst_fall_slack
worst_rise_slack
worst_slack
wrapper_exclude_port
write_port_name
write_sched_step
x
x2000_clb_base
x2000_clb_k
x2000_clb_k_phase
x2000_clb_q
x2000_clb_reset
x2000_clb_set
x2000_clb_x
x2000_clb_y
x2000_iob_i
x2000_iob_ts
x3000_clb_base
x3000_clb_dx
x3000_clb_dy
x3000_clb_ec
x3000_clb_k
x3000_clb_qx_name
x3000_clb_qy_name
x3000_clb_rd
x3000_clb_x
x3000_clb_y
x3000_iob_ik
x3000_iob_in
x3000_iob_inreg
x3000_iob_inreg_name
x3000_iob_ok
x3000_iob_out
x3000_iob_out_phase
x3000_iob_outff
x3000_iob_outreg_name
x3000_iob_pullup
x3000_iob_slew
x3000_iob_tri_en_phase
x3000_iob_tristate
x_length
xnf_blknm
xnf_device_name
xnf_init
xnf_loc
xnf_map
xnf_schnm
xnfout_use_blknames
xnfout_write_map_symbols
xtalk_router_cap_ratio
xtalk_router_cap_threshold
xtalk_router_critical_range
xtalk_router_max_pin_count
xtalk_router_min_pin_count
xtalk_router_noise_threshold
xtalk_router_num_of_ccap_nets
xtalk_router_num_of_noise_nets
y
y_length

" Built-in Variables
HIERARCHY_DELIMITER
_Variable_Groups
__err
_acs_html_filename
_acs_top_html_filename
access_internal_pins
acs_area_report_suffix
acs_attr
acs_autopart_max_area
acs_autopart_max_percent
acs_budgeted_cstr_suffix
acs_compile_script_suffix
acs_constraint_file_suffix
acs_dc_exec
acs_ddc_suffix
acs_default_pass_name
acs_dir
acs_exclude_extensions
acs_exclude_list
acs_hdl_source
acs_hdl_sverilog_define_list
acs_hdl_verilog_define_list
acs_insert_level_shifter
acs_lic_wait
acs_make_args
acs_make_exec
acs_num_parallel_jobs
acs_override_report_suffix
acs_preferred_target_compiler
acs_submit_log_uses_o_option
acs_sverilog_extensions
acs_svf_suffix
acs_use_autopartition
acs_use_default_delays
acs_user_budgeting_script
acs_user_top_compile_strategy_script
acs_verilog_extensions
acs_vhdl_extensions
alib_library_analysis_path
allow_input_delay_min_greater_than_max
annotation_control
arch
atpg_bidirect_output_only
atpg_test_asynchronous_pins
auto_attr_spread_debug
auto_index
auto_insert_level_shifters
auto_insert_level_shifters_on_clocks
auto_link_disable
auto_link_options
auto_noexec
auto_oldpath
auto_path
auto_ungroup_preserve_constraints
bin_path
bind_unused_hierarchical_pins
bsd_max_in_switching_limit
bsd_max_out_switching_limit
bsd_physical_effort
budget_generate_critical_range
budget_map_clock_gating_cells
bus_inference_descending_sort
bus_inference_style
bus_minus_style
bus_multiple_separator_style
bus_naming_style
bus_range_separator_style
cache_dir_chmod_octal
cache_file_chmod_octal
cache_read
cache_read_info
cache_write
cache_write_info
case_analysis_log_file
case_analysis_with_logic_constants
ccl_enable_always
cell_lib_max
cell_lib_min
change_names_bit_blast_negative_index
change_names_dont_change_bus_members
change_selection_no_coreARGS
change_selection_too_many_objectsARGS
check_design_allow_non_tri_drivers_on_tri_bus
check_design_allow_unknown_wired_logic_type
check_error_list
cmd
collection_result_display_limit
command_log_file
company
compatibility_version
compile_allow_dw_hierarchical_inverter_opt
compile_assume_fully_decoded_three_state_busses
compile_auto_ungroup_area_num_cells
compile_auto_ungroup_count_leaf_cells
compile_auto_ungroup_override_wlm
compile_automatic_clock_phase_inference
compile_clock_gating_through_hierarchy
compile_dcl_performance_mode
compile_delete_unloaded_sequential_cells
compile_disable_hierarchical_inverter_opt
compile_dont_use_dedicated_scanout
compile_enable_dyn_max_cap
compile_identify_sr_with_sync_pins
compile_implementation_selection
compile_instance_name_prefix
compile_instance_name_suffix
compile_keep_original_for_external_references
compile_log_format
compile_negative_logic_methodology
compile_no_new_cells_at_top_level
compile_preserve_subdesign_interfaces
compile_retime_license_behavior
compile_seqmap_enable_output_inversion
compile_seqmap_identify_shift_registers
compile_seqmap_propagate_constants
compile_seqmap_propagate_high_effort
compile_slack_driven_buffering
compile_top_acs_partition
compile_top_all_paths
compile_ultra_ungroup_dw
compile_ultra_ungroup_small_hierarchies
compile_use_fast_delay_mode
complete_mixed_mode_extraction
context_check_status
create_placement_delete_unloaded_cells
ctldb_use_old_prot_flow
cts_insert_boundary_cell
current_design
current_instance
db_load_ccs_data
db_load_ccs_noise_data
db_load_ccs_power_data
dc_shell_mode
dct_placement_ignore_scan
dct_prioritize_area_correlation
ddc_allow_unknown_packed_commands
ddc_verbose
default_input_delay
default_name_rules
default_output_delay
default_port_connection_class
default_schematic_options
designer
disable_auto_time_borrow
disable_case_analysis
disable_delta_slew_for_tran_cstr
disable_library_transition_degradation
disable_mdb_stop_points
do_operand_isolation
dont_bind_unused_pins_to_logic_constant
dont_touch_nets_with_size_only_cells
dpcm_arc_sense_mapping
dpcm_debuglevel
dpcm_functionscope
dpcm_level
dpcm_libraries
dpcm_rulepath
dpcm_rulespath
dpcm_slewlimit
dpcm_tablepath
dpcm_temperaturescope
dpcm_version
dpcm_voltagescope
dpcm_wireloadscope
dps_distributed_licensing
dps_merge_grd_arch
dps_merge_grd_args
dps_merge_lsf_arch
dps_merge_lsf_args
dps_top_grd_arch
dps_top_grd_args
dps_top_lsf_arch
dps_top_lsf_args
duplicate_ports
echo_include_commands
eco_align_design_verbose
eco_allow_register_type_difference
eco_connect_resource_cell_inputs
eco_correspondence_analysis_verbose
eco_directives_verbose
eco_implement_effort_level
eco_instance_name_prefix
eco_recycle_verbose
eco_remap_register_verbose
eco_reuse_verbose
enable_auto_attr_spread
enable_cell_based_verilog_reader
enable_instances_in_report_net
enable_netl_view
enable_page_mode
enable_recovery_removal_arcs
enable_slew_degradation
enable_special_level_shifter_naming
enable_verilog_netlist_reader
enable_vhdl_netlist_reader
err
estimate_io_latency
estimate_resource_preference
exit_delete_command_log_file
exit_delete_filename_log_file
filename_log_file
find_allow_only_non_hier_ports
find_converts_name_lists
find_ignore_case
font_library
fp_snap_type
fsm_auto_inferring
fsm_enable_state_minimization
fsm_export_formality_state_info
ft_array
fuzzy_matching_enabled
gen_bussing_exact_implicit
gen_cell_pin_name_separator
gen_create_netlist_busses
gen_dont_show_single_bit_busses
gen_match_ripper_wire_widths
gen_max_compound_name_length
gen_max_ports_on_symbol_side
gen_open_name_postfix
gen_open_name_prefix
gen_show_created_busses
gen_show_created_symbols
gen_single_osc_per_name
generic_symbol_library
gui_auto_start
gui_online_browser
gui_start_option_no_windows
hdl_keep_licenses
hdl_preferred_license
hdlin_allow_4state_parameters
hdlin_build_selectop_for_var_index
hdlin_check_input_netlist
hdlin_check_no_latch
hdlin_compare_const_with_gates
hdlin_compare_eq_with_gates
hdlin_dont_infer_mux_for_resource_sharing
hdlin_elab_errors_deep
hdlin_enable_assertions
hdlin_enable_configurations
hdlin_enable_rtldrc_info
hdlin_enable_variable_width_ports
hdlin_ff_always_async_set_reset
hdlin_ff_always_sync_set_reset
hdlin_field_naming_style
hdlin_fsm_effort
hdlin_generate_naming_style
hdlin_generate_separator_style
hdlin_group_selectors
hdlin_ignore_textio_constructs
hdlin_infer_block_local_latches
hdlin_infer_comparators
hdlin_infer_complex_enable
hdlin_infer_complex_set_reset
hdlin_infer_counter
hdlin_infer_function_local_latches
hdlin_infer_multibit
hdlin_infer_mux
hdlin_infer_ram
hdlin_keep_feedback
hdlin_keep_signal_name
hdlin_latch_always_async_set_reset
hdlin_loop_invariant_code_motion
hdlin_map_to_entity
hdlin_map_to_module
hdlin_map_to_operator
hdlin_module_arch_name_splitting
hdlin_module_name_limit
hdlin_mux_oversize_ratio
hdlin_mux_size_limit
hdlin_mux_size_min
hdlin_no_adder_feedthroughs
hdlin_no_group_register
hdlin_optimize_case_default
hdlin_optimize_pla_effort
hdlin_optimize_shift_expressions
hdlin_pla_mode
hdlin_preserve_sequential
hdlin_preserve_sequential_loop_variables
hdlin_presto_cell_name_prefix
hdlin_presto_net_name_prefix
hdlin_prohibit_nontri_multiple_drivers
hdlin_ram_min_address_width
hdlin_ram_min_total_bits
hdlin_redundancy_elimination
hdlin_register_report_depth
hdlin_report_carry_in
hdlin_report_case_analysis
hdlin_report_enumerated_types
hdlin_report_floating_net_to_ground
hdlin_report_fsm
hdlin_report_inferred_modules
hdlin_report_mux_op
hdlin_report_syn_cell
hdlin_report_tri_state
hdlin_selector_simplify_effort
hdlin_seqmap_async_search_depth
hdlin_seqmap_sync_search_depth
hdlin_share_all_operators
hdlin_shorten_long_module_name
hdlin_subprogram_default_values
hdlin_sv_auto_decl_inits
hdlin_sv_ieee_assignment_patterns
hdlin_sv_packages
hdlin_sv_tokens
hdlin_translate_off_on
hdlin_upcase_names
hdlin_use_syn_shifter
hdlin_vhdl93_concat
hdlin_vhdl_87
hdlin_vrlg_std
hdlin_while_loop_iterations
hdlout_internal_busses
hier_dont_trace_ungroup
high_fanout_net_pin_capacitance
high_fanout_net_threshold
hlo_dp_extract_across_register
hlo_resource_allocation
ilm_enable_power_calculation
ilm_preserve_core_constraints
in_gui_session
inherit_parent_dont_touch
init_path
initial_target_library
insert_dft_clean_up
insert_test_design_naming_style
lbo_cells_in_regions
ldd_return_val
level_shifter_naming_prefix
lib_thresholds_per_lib
lib_use_thresholds_per_pin
link_force_case
link_library
link_path
list_of_file_types
ltl_obstruction_type
mcmm_high_capacity_effort_level
motif_files
multi_pass_test_generation
mux_auto_inferring_effort
mv_size_only_level_shifters
mw_cel_as_escaped
mw_cell_name
mw_convert_tf
mw_create_netlist_from_CEL
mw_current_design
mw_design_library
mw_disable_escape_char
mw_enable_net_bus
mw_enable_netl_view
mw_ground_port
mw_hdl_allow_dirty_netlist
mw_hdl_bus_dir_for_undef_cell
mw_hdl_create_multi_pg_net
mw_hdl_expand_cell_with_no_instance
mw_hdl_stop_at_FRAM_cells
mw_hdl_top_module_list
mw_hvo_core_filler_cells
mw_hvo_corner_pad_cells
mw_hvo_diode_ports
mw_hvo_dump_master_names
mw_hvo_empty_cell_definition
mw_hvo_generate_macro_definition
mw_hvo_must_not_dump_master_names
mw_hvo_output_onezero_for_pg
mw_hvo_output_wire_declaration
mw_hvo_pad_filler_cells
mw_hvo_pg_nets
mw_hvo_pg_ports
mw_hvo_split_bus
mw_hvo_strip_backslash_before_hiersep
mw_hvo_unconnected_cells
mw_hvo_unconnected_ports
mw_logic0_net
mw_logic1_net
mw_pgconn_cell_inst
mw_pgconn_cell_master
mw_power_port
mw_read_ignore_corner_cell
mw_read_ignore_filler_cell
mw_read_ignore_pad_cell
mw_read_ignore_unconnected_cell
mw_reference_library
mw_tech_pdb
mw_use_pdb_lib_format
new_idn_switch
optimize_reg_always_insert_sequential
optimize_reg_max_time_borrow
optimize_reg_retime_clock_gating_latches
pass_dependent_file_types
pdefout_diff_original
physical_library
physopt_area_critical_range
physopt_cell_count_threshold
physopt_cpu_limit
physopt_create_missing_physical_libcells
physopt_enable_extractor_rc
physopt_enable_router_process
physopt_enable_tlu_plus
physopt_enable_tlu_plus_process
physopt_enable_via_res_support
physopt_hard_keepout_distance
physopt_ignore_lpin_fanout
physopt_power_critical_range
physopt_use_bit_stacked_placement
placer_enable_enhanced_router
placer_max_cell_density_threshold
placer_run_in_separate_process
placer_soft_keepout_channel_width
plot_box
plot_command
plot_orientation
plot_scale_factor
plotter_maxx
plotter_maxy
plotter_minx
plotter_miny
port_complement_naming_style
power_cg_all_registers
power_cg_balance_stages
power_cg_cell_naming_style
power_cg_derive_related_clock
power_cg_designware
power_cg_ext_feedback_loop
power_cg_flatten
power_cg_gated_clock_net_naming_style
power_cg_ignore_setup_condition
power_cg_module_naming_style
power_cg_print_enable_conditions
power_cg_print_enable_conditions_max_terms
power_cg_reconfig_stages
power_default_static_probability
power_default_toggle_rate
power_default_toggle_rate_type
power_do_not_size_icg_cells
power_driven_clock_gating
power_enable_one_pass_power_gating
power_enable_power_gating
power_fix_sdpd_annotation
power_fix_sdpd_annotation_verbose
power_hdlc_do_not_split_cg_cells
power_keep_license_after_power_commands
power_lib2saif_rise_fall_pd
power_min_internal_power_threshold
power_model_preference
power_opto_extra_high_dynamic_power_effort
power_preserve_rtl_hier_names
power_rclock_inputs_use_clocks_fanout
power_rclock_unrelated_use_fastest
power_rclock_use_asynch_inputs
power_remove_redundant_clock_gates
power_rtl_saif_file
power_sa_propagation_effort
power_sa_propagation_verbose
power_same_switching_activity_on_connected_objects
power_sdpd_message_tolerance
power_sdpd_saif_file
product
product_build_date
product_version
psyn_ignore_bounds
psyn_ignore_mobility
psyn_stress_map
rc_degrade_min_slew_when_rd_less_than_rnet
rc_driver_model_mode
rc_input_threshold_pct_fall
rc_input_threshold_pct_rise
rc_noise_model_mode
rc_output_threshold_pct_fall
rc_output_threshold_pct_rise
rc_receiver_model_mode
rc_slew_derate_from_library
rc_slew_lower_threshold_pct_fall
rc_slew_lower_threshold_pct_rise
rc_slew_upper_threshold_pct_fall
rc_slew_upper_threshold_pct_rise
read_translate_msff
register_duplicate
report_default_significant_digits
rom_auto_inferring
rp_shift_column_for_fixed_cells
rtl_load_resistance_factor
sdc_version
sdc_write_unambiguous_names
sdf_enable_cond_start_end
search_path
set_isolate_ports
sh_allow_tcl_with_set_app_var
sh_allow_tcl_with_set_app_var_no_message_list
sh_arch
sh_command_abbrev_mode
sh_command_log_file
sh_continue_on_error
sh_dev_null
sh_enable_line_editing
sh_enable_page_mode
sh_enable_stdout_redirect
sh_line_editing_mode
sh_new_variable_message
sh_new_variable_message_in_proc
sh_new_variable_message_in_script
sh_output_log_file
sh_product_version
sh_script_stop_severity
sh_source_emits_line_numbers
sh_source_logging
sh_source_uses_search_path
sh_tcllib_app_dirname
sh_user_man_path
sheet_sizes
si_filter_accum_aggr_noise_peak_ratio
si_filter_per_aggr_noise_peak_ratio
si_use_partial_grounding_for_min_analysis
single_group_per_sheet
site_info_file
sort_outputs
suppress_errors
symbol_library
synlib_abort_wo_dw_license
synlib_dont_get_license
synlib_dwgen_smart_generation
synlib_hiis_force_on_cells
synlib_iis_use_netlist
synlib_wait_for_design_license
synopsys_exec
synopsys_program_name
synopsys_root
syntax_check_status
synthetic_library
systemcout_debug_mode
systemcout_levelize
target_library
tcl_interactive
tcl_library
tcl_patchLevel
tcl_pkgPath
tcl_platform
tcl_prompt1
tcl_version
template_naming_style
template_parameter_style
template_separator_style
test_allow_clock_reconvergence
test_bsd_allow_tolerable_violations
test_bsd_control_cell_drive_limit
test_bsd_default_bidir_delay
test_bsd_default_delay
test_bsd_default_strobe
test_bsd_default_strobe_width
test_bsd_manufacturer_id
test_bsd_optimize_control_cell
test_bsd_part_number
test_bsd_version_number
test_bsdl_default_suffix_name
test_bsdl_max_line_length
test_capture_clock_skew
test_cc_ir_masked_bits
test_cc_ir_value_of_masked_bits
test_check_port_changes_in_capture
test_clock_port_naming_style
test_dedicated_subdesign_scan_outs
test_default_bidir_delay
test_default_delay
test_default_min_fault_coverage
test_default_period
test_default_scan_style
test_default_strobe
test_default_strobe_width
test_dft_drc_ungate_clocks
test_dft_drc_ungate_internal_clocks
test_disable_find_best_scan_out
test_disconnect_non_functional_so
test_dont_fix_constraint_violations
test_enable_capture_checks
test_infer_slave_clock_pulse_after_capture
test_isolate_hier_scan_out
test_jump_over_bufs_invs
test_mode_port_inverted_naming_style
test_mode_port_naming_style
test_mux_constant_si
test_mux_constant_so
test_non_scan_clock_port_naming_style
test_point_keep_hierarchy
test_preview_scan_shows_cell_types
test_protocol_add_cycle
test_rtldrc_latch_check_style
test_scan_clock_a_port_naming_style
test_scan_clock_b_port_naming_style
test_scan_clock_port_naming_style
test_scan_enable_inverted_port_naming_style
test_scan_enable_port_naming_style
test_scan_in_port_naming_style
test_scan_link_so_lockup_key
test_scan_link_wire_key
test_scan_out_port_naming_style
test_scan_segment_key
test_scan_true_key
test_setup_additional_clock_pulse
test_simulation_library
test_stil_max_line_length
test_stil_multiclock_capture_procedures
test_stil_netlist_format
test_use_test_models
test_user_defined_instruction_naming_style
test_user_test_data_register_naming_style
test_write_four_cycle_stil_protocol
tested_technology
testsim_print_stats_file
timing_check_defaults
timing_clock_gating_propagate_enable
timing_clock_reconvergence_pessimism
timing_crpr_grouping_mode
timing_crpr_remove_clock_to_data_crp
timing_crpr_threshold_ps
timing_disable_cond_default_arcs
timing_enable_multiple_clocks_per_reg
timing_enable_non_sequential_checks
timing_gclock_source_network_num_master_registers
timing_input_port_default_clock
timing_non_unate_clock_compatibility
timing_remove_clock_reconvergence_pessimism
timing_self_loops_no_skew
timing_separate_clock_gating_group
timing_use_enhanced_capacitance_modeling
tk_library
tk_patchLevel
tk_strictMotif
tk_version
ungroup_keep_original_design
uniquify_keep_original_design
uniquify_naming_style
upf_version
use_ccs_in_sdn
use_port_name_for_oscs
var_mux_mbm
verbose_messages
veriloglib_enable
veriloglib_sdf_edge
veriloglib_tb_compare
veriloglib_tb_x_eq_dontcare
veriloglib_write_recrem_as_setuphold
verilogout_equation
verilogout_higher_designs_first
verilogout_ignore_case
verilogout_include_files
verilogout_no_negative_index
verilogout_no_tri
verilogout_show_unconnected_pins
verilogout_single_bit
verilogout_unconnected_prefix
vhdllib_sdf_edge
vhdllib_vital_99
vhdlout_bit_type
vhdlout_bit_vector_type
vhdlout_dont_create_dummy_nets
vhdlout_equations
vhdlout_follow_vector_direction
vhdlout_lower_design_vector
vhdlout_one_name
vhdlout_package_naming_style
vhdlout_preserve_hierarchical_types
vhdlout_separate_scan_in
vhdlout_single_bit
vhdlout_target_simulator
vhdlout_three_state_name
vhdlout_three_state_res_func
vhdlout_top_configuration_arch_name
vhdlout_top_configuration_entity_name
vhdlout_top_configuration_name
vhdlout_top_design_vector
vhdlout_unconnected_pin_prefix
vhdlout_unknown_name
vhdlout_upcase
vhdlout_use_packages
vhdlout_wired_and_res_func
vhdlout_wired_or_res_func
vhdlout_write_architecture
vhdlout_write_attributes
vhdlout_write_components
vhdlout_write_entity
vhdlout_write_top_configuration
vhdlout_zero_name
view_arch_types
view_background
view_command_log_file
view_execute_script_suffix
view_icon_path
view_read_file_suffix
view_report_append
view_report_interactive
view_report_output2file
view_write_file_suffix
write_name_nets_same_as_ports
write_sdc_output_lumped_net_capacitance
write_sdc_output_net_resistance
write_test_formats
write_test_include_scan_cell_info
write_test_input_dont_care_value
write_test_max_cycles
write_test_max_scan_patterns
write_test_new_translation_engine
write_test_pattern_set_naming_style
write_test_round_timing_values
write_test_scan_check_file_naming_style
write_test_vector_file_naming_style
write_test_vhdlout
x11_set_cursor_background
x11_set_cursor_foreground
x11_set_cursor_number

" Commands
_generate_def_comp_href 
acs_check_directories  -verbose
acs_compile_design  -destination -force -prepare_only -update -update_source
acs_create_directories 
acs_customize_directory_structure  -type
acs_get_parent_partition  -hierarchy -list
acs_get_path  -append -file_type -mode -name -pass -relative
acs_merge_design  -auto_update -destination -mapped -reference -type -unmapped -update
acs_read_hdl  -auto_update -destination -exclude_list -format -hdl_source -library -no_dependency_check -no_elaborate -recurse -sv_package_files -update -verbose
acs_recompile_design  -budget_source -destination -force -prepare_only -source -update -update_source
acs_refine_design  -destination -force -prepare_only -source -update -update_source
acs_remove_dont_touch  -force
acs_report_attribute  -partitions
acs_report_directories  -file_types
acs_report_user_messages  -errors -infos -reset -total -warnings
acs_reset_directory_structure 
acs_set_attribute  -partitions
acs_submit  -command -exec -host -show
acs_submit_large  -command -exec -host -partitions -show
acs_write_html  -acs_work_dir -destination
add_module  -force -no_warnings -overwrite -permanent
add_pg_pin_to_db  -mw_library_name -output -pg_map_file -pg_map_template -verbose
add_port_state  -state
add_pst_state  -pst -state
add_to_collection  -unique
add_to_rp_group  -alignment -column -height -hierarchy -instance -keepout -leaf -orientation -pin_align_name -row -type -width
after 
alias 
alib_analyze_libs 
all_active_scenarios 
all_clock_gates  -cells -clock -clock_pins -enable_pins -no_hierarchy -observation_pins -output_pins -test_pins
all_clocks 
all_connected  -leaf
all_critical_cells  -slack_range
all_critical_pins  -slack_range -type
all_designs 
all_dont_touch  -cells -nets
all_drc_violated_nets  -bound -max_capacitance -max_fanout -max_transition -threshold
all_fanin  -break_on_bboxes -exclude_bboxes -flat -levels -only_cells -startpoints_only -to
all_fanout  -break_on_bboxes -clock_tree -endpoints_only -exclude_bboxes -flat -from -levels -only_cells
all_high_fanout  -nets -threshold -through_buf_inv
all_ideal_nets 
all_inputs  -clock -edge_triggered -level_sensitive
all_operand_isolators  -cells -control_pins -data_pins -no_hierarchy -output_pins
all_outputs  -clock -edge_triggered -level_sensitive
all_registers  -cells -clock -clock_pins -data_pins -edge_triggered -inverted_output -level_sensitive -master_slave -no_hierarchy -output_pins -slave_clock_pins
all_rp_groups 
all_rp_hierarchicals 
all_rp_inclusions 
all_rp_instantiations 
all_rp_references  -design
all_scenarios 
all_threestate  -nets
all_tieoff_cells 
analyze  -create_update -define -format -library -update -vcs -work
append 
append_to_collection  -unique
apply_clock_gate_latency 
apropos  -symbols_only
array anymore donesearch exists get names nextelement set size startsearch statistics unset
auto_import 
auto_mkindex 
auto_mkindex_old 
auto_reset 
balance_buffer  -force -from -library -net -prefer -to
balance_registers 
binary 
break 
calculate_caa_based_yield2db  -data_kit_type -layer_alias_dsd_format -output -particle_distr_func_file
catch 
cd 
cell_of 
change_link  -all_instances
change_names  -dont_touch -hierarchy -instance -log_changes -names_file -new_name -restore -rules -verbose
change_selection  -add -clock_trees -name -remove -replace -toggle -type
change_selection_no_core  -add -name -names -remove -type
change_selection_too_many_objects  -add -name -remove
characterize  -connections -constraints -no_timing -power -verbose
check_bindings  -bindings -pin_widths
check_bsd  -effort -infer_instructions -verbose
check_budget  -from -no_interblock_logic -to -tolerance -verbose
check_design  -multiple_designs -no_connection_class -no_warnings -one_level -only_post_layout -post_layout -summary
check_error  -reset -verbose
check_implementations  -implementations -parameters
check_isolation_cells  -input -inside -output -outside
check_level_shifters  -verbose
check_library  -cells -logic_library_name -mw_library_name
check_license 
check_mv_design  -connection_rules -isolation -level_shifters -max_messages -opcond_mismatches -power_nets -target_library_subset -verbose
check_scan_def  -file
check_synlib 
check_target_library_subset 
check_timing  -exclude -include -multiple_clock -overlap_tolerance -override_defaults -retain
check_tlu_plus_files 
clean_buffer_tree  -from -global -hierarchy -net -threshold -to
clock 
close 
close_mw_lib 
compare_collections  -order_dependent
compare_delay_calculation  -ccs -verbose
compare_lib 
compile  -area_effort -auto_ungroup -boundary_optimization -exact_map -gate_clock -incremental_mapping -map_effort -no_design_rule -no_map -only_design_rule -only_hold_time -power_effort -scan -top -ungroup_all
compile_mcl  -nosdc -quiet
compile_partitions  -destination
compile_ultra  -area_high_effort_script -check_only -congestion -exact_map -gate_clock -incremental -no_autoungroup -no_boundary_optimization -no_design_rule -no_seq_output_inversion -num_cpus -only_design_rule -retime -scan -timing_high_effort_script -top
concat 
connect_logic_one  -empty -net_name -reconnect_all
connect_logic_zero  -empty -net_name -reconnect_all
connect_net 
connect_pin  -from -port_name -to -verbose
connect_supply_net  -ports
context_check 
continue 
copy_collection 
copy_design 
copy_mw_lib  -from -from_lib_id -to
create_bounds  -coordinate -dimension -effort -exclusive -name -type
create_bsd_patterns  -effort -output -type
create_bus  -end -no_sort -sort -start -type
create_cache  -implementation -module -operating_condition -parameters -report -wire_load
create_cell  -logic -only_physical
create_clock  -add -name -period -waveform
create_command_group 
create_design 
create_generated_clock  -add -combinational -divide_by -duty_cycle -edge_shift -edges -invert -master_clock -multiply_by -name -preinvert -source
create_ilm  -compact -extract_only -identify_only -ignore_ports -include_side_load -keep_boundary_cells -keep_full_clock_tree -latch_level -no_auto_ignore -traverse_disabled_arcs -verbose
create_multibit  -name -no_sort -sort
create_mw_design  -dont_convert_tech_pdb -max_phys -max_phys -max_tluplus -max_tluplus -min_phys -min_phys -min_tluplus -min_tluplus -nom_tluplus -nom_tluplus -plib_file -plib_file -tech_file -tech_file -tech_pdb -tech_source -tech_source -tf2itf_map -tf2itf_map
create_mw_lib  -bus_naming_style -hier_separator -mw_reference_library -open -plib -reference_control_file -technology
create_net 
create_net_shape  -bbox -datatype -layer -length -net -net_type -origin -path_type -points -quiet -route_type -type -vertical -width
create_operating_conditions  -calc_mode -library -name -process -rail_voltages -temperature -tree_type -voltage
create_pass_directories 
create_placement_blockage  -bbox -name -type
create_port  -direction
create_power_domain  -elements -include_scope -scope
create_power_switch  -ack_delay -ack_port -control_port -domain -input_supply_port -off_state -on_state -output_supply_port
create_pst  -supplies
create_qor_snapshot  -clock_tree -congestion -constraint -name -power -qor -route -timing
create_rp_group  -alignment -allow_keepout_over_tapcell -columns -design -ignore -move_effort -pin_align_name -rows -utilization -x_offset -y_offset
create_scenario 
create_site_row  -coordinate -count -dir -kind -name -orient -space
create_supply_net  -domain -reuse
create_supply_port  -direction -domain
create_test_protocol  -capture_procedure -infer_asynch -infer_clock
create_voltage_area  -color -coordinate -cycle_color -guard_band_x -guard_band_y -is_fixed -name -power_domain -target_utilization
create_wiring_keepouts  -coordinate -layer -name
current_design 
current_design_name 
current_dft_partition 
current_instance 
current_mw_lib 
current_scenario 
current_test_mode 
date 
dc_allocate_budgets  -budget_design_ware -file_format_spec -format -levels -min_input_to_output -min_input_to_register -min_register_to_output -mode -no_interblock_logic -separator -write_script
decrypt_lib  -format -key
define_design_lib  -path -path
define_dft_design  -design_name -interface -params -test_model -type
define_dft_partition  -include
define_name_rules  -add_dummy_nets -allowed -case_insensitive -check_bus_indexing -check_bus_indexing_use_type_info -check_internal_net_name -collapse_name_space -dir_inout_as_in -dont_change_bus_members -dont_change_ports -dummy_net_prefix -equal_ports_nets -first_restricted -flatten_multi_dimension_busses -inout_ports_equal_nets -last_restricted -map -max_length -prefix -remove_chars -remove_internal_net_bus -remove_irregular_net_bus -remove_irregular_port_bus -remove_port_bus -rename_three_state_port_net -replacement_char -reserved_words -reset -restricted -special -target_bus_naming_style -type
define_proc_attributes  -command_group -define_args -dont_abbrev -hidden -hide_body -info -permanent boolean float int list merge_duplicates one_of_string optional remainder required string value_help values
define_scaling_lib_group  -name
define_test_mode  -encoding -inherit -usage
define_user_attribute  -classes -import -one_of -range_max -range_min -type
delete_operating_conditions  -library -name
derive_constraints  -attributes_only -budget -verbose
dft_drc  -coverage_estimate -pre_dft -sample -verbose
disconnect_net  -all
drive_of  -fall -min -piece -rise
duplicate_clock_constraints  -dup_clock -org_clock
dv_use_pref_reader_version 
echo  -n
echo_trace 
elaborate  -architecture -file_parameters -gate_clock -library -parameters -update -work
else 
elseif 
encoding 
encrypt_lib  -format -key -output
eof 
error 
error_info 
eval 
exec 
exit 
expr abs acos asin atan atan2 ceil cos cosh double exp floor fmod hypot int log log10 pow round sin sinh sqrt tan tanh
extract_physical_constraints  -dont_apply -exact -no_incremental -output -pre_route -site_row -verbose
extract_rc  -estimate
fblocked 
fconfigure 
fcopy 
file  -force atime attributes channels copy delete dirname executable exists extension isdirectory isfile join link lstat mkdir mtime nativename normalize owned pathtype readable readlink rename rootname separator size split stat system tail type volumes writable
fileevent 
filter  -nocase -regexp
filter_collection  -nocase -regexp
find  -flat -hierarchy
flush 
for 
foreach 
foreach_in_collection 
format 
get_alternative_lib_cells  -exact -filter -library -nocase -quiet -regexp
get_always_on_logic  -all -cells -nets
get_app_var  -default -details -list -only_changed_vars
get_attribute  -bus -quiet
get_buffers  -exact -filter -inverter -inverting_buffers -library -nocase -quiet -regexp
get_cells  -exact -filter -hierarchical -nocase -of_objects -quiet -regexp
get_clocks  -filter -nocase -quiet -regexp
get_clusters  -exact -filter -flat -hier -nocase -of_objects -quiet -regexp
get_command_option_values  -command -current -default
get_cts_scenario 
get_design_lib_path 
get_designs  -exact -filter -hierarchical -nocase -quiet -regexp
get_generated_clocks  -exact -filter -nocase -quiet -regexp
get_ilm_objects  -type
get_ilms  -exact -filter -nocase -quiet -reference -regexp
get_lib_attribute 
get_lib_cells  -exact -filter -nocase -of_objects -quiet -regexp
get_lib_pins  -exact -filter -nocase -of_objects -quiet -regexp
get_libs  -exact -filter -nocase -of_objects -quiet -regexp
get_license 
get_message_info  -error_count -info_count -limit -occurrences -suppressed -warning_count
get_multibits  -filter -nocase -quiet -regexp
get_nets  -exact -filter -hierarchical -nocase -of_objects -quiet -regexp -segments -top_net_of_hierarchical_group
get_object_name 
get_path_groups  -filter -nocase -quiet -regexp
get_physical_hierarchy 
get_pins  -exact -filter -hierarchical -leaf -nocase -of_objects -quiet -regexp
get_ports  -exact -filter -hierarchical -nocase -of_objects -quiet -regexp
get_power_domains  -filter -hierarchical -nocase -of_objects -quiet -regexp
get_power_switches  -filter -hierarchical -nocase -quiet -regexp
get_references  -exact -filter -hierarchical -nocase -quiet -regexp
get_rp_groups  -exact -nocase -quiet -regexp
get_scan_cells_of_chain  -chain -test_mode
get_scan_chains  -test_mode
get_scan_chains_by_name  -test_mode
get_selection  -count -create_slct_buses -design -fewer_than -more_than -name -num -slct_targets -slct_targets_operation -type
get_supply_nets  -filter -hierarchical -nocase -quiet -regexp
get_supply_ports  -filter -hierarchical -nocase -quiet -regexp
get_timing_paths  -delay_type -enable_preset_clear_arcs -from -greater -group -include_hierarchical_pins -lesser -max_paths -nworst -path_type -slack_greater_than -slack_lesser_than -through -to -true -true_threshold
get_unix_variable 
get_zero_interconnect_delay_mode 
getenv 
gets 
glob 
global 
group  -cell_name -design_name -except -fsm -hdl_all_blocks -hdl_block -hdl_bussed -logic -pla -soft
group_path  -critical_range -default -fall_from -fall_through -fall_to -from -name -rise_from -rise_through -rise_to -through -to -weight
group_variable 
gui_bin  -attr -bar_brush -bin_range -boundary -clct -cmd -create_slct_buses -exact_binning -filter_cmd -ignore_values -lower_bound -lower_bound_strict -nice_level -numBin -num_bins -overflow -return_values -slct_targets -slct_targets_operation -small_is_good -underflow -upper_bound -upper_bound_strict -value_list
gui_change_highlight  -add -all_colors -collection -color -remove -toggle
gui_create_attrdef  -class -clct_and_values -custom_edit_args -custom_edit_name -display_name -enum_list -format -get_value_cmd -hide -hide_infotip -is_editable_cmd -model_kind -name -set_value_cmd -show -show_infotip -subtype -type -width
gui_create_attrgroup  -attr_list -class -model_kind -name
gui_create_pref_category  -category
gui_create_pref_key  -category -description -keep_value_if_exist -key -legal_value_list -max -min -read_only -save_on_exit -string_to_int_map -value -value_type
gui_delete_attrdef  -all -class -model_kind -name
gui_delete_attrgroup  -all -class -model_kind -name
gui_exist_pref_category  -category
gui_exist_pref_key  -category -key
gui_get_current_task 
gui_get_highlight  -all_colors -color -return_select_bus
gui_get_highlight_options  -all_colors -auto_cycle_color -current_color
gui_get_pref_keys  -category
gui_get_pref_value  -category -key
gui_get_setting  -setting -window
gui_get_task_list 
gui_get_window_ids  -parent -type
gui_get_window_pref_categories  -window -window_type
gui_get_window_pref_keys  -category -window -window_type
gui_get_window_pref_value  -category -key -window -window_type
gui_get_window_types  -type
gui_list_attrdefs  -all -class -full -model_kind -name -tcl
gui_list_attrgroups  -all -attr_list -class -full -model_kind -name -tcl
gui_remove_pref_key  -category -key
gui_set_current_task  -name
gui_set_highlight_options  -auto_cycle_color -current_color -next_color
gui_set_pref_value  -category -key -value
gui_set_setting  -setting -value -window
gui_set_window_pref_key  -category -key -value -value_type -window -window_type
gui_show_man_page  -apropos
gui_start  -- -file -no_windows
gui_stop 
gui_update_attrdef  -class -custom_edit_args -custom_edit_name -display_name -enum_list -format -get_value_cmd -hide -hide_infotip -model_kind -name -set_value_cmd -show -show_infotip -subtype -type -width
gui_update_attrgroup  -add -anchor -attr -attr_list -class -delete -model_kind -move -name
gui_update_pref_file  -file
help  -groups -verbose
history  -h -r
hookup_retention_register 
hookup_testports  -se_pin -se_port -tm_pin -tm_port -verbose
identify_clock_gating  -gated_element -gating_element -reset -reset_only -ungated_element
if 
incr 
index_collection 
info args body cmdcount commands complete default exists globals hostname level library loaded locals nameofexecutable patchlevel procs script sharedlibextension tclversion vars
insert_buffer  -inverter_pair -new_cell_names -new_net_names -no_of_cells
insert_clock_gating  -global -no_hier -regular_only
insert_dft 
insert_isolation_cell  -enable -force -object_list -reference -verbose
insert_level_shifters  -all_clock_nets -clock_net -preserve -verbose
interp 
is_false 
is_true 
join 
lappend 
lib2saif  -lib_pathname -output
license_users 
lindex 
link 
linsert 
list 
list_attributes  -application -class
list_designs  -show_file
list_duplicate_designs 
list_files 
list_instances  -full -hierarchy -max_levels
list_libs 
list_licenses 
list_test_models 
list_test_modes 
llength 
lminus  -exact
load_of 
load_upf  -scope -version
lrange 
lreplace 
ls 
lsearch 
lset 
lsort  -ascii -command -decreasing -dictionary -increasing -index -integer -real -unique
man 
map_power_switch  -domain -lib_cells
map_retention_cell  -domain -elements -lib_cell_type -lib_cells
merge_saif  -exclude -exclude_absolute -ignore -ignore_absolute -input_list -instance_name -khrate -map_names -output -rtl_direct -scale -simple_merge -strip_module -unit_base
name_format  -isolation_prefix -isolation_suffix -level_shift_prefix -level_shift_suffix
namespace 
open 
open_mw_lib  -readonly -write_ref
optimize_registers  -async_transform -check_design -clock -edge -justification_effort -latch -minimum_period_only -no_compile -only_attributed_designs -print_critical_loop -sync_transform -verbose
package  forget ifneeded names present provide require unknown vcompare versions vsatisfies
parse_proc_arguments  -args
pid 
pipeline_design  -1 -async_reset -check_design -clock_port_name -exact_map -minimum_period_only -no_compile -print_critical_loop -register_outputs -reset_polarity -stages -stall_polarity -stall_ports -sync_reset -verbose
pkg_compareExtension 
pkg_mkIndex 
preview_dft  -bsd -script -show -test_mode -test_points -test_wrappers -verbose
print_message_info  -ids -summary
print_proc_new_vars 
print_suppressed_messages 
print_variable_group 
printenv 
printvar  -application -user_defined
proc 
proc_args args body cmdcount commands complete default exists globals hostname level library loaded locals nameofexecutable patchlevel procs script sharedlibextension tclversion vars
proc_body args body cmdcount commands complete default exists globals hostname level library loaded locals nameofexecutable patchlevel procs script sharedlibextension tclversion vars
propagate_annotated_delay_up 
propagate_constraints  -all -case_analysis -clocks -design -disable_timing -dont_apply -false_path -gate_clock -ideal_network -ignore_from_or_to_port_exceptions -ignore_through_port_exceptions -max_delay -min_delay -multicycle_path -operating_conditions -output -port_isolation -power_supply_data -target_library_subset -verbose
propagate_ilm  -delay -include_all_boundary_cell_delays -include_boundary_cell_delays -keepout -placement -verbose
propagate_placement  -verbose
propagate_switching_activity  -effort -infer_related_clocks -verbose
push_down_model 
puts 
pwd 
query_objects  -class -truncate -verbose
quit 
quit! 
read 
read_bsdl 
read_db 
read_ddc 
read_edif 
read_file  -define -format -ilm -library -names_file -rtl -single_file -work
read_lib  -format -names_file -no_warnings -plibrary -pplibrary -symbol -test_model
read_parasitics  -arnoldi -complete_with -dont_write_to_db -elmore -increment -net_cap_only -path -pin_cap_included -quiet -strip_path -syntax_only -verbose
read_partition  -format -source -type
read_pattern_info  -design -overwrite
read_pin_map 
read_saif  -auto_map_names -exclude -exclude_absolute -ignore -ignore_absolute -input -instance_name -khrate -map_names -names_file -rtl_direct -scale -target_instance -unit_base -verbose
read_sdc  -echo -syntax_only -version
read_sdf  -load_delay -max_file -max_type -min_file -min_type -path -worst
read_sverilog  -netlist -rtl
read_test_model  -design -format
read_test_protocol  -overwrite -section -test_mode -verbose
read_verilog  -netlist -rtl
read_vhdl  -netlist
rebuild_mw_lib 
redirect  -append -channel -compress -file -tee -variable
reg_global_var 
regexp 
regsub 
remove_annotated_check  -all -clock -fall -from -hold -nochange_high -nochange_low -recovery -removal -rise -setup -to
remove_annotated_delay  -all -cell_all -from -net_all -non_clock_cell_all -non_clock_net_all -to
remove_annotated_transition  -all -at<pin_list>
remove_annotations 
remove_attribute  -bus -quiet
remove_boundary_cell  -class -core -function -ports
remove_boundary_cell_io  -all -cell
remove_bounds  -all -name -verbose
remove_bsd_ac_port  -all -port_list
remove_bsd_compliance  -all -name
remove_bsd_instruction 
remove_bsd_linkage_port  -all -port_list
remove_bsd_power_up_reset 
remove_buffer  -from -level -net -to
remove_bus 
remove_cache  -accessed_beyond -accessed_since -design_lib -directory -implementation -larger -model_only -module -netlist_only -operating_conditions -parameters -smaller -tech_lib -wire_load
remove_case_analysis  -all
remove_ccl_attribute 
remove_ccl_str_in_pattern_list 
remove_cell  -all
remove_cell_degradation 
remove_clock  -all
remove_clock_gating  -all -gated_registers -gating_cells -min_bitwidth -no_hier -undo -verbose
remove_clock_gating_check  -fall -hold -rise -setup
remove_clock_groups  -all -asynchronous -logically_exclusive -physically_exclusive
remove_clock_latency  -early -fall -late -max -min -rise -source
remove_clock_sense  -all -clocks
remove_clock_transition 
remove_clock_uncertainty  -fall -fall_from -fall_to -from -hold -rise -rise_from -rise_to -setup -to
remove_congestion_options  -all
remove_constraint  -all -all_sdc
remove_cts_scenario 
remove_data_check  -clock -fall_from -fall_to -from -hold -rise_from -rise_to -setup -to
remove_design  -all -designs -hierarchy -quiet
remove_dft_connect 
remove_dft_design  -all -design_name -type
remove_dft_equivalent_signals 
remove_dft_logic_usage  -test_mode -type
remove_dft_partition 
remove_dft_signal  -hookup_pin -port -test_mode -view
remove_disable_clock_gating_check 
remove_disable_timing  -all_loop_breaking -from -to
remove_dp_int_round 
remove_driving_cell 
remove_fanout_load 
remove_from_collection 
remove_from_rp_group  -hierarchy -instance -keepout -leaf
remove_generated_clock  -all
remove_ideal_latency  -all -fall -max -min -rise
remove_ideal_net 
remove_ideal_network  -all
remove_ideal_transition  -all -fall -max -min -rise
remove_ignored_layers  -all -max_routing_layer -min_routing_layer
remove_input_delay  -clock -clock_fall -fall -level_sensitive -max -min -rise
remove_isolate_ports 
remove_isolation_cell  -force -object_list
remove_level_shifters  -force
remove_license 
remove_multibit 
remove_net  -all -only_physical
remove_operand_isolation  -from -to
remove_output_delay  -clock -clock_fall -fall -level_sensitive -max -min -rise
remove_pass_directories 
remove_pin_map 
remove_pin_name_synonym  -all
remove_port 
remove_power_domain  -all
remove_preferred_routing_direction  -layers
remove_propagated_clock 
remove_qor_snapshot  -clock_tree -congestion -constraint -name -power -route -timing
remove_rp_group_options  -cts_option -ignore -psynopt_option -route_opt_option -x_offset -y_offset
remove_rp_groups  -all -hierarchy -quiet
remove_rtl_load  -all
remove_scaling_lib_group  -object_list
remove_scan_group 
remove_scan_link  -test_mode
remove_scan_path  -chain -test_mode -view
remove_scan_register_type 
remove_scan_replacement 
remove_scan_suppress_toggling 
remove_scenario  -all
remove_sdc  -keep_parasitics
remove_target_library_subset  -object_list -top
remove_test_assume 
remove_test_mode 
remove_test_model  -design
remove_test_point_element  -type
remove_test_protocol  -design -test_mode
remove_unconnected_ports  -blast_buses
remove_user_attribute  -bus -quiet
remove_voltage_area  -all -name
remove_wire_load_min_block_size 
remove_wire_load_model  -max -min
remove_wire_load_selection_group  -max -min
rename 
rename_design  -postfix -prefix -update_links
rename_mw_lib  -from -to
replace_clock_gates  -global -no_hier
replace_synthetic  -ungroup
report_ahfs_options 
report_annotated_check  -nosplit
report_annotated_delay  -cell -net -nosplit -summary
report_annotated_transition  -nosplit
report_app_var  -only_changed_vars -verbose
report_area  -hierarchy -nosplit -physical
report_attribute  -cell -design -hierarchy -instance -net -nosplit -pin -port -reference
report_auto_ungroup  -full -nosplit
report_autofix_configuration  -type
report_autofix_element  -type
report_boundary_cell 
report_boundary_cell_io 
report_bounds  -all -name -verbose
report_bsd_ac_port 
report_bsd_compliance 
report_bsd_configuration 
report_bsd_instruction  -instruction -view
report_bsd_linkage_port 
report_bsd_power_up_reset 
report_buffer_tree  -bottom -break_points -connections -depth -from -hierarchy -left -net -nosplit -physical -right -top
report_buffer_tree_qor  -from
report_bus  -nosplit
report_cache  -accessed_beyond -accessed_since -design_lib -directory -implementation -larger -model_only -module -netlist_only -operating_conditions -parameters -smaller -sort_cache_key -sort_largest -sort_oldest -statistics -tech_lib -wire_load
report_case_analysis  -all -nosplit
report_cell  -connections -nosplit -only_physical -physical -significant_digits -verbose
report_check_library_options  -default -logic -logic_vs_physical -physical
report_clock  -attributes -groups -nosplit -scenario -skew
report_clock_gating  -gated -gating_elements -multi_stage -no_hier -nosplit -only -physical -structure -style -ungated -verbose
report_clock_gating_check  -nosplit -significant_digits
report_clock_timing  -attributes -capacitance -capture -clock -fall -from -from_clock -greater_than -hold -include_uncertainty_in_skew -launch -lesser_than -max -min -nets -nosplit -nworst -physical -rise -setup -show_clocks -significant_digits -slack_lesser_than -to -to_clock -type -verbose
report_clock_tree  -all_drc_violators -clock_trees -drc_violators -exceptions -from -high_fanout_net -level_info -nosplit -operating_condition -partial_structure_within_exceptions -settings -show_all_sinks -structure -summary -to
report_compile_options  -nosplit
report_congestion 
report_congestion_options  -all
report_constraint  -all_violators -cell_degradation -connection_class -critical_range -max_area -max_capacitance -max_delay -max_dynamic_power -max_fanout -max_leakage_power -max_net_length -max_toggle_rate -max_total_power -max_transition -min_capacitance -min_delay -min_porosity -multiport_net -nosplit -scenario -significant_digits -verbose
report_crpr  -from -from_clock -hold -setup -significant_digits -to -to_clock
report_delay_calculation  -crosstalk -from -from_fall_transition -from_rise_transition -max -min -nosplit -to
report_delay_estimation_options 
report_design  -nosplit -physical
report_design_lib  -architectures -designs -libraries -packages
report_dft_clock_controller  -test_mode -view
report_dft_configuration 
report_dft_connect 
report_dft_design  -all -design_name -type
report_dft_drc_rules  -all -cell -violation
report_dft_drc_violations  -rule
report_dft_equivalent_signals 
report_dft_insertion_configuration 
report_dft_logic_usage  -test_mode -type
report_dft_partition 
report_dft_signal  -port -test_mode -type -view
report_direct_power_rail_tie 
report_disable_timing  -nosplit
report_dp_smartgen_options 
report_dw_rp_group_options  -all
report_extraction_options  -scenario
report_fault  -design -exec
report_fsm  -nosplit
report_hierarchy  -full -noleaf -nosplit
report_ideal_network  -cell -load_pin -net -timing
report_ignored_layers 
report_internal_loads  -nosplit
report_isolate_ports  -nosplit
report_isolation_cell  -domain -isolation_strategy -ports -verbose
report_level_shifter  -domain -verbose
report_lib  -all -ccs_recv -char -em -fpga -full_table -k_factors -op_cond_name -operating_condition -pg_pin -power -power_label -routing_rule -rwm -switch -table -timing -timing_arcs -timing_label -user_defined_data -vhdl_name -yield
report_logicbist_configuration  -test_mode
report_mode  -nosplit
report_multibit  -nosplit
report_mw_lib  -mw_reference_library -unit_range
report_name_rules 
report_names  -dont_touch -hierarchy -nosplit -original -rules
report_net  -cell_degradation -connections -max_toggle_rate -min -noflat -nosplit -only_physical -physical -scenario -significant_digits -transition_times -verbose
report_net_changes  -verbose
report_net_characteristics  -all -capacitance -cell_area -cell_pin_count -enclosed -fanout -format -hier_depth -limit -name -net_links -no_split -output -pin_count -port_count -row_height -separator -slack -verbose -weights -wire_length
report_net_fanout  -bound -connections -depth -high_fanout -min -nosplit -physical -threshold -tree -verbose
report_operand_isolation  -all_objects -instances -isolated_objects -no_hier -nosplit -unisolated_objects -verbose
report_operating_conditions  -library -name
report_partitions  -nosplit
report_pass_data  -hierarchy -pass_list
report_path_budget  -all -from -input_pins -max_paths -nets -nosplit -nworst -significant_digits -through -to -transition_time -verbose
report_path_group  -expanded -nosplit -scenario
report_physical_constraints  -pre_route -site_row
report_pin_map 
report_pin_name_synonym  -nosplit
report_pipeline_scan_data_configuration 
report_port  -drive -nosplit -only_physical -physical -significant_digits -verbose
report_power  -analysis_effort -cell -cumulative -exclude_boundary_nets -exclude_geq -exclude_leq -flat -hier -hier_level -histogram -include_input_nets -net -nosplit -nworst -only -scenario -sort_mode -verbose
report_power_calculation  -fall -nosplit -path_source -rise -state_condition -verbose
report_power_domain 
report_power_gating  -missing -unconnected
report_power_pin_info 
report_power_switch  -verbose
report_preferred_routing_direction 
report_pst  -column_space -compress -derived -power_nets -scope -significant_digits -trace_name -width
report_qor  -scenario -significant_digits
report_qor_snapshot  -clock_tree -congestion -constraint -name -power -route -timing
report_reference  -hierarchy -nosplit
report_resources  -hierarchy -nosplit
report_retention_cell  -domain -retention_strategy -verbose
report_rp_group_options 
report_saif  -annotated_flag -flat -hier -missing -only -rtl_saif -type
report_scan_chain 
report_scan_compression_configuration 
report_scan_configuration  -test_mode
report_scan_group 
report_scan_link  -test_mode
report_scan_path  -cell -chain -test_mode -view
report_scan_register_type 
report_scan_replacement 
report_scan_state 
report_scan_suppress_toggling 
report_scenarios 
report_supply_net  -include_exception
report_supply_port 
report_synlib 
report_target_library_subset  -object_list -top
report_test_assume 
report_test_model  -design
report_test_point_element  -type
report_testability_configuration  -type
report_threshold_voltage_group  -verbose
report_timing  -attributes -capacitance -crosstalk_delta -delay -derate -enable_preset_clear_arcs -from -greater_path -group -input_pins -justify -lesser_path -loops -max_paths -nets -nosplit -nworst -path -physical -scenario -significant_digits -slack_greater_than -slack_lesser_than -sort_by -temperature -through -to -trace_latch_borrow -transition_time -true -true_threshold -voltage
report_timing_derate  -include_inherited -nosplit -scenario
report_timing_requirements  -attributes -expanded -fall_from -fall_through -fall_to -from -ignored -nosplit -rise_from -rise_through -rise_to -through -to
report_tlu_plus_files  -scenario
report_transitive_fanin  -nosplit -to
report_transitive_fanout  -clock_tree -from -nosplit
report_ultra_optimization 
report_units 
report_use_test_model 
report_voltage_area  -all -name -nosplit -verbose
report_wire_load  -design -libraries -name -nosplit
report_wrapper_configuration 
reset_autofix_configuration  -type
reset_autofix_element  -type
reset_bsd_configuration 
reset_clock_gate_latency  -clock
reset_design 
reset_dft_clock_controller  -test_mode
reset_dft_configuration 
reset_dft_drc_rules  -cell -violation
reset_dft_insertion_configuration 
reset_logicbist_configuration  -test_mode
reset_mode 
reset_path  -fall -fall_from -fall_through -fall_to -from -hold -rise -rise_from -rise_through -rise_to -setup -through -to
reset_physical_constraints 
reset_pipeline_scan_data_configuration 
reset_scan_compression_configuration 
reset_scan_configuration  -test_mode
reset_switching_activity  -all -max_toggle_rate -switching_activity -verbose
reset_test_mode 
reset_testability_configuration  -type
reset_timing_derate 
reset_wrapper_configuration 
return 
rewire_clock_gating  -balance_fanout -gated_objects -gating_cell -undo -verbose
rp_create_cts_groups 
rp_group_inclusions 
rp_group_instantiations 
rp_group_references  -instance -leaf
rtl2saif  -design -output
saif_map  -add_name -clear_name -columns -create_map -end -get_name -get_object_names -hierarchical -hsep -input -instances -inverted -missing_rtl -no_hierarchical -non_verbose -nosplit -preview -read_map -remove_name -report -reset -review -rtl_summary -set_name -sort -source_instance -start -target_instance -type -verbose -write_map
save_upf 
scan 
seek 
set 
set_active_scenarios  -all
set_ahfs_options  -constant_nets -default -default_reference -enable_port_punching -hf_threshold -mf_threshold -no_port_punching -no_port_punching -port_map_file -preserve_boundary_phase -remove_effort
set_always_on_strategy  -cell_type -object_list
set_annotated_check  -clock -fall -from -hold -nochange_high -nochange_low -recovery -removal -rise -setup -to -worst
set_annotated_delay  -cell -fall -from -load_delay -max -min -net -rise -to -worst
set_annotated_transition  -fall -max -min -rise
set_app_var  -default
set_aspect_ratio 
set_attribute  -bus -quiet -type
set_auto_disable_drc_nets  -all -clock -constant -default -none -scan
set_autofix_configuration  -control_signal -exclude_elements -fix_data -fix_latch -include_elements -method -test_data -type
set_autofix_element  -control_signal -fix_data -fix_latch -method -test_data -type
set_balance_registers  -design
set_boundary_cell  -class -core_cells -design -function -name -ports -register_io_implementation -safe_state -share -type -use_dedicated_wrapper_clock
set_boundary_cell_io  -access -cell -type
set_boundary_optimization 
set_bsd_ac_port  -port_list
set_bsd_compliance  -name -pattern
set_bsd_configuration  -asynchronous_reset -check_pad_designs -control_cell_max_fanout -default_package -ieee1149.1_1993 -instruction_encoding -ir_width -std -style
set_bsd_instruction  -capture_value -clock_cycles -code -excluded_bsr_condition -high -input_clock_condition -internal_scan -low -output_condition -private -register -signature -time -view
set_bsd_linkage_port  -port_list
set_bsd_power_up_reset  -active -cell_name -delay -reset_pin_name
set_case_analysis 
set_cell_degradation 
set_cell_internal_power  -delete_all
set_cell_location  -coordinates -fixed -orientation
set_check_library_options  -all -antenna -bus_delimiter -cell_area -cell_footprint -compare -drc -logic -logic_vs_physical -mcmm -phys_property -physical -physical_only_cell -rectilinear_cell -reset -routeability -same_name_cell -scaling -signal_em -tech -tech_consistency -tolerance -upf -validate -view_comparison
set_cle_options  -beep -defaults -mode
set_clock_gate_latency  -clock -fanout_latency -overwrite -stage
set_clock_gating_check  -fall -high -hold -low -rise -setup
set_clock_gating_registers  -exclude_instances -include_instances -undo
set_clock_gating_style  -control_point -control_signal -gicg_neg_auto -gicg_neg_cell -gicg_pos_auto -gicg_pos_cell -hold -max_fanout -minimum_bitwidth -negative_edge_logic -no_sharing -num_stages -observation_logic_depth -observation_point -positive_edge_logic -sequential_cell -setup
set_clock_groups  -allow_paths -asynchronous -group -logically_exclusive -name -physically_exclusive
set_clock_latency  -clock -early -fall -late -max -min -rise -source
set_clock_sense  -clocks -negative -positive -pulse -stop_propagation
set_clock_transition  -fall -max -min -rise
set_clock_uncertainty  -fall -fall_from -fall_to -from -hold -rise -rise_from -rise_to -setup -to
set_combinational_type  -replacement_gate
set_compile_directives  -constant_propagation -critical_path_resynthesis -delete_unloaded_gate -local_optimization
set_compile_partitions  -all -auto -designs -force -level -no_reset
set_congestion_options  -availability -coordinate -layer -max_util
set_connection_class 
set_context_margin  -max -min -percent -relax
set_cost_priority  -default -delay -design_rules -firm_area_limit -min_delay
set_critical_range 
set_cts_scenario 
set_current_command_mode  -command -mode
set_data_check  -clock -fall_from -fall_to -from -hold -rise_from -rise_to -setup -to
set_datapath_optimization_effort 
set_default_drive  -fall -max -min -none -rise
set_default_driving_cell  -dont_scale -fall -from_pin -lib_cell -library -multiply_by -no_design_rule -none -pin -rise
set_default_fanout_load  -none
set_default_input_delay  -none
set_default_load  -max -min -none -pin_load -wire_load
set_default_output_delay  -none
set_delay_calculation  -arnoldi -clock_arnoldi -elmore
set_delay_estimation_options  -default -max_unit_horizontal_capacitance -max_unit_horizontal_capacitance_scaling_factor -max_unit_horizontal_resistance -max_unit_horizontal_resistance_scaling_factor -max_unit_vertical_capacitance -max_unit_vertical_capacitance_scaling_factor -max_unit_vertical_resistance -max_unit_vertical_resistance_scaling_factor -max_via_resistance -max_via_resistance_scaling_factor -min_unit_horizontal_capacitance -min_unit_horizontal_capacitance_scaling_factor -min_unit_horizontal_resistance -min_unit_horizontal_resistance_scaling_factor -min_unit_vertical_capacitance -min_unit_vertical_capacitance_scaling_factor -min_unit_vertical_resistance -min_unit_vertical_resistance_scaling_factor -min_via_resistance -min_via_resistance_scaling_factor
set_design_license  -dont_show -limited -quiet
set_design_top 
set_dft_clock_controller  -ateclocks -cell_name -chain_count -cycles_per_clock -design_name -pllclocks -test_mode_port
set_dft_configuration  -boundary -bsd -clock_controller -connect_clock_gating -control_points -fix_bidirectional -fix_bus -fix_clock -fix_reset -fix_set -fix_xpropagation -logicbist -mode_decoding_style -observe_points -pipeline_scan_data -scan -scan_compression -wrapper
set_dft_connect  -exclude -source -target -type
set_dft_drc_configuration  -allow_se_set_reset_fix -assume_pi_scan -assume_po_scan -clock_gating_init_cycles -internal_pins -pll_bypass -static_x_analysis -use_test_mode -use_test_model
set_dft_drc_rules  -cell -error -ignore -warning
set_dft_equivalent_signals 
set_dft_insertion_configuration  -map_effort -preserve_design_name -route_scan_clock -route_scan_enable -route_scan_serial -synthesis_optimization -unscan
set_dft_logic_usage  -test_mode -type -usage
set_dft_signal  -active_state -associated_clock -associated_internal_clocks -ate_clock -connect_to -ctrl_bits -differential_clock -hookup_pin -hookup_sense -internal_clocks -period -pll_clock -port -test_mode -timing -type -usage -view
set_direct_power_rail_tie 
set_disable_clock_gating_check 
set_disable_timing  -from -restore -to
set_domain_supply_net  -primary_ground_net -primary_power_net
set_dont_retime 
set_dont_touch 
set_dont_touch_network  -no_propagate
set_dont_use  -power
set_dp_int_round 
set_dp_smartgen_options  -4to2_compressor_cell -adder_radix -all_options -booth_cell -booth_encoding -booth_mux_based -booth_radix8 -bounded_fanout_adder -carry_select_adder_cell -cond_sum_adder -half_subtractor_cell -hybrid_adder -inv_adder_cell -ling_adder -mult_nand_based -mux_based -optimize_for -smart_compare -sop2pos_transformation -tp_oper_sel -tp_opt_tree
set_drive  -fall -max -min -rise
set_driving_cell  -cell -dont_scale -fall -from_pin -input_transition_fall -input_transition_rise -lib_cell -lib_cell -library -multiply_by -no_design_rule -none -pin -please -rise
set_dw_rp_group_options  -alignment -bit_height -column_width -instance -orientation -rp_optimization -size_only -utilization -x_offset -y_offset
set_equal 
set_extraction_options  -default -max_process_scale -min_process_scale
set_false_path  -fall -fall_from -fall_through -fall_to -from -hold -reset_path -rise -rise_from -rise_through -rise_to -setup -through -to
set_fanout_load 
set_fix_hold 
set_fix_multiple_port_nets  -all -buffer_constants -constants -default -feedthroughs -outputs
set_flatten  -design -effort -minimize -phase -quiet
set_fsm_encoding 
set_fsm_encoding_style 
set_fsm_minimize 
set_fsm_order 
set_fsm_preserve_state 
set_fsm_state_vector 
set_fuzzy_query_options  -bus_name_notations -class -hierarchical_separators -regsub -regsub_cumulative -reset -show -verbose
set_ideal_latency  -fall -max -min -rise
set_ideal_net 
set_ideal_network  -dont_care_placement -no_propagate
set_ideal_transition  -fall -max -min -rise
set_ignored_layers  -max_routing_layer -min_routing_layer -rc_congestion_ignored_layers
set_impl_priority  -priority -set_id
set_implementation  -check_impl
set_input_delay  -add_delay -clock -clock_fall -fall -level_sensitive -max -min -network_latency_included -rise -source_latency_included
set_input_transition  -fall -max -min -rise
set_isolate_ports  -driver -force -type
set_isolation  -applies_to -clamp_value -domain -elements -isolation_ground_net -isolation_power_net -no_isolation
set_isolation_control  -domain -isolation_sense -isolation_signal -location
set_leakage_power_model  -mvth_weights -reset -type
set_level_shifter  -applies_to -domain -elements -location -no_shift -rule -threshold
set_level_shifter_strategy  -location -rule
set_level_shifter_threshold  -percent -voltage
set_lib_attribute 
set_libcell_dimensions  -cell -height -width
set_libpin_location  -cell -coordinate -pin
set_load  -max -min -pin_load -subtract_pin_load -wire_load
set_local_link_library 
set_logic_dc 
set_logic_one 
set_logic_zero 
set_logicbist_configuration  -auto -balance_bist_segments -bist_ready -codec_count -codec_insertion -integration -invert_prpg_clock -max_chain_length -max_pattern_count -prpg_length -prpg_shadow_si -test_mode -type
set_map_only 
set_max_area  -ignore_tns
set_max_capacitance 
set_max_delay  -fall -fall_from -fall_through -fall_to -from -group_path -reset_path -rise -rise_from -rise_through -rise_to -through -to
set_max_dynamic_power 
set_max_fanout 
set_max_leakage_power 
set_max_lvth_percentage  -lvth_groups -reset
set_max_net_length 
set_max_peak_noise 
set_max_time_borrow 
set_max_total_power 
set_max_transition 
set_max_yield  -max_area_threshold -protect_tns
set_message_info  -id -limit -stop_on
set_message_severity  -names
set_min_capacitance 
set_min_delay  -fall -fall_from -fall_through -fall_to -from -reset_path -rise -rise_from -rise_through -rise_to -through -to
set_min_library  -min_version -none
set_minimize_tree_delay  -design
set_mode 
set_model_drive 
set_model_load 
set_model_map_effort 
set_multibit_options  -default -minimum_width -mode
set_multicycle_path  -end -fall -fall_from -fall_through -fall_to -from -hold -reset_path -rise -rise_from -rise_through -rise_to -setup -start -through -to
set_mw_design  -dont_convert_tech_pdb -max_phys -max_phys -max_tluplus -max_tluplus -min_phys -min_phys -min_tluplus -min_tluplus -nom_tluplus -nom_tluplus -tech_pdb -tf2itf_map -tf2itf_map
set_mw_lib_reference  -mw_reference_library -reference_control_file
set_mw_reference_library 
set_mw_technology_file  -plib -technology
set_noise_slack_range  -max -min -path_group
set_operand_isolation_cell 
set_operand_isolation_scope 
set_operand_isolation_slack  -weight
set_operand_isolation_style  -logic -user_directives -verbose
set_operating_conditions  -analysis_type -library -max -max_library -max_phys -min -min_library -min_phys -object_list
set_opposite 
set_optimize_registers  -async_transform -check_design -clock -design -edge -justification_effort -latch -minimum_period_only -print_critical_loop -sync_transform -verbose
set_output_clock_port_type  -clock -data
set_output_delay  -add_delay -clock -clock_fall -fall -group_path -level_sensitive -max -min -network_latency_included -rise -source_latency_included
set_physical_hierarchy 
set_pin_name_synonym  -force -full_name
set_pipeline_scan_data_configuration  -head_pipeline_clock -head_pipeline_stages -tail_pipeline_clock -tail_pipeline_stages
set_placement_area  -coordinate -fixed -unfixed
set_port_fanout_number 
set_port_location  -append -coordinate -layer_area -layer_name
set_port_side  -side
set_power_prediction  -ct_references
set_prefer  -min
set_preferred_routing_direction  -direction -layers
set_preferred_scenario 
set_propagated_clock 
set_pulse_clock_cell  -type
set_rectilinear_outline  -coordinate
set_register_merging 
set_register_type  -exact -flip_flop -latch
set_related_supply_net  -ground -object_list -power -reset
set_replace_clock_gates  -exclude_cells -falling_edge_clock -include_cells -rising_edge_clock -undo
set_resistance  -max -min
set_resource_allocation 
set_retention  -domain -elements -retention_ground_net -retention_power_net
set_retention_control  -domain -restore_signal -save_signal
set_retention_control_pins  -is_restore_pin -is_save_pin -is_save_restore_pin -library_pin -power_pin_index -type
set_rp_group_options  -alignment -allow_keepout_over_tapcell -ignore -move_effort -pin_align_name -utilization -x_offset -y_offset
set_rtl_load  -capacitance -max -min -resistance
set_scaling_lib_group  -max -min -object_list
set_scan_compression_configuration  -base_mode -chain_count -force_diagnosis -hybrid -inputs -integration_only -location -max_length -min_power -minimum_compression -outputs -static_x_chain_isolation -synchronize_chains -test_mode -xtolerance
set_scan_configuration  -add_lockup -begin_and_end_with_rising_edge -chain_count -clock_mixing -count_per_domain -create_dedicated_scan_out_ports -create_test_clocks_by_system_clock_domain -domain_based_scan_enable -exact_length -exclude_elements -hierarchical_isolation -insert_terminal_lockup -internal_clocks -lockup_type -max_length -mix_internal_clock_driver -partition -pipeline_fanout_limit -pipeline_scan_enable -power_domain_mixing -preserve_multibit_segment -replace -reuse_mv_cells -shared_scan_in -style -test_mode -voltage_mixing
set_scan_element 
set_scan_group  -access -include_elements -serial_routed
set_scan_link  -test_mode
set_scan_path  -bsd_style -class -complete -dedicated_scan_out -exact_length -head_elements -hookup -include_elements -infer_dft_signals -input_wrapper_cells_only -insert_terminal_lockup -ordered_elements -output_wrapper_cells_only -pipeline_head_registers -pipeline_tail_registers -scan_data_in -scan_data_out -scan_enable -scan_master_clock -scan_slave_clock -tail_elements -test_mode -view
set_scan_register_type  -exact -type
set_scan_replacement  -aux_clock_lssd -clocked_scan -combinational -lssd -multiplexed_flip_flop -nonscan
set_scan_state 
set_scan_suppress_toggling  -include_elements
set_scenario_options  -hold_only -leakage_only
set_scope 
set_size_only  -all_instances
set_structure  -boolean -boolean_effort -design -timing
set_svf  -append -off
set_switching_activity  -clock -hier -instances -path_dep -period -rise_ratio -select -state_dep -static_probability -toggle_rate -verbose
set_synlib_dont_get_license 
set_tap_elements  -state_cells
set_target_library_subset  -milkyway_reflibs -object_list -top
set_test_assume 
set_test_point_element  -clock_signal -control_signal -power_saving -scan_source_or_sink -scan_test_point_enable -source_or_sink -test_point_enable -test_points_per_source_or_sink -test_points_per_test_point_enable -type
set_test_target  -cores -purpose -test_mode
set_testability_configuration  -clock_signal -clock_type -control_signal -max_additional_logic_area -max_test_points -power_saving -test_points_per_scan_cell -type
set_timing_derate  -cell_check -cell_delay -clock -data -early -late -max -min -net_delay
set_timing_ranges  -library
set_tlu_plus_files  -max_emulation_tluplus -max_tluplus -min_emulation_tluplus -min_tluplus -tech2itf_map
set_transform_for_retiming 
set_true_delay_case_analysis 
set_ultra_optimization  -force -no_auto_dwlib
set_unconnected 
set_ungroup 
set_unix_variable 
set_user_attribute  -bus -quiet
set_user_budget  -from -percent -to
set_utilization 
set_voltage  -min -object_list
set_vsdc  -append -off
set_wire_load_min_block_size 
set_wire_load_mode 
set_wire_load_model  -library -max -min -name
set_wire_load_selection_group  -library -max -min
set_wrapper_configuration  -chain_count -class -core -dedicated_cell_type -dedicated_design_name -delay_test -input_shift_enable -max_length -mix_cells -output_shift_enable -register_io_implementation -safe_state -shared_cell_type -shared_design_name -style -use_dedicated_wrapper_clock
set_zero_interconnect_delay_mode 
setenv 
sh 
sh_list_key_bindings  -nosplit
shell_is_in_topographical_mode 
shell_is_in_upf_mode 
shell_is_in_xg_mode 
simplify_constants  -boundary_optimization
size_cell 
sizeof_collection 
socket 
sort_collection  -descending
source  -continue_on_error -echo -verbose
split 
start_gui  -- -file -no_windows
stop_gui 
string  bytelength compare equal first index is last length map match range repeat replace tolower totitle toupper trim trimleft trimright wordend wordstart
sub_designs_of  -dt_only -hierarchy -in_partition -multiple_instances -names_only -ndt_only -partition_only -single_instances
sub_instances_of  -dt_only -hierarchy -in_partition -master_instance -names_only -ndt_only -of_references -partition_only
subst 
suppress_message 
switch  -exact -glob -regexp
syntax_check 
tclPkgSetup 
tclPkgUnknown 
tcl_findLibrary 
tell 
then 
time 
tk_chooseColor 
tk_chooseDirectory 
tk_getOpenFile 
tk_getSaveFile 
tk_menuSetFocus 
tk_messageBox 
tk_popup 
tk_textCopy 
tk_textCut 
tk_textPaste 
trace 
translate  -preserve_structure
unalias 
ungroup  -all -all_instances -flatten -force -prefix -simple_names -small -soft -start_level
uniquify  -base_name -cell -dont_skip_empty_designs -force -new_name -reference
unset 
unsuppress_message 
update 
update_bounds  -add -name -remove
update_lib  -no_warnings -overwrite -permanent
update_timing 
uplevel 
upvar 
use_test_model  -false -true
variable 
vwait 
which 
while 
win_select_objects  -again_at -at -create_slct_buses -index -intersect -line -radius -root -slct_targets -slct_targets_operation -within
win_set_filter  -class -filter -layer -level
win_set_select_class  -all
write  -donot_expand_dw -format -hierarchy -library -modified -names_file -no_implicit -output -scenarios
write_app_var  -all -file -only_changed_vars
write_bsdl  -effort -naming_check -output
write_compile_script  -absolute_paths -destination -hierarchy -no_reports -refining -update
write_design_lib_paths  -dc_setup -filename
write_dw_rp_group  -all -hierarchy -output
write_environment  -cells -constraints_only -designs -environment_only -format -no_lib_info -output -suffix
write_file  -donot_expand_dw -format -hierarchy -library -modified -names_file -no_implicit -output -scenarios
write_lib  -compress -format -macro_only -names_file -output
write_link_library  -full_path_lib_names -nosplit -output -target
write_makefile  -absolute_paths -bsubargs -dependencies -destination -lsf -target -update
write_milkyway  -output -overwrite -scenario
write_mw_lib_files  -output -plib -reference_control_file -technology
write_parasitics  -format -min -output -ratio -script
write_partition  -destination -format -hierarchy -type
write_partition_constraints  -destination -hierarchy -update
write_physical_constraints  -output -pre_route -site_row
write_physical_script  -mpc -nosplit -output
write_rp_groups  -all -create -hierarchy -include -instance -keepout -leaf -nosplit -output -quiet
write_rtl_load  -format -output
write_saif  -exclude_sdpd -instances -no_hier -output -propagated -rtl
write_scan_def  -expand_elements -output
write_script  -format -full_path_lib_names -hierarchy -include -no_annotated_check -no_annotated_delay -no_cg -nosplit -output
write_sdc  -nosplit -version
write_sdf  -instance -significant_digits -version
write_test  -format -output
write_test_model  -design -format -inclusive -names -output
write_test_protocol  -design -instruction -names -output -pll_bypass -test_mode
