[2025-09-16 23:32:57] START suite=qualcomm_srv trace=srv75_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv75_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000003 cycles: 2638897 heartbeat IPC: 3.789 cumulative IPC: 3.789 (Simulation time: 00 hr 00 min 35 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 5065336 heartbeat IPC: 4.121 cumulative IPC: 3.948 (Simulation time: 00 hr 01 min 09 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 5065336 cumulative IPC: 3.948 (Simulation time: 00 hr 01 min 09 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 5065336 cumulative IPC: 3.948 (Simulation time: 00 hr 01 min 09 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 13208200 heartbeat IPC: 1.228 cumulative IPC: 1.228 (Simulation time: 00 hr 02 min 09 sec)
Heartbeat CPU 0 instructions: 40000005 cycles: 21495540 heartbeat IPC: 1.207 cumulative IPC: 1.217 (Simulation time: 00 hr 03 min 10 sec)
Heartbeat CPU 0 instructions: 50000005 cycles: 29730518 heartbeat IPC: 1.214 cumulative IPC: 1.216 (Simulation time: 00 hr 04 min 15 sec)
Heartbeat CPU 0 instructions: 60000008 cycles: 37906215 heartbeat IPC: 1.223 cumulative IPC: 1.218 (Simulation time: 00 hr 05 min 17 sec)
Heartbeat CPU 0 instructions: 70000011 cycles: 46261586 heartbeat IPC: 1.197 cumulative IPC: 1.214 (Simulation time: 00 hr 06 min 27 sec)
Heartbeat CPU 0 instructions: 80000011 cycles: 54505836 heartbeat IPC: 1.213 cumulative IPC: 1.214 (Simulation time: 00 hr 07 min 32 sec)
Heartbeat CPU 0 instructions: 90000011 cycles: 62862632 heartbeat IPC: 1.197 cumulative IPC: 1.211 (Simulation time: 00 hr 08 min 33 sec)
Heartbeat CPU 0 instructions: 100000012 cycles: 71118450 heartbeat IPC: 1.211 cumulative IPC: 1.211 (Simulation time: 00 hr 09 min 36 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv75_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000016 cycles: 79512934 heartbeat IPC: 1.191 cumulative IPC: 1.209 (Simulation time: 00 hr 10 min 44 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 82844719 cumulative IPC: 1.207 (Simulation time: 00 hr 11 min 53 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 82844719 cumulative IPC: 1.207 (Simulation time: 00 hr 11 min 53 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv75_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.207 instructions: 100000000 cycles: 82844719
CPU 0 Branch Prediction Accuracy: 91.67% MPKI: 14.7 Average ROB Occupancy at Mispredict: 28.16
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.2705
BRANCH_INDIRECT: 0.4198
BRANCH_CONDITIONAL: 12.38
BRANCH_DIRECT_CALL: 0.6788
BRANCH_INDIRECT_CALL: 0.5069
BRANCH_RETURN: 0.4372


====Backend Stall Breakdown====
ROB_STALL: 218950
LQ_STALL: 0
SQ_STALL: 515622


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 113.64336
REPLAY_LOAD: 83.68508
NON_REPLAY_LOAD: 17.050182

== Total ==
ADDR_TRANS: 16251
REPLAY_LOAD: 15147
NON_REPLAY_LOAD: 187552

== Counts ==
ADDR_TRANS: 143
REPLAY_LOAD: 181
NON_REPLAY_LOAD: 11000

cpu0->cpu0_STLB TOTAL        ACCESS:    1745800 HIT:    1740436 MISS:       5364 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1745800 HIT:    1740436 MISS:       5364 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 187 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    7594146 HIT:    6693391 MISS:     900755 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    6153336 HIT:    5412426 MISS:     740910 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     532972 HIT:     392171 MISS:     140801 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     898230 HIT:     887766 MISS:      10464 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       9608 HIT:       1028 MISS:       8580 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 38.97 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14447651 HIT:    8129112 MISS:    6318539 MSHR_MERGE:    1531988
cpu0->cpu0_L1I LOAD         ACCESS:   14447651 HIT:    8129112 MISS:    6318539 MSHR_MERGE:    1531988
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.29 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29853995 HIT:   26579229 MISS:    3274766 MSHR_MERGE:    1365360
cpu0->cpu0_L1D LOAD         ACCESS:   16849587 HIT:   15150467 MISS:    1699120 MSHR_MERGE:     332310
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   12993380 HIT:   11427352 MISS:    1566028 MSHR_MERGE:    1033040
cpu0->cpu0_L1D TRANSLATION  ACCESS:      11028 HIT:       1410 MISS:       9618 MSHR_MERGE:         10
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 23.08 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12090755 HIT:   10380537 MISS:    1710218 MSHR_MERGE:     862378
cpu0->cpu0_ITLB LOAD         ACCESS:   12090755 HIT:   10380537 MISS:    1710218 MSHR_MERGE:     862378
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.099 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28220739 HIT:   27019498 MISS:    1201241 MSHR_MERGE:     303281
cpu0->cpu0_DTLB LOAD         ACCESS:   28220739 HIT:   27019498 MISS:    1201241 MSHR_MERGE:     303281
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.031 cycles
cpu0->LLC TOTAL        ACCESS:    1095086 HIT:    1026433 MISS:      68653 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     740909 HIT:     714855 MISS:      26054 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     140801 HIT:     102527 MISS:      38274 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     204796 HIT:     204541 MISS:        255 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       8580 HIT:       4510 MISS:       4070 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 124.8 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3160
  ROW_BUFFER_MISS:      65238
  AVG DBUS CONGESTED CYCLE: 3.6
Channel 0 WQ ROW_BUFFER_HIT:       1698
  ROW_BUFFER_MISS:      34556
  FULL:          0
Channel 0 REFRESHES ISSUED:       6903

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       538333       402022        72057         4940
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            2          259          540          242
  STLB miss resolved @ L2C                0          179          219          559          168
  STLB miss resolved @ LLC                0          446          566         2218          867
  STLB miss resolved @ MEM                0            3          302         1895         2317

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             155311        51059      1148698        94864          492
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0          190          195           24
  STLB miss resolved @ L2C                0           85          146           54            3
  STLB miss resolved @ LLC                0          214          308          634           60
  STLB miss resolved @ MEM                0            1           63          243           73
[2025-09-16 23:44:51] END   suite=qualcomm_srv trace=srv75_ap (rc=0)
