Running: C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/SunKim/Documents/Sun/LED/test_isim_beh.exe -prj C:/Users/SunKim/Documents/Sun/LED/test_beh.prj work.test work.glbl 
ISim M.81d (signature 0xcb73ee62)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Analyzing Verilog file \"C:/Users/SunKim/Documents/Sun/LED/test.v\" into library work
WARNING:HDLCompiler:370 - "C:/Users/SunKim/Documents/Sun/LED/test.v" Line 2: Empty port in module declaration
Analyzing Verilog file \"C:/Xilinx/12.4/ISE_DS/ISE//verilog/src/glbl.v\" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 95308 KB
Fuse CPU Usage: 202 ms
Compiling module test
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 2 Verilog Units
Built simulation executable C:/Users/SunKim/Documents/Sun/LED/test_isim_beh.exe
Fuse Memory Usage: 98876 KB
Fuse CPU Usage: 217 ms
