ECHO is off.
ECHO is off.
INFO: [HLS 200-10] Running 'C:/Xilinx/Vitis_HLS/2023.2/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user 'Lenovo' on host 'desktop-s002mtc' (Windows NT_amd64 version 6.2) on Tue Aug 05 18:42:50 +0330 2025
INFO: [HLS 200-10] In directory 'C:/Users/Lenovo/Desktop/shayan/QNN/hls'
INFO: [HLS 200-2053] The vitis_hls executable is being deprecated. Consider using vitis-run --mode hls --tcl
Sourcing Tcl script 'C:/Users/Lenovo/Desktop/shayan/QNN/hls/snn/solution1/export.tcl'
INFO: [HLS 200-1510] Running: source C:/Users/Lenovo/Desktop/shayan/QNN/hls/snn/solution1/export.tcl
INFO: [HLS 200-1510] Running: open_project snn 
INFO: [HLS 200-10] Opening project 'C:/Users/Lenovo/Desktop/shayan/QNN/hls/snn'.
INFO: [HLS 200-1510] Running: set_top SNN 
INFO: [HLS 200-1510] Running: add_files snn.cpp 
INFO: [HLS 200-10] Adding design file 'snn.cpp' to the project
INFO: [HLS 200-1510] Running: add_files weights.cpp 
INFO: [HLS 200-10] Adding design file 'weights.cpp' to the project
INFO: [HLS 200-1510] Running: add_files weights.h 
INFO: [HLS 200-10] Adding design file 'weights.h' to the project
INFO: [HLS 200-1510] Running: add_files -tb labels.txt -cflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'labels.txt' to the project
INFO: [HLS 200-1510] Running: add_files -tb spikes.txt -cflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'spikes.txt' to the project
INFO: [HLS 200-1510] Running: add_files -tb testbench.cpp -cflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'testbench.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution 'C:/Users/Lenovo/Desktop/shayan/QNN/hls/snn/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 30ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu9p-fsgd2104-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=30
INFO: [HLS 200-1510] Running: set_part xcvu9p-fsgd2104-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 30 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 30 
INFO: [HLS 200-1510] Running: source ./snn/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name SNN SNN 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
ECHO is off.
ECHO is off.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 455.996 ; gain = 182.512
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'SNN_faddfsub_32ns_32ns_32_2_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'SNN_faddfsub_32ns_32ns_32_2_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'SNN_faddfsub_32ns_32ns_32_2_full_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'SNN_fcmp_32ns_32ns_1_1_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'SNN_fcmp_32ns_32ns_1_1_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'SNN_fcmp_32ns_32ns_1_1_no_dsp_1_ip'...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Tue Aug  5 18:43:35 2025...
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...

C:\Users\Lenovo\Desktop\shayan\QNN\hls\snn\solution1\impl\verilog>C:/Xilinx/Vivado/2023.2/bin/vivado  -mode batch -source run_vivadosyn.tcl   || exit $? 
ECHO is off.
ECHO is off.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source run_vivadosyn.tcl
# source ./settings.tcl
## set top_module SNN
## set language verilog
## set family virtexuplus
## set device xcvu9p
## set package -fsgd2104
## set speed -2L-e
## set clock ap_clk
## set fsm_ext "off"
## set add_io_buffers false ;
# source -notrace ./extraction.tcl
# set vivado_proj_name project
# set vivado_proj_dir .
# set target_device "${device}${package}${speed}"
# set target_clk_period_ns "30"
# set target_clk_freq_hz [expr {floor(1000 / $target_clk_period_ns) * 1000000}]
# set ip_vlnv xilinx.com:hls:SNN:1.0
# set ip_repo_path ../ip
# set bd_design_name bd_0
# set bd_inst_name hls_inst
# set bd_props {}
# set has_synth true
# set synth_design_args {-directive sdx_optimization_effort_high}
# set synth_dcp ""
# set synth_props {}
# set has_impl false
# set impl_props {}
# set report_options [dict create]
# dict set report_options report_level 2
# dict set report_options report_max_paths 10
# dict set report_options stdout_hls_reports 1
# dict set report_options stdout_vivado_reports 0
# dict set report_options hls_project snn
# dict set report_options hls_solution solution1
# dict set report_options has_synth $has_synth
# dict set report_options has_impl $has_impl
# dict set report_options vivado_reportbasename $top_module
# dict set report_options vivado_reportdir ./report
# dict set report_options hls_impl_dir ..
# dict set report_options hls_reportdir ../report/$language
# dict set report_options target_clk_period $target_clk_period_ns
# dict set report_options target_device $target_device
# dict set report_options language $language
# dict set report_options clock_name $clock
# dict set report_options error_if_impl_timing_fails false
# dict set report_options bindmodules {SNN_flow_control_loop_pipe_sequential_init SNN_mac_muladd_6ns_10ns_10ns_16_4_1 SNN_faddfsub_32ns_32ns_32_2_full_dsp_1 SNN_fcmp_32ns_32ns_1_1_no_dsp_1 SNN_sparsemux_21_4_32_1_1 SNN_SNN_int_784_all_layers_input_RAM_AUTO_1R1W SNN_SNN_int_784_all_layers_input_6_RAM_AUTO_1R1W SNN_SNN_int_784_all_layers_input_12_RAM_AUTO_1R1W SNN_SNN_int_784_all_layers_hidden_RAM_AUTO_1R1W SNN_SNN_int_784_all_layers_hidden_19_RAM_AUTO_1R1W SNN_SNN_int_784_all_layers_hidden_25_RAM_AUTO_1R1W SNN_fc1_weight_1_ROM_AUTO_1R SNN_all_layers_output_last_update_time_RAM_AUTO_1R1W SNN_all_layers_output_threshold_voltage_RAM_AUTO_1R1W SNN_all_layers_output_current_reset_mechanism_RAM_AUTO_1R1W SNN_fc2_weight_1_0_ROM_AUTO_1R SNN_fc2_weight_1_1_ROM_AUTO_1R SNN_fc2_weight_1_2_ROM_AUTO_1R SNN_fc2_weight_1_3_ROM_AUTO_1R SNN_fc2_weight_1_4_ROM_AUTO_1R SNN_fc2_weight_1_5_ROM_AUTO_1R SNN_fc2_weight_1_6_ROM_AUTO_1R SNN_fc2_weight_1_7_ROM_AUTO_1R SNN_fc2_weight_1_8_ROM_AUTO_1R SNN_fc2_weight_1_9_ROM_AUTO_1R SNN_event_queue_heap_array_scheduled_time_RAM_AUTO_1R1W SNN_event_queue_heap_array_Type_RAM_AUTO_1R1W SNN_event_queue_heap_array_source_neuron_layer_id_RAM_AUTO_1R1W SNN_event_queue_heap_array_source_neuron_id_RAM_AUTO_1R1W SNN_event_queue_heap_array_target_neuron_layer_id_RAM_AUTO_1R1W SNN_event_queue_heap_array_target_neuron_id_RAM_AUTO_1R1W}
# dict set report_options max_module_depth 8
# create_project $vivado_proj_name $vivado_proj_dir -part $target_device -force
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 455.812 ; gain = 181.699
# set_property target_language $language [current_project]
# if { ![file exists $ip_repo_path] } {
#   error "Cannot find packaged HLS IP"
# }
# set_property ip_repo_paths [file normalize $ip_repo_path] [current_project]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Lenovo/Desktop/shayan/QNN/hls/snn/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
# create_bd_design $bd_design_name
Wrote  : <C:\Users\Lenovo\Desktop\shayan\QNN\hls\snn\solution1\impl\verilog\project.srcs\sources_1\bd\bd_0\bd_0.bd> 
# set cell_inst [create_bd_cell -type ip -vlnv $ip_vlnv $bd_inst_name]
# if { [llength $bd_props] } { 
#   set_property -dict $bd_props $cell_inst 
# }
# make_bd_pins_external $cell_inst
# make_bd_intf_pins_external $cell_inst
# set bd_clk_ports [get_bd_ports -filter {TYPE==clk}]
# if { [llength $bd_clk_ports] && $target_clk_freq_hz ne "" } { 
#   set_property CONFIG.FREQ_HZ $target_clk_freq_hz $bd_clk_ports 
# }
# foreach bd_port [get_bd_intf_ports] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# foreach bd_port [get_bd_ports -filter {INTF!=TRUE}] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# set s_axi_addr_width_min 32
WARNING: [BD 5-233] No interface ports matched 'get_bd_intf_ports -filter {MODE == "Slave" && VLNV =~ "xilinx.com:interface:aximm_rtl:*"}'
# foreach bd_port [get_bd_intf_ports -filter {MODE == "Slave" && VLNV =~ "xilinx.com:interface:aximm_rtl:*"}] {
#   set bd_port_addr_width [get_property CONFIG.ADDR_WIDTH $bd_port]
#   if { $bd_port_addr_width < $s_axi_addr_width_min } {
#     puts "INFO: Updating $bd_port CONFIG.ADDR_WIDTH to $s_axi_addr_width_min"
#     set_property CONFIG.ADDR_WIDTH $s_axi_addr_width_min $bd_port
#   }
# }
# set_msg_config -id {[BD 41-1265]} -severity {CRITICAL WARNING} -new_severity {INFO}
# assign_bd_address
Wrote  : <C:\Users\Lenovo\Desktop\shayan\QNN\hls\snn\solution1\impl\verilog\project.srcs\sources_1\bd\bd_0\bd_0.bd> 
Verilog Output written to : C:/Users/Lenovo/Desktop/shayan/QNN/hls/snn/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
Verilog Output written to : C:/Users/Lenovo/Desktop/shayan/QNN/hls/snn/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
Verilog Output written to : C:/Users/Lenovo/Desktop/shayan/QNN/hls/snn/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
make_wrapper: Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 753.637 ; gain = 225.090
# set toprtl [make_wrapper -files [get_files ${bd_design_name}.bd] -top]
# add_files -norecurse $toprtl
# set top_inst_name [file root [file tail $toprtl]]
# puts "Using BD top: $top_inst_name"
Using BD top: bd_0_wrapper
# set xdc_files [glob -nocomplain ./*.xdc]
# if { [llength $xdc_files] } {
#     add_files -fileset constrs_1 -norecurse $xdc_files
# }
# launch_runs synth_1 -scripts_only
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : C:/Users/Lenovo/Desktop/shayan/QNN/hls/snn/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
Verilog Output written to : C:/Users/Lenovo/Desktop/shayan/QNN/hls/snn/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
Verilog Output written to : C:/Users/Lenovo/Desktop/shayan/QNN/hls/snn/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file C:/Users/Lenovo/Desktop/shayan/QNN/hls/snn/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Hardware Definition File C:/Users/Lenovo/Desktop/shayan/QNN/hls/snn/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.hwdef
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 753.637 ; gain = 0.000
# foreach run [get_runs -filter {IS_SYNTHESIS == 1}] {
#   reset_run [get_runs $run]
# }
# set_property XPM_LIBRARIES {XPM_MEMORY XPM_FIFO} [current_project]
# hls_vivado_reports_setup $report_options
TIMESTAMP: HLS-REPORT: initialize report directories: 2025-08-05 18:44:14 +0330
# if { $has_synth || $has_impl } {
#   # synth properties setting
#   set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-mode out_of_context} -objects [get_runs synth_1]
#   set ip_inst [get_ips -quiet ${bd_design_name}*${bd_inst_name}*]
#   if { ![llength $ip_inst] } {
#       error "Cannot find HLS IP instance: ${bd_design_name}*${bd_inst_name}*"
#   }
#   set synth_run [get_runs -filter {IS_SYNTHESIS == 1} ${ip_inst}*]
#   if { ![llength $synth_run] } {
#       error "Cannot find synth run for HLS IP: ${ip_inst}*"
#   }
# 
#   if { [llength $synth_design_args] } {
#       set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value $synth_design_args -objects $synth_run
#   }
# 
#   if { [llength $synth_props] } {
#     set_property -dict $synth_props $synth_run
#   }
# 
#   # launch run synth
#   launch_runs synth_1
#   wait_on_run synth_1
#   # synth reports
#   hls_vivado_reports_synth synth_1 $report_options
#   if { $synth_dcp ne "" } {
#     file mkdir [file dirname $synth_dcp]
#     set run_dcp [glob -nocomplain [get_property DIRECTORY $synth_run]/*.dcp]
#     if { [llength $run_dcp] != 1 } { error "Cannot find single dcp file for run $synth_run" }
#     file copy -force $run_dcp $synth_dcp
#   }
# }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Tue Aug  5 18:44:14 2025] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: C:/Users/Lenovo/Desktop/shayan/QNN/hls/snn/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Tue Aug  5 18:44:14 2025] Launched synth_1...
Run output will be captured here: C:/Users/Lenovo/Desktop/shayan/QNN/hls/snn/solution1/impl/verilog/project.runs/synth_1/runme.log
[Tue Aug  5 18:44:14 2025] Waiting for synth_1 to finish...

ECHO is off.
ECHO is off.
[Tue Aug  5 18:44:29 2025] synth_1 finished
ERROR: [Vivado 12-13638] Failed runs(s) : 'bd_0_hls_inst_0_synth_1'
 'bd_0_hls_inst_0_synth_1' run failed with below errors.
ERROR: [Common 17-345] A valid license was not found for feature 'Synthesis' and/or device 'xcvu9p'. Please run the Vivado License Manager for assistance in determining
which features and devices are licensed for your system.
Resolution: Check the status of your licenses in the Vivado License Manager. For debug help search Xilinx Support for "Licensing FAQ". If you are using a license server, verify that the license server is up and running a version of the xilinx daemon that is compatible with the version of Xilinx software that you are using. Note: Vivado 2021.1 and later versions require upgrading your license server tools to the Flex 11.17.2.0 versions. Please confirm with your license admin that the correct version of the license server tools are installed.

wait_on_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 760.504 ; gain = 6.867
ERROR: [Common 17-39] 'wait_on_runs' failed due to earlier errors.

    while executing
"wait_on_run synth_1"
    invoked from within
"if { $has_synth || $has_impl } {
  # synth properties setting
  set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-mode out_of_context..."
    (file "run_vivadosyn.tcl" line 130)
INFO: [Common 17-206] Exiting Vivado at Tue Aug  5 18:44:30 2025...
ERROR: [HLS 200-478] vivado returned an error 
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 97.442 seconds; current allocated memory: 8.207 MB.
command 'ap_source' returned error code
    while executing
"source C:/Users/Lenovo/Desktop/shayan/QNN/hls/snn/solution1/export.tcl"
    invoked from within
"hls::main C:/Users/Lenovo/Desktop/shayan/QNN/hls/snn/solution1/export.tcl"
    ("uplevel" body line 1)
    invoked from within
"uplevel 1 hls::main {*}$newargs"
    (procedure "hls_proc" line 16)
    invoked from within
"hls_proc [info nameofexecutable] $argv"
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 1 seconds. Total elapsed time: 103.251 seconds; peak allocated memory: 135.129 MB.
