// Seed: 3479639378
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  assign module_2.id_0 = 0;
  inout wire id_1;
endmodule
module module_1 #(
    parameter id_2 = 32'd14,
    parameter id_3 = 32'd61
) (
    id_1,
    _id_2,
    _id_3
);
  inout wire _id_3;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1
  );
  inout wire _id_2;
  inout wire id_1;
  wire [id_2 : id_3  -  -1] id_4;
endmodule
module module_2 (
    output uwire id_0,
    output tri1  id_1
);
  logic id_3 = 1'b0 == "";
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3
  );
  assign id_3 = 1;
  assign id_3 = -1'b0;
endmodule
