$date
	Fri Nov 07 19:25:10 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_fake_mem $end
$var wire 32 ! data_out [31:0] $end
$var parameter 32 " ADDR_WIDTH $end
$var parameter 32 # CLK_PERIOD $end
$var parameter 32 $ DATA_WIDTH $end
$var parameter 32 % MEM_DEPTH $end
$var reg 1 & clk $end
$var reg 8 ' program_counter [7:0] $end
$var reg 1 ( rst_n $end
$var reg 1 ) wr_en $end
$var integer 32 * error_count [31:0] $end
$var integer 32 + output_file [31:0] $end
$var integer 32 , test_count [31:0] $end
$scope module DUT $end
$var wire 1 & clk $end
$var wire 8 - program_counter [7:0] $end
$var wire 1 ( rst_n $end
$var wire 1 ) wr_en $end
$var parameter 32 . ADDR_WIDTH $end
$var parameter 32 / DATA_WIDTH $end
$var parameter 32 0 MEM_DEPTH $end
$var reg 32 1 data_out [31:0] $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 2 i [31:0] $end
$upscope $end
$scope task test_read $end
$var reg 8 3 addr [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100000000 0
b1000 /
b1000 .
b100000000 %
b1000 $
b1010 #
b1000 "
$end
#0
$dumpvars
bx 3
bx 2
b0 1
b0 -
b0 ,
b10000000000000000000000000000011 +
b0 *
0)
0(
b0 '
0&
b0 !
$end
#5000
1&
#10000
0&
#15000
1&
#20000
0&
#25000
1&
#30000
0&
#35000
1&
#40000
0&
#45000
1&
#50000
0&
1(
#55000
1&
#60000
0&
1)
b1 ,
b0 3
#65000
b10000001000000011 !
b10000001000000011 1
1&
#70000
0&
b100 '
b100 -
b10 ,
b100 3
#75000
b100000001010000011000000111 !
b100000001010000011000000111 1
1&
#80000
0&
b1000 '
b1000 -
b11 ,
b1000 3
#85000
b1000000010010000101000001011 !
b1000000010010000101000001011 1
1&
#90000
0&
b1100 '
b1100 -
b100 ,
b1100 3
#95000
b1100000011010000111000001111 !
b1100000011010000111000001111 1
1&
#100000
0&
b10000 '
b10000 -
b101 ,
b10000 3
#105000
b10000000100010001001000010011 !
b10000000100010001001000010011 1
1&
#110000
0&
b100000 '
b100000 -
b110 ,
b100000 3
#115000
b100000001000010010001000100011 !
b100000001000010010001000100011 1
1&
#120000
0&
b1000000 '
b1000000 -
b111 ,
b1000000 3
#125000
b1000000010000010100001001000011 !
b1000000010000010100001001000011 1
1&
#130000
0&
b1100000 '
b1100000 -
b1000 ,
b1100000 3
#135000
b1100000011000010110001001100011 !
b1100000011000010110001001100011 1
1&
#140000
0&
b10000000 '
b10000000 -
b1001 ,
b10000000 3
#145000
b11111111111111101111110111111100 !
b11111111111111101111110111111100 1
1&
#150000
0&
b11000000 '
b11000000 -
b1010 ,
b11000000 3
#155000
b10111111101111101011110110111100 !
b10111111101111101011110110111100 1
1&
#160000
0&
b11111100 '
b11111100 -
b1011 ,
b11111100 3
#165000
b10000011100000101000000110000000 !
b10000011100000101000000110000000 1
1&
#170000
0&
b0 '
b0 -
0)
#175000
1&
#180000
0&
b0 2
1)
#185000
b10000001000000011 !
b10000001000000011 1
1&
#190000
0&
b1000 '
b1000 -
b1000 2
#195000
b1000000010010000101000001011 !
b1000000010010000101000001011 1
1&
#200000
0&
b10000 '
b10000 -
b10000 2
#205000
b10000000100010001001000010011 !
b10000000100010001001000010011 1
1&
#210000
0&
b11000 2
#215000
1&
#220000
0&
#225000
1&
#230000
0&
#235000
1&
#240000
0&
#245000
1&
#250000
0&
#255000
1&
#260000
0&
