<!DOCTYPE html>
<html>
<head>
	<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
	<meta name="keywords" content="software linguistics, software language engineering, book of knowledge, glossary, academic publications, scientific research, open knowledge, open science"/>
	<title>BibSLEIGH — rtl stem</title>
	<link href="../stuff/bib.css" rel="stylesheet" type="text/css"/>
	<link href='http://fonts.googleapis.com/css?family=Exo+2:400,700,400italic,700italic' rel='stylesheet' type='text/css'>
	<script src="../stuff/jquery.min.js" type="text/javascript"></script>
</head>
<body>
<div class="left">
	<a href="../index.html"><img src="../stuff/bibsleigh.png" alt="BibSLEIGH" title="BibSLEIGH" class="pad"/></a>

	<div class="pad">
		<a href="../index.html"><img src="../stuff/p-corpus.png" alt="BibSLEIGH corpus" title="All papers in the corpus"/></a><br/>
		<a href="../tag/index.html"><img src="../stuff/p-tags.png" alt="BibSLEIGH tags" title="All known tags"/></a><br/>
		<a href="../bundle/index.html"><img src="../stuff/p-bundles.png" alt="BibSLEIGH bundles" title="All selected bundles"/></a><br/>
		<a href="../person/index.html"><img src="../stuff/p-people.png" alt="BibSLEIGH people" title="All contributors"/></a>
	</div>
	<a href="http://creativecommons.org/licenses/by/4.0/" title="CC-BY"><img src="../stuff/cc-by.png" alt="CC-BY"/></a><br/>
	<a href="http://opendatacommons.org/licenses/by/summary/" title="Open Knowledge"><img src="../stuff/open-knowledge.png" alt="Open Knowledge" /></a><br/>
	<a href="http://validator.w3.org/check/referer" title="XHTML 1.0 W3C Rec"><img src="../stuff/xhtml.png" alt="XHTML 1.0 W3C Rec" /></a><br/>
	<a href="http://jigsaw.w3.org/css-validator/check/referer" title="CSS 2.1 W3C CanRec"><img src="../stuff/css.png" alt="CSS 2.1 W3C CanRec" class="pad" /></a><br/>
	<div class="sm">
		<a href="../mailto:vadim@grammarware.net"><img src="../stuff/email.png" alt="email" title="Complain!" /></a>
		<a href="https://twitter.com/intent/tweet?screen_name=grammarware"><img src="../stuff/twitter.png" alt="twitter" title="Mention!" /></a>
	</div>

</div>
<div class="main">
<div class="tbox">
<code>Used together with:</code><hr/><span class="tag"><a href="design.html">design</a></span> (23)
<br/><span class="tag"><a href="verif.html">verif</a></span> (21)
<br/><span class="tag"><a href="base.html">base</a></span> (16)
<br/><span class="tag"><a href="level.html">level</a></span> (16)
<br/><span class="tag"><a href="system.html">system</a></span> (11)
</div>
<h2><span class="ttl">Stem</span> rtl$ (<a href="../words.html">all stems</a>)</h2>
<h3>78 papers:</h3>
<dl class="toc"><dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2015-EspinosaHAAR.html">DAC-2015-EspinosaHAAR</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/correlation.html" title="correlation">#correlation</a></span> <span class="tag"><a href="../tag/robust.html" title="robust">#robust</a></span> <span class="tag"><a href="../tag/set.html" title="set">#set</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Analysis and RTL correlation of instruction set simulators for automotive microcontroller robustness verification (<abbr title="Jaime Espinosa">JE</abbr>, <abbr title="Carles Hernández">CH</abbr>, <abbr title="Jaume Abella">JA</abbr>, <abbr title="David de Andrés">DdA</abbr>, <abbr title="Juan Carlos Ruiz">JCR</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-BombieriFPS.html">DATE-2015-BombieriFPS</a> <span class="tag"><a href="../tag/abstraction.html" title="abstraction">#abstraction</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>RTL property abstraction for TLM assertion-based verification (<abbr title="Nicola Bombieri">NB</abbr>, <abbr title="Riccardo Filippozzi">RF</abbr>, <abbr title="Graziano Pravadelli">GP</abbr>, <abbr title="Francesco Stefanni">FS</abbr>), pp. 85–90.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2014-AthavaleMHV.html">DAC-2014-AthavaleMHV</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/source%20code.html" title="source code">#source code</a></span> <span class="tag"><a href="../tag/test%20coverage.html" title="test coverage">#test coverage</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Code Coverage of Assertions Using RTL Source Code Analysis (<abbr title="Viraj Athavale">VA</abbr>, <abbr title="Sai Ma">SM</abbr>, <abbr title="Samuel Hertz">SH</abbr>, <abbr title="Shobha Vasudevan">SV</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-PapadimitriouHBML.html">DATE-2014-PapadimitriouHBML</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/injection.html" title="injection">#injection</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/towards.html" title="towards">#towards</a></span></dt><dd>A multiple fault injection methodology based on cone partitioning towards RTL modeling of laser attacks (<abbr title="Athanasios Papadimitriou">AP</abbr>, <abbr title="David Hély">DH</abbr>, <abbr title="Vincent Beroulle">VB</abbr>, <abbr title="Paolo Maistri">PM</abbr>, <abbr title="Régis Leveugle">RL</abbr>), pp. 1–4.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-SinghSWPWC.html">DATE-2014-SinghSWPWC</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/specification.html" title="specification">#specification</a></span></dt><dd>Cross-correlation of specification and RTL for soft IP analysis (<abbr title="Bhanu Pratap Singh">BPS</abbr>, <abbr title="Arunprasath Shankar">AS</abbr>, <abbr title="Francis G. Wolff">FGW</abbr>, <abbr title="Christos A. Papachristou">CAP</abbr>, <abbr title="Daniel J. Weyer">DJW</abbr>, <abbr title="Steve Clay">SC</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2013-BombieriLFC.html">DAC-2013-BombieriLFC</a> <span class="tag"><a href="../tag/c%2B%2B.html" title="c++">#c++</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>A method to abstract RTL IP blocks into C++ code and enable high-level synthesis (<abbr title="Nicola Bombieri">NB</abbr>, <abbr title="Hung-Yi Liu">HYL</abbr>, <abbr title="Franco Fummi">FF</abbr>, <abbr title="Luca P. Carloni">LPC</abbr>), p. 9.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-HeLLHY.html">DATE-2013-HeLLHY</a> <span class="tag"><a href="../tag/streaming.html" title="streaming">#streaming</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Utilizing voltage-frequency islands in C-to-RTL synthesis for streaming applications (<abbr title="Xinyu He">XH</abbr>, <abbr title="Shuangchen Li">SL</abbr>, <abbr title="Yongpan Liu">YL</abbr>, <abbr title="Xiaobo Sharon Hu">XSH</abbr>, <abbr title="Huazhong Yang">HY</abbr>), pp. 992–995.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2012-KumarBKV.html">DAC-2012-KumarBKV</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/predict.html" title="predict">#predict</a></span> <span class="tag"><a href="../tag/source%20code.html" title="source code">#source code</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Early prediction of NBTI effects using RTL source code analysis (<abbr title="Jayanand Asok Kumar">JAK</abbr>, <abbr title="Kenneth M. Butler">KMB</abbr>, <abbr title="Heesoo Kim">HK</abbr>, <abbr title="Shobha Vasudevan">SV</abbr>), pp. 808–813.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2012-UrdahlSWK.html">DAC-2012-UrdahlSWK</a> <span class="tag"><a href="../tag/abstraction.html" title="abstraction">#abstraction</a></span> <span class="tag"><a href="../tag/composition.html" title="composition">#composition</a></span> <span class="tag"><a href="../tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>System verification of concurrent RTL modules by compositional path predicate abstraction (<abbr title="Joakim Urdahl">JU</abbr>, <abbr title="Dominik Stoffel">DS</abbr>, <abbr title="Markus Wedler">MW</abbr>, <abbr title="Wolfgang Kunz">WK</abbr>), pp. 334–343.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-BombieriFG.html">DATE-2012-BombieriFG</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>FAST-GP: An RTL functional verification framework based on fault simulation on GP-GPUs (<abbr title="Nicola Bombieri">NB</abbr>, <abbr title="Franco Fummi">FF</abbr>, <abbr title="Valerio Guarnieri">VG</abbr>), pp. 562–565.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-ChangCM.html">DATE-2012-ChangCM</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span></dt><dd>RTL analysis and modifications for improving at-speed test (<abbr title="Kai-Hui Chang">KHC</abbr>, <abbr title="Hong-Zu Chou">HZC</abbr>, <abbr title="Igor L. Markov">ILM</abbr>), pp. 400–405.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-VyagrheswaruduDR.html">DATE-2012-VyagrheswaruduDR</a> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/interactive.html" title="interactive">#interactive</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>PowerAdviser: An RTL power platform for interactive sequential optimizations (<abbr title="Nainala Vyagrheswarudu">NV</abbr>, <abbr title="Subrangshu Das">SD</abbr>, <abbr title="Abhishek Ranjan">AR</abbr>), pp. 550–553.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/tacas.png" alt="TACAS"/><a href="../TACAS-2012-YehWH.html">TACAS-2012-YehWH</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/open%20source.html" title="open source">#open source</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="../tag/towards.html" title="towards">#towards</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>QuteRTL: Towards an Open Source Framework for RTL Design Synthesis and Verification (<abbr title="Hu-Hsi Yeh">HHY</abbr>, <abbr title="Cheng-Yin Wu">CYW</abbr>, <abbr title="Chung-Yang (Ric) Huang">CY(H</abbr>), pp. 377–391.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-LiuV.html">DATE-2011-LiuV</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/source%20code.html" title="source code">#source code</a></span> <span class="tag"><a href="../tag/validation.html" title="validation">#validation</a></span></dt><dd>Efficient validation input generation in RTL by hybridized source code analysis (<abbr title="Lingyi Liu">LL</abbr>, <abbr title="Shobha Vasudevan">SV</abbr>), pp. 1596–1601.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2010-BombieriFP.html">DAC-2010-BombieriFP</a> <span class="tag"><a href="../tag/abstraction.html" title="abstraction">#abstraction</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span></dt><dd>Abstraction of RTL IPs into embedded software (<abbr title="Nicola Bombieri">NB</abbr>, <abbr title="Franco Fummi">FF</abbr>, <abbr title="Graziano Pravadelli">GP</abbr>), pp. 24–29.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-ChouYCDK.html">DATE-2010-ChouYCDK</a> <span class="tag"><a href="../tag/case%20study.html" title="case study">#case study</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/nondeterminism.html" title="nondeterminism">#nondeterminism</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Finding reset nondeterminism in RTL designs — scalable X-analysis methodology and case study (<abbr title="Hong-Zu Chou">HZC</abbr>, <abbr title="Haiqian Yu">HY</abbr>, <abbr title="Kai-Hui Chang">KHC</abbr>, <abbr title="Dylan Dobbyn">DD</abbr>, <abbr title="Sy-Yen Kuo">SYK</abbr>), pp. 1494–1499.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-BombieriFPV.html">DATE-2009-BombieriFPV</a> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span></dt><dd>Correct-by-construction generation of device drivers based on RTL testbenches (<abbr title="Nicola Bombieri">NB</abbr>, <abbr title="Franco Fummi">FF</abbr>, <abbr title="Graziano Pravadelli">GP</abbr>, <abbr title="Sara Vinco">SV</abbr>), pp. 1500–1505.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-KoelblJJP.html">DATE-2009-KoelblJJP</a> <span class="tag"><a href="../tag/equivalence.html" title="equivalence">#equivalence</a></span></dt><dd>Solver technology for system-level to RTL equivalence checking (<abbr title="Alfred Kölbl">AK</abbr>, <abbr title="Reily Jacoby">RJ</abbr>, <abbr title="Himanshu Jain">HJ</abbr>, <abbr title="Carl Pixley">CP</abbr>), pp. 196–201.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2008-Beers.html">DAC-2008-Beers</a> <span class="tag"><a href="../tag/experience.html" title="experience">#experience</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Pre-RTL formal verification: an intel experience (<abbr title="Robert Beers">RB</abbr>), pp. 806–811.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2008-Ng.html">DAC-2008-Ng</a> <span class="tag"><a href="../tag/challenge.html" title="challenge">#challenge</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Challenges in using system-level models for RTL verification (<abbr title="Kelvin Ng">KN</abbr>), pp. 812–815.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2008-UrardMGC.html">DAC-2008-UrardMGC</a> <span class="tag"><a href="../tag/equivalence.html" title="equivalence">#equivalence</a></span></dt><dd>Leveraging sequential equivalence checking to enable system-level to RTL flows (<abbr title="Pascal Urard">PU</abbr>, <abbr title="Asma Maalej">AM</abbr>, <abbr title="Roberto Guizzetti">RG</abbr>, <abbr title="Nitin Chawla">NC</abbr>), pp. 816–821.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-BombieriDF.html">DATE-2008-BombieriDF</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span></dt><dd>Integrating RTL IPs into TLM Designs Through Automatic Transactor Generation (<abbr title="Nicola Bombieri">NB</abbr>, <abbr title="Nicola Deganello">ND</abbr>, <abbr title="Franco Fummi">FF</abbr>), pp. 15–20.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2007-DengBWYZ.html">DAC-2007-DengBWYZ</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/satisfiability.html" title="satisfiability">#satisfiability</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>EHSAT: An Efficient RTL Satisfiability Solver Using an Extended DPLL Procedure (<abbr title="Shujun Deng">SD</abbr>, <abbr title="Jinian Bian">JB</abbr>, <abbr title="Weimin Wu">WW</abbr>, <abbr title="Xiaoqing Yang">XY</abbr>, <abbr title="Yanni Zhao">YZ</abbr>), pp. 588–593.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2007-KasuyaT.html">DAC-2007-KasuyaT</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Verification Methodologies in a TLM-to-RTL Design Flow (<abbr title="Atsushi Kasuya">AK</abbr>, <abbr title="Tesh Tesfaye">TT</abbr>), pp. 199–204.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2007-KoelblBP.html">DAC-2007-KoelblBP</a> <span class="tag"><a href="../tag/equivalence.html" title="equivalence">#equivalence</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Memory Modeling in ESL-RTL Equivalence Checking (<abbr title="Alfred Kölbl">AK</abbr>, <abbr title="Jerry R. Burch">JRB</abbr>, <abbr title="Carl Pixley">CP</abbr>), pp. 205–209.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2007-MathurK.html">DAC-2007-MathurK</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Design for Verification in System-level Models and RTL (<abbr title="Anmol Mathur">AM</abbr>, <abbr title="Venkat Krishnaswamy">VK</abbr>), pp. 193–198.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-BombieriFP.html">DATE-2007-BombieriFP</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="../tag/incremental.html" title="incremental">#incremental</a></span> <span class="tag"><a href="../tag/refinement.html" title="refinement">#refinement</a></span> <span class="tag"><a href="../tag/validation.html" title="validation">#validation</a></span></dt><dd>Incremental ABV for functional validation of TL-to-RTL design refinement (<abbr title="Nicola Bombieri">NB</abbr>, <abbr title="Franco Fummi">FF</abbr>, <abbr title="Graziano Pravadelli">GP</abbr>), pp. 882–887.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-KroeningS.html">DATE-2007-KroeningS</a> <span class="tag"><a href="../tag/image.html" title="image">#image</a></span> <span class="tag"><a href="../tag/interactive.html" title="interactive">#interactive</a></span> <span class="tag"><a href="../tag/proving.html" title="proving">#proving</a></span> <span class="tag"><a href="../tag/refinement.html" title="refinement">#refinement</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span> <span class="tag"><a href="../tag/word.html" title="word">#word</a></span></dt><dd>Interactive presentation: Image computation and predicate refinement for RTL verilog using word level proofs (<abbr title="Daniel Kröning">DK</abbr>, <abbr title="Natasha Sharygina">NS</abbr>), pp. 1325–1330.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-Naumann.html">DATE-2007-Naumann</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/evolution.html" title="evolution">#evolution</a></span> <span class="tag"><a href="../tag/question.html" title="question">#question</a></span></dt><dd>Keynote address: Was Darwin wrong? Has design evolution stopped at the RTL level... or will software and custom processors (or system-level design) extend Moore’s law? (<abbr title="Alan Naumann">AN</abbr>), p. 2.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/cav.png" alt="CAV"/><a href="../CAV-2007-Russinoff.html">CAV-2007-Russinoff</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>A Mathematical Approach to RTL Verification (<abbr title="David M. Russinoff">DMR</abbr>), p. 2.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2006-BruceHNBRL.html">DAC-2006-BruceHNBRL</a> <span class="tag"><a href="../tag/consistency.html" title="consistency">#consistency</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Maintaining consistency between systemC and RTL system designs (<abbr title="Alistair C. Bruce">ACB</abbr>, <abbr title="M. M. Kamal Hashmi">MMKH</abbr>, <abbr title="Andrew Nightingale">AN</abbr>, <abbr title="Steve Beavis">SB</abbr>, <abbr title="Nizar Romdhane">NR</abbr>, <abbr title="Christopher K. Lennard">CKL</abbr>), pp. 85–89.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2006-FengH.html">DAC-2006-FengH</a> <span class="tag"><a href="../tag/equivalence.html" title="equivalence">#equivalence</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Early cutpoint insertion for high-level software vs. RTL formal combinational equivalence verification (<abbr title="Xiushan Feng">XF</abbr>, <abbr title="Alan J. Hu">AJH</abbr>), pp. 1063–1068.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2006-Swan.html">DAC-2006-Swan</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/transaction.html" title="transaction">#transaction</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>SystemC transaction level models and RTL verification (<abbr title="Stuart Swan">SS</abbr>), pp. 90–92.</dd> <div class="pagevis" style="width:2px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-BombieriFP.html">DATE-2006-BombieriFP</a> <span class="tag"><a href="../tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span> <span class="tag"><a href="../tag/reuse.html" title="reuse">#reuse</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>On the evaluation of transactor-based verification for reusing TLM assertions and testbenches at RTL (<abbr title="Nicola Bombieri">NB</abbr>, <abbr title="Franco Fummi">FF</abbr>, <abbr title="Graziano Pravadelli">GP</abbr>), pp. 1007–1012.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-ViswanathAJ.html">DATE-2006-ViswanathAJ</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Automatic insertion of low power annotations in RTL for pipelined microprocessors (<abbr title="Vinod Viswanath">VV</abbr>, <abbr title="Jacob A. Abraham">JAA</abbr>, <abbr title="Warren A. Hunt Jr.">WAHJ</abbr>), pp. 496–501.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2005-JainKSC.html">DAC-2005-JainKSC</a> <span class="tag"><a href="../tag/abstraction.html" title="abstraction">#abstraction</a></span> <span class="tag"><a href="../tag/refinement.html" title="refinement">#refinement</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span> <span class="tag"><a href="../tag/word.html" title="word">#word</a></span></dt><dd>Word level predicate abstraction and refinement for verifying RTL verilog (<abbr title="Himanshu Jain">HJ</abbr>, <abbr title="Daniel Kröning">DK</abbr>, <abbr title="Natasha Sharygina">NS</abbr>, <abbr title="Edmund M. Clarke">EMC</abbr>), pp. 445–450.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2005-ParthasarathyICB.html">DAC-2005-ParthasarathyICB</a> <span class="tag"><a href="../tag/learning.html" title="learning">#learning</a></span></dt><dd>Structural search for RTL with predicate learning (<abbr title="Ganapathy Parthasarathy">GP</abbr>, <abbr title="Madhu K. Iyer">MKI</abbr>, <abbr title="Kwang-Ting Cheng">KTC</abbr>, <abbr title="Forrest Brewer">FB</abbr>), pp. 451–456.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-IyerPC.html">DATE-2005-IyerPC</a> <span class="tag"><a href="../tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="../tag/learning.html" title="learning">#learning</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/theorem%20proving.html" title="theorem proving">#theorem proving</a></span></dt><dd>Efficient Conflict-Based Learning in an RTL Circuit Constraint Solver (<abbr title="Madhu K. Iyer">MKI</abbr>, <abbr title="Ganapathy Parthasarathy">GP</abbr>, <abbr title="Kwang-Ting Cheng">KTC</abbr>), pp. 666–671.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-ZhaoG.html">DATE-2005-ZhaoG</a> <span class="tag"><a href="../tag/semantics.html" title="semantics">#semantics</a></span></dt><dd>Defining an Enhanced RTL Semantics (<abbr title="Shuqing Zhao">SZ</abbr>, <abbr title="Daniel D. Gajski">DDG</abbr>), pp. 548–553.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-DF-2004-SchliebuschCLAMSBN.html">DATE-DF-2004-SchliebuschCLAMSBN</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>RTL Processor Synthesis for Architecture Exploration and Implementation (<abbr title="Oliver Schliebusch">OS</abbr>, <abbr title="Anupam Chattopadhyay">AC</abbr>, <abbr title="Rainer Leupers">RL</abbr>, <abbr title="Gerd Ascheid">GA</abbr>, <abbr title="Heinrich Meyr">HM</abbr>, <abbr title="Mario Steinert">MS</abbr>, <abbr title="Gunnar Braun">GB</abbr>, <abbr title="Achim Nohl">AN</abbr>), pp. 156–160.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v1-2004-BabighianBM.html">DATE-v1-2004-BabighianBM</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>A Scalable ODC-Based Algorithm for RTL Insertion of Gated Clocks (<abbr title="Pietro Babighian">PB</abbr>, <abbr title="Luca Benini">LB</abbr>, <abbr title="Enrico Macii">EM</abbr>), pp. 500–505.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v1-2004-BasuDDCMF.html">DATE-v1-2004-BasuDDCMF</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/question.html" title="question">#question</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Formal Verification Coverage: Are the RTL-Properties Covering the Design’s Architectural Intent? (<abbr title="Prasenjit Basu">PB</abbr>, <abbr title="Sayantan Das">SD</abbr>, <abbr title="Pallab Dasgupta">PD</abbr>, <abbr title="P. P. Chakrabarti">PPC</abbr>, <abbr title="Chunduri Rama Mohan">CRM</abbr>, <abbr title="Limor Fix">LF</abbr>), pp. 668–669.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v1-2004-FernandesSOT.html">DATE-v1-2004-FernandesSOT</a> <span class="tag"><a href="../tag/probability.html" title="probability">#probability</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>A Probabilistic Method for the Computation of Testability of RTL Constructs (<abbr title="José M. Fernandes">JMF</abbr>, <abbr title="Marcelino B. Santos">MBS</abbr>, <abbr title="Arlindo L. Oliveira">ALO</abbr>, <abbr title="João Paulo Teixeira">JPT</abbr>), pp. 176–181.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v1-2004-ReNR.html">DATE-v1-2004-ReNR</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span></dt><dd>A Tool for Automatic Generation of RTL-Level VHDL Description of RNS FIR Filters (<abbr title="Andrea Del Re">ADR</abbr>, <abbr title="Alberto Nannarelli">AN</abbr>, <abbr title="Marco Re">MR</abbr>), pp. 686–687.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-FalconeriNR04.html">DATE-2005-FalconeriNR04</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/reuse.html" title="reuse">#reuse</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Common Reusable Verification Environment for BCA and RTL Models (<abbr title="Giuseppe Falconeri">GF</abbr>, <abbr title="Walid Naifer">WN</abbr>, <abbr title="Nizar Romdhane">NR</abbr>), pp. 272–277.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2003-DonnoIBM.html">DAC-2003-DonnoIBM</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Clock-tree power optimization based on RTL clock-gating (<abbr title="Monica Donno">MD</abbr>, <abbr title="Alessandro Ivaldi">AI</abbr>, <abbr title="Luca Benini">LB</abbr>, <abbr title="Enrico Macii">EM</abbr>), pp. 622–627.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2003-HsuTCT.html">DAC-2003-HsuTCT</a> <span class="tag"><a href="../tag/debugging.html" title="debugging">#debugging</a></span></dt><dd>Advanced techniques for RTL debugging (<abbr title="Yu-Chin Hsu">YCH</abbr>, <abbr title="Bassam Tabbara">BT</abbr>, <abbr title="Yirng-An Chen">YAC</abbr>, <abbr title="Fur-Shing Tsai">FST</abbr>), pp. 362–367.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-SantosFTT.html">DATE-2003-SantosFTT</a> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/quality.html" title="quality">#quality</a></span></dt><dd>RTL Test Pattern Generation for High Quality Loosely Deterministic BIST (<abbr title="Marcelino B. Santos">MBS</abbr>, <abbr title="José M. Fernandes">JMF</abbr>, <abbr title="Isabel C. Teixeira">ICT</abbr>, <abbr title="João Paulo Teixeira">JPT</abbr>), pp. 10994–10999.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-WedlerSK.html">DATE-2003-WedlerSK</a> <span class="tag"><a href="../tag/encoding.html" title="encoding">#encoding</a></span> <span class="tag"><a href="../tag/induction.html" title="induction">#induction</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Using RTL Statespace Information and State Encoding for Induction Based Property Checking (<abbr title="Markus Wedler">MW</abbr>, <abbr title="Dominik Stoffel">DS</abbr>, <abbr title="Wolfgang Kunz">WK</abbr>), pp. 11156–11157.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2002-SemeriaMPESN.html">DAC-2002-SemeriaMPESN</a> <span class="tag"><a href="../tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/thread.html" title="thread">#thread</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>RTL c-based methodology for designing and verifying a multi-threaded processor (<abbr title="Luc Séméria">LS</abbr>, <abbr title="Renu Mehra">RM</abbr>, <abbr title="Barry M. Pangrle">BMP</abbr>, <abbr title="Arjuna Ekanayake">AE</abbr>, <abbr title="Andrew Seawright">AS</abbr>, <abbr title="Daniel Ng">DN</abbr>), pp. 123–128.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2001-KolblKD.html">DAC-2001-KolblKD</a> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Symbolic RTL Simulation (<abbr title="Alfred Kölbl">AK</abbr>, <abbr title="James H. Kukula">JHK</abbr>, <abbr title="Robert F. Damiano">RFD</abbr>), pp. 47–52.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2001-NicoliciA.html">DATE-2001-NicoliciA</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Testability trade-offs for BIST RTL data paths: the case for three dimensional design space (<abbr title="Nicola Nicolici">NN</abbr>, <abbr title="Bashir M. Al-Hashimi">BMAH</abbr>), p. 802.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2001-ZengKC.html">DATE-2001-ZengKC</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/satisfiability.html" title="satisfiability">#satisfiability</a></span></dt><dd>LPSAT: a unified approach to RTL satisfiability (<abbr title="Zhihong Zeng">ZZ</abbr>, <abbr title="Priyank Kalla">PK</abbr>, <abbr title="Maciej J. Ciesielski">MJC</abbr>), pp. 398–402.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2001-Zhu.html">DATE-2001-Zhu</a> <span class="tag"><a href="../tag/abstraction.html" title="abstraction">#abstraction</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>MetaRTL: raising the abstraction level of RTL design (<abbr title="J. Zhu">JZ</abbr>), pp. 71–76.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/cav.png" alt="CAV"/><a href="../CAV-2001-JohannsenB.html">CAV-2001-JohannsenB</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>BooStER: Speeding Up RTL Property Checking of Digital Designs by Word-Level Abstarction (<abbr title="Peer Johannsen">PJ</abbr>), pp. 373–377.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2000-GhoshF.html">DAC-2000-GhoshF</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/diagrams.html" title="diagrams">#diagrams</a></span> <span class="tag"><a href="../tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Automatic test pattern generation for functional RTL circuits using assignment decision diagrams (<abbr title="Indradeep Ghosh">IG</abbr>, <abbr title="Masahiro Fujita">MF</abbr>), pp. 43–48.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2000-HorstmannshoffM.html">DAC-2000-HorstmannshoffM</a> <span class="tag"><a href="../tag/code%20generation.html" title="code generation">#code generation</a></span> <span class="tag"><a href="../tag/data%20flow.html" title="data flow">#data flow</a></span> <span class="tag"><a href="../tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Efficient building block based RTL code generation from synchronous data flow graphs (<abbr title="Jens Horstmannshoff">JH</abbr>, <abbr title="Heinrich Meyr">HM</abbr>), pp. 552–555.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1999-Bening.html">DAC-1999-Bening</a> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>A Two-State Methodology for RTL Logic Simulation (<abbr title="Lionel Bening">LB</abbr>), pp. 672–677.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1999-BeniniMMOP.html">DAC-1999-BeniniMMOP</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/approximate.html" title="approximate">#approximate</a></span> <span class="tag"><a href="../tag/component.html" title="component">#component</a></span> <span class="tag"><a href="../tag/kernel.html" title="kernel">#kernel</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Kernel-Based Power Optimization of RTL Components: Exact and Approximate Extraction Algorithms (<abbr title="Luca Benini">LB</abbr>, <abbr title="Giovanni De Micheli">GDM</abbr>, <abbr title="Enrico Macii">EM</abbr>, <abbr title="Giuseppe Odasso">GO</abbr>, <abbr title="Massimo Poncino">MP</abbr>), pp. 247–252.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1999-MoussaSSDPCGJ.html">DAC-1999-MoussaSSDPCGJ</a> <span class="tag"><a href="../tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Comparing RTL and Behavioral Design Methodologies in the Case of a 2M-Transistor ATM Shaper (<abbr title="Imed Moussa">IM</abbr>, <abbr title="Zoltan Sugar">ZS</abbr>, <abbr title="Rodolph Suescun">RS</abbr>, <abbr title="Mario Diaz-Nava">MDN</abbr>, <abbr title="Marco Pavesi">MP</abbr>, <abbr title="Salvatore Crudo">SC</abbr>, <abbr title="Luca Gazi">LG</abbr>, <abbr title="Ahmed Amine Jerraya">AAJ</abbr>), pp. 598–603.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1999-MansouriV.html">DATE-1999-MansouriV</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Accounting for Various Register Allocation Schemes During Post-Synthesis Verification of RTL Designs (<abbr title="Nazanin Mansouri">NM</abbr>, <abbr title="Ranga Vemuri">RV</abbr>), p. 223–?.</dd> 
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1999-PapachristouA.html">DATE-1999-PapachristouA</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/distributed.html" title="distributed">#distributed</a></span></dt><dd>A Method of Distributed Controller Design for RTL Circuits (<abbr title="Christos A. Papachristou">CAP</abbr>, <abbr title="Yusuf Alzazeri">YA</abbr>), pp. 774–775.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1998-GhoshJB.html">DAC-1998-GhoshJB</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>A BIST Scheme for RTL Controller-Data Paths Based on Symbolic Testability Analysis (<abbr title="Indradeep Ghosh">IG</abbr>, <abbr title="Niraj K. Jha">NKJ</abbr>, <abbr title="Sudipta Bhawmik">SB</abbr>), pp. 554–559.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1997-FangWY.html">DAC-1997-FangWY</a> <span class="tag"><a href="../tag/debugging.html" title="debugging">#debugging</a></span> <span class="tag"><a href="../tag/online.html" title="online">#online</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span></dt><dd>A Real-Time RTL Engineering-Change Method Supporting On-Line Debugging for Logic-Emulation Applications (<abbr title="Wen-Jong Fang">WJF</abbr>, <abbr title="Allen C.-H. Wu">ACHW</abbr>, <abbr title="Ti-Yen Yen">TYY</abbr>), pp. 101–106.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1997-YimHPCYOPK.html">DAC-1997-YimHPCYOPK</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>A C-Based RTL Design Verification Methodology for Complex Microprocessor (<abbr title="Joon-Seo Yim">JSY</abbr>, <abbr title="Yoon-Ho Hwang">YHH</abbr>, <abbr title="Chang-Jae Park">CJP</abbr>, <abbr title="Hoon Choi">HC</abbr>, <abbr title="Woo-Seung Yang">WSY</abbr>, <abbr title="Hun-Seung Oh">HSO</abbr>, <abbr title="In-Cheol Park">ICP</abbr>, <abbr title="Chong-Min Kyung">CMK</abbr>), pp. 83–88.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDTC-1997-BhattacharyaDS.html">EDTC-1997-BhattacharyaDS</a> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>An RTL methodology to enable low overhead combinational testing (<abbr title="Subhrajit Bhattacharya">SB</abbr>, <abbr title="Sujit Dey">SD</abbr>, <abbr title="Bhaskar Sengupta">BS</abbr>), pp. 146–152.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDTC-1997-XuK.html">EDTC-1997-XuK</a> <span class="tag"><a href="../tag/physics.html" title="physics">#physics</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>RTL synthesis with physical and controller information (<abbr title="Min Xu">MX</abbr>, <abbr title="Fadi J. Kurdahi">FJK</abbr>), pp. 299–303.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1996-PapachristouSN.html">DAC-1996-PapachristouSN</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/effectiveness.html" title="effectiveness">#effectiveness</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>An Effective Power Management Scheme for RTL Design Based on Multiple Clocks (<abbr title="Christos A. Papachristou">CAP</abbr>, <abbr title="Mark Spining">MS</abbr>, <abbr title="Mehrdad Nourani">MN</abbr>), pp. 337–342.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1996-SawantG.html">DAC-1996-SawantG</a> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>RTL Emulation: The Next Leap in System Verification (<abbr title="Sanjay Sawant">SS</abbr>, <abbr title="Paul Giordano">PG</abbr>), pp. 233–235.</dd> <div class="pagevis" style="width:2px"></div>
<dt><img src="../stuff/cav.png" alt="CAV"/><a href="../CAV-1996-AnonBCCLSTXZ.html">CAV-1996-AnonBCCLSTXZ</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/tool%20support.html" title="tool support">#tool support</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>MDG Tools for the Verification of RTL Designs (<abbr title="K. D. Anon">KDA</abbr>, <abbr title="N. Boulerice">NB</abbr>, <abbr title="Eduard Cerny">EC</abbr>, <abbr title="Francisco Corella">FC</abbr>, <abbr title="Michel Langevin">ML</abbr>, <abbr title="Xiaoyu Song">XS</abbr>, <abbr title="Sofiène Tahar">ST</abbr>, <abbr title="Ying Xu">YX</abbr>, <abbr title="Zijian Zhou">ZZ</abbr>), pp. 433–436.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1995-ParulkarGB.html">DAC-1995-ParulkarGB</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Data Path Allocation for Synthesizing RTL Designs with Low BIST Area Overhead (<abbr title="Ishwar Parulkar">IP</abbr>, <abbr title="Sandeep K. Gupta">SKG</abbr>, <abbr title="Melvin A. Breuer">MAB</abbr>), pp. 395–401.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1994-PrasadAB.html">DAC-1994-PrasadAB</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/incremental.html" title="incremental">#incremental</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>A System for Incremental Synthesis to Gate-Level and Reoptimization Following RTL Design Changes (<abbr title="S. C. Prasad">SCP</abbr>, <abbr title="P. Anirudhan">PA</abbr>, <abbr title="Patrick W. Bosshart">PWB</abbr>), pp. 441–446.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/fm.png" alt="FM"/><a href="../FME-1994-WangM.html">FME-1994-WangM</a></dt><dd>RTL and Refutation by Positive Cycles (<abbr title="Farn Wang">FW</abbr>, <abbr title="Aloysius K. Mok">AKM</abbr>), pp. 659–680.</dd> <div class="pagevis" style="width:21px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1993-NouraniP.html">DAC-1993-NouraniP</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span></dt><dd>A Layout Estimation Algorithm for RTL Datapaths (<abbr title="Mehrdad Nourani">MN</abbr>, <abbr title="Christos A. Papachristou">CAP</abbr>), pp. 285–291.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1991-DuttK.html">DAC-1991-DuttK</a> <span class="tag"><a href="../tag/library.html" title="library">#library</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Bridging High-Level Synthesis to RTL Technology Libraries (<abbr title="Nikil D. Dutt">NDD</abbr>, <abbr title="James R. Kipps">JRK</abbr>), pp. 526–529.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/cav.png" alt="CAV"/><a href="../CAV-1990-Langevin.html">CAV-1990-Langevin</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/calculus.html" title="calculus">#calculus</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Automated RTL Verification Based on Predicate Calculus (<abbr title="Michel Langevin">ML</abbr>), pp. 116–125.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1989-RoyA.html">DAC-1989-RoyA</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/novel.html" title="novel">#novel</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>A Novel Approach to Accurate Timing Verification Using RTL Descriptions (<abbr title="Kaushik Roy">KR</abbr>, <abbr title="Jacob A. Abraham">JAA</abbr>), pp. 638–641.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1974-Hasterlik.html">DAC-1974-Hasterlik</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>RTL — The firmware Design Automation system (<abbr title="Robert L. Hasterlik">RLH</abbr>), pp. 284–299.</dd> <div class="pagevis" style="width:15px"></div></dl>
</div>
<hr style="clear:both"/>
<div class="last">
	<em>
		<a href="http://bibtex.github.io">Bibliography of Software Language Engineering in Generated Hypertext</a>
		(<a href="http://github.com/slebok/bibsleigh">BibSLEIGH</a>) is
		created and maintained by <a href="http://grammarware.github.io/">Dr. Vadim Zaytsev</a>.<br/>
		Hosted as a part of <a href="http://slebok.github.io/">SLEBOK</a> on <a href="http://www.github.com/">GitHub</a>.
	</em>
</div>
</body>
</html>