# Implementation-of-a-32-bit-RISC-V-CPU-Core-using-Transaction--Level-Verilog
Building a 32-bit RISC-V CPU Core using TL-verilog
