Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date         : Thu Dec  2 10:11:07 2021
| Host         : cameron-xps running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Zynq_I2C_CODEC_wrapper_timing_summary_routed.rpt -rpx Zynq_I2C_CODEC_wrapper_timing_summary_routed.rpx
| Design       : Zynq_I2C_CODEC_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 384 register/latch pins with no clock driven by root clock pin: nReset (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: Array_DSP_i/CODEC_Reciever/nolabel_line40/SRL16E_inst_15/Q (HIGH)

 There are 851 register/latch pins with no clock driven by root clock pin: Array_DSP_i/PCM_TX/Clock_Divider/DIV_BCK/SRL16E_inst/Q (HIGH)

 There are 6176 register/latch pins with no clock driven by root clock pin: Array_DSP_i/PCM_TX/Clock_Divider/DIV_LRCK/SRL16E_inst_7/Q (HIGH)

 There are 384 register/latch pins with no clock driven by root clock pin: Array_DSP_i/PCM_TX/Clock_Divider/DIV_Latch/FDRE/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[0][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[0][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[0][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[0][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[0][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[0][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[0][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[0][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[0][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[0][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[0][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[0][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[0][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[0][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[0][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[0][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[0][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[0][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[0][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[0][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[0][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[0][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[0][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[0][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[10][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[10][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[10][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[10][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[10][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[10][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[10][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[10][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[10][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[10][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[10][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[10][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[10][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[10][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[10][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[10][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[10][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[10][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[10][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[10][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[10][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[10][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[10][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[10][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[11][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[11][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[11][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[11][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[11][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[11][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[11][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[11][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[11][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[11][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[11][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[11][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[11][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[11][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[11][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[11][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[11][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[11][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[11][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[11][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[11][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[11][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[11][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[11][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[12][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[12][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[12][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[12][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[12][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[12][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[12][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[12][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[12][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[12][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[12][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[12][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[12][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[12][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[12][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[12][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[12][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[12][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[12][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[12][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[12][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[12][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[12][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[12][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[13][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[13][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[13][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[13][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[13][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[13][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[13][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[13][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[13][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[13][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[13][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[13][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[13][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[13][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[13][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[13][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[13][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[13][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[13][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[13][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[13][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[13][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[13][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[13][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[14][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[14][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[14][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[14][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[14][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[14][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[14][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[14][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[14][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[14][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[14][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[14][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[14][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[14][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[14][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[14][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[14][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[14][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[14][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[14][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[14][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[14][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[14][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[14][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[15][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[15][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[15][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[15][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[15][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[15][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[15][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[15][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[15][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[15][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[15][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[15][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[15][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[15][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[15][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[15][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[15][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[15][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[15][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[15][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[15][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[15][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[15][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[15][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[1][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[1][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[1][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[1][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[1][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[1][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[1][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[1][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[1][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[1][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[1][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[1][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[1][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[1][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[1][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[1][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[1][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[1][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[1][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[1][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[1][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[1][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[1][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[1][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[2][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[2][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[2][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[2][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[2][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[2][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[2][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[2][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[2][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[2][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[2][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[2][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[2][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[2][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[2][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[2][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[2][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[2][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[2][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[2][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[2][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[2][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[2][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[2][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[3][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[3][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[3][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[3][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[3][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[3][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[3][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[3][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[3][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[3][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[3][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[3][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[3][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[3][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[3][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[3][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[3][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[3][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[3][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[3][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[3][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[3][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[3][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[3][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[4][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[4][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[4][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[4][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[4][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[4][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[4][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[4][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[4][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[4][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[4][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[4][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[4][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[4][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[4][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[4][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[4][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[4][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[4][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[4][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[4][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[4][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[4][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[4][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[5][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[5][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[5][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[5][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[5][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[5][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[5][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[5][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[5][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[5][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[5][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[5][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[5][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[5][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[5][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[5][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[5][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[5][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[5][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[5][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[5][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[5][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[5][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[5][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[6][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[6][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[6][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[6][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[6][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[6][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[6][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[6][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[6][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[6][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[6][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[6][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[6][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[6][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[6][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[6][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[6][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[6][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[6][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[6][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[6][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[6][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[6][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[6][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[7][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[7][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[7][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[7][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[7][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[7][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[7][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[7][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[7][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[7][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[7][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[7][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[7][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[7][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[7][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[7][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[7][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[7][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[7][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[7][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[7][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[7][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[7][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[7][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[8][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[8][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[8][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[8][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[8][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[8][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[8][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[8][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[8][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[8][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[8][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[8][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[8][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[8][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[8][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[8][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[8][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[8][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[8][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[8][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[8][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[8][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[8][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[8][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[9][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[9][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[9][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[9][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[9][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[9][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[9][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[9][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[9][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[9][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[9][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[9][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[9][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[9][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[9][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[9][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[9][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[9][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[9][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[9][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[9][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[9][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[9][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[9][9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 14456 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.707        0.000                      0                 3095        0.045        0.000                      0                 3095        2.000        0.000                       0                  1515  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
SCK                   {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0  {0.000 40.690}       81.380          12.288          
  clkfbout_clk_wiz_0  {0.000 28.000}       56.000          17.857          
clk_fpga_0            {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
SCK                                                                                                                                                                     2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       34.042        0.000                      0                  972        0.212        0.000                      0                  972       39.710        0.000                       0                   527  
  clkfbout_clk_wiz_0                                                                                                                                                   44.000        0.000                       0                     3  
clk_fpga_0                  3.707        0.000                      0                 2123        0.045        0.000                      0                 2123        4.020        0.000                       0                   984  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  SCK
  To Clock:  SCK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SCK
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { SCK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       34.042ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.212ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       39.710ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.042ns  (required time - arrival time)
  Source:                 Array_DSP_i/SigBuff/DATA_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[0][9]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_out1_clk_wiz_0 fall@40.690ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.263ns  (logic 0.456ns (7.281%)  route 5.807ns (92.719%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.267ns = ( 39.423 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.674ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.474ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Array_DSP_i/Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Array_DSP_i/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Array_DSP_i/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Array_DSP_i/Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Array_DSP_i/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=528, routed)         1.684    -0.674    Array_DSP_i/SigBuff/bbstub_clk_out1
    SLICE_X7Y4           FDRE                                         r  Array_DSP_i/SigBuff/DATA_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y4           FDRE (Prop_fdre_C_Q)         0.456    -0.218 r  Array_DSP_i/SigBuff/DATA_out_reg[9]/Q
                         net (fo=16, routed)          5.807     5.589    Array_DSP_i/nolabel_line160/Parallel_RAM/D[9]
    SLICE_X43Y23         FDRE                                         r  Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     40.690    40.690 f  
    K17                                               0.000    40.690 f  SCK (IN)
                         net (fo=0)                   0.000    40.690    Array_DSP_i/Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    42.111 f  Array_DSP_i/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.273    Array_DSP_i/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    36.168 f  Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.767    Array_DSP_i/Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.858 f  Array_DSP_i/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=528, routed)         1.564    39.423    Array_DSP_i/nolabel_line160/Parallel_RAM/clk_out1
    SLICE_X43Y23         FDRE                                         r  Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[0][9]/C  (IS_INVERTED)
                         clock pessimism              0.487    39.910    
                         clock uncertainty           -0.240    39.671    
    SLICE_X43Y23         FDRE (Setup_fdre_C_D)       -0.040    39.631    Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         39.631    
                         arrival time                          -5.589    
  -------------------------------------------------------------------
                         slack                                 34.042    

Slack (MET) :             34.508ns  (required time - arrival time)
  Source:                 Array_DSP_i/SigBuff/DATA_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[9][9]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_out1_clk_wiz_0 fall@40.690ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.797ns  (logic 0.456ns (7.866%)  route 5.341ns (92.134%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.270ns = ( 39.420 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.674ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.474ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Array_DSP_i/Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Array_DSP_i/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Array_DSP_i/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Array_DSP_i/Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Array_DSP_i/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=528, routed)         1.684    -0.674    Array_DSP_i/SigBuff/bbstub_clk_out1
    SLICE_X7Y4           FDRE                                         r  Array_DSP_i/SigBuff/DATA_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y4           FDRE (Prop_fdre_C_Q)         0.456    -0.218 r  Array_DSP_i/SigBuff/DATA_out_reg[9]/Q
                         net (fo=16, routed)          5.341     5.123    Array_DSP_i/nolabel_line160/Parallel_RAM/D[9]
    SLICE_X39Y25         FDRE                                         r  Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[9][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     40.690    40.690 f  
    K17                                               0.000    40.690 f  SCK (IN)
                         net (fo=0)                   0.000    40.690    Array_DSP_i/Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    42.111 f  Array_DSP_i/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.273    Array_DSP_i/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    36.168 f  Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.767    Array_DSP_i/Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.858 f  Array_DSP_i/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=528, routed)         1.561    39.420    Array_DSP_i/nolabel_line160/Parallel_RAM/clk_out1
    SLICE_X39Y25         FDRE                                         r  Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[9][9]/C  (IS_INVERTED)
                         clock pessimism              0.487    39.907    
                         clock uncertainty           -0.240    39.668    
    SLICE_X39Y25         FDRE (Setup_fdre_C_D)       -0.037    39.631    Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[9][9]
  -------------------------------------------------------------------
                         required time                         39.631    
                         arrival time                          -5.123    
  -------------------------------------------------------------------
                         slack                                 34.508    

Slack (MET) :             34.726ns  (required time - arrival time)
  Source:                 Array_DSP_i/SigBuff/DATA_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[6][9]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_out1_clk_wiz_0 fall@40.690ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.586ns  (logic 0.456ns (8.163%)  route 5.130ns (91.837%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns = ( 39.427 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.674ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.474ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Array_DSP_i/Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Array_DSP_i/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Array_DSP_i/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Array_DSP_i/Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Array_DSP_i/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=528, routed)         1.684    -0.674    Array_DSP_i/SigBuff/bbstub_clk_out1
    SLICE_X7Y4           FDRE                                         r  Array_DSP_i/SigBuff/DATA_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y4           FDRE (Prop_fdre_C_Q)         0.456    -0.218 r  Array_DSP_i/SigBuff/DATA_out_reg[9]/Q
                         net (fo=16, routed)          5.130     4.912    Array_DSP_i/nolabel_line160/Parallel_RAM/D[9]
    SLICE_X41Y29         FDRE                                         r  Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[6][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     40.690    40.690 f  
    K17                                               0.000    40.690 f  SCK (IN)
                         net (fo=0)                   0.000    40.690    Array_DSP_i/Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    42.111 f  Array_DSP_i/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.273    Array_DSP_i/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    36.168 f  Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.767    Array_DSP_i/Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.858 f  Array_DSP_i/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=528, routed)         1.568    39.427    Array_DSP_i/nolabel_line160/Parallel_RAM/clk_out1
    SLICE_X41Y29         FDRE                                         r  Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[6][9]/C  (IS_INVERTED)
                         clock pessimism              0.487    39.914    
                         clock uncertainty           -0.240    39.675    
    SLICE_X41Y29         FDRE (Setup_fdre_C_D)       -0.037    39.638    Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[6][9]
  -------------------------------------------------------------------
                         required time                         39.638    
                         arrival time                          -4.912    
  -------------------------------------------------------------------
                         slack                                 34.726    

Slack (MET) :             34.813ns  (required time - arrival time)
  Source:                 Array_DSP_i/SigBuff/DATA_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[9][8]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_out1_clk_wiz_0 fall@40.690ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.492ns  (logic 0.456ns (8.303%)  route 5.036ns (91.697%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.270ns = ( 39.420 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.474ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Array_DSP_i/Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Array_DSP_i/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Array_DSP_i/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Array_DSP_i/Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Array_DSP_i/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=528, routed)         1.681    -0.677    Array_DSP_i/SigBuff/bbstub_clk_out1
    SLICE_X7Y11          FDRE                                         r  Array_DSP_i/SigBuff/DATA_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y11          FDRE (Prop_fdre_C_Q)         0.456    -0.221 r  Array_DSP_i/SigBuff/DATA_out_reg[8]/Q
                         net (fo=16, routed)          5.036     4.815    Array_DSP_i/nolabel_line160/Parallel_RAM/D[8]
    SLICE_X39Y25         FDRE                                         r  Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[9][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     40.690    40.690 f  
    K17                                               0.000    40.690 f  SCK (IN)
                         net (fo=0)                   0.000    40.690    Array_DSP_i/Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    42.111 f  Array_DSP_i/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.273    Array_DSP_i/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    36.168 f  Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.767    Array_DSP_i/Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.858 f  Array_DSP_i/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=528, routed)         1.561    39.420    Array_DSP_i/nolabel_line160/Parallel_RAM/clk_out1
    SLICE_X39Y25         FDRE                                         r  Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[9][8]/C  (IS_INVERTED)
                         clock pessimism              0.487    39.907    
                         clock uncertainty           -0.240    39.668    
    SLICE_X39Y25         FDRE (Setup_fdre_C_D)       -0.040    39.628    Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[9][8]
  -------------------------------------------------------------------
                         required time                         39.628    
                         arrival time                          -4.815    
  -------------------------------------------------------------------
                         slack                                 34.813    

Slack (MET) :             34.865ns  (required time - arrival time)
  Source:                 Array_DSP_i/SigBuff/DATA_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[4][9]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_out1_clk_wiz_0 fall@40.690ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.446ns  (logic 0.456ns (8.372%)  route 4.990ns (91.628%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns = ( 39.427 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.674ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.474ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Array_DSP_i/Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Array_DSP_i/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Array_DSP_i/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Array_DSP_i/Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Array_DSP_i/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=528, routed)         1.684    -0.674    Array_DSP_i/SigBuff/bbstub_clk_out1
    SLICE_X7Y4           FDRE                                         r  Array_DSP_i/SigBuff/DATA_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y4           FDRE (Prop_fdre_C_Q)         0.456    -0.218 r  Array_DSP_i/SigBuff/DATA_out_reg[9]/Q
                         net (fo=16, routed)          4.990     4.772    Array_DSP_i/nolabel_line160/Parallel_RAM/D[9]
    SLICE_X41Y30         FDRE                                         r  Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[4][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     40.690    40.690 f  
    K17                                               0.000    40.690 f  SCK (IN)
                         net (fo=0)                   0.000    40.690    Array_DSP_i/Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    42.111 f  Array_DSP_i/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.273    Array_DSP_i/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    36.168 f  Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.767    Array_DSP_i/Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.858 f  Array_DSP_i/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=528, routed)         1.568    39.427    Array_DSP_i/nolabel_line160/Parallel_RAM/clk_out1
    SLICE_X41Y30         FDRE                                         r  Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[4][9]/C  (IS_INVERTED)
                         clock pessimism              0.487    39.914    
                         clock uncertainty           -0.240    39.675    
    SLICE_X41Y30         FDRE (Setup_fdre_C_D)       -0.037    39.638    Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[4][9]
  -------------------------------------------------------------------
                         required time                         39.638    
                         arrival time                          -4.772    
  -------------------------------------------------------------------
                         slack                                 34.865    

Slack (MET) :             35.122ns  (required time - arrival time)
  Source:                 Array_DSP_i/SigBuff/DATA_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[0][8]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_out1_clk_wiz_0 fall@40.690ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.167ns  (logic 0.456ns (8.825%)  route 4.711ns (91.175%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.267ns = ( 39.423 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.474ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Array_DSP_i/Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Array_DSP_i/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Array_DSP_i/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Array_DSP_i/Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Array_DSP_i/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=528, routed)         1.681    -0.677    Array_DSP_i/SigBuff/bbstub_clk_out1
    SLICE_X7Y11          FDRE                                         r  Array_DSP_i/SigBuff/DATA_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y11          FDRE (Prop_fdre_C_Q)         0.456    -0.221 r  Array_DSP_i/SigBuff/DATA_out_reg[8]/Q
                         net (fo=16, routed)          4.711     4.490    Array_DSP_i/nolabel_line160/Parallel_RAM/D[8]
    SLICE_X43Y23         FDRE                                         r  Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     40.690    40.690 f  
    K17                                               0.000    40.690 f  SCK (IN)
                         net (fo=0)                   0.000    40.690    Array_DSP_i/Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    42.111 f  Array_DSP_i/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.273    Array_DSP_i/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    36.168 f  Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.767    Array_DSP_i/Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.858 f  Array_DSP_i/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=528, routed)         1.564    39.423    Array_DSP_i/nolabel_line160/Parallel_RAM/clk_out1
    SLICE_X43Y23         FDRE                                         r  Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[0][8]/C  (IS_INVERTED)
                         clock pessimism              0.487    39.910    
                         clock uncertainty           -0.240    39.671    
    SLICE_X43Y23         FDRE (Setup_fdre_C_D)       -0.059    39.612    Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[0][8]
  -------------------------------------------------------------------
                         required time                         39.612    
                         arrival time                          -4.490    
  -------------------------------------------------------------------
                         slack                                 35.122    

Slack (MET) :             35.169ns  (required time - arrival time)
  Source:                 Array_DSP_i/SigBuff/DATA_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[13][9]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_out1_clk_wiz_0 fall@40.690ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.146ns  (logic 0.456ns (8.860%)  route 4.690ns (91.140%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.259ns = ( 39.431 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.674ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.474ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Array_DSP_i/Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Array_DSP_i/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Array_DSP_i/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Array_DSP_i/Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Array_DSP_i/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=528, routed)         1.684    -0.674    Array_DSP_i/SigBuff/bbstub_clk_out1
    SLICE_X7Y4           FDRE                                         r  Array_DSP_i/SigBuff/DATA_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y4           FDRE (Prop_fdre_C_Q)         0.456    -0.218 r  Array_DSP_i/SigBuff/DATA_out_reg[9]/Q
                         net (fo=16, routed)          4.690     4.472    Array_DSP_i/nolabel_line160/Parallel_RAM/D[9]
    SLICE_X40Y33         FDRE                                         r  Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[13][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     40.690    40.690 f  
    K17                                               0.000    40.690 f  SCK (IN)
                         net (fo=0)                   0.000    40.690    Array_DSP_i/Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    42.111 f  Array_DSP_i/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.273    Array_DSP_i/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    36.168 f  Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.767    Array_DSP_i/Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.858 f  Array_DSP_i/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=528, routed)         1.572    39.431    Array_DSP_i/nolabel_line160/Parallel_RAM/clk_out1
    SLICE_X40Y33         FDRE                                         r  Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[13][9]/C  (IS_INVERTED)
                         clock pessimism              0.487    39.918    
                         clock uncertainty           -0.240    39.679    
    SLICE_X40Y33         FDRE (Setup_fdre_C_D)       -0.037    39.642    Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[13][9]
  -------------------------------------------------------------------
                         required time                         39.642    
                         arrival time                          -4.472    
  -------------------------------------------------------------------
                         slack                                 35.169    

Slack (MET) :             35.490ns  (required time - arrival time)
  Source:                 Array_DSP_i/SigBuff/DATA_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[10][9]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_out1_clk_wiz_0 fall@40.690ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.826ns  (logic 0.456ns (9.448%)  route 4.370ns (90.552%))
  Logic Levels:           0  
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.258ns = ( 39.432 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.674ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.474ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Array_DSP_i/Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Array_DSP_i/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Array_DSP_i/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Array_DSP_i/Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Array_DSP_i/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=528, routed)         1.684    -0.674    Array_DSP_i/SigBuff/bbstub_clk_out1
    SLICE_X7Y4           FDRE                                         r  Array_DSP_i/SigBuff/DATA_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y4           FDRE (Prop_fdre_C_Q)         0.456    -0.218 r  Array_DSP_i/SigBuff/DATA_out_reg[9]/Q
                         net (fo=16, routed)          4.370     4.152    Array_DSP_i/nolabel_line160/Parallel_RAM/D[9]
    SLICE_X36Y35         FDRE                                         r  Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[10][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     40.690    40.690 f  
    K17                                               0.000    40.690 f  SCK (IN)
                         net (fo=0)                   0.000    40.690    Array_DSP_i/Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    42.111 f  Array_DSP_i/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.273    Array_DSP_i/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    36.168 f  Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.767    Array_DSP_i/Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.858 f  Array_DSP_i/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=528, routed)         1.573    39.432    Array_DSP_i/nolabel_line160/Parallel_RAM/clk_out1
    SLICE_X36Y35         FDRE                                         r  Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[10][9]/C  (IS_INVERTED)
                         clock pessimism              0.487    39.919    
                         clock uncertainty           -0.240    39.680    
    SLICE_X36Y35         FDRE (Setup_fdre_C_D)       -0.037    39.643    Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[10][9]
  -------------------------------------------------------------------
                         required time                         39.643    
                         arrival time                          -4.152    
  -------------------------------------------------------------------
                         slack                                 35.490    

Slack (MET) :             35.500ns  (required time - arrival time)
  Source:                 Array_DSP_i/SigBuff/DATA_out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[12][18]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_out1_clk_wiz_0 fall@40.690ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.773ns  (logic 0.456ns (9.554%)  route 4.317ns (90.446%))
  Logic Levels:           0  
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 39.361 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.474ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Array_DSP_i/Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Array_DSP_i/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Array_DSP_i/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Array_DSP_i/Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Array_DSP_i/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=528, routed)         1.755    -0.603    Array_DSP_i/SigBuff/bbstub_clk_out1
    SLICE_X39Y5          FDRE                                         r  Array_DSP_i/SigBuff/DATA_out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.147 r  Array_DSP_i/SigBuff/DATA_out_reg[18]/Q
                         net (fo=16, routed)          4.317     4.170    Array_DSP_i/nolabel_line160/Parallel_RAM/D[18]
    SLICE_X29Y44         FDRE                                         r  Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[12][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     40.690    40.690 f  
    K17                                               0.000    40.690 f  SCK (IN)
                         net (fo=0)                   0.000    40.690    Array_DSP_i/Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    42.111 f  Array_DSP_i/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.273    Array_DSP_i/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    36.168 f  Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.767    Array_DSP_i/Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.858 f  Array_DSP_i/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=528, routed)         1.502    39.361    Array_DSP_i/nolabel_line160/Parallel_RAM/clk_out1
    SLICE_X29Y44         FDRE                                         r  Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[12][18]/C  (IS_INVERTED)
                         clock pessimism              0.588    39.949    
                         clock uncertainty           -0.240    39.709    
    SLICE_X29Y44         FDRE (Setup_fdre_C_D)       -0.040    39.669    Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[12][18]
  -------------------------------------------------------------------
                         required time                         39.669    
                         arrival time                          -4.170    
  -------------------------------------------------------------------
                         slack                                 35.500    

Slack (MET) :             35.510ns  (required time - arrival time)
  Source:                 Array_DSP_i/SigBuff/DATA_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[2][9]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_out1_clk_wiz_0 fall@40.690ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.731ns  (logic 0.456ns (9.639%)  route 4.275ns (90.361%))
  Logic Levels:           0  
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 39.356 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.674ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.474ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Array_DSP_i/Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Array_DSP_i/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Array_DSP_i/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Array_DSP_i/Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Array_DSP_i/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=528, routed)         1.684    -0.674    Array_DSP_i/SigBuff/bbstub_clk_out1
    SLICE_X7Y4           FDRE                                         r  Array_DSP_i/SigBuff/DATA_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y4           FDRE (Prop_fdre_C_Q)         0.456    -0.218 r  Array_DSP_i/SigBuff/DATA_out_reg[9]/Q
                         net (fo=16, routed)          4.275     4.057    Array_DSP_i/nolabel_line160/Parallel_RAM/D[9]
    SLICE_X35Y34         FDRE                                         r  Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[2][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     40.690    40.690 f  
    K17                                               0.000    40.690 f  SCK (IN)
                         net (fo=0)                   0.000    40.690    Array_DSP_i/Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    42.111 f  Array_DSP_i/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.273    Array_DSP_i/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    36.168 f  Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.767    Array_DSP_i/Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.858 f  Array_DSP_i/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=528, routed)         1.497    39.356    Array_DSP_i/nolabel_line160/Parallel_RAM/clk_out1
    SLICE_X35Y34         FDRE                                         r  Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[2][9]/C  (IS_INVERTED)
                         clock pessimism              0.487    39.843    
                         clock uncertainty           -0.240    39.604    
    SLICE_X35Y34         FDRE (Setup_fdre_C_D)       -0.037    39.567    Array_DSP_i/nolabel_line160/Parallel_RAM/DATA_Buff_reg[2][9]
  -------------------------------------------------------------------
                         required time                         39.567    
                         arrival time                          -4.057    
  -------------------------------------------------------------------
                         slack                                 35.510    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 Array_DSP_i/PCM_TX/Clock_Divider/DIV_Latch/FDRE/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            Array_DSP_i/PCM_TX/Clock_Divider/DIV_Latch/SRL16E_inst_0/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.148ns (53.424%)  route 0.129ns (46.576%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.700ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Array_DSP_i/Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Array_DSP_i/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Array_DSP_i/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Array_DSP_i/Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Array_DSP_i/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=528, routed)         0.594    -0.466    Array_DSP_i/PCM_TX/Clock_Divider/DIV_Latch/CLK
    SLICE_X42Y44         FDRE                                         r  Array_DSP_i/PCM_TX/Clock_Divider/DIV_Latch/FDRE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y44         FDRE (Prop_fdre_C_Q)         0.148    -0.318 r  Array_DSP_i/PCM_TX/Clock_Divider/DIV_Latch/FDRE/Q
                         net (fo=770, routed)         0.129    -0.189    Array_DSP_i/PCM_TX/Clock_Divider/DIV_Latch/CLK_out
    SLICE_X42Y45         SRL16E                                       r  Array_DSP_i/PCM_TX/Clock_Divider/DIV_Latch/SRL16E_inst_0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Array_DSP_i/Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Array_DSP_i/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Array_DSP_i/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Array_DSP_i/Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Array_DSP_i/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=528, routed)         0.863    -0.700    Array_DSP_i/PCM_TX/Clock_Divider/DIV_Latch/CLK
    SLICE_X42Y45         SRL16E                                       r  Array_DSP_i/PCM_TX/Clock_Divider/DIV_Latch/SRL16E_inst_0/CLK
                         clock pessimism              0.249    -0.450    
    SLICE_X42Y45         SRL16E (Hold_srl16e_CLK_D)
                                                      0.049    -0.401    Array_DSP_i/PCM_TX/Clock_Divider/DIV_Latch/SRL16E_inst_0
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 Array_DSP_i/nolabel_line160/Tapper/State_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            Array_DSP_i/nolabel_line160/Tapper/Read_Addr_reg[1]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.226ns (66.950%)  route 0.112ns (33.050%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Array_DSP_i/Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Array_DSP_i/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Array_DSP_i/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Array_DSP_i/Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Array_DSP_i/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=528, routed)         0.565    -0.495    Array_DSP_i/nolabel_line160/Tapper/clk_out1
    SLICE_X33Y43         FDRE                                         r  Array_DSP_i/nolabel_line160/Tapper/State_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y43         FDRE (Prop_fdre_C_Q)         0.128    -0.367 r  Array_DSP_i/nolabel_line160/Tapper/State_reg[3]/Q
                         net (fo=42, routed)          0.112    -0.256    Array_DSP_i/nolabel_line160/Tapper/State__0[3]
    SLICE_X33Y43         LUT4 (Prop_lut4_I1_O)        0.098    -0.158 r  Array_DSP_i/nolabel_line160/Tapper/Read_Addr[1]_rep__0_i_1/O
                         net (fo=1, routed)           0.000    -0.158    Array_DSP_i/nolabel_line160/Tapper/Read_Addr[1]_rep__0_i_1_n_0
    SLICE_X33Y43         FDRE                                         r  Array_DSP_i/nolabel_line160/Tapper/Read_Addr_reg[1]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Array_DSP_i/Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Array_DSP_i/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Array_DSP_i/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Array_DSP_i/Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Array_DSP_i/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=528, routed)         0.833    -0.730    Array_DSP_i/nolabel_line160/Tapper/clk_out1
    SLICE_X33Y43         FDRE                                         r  Array_DSP_i/nolabel_line160/Tapper/Read_Addr_reg[1]_rep__0/C
                         clock pessimism              0.234    -0.495    
    SLICE_X33Y43         FDRE (Hold_fdre_C_D)         0.092    -0.403    Array_DSP_i/nolabel_line160/Tapper/Read_Addr_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 Array_DSP_i/nolabel_line160/Tapper/Read_Addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            Array_DSP_i/SigBuff/DATA_out_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.245ns (39.422%)  route 0.376ns (60.578%))
  Logic Levels:           2  (MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Array_DSP_i/Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Array_DSP_i/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Array_DSP_i/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Array_DSP_i/Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Array_DSP_i/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=528, routed)         0.564    -0.496    Array_DSP_i/nolabel_line160/Tapper/clk_out1
    SLICE_X35Y42         FDRE                                         r  Array_DSP_i/nolabel_line160/Tapper/Read_Addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  Array_DSP_i/nolabel_line160/Tapper/Read_Addr_reg[6]/Q
                         net (fo=48, routed)          0.376     0.021    Array_DSP_i/SigBuff/Q[6]
    SLICE_X27Y50         MUXF7 (Prop_muxf7_S_O)       0.085     0.106 r  Array_DSP_i/SigBuff/DATA_out_reg[22]_i_3/O
                         net (fo=1, routed)           0.000     0.106    Array_DSP_i/SigBuff/DATA_out_reg[22]_i_3_n_0
    SLICE_X27Y50         MUXF8 (Prop_muxf8_I1_O)      0.019     0.125 r  Array_DSP_i/SigBuff/DATA_out_reg[22]_i_1/O
                         net (fo=1, routed)           0.000     0.125    Array_DSP_i/SigBuff/BUFFER_D__0[22]
    SLICE_X27Y50         FDRE                                         r  Array_DSP_i/SigBuff/DATA_out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Array_DSP_i/Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Array_DSP_i/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Array_DSP_i/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Array_DSP_i/Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Array_DSP_i/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=528, routed)         0.829    -0.734    Array_DSP_i/SigBuff/bbstub_clk_out1
    SLICE_X27Y50         FDRE                                         r  Array_DSP_i/SigBuff/DATA_out_reg[22]/C
                         clock pessimism              0.503    -0.231    
    SLICE_X27Y50         FDRE (Hold_fdre_C_D)         0.105    -0.126    Array_DSP_i/SigBuff/DATA_out_reg[22]
  -------------------------------------------------------------------
                         required time                          0.126    
                         arrival time                           0.125    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 Array_DSP_i/nolabel_line160/Tapper/State_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            Array_DSP_i/nolabel_line160/Tapper/Read_Addr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.226ns (63.224%)  route 0.131ns (36.776%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Array_DSP_i/Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Array_DSP_i/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Array_DSP_i/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Array_DSP_i/Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Array_DSP_i/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=528, routed)         0.564    -0.496    Array_DSP_i/nolabel_line160/Tapper/clk_out1
    SLICE_X35Y42         FDRE                                         r  Array_DSP_i/nolabel_line160/Tapper/State_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.128    -0.368 r  Array_DSP_i/nolabel_line160/Tapper/State_reg[2]/Q
                         net (fo=24, routed)          0.131    -0.237    Array_DSP_i/nolabel_line160/Tapper/State__0[2]
    SLICE_X35Y42         LUT6 (Prop_lut6_I0_O)        0.098    -0.139 r  Array_DSP_i/nolabel_line160/Tapper/Read_Addr[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.139    Array_DSP_i/nolabel_line160/Tapper/Read_Addr[6]_i_1_n_0
    SLICE_X35Y42         FDRE                                         r  Array_DSP_i/nolabel_line160/Tapper/Read_Addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Array_DSP_i/Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Array_DSP_i/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Array_DSP_i/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Array_DSP_i/Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Array_DSP_i/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=528, routed)         0.833    -0.730    Array_DSP_i/nolabel_line160/Tapper/clk_out1
    SLICE_X35Y42         FDRE                                         r  Array_DSP_i/nolabel_line160/Tapper/Read_Addr_reg[6]/C
                         clock pessimism              0.233    -0.496    
    SLICE_X35Y42         FDRE (Hold_fdre_C_D)         0.092    -0.404    Array_DSP_i/nolabel_line160/Tapper/Read_Addr_reg[6]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 Array_DSP_i/nolabel_line160/Tapper/State_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            Array_DSP_i/nolabel_line160/Tapper/State_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.183ns (45.681%)  route 0.218ns (54.319%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Array_DSP_i/Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Array_DSP_i/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Array_DSP_i/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Array_DSP_i/Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Array_DSP_i/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=528, routed)         0.565    -0.495    Array_DSP_i/nolabel_line160/Tapper/clk_out1
    SLICE_X33Y43         FDRE                                         r  Array_DSP_i/nolabel_line160/Tapper/State_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  Array_DSP_i/nolabel_line160/Tapper/State_reg[0]/Q
                         net (fo=37, routed)          0.218    -0.137    Array_DSP_i/nolabel_line160/Tapper/State__0[0]
    SLICE_X33Y43         LUT5 (Prop_lut5_I0_O)        0.042    -0.095 r  Array_DSP_i/nolabel_line160/Tapper/g0_b3/O
                         net (fo=1, routed)           0.000    -0.095    Array_DSP_i/nolabel_line160/Tapper/g0_b3_n_0
    SLICE_X33Y43         FDRE                                         r  Array_DSP_i/nolabel_line160/Tapper/State_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Array_DSP_i/Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Array_DSP_i/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Array_DSP_i/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Array_DSP_i/Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Array_DSP_i/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=528, routed)         0.833    -0.730    Array_DSP_i/nolabel_line160/Tapper/clk_out1
    SLICE_X33Y43         FDRE                                         r  Array_DSP_i/nolabel_line160/Tapper/State_reg[3]/C
                         clock pessimism              0.234    -0.495    
    SLICE_X33Y43         FDRE (Hold_fdre_C_D)         0.107    -0.388    Array_DSP_i/nolabel_line160/Tapper/State_reg[3]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.095    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 Array_DSP_i/nolabel_line160/Tapper/State_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            Array_DSP_i/nolabel_line160/Tapper/State_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.186ns (46.085%)  route 0.218ns (53.915%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Array_DSP_i/Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Array_DSP_i/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Array_DSP_i/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Array_DSP_i/Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Array_DSP_i/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=528, routed)         0.565    -0.495    Array_DSP_i/nolabel_line160/Tapper/clk_out1
    SLICE_X33Y43         FDRE                                         r  Array_DSP_i/nolabel_line160/Tapper/State_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  Array_DSP_i/nolabel_line160/Tapper/State_reg[0]/Q
                         net (fo=37, routed)          0.218    -0.137    Array_DSP_i/nolabel_line160/Tapper/State__0[0]
    SLICE_X33Y43         LUT5 (Prop_lut5_I0_O)        0.045    -0.092 r  Array_DSP_i/nolabel_line160/Tapper/g0_b0/O
                         net (fo=1, routed)           0.000    -0.092    Array_DSP_i/nolabel_line160/Tapper/g0_b0_n_0
    SLICE_X33Y43         FDRE                                         r  Array_DSP_i/nolabel_line160/Tapper/State_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Array_DSP_i/Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Array_DSP_i/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Array_DSP_i/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Array_DSP_i/Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Array_DSP_i/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=528, routed)         0.833    -0.730    Array_DSP_i/nolabel_line160/Tapper/clk_out1
    SLICE_X33Y43         FDRE                                         r  Array_DSP_i/nolabel_line160/Tapper/State_reg[0]/C
                         clock pessimism              0.234    -0.495    
    SLICE_X33Y43         FDRE (Hold_fdre_C_D)         0.092    -0.403    Array_DSP_i/nolabel_line160/Tapper/State_reg[0]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 Array_DSP_i/nolabel_line160/Tapper/State_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            Array_DSP_i/nolabel_line160/Tapper/Read_Addr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.227ns (53.467%)  route 0.198ns (46.533%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Array_DSP_i/Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Array_DSP_i/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Array_DSP_i/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Array_DSP_i/Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Array_DSP_i/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=528, routed)         0.565    -0.495    Array_DSP_i/nolabel_line160/Tapper/clk_out1
    SLICE_X33Y43         FDRE                                         r  Array_DSP_i/nolabel_line160/Tapper/State_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y43         FDRE (Prop_fdre_C_Q)         0.128    -0.367 r  Array_DSP_i/nolabel_line160/Tapper/State_reg[3]/Q
                         net (fo=42, routed)          0.198    -0.170    Array_DSP_i/nolabel_line160/Tapper/State__0[3]
    SLICE_X33Y43         LUT4 (Prop_lut4_I1_O)        0.099    -0.071 r  Array_DSP_i/nolabel_line160/Tapper/Read_Addr[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.071    Array_DSP_i/nolabel_line160/Tapper/Read_Addr[1]_i_1_n_0
    SLICE_X33Y43         FDRE                                         r  Array_DSP_i/nolabel_line160/Tapper/Read_Addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Array_DSP_i/Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Array_DSP_i/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Array_DSP_i/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Array_DSP_i/Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Array_DSP_i/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=528, routed)         0.833    -0.730    Array_DSP_i/nolabel_line160/Tapper/clk_out1
    SLICE_X33Y43         FDRE                                         r  Array_DSP_i/nolabel_line160/Tapper/Read_Addr_reg[1]/C
                         clock pessimism              0.234    -0.495    
    SLICE_X33Y43         FDRE (Hold_fdre_C_D)         0.107    -0.388    Array_DSP_i/nolabel_line160/Tapper/Read_Addr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 Array_DSP_i/nolabel_line160/Tapper/State_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            Array_DSP_i/nolabel_line160/Tapper/Write_En_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.185ns (42.089%)  route 0.255ns (57.911%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Array_DSP_i/Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Array_DSP_i/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Array_DSP_i/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Array_DSP_i/Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Array_DSP_i/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=528, routed)         0.564    -0.496    Array_DSP_i/nolabel_line160/Tapper/clk_out1
    SLICE_X35Y40         FDSE                                         r  Array_DSP_i/nolabel_line160/Tapper/State_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDSE (Prop_fdse_C_Q)         0.141    -0.355 f  Array_DSP_i/nolabel_line160/Tapper/State_reg[4]/Q
                         net (fo=67, routed)          0.255    -0.101    Array_DSP_i/nolabel_line160/Tapper/State__0[4]
    SLICE_X35Y40         LUT1 (Prop_lut1_I0_O)        0.044    -0.057 r  Array_DSP_i/nolabel_line160/Tapper/Write_En_i_1/O
                         net (fo=1, routed)           0.000    -0.057    Array_DSP_i/nolabel_line160/Tapper/Write_En_i_1_n_0
    SLICE_X35Y40         FDRE                                         r  Array_DSP_i/nolabel_line160/Tapper/Write_En_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Array_DSP_i/Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Array_DSP_i/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Array_DSP_i/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Array_DSP_i/Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Array_DSP_i/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=528, routed)         0.833    -0.730    Array_DSP_i/nolabel_line160/Tapper/clk_out1
    SLICE_X35Y40         FDRE                                         r  Array_DSP_i/nolabel_line160/Tapper/Write_En_reg/C
                         clock pessimism              0.233    -0.496    
    SLICE_X35Y40         FDRE (Hold_fdre_C_D)         0.107    -0.389    Array_DSP_i/nolabel_line160/Tapper/Write_En_reg
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.057    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 Array_DSP_i/nolabel_line160/Tapper/State_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            Array_DSP_i/nolabel_line160/Tapper/Read_Addr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.186ns (40.120%)  route 0.278ns (59.880%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Array_DSP_i/Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Array_DSP_i/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Array_DSP_i/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Array_DSP_i/Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Array_DSP_i/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=528, routed)         0.564    -0.496    Array_DSP_i/nolabel_line160/Tapper/clk_out1
    SLICE_X35Y40         FDSE                                         r  Array_DSP_i/nolabel_line160/Tapper/State_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDSE (Prop_fdse_C_Q)         0.141    -0.355 f  Array_DSP_i/nolabel_line160/Tapper/State_reg[4]/Q
                         net (fo=67, routed)          0.278    -0.078    Array_DSP_i/nolabel_line160/Tapper/State__0[4]
    SLICE_X33Y43         LUT2 (Prop_lut2_I1_O)        0.045    -0.033 r  Array_DSP_i/nolabel_line160/Tapper/Read_Addr[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.033    Array_DSP_i/nolabel_line160/Tapper/Read_Addr[0]_i_1_n_0
    SLICE_X33Y43         FDRE                                         r  Array_DSP_i/nolabel_line160/Tapper/Read_Addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Array_DSP_i/Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Array_DSP_i/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Array_DSP_i/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Array_DSP_i/Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Array_DSP_i/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=528, routed)         0.833    -0.730    Array_DSP_i/nolabel_line160/Tapper/clk_out1
    SLICE_X33Y43         FDRE                                         r  Array_DSP_i/nolabel_line160/Tapper/Read_Addr_reg[0]/C
                         clock pessimism              0.269    -0.460    
    SLICE_X33Y43         FDRE (Hold_fdre_C_D)         0.091    -0.369    Array_DSP_i/nolabel_line160/Tapper/Read_Addr_reg[0]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.033    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 Array_DSP_i/nolabel_line160/Tapper/State_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            Array_DSP_i/nolabel_line160/Tapper/Read_Addr_reg[0]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.186ns (40.034%)  route 0.279ns (59.966%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Array_DSP_i/Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Array_DSP_i/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Array_DSP_i/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Array_DSP_i/Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Array_DSP_i/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=528, routed)         0.564    -0.496    Array_DSP_i/nolabel_line160/Tapper/clk_out1
    SLICE_X35Y40         FDSE                                         r  Array_DSP_i/nolabel_line160/Tapper/State_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDSE (Prop_fdse_C_Q)         0.141    -0.355 f  Array_DSP_i/nolabel_line160/Tapper/State_reg[4]/Q
                         net (fo=67, routed)          0.279    -0.077    Array_DSP_i/nolabel_line160/Tapper/State__0[4]
    SLICE_X33Y43         LUT2 (Prop_lut2_I1_O)        0.045    -0.032 r  Array_DSP_i/nolabel_line160/Tapper/Read_Addr[0]_rep__0_i_1/O
                         net (fo=1, routed)           0.000    -0.032    Array_DSP_i/nolabel_line160/Tapper/Read_Addr[0]_rep__0_i_1_n_0
    SLICE_X33Y43         FDRE                                         r  Array_DSP_i/nolabel_line160/Tapper/Read_Addr_reg[0]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Array_DSP_i/Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Array_DSP_i/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Array_DSP_i/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Array_DSP_i/Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Array_DSP_i/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=528, routed)         0.833    -0.730    Array_DSP_i/nolabel_line160/Tapper/clk_out1
    SLICE_X33Y43         FDRE                                         r  Array_DSP_i/nolabel_line160/Tapper/Read_Addr_reg[0]_rep__0/C
                         clock pessimism              0.269    -0.460    
    SLICE_X33Y43         FDRE (Hold_fdre_C_D)         0.092    -0.368    Array_DSP_i/nolabel_line160/Tapper/Read_Addr_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.032    
  -------------------------------------------------------------------
                         slack                                  0.337    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 40.690 }
Period(ns):         81.380
Sources:            { Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         81.380      78.804     RAMB18_X1Y4      Array_DSP_i/SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         81.380      78.804     RAMB18_X1Y4      Array_DSP_i/SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         81.380      78.804     RAMB18_X1Y5      Array_DSP_i/SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         81.380      78.804     RAMB18_X1Y5      Array_DSP_i/SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         81.380      79.225     BUFGCTRL_X0Y16   Array_DSP_i/Clock_Wizard/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         81.380      80.131     MMCME2_ADV_X0Y1  Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X33Y17     Array_DSP_i/SigBuff/DATA_out_reg[19]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X17Y15     Array_DSP_i/SigBuff/DATA_out_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X27Y44     Array_DSP_i/SigBuff/DATA_out_reg[20]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X33Y43     Array_DSP_i/nolabel_line160/Tapper/Read_Addr_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       81.380      131.980    MMCME2_ADV_X0Y1  Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         40.690      39.710     SLICE_X38Y47     Array_DSP_i/CODEC_Reciever/nolabel_line40/SRL16E_inst_10/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         40.690      39.710     SLICE_X38Y47     Array_DSP_i/CODEC_Reciever/nolabel_line40/SRL16E_inst_11/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         40.690      39.710     SLICE_X38Y47     Array_DSP_i/CODEC_Reciever/nolabel_line40/SRL16E_inst_12/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         40.690      39.710     SLICE_X38Y47     Array_DSP_i/CODEC_Reciever/nolabel_line40/SRL16E_inst_13/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         40.690      39.710     SLICE_X38Y47     Array_DSP_i/CODEC_Reciever/nolabel_line40/SRL16E_inst_14/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         40.690      39.710     SLICE_X34Y47     Array_DSP_i/CODEC_Reciever/nolabel_line40/SRL16E_inst_15/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         40.690      39.710     SLICE_X38Y47     Array_DSP_i/CODEC_Reciever/nolabel_line40/SRL16E_inst_8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         40.690      39.710     SLICE_X38Y47     Array_DSP_i/CODEC_Reciever/nolabel_line40/SRL16E_inst_9/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         40.690      39.710     SLICE_X30Y47     Array_DSP_i/PCM_TX/Clock_Divider/DIV_BCK/SRL16E_inst/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         40.690      39.710     SLICE_X34Y46     Array_DSP_i/PCM_TX/Clock_Divider/DIV_LRCK/SRL16E_inst_0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         40.690      39.710     SLICE_X38Y46     Array_DSP_i/CODEC_Reciever/nolabel_line40/SRL16E_inst_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         40.690      39.710     SLICE_X38Y46     Array_DSP_i/CODEC_Reciever/nolabel_line40/SRL16E_inst_0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         40.690      39.710     SLICE_X38Y46     Array_DSP_i/CODEC_Reciever/nolabel_line40/SRL16E_inst_1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         40.690      39.710     SLICE_X38Y46     Array_DSP_i/CODEC_Reciever/nolabel_line40/SRL16E_inst_1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         40.690      39.710     SLICE_X38Y47     Array_DSP_i/CODEC_Reciever/nolabel_line40/SRL16E_inst_10/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         40.690      39.710     SLICE_X38Y47     Array_DSP_i/CODEC_Reciever/nolabel_line40/SRL16E_inst_10/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         40.690      39.710     SLICE_X38Y47     Array_DSP_i/CODEC_Reciever/nolabel_line40/SRL16E_inst_11/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         40.690      39.710     SLICE_X38Y47     Array_DSP_i/CODEC_Reciever/nolabel_line40/SRL16E_inst_11/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         40.690      39.710     SLICE_X38Y47     Array_DSP_i/CODEC_Reciever/nolabel_line40/SRL16E_inst_12/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         40.690      39.710     SLICE_X38Y47     Array_DSP_i/CODEC_Reciever/nolabel_line40/SRL16E_inst_12/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       44.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 28.000 }
Period(ns):         56.000
Sources:            { Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         56.000      53.845     BUFGCTRL_X0Y17   Array_DSP_i/Clock_Wizard/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         56.000      54.751     MMCME2_ADV_X0Y1  Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         56.000      54.751     MMCME2_ADV_X0Y1  Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       56.000      44.000     MMCME2_ADV_X0Y1  Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       56.000      157.360    MMCME2_ADV_X0Y1  Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.707ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.707ns  (required time - arrival time)
  Source:                 Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.062ns  (logic 3.023ns (49.869%)  route 3.039ns (50.131%))
  Logic Levels:           9  (CARRY4=4 LUT3=1 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 12.734 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_I2C_CODEC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Zynq_I2C_CODEC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Zynq_I2C_CODEC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=984, routed)         1.681     2.989    Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X7Y46          FDRE                                         r  Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDRE (Prop_fdre_C_Q)         0.456     3.445 r  Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/Q
                         net (fo=3, routed)           0.651     4.096    Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3][2]
    SLICE_X7Y46          LUT4 (Prop_lut4_I3_O)        0.124     4.220 r  Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=4, routed)           0.320     4.540    Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_0
    SLICE_X7Y47          LUT4 (Prop_lut4_I0_O)        0.124     4.664 f  Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=8, routed)           0.787     5.451    Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X5Y53          LUT6 (Prop_lut6_I2_O)        0.124     5.575 r  Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=24, routed)          0.786     6.361    Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/state_reg[1]
    SLICE_X5Y49          LUT4 (Prop_lut4_I1_O)        0.124     6.485 r  Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_17/O
                         net (fo=1, routed)           0.000     6.485    Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/S[1]
    SLICE_X5Y49          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.035 r  Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.001     7.035    Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_11_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.369 r  Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[4]_i_6/O[1]
                         net (fo=1, routed)           0.494     7.863    Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_payload_i_reg[11][1]
    SLICE_X3Y49          LUT3 (Prop_lut3_I0_O)        0.303     8.166 r  Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_4/O
                         net (fo=1, routed)           0.000     8.166    Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_4_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.716 r  Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     8.717    Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.051 r  Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.051    Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1_n_6
    SLICE_X3Y50          FDRE                                         r  Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zynq_I2C_CODEC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Zynq_I2C_CODEC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Zynq_I2C_CODEC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=984, routed)         1.542    12.734    Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X3Y50          FDRE                                         r  Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/C
                         clock pessimism              0.116    12.850    
                         clock uncertainty           -0.154    12.696    
    SLICE_X3Y50          FDRE (Setup_fdre_C_D)        0.062    12.758    Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]
  -------------------------------------------------------------------
                         required time                         12.758    
                         arrival time                          -9.051    
  -------------------------------------------------------------------
                         slack                                  3.707    

Slack (MET) :             3.728ns  (required time - arrival time)
  Source:                 Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.041ns  (logic 3.002ns (49.695%)  route 3.039ns (50.305%))
  Logic Levels:           9  (CARRY4=4 LUT3=1 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 12.734 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_I2C_CODEC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Zynq_I2C_CODEC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Zynq_I2C_CODEC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=984, routed)         1.681     2.989    Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X7Y46          FDRE                                         r  Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDRE (Prop_fdre_C_Q)         0.456     3.445 r  Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/Q
                         net (fo=3, routed)           0.651     4.096    Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3][2]
    SLICE_X7Y46          LUT4 (Prop_lut4_I3_O)        0.124     4.220 r  Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=4, routed)           0.320     4.540    Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_0
    SLICE_X7Y47          LUT4 (Prop_lut4_I0_O)        0.124     4.664 f  Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=8, routed)           0.787     5.451    Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X5Y53          LUT6 (Prop_lut6_I2_O)        0.124     5.575 r  Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=24, routed)          0.786     6.361    Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/state_reg[1]
    SLICE_X5Y49          LUT4 (Prop_lut4_I1_O)        0.124     6.485 r  Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_17/O
                         net (fo=1, routed)           0.000     6.485    Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/S[1]
    SLICE_X5Y49          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.035 r  Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.001     7.035    Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_11_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.369 r  Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[4]_i_6/O[1]
                         net (fo=1, routed)           0.494     7.863    Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_payload_i_reg[11][1]
    SLICE_X3Y49          LUT3 (Prop_lut3_I0_O)        0.303     8.166 r  Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_4/O
                         net (fo=1, routed)           0.000     8.166    Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_4_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.716 r  Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     8.717    Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.030 r  Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.030    Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1_n_4
    SLICE_X3Y50          FDRE                                         r  Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zynq_I2C_CODEC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Zynq_I2C_CODEC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Zynq_I2C_CODEC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=984, routed)         1.542    12.734    Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X3Y50          FDRE                                         r  Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
                         clock pessimism              0.116    12.850    
                         clock uncertainty           -0.154    12.696    
    SLICE_X3Y50          FDRE (Setup_fdre_C_D)        0.062    12.758    Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]
  -------------------------------------------------------------------
                         required time                         12.758    
                         arrival time                          -9.030    
  -------------------------------------------------------------------
                         slack                                  3.728    

Slack (MET) :             3.802ns  (required time - arrival time)
  Source:                 Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.967ns  (logic 2.928ns (49.071%)  route 3.039ns (50.929%))
  Logic Levels:           9  (CARRY4=4 LUT3=1 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 12.734 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_I2C_CODEC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Zynq_I2C_CODEC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Zynq_I2C_CODEC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=984, routed)         1.681     2.989    Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X7Y46          FDRE                                         r  Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDRE (Prop_fdre_C_Q)         0.456     3.445 r  Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/Q
                         net (fo=3, routed)           0.651     4.096    Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3][2]
    SLICE_X7Y46          LUT4 (Prop_lut4_I3_O)        0.124     4.220 r  Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=4, routed)           0.320     4.540    Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_0
    SLICE_X7Y47          LUT4 (Prop_lut4_I0_O)        0.124     4.664 f  Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=8, routed)           0.787     5.451    Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X5Y53          LUT6 (Prop_lut6_I2_O)        0.124     5.575 r  Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=24, routed)          0.786     6.361    Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/state_reg[1]
    SLICE_X5Y49          LUT4 (Prop_lut4_I1_O)        0.124     6.485 r  Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_17/O
                         net (fo=1, routed)           0.000     6.485    Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/S[1]
    SLICE_X5Y49          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.035 r  Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.001     7.035    Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_11_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.369 r  Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[4]_i_6/O[1]
                         net (fo=1, routed)           0.494     7.863    Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_payload_i_reg[11][1]
    SLICE_X3Y49          LUT3 (Prop_lut3_I0_O)        0.303     8.166 r  Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_4/O
                         net (fo=1, routed)           0.000     8.166    Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_4_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.716 r  Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     8.717    Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.956 r  Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.956    Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1_n_5
    SLICE_X3Y50          FDRE                                         r  Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zynq_I2C_CODEC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Zynq_I2C_CODEC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Zynq_I2C_CODEC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=984, routed)         1.542    12.734    Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X3Y50          FDRE                                         r  Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/C
                         clock pessimism              0.116    12.850    
                         clock uncertainty           -0.154    12.696    
    SLICE_X3Y50          FDRE (Setup_fdre_C_D)        0.062    12.758    Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]
  -------------------------------------------------------------------
                         required time                         12.758    
                         arrival time                          -8.956    
  -------------------------------------------------------------------
                         slack                                  3.802    

Slack (MET) :             3.818ns  (required time - arrival time)
  Source:                 Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.951ns  (logic 2.912ns (48.934%)  route 3.039ns (51.066%))
  Logic Levels:           9  (CARRY4=4 LUT3=1 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 12.734 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_I2C_CODEC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Zynq_I2C_CODEC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Zynq_I2C_CODEC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=984, routed)         1.681     2.989    Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X7Y46          FDRE                                         r  Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDRE (Prop_fdre_C_Q)         0.456     3.445 r  Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/Q
                         net (fo=3, routed)           0.651     4.096    Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3][2]
    SLICE_X7Y46          LUT4 (Prop_lut4_I3_O)        0.124     4.220 r  Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=4, routed)           0.320     4.540    Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_0
    SLICE_X7Y47          LUT4 (Prop_lut4_I0_O)        0.124     4.664 f  Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=8, routed)           0.787     5.451    Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X5Y53          LUT6 (Prop_lut6_I2_O)        0.124     5.575 r  Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=24, routed)          0.786     6.361    Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/state_reg[1]
    SLICE_X5Y49          LUT4 (Prop_lut4_I1_O)        0.124     6.485 r  Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_17/O
                         net (fo=1, routed)           0.000     6.485    Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/S[1]
    SLICE_X5Y49          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.035 r  Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.001     7.035    Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_11_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.369 r  Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[4]_i_6/O[1]
                         net (fo=1, routed)           0.494     7.863    Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_payload_i_reg[11][1]
    SLICE_X3Y49          LUT3 (Prop_lut3_I0_O)        0.303     8.166 r  Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_4/O
                         net (fo=1, routed)           0.000     8.166    Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_4_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.716 r  Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     8.717    Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.940 r  Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.940    Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1_n_7
    SLICE_X3Y50          FDRE                                         r  Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zynq_I2C_CODEC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Zynq_I2C_CODEC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Zynq_I2C_CODEC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=984, routed)         1.542    12.734    Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X3Y50          FDRE                                         r  Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/C
                         clock pessimism              0.116    12.850    
                         clock uncertainty           -0.154    12.696    
    SLICE_X3Y50          FDRE (Setup_fdre_C_D)        0.062    12.758    Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]
  -------------------------------------------------------------------
                         required time                         12.758    
                         arrival time                          -8.940    
  -------------------------------------------------------------------
                         slack                                  3.818    

Slack (MET) :             3.946ns  (required time - arrival time)
  Source:                 Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_tsusto_i_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.629ns  (logic 1.546ns (27.463%)  route 4.083ns (72.537%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_I2C_CODEC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Zynq_I2C_CODEC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Zynq_I2C_CODEC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=984, routed)         1.682     2.990    Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/s_axi_aclk
    SLICE_X10Y47         FDSE                                         r  Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_tsusto_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         FDSE (Prop_fdse_C_Q)         0.518     3.508 r  Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_tsusto_i_reg[2]/Q
                         net (fo=2, routed)           1.313     4.821    Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/sda_cout_reg_reg_0[2]
    SLICE_X11Y46         LUT6 (Prop_lut6_I0_O)        0.124     4.945 r  Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/i__carry_i_4/O
                         net (fo=1, routed)           0.000     4.945    Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/timing_param_tsusto_i_reg[9][0]
    SLICE_X11Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.477 f  Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/clk_cnt_en1_inferred__0/i__carry/CO[3]
                         net (fo=4, routed)           1.214     6.691    Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_tsusto_i_reg[9]_0[0]
    SLICE_X19Y44         LUT6 (Prop_lut6_I2_O)        0.124     6.815 f  Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/q_int[0]_i_7/O
                         net (fo=2, routed)           0.418     7.232    Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/stop_scl_reg_reg_0
    SLICE_X19Y45         LUT6 (Prop_lut6_I3_O)        0.124     7.356 r  Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_3/O
                         net (fo=1, routed)           0.599     7.955    Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/clk_cnt_en
    SLICE_X17Y45         LUT2 (Prop_lut2_I0_O)        0.124     8.079 r  Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1/O
                         net (fo=10, routed)          0.541     8.619    Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1_n_0
    SLICE_X15Y45         FDRE                                         r  Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zynq_I2C_CODEC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Zynq_I2C_CODEC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Zynq_I2C_CODEC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=984, routed)         1.501    12.693    Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/s_axi_aclk
    SLICE_X15Y45         FDRE                                         r  Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[0]/C
                         clock pessimism              0.230    12.924    
                         clock uncertainty           -0.154    12.770    
    SLICE_X15Y45         FDRE (Setup_fdre_C_CE)      -0.205    12.565    Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[0]
  -------------------------------------------------------------------
                         required time                         12.565    
                         arrival time                          -8.619    
  -------------------------------------------------------------------
                         slack                                  3.946    

Slack (MET) :             3.946ns  (required time - arrival time)
  Source:                 Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_tsusto_i_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.629ns  (logic 1.546ns (27.463%)  route 4.083ns (72.537%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_I2C_CODEC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Zynq_I2C_CODEC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Zynq_I2C_CODEC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=984, routed)         1.682     2.990    Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/s_axi_aclk
    SLICE_X10Y47         FDSE                                         r  Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_tsusto_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         FDSE (Prop_fdse_C_Q)         0.518     3.508 r  Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_tsusto_i_reg[2]/Q
                         net (fo=2, routed)           1.313     4.821    Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/sda_cout_reg_reg_0[2]
    SLICE_X11Y46         LUT6 (Prop_lut6_I0_O)        0.124     4.945 r  Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/i__carry_i_4/O
                         net (fo=1, routed)           0.000     4.945    Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/timing_param_tsusto_i_reg[9][0]
    SLICE_X11Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.477 f  Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/clk_cnt_en1_inferred__0/i__carry/CO[3]
                         net (fo=4, routed)           1.214     6.691    Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_tsusto_i_reg[9]_0[0]
    SLICE_X19Y44         LUT6 (Prop_lut6_I2_O)        0.124     6.815 f  Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/q_int[0]_i_7/O
                         net (fo=2, routed)           0.418     7.232    Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/stop_scl_reg_reg_0
    SLICE_X19Y45         LUT6 (Prop_lut6_I3_O)        0.124     7.356 r  Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_3/O
                         net (fo=1, routed)           0.599     7.955    Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/clk_cnt_en
    SLICE_X17Y45         LUT2 (Prop_lut2_I0_O)        0.124     8.079 r  Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1/O
                         net (fo=10, routed)          0.541     8.619    Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1_n_0
    SLICE_X15Y45         FDRE                                         r  Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zynq_I2C_CODEC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Zynq_I2C_CODEC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Zynq_I2C_CODEC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=984, routed)         1.501    12.693    Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/s_axi_aclk
    SLICE_X15Y45         FDRE                                         r  Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[1]/C
                         clock pessimism              0.230    12.924    
                         clock uncertainty           -0.154    12.770    
    SLICE_X15Y45         FDRE (Setup_fdre_C_CE)      -0.205    12.565    Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[1]
  -------------------------------------------------------------------
                         required time                         12.565    
                         arrival time                          -8.619    
  -------------------------------------------------------------------
                         slack                                  3.946    

Slack (MET) :             3.946ns  (required time - arrival time)
  Source:                 Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_tsusto_i_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.629ns  (logic 1.546ns (27.463%)  route 4.083ns (72.537%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_I2C_CODEC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Zynq_I2C_CODEC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Zynq_I2C_CODEC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=984, routed)         1.682     2.990    Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/s_axi_aclk
    SLICE_X10Y47         FDSE                                         r  Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_tsusto_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         FDSE (Prop_fdse_C_Q)         0.518     3.508 r  Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_tsusto_i_reg[2]/Q
                         net (fo=2, routed)           1.313     4.821    Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/sda_cout_reg_reg_0[2]
    SLICE_X11Y46         LUT6 (Prop_lut6_I0_O)        0.124     4.945 r  Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/i__carry_i_4/O
                         net (fo=1, routed)           0.000     4.945    Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/timing_param_tsusto_i_reg[9][0]
    SLICE_X11Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.477 f  Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/clk_cnt_en1_inferred__0/i__carry/CO[3]
                         net (fo=4, routed)           1.214     6.691    Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_tsusto_i_reg[9]_0[0]
    SLICE_X19Y44         LUT6 (Prop_lut6_I2_O)        0.124     6.815 f  Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/q_int[0]_i_7/O
                         net (fo=2, routed)           0.418     7.232    Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/stop_scl_reg_reg_0
    SLICE_X19Y45         LUT6 (Prop_lut6_I3_O)        0.124     7.356 r  Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_3/O
                         net (fo=1, routed)           0.599     7.955    Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/clk_cnt_en
    SLICE_X17Y45         LUT2 (Prop_lut2_I0_O)        0.124     8.079 r  Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1/O
                         net (fo=10, routed)          0.541     8.619    Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1_n_0
    SLICE_X15Y45         FDRE                                         r  Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zynq_I2C_CODEC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Zynq_I2C_CODEC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Zynq_I2C_CODEC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=984, routed)         1.501    12.693    Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/s_axi_aclk
    SLICE_X15Y45         FDRE                                         r  Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[2]/C
                         clock pessimism              0.230    12.924    
                         clock uncertainty           -0.154    12.770    
    SLICE_X15Y45         FDRE (Setup_fdre_C_CE)      -0.205    12.565    Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[2]
  -------------------------------------------------------------------
                         required time                         12.565    
                         arrival time                          -8.619    
  -------------------------------------------------------------------
                         slack                                  3.946    

Slack (MET) :             3.946ns  (required time - arrival time)
  Source:                 Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_tsusto_i_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.629ns  (logic 1.546ns (27.463%)  route 4.083ns (72.537%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_I2C_CODEC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Zynq_I2C_CODEC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Zynq_I2C_CODEC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=984, routed)         1.682     2.990    Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/s_axi_aclk
    SLICE_X10Y47         FDSE                                         r  Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_tsusto_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         FDSE (Prop_fdse_C_Q)         0.518     3.508 r  Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_tsusto_i_reg[2]/Q
                         net (fo=2, routed)           1.313     4.821    Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/sda_cout_reg_reg_0[2]
    SLICE_X11Y46         LUT6 (Prop_lut6_I0_O)        0.124     4.945 r  Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/i__carry_i_4/O
                         net (fo=1, routed)           0.000     4.945    Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/timing_param_tsusto_i_reg[9][0]
    SLICE_X11Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.477 f  Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/clk_cnt_en1_inferred__0/i__carry/CO[3]
                         net (fo=4, routed)           1.214     6.691    Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_tsusto_i_reg[9]_0[0]
    SLICE_X19Y44         LUT6 (Prop_lut6_I2_O)        0.124     6.815 f  Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/q_int[0]_i_7/O
                         net (fo=2, routed)           0.418     7.232    Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/stop_scl_reg_reg_0
    SLICE_X19Y45         LUT6 (Prop_lut6_I3_O)        0.124     7.356 r  Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_3/O
                         net (fo=1, routed)           0.599     7.955    Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/clk_cnt_en
    SLICE_X17Y45         LUT2 (Prop_lut2_I0_O)        0.124     8.079 r  Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1/O
                         net (fo=10, routed)          0.541     8.619    Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1_n_0
    SLICE_X15Y45         FDRE                                         r  Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zynq_I2C_CODEC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Zynq_I2C_CODEC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Zynq_I2C_CODEC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=984, routed)         1.501    12.693    Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/s_axi_aclk
    SLICE_X15Y45         FDRE                                         r  Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[6]/C
                         clock pessimism              0.230    12.924    
                         clock uncertainty           -0.154    12.770    
    SLICE_X15Y45         FDRE (Setup_fdre_C_CE)      -0.205    12.565    Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[6]
  -------------------------------------------------------------------
                         required time                         12.565    
                         arrival time                          -8.619    
  -------------------------------------------------------------------
                         slack                                  3.946    

Slack (MET) :             3.946ns  (required time - arrival time)
  Source:                 Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_tsusto_i_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.629ns  (logic 1.546ns (27.463%)  route 4.083ns (72.537%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_I2C_CODEC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Zynq_I2C_CODEC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Zynq_I2C_CODEC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=984, routed)         1.682     2.990    Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/s_axi_aclk
    SLICE_X10Y47         FDSE                                         r  Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_tsusto_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         FDSE (Prop_fdse_C_Q)         0.518     3.508 r  Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_tsusto_i_reg[2]/Q
                         net (fo=2, routed)           1.313     4.821    Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/sda_cout_reg_reg_0[2]
    SLICE_X11Y46         LUT6 (Prop_lut6_I0_O)        0.124     4.945 r  Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/i__carry_i_4/O
                         net (fo=1, routed)           0.000     4.945    Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/timing_param_tsusto_i_reg[9][0]
    SLICE_X11Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.477 f  Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/clk_cnt_en1_inferred__0/i__carry/CO[3]
                         net (fo=4, routed)           1.214     6.691    Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_tsusto_i_reg[9]_0[0]
    SLICE_X19Y44         LUT6 (Prop_lut6_I2_O)        0.124     6.815 f  Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/q_int[0]_i_7/O
                         net (fo=2, routed)           0.418     7.232    Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/stop_scl_reg_reg_0
    SLICE_X19Y45         LUT6 (Prop_lut6_I3_O)        0.124     7.356 r  Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_3/O
                         net (fo=1, routed)           0.599     7.955    Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/clk_cnt_en
    SLICE_X17Y45         LUT2 (Prop_lut2_I0_O)        0.124     8.079 r  Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1/O
                         net (fo=10, routed)          0.541     8.619    Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1_n_0
    SLICE_X15Y45         FDRE                                         r  Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zynq_I2C_CODEC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Zynq_I2C_CODEC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Zynq_I2C_CODEC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=984, routed)         1.501    12.693    Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/s_axi_aclk
    SLICE_X15Y45         FDRE                                         r  Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[7]/C
                         clock pessimism              0.230    12.924    
                         clock uncertainty           -0.154    12.770    
    SLICE_X15Y45         FDRE (Setup_fdre_C_CE)      -0.205    12.565    Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[7]
  -------------------------------------------------------------------
                         required time                         12.565    
                         arrival time                          -8.619    
  -------------------------------------------------------------------
                         slack                                  3.946    

Slack (MET) :             3.946ns  (required time - arrival time)
  Source:                 Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_tsusto_i_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.629ns  (logic 1.546ns (27.463%)  route 4.083ns (72.537%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_I2C_CODEC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Zynq_I2C_CODEC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Zynq_I2C_CODEC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=984, routed)         1.682     2.990    Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/s_axi_aclk
    SLICE_X10Y47         FDSE                                         r  Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_tsusto_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         FDSE (Prop_fdse_C_Q)         0.518     3.508 r  Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_tsusto_i_reg[2]/Q
                         net (fo=2, routed)           1.313     4.821    Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/sda_cout_reg_reg_0[2]
    SLICE_X11Y46         LUT6 (Prop_lut6_I0_O)        0.124     4.945 r  Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/i__carry_i_4/O
                         net (fo=1, routed)           0.000     4.945    Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/timing_param_tsusto_i_reg[9][0]
    SLICE_X11Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.477 f  Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/clk_cnt_en1_inferred__0/i__carry/CO[3]
                         net (fo=4, routed)           1.214     6.691    Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_tsusto_i_reg[9]_0[0]
    SLICE_X19Y44         LUT6 (Prop_lut6_I2_O)        0.124     6.815 f  Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/q_int[0]_i_7/O
                         net (fo=2, routed)           0.418     7.232    Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/stop_scl_reg_reg_0
    SLICE_X19Y45         LUT6 (Prop_lut6_I3_O)        0.124     7.356 r  Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_3/O
                         net (fo=1, routed)           0.599     7.955    Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/clk_cnt_en
    SLICE_X17Y45         LUT2 (Prop_lut2_I0_O)        0.124     8.079 r  Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1/O
                         net (fo=10, routed)          0.541     8.619    Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1_n_0
    SLICE_X15Y45         FDRE                                         r  Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zynq_I2C_CODEC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Zynq_I2C_CODEC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Zynq_I2C_CODEC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=984, routed)         1.501    12.693    Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/s_axi_aclk
    SLICE_X15Y45         FDRE                                         r  Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[8]/C
                         clock pessimism              0.230    12.924    
                         clock uncertainty           -0.154    12.770    
    SLICE_X15Y45         FDRE (Setup_fdre_C_CE)      -0.205    12.565    Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[8]
  -------------------------------------------------------------------
                         required time                         12.565    
                         arrival time                          -8.619    
  -------------------------------------------------------------------
                         slack                                  3.946    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.186ns (46.014%)  route 0.218ns (53.986%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_I2C_CODEC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Zynq_I2C_CODEC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Zynq_I2C_CODEC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=984, routed)         0.586     0.927    Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X2Y49          FDRE                                         r  Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.141     1.068 r  Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[45]/Q
                         net (fo=1, routed)           0.218     1.286    Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg_n_0_[45]
    SLICE_X2Y50          LUT3 (Prop_lut3_I2_O)        0.045     1.331 r  Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i[45]_i_1/O
                         net (fo=1, routed)           0.000     1.331    Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer[45]
    SLICE_X2Y50          FDRE                                         r  Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_I2C_CODEC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Zynq_I2C_CODEC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Zynq_I2C_CODEC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=984, routed)         0.853     1.223    Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[45]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X2Y50          FDRE (Hold_fdre_C_D)         0.092     1.286    Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[45]
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.331    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_I2C_CODEC_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.128ns (40.057%)  route 0.192ns (59.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_I2C_CODEC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Zynq_I2C_CODEC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Zynq_I2C_CODEC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=984, routed)         0.582     0.923    Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X1Y52          FDRE                                         r  Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.192     1.242    Zynq_I2C_CODEC_i/processing_system7_0/inst/M_AXI_GP0_BRESP[1]
    PS7_X0Y0             PS7                                          r  Zynq_I2C_CODEC_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_I2C_CODEC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Zynq_I2C_CODEC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Zynq_I2C_CODEC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=984, routed)         0.893     1.263    Zynq_I2C_CODEC_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  Zynq_I2C_CODEC_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BRESP[1])
                                                     -0.054     1.180    Zynq_I2C_CODEC_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.186ns (43.623%)  route 0.240ns (56.377%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_I2C_CODEC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Zynq_I2C_CODEC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Zynq_I2C_CODEC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=984, routed)         0.586     0.927    Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X2Y49          FDRE                                         r  Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.141     1.068 r  Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[0]/Q
                         net (fo=1, routed)           0.240     1.308    Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg_n_0_[0]
    SLICE_X2Y50          LUT3 (Prop_lut3_I2_O)        0.045     1.353 r  Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i[0]_i_1/O
                         net (fo=1, routed)           0.000     1.353    Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer[0]
    SLICE_X2Y50          FDRE                                         r  Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_I2C_CODEC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Zynq_I2C_CODEC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Zynq_I2C_CODEC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=984, routed)         0.853     1.223    Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[0]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X2Y50          FDRE (Hold_fdre_C_D)         0.091     1.285    Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.353    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/Cr_txModeSelect_set_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.227ns (51.718%)  route 0.212ns (48.282%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_I2C_CODEC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Zynq_I2C_CODEC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Zynq_I2C_CODEC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=984, routed)         0.564     0.905    Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/s_axi_aclk
    SLICE_X17Y49         FDRE                                         r  Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/Cr_txModeSelect_set_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y49         FDRE (Prop_fdre_C_Q)         0.128     1.033 r  Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/Cr_txModeSelect_set_reg/Q
                         net (fo=1, routed)           0.212     1.244    Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cr_txModeSelect_set
    SLICE_X13Y50         LUT6 (Prop_lut6_I4_O)        0.099     1.343 r  Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cr_i[4]_i_1/O
                         net (fo=1, routed)           0.000     1.343    Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/GEN_BKEND_CE_REGISTERS[17].ce_out_i_reg[17][1]
    SLICE_X13Y50         FDRE                                         r  Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_I2C_CODEC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Zynq_I2C_CODEC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Zynq_I2C_CODEC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=984, routed)         0.834     1.204    Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/s_axi_aclk
    SLICE_X13Y50         FDRE                                         r  Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[4]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X13Y50         FDRE (Hold_fdre_C_D)         0.092     1.267    Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.343    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_I2C_CODEC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Zynq_I2C_CODEC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Zynq_I2C_CODEC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=984, routed)         0.566     0.907    Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X8Y44          FDRE                                         r  Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          FDRE (Prop_fdre_C_Q)         0.164     1.071 r  Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]/Q
                         net (fo=1, routed)           0.116     1.187    Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[8]
    SLICE_X8Y43          SRLC32E                                      r  Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_I2C_CODEC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Zynq_I2C_CODEC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Zynq_I2C_CODEC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=984, routed)         0.834     1.204    Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y43          SRLC32E                                      r  Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.281     0.923    
    SLICE_X8Y43          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.105    Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_I2C_CODEC_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[4]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.164ns (41.725%)  route 0.229ns (58.275%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_I2C_CODEC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Zynq_I2C_CODEC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Zynq_I2C_CODEC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=984, routed)         0.582     0.923    Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X0Y51          FDRE                                         r  Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.164     1.087 r  Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[6]/Q
                         net (fo=1, routed)           0.229     1.316    Zynq_I2C_CODEC_i/processing_system7_0/inst/M_AXI_GP0_BID[4]
    PS7_X0Y0             PS7                                          r  Zynq_I2C_CODEC_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_I2C_CODEC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Zynq_I2C_CODEC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Zynq_I2C_CODEC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=984, routed)         0.893     1.263    Zynq_I2C_CODEC_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  Zynq_I2C_CODEC_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[4])
                                                      0.000     1.234    Zynq_I2C_CODEC_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_I2C_CODEC_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[10]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.148ns (43.510%)  route 0.192ns (56.490%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_I2C_CODEC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Zynq_I2C_CODEC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Zynq_I2C_CODEC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=984, routed)         0.582     0.923    Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X0Y51          FDRE                                         r  Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.148     1.071 r  Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.192     1.263    Zynq_I2C_CODEC_i/processing_system7_0/inst/M_AXI_GP0_BID[10]
    PS7_X0Y0             PS7                                          r  Zynq_I2C_CODEC_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_I2C_CODEC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Zynq_I2C_CODEC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Zynq_I2C_CODEC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=984, routed)         0.893     1.263    Zynq_I2C_CODEC_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  Zynq_I2C_CODEC_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[10])
                                                     -0.053     1.181    Zynq_I2C_CODEC_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_I2C_CODEC_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[6]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.164ns (41.619%)  route 0.230ns (58.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_I2C_CODEC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Zynq_I2C_CODEC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Zynq_I2C_CODEC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=984, routed)         0.582     0.923    Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X0Y51          FDRE                                         r  Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.164     1.087 r  Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[8]/Q
                         net (fo=1, routed)           0.230     1.317    Zynq_I2C_CODEC_i/processing_system7_0/inst/M_AXI_GP0_BID[6]
    PS7_X0Y0             PS7                                          r  Zynq_I2C_CODEC_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_I2C_CODEC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Zynq_I2C_CODEC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Zynq_I2C_CODEC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=984, routed)         0.893     1.263    Zynq_I2C_CODEC_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  Zynq_I2C_CODEC_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[6])
                                                      0.000     1.234    Zynq_I2C_CODEC_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.624%)  route 0.143ns (50.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_I2C_CODEC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Zynq_I2C_CODEC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Zynq_I2C_CODEC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=984, routed)         0.566     0.907    Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X9Y43          FDRE                                         r  Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDRE (Prop_fdre_C_Q)         0.141     1.048 r  Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/Q
                         net (fo=1, routed)           0.143     1.191    Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[5]
    SLICE_X8Y41          SRLC32E                                      r  Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_I2C_CODEC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Zynq_I2C_CODEC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Zynq_I2C_CODEC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=984, routed)         0.833     1.203    Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y41          SRLC32E                                      r  Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.281     0.922    
    SLICE_X8Y41          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.105    Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           1.191    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[19].ce_out_i_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/FIFO_GEN_DTR.Tx_fifo_wr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.186ns (41.266%)  route 0.265ns (58.734%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_I2C_CODEC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Zynq_I2C_CODEC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Zynq_I2C_CODEC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=984, routed)         0.567     0.908    Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X11Y49         FDRE                                         r  Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[19].ce_out_i_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[19].ce_out_i_reg[19]/Q
                         net (fo=2, routed)           0.265     1.313    Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/p_16_in
    SLICE_X11Y50         LUT2 (Prop_lut2_I0_O)        0.045     1.358 r  Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/FIFO_GEN_DTR.Tx_fifo_wr_i_1/O
                         net (fo=1, routed)           0.000     1.358    Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Bus2IIC_WrCE[10]
    SLICE_X11Y50         FDRE                                         r  Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/FIFO_GEN_DTR.Tx_fifo_wr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_I2C_CODEC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Zynq_I2C_CODEC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Zynq_I2C_CODEC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=984, routed)         0.834     1.204    Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/s_axi_aclk
    SLICE_X11Y50         FDRE                                         r  Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/FIFO_GEN_DTR.Tx_fifo_wr_reg/C
                         clock pessimism             -0.029     1.175    
    SLICE_X11Y50         FDRE (Hold_fdre_C_D)         0.091     1.266    Zynq_I2C_CODEC_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/FIFO_GEN_DTR.Tx_fifo_wr_reg
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.358    
  -------------------------------------------------------------------
                         slack                                  0.092    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Zynq_I2C_CODEC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  Zynq_I2C_CODEC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X2Y43    Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X0Y49    Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X0Y50    Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X0Y45    Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X3Y43    Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X5Y40    Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_rlast_r_reg/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X7Y44    Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X7Y43    Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X7Y43    Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__0/C
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y42    Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y42    Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y43    Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y45    Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y45    Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y45    Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y45    Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y45    Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y45    Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y46    Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y42    Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y42    Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y42    Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y42    Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y43    Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y42    Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y46    Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y46    Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y41    Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y46    Zynq_I2C_CODEC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK



