* Make SRAM model and Testbench who writes whole address and reads them
  - Design parameterized SRAM
![SRAM_model_wave](https://github.com/user-attachments/assets/8692c6ed-d149-404f-b76c-9ada9163a042)
![SRAM_model_Netlist](https://github.com/user-attachments/assets/14378cbe-8f5d-44b2-9d5e-1200f91ba2ef)
![image](https://github.com/user-attachments/assets/af3ea227-b1f8-4f32-8870-cb927f974a50)
