<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<!-- saved from url=(0030)http://rsim.cs.uiuc.edu/grace/ -->
<html xmlns:v="urn:schemas-microsoft-com:vml"
xmlns:o="urn:schemas-microsoft-com:office:office"
xmlns:w="urn:schemas-microsoft-com:office:word"
xmlns="http://www.w3.org/TR/REC-html40">

<head>
<meta http-equiv=Content-Type content="text/html; charset=iso-8859-1">
<meta name=ProgId content=Word.Document>
<meta name=Generator content="Microsoft Word 9">
<meta name=Originator content="Microsoft Word 9">
<link rel=File-List href="./3peac_research_files/filelist.xml">
<link rel=Edit-Time-Data href="./3peac_research_files/editdata.mso">
<!--[if !mso]>
<style>
v\:* {behavior:url(#default#VML);}
o\:* {behavior:url(#default#VML);}
w\:* {behavior:url(#default#VML);}
.shape {behavior:url(#default#VML);}
</style>
<![endif]-->
<title>GRACE project</title>
<!--[if gte mso 9]><xml>
 <o:DocumentProperties>
  <o:Author>Jayanth Srinivasan</o:Author>
  <o:Template>Normal</o:Template>
  <o:LastAuthor>Jayanth Srinivasan</o:LastAuthor>
  <o:Revision>3</o:Revision>
  <o:TotalTime>76</o:TotalTime>
  <o:Created>2003-03-20T16:56:00Z</o:Created>
  <o:LastSaved>2003-03-20T17:36:00Z</o:LastSaved>
  <o:Pages>3</o:Pages>
  <o:Words>1077</o:Words>
  <o:Characters>6143</o:Characters>
  <o:Company>Dept. of Computer Science, University of Illinois</o:Company>
  <o:Lines>51</o:Lines>
  <o:Paragraphs>12</o:Paragraphs>
  <o:CharactersWithSpaces>7544</o:CharactersWithSpaces>
  <o:Version>9.2720</o:Version>
 </o:DocumentProperties>
</xml><![endif]-->
<style>
<!--
 /* Font Definitions */
@font-face
	{font-family:Helvetica;
	panose-1:2 11 6 4 2 2 2 2 2 4;
	mso-font-charset:0;
	mso-generic-font-family:swiss;
	mso-font-pitch:variable;
	mso-font-signature:536902279 -2147483648 8 0 511 0;}
 /* Style Definitions */
p.MsoNormal, li.MsoNormal, div.MsoNormal
	{mso-style-parent:"";
	margin:0in;
	margin-bottom:.0001pt;
	mso-pagination:widow-orphan;
	font-size:12.0pt;
	font-family:"Times New Roman";
	mso-fareast-font-family:"Times New Roman";}
h1
	{mso-style-next:Normal;
	margin:0in;
	margin-bottom:.0001pt;
	mso-pagination:widow-orphan;
	page-break-after:avoid;
	mso-outline-level:1;
	font-size:12.0pt;
	font-family:"Times New Roman";
	mso-font-kerning:0pt;
	font-weight:bold;}
p.MsoBodyText, li.MsoBodyText, div.MsoBodyText
	{margin:0in;
	margin-bottom:.0001pt;
	line-height:150%;
	mso-pagination:widow-orphan;
	font-size:12.0pt;
	font-family:"Times New Roman";
	mso-fareast-font-family:"Times New Roman";
	font-weight:bold;}
a:link, span.MsoHyperlink
	{color:blue;
	text-decoration:underline;
	text-underline:single;}
a:visited, span.MsoHyperlinkFollowed
	{color:blue;
	text-decoration:underline;
	text-underline:single;}
p
	{margin-right:0in;
	mso-margin-top-alt:auto;
	mso-margin-bottom-alt:auto;
	margin-left:0in;
	mso-pagination:widow-orphan;
	font-size:12.0pt;
	font-family:"Times New Roman";
	mso-fareast-font-family:"Times New Roman";}
tt
	{mso-ascii-font-family:"Courier New";
	mso-fareast-font-family:"Courier New";
	mso-hansi-font-family:"Courier New";
	mso-bidi-font-family:"Courier New";}
@page Section1
	{size:8.5in 11.0in;
	margin:1.0in 1.25in 1.0in 1.25in;
	mso-header-margin:.5in;
	mso-footer-margin:.5in;
	mso-paper-source:0;}
div.Section1
	{page:Section1;}
-->
</style>
</head>

<body lang=EN-US link=blue vlink=blue style='tab-interval:.5in'>

<div class=Section1>

<div align=center>

<table border=0 cellpadding=0 width="90%" style='width:90.0%;mso-cellspacing:
 1.5pt;mso-padding-alt:1.5pt 1.5pt 1.5pt 1.5pt'>
 <tr>
  <td width=80 valign=top style='width:60.0pt;padding:1.5pt 1.5pt 1.5pt 1.5pt'>
  <p class=MsoNormal><a href="http://www.uiuc.edu/"><span style='text-decoration:
  none;text-underline:none'><img border=0 width=70 height=92 id="_x0000_i1025"
  src="..\RSIM%20main%20page\GRACE%20project_files\illinois.gif" alt="UIUC logo"></span></a></p>
  </td>
  <td width=681 valign=top style='width:511.0pt;padding:1.5pt 1.5pt 1.5pt 1.5pt'>
  <p class=MsoNormal align=center style='text-align:center'><b><span
  style='font-size:24.0pt;font-family:Helvetica;color:black'><![if !supportEmptyParas]>&nbsp;<![endif]><o:p></o:p></span></b></p>
  <p class=MsoNormal align=center style='text-align:center'><b><span
  style='font-size:24.0pt;font-family:Helvetica;color:black'>3-PEAC </span></b><span
  style='font-size:10.0pt'><br>
  <br>
  </span><b><span style='font-size:18.0pt;font-family:Helvetica;color:black'>Predictability
  for power and performance</span></b><span style='font-size:10.0pt'><br>
  <br>
  </span><b><span style='font-size:18.0pt;font-family:Helvetica;color:black'><span
  style="mso-spacerun: yes">&nbsp;</span></span></b></p>
  </td>
  <td width=115 valign=top style='width:86.5pt;padding:1.5pt 1.5pt 1.5pt 1.5pt'>
  <p class=MsoNormal align=center style='text-align:center'><![if !supportEmptyParas]>&nbsp;<![endif]><o:p></o:p></p>
  </td>
 </tr>
 <tr>
  <td width=881 colspan=3 valign=top style='width:660.5pt;padding:1.5pt 1.5pt 1.5pt 1.5pt'>
  <p class=MsoNormal align=center style='text-align:center'><img border=0
  width=197 height=3 id="_x0000_i1027"
  src="..\RSIM%20main%20page\GRACE%20project_files\rule.gif"
  alt=--------------------------------------------------></p>
  </td>
 </tr>
</table>

</div>

<p class=MsoNormal><span style='display:none;mso-hide:all'><![if !supportEmptyParas]>&nbsp;<![endif]><o:p></o:p></span></p>

<div align=center>

<table border=0 cellpadding=0 width="90%" style='width:90.0%;mso-cellspacing:
 1.5pt;mso-padding-alt:1.5pt 1.5pt 1.5pt 1.5pt'>
 <tr>
  <td width="15%" valign=top style='width:15.0%;padding:1.5pt 1.5pt 1.5pt 1.5pt'>
  <p>&nbsp;</p>
          <p><b><span style='font-family:Arial'><a
  href="http://rsim.cs.uiuc.edu/3peac">3-PEAC home</a></span></b></p>
          <p><b><span style='font-family:Arial'><a
  href="3peac_people.html">People</a><o:p></o:p></span></b></p>
          <p><b><span style='font-family:Arial'>Research</span></b></p>
          <p><b><span style='font-family:Arial'><a
  href="3peac_pubs.html">Papers</a></span></b></p>
          <p><b><span style='font-family:Arial'><a
  href="3peac_funding.html">Funding</a><o:p></o:p></span></b></p>
          <p><b><span style='font-family:Arial'><a
  href="3peac_links.html">Links</a></span></b></p>
  <p><![if !supportEmptyParas]>&nbsp;<![endif]><o:p></o:p></p>
  <p style='margin-bottom:12.0pt'><![if !supportEmptyParas]>&nbsp;<![endif]><o:p></o:p></p>
  </td>
  <td valign=top style='padding:1.5pt 1.5pt 1.5pt 1.5pt'><!-- STRIP_TOP -->
  <p><b><span style='font-size:18.0pt;font-family:Arial'>3-PEAC Research<o:p></o:p></span></b></p>
  <p class=MsoBodyText><a href="#exec_pred">Execution time predictability</a><br>
  <a href="#hard_adapt">Hardware adaptation to save energy</a><br>
  <a href="#cmpvssmt">Exploration of the design space between CMPs and SMTs</a><br>
  <a href="#thermal">Thermal power control in general purpose processors</a><br>
  <a href="#network">Efficient architectures for network applications</a></p>
  <p class=MsoNormal style='line-height:150%'><b><a href="#rtos">Real time
  scheduling on multithreaded processors</a><o:p></o:p></b></p>
  <p class=MsoNormal style='line-height:150%'><b><a href="#app_analysis">Analysis
  of media applications on current general-purpose processors</a><o:p></o:p></b></p>
  <p class=MsoNormal style='line-height:150%'><b><a href="#caches">Reconfigurable
  caches</a><o:p></o:p></b></p>
  <h1 style='line-height:150%'><span style='font-weight:normal'><![if !supportEmptyParas]>&nbsp;<![endif]><o:p></o:p></span></h1>
  <p><a name="_Reconfigurable_caches"></a><a name="exec_pred"><b>Execution time
  predictability</b></a></p>
  <p style='margin-left:.5in'>One commonly cited shortcoming of general-purpose
  processors is that their complex features (e.g., out-of-order issue) result
  in unpredictable execution times, making them unsuitable for real-time
  multimedia applications. Our <a
  href="http://www.cs.uiuc.edu/~sadve/Publications/isca01.ps">ISCA'01</a> paper
  tests this conjecture by examining execution time variability at the frame
  granularity for several multimedia applications. We find that while there is
  often some variability, it is mostly caused by the application algorithm and
  input. <i>In contrast to conventional wisdom, aggressive architectural features
  induce little additional variability and unpredictability.</i>&nbsp;</p>
  <p><![if !supportEmptyParas]>&nbsp;<![endif]><o:p></o:p></p>
  <p><a name="hard_adapt"><b>Hardware adaptation to save energy</b></a></p>
  <p style='margin-left:.5in'>Two sources of energy-inefficiency in modern
  processors are: (1) they often run faster than necessary for the
  application's real-time constraint, and (2) often resources stay active,
  consuming energy, but contribute little to performance.<span
  style="mso-spacerun: yes">&nbsp; </span>Recently, researchers have proposed
  two forms of hardware adaptation to improve energy efficiency: architecture
  adaptation and dynamic voltage/frequency scaling (DVS).<span
  style="mso-spacerun: yes">&nbsp; </span>A key to the effective use of these
  adaptations is the control algorithm that determines when and what to
  adapt.<span style="mso-spacerun: yes">&nbsp; </span>We propose adaptation
  control algorithms that integrate both architecture adaptation and DVS and
  address both sources of energy inefficiency, targeted towards multimedia
  applications.<span style="mso-spacerun: yes">&nbsp; </span>Our results show
  that the proposed algorithms are effective at reducing energy consumption in
  a variety of scenarios, architecture adaptation is effective with and without
  DVS, and addressing both sources of energy inefficiency gives significant
  gains.<span style="mso-spacerun: yes">&nbsp; </span>Overall, an integrated
  design works better than using any technique alone.</p>
  <p style='margin-left:.5in'>Specifically, frame-level execution time
  variability (seen in our <a
  href="http://www.cs.uiuc.edu/~sadve/Publications/isca01.ps">ISCA'01</a> paper)
  motivates frame-level hardware adaptation to save energy. We use our
  variability analysis from ISCA'01 to develop an adaptation control algorithm.
  To our knowledge,<i> this is the first integrated algorithm to control both
  DVS and architecture adaptation targeted for multimedia applications.</i> We
  have evaluated the control algorithm and analyzed the interaction between the
  two forms of adaptation in our <a
  href="http://rsim.cs.uiuc.edu/Pubs/hughes-micro34.pdf">MICRO'01</a> paper.<o:p></o:p></p>
  <p class=MsoNormal style='margin-left:.5in'>We have also examined hardware
  adaptation at a finer granularity to save energy. A combined global and local
  hardware adaptation algorithm for energy control is discussed in our <a
  href="http://rsim.cs.uiuc.edu/Pubs/sasanka-asplos10.pdf">ASPLOS'02</a> paper.</p>
  <p class=MsoNormal><![if !supportEmptyParas]>&nbsp;<![endif]><o:p></o:p></p>
  <p class=MsoNormal><![if !supportEmptyParas]>&nbsp;<![endif]><o:p></o:p></p>
  <p><a name=cmpvssmt><b>Exploration of the design space between CMPs and SMTs</b></a><b><o:p></o:p></b></p>
  <p class=MsoNormal style='margin-left:.5in'>&lt;insert Ruchira&#8217;s summary&gt;</p>
  <p class=MsoNormal><![if !supportEmptyParas]>&nbsp;<![endif]><o:p></o:p></p>
  <p class=MsoNormal><![if !supportEmptyParas]>&nbsp;<![endif]><o:p></o:p></p>
  <p><a name=thermal><b>Thermal power control in general purpose processors</b></a><b><o:p></o:p></b></p>
  <p class=MsoNormal style='margin-left:.5in'>Thermal power management is
  becoming an increasingly important area of research for general-purpose
  processors. In order to save on chip packaging costs, Dynamic Thermal
  Management (DTM) techniques have been proposed. However, these techniques
  result in a degradation in processor performance when invoked. Exploiting the
  features of multimedia applications, we have proposed a predictive DTM
  algorithm which we find performs significantly better than existing reactive
  DTM algorithms for our applications.<o:p></o:p></p>
  <p class=MsoNormal style='margin-left:.5in'><![if !supportEmptyParas]>&nbsp;<![endif]><o:p></o:p></p>
  <p class=MsoNormal style='margin-left:.5in'>We are also currently exploring
  thermal modeling and the effect of thermal power on processor reliability.</p>
  <p class=MsoNormal><![if !supportEmptyParas]>&nbsp;<![endif]><o:p></o:p></p>
  <p style='margin:0in;margin-bottom:.0001pt'><![if !supportEmptyParas]>&nbsp;<![endif]><o:p></o:p></p>
  <p><a name=network><b>Efficient architectures for network applications</b></a><b><o:p></o:p></b></p>
  <p class=MsoNormal style='margin-left:.5in'>Network applications are becoming
  a major part of computing systems and everyday life. As today's network are
  getting faster and faster, more and more processing power is needed for
  network applications. Currently, there are many specialized network
  processors that have dedicated instruction sets and functional units for
  packet processing. There is much diversity in these architectures and it is
  yet unclear which design is best for network applications.<o:p></o:p></p>
  <p class=MsoNormal style='margin-left:.5in'><![if !supportEmptyParas]>&nbsp;<![endif]><o:p></o:p></p>
  <p class=MsoNormal style='margin-left:.5in'>We are exploring the behavior of network
  applications on general-purpose processors and are researching the special
  needs of these applications in terms of performance, predictability and power
  consumption.</p>
  <p class=MsoNormal><![if !supportEmptyParas]>&nbsp;<![endif]><o:p></o:p></p>
  <p class=MsoNormal><![if !supportEmptyParas]>&nbsp;<![endif]><o:p></o:p></p>
  <p><a name=rtos><b>Real time scheduling on multithreaded processors</b></a><b><o:p></o:p></b></p>
  <p class=MsoNormal style='margin-left:.5in'>The scheduling of soft real-time
  applications like multimedia applications on SMT processors introduces new
  challenges that cannot be met by traditional real-time scheduling
  algorithms.<span style="mso-spacerun: yes">&nbsp; </span>In particular, to
  run these workloads on SMT processors we must determine 1) which threads to
  run simultaneously (the co-schedule) and 2) how to share processor resources
  amongst them, given the real-time constraints of the applications.<o:p></o:p></p>
  <p class=MsoNormal style='margin-left:.5in'><![if !supportEmptyParas]>&nbsp;<![endif]><o:p></o:p></p>
  <p class=MsoNormal style='margin-left:.5in'>We explore several algorithms for
  co-schedule selection and resource sharing.<span style="mso-spacerun:
  yes">&nbsp; </span>We also propose and evaluate some variations on those
  algorithms that try to utilize the SMT more efficiently.</p>
  <p class=MsoNormal><![if !supportEmptyParas]>&nbsp;<![endif]><o:p></o:p></p>
  <p class=MsoNormal><![if !supportEmptyParas]>&nbsp;<![endif]><o:p></o:p></p>
  <p><a name="app_analysis"><b>Analysis of media applications on current
  general-purpose processors</b></a></p>
  <p style='margin-left:.5in'>Our <a
  href="http://www.cs.uiuc.edu/~sadve/Publications/isca99.ps">ISCA'99</a> paper
  was our first step in<i> understanding the performance of multimedia
  applications on general-purpose processors.</i> The paper finds that several
  conventional processor techniques that enhance instruction-level parallelism
  (ILP) and the recent media ISA extensions are generally effective for our
  media benchmarks. The memory behavior of the benchmarks makes large caches
  generally ineffective, but software prefetching can often be used to
  substantially improve memory performance. After the use of software
  prefetching, our benchmarks become primarily compute (vs. memory) bound,
  motivating a focus on improving computation speed.</p>
  <p><![if !supportEmptyParas]>&nbsp;<![endif]><o:p></o:p></p>
  <p><a name=caches><b>Reconfigurable caches</b></a></p>
  <p style='margin-left:.5in'>While caches are generally not effective for
  media applications, a large number of on-chip transistors will continue to be<br>
  devoted to caches for other general-purpose applications. Our <a
  href="http://www.cs.uiuc.edu/~sadve/Publications/isca00.ps">ISCA'00</a> paper
  proposes a new reconfigurable cache organization that allows the cache SRAM
  arrays to be dynamically divided into partitions that can be used for other
  processor activities. For media applications, we illustrate the use of such <i>reconfigurable
  caches for instruction memoization to improve computation speed.</i></p>
  <p class=MsoNormal><![if !supportEmptyParas]>&nbsp;<![endif]><o:p></o:p></p>
  <p class=MsoNormal><![if !supportEmptyParas]>&nbsp;<![endif]><o:p></o:p></p>
  <p class=MsoNormal><![if !supportEmptyParas]>&nbsp;<![endif]><o:p></o:p></p>
  <p class=MsoNormal><br style='mso-special-character:line-break'>
  <![if !supportLineBreakNewLine]><br style='mso-special-character:line-break'>
  <![endif]></p>
  </td>
 </tr>
 <tr>
  <td colspan=2 valign=top style='padding:1.5pt 1.5pt 1.5pt 1.5pt'>
  <p class=MsoNormal align=center style='text-align:center'><![if !supportEmptyParas]>&nbsp;<![endif]><o:p></o:p></p>
  </td>
 </tr>
 <tr>
  <td colspan=2 valign=top style='padding:1.5pt 1.5pt 1.5pt 1.5pt'>
  <p class=MsoNormal><i><!-- DATE -->This page was last modified by Jayanth
  Srinivasan on Thursday Mar 20 09:42 2003 </i></p>
  </td>
 </tr>
</table>

</div>

<p class=MsoNormal><![if !supportEmptyParas]>&nbsp;<![endif]><o:p></o:p></p>

</div>

</body>

</html>
