#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Apr  2 09:51:27 2025
# Process ID: 14924
# Current directory: C:/Users/kccistc/Desktop/Verilog_Re/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18264 C:\Users\kccistc\Desktop\Verilog_Re\project_1\project_1.xpr
# Log file: C:/Users/kccistc/Desktop/Verilog_Re/project_1/vivado.log
# Journal file: C:/Users/kccistc/Desktop/Verilog_Re/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.xpr
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_donw.v] -no_script -reset -force -quiet
remove_files  C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_donw.v
close [ open C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v w ]
add_files C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.runs/impl_1/top_counter_up_down.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.runs/impl_1/top_counter_up_down.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close [ open C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/CU.v w ]
add_files C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/CU.v
update_compile_order -fileset sources_1
