// Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2015.4.1 (lin64) Build 1431336 Fri Dec 11 14:52:39 MST 2015
// Date        : Thu Sep  1 18:03:59 2016
// Host        : anago.arc.ics.keio.ac.jp running 64-bit CentOS release 6.8 (Final)
// Command     : write_verilog -force -mode funcsim
//               /home2/tokusasi/delayemu/boards/vc709/ip_catalog/axi_vfifo_ctrl_0/axi_vfifo_ctrl_0_sim_netlist.v
// Design      : axi_vfifo_ctrl_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7vx690tffg1761-2
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "axi_vfifo_ctrl_0,axi_vfifo_ctrl_v2_0_9,{}" *) (* CORE_GENERATION_INFO = "axi_vfifo_ctrl_0,axi_vfifo_ctrl_v2_0_9,{x_ipProduct=Vivado 2015.4.1,x_ipVendor=xilinx.com,x_ipLibrary=ip,x_ipName=axi_vfifo_ctrl,x_ipVersion=2.0,x_ipCoreRevision=9,x_ipLanguage=VERILOG,x_ipSimLanguage=MIXED,C_FAMILY=virtex7,C_DRAM_BASE_ADDR=80000000,C_HAS_AXIS_TUSER=0,C_AXIS_TDATA_WIDTH=64,C_AXIS_TUSER_WIDTH=1,C_AXIS_TID_WIDTH=1,C_AXI_BURST_SIZE=512,C_AXI_ADDR_WIDTH=32,C_NUM_CHANNEL=2,C_NUM_PAGE_CH0=4096,C_NUM_PAGE_CH1=4096,C_NUM_PAGE_CH2=8,C_NUM_PAGE_CH3=8,C_NUM_PAGE_CH4=8,C_NUM_PAGE_CH5=8,C_NUM_PAGE_CH6=8,C_NUM_PAGE_CH7=8,C_IMPLEMENTATION_TYPE=1,C_HAS_AXIS_TID=1,C_ENABLE_INTERRUPT=0,C_AR_WEIGHT_CH0=8,C_AR_WEIGHT_CH1=8,C_AR_WEIGHT_CH2=8,C_AR_WEIGHT_CH3=8,C_AR_WEIGHT_CH4=8,C_AR_WEIGHT_CH5=8,C_AR_WEIGHT_CH6=8,C_AR_WEIGHT_CH7=8,C_DEASSERT_TREADY=0,C_S2MM_TXN_TIMEOUT_VAL=64}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) 
(* X_CORE_INFO = "axi_vfifo_ctrl_v2_0_9,Vivado 2015.4.1" *) 
(* NotValidForBitStream *)
module axi_vfifo_ctrl_0
   (aclk,
    aresetn,
    s_axis_tvalid,
    s_axis_tready,
    s_axis_tdata,
    s_axis_tstrb,
    s_axis_tkeep,
    s_axis_tlast,
    s_axis_tid,
    s_axis_tdest,
    m_axis_tvalid,
    m_axis_tready,
    m_axis_tdata,
    m_axis_tstrb,
    m_axis_tkeep,
    m_axis_tlast,
    m_axis_tid,
    m_axis_tdest,
    m_axi_awid,
    m_axi_awaddr,
    m_axi_awlen,
    m_axi_awsize,
    m_axi_awburst,
    m_axi_awlock,
    m_axi_awcache,
    m_axi_awprot,
    m_axi_awqos,
    m_axi_awregion,
    m_axi_awuser,
    m_axi_awvalid,
    m_axi_awready,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_wlast,
    m_axi_wuser,
    m_axi_wvalid,
    m_axi_wready,
    m_axi_bid,
    m_axi_bresp,
    m_axi_buser,
    m_axi_bvalid,
    m_axi_bready,
    m_axi_arid,
    m_axi_araddr,
    m_axi_arlen,
    m_axi_arsize,
    m_axi_arburst,
    m_axi_arlock,
    m_axi_arcache,
    m_axi_arprot,
    m_axi_arqos,
    m_axi_arregion,
    m_axi_aruser,
    m_axi_arvalid,
    m_axi_arready,
    m_axi_rid,
    m_axi_rdata,
    m_axi_rresp,
    m_axi_rlast,
    m_axi_ruser,
    m_axi_rvalid,
    m_axi_rready,
    vfifo_mm2s_channel_full,
    vfifo_s2mm_channel_full,
    vfifo_mm2s_channel_empty,
    vfifo_idle);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 AXI_CLOCK CLK" *) input aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 AXI_RESETN RST" *) input aresetn;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 S_AXIS TVALID" *) input s_axis_tvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 S_AXIS TREADY" *) output s_axis_tready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 S_AXIS TDATA" *) input [63:0]s_axis_tdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 S_AXIS TSTRB" *) input [7:0]s_axis_tstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 S_AXIS TKEEP" *) input [7:0]s_axis_tkeep;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 S_AXIS TLAST" *) input s_axis_tlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 S_AXIS TID" *) input [0:0]s_axis_tid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 S_AXIS TDEST" *) input [0:0]s_axis_tdest;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 M_AXIS TVALID" *) output m_axis_tvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 M_AXIS TREADY" *) input m_axis_tready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 M_AXIS TDATA" *) output [63:0]m_axis_tdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 M_AXIS TSTRB" *) output [7:0]m_axis_tstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 M_AXIS TKEEP" *) output [7:0]m_axis_tkeep;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 M_AXIS TLAST" *) output m_axis_tlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 M_AXIS TID" *) output [0:0]m_axis_tid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 M_AXIS TDEST" *) output [0:0]m_axis_tdest;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI AWID" *) output [0:0]m_axi_awid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI AWADDR" *) output [31:0]m_axi_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI AWLEN" *) output [7:0]m_axi_awlen;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI AWSIZE" *) output [2:0]m_axi_awsize;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI AWBURST" *) output [1:0]m_axi_awburst;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI AWLOCK" *) output [0:0]m_axi_awlock;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI AWCACHE" *) output [3:0]m_axi_awcache;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI AWPROT" *) output [2:0]m_axi_awprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI AWQOS" *) output [3:0]m_axi_awqos;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI AWREGION" *) output [3:0]m_axi_awregion;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI AWUSER" *) output [0:0]m_axi_awuser;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI AWVALID" *) output m_axi_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI AWREADY" *) input m_axi_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI WDATA" *) output [63:0]m_axi_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI WSTRB" *) output [7:0]m_axi_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI WLAST" *) output m_axi_wlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI WUSER" *) output [0:0]m_axi_wuser;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI WVALID" *) output m_axi_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI WREADY" *) input m_axi_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI BID" *) input [0:0]m_axi_bid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI BRESP" *) input [1:0]m_axi_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI BUSER" *) input [0:0]m_axi_buser;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI BVALID" *) input m_axi_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI BREADY" *) output m_axi_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI ARID" *) output [0:0]m_axi_arid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI ARADDR" *) output [31:0]m_axi_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI ARLEN" *) output [7:0]m_axi_arlen;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI ARSIZE" *) output [2:0]m_axi_arsize;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI ARBURST" *) output [1:0]m_axi_arburst;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI ARLOCK" *) output [0:0]m_axi_arlock;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI ARCACHE" *) output [3:0]m_axi_arcache;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI ARPROT" *) output [2:0]m_axi_arprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI ARQOS" *) output [3:0]m_axi_arqos;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI ARREGION" *) output [3:0]m_axi_arregion;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI ARUSER" *) output [0:0]m_axi_aruser;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI ARVALID" *) output m_axi_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI ARREADY" *) input m_axi_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI RID" *) input [0:0]m_axi_rid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI RDATA" *) input [63:0]m_axi_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI RRESP" *) input [1:0]m_axi_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI RLAST" *) input m_axi_rlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI RUSER" *) input [0:0]m_axi_ruser;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI RVALID" *) input m_axi_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI RREADY" *) output m_axi_rready;
  input [1:0]vfifo_mm2s_channel_full;
  output [1:0]vfifo_s2mm_channel_full;
  output [1:0]vfifo_mm2s_channel_empty;
  output [1:0]vfifo_idle;

  wire aclk;
  wire aresetn;
  wire [31:0]m_axi_araddr;
  wire [1:0]m_axi_arburst;
  wire [3:0]m_axi_arcache;
  wire [0:0]m_axi_arid;
  wire [7:0]m_axi_arlen;
  wire [0:0]m_axi_arlock;
  wire [2:0]m_axi_arprot;
  wire [3:0]m_axi_arqos;
  wire m_axi_arready;
  wire [3:0]m_axi_arregion;
  wire [2:0]m_axi_arsize;
  wire [0:0]m_axi_aruser;
  wire m_axi_arvalid;
  wire [31:0]m_axi_awaddr;
  wire [1:0]m_axi_awburst;
  wire [3:0]m_axi_awcache;
  wire [0:0]m_axi_awid;
  wire [7:0]m_axi_awlen;
  wire [0:0]m_axi_awlock;
  wire [2:0]m_axi_awprot;
  wire [3:0]m_axi_awqos;
  wire m_axi_awready;
  wire [3:0]m_axi_awregion;
  wire [2:0]m_axi_awsize;
  wire [0:0]m_axi_awuser;
  wire m_axi_awvalid;
  wire [0:0]m_axi_bid;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire [0:0]m_axi_buser;
  wire m_axi_bvalid;
  wire [63:0]m_axi_rdata;
  wire [0:0]m_axi_rid;
  wire m_axi_rlast;
  wire m_axi_rready;
  wire [1:0]m_axi_rresp;
  wire [0:0]m_axi_ruser;
  wire m_axi_rvalid;
  wire [63:0]m_axi_wdata;
  wire m_axi_wlast;
  wire m_axi_wready;
  wire [7:0]m_axi_wstrb;
  wire [0:0]m_axi_wuser;
  wire m_axi_wvalid;
  wire [63:0]m_axis_tdata;
  wire [0:0]m_axis_tdest;
  wire [0:0]m_axis_tid;
  wire [7:0]m_axis_tkeep;
  wire m_axis_tlast;
  wire m_axis_tready;
  wire [7:0]m_axis_tstrb;
  wire m_axis_tvalid;
  wire [63:0]s_axis_tdata;
  wire [0:0]s_axis_tdest;
  wire [0:0]s_axis_tid;
  wire [7:0]s_axis_tkeep;
  wire s_axis_tlast;
  wire s_axis_tready;
  wire [7:0]s_axis_tstrb;
  wire s_axis_tvalid;
  wire [1:0]vfifo_idle;
  wire [1:0]vfifo_mm2s_channel_empty;
  wire [1:0]vfifo_mm2s_channel_full;
  wire [1:0]vfifo_s2mm_channel_full;
  wire NLW_U0_vfifo_mm2s_rresp_err_intr_UNCONNECTED;
  wire NLW_U0_vfifo_s2mm_bresp_err_intr_UNCONNECTED;
  wire NLW_U0_vfifo_s2mm_overrun_err_intr_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tuser_UNCONNECTED;

  (* C_AR_WEIGHT_CH0 = "8" *) 
  (* C_AR_WEIGHT_CH1 = "8" *) 
  (* C_AR_WEIGHT_CH2 = "8" *) 
  (* C_AR_WEIGHT_CH3 = "8" *) 
  (* C_AR_WEIGHT_CH4 = "8" *) 
  (* C_AR_WEIGHT_CH5 = "8" *) 
  (* C_AR_WEIGHT_CH6 = "8" *) 
  (* C_AR_WEIGHT_CH7 = "8" *) 
  (* C_AXIS_TDATA_WIDTH = "64" *) 
  (* C_AXIS_TID_WIDTH = "1" *) 
  (* C_AXIS_TUSER_WIDTH = "1" *) 
  (* C_AXI_ADDR_WIDTH = "32" *) 
  (* C_AXI_BURST_SIZE = "512" *) 
  (* C_DEASSERT_TREADY = "0" *) 
  (* C_DRAM_BASE_ADDR = "80000000" *) 
  (* C_ENABLE_INTERRUPT = "0" *) 
  (* C_FAMILY = "virtex7" *) 
  (* C_HAS_AXIS_TID = "1" *) 
  (* C_HAS_AXIS_TUSER = "0" *) 
  (* C_IMPLEMENTATION_TYPE = "1" *) 
  (* C_NUM_CHANNEL = "2" *) 
  (* C_NUM_PAGE_CH0 = "4096" *) 
  (* C_NUM_PAGE_CH1 = "4096" *) 
  (* C_NUM_PAGE_CH2 = "8" *) 
  (* C_NUM_PAGE_CH3 = "8" *) 
  (* C_NUM_PAGE_CH4 = "8" *) 
  (* C_NUM_PAGE_CH5 = "8" *) 
  (* C_NUM_PAGE_CH6 = "8" *) 
  (* C_NUM_PAGE_CH7 = "8" *) 
  (* C_S2MM_TXN_TIMEOUT_VAL = "64" *) 
  axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9 U0
       (.aclk(aclk),
        .aresetn(aresetn),
        .m_axi_araddr(m_axi_araddr),
        .m_axi_arburst(m_axi_arburst),
        .m_axi_arcache(m_axi_arcache),
        .m_axi_arid(m_axi_arid),
        .m_axi_arlen(m_axi_arlen),
        .m_axi_arlock(m_axi_arlock),
        .m_axi_arprot(m_axi_arprot),
        .m_axi_arqos(m_axi_arqos),
        .m_axi_arready(m_axi_arready),
        .m_axi_arregion(m_axi_arregion),
        .m_axi_arsize(m_axi_arsize),
        .m_axi_aruser(m_axi_aruser),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_awaddr(m_axi_awaddr),
        .m_axi_awburst(m_axi_awburst),
        .m_axi_awcache(m_axi_awcache),
        .m_axi_awid(m_axi_awid),
        .m_axi_awlen(m_axi_awlen),
        .m_axi_awlock(m_axi_awlock),
        .m_axi_awprot(m_axi_awprot),
        .m_axi_awqos(m_axi_awqos),
        .m_axi_awready(m_axi_awready),
        .m_axi_awregion(m_axi_awregion),
        .m_axi_awsize(m_axi_awsize),
        .m_axi_awuser(m_axi_awuser),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_bid(m_axi_bid),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_buser(m_axi_buser),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_rdata(m_axi_rdata),
        .m_axi_rid(m_axi_rid),
        .m_axi_rlast(m_axi_rlast),
        .m_axi_rready(m_axi_rready),
        .m_axi_rresp(m_axi_rresp),
        .m_axi_ruser(m_axi_ruser),
        .m_axi_rvalid(m_axi_rvalid),
        .m_axi_wdata(m_axi_wdata),
        .m_axi_wlast(m_axi_wlast),
        .m_axi_wready(m_axi_wready),
        .m_axi_wstrb(m_axi_wstrb),
        .m_axi_wuser(m_axi_wuser),
        .m_axi_wvalid(m_axi_wvalid),
        .m_axis_tdata(m_axis_tdata),
        .m_axis_tdest(m_axis_tdest),
        .m_axis_tid(m_axis_tid),
        .m_axis_tkeep(m_axis_tkeep),
        .m_axis_tlast(m_axis_tlast),
        .m_axis_tready(m_axis_tready),
        .m_axis_tstrb(m_axis_tstrb),
        .m_axis_tuser(NLW_U0_m_axis_tuser_UNCONNECTED[0]),
        .m_axis_tvalid(m_axis_tvalid),
        .s_axis_tdata(s_axis_tdata),
        .s_axis_tdest(s_axis_tdest),
        .s_axis_tid(s_axis_tid),
        .s_axis_tkeep(s_axis_tkeep),
        .s_axis_tlast(s_axis_tlast),
        .s_axis_tready(s_axis_tready),
        .s_axis_tstrb(s_axis_tstrb),
        .s_axis_tuser(1'b1),
        .s_axis_tvalid(s_axis_tvalid),
        .vfifo_idle(vfifo_idle),
        .vfifo_mm2s_channel_empty(vfifo_mm2s_channel_empty),
        .vfifo_mm2s_channel_full(vfifo_mm2s_channel_full),
        .vfifo_mm2s_rresp_err_intr(NLW_U0_vfifo_mm2s_rresp_err_intr_UNCONNECTED),
        .vfifo_s2mm_bresp_err_intr(NLW_U0_vfifo_s2mm_bresp_err_intr_UNCONNECTED),
        .vfifo_s2mm_channel_full(vfifo_s2mm_channel_full),
        .vfifo_s2mm_overrun_err_intr(NLW_U0_vfifo_s2mm_overrun_err_intr_UNCONNECTED));
endmodule

(* C_AR_WEIGHT_CH0 = "8" *) (* C_AR_WEIGHT_CH1 = "8" *) (* C_AR_WEIGHT_CH2 = "8" *) 
(* C_AR_WEIGHT_CH3 = "8" *) (* C_AR_WEIGHT_CH4 = "8" *) (* C_AR_WEIGHT_CH5 = "8" *) 
(* C_AR_WEIGHT_CH6 = "8" *) (* C_AR_WEIGHT_CH7 = "8" *) (* C_AXIS_TDATA_WIDTH = "64" *) 
(* C_AXIS_TID_WIDTH = "1" *) (* C_AXIS_TUSER_WIDTH = "1" *) (* C_AXI_ADDR_WIDTH = "32" *) 
(* C_AXI_BURST_SIZE = "512" *) (* C_DEASSERT_TREADY = "0" *) (* C_DRAM_BASE_ADDR = "80000000" *) 
(* C_ENABLE_INTERRUPT = "0" *) (* C_FAMILY = "virtex7" *) (* C_HAS_AXIS_TID = "1" *) 
(* C_HAS_AXIS_TUSER = "0" *) (* C_IMPLEMENTATION_TYPE = "1" *) (* C_NUM_CHANNEL = "2" *) 
(* C_NUM_PAGE_CH0 = "4096" *) (* C_NUM_PAGE_CH1 = "4096" *) (* C_NUM_PAGE_CH2 = "8" *) 
(* C_NUM_PAGE_CH3 = "8" *) (* C_NUM_PAGE_CH4 = "8" *) (* C_NUM_PAGE_CH5 = "8" *) 
(* C_NUM_PAGE_CH6 = "8" *) (* C_NUM_PAGE_CH7 = "8" *) (* C_S2MM_TXN_TIMEOUT_VAL = "64" *) 
(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_9" *) 
module axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9
   (aclk,
    aresetn,
    s_axis_tvalid,
    s_axis_tready,
    s_axis_tdata,
    s_axis_tstrb,
    s_axis_tkeep,
    s_axis_tlast,
    s_axis_tid,
    s_axis_tdest,
    s_axis_tuser,
    m_axis_tvalid,
    m_axis_tready,
    m_axis_tdata,
    m_axis_tstrb,
    m_axis_tkeep,
    m_axis_tlast,
    m_axis_tid,
    m_axis_tdest,
    m_axis_tuser,
    m_axi_awid,
    m_axi_awaddr,
    m_axi_awlen,
    m_axi_awsize,
    m_axi_awburst,
    m_axi_awlock,
    m_axi_awcache,
    m_axi_awprot,
    m_axi_awqos,
    m_axi_awregion,
    m_axi_awuser,
    m_axi_awvalid,
    m_axi_awready,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_wlast,
    m_axi_wuser,
    m_axi_wvalid,
    m_axi_wready,
    m_axi_bid,
    m_axi_bresp,
    m_axi_buser,
    m_axi_bvalid,
    m_axi_bready,
    m_axi_arid,
    m_axi_araddr,
    m_axi_arlen,
    m_axi_arsize,
    m_axi_arburst,
    m_axi_arlock,
    m_axi_arcache,
    m_axi_arprot,
    m_axi_arqos,
    m_axi_arregion,
    m_axi_aruser,
    m_axi_arvalid,
    m_axi_arready,
    m_axi_rid,
    m_axi_rdata,
    m_axi_rresp,
    m_axi_rlast,
    m_axi_ruser,
    m_axi_rvalid,
    m_axi_rready,
    vfifo_mm2s_channel_full,
    vfifo_s2mm_channel_full,
    vfifo_mm2s_channel_empty,
    vfifo_mm2s_rresp_err_intr,
    vfifo_s2mm_bresp_err_intr,
    vfifo_s2mm_overrun_err_intr,
    vfifo_idle);
  input aclk;
  input aresetn;
  input s_axis_tvalid;
  output s_axis_tready;
  input [63:0]s_axis_tdata;
  input [7:0]s_axis_tstrb;
  input [7:0]s_axis_tkeep;
  input s_axis_tlast;
  input [0:0]s_axis_tid;
  input [0:0]s_axis_tdest;
  input [0:0]s_axis_tuser;
  output m_axis_tvalid;
  input m_axis_tready;
  output [63:0]m_axis_tdata;
  output [7:0]m_axis_tstrb;
  output [7:0]m_axis_tkeep;
  output m_axis_tlast;
  output [0:0]m_axis_tid;
  output [0:0]m_axis_tdest;
  output [0:0]m_axis_tuser;
  output [0:0]m_axi_awid;
  output [31:0]m_axi_awaddr;
  output [7:0]m_axi_awlen;
  output [2:0]m_axi_awsize;
  output [1:0]m_axi_awburst;
  output [0:0]m_axi_awlock;
  output [3:0]m_axi_awcache;
  output [2:0]m_axi_awprot;
  output [3:0]m_axi_awqos;
  output [3:0]m_axi_awregion;
  output [0:0]m_axi_awuser;
  output m_axi_awvalid;
  input m_axi_awready;
  output [63:0]m_axi_wdata;
  output [7:0]m_axi_wstrb;
  output m_axi_wlast;
  output [0:0]m_axi_wuser;
  output m_axi_wvalid;
  input m_axi_wready;
  input [0:0]m_axi_bid;
  input [1:0]m_axi_bresp;
  input [0:0]m_axi_buser;
  input m_axi_bvalid;
  output m_axi_bready;
  output [0:0]m_axi_arid;
  output [31:0]m_axi_araddr;
  output [7:0]m_axi_arlen;
  output [2:0]m_axi_arsize;
  output [1:0]m_axi_arburst;
  output [0:0]m_axi_arlock;
  output [3:0]m_axi_arcache;
  output [2:0]m_axi_arprot;
  output [3:0]m_axi_arqos;
  output [3:0]m_axi_arregion;
  output [0:0]m_axi_aruser;
  output m_axi_arvalid;
  input m_axi_arready;
  input [0:0]m_axi_rid;
  input [63:0]m_axi_rdata;
  input [1:0]m_axi_rresp;
  input m_axi_rlast;
  input [0:0]m_axi_ruser;
  input m_axi_rvalid;
  output m_axi_rready;
  input [1:0]vfifo_mm2s_channel_full;
  output [1:0]vfifo_s2mm_channel_full;
  output [1:0]vfifo_mm2s_channel_empty;
  output vfifo_mm2s_rresp_err_intr;
  output vfifo_s2mm_bresp_err_intr;
  output vfifo_s2mm_overrun_err_intr;
  output [1:0]vfifo_idle;

  wire \<const0> ;
  wire \<const1> ;
  wire aclk;
  wire aresetn;
  wire \argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5_n_0 ;
  wire \argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5_n_1 ;
  wire \argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5_n_2 ;
  wire \argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5_n_3 ;
  wire \argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5_n_4 ;
  wire \argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5_n_5 ;
  wire \argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_6_n_1 ;
  wire \argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_10__0_n_0 ;
  wire \argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_10_n_0 ;
  wire \argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_10_n_1 ;
  wire \argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_10_n_2 ;
  wire \argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_10_n_3 ;
  wire \argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_10_n_4 ;
  wire \argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_10_n_5 ;
  wire \argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_10_n_6 ;
  wire \argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_10_n_7 ;
  wire \argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_6_n_0 ;
  wire \argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_6_n_1 ;
  wire \argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_6_n_2 ;
  wire \argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_6_n_3 ;
  wire \argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_7_n_0 ;
  wire \argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_8_n_0 ;
  wire \argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_9__0_n_0 ;
  wire \argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_9_n_0 ;
  wire \argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_9_n_1 ;
  wire \argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_9_n_2 ;
  wire \argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_9_n_3 ;
  wire \argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_9_n_4 ;
  wire \argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_9_n_5 ;
  wire \argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_9_n_6 ;
  wire \argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_9_n_7 ;
  wire \argen_inst/ar_txn_inst/ram_reg_0_1_12_15_i_5_n_1 ;
  wire \argen_inst/ar_txn_inst/ram_reg_0_1_12_15_i_5_n_2 ;
  wire \argen_inst/ar_txn_inst/ram_reg_0_1_12_15_i_5_n_3 ;
  wire \argen_inst/ar_txn_inst/ram_reg_0_1_12_15_i_5_n_4 ;
  wire \argen_inst/ar_txn_inst/ram_reg_0_1_12_15_i_5_n_5 ;
  wire \argen_inst/ar_txn_inst/ram_reg_0_1_12_15_i_5_n_6 ;
  wire \argen_inst/ar_txn_inst/ram_reg_0_1_12_15_i_5_n_7 ;
  wire \argen_inst/ar_txn_inst/ram_reg_0_1_12_17_i_7_n_0 ;
  wire \argen_inst/ar_txn_inst/ram_reg_0_1_12_17_i_7_n_1 ;
  wire \argen_inst/ar_txn_inst/ram_reg_0_1_12_17_i_7_n_2 ;
  wire \argen_inst/ar_txn_inst/ram_reg_0_1_12_17_i_7_n_3 ;
  wire \argen_inst/ar_txn_inst/ram_reg_0_1_18_23_i_7_n_0 ;
  wire \argen_inst/ar_txn_inst/ram_reg_0_1_18_23_i_7_n_1 ;
  wire \argen_inst/ar_txn_inst/ram_reg_0_1_18_23_i_7_n_2 ;
  wire \argen_inst/ar_txn_inst/ram_reg_0_1_18_23_i_7_n_3 ;
  wire \argen_inst/ar_txn_inst/ram_reg_0_1_18_23_i_8_n_0 ;
  wire \argen_inst/ar_txn_inst/ram_reg_0_1_18_23_i_8_n_1 ;
  wire \argen_inst/ar_txn_inst/ram_reg_0_1_18_23_i_8_n_2 ;
  wire \argen_inst/ar_txn_inst/ram_reg_0_1_18_23_i_8_n_3 ;
  wire \argen_inst/ar_txn_inst/ram_reg_0_1_24_29_i_7_n_0 ;
  wire \argen_inst/ar_txn_inst/ram_reg_0_1_24_29_i_7_n_1 ;
  wire \argen_inst/ar_txn_inst/ram_reg_0_1_24_29_i_7_n_2 ;
  wire \argen_inst/ar_txn_inst/ram_reg_0_1_24_29_i_7_n_3 ;
  wire \argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_10_n_0 ;
  wire \argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_11_n_0 ;
  wire \argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_12_n_0 ;
  wire \argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_7__0_n_0 ;
  wire \argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_7__0_n_1 ;
  wire \argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_7__0_n_2 ;
  wire \argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_7__0_n_3 ;
  wire \argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_7_n_0 ;
  wire \argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_7_n_1 ;
  wire \argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_7_n_2 ;
  wire \argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_7_n_3 ;
  wire \argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_7_n_4 ;
  wire \argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_7_n_5 ;
  wire \argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_7_n_6 ;
  wire \argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_7_n_7 ;
  wire \argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_8_n_0 ;
  wire \argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_8_n_1 ;
  wire \argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_8_n_2 ;
  wire \argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_8_n_3 ;
  wire \argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_9_n_0 ;
  wire \argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_0_5_n_0 ;
  wire \argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_0_5_n_1 ;
  wire \argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_0_5_n_2 ;
  wire \argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_0_5_n_3 ;
  wire \argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_0_5_n_4 ;
  wire \argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_0_5_n_5 ;
  wire \argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_12_15_n_0 ;
  wire \argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_12_15_n_1 ;
  wire \argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_12_15_n_2 ;
  wire \argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_12_15_n_3 ;
  wire \argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_6_11_n_0 ;
  wire \argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_6_11_n_1 ;
  wire \argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_6_11_n_2 ;
  wire \argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_6_11_n_3 ;
  wire \argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_6_11_n_4 ;
  wire \argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_6_11_n_5 ;
  wire \garb/sdpram_gcnt/ram_reg_0_1_0_3_n_0 ;
  wire \garb/sdpram_gcnt/ram_reg_0_1_0_3_n_1 ;
  wire \garb/sdpram_gcnt/ram_reg_0_1_0_3_n_2 ;
  wire \garb/sdpram_gcnt/ram_reg_0_1_0_3_n_3 ;
  wire \garb/sdpram_mm2s_cnt/ram_reg_0_1_0_3_n_0 ;
  wire \garb/sdpram_mm2s_cnt/ram_reg_0_1_0_3_n_1 ;
  wire \garb/sdpram_mm2s_cnt/ram_reg_0_1_0_3_n_2 ;
  wire \garb/sdpram_mm2s_cnt/ram_reg_0_1_0_3_n_3 ;
  wire [28:0]\gvfifo_top/argen_inst/ar_address_inc ;
  wire [3:0]\gvfifo_top/argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_0_out ;
  wire [3:0]\gvfifo_top/argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_10_out ;
  wire \gvfifo_top/argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_16_out ;
  wire [15:0]\gvfifo_top/argen_inst/ar_txn_inst/rd_data_bcnt_arb ;
  wire \gvfifo_top/argen_inst/ar_txn_inst/rom_rd_addr_i ;
  wire \gvfifo_top/argen_inst/ar_txn_inst/we_ar_txn ;
  wire \gvfifo_top/argen_inst/ar_txn_inst/we_bcnt ;
  wire \gvfifo_top/argen_inst/ar_txn_inst/wr_addr_arcnt ;
  wire \gvfifo_top/argen_inst/ar_txn_inst/wr_addr_bcnt ;
  wire [15:0]\gvfifo_top/argen_inst/ar_txn_inst/wr_data_arcnt ;
  wire [15:0]\gvfifo_top/argen_inst/sdpo_int ;
  wire \gvfifo_top/argen_to_mctf_tvalid ;
  wire [2:0]\gvfifo_top/awgen_to_mcpf_payload ;
  wire \gvfifo_top/garb/mem_init_done ;
  wire [3:0]\gvfifo_top/garb/rd_data_mm2s_gcnt ;
  wire \gvfifo_top/garb/wr_addr_gcnt ;
  wire \gvfifo_top/garb/wr_addr_mm2s_cnt ;
  wire [3:0]\gvfifo_top/garb/wr_data_gcnt ;
  wire [3:0]\gvfifo_top/garb/wr_data_mm2s_cnt ;
  wire [24:24]\gvfifo_top/mcdf_inst/WR_DATA ;
  wire \gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ;
  wire \gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/pntr_roll_over_reg ;
  wire \gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/ram_init_done_i ;
  wire \gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/s_axis_tvalid_wr_in_i ;
  wire \gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/we_int ;
  wire \gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/wr_addr_int ;
  wire [98:65]\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/m_axis_payload_wr_out_i ;
  wire \gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/pntr_roll_over_reg ;
  wire \gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/ram_init_done_i ;
  wire [31:3]\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i ;
  wire \gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/s_axis_tvalid_wr_in_i ;
  wire \gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/we_int ;
  wire \gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/wr_addr_int ;
  wire [12:0]\gvfifo_top/mcdf_inst/rd_pntr_pf ;
  wire \gvfifo_top/mcdf_inst/sdp_rd_addr_in_i ;
  wire \gvfifo_top/mcdf_inst/sdp_rd_addr_out_i ;
  wire [28:13]\gvfifo_top/mcpf_inst/S_PAYLOAD_DATA ;
  wire [15:15]\gvfifo_top/mcpf_inst/WR_DATA ;
  wire \gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ;
  wire \gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_roll_over_reg ;
  wire \gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_init_done_i ;
  wire \gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/we_int ;
  wire \gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/wr_addr_int ;
  wire \gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr ;
  wire \gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_roll_over_reg ;
  wire \gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_init_done_i ;
  wire \gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/we_int ;
  wire \gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/wr_addr_int ;
  wire \gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_in_i ;
  wire \gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_out_i ;
  wire [15:0]\gvfifo_top/mcpf_inst/p_0_in1_in ;
  wire [30:15]\gvfifo_top/mctf_inst/S_PAYLOAD_DATA ;
  wire [15:15]\gvfifo_top/mctf_inst/WR_DATA ;
  wire \gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ;
  wire \gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_roll_over_reg ;
  wire \gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_init_done_i ;
  wire \gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/we_int ;
  wire \gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/wr_addr_int ;
  wire \gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr ;
  wire \gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_roll_over_reg ;
  wire \gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_init_done_i ;
  wire \gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/we_int ;
  wire \gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/wr_addr_int ;
  wire \gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_in_i ;
  wire \gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_out_i ;
  wire [15:0]\gvfifo_top/mctf_inst/p_0_in1_in ;
  wire [6:1]\gvfifo_top/mctf_to_argen_payload ;
  wire \gvfifo_top/s_axis_tid_arb_i ;
  wire [0:0]\gvfifo_top/tid_fifo_dout ;
  wire [5:0]\gvfifo_top/tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_0_out ;
  wire [5:0]\gvfifo_top/tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_10_out ;
  wire \gvfifo_top/tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_16_out ;
  wire inst_vfifo_n_114;
  wire inst_vfifo_n_120;
  wire inst_vfifo_n_121;
  wire inst_vfifo_n_122;
  wire inst_vfifo_n_123;
  wire inst_vfifo_n_124;
  wire inst_vfifo_n_125;
  wire inst_vfifo_n_127;
  wire inst_vfifo_n_128;
  wire inst_vfifo_n_129;
  wire inst_vfifo_n_130;
  wire inst_vfifo_n_131;
  wire inst_vfifo_n_132;
  wire inst_vfifo_n_133;
  wire inst_vfifo_n_134;
  wire inst_vfifo_n_135;
  wire inst_vfifo_n_136;
  wire inst_vfifo_n_137;
  wire inst_vfifo_n_138;
  wire inst_vfifo_n_139;
  wire inst_vfifo_n_140;
  wire inst_vfifo_n_141;
  wire inst_vfifo_n_142;
  wire inst_vfifo_n_143;
  wire inst_vfifo_n_144;
  wire inst_vfifo_n_145;
  wire inst_vfifo_n_146;
  wire inst_vfifo_n_147;
  wire inst_vfifo_n_149;
  wire inst_vfifo_n_150;
  wire inst_vfifo_n_151;
  wire inst_vfifo_n_152;
  wire inst_vfifo_n_153;
  wire inst_vfifo_n_154;
  wire inst_vfifo_n_155;
  wire inst_vfifo_n_156;
  wire inst_vfifo_n_157;
  wire inst_vfifo_n_158;
  wire inst_vfifo_n_159;
  wire inst_vfifo_n_160;
  wire inst_vfifo_n_161;
  wire inst_vfifo_n_162;
  wire inst_vfifo_n_163;
  wire inst_vfifo_n_164;
  wire inst_vfifo_n_165;
  wire inst_vfifo_n_166;
  wire inst_vfifo_n_167;
  wire inst_vfifo_n_168;
  wire inst_vfifo_n_169;
  wire inst_vfifo_n_170;
  wire inst_vfifo_n_171;
  wire inst_vfifo_n_172;
  wire inst_vfifo_n_173;
  wire inst_vfifo_n_174;
  wire inst_vfifo_n_175;
  wire inst_vfifo_n_176;
  wire inst_vfifo_n_177;
  wire inst_vfifo_n_178;
  wire inst_vfifo_n_179;
  wire inst_vfifo_n_180;
  wire inst_vfifo_n_181;
  wire inst_vfifo_n_182;
  wire inst_vfifo_n_183;
  wire inst_vfifo_n_184;
  wire inst_vfifo_n_185;
  wire inst_vfifo_n_186;
  wire inst_vfifo_n_189;
  wire inst_vfifo_n_190;
  wire inst_vfifo_n_191;
  wire inst_vfifo_n_192;
  wire inst_vfifo_n_193;
  wire inst_vfifo_n_194;
  wire inst_vfifo_n_195;
  wire inst_vfifo_n_196;
  wire inst_vfifo_n_197;
  wire inst_vfifo_n_198;
  wire inst_vfifo_n_199;
  wire inst_vfifo_n_200;
  wire inst_vfifo_n_201;
  wire inst_vfifo_n_202;
  wire inst_vfifo_n_203;
  wire inst_vfifo_n_204;
  wire inst_vfifo_n_208;
  wire inst_vfifo_n_209;
  wire inst_vfifo_n_210;
  wire inst_vfifo_n_211;
  wire inst_vfifo_n_212;
  wire inst_vfifo_n_213;
  wire inst_vfifo_n_214;
  wire inst_vfifo_n_215;
  wire inst_vfifo_n_216;
  wire inst_vfifo_n_217;
  wire inst_vfifo_n_218;
  wire inst_vfifo_n_219;
  wire inst_vfifo_n_220;
  wire inst_vfifo_n_221;
  wire inst_vfifo_n_222;
  wire inst_vfifo_n_223;
  wire inst_vfifo_n_224;
  wire inst_vfifo_n_225;
  wire inst_vfifo_n_226;
  wire inst_vfifo_n_227;
  wire inst_vfifo_n_228;
  wire inst_vfifo_n_229;
  wire inst_vfifo_n_230;
  wire inst_vfifo_n_233;
  wire inst_vfifo_n_234;
  wire inst_vfifo_n_235;
  wire inst_vfifo_n_236;
  wire inst_vfifo_n_237;
  wire inst_vfifo_n_238;
  wire inst_vfifo_n_239;
  wire inst_vfifo_n_240;
  wire inst_vfifo_n_241;
  wire inst_vfifo_n_242;
  wire inst_vfifo_n_243;
  wire inst_vfifo_n_244;
  wire inst_vfifo_n_245;
  wire inst_vfifo_n_246;
  wire inst_vfifo_n_247;
  wire inst_vfifo_n_248;
  wire inst_vfifo_n_254;
  wire inst_vfifo_n_255;
  wire inst_vfifo_n_256;
  wire inst_vfifo_n_257;
  wire inst_vfifo_n_258;
  wire inst_vfifo_n_259;
  wire inst_vfifo_n_260;
  wire inst_vfifo_n_261;
  wire inst_vfifo_n_262;
  wire inst_vfifo_n_263;
  wire inst_vfifo_n_264;
  wire inst_vfifo_n_265;
  wire inst_vfifo_n_266;
  wire inst_vfifo_n_267;
  wire inst_vfifo_n_268;
  wire inst_vfifo_n_269;
  wire inst_vfifo_n_270;
  wire inst_vfifo_n_271;
  wire inst_vfifo_n_272;
  wire inst_vfifo_n_273;
  wire inst_vfifo_n_274;
  wire inst_vfifo_n_275;
  wire inst_vfifo_n_276;
  wire inst_vfifo_n_280;
  wire inst_vfifo_n_281;
  wire inst_vfifo_n_282;
  wire inst_vfifo_n_283;
  wire inst_vfifo_n_284;
  wire inst_vfifo_n_285;
  wire inst_vfifo_n_286;
  wire inst_vfifo_n_287;
  wire inst_vfifo_n_288;
  wire inst_vfifo_n_289;
  wire inst_vfifo_n_290;
  wire inst_vfifo_n_291;
  wire inst_vfifo_n_292;
  wire inst_vfifo_n_293;
  wire inst_vfifo_n_294;
  wire inst_vfifo_n_295;
  wire inst_vfifo_n_296;
  wire inst_vfifo_n_297;
  wire inst_vfifo_n_298;
  wire inst_vfifo_n_299;
  wire inst_vfifo_n_300;
  wire inst_vfifo_n_301;
  wire inst_vfifo_n_302;
  wire inst_vfifo_n_303;
  wire inst_vfifo_n_304;
  wire inst_vfifo_n_305;
  wire inst_vfifo_n_306;
  wire inst_vfifo_n_307;
  wire inst_vfifo_n_308;
  wire inst_vfifo_n_345;
  wire inst_vfifo_n_346;
  wire inst_vfifo_n_347;
  wire inst_vfifo_n_348;
  wire inst_vfifo_n_349;
  wire inst_vfifo_n_350;
  wire inst_vfifo_n_351;
  wire inst_vfifo_n_352;
  wire inst_vfifo_n_353;
  wire inst_vfifo_n_354;
  wire inst_vfifo_n_355;
  wire inst_vfifo_n_356;
  wire inst_vfifo_n_357;
  wire inst_vfifo_n_358;
  wire inst_vfifo_n_359;
  wire inst_vfifo_n_360;
  wire inst_vfifo_n_376;
  wire inst_vfifo_n_377;
  wire inst_vfifo_n_378;
  wire inst_vfifo_n_379;
  wire [31:0]m_axi_araddr;
  wire [31:0]m_axi_araddr_i;
  wire [0:0]m_axi_arid;
  wire m_axi_arid_i;
  wire [7:0]m_axi_arlen;
  wire [7:0]m_axi_arlen_i;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire [31:0]m_axi_awaddr;
  wire [0:0]\^m_axi_awburst ;
  wire [0:0]m_axi_awid;
  wire [7:0]m_axi_awlen;
  wire m_axi_awready;
  wire [1:0]\^m_axi_awsize ;
  wire m_axi_awvalid;
  wire [0:0]m_axi_bid;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire [0:0]m_axi_buser;
  wire m_axi_bvalid;
  wire [63:0]m_axi_rdata;
  wire [0:0]m_axi_rid;
  wire m_axi_rlast;
  wire m_axi_rready;
  wire [1:0]m_axi_rresp;
  wire [0:0]m_axi_ruser;
  wire m_axi_rvalid;
  wire [63:0]m_axi_wdata;
  wire m_axi_wlast;
  wire m_axi_wready;
  wire m_axi_wvalid;
  wire [63:0]m_axis_tdata;
  wire [0:0]m_axis_tdest;
  wire [0:0]m_axis_tid;
  wire [7:0]m_axis_tkeep;
  wire m_axis_tlast;
  wire m_axis_tready;
  wire [0:0]m_axis_tuser;
  wire m_axis_tvalid;
  wire \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_4_n_0 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_4_n_1 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_4_n_2 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_4_n_3 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_4_n_4 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_4_n_5 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_4_n_6 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_4_n_7 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_17_i_7_n_0 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_17_i_7_n_1 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_17_i_7_n_2 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_17_i_7_n_3 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_17_i_7_n_4 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_17_i_7_n_5 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_17_i_7_n_6 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_17_i_7_n_7 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_7_n_0 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_7_n_1 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_7_n_2 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_7_n_3 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_7_n_4 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_7_n_5 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_7_n_6 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_7_n_7 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_8_n_0 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_8_n_1 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_8_n_2 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_8_n_3 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_8_n_4 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_8_n_5 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_8_n_6 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_8_n_7 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_24_29_i_8_n_0 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_24_29_i_8_n_1 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_24_29_i_8_n_2 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_24_29_i_8_n_3 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_24_29_i_8_n_4 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_24_29_i_8_n_5 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_24_29_i_8_n_6 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_24_29_i_8_n_7 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_30_31_i_3_n_7 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_0 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_1 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_2 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_3 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_4 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_5 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_6 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_7 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_8_n_0 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_8_n_1 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_8_n_2 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_8_n_3 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_8_n_4 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_8_n_5 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_8_n_6 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_8_n_7 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0_n_0 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_0 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_1 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_2 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_3 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_4 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_5 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17_n_0 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17_n_1 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17_n_2 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17_n_3 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17_n_4 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17_n_5 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23_n_0 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23_n_1 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23_n_2 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23_n_3 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23_n_4 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23_n_5 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29_n_0 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29_n_1 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29_n_2 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29_n_3 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29_n_4 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29_n_5 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_30_31_n_0 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_30_31_n_1 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_0 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_1 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_2 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_3 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_4 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_5 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_17_n_0 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_17_n_1 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_17_n_3 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_24_29_n_4 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_24_29_n_5 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_6_n_0 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_6_n_1 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_6_n_2 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_6_n_3 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_6_n_4 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_6_n_5 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_6_n_6 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_6_n_7 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_17_i_7_n_0 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_17_i_7_n_1 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_17_i_7_n_2 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_17_i_7_n_3 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_17_i_7_n_4 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_17_i_7_n_5 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_17_i_7_n_6 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_17_i_7_n_7 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_7_n_0 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_7_n_1 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_7_n_2 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_7_n_3 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_7_n_4 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_7_n_5 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_7_n_6 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_7_n_7 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_8_n_0 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_8_n_1 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_8_n_2 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_8_n_3 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_8_n_4 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_8_n_5 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_8_n_6 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_8_n_7 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_24_29_i_8_n_0 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_24_29_i_8_n_1 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_24_29_i_8_n_2 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_24_29_i_8_n_3 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_24_29_i_8_n_4 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_24_29_i_8_n_5 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_24_29_i_8_n_6 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_24_29_i_8_n_7 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_30_31_i_3_n_7 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7_n_0 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7_n_1 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7_n_2 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7_n_3 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7_n_4 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7_n_5 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7_n_6 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7_n_7 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_8_n_0 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_8_n_1 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_8_n_2 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_8_n_3 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_8_n_4 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_8_n_5 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_8_n_6 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_8_n_7 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0_n_0 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_0 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_1 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_2 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_3 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_4 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_5 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_17_n_0 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_17_n_1 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_17_n_2 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_17_n_3 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_17_n_4 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_17_n_5 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_18_23_n_0 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_18_23_n_1 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_18_23_n_2 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_18_23_n_3 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_18_23_n_4 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_18_23_n_5 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_24_29_n_0 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_24_29_n_1 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_24_29_n_2 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_24_29_n_3 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_24_29_n_4 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_24_29_n_5 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_30_31_n_0 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_30_31_n_1 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_0 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_1 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_2 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_3 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_4 ;
  wire \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_5 ;
  wire \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7_n_0 ;
  wire \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7_n_1 ;
  wire \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7_n_2 ;
  wire \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7_n_3 ;
  wire \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7_n_4 ;
  wire \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7_n_5 ;
  wire \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7_n_6 ;
  wire \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7_n_7 ;
  wire \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8_n_0 ;
  wire \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8_n_1 ;
  wire \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8_n_2 ;
  wire \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8_n_3 ;
  wire \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8_n_4 ;
  wire \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8_n_5 ;
  wire \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8_n_6 ;
  wire \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8_n_7 ;
  wire \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5_n_1 ;
  wire \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5_n_2 ;
  wire \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5_n_3 ;
  wire \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5_n_4 ;
  wire \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5_n_5 ;
  wire \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5_n_6 ;
  wire \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5_n_7 ;
  wire \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_0 ;
  wire \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_1 ;
  wire \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_2 ;
  wire \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_3 ;
  wire \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_4 ;
  wire \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_5 ;
  wire \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_6 ;
  wire \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_7 ;
  wire \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0_n_0 ;
  wire \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_0 ;
  wire \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_1 ;
  wire \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_2 ;
  wire \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_3 ;
  wire \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_4 ;
  wire \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_5 ;
  wire \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_n_0 ;
  wire \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_n_1 ;
  wire \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_n_2 ;
  wire \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_n_3 ;
  wire \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_0 ;
  wire \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_1 ;
  wire \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_2 ;
  wire \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_3 ;
  wire \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_4 ;
  wire \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_5 ;
  wire \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_0 ;
  wire \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_1 ;
  wire \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_2 ;
  wire \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_3 ;
  wire \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_4 ;
  wire \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_5 ;
  wire \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_n_0 ;
  wire \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_n_1 ;
  wire \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_n_2 ;
  wire \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_n_3 ;
  wire \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_0 ;
  wire \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_1 ;
  wire \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_2 ;
  wire \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_3 ;
  wire \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_4 ;
  wire \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_5 ;
  wire \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_7_n_0 ;
  wire \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_7_n_1 ;
  wire \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_7_n_2 ;
  wire \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_7_n_3 ;
  wire \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_8_n_0 ;
  wire \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_8_n_1 ;
  wire \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_8_n_2 ;
  wire \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_8_n_3 ;
  wire \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_15_i_5_n_1 ;
  wire \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_15_i_5_n_2 ;
  wire \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_15_i_5_n_3 ;
  wire \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7_n_0 ;
  wire \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7_n_1 ;
  wire \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7_n_2 ;
  wire \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7_n_3 ;
  wire \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0_n_0 ;
  wire \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_0 ;
  wire \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_1 ;
  wire \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_2 ;
  wire \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_3 ;
  wire \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_4 ;
  wire \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_5 ;
  wire \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_n_0 ;
  wire \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_n_1 ;
  wire \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_n_2 ;
  wire \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_n_3 ;
  wire \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_0 ;
  wire \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_1 ;
  wire \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_2 ;
  wire \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_3 ;
  wire \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_4 ;
  wire \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_5 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7_n_0 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7_n_1 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7_n_2 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7_n_3 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7_n_4 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7_n_5 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7_n_6 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7_n_7 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8_n_0 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8_n_1 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8_n_2 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8_n_3 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8_n_4 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8_n_5 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8_n_6 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8_n_7 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5_n_1 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5_n_2 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5_n_3 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5_n_4 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5_n_5 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5_n_6 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5_n_7 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_0 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_1 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_2 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_3 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_4 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_5 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_6 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_7 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0_n_0 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_0 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_1 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_2 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_3 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_4 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_5 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_n_0 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_n_1 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_n_2 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_n_3 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_0 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_1 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_2 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_3 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_4 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_5 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_0 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_1 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_2 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_3 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_4 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_5 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_n_0 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_n_1 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_n_2 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_n_3 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_0 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_1 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_2 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_3 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_4 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_5 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_7_n_0 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_7_n_1 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_7_n_2 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_7_n_3 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_8_n_0 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_8_n_1 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_8_n_2 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_8_n_3 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_15_i_5_n_1 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_15_i_5_n_2 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_15_i_5_n_3 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7_n_0 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7_n_1 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7_n_2 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7_n_3 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0_n_0 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_0 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_1 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_2 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_3 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_4 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_5 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_n_0 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_n_1 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_n_2 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_n_3 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_0 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_1 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_2 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_3 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_4 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_5 ;
  wire ram_reg_0_1_0_0_i_10__1_n_0;
  wire ram_reg_0_1_0_0_i_10__3_n_0;
  wire ram_reg_0_1_0_0_i_10_n_0;
  wire ram_reg_0_1_0_0_i_11__1_n_0;
  wire ram_reg_0_1_0_0_i_11__3_n_0;
  wire ram_reg_0_1_0_0_i_11_n_0;
  wire ram_reg_0_1_0_0_i_12_n_0;
  wire ram_reg_0_1_0_0_i_12_n_1;
  wire ram_reg_0_1_0_0_i_12_n_2;
  wire ram_reg_0_1_0_0_i_12_n_3;
  wire ram_reg_0_1_0_0_i_13__1_n_0;
  wire ram_reg_0_1_0_0_i_13__3_n_0;
  wire ram_reg_0_1_0_0_i_13_n_0;
  wire ram_reg_0_1_0_0_i_14__1_n_0;
  wire ram_reg_0_1_0_0_i_14__3_n_0;
  wire ram_reg_0_1_0_0_i_14_n_0;
  wire ram_reg_0_1_0_0_i_16__1_n_0;
  wire ram_reg_0_1_0_0_i_16__3_n_0;
  wire ram_reg_0_1_0_0_i_16_n_0;
  wire ram_reg_0_1_0_0_i_17__1_n_0;
  wire ram_reg_0_1_0_0_i_17__3_n_0;
  wire ram_reg_0_1_0_0_i_17_n_0;
  wire ram_reg_0_1_0_0_i_18__1_n_0;
  wire ram_reg_0_1_0_0_i_18__3_n_0;
  wire ram_reg_0_1_0_0_i_18_n_0;
  wire ram_reg_0_1_0_0_i_19__0_n_0;
  wire ram_reg_0_1_0_0_i_19__2_n_0;
  wire ram_reg_0_1_0_0_i_1__0_n_0;
  wire ram_reg_0_1_0_0_i_1__1_n_0;
  wire ram_reg_0_1_0_0_i_1__2_n_0;
  wire ram_reg_0_1_0_0_i_1__3_n_0;
  wire ram_reg_0_1_0_0_i_1__4_n_0;
  wire ram_reg_0_1_0_0_i_1_n_0;
  wire ram_reg_0_1_0_0_i_20__0_n_0;
  wire ram_reg_0_1_0_0_i_20__2_n_0;
  wire ram_reg_0_1_0_0_i_21_n_0;
  wire ram_reg_0_1_0_0_i_21_n_1;
  wire ram_reg_0_1_0_0_i_21_n_2;
  wire ram_reg_0_1_0_0_i_21_n_3;
  wire ram_reg_0_1_0_0_i_22_n_0;
  wire ram_reg_0_1_0_0_i_23_n_0;
  wire ram_reg_0_1_0_0_i_24_n_0;
  wire ram_reg_0_1_0_0_i_25_n_0;
  wire ram_reg_0_1_0_0_i_27_n_0;
  wire ram_reg_0_1_0_0_i_28_n_0;
  wire ram_reg_0_1_0_0_i_29_n_0;
  wire ram_reg_0_1_0_0_i_30_n_0;
  wire ram_reg_0_1_0_0_i_31_n_0;
  wire ram_reg_0_1_0_0_i_4_n_2;
  wire ram_reg_0_1_0_0_i_4_n_3;
  wire ram_reg_0_1_0_0_i_5__1_n_0;
  wire ram_reg_0_1_0_0_i_5__1_n_1;
  wire ram_reg_0_1_0_0_i_5__1_n_2;
  wire ram_reg_0_1_0_0_i_5__1_n_3;
  wire ram_reg_0_1_0_0_i_5__3_n_0;
  wire ram_reg_0_1_0_0_i_5__3_n_1;
  wire ram_reg_0_1_0_0_i_5__3_n_2;
  wire ram_reg_0_1_0_0_i_5__3_n_3;
  wire ram_reg_0_1_0_0_i_5_n_0;
  wire ram_reg_0_1_0_0_i_5_n_1;
  wire ram_reg_0_1_0_0_i_5_n_2;
  wire ram_reg_0_1_0_0_i_5_n_3;
  wire ram_reg_0_1_0_0_i_7__1_n_0;
  wire ram_reg_0_1_0_0_i_7__3_n_0;
  wire ram_reg_0_1_0_0_i_7_n_0;
  wire ram_reg_0_1_0_0_i_8__0_n_0;
  wire ram_reg_0_1_0_0_i_8__0_n_1;
  wire ram_reg_0_1_0_0_i_8__0_n_2;
  wire ram_reg_0_1_0_0_i_8__0_n_3;
  wire ram_reg_0_1_0_0_i_8__2_n_0;
  wire ram_reg_0_1_0_0_i_8__2_n_1;
  wire ram_reg_0_1_0_0_i_8__2_n_2;
  wire ram_reg_0_1_0_0_i_8__2_n_3;
  wire ram_reg_0_1_0_0_i_8__3_n_0;
  wire ram_reg_0_1_0_0_i_9__0_n_0;
  wire ram_reg_0_1_0_0_i_9__2_n_0;
  wire ram_reg_0_1_0_3_i_2__0_n_0;
  wire ram_reg_0_1_0_3_i_5__0_n_0;
  wire ram_reg_0_1_0_5_i_10__0_n_0;
  wire ram_reg_0_1_0_5_i_10__1_n_0;
  wire ram_reg_0_1_0_5_i_10__2_n_0;
  wire ram_reg_0_1_0_5_i_10__3_n_0;
  wire ram_reg_0_1_0_5_i_10_n_0;
  wire ram_reg_0_1_0_5_i_11__0_n_0;
  wire ram_reg_0_1_0_5_i_11__1_n_0;
  wire ram_reg_0_1_0_5_i_11__2_n_0;
  wire ram_reg_0_1_0_5_i_11__3_n_0;
  wire ram_reg_0_1_0_5_i_11_n_0;
  wire ram_reg_0_1_0_5_i_12__0_n_0;
  wire ram_reg_0_1_0_5_i_12__1_n_0;
  wire ram_reg_0_1_0_5_i_12__2_n_0;
  wire ram_reg_0_1_0_5_i_12__3_n_0;
  wire ram_reg_0_1_0_5_i_12_n_0;
  wire ram_reg_0_1_0_5_i_13__0_n_0;
  wire ram_reg_0_1_0_5_i_13__1_n_0;
  wire ram_reg_0_1_0_5_i_13__2_n_0;
  wire ram_reg_0_1_0_5_i_13__3_n_0;
  wire ram_reg_0_1_0_5_i_13_n_0;
  wire ram_reg_0_1_0_5_i_14__0_n_0;
  wire ram_reg_0_1_0_5_i_14__1_n_0;
  wire ram_reg_0_1_0_5_i_14__2_n_0;
  wire ram_reg_0_1_0_5_i_14__3_n_0;
  wire ram_reg_0_1_0_5_i_14_n_0;
  wire ram_reg_0_1_0_5_i_15__0_n_0;
  wire ram_reg_0_1_0_5_i_15__1_n_0;
  wire ram_reg_0_1_0_5_i_15__2_n_0;
  wire ram_reg_0_1_0_5_i_15__3_n_0;
  wire ram_reg_0_1_0_5_i_15_n_0;
  wire ram_reg_0_1_0_5_i_16__0_n_0;
  wire ram_reg_0_1_0_5_i_16__1_n_0;
  wire ram_reg_0_1_0_5_i_16__2_n_0;
  wire ram_reg_0_1_0_5_i_16__3_n_0;
  wire ram_reg_0_1_0_5_i_16_n_0;
  wire ram_reg_0_1_0_5_i_17__0_n_0;
  wire ram_reg_0_1_0_5_i_17__1_n_0;
  wire ram_reg_0_1_0_5_i_17__2_n_0;
  wire ram_reg_0_1_0_5_i_17__3_n_0;
  wire ram_reg_0_1_0_5_i_17_n_0;
  wire ram_reg_0_1_0_5_i_18_n_0;
  wire ram_reg_0_1_0_5_i_5__7_n_0;
  wire ram_reg_0_1_0_5_i_6__5_n_0;
  wire ram_reg_0_1_0_5_i_7__1_n_0;
  wire ram_reg_0_1_0_5_i_7__2_n_0;
  wire ram_reg_0_1_0_5_i_8__1_n_0;
  wire ram_reg_0_1_0_5_i_8__2_n_0;
  wire ram_reg_0_1_0_5_i_9__0_n_0;
  wire ram_reg_0_1_0_5_i_9__1_n_0;
  wire ram_reg_0_1_0_5_i_9__2_n_0;
  wire ram_reg_0_1_0_5_i_9__3_n_0;
  wire ram_reg_0_1_0_5_i_9_n_0;
  wire ram_reg_0_1_12_15_i_10__0_n_0;
  wire ram_reg_0_1_12_15_i_10__1_n_0;
  wire ram_reg_0_1_12_15_i_10__2_n_0;
  wire ram_reg_0_1_12_15_i_10_n_0;
  wire ram_reg_0_1_12_15_i_6__3_n_0;
  wire ram_reg_0_1_12_15_i_7__3_n_0;
  wire ram_reg_0_1_12_15_i_8__0_n_0;
  wire ram_reg_0_1_12_15_i_8__1_n_0;
  wire ram_reg_0_1_12_15_i_8__2_n_0;
  wire ram_reg_0_1_12_15_i_8__3_n_0;
  wire ram_reg_0_1_12_15_i_8_n_0;
  wire ram_reg_0_1_12_15_i_9__0_n_0;
  wire ram_reg_0_1_12_15_i_9__1_n_0;
  wire ram_reg_0_1_12_15_i_9__2_n_0;
  wire ram_reg_0_1_12_15_i_9__3_n_0;
  wire ram_reg_0_1_12_15_i_9_n_0;
  wire ram_reg_0_1_12_17_i_10__0_n_0;
  wire ram_reg_0_1_12_17_i_10__1_n_0;
  wire ram_reg_0_1_12_17_i_10_n_0;
  wire ram_reg_0_1_12_17_i_11__0_n_0;
  wire ram_reg_0_1_12_17_i_11__1_n_0;
  wire ram_reg_0_1_12_17_i_11_n_0;
  wire ram_reg_0_1_12_17_i_8__0_n_0;
  wire ram_reg_0_1_12_17_i_8__1_n_0;
  wire ram_reg_0_1_12_17_i_8_n_0;
  wire ram_reg_0_1_12_17_i_9__0_n_0;
  wire ram_reg_0_1_12_17_i_9__1_n_0;
  wire ram_reg_0_1_12_17_i_9_n_0;
  wire ram_reg_0_1_18_23_i_10__0_n_0;
  wire ram_reg_0_1_18_23_i_10__1_n_0;
  wire ram_reg_0_1_18_23_i_10_n_0;
  wire ram_reg_0_1_18_23_i_11__0_n_0;
  wire ram_reg_0_1_18_23_i_11__1_n_0;
  wire ram_reg_0_1_18_23_i_11_n_0;
  wire ram_reg_0_1_18_23_i_12__0_n_0;
  wire ram_reg_0_1_18_23_i_12__1_n_0;
  wire ram_reg_0_1_18_23_i_12_n_0;
  wire ram_reg_0_1_18_23_i_13__0_n_0;
  wire ram_reg_0_1_18_23_i_13__1_n_0;
  wire ram_reg_0_1_18_23_i_13_n_0;
  wire ram_reg_0_1_18_23_i_14__0_n_0;
  wire ram_reg_0_1_18_23_i_14__1_n_0;
  wire ram_reg_0_1_18_23_i_14_n_0;
  wire ram_reg_0_1_18_23_i_15__0_n_0;
  wire ram_reg_0_1_18_23_i_15__1_n_0;
  wire ram_reg_0_1_18_23_i_15_n_0;
  wire ram_reg_0_1_18_23_i_16__0_n_0;
  wire ram_reg_0_1_18_23_i_16__1_n_0;
  wire ram_reg_0_1_18_23_i_16_n_0;
  wire ram_reg_0_1_18_23_i_9__0_n_0;
  wire ram_reg_0_1_18_23_i_9__1_n_0;
  wire ram_reg_0_1_18_23_i_9_n_0;
  wire ram_reg_0_1_24_29_i_10__0_n_0;
  wire ram_reg_0_1_24_29_i_10__1_n_0;
  wire ram_reg_0_1_24_29_i_10_n_0;
  wire ram_reg_0_1_24_29_i_11__0_n_0;
  wire ram_reg_0_1_24_29_i_11__1_n_0;
  wire ram_reg_0_1_24_29_i_11_n_0;
  wire ram_reg_0_1_24_29_i_12__0_n_0;
  wire ram_reg_0_1_24_29_i_12_n_0;
  wire ram_reg_0_1_24_29_i_8_n_0;
  wire ram_reg_0_1_24_29_i_9__0_n_0;
  wire ram_reg_0_1_24_29_i_9__1_n_0;
  wire ram_reg_0_1_24_29_i_9_n_0;
  wire ram_reg_0_1_30_31_i_1__0_n_0;
  wire ram_reg_0_1_30_31_i_1_n_0;
  wire ram_reg_0_1_30_31_i_4__0_n_0;
  wire ram_reg_0_1_30_31_i_4__1_n_0;
  wire ram_reg_0_1_30_31_i_4_n_0;
  wire ram_reg_0_1_6_11_i_10__0_n_0;
  wire ram_reg_0_1_6_11_i_10__1_n_0;
  wire ram_reg_0_1_6_11_i_10__2_n_0;
  wire ram_reg_0_1_6_11_i_10__3_n_0;
  wire ram_reg_0_1_6_11_i_10__4_n_0;
  wire ram_reg_0_1_6_11_i_10__5_n_0;
  wire ram_reg_0_1_6_11_i_10_n_0;
  wire ram_reg_0_1_6_11_i_11__0_n_0;
  wire ram_reg_0_1_6_11_i_11__1_n_0;
  wire ram_reg_0_1_6_11_i_11__2_n_0;
  wire ram_reg_0_1_6_11_i_11__3_n_0;
  wire ram_reg_0_1_6_11_i_11__4_n_0;
  wire ram_reg_0_1_6_11_i_11__5_n_0;
  wire ram_reg_0_1_6_11_i_11_n_0;
  wire ram_reg_0_1_6_11_i_12__0_n_0;
  wire ram_reg_0_1_6_11_i_12_n_0;
  wire ram_reg_0_1_6_11_i_13__0_n_0;
  wire ram_reg_0_1_6_11_i_13__1_n_0;
  wire ram_reg_0_1_6_11_i_13_n_0;
  wire ram_reg_0_1_6_11_i_14__0_n_0;
  wire ram_reg_0_1_6_11_i_14__1_n_0;
  wire ram_reg_0_1_6_11_i_14_n_0;
  wire ram_reg_0_1_6_11_i_15__0_n_0;
  wire ram_reg_0_1_6_11_i_15__1_n_0;
  wire ram_reg_0_1_6_11_i_15_n_0;
  wire ram_reg_0_1_6_11_i_16__0_n_0;
  wire ram_reg_0_1_6_11_i_16__1_n_0;
  wire ram_reg_0_1_6_11_i_16_n_0;
  wire ram_reg_0_1_6_11_i_8__0_n_0;
  wire ram_reg_0_1_6_11_i_8__1_n_0;
  wire ram_reg_0_1_6_11_i_8__2_n_0;
  wire ram_reg_0_1_6_11_i_8__3_n_0;
  wire ram_reg_0_1_6_11_i_8_n_0;
  wire ram_reg_0_1_6_11_i_9__0_n_0;
  wire ram_reg_0_1_6_11_i_9__1_n_0;
  wire ram_reg_0_1_6_11_i_9__2_n_0;
  wire ram_reg_0_1_6_11_i_9__3_n_0;
  wire ram_reg_0_1_6_11_i_9__4_n_0;
  wire ram_reg_0_1_6_11_i_9__5_n_0;
  wire ram_reg_0_1_6_11_i_9_n_0;
  wire [63:0]s_axis_tdata;
  wire [0:0]s_axis_tdest;
  wire [0:0]s_axis_tid;
  wire [7:0]s_axis_tkeep;
  wire s_axis_tlast;
  wire s_axis_tready;
  wire [7:0]s_axis_tstrb;
  wire [0:0]s_axis_tuser;
  wire s_axis_tvalid;
  wire \tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_0_1_n_0 ;
  wire \tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_0_1_n_1 ;
  wire [1:0]vfifo_idle;
  wire [1:0]vfifo_mm2s_channel_empty;
  wire [1:0]vfifo_mm2s_channel_full;
  wire [1:0]vfifo_s2mm_channel_full;
  wire [1:0]\NLW_argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5_DOD_UNCONNECTED ;
  wire [1:1]\NLW_argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_6_DOA_UNCONNECTED ;
  wire [1:0]\NLW_argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_6_DOB_UNCONNECTED ;
  wire [1:0]\NLW_argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_6_DOC_UNCONNECTED ;
  wire [1:0]\NLW_argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_6_DOD_UNCONNECTED ;
  wire [3:3]\NLW_argen_inst/ar_txn_inst/ram_reg_0_1_12_15_i_5_CO_UNCONNECTED ;
  wire [3:0]\NLW_argen_inst/ar_txn_inst/ram_reg_0_1_30_31_i_3_CO_UNCONNECTED ;
  wire [3:1]\NLW_argen_inst/ar_txn_inst/ram_reg_0_1_30_31_i_3_O_UNCONNECTED ;
  wire [1:0]\NLW_argen_inst/ar_txn_inst/sdpram_ar_addr/ram_reg_0_1_0_5_DOD_UNCONNECTED ;
  wire [1:0]\NLW_argen_inst/ar_txn_inst/sdpram_ar_addr/ram_reg_0_1_12_17_DOD_UNCONNECTED ;
  wire [1:0]\NLW_argen_inst/ar_txn_inst/sdpram_ar_addr/ram_reg_0_1_18_23_DOD_UNCONNECTED ;
  wire [1:0]\NLW_argen_inst/ar_txn_inst/sdpram_ar_addr/ram_reg_0_1_24_29_DOD_UNCONNECTED ;
  wire [1:0]\NLW_argen_inst/ar_txn_inst/sdpram_ar_addr/ram_reg_0_1_30_31_DOB_UNCONNECTED ;
  wire [1:0]\NLW_argen_inst/ar_txn_inst/sdpram_ar_addr/ram_reg_0_1_30_31_DOC_UNCONNECTED ;
  wire [1:0]\NLW_argen_inst/ar_txn_inst/sdpram_ar_addr/ram_reg_0_1_30_31_DOD_UNCONNECTED ;
  wire [1:0]\NLW_argen_inst/ar_txn_inst/sdpram_ar_addr/ram_reg_0_1_6_11_DOD_UNCONNECTED ;
  wire [1:0]\NLW_argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_0_5_DOD_UNCONNECTED ;
  wire [1:0]\NLW_argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_12_15_DOC_UNCONNECTED ;
  wire [1:0]\NLW_argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_12_15_DOD_UNCONNECTED ;
  wire [1:0]\NLW_argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_6_11_DOD_UNCONNECTED ;
  wire [1:0]\NLW_argen_inst/ar_txn_inst/sdpram_bcnt1/ram_reg_0_1_0_5_DOD_UNCONNECTED ;
  wire [1:0]\NLW_argen_inst/ar_txn_inst/sdpram_bcnt1/ram_reg_0_1_12_15_DOC_UNCONNECTED ;
  wire [1:0]\NLW_argen_inst/ar_txn_inst/sdpram_bcnt1/ram_reg_0_1_12_15_DOD_UNCONNECTED ;
  wire [1:0]\NLW_argen_inst/ar_txn_inst/sdpram_bcnt1/ram_reg_0_1_6_11_DOD_UNCONNECTED ;
  wire [1:0]\NLW_argen_inst/ar_txn_inst/sdpram_bcnt2/ram_reg_0_1_0_5_DOD_UNCONNECTED ;
  wire [1:0]\NLW_argen_inst/ar_txn_inst/sdpram_bcnt2/ram_reg_0_1_12_15_DOC_UNCONNECTED ;
  wire [1:0]\NLW_argen_inst/ar_txn_inst/sdpram_bcnt2/ram_reg_0_1_12_15_DOD_UNCONNECTED ;
  wire [1:0]\NLW_argen_inst/ar_txn_inst/sdpram_bcnt2/ram_reg_0_1_6_11_DOD_UNCONNECTED ;
  wire [1:0]\NLW_garb/sdpram_gcnt/ram_reg_0_1_0_3_DOC_UNCONNECTED ;
  wire [1:0]\NLW_garb/sdpram_gcnt/ram_reg_0_1_0_3_DOD_UNCONNECTED ;
  wire [1:0]\NLW_garb/sdpram_mm2s_cnt/ram_reg_0_1_0_3_DOC_UNCONNECTED ;
  wire [1:0]\NLW_garb/sdpram_mm2s_cnt/ram_reg_0_1_0_3_DOD_UNCONNECTED ;
  wire [1:0]\NLW_garb/sdpram_mm2s_gcnt/ram_reg_0_1_0_3_DOC_UNCONNECTED ;
  wire [1:0]\NLW_garb/sdpram_mm2s_gcnt/ram_reg_0_1_0_3_DOD_UNCONNECTED ;
  wire [3:0]\NLW_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_30_31_i_3_CO_UNCONNECTED ;
  wire [3:1]\NLW_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_30_31_i_3_O_UNCONNECTED ;
  wire \NLW_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdp_rover_inst1/ram_reg_0_1_0_0_SPO_UNCONNECTED ;
  wire \NLW_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0_SPO_UNCONNECTED ;
  wire [1:0]\NLW_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_DOD_UNCONNECTED ;
  wire [1:0]\NLW_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17_DOD_UNCONNECTED ;
  wire [1:0]\NLW_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23_DOD_UNCONNECTED ;
  wire [1:0]\NLW_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29_DOD_UNCONNECTED ;
  wire [1:0]\NLW_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_30_31_DOB_UNCONNECTED ;
  wire [1:0]\NLW_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_30_31_DOC_UNCONNECTED ;
  wire [1:0]\NLW_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_30_31_DOD_UNCONNECTED ;
  wire [1:0]\NLW_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_DOD_UNCONNECTED ;
  wire [1:0]\NLW_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_17_DOD_UNCONNECTED ;
  wire [1:0]\NLW_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_18_23_DOD_UNCONNECTED ;
  wire [1:0]\NLW_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_24_29_DOD_UNCONNECTED ;
  wire [3:0]\NLW_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_30_31_i_3_CO_UNCONNECTED ;
  wire [3:1]\NLW_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_30_31_i_3_O_UNCONNECTED ;
  wire \NLW_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdp_rover_inst1/ram_reg_0_1_0_0_SPO_UNCONNECTED ;
  wire \NLW_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0_SPO_UNCONNECTED ;
  wire [1:0]\NLW_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_DOD_UNCONNECTED ;
  wire [1:0]\NLW_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17_DOD_UNCONNECTED ;
  wire [1:0]\NLW_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23_DOD_UNCONNECTED ;
  wire [1:0]\NLW_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29_DOD_UNCONNECTED ;
  wire [1:0]\NLW_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_30_31_DOB_UNCONNECTED ;
  wire [1:0]\NLW_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_30_31_DOC_UNCONNECTED ;
  wire [1:0]\NLW_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_30_31_DOD_UNCONNECTED ;
  wire [1:0]\NLW_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_DOD_UNCONNECTED ;
  wire [1:0]\NLW_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_DOD_UNCONNECTED ;
  wire [1:0]\NLW_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_17_DOD_UNCONNECTED ;
  wire [1:0]\NLW_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_18_23_DOD_UNCONNECTED ;
  wire [1:0]\NLW_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_24_29_DOD_UNCONNECTED ;
  wire [1:0]\NLW_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_30_31_DOB_UNCONNECTED ;
  wire [1:0]\NLW_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_30_31_DOC_UNCONNECTED ;
  wire [1:0]\NLW_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_30_31_DOD_UNCONNECTED ;
  wire [1:0]\NLW_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_DOD_UNCONNECTED ;
  wire [3:3]\NLW_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5_CO_UNCONNECTED ;
  wire \NLW_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdp_rover_inst1/ram_reg_0_1_0_0_SPO_UNCONNECTED ;
  wire \NLW_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0_SPO_UNCONNECTED ;
  wire [1:0]\NLW_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_DOD_UNCONNECTED ;
  wire [1:0]\NLW_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_DOC_UNCONNECTED ;
  wire [1:0]\NLW_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_DOD_UNCONNECTED ;
  wire [1:0]\NLW_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_DOD_UNCONNECTED ;
  wire [1:0]\NLW_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_DOD_UNCONNECTED ;
  wire [1:0]\NLW_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_DOC_UNCONNECTED ;
  wire [1:0]\NLW_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_DOD_UNCONNECTED ;
  wire [1:0]\NLW_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_DOD_UNCONNECTED ;
  wire [3:3]\NLW_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_15_i_5_CO_UNCONNECTED ;
  wire \NLW_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdp_rover_inst1/ram_reg_0_1_0_0_SPO_UNCONNECTED ;
  wire \NLW_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0_SPO_UNCONNECTED ;
  wire [1:0]\NLW_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_DOD_UNCONNECTED ;
  wire [1:0]\NLW_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_DOC_UNCONNECTED ;
  wire [1:0]\NLW_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_DOD_UNCONNECTED ;
  wire [1:0]\NLW_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_DOD_UNCONNECTED ;
  wire [1:0]\NLW_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_DOD_UNCONNECTED ;
  wire [1:0]\NLW_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_DOC_UNCONNECTED ;
  wire [1:0]\NLW_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_DOD_UNCONNECTED ;
  wire [1:0]\NLW_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_DOD_UNCONNECTED ;
  wire [3:3]\NLW_mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5_CO_UNCONNECTED ;
  wire \NLW_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdp_rover_inst1/ram_reg_0_1_0_0_SPO_UNCONNECTED ;
  wire \NLW_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0_SPO_UNCONNECTED ;
  wire [1:0]\NLW_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_DOD_UNCONNECTED ;
  wire [1:0]\NLW_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_DOC_UNCONNECTED ;
  wire [1:0]\NLW_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_DOD_UNCONNECTED ;
  wire [1:0]\NLW_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_DOD_UNCONNECTED ;
  wire [1:0]\NLW_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_DOD_UNCONNECTED ;
  wire [1:0]\NLW_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_DOC_UNCONNECTED ;
  wire [1:0]\NLW_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_DOD_UNCONNECTED ;
  wire [1:0]\NLW_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_DOD_UNCONNECTED ;
  wire [3:3]\NLW_mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_15_i_5_CO_UNCONNECTED ;
  wire \NLW_mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdp_rover_inst1/ram_reg_0_1_0_0_SPO_UNCONNECTED ;
  wire \NLW_mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0_SPO_UNCONNECTED ;
  wire [1:0]\NLW_mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_DOD_UNCONNECTED ;
  wire [1:0]\NLW_mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_DOC_UNCONNECTED ;
  wire [1:0]\NLW_mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_DOD_UNCONNECTED ;
  wire [1:0]\NLW_mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_DOD_UNCONNECTED ;
  wire [1:0]\NLW_mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_DOD_UNCONNECTED ;
  wire [1:0]\NLW_mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_DOC_UNCONNECTED ;
  wire [1:0]\NLW_mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_DOD_UNCONNECTED ;
  wire [1:0]\NLW_mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_DOD_UNCONNECTED ;
  wire [3:0]NLW_ram_reg_0_1_0_0_i_12_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_1_0_0_i_21_O_UNCONNECTED;
  wire [3:3]NLW_ram_reg_0_1_0_0_i_4_CO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_1_0_0_i_4_O_UNCONNECTED;
  wire [3:1]NLW_ram_reg_0_1_0_0_i_4__1_CO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_1_0_0_i_4__1_O_UNCONNECTED;
  wire [3:1]NLW_ram_reg_0_1_0_0_i_4__3_CO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_1_0_0_i_4__3_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_1_0_0_i_5_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_1_0_0_i_5__1_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_1_0_0_i_5__3_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_1_0_0_i_8__0_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_1_0_0_i_8__2_O_UNCONNECTED;
  wire \NLW_tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_0_1_DOC_UNCONNECTED ;
  wire \NLW_tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_0_1_DOD_UNCONNECTED ;

  assign m_axi_arburst[1] = \<const0> ;
  assign m_axi_arburst[0] = \<const1> ;
  assign m_axi_arcache[3] = \<const0> ;
  assign m_axi_arcache[2] = \<const0> ;
  assign m_axi_arcache[1] = \<const1> ;
  assign m_axi_arcache[0] = \<const1> ;
  assign m_axi_arlock[0] = \<const0> ;
  assign m_axi_arprot[2] = \<const0> ;
  assign m_axi_arprot[1] = \<const0> ;
  assign m_axi_arprot[0] = \<const0> ;
  assign m_axi_arqos[3] = \<const0> ;
  assign m_axi_arqos[2] = \<const0> ;
  assign m_axi_arqos[1] = \<const0> ;
  assign m_axi_arqos[0] = \<const0> ;
  assign m_axi_arregion[3] = \<const0> ;
  assign m_axi_arregion[2] = \<const0> ;
  assign m_axi_arregion[1] = \<const0> ;
  assign m_axi_arregion[0] = \<const0> ;
  assign m_axi_arsize[2] = \<const0> ;
  assign m_axi_arsize[1] = \<const1> ;
  assign m_axi_arsize[0] = \<const1> ;
  assign m_axi_aruser[0] = \<const0> ;
  assign m_axi_awburst[1] = \<const0> ;
  assign m_axi_awburst[0] = \^m_axi_awburst [0];
  assign m_axi_awcache[3] = \<const0> ;
  assign m_axi_awcache[2] = \<const0> ;
  assign m_axi_awcache[1] = \<const1> ;
  assign m_axi_awcache[0] = \<const1> ;
  assign m_axi_awlock[0] = \<const0> ;
  assign m_axi_awprot[2] = \<const0> ;
  assign m_axi_awprot[1] = \<const0> ;
  assign m_axi_awprot[0] = \<const0> ;
  assign m_axi_awqos[3] = \<const0> ;
  assign m_axi_awqos[2] = \<const0> ;
  assign m_axi_awqos[1] = \<const0> ;
  assign m_axi_awqos[0] = \<const0> ;
  assign m_axi_awregion[3] = \<const0> ;
  assign m_axi_awregion[2] = \<const0> ;
  assign m_axi_awregion[1] = \<const0> ;
  assign m_axi_awregion[0] = \<const0> ;
  assign m_axi_awsize[2] = \<const0> ;
  assign m_axi_awsize[1:0] = \^m_axi_awsize [1:0];
  assign m_axi_awuser[0] = \<const0> ;
  assign m_axi_wstrb[7] = \<const1> ;
  assign m_axi_wstrb[6] = \<const1> ;
  assign m_axi_wstrb[5] = \<const1> ;
  assign m_axi_wstrb[4] = \<const1> ;
  assign m_axi_wstrb[3] = \<const1> ;
  assign m_axi_wstrb[2] = \<const1> ;
  assign m_axi_wstrb[1] = \<const1> ;
  assign m_axi_wstrb[0] = \<const1> ;
  assign m_axi_wuser[0] = \<const0> ;
  assign m_axis_tstrb[7] = \<const1> ;
  assign m_axis_tstrb[6] = \<const1> ;
  assign m_axis_tstrb[5] = \<const1> ;
  assign m_axis_tstrb[4] = \<const1> ;
  assign m_axis_tstrb[3] = \<const1> ;
  assign m_axis_tstrb[2] = \<const1> ;
  assign m_axis_tstrb[1] = \<const1> ;
  assign m_axis_tstrb[0] = \<const1> ;
  assign vfifo_mm2s_rresp_err_intr = \<const0> ;
  assign vfifo_s2mm_bresp_err_intr = \<const0> ;
  assign vfifo_s2mm_overrun_err_intr = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M \argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5 
       (.ADDRA({1'b0,\gvfifo_top/argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_0_out }),
        .ADDRB({1'b0,\gvfifo_top/argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_0_out }),
        .ADDRC({1'b0,\gvfifo_top/argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_0_out }),
        .ADDRD({1'b0,\gvfifo_top/argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_10_out }),
        .DIA({\gvfifo_top/mctf_to_argen_payload [1],m_axi_arid_i}),
        .DIB(\gvfifo_top/mctf_to_argen_payload [3:2]),
        .DIC(\gvfifo_top/mctf_to_argen_payload [5:4]),
        .DID({1'b0,1'b0}),
        .DOA({\argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5_n_0 ,\argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5_n_1 }),
        .DOB({\argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5_n_2 ,\argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5_n_3 }),
        .DOC({\argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5_n_4 ,\argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5_n_5 }),
        .DOD(\NLW_argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_16_out ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M \argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_6 
       (.ADDRA({1'b0,\gvfifo_top/argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_0_out }),
        .ADDRB({1'b0,\gvfifo_top/argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_0_out }),
        .ADDRC({1'b0,\gvfifo_top/argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_0_out }),
        .ADDRD({1'b0,\gvfifo_top/argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_10_out }),
        .DIA({1'b0,\gvfifo_top/mctf_to_argen_payload [6]}),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA({\NLW_argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_6_DOA_UNCONNECTED [1],\argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_6_n_1 }),
        .DOB(\NLW_argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_6_DOB_UNCONNECTED [1:0]),
        .DOC(\NLW_argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_6_DOC_UNCONNECTED [1:0]),
        .DOD(\NLW_argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_6_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_16_out ));
  CARRY4 \argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_10 
       (.CI(\argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_9_n_0 ),
        .CO({\argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_10_n_0 ,\argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_10_n_1 ,\argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_10_n_2 ,\argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_10_n_4 ,\argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_10_n_5 ,\argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_10_n_6 ,\argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_10_n_7 }),
        .S({ram_reg_0_1_0_5_i_15__3_n_0,ram_reg_0_1_0_5_i_16__3_n_0,ram_reg_0_1_0_5_i_17__3_n_0,ram_reg_0_1_0_5_i_18_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    \argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_10__0 
       (.I0(m_axi_araddr_i[3]),
        .I1(m_axi_arlen_i[0]),
        .O(\argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_10__0_n_0 ));
  CARRY4 \argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_6 
       (.CI(1'b0),
        .CO({\argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_6_n_0 ,\argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_6_n_1 ,\argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_6_n_2 ,\argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_6_n_3 }),
        .CYINIT(1'b1),
        .DI(m_axi_araddr_i[6:3]),
        .O(\gvfifo_top/argen_inst/ar_address_inc [3:0]),
        .S({\argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_7_n_0 ,\argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_8_n_0 ,\argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_9__0_n_0 ,\argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_10__0_n_0 }));
  LUT2 #(
    .INIT(4'h6)) 
    \argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_7 
       (.I0(m_axi_araddr_i[6]),
        .I1(m_axi_arlen_i[3]),
        .O(\argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_8 
       (.I0(m_axi_araddr_i[5]),
        .I1(m_axi_arlen_i[2]),
        .O(\argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_8_n_0 ));
  CARRY4 \argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_9 
       (.CI(1'b0),
        .CO({\argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_9_n_0 ,\argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_9_n_1 ,\argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_9_n_2 ,\argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\gvfifo_top/argen_inst/sdpo_int [0]}),
        .O({\argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_9_n_4 ,\argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_9_n_5 ,\argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_9_n_6 ,\argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_9_n_7 }),
        .S({ram_reg_0_1_0_5_i_11__3_n_0,ram_reg_0_1_0_5_i_12__3_n_0,ram_reg_0_1_0_5_i_13__3_n_0,ram_reg_0_1_0_5_i_14_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    \argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_9__0 
       (.I0(m_axi_araddr_i[4]),
        .I1(m_axi_arlen_i[1]),
        .O(\argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_9__0_n_0 ));
  CARRY4 \argen_inst/ar_txn_inst/ram_reg_0_1_12_15_i_5 
       (.CI(\argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_7_n_0 ),
        .CO({\NLW_argen_inst/ar_txn_inst/ram_reg_0_1_12_15_i_5_CO_UNCONNECTED [3],\argen_inst/ar_txn_inst/ram_reg_0_1_12_15_i_5_n_1 ,\argen_inst/ar_txn_inst/ram_reg_0_1_12_15_i_5_n_2 ,\argen_inst/ar_txn_inst/ram_reg_0_1_12_15_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\argen_inst/ar_txn_inst/ram_reg_0_1_12_15_i_5_n_4 ,\argen_inst/ar_txn_inst/ram_reg_0_1_12_15_i_5_n_5 ,\argen_inst/ar_txn_inst/ram_reg_0_1_12_15_i_5_n_6 ,\argen_inst/ar_txn_inst/ram_reg_0_1_12_15_i_5_n_7 }),
        .S({ram_reg_0_1_12_15_i_6__3_n_0,ram_reg_0_1_12_15_i_7__3_n_0,ram_reg_0_1_12_15_i_8__3_n_0,ram_reg_0_1_12_15_i_9__3_n_0}));
  CARRY4 \argen_inst/ar_txn_inst/ram_reg_0_1_12_17_i_7 
       (.CI(\argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_8_n_0 ),
        .CO({\argen_inst/ar_txn_inst/ram_reg_0_1_12_17_i_7_n_0 ,\argen_inst/ar_txn_inst/ram_reg_0_1_12_17_i_7_n_1 ,\argen_inst/ar_txn_inst/ram_reg_0_1_12_17_i_7_n_2 ,\argen_inst/ar_txn_inst/ram_reg_0_1_12_17_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\gvfifo_top/argen_inst/ar_address_inc [15:12]),
        .S({ram_reg_0_1_12_17_i_8__1_n_0,ram_reg_0_1_12_17_i_9__1_n_0,ram_reg_0_1_12_17_i_10__1_n_0,ram_reg_0_1_12_17_i_11__1_n_0}));
  CARRY4 \argen_inst/ar_txn_inst/ram_reg_0_1_18_23_i_7 
       (.CI(\argen_inst/ar_txn_inst/ram_reg_0_1_12_17_i_7_n_0 ),
        .CO({\argen_inst/ar_txn_inst/ram_reg_0_1_18_23_i_7_n_0 ,\argen_inst/ar_txn_inst/ram_reg_0_1_18_23_i_7_n_1 ,\argen_inst/ar_txn_inst/ram_reg_0_1_18_23_i_7_n_2 ,\argen_inst/ar_txn_inst/ram_reg_0_1_18_23_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\gvfifo_top/argen_inst/ar_address_inc [19:16]),
        .S({ram_reg_0_1_18_23_i_9__1_n_0,ram_reg_0_1_18_23_i_10__1_n_0,ram_reg_0_1_18_23_i_11__1_n_0,ram_reg_0_1_18_23_i_12__1_n_0}));
  CARRY4 \argen_inst/ar_txn_inst/ram_reg_0_1_18_23_i_8 
       (.CI(\argen_inst/ar_txn_inst/ram_reg_0_1_18_23_i_7_n_0 ),
        .CO({\argen_inst/ar_txn_inst/ram_reg_0_1_18_23_i_8_n_0 ,\argen_inst/ar_txn_inst/ram_reg_0_1_18_23_i_8_n_1 ,\argen_inst/ar_txn_inst/ram_reg_0_1_18_23_i_8_n_2 ,\argen_inst/ar_txn_inst/ram_reg_0_1_18_23_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\gvfifo_top/argen_inst/ar_address_inc [23:20]),
        .S({ram_reg_0_1_18_23_i_13__1_n_0,ram_reg_0_1_18_23_i_14__1_n_0,ram_reg_0_1_18_23_i_15__1_n_0,ram_reg_0_1_18_23_i_16__1_n_0}));
  CARRY4 \argen_inst/ar_txn_inst/ram_reg_0_1_24_29_i_7 
       (.CI(\argen_inst/ar_txn_inst/ram_reg_0_1_18_23_i_8_n_0 ),
        .CO({\argen_inst/ar_txn_inst/ram_reg_0_1_24_29_i_7_n_0 ,\argen_inst/ar_txn_inst/ram_reg_0_1_24_29_i_7_n_1 ,\argen_inst/ar_txn_inst/ram_reg_0_1_24_29_i_7_n_2 ,\argen_inst/ar_txn_inst/ram_reg_0_1_24_29_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\gvfifo_top/argen_inst/ar_address_inc [27:24]),
        .S({ram_reg_0_1_24_29_i_8_n_0,ram_reg_0_1_24_29_i_9__1_n_0,ram_reg_0_1_24_29_i_10__1_n_0,ram_reg_0_1_24_29_i_11__1_n_0}));
  CARRY4 \argen_inst/ar_txn_inst/ram_reg_0_1_30_31_i_3 
       (.CI(\argen_inst/ar_txn_inst/ram_reg_0_1_24_29_i_7_n_0 ),
        .CO(\NLW_argen_inst/ar_txn_inst/ram_reg_0_1_30_31_i_3_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_argen_inst/ar_txn_inst/ram_reg_0_1_30_31_i_3_O_UNCONNECTED [3:1],\gvfifo_top/argen_inst/ar_address_inc [28]}),
        .S({1'b0,1'b0,1'b0,ram_reg_0_1_30_31_i_4__1_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    \argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_10 
       (.I0(m_axi_araddr_i[9]),
        .I1(m_axi_arlen_i[6]),
        .O(\argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_11 
       (.I0(m_axi_araddr_i[8]),
        .I1(m_axi_arlen_i[5]),
        .O(\argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_12 
       (.I0(m_axi_araddr_i[7]),
        .I1(m_axi_arlen_i[4]),
        .O(\argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_12_n_0 ));
  CARRY4 \argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_7 
       (.CI(\argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_10_n_0 ),
        .CO({\argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_7_n_0 ,\argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_7_n_1 ,\argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_7_n_2 ,\argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_7_n_4 ,\argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_7_n_5 ,\argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_7_n_6 ,\argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_7_n_7 }),
        .S({ram_reg_0_1_6_11_i_8__3_n_0,ram_reg_0_1_6_11_i_9__5_n_0,ram_reg_0_1_6_11_i_10__5_n_0,ram_reg_0_1_6_11_i_11__5_n_0}));
  CARRY4 \argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_7__0 
       (.CI(\argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_6_n_0 ),
        .CO({\argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_7__0_n_0 ,\argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_7__0_n_1 ,\argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_7__0_n_2 ,\argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_7__0_n_3 }),
        .CYINIT(1'b0),
        .DI(m_axi_araddr_i[10:7]),
        .O(\gvfifo_top/argen_inst/ar_address_inc [7:4]),
        .S({\argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_9_n_0 ,\argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_10_n_0 ,\argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_11_n_0 ,\argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_12_n_0 }));
  CARRY4 \argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_8 
       (.CI(\argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_7__0_n_0 ),
        .CO({\argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_8_n_0 ,\argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_8_n_1 ,\argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_8_n_2 ,\argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\gvfifo_top/argen_inst/ar_address_inc [11:8]),
        .S({ram_reg_0_1_6_11_i_13__1_n_0,ram_reg_0_1_6_11_i_14__1_n_0,ram_reg_0_1_6_11_i_15__1_n_0,ram_reg_0_1_6_11_i_16__1_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    \argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_9 
       (.I0(m_axi_araddr_i[10]),
        .I1(m_axi_arlen_i[7]),
        .O(\argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_9_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \argen_inst/ar_txn_inst/sdpram_ar_addr/ram_reg_0_1_0_5 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,m_axi_arid_i}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,m_axi_arid_i}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,m_axi_arid_i}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/argen_inst/ar_txn_inst/rom_rd_addr_i }),
        .DIA({1'b0,1'b0}),
        .DIB({inst_vfifo_n_308,1'b0}),
        .DIC({inst_vfifo_n_306,inst_vfifo_n_307}),
        .DID({1'b0,1'b0}),
        .DOA(m_axi_araddr_i[1:0]),
        .DOB(m_axi_araddr_i[3:2]),
        .DOC(m_axi_araddr_i[5:4]),
        .DOD(\NLW_argen_inst/ar_txn_inst/sdpram_ar_addr/ram_reg_0_1_0_5_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/argen_inst/ar_txn_inst/we_ar_txn ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \argen_inst/ar_txn_inst/sdpram_ar_addr/ram_reg_0_1_12_17 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,m_axi_arid_i}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,m_axi_arid_i}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,m_axi_arid_i}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/argen_inst/ar_txn_inst/rom_rd_addr_i }),
        .DIA({inst_vfifo_n_298,inst_vfifo_n_299}),
        .DIB({inst_vfifo_n_296,inst_vfifo_n_297}),
        .DIC({inst_vfifo_n_294,inst_vfifo_n_295}),
        .DID({1'b0,1'b0}),
        .DOA(m_axi_araddr_i[13:12]),
        .DOB(m_axi_araddr_i[15:14]),
        .DOC(m_axi_araddr_i[17:16]),
        .DOD(\NLW_argen_inst/ar_txn_inst/sdpram_ar_addr/ram_reg_0_1_12_17_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/argen_inst/ar_txn_inst/we_ar_txn ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \argen_inst/ar_txn_inst/sdpram_ar_addr/ram_reg_0_1_18_23 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,m_axi_arid_i}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,m_axi_arid_i}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,m_axi_arid_i}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/argen_inst/ar_txn_inst/rom_rd_addr_i }),
        .DIA({inst_vfifo_n_292,inst_vfifo_n_293}),
        .DIB({inst_vfifo_n_290,inst_vfifo_n_291}),
        .DIC({inst_vfifo_n_288,inst_vfifo_n_289}),
        .DID({1'b0,1'b0}),
        .DOA(m_axi_araddr_i[19:18]),
        .DOB(m_axi_araddr_i[21:20]),
        .DOC(m_axi_araddr_i[23:22]),
        .DOD(\NLW_argen_inst/ar_txn_inst/sdpram_ar_addr/ram_reg_0_1_18_23_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/argen_inst/ar_txn_inst/we_ar_txn ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \argen_inst/ar_txn_inst/sdpram_ar_addr/ram_reg_0_1_24_29 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,m_axi_arid_i}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,m_axi_arid_i}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,m_axi_arid_i}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/argen_inst/ar_txn_inst/rom_rd_addr_i }),
        .DIA({inst_vfifo_n_286,inst_vfifo_n_287}),
        .DIB({inst_vfifo_n_284,inst_vfifo_n_285}),
        .DIC({inst_vfifo_n_282,inst_vfifo_n_283}),
        .DID({1'b0,1'b0}),
        .DOA(m_axi_araddr_i[25:24]),
        .DOB(m_axi_araddr_i[27:26]),
        .DOC(m_axi_araddr_i[29:28]),
        .DOD(\NLW_argen_inst/ar_txn_inst/sdpram_ar_addr/ram_reg_0_1_24_29_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/argen_inst/ar_txn_inst/we_ar_txn ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \argen_inst/ar_txn_inst/sdpram_ar_addr/ram_reg_0_1_30_31 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,m_axi_arid_i}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,m_axi_arid_i}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,m_axi_arid_i}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/argen_inst/ar_txn_inst/rom_rd_addr_i }),
        .DIA({inst_vfifo_n_280,inst_vfifo_n_281}),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(m_axi_araddr_i[31:30]),
        .DOB(\NLW_argen_inst/ar_txn_inst/sdpram_ar_addr/ram_reg_0_1_30_31_DOB_UNCONNECTED [1:0]),
        .DOC(\NLW_argen_inst/ar_txn_inst/sdpram_ar_addr/ram_reg_0_1_30_31_DOC_UNCONNECTED [1:0]),
        .DOD(\NLW_argen_inst/ar_txn_inst/sdpram_ar_addr/ram_reg_0_1_30_31_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/argen_inst/ar_txn_inst/we_ar_txn ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \argen_inst/ar_txn_inst/sdpram_ar_addr/ram_reg_0_1_6_11 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,m_axi_arid_i}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,m_axi_arid_i}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,m_axi_arid_i}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/argen_inst/ar_txn_inst/rom_rd_addr_i }),
        .DIA({inst_vfifo_n_304,inst_vfifo_n_305}),
        .DIB({inst_vfifo_n_302,inst_vfifo_n_303}),
        .DIC({inst_vfifo_n_300,inst_vfifo_n_301}),
        .DID({1'b0,1'b0}),
        .DOA(m_axi_araddr_i[7:6]),
        .DOB(m_axi_araddr_i[9:8]),
        .DOC(m_axi_araddr_i[11:10]),
        .DOD(\NLW_argen_inst/ar_txn_inst/sdpram_ar_addr/ram_reg_0_1_6_11_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/argen_inst/ar_txn_inst/we_ar_txn ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_0_5 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/s_axis_tid_arb_i }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/s_axis_tid_arb_i }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/s_axis_tid_arb_i }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/argen_inst/ar_txn_inst/wr_addr_arcnt }),
        .DIA(\gvfifo_top/argen_inst/ar_txn_inst/wr_data_arcnt [1:0]),
        .DIB(\gvfifo_top/argen_inst/ar_txn_inst/wr_data_arcnt [3:2]),
        .DIC(\gvfifo_top/argen_inst/ar_txn_inst/wr_data_arcnt [5:4]),
        .DID({1'b0,1'b0}),
        .DOA({\argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_0_5_n_0 ,\argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_0_5_n_1 }),
        .DOB({\argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_0_5_n_2 ,\argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_0_5_n_3 }),
        .DOC({\argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_0_5_n_4 ,\argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_0_5_n_5 }),
        .DOD(\NLW_argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_0_5_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(inst_vfifo_n_378));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_12_15 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/s_axis_tid_arb_i }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/s_axis_tid_arb_i }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/s_axis_tid_arb_i }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/argen_inst/ar_txn_inst/wr_addr_arcnt }),
        .DIA(\gvfifo_top/argen_inst/ar_txn_inst/wr_data_arcnt [13:12]),
        .DIB(\gvfifo_top/argen_inst/ar_txn_inst/wr_data_arcnt [15:14]),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA({\argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_12_15_n_0 ,\argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_12_15_n_1 }),
        .DOB({\argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_12_15_n_2 ,\argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_12_15_n_3 }),
        .DOC(\NLW_argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_12_15_DOC_UNCONNECTED [1:0]),
        .DOD(\NLW_argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_12_15_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(inst_vfifo_n_378));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_6_11 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/s_axis_tid_arb_i }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/s_axis_tid_arb_i }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/s_axis_tid_arb_i }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/argen_inst/ar_txn_inst/wr_addr_arcnt }),
        .DIA(\gvfifo_top/argen_inst/ar_txn_inst/wr_data_arcnt [7:6]),
        .DIB(\gvfifo_top/argen_inst/ar_txn_inst/wr_data_arcnt [9:8]),
        .DIC(\gvfifo_top/argen_inst/ar_txn_inst/wr_data_arcnt [11:10]),
        .DID({1'b0,1'b0}),
        .DOA({\argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_6_11_n_0 ,\argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_6_11_n_1 }),
        .DOB({\argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_6_11_n_2 ,\argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_6_11_n_3 }),
        .DOC({\argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_6_11_n_4 ,\argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_6_11_n_5 }),
        .DOD(\NLW_argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_6_11_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(inst_vfifo_n_378));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \argen_inst/ar_txn_inst/sdpram_bcnt1/ram_reg_0_1_0_5 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/tid_fifo_dout }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/tid_fifo_dout }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/tid_fifo_dout }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/argen_inst/ar_txn_inst/wr_addr_bcnt }),
        .DIA({inst_vfifo_n_359,inst_vfifo_n_360}),
        .DIB({inst_vfifo_n_357,inst_vfifo_n_358}),
        .DIC({inst_vfifo_n_355,inst_vfifo_n_356}),
        .DID({1'b0,1'b0}),
        .DOA(\gvfifo_top/argen_inst/sdpo_int [1:0]),
        .DOB(\gvfifo_top/argen_inst/sdpo_int [3:2]),
        .DOC(\gvfifo_top/argen_inst/sdpo_int [5:4]),
        .DOD(\NLW_argen_inst/ar_txn_inst/sdpram_bcnt1/ram_reg_0_1_0_5_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/argen_inst/ar_txn_inst/we_bcnt ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \argen_inst/ar_txn_inst/sdpram_bcnt1/ram_reg_0_1_12_15 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/tid_fifo_dout }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/tid_fifo_dout }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/tid_fifo_dout }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/argen_inst/ar_txn_inst/wr_addr_bcnt }),
        .DIA({inst_vfifo_n_347,inst_vfifo_n_348}),
        .DIB({inst_vfifo_n_345,inst_vfifo_n_346}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(\gvfifo_top/argen_inst/sdpo_int [13:12]),
        .DOB(\gvfifo_top/argen_inst/sdpo_int [15:14]),
        .DOC(\NLW_argen_inst/ar_txn_inst/sdpram_bcnt1/ram_reg_0_1_12_15_DOC_UNCONNECTED [1:0]),
        .DOD(\NLW_argen_inst/ar_txn_inst/sdpram_bcnt1/ram_reg_0_1_12_15_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/argen_inst/ar_txn_inst/we_bcnt ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \argen_inst/ar_txn_inst/sdpram_bcnt1/ram_reg_0_1_6_11 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/tid_fifo_dout }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/tid_fifo_dout }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/tid_fifo_dout }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/argen_inst/ar_txn_inst/wr_addr_bcnt }),
        .DIA({inst_vfifo_n_353,inst_vfifo_n_354}),
        .DIB({inst_vfifo_n_351,inst_vfifo_n_352}),
        .DIC({inst_vfifo_n_349,inst_vfifo_n_350}),
        .DID({1'b0,1'b0}),
        .DOA(\gvfifo_top/argen_inst/sdpo_int [7:6]),
        .DOB(\gvfifo_top/argen_inst/sdpo_int [9:8]),
        .DOC(\gvfifo_top/argen_inst/sdpo_int [11:10]),
        .DOD(\NLW_argen_inst/ar_txn_inst/sdpram_bcnt1/ram_reg_0_1_6_11_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/argen_inst/ar_txn_inst/we_bcnt ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \argen_inst/ar_txn_inst/sdpram_bcnt2/ram_reg_0_1_0_5 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/s_axis_tid_arb_i }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/s_axis_tid_arb_i }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/s_axis_tid_arb_i }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/argen_inst/ar_txn_inst/wr_addr_bcnt }),
        .DIA({inst_vfifo_n_359,inst_vfifo_n_360}),
        .DIB({inst_vfifo_n_357,inst_vfifo_n_358}),
        .DIC({inst_vfifo_n_355,inst_vfifo_n_356}),
        .DID({1'b0,1'b0}),
        .DOA(\gvfifo_top/argen_inst/ar_txn_inst/rd_data_bcnt_arb [1:0]),
        .DOB(\gvfifo_top/argen_inst/ar_txn_inst/rd_data_bcnt_arb [3:2]),
        .DOC(\gvfifo_top/argen_inst/ar_txn_inst/rd_data_bcnt_arb [5:4]),
        .DOD(\NLW_argen_inst/ar_txn_inst/sdpram_bcnt2/ram_reg_0_1_0_5_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/argen_inst/ar_txn_inst/we_bcnt ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \argen_inst/ar_txn_inst/sdpram_bcnt2/ram_reg_0_1_12_15 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/s_axis_tid_arb_i }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/s_axis_tid_arb_i }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/s_axis_tid_arb_i }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/argen_inst/ar_txn_inst/wr_addr_bcnt }),
        .DIA({inst_vfifo_n_347,inst_vfifo_n_348}),
        .DIB({inst_vfifo_n_345,inst_vfifo_n_346}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(\gvfifo_top/argen_inst/ar_txn_inst/rd_data_bcnt_arb [13:12]),
        .DOB(\gvfifo_top/argen_inst/ar_txn_inst/rd_data_bcnt_arb [15:14]),
        .DOC(\NLW_argen_inst/ar_txn_inst/sdpram_bcnt2/ram_reg_0_1_12_15_DOC_UNCONNECTED [1:0]),
        .DOD(\NLW_argen_inst/ar_txn_inst/sdpram_bcnt2/ram_reg_0_1_12_15_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/argen_inst/ar_txn_inst/we_bcnt ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \argen_inst/ar_txn_inst/sdpram_bcnt2/ram_reg_0_1_6_11 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/s_axis_tid_arb_i }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/s_axis_tid_arb_i }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/s_axis_tid_arb_i }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/argen_inst/ar_txn_inst/wr_addr_bcnt }),
        .DIA({inst_vfifo_n_353,inst_vfifo_n_354}),
        .DIB({inst_vfifo_n_351,inst_vfifo_n_352}),
        .DIC({inst_vfifo_n_349,inst_vfifo_n_350}),
        .DID({1'b0,1'b0}),
        .DOA(\gvfifo_top/argen_inst/ar_txn_inst/rd_data_bcnt_arb [7:6]),
        .DOB(\gvfifo_top/argen_inst/ar_txn_inst/rd_data_bcnt_arb [9:8]),
        .DOC(\gvfifo_top/argen_inst/ar_txn_inst/rd_data_bcnt_arb [11:10]),
        .DOD(\NLW_argen_inst/ar_txn_inst/sdpram_bcnt2/ram_reg_0_1_6_11_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/argen_inst/ar_txn_inst/we_bcnt ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \garb/sdpram_gcnt/ram_reg_0_1_0_3 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/s_axis_tid_arb_i }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/s_axis_tid_arb_i }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/s_axis_tid_arb_i }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/garb/wr_addr_gcnt }),
        .DIA(\gvfifo_top/garb/wr_data_gcnt [1:0]),
        .DIB({\gvfifo_top/garb/wr_data_gcnt [3],ram_reg_0_1_0_3_i_5__0_n_0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA({\garb/sdpram_gcnt/ram_reg_0_1_0_3_n_0 ,\garb/sdpram_gcnt/ram_reg_0_1_0_3_n_1 }),
        .DOB({\garb/sdpram_gcnt/ram_reg_0_1_0_3_n_2 ,\garb/sdpram_gcnt/ram_reg_0_1_0_3_n_3 }),
        .DOC(\NLW_garb/sdpram_gcnt/ram_reg_0_1_0_3_DOC_UNCONNECTED [1:0]),
        .DOD(\NLW_garb/sdpram_gcnt/ram_reg_0_1_0_3_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(inst_vfifo_n_379));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \garb/sdpram_mm2s_cnt/ram_reg_0_1_0_3 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,m_axis_tdest}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,m_axis_tdest}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,m_axis_tdest}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/garb/wr_addr_mm2s_cnt }),
        .DIA({ram_reg_0_1_0_3_i_2__0_n_0,\gvfifo_top/garb/wr_data_mm2s_cnt [0]}),
        .DIB({\gvfifo_top/garb/wr_data_mm2s_cnt [3],inst_vfifo_n_114}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA({\garb/sdpram_mm2s_cnt/ram_reg_0_1_0_3_n_0 ,\garb/sdpram_mm2s_cnt/ram_reg_0_1_0_3_n_1 }),
        .DOB({\garb/sdpram_mm2s_cnt/ram_reg_0_1_0_3_n_2 ,\garb/sdpram_mm2s_cnt/ram_reg_0_1_0_3_n_3 }),
        .DOC(\NLW_garb/sdpram_mm2s_cnt/ram_reg_0_1_0_3_DOC_UNCONNECTED [1:0]),
        .DOD(\NLW_garb/sdpram_mm2s_cnt/ram_reg_0_1_0_3_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(inst_vfifo_n_376));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \garb/sdpram_mm2s_gcnt/ram_reg_0_1_0_3 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,m_axis_tdest}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,m_axis_tdest}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,m_axis_tdest}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/garb/wr_addr_gcnt }),
        .DIA(\gvfifo_top/garb/wr_data_gcnt [1:0]),
        .DIB({\gvfifo_top/garb/wr_data_gcnt [3],ram_reg_0_1_0_3_i_5__0_n_0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(\gvfifo_top/garb/rd_data_mm2s_gcnt [1:0]),
        .DOB(\gvfifo_top/garb/rd_data_mm2s_gcnt [3:2]),
        .DOC(\NLW_garb/sdpram_mm2s_gcnt/ram_reg_0_1_0_3_DOC_UNCONNECTED [1:0]),
        .DOD(\NLW_garb/sdpram_mm2s_gcnt/ram_reg_0_1_0_3_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(inst_vfifo_n_379));
  axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9_synth inst_vfifo
       (.ADDRD(\gvfifo_top/garb/wr_addr_gcnt ),
        .CO(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/m_axis_payload_wr_out_i [98]),
        .D({\gvfifo_top/awgen_to_mcpf_payload [2],\gvfifo_top/awgen_to_mcpf_payload [0]}),
        .DI(inst_vfifo_n_186),
        .DIA(\gvfifo_top/garb/wr_data_mm2s_cnt [0]),
        .DIB({\gvfifo_top/garb/wr_data_mm2s_cnt [3],inst_vfifo_n_114}),
        .DOA({\garb/sdpram_mm2s_cnt/ram_reg_0_1_0_3_n_0 ,\garb/sdpram_mm2s_cnt/ram_reg_0_1_0_3_n_1 }),
        .DOB({\garb/sdpram_mm2s_cnt/ram_reg_0_1_0_3_n_2 ,\garb/sdpram_mm2s_cnt/ram_reg_0_1_0_3_n_3 }),
        .E(\gvfifo_top/argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_16_out ),
        .I126({m_axi_arid_i,m_axi_arlen_i}),
        .Q(\gvfifo_top/mcdf_inst/sdp_rd_addr_out_i ),
        .Q_reg(\gvfifo_top/garb/wr_addr_mm2s_cnt ),
        .Q_reg_0(\gvfifo_top/garb/wr_data_gcnt [1:0]),
        .Q_reg_1(\gvfifo_top/argen_inst/ar_txn_inst/wr_data_arcnt ),
        .Q_reg_2({inst_vfifo_n_345,inst_vfifo_n_346,inst_vfifo_n_347,inst_vfifo_n_348,inst_vfifo_n_349,inst_vfifo_n_350,inst_vfifo_n_351,inst_vfifo_n_352,inst_vfifo_n_353,inst_vfifo_n_354,inst_vfifo_n_355,inst_vfifo_n_356,inst_vfifo_n_357,inst_vfifo_n_358,inst_vfifo_n_359,inst_vfifo_n_360}),
        .Q_reg_3(inst_vfifo_n_376),
        .Q_reg_4(inst_vfifo_n_379),
        .S(inst_vfifo_n_177),
        .WR_DATA({inst_vfifo_n_120,inst_vfifo_n_121,inst_vfifo_n_122,inst_vfifo_n_123,inst_vfifo_n_124,inst_vfifo_n_125,\gvfifo_top/mcdf_inst/WR_DATA ,inst_vfifo_n_127,inst_vfifo_n_128,inst_vfifo_n_129,inst_vfifo_n_130,inst_vfifo_n_131,inst_vfifo_n_132,inst_vfifo_n_133,inst_vfifo_n_134,inst_vfifo_n_135,inst_vfifo_n_136,inst_vfifo_n_137,inst_vfifo_n_138,inst_vfifo_n_139,inst_vfifo_n_140,inst_vfifo_n_141,inst_vfifo_n_142,inst_vfifo_n_143,inst_vfifo_n_144,inst_vfifo_n_145,inst_vfifo_n_146,inst_vfifo_n_147}),
        .aclk(aclk),
        .\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3 (\gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_out_i ),
        .\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_0 (\gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_out_i ),
        .ar_address_inc(\gvfifo_top/argen_inst/ar_address_inc ),
        .aresetn(aresetn),
        .argen_to_mctf_tvalid(\gvfifo_top/argen_to_mctf_tvalid ),
        .\aw_id_r_reg[0] (\tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_0_1_n_0 ),
        .\gcc0.gc0.count_d1_reg[5] (\gvfifo_top/tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_16_out ),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] (\gvfifo_top/argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_0_out ),
        .\gfwd_mode.storage_data1_reg[0] (\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0_n_0 ),
        .\gfwd_mode.storage_data1_reg[0]_0 (\mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0_n_0 ),
        .\gfwd_mode.storage_data1_reg[0]_1 (\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0_n_0 ),
        .\gfwd_mode.storage_data1_reg[0]_10 (\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .\gfwd_mode.storage_data1_reg[0]_11 ({\mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5_n_4 ,\mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5_n_5 ,\mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5_n_6 ,\mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5_n_7 ,\mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_4 ,\mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_5 ,\mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_6 ,\mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_7 ,\mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8_n_4 ,\mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8_n_5 ,\mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8_n_6 ,\mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8_n_7 ,\mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7_n_4 ,\mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7_n_5 ,\mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7_n_6 ,\mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7_n_7 }),
        .\gfwd_mode.storage_data1_reg[0]_12 ({\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_n_2 ,\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_n_3 ,\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_n_0 ,\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_n_1 ,\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_4 ,\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_5 ,\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_2 ,\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_3 ,\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_0 ,\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_1 ,\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_4 ,\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_5 ,\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_2 ,\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_3 ,\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_0 ,\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_1 }),
        .\gfwd_mode.storage_data1_reg[0]_13 (\gvfifo_top/mcpf_inst/p_0_in1_in ),
        .\gfwd_mode.storage_data1_reg[0]_14 (\gvfifo_top/mcpf_inst/S_PAYLOAD_DATA ),
        .\gfwd_mode.storage_data1_reg[0]_15 (\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .\gfwd_mode.storage_data1_reg[0]_16 ({\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5_n_4 ,\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5_n_5 ,\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5_n_6 ,\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5_n_7 ,\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_4 ,\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_5 ,\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_6 ,\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_7 ,\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8_n_4 ,\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8_n_5 ,\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8_n_6 ,\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8_n_7 ,\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7_n_4 ,\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7_n_5 ,\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7_n_6 ,\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7_n_7 }),
        .\gfwd_mode.storage_data1_reg[0]_17 ({\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_n_2 ,\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_n_3 ,\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_n_0 ,\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_n_1 ,\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_4 ,\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_5 ,\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_2 ,\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_3 ,\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_0 ,\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_1 ,\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_4 ,\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_5 ,\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_2 ,\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_3 ,\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_0 ,\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_1 }),
        .\gfwd_mode.storage_data1_reg[0]_18 (\gvfifo_top/mcdf_inst/rd_pntr_pf ),
        .\gfwd_mode.storage_data1_reg[0]_19 ({\mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_30_31_n_0 ,\mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_30_31_n_1 ,\mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_24_29_n_4 ,\mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_24_29_n_5 ,\mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_24_29_n_2 ,\mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_24_29_n_3 ,\mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_24_29_n_0 ,\mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_24_29_n_1 ,\mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_18_23_n_4 ,\mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_18_23_n_5 ,\mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_18_23_n_2 ,\mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_18_23_n_3 ,\mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_18_23_n_0 ,\mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_18_23_n_1 ,\mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_17_n_4 ,\mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_17_n_5 ,\mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_17_n_2 ,\mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_17_n_3 ,\mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_17_n_0 ,\mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_17_n_1 ,\mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_4 ,\mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_5 ,\mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_2 ,\mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_3 ,\mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_0 ,\mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_1 ,\mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_4 ,\mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_5 ,\mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_2 ,\mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_3 ,\mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_0 ,\mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_1 }),
        .\gfwd_mode.storage_data1_reg[0]_2 (\mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0_n_0 ),
        .\gfwd_mode.storage_data1_reg[0]_20 ({\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_n_2 ,\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_n_3 ,\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_n_0 ,\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_n_1 ,\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_4 ,\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_5 ,\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_2 ,\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_3 ,\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_0 ,\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_1 ,\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_4 ,\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_5 ,\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_2 ,\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_3 ,\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_0 ,\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_1 }),
        .\gfwd_mode.storage_data1_reg[0]_21 ({\mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_n_2 ,\mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_n_3 ,\mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_n_0 ,\mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_n_1 ,\mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_4 ,\mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_5 ,\mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_2 ,\mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_3 ,\mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_0 ,\mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_1 ,\mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_4 ,\mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_5 ,\mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_2 ,\mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_3 ,\mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_0 ,\mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_1 }),
        .\gfwd_mode.storage_data1_reg[0]_22 ({\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_n_2 ,\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_n_3 ,\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_n_0 ,\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_n_1 ,\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_4 ,\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_5 ,\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_2 ,\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_3 ,\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_0 ,\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_1 ,\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_4 ,\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_5 ,\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_2 ,\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_3 ,\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_0 ,\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_1 }),
        .\gfwd_mode.storage_data1_reg[0]_23 ({\mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_n_2 ,\mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_n_3 ,\mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_n_0 ,\mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_n_1 ,\mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_4 ,\mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_5 ,\mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_2 ,\mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_3 ,\mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_0 ,\mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_1 ,\mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_4 ,\mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_5 ,\mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_2 ,\mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_3 ,\mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_0 ,\mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_1 }),
        .\gfwd_mode.storage_data1_reg[0]_3 (\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0_n_0 ),
        .\gfwd_mode.storage_data1_reg[0]_4 (\mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0_n_0 ),
        .\gfwd_mode.storage_data1_reg[0]_5 ({\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_24_29_i_8_n_4 ,\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_24_29_i_8_n_5 ,\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_24_29_i_8_n_6 ,\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_24_29_i_8_n_7 ,\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_8_n_4 ,\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_8_n_5 ,\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_8_n_6 ,\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_8_n_7 ,\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_7_n_4 ,\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_7_n_5 ,\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_7_n_6 ,\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_7_n_7 ,\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_17_i_7_n_4 ,\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_17_i_7_n_5 ,\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_17_i_7_n_6 ,\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_17_i_7_n_7 ,\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_8_n_4 ,\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_8_n_5 ,\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_8_n_6 ,\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_8_n_7 ,\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7_n_4 ,\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7_n_5 ,\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7_n_6 ,\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7_n_7 ,\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_6_n_4 ,\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_6_n_5 ,\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_6_n_6 ,\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_6_n_7 }),
        .\gfwd_mode.storage_data1_reg[0]_6 (\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .\gfwd_mode.storage_data1_reg[0]_7 ({\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_30_31_i_3_n_7 ,\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_24_29_i_8_n_4 ,\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_24_29_i_8_n_5 ,\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_24_29_i_8_n_6 ,\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_24_29_i_8_n_7 ,\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_8_n_4 ,\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_8_n_5 ,\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_8_n_6 ,\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_8_n_7 ,\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_7_n_4 ,\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_7_n_5 ,\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_7_n_6 ,\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_7_n_7 ,\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_17_i_7_n_4 ,\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_17_i_7_n_5 ,\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_17_i_7_n_6 ,\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_17_i_7_n_7 ,\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_8_n_4 ,\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_8_n_5 ,\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_8_n_6 ,\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_8_n_7 ,\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_4 ,\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_5 ,\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_6 ,\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_7 ,\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_4_n_4 ,\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_4_n_5 ,\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_4_n_6 ,\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_4_n_7 }),
        .\gfwd_mode.storage_data1_reg[0]_8 ({\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_30_31_n_0 ,\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_30_31_n_1 ,\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29_n_4 ,\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29_n_5 ,\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29_n_2 ,\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29_n_3 ,\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29_n_0 ,\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29_n_1 ,\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23_n_4 ,\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23_n_5 ,\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23_n_2 ,\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23_n_3 ,\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23_n_0 ,\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23_n_1 ,\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17_n_4 ,\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17_n_5 ,\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17_n_2 ,\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17_n_3 ,\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17_n_0 ,\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17_n_1 ,\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_4 ,\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_5 ,\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_2 ,\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_3 ,\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_0 ,\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_1 ,\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_4 ,\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_5 ,\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_2 }),
        .\gfwd_mode.storage_data1_reg[0]_9 (\gvfifo_top/mctf_inst/S_PAYLOAD_DATA ),
        .\gfwd_rev.storage_data1_reg[0] ({\garb/sdpram_gcnt/ram_reg_0_1_0_3_n_0 ,\garb/sdpram_gcnt/ram_reg_0_1_0_3_n_1 }),
        .\gfwd_rev.storage_data1_reg[0]_0 (\gvfifo_top/argen_inst/ar_txn_inst/rd_data_bcnt_arb ),
        .\gfwd_rev.storage_data1_reg[0]_1 ({\argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_12_15_n_2 ,\argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_12_15_n_3 ,\argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_12_15_n_0 ,\argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_12_15_n_1 ,\argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_6_11_n_4 ,\argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_6_11_n_5 ,\argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_6_11_n_2 ,\argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_6_11_n_3 ,\argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_6_11_n_0 ,\argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_6_11_n_1 ,\argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_0_5_n_4 ,\argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_0_5_n_5 ,\argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_0_5_n_2 ,\argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_0_5_n_3 ,\argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_0_5_n_0 ,\argen_inst/ar_txn_inst/sdpram_arcnt/ram_reg_0_1_0_5_n_1 }),
        .\gin_reg.rd_pntr_pf_dly_reg[0] (\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/wr_addr_int ),
        .\gin_reg.rd_pntr_pf_dly_reg[13] ({inst_vfifo_n_208,inst_vfifo_n_209,inst_vfifo_n_210,inst_vfifo_n_211,inst_vfifo_n_212,inst_vfifo_n_213,inst_vfifo_n_214,inst_vfifo_n_215,inst_vfifo_n_216,inst_vfifo_n_217,inst_vfifo_n_218,inst_vfifo_n_219,inst_vfifo_n_220,inst_vfifo_n_221,inst_vfifo_n_222,inst_vfifo_n_223}),
        .\gin_reg.rd_pntr_pf_dly_reg[13]_0 ({inst_vfifo_n_254,inst_vfifo_n_255,inst_vfifo_n_256,inst_vfifo_n_257,inst_vfifo_n_258,inst_vfifo_n_259,inst_vfifo_n_260,inst_vfifo_n_261,inst_vfifo_n_262,inst_vfifo_n_263,inst_vfifo_n_264,inst_vfifo_n_265,inst_vfifo_n_266,inst_vfifo_n_267,inst_vfifo_n_268,inst_vfifo_n_269}),
        .\gin_reg.rd_pntr_pf_dly_reg[14] (inst_vfifo_n_225),
        .\gin_reg.rd_pntr_pf_dly_reg[14]_0 ({inst_vfifo_n_226,inst_vfifo_n_227,inst_vfifo_n_228,inst_vfifo_n_229,inst_vfifo_n_230}),
        .\gin_reg.rd_pntr_pf_dly_reg[14]_1 (inst_vfifo_n_271),
        .\gin_reg.rd_pntr_pf_dly_reg[14]_2 ({inst_vfifo_n_272,inst_vfifo_n_273,inst_vfifo_n_274,inst_vfifo_n_275,inst_vfifo_n_276}),
        .\gin_reg.rd_pntr_pf_dly_reg[15] (inst_vfifo_n_224),
        .\gin_reg.rd_pntr_pf_dly_reg[15]_0 (inst_vfifo_n_270),
        .\gin_reg.rd_pntr_pf_dly_reg[1] (\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/wr_addr_int ),
        .\gin_reg.rd_pntr_pf_dly_reg[1]_0 (\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/wr_addr_int ),
        .\gin_reg.wr_pntr_pf_dly_reg[13] ({\gvfifo_top/mctf_inst/WR_DATA ,inst_vfifo_n_189,inst_vfifo_n_190,inst_vfifo_n_191,inst_vfifo_n_192,inst_vfifo_n_193,inst_vfifo_n_194,inst_vfifo_n_195,inst_vfifo_n_196,inst_vfifo_n_197,inst_vfifo_n_198,inst_vfifo_n_199,inst_vfifo_n_200,inst_vfifo_n_201,inst_vfifo_n_202,inst_vfifo_n_203}),
        .\gin_reg.wr_pntr_pf_dly_reg[13]_0 ({\gvfifo_top/mcpf_inst/WR_DATA ,inst_vfifo_n_233,inst_vfifo_n_234,inst_vfifo_n_235,inst_vfifo_n_236,inst_vfifo_n_237,inst_vfifo_n_238,inst_vfifo_n_239,inst_vfifo_n_240,inst_vfifo_n_241,inst_vfifo_n_242,inst_vfifo_n_243,inst_vfifo_n_244,inst_vfifo_n_245,inst_vfifo_n_246,inst_vfifo_n_247}),
        .\gin_reg.wr_pntr_pf_dly_reg[14] (\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr ),
        .\gin_reg.wr_pntr_pf_dly_reg[14]_0 (\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr ),
        .\gin_reg.wr_pntr_pf_dly_reg[15] (inst_vfifo_n_204),
        .\gin_reg.wr_pntr_pf_dly_reg[15]_0 (inst_vfifo_n_248),
        .\gin_reg.wr_pntr_pf_dly_reg[1] (\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/wr_addr_int ),
        .\gin_reg.wr_pntr_pf_dly_reg[1]_0 (\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/we_int ),
        .\gin_reg.wr_pntr_roll_over_dly_reg (inst_vfifo_n_377),
        .\gnstage1.q_dly_reg[1][0] (m_axi_araddr_i),
        .\goreg_dm.dout_i_reg[0] ({\argen_inst/ar_txn_inst/ram_reg_0_1_12_15_i_5_n_4 ,\argen_inst/ar_txn_inst/ram_reg_0_1_12_15_i_5_n_5 ,\argen_inst/ar_txn_inst/ram_reg_0_1_12_15_i_5_n_6 ,\argen_inst/ar_txn_inst/ram_reg_0_1_12_15_i_5_n_7 ,\argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_7_n_4 ,\argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_7_n_5 ,\argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_7_n_6 ,\argen_inst/ar_txn_inst/ram_reg_0_1_6_11_i_7_n_7 ,\argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_10_n_4 ,\argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_10_n_5 ,\argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_10_n_6 ,\argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_10_n_7 ,\argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_9_n_4 ,\argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_9_n_5 ,\argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_9_n_6 ,\argen_inst/ar_txn_inst/ram_reg_0_1_0_5_i_9_n_7 }),
        .\gpr1.dout_i_reg[0] (\gvfifo_top/tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_10_out ),
        .\gpr1.dout_i_reg[0]_0 (\gvfifo_top/tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_0_out ),
        .\gpr1.dout_i_reg[1] (\gvfifo_top/argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_10_out ),
        .\gpr1.dout_i_reg[37] ({inst_vfifo_n_280,inst_vfifo_n_281,inst_vfifo_n_282,inst_vfifo_n_283,inst_vfifo_n_284,inst_vfifo_n_285,inst_vfifo_n_286,inst_vfifo_n_287,inst_vfifo_n_288,inst_vfifo_n_289,inst_vfifo_n_290,inst_vfifo_n_291,inst_vfifo_n_292,inst_vfifo_n_293,inst_vfifo_n_294,inst_vfifo_n_295,inst_vfifo_n_296,inst_vfifo_n_297,inst_vfifo_n_298,inst_vfifo_n_299,inst_vfifo_n_300,inst_vfifo_n_301,inst_vfifo_n_302,inst_vfifo_n_303,inst_vfifo_n_304,inst_vfifo_n_305,inst_vfifo_n_306,inst_vfifo_n_307,inst_vfifo_n_308}),
        .\gpr1.dout_i_reg[6] (\gvfifo_top/mctf_to_argen_payload ),
        .\gpr1.dout_i_reg[7] (\gvfifo_top/argen_inst/ar_txn_inst/rom_rd_addr_i ),
        .\gstage1.q_dly_reg[1] (\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/wr_addr_int ),
        .\gstage1.q_dly_reg[31] ({inst_vfifo_n_149,inst_vfifo_n_150,inst_vfifo_n_151,inst_vfifo_n_152,inst_vfifo_n_153,inst_vfifo_n_154,inst_vfifo_n_155,inst_vfifo_n_156,inst_vfifo_n_157,inst_vfifo_n_158,inst_vfifo_n_159,inst_vfifo_n_160,inst_vfifo_n_161,inst_vfifo_n_162,inst_vfifo_n_163,inst_vfifo_n_164,inst_vfifo_n_165,inst_vfifo_n_166,inst_vfifo_n_167,inst_vfifo_n_168,inst_vfifo_n_169,inst_vfifo_n_170,inst_vfifo_n_171,inst_vfifo_n_172,inst_vfifo_n_173,inst_vfifo_n_174,inst_vfifo_n_175,inst_vfifo_n_176}),
        .\m_axi_arid[0] ({m_axi_arid,m_axi_araddr,m_axi_arlen}),
        .m_axi_arready(m_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .\m_axi_awid[0] ({m_axi_awid,m_axi_awaddr,m_axi_awlen}),
        .m_axi_awready(m_axi_awready),
        .\m_axi_awsize[1] ({\^m_axi_awsize ,\^m_axi_awburst }),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_bready(m_axi_bready),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_rdata(m_axi_rdata),
        .m_axi_rready(m_axi_rready),
        .m_axi_rvalid(m_axi_rvalid),
        .\m_axi_wdata[63] ({m_axi_wdata,m_axi_wlast}),
        .m_axi_wready(m_axi_wready),
        .m_axi_wvalid(m_axi_wvalid),
        .m_axis_tlast({m_axis_tlast,m_axis_tid,m_axis_tuser,m_axis_tdest,m_axis_tkeep,m_axis_tdata}),
        .m_axis_tready(m_axis_tready),
        .m_axis_tvalid(m_axis_tvalid),
        .mem_init_done(\gvfifo_top/garb/mem_init_done ),
        .p_0_in0_out(\gvfifo_top/mctf_inst/p_0_in1_in ),
        .p_0_out({\argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_6_n_1 ,\argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5_n_4 ,\argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5_n_5 ,\argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5_n_2 ,\argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5_n_3 ,\argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5_n_0 ,\argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5_n_1 }),
        .pntr_rchd_end_addr1({inst_vfifo_n_178,inst_vfifo_n_179,inst_vfifo_n_180,inst_vfifo_n_181,inst_vfifo_n_182,inst_vfifo_n_183,inst_vfifo_n_184,inst_vfifo_n_185}),
        .pntr_roll_over_reg(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/pntr_roll_over_reg ),
        .pntr_roll_over_reg_12(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/pntr_roll_over_reg ),
        .pntr_roll_over_reg_13(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_roll_over_reg ),
        .pntr_roll_over_reg_14(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_roll_over_reg ),
        .pntr_roll_over_reg_15(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_roll_over_reg ),
        .pntr_roll_over_reg_16(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_roll_over_reg ),
        .ram_init_done_i(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/ram_init_done_i ),
        .ram_init_done_i_2(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/ram_init_done_i ),
        .ram_init_done_i_4(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_init_done_i ),
        .ram_init_done_i_5(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_init_done_i ),
        .ram_init_done_i_6(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_init_done_i ),
        .ram_init_done_i_7(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_init_done_i ),
        .rd_data_mm2s_gcnt(\gvfifo_top/garb/rd_data_mm2s_gcnt ),
        .\s_axis_tid[0] ({s_axis_tid,s_axis_tkeep,s_axis_tuser,s_axis_tlast,s_axis_tdata,s_axis_tdest}),
        .s_axis_tid_arb_i(\gvfifo_top/s_axis_tid_arb_i ),
        .s_axis_tready(s_axis_tready),
        .s_axis_tvalid(s_axis_tvalid),
        .s_axis_tvalid_wr_in_i(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/s_axis_tvalid_wr_in_i ),
        .s_axis_tvalid_wr_in_i_3(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/s_axis_tvalid_wr_in_i ),
        .sdp_rd_addr_in_i(\gvfifo_top/mcdf_inst/sdp_rd_addr_in_i ),
        .sdp_rd_addr_in_i_0(\gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_in_i ),
        .sdp_rd_addr_in_i_1(\gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_in_i ),
        .sdpo_int({\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i ,\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/m_axis_payload_wr_out_i [67:65]}),
        .tid_fifo_dout(\gvfifo_top/tid_fifo_dout ),
        .vfifo_idle(vfifo_idle),
        .\vfifo_mm2s_channel_empty[0] (vfifo_mm2s_channel_empty[0]),
        .\vfifo_mm2s_channel_empty[1] (vfifo_mm2s_channel_empty[1]),
        .vfifo_mm2s_channel_full(vfifo_mm2s_channel_full),
        .vfifo_s2mm_channel_full(vfifo_s2mm_channel_full),
        .we_ar_txn(\gvfifo_top/argen_inst/ar_txn_inst/we_ar_txn ),
        .we_arcnt(inst_vfifo_n_378),
        .we_bcnt(\gvfifo_top/argen_inst/ar_txn_inst/we_bcnt ),
        .we_int(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/we_int ),
        .we_int_10(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/we_int ),
        .we_int_11(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/we_int ),
        .we_int_8(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/we_int ),
        .we_int_9(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/we_int ),
        .wr_addr_arcnt(\gvfifo_top/argen_inst/ar_txn_inst/wr_addr_arcnt ),
        .wr_addr_bcnt(\gvfifo_top/argen_inst/ar_txn_inst/wr_addr_bcnt ),
        .wr_addr_int(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/wr_addr_int ));
  CARRY4 \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_4 
       (.CI(1'b0),
        .CO({\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_4_n_0 ,\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_4_n_1 ,\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_4_n_2 ,\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_2 }),
        .O({\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_4_n_4 ,\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_4_n_5 ,\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_4_n_6 ,\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_4_n_7 }),
        .S({ram_reg_0_1_0_5_i_5__7_n_0,ram_reg_0_1_0_5_i_6__5_n_0,ram_reg_0_1_0_5_i_7__2_n_0,ram_reg_0_1_0_5_i_8__1_n_0}));
  CARRY4 \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_17_i_7 
       (.CI(\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_8_n_0 ),
        .CO({\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_17_i_7_n_0 ,\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_17_i_7_n_1 ,\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_17_i_7_n_2 ,\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_17_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_17_i_7_n_4 ,\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_17_i_7_n_5 ,\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_17_i_7_n_6 ,\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_17_i_7_n_7 }),
        .S({ram_reg_0_1_12_17_i_8__0_n_0,ram_reg_0_1_12_17_i_9__0_n_0,ram_reg_0_1_12_17_i_10__0_n_0,ram_reg_0_1_12_17_i_11__0_n_0}));
  CARRY4 \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_7 
       (.CI(\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_17_i_7_n_0 ),
        .CO({\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_7_n_0 ,\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_7_n_1 ,\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_7_n_2 ,\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_7_n_4 ,\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_7_n_5 ,\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_7_n_6 ,\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_7_n_7 }),
        .S({ram_reg_0_1_18_23_i_9__0_n_0,ram_reg_0_1_18_23_i_10__0_n_0,ram_reg_0_1_18_23_i_11__0_n_0,ram_reg_0_1_18_23_i_12__0_n_0}));
  CARRY4 \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_8 
       (.CI(\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_7_n_0 ),
        .CO({\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_8_n_0 ,\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_8_n_1 ,\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_8_n_2 ,\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_8_n_4 ,\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_8_n_5 ,\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_8_n_6 ,\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_8_n_7 }),
        .S({ram_reg_0_1_18_23_i_13__0_n_0,ram_reg_0_1_18_23_i_14__0_n_0,ram_reg_0_1_18_23_i_15__0_n_0,ram_reg_0_1_18_23_i_16__0_n_0}));
  CARRY4 \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_24_29_i_8 
       (.CI(\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_18_23_i_8_n_0 ),
        .CO({\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_24_29_i_8_n_0 ,\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_24_29_i_8_n_1 ,\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_24_29_i_8_n_2 ,\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_24_29_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_24_29_i_8_n_4 ,\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_24_29_i_8_n_5 ,\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_24_29_i_8_n_6 ,\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_24_29_i_8_n_7 }),
        .S({ram_reg_0_1_24_29_i_9__0_n_0,ram_reg_0_1_24_29_i_10__0_n_0,ram_reg_0_1_24_29_i_11__0_n_0,ram_reg_0_1_24_29_i_12__0_n_0}));
  CARRY4 \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_30_31_i_3 
       (.CI(\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_24_29_i_8_n_0 ),
        .CO(\NLW_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_30_31_i_3_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_30_31_i_3_O_UNCONNECTED [3:1],\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_30_31_i_3_n_7 }),
        .S({1'b0,1'b0,1'b0,ram_reg_0_1_30_31_i_4__0_n_0}));
  CARRY4 \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7 
       (.CI(\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_4_n_0 ),
        .CO({\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_0 ,\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_1 ,\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_2 ,\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_4 ,\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_5 ,\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_6 ,\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_7 }),
        .S({ram_reg_0_1_6_11_i_9__4_n_0,ram_reg_0_1_6_11_i_10__4_n_0,ram_reg_0_1_6_11_i_11__4_n_0,ram_reg_0_1_6_11_i_12__0_n_0}));
  CARRY4 \mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_8 
       (.CI(\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_0 ),
        .CO({\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_8_n_0 ,\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_8_n_1 ,\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_8_n_2 ,\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_8_n_4 ,\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_8_n_5 ,\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_8_n_6 ,\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_8_n_7 }),
        .S({ram_reg_0_1_6_11_i_13__0_n_0,ram_reg_0_1_6_11_i_14__0_n_0,ram_reg_0_1_6_11_i_15__0_n_0,ram_reg_0_1_6_11_i_16__0_n_0}));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdp_rover_inst1/ram_reg_0_1_0_0 
       (.A0(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/wr_addr_int ),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_1_0_0_i_1__0_n_0),
        .DPO(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/pntr_roll_over_reg ),
        .DPRA0(\gvfifo_top/mcdf_inst/sdp_rd_addr_in_i ),
        .DPRA1(1'b0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(\NLW_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdp_rover_inst1/ram_reg_0_1_0_0_SPO_UNCONNECTED ),
        .WCLK(aclk),
        .WE(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/we_int ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0 
       (.A0(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/wr_addr_int ),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_1_0_0_i_1__0_n_0),
        .DPO(\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0_n_0 ),
        .DPRA0(\gvfifo_top/mcdf_inst/sdp_rd_addr_out_i ),
        .DPRA1(1'b0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(\NLW_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0_SPO_UNCONNECTED ),
        .WCLK(aclk),
        .WE(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/we_int ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/sdp_rd_addr_in_i }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/sdp_rd_addr_in_i }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/sdp_rd_addr_in_i }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/wr_addr_int }),
        .DIA({1'b0,1'b0}),
        .DIB({inst_vfifo_n_176,1'b0}),
        .DIC({inst_vfifo_n_174,inst_vfifo_n_175}),
        .DID({1'b0,1'b0}),
        .DOA({\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_0 ,\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_1 }),
        .DOB({\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_2 ,\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_3 }),
        .DOC({\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_4 ,\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_5 }),
        .DOD(\NLW_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/we_int ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/sdp_rd_addr_in_i }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/sdp_rd_addr_in_i }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/sdp_rd_addr_in_i }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/wr_addr_int }),
        .DIA({inst_vfifo_n_166,inst_vfifo_n_167}),
        .DIB({inst_vfifo_n_164,inst_vfifo_n_165}),
        .DIC({inst_vfifo_n_162,inst_vfifo_n_163}),
        .DID({1'b0,1'b0}),
        .DOA({\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17_n_0 ,\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17_n_1 }),
        .DOB({\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17_n_2 ,\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17_n_3 }),
        .DOC({\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17_n_4 ,\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17_n_5 }),
        .DOD(\NLW_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/we_int ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/sdp_rd_addr_in_i }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/sdp_rd_addr_in_i }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/sdp_rd_addr_in_i }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/wr_addr_int }),
        .DIA({inst_vfifo_n_160,inst_vfifo_n_161}),
        .DIB({inst_vfifo_n_158,inst_vfifo_n_159}),
        .DIC({inst_vfifo_n_156,inst_vfifo_n_157}),
        .DID({1'b0,1'b0}),
        .DOA({\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23_n_0 ,\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23_n_1 }),
        .DOB({\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23_n_2 ,\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23_n_3 }),
        .DOC({\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23_n_4 ,\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23_n_5 }),
        .DOD(\NLW_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/we_int ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/sdp_rd_addr_in_i }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/sdp_rd_addr_in_i }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/sdp_rd_addr_in_i }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/wr_addr_int }),
        .DIA({inst_vfifo_n_154,inst_vfifo_n_155}),
        .DIB({inst_vfifo_n_152,inst_vfifo_n_153}),
        .DIC({inst_vfifo_n_150,inst_vfifo_n_151}),
        .DID({1'b0,1'b0}),
        .DOA({\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29_n_0 ,\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29_n_1 }),
        .DOB({\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29_n_2 ,\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29_n_3 }),
        .DOC({\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29_n_4 ,\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29_n_5 }),
        .DOD(\NLW_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/we_int ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_30_31 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/sdp_rd_addr_in_i }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/sdp_rd_addr_in_i }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/sdp_rd_addr_in_i }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/wr_addr_int }),
        .DIA({ram_reg_0_1_30_31_i_1__0_n_0,inst_vfifo_n_149}),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA({\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_30_31_n_0 ,\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_30_31_n_1 }),
        .DOB(\NLW_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_30_31_DOB_UNCONNECTED [1:0]),
        .DOC(\NLW_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_30_31_DOC_UNCONNECTED [1:0]),
        .DOD(\NLW_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_30_31_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/we_int ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/sdp_rd_addr_in_i }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/sdp_rd_addr_in_i }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/sdp_rd_addr_in_i }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/wr_addr_int }),
        .DIA({inst_vfifo_n_172,inst_vfifo_n_173}),
        .DIB({inst_vfifo_n_170,inst_vfifo_n_171}),
        .DIC({inst_vfifo_n_168,inst_vfifo_n_169}),
        .DID({1'b0,1'b0}),
        .DOA({\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_0 ,\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_1 }),
        .DOB({\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_2 ,\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_3 }),
        .DOC({\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_4 ,\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_5 }),
        .DOD(\NLW_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/we_int ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_17 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/sdp_rd_addr_out_i }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/sdp_rd_addr_out_i }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/sdp_rd_addr_out_i }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/wr_addr_int }),
        .DIA({inst_vfifo_n_166,inst_vfifo_n_167}),
        .DIB({inst_vfifo_n_164,inst_vfifo_n_165}),
        .DIC({inst_vfifo_n_162,inst_vfifo_n_163}),
        .DID({1'b0,1'b0}),
        .DOA({\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_17_n_0 ,\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_17_n_1 }),
        .DOB({\gvfifo_top/mcdf_inst/rd_pntr_pf [0],\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_17_n_3 }),
        .DOC(\gvfifo_top/mcdf_inst/rd_pntr_pf [2:1]),
        .DOD(\NLW_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_17_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/we_int ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_18_23 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/sdp_rd_addr_out_i }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/sdp_rd_addr_out_i }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/sdp_rd_addr_out_i }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/wr_addr_int }),
        .DIA({inst_vfifo_n_160,inst_vfifo_n_161}),
        .DIB({inst_vfifo_n_158,inst_vfifo_n_159}),
        .DIC({inst_vfifo_n_156,inst_vfifo_n_157}),
        .DID({1'b0,1'b0}),
        .DOA(\gvfifo_top/mcdf_inst/rd_pntr_pf [4:3]),
        .DOB(\gvfifo_top/mcdf_inst/rd_pntr_pf [6:5]),
        .DOC(\gvfifo_top/mcdf_inst/rd_pntr_pf [8:7]),
        .DOD(\NLW_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_18_23_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/we_int ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_24_29 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/sdp_rd_addr_out_i }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/sdp_rd_addr_out_i }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/sdp_rd_addr_out_i }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/wr_addr_int }),
        .DIA({inst_vfifo_n_154,inst_vfifo_n_155}),
        .DIB({inst_vfifo_n_152,inst_vfifo_n_153}),
        .DIC({inst_vfifo_n_150,inst_vfifo_n_151}),
        .DID({1'b0,1'b0}),
        .DOA(\gvfifo_top/mcdf_inst/rd_pntr_pf [10:9]),
        .DOB(\gvfifo_top/mcdf_inst/rd_pntr_pf [12:11]),
        .DOC({\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_24_29_n_4 ,\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_24_29_n_5 }),
        .DOD(\NLW_mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_24_29_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/we_int ));
  CARRY4 \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_6 
       (.CI(1'b0),
        .CO({\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_6_n_0 ,\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_6_n_1 ,\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_6_n_2 ,\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [3]}),
        .O({\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_6_n_4 ,\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_6_n_5 ,\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_6_n_6 ,\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_6_n_7 }),
        .S({ram_reg_0_1_0_5_i_7__1_n_0,ram_reg_0_1_0_5_i_8__2_n_0,ram_reg_0_1_0_5_i_9__3_n_0,ram_reg_0_1_0_5_i_10_n_0}));
  CARRY4 \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_17_i_7 
       (.CI(\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_8_n_0 ),
        .CO({\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_17_i_7_n_0 ,\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_17_i_7_n_1 ,\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_17_i_7_n_2 ,\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_17_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_17_i_7_n_4 ,\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_17_i_7_n_5 ,\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_17_i_7_n_6 ,\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_17_i_7_n_7 }),
        .S({ram_reg_0_1_12_17_i_8_n_0,ram_reg_0_1_12_17_i_9_n_0,ram_reg_0_1_12_17_i_10_n_0,ram_reg_0_1_12_17_i_11_n_0}));
  CARRY4 \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_7 
       (.CI(\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_17_i_7_n_0 ),
        .CO({\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_7_n_0 ,\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_7_n_1 ,\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_7_n_2 ,\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_7_n_4 ,\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_7_n_5 ,\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_7_n_6 ,\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_7_n_7 }),
        .S({ram_reg_0_1_18_23_i_9_n_0,ram_reg_0_1_18_23_i_10_n_0,ram_reg_0_1_18_23_i_11_n_0,ram_reg_0_1_18_23_i_12_n_0}));
  CARRY4 \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_8 
       (.CI(\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_7_n_0 ),
        .CO({\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_8_n_0 ,\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_8_n_1 ,\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_8_n_2 ,\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_8_n_4 ,\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_8_n_5 ,\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_8_n_6 ,\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_8_n_7 }),
        .S({ram_reg_0_1_18_23_i_13_n_0,ram_reg_0_1_18_23_i_14_n_0,ram_reg_0_1_18_23_i_15_n_0,ram_reg_0_1_18_23_i_16_n_0}));
  CARRY4 \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_24_29_i_8 
       (.CI(\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_18_23_i_8_n_0 ),
        .CO({\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_24_29_i_8_n_0 ,\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_24_29_i_8_n_1 ,\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_24_29_i_8_n_2 ,\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_24_29_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_24_29_i_8_n_4 ,\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_24_29_i_8_n_5 ,\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_24_29_i_8_n_6 ,\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_24_29_i_8_n_7 }),
        .S({ram_reg_0_1_24_29_i_9_n_0,ram_reg_0_1_24_29_i_10_n_0,ram_reg_0_1_24_29_i_11_n_0,ram_reg_0_1_24_29_i_12_n_0}));
  CARRY4 \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_30_31_i_3 
       (.CI(\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_24_29_i_8_n_0 ),
        .CO(\NLW_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_30_31_i_3_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_30_31_i_3_O_UNCONNECTED [3:1],\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_30_31_i_3_n_7 }),
        .S({1'b0,1'b0,1'b0,ram_reg_0_1_30_31_i_4_n_0}));
  CARRY4 \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7 
       (.CI(\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_6_n_0 ),
        .CO({\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7_n_0 ,\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7_n_1 ,\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7_n_2 ,\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7_n_4 ,\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7_n_5 ,\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7_n_6 ,\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7_n_7 }),
        .S({ram_reg_0_1_6_11_i_9__3_n_0,ram_reg_0_1_6_11_i_10__3_n_0,ram_reg_0_1_6_11_i_11__3_n_0,ram_reg_0_1_6_11_i_12_n_0}));
  CARRY4 \mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_8 
       (.CI(\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7_n_0 ),
        .CO({\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_8_n_0 ,\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_8_n_1 ,\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_8_n_2 ,\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_8_n_4 ,\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_8_n_5 ,\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_8_n_6 ,\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_8_n_7 }),
        .S({ram_reg_0_1_6_11_i_13_n_0,ram_reg_0_1_6_11_i_14_n_0,ram_reg_0_1_6_11_i_15_n_0,ram_reg_0_1_6_11_i_16_n_0}));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdp_rover_inst1/ram_reg_0_1_0_0 
       (.A0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/wr_addr_int ),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_1_0_0_i_1_n_0),
        .DPO(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/pntr_roll_over_reg ),
        .DPRA0(\gvfifo_top/mcdf_inst/sdp_rd_addr_out_i ),
        .DPRA1(1'b0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(\NLW_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdp_rover_inst1/ram_reg_0_1_0_0_SPO_UNCONNECTED ),
        .WCLK(aclk),
        .WE(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/we_int ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0 
       (.A0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/wr_addr_int ),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_1_0_0_i_1_n_0),
        .DPO(\mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0_n_0 ),
        .DPRA0(\gvfifo_top/mcdf_inst/sdp_rd_addr_in_i ),
        .DPRA1(1'b0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(\NLW_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0_SPO_UNCONNECTED ),
        .WCLK(aclk),
        .WE(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/we_int ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/sdp_rd_addr_out_i }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/sdp_rd_addr_out_i }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/sdp_rd_addr_out_i }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/wr_addr_int }),
        .DIA({1'b0,1'b0}),
        .DIB({inst_vfifo_n_147,1'b0}),
        .DIC({inst_vfifo_n_145,inst_vfifo_n_146}),
        .DID({1'b0,1'b0}),
        .DOA(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/m_axis_payload_wr_out_i [66:65]),
        .DOB({\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [3],\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/m_axis_payload_wr_out_i [67]}),
        .DOC(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [5:4]),
        .DOD(\NLW_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/we_int ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/sdp_rd_addr_out_i }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/sdp_rd_addr_out_i }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/sdp_rd_addr_out_i }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/wr_addr_int }),
        .DIA({inst_vfifo_n_137,inst_vfifo_n_138}),
        .DIB({inst_vfifo_n_135,inst_vfifo_n_136}),
        .DIC({inst_vfifo_n_133,inst_vfifo_n_134}),
        .DID({1'b0,1'b0}),
        .DOA(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [13:12]),
        .DOB(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [15:14]),
        .DOC(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [17:16]),
        .DOD(\NLW_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/we_int ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/sdp_rd_addr_out_i }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/sdp_rd_addr_out_i }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/sdp_rd_addr_out_i }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/wr_addr_int }),
        .DIA({inst_vfifo_n_131,inst_vfifo_n_132}),
        .DIB({inst_vfifo_n_129,inst_vfifo_n_130}),
        .DIC({inst_vfifo_n_127,inst_vfifo_n_128}),
        .DID({1'b0,1'b0}),
        .DOA(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [19:18]),
        .DOB(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [21:20]),
        .DOC(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [23:22]),
        .DOD(\NLW_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/we_int ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/sdp_rd_addr_out_i }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/sdp_rd_addr_out_i }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/sdp_rd_addr_out_i }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/wr_addr_int }),
        .DIA({inst_vfifo_n_125,\gvfifo_top/mcdf_inst/WR_DATA }),
        .DIB({inst_vfifo_n_123,inst_vfifo_n_124}),
        .DIC({inst_vfifo_n_121,inst_vfifo_n_122}),
        .DID({1'b0,1'b0}),
        .DOA(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [25:24]),
        .DOB(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [27:26]),
        .DOC(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [29:28]),
        .DOD(\NLW_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/we_int ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_30_31 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/sdp_rd_addr_out_i }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/sdp_rd_addr_out_i }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/sdp_rd_addr_out_i }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/wr_addr_int }),
        .DIA({ram_reg_0_1_30_31_i_1_n_0,inst_vfifo_n_120}),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [31:30]),
        .DOB(\NLW_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_30_31_DOB_UNCONNECTED [1:0]),
        .DOC(\NLW_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_30_31_DOC_UNCONNECTED [1:0]),
        .DOD(\NLW_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_30_31_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/we_int ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/sdp_rd_addr_out_i }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/sdp_rd_addr_out_i }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/sdp_rd_addr_out_i }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/wr_addr_int }),
        .DIA({inst_vfifo_n_143,inst_vfifo_n_144}),
        .DIB({inst_vfifo_n_141,inst_vfifo_n_142}),
        .DIC({inst_vfifo_n_139,inst_vfifo_n_140}),
        .DID({1'b0,1'b0}),
        .DOA(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [7:6]),
        .DOB(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [9:8]),
        .DOC(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [11:10]),
        .DOD(\NLW_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/we_int ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/sdp_rd_addr_in_i }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/sdp_rd_addr_in_i }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/sdp_rd_addr_in_i }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/wr_addr_int }),
        .DIA({1'b0,1'b0}),
        .DIB({inst_vfifo_n_147,1'b0}),
        .DIC({inst_vfifo_n_145,inst_vfifo_n_146}),
        .DID({1'b0,1'b0}),
        .DOA({\mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_0 ,\mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_1 }),
        .DOB({\mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_2 ,\mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_3 }),
        .DOC({\mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_4 ,\mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_5 }),
        .DOD(\NLW_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/we_int ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_17 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/sdp_rd_addr_in_i }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/sdp_rd_addr_in_i }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/sdp_rd_addr_in_i }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/wr_addr_int }),
        .DIA({inst_vfifo_n_137,inst_vfifo_n_138}),
        .DIB({inst_vfifo_n_135,inst_vfifo_n_136}),
        .DIC({inst_vfifo_n_133,inst_vfifo_n_134}),
        .DID({1'b0,1'b0}),
        .DOA({\mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_17_n_0 ,\mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_17_n_1 }),
        .DOB({\mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_17_n_2 ,\mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_17_n_3 }),
        .DOC({\mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_17_n_4 ,\mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_17_n_5 }),
        .DOD(\NLW_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_17_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/we_int ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_18_23 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/sdp_rd_addr_in_i }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/sdp_rd_addr_in_i }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/sdp_rd_addr_in_i }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/wr_addr_int }),
        .DIA({inst_vfifo_n_131,inst_vfifo_n_132}),
        .DIB({inst_vfifo_n_129,inst_vfifo_n_130}),
        .DIC({inst_vfifo_n_127,inst_vfifo_n_128}),
        .DID({1'b0,1'b0}),
        .DOA({\mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_18_23_n_0 ,\mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_18_23_n_1 }),
        .DOB({\mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_18_23_n_2 ,\mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_18_23_n_3 }),
        .DOC({\mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_18_23_n_4 ,\mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_18_23_n_5 }),
        .DOD(\NLW_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_18_23_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/we_int ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_24_29 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/sdp_rd_addr_in_i }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/sdp_rd_addr_in_i }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/sdp_rd_addr_in_i }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/wr_addr_int }),
        .DIA({inst_vfifo_n_125,\gvfifo_top/mcdf_inst/WR_DATA }),
        .DIB({inst_vfifo_n_123,inst_vfifo_n_124}),
        .DIC({inst_vfifo_n_121,inst_vfifo_n_122}),
        .DID({1'b0,1'b0}),
        .DOA({\mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_24_29_n_0 ,\mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_24_29_n_1 }),
        .DOB({\mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_24_29_n_2 ,\mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_24_29_n_3 }),
        .DOC({\mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_24_29_n_4 ,\mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_24_29_n_5 }),
        .DOD(\NLW_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_24_29_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/we_int ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_30_31 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/sdp_rd_addr_in_i }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/sdp_rd_addr_in_i }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/sdp_rd_addr_in_i }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/wr_addr_int }),
        .DIA({ram_reg_0_1_30_31_i_1_n_0,inst_vfifo_n_120}),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA({\mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_30_31_n_0 ,\mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_30_31_n_1 }),
        .DOB(\NLW_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_30_31_DOB_UNCONNECTED [1:0]),
        .DOC(\NLW_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_30_31_DOC_UNCONNECTED [1:0]),
        .DOD(\NLW_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_30_31_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/we_int ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/sdp_rd_addr_in_i }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/sdp_rd_addr_in_i }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/sdp_rd_addr_in_i }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/wr_addr_int }),
        .DIA({inst_vfifo_n_143,inst_vfifo_n_144}),
        .DIB({inst_vfifo_n_141,inst_vfifo_n_142}),
        .DIC({inst_vfifo_n_139,inst_vfifo_n_140}),
        .DID({1'b0,1'b0}),
        .DOA({\mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_0 ,\mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_1 }),
        .DOB({\mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_2 ,\mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_3 }),
        .DOC({\mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_4 ,\mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_5 }),
        .DOD(\NLW_mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/sdpram_top_inst/we_int ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7 
       (.CI(1'b0),
        .CO({\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7_n_0 ,\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7_n_1 ,\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7_n_2 ,\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,ram_reg_0_1_0_5_i_9__2_n_0}),
        .O({\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7_n_4 ,\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7_n_5 ,\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7_n_6 ,\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7_n_7 }),
        .S({ram_reg_0_1_0_5_i_10__3_n_0,ram_reg_0_1_0_5_i_11__2_n_0,ram_reg_0_1_0_5_i_12__2_n_0,ram_reg_0_1_0_5_i_13__2_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8 
       (.CI(\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7_n_0 ),
        .CO({\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8_n_0 ,\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8_n_1 ,\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8_n_2 ,\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8_n_4 ,\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8_n_5 ,\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8_n_6 ,\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8_n_7 }),
        .S({ram_reg_0_1_0_5_i_14__3_n_0,ram_reg_0_1_0_5_i_15__2_n_0,ram_reg_0_1_0_5_i_16__2_n_0,ram_reg_0_1_0_5_i_17__2_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5 
       (.CI(\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_0 ),
        .CO({\NLW_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5_CO_UNCONNECTED [3],\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5_n_1 ,\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5_n_2 ,\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5_n_4 ,\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5_n_5 ,\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5_n_6 ,\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5_n_7 }),
        .S({inst_vfifo_n_270,ram_reg_0_1_12_15_i_8__2_n_0,ram_reg_0_1_12_15_i_9__2_n_0,ram_reg_0_1_12_15_i_10__2_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7 
       (.CI(\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8_n_0 ),
        .CO({\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_0 ,\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_1 ,\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_2 ,\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_4 ,\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_5 ,\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_6 ,\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_7 }),
        .S({ram_reg_0_1_6_11_i_8__2_n_0,ram_reg_0_1_6_11_i_9__2_n_0,ram_reg_0_1_6_11_i_10__2_n_0,ram_reg_0_1_6_11_i_11__2_n_0}));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdp_rover_inst1/ram_reg_0_1_0_0 
       (.A0(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/wr_addr_int ),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_1_0_0_i_1__4_n_0),
        .DPO(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_roll_over_reg ),
        .DPRA0(\gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_in_i ),
        .DPRA1(1'b0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(\NLW_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdp_rover_inst1/ram_reg_0_1_0_0_SPO_UNCONNECTED ),
        .WCLK(aclk),
        .WE(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/we_int ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0 
       (.A0(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/wr_addr_int ),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_1_0_0_i_1__4_n_0),
        .DPO(\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0_n_0 ),
        .DPRA0(\gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_out_i ),
        .DPRA1(1'b0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(\NLW_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0_SPO_UNCONNECTED ),
        .WCLK(aclk),
        .WE(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/we_int ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_in_i }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_in_i }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_in_i }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/wr_addr_int }),
        .DIA({inst_vfifo_n_268,inst_vfifo_n_269}),
        .DIB({inst_vfifo_n_266,inst_vfifo_n_267}),
        .DIC({inst_vfifo_n_264,inst_vfifo_n_265}),
        .DID({1'b0,1'b0}),
        .DOA({\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_0 ,\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_1 }),
        .DOB({\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_2 ,\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_3 }),
        .DOC({\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_4 ,\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_5 }),
        .DOD(\NLW_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/we_int ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_in_i }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_in_i }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_in_i }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/wr_addr_int }),
        .DIA({inst_vfifo_n_256,inst_vfifo_n_257}),
        .DIB({inst_vfifo_n_254,inst_vfifo_n_255}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA({\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_n_0 ,\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_n_1 }),
        .DOB({\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_n_2 ,\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_n_3 }),
        .DOC(\NLW_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_DOC_UNCONNECTED [1:0]),
        .DOD(\NLW_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/we_int ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_in_i }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_in_i }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_in_i }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/wr_addr_int }),
        .DIA({inst_vfifo_n_262,inst_vfifo_n_263}),
        .DIB({inst_vfifo_n_260,inst_vfifo_n_261}),
        .DIC({inst_vfifo_n_258,inst_vfifo_n_259}),
        .DID({1'b0,1'b0}),
        .DOA({\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_0 ,\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_1 }),
        .DOB({\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_2 ,\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_3 }),
        .DOC({\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_4 ,\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_5 }),
        .DOD(\NLW_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/we_int ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_out_i }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_out_i }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_out_i }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/wr_addr_int }),
        .DIA({inst_vfifo_n_268,inst_vfifo_n_269}),
        .DIB({inst_vfifo_n_266,inst_vfifo_n_267}),
        .DIC({inst_vfifo_n_264,inst_vfifo_n_265}),
        .DID({1'b0,1'b0}),
        .DOA({\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_0 ,\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_1 }),
        .DOB({\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_2 ,\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_3 }),
        .DOC({\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_4 ,\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_5 }),
        .DOD(\NLW_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/we_int ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_out_i }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_out_i }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_out_i }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/wr_addr_int }),
        .DIA({inst_vfifo_n_256,inst_vfifo_n_257}),
        .DIB({inst_vfifo_n_254,inst_vfifo_n_255}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA({\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_n_0 ,\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_n_1 }),
        .DOB({\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_n_2 ,\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_n_3 }),
        .DOC(\NLW_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_DOC_UNCONNECTED [1:0]),
        .DOD(\NLW_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/we_int ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_out_i }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_out_i }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_out_i }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/wr_addr_int }),
        .DIA({inst_vfifo_n_262,inst_vfifo_n_263}),
        .DIB({inst_vfifo_n_260,inst_vfifo_n_261}),
        .DIC({inst_vfifo_n_258,inst_vfifo_n_259}),
        .DID({1'b0,1'b0}),
        .DOA({\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_0 ,\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_1 }),
        .DOB({\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_2 ,\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_3 }),
        .DOC({\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_4 ,\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_5 }),
        .DOD(\NLW_mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/we_int ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_7 
       (.CI(1'b0),
        .CO({\mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_7_n_0 ,\mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_7_n_1 ,\mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_7_n_2 ,\mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,ram_reg_0_1_0_5_i_9__1_n_0}),
        .O(\gvfifo_top/mcpf_inst/p_0_in1_in [3:0]),
        .S({ram_reg_0_1_0_5_i_10__2_n_0,ram_reg_0_1_0_5_i_11__1_n_0,ram_reg_0_1_0_5_i_12__1_n_0,ram_reg_0_1_0_5_i_13__1_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_8 
       (.CI(\mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_7_n_0 ),
        .CO({\mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_8_n_0 ,\mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_8_n_1 ,\mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_8_n_2 ,\mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\gvfifo_top/mcpf_inst/p_0_in1_in [7:4]),
        .S({ram_reg_0_1_0_5_i_14__2_n_0,ram_reg_0_1_0_5_i_15__1_n_0,ram_reg_0_1_0_5_i_16__1_n_0,ram_reg_0_1_0_5_i_17__1_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_15_i_5 
       (.CI(\mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7_n_0 ),
        .CO({\NLW_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_15_i_5_CO_UNCONNECTED [3],\mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_15_i_5_n_1 ,\mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_15_i_5_n_2 ,\mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_15_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\gvfifo_top/mcpf_inst/p_0_in1_in [15:12]),
        .S({inst_vfifo_n_248,ram_reg_0_1_12_15_i_8__1_n_0,ram_reg_0_1_12_15_i_9__1_n_0,ram_reg_0_1_12_15_i_10__1_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7 
       (.CI(\mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_8_n_0 ),
        .CO({\mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7_n_0 ,\mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7_n_1 ,\mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7_n_2 ,\mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\gvfifo_top/mcpf_inst/p_0_in1_in [11:8]),
        .S({ram_reg_0_1_6_11_i_8__1_n_0,ram_reg_0_1_6_11_i_9__1_n_0,ram_reg_0_1_6_11_i_10__1_n_0,ram_reg_0_1_6_11_i_11__1_n_0}));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdp_rover_inst1/ram_reg_0_1_0_0 
       (.A0(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/wr_addr_int ),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_1_0_0_i_1__3_n_0),
        .DPO(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_roll_over_reg ),
        .DPRA0(\gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_out_i ),
        .DPRA1(1'b0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(\NLW_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdp_rover_inst1/ram_reg_0_1_0_0_SPO_UNCONNECTED ),
        .WCLK(aclk),
        .WE(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/we_int ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0 
       (.A0(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/wr_addr_int ),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_1_0_0_i_1__3_n_0),
        .DPO(\mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0_n_0 ),
        .DPRA0(\gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_in_i ),
        .DPRA1(1'b0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(\NLW_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0_SPO_UNCONNECTED ),
        .WCLK(aclk),
        .WE(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/we_int ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_out_i }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_out_i }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_out_i }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/wr_addr_int }),
        .DIA({inst_vfifo_n_246,inst_vfifo_n_247}),
        .DIB({inst_vfifo_n_244,inst_vfifo_n_245}),
        .DIC({inst_vfifo_n_242,inst_vfifo_n_243}),
        .DID({1'b0,1'b0}),
        .DOA(\gvfifo_top/mcpf_inst/S_PAYLOAD_DATA [14:13]),
        .DOB(\gvfifo_top/mcpf_inst/S_PAYLOAD_DATA [16:15]),
        .DOC(\gvfifo_top/mcpf_inst/S_PAYLOAD_DATA [18:17]),
        .DOD(\NLW_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/we_int ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_out_i }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_out_i }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_out_i }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/wr_addr_int }),
        .DIA({inst_vfifo_n_234,inst_vfifo_n_235}),
        .DIB({\gvfifo_top/mcpf_inst/WR_DATA ,inst_vfifo_n_233}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(\gvfifo_top/mcpf_inst/S_PAYLOAD_DATA [26:25]),
        .DOB(\gvfifo_top/mcpf_inst/S_PAYLOAD_DATA [28:27]),
        .DOC(\NLW_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_DOC_UNCONNECTED [1:0]),
        .DOD(\NLW_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/we_int ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_out_i }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_out_i }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_out_i }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/wr_addr_int }),
        .DIA({inst_vfifo_n_240,inst_vfifo_n_241}),
        .DIB({inst_vfifo_n_238,inst_vfifo_n_239}),
        .DIC({inst_vfifo_n_236,inst_vfifo_n_237}),
        .DID({1'b0,1'b0}),
        .DOA(\gvfifo_top/mcpf_inst/S_PAYLOAD_DATA [20:19]),
        .DOB(\gvfifo_top/mcpf_inst/S_PAYLOAD_DATA [22:21]),
        .DOC(\gvfifo_top/mcpf_inst/S_PAYLOAD_DATA [24:23]),
        .DOD(\NLW_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/we_int ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_in_i }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_in_i }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_in_i }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/wr_addr_int }),
        .DIA({inst_vfifo_n_246,inst_vfifo_n_247}),
        .DIB({inst_vfifo_n_244,inst_vfifo_n_245}),
        .DIC({inst_vfifo_n_242,inst_vfifo_n_243}),
        .DID({1'b0,1'b0}),
        .DOA({\mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_0 ,\mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_1 }),
        .DOB({\mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_2 ,\mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_3 }),
        .DOC({\mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_4 ,\mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_5 }),
        .DOD(\NLW_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/we_int ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_in_i }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_in_i }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_in_i }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/wr_addr_int }),
        .DIA({inst_vfifo_n_234,inst_vfifo_n_235}),
        .DIB({\gvfifo_top/mcpf_inst/WR_DATA ,inst_vfifo_n_233}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA({\mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_n_0 ,\mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_n_1 }),
        .DOB({\mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_n_2 ,\mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_n_3 }),
        .DOC(\NLW_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_DOC_UNCONNECTED [1:0]),
        .DOD(\NLW_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/we_int ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_in_i }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_in_i }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcpf_inst/mcf_inst/sdp_rd_addr_in_i }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/wr_addr_int }),
        .DIA({inst_vfifo_n_240,inst_vfifo_n_241}),
        .DIB({inst_vfifo_n_238,inst_vfifo_n_239}),
        .DIC({inst_vfifo_n_236,inst_vfifo_n_237}),
        .DID({1'b0,1'b0}),
        .DOA({\mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_0 ,\mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_1 }),
        .DOB({\mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_2 ,\mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_3 }),
        .DOC({\mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_4 ,\mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_5 }),
        .DOD(\NLW_mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/we_int ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7 
       (.CI(1'b0),
        .CO({\mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7_n_0 ,\mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7_n_1 ,\mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7_n_2 ,\mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,ram_reg_0_1_0_5_i_9__0_n_0}),
        .O({\mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7_n_4 ,\mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7_n_5 ,\mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7_n_6 ,\mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7_n_7 }),
        .S({ram_reg_0_1_0_5_i_10__1_n_0,ram_reg_0_1_0_5_i_11__0_n_0,ram_reg_0_1_0_5_i_12__0_n_0,ram_reg_0_1_0_5_i_13__0_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8 
       (.CI(\mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_7_n_0 ),
        .CO({\mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8_n_0 ,\mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8_n_1 ,\mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8_n_2 ,\mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8_n_4 ,\mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8_n_5 ,\mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8_n_6 ,\mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8_n_7 }),
        .S({ram_reg_0_1_0_5_i_14__1_n_0,ram_reg_0_1_0_5_i_15__0_n_0,ram_reg_0_1_0_5_i_16__0_n_0,ram_reg_0_1_0_5_i_17__0_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5 
       (.CI(\mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_0 ),
        .CO({\NLW_mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5_CO_UNCONNECTED [3],\mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5_n_1 ,\mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5_n_2 ,\mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5_n_4 ,\mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5_n_5 ,\mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5_n_6 ,\mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_12_15_i_5_n_7 }),
        .S({inst_vfifo_n_224,ram_reg_0_1_12_15_i_8__0_n_0,ram_reg_0_1_12_15_i_9__0_n_0,ram_reg_0_1_12_15_i_10__0_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7 
       (.CI(\mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_0_5_i_8_n_0 ),
        .CO({\mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_0 ,\mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_1 ,\mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_2 ,\mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_4 ,\mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_5 ,\mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_6 ,\mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_reg_0_1_6_11_i_7_n_7 }),
        .S({ram_reg_0_1_6_11_i_8__0_n_0,ram_reg_0_1_6_11_i_9__0_n_0,ram_reg_0_1_6_11_i_10__0_n_0,ram_reg_0_1_6_11_i_11__0_n_0}));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdp_rover_inst1/ram_reg_0_1_0_0 
       (.A0(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/wr_addr_int ),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_1_0_0_i_1__2_n_0),
        .DPO(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_roll_over_reg ),
        .DPRA0(\gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_in_i ),
        .DPRA1(1'b0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(\NLW_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdp_rover_inst1/ram_reg_0_1_0_0_SPO_UNCONNECTED ),
        .WCLK(aclk),
        .WE(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/we_int ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0 
       (.A0(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/wr_addr_int ),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_1_0_0_i_1__2_n_0),
        .DPO(\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0_n_0 ),
        .DPRA0(\gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_out_i ),
        .DPRA1(1'b0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(\NLW_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0_SPO_UNCONNECTED ),
        .WCLK(aclk),
        .WE(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/we_int ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_in_i }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_in_i }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_in_i }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/wr_addr_int }),
        .DIA({inst_vfifo_n_222,inst_vfifo_n_223}),
        .DIB({inst_vfifo_n_220,inst_vfifo_n_221}),
        .DIC({inst_vfifo_n_218,inst_vfifo_n_219}),
        .DID({1'b0,1'b0}),
        .DOA({\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_0 ,\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_1 }),
        .DOB({\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_2 ,\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_3 }),
        .DOC({\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_4 ,\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_5 }),
        .DOD(\NLW_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/we_int ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_in_i }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_in_i }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_in_i }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/wr_addr_int }),
        .DIA({inst_vfifo_n_210,inst_vfifo_n_211}),
        .DIB({inst_vfifo_n_208,inst_vfifo_n_209}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA({\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_n_0 ,\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_n_1 }),
        .DOB({\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_n_2 ,\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_n_3 }),
        .DOC(\NLW_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_DOC_UNCONNECTED [1:0]),
        .DOD(\NLW_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/we_int ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_in_i }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_in_i }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_in_i }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/wr_addr_int }),
        .DIA({inst_vfifo_n_216,inst_vfifo_n_217}),
        .DIB({inst_vfifo_n_214,inst_vfifo_n_215}),
        .DIC({inst_vfifo_n_212,inst_vfifo_n_213}),
        .DID({1'b0,1'b0}),
        .DOA({\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_0 ,\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_1 }),
        .DOB({\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_2 ,\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_3 }),
        .DOC({\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_4 ,\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_5 }),
        .DOD(\NLW_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/we_int ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_out_i }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_out_i }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_out_i }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/wr_addr_int }),
        .DIA({inst_vfifo_n_222,inst_vfifo_n_223}),
        .DIB({inst_vfifo_n_220,inst_vfifo_n_221}),
        .DIC({inst_vfifo_n_218,inst_vfifo_n_219}),
        .DID({1'b0,1'b0}),
        .DOA({\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_0 ,\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_1 }),
        .DOB({\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_2 ,\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_3 }),
        .DOC({\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_4 ,\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_5 }),
        .DOD(\NLW_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/we_int ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_out_i }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_out_i }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_out_i }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/wr_addr_int }),
        .DIA({inst_vfifo_n_210,inst_vfifo_n_211}),
        .DIB({inst_vfifo_n_208,inst_vfifo_n_209}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA({\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_n_0 ,\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_n_1 }),
        .DOB({\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_n_2 ,\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_n_3 }),
        .DOC(\NLW_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_DOC_UNCONNECTED [1:0]),
        .DOD(\NLW_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/we_int ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_out_i }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_out_i }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_out_i }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/wr_addr_int }),
        .DIA({inst_vfifo_n_216,inst_vfifo_n_217}),
        .DIB({inst_vfifo_n_214,inst_vfifo_n_215}),
        .DIC({inst_vfifo_n_212,inst_vfifo_n_213}),
        .DID({1'b0,1'b0}),
        .DOA({\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_0 ,\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_1 }),
        .DOB({\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_2 ,\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_3 }),
        .DOC({\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_4 ,\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_5 }),
        .DOD(\NLW_mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/we_int ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_7 
       (.CI(1'b0),
        .CO({\mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_7_n_0 ,\mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_7_n_1 ,\mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_7_n_2 ,\mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,ram_reg_0_1_0_5_i_9_n_0}),
        .O(\gvfifo_top/mctf_inst/p_0_in1_in [3:0]),
        .S({ram_reg_0_1_0_5_i_10__0_n_0,ram_reg_0_1_0_5_i_11_n_0,ram_reg_0_1_0_5_i_12_n_0,ram_reg_0_1_0_5_i_13_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_8 
       (.CI(\mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_7_n_0 ),
        .CO({\mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_8_n_0 ,\mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_8_n_1 ,\mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_8_n_2 ,\mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\gvfifo_top/mctf_inst/p_0_in1_in [7:4]),
        .S({ram_reg_0_1_0_5_i_14__0_n_0,ram_reg_0_1_0_5_i_15_n_0,ram_reg_0_1_0_5_i_16_n_0,ram_reg_0_1_0_5_i_17_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_15_i_5 
       (.CI(\mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7_n_0 ),
        .CO({\NLW_mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_15_i_5_CO_UNCONNECTED [3],\mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_15_i_5_n_1 ,\mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_15_i_5_n_2 ,\mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_12_15_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\gvfifo_top/mctf_inst/p_0_in1_in [15:12]),
        .S({inst_vfifo_n_204,ram_reg_0_1_12_15_i_8_n_0,ram_reg_0_1_12_15_i_9_n_0,ram_reg_0_1_12_15_i_10_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7 
       (.CI(\mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_0_5_i_8_n_0 ),
        .CO({\mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7_n_0 ,\mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7_n_1 ,\mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7_n_2 ,\mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_reg_0_1_6_11_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\gvfifo_top/mctf_inst/p_0_in1_in [11:8]),
        .S({ram_reg_0_1_6_11_i_8_n_0,ram_reg_0_1_6_11_i_9_n_0,ram_reg_0_1_6_11_i_10_n_0,ram_reg_0_1_6_11_i_11_n_0}));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    \mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdp_rover_inst1/ram_reg_0_1_0_0 
       (.A0(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/wr_addr_int ),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_1_0_0_i_1__1_n_0),
        .DPO(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_roll_over_reg ),
        .DPRA0(\gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_out_i ),
        .DPRA1(1'b0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(\NLW_mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdp_rover_inst1/ram_reg_0_1_0_0_SPO_UNCONNECTED ),
        .WCLK(aclk),
        .WE(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/we_int ));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    \mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0 
       (.A0(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/wr_addr_int ),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_1_0_0_i_1__1_n_0),
        .DPO(\mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0_n_0 ),
        .DPRA0(\gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_in_i ),
        .DPRA1(1'b0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(\NLW_mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdp_rover_inst2/ram_reg_0_1_0_0_SPO_UNCONNECTED ),
        .WCLK(aclk),
        .WE(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/we_int ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_out_i }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_out_i }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_out_i }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/wr_addr_int }),
        .DIA({inst_vfifo_n_202,inst_vfifo_n_203}),
        .DIB({inst_vfifo_n_200,inst_vfifo_n_201}),
        .DIC({inst_vfifo_n_198,inst_vfifo_n_199}),
        .DID({1'b0,1'b0}),
        .DOA(\gvfifo_top/mctf_inst/S_PAYLOAD_DATA [16:15]),
        .DOB(\gvfifo_top/mctf_inst/S_PAYLOAD_DATA [18:17]),
        .DOC(\gvfifo_top/mctf_inst/S_PAYLOAD_DATA [20:19]),
        .DOD(\NLW_mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/we_int ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_out_i }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_out_i }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_out_i }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/wr_addr_int }),
        .DIA({inst_vfifo_n_190,inst_vfifo_n_191}),
        .DIB({\gvfifo_top/mctf_inst/WR_DATA ,inst_vfifo_n_189}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(\gvfifo_top/mctf_inst/S_PAYLOAD_DATA [28:27]),
        .DOB(\gvfifo_top/mctf_inst/S_PAYLOAD_DATA [30:29]),
        .DOC(\NLW_mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_DOC_UNCONNECTED [1:0]),
        .DOD(\NLW_mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/we_int ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_out_i }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_out_i }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_out_i }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/wr_addr_int }),
        .DIA({inst_vfifo_n_196,inst_vfifo_n_197}),
        .DIB({inst_vfifo_n_194,inst_vfifo_n_195}),
        .DIC({inst_vfifo_n_192,inst_vfifo_n_193}),
        .DID({1'b0,1'b0}),
        .DOA(\gvfifo_top/mctf_inst/S_PAYLOAD_DATA [22:21]),
        .DOB(\gvfifo_top/mctf_inst/S_PAYLOAD_DATA [24:23]),
        .DOC(\gvfifo_top/mctf_inst/S_PAYLOAD_DATA [26:25]),
        .DOD(\NLW_mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/we_int ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_in_i }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_in_i }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_in_i }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/wr_addr_int }),
        .DIA({inst_vfifo_n_202,inst_vfifo_n_203}),
        .DIB({inst_vfifo_n_200,inst_vfifo_n_201}),
        .DIC({inst_vfifo_n_198,inst_vfifo_n_199}),
        .DID({1'b0,1'b0}),
        .DOA({\mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_0 ,\mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_1 }),
        .DOB({\mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_2 ,\mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_3 }),
        .DOC({\mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_4 ,\mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_n_5 }),
        .DOD(\NLW_mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_0_5_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/we_int ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_in_i }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_in_i }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_in_i }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/wr_addr_int }),
        .DIA({inst_vfifo_n_190,inst_vfifo_n_191}),
        .DIB({\gvfifo_top/mctf_inst/WR_DATA ,inst_vfifo_n_189}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA({\mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_n_0 ,\mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_n_1 }),
        .DOB({\mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_n_2 ,\mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_n_3 }),
        .DOC(\NLW_mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_DOC_UNCONNECTED [1:0]),
        .DOD(\NLW_mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_12_15_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/we_int ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_in_i }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_in_i }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mctf_inst/mcf_inst/sdp_rd_addr_in_i }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/wr_addr_int }),
        .DIA({inst_vfifo_n_196,inst_vfifo_n_197}),
        .DIB({inst_vfifo_n_194,inst_vfifo_n_195}),
        .DIC({inst_vfifo_n_192,inst_vfifo_n_193}),
        .DID({1'b0,1'b0}),
        .DOA({\mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_0 ,\mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_1 }),
        .DOB({\mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_2 ,\mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_3 }),
        .DOC({\mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_4 ,\mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_n_5 }),
        .DOD(\NLW_mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/sdpram_inst2/ram_reg_0_1_6_11_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/sdpram_top_inst/we_int ));
  LUT3 #(
    .INIT(8'h60)) 
    ram_reg_0_1_0_0_i_1
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/pntr_roll_over_reg ),
        .I1(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/m_axis_payload_wr_out_i [98]),
        .I2(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/ram_init_done_i ),
        .O(ram_reg_0_1_0_0_i_1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_1_0_0_i_10
       (.I0(inst_vfifo_n_178),
        .I1(\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_30_31_n_1 ),
        .I2(\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29_n_4 ),
        .I3(inst_vfifo_n_179),
        .O(ram_reg_0_1_0_0_i_10_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    ram_reg_0_1_0_0_i_10__1
       (.I0(\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_n_0 ),
        .I1(inst_vfifo_n_229),
        .I2(\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_n_1 ),
        .I3(inst_vfifo_n_230),
        .O(ram_reg_0_1_0_0_i_10__1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    ram_reg_0_1_0_0_i_10__3
       (.I0(\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_n_0 ),
        .I1(inst_vfifo_n_275),
        .I2(\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_n_1 ),
        .I3(inst_vfifo_n_276),
        .O(ram_reg_0_1_0_0_i_10__3_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_1_0_0_i_11
       (.I0(inst_vfifo_n_180),
        .I1(\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29_n_5 ),
        .I2(\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29_n_2 ),
        .I3(inst_vfifo_n_181),
        .O(ram_reg_0_1_0_0_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_1_0_0_i_11__1
       (.I0(inst_vfifo_n_227),
        .I1(\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_n_2 ),
        .I2(\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_n_3 ),
        .I3(inst_vfifo_n_228),
        .O(ram_reg_0_1_0_0_i_11__1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_1_0_0_i_11__3
       (.I0(inst_vfifo_n_273),
        .I1(\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_n_2 ),
        .I2(\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_n_3 ),
        .I3(inst_vfifo_n_274),
        .O(ram_reg_0_1_0_0_i_11__3_n_0));
  CARRY4 ram_reg_0_1_0_0_i_12
       (.CI(ram_reg_0_1_0_0_i_21_n_0),
        .CO({ram_reg_0_1_0_0_i_12_n_0,ram_reg_0_1_0_0_i_12_n_1,ram_reg_0_1_0_0_i_12_n_2,ram_reg_0_1_0_0_i_12_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ram_reg_0_1_0_0_i_12_O_UNCONNECTED[3:0]),
        .S({ram_reg_0_1_0_0_i_22_n_0,ram_reg_0_1_0_0_i_23_n_0,ram_reg_0_1_0_0_i_24_n_0,ram_reg_0_1_0_0_i_25_n_0}));
  LUT4 #(
    .INIT(16'h22B2)) 
    ram_reg_0_1_0_0_i_13
       (.I0(\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29_n_3 ),
        .I1(inst_vfifo_n_182),
        .I2(\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29_n_0 ),
        .I3(inst_vfifo_n_183),
        .O(ram_reg_0_1_0_0_i_13_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_0_0_i_13__1
       (.I0(\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_4 ),
        .I1(\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_5 ),
        .O(ram_reg_0_1_0_0_i_13__1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_0_0_i_13__3
       (.I0(\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_4 ),
        .I1(\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_5 ),
        .O(ram_reg_0_1_0_0_i_13__3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    ram_reg_0_1_0_0_i_14
       (.I0(\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29_n_1 ),
        .I1(inst_vfifo_n_184),
        .I2(\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23_n_4 ),
        .I3(inst_vfifo_n_185),
        .O(ram_reg_0_1_0_0_i_14_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_0_0_i_14__1
       (.I0(\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_2 ),
        .I1(\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_3 ),
        .O(ram_reg_0_1_0_0_i_14__1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_0_0_i_14__3
       (.I0(\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_2 ),
        .I1(\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_3 ),
        .O(ram_reg_0_1_0_0_i_14__3_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_1_0_0_i_16
       (.I0(inst_vfifo_n_184),
        .I1(\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29_n_1 ),
        .I2(\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23_n_4 ),
        .I3(inst_vfifo_n_185),
        .O(ram_reg_0_1_0_0_i_16_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_0_0_i_16__1
       (.I0(\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_0 ),
        .I1(\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_1 ),
        .O(ram_reg_0_1_0_0_i_16__1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_0_0_i_16__3
       (.I0(\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_0 ),
        .I1(\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_1 ),
        .O(ram_reg_0_1_0_0_i_16__3_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_0_0_i_17
       (.I0(\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23_n_5 ),
        .I1(\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23_n_2 ),
        .O(ram_reg_0_1_0_0_i_17_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_0_0_i_17__1
       (.I0(\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_0 ),
        .I1(\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_1 ),
        .O(ram_reg_0_1_0_0_i_17__1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_0_0_i_17__3
       (.I0(\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_0 ),
        .I1(\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_1 ),
        .O(ram_reg_0_1_0_0_i_17__3_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_0_0_i_18
       (.I0(\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23_n_3 ),
        .I1(\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23_n_0 ),
        .O(ram_reg_0_1_0_0_i_18_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_0_0_i_18__1
       (.I0(\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_4 ),
        .I1(\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_5 ),
        .O(ram_reg_0_1_0_0_i_18__1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_0_0_i_18__3
       (.I0(\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_4 ),
        .I1(\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_5 ),
        .O(ram_reg_0_1_0_0_i_18__3_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_0_0_i_19__0
       (.I0(\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_2 ),
        .I1(\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_3 ),
        .O(ram_reg_0_1_0_0_i_19__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_0_0_i_19__2
       (.I0(\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_2 ),
        .I1(\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_3 ),
        .O(ram_reg_0_1_0_0_i_19__2_n_0));
  LUT3 #(
    .INIT(8'h60)) 
    ram_reg_0_1_0_0_i_1__0
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/pntr_roll_over_reg ),
        .I1(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .I2(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/ram_init_done_i ),
        .O(ram_reg_0_1_0_0_i_1__0_n_0));
  LUT3 #(
    .INIT(8'h60)) 
    ram_reg_0_1_0_0_i_1__1
       (.I0(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_roll_over_reg ),
        .I1(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr ),
        .I2(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/ram_init_done_i ),
        .O(ram_reg_0_1_0_0_i_1__1_n_0));
  LUT3 #(
    .INIT(8'h60)) 
    ram_reg_0_1_0_0_i_1__2
       (.I0(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_roll_over_reg ),
        .I1(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .I2(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/ram_init_done_i ),
        .O(ram_reg_0_1_0_0_i_1__2_n_0));
  LUT3 #(
    .INIT(8'h60)) 
    ram_reg_0_1_0_0_i_1__3
       (.I0(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_roll_over_reg ),
        .I1(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr ),
        .I2(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/ram_init_done_i ),
        .O(ram_reg_0_1_0_0_i_1__3_n_0));
  LUT3 #(
    .INIT(8'h60)) 
    ram_reg_0_1_0_0_i_1__4
       (.I0(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_roll_over_reg ),
        .I1(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .I2(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/ram_init_done_i ),
        .O(ram_reg_0_1_0_0_i_1__4_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_0_i_20__0
       (.I0(\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_0 ),
        .I1(\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_1 ),
        .O(ram_reg_0_1_0_0_i_20__0_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_0_i_20__2
       (.I0(\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_0 ),
        .I1(\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_1 ),
        .O(ram_reg_0_1_0_0_i_20__2_n_0));
  CARRY4 ram_reg_0_1_0_0_i_21
       (.CI(1'b0),
        .CO({ram_reg_0_1_0_0_i_21_n_0,ram_reg_0_1_0_0_i_21_n_1,ram_reg_0_1_0_0_i_21_n_2,ram_reg_0_1_0_0_i_21_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,ram_reg_0_1_0_0_i_27_n_0}),
        .O(NLW_ram_reg_0_1_0_0_i_21_O_UNCONNECTED[3:0]),
        .S({ram_reg_0_1_0_0_i_28_n_0,ram_reg_0_1_0_0_i_29_n_0,ram_reg_0_1_0_0_i_30_n_0,ram_reg_0_1_0_0_i_31_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_0_0_i_22
       (.I0(\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23_n_1 ),
        .I1(\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17_n_4 ),
        .O(ram_reg_0_1_0_0_i_22_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_0_0_i_23
       (.I0(\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17_n_5 ),
        .I1(\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17_n_2 ),
        .O(ram_reg_0_1_0_0_i_23_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_0_0_i_24
       (.I0(\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17_n_3 ),
        .I1(\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17_n_0 ),
        .O(ram_reg_0_1_0_0_i_24_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_0_0_i_25
       (.I0(\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17_n_1 ),
        .I1(\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_4 ),
        .O(ram_reg_0_1_0_0_i_25_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_0_0_i_27
       (.I0(\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_5 ),
        .I1(\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_2 ),
        .O(ram_reg_0_1_0_0_i_27_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_0_0_i_28
       (.I0(\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_5 ),
        .I1(\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_2 ),
        .O(ram_reg_0_1_0_0_i_28_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_0_0_i_29
       (.I0(\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_3 ),
        .I1(\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_0 ),
        .O(ram_reg_0_1_0_0_i_29_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_0_0_i_30
       (.I0(\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_1 ),
        .I1(\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_4 ),
        .O(ram_reg_0_1_0_0_i_30_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_0_i_31
       (.I0(\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_5 ),
        .I1(\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_2 ),
        .O(ram_reg_0_1_0_0_i_31_n_0));
  CARRY4 ram_reg_0_1_0_0_i_4
       (.CI(ram_reg_0_1_0_0_i_5_n_0),
        .CO({NLW_ram_reg_0_1_0_0_i_4_CO_UNCONNECTED[3],\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ,ram_reg_0_1_0_0_i_4_n_2,ram_reg_0_1_0_0_i_4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,inst_vfifo_n_186,ram_reg_0_1_0_0_i_7_n_0,ram_reg_0_1_0_0_i_8__3_n_0}),
        .O(NLW_ram_reg_0_1_0_0_i_4_O_UNCONNECTED[3:0]),
        .S({1'b0,inst_vfifo_n_377,ram_reg_0_1_0_0_i_10_n_0,ram_reg_0_1_0_0_i_11_n_0}));
  CARRY4 ram_reg_0_1_0_0_i_4__1
       (.CI(ram_reg_0_1_0_0_i_5__1_n_0),
        .CO({NLW_ram_reg_0_1_0_0_i_4__1_CO_UNCONNECTED[3:1],\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,inst_vfifo_n_226}),
        .O(NLW_ram_reg_0_1_0_0_i_4__1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,ram_reg_0_1_0_0_i_7__1_n_0}));
  CARRY4 ram_reg_0_1_0_0_i_4__3
       (.CI(ram_reg_0_1_0_0_i_5__3_n_0),
        .CO({NLW_ram_reg_0_1_0_0_i_4__3_CO_UNCONNECTED[3:1],\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,inst_vfifo_n_272}),
        .O(NLW_ram_reg_0_1_0_0_i_4__3_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,ram_reg_0_1_0_0_i_7__3_n_0}));
  CARRY4 ram_reg_0_1_0_0_i_5
       (.CI(ram_reg_0_1_0_0_i_12_n_0),
        .CO({ram_reg_0_1_0_0_i_5_n_0,ram_reg_0_1_0_0_i_5_n_1,ram_reg_0_1_0_0_i_5_n_2,ram_reg_0_1_0_0_i_5_n_3}),
        .CYINIT(1'b0),
        .DI({ram_reg_0_1_0_0_i_13_n_0,ram_reg_0_1_0_0_i_14_n_0,1'b0,1'b0}),
        .O(NLW_ram_reg_0_1_0_0_i_5_O_UNCONNECTED[3:0]),
        .S({inst_vfifo_n_177,ram_reg_0_1_0_0_i_16_n_0,ram_reg_0_1_0_0_i_17_n_0,ram_reg_0_1_0_0_i_18_n_0}));
  CARRY4 ram_reg_0_1_0_0_i_5__1
       (.CI(ram_reg_0_1_0_0_i_8__0_n_0),
        .CO({ram_reg_0_1_0_0_i_5__1_n_0,ram_reg_0_1_0_0_i_5__1_n_1,ram_reg_0_1_0_0_i_5__1_n_2,ram_reg_0_1_0_0_i_5__1_n_3}),
        .CYINIT(1'b0),
        .DI({ram_reg_0_1_0_0_i_9__0_n_0,ram_reg_0_1_0_0_i_10__1_n_0,1'b0,1'b0}),
        .O(NLW_ram_reg_0_1_0_0_i_5__1_O_UNCONNECTED[3:0]),
        .S({ram_reg_0_1_0_0_i_11__1_n_0,inst_vfifo_n_225,ram_reg_0_1_0_0_i_13__1_n_0,ram_reg_0_1_0_0_i_14__1_n_0}));
  CARRY4 ram_reg_0_1_0_0_i_5__3
       (.CI(ram_reg_0_1_0_0_i_8__2_n_0),
        .CO({ram_reg_0_1_0_0_i_5__3_n_0,ram_reg_0_1_0_0_i_5__3_n_1,ram_reg_0_1_0_0_i_5__3_n_2,ram_reg_0_1_0_0_i_5__3_n_3}),
        .CYINIT(1'b0),
        .DI({ram_reg_0_1_0_0_i_9__2_n_0,ram_reg_0_1_0_0_i_10__3_n_0,1'b0,1'b0}),
        .O(NLW_ram_reg_0_1_0_0_i_5__3_O_UNCONNECTED[3:0]),
        .S({ram_reg_0_1_0_0_i_11__3_n_0,inst_vfifo_n_271,ram_reg_0_1_0_0_i_13__3_n_0,ram_reg_0_1_0_0_i_14__3_n_0}));
  LUT4 #(
    .INIT(16'h22B2)) 
    ram_reg_0_1_0_0_i_7
       (.I0(\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_30_31_n_1 ),
        .I1(inst_vfifo_n_178),
        .I2(\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29_n_4 ),
        .I3(inst_vfifo_n_179),
        .O(ram_reg_0_1_0_0_i_7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_1_0_0_i_7__1
       (.I0(inst_vfifo_n_226),
        .O(ram_reg_0_1_0_0_i_7__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_1_0_0_i_7__3
       (.I0(inst_vfifo_n_272),
        .O(ram_reg_0_1_0_0_i_7__3_n_0));
  CARRY4 ram_reg_0_1_0_0_i_8__0
       (.CI(1'b0),
        .CO({ram_reg_0_1_0_0_i_8__0_n_0,ram_reg_0_1_0_0_i_8__0_n_1,ram_reg_0_1_0_0_i_8__0_n_2,ram_reg_0_1_0_0_i_8__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,ram_reg_0_1_0_0_i_16__1_n_0}),
        .O(NLW_ram_reg_0_1_0_0_i_8__0_O_UNCONNECTED[3:0]),
        .S({ram_reg_0_1_0_0_i_17__1_n_0,ram_reg_0_1_0_0_i_18__1_n_0,ram_reg_0_1_0_0_i_19__0_n_0,ram_reg_0_1_0_0_i_20__0_n_0}));
  CARRY4 ram_reg_0_1_0_0_i_8__2
       (.CI(1'b0),
        .CO({ram_reg_0_1_0_0_i_8__2_n_0,ram_reg_0_1_0_0_i_8__2_n_1,ram_reg_0_1_0_0_i_8__2_n_2,ram_reg_0_1_0_0_i_8__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,ram_reg_0_1_0_0_i_16__3_n_0}),
        .O(NLW_ram_reg_0_1_0_0_i_8__2_O_UNCONNECTED[3:0]),
        .S({ram_reg_0_1_0_0_i_17__3_n_0,ram_reg_0_1_0_0_i_18__3_n_0,ram_reg_0_1_0_0_i_19__2_n_0,ram_reg_0_1_0_0_i_20__2_n_0}));
  LUT4 #(
    .INIT(16'h22B2)) 
    ram_reg_0_1_0_0_i_8__3
       (.I0(\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29_n_5 ),
        .I1(inst_vfifo_n_180),
        .I2(\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29_n_2 ),
        .I3(inst_vfifo_n_181),
        .O(ram_reg_0_1_0_0_i_8__3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    ram_reg_0_1_0_0_i_9__0
       (.I0(\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_n_2 ),
        .I1(inst_vfifo_n_227),
        .I2(\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_n_3 ),
        .I3(inst_vfifo_n_228),
        .O(ram_reg_0_1_0_0_i_9__0_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    ram_reg_0_1_0_0_i_9__2
       (.I0(\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_n_2 ),
        .I1(inst_vfifo_n_273),
        .I2(\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_n_3 ),
        .I3(inst_vfifo_n_274),
        .O(ram_reg_0_1_0_0_i_9__2_n_0));
  LUT3 #(
    .INIT(8'h60)) 
    ram_reg_0_1_0_3_i_2__0
       (.I0(\garb/sdpram_mm2s_cnt/ram_reg_0_1_0_3_n_0 ),
        .I1(\garb/sdpram_mm2s_cnt/ram_reg_0_1_0_3_n_1 ),
        .I2(\gvfifo_top/garb/mem_init_done ),
        .O(ram_reg_0_1_0_3_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    ram_reg_0_1_0_3_i_4__0
       (.I0(\gvfifo_top/garb/mem_init_done ),
        .I1(\garb/sdpram_gcnt/ram_reg_0_1_0_3_n_3 ),
        .I2(\garb/sdpram_gcnt/ram_reg_0_1_0_3_n_0 ),
        .I3(\gvfifo_top/argen_to_mctf_tvalid ),
        .I4(\garb/sdpram_gcnt/ram_reg_0_1_0_3_n_1 ),
        .I5(\garb/sdpram_gcnt/ram_reg_0_1_0_3_n_2 ),
        .O(\gvfifo_top/garb/wr_data_gcnt [3]));
  LUT5 #(
    .INIT(32'h7F800000)) 
    ram_reg_0_1_0_3_i_5__0
       (.I0(\garb/sdpram_gcnt/ram_reg_0_1_0_3_n_1 ),
        .I1(\gvfifo_top/argen_to_mctf_tvalid ),
        .I2(\garb/sdpram_gcnt/ram_reg_0_1_0_3_n_0 ),
        .I3(\garb/sdpram_gcnt/ram_reg_0_1_0_3_n_3 ),
        .I4(\gvfifo_top/garb/mem_init_done ),
        .O(ram_reg_0_1_0_3_i_5__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_1_0_5_i_10
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [3]),
        .O(ram_reg_0_1_0_5_i_10_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_10__0
       (.I0(\gvfifo_top/mctf_inst/S_PAYLOAD_DATA [18]),
        .I1(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr ),
        .O(ram_reg_0_1_0_5_i_10__0_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_10__1
       (.I0(\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_2 ),
        .I1(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .O(ram_reg_0_1_0_5_i_10__1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_10__2
       (.I0(\gvfifo_top/mcpf_inst/S_PAYLOAD_DATA [16]),
        .I1(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr ),
        .O(ram_reg_0_1_0_5_i_10__2_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_10__3
       (.I0(\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_2 ),
        .I1(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .O(ram_reg_0_1_0_5_i_10__3_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_11
       (.I0(\gvfifo_top/mctf_inst/S_PAYLOAD_DATA [17]),
        .I1(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr ),
        .O(ram_reg_0_1_0_5_i_11_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_11__0
       (.I0(\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_3 ),
        .I1(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .O(ram_reg_0_1_0_5_i_11__0_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_11__1
       (.I0(\gvfifo_top/mcpf_inst/S_PAYLOAD_DATA [15]),
        .I1(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr ),
        .O(ram_reg_0_1_0_5_i_11__1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_11__2
       (.I0(\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_3 ),
        .I1(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .O(ram_reg_0_1_0_5_i_11__2_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_0_5_i_11__3
       (.I0(\gvfifo_top/argen_inst/sdpo_int [3]),
        .O(ram_reg_0_1_0_5_i_11__3_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_12
       (.I0(\gvfifo_top/mctf_inst/S_PAYLOAD_DATA [16]),
        .I1(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr ),
        .O(ram_reg_0_1_0_5_i_12_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_12__0
       (.I0(\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_0 ),
        .I1(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .O(ram_reg_0_1_0_5_i_12__0_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_12__1
       (.I0(\gvfifo_top/mcpf_inst/S_PAYLOAD_DATA [14]),
        .I1(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr ),
        .O(ram_reg_0_1_0_5_i_12__1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_12__2
       (.I0(\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_0 ),
        .I1(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .O(ram_reg_0_1_0_5_i_12__2_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_0_5_i_12__3
       (.I0(\gvfifo_top/argen_inst/sdpo_int [2]),
        .O(ram_reg_0_1_0_5_i_12__3_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_1_0_5_i_13
       (.I0(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr ),
        .I1(\gvfifo_top/mctf_inst/S_PAYLOAD_DATA [15]),
        .O(ram_reg_0_1_0_5_i_13_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_1_0_5_i_13__0
       (.I0(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .I1(\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_1 ),
        .O(ram_reg_0_1_0_5_i_13__0_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_1_0_5_i_13__1
       (.I0(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr ),
        .I1(\gvfifo_top/mcpf_inst/S_PAYLOAD_DATA [13]),
        .O(ram_reg_0_1_0_5_i_13__1_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_1_0_5_i_13__2
       (.I0(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .I1(\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_1 ),
        .O(ram_reg_0_1_0_5_i_13__2_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_0_5_i_13__3
       (.I0(\gvfifo_top/argen_inst/sdpo_int [1]),
        .O(ram_reg_0_1_0_5_i_13__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_1_0_5_i_14
       (.I0(\gvfifo_top/argen_inst/sdpo_int [0]),
        .O(ram_reg_0_1_0_5_i_14_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_14__0
       (.I0(\gvfifo_top/mctf_inst/S_PAYLOAD_DATA [22]),
        .I1(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr ),
        .O(ram_reg_0_1_0_5_i_14__0_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_14__1
       (.I0(\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_0 ),
        .I1(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .O(ram_reg_0_1_0_5_i_14__1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_14__2
       (.I0(\gvfifo_top/mcpf_inst/S_PAYLOAD_DATA [20]),
        .I1(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr ),
        .O(ram_reg_0_1_0_5_i_14__2_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_14__3
       (.I0(\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_0 ),
        .I1(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .O(ram_reg_0_1_0_5_i_14__3_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_15
       (.I0(\gvfifo_top/mctf_inst/S_PAYLOAD_DATA [21]),
        .I1(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr ),
        .O(ram_reg_0_1_0_5_i_15_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_15__0
       (.I0(\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_1 ),
        .I1(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .O(ram_reg_0_1_0_5_i_15__0_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_15__1
       (.I0(\gvfifo_top/mcpf_inst/S_PAYLOAD_DATA [19]),
        .I1(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr ),
        .O(ram_reg_0_1_0_5_i_15__1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_15__2
       (.I0(\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_1 ),
        .I1(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .O(ram_reg_0_1_0_5_i_15__2_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_0_5_i_15__3
       (.I0(\gvfifo_top/argen_inst/sdpo_int [7]),
        .O(ram_reg_0_1_0_5_i_15__3_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_16
       (.I0(\gvfifo_top/mctf_inst/S_PAYLOAD_DATA [20]),
        .I1(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr ),
        .O(ram_reg_0_1_0_5_i_16_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_16__0
       (.I0(\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_4 ),
        .I1(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .O(ram_reg_0_1_0_5_i_16__0_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_16__1
       (.I0(\gvfifo_top/mcpf_inst/S_PAYLOAD_DATA [18]),
        .I1(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr ),
        .O(ram_reg_0_1_0_5_i_16__1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_16__2
       (.I0(\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_4 ),
        .I1(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .O(ram_reg_0_1_0_5_i_16__2_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_0_5_i_16__3
       (.I0(\gvfifo_top/argen_inst/sdpo_int [6]),
        .O(ram_reg_0_1_0_5_i_16__3_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_17
       (.I0(\gvfifo_top/mctf_inst/S_PAYLOAD_DATA [19]),
        .I1(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr ),
        .O(ram_reg_0_1_0_5_i_17_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_17__0
       (.I0(\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_5 ),
        .I1(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .O(ram_reg_0_1_0_5_i_17__0_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_17__1
       (.I0(\gvfifo_top/mcpf_inst/S_PAYLOAD_DATA [17]),
        .I1(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr ),
        .O(ram_reg_0_1_0_5_i_17__1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_17__2
       (.I0(\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_5 ),
        .I1(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .O(ram_reg_0_1_0_5_i_17__2_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_0_5_i_17__3
       (.I0(\gvfifo_top/argen_inst/sdpo_int [5]),
        .O(ram_reg_0_1_0_5_i_17__3_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_0_5_i_18
       (.I0(\gvfifo_top/argen_inst/sdpo_int [4]),
        .O(ram_reg_0_1_0_5_i_18_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_0_5_i_5__7
       (.I0(\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_1 ),
        .O(ram_reg_0_1_0_5_i_5__7_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_0_5_i_6__5
       (.I0(\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_4 ),
        .O(ram_reg_0_1_0_5_i_6__5_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_0_5_i_7__1
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [6]),
        .O(ram_reg_0_1_0_5_i_7__1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_0_5_i_7__2
       (.I0(\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_5 ),
        .O(ram_reg_0_1_0_5_i_7__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_1_0_5_i_8__1
       (.I0(\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_2 ),
        .O(ram_reg_0_1_0_5_i_8__1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_0_5_i_8__2
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [5]),
        .O(ram_reg_0_1_0_5_i_8__2_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_9
       (.I0(\gvfifo_top/mctf_inst/S_PAYLOAD_DATA [15]),
        .I1(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr ),
        .O(ram_reg_0_1_0_5_i_9_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_9__0
       (.I0(\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_1 ),
        .I1(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .O(ram_reg_0_1_0_5_i_9__0_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_9__1
       (.I0(\gvfifo_top/mcpf_inst/S_PAYLOAD_DATA [13]),
        .I1(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr ),
        .O(ram_reg_0_1_0_5_i_9__1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_9__2
       (.I0(\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_0_5_n_1 ),
        .I1(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .O(ram_reg_0_1_0_5_i_9__2_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_0_5_i_9__3
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [4]),
        .O(ram_reg_0_1_0_5_i_9__3_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_12_15_i_10
       (.I0(\gvfifo_top/mctf_inst/S_PAYLOAD_DATA [27]),
        .I1(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr ),
        .O(ram_reg_0_1_12_15_i_10_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_12_15_i_10__0
       (.I0(\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_n_1 ),
        .I1(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .O(ram_reg_0_1_12_15_i_10__0_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_12_15_i_10__1
       (.I0(\gvfifo_top/mcpf_inst/S_PAYLOAD_DATA [25]),
        .I1(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr ),
        .O(ram_reg_0_1_12_15_i_10__1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_12_15_i_10__2
       (.I0(\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_n_1 ),
        .I1(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .O(ram_reg_0_1_12_15_i_10__2_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_12_15_i_6__3
       (.I0(\gvfifo_top/argen_inst/sdpo_int [15]),
        .O(ram_reg_0_1_12_15_i_6__3_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_12_15_i_7__3
       (.I0(\gvfifo_top/argen_inst/sdpo_int [14]),
        .O(ram_reg_0_1_12_15_i_7__3_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_12_15_i_8
       (.I0(\gvfifo_top/mctf_inst/S_PAYLOAD_DATA [29]),
        .I1(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr ),
        .O(ram_reg_0_1_12_15_i_8_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_12_15_i_8__0
       (.I0(\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_n_3 ),
        .I1(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .O(ram_reg_0_1_12_15_i_8__0_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_12_15_i_8__1
       (.I0(\gvfifo_top/mcpf_inst/S_PAYLOAD_DATA [27]),
        .I1(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr ),
        .O(ram_reg_0_1_12_15_i_8__1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_12_15_i_8__2
       (.I0(\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_n_3 ),
        .I1(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .O(ram_reg_0_1_12_15_i_8__2_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_12_15_i_8__3
       (.I0(\gvfifo_top/argen_inst/sdpo_int [13]),
        .O(ram_reg_0_1_12_15_i_8__3_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_12_15_i_9
       (.I0(\gvfifo_top/mctf_inst/S_PAYLOAD_DATA [28]),
        .I1(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr ),
        .O(ram_reg_0_1_12_15_i_9_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_12_15_i_9__0
       (.I0(\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_n_0 ),
        .I1(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .O(ram_reg_0_1_12_15_i_9__0_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_12_15_i_9__1
       (.I0(\gvfifo_top/mcpf_inst/S_PAYLOAD_DATA [26]),
        .I1(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr ),
        .O(ram_reg_0_1_12_15_i_9__1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_12_15_i_9__2
       (.I0(\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_15_n_0 ),
        .I1(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .O(ram_reg_0_1_12_15_i_9__2_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_12_15_i_9__3
       (.I0(\gvfifo_top/argen_inst/sdpo_int [12]),
        .O(ram_reg_0_1_12_15_i_9__3_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_12_17_i_10
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [16]),
        .O(ram_reg_0_1_12_17_i_10_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_12_17_i_10__0
       (.I0(\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17_n_5 ),
        .O(ram_reg_0_1_12_17_i_10__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_12_17_i_10__1
       (.I0(m_axi_araddr_i[16]),
        .O(ram_reg_0_1_12_17_i_10__1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_12_17_i_11
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [15]),
        .O(ram_reg_0_1_12_17_i_11_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_12_17_i_11__0
       (.I0(\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17_n_2 ),
        .O(ram_reg_0_1_12_17_i_11__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_12_17_i_11__1
       (.I0(m_axi_araddr_i[15]),
        .O(ram_reg_0_1_12_17_i_11__1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_12_17_i_8
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [18]),
        .O(ram_reg_0_1_12_17_i_8_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_12_17_i_8__0
       (.I0(\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23_n_1 ),
        .O(ram_reg_0_1_12_17_i_8__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_12_17_i_8__1
       (.I0(m_axi_araddr_i[18]),
        .O(ram_reg_0_1_12_17_i_8__1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_12_17_i_9
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [17]),
        .O(ram_reg_0_1_12_17_i_9_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_12_17_i_9__0
       (.I0(\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17_n_4 ),
        .O(ram_reg_0_1_12_17_i_9__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_12_17_i_9__1
       (.I0(m_axi_araddr_i[17]),
        .O(ram_reg_0_1_12_17_i_9__1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_18_23_i_10
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [21]),
        .O(ram_reg_0_1_18_23_i_10_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_18_23_i_10__0
       (.I0(\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23_n_2 ),
        .O(ram_reg_0_1_18_23_i_10__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_18_23_i_10__1
       (.I0(m_axi_araddr_i[21]),
        .O(ram_reg_0_1_18_23_i_10__1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_18_23_i_11
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [20]),
        .O(ram_reg_0_1_18_23_i_11_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_18_23_i_11__0
       (.I0(\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23_n_3 ),
        .O(ram_reg_0_1_18_23_i_11__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_18_23_i_11__1
       (.I0(m_axi_araddr_i[20]),
        .O(ram_reg_0_1_18_23_i_11__1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_18_23_i_12
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [19]),
        .O(ram_reg_0_1_18_23_i_12_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_18_23_i_12__0
       (.I0(\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23_n_0 ),
        .O(ram_reg_0_1_18_23_i_12__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_18_23_i_12__1
       (.I0(m_axi_araddr_i[19]),
        .O(ram_reg_0_1_18_23_i_12__1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_18_23_i_13
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [26]),
        .O(ram_reg_0_1_18_23_i_13_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_18_23_i_13__0
       (.I0(\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29_n_3 ),
        .O(ram_reg_0_1_18_23_i_13__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_18_23_i_13__1
       (.I0(m_axi_araddr_i[26]),
        .O(ram_reg_0_1_18_23_i_13__1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_18_23_i_14
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [25]),
        .O(ram_reg_0_1_18_23_i_14_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_18_23_i_14__0
       (.I0(\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29_n_0 ),
        .O(ram_reg_0_1_18_23_i_14__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_18_23_i_14__1
       (.I0(m_axi_araddr_i[25]),
        .O(ram_reg_0_1_18_23_i_14__1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_18_23_i_15
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [24]),
        .O(ram_reg_0_1_18_23_i_15_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_18_23_i_15__0
       (.I0(\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29_n_1 ),
        .O(ram_reg_0_1_18_23_i_15__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_18_23_i_15__1
       (.I0(m_axi_araddr_i[24]),
        .O(ram_reg_0_1_18_23_i_15__1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_18_23_i_16
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [23]),
        .O(ram_reg_0_1_18_23_i_16_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_18_23_i_16__0
       (.I0(\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23_n_4 ),
        .O(ram_reg_0_1_18_23_i_16__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_18_23_i_16__1
       (.I0(m_axi_araddr_i[23]),
        .O(ram_reg_0_1_18_23_i_16__1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_18_23_i_9
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [22]),
        .O(ram_reg_0_1_18_23_i_9_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_18_23_i_9__0
       (.I0(\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_18_23_n_5 ),
        .O(ram_reg_0_1_18_23_i_9__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_18_23_i_9__1
       (.I0(m_axi_araddr_i[22]),
        .O(ram_reg_0_1_18_23_i_9__1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_24_29_i_10
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [29]),
        .O(ram_reg_0_1_24_29_i_10_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_24_29_i_10__0
       (.I0(\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29_n_4 ),
        .O(ram_reg_0_1_24_29_i_10__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_24_29_i_10__1
       (.I0(m_axi_araddr_i[28]),
        .O(ram_reg_0_1_24_29_i_10__1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_24_29_i_11
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [28]),
        .O(ram_reg_0_1_24_29_i_11_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_24_29_i_11__0
       (.I0(\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29_n_5 ),
        .O(ram_reg_0_1_24_29_i_11__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_24_29_i_11__1
       (.I0(m_axi_araddr_i[27]),
        .O(ram_reg_0_1_24_29_i_11__1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_24_29_i_12
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [27]),
        .O(ram_reg_0_1_24_29_i_12_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_24_29_i_12__0
       (.I0(\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_24_29_n_2 ),
        .O(ram_reg_0_1_24_29_i_12__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_24_29_i_8
       (.I0(m_axi_araddr_i[30]),
        .O(ram_reg_0_1_24_29_i_8_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_24_29_i_9
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [30]),
        .O(ram_reg_0_1_24_29_i_9_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_24_29_i_9__0
       (.I0(\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_30_31_n_1 ),
        .O(ram_reg_0_1_24_29_i_9__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_24_29_i_9__1
       (.I0(m_axi_araddr_i[29]),
        .O(ram_reg_0_1_24_29_i_9__1_n_0));
  LUT5 #(
    .INIT(32'hFECEFFFF)) 
    ram_reg_0_1_30_31_i_1
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [31]),
        .I1(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/m_axis_payload_wr_out_i [98]),
        .I2(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/s_axis_tvalid_wr_in_i ),
        .I3(\mcdf_inst/mcf_dfl_wr_inst/ram_reg_0_1_30_31_i_3_n_7 ),
        .I4(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/ram_init_done_i ),
        .O(ram_reg_0_1_30_31_i_1_n_0));
  LUT5 #(
    .INIT(32'hFECEFFFF)) 
    ram_reg_0_1_30_31_i_1__0
       (.I0(\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_30_31_n_0 ),
        .I1(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .I2(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/s_axis_tvalid_wr_in_i ),
        .I3(\mcdf_inst/mcf_dfl_rd_inst/ram_reg_0_1_30_31_i_3_n_7 ),
        .I4(\gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/ram_init_done_i ),
        .O(ram_reg_0_1_30_31_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_30_31_i_4
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [31]),
        .O(ram_reg_0_1_30_31_i_4_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_30_31_i_4__0
       (.I0(\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_30_31_n_0 ),
        .O(ram_reg_0_1_30_31_i_4__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_30_31_i_4__1
       (.I0(m_axi_araddr_i[31]),
        .O(ram_reg_0_1_30_31_i_4__1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_6_11_i_10
       (.I0(\gvfifo_top/mctf_inst/S_PAYLOAD_DATA [24]),
        .I1(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr ),
        .O(ram_reg_0_1_6_11_i_10_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_6_11_i_10__0
       (.I0(\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_2 ),
        .I1(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .O(ram_reg_0_1_6_11_i_10__0_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_6_11_i_10__1
       (.I0(\gvfifo_top/mcpf_inst/S_PAYLOAD_DATA [22]),
        .I1(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr ),
        .O(ram_reg_0_1_6_11_i_10__1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_6_11_i_10__2
       (.I0(\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_2 ),
        .I1(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .O(ram_reg_0_1_6_11_i_10__2_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_6_11_i_10__3
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [9]),
        .O(ram_reg_0_1_6_11_i_10__3_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_6_11_i_10__4
       (.I0(\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_2 ),
        .O(ram_reg_0_1_6_11_i_10__4_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_6_11_i_10__5
       (.I0(\gvfifo_top/argen_inst/sdpo_int [9]),
        .O(ram_reg_0_1_6_11_i_10__5_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_6_11_i_11
       (.I0(\gvfifo_top/mctf_inst/S_PAYLOAD_DATA [23]),
        .I1(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr ),
        .O(ram_reg_0_1_6_11_i_11_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_6_11_i_11__0
       (.I0(\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_3 ),
        .I1(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .O(ram_reg_0_1_6_11_i_11__0_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_6_11_i_11__1
       (.I0(\gvfifo_top/mcpf_inst/S_PAYLOAD_DATA [21]),
        .I1(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr ),
        .O(ram_reg_0_1_6_11_i_11__1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_6_11_i_11__2
       (.I0(\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_3 ),
        .I1(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .O(ram_reg_0_1_6_11_i_11__2_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_6_11_i_11__3
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [8]),
        .O(ram_reg_0_1_6_11_i_11__3_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_6_11_i_11__4
       (.I0(\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_3 ),
        .O(ram_reg_0_1_6_11_i_11__4_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_6_11_i_11__5
       (.I0(\gvfifo_top/argen_inst/sdpo_int [8]),
        .O(ram_reg_0_1_6_11_i_11__5_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_6_11_i_12
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [7]),
        .O(ram_reg_0_1_6_11_i_12_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_6_11_i_12__0
       (.I0(\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_0 ),
        .O(ram_reg_0_1_6_11_i_12__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_6_11_i_13
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [14]),
        .O(ram_reg_0_1_6_11_i_13_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_6_11_i_13__0
       (.I0(\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17_n_3 ),
        .O(ram_reg_0_1_6_11_i_13__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_6_11_i_13__1
       (.I0(m_axi_araddr_i[14]),
        .O(ram_reg_0_1_6_11_i_13__1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_6_11_i_14
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [13]),
        .O(ram_reg_0_1_6_11_i_14_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_6_11_i_14__0
       (.I0(\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17_n_0 ),
        .O(ram_reg_0_1_6_11_i_14__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_6_11_i_14__1
       (.I0(m_axi_araddr_i[13]),
        .O(ram_reg_0_1_6_11_i_14__1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_6_11_i_15
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [12]),
        .O(ram_reg_0_1_6_11_i_15_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_6_11_i_15__0
       (.I0(\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_12_17_n_1 ),
        .O(ram_reg_0_1_6_11_i_15__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_6_11_i_15__1
       (.I0(m_axi_araddr_i[12]),
        .O(ram_reg_0_1_6_11_i_15__1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_6_11_i_16
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [11]),
        .O(ram_reg_0_1_6_11_i_16_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_6_11_i_16__0
       (.I0(\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_4 ),
        .O(ram_reg_0_1_6_11_i_16__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_6_11_i_16__1
       (.I0(m_axi_araddr_i[11]),
        .O(ram_reg_0_1_6_11_i_16__1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_6_11_i_8
       (.I0(\gvfifo_top/mctf_inst/S_PAYLOAD_DATA [26]),
        .I1(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr ),
        .O(ram_reg_0_1_6_11_i_8_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_6_11_i_8__0
       (.I0(\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_4 ),
        .I1(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .O(ram_reg_0_1_6_11_i_8__0_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_6_11_i_8__1
       (.I0(\gvfifo_top/mcpf_inst/S_PAYLOAD_DATA [24]),
        .I1(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr ),
        .O(ram_reg_0_1_6_11_i_8__1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_6_11_i_8__2
       (.I0(\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_4 ),
        .I1(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .O(ram_reg_0_1_6_11_i_8__2_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_6_11_i_8__3
       (.I0(\gvfifo_top/argen_inst/sdpo_int [11]),
        .O(ram_reg_0_1_6_11_i_8__3_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_6_11_i_9
       (.I0(\gvfifo_top/mctf_inst/S_PAYLOAD_DATA [25]),
        .I1(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr ),
        .O(ram_reg_0_1_6_11_i_9_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_6_11_i_9__0
       (.I0(\mctf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_5 ),
        .I1(\gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .O(ram_reg_0_1_6_11_i_9__0_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_6_11_i_9__1
       (.I0(\gvfifo_top/mcpf_inst/S_PAYLOAD_DATA [23]),
        .I1(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr ),
        .O(ram_reg_0_1_6_11_i_9__1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_6_11_i_9__2
       (.I0(\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_5 ),
        .I1(\gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/pntr_rchd_end_addr ),
        .O(ram_reg_0_1_6_11_i_9__2_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_6_11_i_9__3
       (.I0(\gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/rd_data_wr_i [10]),
        .O(ram_reg_0_1_6_11_i_9__3_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_6_11_i_9__4
       (.I0(\mcdf_inst/mcf_dfl_rd_inst/sdpram_top_inst/sdpram_inst1/ram_reg_0_1_6_11_n_5 ),
        .O(ram_reg_0_1_6_11_i_9__4_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_1_6_11_i_9__5
       (.I0(\gvfifo_top/argen_inst/sdpo_int [10]),
        .O(ram_reg_0_1_6_11_i_9__5_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M \tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_0_1 
       (.ADDRA(\gvfifo_top/tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_0_out ),
        .ADDRB(\gvfifo_top/tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_0_out ),
        .ADDRC(\gvfifo_top/tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_0_out ),
        .ADDRD(\gvfifo_top/tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_10_out ),
        .DIA(\gvfifo_top/awgen_to_mcpf_payload [0]),
        .DIB(\gvfifo_top/awgen_to_mcpf_payload [2]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(\tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_0_1_n_0 ),
        .DOB(\tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_0_1_n_1 ),
        .DOC(\NLW_tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_0_1_DOC_UNCONNECTED ),
        .DOD(\NLW_tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_0_1_DOD_UNCONNECTED ),
        .WCLK(aclk),
        .WE(\gvfifo_top/tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_16_out ));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_9_compare" *) 
module axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9_compare__parameterized0
   (counts_matched,
    S,
    Q_reg,
    Q_reg_0,
    Q_reg_1,
    plusOp,
    \gfwd_rev.storage_data1_reg[0] ,
    mem_init_done_reg,
    \gfwd_rev.storage_data1_reg[0]_0 );
  output counts_matched;
  output [3:0]S;
  output [3:0]Q_reg;
  output [3:0]Q_reg_0;
  output [3:0]Q_reg_1;
  input [15:0]plusOp;
  input [15:0]\gfwd_rev.storage_data1_reg[0] ;
  input mem_init_done_reg;
  input [15:0]\gfwd_rev.storage_data1_reg[0]_0 ;

  wire [3:0]Q_reg;
  wire [3:0]Q_reg_0;
  wire [3:0]Q_reg_1;
  wire [3:0]S;
  wire counts_matched;
  wire [15:0]\gfwd_rev.storage_data1_reg[0] ;
  wire [15:0]\gfwd_rev.storage_data1_reg[0]_0 ;
  wire \gmux.gm[3].gms.ms_n_0 ;
  wire mem_init_done_reg;
  wire [15:0]plusOp;
  wire [7:0]v1_reg;
  wire [2:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [2:0]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({\gmux.gm[3].gms.ms_n_0 ,\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg[3:0]));
  LUT5 #(
    .INIT(32'h90000393)) 
    \gmux.gm[0].gm1.m1_i_1 
       (.I0(plusOp[0]),
        .I1(\gfwd_rev.storage_data1_reg[0] [0]),
        .I2(mem_init_done_reg),
        .I3(plusOp[1]),
        .I4(\gfwd_rev.storage_data1_reg[0] [1]),
        .O(v1_reg[0]));
  LUT1 #(
    .INIT(2'h2)) 
    \gmux.gm[0].gm1.m1_i_3 
       (.I0(\gfwd_rev.storage_data1_reg[0]_0 [3]),
        .O(S[3]));
  LUT1 #(
    .INIT(2'h2)) 
    \gmux.gm[0].gm1.m1_i_4 
       (.I0(\gfwd_rev.storage_data1_reg[0]_0 [2]),
        .O(S[2]));
  LUT1 #(
    .INIT(2'h2)) 
    \gmux.gm[0].gm1.m1_i_5 
       (.I0(\gfwd_rev.storage_data1_reg[0]_0 [1]),
        .O(S[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \gmux.gm[0].gm1.m1_i_6 
       (.I0(\gfwd_rev.storage_data1_reg[0]_0 [0]),
        .O(S[0]));
  LUT5 #(
    .INIT(32'h90000393)) 
    \gmux.gm[1].gms.ms_i_1 
       (.I0(plusOp[2]),
        .I1(\gfwd_rev.storage_data1_reg[0] [2]),
        .I2(mem_init_done_reg),
        .I3(plusOp[3]),
        .I4(\gfwd_rev.storage_data1_reg[0] [3]),
        .O(v1_reg[1]));
  LUT5 #(
    .INIT(32'h90000393)) 
    \gmux.gm[2].gms.ms_i_1 
       (.I0(plusOp[4]),
        .I1(\gfwd_rev.storage_data1_reg[0] [4]),
        .I2(mem_init_done_reg),
        .I3(plusOp[5]),
        .I4(\gfwd_rev.storage_data1_reg[0] [5]),
        .O(v1_reg[2]));
  LUT1 #(
    .INIT(2'h2)) 
    \gmux.gm[2].gms.ms_i_3 
       (.I0(\gfwd_rev.storage_data1_reg[0]_0 [7]),
        .O(Q_reg[3]));
  LUT1 #(
    .INIT(2'h2)) 
    \gmux.gm[2].gms.ms_i_4 
       (.I0(\gfwd_rev.storage_data1_reg[0]_0 [6]),
        .O(Q_reg[2]));
  LUT1 #(
    .INIT(2'h2)) 
    \gmux.gm[2].gms.ms_i_5 
       (.I0(\gfwd_rev.storage_data1_reg[0]_0 [5]),
        .O(Q_reg[1]));
  LUT1 #(
    .INIT(2'h2)) 
    \gmux.gm[2].gms.ms_i_6 
       (.I0(\gfwd_rev.storage_data1_reg[0]_0 [4]),
        .O(Q_reg[0]));
  LUT5 #(
    .INIT(32'h90000393)) 
    \gmux.gm[3].gms.ms_i_1 
       (.I0(plusOp[6]),
        .I1(\gfwd_rev.storage_data1_reg[0] [6]),
        .I2(mem_init_done_reg),
        .I3(plusOp[7]),
        .I4(\gfwd_rev.storage_data1_reg[0] [7]),
        .O(v1_reg[3]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(\gmux.gm[3].gms.ms_n_0 ),
        .CO({counts_matched,\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg[7:4]));
  LUT5 #(
    .INIT(32'h90000393)) 
    \gmux.gm[4].gms.ms_i_1 
       (.I0(plusOp[8]),
        .I1(\gfwd_rev.storage_data1_reg[0] [8]),
        .I2(mem_init_done_reg),
        .I3(plusOp[9]),
        .I4(\gfwd_rev.storage_data1_reg[0] [9]),
        .O(v1_reg[4]));
  LUT1 #(
    .INIT(2'h2)) 
    \gmux.gm[4].gms.ms_i_3 
       (.I0(\gfwd_rev.storage_data1_reg[0]_0 [11]),
        .O(Q_reg_0[3]));
  LUT1 #(
    .INIT(2'h2)) 
    \gmux.gm[4].gms.ms_i_4 
       (.I0(\gfwd_rev.storage_data1_reg[0]_0 [10]),
        .O(Q_reg_0[2]));
  LUT1 #(
    .INIT(2'h2)) 
    \gmux.gm[4].gms.ms_i_5 
       (.I0(\gfwd_rev.storage_data1_reg[0]_0 [9]),
        .O(Q_reg_0[1]));
  LUT1 #(
    .INIT(2'h2)) 
    \gmux.gm[4].gms.ms_i_6 
       (.I0(\gfwd_rev.storage_data1_reg[0]_0 [8]),
        .O(Q_reg_0[0]));
  LUT5 #(
    .INIT(32'h90000393)) 
    \gmux.gm[5].gms.ms_i_1 
       (.I0(plusOp[10]),
        .I1(\gfwd_rev.storage_data1_reg[0] [10]),
        .I2(mem_init_done_reg),
        .I3(plusOp[11]),
        .I4(\gfwd_rev.storage_data1_reg[0] [11]),
        .O(v1_reg[5]));
  LUT5 #(
    .INIT(32'h90000393)) 
    \gmux.gm[6].gms.ms_i_1 
       (.I0(plusOp[12]),
        .I1(\gfwd_rev.storage_data1_reg[0] [12]),
        .I2(mem_init_done_reg),
        .I3(plusOp[13]),
        .I4(\gfwd_rev.storage_data1_reg[0] [13]),
        .O(v1_reg[6]));
  LUT1 #(
    .INIT(2'h2)) 
    \gmux.gm[6].gms.ms_i_3 
       (.I0(\gfwd_rev.storage_data1_reg[0]_0 [15]),
        .O(Q_reg_1[3]));
  LUT1 #(
    .INIT(2'h2)) 
    \gmux.gm[6].gms.ms_i_4 
       (.I0(\gfwd_rev.storage_data1_reg[0]_0 [14]),
        .O(Q_reg_1[2]));
  LUT1 #(
    .INIT(2'h2)) 
    \gmux.gm[6].gms.ms_i_5 
       (.I0(\gfwd_rev.storage_data1_reg[0]_0 [13]),
        .O(Q_reg_1[1]));
  LUT1 #(
    .INIT(2'h2)) 
    \gmux.gm[6].gms.ms_i_6 
       (.I0(\gfwd_rev.storage_data1_reg[0]_0 [12]),
        .O(Q_reg_1[0]));
  LUT5 #(
    .INIT(32'h90000393)) 
    \gmux.gm[7].gms.ms_i_1 
       (.I0(plusOp[14]),
        .I1(\gfwd_rev.storage_data1_reg[0] [14]),
        .I2(mem_init_done_reg),
        .I3(plusOp[15]),
        .I4(\gfwd_rev.storage_data1_reg[0] [15]),
        .O(v1_reg[7]));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_9_delay" *) 
module axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9_delay
   (S,
    \gstage1.q_dly_reg[0]_0 ,
    \gstage1.q_dly_reg[0]_1 ,
    \gstage1.q_dly_reg[0]_2 ,
    Q,
    \wr_rst_reg_reg[15] ,
    \gfwd_mode.storage_data1_reg[0] ,
    aclk);
  output [0:0]S;
  output [0:0]\gstage1.q_dly_reg[0]_0 ;
  output [0:0]\gstage1.q_dly_reg[0]_1 ;
  output [26:0]\gstage1.q_dly_reg[0]_2 ;
  input [1:0]Q;
  input [0:0]\wr_rst_reg_reg[15] ;
  input [31:0]\gfwd_mode.storage_data1_reg[0] ;
  input aclk;

  wire [1:0]Q;
  wire [0:0]S;
  wire aclk;
  wire [31:0]\gfwd_mode.storage_data1_reg[0] ;
  wire [0:0]\gstage1.q_dly_reg[0]_0 ;
  wire [0:0]\gstage1.q_dly_reg[0]_1 ;
  wire [26:0]\gstage1.q_dly_reg[0]_2 ;
  wire \gstage1.q_dly_reg_n_0_[0] ;
  wire \gstage1.q_dly_reg_n_0_[15] ;
  wire \gstage1.q_dly_reg_n_0_[1] ;
  wire \gstage1.q_dly_reg_n_0_[2] ;
  wire \gstage1.q_dly_reg_n_0_[31] ;
  wire [0:0]\wr_rst_reg_reg[15] ;

  LUT3 #(
    .INIT(8'h01)) 
    \gstage1.q_dly[0]_i_17 
       (.I0(\gstage1.q_dly_reg_n_0_[0] ),
        .I1(\gstage1.q_dly_reg_n_0_[2] ),
        .I2(\gstage1.q_dly_reg_n_0_[1] ),
        .O(\gstage1.q_dly_reg[0]_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gstage1.q_dly[0]_i_5__1 
       (.I0(\gstage1.q_dly_reg_n_0_[31] ),
        .I1(Q[1]),
        .O(\gstage1.q_dly_reg[0]_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gstage1.q_dly[0]_i_8 
       (.I0(\gstage1.q_dly_reg_n_0_[15] ),
        .I1(Q[0]),
        .O(S));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] [0]),
        .Q(\gstage1.q_dly_reg_n_0_[0] ),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] [10]),
        .Q(\gstage1.q_dly_reg[0]_2 [7]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] [11]),
        .Q(\gstage1.q_dly_reg[0]_2 [8]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] [12]),
        .Q(\gstage1.q_dly_reg[0]_2 [9]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] [13]),
        .Q(\gstage1.q_dly_reg[0]_2 [10]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] [14]),
        .Q(\gstage1.q_dly_reg[0]_2 [11]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] [15]),
        .Q(\gstage1.q_dly_reg_n_0_[15] ),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[16] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] [16]),
        .Q(\gstage1.q_dly_reg[0]_2 [12]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[17] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] [17]),
        .Q(\gstage1.q_dly_reg[0]_2 [13]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[18] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] [18]),
        .Q(\gstage1.q_dly_reg[0]_2 [14]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[19] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] [19]),
        .Q(\gstage1.q_dly_reg[0]_2 [15]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] [1]),
        .Q(\gstage1.q_dly_reg_n_0_[1] ),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[20] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] [20]),
        .Q(\gstage1.q_dly_reg[0]_2 [16]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[21] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] [21]),
        .Q(\gstage1.q_dly_reg[0]_2 [17]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[22] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] [22]),
        .Q(\gstage1.q_dly_reg[0]_2 [18]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[23] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] [23]),
        .Q(\gstage1.q_dly_reg[0]_2 [19]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[24] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] [24]),
        .Q(\gstage1.q_dly_reg[0]_2 [20]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[25] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] [25]),
        .Q(\gstage1.q_dly_reg[0]_2 [21]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[26] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] [26]),
        .Q(\gstage1.q_dly_reg[0]_2 [22]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[27] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] [27]),
        .Q(\gstage1.q_dly_reg[0]_2 [23]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[28] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] [28]),
        .Q(\gstage1.q_dly_reg[0]_2 [24]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[29] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] [29]),
        .Q(\gstage1.q_dly_reg[0]_2 [25]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] [2]),
        .Q(\gstage1.q_dly_reg_n_0_[2] ),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[30] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] [30]),
        .Q(\gstage1.q_dly_reg[0]_2 [26]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[31] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] [31]),
        .Q(\gstage1.q_dly_reg_n_0_[31] ),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] [3]),
        .Q(\gstage1.q_dly_reg[0]_2 [0]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] [4]),
        .Q(\gstage1.q_dly_reg[0]_2 [1]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] [5]),
        .Q(\gstage1.q_dly_reg[0]_2 [2]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] [6]),
        .Q(\gstage1.q_dly_reg[0]_2 [3]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] [7]),
        .Q(\gstage1.q_dly_reg[0]_2 [4]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] [8]),
        .Q(\gstage1.q_dly_reg[0]_2 [5]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] [9]),
        .Q(\gstage1.q_dly_reg[0]_2 [6]),
        .R(\wr_rst_reg_reg[15] ));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_9_delay" *) 
module axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9_delay_63
   (\gstage1.q_dly_reg[0] ,
    CO,
    Q,
    \gstage1.q_dly_reg[0]_0 ,
    S,
    \gstage1.q_dly_reg[31]_0 ,
    \gstage1.q_dly_reg[30]_0 ,
    \wr_rst_reg_reg[15] ,
    D,
    aclk);
  output [0:0]\gstage1.q_dly_reg[0] ;
  output [0:0]CO;
  output [1:0]Q;
  input [0:0]\gstage1.q_dly_reg[0]_0 ;
  input [0:0]S;
  input [0:0]\gstage1.q_dly_reg[31]_0 ;
  input [26:0]\gstage1.q_dly_reg[30]_0 ;
  input [0:0]\wr_rst_reg_reg[15] ;
  input [28:0]D;
  input aclk;

  wire [0:0]CO;
  wire [28:0]D;
  wire [1:0]Q;
  wire [0:0]S;
  wire aclk;
  wire \gstage1.q_dly[0]_i_10_n_0 ;
  wire \gstage1.q_dly[0]_i_11_n_0 ;
  wire \gstage1.q_dly[0]_i_12_n_0 ;
  wire \gstage1.q_dly[0]_i_13_n_0 ;
  wire \gstage1.q_dly[0]_i_14_n_0 ;
  wire \gstage1.q_dly[0]_i_15_n_0 ;
  wire \gstage1.q_dly[0]_i_16_n_0 ;
  wire \gstage1.q_dly[0]_i_6__1_n_0 ;
  wire \gstage1.q_dly[0]_i_9_n_0 ;
  wire [0:0]\gstage1.q_dly_reg[0] ;
  wire [0:0]\gstage1.q_dly_reg[0]_0 ;
  wire \gstage1.q_dly_reg[0]_i_2__1_n_3 ;
  wire \gstage1.q_dly_reg[0]_i_3__1_n_3 ;
  wire \gstage1.q_dly_reg[0]_i_4_n_0 ;
  wire \gstage1.q_dly_reg[0]_i_4_n_1 ;
  wire \gstage1.q_dly_reg[0]_i_4_n_2 ;
  wire \gstage1.q_dly_reg[0]_i_4_n_3 ;
  wire \gstage1.q_dly_reg[0]_i_7_n_0 ;
  wire \gstage1.q_dly_reg[0]_i_7_n_1 ;
  wire \gstage1.q_dly_reg[0]_i_7_n_2 ;
  wire \gstage1.q_dly_reg[0]_i_7_n_3 ;
  wire [26:0]\gstage1.q_dly_reg[30]_0 ;
  wire [0:0]\gstage1.q_dly_reg[31]_0 ;
  wire \gstage1.q_dly_reg_n_0_[10] ;
  wire \gstage1.q_dly_reg_n_0_[11] ;
  wire \gstage1.q_dly_reg_n_0_[12] ;
  wire \gstage1.q_dly_reg_n_0_[13] ;
  wire \gstage1.q_dly_reg_n_0_[14] ;
  wire \gstage1.q_dly_reg_n_0_[16] ;
  wire \gstage1.q_dly_reg_n_0_[17] ;
  wire \gstage1.q_dly_reg_n_0_[18] ;
  wire \gstage1.q_dly_reg_n_0_[19] ;
  wire \gstage1.q_dly_reg_n_0_[20] ;
  wire \gstage1.q_dly_reg_n_0_[21] ;
  wire \gstage1.q_dly_reg_n_0_[22] ;
  wire \gstage1.q_dly_reg_n_0_[23] ;
  wire \gstage1.q_dly_reg_n_0_[24] ;
  wire \gstage1.q_dly_reg_n_0_[25] ;
  wire \gstage1.q_dly_reg_n_0_[26] ;
  wire \gstage1.q_dly_reg_n_0_[27] ;
  wire \gstage1.q_dly_reg_n_0_[28] ;
  wire \gstage1.q_dly_reg_n_0_[29] ;
  wire \gstage1.q_dly_reg_n_0_[30] ;
  wire \gstage1.q_dly_reg_n_0_[3] ;
  wire \gstage1.q_dly_reg_n_0_[4] ;
  wire \gstage1.q_dly_reg_n_0_[5] ;
  wire \gstage1.q_dly_reg_n_0_[6] ;
  wire \gstage1.q_dly_reg_n_0_[7] ;
  wire \gstage1.q_dly_reg_n_0_[8] ;
  wire \gstage1.q_dly_reg_n_0_[9] ;
  wire [0:0]\wr_rst_reg_reg[15] ;
  wire [3:2]\NLW_gstage1.q_dly_reg[0]_i_2__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_gstage1.q_dly_reg[0]_i_2__1_O_UNCONNECTED ;
  wire [3:2]\NLW_gstage1.q_dly_reg[0]_i_3__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_gstage1.q_dly_reg[0]_i_3__1_O_UNCONNECTED ;
  wire [3:0]\NLW_gstage1.q_dly_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_gstage1.q_dly_reg[0]_i_7_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gstage1.q_dly[0]_i_10 
       (.I0(\gstage1.q_dly_reg_n_0_[25] ),
        .I1(\gstage1.q_dly_reg[30]_0 [21]),
        .I2(\gstage1.q_dly_reg[30]_0 [23]),
        .I3(\gstage1.q_dly_reg_n_0_[27] ),
        .I4(\gstage1.q_dly_reg[30]_0 [22]),
        .I5(\gstage1.q_dly_reg_n_0_[26] ),
        .O(\gstage1.q_dly[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gstage1.q_dly[0]_i_11 
       (.I0(\gstage1.q_dly_reg_n_0_[22] ),
        .I1(\gstage1.q_dly_reg[30]_0 [18]),
        .I2(\gstage1.q_dly_reg[30]_0 [20]),
        .I3(\gstage1.q_dly_reg_n_0_[24] ),
        .I4(\gstage1.q_dly_reg[30]_0 [19]),
        .I5(\gstage1.q_dly_reg_n_0_[23] ),
        .O(\gstage1.q_dly[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gstage1.q_dly[0]_i_12 
       (.I0(\gstage1.q_dly_reg_n_0_[19] ),
        .I1(\gstage1.q_dly_reg[30]_0 [15]),
        .I2(\gstage1.q_dly_reg[30]_0 [17]),
        .I3(\gstage1.q_dly_reg_n_0_[21] ),
        .I4(\gstage1.q_dly_reg[30]_0 [16]),
        .I5(\gstage1.q_dly_reg_n_0_[20] ),
        .O(\gstage1.q_dly[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gstage1.q_dly[0]_i_13 
       (.I0(\gstage1.q_dly_reg_n_0_[16] ),
        .I1(\gstage1.q_dly_reg[30]_0 [12]),
        .I2(\gstage1.q_dly_reg[30]_0 [14]),
        .I3(\gstage1.q_dly_reg_n_0_[18] ),
        .I4(\gstage1.q_dly_reg[30]_0 [13]),
        .I5(\gstage1.q_dly_reg_n_0_[17] ),
        .O(\gstage1.q_dly[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gstage1.q_dly[0]_i_14 
       (.I0(\gstage1.q_dly_reg_n_0_[9] ),
        .I1(\gstage1.q_dly_reg[30]_0 [6]),
        .I2(\gstage1.q_dly_reg[30]_0 [8]),
        .I3(\gstage1.q_dly_reg_n_0_[11] ),
        .I4(\gstage1.q_dly_reg[30]_0 [7]),
        .I5(\gstage1.q_dly_reg_n_0_[10] ),
        .O(\gstage1.q_dly[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gstage1.q_dly[0]_i_15 
       (.I0(\gstage1.q_dly_reg_n_0_[6] ),
        .I1(\gstage1.q_dly_reg[30]_0 [3]),
        .I2(\gstage1.q_dly_reg[30]_0 [5]),
        .I3(\gstage1.q_dly_reg_n_0_[8] ),
        .I4(\gstage1.q_dly_reg[30]_0 [4]),
        .I5(\gstage1.q_dly_reg_n_0_[7] ),
        .O(\gstage1.q_dly[0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gstage1.q_dly[0]_i_16 
       (.I0(\gstage1.q_dly_reg_n_0_[3] ),
        .I1(\gstage1.q_dly_reg[30]_0 [0]),
        .I2(\gstage1.q_dly_reg[30]_0 [2]),
        .I3(\gstage1.q_dly_reg_n_0_[5] ),
        .I4(\gstage1.q_dly_reg[30]_0 [1]),
        .I5(\gstage1.q_dly_reg_n_0_[4] ),
        .O(\gstage1.q_dly[0]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gstage1.q_dly[0]_i_6__1 
       (.I0(\gstage1.q_dly_reg_n_0_[28] ),
        .I1(\gstage1.q_dly_reg[30]_0 [24]),
        .I2(\gstage1.q_dly_reg[30]_0 [26]),
        .I3(\gstage1.q_dly_reg_n_0_[30] ),
        .I4(\gstage1.q_dly_reg[30]_0 [25]),
        .I5(\gstage1.q_dly_reg_n_0_[29] ),
        .O(\gstage1.q_dly[0]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gstage1.q_dly[0]_i_9 
       (.I0(\gstage1.q_dly_reg_n_0_[12] ),
        .I1(\gstage1.q_dly_reg[30]_0 [9]),
        .I2(\gstage1.q_dly_reg[30]_0 [11]),
        .I3(\gstage1.q_dly_reg_n_0_[14] ),
        .I4(\gstage1.q_dly_reg[30]_0 [10]),
        .I5(\gstage1.q_dly_reg_n_0_[13] ),
        .O(\gstage1.q_dly[0]_i_9_n_0 ));
  CARRY4 \gstage1.q_dly_reg[0]_i_2__1 
       (.CI(\gstage1.q_dly_reg[0]_i_4_n_0 ),
        .CO({\NLW_gstage1.q_dly_reg[0]_i_2__1_CO_UNCONNECTED [3:2],CO,\gstage1.q_dly_reg[0]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gstage1.q_dly_reg[0]_i_2__1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\gstage1.q_dly_reg[31]_0 ,\gstage1.q_dly[0]_i_6__1_n_0 }));
  CARRY4 \gstage1.q_dly_reg[0]_i_3__1 
       (.CI(\gstage1.q_dly_reg[0]_i_7_n_0 ),
        .CO({\NLW_gstage1.q_dly_reg[0]_i_3__1_CO_UNCONNECTED [3:2],\gstage1.q_dly_reg[0] ,\gstage1.q_dly_reg[0]_i_3__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gstage1.q_dly_reg[0]_i_3__1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,S,\gstage1.q_dly[0]_i_9_n_0 }));
  CARRY4 \gstage1.q_dly_reg[0]_i_4 
       (.CI(1'b0),
        .CO({\gstage1.q_dly_reg[0]_i_4_n_0 ,\gstage1.q_dly_reg[0]_i_4_n_1 ,\gstage1.q_dly_reg[0]_i_4_n_2 ,\gstage1.q_dly_reg[0]_i_4_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gstage1.q_dly_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({\gstage1.q_dly[0]_i_10_n_0 ,\gstage1.q_dly[0]_i_11_n_0 ,\gstage1.q_dly[0]_i_12_n_0 ,\gstage1.q_dly[0]_i_13_n_0 }));
  CARRY4 \gstage1.q_dly_reg[0]_i_7 
       (.CI(1'b0),
        .CO({\gstage1.q_dly_reg[0]_i_7_n_0 ,\gstage1.q_dly_reg[0]_i_7_n_1 ,\gstage1.q_dly_reg[0]_i_7_n_2 ,\gstage1.q_dly_reg[0]_i_7_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gstage1.q_dly_reg[0]_i_7_O_UNCONNECTED [3:0]),
        .S({\gstage1.q_dly[0]_i_14_n_0 ,\gstage1.q_dly[0]_i_15_n_0 ,\gstage1.q_dly[0]_i_16_n_0 ,\gstage1.q_dly_reg[0]_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[7]),
        .Q(\gstage1.q_dly_reg_n_0_[10] ),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[8]),
        .Q(\gstage1.q_dly_reg_n_0_[11] ),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[9]),
        .Q(\gstage1.q_dly_reg_n_0_[12] ),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[10]),
        .Q(\gstage1.q_dly_reg_n_0_[13] ),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[11]),
        .Q(\gstage1.q_dly_reg_n_0_[14] ),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[12]),
        .Q(Q[0]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[16] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[13]),
        .Q(\gstage1.q_dly_reg_n_0_[16] ),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[17] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[14]),
        .Q(\gstage1.q_dly_reg_n_0_[17] ),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[18] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[15]),
        .Q(\gstage1.q_dly_reg_n_0_[18] ),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[19] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[16]),
        .Q(\gstage1.q_dly_reg_n_0_[19] ),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[20] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[17]),
        .Q(\gstage1.q_dly_reg_n_0_[20] ),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[21] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[18]),
        .Q(\gstage1.q_dly_reg_n_0_[21] ),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[22] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[19]),
        .Q(\gstage1.q_dly_reg_n_0_[22] ),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[23] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[20]),
        .Q(\gstage1.q_dly_reg_n_0_[23] ),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[24] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[21]),
        .Q(\gstage1.q_dly_reg_n_0_[24] ),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[25] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[22]),
        .Q(\gstage1.q_dly_reg_n_0_[25] ),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[26] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[23]),
        .Q(\gstage1.q_dly_reg_n_0_[26] ),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[27] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[24]),
        .Q(\gstage1.q_dly_reg_n_0_[27] ),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[28] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[25]),
        .Q(\gstage1.q_dly_reg_n_0_[28] ),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[29] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[26]),
        .Q(\gstage1.q_dly_reg_n_0_[29] ),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[30] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[27]),
        .Q(\gstage1.q_dly_reg_n_0_[30] ),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[31] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[28]),
        .Q(Q[1]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(\gstage1.q_dly_reg_n_0_[3] ),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(\gstage1.q_dly_reg_n_0_[4] ),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[2]),
        .Q(\gstage1.q_dly_reg_n_0_[5] ),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[3]),
        .Q(\gstage1.q_dly_reg_n_0_[6] ),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[4]),
        .Q(\gstage1.q_dly_reg_n_0_[7] ),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[5]),
        .Q(\gstage1.q_dly_reg_n_0_[8] ),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[6]),
        .Q(\gstage1.q_dly_reg_n_0_[9] ),
        .R(\wr_rst_reg_reg[15] ));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_9_delay" *) 
module axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9_delay__parameterized1
   (pntrs_eql_dly,
    Q,
    aclk,
    CO,
    \gstage1.q_dly_reg[15] );
  output pntrs_eql_dly;
  input [0:0]Q;
  input aclk;
  input [0:0]CO;
  input [0:0]\gstage1.q_dly_reg[15] ;

  wire [0:0]CO;
  wire [0:0]Q;
  wire aclk;
  wire [0:0]\gstage1.q_dly_reg[15] ;
  wire pntrs_eql;
  wire pntrs_eql_dly;

  LUT2 #(
    .INIT(4'h8)) 
    \gstage1.q_dly[0]_i_1 
       (.I0(CO),
        .I1(\gstage1.q_dly_reg[15] ),
        .O(pntrs_eql));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(pntrs_eql),
        .Q(pntrs_eql_dly),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_9_delay" *) 
module axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9_delay__parameterized2
   (\gcc0.gc0.count_d1_reg[3] ,
    we_ar_txn,
    E,
    \gcc0.gc0.count_d1_reg[3]_0 ,
    Q,
    bram_rd_en,
    aclk,
    mem_init_done_reg,
    p_2_out,
    p_2_out_18);
  output \gcc0.gc0.count_d1_reg[3] ;
  output we_ar_txn;
  output [0:0]E;
  output [0:0]\gcc0.gc0.count_d1_reg[3]_0 ;
  input [0:0]Q;
  input bram_rd_en;
  input aclk;
  input mem_init_done_reg;
  input p_2_out;
  input p_2_out_18;

  wire [0:0]E;
  wire [0:0]Q;
  wire aclk;
  wire bram_rd_en;
  wire \gcc0.gc0.count_d1_reg[3] ;
  wire [0:0]\gcc0.gc0.count_d1_reg[3]_0 ;
  wire \gnstage1.q_dly_reg[0]_8 ;
  wire mem_init_done_reg;
  wire p_2_out;
  wire p_2_out_18;
  wire we_ar_txn;

  LUT2 #(
    .INIT(4'h2)) 
    \gcc0.gc0.count_d1[3]_i_1 
       (.I0(\gcc0.gc0.count_d1_reg[3] ),
        .I1(p_2_out),
        .O(E));
  LUT2 #(
    .INIT(4'h2)) 
    \gcc0.gc0.count_d1[3]_i_1__1 
       (.I0(\gcc0.gc0.count_d1_reg[3] ),
        .I1(p_2_out_18),
        .O(\gcc0.gc0.count_d1_reg[3]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gnstage1.q_dly_reg[0][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(bram_rd_en),
        .Q(\gnstage1.q_dly_reg[0]_8 ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gnstage1.q_dly_reg[1][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gnstage1.q_dly_reg[0]_8 ),
        .Q(\gcc0.gc0.count_d1_reg[3] ),
        .R(Q));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_1_0_5_i_1__0
       (.I0(\gcc0.gc0.count_d1_reg[3] ),
        .I1(mem_init_done_reg),
        .O(we_ar_txn));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_9_delay" *) 
module axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9_delay__parameterized3
   (I126,
    Q,
    \gfwd_mode.storage_data1_reg[0] ,
    aclk);
  output [0:0]I126;
  input [0:0]Q;
  input [0:0]\gfwd_mode.storage_data1_reg[0] ;
  input aclk;

  wire [0:0]I126;
  wire [0:0]Q;
  wire aclk;
  wire [0:0]\gfwd_mode.storage_data1_reg[0] ;
  wire \gnstage1.q_dly_reg_n_0_[0][0] ;

  FDRE #(
    .INIT(1'b0)) 
    \gnstage1.q_dly_reg[0][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] ),
        .Q(\gnstage1.q_dly_reg_n_0_[0][0] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gnstage1.q_dly_reg[1][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gnstage1.q_dly_reg_n_0_[0][0] ),
        .Q(I126),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_9_delay" *) 
module axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9_delay__parameterized4
   (\gpr1.dout_i_reg[37] ,
    Q,
    mem_init_done_reg,
    ar_address_inc,
    \wr_rst_reg_reg[15] ,
    D,
    aclk);
  output [27:0]\gpr1.dout_i_reg[37] ;
  output [14:0]Q;
  input mem_init_done_reg;
  input [27:0]ar_address_inc;
  input [0:0]\wr_rst_reg_reg[15] ;
  input [14:0]D;
  input aclk;

  wire [14:0]D;
  wire [14:0]Q;
  wire aclk;
  wire [27:0]ar_address_inc;
  wire [27:0]\gpr1.dout_i_reg[37] ;
  wire mem_init_done_reg;
  wire [0:0]\wr_rst_reg_reg[15] ;

  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(Q[0]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[10]),
        .Q(Q[10]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[11]),
        .Q(Q[11]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[12]),
        .Q(Q[12]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[13]),
        .Q(Q[13]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[14]),
        .Q(Q[14]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(Q[1]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[2]),
        .Q(Q[2]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[3]),
        .Q(Q[3]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[4]),
        .Q(Q[4]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[5]),
        .Q(Q[5]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[6]),
        .Q(Q[6]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[7]),
        .Q(Q[7]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[8]),
        .Q(Q[8]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[9]),
        .Q(Q[9]),
        .R(\wr_rst_reg_reg[15] ));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_1_0_5_i_2__7
       (.I0(Q[14]),
        .I1(mem_init_done_reg),
        .I2(ar_address_inc[0]),
        .O(\gpr1.dout_i_reg[37] [0]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_1_0_5_i_3__7
       (.I0(Q[14]),
        .I1(mem_init_done_reg),
        .I2(ar_address_inc[2]),
        .O(\gpr1.dout_i_reg[37] [2]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_1_0_5_i_4__6
       (.I0(Q[14]),
        .I1(mem_init_done_reg),
        .I2(ar_address_inc[1]),
        .O(\gpr1.dout_i_reg[37] [1]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_1_12_17_i_1__1
       (.I0(Q[14]),
        .I1(mem_init_done_reg),
        .I2(ar_address_inc[10]),
        .O(\gpr1.dout_i_reg[37] [10]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_1_12_17_i_2__1
       (.I0(Q[14]),
        .I1(mem_init_done_reg),
        .I2(ar_address_inc[9]),
        .O(\gpr1.dout_i_reg[37] [9]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_1_12_17_i_3__1
       (.I0(Q[14]),
        .I1(mem_init_done_reg),
        .I2(ar_address_inc[12]),
        .O(\gpr1.dout_i_reg[37] [12]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_1_12_17_i_4__1
       (.I0(Q[14]),
        .I1(mem_init_done_reg),
        .I2(ar_address_inc[11]),
        .O(\gpr1.dout_i_reg[37] [11]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_1_12_17_i_5__1
       (.I0(Q[14]),
        .I1(mem_init_done_reg),
        .I2(ar_address_inc[14]),
        .O(\gpr1.dout_i_reg[37] [14]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_1_12_17_i_6__1
       (.I0(Q[14]),
        .I1(mem_init_done_reg),
        .I2(ar_address_inc[13]),
        .O(\gpr1.dout_i_reg[37] [13]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_1_18_23_i_1__1
       (.I0(Q[14]),
        .I1(mem_init_done_reg),
        .I2(ar_address_inc[16]),
        .O(\gpr1.dout_i_reg[37] [16]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_1_18_23_i_2__1
       (.I0(Q[14]),
        .I1(mem_init_done_reg),
        .I2(ar_address_inc[15]),
        .O(\gpr1.dout_i_reg[37] [15]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_1_18_23_i_3__1
       (.I0(Q[14]),
        .I1(mem_init_done_reg),
        .I2(ar_address_inc[18]),
        .O(\gpr1.dout_i_reg[37] [18]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_1_18_23_i_4__1
       (.I0(Q[14]),
        .I1(mem_init_done_reg),
        .I2(ar_address_inc[17]),
        .O(\gpr1.dout_i_reg[37] [17]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_1_18_23_i_5__1
       (.I0(Q[14]),
        .I1(mem_init_done_reg),
        .I2(ar_address_inc[20]),
        .O(\gpr1.dout_i_reg[37] [20]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_1_18_23_i_6__1
       (.I0(Q[14]),
        .I1(mem_init_done_reg),
        .I2(ar_address_inc[19]),
        .O(\gpr1.dout_i_reg[37] [19]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_1_24_29_i_1__1
       (.I0(Q[14]),
        .I1(mem_init_done_reg),
        .I2(ar_address_inc[21]),
        .O(\gpr1.dout_i_reg[37] [21]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_1_24_29_i_3__1
       (.I0(Q[14]),
        .I1(mem_init_done_reg),
        .I2(ar_address_inc[23]),
        .O(\gpr1.dout_i_reg[37] [23]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_1_24_29_i_4__1
       (.I0(Q[14]),
        .I1(mem_init_done_reg),
        .I2(ar_address_inc[22]),
        .O(\gpr1.dout_i_reg[37] [22]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_1_24_29_i_5__1
       (.I0(Q[14]),
        .I1(mem_init_done_reg),
        .I2(ar_address_inc[25]),
        .O(\gpr1.dout_i_reg[37] [25]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_1_24_29_i_6__1
       (.I0(Q[14]),
        .I1(mem_init_done_reg),
        .I2(ar_address_inc[24]),
        .O(\gpr1.dout_i_reg[37] [24]));
  LUT3 #(
    .INIT(8'hEF)) 
    ram_reg_0_1_30_31_i_1__1
       (.I0(ar_address_inc[27]),
        .I1(Q[14]),
        .I2(mem_init_done_reg),
        .O(\gpr1.dout_i_reg[37] [27]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_1_30_31_i_2__1
       (.I0(Q[14]),
        .I1(mem_init_done_reg),
        .I2(ar_address_inc[26]),
        .O(\gpr1.dout_i_reg[37] [26]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_1_6_11_i_1__7
       (.I0(Q[14]),
        .I1(mem_init_done_reg),
        .I2(ar_address_inc[4]),
        .O(\gpr1.dout_i_reg[37] [4]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_1_6_11_i_2__7
       (.I0(Q[14]),
        .I1(mem_init_done_reg),
        .I2(ar_address_inc[3]),
        .O(\gpr1.dout_i_reg[37] [3]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_1_6_11_i_3__7
       (.I0(Q[14]),
        .I1(mem_init_done_reg),
        .I2(ar_address_inc[6]),
        .O(\gpr1.dout_i_reg[37] [6]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_1_6_11_i_4__7
       (.I0(Q[14]),
        .I1(mem_init_done_reg),
        .I2(ar_address_inc[5]),
        .O(\gpr1.dout_i_reg[37] [5]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_1_6_11_i_5__7
       (.I0(Q[14]),
        .I1(mem_init_done_reg),
        .I2(ar_address_inc[8]),
        .O(\gpr1.dout_i_reg[37] [8]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_1_6_11_i_6__7
       (.I0(Q[14]),
        .I1(mem_init_done_reg),
        .I2(ar_address_inc[7]),
        .O(\gpr1.dout_i_reg[37] [7]));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_9_delay" *) 
module axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9_delay__parameterized6
   (argen_to_tdf_tvalid,
    E,
    Q,
    bram_rd_en,
    aclk,
    p_2_out);
  output argen_to_tdf_tvalid;
  output [0:0]E;
  input [0:0]Q;
  input bram_rd_en;
  input aclk;
  input p_2_out;

  wire [0:0]E;
  wire [0:0]Q;
  wire aclk;
  wire argen_to_tdf_tvalid;
  wire bram_rd_en;
  wire \gnstage1.q_dly_reg[0]_9 ;
  wire p_2_out;

  LUT2 #(
    .INIT(4'h2)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2 
       (.I0(argen_to_tdf_tvalid),
        .I1(p_2_out),
        .O(E));
  FDRE #(
    .INIT(1'b0)) 
    \gnstage1.q_dly_reg[0][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(bram_rd_en),
        .Q(\gnstage1.q_dly_reg[0]_9 ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gnstage1.q_dly_reg[1][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gnstage1.q_dly_reg[0]_9 ),
        .Q(argen_to_tdf_tvalid),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_9_delay" *) 
module axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9_delay__parameterized7
   (argen_to_tdf_payload,
    Q,
    \gfwd_mode.storage_data1_reg[0] ,
    aclk);
  output [0:0]argen_to_tdf_payload;
  input [0:0]Q;
  input [0:0]\gfwd_mode.storage_data1_reg[0] ;
  input aclk;

  wire [0:0]Q;
  wire aclk;
  wire [0:0]argen_to_tdf_payload;
  wire [0:0]\gfwd_mode.storage_data1_reg[0] ;
  wire \gnstage1.q_dly_reg_n_0_[0][0] ;

  FDRE #(
    .INIT(1'b0)) 
    \gnstage1.q_dly_reg[0][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] ),
        .Q(\gnstage1.q_dly_reg_n_0_[0][0] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gnstage1.q_dly_reg[1][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gnstage1.q_dly_reg_n_0_[0][0] ),
        .Q(argen_to_tdf_payload),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_9_delay" *) 
module axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9_delay__parameterized8
   (argen_to_tdf_payload,
    Q,
    D,
    aclk);
  output [12:0]argen_to_tdf_payload;
  input [0:0]Q;
  input [12:0]D;
  input aclk;

  wire [12:0]D;
  wire [0:0]Q;
  wire aclk;
  wire [12:0]argen_to_tdf_payload;

  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(argen_to_tdf_payload[0]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[10]),
        .Q(argen_to_tdf_payload[10]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[11]),
        .Q(argen_to_tdf_payload[11]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[12]),
        .Q(argen_to_tdf_payload[12]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(argen_to_tdf_payload[1]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[2]),
        .Q(argen_to_tdf_payload[2]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[3]),
        .Q(argen_to_tdf_payload[3]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[4]),
        .Q(argen_to_tdf_payload[4]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[5]),
        .Q(argen_to_tdf_payload[5]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[6]),
        .Q(argen_to_tdf_payload[6]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[7]),
        .Q(argen_to_tdf_payload[7]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[8]),
        .Q(argen_to_tdf_payload[8]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[9]),
        .Q(argen_to_tdf_payload[9]),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_9_delay" *) 
module axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9_delay__parameterized9
   (argen_to_tdf_payload,
    argen_to_mcpf_payload,
    aclk,
    active_ch_dly_reg_r_2,
    Q);
  output [0:0]argen_to_tdf_payload;
  input [0:0]argen_to_mcpf_payload;
  input aclk;
  input active_ch_dly_reg_r_2;
  input [0:0]Q;

  wire [0:0]Q;
  wire aclk;
  wire active_ch_dly_reg_r_2;
  wire [0:0]argen_to_mcpf_payload;
  wire [0:0]argen_to_tdf_payload;
  wire \gnstage1.q_dly_reg[1][0]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_1_n_0 ;
  wire \gnstage1.q_dly_reg[2][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0 ;
  wire \gnstage1.q_dly_reg_gate_n_0 ;

  (* srl_bus_name = "U0/\inst_vfifo/gvfifo_top/mcpf_inst/trans_dly_inst/gnstage1.q_dly_reg[1] " *) 
  (* srl_name = "U0/\inst_vfifo/gvfifo_top/mcpf_inst/trans_dly_inst/gnstage1.q_dly_reg[1][0]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_1 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \gnstage1.q_dly_reg[1][0]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_1 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(argen_to_mcpf_payload),
        .Q(\gnstage1.q_dly_reg[1][0]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_1_n_0 ));
  FDRE \gnstage1.q_dly_reg[2][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2 
       (.C(aclk),
        .CE(1'b1),
        .D(\gnstage1.q_dly_reg[1][0]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_1_n_0 ),
        .Q(\gnstage1.q_dly_reg[2][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0 ),
        .R(1'b0));
  FDRE \gnstage1.q_dly_reg[3][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gnstage1.q_dly_reg_gate_n_0 ),
        .Q(argen_to_tdf_payload),
        .R(Q));
  LUT2 #(
    .INIT(4'h8)) 
    \gnstage1.q_dly_reg_gate 
       (.I0(\gnstage1.q_dly_reg[2][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0 ),
        .I1(active_ch_dly_reg_r_2),
        .O(\gnstage1.q_dly_reg_gate_n_0 ));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_9_synth" *) 
module axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9_synth
   (Q,
    sdp_rd_addr_in_i,
    I126,
    E,
    \gcc0.gc0.count_d1_reg[5] ,
    m_axis_tlast,
    m_axis_tvalid,
    s_axis_tid_arb_i,
    argen_to_mctf_tvalid,
    sdp_rd_addr_in_i_0,
    sdp_rd_addr_in_i_1,
    D,
    tid_fifo_dout,
    \vfifo_mm2s_channel_empty[0] ,
    \vfifo_mm2s_channel_empty[1] ,
    mem_init_done,
    s_axis_tvalid_wr_in_i,
    ram_init_done_i,
    ram_init_done_i_2,
    s_axis_tvalid_wr_in_i_3,
    ram_init_done_i_4,
    ram_init_done_i_5,
    ram_init_done_i_6,
    ram_init_done_i_7,
    \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3 ,
    \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_0 ,
    CO,
    \gin_reg.wr_pntr_pf_dly_reg[14] ,
    \gin_reg.wr_pntr_pf_dly_reg[14]_0 ,
    DIB,
    DIA,
    ADDRD,
    Q_reg,
    s_axis_tready,
    \gstage1.q_dly_reg[1] ,
    WR_DATA,
    \gin_reg.rd_pntr_pf_dly_reg[0] ,
    \gstage1.q_dly_reg[31] ,
    S,
    pntr_rchd_end_addr1,
    DI,
    wr_addr_int,
    \gin_reg.wr_pntr_pf_dly_reg[13] ,
    \gin_reg.wr_pntr_pf_dly_reg[15] ,
    Q_reg_0,
    \gin_reg.rd_pntr_pf_dly_reg[1] ,
    \gin_reg.rd_pntr_pf_dly_reg[13] ,
    \gin_reg.rd_pntr_pf_dly_reg[15] ,
    \gin_reg.rd_pntr_pf_dly_reg[14] ,
    \gin_reg.rd_pntr_pf_dly_reg[14]_0 ,
    \gin_reg.wr_pntr_pf_dly_reg[1] ,
    \gin_reg.wr_pntr_pf_dly_reg[13]_0 ,
    \gin_reg.wr_pntr_pf_dly_reg[15]_0 ,
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ,
    \gin_reg.rd_pntr_pf_dly_reg[1]_0 ,
    \gin_reg.rd_pntr_pf_dly_reg[13]_0 ,
    \gin_reg.rd_pntr_pf_dly_reg[15]_0 ,
    \gin_reg.rd_pntr_pf_dly_reg[14]_1 ,
    \gin_reg.rd_pntr_pf_dly_reg[14]_2 ,
    we_bcnt,
    m_axi_bready,
    we_ar_txn,
    \gpr1.dout_i_reg[37] ,
    \gpr1.dout_i_reg[6] ,
    \gpr1.dout_i_reg[7] ,
    wr_addr_arcnt,
    wr_addr_bcnt,
    m_axi_rready,
    we_int,
    we_int_8,
    we_int_9,
    we_int_10,
    \gin_reg.wr_pntr_pf_dly_reg[1]_0 ,
    we_int_11,
    Q_reg_1,
    \gpr1.dout_i_reg[1] ,
    Q_reg_2,
    \gpr1.dout_i_reg[0] ,
    \gpr1.dout_i_reg[0]_0 ,
    m_axi_awvalid,
    m_axi_wvalid,
    m_axi_arvalid,
    Q_reg_3,
    \gin_reg.wr_pntr_roll_over_dly_reg ,
    we_arcnt,
    Q_reg_4,
    \m_axi_awsize[1] ,
    vfifo_s2mm_channel_full,
    vfifo_idle,
    \m_axi_awid[0] ,
    \m_axi_wdata[63] ,
    \m_axi_arid[0] ,
    aclk,
    \gfwd_mode.storage_data1_reg[0] ,
    \gfwd_mode.storage_data1_reg[0]_0 ,
    \gfwd_mode.storage_data1_reg[0]_1 ,
    \gfwd_mode.storage_data1_reg[0]_2 ,
    \gfwd_mode.storage_data1_reg[0]_3 ,
    \gfwd_mode.storage_data1_reg[0]_4 ,
    \aw_id_r_reg[0] ,
    s_axis_tvalid,
    m_axis_tready,
    m_axi_bvalid,
    m_axi_rvalid,
    rd_data_mm2s_gcnt,
    DOA,
    DOB,
    pntr_roll_over_reg,
    sdpo_int,
    \gfwd_mode.storage_data1_reg[0]_5 ,
    \gfwd_mode.storage_data1_reg[0]_6 ,
    pntr_roll_over_reg_12,
    \gfwd_mode.storage_data1_reg[0]_7 ,
    \gfwd_mode.storage_data1_reg[0]_8 ,
    pntr_roll_over_reg_13,
    p_0_in0_out,
    \gfwd_mode.storage_data1_reg[0]_9 ,
    \gfwd_rev.storage_data1_reg[0] ,
    \gfwd_mode.storage_data1_reg[0]_10 ,
    pntr_roll_over_reg_14,
    \gfwd_mode.storage_data1_reg[0]_11 ,
    \gfwd_mode.storage_data1_reg[0]_12 ,
    pntr_roll_over_reg_15,
    \gfwd_mode.storage_data1_reg[0]_13 ,
    \gfwd_mode.storage_data1_reg[0]_14 ,
    \gfwd_mode.storage_data1_reg[0]_15 ,
    pntr_roll_over_reg_16,
    \gfwd_mode.storage_data1_reg[0]_16 ,
    \gfwd_mode.storage_data1_reg[0]_17 ,
    ar_address_inc,
    \gfwd_rev.storage_data1_reg[0]_0 ,
    \goreg_dm.dout_i_reg[0] ,
    aresetn,
    \gfwd_rev.storage_data1_reg[0]_1 ,
    vfifo_mm2s_channel_full,
    \s_axis_tid[0] ,
    \gfwd_mode.storage_data1_reg[0]_18 ,
    \gfwd_mode.storage_data1_reg[0]_19 ,
    \gfwd_mode.storage_data1_reg[0]_20 ,
    \gfwd_mode.storage_data1_reg[0]_21 ,
    \gfwd_mode.storage_data1_reg[0]_22 ,
    \gfwd_mode.storage_data1_reg[0]_23 ,
    p_0_out,
    m_axi_rdata,
    \gnstage1.q_dly_reg[1][0] ,
    m_axi_awready,
    m_axi_wready,
    m_axi_arready);
  output [0:0]Q;
  output sdp_rd_addr_in_i;
  output [8:0]I126;
  output [0:0]E;
  output [0:0]\gcc0.gc0.count_d1_reg[5] ;
  output [75:0]m_axis_tlast;
  output m_axis_tvalid;
  output s_axis_tid_arb_i;
  output argen_to_mctf_tvalid;
  output sdp_rd_addr_in_i_0;
  output sdp_rd_addr_in_i_1;
  output [1:0]D;
  output [0:0]tid_fifo_dout;
  output \vfifo_mm2s_channel_empty[0] ;
  output \vfifo_mm2s_channel_empty[1] ;
  output mem_init_done;
  output s_axis_tvalid_wr_in_i;
  output ram_init_done_i;
  output ram_init_done_i_2;
  output s_axis_tvalid_wr_in_i_3;
  output ram_init_done_i_4;
  output ram_init_done_i_5;
  output ram_init_done_i_6;
  output ram_init_done_i_7;
  output [0:0]\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3 ;
  output [0:0]\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_0 ;
  output [0:0]CO;
  output [0:0]\gin_reg.wr_pntr_pf_dly_reg[14] ;
  output [0:0]\gin_reg.wr_pntr_pf_dly_reg[14]_0 ;
  output [1:0]DIB;
  output [0:0]DIA;
  output [0:0]ADDRD;
  output [0:0]Q_reg;
  output s_axis_tready;
  output [0:0]\gstage1.q_dly_reg[1] ;
  output [27:0]WR_DATA;
  output [0:0]\gin_reg.rd_pntr_pf_dly_reg[0] ;
  output [27:0]\gstage1.q_dly_reg[31] ;
  output [0:0]S;
  output [7:0]pntr_rchd_end_addr1;
  output [0:0]DI;
  output [0:0]wr_addr_int;
  output [15:0]\gin_reg.wr_pntr_pf_dly_reg[13] ;
  output [0:0]\gin_reg.wr_pntr_pf_dly_reg[15] ;
  output [1:0]Q_reg_0;
  output [0:0]\gin_reg.rd_pntr_pf_dly_reg[1] ;
  output [15:0]\gin_reg.rd_pntr_pf_dly_reg[13] ;
  output [0:0]\gin_reg.rd_pntr_pf_dly_reg[15] ;
  output [0:0]\gin_reg.rd_pntr_pf_dly_reg[14] ;
  output [4:0]\gin_reg.rd_pntr_pf_dly_reg[14]_0 ;
  output [0:0]\gin_reg.wr_pntr_pf_dly_reg[1] ;
  output [15:0]\gin_reg.wr_pntr_pf_dly_reg[13]_0 ;
  output [0:0]\gin_reg.wr_pntr_pf_dly_reg[15]_0 ;
  output [3:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ;
  output [0:0]\gin_reg.rd_pntr_pf_dly_reg[1]_0 ;
  output [15:0]\gin_reg.rd_pntr_pf_dly_reg[13]_0 ;
  output [0:0]\gin_reg.rd_pntr_pf_dly_reg[15]_0 ;
  output [0:0]\gin_reg.rd_pntr_pf_dly_reg[14]_1 ;
  output [4:0]\gin_reg.rd_pntr_pf_dly_reg[14]_2 ;
  output we_bcnt;
  output m_axi_bready;
  output we_ar_txn;
  output [28:0]\gpr1.dout_i_reg[37] ;
  output [5:0]\gpr1.dout_i_reg[6] ;
  output [0:0]\gpr1.dout_i_reg[7] ;
  output [0:0]wr_addr_arcnt;
  output [0:0]wr_addr_bcnt;
  output m_axi_rready;
  output we_int;
  output we_int_8;
  output we_int_9;
  output we_int_10;
  output \gin_reg.wr_pntr_pf_dly_reg[1]_0 ;
  output we_int_11;
  output [15:0]Q_reg_1;
  output [3:0]\gpr1.dout_i_reg[1] ;
  output [15:0]Q_reg_2;
  output [5:0]\gpr1.dout_i_reg[0] ;
  output [5:0]\gpr1.dout_i_reg[0]_0 ;
  output m_axi_awvalid;
  output m_axi_wvalid;
  output m_axi_arvalid;
  output Q_reg_3;
  output [0:0]\gin_reg.wr_pntr_roll_over_dly_reg ;
  output we_arcnt;
  output Q_reg_4;
  output [2:0]\m_axi_awsize[1] ;
  output [1:0]vfifo_s2mm_channel_full;
  output [1:0]vfifo_idle;
  output [40:0]\m_axi_awid[0] ;
  output [64:0]\m_axi_wdata[63] ;
  output [40:0]\m_axi_arid[0] ;
  input aclk;
  input \gfwd_mode.storage_data1_reg[0] ;
  input \gfwd_mode.storage_data1_reg[0]_0 ;
  input \gfwd_mode.storage_data1_reg[0]_1 ;
  input \gfwd_mode.storage_data1_reg[0]_2 ;
  input \gfwd_mode.storage_data1_reg[0]_3 ;
  input \gfwd_mode.storage_data1_reg[0]_4 ;
  input \aw_id_r_reg[0] ;
  input s_axis_tvalid;
  input m_axis_tready;
  input m_axi_bvalid;
  input m_axi_rvalid;
  input [3:0]rd_data_mm2s_gcnt;
  input [1:0]DOA;
  input [1:0]DOB;
  input pntr_roll_over_reg;
  input [31:0]sdpo_int;
  input [27:0]\gfwd_mode.storage_data1_reg[0]_5 ;
  input [0:0]\gfwd_mode.storage_data1_reg[0]_6 ;
  input pntr_roll_over_reg_12;
  input [28:0]\gfwd_mode.storage_data1_reg[0]_7 ;
  input [28:0]\gfwd_mode.storage_data1_reg[0]_8 ;
  input pntr_roll_over_reg_13;
  input [15:0]p_0_in0_out;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_9 ;
  input [1:0]\gfwd_rev.storage_data1_reg[0] ;
  input [0:0]\gfwd_mode.storage_data1_reg[0]_10 ;
  input pntr_roll_over_reg_14;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_11 ;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_12 ;
  input pntr_roll_over_reg_15;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_13 ;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_14 ;
  input [0:0]\gfwd_mode.storage_data1_reg[0]_15 ;
  input pntr_roll_over_reg_16;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_16 ;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_17 ;
  input [28:0]ar_address_inc;
  input [15:0]\gfwd_rev.storage_data1_reg[0]_0 ;
  input [15:0]\goreg_dm.dout_i_reg[0] ;
  input aresetn;
  input [15:0]\gfwd_rev.storage_data1_reg[0]_1 ;
  input [1:0]vfifo_mm2s_channel_full;
  input [75:0]\s_axis_tid[0] ;
  input [12:0]\gfwd_mode.storage_data1_reg[0]_18 ;
  input [31:0]\gfwd_mode.storage_data1_reg[0]_19 ;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_20 ;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_21 ;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_22 ;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_23 ;
  input [6:0]p_0_out;
  input [63:0]m_axi_rdata;
  input [31:0]\gnstage1.q_dly_reg[1][0] ;
  input m_axi_awready;
  input m_axi_wready;
  input m_axi_arready;

  wire [0:0]ADDRD;
  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]DI;
  wire [0:0]DIA;
  wire [1:0]DIB;
  wire [1:0]DOA;
  wire [1:0]DOB;
  wire [0:0]E;
  wire [8:0]I126;
  wire [0:0]Q;
  wire Q_i_1__0_n_0;
  wire Q_i_1_n_0;
  wire [0:0]Q_reg;
  wire [1:0]Q_reg_0;
  wire [15:0]Q_reg_1;
  wire [15:0]Q_reg_2;
  wire Q_reg_3;
  wire Q_reg_4;
  wire [0:0]S;
  wire [27:0]WR_DATA;
  wire aclk;
  wire [0:0]\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3 ;
  wire [0:0]\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_0 ;
  wire [28:0]ar_address_inc;
  wire ar_fifo_inst_n_1;
  wire ar_fifo_inst_n_3;
  wire aresetn;
  wire \argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/ram_rd_en_i ;
  wire \argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/ram_wr_en_i ;
  wire \argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/rst_full_gen_i ;
  wire \argen_inst/ar_mpf_inst/curr_state ;
  wire \argen_inst/ar_txn_inst/mem_init_done ;
  wire \argen_inst/ar_txn_inst/reset_addr ;
  wire \argen_inst/empty_fwft_i ;
  wire \argen_inst/prog_full_i ;
  wire [0:0]argen_to_mcpf_payload;
  wire argen_to_mctf_tvalid;
  wire aw_fifo_inst_n_2;
  wire \aw_id_r_reg[0] ;
  wire \awgen_inst/addr_ready ;
  wire \awgen_inst/wdata_rslice2/areset_d1 ;
  wire [13:1]awgen_to_mcpf_payload;
  wire awgen_to_mcpf_tvalid;
  wire awgen_to_mctf_tvalid;
  wire \fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/p_2_out ;
  wire \fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/p_2_out_0 ;
  wire \fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/p_2_out_3 ;
  wire \fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_16_out ;
  wire \fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_16_out_1 ;
  wire \fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_16_out_2 ;
  wire first_txn_byte_i_1_n_0;
  wire first_txn_i_1_n_0;
  wire \garb/reset_addr ;
  wire [0:0]\gcc0.gc0.count_d1_reg[5] ;
  wire [3:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ;
  wire \gfwd_mode.m_valid_i_i_1__0_n_0 ;
  wire \gfwd_mode.m_valid_i_i_1__10_n_0 ;
  wire \gfwd_mode.m_valid_i_i_1__11_n_0 ;
  wire \gfwd_mode.m_valid_i_i_1__1_n_0 ;
  wire \gfwd_mode.m_valid_i_i_1__2_n_0 ;
  wire \gfwd_mode.m_valid_i_i_1__3_n_0 ;
  wire \gfwd_mode.m_valid_i_i_1__4_n_0 ;
  wire \gfwd_mode.m_valid_i_i_1__5_n_0 ;
  wire \gfwd_mode.m_valid_i_i_1__6_n_0 ;
  wire \gfwd_mode.m_valid_i_i_1__7_n_0 ;
  wire \gfwd_mode.m_valid_i_i_1__8_n_0 ;
  wire \gfwd_mode.m_valid_i_i_1__9_n_0 ;
  wire \gfwd_mode.m_valid_i_i_1_n_0 ;
  wire \gfwd_mode.storage_data1[0]_i_1__0_n_0 ;
  wire \gfwd_mode.storage_data1[0]_i_1__1_n_0 ;
  wire \gfwd_mode.storage_data1[0]_i_1_n_0 ;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire \gfwd_mode.storage_data1_reg[0]_0 ;
  wire \gfwd_mode.storage_data1_reg[0]_1 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0]_10 ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_11 ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_12 ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_13 ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_14 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0]_15 ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_16 ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_17 ;
  wire [12:0]\gfwd_mode.storage_data1_reg[0]_18 ;
  wire [31:0]\gfwd_mode.storage_data1_reg[0]_19 ;
  wire \gfwd_mode.storage_data1_reg[0]_2 ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_20 ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_21 ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_22 ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_23 ;
  wire \gfwd_mode.storage_data1_reg[0]_3 ;
  wire \gfwd_mode.storage_data1_reg[0]_4 ;
  wire [27:0]\gfwd_mode.storage_data1_reg[0]_5 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0]_6 ;
  wire [28:0]\gfwd_mode.storage_data1_reg[0]_7 ;
  wire [28:0]\gfwd_mode.storage_data1_reg[0]_8 ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_9 ;
  wire [1:0]\gfwd_rev.storage_data1_reg[0] ;
  wire [15:0]\gfwd_rev.storage_data1_reg[0]_0 ;
  wire [15:0]\gfwd_rev.storage_data1_reg[0]_1 ;
  wire [0:0]\gin_reg.rd_pntr_pf_dly_reg[0] ;
  wire [15:0]\gin_reg.rd_pntr_pf_dly_reg[13] ;
  wire [15:0]\gin_reg.rd_pntr_pf_dly_reg[13]_0 ;
  wire [0:0]\gin_reg.rd_pntr_pf_dly_reg[14] ;
  wire [4:0]\gin_reg.rd_pntr_pf_dly_reg[14]_0 ;
  wire [0:0]\gin_reg.rd_pntr_pf_dly_reg[14]_1 ;
  wire [4:0]\gin_reg.rd_pntr_pf_dly_reg[14]_2 ;
  wire [0:0]\gin_reg.rd_pntr_pf_dly_reg[15] ;
  wire [0:0]\gin_reg.rd_pntr_pf_dly_reg[15]_0 ;
  wire [0:0]\gin_reg.rd_pntr_pf_dly_reg[1] ;
  wire [0:0]\gin_reg.rd_pntr_pf_dly_reg[1]_0 ;
  wire [15:0]\gin_reg.wr_pntr_pf_dly_reg[13] ;
  wire [15:0]\gin_reg.wr_pntr_pf_dly_reg[13]_0 ;
  wire [0:0]\gin_reg.wr_pntr_pf_dly_reg[14] ;
  wire [0:0]\gin_reg.wr_pntr_pf_dly_reg[14]_0 ;
  wire [0:0]\gin_reg.wr_pntr_pf_dly_reg[15] ;
  wire [0:0]\gin_reg.wr_pntr_pf_dly_reg[15]_0 ;
  wire [0:0]\gin_reg.wr_pntr_pf_dly_reg[1] ;
  wire \gin_reg.wr_pntr_pf_dly_reg[1]_0 ;
  wire [0:0]\gin_reg.wr_pntr_roll_over_dly_reg ;
  wire [31:0]\gnstage1.q_dly_reg[1][0] ;
  wire \goreg_dm.dout_i[0]_i_1_n_0 ;
  wire [15:0]\goreg_dm.dout_i_reg[0] ;
  wire \gpfs.prog_full_i_i_1__0_n_0 ;
  wire \gpfs.prog_full_i_i_1__1_n_0 ;
  wire \gpfs.prog_full_i_i_1_n_0 ;
  wire [5:0]\gpr1.dout_i_reg[0] ;
  wire [5:0]\gpr1.dout_i_reg[0]_0 ;
  wire [3:0]\gpr1.dout_i_reg[1] ;
  wire [28:0]\gpr1.dout_i_reg[37] ;
  wire [5:0]\gpr1.dout_i_reg[6] ;
  wire [0:0]\gpr1.dout_i_reg[7] ;
  wire \gs2mm/gno_bkp_on_tready.s2mm_input_rslice/areset_d1 ;
  wire \gs2mm/p_0_out ;
  wire [12:12]\gs2mm/payload_s2mm_awg1 ;
  wire \gs2mm/s_axis_tready_i ;
  wire \gs2mm/tid_r ;
  wire \gs2mm/valid_s2mm_awg2 ;
  wire [0:0]\gstage1.q_dly_reg[1] ;
  wire [27:0]\gstage1.q_dly_reg[31] ;
  wire gvfifo_top_n_238;
  wire gvfifo_top_n_331;
  wire gvfifo_top_n_394;
  wire gvfifo_top_n_411;
  wire gvfifo_top_n_424;
  wire gvfifo_top_n_428;
  wire gvfifo_top_n_60;
  wire gvfifo_top_n_61;
  wire gvfifo_top_n_63;
  wire [40:0]\m_axi_arid[0] ;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire m_axi_arvalid_i;
  wire [31:0]m_axi_awaddr_i;
  wire [40:0]\m_axi_awid[0] ;
  wire m_axi_awid_i;
  wire [7:0]m_axi_awlen_i;
  wire m_axi_awready;
  wire [2:0]\m_axi_awsize[1] ;
  wire m_axi_awvalid;
  wire m_axi_awvalid_i;
  wire m_axi_bready;
  wire m_axi_bvalid;
  wire [63:0]m_axi_rdata;
  wire m_axi_rready;
  wire m_axi_rvalid;
  wire [64:0]\m_axi_wdata[63] ;
  wire [63:0]m_axi_wdata_i;
  wire m_axi_wlast_i;
  wire m_axi_wready;
  wire m_axi_wvalid;
  wire m_axi_wvalid_i;
  wire [75:0]m_axis_tlast;
  wire m_axis_tready;
  wire m_axis_tvalid;
  wire \mcdf_inst/mcf_dfl_rd_inst/mcf2awgen_reg_slice_inst/areset_d1 ;
  wire mcdf_to_awgen_tvalid;
  wire \mcpf_inst/mcf_inst/mcf_dfl_rd_inst/mcf2awgen_reg_slice_inst/areset_d1 ;
  wire \mctf_inst/mcf_inst/mcf_dfl_rd_inst/mcf2awgen_reg_slice_inst/areset_d1 ;
  wire mem_init_done;
  wire mem_init_done_i_1__0_n_0;
  wire mem_init_done_i_1_n_0;
  wire \mm2s_inst/m_axis_tvalid_wr_in_i ;
  wire \mm2s_inst/mm2s_out_reg_slice_inst/areset_d1 ;
  wire [15:0]p_0_in0_out;
  wire [6:0]p_0_out;
  wire [7:0]pntr_rchd_end_addr1;
  wire pntr_roll_over_reg;
  wire pntr_roll_over_reg_12;
  wire pntr_roll_over_reg_13;
  wire pntr_roll_over_reg_14;
  wire pntr_roll_over_reg_15;
  wire pntr_roll_over_reg_16;
  wire ram_init_done_i;
  wire ram_init_done_i_2;
  wire ram_init_done_i_4;
  wire ram_init_done_i_5;
  wire ram_init_done_i_6;
  wire ram_init_done_i_7;
  wire [3:0]rd_data_mm2s_gcnt;
  wire \reset_addr[0]_i_1__0_n_0 ;
  wire \reset_addr[0]_i_1_n_0 ;
  wire [11:0]s2mm_to_awgen_payload;
  wire [0:0]s2mm_to_mcdf_payload;
  wire [75:0]\s_axis_tid[0] ;
  wire s_axis_tid_arb_i;
  wire s_axis_tready;
  wire s_axis_tvalid;
  wire s_axis_tvalid_arb_i;
  wire s_axis_tvalid_wr_in_i;
  wire s_axis_tvalid_wr_in_i_3;
  wire sdp_rd_addr_in_i;
  wire sdp_rd_addr_in_i_0;
  wire sdp_rd_addr_in_i_1;
  wire [31:0]sdpo_int;
  wire \tdest_fifo_inst/empty_fwft_i ;
  wire \tdest_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/ram_rd_en_i ;
  wire \tdest_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/ram_wr_en_i ;
  wire \tdest_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/rst_full_gen_i ;
  wire \tdest_fifo_inst/prog_full_i ;
  wire \tdest_r[0]_i_1_n_0 ;
  wire [0:0]tid_fifo_dout;
  wire [0:0]\tid_fifo_inst/dout_i ;
  wire \tid_fifo_inst/empty_fwft_i ;
  wire [0:0]\tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state ;
  wire \tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/ram_rd_en_i ;
  wire \tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/ram_wr_en_i ;
  wire [0:0]\tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/rd_rst_i ;
  wire \tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/rst_full_gen_i ;
  wire \tid_fifo_inst/prog_full_i ;
  wire \tid_r[0]_i_1_n_0 ;
  wire tstart_i_1_n_0;
  wire \tuser_r[0]_i_1_n_0 ;
  wire valid_pkt_chk_i_1_n_0;
  wire valid_pkt_r_i_1_n_0;
  wire [1:0]vfifo_idle;
  wire \vfifo_mm2s_channel_empty[0] ;
  wire \vfifo_mm2s_channel_empty[1] ;
  wire [1:0]vfifo_mm2s_channel_full;
  wire [1:0]vfifo_s2mm_channel_full;
  wire w_fifo_inst_n_1;
  wire we_ar_txn;
  wire we_arcnt;
  wire we_bcnt;
  wire we_int;
  wire we_int_10;
  wire we_int_11;
  wire we_int_8;
  wire we_int_9;
  wire [0:0]wr_addr_arcnt;
  wire [0:0]wr_addr_bcnt;
  wire [0:0]wr_addr_int;
  wire [15:1]wr_rst_i;

  LUT5 #(
    .INIT(32'hFBFBFB00)) 
    Q_i_1
       (.I0(\tid_fifo_inst/empty_fwft_i ),
        .I1(m_axi_bvalid),
        .I2(tid_fifo_dout),
        .I3(gvfifo_top_n_428),
        .I4(\vfifo_mm2s_channel_empty[0] ),
        .O(Q_i_1_n_0));
  LUT5 #(
    .INIT(32'hBFBFBF00)) 
    Q_i_1__0
       (.I0(\tid_fifo_inst/empty_fwft_i ),
        .I1(m_axi_bvalid),
        .I2(tid_fifo_dout),
        .I3(gvfifo_top_n_331),
        .I4(\vfifo_mm2s_channel_empty[1] ),
        .O(Q_i_1__0_n_0));
  axi_vfifo_ctrl_0fifo_top ar_fifo_inst
       (.E(\fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_16_out ),
        .I126({I126[8],\gnstage1.q_dly_reg[1][0] ,I126[7:0]}),
        .Q(wr_rst_i[15]),
        .aclk(aclk),
        .\gfwd_rev.s_ready_i_reg (ar_fifo_inst_n_3),
        .\gpfs.prog_full_i_reg (ar_fifo_inst_n_1),
        .\m_axi_arid[0] (\m_axi_arid[0] ),
        .m_axi_arready(m_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_arvalid_i(m_axi_arvalid_i),
        .p_2_out(\fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/p_2_out ),
        .prog_full_i(\argen_inst/prog_full_i ));
  axi_vfifo_ctrl_0fifo_top_0 aw_fifo_inst
       (.E(\fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_16_out_2 ),
        .Q(wr_rst_i[15]),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[45] ({m_axi_awid_i,m_axi_awaddr_i,m_axi_awlen_i}),
        .\gno_bkp_on_tready.s_axis_tready_i_reg (aw_fifo_inst_n_2),
        .\gpfs.prog_full_i_reg (w_fifo_inst_n_1),
        .\m_axi_awid[0] (\m_axi_awid[0] ),
        .m_axi_awready(m_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_awvalid_i(m_axi_awvalid_i),
        .p_2_out(\fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/p_2_out_0 ),
        .prog_full_i(\tid_fifo_inst/prog_full_i ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'h32)) 
    first_txn_byte_i_1
       (.I0(gvfifo_top_n_61),
        .I1(mcdf_to_awgen_tvalid),
        .I2(awgen_to_mctf_tvalid),
        .O(first_txn_byte_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'h3F2A)) 
    first_txn_i_1
       (.I0(awgen_to_mctf_tvalid),
        .I1(s2mm_to_awgen_payload[10]),
        .I2(mcdf_to_awgen_tvalid),
        .I3(gvfifo_top_n_60),
        .O(first_txn_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'h00CE)) 
    \gfwd_mode.m_valid_i_i_1 
       (.I0(\gs2mm/p_0_out ),
        .I1(s_axis_tvalid),
        .I2(\gs2mm/s_axis_tready_i ),
        .I3(\gs2mm/gno_bkp_on_tready.s2mm_input_rslice/areset_d1 ),
        .O(\gfwd_mode.m_valid_i_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFAA20)) 
    \gfwd_mode.m_valid_i_i_1__0 
       (.I0(\mm2s_inst/m_axis_tvalid_wr_in_i ),
        .I1(m_axis_tready),
        .I2(m_axis_tvalid),
        .I3(\tdest_fifo_inst/empty_fwft_i ),
        .I4(m_axi_rvalid),
        .I5(\mm2s_inst/mm2s_out_reg_slice_inst/areset_d1 ),
        .O(\gfwd_mode.m_valid_i_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h000022F2)) 
    \gfwd_mode.m_valid_i_i_1__1 
       (.I0(\mm2s_inst/m_axis_tvalid_wr_in_i ),
        .I1(\tdest_fifo_inst/empty_fwft_i ),
        .I2(m_axis_tvalid),
        .I3(m_axis_tready),
        .I4(\mm2s_inst/mm2s_out_reg_slice_inst/areset_d1 ),
        .O(\gfwd_mode.m_valid_i_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \gfwd_mode.m_valid_i_i_1__10 
       (.I0(awgen_to_mcpf_payload[3]),
        .I1(awgen_to_mctf_tvalid),
        .I2(gvfifo_top_n_63),
        .O(\gfwd_mode.m_valid_i_i_1__10_n_0 ));
  LUT3 #(
    .INIT(8'h45)) 
    \gfwd_mode.m_valid_i_i_1__11 
       (.I0(\tdest_fifo_inst/prog_full_i ),
        .I1(\argen_inst/ar_mpf_inst/curr_state ),
        .I2(\argen_inst/empty_fwft_i ),
        .O(\gfwd_mode.m_valid_i_i_1__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gfwd_mode.m_valid_i_i_1__2 
       (.I0(awgen_to_mctf_tvalid),
        .I1(\awgen_inst/wdata_rslice2/areset_d1 ),
        .O(\gfwd_mode.m_valid_i_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    \gfwd_mode.m_valid_i_i_1__3 
       (.I0(mcdf_to_awgen_tvalid),
        .I1(awgen_to_mctf_tvalid),
        .I2(\awgen_inst/addr_ready ),
        .I3(\awgen_inst/wdata_rslice2/areset_d1 ),
        .O(\gfwd_mode.m_valid_i_i_1__3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gfwd_mode.m_valid_i_i_1__4 
       (.I0(\gs2mm/valid_s2mm_awg2 ),
        .I1(\gs2mm/gno_bkp_on_tready.s2mm_input_rslice/areset_d1 ),
        .O(\gfwd_mode.m_valid_i_i_1__4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gfwd_mode.m_valid_i_i_1__5 
       (.I0(s_axis_tvalid_wr_in_i),
        .I1(\mcdf_inst/mcf_dfl_rd_inst/mcf2awgen_reg_slice_inst/areset_d1 ),
        .O(\gfwd_mode.m_valid_i_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'h00EA)) 
    \gfwd_mode.m_valid_i_i_1__6 
       (.I0(\gs2mm/payload_s2mm_awg1 ),
        .I1(\gs2mm/s_axis_tready_i ),
        .I2(\gs2mm/p_0_out ),
        .I3(\gs2mm/gno_bkp_on_tready.s2mm_input_rslice/areset_d1 ),
        .O(\gfwd_mode.m_valid_i_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \gfwd_mode.m_valid_i_i_1__7 
       (.I0(\gs2mm/p_0_out ),
        .I1(\gs2mm/s_axis_tready_i ),
        .I2(\mcdf_inst/mcf_dfl_rd_inst/mcf2awgen_reg_slice_inst/areset_d1 ),
        .O(\gfwd_mode.m_valid_i_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \gfwd_mode.m_valid_i_i_1__8 
       (.I0(m_axis_tready),
        .I1(m_axis_tvalid),
        .I2(\mcdf_inst/mcf_dfl_rd_inst/mcf2awgen_reg_slice_inst/areset_d1 ),
        .O(\gfwd_mode.m_valid_i_i_1__8_n_0 ));
  LUT5 #(
    .INIT(32'h47000000)) 
    \gfwd_mode.m_valid_i_i_1__9 
       (.I0(\vfifo_mm2s_channel_empty[1] ),
        .I1(s_axis_tid_arb_i),
        .I2(\vfifo_mm2s_channel_empty[0] ),
        .I3(ar_fifo_inst_n_3),
        .I4(s_axis_tvalid_arb_i),
        .O(\gfwd_mode.m_valid_i_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \gfwd_mode.storage_data1[0]_i_1 
       (.I0(m_axis_tlast[72]),
        .I1(m_axis_tvalid),
        .I2(m_axis_tready),
        .I3(\mcdf_inst/mcf_dfl_rd_inst/mcf2awgen_reg_slice_inst/areset_d1 ),
        .I4(sdp_rd_addr_in_i),
        .O(\gfwd_mode.storage_data1[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \gfwd_mode.storage_data1[0]_i_1__0 
       (.I0(s_axis_tid_arb_i),
        .I1(argen_to_mctf_tvalid),
        .I2(\mctf_inst/mcf_inst/mcf_dfl_rd_inst/mcf2awgen_reg_slice_inst/areset_d1 ),
        .I3(sdp_rd_addr_in_i_0),
        .O(\gfwd_mode.storage_data1[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEFE02000202)) 
    \gfwd_mode.storage_data1[0]_i_1__1 
       (.I0(argen_to_mcpf_payload),
        .I1(\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/mcf2awgen_reg_slice_inst/areset_d1 ),
        .I2(\tdest_fifo_inst/prog_full_i ),
        .I3(\argen_inst/ar_mpf_inst/curr_state ),
        .I4(\argen_inst/empty_fwft_i ),
        .I5(sdp_rd_addr_in_i_1),
        .O(\gfwd_mode.storage_data1[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hEFFFEFEF20002020)) 
    \goreg_dm.dout_i[0]_i_1 
       (.I0(\tid_fifo_inst/dout_i ),
        .I1(\tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/rd_rst_i ),
        .I2(gvfifo_top_n_238),
        .I3(m_axi_bvalid),
        .I4(\tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state ),
        .I5(tid_fifo_dout),
        .O(\goreg_dm.dout_i[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00F70020)) 
    \gpfs.prog_full_i_i_1 
       (.I0(gvfifo_top_n_394),
        .I1(\argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/ram_rd_en_i ),
        .I2(\argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/ram_wr_en_i ),
        .I3(\argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/rst_full_gen_i ),
        .I4(\argen_inst/prog_full_i ),
        .O(\gpfs.prog_full_i_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00FB0002)) 
    \gpfs.prog_full_i_i_1__0 
       (.I0(\tdest_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/ram_wr_en_i ),
        .I1(\tdest_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/ram_rd_en_i ),
        .I2(gvfifo_top_n_411),
        .I3(\tdest_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/rst_full_gen_i ),
        .I4(\tdest_fifo_inst/prog_full_i ),
        .O(\gpfs.prog_full_i_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h45550400)) 
    \gpfs.prog_full_i_i_1__1 
       (.I0(\tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/rst_full_gen_i ),
        .I1(\tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/ram_wr_en_i ),
        .I2(\tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/ram_rd_en_i ),
        .I3(gvfifo_top_n_424),
        .I4(\tid_fifo_inst/prog_full_i ),
        .O(\gpfs.prog_full_i_i_1__1_n_0 ));
  axi_vfifo_ctrl_0axi_vfifo_top gvfifo_top
       (.ADDRD(ADDRD),
        .CO(\gin_reg.wr_pntr_pf_dly_reg[14] ),
        .D({CO,Q}),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (\fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_16_out_1 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 ({m_axi_wlast_i,m_axi_wdata_i}),
        .DI(DI),
        .DIA(DIA),
        .DIB(DIB),
        .DOA(DOA),
        .DOB(DOB),
        .E(E),
        .I126(I126),
        .Q({wr_rst_i[15],wr_rst_i[1]}),
        .Q_reg(tid_fifo_dout),
        .Q_reg_0(Q_reg),
        .Q_reg_1(Q_reg_0),
        .Q_reg_2(gvfifo_top_n_331),
        .Q_reg_3(Q_reg_1),
        .Q_reg_4(Q_reg_2),
        .Q_reg_5(Q_reg_3),
        .Q_reg_6(gvfifo_top_n_428),
        .Q_reg_7(Q_reg_4),
        .Q_reg_8(\gfwd_mode.m_valid_i_i_1__9_n_0 ),
        .S(S),
        .WR_DATA(WR_DATA),
        .aclk(aclk),
        .\active_ch_dly_reg[0][0] (sdp_rd_addr_in_i),
        .\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3 (\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3 ),
        .\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_0 (\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_0 ),
        .addr_ready(\awgen_inst/addr_ready ),
        .ar_address_inc(ar_address_inc),
        .areset_d1(\gs2mm/gno_bkp_on_tready.s2mm_input_rslice/areset_d1 ),
        .areset_d1_0(\mcdf_inst/mcf_dfl_rd_inst/mcf2awgen_reg_slice_inst/areset_d1 ),
        .areset_d1_1(\mctf_inst/mcf_inst/mcf_dfl_rd_inst/mcf2awgen_reg_slice_inst/areset_d1 ),
        .areset_d1_2(\mcpf_inst/mcf_inst/mcf_dfl_rd_inst/mcf2awgen_reg_slice_inst/areset_d1 ),
        .areset_d1_3(\awgen_inst/wdata_rslice2/areset_d1 ),
        .areset_d1_8(\mm2s_inst/mm2s_out_reg_slice_inst/areset_d1 ),
        .\aw_id_r_reg[0] (\aw_id_r_reg[0] ),
        .awgen_to_mcpf_tvalid(awgen_to_mcpf_tvalid),
        .awgen_to_mctf_tvalid(awgen_to_mctf_tvalid),
        .\burst_count_reg[5] (gvfifo_top_n_61),
        .curr_state(\argen_inst/ar_mpf_inst/curr_state ),
        .dout_i(\tid_fifo_inst/dout_i ),
        .empty_fwft_i(\argen_inst/empty_fwft_i ),
        .empty_fwft_i_12(\tid_fifo_inst/empty_fwft_i ),
        .empty_fwft_i_7(\tdest_fifo_inst/empty_fwft_i ),
        .empty_fwft_i_reg({gvfifo_top_n_238,\tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state }),
        .empty_fwft_i_reg_0(Q_i_1_n_0),
        .empty_fwft_i_reg_1(Q_i_1__0_n_0),
        .\end_of_txn_reg[0] (\gfwd_mode.m_valid_i_i_1__6_n_0 ),
        .first_txn_byte_reg(first_txn_byte_i_1_n_0),
        .\gcc0.gc0.count_d1_reg[3] (\fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_16_out_2 ),
        .\gcc0.gc0.count_d1_reg[3]_0 (\fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_16_out ),
        .\gcc0.gc0.count_d1_reg[5] (\gcc0.gc0.count_d1_reg[5] ),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] (\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ),
        .\gfwd_mode.areset_d1_reg (\gfwd_mode.m_valid_i_i_1__2_n_0 ),
        .\gfwd_mode.m_valid_i_reg (\gfwd_mode.m_valid_i_i_1_n_0 ),
        .\gfwd_mode.m_valid_i_reg_0 (\gfwd_mode.m_valid_i_i_1__4_n_0 ),
        .\gfwd_mode.m_valid_i_reg_1 (\gfwd_mode.m_valid_i_i_1__7_n_0 ),
        .\gfwd_mode.m_valid_i_reg_2 (\gfwd_mode.m_valid_i_i_1__5_n_0 ),
        .\gfwd_mode.m_valid_i_reg_3 (\gfwd_mode.m_valid_i_i_1__8_n_0 ),
        .\gfwd_mode.m_valid_i_reg_4 (\gfwd_mode.m_valid_i_i_1__3_n_0 ),
        .\gfwd_mode.m_valid_i_reg_5 (valid_pkt_chk_i_1_n_0),
        .\gfwd_mode.m_valid_i_reg_6 (\gfwd_mode.m_valid_i_i_1__0_n_0 ),
        .\gfwd_mode.m_valid_i_reg_7 (\gfwd_mode.m_valid_i_i_1__1_n_0 ),
        .\gfwd_mode.storage_data1_reg[0] (sdp_rd_addr_in_i_0),
        .\gfwd_mode.storage_data1_reg[0]_0 (sdp_rd_addr_in_i_1),
        .\gfwd_mode.storage_data1_reg[0]_1 (argen_to_mcpf_payload),
        .\gfwd_mode.storage_data1_reg[0]_10 (\tid_r[0]_i_1_n_0 ),
        .\gfwd_mode.storage_data1_reg[0]_11 (\tdest_r[0]_i_1_n_0 ),
        .\gfwd_mode.storage_data1_reg[0]_12 (\gfwd_mode.storage_data1_reg[0]_5 ),
        .\gfwd_mode.storage_data1_reg[0]_13 (\gfwd_mode.storage_data1_reg[0]_6 ),
        .\gfwd_mode.storage_data1_reg[0]_14 (\gfwd_mode.storage_data1_reg[0]_7 ),
        .\gfwd_mode.storage_data1_reg[0]_15 (\gfwd_mode.storage_data1_reg[0]_8 ),
        .\gfwd_mode.storage_data1_reg[0]_16 (\gfwd_mode.storage_data1_reg[0]_9 ),
        .\gfwd_mode.storage_data1_reg[0]_17 (\gfwd_mode.storage_data1_reg[0]_10 ),
        .\gfwd_mode.storage_data1_reg[0]_18 (\gfwd_mode.storage_data1_reg[0]_11 ),
        .\gfwd_mode.storage_data1_reg[0]_19 (\gfwd_mode.storage_data1_reg[0]_12 ),
        .\gfwd_mode.storage_data1_reg[0]_2 (s2mm_to_mcdf_payload),
        .\gfwd_mode.storage_data1_reg[0]_20 (\gfwd_mode.storage_data1_reg[0]_13 ),
        .\gfwd_mode.storage_data1_reg[0]_21 (\gfwd_mode.storage_data1_reg[0]_14 ),
        .\gfwd_mode.storage_data1_reg[0]_22 (\gfwd_mode.storage_data1_reg[0]_15 ),
        .\gfwd_mode.storage_data1_reg[0]_23 (\gfwd_mode.storage_data1_reg[0]_16 ),
        .\gfwd_mode.storage_data1_reg[0]_24 (\gfwd_mode.storage_data1_reg[0]_17 ),
        .\gfwd_mode.storage_data1_reg[0]_25 (\gfwd_mode.storage_data1_reg[0]_18 ),
        .\gfwd_mode.storage_data1_reg[0]_26 (\gfwd_mode.storage_data1_reg[0]_19 ),
        .\gfwd_mode.storage_data1_reg[0]_27 (\gfwd_mode.storage_data1_reg[0]_20 ),
        .\gfwd_mode.storage_data1_reg[0]_28 (\gfwd_mode.storage_data1_reg[0]_21 ),
        .\gfwd_mode.storage_data1_reg[0]_29 (\gfwd_mode.storage_data1_reg[0]_22 ),
        .\gfwd_mode.storage_data1_reg[0]_3 (argen_to_mctf_tvalid),
        .\gfwd_mode.storage_data1_reg[0]_30 (\gfwd_mode.storage_data1_reg[0]_23 ),
        .\gfwd_mode.storage_data1_reg[0]_4 (\gfwd_mode.storage_data1_reg[0] ),
        .\gfwd_mode.storage_data1_reg[0]_5 (\gfwd_mode.storage_data1_reg[0]_0 ),
        .\gfwd_mode.storage_data1_reg[0]_6 (\gfwd_mode.storage_data1_reg[0]_1 ),
        .\gfwd_mode.storage_data1_reg[0]_7 (\gfwd_mode.storage_data1_reg[0]_2 ),
        .\gfwd_mode.storage_data1_reg[0]_8 (\gfwd_mode.storage_data1_reg[0]_3 ),
        .\gfwd_mode.storage_data1_reg[0]_9 (\gfwd_mode.storage_data1_reg[0]_4 ),
        .\gfwd_mode.storage_data1_reg[10] (first_txn_i_1_n_0),
        .\gfwd_mode.storage_data1_reg[10]_0 (valid_pkt_r_i_1_n_0),
        .\gfwd_mode.storage_data1_reg[13] ({awgen_to_mcpf_payload[13],awgen_to_mcpf_payload[3],D[1],awgen_to_mcpf_payload[1],D[0]}),
        .\gfwd_mode.storage_data1_reg[14] (ram_init_done_i_5),
        .\gfwd_mode.storage_data1_reg[14]_0 (ram_init_done_i_7),
        .\gfwd_mode.storage_data1_reg[26] (ram_init_done_i_6),
        .\gfwd_mode.storage_data1_reg[28] (ram_init_done_i_4),
        .\gfwd_mode.storage_data1_reg[2] (gvfifo_top_n_63),
        .\gfwd_mode.storage_data1_reg[72] (\gfwd_mode.storage_data1[0]_i_1_n_0 ),
        .\gfwd_mode.storage_data1_reg[9] (\tuser_r[0]_i_1_n_0 ),
        .\gfwd_rev.state_reg[1] (s_axis_tvalid_arb_i),
        .\gfwd_rev.storage_data1_reg[0] (s_axis_tid_arb_i),
        .\gfwd_rev.storage_data1_reg[0]_0 (\gfwd_mode.storage_data1[0]_i_1__0_n_0 ),
        .\gfwd_rev.storage_data1_reg[0]_1 (\gfwd_rev.storage_data1_reg[0] ),
        .\gfwd_rev.storage_data1_reg[0]_2 (\gfwd_rev.storage_data1_reg[0]_0 ),
        .\gfwd_rev.storage_data1_reg[0]_3 (\gfwd_rev.storage_data1_reg[0]_1 ),
        .\gin_reg.rd_pntr_pf_dly_reg[0] (ram_init_done_i_2),
        .\gin_reg.rd_pntr_pf_dly_reg[0]_0 (\gin_reg.rd_pntr_pf_dly_reg[0] ),
        .\gin_reg.rd_pntr_pf_dly_reg[13] (\gin_reg.rd_pntr_pf_dly_reg[13] ),
        .\gin_reg.rd_pntr_pf_dly_reg[13]_0 (\gin_reg.rd_pntr_pf_dly_reg[13]_0 ),
        .\gin_reg.rd_pntr_pf_dly_reg[14] (\gin_reg.rd_pntr_pf_dly_reg[14] ),
        .\gin_reg.rd_pntr_pf_dly_reg[14]_0 (\gin_reg.rd_pntr_pf_dly_reg[14]_0 ),
        .\gin_reg.rd_pntr_pf_dly_reg[14]_1 (\gin_reg.rd_pntr_pf_dly_reg[14]_1 ),
        .\gin_reg.rd_pntr_pf_dly_reg[14]_2 (\gin_reg.rd_pntr_pf_dly_reg[14]_2 ),
        .\gin_reg.rd_pntr_pf_dly_reg[15] (\gin_reg.rd_pntr_pf_dly_reg[15] ),
        .\gin_reg.rd_pntr_pf_dly_reg[15]_0 (\gin_reg.rd_pntr_pf_dly_reg[15]_0 ),
        .\gin_reg.rd_pntr_pf_dly_reg[1] (\gin_reg.rd_pntr_pf_dly_reg[1] ),
        .\gin_reg.rd_pntr_pf_dly_reg[1]_0 (\gin_reg.rd_pntr_pf_dly_reg[1]_0 ),
        .\gin_reg.rd_pntr_pf_dly_reg[9] (s_axis_tvalid_wr_in_i_3),
        .\gin_reg.wr_pntr_pf_dly_reg[13] (\gin_reg.wr_pntr_pf_dly_reg[13] ),
        .\gin_reg.wr_pntr_pf_dly_reg[13]_0 (\gin_reg.wr_pntr_pf_dly_reg[13]_0 ),
        .\gin_reg.wr_pntr_pf_dly_reg[14] (\gin_reg.wr_pntr_pf_dly_reg[14]_0 ),
        .\gin_reg.wr_pntr_pf_dly_reg[15] (\gin_reg.wr_pntr_pf_dly_reg[15] ),
        .\gin_reg.wr_pntr_pf_dly_reg[15]_0 (\gin_reg.wr_pntr_pf_dly_reg[15]_0 ),
        .\gin_reg.wr_pntr_pf_dly_reg[1] (\gin_reg.wr_pntr_pf_dly_reg[1] ),
        .\gin_reg.wr_pntr_pf_dly_reg[1]_0 (\gin_reg.wr_pntr_pf_dly_reg[1]_0 ),
        .\gin_reg.wr_pntr_roll_over_dly_reg (\gin_reg.wr_pntr_roll_over_dly_reg ),
        .\goreg_dm.dout_i_reg[0] (\tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/rd_rst_i ),
        .\goreg_dm.dout_i_reg[0]_0 (\gfwd_mode.storage_data1[0]_i_1__1_n_0 ),
        .\goreg_dm.dout_i_reg[0]_1 (\goreg_dm.dout_i_reg[0] ),
        .\gpfs.prog_full_i_reg (gvfifo_top_n_394),
        .\gpfs.prog_full_i_reg_0 (gvfifo_top_n_411),
        .\gpfs.prog_full_i_reg_1 (gvfifo_top_n_424),
        .\gpfs.prog_full_i_reg_2 (aw_fifo_inst_n_2),
        .\gpfs.prog_full_i_reg_3 (\gfwd_mode.m_valid_i_i_1__11_n_0 ),
        .\gpfs.prog_full_i_reg_4 (ar_fifo_inst_n_1),
        .\gpfs.prog_full_i_reg_5 (ar_fifo_inst_n_3),
        .\gpr1.dout_i_reg[0] (\gpr1.dout_i_reg[0] ),
        .\gpr1.dout_i_reg[0]_0 (\gpr1.dout_i_reg[0]_0 ),
        .\gpr1.dout_i_reg[0]_1 (\goreg_dm.dout_i[0]_i_1_n_0 ),
        .\gpr1.dout_i_reg[1] (\gpr1.dout_i_reg[1] ),
        .\gpr1.dout_i_reg[37] (\gpr1.dout_i_reg[37] ),
        .\gpr1.dout_i_reg[37]_0 ({m_axi_awid_i,m_axi_awaddr_i,m_axi_awlen_i,\m_axi_awsize[1] }),
        .\gpr1.dout_i_reg[6] (\gpr1.dout_i_reg[6] ),
        .\gpr1.dout_i_reg[7] (\gpr1.dout_i_reg[7] ),
        .\gptr_mcdf.gch_idle.active_ch_valid_dly_reg[0] (s_axis_tvalid_wr_in_i),
        .\greg.ram_rd_en_i_reg (\gpfs.prog_full_i_i_1_n_0 ),
        .\greg.ram_wr_en_i_reg (\gpfs.prog_full_i_i_1__0_n_0 ),
        .\grstd1.grst_full.grst_f.rst_d3_reg (\gpfs.prog_full_i_i_1__1_n_0 ),
        .\gstage1.q_dly_reg[1] (ram_init_done_i),
        .\gstage1.q_dly_reg[1]_0 (\gstage1.q_dly_reg[1] ),
        .\gstage1.q_dly_reg[31] (\gstage1.q_dly_reg[31] ),
        .m_axi_arvalid_i(m_axi_arvalid_i),
        .m_axi_awvalid_i(m_axi_awvalid_i),
        .m_axi_bready(m_axi_bready),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_rdata(m_axi_rdata),
        .m_axi_rready(m_axi_rready),
        .m_axi_rvalid(m_axi_rvalid),
        .m_axi_wvalid_i(m_axi_wvalid_i),
        .m_axis_tlast(m_axis_tlast),
        .m_axis_tready(m_axis_tready),
        .m_axis_tvalid(m_axis_tvalid),
        .m_axis_tvalid_wr_in_i(\mm2s_inst/m_axis_tvalid_wr_in_i ),
        .mcdf_to_awgen_tvalid(mcdf_to_awgen_tvalid),
        .mem_init_done(\argen_inst/ar_txn_inst/mem_init_done ),
        .mem_init_done_reg(mem_init_done),
        .mem_init_done_reg_0(\reset_addr[0]_i_1_n_0 ),
        .mem_init_done_reg_1(\reset_addr[0]_i_1__0_n_0 ),
        .\no_of_bytes_reg[3] ({s2mm_to_awgen_payload[11:9],s2mm_to_awgen_payload[0]}),
        .p_0_in0_out(p_0_in0_out),
        .p_0_out(p_0_out),
        .p_0_out_13(\gs2mm/p_0_out ),
        .p_2_out(\fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/p_2_out_0 ),
        .p_2_out_17(\fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/p_2_out_3 ),
        .p_2_out_18(\fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/p_2_out ),
        .\packet_cnt_reg[5] (gvfifo_top_n_60),
        .payload_s2mm_awg1(\gs2mm/payload_s2mm_awg1 ),
        .pntr_rchd_end_addr1(pntr_rchd_end_addr1),
        .pntr_roll_over_reg(pntr_roll_over_reg),
        .pntr_roll_over_reg_12(pntr_roll_over_reg_12),
        .pntr_roll_over_reg_13(pntr_roll_over_reg_13),
        .pntr_roll_over_reg_14(pntr_roll_over_reg_14),
        .pntr_roll_over_reg_15(pntr_roll_over_reg_15),
        .pntr_roll_over_reg_16(pntr_roll_over_reg_16),
        .prog_full_i(\argen_inst/prog_full_i ),
        .prog_full_i_15(\tdest_fifo_inst/prog_full_i ),
        .prog_full_i_16(\tid_fifo_inst/prog_full_i ),
        .ram_rd_en_i(\argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/ram_rd_en_i ),
        .ram_rd_en_i_10(\tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/ram_rd_en_i ),
        .ram_rd_en_i_5(\tdest_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/ram_rd_en_i ),
        .ram_wr_en_i(\argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/ram_wr_en_i ),
        .ram_wr_en_i_11(\tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/ram_wr_en_i ),
        .ram_wr_en_i_6(\tdest_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/ram_wr_en_i ),
        .rd_data_mm2s_gcnt(rd_data_mm2s_gcnt),
        .reset_addr(\garb/reset_addr ),
        .reset_addr_14(\argen_inst/ar_txn_inst/reset_addr ),
        .\reset_addr_reg[0] (mem_init_done_i_1_n_0),
        .\reset_addr_reg[0]_0 (mem_init_done_i_1__0_n_0),
        .rst_full_gen_i(\argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/rst_full_gen_i ),
        .rst_full_gen_i_4(\tdest_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/rst_full_gen_i ),
        .rst_full_gen_i_9(\tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/rst_full_gen_i ),
        .\s_axis_tid[0] (\s_axis_tid[0] ),
        .s_axis_tready(s_axis_tready),
        .s_axis_tready_i(\gs2mm/s_axis_tready_i ),
        .s_axis_tvalid(s_axis_tvalid),
        .sdpo_int(sdpo_int),
        .tid_r(\gs2mm/tid_r ),
        .tstart_reg(tstart_i_1_n_0),
        .valid_pkt_r_reg(\gfwd_mode.m_valid_i_i_1__10_n_0 ),
        .valid_s2mm_awg2(\gs2mm/valid_s2mm_awg2 ),
        .vfifo_idle(vfifo_idle),
        .\vfifo_mm2s_channel_empty[0] (\vfifo_mm2s_channel_empty[0] ),
        .\vfifo_mm2s_channel_empty[1] (\vfifo_mm2s_channel_empty[1] ),
        .vfifo_mm2s_channel_full(vfifo_mm2s_channel_full),
        .vfifo_s2mm_channel_full(vfifo_s2mm_channel_full),
        .we_ar_txn(we_ar_txn),
        .we_arcnt(we_arcnt),
        .we_bcnt(we_bcnt),
        .we_int(we_int),
        .we_int_10(we_int_10),
        .we_int_11(we_int_11),
        .we_int_8(we_int_8),
        .we_int_9(we_int_9),
        .wr_addr_arcnt(wr_addr_arcnt),
        .wr_addr_bcnt(wr_addr_bcnt),
        .wr_addr_int(wr_addr_int));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT2 #(
    .INIT(4'hE)) 
    mem_init_done_i_1
       (.I0(\garb/reset_addr ),
        .I1(mem_init_done),
        .O(mem_init_done_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT2 #(
    .INIT(4'hE)) 
    mem_init_done_i_1__0
       (.I0(\argen_inst/ar_txn_inst/reset_addr ),
        .I1(\argen_inst/ar_txn_inst/mem_init_done ),
        .O(mem_init_done_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \reset_addr[0]_i_1 
       (.I0(mem_init_done),
        .I1(\garb/reset_addr ),
        .O(\reset_addr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \reset_addr[0]_i_1__0 
       (.I0(\argen_inst/ar_txn_inst/mem_init_done ),
        .I1(\argen_inst/ar_txn_inst/reset_addr ),
        .O(\reset_addr[0]_i_1__0_n_0 ));
  axi_vfifo_ctrl_0vfifo_reset_blk rstblk
       (.Q({wr_rst_i[15],wr_rst_i[1]}),
        .aclk(aclk),
        .aresetn(aresetn));
  LUT5 #(
    .INIT(32'hBBBF8880)) 
    \tdest_r[0]_i_1 
       (.I0(s2mm_to_awgen_payload[0]),
        .I1(mcdf_to_awgen_tvalid),
        .I2(awgen_to_mctf_tvalid),
        .I3(s2mm_to_awgen_payload[11]),
        .I4(D[1]),
        .O(\tdest_r[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \tid_r[0]_i_1 
       (.I0(s2mm_to_mcdf_payload),
        .I1(\gs2mm/p_0_out ),
        .I2(\gs2mm/s_axis_tready_i ),
        .I3(\gs2mm/tid_r ),
        .O(\tid_r[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF444)) 
    tstart_i_1
       (.I0(awgen_to_mcpf_tvalid),
        .I1(awgen_to_mcpf_payload[13]),
        .I2(mcdf_to_awgen_tvalid),
        .I3(s2mm_to_awgen_payload[11]),
        .I4(wr_rst_i[15]),
        .O(tstart_i_1_n_0));
  LUT5 #(
    .INIT(32'hBBBF8880)) 
    \tuser_r[0]_i_1 
       (.I0(s2mm_to_awgen_payload[9]),
        .I1(mcdf_to_awgen_tvalid),
        .I2(awgen_to_mctf_tvalid),
        .I3(s2mm_to_awgen_payload[11]),
        .I4(awgen_to_mcpf_payload[1]),
        .O(\tuser_r[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'hABAA)) 
    valid_pkt_chk_i_1
       (.I0(mcdf_to_awgen_tvalid),
        .I1(awgen_to_mcpf_payload[3]),
        .I2(awgen_to_mctf_tvalid),
        .I3(gvfifo_top_n_63),
        .O(valid_pkt_chk_i_1_n_0));
  LUT4 #(
    .INIT(16'h88B8)) 
    valid_pkt_r_i_1
       (.I0(s2mm_to_awgen_payload[10]),
        .I1(mcdf_to_awgen_tvalid),
        .I2(awgen_to_mcpf_payload[3]),
        .I3(gvfifo_top_n_63),
        .O(valid_pkt_r_i_1_n_0));
  axi_vfifo_ctrl_0fifo_top__parameterized0 w_fifo_inst
       (.E(\fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_16_out_1 ),
        .Q(wr_rst_i[15]),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[65] ({m_axi_wlast_i,m_axi_wdata_i}),
        .\gpfs.prog_full_i_reg (w_fifo_inst_n_1),
        .\m_axi_wdata[63] (\m_axi_wdata[63] ),
        .m_axi_wready(m_axi_wready),
        .m_axi_wvalid(m_axi_wvalid),
        .m_axi_wvalid_i(m_axi_wvalid_i),
        .p_2_out(\fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/p_2_out_3 ));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_9_wr_pf_ss" *) 
module axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9_wr_pf_ss
   (A,
    \gclr.prog_full_i_reg ,
    p_0_out,
    \gclr.prog_full_i_reg_0 ,
    aclk,
    Q,
    \gfwd_mode.storage_data1_reg[0] ,
    pntr_roll_over,
    CHANNEL_DEPTH,
    \diff_pntr_reg[9]_0 ,
    D,
    \gfwd_mode.storage_data1_reg[0]_0 );
  output [0:0]A;
  output \gclr.prog_full_i_reg ;
  output p_0_out;
  output [0:0]\gclr.prog_full_i_reg_0 ;
  input aclk;
  input [1:0]Q;
  input \gfwd_mode.storage_data1_reg[0] ;
  input pntr_roll_over;
  input [0:0]CHANNEL_DEPTH;
  input [0:0]\diff_pntr_reg[9]_0 ;
  input [12:0]D;
  input [12:0]\gfwd_mode.storage_data1_reg[0]_0 ;

  wire [0:0]A;
  wire [0:0]CHANNEL_DEPTH;
  wire [12:0]D;
  wire [1:0]Q;
  wire aclk;
  wire [12:0]ch_depth_minus_rd_m_wr;
  wire [12:0]diff_pntr;
  wire \diff_pntr[0]_i_1_n_0 ;
  wire \diff_pntr[10]_i_1_n_0 ;
  wire \diff_pntr[11]_i_1_n_0 ;
  wire \diff_pntr[12]_i_1_n_0 ;
  wire \diff_pntr[1]_i_1_n_0 ;
  wire \diff_pntr[2]_i_1_n_0 ;
  wire \diff_pntr[3]_i_1_n_0 ;
  wire \diff_pntr[4]_i_1_n_0 ;
  wire \diff_pntr[5]_i_1_n_0 ;
  wire \diff_pntr[6]_i_1_n_0 ;
  wire \diff_pntr[7]_i_1_n_0 ;
  wire \diff_pntr[8]_i_1_n_0 ;
  wire \diff_pntr[9]_i_1_n_0 ;
  wire [0:0]\diff_pntr_reg[9]_0 ;
  wire \gclr.prog_full_i_reg ;
  wire [0:0]\gclr.prog_full_i_reg_0 ;
  wire geqOp;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire [12:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  wire \gin_reg.rd_pntr_roll_over_dly_reg_n_0 ;
  wire \gset.prog_full_i_i_10_n_0 ;
  wire \gset.prog_full_i_i_11_n_0 ;
  wire \gset.prog_full_i_i_12_n_0 ;
  wire \gset.prog_full_i_i_13_n_0 ;
  wire \gset.prog_full_i_i_14_n_0 ;
  wire \gset.prog_full_i_i_15_n_0 ;
  wire \gset.prog_full_i_i_3_n_0 ;
  wire \gset.prog_full_i_i_4_n_0 ;
  wire \gset.prog_full_i_i_5__1_n_0 ;
  wire \gset.prog_full_i_i_6_n_0 ;
  wire \gset.prog_full_i_i_7_n_0 ;
  wire \gset.prog_full_i_i_8_n_0 ;
  wire \gset.prog_full_i_i_9_n_0 ;
  wire \gset.prog_full_i_reg_i_1_n_2 ;
  wire \gset.prog_full_i_reg_i_1_n_3 ;
  wire \gset.prog_full_i_reg_i_2_n_0 ;
  wire \gset.prog_full_i_reg_i_2_n_1 ;
  wire \gset.prog_full_i_reg_i_2_n_2 ;
  wire \gset.prog_full_i_reg_i_2_n_3 ;
  wire p_0_out;
  wire [9:9]\pf_thresh_dly_reg[0]_0 ;
  wire [9:9]\pf_thresh_dly_reg[1]_1 ;
  wire pntr_roll_over;
  wire [12:0]rd_pntr_minus_wr_pntr;
  wire [12:0]rd_pntr_pf_dly;
  wire rd_pntr_roll_over_d1;
  wire rd_pntr_roll_over_d2;
  wire [12:0]s;
  wire [12:0]wr_minus_rd_dly;
  wire [12:0]wr_pntr_pf_dly;
  wire wr_pntr_roll_over_d1;
  wire wr_pntr_roll_over_d2;
  wire wr_pntr_roll_over_dly;
  wire [3:3]\NLW_gset.prog_full_i_reg_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_gset.prog_full_i_reg_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_gset.prog_full_i_reg_i_2_O_UNCONNECTED ;

  axi_vfifo_ctrl_0c_addsub_v12_0_8 ch_dpth_rd_wr
       (.A(A),
        .Q(Q[1]),
        .S(ch_depth_minus_rd_m_wr),
        .aclk(aclk),
        .i_primitive(rd_pntr_minus_wr_pntr));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[0]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[0]),
        .I1(wr_minus_rd_dly[0]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[10]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[10]),
        .I1(wr_minus_rd_dly[10]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[11]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[11]),
        .I1(wr_minus_rd_dly[11]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[12]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[12]),
        .I1(wr_minus_rd_dly[12]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[1]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[1]),
        .I1(wr_minus_rd_dly[1]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[2]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[2]),
        .I1(wr_minus_rd_dly[2]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[3]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[3]),
        .I1(wr_minus_rd_dly[3]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[4]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[4]),
        .I1(wr_minus_rd_dly[4]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[5]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[5]),
        .I1(wr_minus_rd_dly[5]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[6]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[6]),
        .I1(wr_minus_rd_dly[6]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[7]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[7]),
        .I1(wr_minus_rd_dly[7]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[8]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[8]),
        .I1(wr_minus_rd_dly[8]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[9]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[9]),
        .I1(wr_minus_rd_dly[9]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[0]_i_1_n_0 ),
        .Q(diff_pntr[0]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[10]_i_1_n_0 ),
        .Q(diff_pntr[10]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[11]_i_1_n_0 ),
        .Q(diff_pntr[11]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[12]_i_1_n_0 ),
        .Q(diff_pntr[12]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[1]_i_1_n_0 ),
        .Q(diff_pntr[1]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[2]_i_1_n_0 ),
        .Q(diff_pntr[2]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[3]_i_1_n_0 ),
        .Q(diff_pntr[3]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[4]_i_1_n_0 ),
        .Q(diff_pntr[4]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[5]_i_1_n_0 ),
        .Q(diff_pntr[5]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[6]_i_1_n_0 ),
        .Q(diff_pntr[6]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[7]_i_1_n_0 ),
        .Q(diff_pntr[7]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[8]_i_1_n_0 ),
        .Q(diff_pntr[8]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[9]_i_1_n_0 ),
        .Q(diff_pntr[9]),
        .R(Q[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \gclr.prog_full_i_i_3__1 
       (.I0(\gclr.prog_full_i_reg ),
        .I1(\diff_pntr_reg[9]_0 ),
        .O(\gclr.prog_full_i_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.channel_depth_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(CHANNEL_DEPTH),
        .Q(A),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [0]),
        .Q(rd_pntr_pf_dly[0]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [10]),
        .Q(rd_pntr_pf_dly[10]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [11]),
        .Q(rd_pntr_pf_dly[11]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [12]),
        .Q(rd_pntr_pf_dly[12]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [1]),
        .Q(rd_pntr_pf_dly[1]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [2]),
        .Q(rd_pntr_pf_dly[2]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [3]),
        .Q(rd_pntr_pf_dly[3]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [4]),
        .Q(rd_pntr_pf_dly[4]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [5]),
        .Q(rd_pntr_pf_dly[5]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [6]),
        .Q(rd_pntr_pf_dly[6]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [7]),
        .Q(rd_pntr_pf_dly[7]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [8]),
        .Q(rd_pntr_pf_dly[8]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [9]),
        .Q(rd_pntr_pf_dly[9]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_roll_over_dly_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] ),
        .Q(\gin_reg.rd_pntr_roll_over_dly_reg_n_0 ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(wr_pntr_pf_dly[0]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[10]),
        .Q(wr_pntr_pf_dly[10]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[11]),
        .Q(wr_pntr_pf_dly[11]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[12]),
        .Q(wr_pntr_pf_dly[12]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(wr_pntr_pf_dly[1]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[2]),
        .Q(wr_pntr_pf_dly[2]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[3]),
        .Q(wr_pntr_pf_dly[3]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[4]),
        .Q(wr_pntr_pf_dly[4]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[5]),
        .Q(wr_pntr_pf_dly[5]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[6]),
        .Q(wr_pntr_pf_dly[6]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[7]),
        .Q(wr_pntr_pf_dly[7]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[8]),
        .Q(wr_pntr_pf_dly[8]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[9]),
        .Q(wr_pntr_pf_dly[9]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_roll_over_dly_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(pntr_roll_over),
        .Q(wr_pntr_roll_over_dly),
        .R(Q[1]));
  LUT2 #(
    .INIT(4'hE)) 
    \gset.prog_full_i_i_10 
       (.I0(diff_pntr[2]),
        .I1(diff_pntr[3]),
        .O(\gset.prog_full_i_i_10_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \gset.prog_full_i_i_11 
       (.I0(diff_pntr[0]),
        .I1(diff_pntr[1]),
        .O(\gset.prog_full_i_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \gset.prog_full_i_i_12 
       (.I0(diff_pntr[6]),
        .I1(diff_pntr[7]),
        .O(\gset.prog_full_i_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \gset.prog_full_i_i_13 
       (.I0(diff_pntr[4]),
        .I1(diff_pntr[5]),
        .O(\gset.prog_full_i_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \gset.prog_full_i_i_14 
       (.I0(diff_pntr[2]),
        .I1(diff_pntr[3]),
        .O(\gset.prog_full_i_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \gset.prog_full_i_i_15 
       (.I0(diff_pntr[0]),
        .I1(diff_pntr[1]),
        .O(\gset.prog_full_i_i_15_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \gset.prog_full_i_i_3 
       (.I0(diff_pntr[10]),
        .I1(diff_pntr[11]),
        .O(\gset.prog_full_i_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB2)) 
    \gset.prog_full_i_i_4 
       (.I0(diff_pntr[8]),
        .I1(\gclr.prog_full_i_reg ),
        .I2(diff_pntr[9]),
        .O(\gset.prog_full_i_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gset.prog_full_i_i_5__1 
       (.I0(diff_pntr[12]),
        .O(\gset.prog_full_i_i_5__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \gset.prog_full_i_i_6 
       (.I0(diff_pntr[10]),
        .I1(diff_pntr[11]),
        .O(\gset.prog_full_i_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h41)) 
    \gset.prog_full_i_i_7 
       (.I0(diff_pntr[8]),
        .I1(diff_pntr[9]),
        .I2(\gclr.prog_full_i_reg ),
        .O(\gset.prog_full_i_i_7_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \gset.prog_full_i_i_8 
       (.I0(diff_pntr[6]),
        .I1(diff_pntr[7]),
        .O(\gset.prog_full_i_i_8_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \gset.prog_full_i_i_9 
       (.I0(diff_pntr[4]),
        .I1(diff_pntr[5]),
        .O(\gset.prog_full_i_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gset.prog_full_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(geqOp),
        .Q(p_0_out),
        .R(Q[1]));
  CARRY4 \gset.prog_full_i_reg_i_1 
       (.CI(\gset.prog_full_i_reg_i_2_n_0 ),
        .CO({\NLW_gset.prog_full_i_reg_i_1_CO_UNCONNECTED [3],geqOp,\gset.prog_full_i_reg_i_1_n_2 ,\gset.prog_full_i_reg_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,diff_pntr[12],\gset.prog_full_i_i_3_n_0 ,\gset.prog_full_i_i_4_n_0 }),
        .O(\NLW_gset.prog_full_i_reg_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,\gset.prog_full_i_i_5__1_n_0 ,\gset.prog_full_i_i_6_n_0 ,\gset.prog_full_i_i_7_n_0 }));
  CARRY4 \gset.prog_full_i_reg_i_2 
       (.CI(1'b0),
        .CO({\gset.prog_full_i_reg_i_2_n_0 ,\gset.prog_full_i_reg_i_2_n_1 ,\gset.prog_full_i_reg_i_2_n_2 ,\gset.prog_full_i_reg_i_2_n_3 }),
        .CYINIT(1'b1),
        .DI({\gset.prog_full_i_i_8_n_0 ,\gset.prog_full_i_i_9_n_0 ,\gset.prog_full_i_i_10_n_0 ,\gset.prog_full_i_i_11_n_0 }),
        .O(\NLW_gset.prog_full_i_reg_i_2_O_UNCONNECTED [3:0]),
        .S({\gset.prog_full_i_i_12_n_0 ,\gset.prog_full_i_i_13_n_0 ,\gset.prog_full_i_i_14_n_0 ,\gset.prog_full_i_i_15_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \pf_thresh_dly_reg[0][9] 
       (.C(aclk),
        .CE(1'b1),
        .D(CHANNEL_DEPTH),
        .Q(\pf_thresh_dly_reg[0]_0 ),
        .R(Q[0]));
  FDRE #(
    .INIT(1'b0)) 
    \pf_thresh_dly_reg[1][9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg[0]_0 ),
        .Q(\pf_thresh_dly_reg[1]_1 ),
        .R(Q[0]));
  FDRE #(
    .INIT(1'b0)) 
    \pf_thresh_dly_reg[2][9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg[1]_1 ),
        .Q(\gclr.prog_full_i_reg ),
        .R(Q[0]));
  axi_vfifo_ctrl_0c_addsub_v12_0_8_47 rd_minus_wr
       (.Q(rd_pntr_pf_dly),
        .S(rd_pntr_minus_wr_pntr),
        .aclk(aclk),
        .\gin_reg.wr_pntr_pf_dly_reg[12] (wr_pntr_pf_dly),
        .\wr_rst_reg_reg[15] (Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    rd_pntr_roll_over_d1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.rd_pntr_roll_over_dly_reg_n_0 ),
        .Q(rd_pntr_roll_over_d1),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    rd_pntr_roll_over_d2_reg
       (.C(aclk),
        .CE(1'b1),
        .D(rd_pntr_roll_over_d1),
        .Q(rd_pntr_roll_over_d2),
        .R(Q[1]));
  axi_vfifo_ctrl_0c_addsub_v12_0_8_48 wr_minus_rd
       (.D(s),
        .Q(wr_pntr_pf_dly),
        .aclk(aclk),
        .\gin_reg.rd_pntr_pf_dly_reg[12] (rd_pntr_pf_dly),
        .\wr_rst_reg_reg[15] (Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[0]),
        .Q(wr_minus_rd_dly[0]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[10]),
        .Q(wr_minus_rd_dly[10]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[11]),
        .Q(wr_minus_rd_dly[11]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[12]),
        .Q(wr_minus_rd_dly[12]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[1]),
        .Q(wr_minus_rd_dly[1]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[2]),
        .Q(wr_minus_rd_dly[2]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[3]),
        .Q(wr_minus_rd_dly[3]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[4]),
        .Q(wr_minus_rd_dly[4]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[5]),
        .Q(wr_minus_rd_dly[5]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[6]),
        .Q(wr_minus_rd_dly[6]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[7]),
        .Q(wr_minus_rd_dly[7]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[8]),
        .Q(wr_minus_rd_dly[8]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[9]),
        .Q(wr_minus_rd_dly[9]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    wr_pntr_roll_over_d1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(wr_pntr_roll_over_dly),
        .Q(wr_pntr_roll_over_d1),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    wr_pntr_roll_over_d2_reg
       (.C(aclk),
        .CE(1'b1),
        .D(wr_pntr_roll_over_d1),
        .Q(wr_pntr_roll_over_d2),
        .R(Q[1]));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_9_wr_pf_ss" *) 
module axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9_wr_pf_ss__parameterized0
   (p_0_out_0,
    \gclr.prog_full_i_reg_0 ,
    aclk,
    Q,
    A,
    \gfwd_mode.storage_data1_reg[0] ,
    pntr_roll_over,
    \pf_thresh_dly_reg[2][9] ,
    \pf_thresh_dly_reg[2]_2 ,
    \gfwd_mode.storage_data1_reg[0]_0 ,
    D);
  output p_0_out_0;
  output [0:0]\gclr.prog_full_i_reg_0 ;
  input aclk;
  input [0:0]Q;
  input [0:0]A;
  input \gfwd_mode.storage_data1_reg[0] ;
  input pntr_roll_over;
  input [0:0]\pf_thresh_dly_reg[2][9] ;
  input [0:0]\pf_thresh_dly_reg[2]_2 ;
  input [12:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  input [12:0]D;

  wire [0:0]A;
  wire [12:0]D;
  wire [0:0]Q;
  wire aclk;
  wire [12:0]ch_depth_minus_rd_m_wr;
  wire \diff_pntr[0]_i_1_n_0 ;
  wire \diff_pntr[10]_i_1_n_0 ;
  wire \diff_pntr[11]_i_1_n_0 ;
  wire \diff_pntr[12]_inv_i_1_n_0 ;
  wire \diff_pntr[1]_i_1_n_0 ;
  wire \diff_pntr[2]_i_1_n_0 ;
  wire \diff_pntr[3]_i_1_n_0 ;
  wire \diff_pntr[4]_i_1_n_0 ;
  wire \diff_pntr[5]_i_1_n_0 ;
  wire \diff_pntr[6]_i_1_n_0 ;
  wire \diff_pntr[7]_i_1_n_0 ;
  wire \diff_pntr[8]_i_1_n_0 ;
  wire \diff_pntr[9]_i_1_n_0 ;
  wire \diff_pntr_reg[12]_inv_n_0 ;
  wire \diff_pntr_reg_n_0_[0] ;
  wire \diff_pntr_reg_n_0_[10] ;
  wire \diff_pntr_reg_n_0_[11] ;
  wire \diff_pntr_reg_n_0_[1] ;
  wire \diff_pntr_reg_n_0_[2] ;
  wire \diff_pntr_reg_n_0_[3] ;
  wire \diff_pntr_reg_n_0_[4] ;
  wire \diff_pntr_reg_n_0_[5] ;
  wire \diff_pntr_reg_n_0_[6] ;
  wire \diff_pntr_reg_n_0_[7] ;
  wire \diff_pntr_reg_n_0_[8] ;
  wire \gclr.prog_full_i_i_4_n_0 ;
  wire \gclr.prog_full_i_i_5_n_0 ;
  wire \gclr.prog_full_i_i_6_n_0 ;
  wire \gclr.prog_full_i_i_7_n_0 ;
  wire \gclr.prog_full_i_i_8_n_0 ;
  wire \gclr.prog_full_i_i_9_n_0 ;
  wire [0:0]\gclr.prog_full_i_reg_0 ;
  wire \gclr.prog_full_i_reg_i_1_n_1 ;
  wire \gclr.prog_full_i_reg_i_1_n_2 ;
  wire \gclr.prog_full_i_reg_i_1_n_3 ;
  wire \gclr.prog_full_i_reg_i_2_n_0 ;
  wire \gclr.prog_full_i_reg_i_2_n_1 ;
  wire \gclr.prog_full_i_reg_i_2_n_2 ;
  wire \gclr.prog_full_i_reg_i_2_n_3 ;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire [12:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  wire \gin_reg.wr_pntr_roll_over_dly_reg_n_0 ;
  wire p_0_out_0;
  wire [0:0]\pf_thresh_dly_reg[2][9] ;
  wire [0:0]\pf_thresh_dly_reg[2]_2 ;
  wire pntr_roll_over;
  wire [12:0]rd_pntr_minus_wr_pntr;
  wire [12:0]rd_pntr_pf_dly;
  wire rd_pntr_roll_over_d1_reg_n_0;
  wire rd_pntr_roll_over_d2_reg_n_0;
  wire rd_pntr_roll_over_dly;
  wire [12:0]s;
  wire \wr_minus_rd_dly_reg_n_0_[0] ;
  wire \wr_minus_rd_dly_reg_n_0_[10] ;
  wire \wr_minus_rd_dly_reg_n_0_[11] ;
  wire \wr_minus_rd_dly_reg_n_0_[12] ;
  wire \wr_minus_rd_dly_reg_n_0_[1] ;
  wire \wr_minus_rd_dly_reg_n_0_[2] ;
  wire \wr_minus_rd_dly_reg_n_0_[3] ;
  wire \wr_minus_rd_dly_reg_n_0_[4] ;
  wire \wr_minus_rd_dly_reg_n_0_[5] ;
  wire \wr_minus_rd_dly_reg_n_0_[6] ;
  wire \wr_minus_rd_dly_reg_n_0_[7] ;
  wire \wr_minus_rd_dly_reg_n_0_[8] ;
  wire \wr_minus_rd_dly_reg_n_0_[9] ;
  wire [12:0]wr_pntr_pf_dly;
  wire wr_pntr_roll_over_d1_reg_n_0;
  wire wr_pntr_roll_over_d2_reg_n_0;
  wire [3:3]\NLW_gclr.prog_full_i_reg_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_gclr.prog_full_i_reg_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_gclr.prog_full_i_reg_i_2_O_UNCONNECTED ;

  axi_vfifo_ctrl_0c_addsub_v12_0_8_65 ch_dpth_rd_wr
       (.A(A),
        .Q(Q),
        .S(ch_depth_minus_rd_m_wr),
        .aclk(aclk),
        .i_primitive(rd_pntr_minus_wr_pntr));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[0]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[0]),
        .I1(\wr_minus_rd_dly_reg_n_0_[0] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[10]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[10]),
        .I1(\wr_minus_rd_dly_reg_n_0_[10] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[11]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[11]),
        .I1(\wr_minus_rd_dly_reg_n_0_[11] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h3553)) 
    \diff_pntr[12]_inv_i_1 
       (.I0(ch_depth_minus_rd_m_wr[12]),
        .I1(\wr_minus_rd_dly_reg_n_0_[12] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[12]_inv_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[1]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[1]),
        .I1(\wr_minus_rd_dly_reg_n_0_[1] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[2]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[2]),
        .I1(\wr_minus_rd_dly_reg_n_0_[2] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[3]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[3]),
        .I1(\wr_minus_rd_dly_reg_n_0_[3] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[4]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[4]),
        .I1(\wr_minus_rd_dly_reg_n_0_[4] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[5]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[5]),
        .I1(\wr_minus_rd_dly_reg_n_0_[5] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[6]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[6]),
        .I1(\wr_minus_rd_dly_reg_n_0_[6] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[7]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[7]),
        .I1(\wr_minus_rd_dly_reg_n_0_[7] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[8]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[8]),
        .I1(\wr_minus_rd_dly_reg_n_0_[8] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[9]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[9]),
        .I1(\wr_minus_rd_dly_reg_n_0_[9] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[0]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[0] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[10]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[10] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[11]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[11] ),
        .R(Q));
  FDSE #(
    .INIT(1'b1)) 
    \diff_pntr_reg[12]_inv 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[12]_inv_i_1_n_0 ),
        .Q(\diff_pntr_reg[12]_inv_n_0 ),
        .S(Q));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[1]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[1] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[2]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[2] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[3]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[3] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[4]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[4] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[5]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[5] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[6]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[6] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[7]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[7] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[8]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[8] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[9]_i_1_n_0 ),
        .Q(\gclr.prog_full_i_reg_0 ),
        .R(Q));
  LUT2 #(
    .INIT(4'h1)) 
    \gclr.prog_full_i_i_4 
       (.I0(\diff_pntr_reg_n_0_[10] ),
        .I1(\diff_pntr_reg_n_0_[11] ),
        .O(\gclr.prog_full_i_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h41)) 
    \gclr.prog_full_i_i_5 
       (.I0(\diff_pntr_reg_n_0_[8] ),
        .I1(\pf_thresh_dly_reg[2]_2 ),
        .I2(\gclr.prog_full_i_reg_0 ),
        .O(\gclr.prog_full_i_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \gclr.prog_full_i_i_6 
       (.I0(\diff_pntr_reg_n_0_[6] ),
        .I1(\diff_pntr_reg_n_0_[7] ),
        .O(\gclr.prog_full_i_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \gclr.prog_full_i_i_7 
       (.I0(\diff_pntr_reg_n_0_[4] ),
        .I1(\diff_pntr_reg_n_0_[5] ),
        .O(\gclr.prog_full_i_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \gclr.prog_full_i_i_8 
       (.I0(\diff_pntr_reg_n_0_[2] ),
        .I1(\diff_pntr_reg_n_0_[3] ),
        .O(\gclr.prog_full_i_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \gclr.prog_full_i_i_9 
       (.I0(\diff_pntr_reg_n_0_[0] ),
        .I1(\diff_pntr_reg_n_0_[1] ),
        .O(\gclr.prog_full_i_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gclr.prog_full_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gclr.prog_full_i_reg_i_1_n_1 ),
        .Q(p_0_out_0),
        .R(Q));
  CARRY4 \gclr.prog_full_i_reg_i_1 
       (.CI(\gclr.prog_full_i_reg_i_2_n_0 ),
        .CO({\NLW_gclr.prog_full_i_reg_i_1_CO_UNCONNECTED [3],\gclr.prog_full_i_reg_i_1_n_1 ,\gclr.prog_full_i_reg_i_1_n_2 ,\gclr.prog_full_i_reg_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\pf_thresh_dly_reg[2][9] }),
        .O(\NLW_gclr.prog_full_i_reg_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,\diff_pntr_reg[12]_inv_n_0 ,\gclr.prog_full_i_i_4_n_0 ,\gclr.prog_full_i_i_5_n_0 }));
  CARRY4 \gclr.prog_full_i_reg_i_2 
       (.CI(1'b0),
        .CO({\gclr.prog_full_i_reg_i_2_n_0 ,\gclr.prog_full_i_reg_i_2_n_1 ,\gclr.prog_full_i_reg_i_2_n_2 ,\gclr.prog_full_i_reg_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gclr.prog_full_i_reg_i_2_O_UNCONNECTED [3:0]),
        .S({\gclr.prog_full_i_i_6_n_0 ,\gclr.prog_full_i_i_7_n_0 ,\gclr.prog_full_i_i_8_n_0 ,\gclr.prog_full_i_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(rd_pntr_pf_dly[0]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[10]),
        .Q(rd_pntr_pf_dly[10]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[11]),
        .Q(rd_pntr_pf_dly[11]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[12]),
        .Q(rd_pntr_pf_dly[12]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(rd_pntr_pf_dly[1]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[2]),
        .Q(rd_pntr_pf_dly[2]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[3]),
        .Q(rd_pntr_pf_dly[3]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[4]),
        .Q(rd_pntr_pf_dly[4]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[5]),
        .Q(rd_pntr_pf_dly[5]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[6]),
        .Q(rd_pntr_pf_dly[6]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[7]),
        .Q(rd_pntr_pf_dly[7]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[8]),
        .Q(rd_pntr_pf_dly[8]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[9]),
        .Q(rd_pntr_pf_dly[9]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_roll_over_dly_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] ),
        .Q(rd_pntr_roll_over_dly),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [0]),
        .Q(wr_pntr_pf_dly[0]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [10]),
        .Q(wr_pntr_pf_dly[10]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [11]),
        .Q(wr_pntr_pf_dly[11]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [12]),
        .Q(wr_pntr_pf_dly[12]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [1]),
        .Q(wr_pntr_pf_dly[1]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [2]),
        .Q(wr_pntr_pf_dly[2]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [3]),
        .Q(wr_pntr_pf_dly[3]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [4]),
        .Q(wr_pntr_pf_dly[4]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [5]),
        .Q(wr_pntr_pf_dly[5]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [6]),
        .Q(wr_pntr_pf_dly[6]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [7]),
        .Q(wr_pntr_pf_dly[7]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [8]),
        .Q(wr_pntr_pf_dly[8]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [9]),
        .Q(wr_pntr_pf_dly[9]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_roll_over_dly_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(pntr_roll_over),
        .Q(\gin_reg.wr_pntr_roll_over_dly_reg_n_0 ),
        .R(Q));
  axi_vfifo_ctrl_0c_addsub_v12_0_8_66 rd_minus_wr
       (.Q(rd_pntr_pf_dly),
        .S(rd_pntr_minus_wr_pntr),
        .aclk(aclk),
        .\gin_reg.wr_pntr_pf_dly_reg[12] (wr_pntr_pf_dly),
        .\wr_rst_reg_reg[15] (Q));
  FDRE #(
    .INIT(1'b0)) 
    rd_pntr_roll_over_d1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(rd_pntr_roll_over_dly),
        .Q(rd_pntr_roll_over_d1_reg_n_0),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    rd_pntr_roll_over_d2_reg
       (.C(aclk),
        .CE(1'b1),
        .D(rd_pntr_roll_over_d1_reg_n_0),
        .Q(rd_pntr_roll_over_d2_reg_n_0),
        .R(Q));
  axi_vfifo_ctrl_0c_addsub_v12_0_8_67 wr_minus_rd
       (.D(s),
        .Q(wr_pntr_pf_dly),
        .aclk(aclk),
        .\gin_reg.rd_pntr_pf_dly_reg[12] (rd_pntr_pf_dly),
        .\wr_rst_reg_reg[15] (Q));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[0]),
        .Q(\wr_minus_rd_dly_reg_n_0_[0] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[10]),
        .Q(\wr_minus_rd_dly_reg_n_0_[10] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[11]),
        .Q(\wr_minus_rd_dly_reg_n_0_[11] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[12]),
        .Q(\wr_minus_rd_dly_reg_n_0_[12] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[1]),
        .Q(\wr_minus_rd_dly_reg_n_0_[1] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[2]),
        .Q(\wr_minus_rd_dly_reg_n_0_[2] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[3]),
        .Q(\wr_minus_rd_dly_reg_n_0_[3] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[4]),
        .Q(\wr_minus_rd_dly_reg_n_0_[4] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[5]),
        .Q(\wr_minus_rd_dly_reg_n_0_[5] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[6]),
        .Q(\wr_minus_rd_dly_reg_n_0_[6] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[7]),
        .Q(\wr_minus_rd_dly_reg_n_0_[7] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[8]),
        .Q(\wr_minus_rd_dly_reg_n_0_[8] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[9]),
        .Q(\wr_minus_rd_dly_reg_n_0_[9] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    wr_pntr_roll_over_d1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.wr_pntr_roll_over_dly_reg_n_0 ),
        .Q(wr_pntr_roll_over_d1_reg_n_0),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    wr_pntr_roll_over_d2_reg
       (.C(aclk),
        .CE(1'b1),
        .D(wr_pntr_roll_over_d1_reg_n_0),
        .Q(wr_pntr_roll_over_d2_reg_n_0),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_9_wr_pf_ss" *) 
module axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9_wr_pf_ss__parameterized1
   (A,
    p_0_out,
    \pf_thresh_dly_reg[2][4]_0 ,
    \gset.prog_full_i_reg_0 ,
    S,
    \gclr.prog_full_i_reg ,
    aclk,
    Q,
    \gfwd_mode.storage_data1_reg[0] ,
    pntr_roll_over,
    QSPO,
    \greg_out.QSPO_reg_r ,
    pntr_rchd_end_addr1,
    \diff_pntr_reg[13]_0 ,
    \diff_pntr_reg[6]_0 ,
    DI,
    \pf_thresh_dly_reg[2][14]_0 ,
    D,
    \gfwd_mode.storage_data1_reg[0]_0 );
  output [0:0]A;
  output p_0_out;
  output \pf_thresh_dly_reg[2][4]_0 ;
  output [1:0]\gset.prog_full_i_reg_0 ;
  output [0:0]S;
  output [0:0]\gclr.prog_full_i_reg ;
  input aclk;
  input [1:0]Q;
  input \gfwd_mode.storage_data1_reg[0] ;
  input pntr_roll_over;
  input [0:0]QSPO;
  input \greg_out.QSPO_reg_r ;
  input [0:0]pntr_rchd_end_addr1;
  input [8:0]\diff_pntr_reg[13]_0 ;
  input [2:0]\diff_pntr_reg[6]_0 ;
  input [0:0]DI;
  input [0:0]\pf_thresh_dly_reg[2][14]_0 ;
  input [15:0]D;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_0 ;

  wire [0:0]A;
  wire [15:0]D;
  wire [0:0]DI;
  wire [1:0]Q;
  wire [0:0]QSPO;
  wire [0:0]S;
  wire aclk;
  wire [15:0]ch_depth_minus_rd_m_wr;
  wire [15:0]diff_pntr;
  wire \diff_pntr[0]_i_1_n_0 ;
  wire \diff_pntr[10]_i_1_n_0 ;
  wire \diff_pntr[11]_i_1_n_0 ;
  wire \diff_pntr[12]_i_1_n_0 ;
  wire \diff_pntr[13]_i_1_n_0 ;
  wire \diff_pntr[14]_i_1_n_0 ;
  wire \diff_pntr[15]_i_1_n_0 ;
  wire \diff_pntr[1]_i_1_n_0 ;
  wire \diff_pntr[2]_i_1_n_0 ;
  wire \diff_pntr[3]_i_1_n_0 ;
  wire \diff_pntr[4]_i_1_n_0 ;
  wire \diff_pntr[5]_i_1_n_0 ;
  wire \diff_pntr[6]_i_1_n_0 ;
  wire \diff_pntr[7]_i_1_n_0 ;
  wire \diff_pntr[8]_i_1_n_0 ;
  wire \diff_pntr[9]_i_1_n_0 ;
  wire [8:0]\diff_pntr_reg[13]_0 ;
  wire [2:0]\diff_pntr_reg[6]_0 ;
  wire \gclr.prog_full_i_i_10_n_0 ;
  wire \gclr.prog_full_i_i_11_n_0 ;
  wire \gclr.prog_full_i_i_12_n_0 ;
  wire \gclr.prog_full_i_i_14_n_0 ;
  wire \gclr.prog_full_i_i_4__0_n_0 ;
  wire \gclr.prog_full_i_i_5__0_n_0 ;
  wire \gclr.prog_full_i_i_6__0_n_0 ;
  wire \gclr.prog_full_i_i_8__0_n_0 ;
  wire \gclr.prog_full_i_i_9__0_n_0 ;
  wire [0:0]\gclr.prog_full_i_reg ;
  wire \gclr.prog_full_i_reg_i_1__0_n_1 ;
  wire \gclr.prog_full_i_reg_i_1__0_n_2 ;
  wire \gclr.prog_full_i_reg_i_1__0_n_3 ;
  wire \gclr.prog_full_i_reg_i_2__0_n_0 ;
  wire \gclr.prog_full_i_reg_i_2__0_n_1 ;
  wire \gclr.prog_full_i_reg_i_2__0_n_2 ;
  wire \gclr.prog_full_i_reg_i_2__0_n_3 ;
  wire geqOp;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  wire \gin_reg.rd_pntr_roll_over_dly_reg_n_0 ;
  wire \greg_out.QSPO_reg_r ;
  wire \gset.prog_full_i_i_10__0_n_0 ;
  wire \gset.prog_full_i_i_11__0_n_0 ;
  wire \gset.prog_full_i_i_12__0_n_0 ;
  wire \gset.prog_full_i_i_13__0_n_0 ;
  wire \gset.prog_full_i_i_14__0_n_0 ;
  wire \gset.prog_full_i_i_15__0_n_0 ;
  wire \gset.prog_full_i_i_16_n_0 ;
  wire \gset.prog_full_i_i_17_n_0 ;
  wire \gset.prog_full_i_i_18_n_0 ;
  wire \gset.prog_full_i_i_3__0_n_0 ;
  wire \gset.prog_full_i_i_4__0_n_0 ;
  wire \gset.prog_full_i_i_5_n_0 ;
  wire \gset.prog_full_i_i_6__0_n_0 ;
  wire \gset.prog_full_i_i_7__0_n_0 ;
  wire \gset.prog_full_i_i_8__0_n_0 ;
  wire \gset.prog_full_i_i_9__0_n_0 ;
  wire [1:0]\gset.prog_full_i_reg_0 ;
  wire \gset.prog_full_i_reg_i_1__0_n_1 ;
  wire \gset.prog_full_i_reg_i_1__0_n_2 ;
  wire \gset.prog_full_i_reg_i_1__0_n_3 ;
  wire \gset.prog_full_i_reg_i_2__0_n_0 ;
  wire \gset.prog_full_i_reg_i_2__0_n_1 ;
  wire \gset.prog_full_i_reg_i_2__0_n_2 ;
  wire \gset.prog_full_i_reg_i_2__0_n_3 ;
  wire p_0_out;
  wire \pf_thresh_dly_reg[0][10]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ;
  wire \pf_thresh_dly_reg[0][11]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ;
  wire \pf_thresh_dly_reg[0][12]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ;
  wire \pf_thresh_dly_reg[0][13]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ;
  wire \pf_thresh_dly_reg[0][14]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ;
  wire \pf_thresh_dly_reg[0][4]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ;
  wire \pf_thresh_dly_reg[0][5]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ;
  wire \pf_thresh_dly_reg[0][7]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ;
  wire \pf_thresh_dly_reg[0][8]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ;
  wire \pf_thresh_dly_reg[0][9]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ;
  wire \pf_thresh_dly_reg[1][10]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ;
  wire \pf_thresh_dly_reg[1][11]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ;
  wire \pf_thresh_dly_reg[1][12]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ;
  wire \pf_thresh_dly_reg[1][13]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ;
  wire \pf_thresh_dly_reg[1][14]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ;
  wire \pf_thresh_dly_reg[1][4]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ;
  wire \pf_thresh_dly_reg[1][5]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ;
  wire \pf_thresh_dly_reg[1][7]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ;
  wire \pf_thresh_dly_reg[1][8]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ;
  wire \pf_thresh_dly_reg[1][9]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ;
  wire [0:0]\pf_thresh_dly_reg[2][14]_0 ;
  wire \pf_thresh_dly_reg[2][4]_0 ;
  wire [13:4]\pf_thresh_dly_reg[2]_10 ;
  wire pf_thresh_dly_reg_gate__0_n_0;
  wire pf_thresh_dly_reg_gate__1_n_0;
  wire pf_thresh_dly_reg_gate__2_n_0;
  wire pf_thresh_dly_reg_gate__3_n_0;
  wire pf_thresh_dly_reg_gate__4_n_0;
  wire pf_thresh_dly_reg_gate__5_n_0;
  wire pf_thresh_dly_reg_gate__6_n_0;
  wire pf_thresh_dly_reg_gate__7_n_0;
  wire pf_thresh_dly_reg_gate__8_n_0;
  wire pf_thresh_dly_reg_gate_n_0;
  wire pf_thresh_dly_reg_r_n_0;
  wire [0:0]pntr_rchd_end_addr1;
  wire pntr_roll_over;
  wire [15:0]rd_pntr_minus_wr_pntr;
  wire [15:0]rd_pntr_pf_dly;
  wire rd_pntr_roll_over_d1;
  wire rd_pntr_roll_over_d2;
  wire [15:0]s;
  wire [15:0]wr_minus_rd_dly;
  wire [15:0]wr_pntr_pf_dly;
  wire wr_pntr_roll_over_d1;
  wire wr_pntr_roll_over_d2;
  wire wr_pntr_roll_over_dly;
  wire [3:0]\NLW_gclr.prog_full_i_reg_i_1__0_O_UNCONNECTED ;
  wire [3:0]\NLW_gclr.prog_full_i_reg_i_2__0_O_UNCONNECTED ;
  wire [3:0]\NLW_gset.prog_full_i_reg_i_1__0_O_UNCONNECTED ;
  wire [3:0]\NLW_gset.prog_full_i_reg_i_2__0_O_UNCONNECTED ;

  axi_vfifo_ctrl_0c_addsub_v12_0_8__parameterized10 ch_dpth_rd_wr
       (.A(A),
        .Q(Q[1]),
        .S(ch_depth_minus_rd_m_wr),
        .aclk(aclk),
        .i_primitive(rd_pntr_minus_wr_pntr));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[0]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[0]),
        .I1(wr_minus_rd_dly[0]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[10]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[10]),
        .I1(wr_minus_rd_dly[10]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[11]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[11]),
        .I1(wr_minus_rd_dly[11]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[12]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[12]),
        .I1(wr_minus_rd_dly[12]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[13]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[13]),
        .I1(wr_minus_rd_dly[13]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[13]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[14]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[14]),
        .I1(wr_minus_rd_dly[14]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[14]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[15]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[15]),
        .I1(wr_minus_rd_dly[15]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[1]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[1]),
        .I1(wr_minus_rd_dly[1]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[2]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[2]),
        .I1(wr_minus_rd_dly[2]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[3]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[3]),
        .I1(wr_minus_rd_dly[3]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[4]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[4]),
        .I1(wr_minus_rd_dly[4]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[5]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[5]),
        .I1(wr_minus_rd_dly[5]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[6]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[6]),
        .I1(wr_minus_rd_dly[6]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[7]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[7]),
        .I1(wr_minus_rd_dly[7]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[8]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[8]),
        .I1(wr_minus_rd_dly[8]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[9]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[9]),
        .I1(wr_minus_rd_dly[9]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[0]_i_1_n_0 ),
        .Q(diff_pntr[0]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[10]_i_1_n_0 ),
        .Q(diff_pntr[10]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[11]_i_1_n_0 ),
        .Q(diff_pntr[11]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[12]_i_1_n_0 ),
        .Q(diff_pntr[12]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[13]_i_1_n_0 ),
        .Q(diff_pntr[13]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[14]_i_1_n_0 ),
        .Q(diff_pntr[14]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[15]_i_1_n_0 ),
        .Q(diff_pntr[15]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[1]_i_1_n_0 ),
        .Q(diff_pntr[1]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[2]_i_1_n_0 ),
        .Q(diff_pntr[2]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[3]_i_1_n_0 ),
        .Q(diff_pntr[3]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[4]_i_1_n_0 ),
        .Q(diff_pntr[4]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[5]_i_1_n_0 ),
        .Q(diff_pntr[5]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[6]_i_1_n_0 ),
        .Q(diff_pntr[6]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[7]_i_1_n_0 ),
        .Q(diff_pntr[7]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[8]_i_1_n_0 ),
        .Q(diff_pntr[8]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[9]_i_1_n_0 ),
        .Q(diff_pntr[9]),
        .R(Q[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gclr.prog_full_i_i_10 
       (.I0(\pf_thresh_dly_reg[2]_10 [8]),
        .I1(\diff_pntr_reg[13]_0 [3]),
        .I2(\pf_thresh_dly_reg[2]_10 [9]),
        .I3(\diff_pntr_reg[13]_0 [4]),
        .O(\gclr.prog_full_i_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gclr.prog_full_i_i_11 
       (.I0(\gset.prog_full_i_reg_0 [0]),
        .I1(\diff_pntr_reg[13]_0 [2]),
        .O(\gclr.prog_full_i_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \gclr.prog_full_i_i_12 
       (.I0(\pf_thresh_dly_reg[2]_10 [4]),
        .I1(\diff_pntr_reg[13]_0 [0]),
        .I2(\diff_pntr_reg[13]_0 [1]),
        .I3(\pf_thresh_dly_reg[2]_10 [5]),
        .O(\gclr.prog_full_i_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gclr.prog_full_i_i_14 
       (.I0(\pf_thresh_dly_reg[2]_10 [4]),
        .I1(\diff_pntr_reg[13]_0 [0]),
        .I2(\pf_thresh_dly_reg[2]_10 [5]),
        .I3(\diff_pntr_reg[13]_0 [1]),
        .O(\gclr.prog_full_i_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \gclr.prog_full_i_i_4__0 
       (.I0(\pf_thresh_dly_reg[2]_10 [12]),
        .I1(\diff_pntr_reg[13]_0 [7]),
        .I2(\diff_pntr_reg[13]_0 [8]),
        .I3(\pf_thresh_dly_reg[2]_10 [13]),
        .O(\gclr.prog_full_i_i_4__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \gclr.prog_full_i_i_5__0 
       (.I0(\pf_thresh_dly_reg[2]_10 [10]),
        .I1(\diff_pntr_reg[13]_0 [5]),
        .I2(\diff_pntr_reg[13]_0 [6]),
        .I3(\pf_thresh_dly_reg[2]_10 [11]),
        .O(\gclr.prog_full_i_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \gclr.prog_full_i_i_6__0 
       (.I0(\pf_thresh_dly_reg[2]_10 [8]),
        .I1(\diff_pntr_reg[13]_0 [3]),
        .I2(\diff_pntr_reg[13]_0 [4]),
        .I3(\pf_thresh_dly_reg[2]_10 [9]),
        .O(\gclr.prog_full_i_i_6__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gclr.prog_full_i_i_8__0 
       (.I0(\pf_thresh_dly_reg[2]_10 [12]),
        .I1(\diff_pntr_reg[13]_0 [7]),
        .I2(\pf_thresh_dly_reg[2]_10 [13]),
        .I3(\diff_pntr_reg[13]_0 [8]),
        .O(\gclr.prog_full_i_i_8__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gclr.prog_full_i_i_9__0 
       (.I0(\pf_thresh_dly_reg[2]_10 [10]),
        .I1(\diff_pntr_reg[13]_0 [5]),
        .I2(\pf_thresh_dly_reg[2]_10 [11]),
        .I3(\diff_pntr_reg[13]_0 [6]),
        .O(\gclr.prog_full_i_i_9__0_n_0 ));
  CARRY4 \gclr.prog_full_i_reg_i_1__0 
       (.CI(\gclr.prog_full_i_reg_i_2__0_n_0 ),
        .CO({\gclr.prog_full_i_reg ,\gclr.prog_full_i_reg_i_1__0_n_1 ,\gclr.prog_full_i_reg_i_1__0_n_2 ,\gclr.prog_full_i_reg_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({DI,\gclr.prog_full_i_i_4__0_n_0 ,\gclr.prog_full_i_i_5__0_n_0 ,\gclr.prog_full_i_i_6__0_n_0 }),
        .O(\NLW_gclr.prog_full_i_reg_i_1__0_O_UNCONNECTED [3:0]),
        .S({\pf_thresh_dly_reg[2][14]_0 ,\gclr.prog_full_i_i_8__0_n_0 ,\gclr.prog_full_i_i_9__0_n_0 ,\gclr.prog_full_i_i_10_n_0 }));
  CARRY4 \gclr.prog_full_i_reg_i_2__0 
       (.CI(1'b0),
        .CO({\gclr.prog_full_i_reg_i_2__0_n_0 ,\gclr.prog_full_i_reg_i_2__0_n_1 ,\gclr.prog_full_i_reg_i_2__0_n_2 ,\gclr.prog_full_i_reg_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\gclr.prog_full_i_i_11_n_0 ,\gclr.prog_full_i_i_12_n_0 ,1'b0,1'b0}),
        .O(\NLW_gclr.prog_full_i_reg_i_2__0_O_UNCONNECTED [3:0]),
        .S({\diff_pntr_reg[6]_0 [2],\gclr.prog_full_i_i_14_n_0 ,\diff_pntr_reg[6]_0 [1:0]}));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.channel_depth_dly_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(QSPO),
        .Q(A),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [0]),
        .Q(rd_pntr_pf_dly[0]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [10]),
        .Q(rd_pntr_pf_dly[10]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [11]),
        .Q(rd_pntr_pf_dly[11]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [12]),
        .Q(rd_pntr_pf_dly[12]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [13]),
        .Q(rd_pntr_pf_dly[13]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [14]),
        .Q(rd_pntr_pf_dly[14]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [15]),
        .Q(rd_pntr_pf_dly[15]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [1]),
        .Q(rd_pntr_pf_dly[1]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [2]),
        .Q(rd_pntr_pf_dly[2]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [3]),
        .Q(rd_pntr_pf_dly[3]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [4]),
        .Q(rd_pntr_pf_dly[4]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [5]),
        .Q(rd_pntr_pf_dly[5]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [6]),
        .Q(rd_pntr_pf_dly[6]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [7]),
        .Q(rd_pntr_pf_dly[7]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [8]),
        .Q(rd_pntr_pf_dly[8]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [9]),
        .Q(rd_pntr_pf_dly[9]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_roll_over_dly_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] ),
        .Q(\gin_reg.rd_pntr_roll_over_dly_reg_n_0 ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(wr_pntr_pf_dly[0]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[10]),
        .Q(wr_pntr_pf_dly[10]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[11]),
        .Q(wr_pntr_pf_dly[11]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[12]),
        .Q(wr_pntr_pf_dly[12]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[13]),
        .Q(wr_pntr_pf_dly[13]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[14]),
        .Q(wr_pntr_pf_dly[14]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[15]),
        .Q(wr_pntr_pf_dly[15]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(wr_pntr_pf_dly[1]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[2]),
        .Q(wr_pntr_pf_dly[2]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[3]),
        .Q(wr_pntr_pf_dly[3]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[4]),
        .Q(wr_pntr_pf_dly[4]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[5]),
        .Q(wr_pntr_pf_dly[5]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[6]),
        .Q(wr_pntr_pf_dly[6]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[7]),
        .Q(wr_pntr_pf_dly[7]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[8]),
        .Q(wr_pntr_pf_dly[8]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[9]),
        .Q(wr_pntr_pf_dly[9]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_roll_over_dly_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(pntr_roll_over),
        .Q(wr_pntr_roll_over_dly),
        .R(Q[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gset.prog_full_i_i_10__0 
       (.I0(diff_pntr[8]),
        .I1(\pf_thresh_dly_reg[2]_10 [8]),
        .I2(diff_pntr[9]),
        .I3(\pf_thresh_dly_reg[2]_10 [9]),
        .O(\gset.prog_full_i_i_10__0_n_0 ));
  LUT3 #(
    .INIT(8'hB2)) 
    \gset.prog_full_i_i_11__0 
       (.I0(diff_pntr[6]),
        .I1(\gset.prog_full_i_reg_0 [0]),
        .I2(diff_pntr[7]),
        .O(\gset.prog_full_i_i_11__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \gset.prog_full_i_i_12__0 
       (.I0(diff_pntr[4]),
        .I1(\pf_thresh_dly_reg[2]_10 [4]),
        .I2(\pf_thresh_dly_reg[2]_10 [5]),
        .I3(diff_pntr[5]),
        .O(\gset.prog_full_i_i_12__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \gset.prog_full_i_i_13__0 
       (.I0(diff_pntr[2]),
        .I1(diff_pntr[3]),
        .O(\gset.prog_full_i_i_13__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \gset.prog_full_i_i_14__0 
       (.I0(diff_pntr[0]),
        .I1(diff_pntr[1]),
        .O(\gset.prog_full_i_i_14__0_n_0 ));
  LUT3 #(
    .INIT(8'h41)) 
    \gset.prog_full_i_i_15__0 
       (.I0(diff_pntr[6]),
        .I1(diff_pntr[7]),
        .I2(\gset.prog_full_i_reg_0 [0]),
        .O(\gset.prog_full_i_i_15__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gset.prog_full_i_i_16 
       (.I0(diff_pntr[4]),
        .I1(\pf_thresh_dly_reg[2]_10 [4]),
        .I2(diff_pntr[5]),
        .I3(\pf_thresh_dly_reg[2]_10 [5]),
        .O(\gset.prog_full_i_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \gset.prog_full_i_i_17 
       (.I0(diff_pntr[2]),
        .I1(diff_pntr[3]),
        .O(\gset.prog_full_i_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \gset.prog_full_i_i_18 
       (.I0(diff_pntr[0]),
        .I1(diff_pntr[1]),
        .O(\gset.prog_full_i_i_18_n_0 ));
  LUT3 #(
    .INIT(8'hF2)) 
    \gset.prog_full_i_i_3__0 
       (.I0(diff_pntr[14]),
        .I1(\gset.prog_full_i_reg_0 [1]),
        .I2(diff_pntr[15]),
        .O(\gset.prog_full_i_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \gset.prog_full_i_i_4__0 
       (.I0(diff_pntr[12]),
        .I1(\pf_thresh_dly_reg[2]_10 [12]),
        .I2(\pf_thresh_dly_reg[2]_10 [13]),
        .I3(diff_pntr[13]),
        .O(\gset.prog_full_i_i_4__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \gset.prog_full_i_i_5 
       (.I0(diff_pntr[10]),
        .I1(\pf_thresh_dly_reg[2]_10 [10]),
        .I2(\pf_thresh_dly_reg[2]_10 [11]),
        .I3(diff_pntr[11]),
        .O(\gset.prog_full_i_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \gset.prog_full_i_i_6__0 
       (.I0(diff_pntr[8]),
        .I1(\pf_thresh_dly_reg[2]_10 [8]),
        .I2(\pf_thresh_dly_reg[2]_10 [9]),
        .I3(diff_pntr[9]),
        .O(\gset.prog_full_i_i_6__0_n_0 ));
  LUT3 #(
    .INIT(8'h09)) 
    \gset.prog_full_i_i_7__0 
       (.I0(diff_pntr[14]),
        .I1(\gset.prog_full_i_reg_0 [1]),
        .I2(diff_pntr[15]),
        .O(\gset.prog_full_i_i_7__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gset.prog_full_i_i_8__0 
       (.I0(diff_pntr[12]),
        .I1(\pf_thresh_dly_reg[2]_10 [12]),
        .I2(diff_pntr[13]),
        .I3(\pf_thresh_dly_reg[2]_10 [13]),
        .O(\gset.prog_full_i_i_8__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gset.prog_full_i_i_9__0 
       (.I0(diff_pntr[10]),
        .I1(\pf_thresh_dly_reg[2]_10 [10]),
        .I2(diff_pntr[11]),
        .I3(\pf_thresh_dly_reg[2]_10 [11]),
        .O(\gset.prog_full_i_i_9__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gset.prog_full_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(geqOp),
        .Q(p_0_out),
        .R(Q[1]));
  CARRY4 \gset.prog_full_i_reg_i_1__0 
       (.CI(\gset.prog_full_i_reg_i_2__0_n_0 ),
        .CO({geqOp,\gset.prog_full_i_reg_i_1__0_n_1 ,\gset.prog_full_i_reg_i_1__0_n_2 ,\gset.prog_full_i_reg_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\gset.prog_full_i_i_3__0_n_0 ,\gset.prog_full_i_i_4__0_n_0 ,\gset.prog_full_i_i_5_n_0 ,\gset.prog_full_i_i_6__0_n_0 }),
        .O(\NLW_gset.prog_full_i_reg_i_1__0_O_UNCONNECTED [3:0]),
        .S({\gset.prog_full_i_i_7__0_n_0 ,\gset.prog_full_i_i_8__0_n_0 ,\gset.prog_full_i_i_9__0_n_0 ,\gset.prog_full_i_i_10__0_n_0 }));
  CARRY4 \gset.prog_full_i_reg_i_2__0 
       (.CI(1'b0),
        .CO({\gset.prog_full_i_reg_i_2__0_n_0 ,\gset.prog_full_i_reg_i_2__0_n_1 ,\gset.prog_full_i_reg_i_2__0_n_2 ,\gset.prog_full_i_reg_i_2__0_n_3 }),
        .CYINIT(1'b1),
        .DI({\gset.prog_full_i_i_11__0_n_0 ,\gset.prog_full_i_i_12__0_n_0 ,\gset.prog_full_i_i_13__0_n_0 ,\gset.prog_full_i_i_14__0_n_0 }),
        .O(\NLW_gset.prog_full_i_reg_i_2__0_O_UNCONNECTED [3:0]),
        .S({\gset.prog_full_i_i_15__0_n_0 ,\gset.prog_full_i_i_16_n_0 ,\gset.prog_full_i_i_17_n_0 ,\gset.prog_full_i_i_18_n_0 }));
  (* srl_bus_name = "U0/\inst_vfifo/gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/gmcpf_pf_gen.mcpf_pf_gen_inst/pf_thresh_dly_reg[0] " *) 
  (* srl_name = "U0/\inst_vfifo/gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/gmcpf_pf_gen.mcpf_pf_gen_inst/pf_thresh_dly_reg[0][10]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \pf_thresh_dly_reg[0][10]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(1'b1),
        .Q(\pf_thresh_dly_reg[0][10]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ));
  (* srl_bus_name = "U0/\inst_vfifo/gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/gmcpf_pf_gen.mcpf_pf_gen_inst/pf_thresh_dly_reg[0] " *) 
  (* srl_name = "U0/\inst_vfifo/gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/gmcpf_pf_gen.mcpf_pf_gen_inst/pf_thresh_dly_reg[0][11]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \pf_thresh_dly_reg[0][11]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(1'b1),
        .Q(\pf_thresh_dly_reg[0][11]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ));
  (* srl_bus_name = "U0/\inst_vfifo/gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/gmcpf_pf_gen.mcpf_pf_gen_inst/pf_thresh_dly_reg[0] " *) 
  (* srl_name = "U0/\inst_vfifo/gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/gmcpf_pf_gen.mcpf_pf_gen_inst/pf_thresh_dly_reg[0][12]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \pf_thresh_dly_reg[0][12]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(1'b1),
        .Q(\pf_thresh_dly_reg[0][12]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ));
  (* srl_bus_name = "U0/\inst_vfifo/gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/gmcpf_pf_gen.mcpf_pf_gen_inst/pf_thresh_dly_reg[0] " *) 
  (* srl_name = "U0/\inst_vfifo/gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/gmcpf_pf_gen.mcpf_pf_gen_inst/pf_thresh_dly_reg[0][13]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \pf_thresh_dly_reg[0][13]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(1'b1),
        .Q(\pf_thresh_dly_reg[0][13]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ));
  (* srl_bus_name = "U0/\inst_vfifo/gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/gmcpf_pf_gen.mcpf_pf_gen_inst/pf_thresh_dly_reg[0] " *) 
  (* srl_name = "U0/\inst_vfifo/gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/gmcpf_pf_gen.mcpf_pf_gen_inst/pf_thresh_dly_reg[0][14]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \pf_thresh_dly_reg[0][14]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(1'b1),
        .Q(\pf_thresh_dly_reg[0][14]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ));
  (* srl_bus_name = "U0/\inst_vfifo/gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/gmcpf_pf_gen.mcpf_pf_gen_inst/pf_thresh_dly_reg[0] " *) 
  (* srl_name = "U0/\inst_vfifo/gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/gmcpf_pf_gen.mcpf_pf_gen_inst/pf_thresh_dly_reg[0][4]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \pf_thresh_dly_reg[0][4]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(1'b1),
        .Q(\pf_thresh_dly_reg[0][4]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ));
  (* srl_bus_name = "U0/\inst_vfifo/gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/gmcpf_pf_gen.mcpf_pf_gen_inst/pf_thresh_dly_reg[0] " *) 
  (* srl_name = "U0/\inst_vfifo/gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/gmcpf_pf_gen.mcpf_pf_gen_inst/pf_thresh_dly_reg[0][5]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \pf_thresh_dly_reg[0][5]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(1'b1),
        .Q(\pf_thresh_dly_reg[0][5]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ));
  (* srl_bus_name = "U0/\inst_vfifo/gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/gmcpf_pf_gen.mcpf_pf_gen_inst/pf_thresh_dly_reg[0] " *) 
  (* srl_name = "U0/\inst_vfifo/gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/gmcpf_pf_gen.mcpf_pf_gen_inst/pf_thresh_dly_reg[0][7]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \pf_thresh_dly_reg[0][7]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(1'b1),
        .Q(\pf_thresh_dly_reg[0][7]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ));
  (* srl_bus_name = "U0/\inst_vfifo/gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/gmcpf_pf_gen.mcpf_pf_gen_inst/pf_thresh_dly_reg[0] " *) 
  (* srl_name = "U0/\inst_vfifo/gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/gmcpf_pf_gen.mcpf_pf_gen_inst/pf_thresh_dly_reg[0][8]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \pf_thresh_dly_reg[0][8]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(1'b1),
        .Q(\pf_thresh_dly_reg[0][8]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ));
  (* srl_bus_name = "U0/\inst_vfifo/gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/gmcpf_pf_gen.mcpf_pf_gen_inst/pf_thresh_dly_reg[0] " *) 
  (* srl_name = "U0/\inst_vfifo/gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/gmcpf_pf_gen.mcpf_pf_gen_inst/pf_thresh_dly_reg[0][9]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \pf_thresh_dly_reg[0][9]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(1'b1),
        .Q(\pf_thresh_dly_reg[0][9]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ));
  FDRE \pf_thresh_dly_reg[1][10]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg[0][10]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ),
        .Q(\pf_thresh_dly_reg[1][10]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ),
        .R(1'b0));
  FDRE \pf_thresh_dly_reg[1][11]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg[0][11]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ),
        .Q(\pf_thresh_dly_reg[1][11]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ),
        .R(1'b0));
  FDRE \pf_thresh_dly_reg[1][12]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg[0][12]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ),
        .Q(\pf_thresh_dly_reg[1][12]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ),
        .R(1'b0));
  FDRE \pf_thresh_dly_reg[1][13]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg[0][13]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ),
        .Q(\pf_thresh_dly_reg[1][13]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ),
        .R(1'b0));
  FDRE \pf_thresh_dly_reg[1][14]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg[0][14]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ),
        .Q(\pf_thresh_dly_reg[1][14]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ),
        .R(1'b0));
  FDRE \pf_thresh_dly_reg[1][4]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg[0][4]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ),
        .Q(\pf_thresh_dly_reg[1][4]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ),
        .R(1'b0));
  FDRE \pf_thresh_dly_reg[1][5]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg[0][5]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ),
        .Q(\pf_thresh_dly_reg[1][5]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ),
        .R(1'b0));
  FDRE \pf_thresh_dly_reg[1][7]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg[0][7]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ),
        .Q(\pf_thresh_dly_reg[1][7]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ),
        .R(1'b0));
  FDRE \pf_thresh_dly_reg[1][8]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg[0][8]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ),
        .Q(\pf_thresh_dly_reg[1][8]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ),
        .R(1'b0));
  FDRE \pf_thresh_dly_reg[1][9]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg[0][9]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ),
        .Q(\pf_thresh_dly_reg[1][9]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ),
        .R(1'b0));
  FDRE \pf_thresh_dly_reg[2][10] 
       (.C(aclk),
        .CE(1'b1),
        .D(pf_thresh_dly_reg_gate__3_n_0),
        .Q(\pf_thresh_dly_reg[2]_10 [10]),
        .R(Q[0]));
  FDRE \pf_thresh_dly_reg[2][11] 
       (.C(aclk),
        .CE(1'b1),
        .D(pf_thresh_dly_reg_gate__2_n_0),
        .Q(\pf_thresh_dly_reg[2]_10 [11]),
        .R(Q[0]));
  FDRE \pf_thresh_dly_reg[2][12] 
       (.C(aclk),
        .CE(1'b1),
        .D(pf_thresh_dly_reg_gate__1_n_0),
        .Q(\pf_thresh_dly_reg[2]_10 [12]),
        .R(Q[0]));
  FDRE \pf_thresh_dly_reg[2][13] 
       (.C(aclk),
        .CE(1'b1),
        .D(pf_thresh_dly_reg_gate__0_n_0),
        .Q(\pf_thresh_dly_reg[2]_10 [13]),
        .R(Q[0]));
  FDRE \pf_thresh_dly_reg[2][14] 
       (.C(aclk),
        .CE(1'b1),
        .D(pf_thresh_dly_reg_gate_n_0),
        .Q(\gset.prog_full_i_reg_0 [1]),
        .R(Q[0]));
  FDRE \pf_thresh_dly_reg[2][4] 
       (.C(aclk),
        .CE(1'b1),
        .D(pf_thresh_dly_reg_gate__8_n_0),
        .Q(\pf_thresh_dly_reg[2]_10 [4]),
        .R(Q[0]));
  FDRE \pf_thresh_dly_reg[2][5] 
       (.C(aclk),
        .CE(1'b1),
        .D(pf_thresh_dly_reg_gate__7_n_0),
        .Q(\pf_thresh_dly_reg[2]_10 [5]),
        .R(Q[0]));
  FDRE \pf_thresh_dly_reg[2][7] 
       (.C(aclk),
        .CE(1'b1),
        .D(pf_thresh_dly_reg_gate__6_n_0),
        .Q(\gset.prog_full_i_reg_0 [0]),
        .R(Q[0]));
  FDRE \pf_thresh_dly_reg[2][8] 
       (.C(aclk),
        .CE(1'b1),
        .D(pf_thresh_dly_reg_gate__5_n_0),
        .Q(\pf_thresh_dly_reg[2]_10 [8]),
        .R(Q[0]));
  FDRE \pf_thresh_dly_reg[2][9] 
       (.C(aclk),
        .CE(1'b1),
        .D(pf_thresh_dly_reg_gate__4_n_0),
        .Q(\pf_thresh_dly_reg[2]_10 [9]),
        .R(Q[0]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'h8)) 
    pf_thresh_dly_reg_gate
       (.I0(\pf_thresh_dly_reg[1][14]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ),
        .I1(\pf_thresh_dly_reg[2][4]_0 ),
        .O(pf_thresh_dly_reg_gate_n_0));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'h8)) 
    pf_thresh_dly_reg_gate__0
       (.I0(\pf_thresh_dly_reg[1][13]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ),
        .I1(\pf_thresh_dly_reg[2][4]_0 ),
        .O(pf_thresh_dly_reg_gate__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT2 #(
    .INIT(4'h8)) 
    pf_thresh_dly_reg_gate__1
       (.I0(\pf_thresh_dly_reg[1][12]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ),
        .I1(\pf_thresh_dly_reg[2][4]_0 ),
        .O(pf_thresh_dly_reg_gate__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT2 #(
    .INIT(4'h8)) 
    pf_thresh_dly_reg_gate__2
       (.I0(\pf_thresh_dly_reg[1][11]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ),
        .I1(\pf_thresh_dly_reg[2][4]_0 ),
        .O(pf_thresh_dly_reg_gate__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'h8)) 
    pf_thresh_dly_reg_gate__3
       (.I0(\pf_thresh_dly_reg[1][10]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ),
        .I1(\pf_thresh_dly_reg[2][4]_0 ),
        .O(pf_thresh_dly_reg_gate__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT2 #(
    .INIT(4'h8)) 
    pf_thresh_dly_reg_gate__4
       (.I0(\pf_thresh_dly_reg[1][9]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ),
        .I1(\pf_thresh_dly_reg[2][4]_0 ),
        .O(pf_thresh_dly_reg_gate__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT2 #(
    .INIT(4'h8)) 
    pf_thresh_dly_reg_gate__5
       (.I0(\pf_thresh_dly_reg[1][8]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ),
        .I1(\pf_thresh_dly_reg[2][4]_0 ),
        .O(pf_thresh_dly_reg_gate__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'h8)) 
    pf_thresh_dly_reg_gate__6
       (.I0(\pf_thresh_dly_reg[1][7]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ),
        .I1(\pf_thresh_dly_reg[2][4]_0 ),
        .O(pf_thresh_dly_reg_gate__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT2 #(
    .INIT(4'h8)) 
    pf_thresh_dly_reg_gate__7
       (.I0(\pf_thresh_dly_reg[1][5]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ),
        .I1(\pf_thresh_dly_reg[2][4]_0 ),
        .O(pf_thresh_dly_reg_gate__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT2 #(
    .INIT(4'h8)) 
    pf_thresh_dly_reg_gate__8
       (.I0(\pf_thresh_dly_reg[1][4]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ),
        .I1(\pf_thresh_dly_reg[2][4]_0 ),
        .O(pf_thresh_dly_reg_gate__8_n_0));
  FDRE pf_thresh_dly_reg_r
       (.C(aclk),
        .CE(1'b1),
        .D(\greg_out.QSPO_reg_r ),
        .Q(pf_thresh_dly_reg_r_n_0),
        .R(Q[0]));
  FDRE pf_thresh_dly_reg_r_0
       (.C(aclk),
        .CE(1'b1),
        .D(pf_thresh_dly_reg_r_n_0),
        .Q(\pf_thresh_dly_reg[2][4]_0 ),
        .R(Q[0]));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_1_0_0_i_7__0
       (.I0(pntr_rchd_end_addr1),
        .O(S));
  axi_vfifo_ctrl_0c_addsub_v12_0_8__parameterized8 rd_minus_wr
       (.Q(rd_pntr_pf_dly),
        .S(rd_pntr_minus_wr_pntr),
        .aclk(aclk),
        .\gin_reg.wr_pntr_pf_dly_reg[15] (wr_pntr_pf_dly),
        .\wr_rst_reg_reg[15] (Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    rd_pntr_roll_over_d1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.rd_pntr_roll_over_dly_reg_n_0 ),
        .Q(rd_pntr_roll_over_d1),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    rd_pntr_roll_over_d2_reg
       (.C(aclk),
        .CE(1'b1),
        .D(rd_pntr_roll_over_d1),
        .Q(rd_pntr_roll_over_d2),
        .R(Q[1]));
  axi_vfifo_ctrl_0c_addsub_v12_0_8__parameterized6 wr_minus_rd
       (.D(s),
        .Q(wr_pntr_pf_dly),
        .aclk(aclk),
        .\gin_reg.rd_pntr_pf_dly_reg[15] (rd_pntr_pf_dly),
        .\wr_rst_reg_reg[15] (Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[0]),
        .Q(wr_minus_rd_dly[0]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[10]),
        .Q(wr_minus_rd_dly[10]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[11]),
        .Q(wr_minus_rd_dly[11]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[12]),
        .Q(wr_minus_rd_dly[12]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[13]),
        .Q(wr_minus_rd_dly[13]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[14]),
        .Q(wr_minus_rd_dly[14]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[15]),
        .Q(wr_minus_rd_dly[15]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[1]),
        .Q(wr_minus_rd_dly[1]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[2]),
        .Q(wr_minus_rd_dly[2]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[3]),
        .Q(wr_minus_rd_dly[3]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[4]),
        .Q(wr_minus_rd_dly[4]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[5]),
        .Q(wr_minus_rd_dly[5]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[6]),
        .Q(wr_minus_rd_dly[6]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[7]),
        .Q(wr_minus_rd_dly[7]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[8]),
        .Q(wr_minus_rd_dly[8]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[9]),
        .Q(wr_minus_rd_dly[9]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    wr_pntr_roll_over_d1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(wr_pntr_roll_over_dly),
        .Q(wr_pntr_roll_over_d1),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    wr_pntr_roll_over_d2_reg
       (.C(aclk),
        .CE(1'b1),
        .D(wr_pntr_roll_over_d1),
        .Q(wr_pntr_roll_over_d2),
        .R(Q[1]));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_9_wr_pf_ss" *) 
module axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9_wr_pf_ss__parameterized2
   (p_0_out_0,
    S,
    \gclr.prog_full_i_reg_0 ,
    \gclr.prog_full_i_reg_1 ,
    DI,
    aclk,
    Q,
    A,
    \gfwd_mode.storage_data1_reg[0] ,
    pntr_roll_over,
    CO,
    \pf_thresh_dly_reg[2]_10 ,
    \gfwd_mode.storage_data1_reg[0]_0 ,
    D);
  output p_0_out_0;
  output [2:0]S;
  output [8:0]\gclr.prog_full_i_reg_0 ;
  output [0:0]\gclr.prog_full_i_reg_1 ;
  output [0:0]DI;
  input aclk;
  input [0:0]Q;
  input [0:0]A;
  input \gfwd_mode.storage_data1_reg[0] ;
  input pntr_roll_over;
  input [0:0]CO;
  input [1:0]\pf_thresh_dly_reg[2]_10 ;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  input [15:0]D;

  wire [0:0]A;
  wire [0:0]CO;
  wire [15:0]D;
  wire [0:0]DI;
  wire [0:0]Q;
  wire [2:0]S;
  wire aclk;
  wire [15:0]ch_depth_minus_rd_m_wr;
  wire \diff_pntr[0]_i_1_n_0 ;
  wire \diff_pntr[10]_i_1_n_0 ;
  wire \diff_pntr[11]_i_1_n_0 ;
  wire \diff_pntr[12]_i_1_n_0 ;
  wire \diff_pntr[13]_i_1_n_0 ;
  wire \diff_pntr[14]_i_1_n_0 ;
  wire \diff_pntr[15]_i_1_n_0 ;
  wire \diff_pntr[1]_i_1_n_0 ;
  wire \diff_pntr[2]_i_1_n_0 ;
  wire \diff_pntr[3]_i_1_n_0 ;
  wire \diff_pntr[4]_i_1_n_0 ;
  wire \diff_pntr[5]_i_1_n_0 ;
  wire \diff_pntr[6]_i_1_n_0 ;
  wire \diff_pntr[7]_i_1_n_0 ;
  wire \diff_pntr[8]_i_1_n_0 ;
  wire \diff_pntr[9]_i_1_n_0 ;
  wire \diff_pntr_reg_n_0_[0] ;
  wire \diff_pntr_reg_n_0_[14] ;
  wire \diff_pntr_reg_n_0_[15] ;
  wire \diff_pntr_reg_n_0_[1] ;
  wire \diff_pntr_reg_n_0_[2] ;
  wire \diff_pntr_reg_n_0_[3] ;
  wire \diff_pntr_reg_n_0_[6] ;
  wire [8:0]\gclr.prog_full_i_reg_0 ;
  wire [0:0]\gclr.prog_full_i_reg_1 ;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  wire \gin_reg.wr_pntr_roll_over_dly_reg_n_0 ;
  wire p_0_out_0;
  wire [1:0]\pf_thresh_dly_reg[2]_10 ;
  wire pntr_roll_over;
  wire [15:0]rd_pntr_minus_wr_pntr;
  wire [15:0]rd_pntr_pf_dly;
  wire rd_pntr_roll_over_d1_reg_n_0;
  wire rd_pntr_roll_over_d2_reg_n_0;
  wire rd_pntr_roll_over_dly;
  wire [15:0]s;
  wire \wr_minus_rd_dly_reg_n_0_[0] ;
  wire \wr_minus_rd_dly_reg_n_0_[10] ;
  wire \wr_minus_rd_dly_reg_n_0_[11] ;
  wire \wr_minus_rd_dly_reg_n_0_[12] ;
  wire \wr_minus_rd_dly_reg_n_0_[13] ;
  wire \wr_minus_rd_dly_reg_n_0_[14] ;
  wire \wr_minus_rd_dly_reg_n_0_[15] ;
  wire \wr_minus_rd_dly_reg_n_0_[1] ;
  wire \wr_minus_rd_dly_reg_n_0_[2] ;
  wire \wr_minus_rd_dly_reg_n_0_[3] ;
  wire \wr_minus_rd_dly_reg_n_0_[4] ;
  wire \wr_minus_rd_dly_reg_n_0_[5] ;
  wire \wr_minus_rd_dly_reg_n_0_[6] ;
  wire \wr_minus_rd_dly_reg_n_0_[7] ;
  wire \wr_minus_rd_dly_reg_n_0_[8] ;
  wire \wr_minus_rd_dly_reg_n_0_[9] ;
  wire [15:0]wr_pntr_pf_dly;
  wire wr_pntr_roll_over_d1_reg_n_0;
  wire wr_pntr_roll_over_d2_reg_n_0;

  axi_vfifo_ctrl_0c_addsub_v12_0_8__parameterized16 ch_dpth_rd_wr
       (.A(A),
        .Q(Q),
        .S(ch_depth_minus_rd_m_wr),
        .aclk(aclk),
        .i_primitive(rd_pntr_minus_wr_pntr));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[0]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[0]),
        .I1(\wr_minus_rd_dly_reg_n_0_[0] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[10]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[10]),
        .I1(\wr_minus_rd_dly_reg_n_0_[10] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[11]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[11]),
        .I1(\wr_minus_rd_dly_reg_n_0_[11] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[12]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[12]),
        .I1(\wr_minus_rd_dly_reg_n_0_[12] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[13]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[13]),
        .I1(\wr_minus_rd_dly_reg_n_0_[13] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[13]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[14]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[14]),
        .I1(\wr_minus_rd_dly_reg_n_0_[14] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[14]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[15]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[15]),
        .I1(\wr_minus_rd_dly_reg_n_0_[15] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[1]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[1]),
        .I1(\wr_minus_rd_dly_reg_n_0_[1] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[2]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[2]),
        .I1(\wr_minus_rd_dly_reg_n_0_[2] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[3]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[3]),
        .I1(\wr_minus_rd_dly_reg_n_0_[3] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[4]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[4]),
        .I1(\wr_minus_rd_dly_reg_n_0_[4] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[5]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[5]),
        .I1(\wr_minus_rd_dly_reg_n_0_[5] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[6]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[6]),
        .I1(\wr_minus_rd_dly_reg_n_0_[6] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[7]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[7]),
        .I1(\wr_minus_rd_dly_reg_n_0_[7] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[8]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[8]),
        .I1(\wr_minus_rd_dly_reg_n_0_[8] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[9]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[9]),
        .I1(\wr_minus_rd_dly_reg_n_0_[9] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[0]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[0] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[10]_i_1_n_0 ),
        .Q(\gclr.prog_full_i_reg_0 [5]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[11]_i_1_n_0 ),
        .Q(\gclr.prog_full_i_reg_0 [6]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[12]_i_1_n_0 ),
        .Q(\gclr.prog_full_i_reg_0 [7]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[13]_i_1_n_0 ),
        .Q(\gclr.prog_full_i_reg_0 [8]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[14]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[14] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[15]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[15] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[1]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[1] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[2]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[2] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[3]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[3] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[4]_i_1_n_0 ),
        .Q(\gclr.prog_full_i_reg_0 [0]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[5]_i_1_n_0 ),
        .Q(\gclr.prog_full_i_reg_0 [1]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[6]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[6] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[7]_i_1_n_0 ),
        .Q(\gclr.prog_full_i_reg_0 [2]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[8]_i_1_n_0 ),
        .Q(\gclr.prog_full_i_reg_0 [3]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[9]_i_1_n_0 ),
        .Q(\gclr.prog_full_i_reg_0 [4]),
        .R(Q));
  LUT3 #(
    .INIT(8'h41)) 
    \gclr.prog_full_i_i_13 
       (.I0(\diff_pntr_reg_n_0_[6] ),
        .I1(\pf_thresh_dly_reg[2]_10 [0]),
        .I2(\gclr.prog_full_i_reg_0 [2]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h1)) 
    \gclr.prog_full_i_i_15 
       (.I0(\diff_pntr_reg_n_0_[2] ),
        .I1(\diff_pntr_reg_n_0_[3] ),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h1)) 
    \gclr.prog_full_i_i_16 
       (.I0(\diff_pntr_reg_n_0_[0] ),
        .I1(\diff_pntr_reg_n_0_[1] ),
        .O(S[0]));
  LUT3 #(
    .INIT(8'h04)) 
    \gclr.prog_full_i_i_3 
       (.I0(\diff_pntr_reg_n_0_[14] ),
        .I1(\pf_thresh_dly_reg[2]_10 [1]),
        .I2(\diff_pntr_reg_n_0_[15] ),
        .O(DI));
  LUT3 #(
    .INIT(8'h09)) 
    \gclr.prog_full_i_i_7__0 
       (.I0(\pf_thresh_dly_reg[2]_10 [1]),
        .I1(\diff_pntr_reg_n_0_[14] ),
        .I2(\diff_pntr_reg_n_0_[15] ),
        .O(\gclr.prog_full_i_reg_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \gclr.prog_full_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(CO),
        .Q(p_0_out_0),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(rd_pntr_pf_dly[0]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[10]),
        .Q(rd_pntr_pf_dly[10]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[11]),
        .Q(rd_pntr_pf_dly[11]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[12]),
        .Q(rd_pntr_pf_dly[12]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[13]),
        .Q(rd_pntr_pf_dly[13]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[14]),
        .Q(rd_pntr_pf_dly[14]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[15]),
        .Q(rd_pntr_pf_dly[15]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(rd_pntr_pf_dly[1]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[2]),
        .Q(rd_pntr_pf_dly[2]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[3]),
        .Q(rd_pntr_pf_dly[3]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[4]),
        .Q(rd_pntr_pf_dly[4]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[5]),
        .Q(rd_pntr_pf_dly[5]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[6]),
        .Q(rd_pntr_pf_dly[6]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[7]),
        .Q(rd_pntr_pf_dly[7]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[8]),
        .Q(rd_pntr_pf_dly[8]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[9]),
        .Q(rd_pntr_pf_dly[9]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_roll_over_dly_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] ),
        .Q(rd_pntr_roll_over_dly),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [0]),
        .Q(wr_pntr_pf_dly[0]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [10]),
        .Q(wr_pntr_pf_dly[10]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [11]),
        .Q(wr_pntr_pf_dly[11]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [12]),
        .Q(wr_pntr_pf_dly[12]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [13]),
        .Q(wr_pntr_pf_dly[13]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [14]),
        .Q(wr_pntr_pf_dly[14]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [15]),
        .Q(wr_pntr_pf_dly[15]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [1]),
        .Q(wr_pntr_pf_dly[1]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [2]),
        .Q(wr_pntr_pf_dly[2]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [3]),
        .Q(wr_pntr_pf_dly[3]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [4]),
        .Q(wr_pntr_pf_dly[4]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [5]),
        .Q(wr_pntr_pf_dly[5]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [6]),
        .Q(wr_pntr_pf_dly[6]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [7]),
        .Q(wr_pntr_pf_dly[7]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [8]),
        .Q(wr_pntr_pf_dly[8]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [9]),
        .Q(wr_pntr_pf_dly[9]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_roll_over_dly_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(pntr_roll_over),
        .Q(\gin_reg.wr_pntr_roll_over_dly_reg_n_0 ),
        .R(Q));
  axi_vfifo_ctrl_0c_addsub_v12_0_8__parameterized14 rd_minus_wr
       (.Q(rd_pntr_pf_dly),
        .S(rd_pntr_minus_wr_pntr),
        .aclk(aclk),
        .\gin_reg.wr_pntr_pf_dly_reg[15] (wr_pntr_pf_dly),
        .\wr_rst_reg_reg[15] (Q));
  FDRE #(
    .INIT(1'b0)) 
    rd_pntr_roll_over_d1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(rd_pntr_roll_over_dly),
        .Q(rd_pntr_roll_over_d1_reg_n_0),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    rd_pntr_roll_over_d2_reg
       (.C(aclk),
        .CE(1'b1),
        .D(rd_pntr_roll_over_d1_reg_n_0),
        .Q(rd_pntr_roll_over_d2_reg_n_0),
        .R(Q));
  axi_vfifo_ctrl_0c_addsub_v12_0_8__parameterized12 wr_minus_rd
       (.D(s),
        .Q(wr_pntr_pf_dly),
        .aclk(aclk),
        .\gin_reg.rd_pntr_pf_dly_reg[15] (rd_pntr_pf_dly),
        .\wr_rst_reg_reg[15] (Q));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[0]),
        .Q(\wr_minus_rd_dly_reg_n_0_[0] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[10]),
        .Q(\wr_minus_rd_dly_reg_n_0_[10] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[11]),
        .Q(\wr_minus_rd_dly_reg_n_0_[11] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[12]),
        .Q(\wr_minus_rd_dly_reg_n_0_[12] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[13]),
        .Q(\wr_minus_rd_dly_reg_n_0_[13] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[14]),
        .Q(\wr_minus_rd_dly_reg_n_0_[14] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[15]),
        .Q(\wr_minus_rd_dly_reg_n_0_[15] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[1]),
        .Q(\wr_minus_rd_dly_reg_n_0_[1] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[2]),
        .Q(\wr_minus_rd_dly_reg_n_0_[2] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[3]),
        .Q(\wr_minus_rd_dly_reg_n_0_[3] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[4]),
        .Q(\wr_minus_rd_dly_reg_n_0_[4] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[5]),
        .Q(\wr_minus_rd_dly_reg_n_0_[5] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[6]),
        .Q(\wr_minus_rd_dly_reg_n_0_[6] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[7]),
        .Q(\wr_minus_rd_dly_reg_n_0_[7] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[8]),
        .Q(\wr_minus_rd_dly_reg_n_0_[8] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[9]),
        .Q(\wr_minus_rd_dly_reg_n_0_[9] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    wr_pntr_roll_over_d1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.wr_pntr_roll_over_dly_reg_n_0 ),
        .Q(wr_pntr_roll_over_d1_reg_n_0),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    wr_pntr_roll_over_d2_reg
       (.C(aclk),
        .CE(1'b1),
        .D(wr_pntr_roll_over_d1_reg_n_0),
        .Q(wr_pntr_roll_over_d2_reg_n_0),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_9_wr_pf_ss" *) 
module axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9_wr_pf_ss__parameterized3
   (A,
    p_0_out,
    \gset.prog_full_i_reg_0 ,
    S,
    \gclr.prog_full_i_reg ,
    aclk,
    Q,
    \gfwd_mode.storage_data1_reg[0] ,
    pntr_roll_over,
    QSPO,
    pf_thresh_dly_reg_r_0,
    pntr_rchd_end_addr1,
    \diff_pntr_reg[13]_0 ,
    \diff_pntr_reg[6]_0 ,
    DI,
    \pf_thresh_dly_reg[2][14]_0 ,
    D,
    \gfwd_mode.storage_data1_reg[0]_0 );
  output [0:0]A;
  output p_0_out;
  output [1:0]\gset.prog_full_i_reg_0 ;
  output [0:0]S;
  output [0:0]\gclr.prog_full_i_reg ;
  input aclk;
  input [1:0]Q;
  input \gfwd_mode.storage_data1_reg[0] ;
  input pntr_roll_over;
  input [0:0]QSPO;
  input pf_thresh_dly_reg_r_0;
  input [0:0]pntr_rchd_end_addr1;
  input [8:0]\diff_pntr_reg[13]_0 ;
  input [2:0]\diff_pntr_reg[6]_0 ;
  input [0:0]DI;
  input [0:0]\pf_thresh_dly_reg[2][14]_0 ;
  input [15:0]D;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_0 ;

  wire [0:0]A;
  wire [15:0]D;
  wire [0:0]DI;
  wire [1:0]Q;
  wire [0:0]QSPO;
  wire [0:0]S;
  wire aclk;
  wire [15:0]ch_depth_minus_rd_m_wr;
  wire [15:0]diff_pntr;
  wire \diff_pntr[0]_i_1_n_0 ;
  wire \diff_pntr[10]_i_1_n_0 ;
  wire \diff_pntr[11]_i_1_n_0 ;
  wire \diff_pntr[12]_i_1_n_0 ;
  wire \diff_pntr[13]_i_1_n_0 ;
  wire \diff_pntr[14]_i_1_n_0 ;
  wire \diff_pntr[15]_i_1_n_0 ;
  wire \diff_pntr[1]_i_1_n_0 ;
  wire \diff_pntr[2]_i_1_n_0 ;
  wire \diff_pntr[3]_i_1_n_0 ;
  wire \diff_pntr[4]_i_1_n_0 ;
  wire \diff_pntr[5]_i_1_n_0 ;
  wire \diff_pntr[6]_i_1_n_0 ;
  wire \diff_pntr[7]_i_1_n_0 ;
  wire \diff_pntr[8]_i_1_n_0 ;
  wire \diff_pntr[9]_i_1_n_0 ;
  wire [8:0]\diff_pntr_reg[13]_0 ;
  wire [2:0]\diff_pntr_reg[6]_0 ;
  wire \gclr.prog_full_i_i_10__0_n_0 ;
  wire \gclr.prog_full_i_i_11__0_n_0 ;
  wire \gclr.prog_full_i_i_12__0_n_0 ;
  wire \gclr.prog_full_i_i_14__0_n_0 ;
  wire \gclr.prog_full_i_i_4__1_n_0 ;
  wire \gclr.prog_full_i_i_5__1_n_0 ;
  wire \gclr.prog_full_i_i_6__1_n_0 ;
  wire \gclr.prog_full_i_i_8__1_n_0 ;
  wire \gclr.prog_full_i_i_9__1_n_0 ;
  wire [0:0]\gclr.prog_full_i_reg ;
  wire \gclr.prog_full_i_reg_i_1__1_n_1 ;
  wire \gclr.prog_full_i_reg_i_1__1_n_2 ;
  wire \gclr.prog_full_i_reg_i_1__1_n_3 ;
  wire \gclr.prog_full_i_reg_i_2__1_n_0 ;
  wire \gclr.prog_full_i_reg_i_2__1_n_1 ;
  wire \gclr.prog_full_i_reg_i_2__1_n_2 ;
  wire \gclr.prog_full_i_reg_i_2__1_n_3 ;
  wire geqOp;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  wire \gin_reg.rd_pntr_roll_over_dly_reg_n_0 ;
  wire \gset.prog_full_i_i_10__1_n_0 ;
  wire \gset.prog_full_i_i_11__1_n_0 ;
  wire \gset.prog_full_i_i_12__1_n_0 ;
  wire \gset.prog_full_i_i_13__1_n_0 ;
  wire \gset.prog_full_i_i_14__1_n_0 ;
  wire \gset.prog_full_i_i_15__1_n_0 ;
  wire \gset.prog_full_i_i_16__0_n_0 ;
  wire \gset.prog_full_i_i_17__0_n_0 ;
  wire \gset.prog_full_i_i_18__0_n_0 ;
  wire \gset.prog_full_i_i_3__1_n_0 ;
  wire \gset.prog_full_i_i_4__1_n_0 ;
  wire \gset.prog_full_i_i_5__0_n_0 ;
  wire \gset.prog_full_i_i_6__1_n_0 ;
  wire \gset.prog_full_i_i_7__1_n_0 ;
  wire \gset.prog_full_i_i_8__1_n_0 ;
  wire \gset.prog_full_i_i_9__1_n_0 ;
  wire [1:0]\gset.prog_full_i_reg_0 ;
  wire \gset.prog_full_i_reg_i_1__1_n_1 ;
  wire \gset.prog_full_i_reg_i_1__1_n_2 ;
  wire \gset.prog_full_i_reg_i_1__1_n_3 ;
  wire \gset.prog_full_i_reg_i_2__1_n_0 ;
  wire \gset.prog_full_i_reg_i_2__1_n_1 ;
  wire \gset.prog_full_i_reg_i_2__1_n_2 ;
  wire \gset.prog_full_i_reg_i_2__1_n_3 ;
  wire p_0_out;
  wire \pf_thresh_dly_reg[0][10]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ;
  wire \pf_thresh_dly_reg[0][11]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ;
  wire \pf_thresh_dly_reg[0][12]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ;
  wire \pf_thresh_dly_reg[0][13]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ;
  wire \pf_thresh_dly_reg[0][14]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ;
  wire \pf_thresh_dly_reg[0][4]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ;
  wire \pf_thresh_dly_reg[0][5]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ;
  wire \pf_thresh_dly_reg[0][7]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ;
  wire \pf_thresh_dly_reg[0][8]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ;
  wire \pf_thresh_dly_reg[0][9]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ;
  wire \pf_thresh_dly_reg[1][10]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ;
  wire \pf_thresh_dly_reg[1][11]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ;
  wire \pf_thresh_dly_reg[1][12]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ;
  wire \pf_thresh_dly_reg[1][13]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ;
  wire \pf_thresh_dly_reg[1][14]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ;
  wire \pf_thresh_dly_reg[1][4]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ;
  wire \pf_thresh_dly_reg[1][5]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ;
  wire \pf_thresh_dly_reg[1][7]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ;
  wire \pf_thresh_dly_reg[1][8]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ;
  wire \pf_thresh_dly_reg[1][9]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ;
  wire [0:0]\pf_thresh_dly_reg[2][14]_0 ;
  wire [13:4]\pf_thresh_dly_reg[2]_11 ;
  wire pf_thresh_dly_reg_gate__0_n_0;
  wire pf_thresh_dly_reg_gate__1_n_0;
  wire pf_thresh_dly_reg_gate__2_n_0;
  wire pf_thresh_dly_reg_gate__3_n_0;
  wire pf_thresh_dly_reg_gate__4_n_0;
  wire pf_thresh_dly_reg_gate__5_n_0;
  wire pf_thresh_dly_reg_gate__6_n_0;
  wire pf_thresh_dly_reg_gate__7_n_0;
  wire pf_thresh_dly_reg_gate__8_n_0;
  wire pf_thresh_dly_reg_gate_n_0;
  wire pf_thresh_dly_reg_r_0;
  wire [0:0]pntr_rchd_end_addr1;
  wire pntr_roll_over;
  wire [15:0]rd_pntr_minus_wr_pntr;
  wire [15:0]rd_pntr_pf_dly;
  wire rd_pntr_roll_over_d1;
  wire rd_pntr_roll_over_d2;
  wire [15:0]s;
  wire [15:0]wr_minus_rd_dly;
  wire [15:0]wr_pntr_pf_dly;
  wire wr_pntr_roll_over_d1;
  wire wr_pntr_roll_over_d2;
  wire wr_pntr_roll_over_dly;
  wire [3:0]\NLW_gclr.prog_full_i_reg_i_1__1_O_UNCONNECTED ;
  wire [3:0]\NLW_gclr.prog_full_i_reg_i_2__1_O_UNCONNECTED ;
  wire [3:0]\NLW_gset.prog_full_i_reg_i_1__1_O_UNCONNECTED ;
  wire [3:0]\NLW_gset.prog_full_i_reg_i_2__1_O_UNCONNECTED ;

  axi_vfifo_ctrl_0c_addsub_v12_0_8__parameterized22 ch_dpth_rd_wr
       (.A(A),
        .Q(Q[1]),
        .S(ch_depth_minus_rd_m_wr),
        .aclk(aclk),
        .i_primitive(rd_pntr_minus_wr_pntr));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[0]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[0]),
        .I1(wr_minus_rd_dly[0]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[10]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[10]),
        .I1(wr_minus_rd_dly[10]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[11]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[11]),
        .I1(wr_minus_rd_dly[11]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[12]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[12]),
        .I1(wr_minus_rd_dly[12]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[13]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[13]),
        .I1(wr_minus_rd_dly[13]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[13]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[14]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[14]),
        .I1(wr_minus_rd_dly[14]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[14]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[15]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[15]),
        .I1(wr_minus_rd_dly[15]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[1]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[1]),
        .I1(wr_minus_rd_dly[1]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[2]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[2]),
        .I1(wr_minus_rd_dly[2]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[3]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[3]),
        .I1(wr_minus_rd_dly[3]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[4]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[4]),
        .I1(wr_minus_rd_dly[4]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[5]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[5]),
        .I1(wr_minus_rd_dly[5]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[6]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[6]),
        .I1(wr_minus_rd_dly[6]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[7]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[7]),
        .I1(wr_minus_rd_dly[7]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[8]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[8]),
        .I1(wr_minus_rd_dly[8]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[9]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[9]),
        .I1(wr_minus_rd_dly[9]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[0]_i_1_n_0 ),
        .Q(diff_pntr[0]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[10]_i_1_n_0 ),
        .Q(diff_pntr[10]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[11]_i_1_n_0 ),
        .Q(diff_pntr[11]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[12]_i_1_n_0 ),
        .Q(diff_pntr[12]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[13]_i_1_n_0 ),
        .Q(diff_pntr[13]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[14]_i_1_n_0 ),
        .Q(diff_pntr[14]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[15]_i_1_n_0 ),
        .Q(diff_pntr[15]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[1]_i_1_n_0 ),
        .Q(diff_pntr[1]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[2]_i_1_n_0 ),
        .Q(diff_pntr[2]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[3]_i_1_n_0 ),
        .Q(diff_pntr[3]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[4]_i_1_n_0 ),
        .Q(diff_pntr[4]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[5]_i_1_n_0 ),
        .Q(diff_pntr[5]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[6]_i_1_n_0 ),
        .Q(diff_pntr[6]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[7]_i_1_n_0 ),
        .Q(diff_pntr[7]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[8]_i_1_n_0 ),
        .Q(diff_pntr[8]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[9]_i_1_n_0 ),
        .Q(diff_pntr[9]),
        .R(Q[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gclr.prog_full_i_i_10__0 
       (.I0(\pf_thresh_dly_reg[2]_11 [8]),
        .I1(\diff_pntr_reg[13]_0 [3]),
        .I2(\pf_thresh_dly_reg[2]_11 [9]),
        .I3(\diff_pntr_reg[13]_0 [4]),
        .O(\gclr.prog_full_i_i_10__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gclr.prog_full_i_i_11__0 
       (.I0(\gset.prog_full_i_reg_0 [0]),
        .I1(\diff_pntr_reg[13]_0 [2]),
        .O(\gclr.prog_full_i_i_11__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \gclr.prog_full_i_i_12__0 
       (.I0(\pf_thresh_dly_reg[2]_11 [4]),
        .I1(\diff_pntr_reg[13]_0 [0]),
        .I2(\diff_pntr_reg[13]_0 [1]),
        .I3(\pf_thresh_dly_reg[2]_11 [5]),
        .O(\gclr.prog_full_i_i_12__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gclr.prog_full_i_i_14__0 
       (.I0(\pf_thresh_dly_reg[2]_11 [4]),
        .I1(\diff_pntr_reg[13]_0 [0]),
        .I2(\pf_thresh_dly_reg[2]_11 [5]),
        .I3(\diff_pntr_reg[13]_0 [1]),
        .O(\gclr.prog_full_i_i_14__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \gclr.prog_full_i_i_4__1 
       (.I0(\pf_thresh_dly_reg[2]_11 [12]),
        .I1(\diff_pntr_reg[13]_0 [7]),
        .I2(\diff_pntr_reg[13]_0 [8]),
        .I3(\pf_thresh_dly_reg[2]_11 [13]),
        .O(\gclr.prog_full_i_i_4__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \gclr.prog_full_i_i_5__1 
       (.I0(\pf_thresh_dly_reg[2]_11 [10]),
        .I1(\diff_pntr_reg[13]_0 [5]),
        .I2(\diff_pntr_reg[13]_0 [6]),
        .I3(\pf_thresh_dly_reg[2]_11 [11]),
        .O(\gclr.prog_full_i_i_5__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \gclr.prog_full_i_i_6__1 
       (.I0(\pf_thresh_dly_reg[2]_11 [8]),
        .I1(\diff_pntr_reg[13]_0 [3]),
        .I2(\diff_pntr_reg[13]_0 [4]),
        .I3(\pf_thresh_dly_reg[2]_11 [9]),
        .O(\gclr.prog_full_i_i_6__1_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gclr.prog_full_i_i_8__1 
       (.I0(\pf_thresh_dly_reg[2]_11 [12]),
        .I1(\diff_pntr_reg[13]_0 [7]),
        .I2(\pf_thresh_dly_reg[2]_11 [13]),
        .I3(\diff_pntr_reg[13]_0 [8]),
        .O(\gclr.prog_full_i_i_8__1_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gclr.prog_full_i_i_9__1 
       (.I0(\pf_thresh_dly_reg[2]_11 [10]),
        .I1(\diff_pntr_reg[13]_0 [5]),
        .I2(\pf_thresh_dly_reg[2]_11 [11]),
        .I3(\diff_pntr_reg[13]_0 [6]),
        .O(\gclr.prog_full_i_i_9__1_n_0 ));
  CARRY4 \gclr.prog_full_i_reg_i_1__1 
       (.CI(\gclr.prog_full_i_reg_i_2__1_n_0 ),
        .CO({\gclr.prog_full_i_reg ,\gclr.prog_full_i_reg_i_1__1_n_1 ,\gclr.prog_full_i_reg_i_1__1_n_2 ,\gclr.prog_full_i_reg_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({DI,\gclr.prog_full_i_i_4__1_n_0 ,\gclr.prog_full_i_i_5__1_n_0 ,\gclr.prog_full_i_i_6__1_n_0 }),
        .O(\NLW_gclr.prog_full_i_reg_i_1__1_O_UNCONNECTED [3:0]),
        .S({\pf_thresh_dly_reg[2][14]_0 ,\gclr.prog_full_i_i_8__1_n_0 ,\gclr.prog_full_i_i_9__1_n_0 ,\gclr.prog_full_i_i_10__0_n_0 }));
  CARRY4 \gclr.prog_full_i_reg_i_2__1 
       (.CI(1'b0),
        .CO({\gclr.prog_full_i_reg_i_2__1_n_0 ,\gclr.prog_full_i_reg_i_2__1_n_1 ,\gclr.prog_full_i_reg_i_2__1_n_2 ,\gclr.prog_full_i_reg_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\gclr.prog_full_i_i_11__0_n_0 ,\gclr.prog_full_i_i_12__0_n_0 ,1'b0,1'b0}),
        .O(\NLW_gclr.prog_full_i_reg_i_2__1_O_UNCONNECTED [3:0]),
        .S({\diff_pntr_reg[6]_0 [2],\gclr.prog_full_i_i_14__0_n_0 ,\diff_pntr_reg[6]_0 [1:0]}));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.channel_depth_dly_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(QSPO),
        .Q(A),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [0]),
        .Q(rd_pntr_pf_dly[0]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [10]),
        .Q(rd_pntr_pf_dly[10]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [11]),
        .Q(rd_pntr_pf_dly[11]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [12]),
        .Q(rd_pntr_pf_dly[12]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [13]),
        .Q(rd_pntr_pf_dly[13]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [14]),
        .Q(rd_pntr_pf_dly[14]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [15]),
        .Q(rd_pntr_pf_dly[15]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [1]),
        .Q(rd_pntr_pf_dly[1]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [2]),
        .Q(rd_pntr_pf_dly[2]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [3]),
        .Q(rd_pntr_pf_dly[3]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [4]),
        .Q(rd_pntr_pf_dly[4]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [5]),
        .Q(rd_pntr_pf_dly[5]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [6]),
        .Q(rd_pntr_pf_dly[6]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [7]),
        .Q(rd_pntr_pf_dly[7]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [8]),
        .Q(rd_pntr_pf_dly[8]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [9]),
        .Q(rd_pntr_pf_dly[9]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_roll_over_dly_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] ),
        .Q(\gin_reg.rd_pntr_roll_over_dly_reg_n_0 ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(wr_pntr_pf_dly[0]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[10]),
        .Q(wr_pntr_pf_dly[10]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[11]),
        .Q(wr_pntr_pf_dly[11]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[12]),
        .Q(wr_pntr_pf_dly[12]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[13]),
        .Q(wr_pntr_pf_dly[13]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[14]),
        .Q(wr_pntr_pf_dly[14]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[15]),
        .Q(wr_pntr_pf_dly[15]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(wr_pntr_pf_dly[1]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[2]),
        .Q(wr_pntr_pf_dly[2]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[3]),
        .Q(wr_pntr_pf_dly[3]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[4]),
        .Q(wr_pntr_pf_dly[4]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[5]),
        .Q(wr_pntr_pf_dly[5]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[6]),
        .Q(wr_pntr_pf_dly[6]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[7]),
        .Q(wr_pntr_pf_dly[7]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[8]),
        .Q(wr_pntr_pf_dly[8]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[9]),
        .Q(wr_pntr_pf_dly[9]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_roll_over_dly_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(pntr_roll_over),
        .Q(wr_pntr_roll_over_dly),
        .R(Q[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gset.prog_full_i_i_10__1 
       (.I0(diff_pntr[8]),
        .I1(\pf_thresh_dly_reg[2]_11 [8]),
        .I2(diff_pntr[9]),
        .I3(\pf_thresh_dly_reg[2]_11 [9]),
        .O(\gset.prog_full_i_i_10__1_n_0 ));
  LUT3 #(
    .INIT(8'hB2)) 
    \gset.prog_full_i_i_11__1 
       (.I0(diff_pntr[6]),
        .I1(\gset.prog_full_i_reg_0 [0]),
        .I2(diff_pntr[7]),
        .O(\gset.prog_full_i_i_11__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \gset.prog_full_i_i_12__1 
       (.I0(diff_pntr[4]),
        .I1(\pf_thresh_dly_reg[2]_11 [4]),
        .I2(\pf_thresh_dly_reg[2]_11 [5]),
        .I3(diff_pntr[5]),
        .O(\gset.prog_full_i_i_12__1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \gset.prog_full_i_i_13__1 
       (.I0(diff_pntr[2]),
        .I1(diff_pntr[3]),
        .O(\gset.prog_full_i_i_13__1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \gset.prog_full_i_i_14__1 
       (.I0(diff_pntr[0]),
        .I1(diff_pntr[1]),
        .O(\gset.prog_full_i_i_14__1_n_0 ));
  LUT3 #(
    .INIT(8'h41)) 
    \gset.prog_full_i_i_15__1 
       (.I0(diff_pntr[6]),
        .I1(diff_pntr[7]),
        .I2(\gset.prog_full_i_reg_0 [0]),
        .O(\gset.prog_full_i_i_15__1_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gset.prog_full_i_i_16__0 
       (.I0(diff_pntr[4]),
        .I1(\pf_thresh_dly_reg[2]_11 [4]),
        .I2(diff_pntr[5]),
        .I3(\pf_thresh_dly_reg[2]_11 [5]),
        .O(\gset.prog_full_i_i_16__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \gset.prog_full_i_i_17__0 
       (.I0(diff_pntr[2]),
        .I1(diff_pntr[3]),
        .O(\gset.prog_full_i_i_17__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \gset.prog_full_i_i_18__0 
       (.I0(diff_pntr[0]),
        .I1(diff_pntr[1]),
        .O(\gset.prog_full_i_i_18__0_n_0 ));
  LUT3 #(
    .INIT(8'hF2)) 
    \gset.prog_full_i_i_3__1 
       (.I0(diff_pntr[14]),
        .I1(\gset.prog_full_i_reg_0 [1]),
        .I2(diff_pntr[15]),
        .O(\gset.prog_full_i_i_3__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \gset.prog_full_i_i_4__1 
       (.I0(diff_pntr[12]),
        .I1(\pf_thresh_dly_reg[2]_11 [12]),
        .I2(\pf_thresh_dly_reg[2]_11 [13]),
        .I3(diff_pntr[13]),
        .O(\gset.prog_full_i_i_4__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \gset.prog_full_i_i_5__0 
       (.I0(diff_pntr[10]),
        .I1(\pf_thresh_dly_reg[2]_11 [10]),
        .I2(\pf_thresh_dly_reg[2]_11 [11]),
        .I3(diff_pntr[11]),
        .O(\gset.prog_full_i_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \gset.prog_full_i_i_6__1 
       (.I0(diff_pntr[8]),
        .I1(\pf_thresh_dly_reg[2]_11 [8]),
        .I2(\pf_thresh_dly_reg[2]_11 [9]),
        .I3(diff_pntr[9]),
        .O(\gset.prog_full_i_i_6__1_n_0 ));
  LUT3 #(
    .INIT(8'h09)) 
    \gset.prog_full_i_i_7__1 
       (.I0(diff_pntr[14]),
        .I1(\gset.prog_full_i_reg_0 [1]),
        .I2(diff_pntr[15]),
        .O(\gset.prog_full_i_i_7__1_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gset.prog_full_i_i_8__1 
       (.I0(diff_pntr[12]),
        .I1(\pf_thresh_dly_reg[2]_11 [12]),
        .I2(diff_pntr[13]),
        .I3(\pf_thresh_dly_reg[2]_11 [13]),
        .O(\gset.prog_full_i_i_8__1_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gset.prog_full_i_i_9__1 
       (.I0(diff_pntr[10]),
        .I1(\pf_thresh_dly_reg[2]_11 [10]),
        .I2(diff_pntr[11]),
        .I3(\pf_thresh_dly_reg[2]_11 [11]),
        .O(\gset.prog_full_i_i_9__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gset.prog_full_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(geqOp),
        .Q(p_0_out),
        .R(Q[1]));
  CARRY4 \gset.prog_full_i_reg_i_1__1 
       (.CI(\gset.prog_full_i_reg_i_2__1_n_0 ),
        .CO({geqOp,\gset.prog_full_i_reg_i_1__1_n_1 ,\gset.prog_full_i_reg_i_1__1_n_2 ,\gset.prog_full_i_reg_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\gset.prog_full_i_i_3__1_n_0 ,\gset.prog_full_i_i_4__1_n_0 ,\gset.prog_full_i_i_5__0_n_0 ,\gset.prog_full_i_i_6__1_n_0 }),
        .O(\NLW_gset.prog_full_i_reg_i_1__1_O_UNCONNECTED [3:0]),
        .S({\gset.prog_full_i_i_7__1_n_0 ,\gset.prog_full_i_i_8__1_n_0 ,\gset.prog_full_i_i_9__1_n_0 ,\gset.prog_full_i_i_10__1_n_0 }));
  CARRY4 \gset.prog_full_i_reg_i_2__1 
       (.CI(1'b0),
        .CO({\gset.prog_full_i_reg_i_2__1_n_0 ,\gset.prog_full_i_reg_i_2__1_n_1 ,\gset.prog_full_i_reg_i_2__1_n_2 ,\gset.prog_full_i_reg_i_2__1_n_3 }),
        .CYINIT(1'b1),
        .DI({\gset.prog_full_i_i_11__1_n_0 ,\gset.prog_full_i_i_12__1_n_0 ,\gset.prog_full_i_i_13__1_n_0 ,\gset.prog_full_i_i_14__1_n_0 }),
        .O(\NLW_gset.prog_full_i_reg_i_2__1_O_UNCONNECTED [3:0]),
        .S({\gset.prog_full_i_i_15__1_n_0 ,\gset.prog_full_i_i_16__0_n_0 ,\gset.prog_full_i_i_17__0_n_0 ,\gset.prog_full_i_i_18__0_n_0 }));
  (* srl_bus_name = "U0/\inst_vfifo/gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/gmcpf_pf_gen.mcpf_pf_gen_inst/pf_thresh_dly_reg[0] " *) 
  (* srl_name = "U0/\inst_vfifo/gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/gmcpf_pf_gen.mcpf_pf_gen_inst/pf_thresh_dly_reg[0][10]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \pf_thresh_dly_reg[0][10]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(1'b1),
        .Q(\pf_thresh_dly_reg[0][10]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ));
  (* srl_bus_name = "U0/\inst_vfifo/gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/gmcpf_pf_gen.mcpf_pf_gen_inst/pf_thresh_dly_reg[0] " *) 
  (* srl_name = "U0/\inst_vfifo/gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/gmcpf_pf_gen.mcpf_pf_gen_inst/pf_thresh_dly_reg[0][11]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \pf_thresh_dly_reg[0][11]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(1'b1),
        .Q(\pf_thresh_dly_reg[0][11]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ));
  (* srl_bus_name = "U0/\inst_vfifo/gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/gmcpf_pf_gen.mcpf_pf_gen_inst/pf_thresh_dly_reg[0] " *) 
  (* srl_name = "U0/\inst_vfifo/gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/gmcpf_pf_gen.mcpf_pf_gen_inst/pf_thresh_dly_reg[0][12]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \pf_thresh_dly_reg[0][12]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(1'b1),
        .Q(\pf_thresh_dly_reg[0][12]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ));
  (* srl_bus_name = "U0/\inst_vfifo/gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/gmcpf_pf_gen.mcpf_pf_gen_inst/pf_thresh_dly_reg[0] " *) 
  (* srl_name = "U0/\inst_vfifo/gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/gmcpf_pf_gen.mcpf_pf_gen_inst/pf_thresh_dly_reg[0][13]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \pf_thresh_dly_reg[0][13]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(1'b1),
        .Q(\pf_thresh_dly_reg[0][13]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ));
  (* srl_bus_name = "U0/\inst_vfifo/gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/gmcpf_pf_gen.mcpf_pf_gen_inst/pf_thresh_dly_reg[0] " *) 
  (* srl_name = "U0/\inst_vfifo/gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/gmcpf_pf_gen.mcpf_pf_gen_inst/pf_thresh_dly_reg[0][14]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \pf_thresh_dly_reg[0][14]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(1'b1),
        .Q(\pf_thresh_dly_reg[0][14]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ));
  (* srl_bus_name = "U0/\inst_vfifo/gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/gmcpf_pf_gen.mcpf_pf_gen_inst/pf_thresh_dly_reg[0] " *) 
  (* srl_name = "U0/\inst_vfifo/gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/gmcpf_pf_gen.mcpf_pf_gen_inst/pf_thresh_dly_reg[0][4]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \pf_thresh_dly_reg[0][4]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(1'b1),
        .Q(\pf_thresh_dly_reg[0][4]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ));
  (* srl_bus_name = "U0/\inst_vfifo/gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/gmcpf_pf_gen.mcpf_pf_gen_inst/pf_thresh_dly_reg[0] " *) 
  (* srl_name = "U0/\inst_vfifo/gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/gmcpf_pf_gen.mcpf_pf_gen_inst/pf_thresh_dly_reg[0][5]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \pf_thresh_dly_reg[0][5]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(1'b1),
        .Q(\pf_thresh_dly_reg[0][5]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ));
  (* srl_bus_name = "U0/\inst_vfifo/gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/gmcpf_pf_gen.mcpf_pf_gen_inst/pf_thresh_dly_reg[0] " *) 
  (* srl_name = "U0/\inst_vfifo/gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/gmcpf_pf_gen.mcpf_pf_gen_inst/pf_thresh_dly_reg[0][7]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \pf_thresh_dly_reg[0][7]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(1'b1),
        .Q(\pf_thresh_dly_reg[0][7]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ));
  (* srl_bus_name = "U0/\inst_vfifo/gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/gmcpf_pf_gen.mcpf_pf_gen_inst/pf_thresh_dly_reg[0] " *) 
  (* srl_name = "U0/\inst_vfifo/gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/gmcpf_pf_gen.mcpf_pf_gen_inst/pf_thresh_dly_reg[0][8]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \pf_thresh_dly_reg[0][8]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(1'b1),
        .Q(\pf_thresh_dly_reg[0][8]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ));
  (* srl_bus_name = "U0/\inst_vfifo/gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/gmcpf_pf_gen.mcpf_pf_gen_inst/pf_thresh_dly_reg[0] " *) 
  (* srl_name = "U0/\inst_vfifo/gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/gmcpf_pf_gen.mcpf_pf_gen_inst/pf_thresh_dly_reg[0][9]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \pf_thresh_dly_reg[0][9]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(1'b1),
        .Q(\pf_thresh_dly_reg[0][9]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ));
  FDRE \pf_thresh_dly_reg[1][10]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg[0][10]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ),
        .Q(\pf_thresh_dly_reg[1][10]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ),
        .R(1'b0));
  FDRE \pf_thresh_dly_reg[1][11]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg[0][11]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ),
        .Q(\pf_thresh_dly_reg[1][11]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ),
        .R(1'b0));
  FDRE \pf_thresh_dly_reg[1][12]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg[0][12]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ),
        .Q(\pf_thresh_dly_reg[1][12]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ),
        .R(1'b0));
  FDRE \pf_thresh_dly_reg[1][13]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg[0][13]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ),
        .Q(\pf_thresh_dly_reg[1][13]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ),
        .R(1'b0));
  FDRE \pf_thresh_dly_reg[1][14]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg[0][14]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ),
        .Q(\pf_thresh_dly_reg[1][14]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ),
        .R(1'b0));
  FDRE \pf_thresh_dly_reg[1][4]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg[0][4]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ),
        .Q(\pf_thresh_dly_reg[1][4]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ),
        .R(1'b0));
  FDRE \pf_thresh_dly_reg[1][5]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg[0][5]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ),
        .Q(\pf_thresh_dly_reg[1][5]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ),
        .R(1'b0));
  FDRE \pf_thresh_dly_reg[1][7]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg[0][7]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ),
        .Q(\pf_thresh_dly_reg[1][7]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ),
        .R(1'b0));
  FDRE \pf_thresh_dly_reg[1][8]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg[0][8]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ),
        .Q(\pf_thresh_dly_reg[1][8]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ),
        .R(1'b0));
  FDRE \pf_thresh_dly_reg[1][9]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg[0][9]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ),
        .Q(\pf_thresh_dly_reg[1][9]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ),
        .R(1'b0));
  FDRE \pf_thresh_dly_reg[2][10] 
       (.C(aclk),
        .CE(1'b1),
        .D(pf_thresh_dly_reg_gate__3_n_0),
        .Q(\pf_thresh_dly_reg[2]_11 [10]),
        .R(Q[0]));
  FDRE \pf_thresh_dly_reg[2][11] 
       (.C(aclk),
        .CE(1'b1),
        .D(pf_thresh_dly_reg_gate__2_n_0),
        .Q(\pf_thresh_dly_reg[2]_11 [11]),
        .R(Q[0]));
  FDRE \pf_thresh_dly_reg[2][12] 
       (.C(aclk),
        .CE(1'b1),
        .D(pf_thresh_dly_reg_gate__1_n_0),
        .Q(\pf_thresh_dly_reg[2]_11 [12]),
        .R(Q[0]));
  FDRE \pf_thresh_dly_reg[2][13] 
       (.C(aclk),
        .CE(1'b1),
        .D(pf_thresh_dly_reg_gate__0_n_0),
        .Q(\pf_thresh_dly_reg[2]_11 [13]),
        .R(Q[0]));
  FDRE \pf_thresh_dly_reg[2][14] 
       (.C(aclk),
        .CE(1'b1),
        .D(pf_thresh_dly_reg_gate_n_0),
        .Q(\gset.prog_full_i_reg_0 [1]),
        .R(Q[0]));
  FDRE \pf_thresh_dly_reg[2][4] 
       (.C(aclk),
        .CE(1'b1),
        .D(pf_thresh_dly_reg_gate__8_n_0),
        .Q(\pf_thresh_dly_reg[2]_11 [4]),
        .R(Q[0]));
  FDRE \pf_thresh_dly_reg[2][5] 
       (.C(aclk),
        .CE(1'b1),
        .D(pf_thresh_dly_reg_gate__7_n_0),
        .Q(\pf_thresh_dly_reg[2]_11 [5]),
        .R(Q[0]));
  FDRE \pf_thresh_dly_reg[2][7] 
       (.C(aclk),
        .CE(1'b1),
        .D(pf_thresh_dly_reg_gate__6_n_0),
        .Q(\gset.prog_full_i_reg_0 [0]),
        .R(Q[0]));
  FDRE \pf_thresh_dly_reg[2][8] 
       (.C(aclk),
        .CE(1'b1),
        .D(pf_thresh_dly_reg_gate__5_n_0),
        .Q(\pf_thresh_dly_reg[2]_11 [8]),
        .R(Q[0]));
  FDRE \pf_thresh_dly_reg[2][9] 
       (.C(aclk),
        .CE(1'b1),
        .D(pf_thresh_dly_reg_gate__4_n_0),
        .Q(\pf_thresh_dly_reg[2]_11 [9]),
        .R(Q[0]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'h8)) 
    pf_thresh_dly_reg_gate
       (.I0(\pf_thresh_dly_reg[1][14]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ),
        .I1(pf_thresh_dly_reg_r_0),
        .O(pf_thresh_dly_reg_gate_n_0));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'h8)) 
    pf_thresh_dly_reg_gate__0
       (.I0(\pf_thresh_dly_reg[1][13]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ),
        .I1(pf_thresh_dly_reg_r_0),
        .O(pf_thresh_dly_reg_gate__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h8)) 
    pf_thresh_dly_reg_gate__1
       (.I0(\pf_thresh_dly_reg[1][12]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ),
        .I1(pf_thresh_dly_reg_r_0),
        .O(pf_thresh_dly_reg_gate__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h8)) 
    pf_thresh_dly_reg_gate__2
       (.I0(\pf_thresh_dly_reg[1][11]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ),
        .I1(pf_thresh_dly_reg_r_0),
        .O(pf_thresh_dly_reg_gate__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'h8)) 
    pf_thresh_dly_reg_gate__3
       (.I0(\pf_thresh_dly_reg[1][10]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ),
        .I1(pf_thresh_dly_reg_r_0),
        .O(pf_thresh_dly_reg_gate__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h8)) 
    pf_thresh_dly_reg_gate__4
       (.I0(\pf_thresh_dly_reg[1][9]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ),
        .I1(pf_thresh_dly_reg_r_0),
        .O(pf_thresh_dly_reg_gate__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h8)) 
    pf_thresh_dly_reg_gate__5
       (.I0(\pf_thresh_dly_reg[1][8]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ),
        .I1(pf_thresh_dly_reg_r_0),
        .O(pf_thresh_dly_reg_gate__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'h8)) 
    pf_thresh_dly_reg_gate__6
       (.I0(\pf_thresh_dly_reg[1][7]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ),
        .I1(pf_thresh_dly_reg_r_0),
        .O(pf_thresh_dly_reg_gate__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h8)) 
    pf_thresh_dly_reg_gate__7
       (.I0(\pf_thresh_dly_reg[1][5]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ),
        .I1(pf_thresh_dly_reg_r_0),
        .O(pf_thresh_dly_reg_gate__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h8)) 
    pf_thresh_dly_reg_gate__8
       (.I0(\pf_thresh_dly_reg[1][4]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ),
        .I1(pf_thresh_dly_reg_r_0),
        .O(pf_thresh_dly_reg_gate__8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_1_0_0_i_7__2
       (.I0(pntr_rchd_end_addr1),
        .O(S));
  axi_vfifo_ctrl_0c_addsub_v12_0_8__parameterized20 rd_minus_wr
       (.Q(rd_pntr_pf_dly),
        .S(rd_pntr_minus_wr_pntr),
        .aclk(aclk),
        .\gin_reg.wr_pntr_pf_dly_reg[15] (wr_pntr_pf_dly),
        .\wr_rst_reg_reg[15] (Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    rd_pntr_roll_over_d1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.rd_pntr_roll_over_dly_reg_n_0 ),
        .Q(rd_pntr_roll_over_d1),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    rd_pntr_roll_over_d2_reg
       (.C(aclk),
        .CE(1'b1),
        .D(rd_pntr_roll_over_d1),
        .Q(rd_pntr_roll_over_d2),
        .R(Q[1]));
  axi_vfifo_ctrl_0c_addsub_v12_0_8__parameterized18 wr_minus_rd
       (.D(s),
        .Q(wr_pntr_pf_dly),
        .aclk(aclk),
        .\gin_reg.rd_pntr_pf_dly_reg[15] (rd_pntr_pf_dly),
        .\wr_rst_reg_reg[15] (Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[0]),
        .Q(wr_minus_rd_dly[0]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[10]),
        .Q(wr_minus_rd_dly[10]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[11]),
        .Q(wr_minus_rd_dly[11]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[12]),
        .Q(wr_minus_rd_dly[12]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[13]),
        .Q(wr_minus_rd_dly[13]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[14]),
        .Q(wr_minus_rd_dly[14]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[15]),
        .Q(wr_minus_rd_dly[15]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[1]),
        .Q(wr_minus_rd_dly[1]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[2]),
        .Q(wr_minus_rd_dly[2]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[3]),
        .Q(wr_minus_rd_dly[3]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[4]),
        .Q(wr_minus_rd_dly[4]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[5]),
        .Q(wr_minus_rd_dly[5]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[6]),
        .Q(wr_minus_rd_dly[6]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[7]),
        .Q(wr_minus_rd_dly[7]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[8]),
        .Q(wr_minus_rd_dly[8]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[9]),
        .Q(wr_minus_rd_dly[9]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    wr_pntr_roll_over_d1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(wr_pntr_roll_over_dly),
        .Q(wr_pntr_roll_over_d1),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    wr_pntr_roll_over_d2_reg
       (.C(aclk),
        .CE(1'b1),
        .D(wr_pntr_roll_over_d1),
        .Q(wr_pntr_roll_over_d2),
        .R(Q[1]));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_9_wr_pf_ss" *) 
module axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9_wr_pf_ss__parameterized4
   (p_0_out_0,
    S,
    \gclr.prog_full_i_reg_0 ,
    \gclr.prog_full_i_reg_1 ,
    DI,
    aclk,
    Q,
    A,
    \gfwd_mode.storage_data1_reg[0] ,
    pntr_roll_over,
    CO,
    \pf_thresh_dly_reg[2]_11 ,
    \gfwd_mode.storage_data1_reg[0]_0 ,
    D);
  output p_0_out_0;
  output [2:0]S;
  output [8:0]\gclr.prog_full_i_reg_0 ;
  output [0:0]\gclr.prog_full_i_reg_1 ;
  output [0:0]DI;
  input aclk;
  input [0:0]Q;
  input [0:0]A;
  input \gfwd_mode.storage_data1_reg[0] ;
  input pntr_roll_over;
  input [0:0]CO;
  input [1:0]\pf_thresh_dly_reg[2]_11 ;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  input [15:0]D;

  wire [0:0]A;
  wire [0:0]CO;
  wire [15:0]D;
  wire [0:0]DI;
  wire [0:0]Q;
  wire [2:0]S;
  wire aclk;
  wire [15:0]ch_depth_minus_rd_m_wr;
  wire \diff_pntr[0]_i_1_n_0 ;
  wire \diff_pntr[10]_i_1_n_0 ;
  wire \diff_pntr[11]_i_1_n_0 ;
  wire \diff_pntr[12]_i_1_n_0 ;
  wire \diff_pntr[13]_i_1_n_0 ;
  wire \diff_pntr[14]_i_1_n_0 ;
  wire \diff_pntr[15]_i_1_n_0 ;
  wire \diff_pntr[1]_i_1_n_0 ;
  wire \diff_pntr[2]_i_1_n_0 ;
  wire \diff_pntr[3]_i_1_n_0 ;
  wire \diff_pntr[4]_i_1_n_0 ;
  wire \diff_pntr[5]_i_1_n_0 ;
  wire \diff_pntr[6]_i_1_n_0 ;
  wire \diff_pntr[7]_i_1_n_0 ;
  wire \diff_pntr[8]_i_1_n_0 ;
  wire \diff_pntr[9]_i_1_n_0 ;
  wire \diff_pntr_reg_n_0_[0] ;
  wire \diff_pntr_reg_n_0_[14] ;
  wire \diff_pntr_reg_n_0_[15] ;
  wire \diff_pntr_reg_n_0_[1] ;
  wire \diff_pntr_reg_n_0_[2] ;
  wire \diff_pntr_reg_n_0_[3] ;
  wire \diff_pntr_reg_n_0_[6] ;
  wire [8:0]\gclr.prog_full_i_reg_0 ;
  wire [0:0]\gclr.prog_full_i_reg_1 ;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  wire \gin_reg.wr_pntr_roll_over_dly_reg_n_0 ;
  wire p_0_out_0;
  wire [1:0]\pf_thresh_dly_reg[2]_11 ;
  wire pntr_roll_over;
  wire [15:0]rd_pntr_minus_wr_pntr;
  wire [15:0]rd_pntr_pf_dly;
  wire rd_pntr_roll_over_d1_reg_n_0;
  wire rd_pntr_roll_over_d2_reg_n_0;
  wire rd_pntr_roll_over_dly;
  wire [15:0]s;
  wire \wr_minus_rd_dly_reg_n_0_[0] ;
  wire \wr_minus_rd_dly_reg_n_0_[10] ;
  wire \wr_minus_rd_dly_reg_n_0_[11] ;
  wire \wr_minus_rd_dly_reg_n_0_[12] ;
  wire \wr_minus_rd_dly_reg_n_0_[13] ;
  wire \wr_minus_rd_dly_reg_n_0_[14] ;
  wire \wr_minus_rd_dly_reg_n_0_[15] ;
  wire \wr_minus_rd_dly_reg_n_0_[1] ;
  wire \wr_minus_rd_dly_reg_n_0_[2] ;
  wire \wr_minus_rd_dly_reg_n_0_[3] ;
  wire \wr_minus_rd_dly_reg_n_0_[4] ;
  wire \wr_minus_rd_dly_reg_n_0_[5] ;
  wire \wr_minus_rd_dly_reg_n_0_[6] ;
  wire \wr_minus_rd_dly_reg_n_0_[7] ;
  wire \wr_minus_rd_dly_reg_n_0_[8] ;
  wire \wr_minus_rd_dly_reg_n_0_[9] ;
  wire [15:0]wr_pntr_pf_dly;
  wire wr_pntr_roll_over_d1_reg_n_0;
  wire wr_pntr_roll_over_d2_reg_n_0;

  axi_vfifo_ctrl_0c_addsub_v12_0_8__parameterized28 ch_dpth_rd_wr
       (.A(A),
        .Q(Q),
        .S(ch_depth_minus_rd_m_wr),
        .aclk(aclk),
        .i_primitive(rd_pntr_minus_wr_pntr));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[0]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[0]),
        .I1(\wr_minus_rd_dly_reg_n_0_[0] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[10]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[10]),
        .I1(\wr_minus_rd_dly_reg_n_0_[10] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[11]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[11]),
        .I1(\wr_minus_rd_dly_reg_n_0_[11] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[12]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[12]),
        .I1(\wr_minus_rd_dly_reg_n_0_[12] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[13]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[13]),
        .I1(\wr_minus_rd_dly_reg_n_0_[13] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[13]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[14]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[14]),
        .I1(\wr_minus_rd_dly_reg_n_0_[14] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[14]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[15]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[15]),
        .I1(\wr_minus_rd_dly_reg_n_0_[15] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[1]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[1]),
        .I1(\wr_minus_rd_dly_reg_n_0_[1] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[2]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[2]),
        .I1(\wr_minus_rd_dly_reg_n_0_[2] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[3]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[3]),
        .I1(\wr_minus_rd_dly_reg_n_0_[3] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[4]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[4]),
        .I1(\wr_minus_rd_dly_reg_n_0_[4] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[5]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[5]),
        .I1(\wr_minus_rd_dly_reg_n_0_[5] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[6]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[6]),
        .I1(\wr_minus_rd_dly_reg_n_0_[6] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[7]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[7]),
        .I1(\wr_minus_rd_dly_reg_n_0_[7] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[8]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[8]),
        .I1(\wr_minus_rd_dly_reg_n_0_[8] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[9]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[9]),
        .I1(\wr_minus_rd_dly_reg_n_0_[9] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[0]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[0] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[10]_i_1_n_0 ),
        .Q(\gclr.prog_full_i_reg_0 [5]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[11]_i_1_n_0 ),
        .Q(\gclr.prog_full_i_reg_0 [6]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[12]_i_1_n_0 ),
        .Q(\gclr.prog_full_i_reg_0 [7]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[13]_i_1_n_0 ),
        .Q(\gclr.prog_full_i_reg_0 [8]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[14]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[14] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[15]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[15] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[1]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[1] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[2]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[2] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[3]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[3] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[4]_i_1_n_0 ),
        .Q(\gclr.prog_full_i_reg_0 [0]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[5]_i_1_n_0 ),
        .Q(\gclr.prog_full_i_reg_0 [1]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[6]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[6] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[7]_i_1_n_0 ),
        .Q(\gclr.prog_full_i_reg_0 [2]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[8]_i_1_n_0 ),
        .Q(\gclr.prog_full_i_reg_0 [3]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[9]_i_1_n_0 ),
        .Q(\gclr.prog_full_i_reg_0 [4]),
        .R(Q));
  LUT3 #(
    .INIT(8'h41)) 
    \gclr.prog_full_i_i_13__0 
       (.I0(\diff_pntr_reg_n_0_[6] ),
        .I1(\pf_thresh_dly_reg[2]_11 [0]),
        .I2(\gclr.prog_full_i_reg_0 [2]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h1)) 
    \gclr.prog_full_i_i_15__0 
       (.I0(\diff_pntr_reg_n_0_[2] ),
        .I1(\diff_pntr_reg_n_0_[3] ),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h1)) 
    \gclr.prog_full_i_i_16__0 
       (.I0(\diff_pntr_reg_n_0_[0] ),
        .I1(\diff_pntr_reg_n_0_[1] ),
        .O(S[0]));
  LUT3 #(
    .INIT(8'h04)) 
    \gclr.prog_full_i_i_3__0 
       (.I0(\diff_pntr_reg_n_0_[14] ),
        .I1(\pf_thresh_dly_reg[2]_11 [1]),
        .I2(\diff_pntr_reg_n_0_[15] ),
        .O(DI));
  LUT3 #(
    .INIT(8'h09)) 
    \gclr.prog_full_i_i_7__1 
       (.I0(\pf_thresh_dly_reg[2]_11 [1]),
        .I1(\diff_pntr_reg_n_0_[14] ),
        .I2(\diff_pntr_reg_n_0_[15] ),
        .O(\gclr.prog_full_i_reg_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \gclr.prog_full_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(CO),
        .Q(p_0_out_0),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(rd_pntr_pf_dly[0]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[10]),
        .Q(rd_pntr_pf_dly[10]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[11]),
        .Q(rd_pntr_pf_dly[11]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[12]),
        .Q(rd_pntr_pf_dly[12]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[13]),
        .Q(rd_pntr_pf_dly[13]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[14]),
        .Q(rd_pntr_pf_dly[14]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[15]),
        .Q(rd_pntr_pf_dly[15]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(rd_pntr_pf_dly[1]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[2]),
        .Q(rd_pntr_pf_dly[2]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[3]),
        .Q(rd_pntr_pf_dly[3]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[4]),
        .Q(rd_pntr_pf_dly[4]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[5]),
        .Q(rd_pntr_pf_dly[5]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[6]),
        .Q(rd_pntr_pf_dly[6]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[7]),
        .Q(rd_pntr_pf_dly[7]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[8]),
        .Q(rd_pntr_pf_dly[8]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[9]),
        .Q(rd_pntr_pf_dly[9]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_roll_over_dly_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] ),
        .Q(rd_pntr_roll_over_dly),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [0]),
        .Q(wr_pntr_pf_dly[0]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [10]),
        .Q(wr_pntr_pf_dly[10]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [11]),
        .Q(wr_pntr_pf_dly[11]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [12]),
        .Q(wr_pntr_pf_dly[12]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [13]),
        .Q(wr_pntr_pf_dly[13]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [14]),
        .Q(wr_pntr_pf_dly[14]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [15]),
        .Q(wr_pntr_pf_dly[15]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [1]),
        .Q(wr_pntr_pf_dly[1]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [2]),
        .Q(wr_pntr_pf_dly[2]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [3]),
        .Q(wr_pntr_pf_dly[3]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [4]),
        .Q(wr_pntr_pf_dly[4]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [5]),
        .Q(wr_pntr_pf_dly[5]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [6]),
        .Q(wr_pntr_pf_dly[6]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [7]),
        .Q(wr_pntr_pf_dly[7]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [8]),
        .Q(wr_pntr_pf_dly[8]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [9]),
        .Q(wr_pntr_pf_dly[9]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_roll_over_dly_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(pntr_roll_over),
        .Q(\gin_reg.wr_pntr_roll_over_dly_reg_n_0 ),
        .R(Q));
  axi_vfifo_ctrl_0c_addsub_v12_0_8__parameterized26 rd_minus_wr
       (.Q(rd_pntr_pf_dly),
        .S(rd_pntr_minus_wr_pntr),
        .aclk(aclk),
        .\gin_reg.wr_pntr_pf_dly_reg[15] (wr_pntr_pf_dly),
        .\wr_rst_reg_reg[15] (Q));
  FDRE #(
    .INIT(1'b0)) 
    rd_pntr_roll_over_d1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(rd_pntr_roll_over_dly),
        .Q(rd_pntr_roll_over_d1_reg_n_0),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    rd_pntr_roll_over_d2_reg
       (.C(aclk),
        .CE(1'b1),
        .D(rd_pntr_roll_over_d1_reg_n_0),
        .Q(rd_pntr_roll_over_d2_reg_n_0),
        .R(Q));
  axi_vfifo_ctrl_0c_addsub_v12_0_8__parameterized24 wr_minus_rd
       (.D(s),
        .Q(wr_pntr_pf_dly),
        .aclk(aclk),
        .\gin_reg.rd_pntr_pf_dly_reg[15] (rd_pntr_pf_dly),
        .\wr_rst_reg_reg[15] (Q));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[0]),
        .Q(\wr_minus_rd_dly_reg_n_0_[0] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[10]),
        .Q(\wr_minus_rd_dly_reg_n_0_[10] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[11]),
        .Q(\wr_minus_rd_dly_reg_n_0_[11] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[12]),
        .Q(\wr_minus_rd_dly_reg_n_0_[12] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[13]),
        .Q(\wr_minus_rd_dly_reg_n_0_[13] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[14]),
        .Q(\wr_minus_rd_dly_reg_n_0_[14] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[15]),
        .Q(\wr_minus_rd_dly_reg_n_0_[15] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[1]),
        .Q(\wr_minus_rd_dly_reg_n_0_[1] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[2]),
        .Q(\wr_minus_rd_dly_reg_n_0_[2] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[3]),
        .Q(\wr_minus_rd_dly_reg_n_0_[3] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[4]),
        .Q(\wr_minus_rd_dly_reg_n_0_[4] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[5]),
        .Q(\wr_minus_rd_dly_reg_n_0_[5] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[6]),
        .Q(\wr_minus_rd_dly_reg_n_0_[6] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[7]),
        .Q(\wr_minus_rd_dly_reg_n_0_[7] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[8]),
        .Q(\wr_minus_rd_dly_reg_n_0_[8] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[9]),
        .Q(\wr_minus_rd_dly_reg_n_0_[9] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    wr_pntr_roll_over_d1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.wr_pntr_roll_over_dly_reg_n_0 ),
        .Q(wr_pntr_roll_over_d1_reg_n_0),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    wr_pntr_roll_over_d2_reg
       (.C(aclk),
        .CE(1'b1),
        .D(wr_pntr_roll_over_d1_reg_n_0),
        .Q(wr_pntr_roll_over_d2_reg_n_0),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_top" *) 
module axi_vfifo_ctrl_0axi_vfifo_top
   (areset_d1,
    s_axis_tready_i,
    areset_d1_0,
    D,
    \active_ch_dly_reg[0][0] ,
    areset_d1_1,
    I126,
    m_axi_arvalid_i,
    areset_d1_2,
    areset_d1_3,
    mcdf_to_awgen_tvalid,
    rst_full_gen_i,
    ram_rd_en_i,
    ram_wr_en_i,
    E,
    empty_fwft_i,
    curr_state,
    rst_full_gen_i_4,
    ram_rd_en_i_5,
    ram_wr_en_i_6,
    empty_fwft_i_7,
    areset_d1_8,
    rst_full_gen_i_9,
    dout_i,
    ram_rd_en_i_10,
    ram_wr_en_i_11,
    \gcc0.gc0.count_d1_reg[5] ,
    empty_fwft_i_12,
    reset_addr,
    mem_init_done_reg,
    valid_s2mm_awg2,
    p_0_out_13,
    tid_r,
    \gptr_mcdf.gch_idle.active_ch_valid_dly_reg[0] ,
    \gstage1.q_dly_reg[1] ,
    \gin_reg.rd_pntr_pf_dly_reg[0] ,
    \gin_reg.rd_pntr_pf_dly_reg[9] ,
    awgen_to_mctf_tvalid,
    \gfwd_mode.storage_data1_reg[0] ,
    \gfwd_mode.storage_data1_reg[28] ,
    \gfwd_mode.storage_data1_reg[14] ,
    \gfwd_mode.storage_data1_reg[0]_0 ,
    \gfwd_mode.storage_data1_reg[26] ,
    \gfwd_mode.storage_data1_reg[14]_0 ,
    m_axi_awvalid_i,
    \gfwd_mode.storage_data1_reg[13] ,
    m_axi_wvalid_i,
    \packet_cnt_reg[5] ,
    \burst_count_reg[5] ,
    addr_ready,
    \gfwd_mode.storage_data1_reg[2] ,
    \vfifo_mm2s_channel_empty[0] ,
    \vfifo_mm2s_channel_empty[1] ,
    reset_addr_14,
    mem_init_done,
    prog_full_i,
    prog_full_i_15,
    m_axis_tvalid_wr_in_i,
    m_axis_tvalid,
    Q_reg,
    prog_full_i_16,
    \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3 ,
    \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_0 ,
    \gfwd_mode.storage_data1_reg[0]_1 ,
    CO,
    \gin_reg.wr_pntr_pf_dly_reg[14] ,
    DIB,
    DIA,
    \gfwd_rev.state_reg[1] ,
    ADDRD,
    \gfwd_rev.storage_data1_reg[0] ,
    Q_reg_0,
    m_axis_tlast,
    s_axis_tready,
    \gfwd_mode.storage_data1_reg[0]_2 ,
    payload_s2mm_awg1,
    \gstage1.q_dly_reg[1]_0 ,
    WR_DATA,
    \gin_reg.rd_pntr_pf_dly_reg[0]_0 ,
    \gstage1.q_dly_reg[31] ,
    S,
    pntr_rchd_end_addr1,
    DI,
    awgen_to_mcpf_tvalid,
    \no_of_bytes_reg[3] ,
    empty_fwft_i_reg,
    wr_addr_int,
    \gin_reg.wr_pntr_pf_dly_reg[13] ,
    \gin_reg.wr_pntr_pf_dly_reg[15] ,
    Q_reg_1,
    \gfwd_mode.storage_data1_reg[0]_3 ,
    \gin_reg.rd_pntr_pf_dly_reg[1] ,
    \gin_reg.rd_pntr_pf_dly_reg[13] ,
    \gin_reg.rd_pntr_pf_dly_reg[15] ,
    \gin_reg.rd_pntr_pf_dly_reg[14] ,
    \gin_reg.rd_pntr_pf_dly_reg[14]_0 ,
    \gin_reg.wr_pntr_pf_dly_reg[1] ,
    \gin_reg.wr_pntr_pf_dly_reg[13]_0 ,
    \gin_reg.wr_pntr_pf_dly_reg[15]_0 ,
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ,
    \gin_reg.rd_pntr_pf_dly_reg[1]_0 ,
    \gin_reg.rd_pntr_pf_dly_reg[13]_0 ,
    \gin_reg.rd_pntr_pf_dly_reg[15]_0 ,
    \gin_reg.rd_pntr_pf_dly_reg[14]_1 ,
    \gin_reg.rd_pntr_pf_dly_reg[14]_2 ,
    Q_reg_2,
    we_bcnt,
    m_axi_bready,
    we_ar_txn,
    \gpr1.dout_i_reg[37] ,
    \gpr1.dout_i_reg[7] ,
    wr_addr_arcnt,
    wr_addr_bcnt,
    m_axi_rready,
    we_int,
    we_int_8,
    we_int_9,
    we_int_10,
    \gin_reg.wr_pntr_pf_dly_reg[1]_0 ,
    we_int_11,
    Q_reg_3,
    \gpr1.dout_i_reg[1] ,
    \gpfs.prog_full_i_reg ,
    Q_reg_4,
    \gpfs.prog_full_i_reg_0 ,
    \gpr1.dout_i_reg[0] ,
    \gpr1.dout_i_reg[0]_0 ,
    \gpfs.prog_full_i_reg_1 ,
    Q_reg_5,
    \gin_reg.wr_pntr_roll_over_dly_reg ,
    we_arcnt,
    Q_reg_6,
    Q_reg_7,
    \gcc0.gc0.count_d1_reg[3] ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    \gcc0.gc0.count_d1_reg[3]_0 ,
    \gpr1.dout_i_reg[6] ,
    \gpr1.dout_i_reg[37]_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 ,
    \goreg_dm.dout_i_reg[0] ,
    vfifo_s2mm_channel_full,
    vfifo_idle,
    Q,
    aclk,
    \gpfs.prog_full_i_reg_2 ,
    \gfwd_mode.storage_data1_reg[0]_4 ,
    \gfwd_mode.storage_data1_reg[0]_5 ,
    \gfwd_mode.storage_data1_reg[0]_6 ,
    \gfwd_mode.storage_data1_reg[0]_7 ,
    \gfwd_mode.storage_data1_reg[0]_8 ,
    \gfwd_mode.storage_data1_reg[0]_9 ,
    \aw_id_r_reg[0] ,
    mem_init_done_reg_0,
    \reset_addr_reg[0] ,
    \end_of_txn_reg[0] ,
    \gfwd_mode.m_valid_i_reg ,
    \gfwd_mode.m_valid_i_reg_0 ,
    \gfwd_mode.storage_data1_reg[0]_10 ,
    \gfwd_mode.m_valid_i_reg_1 ,
    \gfwd_mode.storage_data1_reg[72] ,
    \gfwd_mode.m_valid_i_reg_2 ,
    \gfwd_mode.m_valid_i_reg_3 ,
    \gfwd_rev.storage_data1_reg[0]_0 ,
    Q_reg_8,
    valid_pkt_r_reg,
    \goreg_dm.dout_i_reg[0]_0 ,
    \gpfs.prog_full_i_reg_3 ,
    \gfwd_mode.areset_d1_reg ,
    \gfwd_mode.m_valid_i_reg_4 ,
    \gfwd_mode.storage_data1_reg[10] ,
    first_txn_byte_reg,
    \gfwd_mode.m_valid_i_reg_5 ,
    \gfwd_mode.storage_data1_reg[9] ,
    \gfwd_mode.storage_data1_reg[0]_11 ,
    \gfwd_mode.storage_data1_reg[10]_0 ,
    tstart_reg,
    empty_fwft_i_reg_0,
    empty_fwft_i_reg_1,
    mem_init_done_reg_1,
    \reset_addr_reg[0]_0 ,
    \greg.ram_rd_en_i_reg ,
    \greg.ram_wr_en_i_reg ,
    \gfwd_mode.m_valid_i_reg_6 ,
    \gfwd_mode.m_valid_i_reg_7 ,
    \gpr1.dout_i_reg[0]_1 ,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    rd_data_mm2s_gcnt,
    DOA,
    m_axis_tready,
    DOB,
    \gpfs.prog_full_i_reg_4 ,
    s_axis_tvalid,
    pntr_roll_over_reg,
    sdpo_int,
    \gfwd_mode.storage_data1_reg[0]_12 ,
    \gfwd_mode.storage_data1_reg[0]_13 ,
    pntr_roll_over_reg_12,
    \gfwd_mode.storage_data1_reg[0]_14 ,
    \gfwd_mode.storage_data1_reg[0]_15 ,
    m_axi_bvalid,
    pntr_roll_over_reg_13,
    p_0_in0_out,
    \gfwd_mode.storage_data1_reg[0]_16 ,
    \gfwd_rev.storage_data1_reg[0]_1 ,
    \gfwd_mode.storage_data1_reg[0]_17 ,
    pntr_roll_over_reg_14,
    \gfwd_mode.storage_data1_reg[0]_18 ,
    \gfwd_mode.storage_data1_reg[0]_19 ,
    pntr_roll_over_reg_15,
    \gfwd_mode.storage_data1_reg[0]_20 ,
    \gfwd_mode.storage_data1_reg[0]_21 ,
    \gfwd_mode.storage_data1_reg[0]_22 ,
    pntr_roll_over_reg_16,
    \gfwd_mode.storage_data1_reg[0]_23 ,
    \gfwd_mode.storage_data1_reg[0]_24 ,
    ar_address_inc,
    m_axi_rvalid,
    \gfwd_rev.storage_data1_reg[0]_2 ,
    \goreg_dm.dout_i_reg[0]_1 ,
    \gpfs.prog_full_i_reg_5 ,
    \gfwd_rev.storage_data1_reg[0]_3 ,
    p_2_out,
    p_2_out_17,
    p_2_out_18,
    vfifo_mm2s_channel_full,
    \s_axis_tid[0] ,
    \gfwd_mode.storage_data1_reg[0]_25 ,
    \gfwd_mode.storage_data1_reg[0]_26 ,
    \gfwd_mode.storage_data1_reg[0]_27 ,
    \gfwd_mode.storage_data1_reg[0]_28 ,
    \gfwd_mode.storage_data1_reg[0]_29 ,
    \gfwd_mode.storage_data1_reg[0]_30 ,
    p_0_out,
    m_axi_rdata);
  output areset_d1;
  output s_axis_tready_i;
  output areset_d1_0;
  output [1:0]D;
  output \active_ch_dly_reg[0][0] ;
  output areset_d1_1;
  output [8:0]I126;
  output m_axi_arvalid_i;
  output areset_d1_2;
  output areset_d1_3;
  output mcdf_to_awgen_tvalid;
  output rst_full_gen_i;
  output ram_rd_en_i;
  output ram_wr_en_i;
  output [0:0]E;
  output empty_fwft_i;
  output curr_state;
  output rst_full_gen_i_4;
  output ram_rd_en_i_5;
  output ram_wr_en_i_6;
  output empty_fwft_i_7;
  output areset_d1_8;
  output rst_full_gen_i_9;
  output [0:0]dout_i;
  output ram_rd_en_i_10;
  output ram_wr_en_i_11;
  output [0:0]\gcc0.gc0.count_d1_reg[5] ;
  output empty_fwft_i_12;
  output reset_addr;
  output mem_init_done_reg;
  output valid_s2mm_awg2;
  output p_0_out_13;
  output tid_r;
  output [0:0]\gptr_mcdf.gch_idle.active_ch_valid_dly_reg[0] ;
  output \gstage1.q_dly_reg[1] ;
  output \gin_reg.rd_pntr_pf_dly_reg[0] ;
  output \gin_reg.rd_pntr_pf_dly_reg[9] ;
  output awgen_to_mctf_tvalid;
  output [0:0]\gfwd_mode.storage_data1_reg[0] ;
  output \gfwd_mode.storage_data1_reg[28] ;
  output \gfwd_mode.storage_data1_reg[14] ;
  output [0:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  output \gfwd_mode.storage_data1_reg[26] ;
  output \gfwd_mode.storage_data1_reg[14]_0 ;
  output m_axi_awvalid_i;
  output [4:0]\gfwd_mode.storage_data1_reg[13] ;
  output m_axi_wvalid_i;
  output \packet_cnt_reg[5] ;
  output \burst_count_reg[5] ;
  output addr_ready;
  output \gfwd_mode.storage_data1_reg[2] ;
  output \vfifo_mm2s_channel_empty[0] ;
  output \vfifo_mm2s_channel_empty[1] ;
  output reset_addr_14;
  output mem_init_done;
  output prog_full_i;
  output prog_full_i_15;
  output m_axis_tvalid_wr_in_i;
  output m_axis_tvalid;
  output Q_reg;
  output prog_full_i_16;
  output [0:0]\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3 ;
  output [0:0]\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_0 ;
  output [0:0]\gfwd_mode.storage_data1_reg[0]_1 ;
  output [0:0]CO;
  output [0:0]\gin_reg.wr_pntr_pf_dly_reg[14] ;
  output [1:0]DIB;
  output [0:0]DIA;
  output [0:0]\gfwd_rev.state_reg[1] ;
  output [0:0]ADDRD;
  output \gfwd_rev.storage_data1_reg[0] ;
  output [0:0]Q_reg_0;
  output [75:0]m_axis_tlast;
  output s_axis_tready;
  output [0:0]\gfwd_mode.storage_data1_reg[0]_2 ;
  output [0:0]payload_s2mm_awg1;
  output [0:0]\gstage1.q_dly_reg[1]_0 ;
  output [27:0]WR_DATA;
  output [0:0]\gin_reg.rd_pntr_pf_dly_reg[0]_0 ;
  output [27:0]\gstage1.q_dly_reg[31] ;
  output [0:0]S;
  output [7:0]pntr_rchd_end_addr1;
  output [0:0]DI;
  output awgen_to_mcpf_tvalid;
  output [3:0]\no_of_bytes_reg[3] ;
  output [1:0]empty_fwft_i_reg;
  output [0:0]wr_addr_int;
  output [15:0]\gin_reg.wr_pntr_pf_dly_reg[13] ;
  output [0:0]\gin_reg.wr_pntr_pf_dly_reg[15] ;
  output [1:0]Q_reg_1;
  output \gfwd_mode.storage_data1_reg[0]_3 ;
  output [0:0]\gin_reg.rd_pntr_pf_dly_reg[1] ;
  output [15:0]\gin_reg.rd_pntr_pf_dly_reg[13] ;
  output [0:0]\gin_reg.rd_pntr_pf_dly_reg[15] ;
  output [0:0]\gin_reg.rd_pntr_pf_dly_reg[14] ;
  output [4:0]\gin_reg.rd_pntr_pf_dly_reg[14]_0 ;
  output [0:0]\gin_reg.wr_pntr_pf_dly_reg[1] ;
  output [15:0]\gin_reg.wr_pntr_pf_dly_reg[13]_0 ;
  output [0:0]\gin_reg.wr_pntr_pf_dly_reg[15]_0 ;
  output [3:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ;
  output [0:0]\gin_reg.rd_pntr_pf_dly_reg[1]_0 ;
  output [15:0]\gin_reg.rd_pntr_pf_dly_reg[13]_0 ;
  output [0:0]\gin_reg.rd_pntr_pf_dly_reg[15]_0 ;
  output [0:0]\gin_reg.rd_pntr_pf_dly_reg[14]_1 ;
  output [4:0]\gin_reg.rd_pntr_pf_dly_reg[14]_2 ;
  output Q_reg_2;
  output we_bcnt;
  output m_axi_bready;
  output we_ar_txn;
  output [28:0]\gpr1.dout_i_reg[37] ;
  output [0:0]\gpr1.dout_i_reg[7] ;
  output [0:0]wr_addr_arcnt;
  output [0:0]wr_addr_bcnt;
  output m_axi_rready;
  output we_int;
  output we_int_8;
  output we_int_9;
  output we_int_10;
  output \gin_reg.wr_pntr_pf_dly_reg[1]_0 ;
  output we_int_11;
  output [15:0]Q_reg_3;
  output [3:0]\gpr1.dout_i_reg[1] ;
  output \gpfs.prog_full_i_reg ;
  output [15:0]Q_reg_4;
  output \gpfs.prog_full_i_reg_0 ;
  output [5:0]\gpr1.dout_i_reg[0] ;
  output [5:0]\gpr1.dout_i_reg[0]_0 ;
  output \gpfs.prog_full_i_reg_1 ;
  output Q_reg_5;
  output [0:0]\gin_reg.wr_pntr_roll_over_dly_reg ;
  output we_arcnt;
  output Q_reg_6;
  output Q_reg_7;
  output [0:0]\gcc0.gc0.count_d1_reg[3] ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  output [0:0]\gcc0.gc0.count_d1_reg[3]_0 ;
  output [5:0]\gpr1.dout_i_reg[6] ;
  output [43:0]\gpr1.dout_i_reg[37]_0 ;
  output [64:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 ;
  output [0:0]\goreg_dm.dout_i_reg[0] ;
  output [1:0]vfifo_s2mm_channel_full;
  output [1:0]vfifo_idle;
  input [1:0]Q;
  input aclk;
  input \gpfs.prog_full_i_reg_2 ;
  input \gfwd_mode.storage_data1_reg[0]_4 ;
  input \gfwd_mode.storage_data1_reg[0]_5 ;
  input \gfwd_mode.storage_data1_reg[0]_6 ;
  input \gfwd_mode.storage_data1_reg[0]_7 ;
  input \gfwd_mode.storage_data1_reg[0]_8 ;
  input \gfwd_mode.storage_data1_reg[0]_9 ;
  input \aw_id_r_reg[0] ;
  input mem_init_done_reg_0;
  input \reset_addr_reg[0] ;
  input \end_of_txn_reg[0] ;
  input \gfwd_mode.m_valid_i_reg ;
  input \gfwd_mode.m_valid_i_reg_0 ;
  input \gfwd_mode.storage_data1_reg[0]_10 ;
  input \gfwd_mode.m_valid_i_reg_1 ;
  input \gfwd_mode.storage_data1_reg[72] ;
  input \gfwd_mode.m_valid_i_reg_2 ;
  input \gfwd_mode.m_valid_i_reg_3 ;
  input \gfwd_rev.storage_data1_reg[0]_0 ;
  input Q_reg_8;
  input valid_pkt_r_reg;
  input \goreg_dm.dout_i_reg[0]_0 ;
  input \gpfs.prog_full_i_reg_3 ;
  input \gfwd_mode.areset_d1_reg ;
  input \gfwd_mode.m_valid_i_reg_4 ;
  input \gfwd_mode.storage_data1_reg[10] ;
  input first_txn_byte_reg;
  input \gfwd_mode.m_valid_i_reg_5 ;
  input \gfwd_mode.storage_data1_reg[9] ;
  input \gfwd_mode.storage_data1_reg[0]_11 ;
  input \gfwd_mode.storage_data1_reg[10]_0 ;
  input tstart_reg;
  input empty_fwft_i_reg_0;
  input empty_fwft_i_reg_1;
  input mem_init_done_reg_1;
  input \reset_addr_reg[0]_0 ;
  input \greg.ram_rd_en_i_reg ;
  input \greg.ram_wr_en_i_reg ;
  input \gfwd_mode.m_valid_i_reg_6 ;
  input \gfwd_mode.m_valid_i_reg_7 ;
  input \gpr1.dout_i_reg[0]_1 ;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input [3:0]rd_data_mm2s_gcnt;
  input [1:0]DOA;
  input m_axis_tready;
  input [1:0]DOB;
  input \gpfs.prog_full_i_reg_4 ;
  input s_axis_tvalid;
  input pntr_roll_over_reg;
  input [31:0]sdpo_int;
  input [27:0]\gfwd_mode.storage_data1_reg[0]_12 ;
  input [0:0]\gfwd_mode.storage_data1_reg[0]_13 ;
  input pntr_roll_over_reg_12;
  input [28:0]\gfwd_mode.storage_data1_reg[0]_14 ;
  input [28:0]\gfwd_mode.storage_data1_reg[0]_15 ;
  input m_axi_bvalid;
  input pntr_roll_over_reg_13;
  input [15:0]p_0_in0_out;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_16 ;
  input [1:0]\gfwd_rev.storage_data1_reg[0]_1 ;
  input [0:0]\gfwd_mode.storage_data1_reg[0]_17 ;
  input pntr_roll_over_reg_14;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_18 ;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_19 ;
  input pntr_roll_over_reg_15;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_20 ;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_21 ;
  input [0:0]\gfwd_mode.storage_data1_reg[0]_22 ;
  input pntr_roll_over_reg_16;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_23 ;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_24 ;
  input [28:0]ar_address_inc;
  input m_axi_rvalid;
  input [15:0]\gfwd_rev.storage_data1_reg[0]_2 ;
  input [15:0]\goreg_dm.dout_i_reg[0]_1 ;
  input \gpfs.prog_full_i_reg_5 ;
  input [15:0]\gfwd_rev.storage_data1_reg[0]_3 ;
  input p_2_out;
  input p_2_out_17;
  input p_2_out_18;
  input [1:0]vfifo_mm2s_channel_full;
  input [75:0]\s_axis_tid[0] ;
  input [12:0]\gfwd_mode.storage_data1_reg[0]_25 ;
  input [31:0]\gfwd_mode.storage_data1_reg[0]_26 ;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_27 ;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_28 ;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_29 ;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_30 ;
  input [6:0]p_0_out;
  input [63:0]m_axi_rdata;

  wire [0:0]ADDRD;
  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire [64:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 ;
  wire [0:0]DI;
  wire [0:0]DIA;
  wire [1:0]DIB;
  wire [1:0]DOA;
  wire [1:0]DOB;
  wire [0:0]E;
  wire [8:0]I126;
  wire [1:0]Q;
  wire Q_reg;
  wire [0:0]Q_reg_0;
  wire [1:0]Q_reg_1;
  wire Q_reg_2;
  wire [15:0]Q_reg_3;
  wire [15:0]Q_reg_4;
  wire Q_reg_5;
  wire Q_reg_6;
  wire Q_reg_7;
  wire Q_reg_8;
  wire [0:0]S;
  wire [27:0]WR_DATA;
  wire aclk;
  wire \active_ch_dly_reg[0][0] ;
  wire [0:0]\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3 ;
  wire [0:0]\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_0 ;
  wire \active_ch_dly_reg[4]_12 ;
  wire \active_ch_dly_reg[4]_13 ;
  wire \active_ch_dly_reg[4]_7 ;
  wire addr_ready;
  wire [28:0]ar_address_inc;
  wire \ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/p_2_out ;
  wire \ar_txn_inst/counts_matched ;
  wire areset_d1;
  wire areset_d1_0;
  wire areset_d1_1;
  wire areset_d1_2;
  wire areset_d1_3;
  wire areset_d1_8;
  wire [1:1]argen_to_mcpf_payload;
  wire [14:0]argen_to_tdf_payload;
  wire argen_to_tdf_tvalid;
  wire aw_addr_r;
  wire \aw_id_r_reg[0] ;
  wire awgen_inst_n_15;
  wire awgen_inst_n_37;
  wire awgen_inst_n_42;
  wire [12:4]awgen_to_mcpf_payload;
  wire awgen_to_mcpf_tvalid;
  wire [15:2]awgen_to_mctf_payload;
  wire awgen_to_mctf_tvalid;
  wire \burst_count_reg[5] ;
  wire curr_state;
  wire [0:0]dout_i;
  wire empty_fwft_i;
  wire empty_fwft_i_12;
  wire empty_fwft_i_7;
  wire [1:0]empty_fwft_i_reg;
  wire empty_fwft_i_reg_0;
  wire empty_fwft_i_reg_1;
  wire \end_of_txn_reg[0] ;
  wire [0:0]\fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state ;
  wire \fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/p_2_out ;
  wire \fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/p_2_out_3 ;
  wire \fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_16_out ;
  wire first_txn_byte_reg;
  wire [0:0]\gcc0.gc0.count_d1_reg[3] ;
  wire [0:0]\gcc0.gc0.count_d1_reg[3]_0 ;
  wire [0:0]\gcc0.gc0.count_d1_reg[5] ;
  wire [3:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ;
  wire \gfwd_mode.areset_d1_reg ;
  wire \gfwd_mode.m_valid_i_reg ;
  wire \gfwd_mode.m_valid_i_reg_0 ;
  wire \gfwd_mode.m_valid_i_reg_1 ;
  wire \gfwd_mode.m_valid_i_reg_2 ;
  wire \gfwd_mode.m_valid_i_reg_3 ;
  wire \gfwd_mode.m_valid_i_reg_4 ;
  wire \gfwd_mode.m_valid_i_reg_5 ;
  wire \gfwd_mode.m_valid_i_reg_6 ;
  wire \gfwd_mode.m_valid_i_reg_7 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0] ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0]_1 ;
  wire \gfwd_mode.storage_data1_reg[0]_10 ;
  wire \gfwd_mode.storage_data1_reg[0]_11 ;
  wire [27:0]\gfwd_mode.storage_data1_reg[0]_12 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0]_13 ;
  wire [28:0]\gfwd_mode.storage_data1_reg[0]_14 ;
  wire [28:0]\gfwd_mode.storage_data1_reg[0]_15 ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_16 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0]_17 ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_18 ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_19 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0]_2 ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_20 ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_21 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0]_22 ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_23 ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_24 ;
  wire [12:0]\gfwd_mode.storage_data1_reg[0]_25 ;
  wire [31:0]\gfwd_mode.storage_data1_reg[0]_26 ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_27 ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_28 ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_29 ;
  wire \gfwd_mode.storage_data1_reg[0]_3 ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_30 ;
  wire \gfwd_mode.storage_data1_reg[0]_4 ;
  wire \gfwd_mode.storage_data1_reg[0]_5 ;
  wire \gfwd_mode.storage_data1_reg[0]_6 ;
  wire \gfwd_mode.storage_data1_reg[0]_7 ;
  wire \gfwd_mode.storage_data1_reg[0]_8 ;
  wire \gfwd_mode.storage_data1_reg[0]_9 ;
  wire \gfwd_mode.storage_data1_reg[10] ;
  wire \gfwd_mode.storage_data1_reg[10]_0 ;
  wire [4:0]\gfwd_mode.storage_data1_reg[13] ;
  wire \gfwd_mode.storage_data1_reg[14] ;
  wire \gfwd_mode.storage_data1_reg[14]_0 ;
  wire \gfwd_mode.storage_data1_reg[26] ;
  wire \gfwd_mode.storage_data1_reg[28] ;
  wire \gfwd_mode.storage_data1_reg[2] ;
  wire \gfwd_mode.storage_data1_reg[72] ;
  wire \gfwd_mode.storage_data1_reg[9] ;
  wire [0:0]\gfwd_rev.state_reg[1] ;
  wire \gfwd_rev.storage_data1_reg[0] ;
  wire \gfwd_rev.storage_data1_reg[0]_0 ;
  wire [1:0]\gfwd_rev.storage_data1_reg[0]_1 ;
  wire [15:0]\gfwd_rev.storage_data1_reg[0]_2 ;
  wire [15:0]\gfwd_rev.storage_data1_reg[0]_3 ;
  wire \gin_reg.rd_pntr_pf_dly_reg[0] ;
  wire [0:0]\gin_reg.rd_pntr_pf_dly_reg[0]_0 ;
  wire [15:0]\gin_reg.rd_pntr_pf_dly_reg[13] ;
  wire [15:0]\gin_reg.rd_pntr_pf_dly_reg[13]_0 ;
  wire [0:0]\gin_reg.rd_pntr_pf_dly_reg[14] ;
  wire [4:0]\gin_reg.rd_pntr_pf_dly_reg[14]_0 ;
  wire [0:0]\gin_reg.rd_pntr_pf_dly_reg[14]_1 ;
  wire [4:0]\gin_reg.rd_pntr_pf_dly_reg[14]_2 ;
  wire [0:0]\gin_reg.rd_pntr_pf_dly_reg[15] ;
  wire [0:0]\gin_reg.rd_pntr_pf_dly_reg[15]_0 ;
  wire [0:0]\gin_reg.rd_pntr_pf_dly_reg[1] ;
  wire [0:0]\gin_reg.rd_pntr_pf_dly_reg[1]_0 ;
  wire \gin_reg.rd_pntr_pf_dly_reg[9] ;
  wire [15:0]\gin_reg.wr_pntr_pf_dly_reg[13] ;
  wire [15:0]\gin_reg.wr_pntr_pf_dly_reg[13]_0 ;
  wire [0:0]\gin_reg.wr_pntr_pf_dly_reg[14] ;
  wire [0:0]\gin_reg.wr_pntr_pf_dly_reg[15] ;
  wire [0:0]\gin_reg.wr_pntr_pf_dly_reg[15]_0 ;
  wire [0:0]\gin_reg.wr_pntr_pf_dly_reg[1] ;
  wire \gin_reg.wr_pntr_pf_dly_reg[1]_0 ;
  wire [0:0]\gin_reg.wr_pntr_roll_over_dly_reg ;
  wire [0:0]\goreg_dm.dout_i_reg[0] ;
  wire \goreg_dm.dout_i_reg[0]_0 ;
  wire [15:0]\goreg_dm.dout_i_reg[0]_1 ;
  wire \gpfs.prog_full_i_reg ;
  wire \gpfs.prog_full_i_reg_0 ;
  wire \gpfs.prog_full_i_reg_1 ;
  wire \gpfs.prog_full_i_reg_2 ;
  wire \gpfs.prog_full_i_reg_3 ;
  wire \gpfs.prog_full_i_reg_4 ;
  wire \gpfs.prog_full_i_reg_5 ;
  wire [5:0]\gpr1.dout_i_reg[0] ;
  wire [5:0]\gpr1.dout_i_reg[0]_0 ;
  wire \gpr1.dout_i_reg[0]_1 ;
  wire [3:0]\gpr1.dout_i_reg[1] ;
  wire [28:0]\gpr1.dout_i_reg[37] ;
  wire [43:0]\gpr1.dout_i_reg[37]_0 ;
  wire [5:0]\gpr1.dout_i_reg[6] ;
  wire [0:0]\gpr1.dout_i_reg[7] ;
  wire [0:0]\gptr_mcdf.gch_idle.active_ch_valid_dly_reg[0] ;
  wire \greg.ram_rd_en_i_reg ;
  wire \greg.ram_wr_en_i_reg ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire gs2mm_n_73;
  wire gs2mm_n_86;
  wire \gstage1.q_dly_reg[1] ;
  wire [0:0]\gstage1.q_dly_reg[1]_0 ;
  wire [27:0]\gstage1.q_dly_reg[31] ;
  wire m_axi_arvalid_i;
  wire m_axi_awvalid_i;
  wire m_axi_bready;
  wire m_axi_bvalid;
  wire [63:0]m_axi_rdata;
  wire m_axi_rready;
  wire m_axi_rvalid;
  wire m_axi_wvalid_i;
  wire [75:0]m_axis_tlast;
  wire m_axis_tready;
  wire m_axis_tvalid;
  wire m_axis_tvalid_wr_in_i;
  wire mcdf_inst_n_186;
  wire mcdf_inst_n_187;
  wire mcdf_inst_n_6;
  wire mcdf_inst_n_86;
  wire mcdf_inst_n_87;
  wire [98:1]mcdf_to_awgen_payload;
  wire mcdf_to_awgen_tvalid;
  wire \mcf_dfl_rd_inst/p_0_out ;
  wire \mcf_dfl_wr_inst/p_0_out ;
  wire \mcf_dfl_wr_inst/s2mm_reg_slice_inst/p_0_out ;
  wire \mcf_inst/mcf_dfl_rd_inst/p_0_out ;
  wire \mcf_inst/mcf_dfl_rd_inst/p_0_out_1 ;
  wire \mcf_inst/mcf_dfl_wr_inst/p_0_out ;
  wire \mcf_inst/mcf_dfl_wr_inst/p_0_out_2 ;
  wire \mcf_inst/mcf_dfl_wr_inst/s2mm_reg_slice_inst/p_0_out ;
  wire \mcf_inst/mcf_dfl_wr_inst/s2mm_reg_slice_inst/p_0_out_0 ;
  wire mcpf_inst_n_24;
  wire mctf_inst_n_16;
  wire mctf_inst_n_17;
  wire mctf_inst_n_18;
  wire mctf_inst_n_21;
  wire [15:15]mctf_to_argen_payload;
  wire mem_init_done;
  wire mem_init_done_reg;
  wire mem_init_done_reg_0;
  wire mem_init_done_reg_1;
  wire mm2s_inst_n_3;
  wire mm2s_inst_n_4;
  wire mm2s_inst_n_5;
  wire [3:0]\no_of_bytes_reg[3] ;
  wire [15:0]p_0_in0_out;
  wire [6:0]p_0_out;
  wire p_0_out_13;
  wire p_2_out;
  wire p_2_out_17;
  wire p_2_out_18;
  wire \packet_cnt_reg[5] ;
  wire [0:0]payload_s2mm_awg1;
  wire [7:0]pntr_rchd_end_addr1;
  wire pntr_roll_over_reg;
  wire pntr_roll_over_reg_12;
  wire pntr_roll_over_reg_13;
  wire pntr_roll_over_reg_14;
  wire pntr_roll_over_reg_15;
  wire pntr_roll_over_reg_16;
  wire prog_full_i;
  wire prog_full_i_15;
  wire prog_full_i_16;
  wire ram_rd_en_i;
  wire ram_rd_en_i_10;
  wire ram_rd_en_i_5;
  wire ram_wr_en_i;
  wire ram_wr_en_i_11;
  wire ram_wr_en_i_6;
  wire [3:0]rd_data_mm2s_gcnt;
  wire reset_addr;
  wire reset_addr_14;
  wire \reset_addr_reg[0] ;
  wire \reset_addr_reg[0]_0 ;
  wire rst_full_gen_i;
  wire rst_full_gen_i_4;
  wire rst_full_gen_i_9;
  wire [8:1]s2mm_to_awgen_payload;
  wire [64:1]s2mm_to_mcdf_payload;
  wire [76:65]s_axis_payload_wr_out_i;
  wire [75:0]\s_axis_tid[0] ;
  wire s_axis_tready;
  wire s_axis_tready_i;
  wire s_axis_tvalid;
  wire [31:0]sdpo_int;
  wire [11:7]tdest_fifo_dout;
  wire tdest_fifo_inst_n_24;
  wire tdest_fifo_inst_n_26;
  wire tdest_fifo_inst_n_27;
  wire tdest_fifo_inst_n_28;
  wire tdest_fifo_inst_n_29;
  wire tdest_fifo_inst_n_30;
  wire tdest_fifo_inst_n_6;
  wire tid_r;
  wire tstart_reg;
  wire valid_pkt_r;
  wire valid_pkt_r_reg;
  wire valid_s2mm_awg2;
  wire [1:0]vfifo_idle;
  wire \vfifo_mm2s_channel_empty[0] ;
  wire \vfifo_mm2s_channel_empty[1] ;
  wire [1:0]vfifo_mm2s_channel_full;
  wire [1:0]vfifo_s2mm_channel_full;
  wire we_ar_txn;
  wire we_arcnt;
  wire we_bcnt;
  wire we_int;
  wire we_int_10;
  wire we_int_11;
  wire we_int_8;
  wire we_int_9;
  wire [0:0]wr_addr_arcnt;
  wire [0:0]wr_addr_bcnt;
  wire [0:0]wr_addr_int;

  axi_vfifo_ctrl_0vfifo_ar_top argen_inst
       (.E(E),
        .\FSM_onehot_gfwd_rev.state_reg[0] (prog_full_i),
        .I126(I126[8]),
        .Q(Q[0]),
        .Q_reg(Q_reg_3),
        .Q_reg_0(Q_reg_4),
        .aclk(aclk),
        .ar_address_inc(ar_address_inc[21]),
        .argen_to_mcpf_payload(argen_to_mcpf_payload),
        .counts_matched(\ar_txn_inst/counts_matched ),
        .curr_state_reg(empty_fwft_i),
        .empty_fwft_i_12(empty_fwft_i_12),
        .empty_fwft_i_reg(empty_fwft_i_reg_0),
        .empty_fwft_i_reg_0(empty_fwft_i_reg_1),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] (\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0]_3 ),
        .\gfwd_mode.storage_data1_reg[0]_0 (\gfwd_mode.storage_data1_reg[0]_1 ),
        .\gfwd_rev.state_reg[0] (\gfwd_rev.state_reg[1] ),
        .\gfwd_rev.storage_data1_reg[0] (\gfwd_rev.storage_data1_reg[0] ),
        .\gfwd_rev.storage_data1_reg[0]_0 (\gfwd_rev.storage_data1_reg[0]_2 ),
        .\gfwd_rev.storage_data1_reg[0]_1 (\gfwd_rev.storage_data1_reg[0]_3 ),
        .\gnstage1.q_dly_reg[1][0] (m_axi_arvalid_i),
        .\goreg_dm.dout_i_reg[0] (Q_reg),
        .\goreg_dm.dout_i_reg[0]_0 (\goreg_dm.dout_i_reg[0]_1 ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\gpfs.prog_full_i_reg_0 (\gpfs.prog_full_i_reg_4 ),
        .\gpfs.prog_full_i_reg_1 (prog_full_i_15),
        .\gpfs.prog_full_i_reg_2 (\gpfs.prog_full_i_reg_5 ),
        .\gpr1.dout_i_reg[1] (\gpr1.dout_i_reg[1] ),
        .\gpr1.dout_i_reg[31] (\gpr1.dout_i_reg[37] [21]),
        .\gpr1.dout_i_reg[7] (\gpr1.dout_i_reg[7] ),
        .\greg.ram_rd_en_i_reg (\greg.ram_rd_en_i_reg ),
        .\gstage1.q_dly_reg[14] (mctf_to_argen_payload),
        .m_axi_bvalid(m_axi_bvalid),
        .mem_init_done_reg(mem_init_done_reg_1),
        .p_0_out(p_0_out),
        .p_2_out(\ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/p_2_out ),
        .\pkt_cnt_reg_reg[1] (curr_state),
        .ram_rd_en_i(ram_rd_en_i),
        .ram_wr_en_i(ram_wr_en_i),
        .\reset_addr_reg[0] (reset_addr_14),
        .\reset_addr_reg[0]_0 (mem_init_done),
        .\reset_addr_reg[0]_1 (\reset_addr_reg[0]_0 ),
        .rst_full_gen_i(rst_full_gen_i),
        .\vfifo_mm2s_channel_empty[0] (\vfifo_mm2s_channel_empty[0] ),
        .\vfifo_mm2s_channel_empty[1] (\vfifo_mm2s_channel_empty[1] ),
        .we_arcnt(we_arcnt),
        .we_bcnt(we_bcnt),
        .wr_addr_arcnt(wr_addr_arcnt),
        .wr_addr_bcnt(wr_addr_bcnt));
  axi_vfifo_ctrl_0vfifo_awgen awgen_inst
       (.D({awgen_to_mctf_payload,awgen_inst_n_15,\gfwd_mode.storage_data1_reg[13] [0]}),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 ),
        .E(mcdf_to_awgen_tvalid),
        .Q(Q[1]),
        .aclk(aclk),
        .\aw_addr_r_reg[31]_0 (awgen_inst_n_42),
        .awgen_to_mcpf_tvalid(awgen_to_mcpf_tvalid),
        .\burst_count_reg[5]_0 (\burst_count_reg[5] ),
        .first_txn_byte_reg_0(first_txn_byte_reg),
        .\gcc0.gc0.count_d1_reg[3] (\gcc0.gc0.count_d1_reg[3] ),
        .\gcc0.gc0.count_d1_reg[5] (\gcc0.gc0.count_d1_reg[5] ),
        .\gfwd_mode.areset_d1_reg (\gfwd_mode.areset_d1_reg ),
        .\gfwd_mode.areset_d1_reg_0 (areset_d1_1),
        .\gfwd_mode.areset_d1_reg_1 (areset_d1_2),
        .\gfwd_mode.m_valid_i_reg (mcdf_inst_n_87),
        .\gfwd_mode.m_valid_i_reg_0 (\gfwd_mode.m_valid_i_reg_4 ),
        .\gfwd_mode.m_valid_i_reg_1 (\gfwd_mode.m_valid_i_reg_5 ),
        .\gfwd_mode.m_valid_i_reg_2 (gs2mm_n_73),
        .\gfwd_mode.m_valid_i_reg_3 (aw_addr_r),
        .\gfwd_mode.m_valid_i_reg_4 (mcdf_inst_n_86),
        .\gfwd_mode.m_valid_i_reg_5 (valid_pkt_r),
        .\gfwd_mode.storage_data1_reg[0] (\mcf_inst/mcf_dfl_wr_inst/s2mm_reg_slice_inst/p_0_out_0 ),
        .\gfwd_mode.storage_data1_reg[0]_0 (\mcf_inst/mcf_dfl_wr_inst/s2mm_reg_slice_inst/p_0_out ),
        .\gfwd_mode.storage_data1_reg[0]_1 (\gfwd_mode.storage_data1_reg[0]_11 ),
        .\gfwd_mode.storage_data1_reg[10] (\gfwd_mode.storage_data1_reg[10] ),
        .\gfwd_mode.storage_data1_reg[10]_0 (\gfwd_mode.storage_data1_reg[10]_0 ),
        .\gfwd_mode.storage_data1_reg[11] ({\no_of_bytes_reg[3] [3:2],s2mm_to_awgen_payload}),
        .\gfwd_mode.storage_data1_reg[11]_0 (gs2mm_n_86),
        .\gfwd_mode.storage_data1_reg[13] ({\gfwd_mode.storage_data1_reg[13] [4],awgen_to_mcpf_payload,\gfwd_mode.storage_data1_reg[13] [3:1]}),
        .\gfwd_mode.storage_data1_reg[1] (areset_d1_3),
        .\gfwd_mode.storage_data1_reg[2] (\gfwd_mode.storage_data1_reg[2] ),
        .\gfwd_mode.storage_data1_reg[65] (addr_ready),
        .\gfwd_mode.storage_data1_reg[65]_0 (awgen_to_mctf_tvalid),
        .\gfwd_mode.storage_data1_reg[6] (awgen_inst_n_37),
        .\gfwd_mode.storage_data1_reg[98] ({mcdf_to_awgen_payload[98],mcdf_to_awgen_payload[96:1]}),
        .\gfwd_mode.storage_data1_reg[9] (\gfwd_mode.storage_data1_reg[9] ),
        .\gpr1.dout_i_reg[37] (\gpr1.dout_i_reg[37]_0 ),
        .m_axi_awvalid_i(m_axi_awvalid_i),
        .m_axi_wvalid_i(m_axi_wvalid_i),
        .p_2_out(p_2_out),
        .p_2_out_0(\fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/p_2_out_3 ),
        .p_2_out_17(p_2_out_17),
        .\packet_cnt_reg[5]_0 (\packet_cnt_reg[5] ),
        .tstart_reg_0(tstart_reg));
  axi_vfifo_ctrl_0flag_gen flag_gen_inst
       (.Q(Q[1]),
        .aclk(aclk),
        .\active_ch_dly_reg[4][0] (mcdf_inst_n_6),
        .\active_ch_dly_reg[4][0]_0 (mcpf_inst_n_24),
        .\active_ch_dly_reg[4][0]_1 (mctf_inst_n_21),
        .\active_ch_dly_reg[4]_12 (\active_ch_dly_reg[4]_12 ),
        .\active_ch_dly_reg[4]_13 (\active_ch_dly_reg[4]_13 ),
        .\active_ch_dly_reg[4]_7 (\active_ch_dly_reg[4]_7 ),
        .p_0_out(\mcf_dfl_wr_inst/p_0_out ),
        .p_0_out_0(\mcf_dfl_rd_inst/p_0_out ),
        .p_0_out_1(\mcf_inst/mcf_dfl_wr_inst/p_0_out ),
        .p_0_out_2(\mcf_inst/mcf_dfl_rd_inst/p_0_out ),
        .p_0_out_3(\mcf_inst/mcf_dfl_wr_inst/p_0_out_2 ),
        .p_0_out_4(\mcf_inst/mcf_dfl_rd_inst/p_0_out_1 ),
        .vfifo_s2mm_channel_full(vfifo_s2mm_channel_full));
  axi_vfifo_ctrl_0vfifo_arbiter garb
       (.ADDRD(ADDRD),
        .DIA(DIA),
        .DIB(DIB),
        .DOA(DOA),
        .DOB(DOB),
        .Q(Q[0]),
        .Q_reg(Q_reg_0),
        .Q_reg_0(Q_reg_1),
        .Q_reg_1(Q_reg_2),
        .Q_reg_2(Q_reg_6),
        .Q_reg_3(Q_reg_7),
        .Q_reg_4(\vfifo_mm2s_channel_empty[0] ),
        .Q_reg_5(\vfifo_mm2s_channel_empty[1] ),
        .aclk(aclk),
        .counts_matched(\ar_txn_inst/counts_matched ),
        .\gfwd_mode.storage_data1_reg[72] (m_axis_tlast[72]),
        .\gfwd_mode.storage_data1_reg[76] (mm2s_inst_n_3),
        .\gfwd_rev.state_reg[0] (\gfwd_mode.storage_data1_reg[0]_3 ),
        .\gfwd_rev.state_reg[1] (\gfwd_rev.state_reg[1] ),
        .\gfwd_rev.storage_data1_reg[0] (\gfwd_rev.storage_data1_reg[0] ),
        .\gfwd_rev.storage_data1_reg[0]_0 (\gfwd_rev.storage_data1_reg[0]_1 ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg_4 ),
        .\gpfs.prog_full_i_reg_0 (prog_full_i),
        .\gpfs.prog_full_i_reg_1 (\gpfs.prog_full_i_reg_5 ),
        .mem_init_done_reg_0(mem_init_done_reg),
        .mem_init_done_reg_1(mem_init_done_reg_0),
        .rd_data_mm2s_gcnt(rd_data_mm2s_gcnt),
        .reset_addr(reset_addr),
        .\reset_addr_reg[0]_0 (\reset_addr_reg[0] ),
        .vfifo_mm2s_channel_full(vfifo_mm2s_channel_full));
  axi_vfifo_ctrl_0vfifo_s2mm gs2mm
       (.D(payload_s2mm_awg1),
        .E(\mcf_dfl_wr_inst/s2mm_reg_slice_inst/p_0_out ),
        .Q(Q[1]),
        .aclk(aclk),
        .addr_ready_reg(awgen_to_mctf_tvalid),
        .areset_d1_0(areset_d1_0),
        .\aw_addr_r_reg[31] (gs2mm_n_73),
        .\burst_count_reg[4] (awgen_inst_n_42),
        .\end_of_txn_reg[0]_0 (\end_of_txn_reg[0] ),
        .\end_of_txn_reg[1]_0 (s_axis_tready_i),
        .\end_of_txn_reg[1]_1 (p_0_out_13),
        .\gfwd_mode.m_valid_i_reg (\gfwd_mode.m_valid_i_reg ),
        .\gfwd_mode.m_valid_i_reg_0 (\gfwd_mode.m_valid_i_reg_0 ),
        .\gfwd_mode.m_valid_i_reg_1 (mcdf_to_awgen_tvalid),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0]_10 ),
        .\gfwd_mode.storage_data1_reg[13] (areset_d1),
        .\gfwd_mode.storage_data1_reg[64] ({s2mm_to_mcdf_payload,\gfwd_mode.storage_data1_reg[0]_2 }),
        .\gfwd_mode.storage_data1_reg[97] (mcdf_to_awgen_payload[97]),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg_2 ),
        .\no_of_bytes_reg[3] ({\no_of_bytes_reg[3] [3:1],s2mm_to_awgen_payload,\no_of_bytes_reg[3] [0]}),
        .\no_of_bytes_reg[6] (gs2mm_n_86),
        .\packet_cnt_reg[2] (awgen_inst_n_37),
        .\s_axis_tid[0] (\s_axis_tid[0] ),
        .s_axis_tready(s_axis_tready),
        .s_axis_tvalid(s_axis_tvalid),
        .tid_r(tid_r),
        .valid_s2mm_awg2(valid_s2mm_awg2));
  axi_vfifo_ctrl_0multi_channel_fifo mcdf_inst
       (.CO(D[1]),
        .D(\gfwd_mode.storage_data1_reg[13] [0]),
        .DI(DI),
        .E(\mcf_dfl_wr_inst/s2mm_reg_slice_inst/p_0_out ),
        .Q(Q),
        .Q_reg(mcdf_inst_n_6),
        .Q_reg_0(mcdf_inst_n_186),
        .Q_reg_1(mcdf_inst_n_187),
        .S(S),
        .WR_DATA(WR_DATA),
        .aclk(aclk),
        .\active_ch_dly_reg[0][0] (\active_ch_dly_reg[0][0] ),
        .\active_ch_dly_reg[4]_7 (\active_ch_dly_reg[4]_7 ),
        .addr_ready(addr_ready),
        .addr_rollover_r_reg(mcdf_to_awgen_payload),
        .areset_d1_0(areset_d1_0),
        .areset_d1_3(areset_d1_3),
        .\aw_addr_r_reg[31] (aw_addr_r),
        .\aw_id_r_reg[0] (mcdf_inst_n_87),
        .\burst_count_reg[0] (mcdf_to_awgen_tvalid),
        .\gfwd_mode.m_valid_i_reg (\gfwd_mode.m_valid_i_reg_1 ),
        .\gfwd_mode.m_valid_i_reg_0 (\gfwd_mode.m_valid_i_reg_2 ),
        .\gfwd_mode.m_valid_i_reg_1 (\gfwd_mode.m_valid_i_reg_3 ),
        .\gfwd_mode.m_valid_i_reg_2 (gs2mm_n_73),
        .\gfwd_mode.storage_data1_reg[0] (D[0]),
        .\gfwd_mode.storage_data1_reg[0]_0 (\gfwd_mode.storage_data1_reg[0]_4 ),
        .\gfwd_mode.storage_data1_reg[0]_1 (\gfwd_mode.storage_data1_reg[0]_5 ),
        .\gfwd_mode.storage_data1_reg[0]_2 (\gfwd_mode.storage_data1_reg[0]_12 ),
        .\gfwd_mode.storage_data1_reg[0]_3 (\gfwd_mode.storage_data1_reg[0]_13 ),
        .\gfwd_mode.storage_data1_reg[0]_4 (\gfwd_mode.storage_data1_reg[0]_14 ),
        .\gfwd_mode.storage_data1_reg[0]_5 (\gfwd_mode.storage_data1_reg[0]_15 ),
        .\gfwd_mode.storage_data1_reg[0]_6 (\gfwd_mode.storage_data1_reg[0]_25 ),
        .\gfwd_mode.storage_data1_reg[0]_7 (\gfwd_mode.storage_data1_reg[0]_26 ),
        .\gfwd_mode.storage_data1_reg[10] (\no_of_bytes_reg[3] [2]),
        .\gfwd_mode.storage_data1_reg[1] (mcdf_inst_n_86),
        .\gfwd_mode.storage_data1_reg[64] ({s2mm_to_mcdf_payload,\gfwd_mode.storage_data1_reg[0]_2 }),
        .\gfwd_mode.storage_data1_reg[72] (\gfwd_mode.storage_data1_reg[72] ),
        .\gin_reg.rd_pntr_pf_dly_reg[0] (\gin_reg.rd_pntr_pf_dly_reg[0] ),
        .\gin_reg.rd_pntr_pf_dly_reg[0]_0 (\gin_reg.rd_pntr_pf_dly_reg[0]_0 ),
        .\gin_reg.rd_pntr_pf_dly_reg[9] (\gin_reg.rd_pntr_pf_dly_reg[9] ),
        .\gin_reg.wr_pntr_roll_over_dly_reg (\gin_reg.wr_pntr_roll_over_dly_reg ),
        .\gptr_mcdf.gch_idle.active_ch_valid_dly_reg[0] (\gptr_mcdf.gch_idle.active_ch_valid_dly_reg[0] ),
        .\gstage1.q_dly_reg[1] (\gstage1.q_dly_reg[1] ),
        .\gstage1.q_dly_reg[1]_0 (\gstage1.q_dly_reg[1]_0 ),
        .\gstage1.q_dly_reg[31] (\gstage1.q_dly_reg[31] ),
        .p_0_out(\mcf_dfl_wr_inst/p_0_out ),
        .p_0_out_0(\mcf_dfl_rd_inst/p_0_out ),
        .\packet_cnt_reg[5] (valid_pkt_r),
        .pntr_rchd_end_addr1(pntr_rchd_end_addr1),
        .pntr_roll_over_reg(pntr_roll_over_reg),
        .pntr_roll_over_reg_12(pntr_roll_over_reg_12),
        .sdpo_int(sdpo_int),
        .vfifo_idle(vfifo_idle),
        .we_int(we_int),
        .we_int_8(we_int_8));
  axi_vfifo_ctrl_0mcf_txn_top__parameterized0 mcpf_inst
       (.CO(\gin_reg.wr_pntr_pf_dly_reg[14] ),
        .D({\gfwd_mode.storage_data1_reg[13] [4],awgen_to_mcpf_payload,\gfwd_mode.storage_data1_reg[13] [3:0]}),
        .E(\fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_16_out ),
        .Q(Q),
        .Q_reg(mcpf_inst_n_24),
        .aclk(aclk),
        .\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3 (\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_0 ),
        .\active_ch_dly_reg[4]_13 (\active_ch_dly_reg[4]_13 ),
        .active_ch_dly_reg_r_2(mctf_inst_n_17),
        .active_ch_dly_reg_r_3(mctf_inst_n_18),
        .argen_to_mcpf_payload(argen_to_mcpf_payload),
        .argen_to_tdf_payload(argen_to_tdf_payload),
        .argen_to_tdf_tvalid(argen_to_tdf_tvalid),
        .\gfwd_mode.m_valid_i_reg (areset_d1_2),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0]_0 ),
        .\gfwd_mode.storage_data1_reg[0]_0 (\gfwd_mode.storage_data1_reg[0]_8 ),
        .\gfwd_mode.storage_data1_reg[0]_1 (\gfwd_mode.storage_data1_reg[0]_9 ),
        .\gfwd_mode.storage_data1_reg[0]_2 (\gfwd_mode.storage_data1_reg[0]_20 ),
        .\gfwd_mode.storage_data1_reg[0]_3 (\gfwd_mode.storage_data1_reg[0]_21 ),
        .\gfwd_mode.storage_data1_reg[0]_4 (\gfwd_mode.storage_data1_reg[0]_22 ),
        .\gfwd_mode.storage_data1_reg[0]_5 (\gfwd_mode.storage_data1_reg[0]_23 ),
        .\gfwd_mode.storage_data1_reg[0]_6 (\gfwd_mode.storage_data1_reg[0]_24 ),
        .\gfwd_mode.storage_data1_reg[0]_7 (\gfwd_mode.storage_data1_reg[0]_29 ),
        .\gfwd_mode.storage_data1_reg[0]_8 (\gfwd_mode.storage_data1_reg[0]_30 ),
        .\gfwd_mode.storage_data1_reg[14] (\gfwd_mode.storage_data1_reg[14]_0 ),
        .\gfwd_mode.storage_data1_reg[26] (\gfwd_mode.storage_data1_reg[26] ),
        .\gin_reg.rd_pntr_pf_dly_reg[13] (\gin_reg.rd_pntr_pf_dly_reg[13]_0 ),
        .\gin_reg.rd_pntr_pf_dly_reg[14] (\gin_reg.rd_pntr_pf_dly_reg[14]_1 ),
        .\gin_reg.rd_pntr_pf_dly_reg[14]_0 (\gin_reg.rd_pntr_pf_dly_reg[14]_2 ),
        .\gin_reg.rd_pntr_pf_dly_reg[15] (\gin_reg.rd_pntr_pf_dly_reg[15]_0 ),
        .\gin_reg.rd_pntr_pf_dly_reg[1] (\gin_reg.rd_pntr_pf_dly_reg[1]_0 ),
        .\gin_reg.wr_pntr_pf_dly_reg[13] (\gin_reg.wr_pntr_pf_dly_reg[13]_0 ),
        .\gin_reg.wr_pntr_pf_dly_reg[15] (\gin_reg.wr_pntr_pf_dly_reg[15]_0 ),
        .\gin_reg.wr_pntr_pf_dly_reg[1] (\gin_reg.wr_pntr_pf_dly_reg[1] ),
        .\gin_reg.wr_pntr_pf_dly_reg[1]_0 (\gin_reg.wr_pntr_pf_dly_reg[1]_0 ),
        .\goreg_dm.dout_i_reg[0] (\goreg_dm.dout_i_reg[0]_0 ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg_3 ),
        .p_0_out(\mcf_inst/mcf_dfl_wr_inst/p_0_out ),
        .p_0_out_0(\mcf_inst/mcf_dfl_rd_inst/p_0_out ),
        .p_2_out(\fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/p_2_out ),
        .pf_thresh_dly_reg_r_0(mctf_inst_n_16),
        .pntr_roll_over_reg_15(pntr_roll_over_reg_15),
        .pntr_roll_over_reg_16(pntr_roll_over_reg_16),
        .valid_pkt_r_reg(valid_pkt_r_reg),
        .valid_pkt_r_reg_0(\mcf_inst/mcf_dfl_wr_inst/s2mm_reg_slice_inst/p_0_out ),
        .we_int_11(we_int_11));
  axi_vfifo_ctrl_0mcf_txn_top mctf_inst
       (.CO(CO),
        .D({awgen_to_mctf_payload,awgen_inst_n_15,\gfwd_mode.storage_data1_reg[13] [0]}),
        .E(E),
        .I126(I126),
        .Q(Q),
        .Q_reg(mctf_inst_n_21),
        .Q_reg_0(Q_reg_8),
        .aclk(aclk),
        .\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3 (\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3 ),
        .\active_ch_dly_reg[4][0] (mctf_inst_n_18),
        .\active_ch_dly_reg[4]_12 (\active_ch_dly_reg[4]_12 ),
        .active_ch_dly_reg_r_3(mctf_inst_n_17),
        .addr_ready_reg(awgen_to_mctf_tvalid),
        .ar_address_inc({ar_address_inc[28:22],ar_address_inc[20:0]}),
        .\gcc0.gc0.count_d1_reg[3] (m_axi_arvalid_i),
        .\gcc0.gc0.count_d1_reg[3]_0 (\gcc0.gc0.count_d1_reg[3]_0 ),
        .\gfwd_mode.areset_d1_reg (\mcf_inst/mcf_dfl_wr_inst/s2mm_reg_slice_inst/p_0_out_0 ),
        .\gfwd_mode.m_valid_i_reg (areset_d1_1),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0] ),
        .\gfwd_mode.storage_data1_reg[0]_0 (\gfwd_mode.storage_data1_reg[0]_6 ),
        .\gfwd_mode.storage_data1_reg[0]_1 (\gfwd_mode.storage_data1_reg[0]_7 ),
        .\gfwd_mode.storage_data1_reg[0]_2 (\gfwd_mode.storage_data1_reg[0]_16 ),
        .\gfwd_mode.storage_data1_reg[0]_3 (\gfwd_mode.storage_data1_reg[0]_17 ),
        .\gfwd_mode.storage_data1_reg[0]_4 (\gfwd_mode.storage_data1_reg[0]_18 ),
        .\gfwd_mode.storage_data1_reg[0]_5 (\gfwd_mode.storage_data1_reg[0]_19 ),
        .\gfwd_mode.storage_data1_reg[0]_6 (\gfwd_mode.storage_data1_reg[0]_27 ),
        .\gfwd_mode.storage_data1_reg[0]_7 (\gfwd_mode.storage_data1_reg[0]_28 ),
        .\gfwd_mode.storage_data1_reg[14] (\gfwd_mode.storage_data1_reg[14] ),
        .\gfwd_mode.storage_data1_reg[28] (\gfwd_mode.storage_data1_reg[28] ),
        .\gfwd_rev.storage_data1_reg[0] (\gfwd_rev.storage_data1_reg[0]_0 ),
        .\gin_reg.rd_pntr_pf_dly_reg[13] (\gin_reg.rd_pntr_pf_dly_reg[13] ),
        .\gin_reg.rd_pntr_pf_dly_reg[14] (\gin_reg.rd_pntr_pf_dly_reg[14] ),
        .\gin_reg.rd_pntr_pf_dly_reg[14]_0 (\gin_reg.rd_pntr_pf_dly_reg[14]_0 ),
        .\gin_reg.rd_pntr_pf_dly_reg[15] (\gin_reg.rd_pntr_pf_dly_reg[15] ),
        .\gin_reg.rd_pntr_pf_dly_reg[1] (\gin_reg.rd_pntr_pf_dly_reg[1] ),
        .\gin_reg.wr_pntr_pf_dly_reg[13] (\gin_reg.wr_pntr_pf_dly_reg[13] ),
        .\gin_reg.wr_pntr_pf_dly_reg[15] (\gin_reg.wr_pntr_pf_dly_reg[15] ),
        .\gpr1.dout_i_reg[37] ({\gpr1.dout_i_reg[37] [28:22],\gpr1.dout_i_reg[37] [20:0]}),
        .\gpr1.dout_i_reg[37]_0 ({mctf_to_argen_payload,\gpr1.dout_i_reg[6] }),
        .mem_init_done_reg(mem_init_done),
        .p_0_in0_out(p_0_in0_out),
        .p_0_out(\mcf_inst/mcf_dfl_wr_inst/p_0_out_2 ),
        .p_0_out_0(\mcf_inst/mcf_dfl_rd_inst/p_0_out_1 ),
        .p_2_out(\ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/p_2_out ),
        .p_2_out_18(p_2_out_18),
        .\pf_thresh_dly_reg[2][4] (mctf_inst_n_16),
        .pntr_roll_over_reg_13(pntr_roll_over_reg_13),
        .pntr_roll_over_reg_14(pntr_roll_over_reg_14),
        .we_ar_txn(we_ar_txn),
        .we_int_10(we_int_10),
        .we_int_9(we_int_9),
        .wr_addr_int(wr_addr_int));
  axi_vfifo_ctrl_0vfifo_mm2s mm2s_inst
       (.D({s_axis_payload_wr_out_i[76:75],s_axis_payload_wr_out_i[71:65]}),
        .Q(Q[1]),
        .Q_reg(mm2s_inst_n_3),
        .Q_reg_0(Q_reg_5),
        .aclk(aclk),
        .empty_fwft_i_reg(empty_fwft_i_7),
        .\gfwd_mode.m_valid_i_reg (\gfwd_mode.m_valid_i_reg_6 ),
        .\gfwd_mode.m_valid_i_reg_0 (\gfwd_mode.m_valid_i_reg_7 ),
        .\gfwd_mode.storage_data1_reg[76] (areset_d1_8),
        .\gfwd_mode.storage_data1_reg[76]_0 (m_axis_tvalid_wr_in_i),
        .\gfwd_mode.storage_data1_reg[76]_1 (mm2s_inst_n_5),
        .\goreg_bm.dout_i_reg[10] (tdest_fifo_inst_n_26),
        .\goreg_bm.dout_i_reg[10]_0 (tdest_fifo_inst_n_29),
        .\goreg_bm.dout_i_reg[11] (tdest_fifo_inst_n_27),
        .\goreg_bm.dout_i_reg[11]_0 ({tdest_fifo_dout[11],tdest_fifo_dout[9:7],s_axis_payload_wr_out_i[74:72]}),
        .\goreg_bm.dout_i_reg[12] (tdest_fifo_inst_n_24),
        .\goreg_bm.dout_i_reg[12]_0 (tdest_fifo_inst_n_28),
        .\goreg_bm.dout_i_reg[8] (tdest_fifo_inst_n_30),
        .\gpregsm1.curr_fwft_state_reg[1] ({tdest_fifo_inst_n_6,\fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state }),
        .m_axi_rdata(m_axi_rdata),
        .m_axi_rready(m_axi_rready),
        .m_axi_rvalid(m_axi_rvalid),
        .m_axis_tlast(m_axis_tlast),
        .m_axis_tready(m_axis_tready),
        .m_axis_tvalid(m_axis_tvalid),
        .mem_init_done_reg(mem_init_done_reg),
        .ram_full_fb_i_reg(mm2s_inst_n_4));
  axi_vfifo_ctrl_0fifo_top__parameterized2 tdest_fifo_inst
       (.E(\fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_16_out ),
        .Q(Q[1]),
        .aclk(aclk),
        .argen_to_tdf_payload(argen_to_tdf_payload),
        .argen_to_tdf_tvalid(argen_to_tdf_tvalid),
        .curr_state_reg(tdest_fifo_inst_n_24),
        .curr_state_reg_0(mm2s_inst_n_5),
        .empty_fwft_i_7(empty_fwft_i_7),
        .empty_fwft_i_reg({tdest_fifo_inst_n_6,\fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state }),
        .\gfwd_mode.storage_data1_reg[76] (tdest_fifo_inst_n_27),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg_0 ),
        .\gpregsm1.curr_fwft_state_reg[1] (mm2s_inst_n_4),
        .\greg.ram_wr_en_i_reg (\greg.ram_wr_en_i_reg ),
        .p_2_out(\fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/p_2_out ),
        .prog_full_i_15(prog_full_i_15),
        .ram_rd_en_i_5(ram_rd_en_i_5),
        .ram_wr_en_i_6(ram_wr_en_i_6),
        .rst_full_gen_i_4(rst_full_gen_i_4),
        .s_axis_payload_wr_out_i(s_axis_payload_wr_out_i),
        .\tlen_cntr_reg_reg[2] (tdest_fifo_inst_n_30),
        .\tlen_cntr_reg_reg[3] (tdest_fifo_inst_n_26),
        .\tlen_cntr_reg_reg[4] ({tdest_fifo_dout[11],tdest_fifo_dout[9:7]}),
        .\tlen_cntr_reg_reg[4]_0 (tdest_fifo_inst_n_29),
        .\tlen_cntr_reg_reg[5] (tdest_fifo_inst_n_28));
  axi_vfifo_ctrl_0fifo_top__parameterized3 tid_fifo_inst
       (.E(\gcc0.gc0.count_d1_reg[5] ),
        .Q(Q[1]),
        .Q_reg(Q_reg),
        .aclk(aclk),
        .addr_ready_reg(awgen_to_mctf_tvalid),
        .\aw_id_r_reg[0] (\aw_id_r_reg[0] ),
        .dout_i(dout_i),
        .empty_fwft_i_12(empty_fwft_i_12),
        .empty_fwft_i_reg(empty_fwft_i_reg),
        .\goreg_dm.dout_i_reg[0] (\goreg_dm.dout_i_reg[0] ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg_1 ),
        .\gpr1.dout_i_reg[0] (\gpr1.dout_i_reg[0] ),
        .\gpr1.dout_i_reg[0]_0 (\gpr1.dout_i_reg[0]_0 ),
        .\gpr1.dout_i_reg[0]_1 (\gpr1.dout_i_reg[0]_1 ),
        .\grstd1.grst_full.grst_f.rst_d3_reg (\grstd1.grst_full.grst_f.rst_d3_reg ),
        .m_axi_bready(m_axi_bready),
        .m_axi_bvalid(m_axi_bvalid),
        .p_2_out(\fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/p_2_out_3 ),
        .prog_full_i_16(prog_full_i_16),
        .ram_rd_en_i_10(ram_rd_en_i_10),
        .ram_wr_en_i_11(ram_wr_en_i_11),
        .rst_full_gen_i_9(rst_full_gen_i_9));
  axi_vfifo_ctrl_0set_clr_ff_top__parameterized4 vfifo_idle_gen_inst
       (.Q(Q[1]),
        .aclk(aclk),
        .\active_ch_dly_reg[1][0] (mcdf_inst_n_186),
        .\gptr_mcdf.gch_idle.active_ch_valid_dly_reg[1] (mcdf_inst_n_187),
        .vfifo_idle(vfifo_idle));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *) 
module axi_vfifo_ctrl_0axic_register_slice
   (next_state,
    s_axis_tready_arb_rs_in,
    \gfwd_rev.state_reg[1]_0 ,
    ADDRD,
    \gfwd_rev.storage_data1_reg[0]_0 ,
    Q_reg,
    mux4_out,
    D,
    Q_reg_0,
    Q_reg_1,
    Q_reg_2,
    \ch_mask_reg[1] ,
    \ch_mask_reg[0] ,
    Q,
    aclk,
    \vfifo_mm2s_channel_full_reg_reg[1] ,
    \ch_arb_cntr_reg_reg[3] ,
    curr_state,
    s_axis_tvalid_arb_rs_in,
    \gpfs.prog_full_i_reg ,
    \gpfs.prog_full_i_reg_0 ,
    mem_init_done_reg,
    reset_addr,
    counts_matched,
    \gpfs.prog_full_i_reg_1 ,
    \ch_mask_reg[0]_0 ,
    Q_reg_3,
    p_2_in,
    \vfifo_mm2s_channel_full_reg_reg[1]_0 ,
    Q_reg_4,
    ch_mask_mm2s);
  output next_state;
  output s_axis_tready_arb_rs_in;
  output [0:0]\gfwd_rev.state_reg[1]_0 ;
  output [0:0]ADDRD;
  output \gfwd_rev.storage_data1_reg[0]_0 ;
  output Q_reg;
  output [0:0]mux4_out;
  output [2:0]D;
  output Q_reg_0;
  output Q_reg_1;
  output Q_reg_2;
  output \ch_mask_reg[1] ;
  output \ch_mask_reg[0] ;
  input [0:0]Q;
  input aclk;
  input [0:0]\vfifo_mm2s_channel_full_reg_reg[1] ;
  input [3:0]\ch_arb_cntr_reg_reg[3] ;
  input curr_state;
  input s_axis_tvalid_arb_rs_in;
  input \gpfs.prog_full_i_reg ;
  input \gpfs.prog_full_i_reg_0 ;
  input mem_init_done_reg;
  input reset_addr;
  input counts_matched;
  input \gpfs.prog_full_i_reg_1 ;
  input \ch_mask_reg[0]_0 ;
  input Q_reg_3;
  input p_2_in;
  input [0:0]\vfifo_mm2s_channel_full_reg_reg[1]_0 ;
  input Q_reg_4;
  input [0:0]ch_mask_mm2s;

  wire [0:0]ADDRD;
  wire [2:0]D;
  wire \FSM_onehot_gfwd_rev.state[0]_i_1_n_0 ;
  wire \FSM_onehot_gfwd_rev.state[1]_i_1_n_0 ;
  wire \FSM_onehot_gfwd_rev.state[2]_i_1_n_0 ;
  wire \FSM_onehot_gfwd_rev.state[3]_i_1_n_0 ;
  wire \FSM_onehot_gfwd_rev.state[3]_i_2_n_0 ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_gfwd_rev.state_reg_n_0_[0] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_gfwd_rev.state_reg_n_0_[1] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_gfwd_rev.state_reg_n_0_[2] ;
  wire [0:0]Q;
  wire Q_reg;
  wire Q_reg_0;
  wire Q_reg_1;
  wire Q_reg_2;
  wire Q_reg_3;
  wire Q_reg_4;
  wire aclk;
  wire areset_d1;
  wire [3:0]\ch_arb_cntr_reg_reg[3] ;
  wire [0:0]ch_mask_mm2s;
  wire \ch_mask_reg[0] ;
  wire \ch_mask_reg[0]_0 ;
  wire \ch_mask_reg[1] ;
  wire counts_matched;
  wire curr_state;
  wire \gfwd_rev.s_ready_i_i_1_n_0 ;
  wire \gfwd_rev.state[0]_i_1_n_0 ;
  wire \gfwd_rev.state[1]_i_1_n_0 ;
  wire [0:0]\gfwd_rev.state_reg[1]_0 ;
  wire \gfwd_rev.state_reg_n_0_[1] ;
  wire \gfwd_rev.storage_data1[0]_i_1_n_0 ;
  wire \gfwd_rev.storage_data1[1]_i_1_n_0 ;
  wire \gfwd_rev.storage_data1_reg[0]_0 ;
  wire \gfwd_rev.storage_data2[0]_i_1_n_0 ;
  wire \gfwd_rev.storage_data2[1]_i_1_n_0 ;
  wire \gpfs.prog_full_i_reg ;
  wire \gpfs.prog_full_i_reg_0 ;
  wire \gpfs.prog_full_i_reg_1 ;
  wire load_s1;
  (* RTL_KEEP = "yes" *) wire load_s1_from_s2;
  wire load_s2;
  wire mem_init_done_reg;
  wire [0:0]mux4_out;
  wire next_state;
  wire p_2_in;
  wire [1:1]reg_slice_payload_in;
  wire [1:1]reg_slice_payload_out;
  wire reset_addr;
  wire s_axis_tready_arb_rs_in;
  wire s_axis_tvalid_arb_rs_in;
  wire [1:0]storage_data2;
  wire [0:0]\vfifo_mm2s_channel_full_reg_reg[1] ;
  wire [0:0]\vfifo_mm2s_channel_full_reg_reg[1]_0 ;

  LUT6 #(
    .INIT(64'h4444444474747444)) 
    \FSM_onehot_gfwd_rev.state[0]_i_1 
       (.I0(s_axis_tvalid_arb_rs_in),
        .I1(\FSM_onehot_gfwd_rev.state_reg_n_0_[1] ),
        .I2(load_s1_from_s2),
        .I3(\gpfs.prog_full_i_reg ),
        .I4(\gpfs.prog_full_i_reg_0 ),
        .I5(\FSM_onehot_gfwd_rev.state_reg_n_0_[2] ),
        .O(\FSM_onehot_gfwd_rev.state[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0000222A)) 
    \FSM_onehot_gfwd_rev.state[1]_i_1 
       (.I0(\FSM_onehot_gfwd_rev.state_reg_n_0_[2] ),
        .I1(s_axis_tvalid_arb_rs_in),
        .I2(\gpfs.prog_full_i_reg_0 ),
        .I3(\gpfs.prog_full_i_reg ),
        .I4(\FSM_onehot_gfwd_rev.state_reg_n_0_[1] ),
        .O(\FSM_onehot_gfwd_rev.state[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888B88888888)) 
    \FSM_onehot_gfwd_rev.state[2]_i_1 
       (.I0(s_axis_tvalid_arb_rs_in),
        .I1(\FSM_onehot_gfwd_rev.state_reg_n_0_[1] ),
        .I2(\FSM_onehot_gfwd_rev.state_reg_n_0_[2] ),
        .I3(\gpfs.prog_full_i_reg ),
        .I4(\gpfs.prog_full_i_reg_0 ),
        .I5(load_s1_from_s2),
        .O(\FSM_onehot_gfwd_rev.state[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FADAF888)) 
    \FSM_onehot_gfwd_rev.state[3]_i_1 
       (.I0(\gpfs.prog_full_i_reg_1 ),
        .I1(load_s1_from_s2),
        .I2(s_axis_tvalid_arb_rs_in),
        .I3(\FSM_onehot_gfwd_rev.state_reg_n_0_[1] ),
        .I4(\FSM_onehot_gfwd_rev.state_reg_n_0_[2] ),
        .I5(areset_d1),
        .O(\FSM_onehot_gfwd_rev.state[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h44400000)) 
    \FSM_onehot_gfwd_rev.state[3]_i_2 
       (.I0(\FSM_onehot_gfwd_rev.state_reg_n_0_[1] ),
        .I1(s_axis_tvalid_arb_rs_in),
        .I2(\gpfs.prog_full_i_reg_0 ),
        .I3(\gpfs.prog_full_i_reg ),
        .I4(\FSM_onehot_gfwd_rev.state_reg_n_0_[2] ),
        .O(\FSM_onehot_gfwd_rev.state[3]_i_2_n_0 ));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \FSM_onehot_gfwd_rev.state_reg[0] 
       (.C(aclk),
        .CE(\FSM_onehot_gfwd_rev.state[3]_i_1_n_0 ),
        .D(\FSM_onehot_gfwd_rev.state[0]_i_1_n_0 ),
        .Q(\FSM_onehot_gfwd_rev.state_reg_n_0_[0] ),
        .R(Q));
  (* KEEP = "yes" *) 
  FDSE #(
    .INIT(1'b0)) 
    \FSM_onehot_gfwd_rev.state_reg[1] 
       (.C(aclk),
        .CE(\FSM_onehot_gfwd_rev.state[3]_i_1_n_0 ),
        .D(\FSM_onehot_gfwd_rev.state[1]_i_1_n_0 ),
        .Q(\FSM_onehot_gfwd_rev.state_reg_n_0_[1] ),
        .S(Q));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_gfwd_rev.state_reg[2] 
       (.C(aclk),
        .CE(\FSM_onehot_gfwd_rev.state[3]_i_1_n_0 ),
        .D(\FSM_onehot_gfwd_rev.state[2]_i_1_n_0 ),
        .Q(\FSM_onehot_gfwd_rev.state_reg_n_0_[2] ),
        .R(Q));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_gfwd_rev.state_reg[3] 
       (.C(aclk),
        .CE(\FSM_onehot_gfwd_rev.state[3]_i_1_n_0 ),
        .D(\FSM_onehot_gfwd_rev.state[3]_i_2_n_0 ),
        .Q(load_s1_from_s2),
        .R(Q));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'h02000000)) 
    Q_i_2
       (.I0(\gfwd_rev.storage_data1_reg[0]_0 ),
        .I1(\gpfs.prog_full_i_reg_0 ),
        .I2(\gpfs.prog_full_i_reg ),
        .I3(\gfwd_rev.state_reg[1]_0 ),
        .I4(counts_matched),
        .O(Q_reg));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'h02000000)) 
    Q_i_2__0
       (.I0(\gfwd_rev.storage_data1_reg[0]_0 ),
        .I1(\gpfs.prog_full_i_reg_0 ),
        .I2(\gpfs.prog_full_i_reg ),
        .I3(\gfwd_rev.state_reg[1]_0 ),
        .I4(reg_slice_payload_out),
        .O(mux4_out));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'h01000000)) 
    Q_i_2__1
       (.I0(\gfwd_rev.storage_data1_reg[0]_0 ),
        .I1(\gpfs.prog_full_i_reg_0 ),
        .I2(\gpfs.prog_full_i_reg ),
        .I3(\gfwd_rev.state_reg[1]_0 ),
        .I4(counts_matched),
        .O(Q_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'h01000000)) 
    Q_i_2__2
       (.I0(\gfwd_rev.storage_data1_reg[0]_0 ),
        .I1(\gpfs.prog_full_i_reg_0 ),
        .I2(\gpfs.prog_full_i_reg ),
        .I3(\gfwd_rev.state_reg[1]_0 ),
        .I4(reg_slice_payload_out),
        .O(Q_reg_1));
  LUT4 #(
    .INIT(16'h7800)) 
    \ch_arb_cntr_reg[0]_i_1 
       (.I0(s_axis_tready_arb_rs_in),
        .I1(s_axis_tvalid_arb_rs_in),
        .I2(\ch_arb_cntr_reg_reg[3] [0]),
        .I3(curr_state),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFBF004000000000)) 
    \ch_arb_cntr_reg[2]_i_1 
       (.I0(\ch_arb_cntr_reg_reg[3] [0]),
        .I1(s_axis_tready_arb_rs_in),
        .I2(s_axis_tvalid_arb_rs_in),
        .I3(\ch_arb_cntr_reg_reg[3] [1]),
        .I4(\ch_arb_cntr_reg_reg[3] [2]),
        .I5(curr_state),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFB0004FFFFFFFF)) 
    \ch_arb_cntr_reg[3]_i_1 
       (.I0(\ch_arb_cntr_reg_reg[3] [1]),
        .I1(load_s2),
        .I2(\ch_arb_cntr_reg_reg[3] [0]),
        .I3(\ch_arb_cntr_reg_reg[3] [2]),
        .I4(\ch_arb_cntr_reg_reg[3] [3]),
        .I5(curr_state),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \ch_mask[0]_i_1 
       (.I0(p_2_in),
        .I1(reg_slice_payload_in),
        .I2(Q_reg_3),
        .I3(\ch_mask_reg[0]_0 ),
        .O(\ch_mask_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \ch_mask[1]_i_1 
       (.I0(\ch_mask_reg[0]_0 ),
        .I1(reg_slice_payload_in),
        .I2(Q_reg_3),
        .I3(p_2_in),
        .O(\ch_mask_reg[1] ));
  LUT6 #(
    .INIT(64'hFFEFFFFFFFFF0000)) 
    curr_state_i_1
       (.I0(\ch_arb_cntr_reg_reg[3] [3]),
        .I1(\ch_arb_cntr_reg_reg[3] [0]),
        .I2(\ch_arb_cntr_reg_reg[3] [1]),
        .I3(\ch_arb_cntr_reg_reg[3] [2]),
        .I4(load_s2),
        .I5(curr_state),
        .O(next_state));
  FDRE #(
    .INIT(1'b1)) 
    \gfwd_rev.areset_d1_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(Q),
        .Q(areset_d1),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFCFFFFFFF8888)) 
    \gfwd_rev.s_ready_i_i_1 
       (.I0(load_s1_from_s2),
        .I1(\gpfs.prog_full_i_reg_1 ),
        .I2(\FSM_onehot_gfwd_rev.state_reg_n_0_[2] ),
        .I3(s_axis_tvalid_arb_rs_in),
        .I4(areset_d1),
        .I5(s_axis_tready_arb_rs_in),
        .O(\gfwd_rev.s_ready_i_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_rev.s_ready_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_rev.s_ready_i_i_1_n_0 ),
        .Q(s_axis_tready_arb_rs_in),
        .R(Q));
  LUT5 #(
    .INIT(32'hD0D0D072)) 
    \gfwd_rev.state[0]_i_1 
       (.I0(\gfwd_rev.state_reg[1]_0 ),
        .I1(\gfwd_rev.state_reg_n_0_[1] ),
        .I2(s_axis_tvalid_arb_rs_in),
        .I3(\gpfs.prog_full_i_reg ),
        .I4(\gpfs.prog_full_i_reg_0 ),
        .O(\gfwd_rev.state[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h1FF01F10)) 
    \gfwd_rev.state[1]_i_1 
       (.I0(\gpfs.prog_full_i_reg_0 ),
        .I1(\gpfs.prog_full_i_reg ),
        .I2(\gfwd_rev.state_reg[1]_0 ),
        .I3(s_axis_tvalid_arb_rs_in),
        .I4(\gfwd_rev.state_reg_n_0_[1] ),
        .O(\gfwd_rev.state[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_rev.state_reg[0] 
       (.C(aclk),
        .CE(\FSM_onehot_gfwd_rev.state[3]_i_1_n_0 ),
        .D(\gfwd_rev.state[0]_i_1_n_0 ),
        .Q(\gfwd_rev.state_reg[1]_0 ),
        .R(Q));
  FDSE #(
    .INIT(1'b0)) 
    \gfwd_rev.state_reg[1] 
       (.C(aclk),
        .CE(\FSM_onehot_gfwd_rev.state[3]_i_1_n_0 ),
        .D(\gfwd_rev.state[1]_i_1_n_0 ),
        .Q(\gfwd_rev.state_reg_n_0_[1] ),
        .S(Q));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gfwd_rev.storage_data1[0]_i_1 
       (.I0(storage_data2[0]),
        .I1(load_s1_from_s2),
        .I2(\vfifo_mm2s_channel_full_reg_reg[1] ),
        .I3(load_s1),
        .I4(\gfwd_rev.storage_data1_reg[0]_0 ),
        .O(\gfwd_rev.storage_data1[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gfwd_rev.storage_data1[1]_i_1 
       (.I0(storage_data2[1]),
        .I1(load_s1_from_s2),
        .I2(reg_slice_payload_in),
        .I3(load_s1),
        .I4(reg_slice_payload_out),
        .O(\gfwd_rev.storage_data1[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000400000)) 
    \gfwd_rev.storage_data1[1]_i_2 
       (.I0(\ch_arb_cntr_reg_reg[3] [2]),
        .I1(curr_state),
        .I2(\ch_arb_cntr_reg_reg[3] [1]),
        .I3(\ch_arb_cntr_reg_reg[3] [0]),
        .I4(load_s2),
        .I5(\ch_arb_cntr_reg_reg[3] [3]),
        .O(reg_slice_payload_in));
  LUT6 #(
    .INIT(64'hC0C0C0FFC0C0C0E0)) 
    \gfwd_rev.storage_data1[1]_i_3 
       (.I0(\FSM_onehot_gfwd_rev.state_reg_n_0_[2] ),
        .I1(\FSM_onehot_gfwd_rev.state_reg_n_0_[1] ),
        .I2(s_axis_tvalid_arb_rs_in),
        .I3(\gpfs.prog_full_i_reg ),
        .I4(\gpfs.prog_full_i_reg_0 ),
        .I5(load_s1_from_s2),
        .O(load_s1));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_rev.storage_data1_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_rev.storage_data1[0]_i_1_n_0 ),
        .Q(\gfwd_rev.storage_data1_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_rev.storage_data1_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_rev.storage_data1[1]_i_1_n_0 ),
        .Q(reg_slice_payload_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0010FFFF00100000)) 
    \gfwd_rev.storage_data2[0]_i_1 
       (.I0(\vfifo_mm2s_channel_full_reg_reg[1]_0 ),
        .I1(Q_reg_4),
        .I2(p_2_in),
        .I3(ch_mask_mm2s),
        .I4(load_s2),
        .I5(storage_data2[0]),
        .O(\gfwd_rev.storage_data2[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gfwd_rev.storage_data2[0]_i_2 
       (.I0(s_axis_tready_arb_rs_in),
        .I1(s_axis_tvalid_arb_rs_in),
        .O(load_s2));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \gfwd_rev.storage_data2[1]_i_1 
       (.I0(reg_slice_payload_in),
        .I1(s_axis_tready_arb_rs_in),
        .I2(s_axis_tvalid_arb_rs_in),
        .I3(storage_data2[1]),
        .O(\gfwd_rev.storage_data2[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_rev.storage_data2_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_rev.storage_data2[0]_i_1_n_0 ),
        .Q(storage_data2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_rev.storage_data2_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_rev.storage_data2[1]_i_1_n_0 ),
        .Q(storage_data2[1]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h02FF)) 
    ram_reg_0_1_0_3_i_1__0
       (.I0(\gfwd_rev.state_reg[1]_0 ),
        .I1(\gpfs.prog_full_i_reg ),
        .I2(\gpfs.prog_full_i_reg_0 ),
        .I3(mem_init_done_reg),
        .O(Q_reg_2));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_1_0_3_i_6
       (.I0(\gfwd_rev.storage_data1_reg[0]_0 ),
        .I1(mem_init_done_reg),
        .I2(reset_addr),
        .O(ADDRD));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *) 
module axi_vfifo_ctrl_0axic_register_slice__parameterized0
   (\end_of_txn_reg[1] ,
    SR,
    E,
    D,
    \gfwd_mode.storage_data1_reg[64]_0 ,
    \gfwd_mode.storage_data1_reg[13]_0 ,
    \arb_granularity_reg[6] ,
    \end_of_txn_reg[1]_0 ,
    \end_of_txn_reg[0] ,
    \tstart_reg_reg[1] ,
    \tstart_reg_reg[0] ,
    \gfwd_mode.m_valid_i_reg_0 ,
    aclk,
    Q,
    \gno_bkp_on_tready.s_axis_tready_i_reg ,
    areset_d1_0,
    s_axis_tvalid,
    \gfwd_mode.areset_d1_reg ,
    tid_r,
    tstart_reg,
    \end_of_txn_reg[0]_0 ,
    \arb_granularity_reg[6]_0 ,
    \arb_granularity_reg[5] ,
    p_0_in,
    end_of_txn1,
    \s_axis_tid[0] );
  output \end_of_txn_reg[1] ;
  output [0:0]SR;
  output [0:0]E;
  output [12:0]D;
  output [64:0]\gfwd_mode.storage_data1_reg[64]_0 ;
  output [0:0]\gfwd_mode.storage_data1_reg[13]_0 ;
  output [0:0]\arb_granularity_reg[6] ;
  output \end_of_txn_reg[1]_0 ;
  output \end_of_txn_reg[0] ;
  output \tstart_reg_reg[1] ;
  output \tstart_reg_reg[0] ;
  input \gfwd_mode.m_valid_i_reg_0 ;
  input aclk;
  input [0:0]Q;
  input \gno_bkp_on_tready.s_axis_tready_i_reg ;
  input areset_d1_0;
  input s_axis_tvalid;
  input \gfwd_mode.areset_d1_reg ;
  input tid_r;
  input [1:0]tstart_reg;
  input \end_of_txn_reg[0]_0 ;
  input [0:0]\arb_granularity_reg[6]_0 ;
  input \arb_granularity_reg[5] ;
  input p_0_in;
  input end_of_txn1;
  input [75:0]\s_axis_tid[0] ;

  wire [12:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire aclk;
  wire \arb_granularity_reg[5] ;
  wire [0:0]\arb_granularity_reg[6] ;
  wire [0:0]\arb_granularity_reg[6]_0 ;
  wire areset_d1_0;
  wire end_of_txn1;
  wire \end_of_txn_reg[0] ;
  wire \end_of_txn_reg[0]_0 ;
  wire \end_of_txn_reg[1] ;
  wire \end_of_txn_reg[1]_0 ;
  wire \gfwd_mode.areset_d1_reg ;
  wire \gfwd_mode.m_valid_i_reg_0 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[13]_0 ;
  wire [64:0]\gfwd_mode.storage_data1_reg[64]_0 ;
  wire \gno_bkp_on_tready.s_axis_tready_i_reg ;
  wire p_0_in;
  wire p_0_out;
  wire [75:0]\s_axis_tid[0] ;
  wire s_axis_tvalid;
  wire tid_r;
  wire [1:0]tstart_reg;
  wire \tstart_reg_reg[0] ;
  wire \tstart_reg_reg[1] ;

  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \arb_granularity[6]_i_1 
       (.I0(Q),
        .I1(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .I2(\end_of_txn_reg[1] ),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \arb_granularity[6]_i_2 
       (.I0(\arb_granularity_reg[6]_0 ),
        .I1(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .I2(\end_of_txn_reg[1] ),
        .O(\arb_granularity_reg[6] ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT5 #(
    .INIT(32'h00000CEE)) 
    \end_of_txn[0]_i_1 
       (.I0(\end_of_txn_reg[0]_0 ),
        .I1(end_of_txn1),
        .I2(\end_of_txn_reg[1] ),
        .I3(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .I4(Q),
        .O(\end_of_txn_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \end_of_txn[1]_i_1 
       (.I0(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .I1(\end_of_txn_reg[1] ),
        .I2(\arb_granularity_reg[5] ),
        .I3(p_0_in),
        .O(\end_of_txn_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.m_valid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg_0 ),
        .Q(\end_of_txn_reg[1] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gfwd_mode.storage_data1[11]_i_1 
       (.I0(tstart_reg[1]),
        .I1(\gfwd_mode.storage_data1_reg[64]_0 [0]),
        .I2(tstart_reg[0]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'h00F8)) 
    \gfwd_mode.storage_data1[13]_i_1__1 
       (.I0(\end_of_txn_reg[1] ),
        .I1(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .I2(\end_of_txn_reg[0]_0 ),
        .I3(\gfwd_mode.areset_d1_reg ),
        .O(\gfwd_mode.storage_data1_reg[13]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gfwd_mode.storage_data1[13]_i_2 
       (.I0(tid_r),
        .I1(\gfwd_mode.storage_data1_reg[64]_0 [0]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \gfwd_mode.storage_data1[64]_i_1 
       (.I0(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .I1(\end_of_txn_reg[1] ),
        .I2(areset_d1_0),
        .O(E));
  LUT4 #(
    .INIT(16'h00A2)) 
    \gfwd_mode.storage_data1[75]_i_1 
       (.I0(s_axis_tvalid),
        .I1(\end_of_txn_reg[1] ),
        .I2(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .I3(\gfwd_mode.areset_d1_reg ),
        .O(p_0_out));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[0] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\s_axis_tid[0] [0]),
        .Q(\gfwd_mode.storage_data1_reg[64]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[10] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\s_axis_tid[0] [10]),
        .Q(\gfwd_mode.storage_data1_reg[64]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[11] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\s_axis_tid[0] [11]),
        .Q(\gfwd_mode.storage_data1_reg[64]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[12] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\s_axis_tid[0] [12]),
        .Q(\gfwd_mode.storage_data1_reg[64]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[13] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\s_axis_tid[0] [13]),
        .Q(\gfwd_mode.storage_data1_reg[64]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[14] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\s_axis_tid[0] [14]),
        .Q(\gfwd_mode.storage_data1_reg[64]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[15] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\s_axis_tid[0] [15]),
        .Q(\gfwd_mode.storage_data1_reg[64]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[16] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\s_axis_tid[0] [16]),
        .Q(\gfwd_mode.storage_data1_reg[64]_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[17] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\s_axis_tid[0] [17]),
        .Q(\gfwd_mode.storage_data1_reg[64]_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[18] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\s_axis_tid[0] [18]),
        .Q(\gfwd_mode.storage_data1_reg[64]_0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[19] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\s_axis_tid[0] [19]),
        .Q(\gfwd_mode.storage_data1_reg[64]_0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[1] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\s_axis_tid[0] [1]),
        .Q(\gfwd_mode.storage_data1_reg[64]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[20] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\s_axis_tid[0] [20]),
        .Q(\gfwd_mode.storage_data1_reg[64]_0 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[21] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\s_axis_tid[0] [21]),
        .Q(\gfwd_mode.storage_data1_reg[64]_0 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[22] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\s_axis_tid[0] [22]),
        .Q(\gfwd_mode.storage_data1_reg[64]_0 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[23] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\s_axis_tid[0] [23]),
        .Q(\gfwd_mode.storage_data1_reg[64]_0 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[24] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\s_axis_tid[0] [24]),
        .Q(\gfwd_mode.storage_data1_reg[64]_0 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[25] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\s_axis_tid[0] [25]),
        .Q(\gfwd_mode.storage_data1_reg[64]_0 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[26] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\s_axis_tid[0] [26]),
        .Q(\gfwd_mode.storage_data1_reg[64]_0 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[27] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\s_axis_tid[0] [27]),
        .Q(\gfwd_mode.storage_data1_reg[64]_0 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[28] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\s_axis_tid[0] [28]),
        .Q(\gfwd_mode.storage_data1_reg[64]_0 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[29] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\s_axis_tid[0] [29]),
        .Q(\gfwd_mode.storage_data1_reg[64]_0 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[2] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\s_axis_tid[0] [2]),
        .Q(\gfwd_mode.storage_data1_reg[64]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[30] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\s_axis_tid[0] [30]),
        .Q(\gfwd_mode.storage_data1_reg[64]_0 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[31] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\s_axis_tid[0] [31]),
        .Q(\gfwd_mode.storage_data1_reg[64]_0 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[32] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\s_axis_tid[0] [32]),
        .Q(\gfwd_mode.storage_data1_reg[64]_0 [32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[33] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\s_axis_tid[0] [33]),
        .Q(\gfwd_mode.storage_data1_reg[64]_0 [33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[34] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\s_axis_tid[0] [34]),
        .Q(\gfwd_mode.storage_data1_reg[64]_0 [34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[35] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\s_axis_tid[0] [35]),
        .Q(\gfwd_mode.storage_data1_reg[64]_0 [35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[36] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\s_axis_tid[0] [36]),
        .Q(\gfwd_mode.storage_data1_reg[64]_0 [36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[37] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\s_axis_tid[0] [37]),
        .Q(\gfwd_mode.storage_data1_reg[64]_0 [37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[38] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\s_axis_tid[0] [38]),
        .Q(\gfwd_mode.storage_data1_reg[64]_0 [38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[39] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\s_axis_tid[0] [39]),
        .Q(\gfwd_mode.storage_data1_reg[64]_0 [39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[3] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\s_axis_tid[0] [3]),
        .Q(\gfwd_mode.storage_data1_reg[64]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[40] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\s_axis_tid[0] [40]),
        .Q(\gfwd_mode.storage_data1_reg[64]_0 [40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[41] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\s_axis_tid[0] [41]),
        .Q(\gfwd_mode.storage_data1_reg[64]_0 [41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[42] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\s_axis_tid[0] [42]),
        .Q(\gfwd_mode.storage_data1_reg[64]_0 [42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[43] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\s_axis_tid[0] [43]),
        .Q(\gfwd_mode.storage_data1_reg[64]_0 [43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[44] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\s_axis_tid[0] [44]),
        .Q(\gfwd_mode.storage_data1_reg[64]_0 [44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[45] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\s_axis_tid[0] [45]),
        .Q(\gfwd_mode.storage_data1_reg[64]_0 [45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[46] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\s_axis_tid[0] [46]),
        .Q(\gfwd_mode.storage_data1_reg[64]_0 [46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[47] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\s_axis_tid[0] [47]),
        .Q(\gfwd_mode.storage_data1_reg[64]_0 [47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[48] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\s_axis_tid[0] [48]),
        .Q(\gfwd_mode.storage_data1_reg[64]_0 [48]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[49] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\s_axis_tid[0] [49]),
        .Q(\gfwd_mode.storage_data1_reg[64]_0 [49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[4] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\s_axis_tid[0] [4]),
        .Q(\gfwd_mode.storage_data1_reg[64]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[50] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\s_axis_tid[0] [50]),
        .Q(\gfwd_mode.storage_data1_reg[64]_0 [50]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[51] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\s_axis_tid[0] [51]),
        .Q(\gfwd_mode.storage_data1_reg[64]_0 [51]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[52] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\s_axis_tid[0] [52]),
        .Q(\gfwd_mode.storage_data1_reg[64]_0 [52]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[53] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\s_axis_tid[0] [53]),
        .Q(\gfwd_mode.storage_data1_reg[64]_0 [53]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[54] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\s_axis_tid[0] [54]),
        .Q(\gfwd_mode.storage_data1_reg[64]_0 [54]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[55] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\s_axis_tid[0] [55]),
        .Q(\gfwd_mode.storage_data1_reg[64]_0 [55]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[56] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\s_axis_tid[0] [56]),
        .Q(\gfwd_mode.storage_data1_reg[64]_0 [56]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[57] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\s_axis_tid[0] [57]),
        .Q(\gfwd_mode.storage_data1_reg[64]_0 [57]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[58] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\s_axis_tid[0] [58]),
        .Q(\gfwd_mode.storage_data1_reg[64]_0 [58]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[59] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\s_axis_tid[0] [59]),
        .Q(\gfwd_mode.storage_data1_reg[64]_0 [59]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[5] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\s_axis_tid[0] [5]),
        .Q(\gfwd_mode.storage_data1_reg[64]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[60] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\s_axis_tid[0] [60]),
        .Q(\gfwd_mode.storage_data1_reg[64]_0 [60]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[61] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\s_axis_tid[0] [61]),
        .Q(\gfwd_mode.storage_data1_reg[64]_0 [61]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[62] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\s_axis_tid[0] [62]),
        .Q(\gfwd_mode.storage_data1_reg[64]_0 [62]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[63] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\s_axis_tid[0] [63]),
        .Q(\gfwd_mode.storage_data1_reg[64]_0 [63]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[64] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\s_axis_tid[0] [64]),
        .Q(\gfwd_mode.storage_data1_reg[64]_0 [64]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[65] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\s_axis_tid[0] [65]),
        .Q(D[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[66] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\s_axis_tid[0] [66]),
        .Q(D[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[67] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\s_axis_tid[0] [67]),
        .Q(D[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[68] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\s_axis_tid[0] [68]),
        .Q(D[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[69] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\s_axis_tid[0] [69]),
        .Q(D[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[6] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\s_axis_tid[0] [6]),
        .Q(\gfwd_mode.storage_data1_reg[64]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[70] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\s_axis_tid[0] [70]),
        .Q(D[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[71] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\s_axis_tid[0] [71]),
        .Q(D[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[72] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\s_axis_tid[0] [72]),
        .Q(D[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[73] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\s_axis_tid[0] [73]),
        .Q(D[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[74] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\s_axis_tid[0] [74]),
        .Q(D[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[75] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\s_axis_tid[0] [75]),
        .Q(D[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[7] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\s_axis_tid[0] [7]),
        .Q(\gfwd_mode.storage_data1_reg[64]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[8] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\s_axis_tid[0] [8]),
        .Q(\gfwd_mode.storage_data1_reg[64]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[9] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\s_axis_tid[0] [9]),
        .Q(\gfwd_mode.storage_data1_reg[64]_0 [9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \tstart_reg[0]_i_1 
       (.I0(D[10]),
        .I1(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .I2(\end_of_txn_reg[1] ),
        .I3(\gfwd_mode.storage_data1_reg[64]_0 [0]),
        .I4(tstart_reg[0]),
        .O(\tstart_reg_reg[0] ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \tstart_reg[1]_i_1 
       (.I0(D[10]),
        .I1(\gfwd_mode.storage_data1_reg[64]_0 [0]),
        .I2(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .I3(\end_of_txn_reg[1] ),
        .I4(tstart_reg[1]),
        .O(\tstart_reg_reg[1] ));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *) 
module axi_vfifo_ctrl_0axic_register_slice__parameterized1
   (\gfwd_mode.storage_data1_reg[13]_0 ,
    valid_s2mm_awg2,
    E,
    s_axis_tready,
    \gfwd_mode.storage_data1_reg[13]_1 ,
    Q,
    aclk,
    \end_of_txn_reg[0] ,
    \gno_bkp_on_tready.s_axis_tready_i_reg ,
    \gfwd_mode.m_valid_i_reg_0 ,
    \gfwd_mode.m_valid_i_reg_1 ,
    D);
  output \gfwd_mode.storage_data1_reg[13]_0 ;
  output valid_s2mm_awg2;
  output [0:0]E;
  output s_axis_tready;
  output [13:0]\gfwd_mode.storage_data1_reg[13]_1 ;
  input [0:0]Q;
  input aclk;
  input \end_of_txn_reg[0] ;
  input \gno_bkp_on_tready.s_axis_tready_i_reg ;
  input \gfwd_mode.m_valid_i_reg_0 ;
  input [0:0]\gfwd_mode.m_valid_i_reg_1 ;
  input [13:0]D;

  wire [13:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire aclk;
  wire \end_of_txn_reg[0] ;
  wire \gfwd_mode.m_valid_i_reg_0 ;
  wire [0:0]\gfwd_mode.m_valid_i_reg_1 ;
  wire \gfwd_mode.storage_data1_reg[13]_0 ;
  wire [13:0]\gfwd_mode.storage_data1_reg[13]_1 ;
  wire \gno_bkp_on_tready.s_axis_tready_i_reg ;
  wire s_axis_tready;
  wire valid_s2mm_awg2;

  FDRE #(
    .INIT(1'b1)) 
    \gfwd_mode.areset_d1_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(Q),
        .Q(\gfwd_mode.storage_data1_reg[13]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.m_valid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\end_of_txn_reg[0] ),
        .Q(valid_s2mm_awg2),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gfwd_mode.storage_data1[13]_i_1 
       (.I0(valid_s2mm_awg2),
        .I1(\gfwd_mode.storage_data1_reg[13]_0 ),
        .O(E));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[0] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_1 ),
        .D(D[0]),
        .Q(\gfwd_mode.storage_data1_reg[13]_1 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[10] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_1 ),
        .D(D[10]),
        .Q(\gfwd_mode.storage_data1_reg[13]_1 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[11] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_1 ),
        .D(D[11]),
        .Q(\gfwd_mode.storage_data1_reg[13]_1 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[12] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_1 ),
        .D(D[12]),
        .Q(\gfwd_mode.storage_data1_reg[13]_1 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[13] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_1 ),
        .D(D[13]),
        .Q(\gfwd_mode.storage_data1_reg[13]_1 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[1] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_1 ),
        .D(D[1]),
        .Q(\gfwd_mode.storage_data1_reg[13]_1 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[2] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_1 ),
        .D(D[2]),
        .Q(\gfwd_mode.storage_data1_reg[13]_1 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[3] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_1 ),
        .D(D[3]),
        .Q(\gfwd_mode.storage_data1_reg[13]_1 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[4] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_1 ),
        .D(D[4]),
        .Q(\gfwd_mode.storage_data1_reg[13]_1 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[5] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_1 ),
        .D(D[5]),
        .Q(\gfwd_mode.storage_data1_reg[13]_1 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[6] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_1 ),
        .D(D[6]),
        .Q(\gfwd_mode.storage_data1_reg[13]_1 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[7] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_1 ),
        .D(D[7]),
        .Q(\gfwd_mode.storage_data1_reg[13]_1 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[8] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_1 ),
        .D(D[8]),
        .Q(\gfwd_mode.storage_data1_reg[13]_1 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[9] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_1 ),
        .D(D[9]),
        .Q(\gfwd_mode.storage_data1_reg[13]_1 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'h45)) 
    s_axis_tready_INST_0
       (.I0(\gfwd_mode.storage_data1_reg[13]_0 ),
        .I1(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .I2(\gfwd_mode.m_valid_i_reg_0 ),
        .O(s_axis_tready));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *) 
module axi_vfifo_ctrl_0axic_register_slice__parameterized10
   (\gnstage1.q_dly_reg[0][0] ,
    enb_array,
    Q,
    \gfwd_mode.areset_d1_reg ,
    s_axis_tvalid_wr_in_i,
    aclk,
    E,
    D);
  output \gnstage1.q_dly_reg[0][0] ;
  output [15:0]enb_array;
  output [16:0]Q;
  input \gfwd_mode.areset_d1_reg ;
  input s_axis_tvalid_wr_in_i;
  input aclk;
  input [0:0]E;
  input [16:0]D;

  wire [16:0]D;
  wire [0:0]E;
  wire [16:0]Q;
  wire aclk;
  wire [15:0]enb_array;
  wire \gfwd_mode.areset_d1_reg ;
  wire \gnstage1.q_dly_reg[0][0] ;
  wire s_axis_tvalid_wr_in_i;

  LUT5 #(
    .INIT(32'h08000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2 
       (.I0(Q[16]),
        .I1(Q[14]),
        .I2(Q[13]),
        .I3(\gnstage1.q_dly_reg[0][0] ),
        .I4(Q[15]),
        .O(enb_array[14]));
  LUT5 #(
    .INIT(32'h80000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__0 
       (.I0(\gnstage1.q_dly_reg[0][0] ),
        .I1(Q[13]),
        .I2(Q[15]),
        .I3(Q[16]),
        .I4(Q[14]),
        .O(enb_array[15]));
  LUT5 #(
    .INIT(32'h00004000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__1 
       (.I0(Q[15]),
        .I1(Q[16]),
        .I2(\gnstage1.q_dly_reg[0][0] ),
        .I3(Q[13]),
        .I4(Q[14]),
        .O(enb_array[9]));
  LUT5 #(
    .INIT(32'h00000040)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__10 
       (.I0(Q[13]),
        .I1(\gnstage1.q_dly_reg[0][0] ),
        .I2(Q[14]),
        .I3(Q[16]),
        .I4(Q[15]),
        .O(enb_array[2]));
  LUT5 #(
    .INIT(32'h04000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__11 
       (.I0(Q[15]),
        .I1(Q[16]),
        .I2(Q[13]),
        .I3(\gnstage1.q_dly_reg[0][0] ),
        .I4(Q[14]),
        .O(enb_array[10]));
  LUT5 #(
    .INIT(32'h00000040)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__12 
       (.I0(Q[13]),
        .I1(\gnstage1.q_dly_reg[0][0] ),
        .I2(Q[15]),
        .I3(Q[16]),
        .I4(Q[14]),
        .O(enb_array[4]));
  LUT5 #(
    .INIT(32'h00004000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__13 
       (.I0(Q[13]),
        .I1(\gnstage1.q_dly_reg[0][0] ),
        .I2(Q[15]),
        .I3(Q[14]),
        .I4(Q[16]),
        .O(enb_array[6]));
  LUT5 #(
    .INIT(32'h00004000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__14 
       (.I0(Q[13]),
        .I1(\gnstage1.q_dly_reg[0][0] ),
        .I2(Q[15]),
        .I3(Q[16]),
        .I4(Q[14]),
        .O(enb_array[12]));
  LUT5 #(
    .INIT(32'h00000008)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__2 
       (.I0(\gnstage1.q_dly_reg[0][0] ),
        .I1(Q[13]),
        .I2(Q[14]),
        .I3(Q[16]),
        .I4(Q[15]),
        .O(enb_array[1]));
  LUT5 #(
    .INIT(32'h00000080)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__3 
       (.I0(\gnstage1.q_dly_reg[0][0] ),
        .I1(Q[13]),
        .I2(Q[14]),
        .I3(Q[16]),
        .I4(Q[15]),
        .O(enb_array[3]));
  LUT5 #(
    .INIT(32'h00800000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__4 
       (.I0(\gnstage1.q_dly_reg[0][0] ),
        .I1(Q[13]),
        .I2(Q[14]),
        .I3(Q[15]),
        .I4(Q[16]),
        .O(enb_array[11]));
  LUT5 #(
    .INIT(32'h00000080)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__5 
       (.I0(\gnstage1.q_dly_reg[0][0] ),
        .I1(Q[13]),
        .I2(Q[15]),
        .I3(Q[16]),
        .I4(Q[14]),
        .O(enb_array[5]));
  LUT5 #(
    .INIT(32'h00008000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__6 
       (.I0(\gnstage1.q_dly_reg[0][0] ),
        .I1(Q[13]),
        .I2(Q[15]),
        .I3(Q[14]),
        .I4(Q[16]),
        .O(enb_array[7]));
  LUT5 #(
    .INIT(32'h00008000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__7 
       (.I0(\gnstage1.q_dly_reg[0][0] ),
        .I1(Q[13]),
        .I2(Q[15]),
        .I3(Q[16]),
        .I4(Q[14]),
        .O(enb_array[13]));
  LUT5 #(
    .INIT(32'h00000400)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__8 
       (.I0(Q[15]),
        .I1(Q[16]),
        .I2(Q[13]),
        .I3(\gnstage1.q_dly_reg[0][0] ),
        .I4(Q[14]),
        .O(enb_array[8]));
  LUT5 #(
    .INIT(32'h00000004)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__9 
       (.I0(Q[13]),
        .I1(\gnstage1.q_dly_reg[0][0] ),
        .I2(Q[14]),
        .I3(Q[16]),
        .I4(Q[15]),
        .O(enb_array[0]));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.m_valid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(s_axis_tvalid_wr_in_i),
        .Q(\gnstage1.q_dly_reg[0][0] ),
        .R(\gfwd_mode.areset_d1_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[10] 
       (.C(aclk),
        .CE(E),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[11] 
       (.C(aclk),
        .CE(E),
        .D(D[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[12] 
       (.C(aclk),
        .CE(E),
        .D(D[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[13] 
       (.C(aclk),
        .CE(E),
        .D(D[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[14] 
       (.C(aclk),
        .CE(E),
        .D(D[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[15] 
       (.C(aclk),
        .CE(E),
        .D(D[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[16] 
       (.C(aclk),
        .CE(E),
        .D(D[16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[8] 
       (.C(aclk),
        .CE(E),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[9] 
       (.C(aclk),
        .CE(E),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *) 
module axi_vfifo_ctrl_0axic_register_slice__parameterized11
   (\gfwd_mode.m_valid_i_reg_0 ,
    s_axis_tvalid_wr_in_i,
    E,
    \gin_reg.wr_pntr_pf_dly_reg[1] ,
    \gfwd_mode.storage_data1_reg[12]_0 ,
    Q,
    aclk,
    valid_pkt_r_reg,
    ram_init_done_i_reg,
    valid_pkt_r_reg_0,
    tstart_reg);
  output \gfwd_mode.m_valid_i_reg_0 ;
  output s_axis_tvalid_wr_in_i;
  output [0:0]E;
  output \gin_reg.wr_pntr_pf_dly_reg[1] ;
  output [13:0]\gfwd_mode.storage_data1_reg[12]_0 ;
  input [0:0]Q;
  input aclk;
  input valid_pkt_r_reg;
  input ram_init_done_i_reg;
  input [0:0]valid_pkt_r_reg_0;
  input [13:0]tstart_reg;

  wire [0:0]E;
  wire [0:0]Q;
  wire aclk;
  wire \gfwd_mode.m_valid_i_reg_0 ;
  wire [13:0]\gfwd_mode.storage_data1_reg[12]_0 ;
  wire \gin_reg.wr_pntr_pf_dly_reg[1] ;
  wire ram_init_done_i_reg;
  wire s_axis_tvalid_wr_in_i;
  wire [13:0]tstart_reg;
  wire valid_pkt_r_reg;
  wire [0:0]valid_pkt_r_reg_0;

  FDRE #(
    .INIT(1'b1)) 
    \gfwd_mode.areset_d1_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(Q),
        .Q(\gfwd_mode.m_valid_i_reg_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.m_valid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(valid_pkt_r_reg),
        .Q(s_axis_tvalid_wr_in_i),
        .R(\gfwd_mode.m_valid_i_reg_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gfwd_mode.storage_data1[28]_i_1 
       (.I0(s_axis_tvalid_wr_in_i),
        .I1(\gfwd_mode.m_valid_i_reg_0 ),
        .O(E));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[0] 
       (.C(aclk),
        .CE(valid_pkt_r_reg_0),
        .D(tstart_reg[0]),
        .Q(\gfwd_mode.storage_data1_reg[12]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[10] 
       (.C(aclk),
        .CE(valid_pkt_r_reg_0),
        .D(tstart_reg[10]),
        .Q(\gfwd_mode.storage_data1_reg[12]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[11] 
       (.C(aclk),
        .CE(valid_pkt_r_reg_0),
        .D(tstart_reg[11]),
        .Q(\gfwd_mode.storage_data1_reg[12]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[12] 
       (.C(aclk),
        .CE(valid_pkt_r_reg_0),
        .D(tstart_reg[12]),
        .Q(\gfwd_mode.storage_data1_reg[12]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[13] 
       (.C(aclk),
        .CE(valid_pkt_r_reg_0),
        .D(tstart_reg[13]),
        .Q(\gfwd_mode.storage_data1_reg[12]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[1] 
       (.C(aclk),
        .CE(valid_pkt_r_reg_0),
        .D(tstart_reg[1]),
        .Q(\gfwd_mode.storage_data1_reg[12]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[2] 
       (.C(aclk),
        .CE(valid_pkt_r_reg_0),
        .D(tstart_reg[2]),
        .Q(\gfwd_mode.storage_data1_reg[12]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[3] 
       (.C(aclk),
        .CE(valid_pkt_r_reg_0),
        .D(tstart_reg[3]),
        .Q(\gfwd_mode.storage_data1_reg[12]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[4] 
       (.C(aclk),
        .CE(valid_pkt_r_reg_0),
        .D(tstart_reg[4]),
        .Q(\gfwd_mode.storage_data1_reg[12]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[5] 
       (.C(aclk),
        .CE(valid_pkt_r_reg_0),
        .D(tstart_reg[5]),
        .Q(\gfwd_mode.storage_data1_reg[12]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[6] 
       (.C(aclk),
        .CE(valid_pkt_r_reg_0),
        .D(tstart_reg[6]),
        .Q(\gfwd_mode.storage_data1_reg[12]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[7] 
       (.C(aclk),
        .CE(valid_pkt_r_reg_0),
        .D(tstart_reg[7]),
        .Q(\gfwd_mode.storage_data1_reg[12]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[8] 
       (.C(aclk),
        .CE(valid_pkt_r_reg_0),
        .D(tstart_reg[8]),
        .Q(\gfwd_mode.storage_data1_reg[12]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[9] 
       (.C(aclk),
        .CE(valid_pkt_r_reg_0),
        .D(tstart_reg[9]),
        .Q(\gfwd_mode.storage_data1_reg[12]_0 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_1_0_0_i_2__2
       (.I0(s_axis_tvalid_wr_in_i),
        .I1(ram_init_done_i_reg),
        .O(\gin_reg.wr_pntr_pf_dly_reg[1] ));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *) 
module axi_vfifo_ctrl_0axic_register_slice__parameterized12
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T ,
    ena_array,
    Q,
    \gfwd_mode.areset_d1_reg ,
    s_axis_tvalid_wr_in_i,
    aclk,
    E,
    D);
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T ;
  output [15:0]ena_array;
  output [28:0]Q;
  input \gfwd_mode.areset_d1_reg ;
  input s_axis_tvalid_wr_in_i;
  input aclk;
  input [0:0]E;
  input [28:0]D;

  wire [28:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T ;
  wire [0:0]E;
  wire [28:0]Q;
  wire aclk;
  wire [15:0]ena_array;
  wire \gfwd_mode.areset_d1_reg ;
  wire s_axis_tvalid_wr_in_i;

  LUT5 #(
    .INIT(32'h08000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__15 
       (.I0(Q[28]),
        .I1(Q[26]),
        .I2(Q[25]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T ),
        .I4(Q[27]),
        .O(ena_array[14]));
  LUT5 #(
    .INIT(32'h80000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__16 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T ),
        .I1(Q[25]),
        .I2(Q[27]),
        .I3(Q[28]),
        .I4(Q[26]),
        .O(ena_array[15]));
  LUT5 #(
    .INIT(32'h00004000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__17 
       (.I0(Q[27]),
        .I1(Q[28]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T ),
        .I3(Q[25]),
        .I4(Q[26]),
        .O(ena_array[9]));
  LUT5 #(
    .INIT(32'h00000008)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__18 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T ),
        .I1(Q[25]),
        .I2(Q[26]),
        .I3(Q[28]),
        .I4(Q[27]),
        .O(ena_array[1]));
  LUT5 #(
    .INIT(32'h00000080)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__19 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T ),
        .I1(Q[25]),
        .I2(Q[26]),
        .I3(Q[28]),
        .I4(Q[27]),
        .O(ena_array[3]));
  LUT5 #(
    .INIT(32'h00800000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__20 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T ),
        .I1(Q[25]),
        .I2(Q[26]),
        .I3(Q[27]),
        .I4(Q[28]),
        .O(ena_array[11]));
  LUT5 #(
    .INIT(32'h00000080)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__21 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T ),
        .I1(Q[25]),
        .I2(Q[27]),
        .I3(Q[28]),
        .I4(Q[26]),
        .O(ena_array[5]));
  LUT5 #(
    .INIT(32'h00008000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__22 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T ),
        .I1(Q[25]),
        .I2(Q[27]),
        .I3(Q[26]),
        .I4(Q[28]),
        .O(ena_array[7]));
  LUT5 #(
    .INIT(32'h00008000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__23 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T ),
        .I1(Q[25]),
        .I2(Q[27]),
        .I3(Q[28]),
        .I4(Q[26]),
        .O(ena_array[13]));
  LUT5 #(
    .INIT(32'h00000400)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__24 
       (.I0(Q[27]),
        .I1(Q[28]),
        .I2(Q[25]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T ),
        .I4(Q[26]),
        .O(ena_array[8]));
  LUT5 #(
    .INIT(32'h00000004)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__25 
       (.I0(Q[25]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T ),
        .I2(Q[26]),
        .I3(Q[28]),
        .I4(Q[27]),
        .O(ena_array[0]));
  LUT5 #(
    .INIT(32'h00000040)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__26 
       (.I0(Q[25]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T ),
        .I2(Q[26]),
        .I3(Q[28]),
        .I4(Q[27]),
        .O(ena_array[2]));
  LUT5 #(
    .INIT(32'h04000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__27 
       (.I0(Q[27]),
        .I1(Q[28]),
        .I2(Q[25]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T ),
        .I4(Q[26]),
        .O(ena_array[10]));
  LUT5 #(
    .INIT(32'h00000040)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__28 
       (.I0(Q[25]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T ),
        .I2(Q[27]),
        .I3(Q[28]),
        .I4(Q[26]),
        .O(ena_array[4]));
  LUT5 #(
    .INIT(32'h00004000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__29 
       (.I0(Q[25]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T ),
        .I2(Q[27]),
        .I3(Q[26]),
        .I4(Q[28]),
        .O(ena_array[6]));
  LUT5 #(
    .INIT(32'h00004000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__30 
       (.I0(Q[25]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T ),
        .I2(Q[27]),
        .I3(Q[28]),
        .I4(Q[26]),
        .O(ena_array[12]));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.m_valid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(s_axis_tvalid_wr_in_i),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T ),
        .R(\gfwd_mode.areset_d1_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[10] 
       (.C(aclk),
        .CE(E),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[11] 
       (.C(aclk),
        .CE(E),
        .D(D[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[12] 
       (.C(aclk),
        .CE(E),
        .D(D[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[13] 
       (.C(aclk),
        .CE(E),
        .D(D[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[14] 
       (.C(aclk),
        .CE(E),
        .D(D[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[15] 
       (.C(aclk),
        .CE(E),
        .D(D[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[16] 
       (.C(aclk),
        .CE(E),
        .D(D[16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[17] 
       (.C(aclk),
        .CE(E),
        .D(D[17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[18] 
       (.C(aclk),
        .CE(E),
        .D(D[18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[19] 
       (.C(aclk),
        .CE(E),
        .D(D[19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[20] 
       (.C(aclk),
        .CE(E),
        .D(D[20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[21] 
       (.C(aclk),
        .CE(E),
        .D(D[21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[22] 
       (.C(aclk),
        .CE(E),
        .D(D[22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[23] 
       (.C(aclk),
        .CE(E),
        .D(D[23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[24] 
       (.C(aclk),
        .CE(E),
        .D(D[24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[25] 
       (.C(aclk),
        .CE(E),
        .D(D[25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[26] 
       (.C(aclk),
        .CE(E),
        .D(D[26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[27] 
       (.C(aclk),
        .CE(E),
        .D(D[27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[28] 
       (.C(aclk),
        .CE(E),
        .D(D[28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[8] 
       (.C(aclk),
        .CE(E),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[9] 
       (.C(aclk),
        .CE(E),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *) 
module axi_vfifo_ctrl_0axic_register_slice__parameterized13
   (D,
    s_axis_tvalid_wr_in_i,
    we_int_11,
    E,
    \goreg_dm.dout_i_reg[0] ,
    aclk,
    \gfwd_mode.areset_d1_reg ,
    \gpfs.prog_full_i_reg ,
    ram_init_done_i_reg);
  output [0:0]D;
  output s_axis_tvalid_wr_in_i;
  output we_int_11;
  output [0:0]E;
  input \goreg_dm.dout_i_reg[0] ;
  input aclk;
  input \gfwd_mode.areset_d1_reg ;
  input \gpfs.prog_full_i_reg ;
  input ram_init_done_i_reg;

  wire [0:0]D;
  wire [0:0]E;
  wire aclk;
  wire \gfwd_mode.areset_d1_reg ;
  wire \goreg_dm.dout_i_reg[0] ;
  wire \gpfs.prog_full_i_reg ;
  wire ram_init_done_i_reg;
  wire s_axis_tvalid_wr_in_i;
  wire we_int_11;

  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.m_valid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gpfs.prog_full_i_reg ),
        .Q(s_axis_tvalid_wr_in_i),
        .R(\gfwd_mode.areset_d1_reg ));
  LUT2 #(
    .INIT(4'h2)) 
    \gfwd_mode.storage_data1[16]_i_1__0 
       (.I0(s_axis_tvalid_wr_in_i),
        .I1(\gfwd_mode.areset_d1_reg ),
        .O(E));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\goreg_dm.dout_i_reg[0] ),
        .Q(D),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_1_0_0_i_2__3
       (.I0(s_axis_tvalid_wr_in_i),
        .I1(ram_init_done_i_reg),
        .O(we_int_11));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *) 
module axi_vfifo_ctrl_0axic_register_slice__parameterized14
   (\gnstage1.q_dly_reg[0][0] ,
    enb_array,
    Q,
    \gfwd_mode.areset_d1_reg ,
    s_axis_tvalid_wr_in_i,
    aclk,
    E,
    D);
  output \gnstage1.q_dly_reg[0][0] ;
  output [15:0]enb_array;
  output [16:0]Q;
  input \gfwd_mode.areset_d1_reg ;
  input s_axis_tvalid_wr_in_i;
  input aclk;
  input [0:0]E;
  input [16:0]D;

  wire [16:0]D;
  wire [0:0]E;
  wire [16:0]Q;
  wire aclk;
  wire [15:0]enb_array;
  wire \gfwd_mode.areset_d1_reg ;
  wire \gnstage1.q_dly_reg[0][0] ;
  wire s_axis_tvalid_wr_in_i;

  LUT5 #(
    .INIT(32'h00000800)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__15 
       (.I0(Q[16]),
        .I1(Q[15]),
        .I2(Q[13]),
        .I3(\gnstage1.q_dly_reg[0][0] ),
        .I4(Q[14]),
        .O(enb_array[12]));
  LUT5 #(
    .INIT(32'h00008000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__16 
       (.I0(Q[16]),
        .I1(Q[15]),
        .I2(\gnstage1.q_dly_reg[0][0] ),
        .I3(Q[13]),
        .I4(Q[14]),
        .O(enb_array[13]));
  LUT5 #(
    .INIT(32'h08000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__17 
       (.I0(Q[16]),
        .I1(Q[15]),
        .I2(Q[13]),
        .I3(\gnstage1.q_dly_reg[0][0] ),
        .I4(Q[14]),
        .O(enb_array[14]));
  LUT5 #(
    .INIT(32'h80000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__18 
       (.I0(\gnstage1.q_dly_reg[0][0] ),
        .I1(Q[13]),
        .I2(Q[14]),
        .I3(Q[16]),
        .I4(Q[15]),
        .O(enb_array[15]));
  LUT5 #(
    .INIT(32'h00000800)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__19 
       (.I0(\gnstage1.q_dly_reg[0][0] ),
        .I1(Q[13]),
        .I2(Q[14]),
        .I3(Q[16]),
        .I4(Q[15]),
        .O(enb_array[9]));
  LUT5 #(
    .INIT(32'h00000800)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__20 
       (.I0(\gnstage1.q_dly_reg[0][0] ),
        .I1(Q[13]),
        .I2(Q[14]),
        .I3(Q[15]),
        .I4(Q[16]),
        .O(enb_array[5]));
  LUT5 #(
    .INIT(32'h00000008)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__21 
       (.I0(\gnstage1.q_dly_reg[0][0] ),
        .I1(Q[13]),
        .I2(Q[14]),
        .I3(Q[16]),
        .I4(Q[15]),
        .O(enb_array[1]));
  LUT5 #(
    .INIT(32'h00000080)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__22 
       (.I0(\gnstage1.q_dly_reg[0][0] ),
        .I1(Q[13]),
        .I2(Q[14]),
        .I3(Q[16]),
        .I4(Q[15]),
        .O(enb_array[3]));
  LUT5 #(
    .INIT(32'h00008000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__23 
       (.I0(\gnstage1.q_dly_reg[0][0] ),
        .I1(Q[13]),
        .I2(Q[14]),
        .I3(Q[15]),
        .I4(Q[16]),
        .O(enb_array[7]));
  LUT5 #(
    .INIT(32'h00008000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__24 
       (.I0(\gnstage1.q_dly_reg[0][0] ),
        .I1(Q[13]),
        .I2(Q[14]),
        .I3(Q[16]),
        .I4(Q[15]),
        .O(enb_array[11]));
  LUT5 #(
    .INIT(32'h00000400)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__25 
       (.I0(Q[13]),
        .I1(\gnstage1.q_dly_reg[0][0] ),
        .I2(Q[14]),
        .I3(Q[16]),
        .I4(Q[15]),
        .O(enb_array[8]));
  LUT5 #(
    .INIT(32'h00000400)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__26 
       (.I0(Q[13]),
        .I1(\gnstage1.q_dly_reg[0][0] ),
        .I2(Q[14]),
        .I3(Q[15]),
        .I4(Q[16]),
        .O(enb_array[4]));
  LUT5 #(
    .INIT(32'h00000004)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__27 
       (.I0(Q[13]),
        .I1(\gnstage1.q_dly_reg[0][0] ),
        .I2(Q[14]),
        .I3(Q[16]),
        .I4(Q[15]),
        .O(enb_array[0]));
  LUT5 #(
    .INIT(32'h00000040)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__28 
       (.I0(Q[13]),
        .I1(\gnstage1.q_dly_reg[0][0] ),
        .I2(Q[14]),
        .I3(Q[16]),
        .I4(Q[15]),
        .O(enb_array[2]));
  LUT5 #(
    .INIT(32'h00004000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__29 
       (.I0(Q[13]),
        .I1(\gnstage1.q_dly_reg[0][0] ),
        .I2(Q[14]),
        .I3(Q[15]),
        .I4(Q[16]),
        .O(enb_array[6]));
  LUT5 #(
    .INIT(32'h00004000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__30 
       (.I0(Q[13]),
        .I1(\gnstage1.q_dly_reg[0][0] ),
        .I2(Q[14]),
        .I3(Q[16]),
        .I4(Q[15]),
        .O(enb_array[10]));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.m_valid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(s_axis_tvalid_wr_in_i),
        .Q(\gnstage1.q_dly_reg[0][0] ),
        .R(\gfwd_mode.areset_d1_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[10] 
       (.C(aclk),
        .CE(E),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[11] 
       (.C(aclk),
        .CE(E),
        .D(D[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[12] 
       (.C(aclk),
        .CE(E),
        .D(D[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[13] 
       (.C(aclk),
        .CE(E),
        .D(D[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[14] 
       (.C(aclk),
        .CE(E),
        .D(D[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[15] 
       (.C(aclk),
        .CE(E),
        .D(D[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[16] 
       (.C(aclk),
        .CE(E),
        .D(D[16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[8] 
       (.C(aclk),
        .CE(E),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[9] 
       (.C(aclk),
        .CE(E),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *) 
module axi_vfifo_ctrl_0axic_register_slice__parameterized15
   (\gfwd_mode.storage_data1_reg[1] ,
    m_axi_awvalid_i,
    E,
    \gcc0.gc0.count_d1_reg[3] ,
    \gpr1.dout_i_reg[37] ,
    Q,
    aclk,
    \gfwd_mode.areset_d1_reg_0 ,
    addr_ready_reg,
    \gfwd_mode.m_valid_i_reg_0 ,
    addr_ready_reg_0,
    p_2_out,
    D);
  output \gfwd_mode.storage_data1_reg[1] ;
  output m_axi_awvalid_i;
  output [0:0]E;
  output [0:0]\gcc0.gc0.count_d1_reg[3] ;
  output [43:0]\gpr1.dout_i_reg[37] ;
  input [0:0]Q;
  input aclk;
  input \gfwd_mode.areset_d1_reg_0 ;
  input addr_ready_reg;
  input [0:0]\gfwd_mode.m_valid_i_reg_0 ;
  input addr_ready_reg_0;
  input p_2_out;
  input [40:0]D;

  wire [40:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire aclk;
  wire addr_ready_reg;
  wire addr_ready_reg_0;
  wire [0:0]\gcc0.gc0.count_d1_reg[3] ;
  wire \gfwd_mode.areset_d1_reg_0 ;
  wire [0:0]\gfwd_mode.m_valid_i_reg_0 ;
  wire \gfwd_mode.storage_data1_reg[1] ;
  wire [43:0]\gpr1.dout_i_reg[37] ;
  wire m_axi_awvalid_i;
  wire p_0_out;
  wire p_2_out;

  LUT2 #(
    .INIT(4'h2)) 
    \gcc0.gc0.count_d1[3]_i_1__0 
       (.I0(m_axi_awvalid_i),
        .I1(p_2_out),
        .O(\gcc0.gc0.count_d1_reg[3] ));
  FDRE #(
    .INIT(1'b1)) 
    \gfwd_mode.areset_d1_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(Q),
        .Q(\gfwd_mode.storage_data1_reg[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.m_valid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.areset_d1_reg_0 ),
        .Q(m_axi_awvalid_i),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \gfwd_mode.storage_data1[3]_i_1__0 
       (.I0(addr_ready_reg),
        .I1(\gfwd_mode.storage_data1_reg[1] ),
        .O(p_0_out));
  LUT4 #(
    .INIT(16'h00E0)) 
    \gfwd_mode.storage_data1[65]_i_1__0 
       (.I0(\gfwd_mode.m_valid_i_reg_0 ),
        .I1(addr_ready_reg),
        .I2(addr_ready_reg_0),
        .I3(\gfwd_mode.storage_data1_reg[1] ),
        .O(E));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[0] 
       (.C(aclk),
        .CE(p_0_out),
        .D(1'b1),
        .Q(\gpr1.dout_i_reg[37] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[10] 
       (.C(aclk),
        .CE(p_0_out),
        .D(D[5]),
        .Q(\gpr1.dout_i_reg[37] [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[11] 
       (.C(aclk),
        .CE(p_0_out),
        .D(D[6]),
        .Q(\gpr1.dout_i_reg[37] [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[12] 
       (.C(aclk),
        .CE(p_0_out),
        .D(D[7]),
        .Q(\gpr1.dout_i_reg[37] [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[13] 
       (.C(aclk),
        .CE(p_0_out),
        .D(D[8]),
        .Q(\gpr1.dout_i_reg[37] [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[14] 
       (.C(aclk),
        .CE(p_0_out),
        .D(D[9]),
        .Q(\gpr1.dout_i_reg[37] [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[15] 
       (.C(aclk),
        .CE(p_0_out),
        .D(D[10]),
        .Q(\gpr1.dout_i_reg[37] [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[16] 
       (.C(aclk),
        .CE(p_0_out),
        .D(D[11]),
        .Q(\gpr1.dout_i_reg[37] [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[17] 
       (.C(aclk),
        .CE(p_0_out),
        .D(D[12]),
        .Q(\gpr1.dout_i_reg[37] [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[18] 
       (.C(aclk),
        .CE(p_0_out),
        .D(D[13]),
        .Q(\gpr1.dout_i_reg[37] [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[19] 
       (.C(aclk),
        .CE(p_0_out),
        .D(D[14]),
        .Q(\gpr1.dout_i_reg[37] [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[20] 
       (.C(aclk),
        .CE(p_0_out),
        .D(D[15]),
        .Q(\gpr1.dout_i_reg[37] [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[21] 
       (.C(aclk),
        .CE(p_0_out),
        .D(D[16]),
        .Q(\gpr1.dout_i_reg[37] [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[22] 
       (.C(aclk),
        .CE(p_0_out),
        .D(D[17]),
        .Q(\gpr1.dout_i_reg[37] [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[23] 
       (.C(aclk),
        .CE(p_0_out),
        .D(D[18]),
        .Q(\gpr1.dout_i_reg[37] [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[24] 
       (.C(aclk),
        .CE(p_0_out),
        .D(D[19]),
        .Q(\gpr1.dout_i_reg[37] [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[25] 
       (.C(aclk),
        .CE(p_0_out),
        .D(D[20]),
        .Q(\gpr1.dout_i_reg[37] [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[26] 
       (.C(aclk),
        .CE(p_0_out),
        .D(D[21]),
        .Q(\gpr1.dout_i_reg[37] [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[27] 
       (.C(aclk),
        .CE(p_0_out),
        .D(D[22]),
        .Q(\gpr1.dout_i_reg[37] [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[28] 
       (.C(aclk),
        .CE(p_0_out),
        .D(D[23]),
        .Q(\gpr1.dout_i_reg[37] [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[29] 
       (.C(aclk),
        .CE(p_0_out),
        .D(D[24]),
        .Q(\gpr1.dout_i_reg[37] [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[2] 
       (.C(aclk),
        .CE(p_0_out),
        .D(1'b1),
        .Q(\gpr1.dout_i_reg[37] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[30] 
       (.C(aclk),
        .CE(p_0_out),
        .D(D[25]),
        .Q(\gpr1.dout_i_reg[37] [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[31] 
       (.C(aclk),
        .CE(p_0_out),
        .D(D[26]),
        .Q(\gpr1.dout_i_reg[37] [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[32] 
       (.C(aclk),
        .CE(p_0_out),
        .D(D[27]),
        .Q(\gpr1.dout_i_reg[37] [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[33] 
       (.C(aclk),
        .CE(p_0_out),
        .D(D[28]),
        .Q(\gpr1.dout_i_reg[37] [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[34] 
       (.C(aclk),
        .CE(p_0_out),
        .D(D[29]),
        .Q(\gpr1.dout_i_reg[37] [32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[35] 
       (.C(aclk),
        .CE(p_0_out),
        .D(D[30]),
        .Q(\gpr1.dout_i_reg[37] [33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[36] 
       (.C(aclk),
        .CE(p_0_out),
        .D(D[31]),
        .Q(\gpr1.dout_i_reg[37] [34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[37] 
       (.C(aclk),
        .CE(p_0_out),
        .D(D[32]),
        .Q(\gpr1.dout_i_reg[37] [35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[38] 
       (.C(aclk),
        .CE(p_0_out),
        .D(D[33]),
        .Q(\gpr1.dout_i_reg[37] [36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[39] 
       (.C(aclk),
        .CE(p_0_out),
        .D(D[34]),
        .Q(\gpr1.dout_i_reg[37] [37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[3] 
       (.C(aclk),
        .CE(p_0_out),
        .D(1'b1),
        .Q(\gpr1.dout_i_reg[37] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[40] 
       (.C(aclk),
        .CE(p_0_out),
        .D(D[35]),
        .Q(\gpr1.dout_i_reg[37] [38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[41] 
       (.C(aclk),
        .CE(p_0_out),
        .D(D[36]),
        .Q(\gpr1.dout_i_reg[37] [39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[42] 
       (.C(aclk),
        .CE(p_0_out),
        .D(D[37]),
        .Q(\gpr1.dout_i_reg[37] [40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[43] 
       (.C(aclk),
        .CE(p_0_out),
        .D(D[38]),
        .Q(\gpr1.dout_i_reg[37] [41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[44] 
       (.C(aclk),
        .CE(p_0_out),
        .D(D[39]),
        .Q(\gpr1.dout_i_reg[37] [42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[45] 
       (.C(aclk),
        .CE(p_0_out),
        .D(D[40]),
        .Q(\gpr1.dout_i_reg[37] [43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[5] 
       (.C(aclk),
        .CE(p_0_out),
        .D(D[0]),
        .Q(\gpr1.dout_i_reg[37] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[6] 
       (.C(aclk),
        .CE(p_0_out),
        .D(D[1]),
        .Q(\gpr1.dout_i_reg[37] [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[7] 
       (.C(aclk),
        .CE(p_0_out),
        .D(D[2]),
        .Q(\gpr1.dout_i_reg[37] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[8] 
       (.C(aclk),
        .CE(p_0_out),
        .D(D[3]),
        .Q(\gpr1.dout_i_reg[37] [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[9] 
       (.C(aclk),
        .CE(p_0_out),
        .D(D[4]),
        .Q(\gpr1.dout_i_reg[37] [7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *) 
module axi_vfifo_ctrl_0axic_register_slice__parameterized16
   (Q,
    \gfwd_mode.m_valid_i_reg ,
    \gfwd_mode.storage_data1_reg[64]_0 ,
    aclk);
  output [63:0]Q;
  input [0:0]\gfwd_mode.m_valid_i_reg ;
  input [63:0]\gfwd_mode.storage_data1_reg[64]_0 ;
  input aclk;

  wire [63:0]Q;
  wire aclk;
  wire [0:0]\gfwd_mode.m_valid_i_reg ;
  wire [63:0]\gfwd_mode.storage_data1_reg[64]_0 ;

  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[10] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[64]_0 [9]),
        .Q(Q[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[11] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[64]_0 [10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[12] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[64]_0 [11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[13] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[64]_0 [12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[14] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[64]_0 [13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[15] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[64]_0 [14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[16] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[64]_0 [15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[17] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[64]_0 [16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[18] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[64]_0 [17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[19] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[64]_0 [18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[1] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[64]_0 [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[20] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[64]_0 [19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[21] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[64]_0 [20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[22] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[64]_0 [21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[23] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[64]_0 [22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[24] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[64]_0 [23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[25] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[64]_0 [24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[26] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[64]_0 [25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[27] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[64]_0 [26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[28] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[64]_0 [27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[29] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[64]_0 [28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[2] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[64]_0 [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[30] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[64]_0 [29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[31] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[64]_0 [30]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[32] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[64]_0 [31]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[33] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[64]_0 [32]),
        .Q(Q[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[34] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[64]_0 [33]),
        .Q(Q[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[35] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[64]_0 [34]),
        .Q(Q[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[36] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[64]_0 [35]),
        .Q(Q[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[37] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[64]_0 [36]),
        .Q(Q[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[38] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[64]_0 [37]),
        .Q(Q[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[39] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[64]_0 [38]),
        .Q(Q[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[3] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[64]_0 [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[40] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[64]_0 [39]),
        .Q(Q[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[41] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[64]_0 [40]),
        .Q(Q[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[42] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[64]_0 [41]),
        .Q(Q[41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[43] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[64]_0 [42]),
        .Q(Q[42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[44] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[64]_0 [43]),
        .Q(Q[43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[45] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[64]_0 [44]),
        .Q(Q[44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[46] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[64]_0 [45]),
        .Q(Q[45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[47] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[64]_0 [46]),
        .Q(Q[46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[48] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[64]_0 [47]),
        .Q(Q[47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[49] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[64]_0 [48]),
        .Q(Q[48]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[4] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[64]_0 [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[50] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[64]_0 [49]),
        .Q(Q[49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[51] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[64]_0 [50]),
        .Q(Q[50]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[52] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[64]_0 [51]),
        .Q(Q[51]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[53] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[64]_0 [52]),
        .Q(Q[52]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[54] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[64]_0 [53]),
        .Q(Q[53]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[55] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[64]_0 [54]),
        .Q(Q[54]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[56] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[64]_0 [55]),
        .Q(Q[55]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[57] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[64]_0 [56]),
        .Q(Q[56]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[58] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[64]_0 [57]),
        .Q(Q[57]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[59] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[64]_0 [58]),
        .Q(Q[58]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[5] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[64]_0 [4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[60] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[64]_0 [59]),
        .Q(Q[59]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[61] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[64]_0 [60]),
        .Q(Q[60]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[62] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[64]_0 [61]),
        .Q(Q[61]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[63] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[64]_0 [62]),
        .Q(Q[62]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[64] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[64]_0 [63]),
        .Q(Q[63]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[6] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[64]_0 [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[7] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[64]_0 [6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[8] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[64]_0 [7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[9] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[64]_0 [8]),
        .Q(Q[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *) 
module axi_vfifo_ctrl_0axic_register_slice__parameterized17
   (m_axi_wvalid_i,
    \gfwd_mode.storage_data1_reg[65]_0 ,
    \gfwd_mode.storage_data1_reg[6]_0 ,
    \aw_addr_r_reg[31] ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 ,
    \gfwd_mode.m_valid_i_reg_0 ,
    aclk,
    addr_ready_reg,
    \gfwd_mode.m_valid_i_reg_1 ,
    Q,
    \burst_count_reg[5] ,
    p_2_out_17,
    E,
    D);
  output m_axi_wvalid_i;
  output \gfwd_mode.storage_data1_reg[65]_0 ;
  output \gfwd_mode.storage_data1_reg[6]_0 ;
  output \aw_addr_r_reg[31] ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  output [64:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 ;
  input \gfwd_mode.m_valid_i_reg_0 ;
  input aclk;
  input addr_ready_reg;
  input \gfwd_mode.m_valid_i_reg_1 ;
  input [2:0]Q;
  input [5:0]\burst_count_reg[5] ;
  input p_2_out_17;
  input [0:0]E;
  input [63:0]D;

  wire [63:0]D;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire [64:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 ;
  wire [0:0]E;
  wire [2:0]Q;
  wire aclk;
  wire addr_ready_reg;
  wire \aw_addr_r_reg[31] ;
  wire [5:0]\burst_count_reg[5] ;
  wire \gfwd_mode.m_valid_i_reg_0 ;
  wire \gfwd_mode.m_valid_i_reg_1 ;
  wire \gfwd_mode.storage_data1_reg[65]_0 ;
  wire \gfwd_mode.storage_data1_reg[6]_0 ;
  wire m_axi_wvalid_i;
  wire p_2_out_17;

  LUT2 #(
    .INIT(4'h2)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_2 
       (.I0(m_axi_wvalid_i),
        .I1(p_2_out_17),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \aw_addr_r[31]_i_3 
       (.I0(\burst_count_reg[5] [4]),
        .I1(\burst_count_reg[5] [2]),
        .I2(\burst_count_reg[5] [0]),
        .I3(\burst_count_reg[5] [1]),
        .I4(\burst_count_reg[5] [3]),
        .I5(\burst_count_reg[5] [5]),
        .O(\aw_addr_r_reg[31] ));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.m_valid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg_0 ),
        .Q(m_axi_wvalid_i),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \gfwd_mode.storage_data1[65]_i_2 
       (.I0(addr_ready_reg),
        .I1(\gfwd_mode.m_valid_i_reg_1 ),
        .O(\gfwd_mode.storage_data1_reg[65]_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \gfwd_mode.storage_data1[6]_i_3 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\gfwd_mode.storage_data1_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[10] 
       (.C(aclk),
        .CE(E),
        .D(D[9]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[11] 
       (.C(aclk),
        .CE(E),
        .D(D[10]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[12] 
       (.C(aclk),
        .CE(E),
        .D(D[11]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[13] 
       (.C(aclk),
        .CE(E),
        .D(D[12]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[14] 
       (.C(aclk),
        .CE(E),
        .D(D[13]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[15] 
       (.C(aclk),
        .CE(E),
        .D(D[14]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[16] 
       (.C(aclk),
        .CE(E),
        .D(D[15]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[17] 
       (.C(aclk),
        .CE(E),
        .D(D[16]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[18] 
       (.C(aclk),
        .CE(E),
        .D(D[17]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[19] 
       (.C(aclk),
        .CE(E),
        .D(D[18]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(D[0]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[20] 
       (.C(aclk),
        .CE(E),
        .D(D[19]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[21] 
       (.C(aclk),
        .CE(E),
        .D(D[20]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[22] 
       (.C(aclk),
        .CE(E),
        .D(D[21]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[23] 
       (.C(aclk),
        .CE(E),
        .D(D[22]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[24] 
       (.C(aclk),
        .CE(E),
        .D(D[23]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[25] 
       (.C(aclk),
        .CE(E),
        .D(D[24]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[26] 
       (.C(aclk),
        .CE(E),
        .D(D[25]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[27] 
       (.C(aclk),
        .CE(E),
        .D(D[26]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[28] 
       (.C(aclk),
        .CE(E),
        .D(D[27]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[29] 
       (.C(aclk),
        .CE(E),
        .D(D[28]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(D[1]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[30] 
       (.C(aclk),
        .CE(E),
        .D(D[29]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[31] 
       (.C(aclk),
        .CE(E),
        .D(D[30]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[32] 
       (.C(aclk),
        .CE(E),
        .D(D[31]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[33] 
       (.C(aclk),
        .CE(E),
        .D(D[32]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[34] 
       (.C(aclk),
        .CE(E),
        .D(D[33]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[35] 
       (.C(aclk),
        .CE(E),
        .D(D[34]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[36] 
       (.C(aclk),
        .CE(E),
        .D(D[35]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[37] 
       (.C(aclk),
        .CE(E),
        .D(D[36]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[38] 
       (.C(aclk),
        .CE(E),
        .D(D[37]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[39] 
       (.C(aclk),
        .CE(E),
        .D(D[38]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(D[2]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[40] 
       (.C(aclk),
        .CE(E),
        .D(D[39]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[41] 
       (.C(aclk),
        .CE(E),
        .D(D[40]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[42] 
       (.C(aclk),
        .CE(E),
        .D(D[41]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[43] 
       (.C(aclk),
        .CE(E),
        .D(D[42]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[44] 
       (.C(aclk),
        .CE(E),
        .D(D[43]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[45] 
       (.C(aclk),
        .CE(E),
        .D(D[44]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[46] 
       (.C(aclk),
        .CE(E),
        .D(D[45]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[47] 
       (.C(aclk),
        .CE(E),
        .D(D[46]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[48] 
       (.C(aclk),
        .CE(E),
        .D(D[47]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[49] 
       (.C(aclk),
        .CE(E),
        .D(D[48]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [48]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(D[3]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[50] 
       (.C(aclk),
        .CE(E),
        .D(D[49]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[51] 
       (.C(aclk),
        .CE(E),
        .D(D[50]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [50]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[52] 
       (.C(aclk),
        .CE(E),
        .D(D[51]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [51]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[53] 
       (.C(aclk),
        .CE(E),
        .D(D[52]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [52]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[54] 
       (.C(aclk),
        .CE(E),
        .D(D[53]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [53]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[55] 
       (.C(aclk),
        .CE(E),
        .D(D[54]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [54]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[56] 
       (.C(aclk),
        .CE(E),
        .D(D[55]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [55]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[57] 
       (.C(aclk),
        .CE(E),
        .D(D[56]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [56]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[58] 
       (.C(aclk),
        .CE(E),
        .D(D[57]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [57]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[59] 
       (.C(aclk),
        .CE(E),
        .D(D[58]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [58]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(D[4]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[60] 
       (.C(aclk),
        .CE(E),
        .D(D[59]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [59]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[61] 
       (.C(aclk),
        .CE(E),
        .D(D[60]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [60]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[62] 
       (.C(aclk),
        .CE(E),
        .D(D[61]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [61]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[63] 
       (.C(aclk),
        .CE(E),
        .D(D[62]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [62]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[64] 
       (.C(aclk),
        .CE(E),
        .D(D[63]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [63]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[65] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[65]_0 ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [64]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(D[5]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(D[6]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[8] 
       (.C(aclk),
        .CE(E),
        .D(D[7]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[9] 
       (.C(aclk),
        .CE(E),
        .D(D[8]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *) 
module axi_vfifo_ctrl_0axic_register_slice__parameterized18
   (\gfwd_mode.storage_data1_reg[76] ,
    \gfwd_mode.storage_data1_reg[76]_0 ,
    E,
    next_state,
    ram_full_fb_i_reg,
    \gfwd_mode.storage_data1_reg[76]_1 ,
    D,
    m_axi_rready,
    \gfwd_mode.storage_data1_reg[63]_0 ,
    Q,
    aclk,
    \gfwd_mode.m_valid_i_reg_0 ,
    empty_fwft_i_reg,
    \gfwd_mode.m_valid_i_reg_1 ,
    m_axis_tready,
    \goreg_bm.dout_i_reg[12] ,
    curr_state,
    \gpregsm1.curr_fwft_state_reg[1] ,
    curr_state_reg,
    \goreg_bm.dout_i_reg[11] ,
    \tlen_cntr_reg_reg[5] ,
    \goreg_bm.dout_i_reg[11]_0 ,
    \goreg_bm.dout_i_reg[8] ,
    \goreg_bm.dout_i_reg[10] ,
    \goreg_bm.dout_i_reg[10]_0 ,
    \goreg_bm.dout_i_reg[12]_0 ,
    m_axi_rvalid,
    m_axi_rdata);
  output \gfwd_mode.storage_data1_reg[76] ;
  output \gfwd_mode.storage_data1_reg[76]_0 ;
  output [0:0]E;
  output next_state;
  output ram_full_fb_i_reg;
  output \gfwd_mode.storage_data1_reg[76]_1 ;
  output [5:0]D;
  output m_axi_rready;
  output [63:0]\gfwd_mode.storage_data1_reg[63]_0 ;
  input [0:0]Q;
  input aclk;
  input \gfwd_mode.m_valid_i_reg_0 ;
  input empty_fwft_i_reg;
  input \gfwd_mode.m_valid_i_reg_1 ;
  input m_axis_tready;
  input \goreg_bm.dout_i_reg[12] ;
  input curr_state;
  input [1:0]\gpregsm1.curr_fwft_state_reg[1] ;
  input curr_state_reg;
  input \goreg_bm.dout_i_reg[11] ;
  input [5:0]\tlen_cntr_reg_reg[5] ;
  input [3:0]\goreg_bm.dout_i_reg[11]_0 ;
  input \goreg_bm.dout_i_reg[8] ;
  input \goreg_bm.dout_i_reg[10] ;
  input \goreg_bm.dout_i_reg[10]_0 ;
  input \goreg_bm.dout_i_reg[12]_0 ;
  input m_axi_rvalid;
  input [63:0]m_axi_rdata;

  wire [5:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire accept_data;
  wire aclk;
  wire curr_state;
  wire curr_state_i_2__0_n_0;
  wire curr_state_reg;
  wire empty_fwft_i_reg;
  wire \gfwd_mode.m_valid_i_reg_0 ;
  wire \gfwd_mode.m_valid_i_reg_1 ;
  wire \gfwd_mode.storage_data1[71]_i_3_n_0 ;
  wire \gfwd_mode.storage_data1[71]_i_4_n_0 ;
  wire [63:0]\gfwd_mode.storage_data1_reg[63]_0 ;
  wire \gfwd_mode.storage_data1_reg[76] ;
  wire \gfwd_mode.storage_data1_reg[76]_0 ;
  wire \gfwd_mode.storage_data1_reg[76]_1 ;
  wire \goreg_bm.dout_i_reg[10] ;
  wire \goreg_bm.dout_i_reg[10]_0 ;
  wire \goreg_bm.dout_i_reg[11] ;
  wire [3:0]\goreg_bm.dout_i_reg[11]_0 ;
  wire \goreg_bm.dout_i_reg[12] ;
  wire \goreg_bm.dout_i_reg[12]_0 ;
  wire \goreg_bm.dout_i_reg[8] ;
  wire [1:0]\gpregsm1.curr_fwft_state_reg[1] ;
  wire [63:0]m_axi_rdata;
  wire m_axi_rready;
  wire m_axi_rvalid;
  wire m_axis_tready;
  wire next_state;
  wire p_0_out;
  wire ram_full_fb_i_i_4__1_n_0;
  wire ram_full_fb_i_reg;
  wire \tlen_cntr_reg[3]_i_2_n_0 ;
  wire \tlen_cntr_reg[4]_i_2_n_0 ;
  wire \tlen_cntr_reg[5]_i_3_n_0 ;
  wire [5:0]\tlen_cntr_reg_reg[5] ;

  LUT4 #(
    .INIT(16'hAA80)) 
    curr_state_i_1__1
       (.I0(curr_state_i_2__0_n_0),
        .I1(accept_data),
        .I2(\goreg_bm.dout_i_reg[12] ),
        .I3(curr_state),
        .O(next_state));
  LUT6 #(
    .INIT(64'hFFFFFFEFFFFFFFFF)) 
    curr_state_i_2__0
       (.I0(D[1]),
        .I1(D[4]),
        .I2(D[0]),
        .I3(D[3]),
        .I4(ram_full_fb_i_i_4__1_n_0),
        .I5(accept_data),
        .O(curr_state_i_2__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT5 #(
    .INIT(32'h02020002)) 
    curr_state_i_3__0
       (.I0(\gfwd_mode.storage_data1_reg[76]_0 ),
        .I1(empty_fwft_i_reg),
        .I2(\gfwd_mode.storage_data1_reg[76] ),
        .I3(\gfwd_mode.m_valid_i_reg_1 ),
        .I4(m_axis_tready),
        .O(accept_data));
  FDRE #(
    .INIT(1'b1)) 
    \gfwd_mode.areset_d1_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(Q),
        .Q(\gfwd_mode.storage_data1_reg[76] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.m_valid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg_0 ),
        .Q(\gfwd_mode.storage_data1_reg[76]_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT5 #(
    .INIT(32'h02020002)) 
    \gfwd_mode.storage_data1[63]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[76]_0 ),
        .I1(empty_fwft_i_reg),
        .I2(\gfwd_mode.storage_data1_reg[76] ),
        .I3(\gfwd_mode.m_valid_i_reg_1 ),
        .I4(m_axis_tready),
        .O(E));
  LUT6 #(
    .INIT(64'h0202020222022222)) 
    \gfwd_mode.storage_data1[63]_i_1__0 
       (.I0(m_axi_rvalid),
        .I1(\gfwd_mode.storage_data1_reg[76] ),
        .I2(\gfwd_mode.storage_data1_reg[76]_0 ),
        .I3(m_axis_tready),
        .I4(\gfwd_mode.m_valid_i_reg_1 ),
        .I5(empty_fwft_i_reg),
        .O(p_0_out));
  LUT6 #(
    .INIT(64'h0044004400440C44)) 
    \gfwd_mode.storage_data1[71]_i_2 
       (.I0(\goreg_bm.dout_i_reg[12] ),
        .I1(accept_data),
        .I2(D[5]),
        .I3(curr_state),
        .I4(D[2]),
        .I5(\gfwd_mode.storage_data1[71]_i_3_n_0 ),
        .O(\gfwd_mode.storage_data1_reg[76]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFEAFFFF)) 
    \gfwd_mode.storage_data1[71]_i_3 
       (.I0(D[1]),
        .I1(\gfwd_mode.storage_data1[71]_i_4_n_0 ),
        .I2(curr_state),
        .I3(\goreg_bm.dout_i_reg[11] ),
        .I4(D[0]),
        .I5(D[3]),
        .O(\gfwd_mode.storage_data1[71]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAA9AA)) 
    \gfwd_mode.storage_data1[71]_i_4 
       (.I0(\tlen_cntr_reg_reg[5] [4]),
        .I1(\tlen_cntr_reg_reg[5] [3]),
        .I2(\tlen_cntr_reg_reg[5] [1]),
        .I3(accept_data),
        .I4(\tlen_cntr_reg_reg[5] [0]),
        .I5(\tlen_cntr_reg_reg[5] [2]),
        .O(\gfwd_mode.storage_data1[71]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[0] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[0]),
        .Q(\gfwd_mode.storage_data1_reg[63]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[10] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[10]),
        .Q(\gfwd_mode.storage_data1_reg[63]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[11] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[11]),
        .Q(\gfwd_mode.storage_data1_reg[63]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[12] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[12]),
        .Q(\gfwd_mode.storage_data1_reg[63]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[13] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[13]),
        .Q(\gfwd_mode.storage_data1_reg[63]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[14] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[14]),
        .Q(\gfwd_mode.storage_data1_reg[63]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[15] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[15]),
        .Q(\gfwd_mode.storage_data1_reg[63]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[16] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[16]),
        .Q(\gfwd_mode.storage_data1_reg[63]_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[17] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[17]),
        .Q(\gfwd_mode.storage_data1_reg[63]_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[18] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[18]),
        .Q(\gfwd_mode.storage_data1_reg[63]_0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[19] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[19]),
        .Q(\gfwd_mode.storage_data1_reg[63]_0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[1] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[1]),
        .Q(\gfwd_mode.storage_data1_reg[63]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[20] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[20]),
        .Q(\gfwd_mode.storage_data1_reg[63]_0 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[21] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[21]),
        .Q(\gfwd_mode.storage_data1_reg[63]_0 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[22] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[22]),
        .Q(\gfwd_mode.storage_data1_reg[63]_0 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[23] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[23]),
        .Q(\gfwd_mode.storage_data1_reg[63]_0 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[24] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[24]),
        .Q(\gfwd_mode.storage_data1_reg[63]_0 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[25] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[25]),
        .Q(\gfwd_mode.storage_data1_reg[63]_0 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[26] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[26]),
        .Q(\gfwd_mode.storage_data1_reg[63]_0 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[27] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[27]),
        .Q(\gfwd_mode.storage_data1_reg[63]_0 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[28] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[28]),
        .Q(\gfwd_mode.storage_data1_reg[63]_0 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[29] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[29]),
        .Q(\gfwd_mode.storage_data1_reg[63]_0 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[2] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[2]),
        .Q(\gfwd_mode.storage_data1_reg[63]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[30] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[30]),
        .Q(\gfwd_mode.storage_data1_reg[63]_0 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[31] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[31]),
        .Q(\gfwd_mode.storage_data1_reg[63]_0 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[32] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[32]),
        .Q(\gfwd_mode.storage_data1_reg[63]_0 [32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[33] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[33]),
        .Q(\gfwd_mode.storage_data1_reg[63]_0 [33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[34] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[34]),
        .Q(\gfwd_mode.storage_data1_reg[63]_0 [34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[35] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[35]),
        .Q(\gfwd_mode.storage_data1_reg[63]_0 [35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[36] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[36]),
        .Q(\gfwd_mode.storage_data1_reg[63]_0 [36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[37] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[37]),
        .Q(\gfwd_mode.storage_data1_reg[63]_0 [37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[38] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[38]),
        .Q(\gfwd_mode.storage_data1_reg[63]_0 [38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[39] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[39]),
        .Q(\gfwd_mode.storage_data1_reg[63]_0 [39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[3] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[3]),
        .Q(\gfwd_mode.storage_data1_reg[63]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[40] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[40]),
        .Q(\gfwd_mode.storage_data1_reg[63]_0 [40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[41] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[41]),
        .Q(\gfwd_mode.storage_data1_reg[63]_0 [41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[42] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[42]),
        .Q(\gfwd_mode.storage_data1_reg[63]_0 [42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[43] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[43]),
        .Q(\gfwd_mode.storage_data1_reg[63]_0 [43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[44] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[44]),
        .Q(\gfwd_mode.storage_data1_reg[63]_0 [44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[45] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[45]),
        .Q(\gfwd_mode.storage_data1_reg[63]_0 [45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[46] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[46]),
        .Q(\gfwd_mode.storage_data1_reg[63]_0 [46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[47] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[47]),
        .Q(\gfwd_mode.storage_data1_reg[63]_0 [47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[48] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[48]),
        .Q(\gfwd_mode.storage_data1_reg[63]_0 [48]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[49] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[49]),
        .Q(\gfwd_mode.storage_data1_reg[63]_0 [49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[4] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[4]),
        .Q(\gfwd_mode.storage_data1_reg[63]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[50] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[50]),
        .Q(\gfwd_mode.storage_data1_reg[63]_0 [50]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[51] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[51]),
        .Q(\gfwd_mode.storage_data1_reg[63]_0 [51]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[52] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[52]),
        .Q(\gfwd_mode.storage_data1_reg[63]_0 [52]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[53] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[53]),
        .Q(\gfwd_mode.storage_data1_reg[63]_0 [53]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[54] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[54]),
        .Q(\gfwd_mode.storage_data1_reg[63]_0 [54]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[55] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[55]),
        .Q(\gfwd_mode.storage_data1_reg[63]_0 [55]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[56] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[56]),
        .Q(\gfwd_mode.storage_data1_reg[63]_0 [56]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[57] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[57]),
        .Q(\gfwd_mode.storage_data1_reg[63]_0 [57]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[58] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[58]),
        .Q(\gfwd_mode.storage_data1_reg[63]_0 [58]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[59] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[59]),
        .Q(\gfwd_mode.storage_data1_reg[63]_0 [59]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[5] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[5]),
        .Q(\gfwd_mode.storage_data1_reg[63]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[60] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[60]),
        .Q(\gfwd_mode.storage_data1_reg[63]_0 [60]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[61] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[61]),
        .Q(\gfwd_mode.storage_data1_reg[63]_0 [61]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[62] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[62]),
        .Q(\gfwd_mode.storage_data1_reg[63]_0 [62]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[63] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[63]),
        .Q(\gfwd_mode.storage_data1_reg[63]_0 [63]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[6] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[6]),
        .Q(\gfwd_mode.storage_data1_reg[63]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[7] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[7]),
        .Q(\gfwd_mode.storage_data1_reg[63]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[8] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[8]),
        .Q(\gfwd_mode.storage_data1_reg[63]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[9] 
       (.C(aclk),
        .CE(p_0_out),
        .D(m_axi_rdata[9]),
        .Q(\gfwd_mode.storage_data1_reg[63]_0 [9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h11115155)) 
    m_axi_rready_INST_0
       (.I0(\gfwd_mode.storage_data1_reg[76] ),
        .I1(\gfwd_mode.storage_data1_reg[76]_0 ),
        .I2(m_axis_tready),
        .I3(\gfwd_mode.m_valid_i_reg_1 ),
        .I4(empty_fwft_i_reg),
        .O(m_axi_rready));
  LUT6 #(
    .INIT(64'h8880888800008888)) 
    ram_full_fb_i_i_3
       (.I0(\gpregsm1.curr_fwft_state_reg[1] [1]),
        .I1(\gpregsm1.curr_fwft_state_reg[1] [0]),
        .I2(\gfwd_mode.storage_data1[71]_i_3_n_0 ),
        .I3(ram_full_fb_i_i_4__1_n_0),
        .I4(accept_data),
        .I5(curr_state_reg),
        .O(ram_full_fb_i_reg));
  LUT5 #(
    .INIT(32'hFBBFFBFB)) 
    ram_full_fb_i_i_4__1
       (.I0(D[2]),
        .I1(curr_state),
        .I2(\tlen_cntr_reg_reg[5] [5]),
        .I3(\tlen_cntr_reg_reg[5] [4]),
        .I4(\tlen_cntr_reg[4]_i_2_n_0 ),
        .O(ram_full_fb_i_i_4__1_n_0));
  LUT4 #(
    .INIT(16'h3C55)) 
    \tlen_cntr_reg[0]_i_1 
       (.I0(\goreg_bm.dout_i_reg[11]_0 [0]),
        .I1(\tlen_cntr_reg_reg[5] [0]),
        .I2(accept_data),
        .I3(curr_state),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h9A009AFF9AFF9A00)) 
    \tlen_cntr_reg[1]_i_1 
       (.I0(\tlen_cntr_reg_reg[5] [1]),
        .I1(\tlen_cntr_reg_reg[5] [0]),
        .I2(accept_data),
        .I3(curr_state),
        .I4(\goreg_bm.dout_i_reg[11]_0 [1]),
        .I5(\goreg_bm.dout_i_reg[11]_0 [0]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h9A009AFF9AFF9A00)) 
    \tlen_cntr_reg[2]_i_1 
       (.I0(\tlen_cntr_reg_reg[5] [2]),
        .I1(\tlen_cntr_reg_reg[5] [1]),
        .I2(\tlen_cntr_reg[3]_i_2_n_0 ),
        .I3(curr_state),
        .I4(\goreg_bm.dout_i_reg[11]_0 [2]),
        .I5(\goreg_bm.dout_i_reg[8] ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hAA9AFFFFAA9A0000)) 
    \tlen_cntr_reg[3]_i_1 
       (.I0(\tlen_cntr_reg_reg[5] [3]),
        .I1(\tlen_cntr_reg_reg[5] [2]),
        .I2(\tlen_cntr_reg[3]_i_2_n_0 ),
        .I3(\tlen_cntr_reg_reg[5] [1]),
        .I4(curr_state),
        .I5(\goreg_bm.dout_i_reg[10] ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h00000000000B0000)) 
    \tlen_cntr_reg[3]_i_2 
       (.I0(m_axis_tready),
        .I1(\gfwd_mode.m_valid_i_reg_1 ),
        .I2(\gfwd_mode.storage_data1_reg[76] ),
        .I3(empty_fwft_i_reg),
        .I4(\gfwd_mode.storage_data1_reg[76]_0 ),
        .I5(\tlen_cntr_reg_reg[5] [0]),
        .O(\tlen_cntr_reg[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h606F6F60)) 
    \tlen_cntr_reg[4]_i_1 
       (.I0(\tlen_cntr_reg_reg[5] [4]),
        .I1(\tlen_cntr_reg[4]_i_2_n_0 ),
        .I2(curr_state),
        .I3(\goreg_bm.dout_i_reg[11]_0 [3]),
        .I4(\goreg_bm.dout_i_reg[10]_0 ),
        .O(D[4]));
  LUT5 #(
    .INIT(32'h00000010)) 
    \tlen_cntr_reg[4]_i_2 
       (.I0(\tlen_cntr_reg_reg[5] [2]),
        .I1(\tlen_cntr_reg_reg[5] [0]),
        .I2(accept_data),
        .I3(\tlen_cntr_reg_reg[5] [1]),
        .I4(\tlen_cntr_reg_reg[5] [3]),
        .O(\tlen_cntr_reg[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAA9AA)) 
    \tlen_cntr_reg[5]_i_3 
       (.I0(\tlen_cntr_reg_reg[5] [5]),
        .I1(\tlen_cntr_reg_reg[5] [4]),
        .I2(\tlen_cntr_reg_reg[5] [2]),
        .I3(\tlen_cntr_reg[3]_i_2_n_0 ),
        .I4(\tlen_cntr_reg_reg[5] [1]),
        .I5(\tlen_cntr_reg_reg[5] [3]),
        .O(\tlen_cntr_reg[5]_i_3_n_0 ));
  MUXF7 \tlen_cntr_reg_reg[5]_i_1 
       (.I0(\goreg_bm.dout_i_reg[12]_0 ),
        .I1(\tlen_cntr_reg[5]_i_3_n_0 ),
        .O(D[5]),
        .S(curr_state));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *) 
module axi_vfifo_ctrl_0axic_register_slice__parameterized19
   (m_axis_tvalid,
    Q_reg,
    Q_reg_0,
    m_axis_tlast,
    \gfwd_mode.m_valid_i_reg_0 ,
    aclk,
    m_axis_tready,
    mem_init_done_reg,
    E,
    D);
  output m_axis_tvalid;
  output Q_reg;
  output Q_reg_0;
  output [75:0]m_axis_tlast;
  input \gfwd_mode.m_valid_i_reg_0 ;
  input aclk;
  input m_axis_tready;
  input mem_init_done_reg;
  input [0:0]E;
  input [75:0]D;

  wire [75:0]D;
  wire [0:0]E;
  wire Q_reg;
  wire Q_reg_0;
  wire aclk;
  wire \gfwd_mode.m_valid_i_reg_0 ;
  wire [75:0]m_axis_tlast;
  wire m_axis_tready;
  wire m_axis_tvalid;
  wire mem_init_done_reg;
  wire [76:76]mm2s_to_switch_payload;

  LUT3 #(
    .INIT(8'h80)) 
    Q_i_5
       (.I0(mm2s_to_switch_payload),
        .I1(m_axis_tvalid),
        .I2(m_axis_tready),
        .O(Q_reg));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.m_valid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg_0 ),
        .Q(m_axis_tvalid),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(D[0]),
        .Q(m_axis_tlast[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[10] 
       (.C(aclk),
        .CE(E),
        .D(D[10]),
        .Q(m_axis_tlast[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[11] 
       (.C(aclk),
        .CE(E),
        .D(D[11]),
        .Q(m_axis_tlast[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[12] 
       (.C(aclk),
        .CE(E),
        .D(D[12]),
        .Q(m_axis_tlast[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[13] 
       (.C(aclk),
        .CE(E),
        .D(D[13]),
        .Q(m_axis_tlast[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[14] 
       (.C(aclk),
        .CE(E),
        .D(D[14]),
        .Q(m_axis_tlast[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[15] 
       (.C(aclk),
        .CE(E),
        .D(D[15]),
        .Q(m_axis_tlast[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[16] 
       (.C(aclk),
        .CE(E),
        .D(D[16]),
        .Q(m_axis_tlast[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[17] 
       (.C(aclk),
        .CE(E),
        .D(D[17]),
        .Q(m_axis_tlast[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[18] 
       (.C(aclk),
        .CE(E),
        .D(D[18]),
        .Q(m_axis_tlast[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[19] 
       (.C(aclk),
        .CE(E),
        .D(D[19]),
        .Q(m_axis_tlast[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(D[1]),
        .Q(m_axis_tlast[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[20] 
       (.C(aclk),
        .CE(E),
        .D(D[20]),
        .Q(m_axis_tlast[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[21] 
       (.C(aclk),
        .CE(E),
        .D(D[21]),
        .Q(m_axis_tlast[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[22] 
       (.C(aclk),
        .CE(E),
        .D(D[22]),
        .Q(m_axis_tlast[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[23] 
       (.C(aclk),
        .CE(E),
        .D(D[23]),
        .Q(m_axis_tlast[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[24] 
       (.C(aclk),
        .CE(E),
        .D(D[24]),
        .Q(m_axis_tlast[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[25] 
       (.C(aclk),
        .CE(E),
        .D(D[25]),
        .Q(m_axis_tlast[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[26] 
       (.C(aclk),
        .CE(E),
        .D(D[26]),
        .Q(m_axis_tlast[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[27] 
       (.C(aclk),
        .CE(E),
        .D(D[27]),
        .Q(m_axis_tlast[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[28] 
       (.C(aclk),
        .CE(E),
        .D(D[28]),
        .Q(m_axis_tlast[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[29] 
       (.C(aclk),
        .CE(E),
        .D(D[29]),
        .Q(m_axis_tlast[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(D[2]),
        .Q(m_axis_tlast[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[30] 
       (.C(aclk),
        .CE(E),
        .D(D[30]),
        .Q(m_axis_tlast[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[31] 
       (.C(aclk),
        .CE(E),
        .D(D[31]),
        .Q(m_axis_tlast[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[32] 
       (.C(aclk),
        .CE(E),
        .D(D[32]),
        .Q(m_axis_tlast[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[33] 
       (.C(aclk),
        .CE(E),
        .D(D[33]),
        .Q(m_axis_tlast[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[34] 
       (.C(aclk),
        .CE(E),
        .D(D[34]),
        .Q(m_axis_tlast[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[35] 
       (.C(aclk),
        .CE(E),
        .D(D[35]),
        .Q(m_axis_tlast[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[36] 
       (.C(aclk),
        .CE(E),
        .D(D[36]),
        .Q(m_axis_tlast[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[37] 
       (.C(aclk),
        .CE(E),
        .D(D[37]),
        .Q(m_axis_tlast[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[38] 
       (.C(aclk),
        .CE(E),
        .D(D[38]),
        .Q(m_axis_tlast[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[39] 
       (.C(aclk),
        .CE(E),
        .D(D[39]),
        .Q(m_axis_tlast[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(D[3]),
        .Q(m_axis_tlast[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[40] 
       (.C(aclk),
        .CE(E),
        .D(D[40]),
        .Q(m_axis_tlast[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[41] 
       (.C(aclk),
        .CE(E),
        .D(D[41]),
        .Q(m_axis_tlast[41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[42] 
       (.C(aclk),
        .CE(E),
        .D(D[42]),
        .Q(m_axis_tlast[42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[43] 
       (.C(aclk),
        .CE(E),
        .D(D[43]),
        .Q(m_axis_tlast[43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[44] 
       (.C(aclk),
        .CE(E),
        .D(D[44]),
        .Q(m_axis_tlast[44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[45] 
       (.C(aclk),
        .CE(E),
        .D(D[45]),
        .Q(m_axis_tlast[45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[46] 
       (.C(aclk),
        .CE(E),
        .D(D[46]),
        .Q(m_axis_tlast[46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[47] 
       (.C(aclk),
        .CE(E),
        .D(D[47]),
        .Q(m_axis_tlast[47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[48] 
       (.C(aclk),
        .CE(E),
        .D(D[48]),
        .Q(m_axis_tlast[48]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[49] 
       (.C(aclk),
        .CE(E),
        .D(D[49]),
        .Q(m_axis_tlast[49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(D[4]),
        .Q(m_axis_tlast[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[50] 
       (.C(aclk),
        .CE(E),
        .D(D[50]),
        .Q(m_axis_tlast[50]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[51] 
       (.C(aclk),
        .CE(E),
        .D(D[51]),
        .Q(m_axis_tlast[51]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[52] 
       (.C(aclk),
        .CE(E),
        .D(D[52]),
        .Q(m_axis_tlast[52]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[53] 
       (.C(aclk),
        .CE(E),
        .D(D[53]),
        .Q(m_axis_tlast[53]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[54] 
       (.C(aclk),
        .CE(E),
        .D(D[54]),
        .Q(m_axis_tlast[54]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[55] 
       (.C(aclk),
        .CE(E),
        .D(D[55]),
        .Q(m_axis_tlast[55]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[56] 
       (.C(aclk),
        .CE(E),
        .D(D[56]),
        .Q(m_axis_tlast[56]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[57] 
       (.C(aclk),
        .CE(E),
        .D(D[57]),
        .Q(m_axis_tlast[57]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[58] 
       (.C(aclk),
        .CE(E),
        .D(D[58]),
        .Q(m_axis_tlast[58]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[59] 
       (.C(aclk),
        .CE(E),
        .D(D[59]),
        .Q(m_axis_tlast[59]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(D[5]),
        .Q(m_axis_tlast[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[60] 
       (.C(aclk),
        .CE(E),
        .D(D[60]),
        .Q(m_axis_tlast[60]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[61] 
       (.C(aclk),
        .CE(E),
        .D(D[61]),
        .Q(m_axis_tlast[61]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[62] 
       (.C(aclk),
        .CE(E),
        .D(D[62]),
        .Q(m_axis_tlast[62]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[63] 
       (.C(aclk),
        .CE(E),
        .D(D[63]),
        .Q(m_axis_tlast[63]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[64] 
       (.C(aclk),
        .CE(E),
        .D(1'b1),
        .Q(m_axis_tlast[64]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[65] 
       (.C(aclk),
        .CE(E),
        .D(D[64]),
        .Q(m_axis_tlast[65]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[66] 
       (.C(aclk),
        .CE(E),
        .D(D[65]),
        .Q(m_axis_tlast[66]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[67] 
       (.C(aclk),
        .CE(E),
        .D(D[66]),
        .Q(m_axis_tlast[67]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[68] 
       (.C(aclk),
        .CE(E),
        .D(D[67]),
        .Q(m_axis_tlast[68]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[69] 
       (.C(aclk),
        .CE(E),
        .D(D[68]),
        .Q(m_axis_tlast[69]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(D[6]),
        .Q(m_axis_tlast[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[70] 
       (.C(aclk),
        .CE(E),
        .D(D[69]),
        .Q(m_axis_tlast[70]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[71] 
       (.C(aclk),
        .CE(E),
        .D(D[70]),
        .Q(m_axis_tlast[71]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[72] 
       (.C(aclk),
        .CE(E),
        .D(D[71]),
        .Q(m_axis_tlast[72]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[73] 
       (.C(aclk),
        .CE(E),
        .D(D[72]),
        .Q(m_axis_tlast[73]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[74] 
       (.C(aclk),
        .CE(E),
        .D(D[73]),
        .Q(m_axis_tlast[74]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[75] 
       (.C(aclk),
        .CE(E),
        .D(D[74]),
        .Q(m_axis_tlast[75]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[76] 
       (.C(aclk),
        .CE(E),
        .D(D[75]),
        .Q(mm2s_to_switch_payload),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(D[7]),
        .Q(m_axis_tlast[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[8] 
       (.C(aclk),
        .CE(E),
        .D(D[8]),
        .Q(m_axis_tlast[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[9] 
       (.C(aclk),
        .CE(E),
        .D(D[9]),
        .Q(m_axis_tlast[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h80FF)) 
    ram_reg_0_1_0_3_i_1
       (.I0(m_axis_tready),
        .I1(m_axis_tvalid),
        .I2(mm2s_to_switch_payload),
        .I3(mem_init_done_reg),
        .O(Q_reg_0));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *) 
module axi_vfifo_ctrl_0axic_register_slice__parameterized2
   (\aw_addr_r_reg[31] ,
    \no_of_bytes_reg[6] ,
    \no_of_bytes_reg[3] ,
    \gfwd_mode.m_valid_i_reg_0 ,
    aclk,
    \burst_count_reg[4] ,
    \packet_cnt_reg[2] ,
    \gfwd_mode.storage_data1_reg[97] ,
    \gfwd_mode.m_valid_i_reg_1 ,
    addr_ready_reg,
    E,
    D);
  output \aw_addr_r_reg[31] ;
  output \no_of_bytes_reg[6] ;
  output [11:0]\no_of_bytes_reg[3] ;
  input \gfwd_mode.m_valid_i_reg_0 ;
  input aclk;
  input \burst_count_reg[4] ;
  input \packet_cnt_reg[2] ;
  input [0:0]\gfwd_mode.storage_data1_reg[97] ;
  input [0:0]\gfwd_mode.m_valid_i_reg_1 ;
  input [0:0]addr_ready_reg;
  input [0:0]E;
  input [13:0]D;

  wire [13:0]D;
  wire [0:0]E;
  wire aclk;
  wire [0:0]addr_ready_reg;
  wire \aw_addr_r_reg[31] ;
  wire \burst_count_reg[4] ;
  wire \gfwd_mode.m_valid_i_reg_0 ;
  wire [0:0]\gfwd_mode.m_valid_i_reg_1 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[97] ;
  wire [11:0]\no_of_bytes_reg[3] ;
  wire \no_of_bytes_reg[6] ;
  wire \packet_cnt_reg[2] ;
  wire [13:12]s2mm_to_awgen_payload;
  wire s2mm_to_awgen_tvalid;

  LUT6 #(
    .INIT(64'h0202020202020222)) 
    \aw_addr_r[31]_i_2 
       (.I0(\burst_count_reg[4] ),
        .I1(\packet_cnt_reg[2] ),
        .I2(s2mm_to_awgen_tvalid),
        .I3(s2mm_to_awgen_payload[12]),
        .I4(\gfwd_mode.storage_data1_reg[97] ),
        .I5(s2mm_to_awgen_payload[13]),
        .O(\aw_addr_r_reg[31] ));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.m_valid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg_0 ),
        .Q(s2mm_to_awgen_tvalid),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(D[0]),
        .Q(\no_of_bytes_reg[3] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[10] 
       (.C(aclk),
        .CE(E),
        .D(D[10]),
        .Q(\no_of_bytes_reg[3] [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[11] 
       (.C(aclk),
        .CE(E),
        .D(D[11]),
        .Q(\no_of_bytes_reg[3] [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[12] 
       (.C(aclk),
        .CE(E),
        .D(D[12]),
        .Q(s2mm_to_awgen_payload[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[13] 
       (.C(aclk),
        .CE(E),
        .D(D[13]),
        .Q(s2mm_to_awgen_payload[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(D[1]),
        .Q(\no_of_bytes_reg[3] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(D[2]),
        .Q(\no_of_bytes_reg[3] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(D[3]),
        .Q(\no_of_bytes_reg[3] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(D[4]),
        .Q(\no_of_bytes_reg[3] [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(D[5]),
        .Q(\no_of_bytes_reg[3] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(D[6]),
        .Q(\no_of_bytes_reg[3] [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(D[7]),
        .Q(\no_of_bytes_reg[3] [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[8] 
       (.C(aclk),
        .CE(E),
        .D(D[8]),
        .Q(\no_of_bytes_reg[3] [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[9] 
       (.C(aclk),
        .CE(E),
        .D(D[9]),
        .Q(\no_of_bytes_reg[3] [9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h04)) 
    \no_of_bytes[6]_i_3 
       (.I0(\no_of_bytes_reg[3] [11]),
        .I1(\gfwd_mode.m_valid_i_reg_1 ),
        .I2(addr_ready_reg),
        .O(\no_of_bytes_reg[6] ));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *) 
module axi_vfifo_ctrl_0axic_register_slice__parameterized3
   (areset_d1_0,
    \gptr_mcdf.gch_idle.active_ch_valid_dly_reg[0] ,
    E,
    we_int,
    \gfwd_mode.storage_data1_reg[64]_0 ,
    Q,
    aclk,
    \gfwd_mode.m_valid_i_reg_0 ,
    ram_init_done_i_reg,
    \gno_bkp_on_tready.s_axis_tready_i_reg ,
    \gfwd_mode.storage_data1_reg[64]_1 );
  output areset_d1_0;
  output \gptr_mcdf.gch_idle.active_ch_valid_dly_reg[0] ;
  output [0:0]E;
  output we_int;
  output [64:0]\gfwd_mode.storage_data1_reg[64]_0 ;
  input [0:0]Q;
  input aclk;
  input \gfwd_mode.m_valid_i_reg_0 ;
  input ram_init_done_i_reg;
  input [0:0]\gno_bkp_on_tready.s_axis_tready_i_reg ;
  input [64:0]\gfwd_mode.storage_data1_reg[64]_1 ;

  wire [0:0]E;
  wire [0:0]Q;
  wire aclk;
  wire areset_d1_0;
  wire \gfwd_mode.m_valid_i_reg_0 ;
  wire [64:0]\gfwd_mode.storage_data1_reg[64]_0 ;
  wire [64:0]\gfwd_mode.storage_data1_reg[64]_1 ;
  wire [0:0]\gno_bkp_on_tready.s_axis_tready_i_reg ;
  wire \gptr_mcdf.gch_idle.active_ch_valid_dly_reg[0] ;
  wire ram_init_done_i_reg;
  wire we_int;

  FDRE #(
    .INIT(1'b1)) 
    \gfwd_mode.areset_d1_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(Q),
        .Q(areset_d1_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.m_valid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg_0 ),
        .Q(\gptr_mcdf.gch_idle.active_ch_valid_dly_reg[0] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \gfwd_mode.storage_data1[98]_i_1 
       (.I0(\gptr_mcdf.gch_idle.active_ch_valid_dly_reg[0] ),
        .I1(areset_d1_0),
        .O(E));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[0] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[64]_1 [0]),
        .Q(\gfwd_mode.storage_data1_reg[64]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[10] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[64]_1 [10]),
        .Q(\gfwd_mode.storage_data1_reg[64]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[11] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[64]_1 [11]),
        .Q(\gfwd_mode.storage_data1_reg[64]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[12] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[64]_1 [12]),
        .Q(\gfwd_mode.storage_data1_reg[64]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[13] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[64]_1 [13]),
        .Q(\gfwd_mode.storage_data1_reg[64]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[14] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[64]_1 [14]),
        .Q(\gfwd_mode.storage_data1_reg[64]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[15] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[64]_1 [15]),
        .Q(\gfwd_mode.storage_data1_reg[64]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[16] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[64]_1 [16]),
        .Q(\gfwd_mode.storage_data1_reg[64]_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[17] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[64]_1 [17]),
        .Q(\gfwd_mode.storage_data1_reg[64]_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[18] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[64]_1 [18]),
        .Q(\gfwd_mode.storage_data1_reg[64]_0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[19] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[64]_1 [19]),
        .Q(\gfwd_mode.storage_data1_reg[64]_0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[1] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[64]_1 [1]),
        .Q(\gfwd_mode.storage_data1_reg[64]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[20] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[64]_1 [20]),
        .Q(\gfwd_mode.storage_data1_reg[64]_0 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[21] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[64]_1 [21]),
        .Q(\gfwd_mode.storage_data1_reg[64]_0 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[22] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[64]_1 [22]),
        .Q(\gfwd_mode.storage_data1_reg[64]_0 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[23] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[64]_1 [23]),
        .Q(\gfwd_mode.storage_data1_reg[64]_0 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[24] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[64]_1 [24]),
        .Q(\gfwd_mode.storage_data1_reg[64]_0 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[25] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[64]_1 [25]),
        .Q(\gfwd_mode.storage_data1_reg[64]_0 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[26] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[64]_1 [26]),
        .Q(\gfwd_mode.storage_data1_reg[64]_0 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[27] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[64]_1 [27]),
        .Q(\gfwd_mode.storage_data1_reg[64]_0 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[28] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[64]_1 [28]),
        .Q(\gfwd_mode.storage_data1_reg[64]_0 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[29] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[64]_1 [29]),
        .Q(\gfwd_mode.storage_data1_reg[64]_0 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[2] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[64]_1 [2]),
        .Q(\gfwd_mode.storage_data1_reg[64]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[30] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[64]_1 [30]),
        .Q(\gfwd_mode.storage_data1_reg[64]_0 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[31] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[64]_1 [31]),
        .Q(\gfwd_mode.storage_data1_reg[64]_0 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[32] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[64]_1 [32]),
        .Q(\gfwd_mode.storage_data1_reg[64]_0 [32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[33] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[64]_1 [33]),
        .Q(\gfwd_mode.storage_data1_reg[64]_0 [33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[34] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[64]_1 [34]),
        .Q(\gfwd_mode.storage_data1_reg[64]_0 [34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[35] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[64]_1 [35]),
        .Q(\gfwd_mode.storage_data1_reg[64]_0 [35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[36] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[64]_1 [36]),
        .Q(\gfwd_mode.storage_data1_reg[64]_0 [36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[37] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[64]_1 [37]),
        .Q(\gfwd_mode.storage_data1_reg[64]_0 [37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[38] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[64]_1 [38]),
        .Q(\gfwd_mode.storage_data1_reg[64]_0 [38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[39] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[64]_1 [39]),
        .Q(\gfwd_mode.storage_data1_reg[64]_0 [39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[3] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[64]_1 [3]),
        .Q(\gfwd_mode.storage_data1_reg[64]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[40] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[64]_1 [40]),
        .Q(\gfwd_mode.storage_data1_reg[64]_0 [40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[41] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[64]_1 [41]),
        .Q(\gfwd_mode.storage_data1_reg[64]_0 [41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[42] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[64]_1 [42]),
        .Q(\gfwd_mode.storage_data1_reg[64]_0 [42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[43] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[64]_1 [43]),
        .Q(\gfwd_mode.storage_data1_reg[64]_0 [43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[44] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[64]_1 [44]),
        .Q(\gfwd_mode.storage_data1_reg[64]_0 [44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[45] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[64]_1 [45]),
        .Q(\gfwd_mode.storage_data1_reg[64]_0 [45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[46] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[64]_1 [46]),
        .Q(\gfwd_mode.storage_data1_reg[64]_0 [46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[47] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[64]_1 [47]),
        .Q(\gfwd_mode.storage_data1_reg[64]_0 [47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[48] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[64]_1 [48]),
        .Q(\gfwd_mode.storage_data1_reg[64]_0 [48]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[49] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[64]_1 [49]),
        .Q(\gfwd_mode.storage_data1_reg[64]_0 [49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[4] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[64]_1 [4]),
        .Q(\gfwd_mode.storage_data1_reg[64]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[50] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[64]_1 [50]),
        .Q(\gfwd_mode.storage_data1_reg[64]_0 [50]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[51] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[64]_1 [51]),
        .Q(\gfwd_mode.storage_data1_reg[64]_0 [51]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[52] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[64]_1 [52]),
        .Q(\gfwd_mode.storage_data1_reg[64]_0 [52]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[53] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[64]_1 [53]),
        .Q(\gfwd_mode.storage_data1_reg[64]_0 [53]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[54] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[64]_1 [54]),
        .Q(\gfwd_mode.storage_data1_reg[64]_0 [54]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[55] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[64]_1 [55]),
        .Q(\gfwd_mode.storage_data1_reg[64]_0 [55]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[56] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[64]_1 [56]),
        .Q(\gfwd_mode.storage_data1_reg[64]_0 [56]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[57] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[64]_1 [57]),
        .Q(\gfwd_mode.storage_data1_reg[64]_0 [57]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[58] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[64]_1 [58]),
        .Q(\gfwd_mode.storage_data1_reg[64]_0 [58]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[59] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[64]_1 [59]),
        .Q(\gfwd_mode.storage_data1_reg[64]_0 [59]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[5] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[64]_1 [5]),
        .Q(\gfwd_mode.storage_data1_reg[64]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[60] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[64]_1 [60]),
        .Q(\gfwd_mode.storage_data1_reg[64]_0 [60]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[61] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[64]_1 [61]),
        .Q(\gfwd_mode.storage_data1_reg[64]_0 [61]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[62] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[64]_1 [62]),
        .Q(\gfwd_mode.storage_data1_reg[64]_0 [62]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[63] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[64]_1 [63]),
        .Q(\gfwd_mode.storage_data1_reg[64]_0 [63]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[64] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[64]_1 [64]),
        .Q(\gfwd_mode.storage_data1_reg[64]_0 [64]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[6] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[64]_1 [6]),
        .Q(\gfwd_mode.storage_data1_reg[64]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[7] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[64]_1 [7]),
        .Q(\gfwd_mode.storage_data1_reg[64]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[8] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[64]_1 [8]),
        .Q(\gfwd_mode.storage_data1_reg[64]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[9] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[64]_1 [9]),
        .Q(\gfwd_mode.storage_data1_reg[64]_0 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_1_0_5_i_1__1
       (.I0(\gptr_mcdf.gch_idle.active_ch_valid_dly_reg[0] ),
        .I1(ram_init_done_i_reg),
        .O(we_int));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *) 
module axi_vfifo_ctrl_0axic_register_slice__parameterized4
   (\burst_count_reg[0] ,
    \aw_addr_r_reg[31] ,
    \packet_cnt_reg[5] ,
    \gfwd_mode.storage_data1_reg[1]_0 ,
    \aw_id_r_reg[0] ,
    addr_rollover_r_reg,
    \gfwd_mode.m_valid_i_reg_0 ,
    aclk,
    \gfwd_mode.m_valid_i_reg_1 ,
    addr_ready,
    \gfwd_mode.storage_data1_reg[10]_0 ,
    areset_d1_3,
    \aw_id_r_reg[0]_0 ,
    E,
    CO,
    D);
  output \burst_count_reg[0] ;
  output [0:0]\aw_addr_r_reg[31] ;
  output [0:0]\packet_cnt_reg[5] ;
  output [0:0]\gfwd_mode.storage_data1_reg[1]_0 ;
  output \aw_id_r_reg[0] ;
  output [97:0]addr_rollover_r_reg;
  input \gfwd_mode.m_valid_i_reg_0 ;
  input aclk;
  input \gfwd_mode.m_valid_i_reg_1 ;
  input addr_ready;
  input [0:0]\gfwd_mode.storage_data1_reg[10]_0 ;
  input areset_d1_3;
  input [0:0]\aw_id_r_reg[0]_0 ;
  input [0:0]E;
  input [0:0]CO;
  input [97:0]D;

  wire [0:0]CO;
  wire [97:0]D;
  wire [0:0]E;
  wire aclk;
  wire addr_ready;
  wire [97:0]addr_rollover_r_reg;
  wire areset_d1_3;
  wire [0:0]\aw_addr_r_reg[31] ;
  wire \aw_id_r_reg[0] ;
  wire [0:0]\aw_id_r_reg[0]_0 ;
  wire \burst_count_reg[0] ;
  wire \gfwd_mode.m_valid_i_reg_0 ;
  wire \gfwd_mode.m_valid_i_reg_1 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[10]_0 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[1]_0 ;
  wire [0:0]mcdf_to_awgen_payload;
  wire [0:0]\packet_cnt_reg[5] ;

  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \aw_addr_r[31]_i_1 
       (.I0(\burst_count_reg[0] ),
        .I1(\gfwd_mode.m_valid_i_reg_1 ),
        .I2(addr_ready),
        .O(\aw_addr_r_reg[31] ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT5 #(
    .INIT(32'hFFD52A00)) 
    \aw_id_r[0]_i_1 
       (.I0(\burst_count_reg[0] ),
        .I1(\gfwd_mode.m_valid_i_reg_1 ),
        .I2(addr_ready),
        .I3(mcdf_to_awgen_payload),
        .I4(\aw_id_r_reg[0]_0 ),
        .O(\aw_id_r_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.m_valid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg_0 ),
        .Q(\burst_count_reg[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gfwd_mode.storage_data1[64]_i_1__0 
       (.I0(\burst_count_reg[0] ),
        .I1(areset_d1_3),
        .O(\gfwd_mode.storage_data1_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(D[0]),
        .Q(mcdf_to_awgen_payload),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[10] 
       (.C(aclk),
        .CE(E),
        .D(D[10]),
        .Q(addr_rollover_r_reg[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[11] 
       (.C(aclk),
        .CE(E),
        .D(D[11]),
        .Q(addr_rollover_r_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[12] 
       (.C(aclk),
        .CE(E),
        .D(D[12]),
        .Q(addr_rollover_r_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[13] 
       (.C(aclk),
        .CE(E),
        .D(D[13]),
        .Q(addr_rollover_r_reg[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[14] 
       (.C(aclk),
        .CE(E),
        .D(D[14]),
        .Q(addr_rollover_r_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[15] 
       (.C(aclk),
        .CE(E),
        .D(D[15]),
        .Q(addr_rollover_r_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[16] 
       (.C(aclk),
        .CE(E),
        .D(D[16]),
        .Q(addr_rollover_r_reg[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[17] 
       (.C(aclk),
        .CE(E),
        .D(D[17]),
        .Q(addr_rollover_r_reg[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[18] 
       (.C(aclk),
        .CE(E),
        .D(D[18]),
        .Q(addr_rollover_r_reg[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[19] 
       (.C(aclk),
        .CE(E),
        .D(D[19]),
        .Q(addr_rollover_r_reg[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(D[1]),
        .Q(addr_rollover_r_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[20] 
       (.C(aclk),
        .CE(E),
        .D(D[20]),
        .Q(addr_rollover_r_reg[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[21] 
       (.C(aclk),
        .CE(E),
        .D(D[21]),
        .Q(addr_rollover_r_reg[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[22] 
       (.C(aclk),
        .CE(E),
        .D(D[22]),
        .Q(addr_rollover_r_reg[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[23] 
       (.C(aclk),
        .CE(E),
        .D(D[23]),
        .Q(addr_rollover_r_reg[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[24] 
       (.C(aclk),
        .CE(E),
        .D(D[24]),
        .Q(addr_rollover_r_reg[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[25] 
       (.C(aclk),
        .CE(E),
        .D(D[25]),
        .Q(addr_rollover_r_reg[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[26] 
       (.C(aclk),
        .CE(E),
        .D(D[26]),
        .Q(addr_rollover_r_reg[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[27] 
       (.C(aclk),
        .CE(E),
        .D(D[27]),
        .Q(addr_rollover_r_reg[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[28] 
       (.C(aclk),
        .CE(E),
        .D(D[28]),
        .Q(addr_rollover_r_reg[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[29] 
       (.C(aclk),
        .CE(E),
        .D(D[29]),
        .Q(addr_rollover_r_reg[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(D[2]),
        .Q(addr_rollover_r_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[30] 
       (.C(aclk),
        .CE(E),
        .D(D[30]),
        .Q(addr_rollover_r_reg[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[31] 
       (.C(aclk),
        .CE(E),
        .D(D[31]),
        .Q(addr_rollover_r_reg[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[32] 
       (.C(aclk),
        .CE(E),
        .D(D[32]),
        .Q(addr_rollover_r_reg[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[33] 
       (.C(aclk),
        .CE(E),
        .D(D[33]),
        .Q(addr_rollover_r_reg[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[34] 
       (.C(aclk),
        .CE(E),
        .D(D[34]),
        .Q(addr_rollover_r_reg[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[35] 
       (.C(aclk),
        .CE(E),
        .D(D[35]),
        .Q(addr_rollover_r_reg[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[36] 
       (.C(aclk),
        .CE(E),
        .D(D[36]),
        .Q(addr_rollover_r_reg[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[37] 
       (.C(aclk),
        .CE(E),
        .D(D[37]),
        .Q(addr_rollover_r_reg[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[38] 
       (.C(aclk),
        .CE(E),
        .D(D[38]),
        .Q(addr_rollover_r_reg[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[39] 
       (.C(aclk),
        .CE(E),
        .D(D[39]),
        .Q(addr_rollover_r_reg[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(D[3]),
        .Q(addr_rollover_r_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[40] 
       (.C(aclk),
        .CE(E),
        .D(D[40]),
        .Q(addr_rollover_r_reg[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[41] 
       (.C(aclk),
        .CE(E),
        .D(D[41]),
        .Q(addr_rollover_r_reg[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[42] 
       (.C(aclk),
        .CE(E),
        .D(D[42]),
        .Q(addr_rollover_r_reg[41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[43] 
       (.C(aclk),
        .CE(E),
        .D(D[43]),
        .Q(addr_rollover_r_reg[42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[44] 
       (.C(aclk),
        .CE(E),
        .D(D[44]),
        .Q(addr_rollover_r_reg[43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[45] 
       (.C(aclk),
        .CE(E),
        .D(D[45]),
        .Q(addr_rollover_r_reg[44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[46] 
       (.C(aclk),
        .CE(E),
        .D(D[46]),
        .Q(addr_rollover_r_reg[45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[47] 
       (.C(aclk),
        .CE(E),
        .D(D[47]),
        .Q(addr_rollover_r_reg[46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[48] 
       (.C(aclk),
        .CE(E),
        .D(D[48]),
        .Q(addr_rollover_r_reg[47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[49] 
       (.C(aclk),
        .CE(E),
        .D(D[49]),
        .Q(addr_rollover_r_reg[48]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(D[4]),
        .Q(addr_rollover_r_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[50] 
       (.C(aclk),
        .CE(E),
        .D(D[50]),
        .Q(addr_rollover_r_reg[49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[51] 
       (.C(aclk),
        .CE(E),
        .D(D[51]),
        .Q(addr_rollover_r_reg[50]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[52] 
       (.C(aclk),
        .CE(E),
        .D(D[52]),
        .Q(addr_rollover_r_reg[51]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[53] 
       (.C(aclk),
        .CE(E),
        .D(D[53]),
        .Q(addr_rollover_r_reg[52]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[54] 
       (.C(aclk),
        .CE(E),
        .D(D[54]),
        .Q(addr_rollover_r_reg[53]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[55] 
       (.C(aclk),
        .CE(E),
        .D(D[55]),
        .Q(addr_rollover_r_reg[54]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[56] 
       (.C(aclk),
        .CE(E),
        .D(D[56]),
        .Q(addr_rollover_r_reg[55]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[57] 
       (.C(aclk),
        .CE(E),
        .D(D[57]),
        .Q(addr_rollover_r_reg[56]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[58] 
       (.C(aclk),
        .CE(E),
        .D(D[58]),
        .Q(addr_rollover_r_reg[57]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[59] 
       (.C(aclk),
        .CE(E),
        .D(D[59]),
        .Q(addr_rollover_r_reg[58]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(D[5]),
        .Q(addr_rollover_r_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[60] 
       (.C(aclk),
        .CE(E),
        .D(D[60]),
        .Q(addr_rollover_r_reg[59]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[61] 
       (.C(aclk),
        .CE(E),
        .D(D[61]),
        .Q(addr_rollover_r_reg[60]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[62] 
       (.C(aclk),
        .CE(E),
        .D(D[62]),
        .Q(addr_rollover_r_reg[61]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[63] 
       (.C(aclk),
        .CE(E),
        .D(D[63]),
        .Q(addr_rollover_r_reg[62]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[64] 
       (.C(aclk),
        .CE(E),
        .D(D[64]),
        .Q(addr_rollover_r_reg[63]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[65] 
       (.C(aclk),
        .CE(E),
        .D(D[65]),
        .Q(addr_rollover_r_reg[64]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[66] 
       (.C(aclk),
        .CE(E),
        .D(D[66]),
        .Q(addr_rollover_r_reg[65]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[67] 
       (.C(aclk),
        .CE(E),
        .D(D[67]),
        .Q(addr_rollover_r_reg[66]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[68] 
       (.C(aclk),
        .CE(E),
        .D(D[68]),
        .Q(addr_rollover_r_reg[67]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[69] 
       (.C(aclk),
        .CE(E),
        .D(D[69]),
        .Q(addr_rollover_r_reg[68]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(D[6]),
        .Q(addr_rollover_r_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[70] 
       (.C(aclk),
        .CE(E),
        .D(D[70]),
        .Q(addr_rollover_r_reg[69]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[71] 
       (.C(aclk),
        .CE(E),
        .D(D[71]),
        .Q(addr_rollover_r_reg[70]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[72] 
       (.C(aclk),
        .CE(E),
        .D(D[72]),
        .Q(addr_rollover_r_reg[71]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[73] 
       (.C(aclk),
        .CE(E),
        .D(D[73]),
        .Q(addr_rollover_r_reg[72]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[74] 
       (.C(aclk),
        .CE(E),
        .D(D[74]),
        .Q(addr_rollover_r_reg[73]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[75] 
       (.C(aclk),
        .CE(E),
        .D(D[75]),
        .Q(addr_rollover_r_reg[74]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[76] 
       (.C(aclk),
        .CE(E),
        .D(D[76]),
        .Q(addr_rollover_r_reg[75]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[77] 
       (.C(aclk),
        .CE(E),
        .D(D[77]),
        .Q(addr_rollover_r_reg[76]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[78] 
       (.C(aclk),
        .CE(E),
        .D(D[78]),
        .Q(addr_rollover_r_reg[77]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[79] 
       (.C(aclk),
        .CE(E),
        .D(D[79]),
        .Q(addr_rollover_r_reg[78]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(D[7]),
        .Q(addr_rollover_r_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[80] 
       (.C(aclk),
        .CE(E),
        .D(D[80]),
        .Q(addr_rollover_r_reg[79]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[81] 
       (.C(aclk),
        .CE(E),
        .D(D[81]),
        .Q(addr_rollover_r_reg[80]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[82] 
       (.C(aclk),
        .CE(E),
        .D(D[82]),
        .Q(addr_rollover_r_reg[81]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[83] 
       (.C(aclk),
        .CE(E),
        .D(D[83]),
        .Q(addr_rollover_r_reg[82]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[84] 
       (.C(aclk),
        .CE(E),
        .D(D[84]),
        .Q(addr_rollover_r_reg[83]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[85] 
       (.C(aclk),
        .CE(E),
        .D(D[85]),
        .Q(addr_rollover_r_reg[84]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[86] 
       (.C(aclk),
        .CE(E),
        .D(D[86]),
        .Q(addr_rollover_r_reg[85]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[87] 
       (.C(aclk),
        .CE(E),
        .D(D[87]),
        .Q(addr_rollover_r_reg[86]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[88] 
       (.C(aclk),
        .CE(E),
        .D(D[88]),
        .Q(addr_rollover_r_reg[87]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[89] 
       (.C(aclk),
        .CE(E),
        .D(D[89]),
        .Q(addr_rollover_r_reg[88]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[8] 
       (.C(aclk),
        .CE(E),
        .D(D[8]),
        .Q(addr_rollover_r_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[90] 
       (.C(aclk),
        .CE(E),
        .D(D[90]),
        .Q(addr_rollover_r_reg[89]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[91] 
       (.C(aclk),
        .CE(E),
        .D(D[91]),
        .Q(addr_rollover_r_reg[90]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[92] 
       (.C(aclk),
        .CE(E),
        .D(D[92]),
        .Q(addr_rollover_r_reg[91]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[93] 
       (.C(aclk),
        .CE(E),
        .D(D[93]),
        .Q(addr_rollover_r_reg[92]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[94] 
       (.C(aclk),
        .CE(E),
        .D(D[94]),
        .Q(addr_rollover_r_reg[93]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[95] 
       (.C(aclk),
        .CE(E),
        .D(D[95]),
        .Q(addr_rollover_r_reg[94]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[96] 
       (.C(aclk),
        .CE(E),
        .D(D[96]),
        .Q(addr_rollover_r_reg[95]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[97] 
       (.C(aclk),
        .CE(E),
        .D(D[97]),
        .Q(addr_rollover_r_reg[96]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[98] 
       (.C(aclk),
        .CE(E),
        .D(CO),
        .Q(addr_rollover_r_reg[97]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[9] 
       (.C(aclk),
        .CE(E),
        .D(D[9]),
        .Q(addr_rollover_r_reg[8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \packet_cnt[5]_i_2 
       (.I0(\burst_count_reg[0] ),
        .I1(\gfwd_mode.storage_data1_reg[10]_0 ),
        .O(\packet_cnt_reg[5] ));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *) 
module axi_vfifo_ctrl_0axic_register_slice__parameterized5
   (\active_ch_dly_reg[0][0] ,
    \gin_reg.rd_pntr_pf_dly_reg[9] ,
    we_int_8,
    \gfwd_mode.storage_data1_reg[72] ,
    aclk,
    \gfwd_mode.m_valid_i_reg_0 ,
    ram_init_done_i_reg);
  output \active_ch_dly_reg[0][0] ;
  output \gin_reg.rd_pntr_pf_dly_reg[9] ;
  output we_int_8;
  input \gfwd_mode.storage_data1_reg[72] ;
  input aclk;
  input \gfwd_mode.m_valid_i_reg_0 ;
  input ram_init_done_i_reg;

  wire aclk;
  wire \active_ch_dly_reg[0][0] ;
  wire \gfwd_mode.m_valid_i_reg_0 ;
  wire \gfwd_mode.storage_data1_reg[72] ;
  wire \gin_reg.rd_pntr_pf_dly_reg[9] ;
  wire ram_init_done_i_reg;
  wire we_int_8;

  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.m_valid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg_0 ),
        .Q(\gin_reg.rd_pntr_pf_dly_reg[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[72] ),
        .Q(\active_ch_dly_reg[0][0] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_1_0_0_i_2
       (.I0(\gin_reg.rd_pntr_pf_dly_reg[9] ),
        .I1(ram_init_done_i_reg),
        .O(we_int_8));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *) 
module axi_vfifo_ctrl_0axic_register_slice__parameterized7
   (\gfwd_mode.m_valid_i_reg_0 ,
    s_axis_tvalid_wr_in_i,
    E,
    we_int_9,
    \gfwd_mode.storage_data1_reg[14]_0 ,
    Q,
    aclk,
    addr_ready_reg,
    ram_init_done_i_reg,
    \gfwd_mode.areset_d1_reg_0 ,
    addr_rollover_r_reg);
  output \gfwd_mode.m_valid_i_reg_0 ;
  output s_axis_tvalid_wr_in_i;
  output [0:0]E;
  output we_int_9;
  output [15:0]\gfwd_mode.storage_data1_reg[14]_0 ;
  input [0:0]Q;
  input aclk;
  input [0:0]addr_ready_reg;
  input ram_init_done_i_reg;
  input [0:0]\gfwd_mode.areset_d1_reg_0 ;
  input [15:0]addr_rollover_r_reg;

  wire [0:0]E;
  wire [0:0]Q;
  wire aclk;
  wire [0:0]addr_ready_reg;
  wire [15:0]addr_rollover_r_reg;
  wire [0:0]\gfwd_mode.areset_d1_reg_0 ;
  wire \gfwd_mode.m_valid_i_reg_0 ;
  wire [15:0]\gfwd_mode.storage_data1_reg[14]_0 ;
  wire ram_init_done_i_reg;
  wire s_axis_tvalid_wr_in_i;
  wire we_int_9;

  FDRE #(
    .INIT(1'b1)) 
    \gfwd_mode.areset_d1_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(Q),
        .Q(\gfwd_mode.m_valid_i_reg_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.m_valid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(addr_ready_reg),
        .Q(s_axis_tvalid_wr_in_i),
        .R(\gfwd_mode.m_valid_i_reg_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gfwd_mode.storage_data1[30]_i_1 
       (.I0(s_axis_tvalid_wr_in_i),
        .I1(\gfwd_mode.m_valid_i_reg_0 ),
        .O(E));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[0] 
       (.C(aclk),
        .CE(\gfwd_mode.areset_d1_reg_0 ),
        .D(addr_rollover_r_reg[0]),
        .Q(\gfwd_mode.storage_data1_reg[14]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[10] 
       (.C(aclk),
        .CE(\gfwd_mode.areset_d1_reg_0 ),
        .D(addr_rollover_r_reg[10]),
        .Q(\gfwd_mode.storage_data1_reg[14]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[11] 
       (.C(aclk),
        .CE(\gfwd_mode.areset_d1_reg_0 ),
        .D(addr_rollover_r_reg[11]),
        .Q(\gfwd_mode.storage_data1_reg[14]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[12] 
       (.C(aclk),
        .CE(\gfwd_mode.areset_d1_reg_0 ),
        .D(addr_rollover_r_reg[12]),
        .Q(\gfwd_mode.storage_data1_reg[14]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[13] 
       (.C(aclk),
        .CE(\gfwd_mode.areset_d1_reg_0 ),
        .D(addr_rollover_r_reg[13]),
        .Q(\gfwd_mode.storage_data1_reg[14]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[14] 
       (.C(aclk),
        .CE(\gfwd_mode.areset_d1_reg_0 ),
        .D(addr_rollover_r_reg[14]),
        .Q(\gfwd_mode.storage_data1_reg[14]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[15] 
       (.C(aclk),
        .CE(\gfwd_mode.areset_d1_reg_0 ),
        .D(addr_rollover_r_reg[15]),
        .Q(\gfwd_mode.storage_data1_reg[14]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[1] 
       (.C(aclk),
        .CE(\gfwd_mode.areset_d1_reg_0 ),
        .D(addr_rollover_r_reg[1]),
        .Q(\gfwd_mode.storage_data1_reg[14]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[2] 
       (.C(aclk),
        .CE(\gfwd_mode.areset_d1_reg_0 ),
        .D(addr_rollover_r_reg[2]),
        .Q(\gfwd_mode.storage_data1_reg[14]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[3] 
       (.C(aclk),
        .CE(\gfwd_mode.areset_d1_reg_0 ),
        .D(addr_rollover_r_reg[3]),
        .Q(\gfwd_mode.storage_data1_reg[14]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[4] 
       (.C(aclk),
        .CE(\gfwd_mode.areset_d1_reg_0 ),
        .D(addr_rollover_r_reg[4]),
        .Q(\gfwd_mode.storage_data1_reg[14]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[5] 
       (.C(aclk),
        .CE(\gfwd_mode.areset_d1_reg_0 ),
        .D(addr_rollover_r_reg[5]),
        .Q(\gfwd_mode.storage_data1_reg[14]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[6] 
       (.C(aclk),
        .CE(\gfwd_mode.areset_d1_reg_0 ),
        .D(addr_rollover_r_reg[6]),
        .Q(\gfwd_mode.storage_data1_reg[14]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[7] 
       (.C(aclk),
        .CE(\gfwd_mode.areset_d1_reg_0 ),
        .D(addr_rollover_r_reg[7]),
        .Q(\gfwd_mode.storage_data1_reg[14]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[8] 
       (.C(aclk),
        .CE(\gfwd_mode.areset_d1_reg_0 ),
        .D(addr_rollover_r_reg[8]),
        .Q(\gfwd_mode.storage_data1_reg[14]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[9] 
       (.C(aclk),
        .CE(\gfwd_mode.areset_d1_reg_0 ),
        .D(addr_rollover_r_reg[9]),
        .Q(\gfwd_mode.storage_data1_reg[14]_0 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_1_0_0_i_2__0
       (.I0(s_axis_tvalid_wr_in_i),
        .I1(ram_init_done_i_reg),
        .O(we_int_9));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *) 
module axi_vfifo_ctrl_0axic_register_slice__parameterized8
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T ,
    ena_array,
    Q,
    \gfwd_mode.areset_d1_reg ,
    s_axis_tvalid_wr_in_i,
    aclk,
    E,
    D);
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T ;
  output [15:0]ena_array;
  output [30:0]Q;
  input \gfwd_mode.areset_d1_reg ;
  input s_axis_tvalid_wr_in_i;
  input aclk;
  input [0:0]E;
  input [30:0]D;

  wire [30:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T ;
  wire [0:0]E;
  wire [30:0]Q;
  wire aclk;
  wire [15:0]ena_array;
  wire \gfwd_mode.areset_d1_reg ;
  wire s_axis_tvalid_wr_in_i;

  LUT5 #(
    .INIT(32'h00000800)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1 
       (.I0(Q[30]),
        .I1(Q[29]),
        .I2(Q[27]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T ),
        .I4(Q[28]),
        .O(ena_array[12]));
  LUT5 #(
    .INIT(32'h00008000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__0 
       (.I0(Q[30]),
        .I1(Q[29]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T ),
        .I3(Q[27]),
        .I4(Q[28]),
        .O(ena_array[13]));
  LUT5 #(
    .INIT(32'h08000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__1 
       (.I0(Q[30]),
        .I1(Q[29]),
        .I2(Q[27]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T ),
        .I4(Q[28]),
        .O(ena_array[14]));
  LUT5 #(
    .INIT(32'h00000400)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__10 
       (.I0(Q[27]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T ),
        .I2(Q[28]),
        .I3(Q[29]),
        .I4(Q[30]),
        .O(ena_array[4]));
  LUT5 #(
    .INIT(32'h00000004)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__11 
       (.I0(Q[27]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T ),
        .I2(Q[28]),
        .I3(Q[30]),
        .I4(Q[29]),
        .O(ena_array[0]));
  LUT5 #(
    .INIT(32'h00000040)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__12 
       (.I0(Q[27]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T ),
        .I2(Q[28]),
        .I3(Q[30]),
        .I4(Q[29]),
        .O(ena_array[2]));
  LUT5 #(
    .INIT(32'h00004000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__13 
       (.I0(Q[27]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T ),
        .I2(Q[28]),
        .I3(Q[29]),
        .I4(Q[30]),
        .O(ena_array[6]));
  LUT5 #(
    .INIT(32'h00004000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__14 
       (.I0(Q[27]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T ),
        .I2(Q[28]),
        .I3(Q[30]),
        .I4(Q[29]),
        .O(ena_array[10]));
  LUT5 #(
    .INIT(32'h80000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__2 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T ),
        .I1(Q[27]),
        .I2(Q[28]),
        .I3(Q[30]),
        .I4(Q[29]),
        .O(ena_array[15]));
  LUT5 #(
    .INIT(32'h00000800)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__3 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T ),
        .I1(Q[27]),
        .I2(Q[28]),
        .I3(Q[30]),
        .I4(Q[29]),
        .O(ena_array[9]));
  LUT5 #(
    .INIT(32'h00000800)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__4 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T ),
        .I1(Q[27]),
        .I2(Q[28]),
        .I3(Q[29]),
        .I4(Q[30]),
        .O(ena_array[5]));
  LUT5 #(
    .INIT(32'h00000008)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__5 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T ),
        .I1(Q[27]),
        .I2(Q[28]),
        .I3(Q[30]),
        .I4(Q[29]),
        .O(ena_array[1]));
  LUT5 #(
    .INIT(32'h00000080)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__6 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T ),
        .I1(Q[27]),
        .I2(Q[28]),
        .I3(Q[30]),
        .I4(Q[29]),
        .O(ena_array[3]));
  LUT5 #(
    .INIT(32'h00008000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__7 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T ),
        .I1(Q[27]),
        .I2(Q[28]),
        .I3(Q[29]),
        .I4(Q[30]),
        .O(ena_array[7]));
  LUT5 #(
    .INIT(32'h00008000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__8 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T ),
        .I1(Q[27]),
        .I2(Q[28]),
        .I3(Q[30]),
        .I4(Q[29]),
        .O(ena_array[11]));
  LUT5 #(
    .INIT(32'h00000400)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__9 
       (.I0(Q[27]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T ),
        .I2(Q[28]),
        .I3(Q[30]),
        .I4(Q[29]),
        .O(ena_array[8]));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.m_valid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(s_axis_tvalid_wr_in_i),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T ),
        .R(\gfwd_mode.areset_d1_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[10] 
       (.C(aclk),
        .CE(E),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[11] 
       (.C(aclk),
        .CE(E),
        .D(D[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[12] 
       (.C(aclk),
        .CE(E),
        .D(D[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[13] 
       (.C(aclk),
        .CE(E),
        .D(D[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[14] 
       (.C(aclk),
        .CE(E),
        .D(D[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[15] 
       (.C(aclk),
        .CE(E),
        .D(D[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[16] 
       (.C(aclk),
        .CE(E),
        .D(D[16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[17] 
       (.C(aclk),
        .CE(E),
        .D(D[17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[18] 
       (.C(aclk),
        .CE(E),
        .D(D[18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[19] 
       (.C(aclk),
        .CE(E),
        .D(D[19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[20] 
       (.C(aclk),
        .CE(E),
        .D(D[20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[21] 
       (.C(aclk),
        .CE(E),
        .D(D[21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[22] 
       (.C(aclk),
        .CE(E),
        .D(D[22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[23] 
       (.C(aclk),
        .CE(E),
        .D(D[23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[24] 
       (.C(aclk),
        .CE(E),
        .D(D[24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[25] 
       (.C(aclk),
        .CE(E),
        .D(D[25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[26] 
       (.C(aclk),
        .CE(E),
        .D(D[26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[27] 
       (.C(aclk),
        .CE(E),
        .D(D[27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[28] 
       (.C(aclk),
        .CE(E),
        .D(D[28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[29] 
       (.C(aclk),
        .CE(E),
        .D(D[29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[30] 
       (.C(aclk),
        .CE(E),
        .D(D[30]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[8] 
       (.C(aclk),
        .CE(E),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[9] 
       (.C(aclk),
        .CE(E),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *) 
module axi_vfifo_ctrl_0axic_register_slice__parameterized9
   (D,
    s_axis_tvalid_wr_in_i,
    E,
    we_int_10,
    \gfwd_rev.storage_data1_reg[0] ,
    aclk,
    \gfwd_mode.areset_d1_reg ,
    Q_reg,
    ram_init_done_i_reg);
  output [0:0]D;
  output s_axis_tvalid_wr_in_i;
  output [0:0]E;
  output we_int_10;
  input \gfwd_rev.storage_data1_reg[0] ;
  input aclk;
  input \gfwd_mode.areset_d1_reg ;
  input Q_reg;
  input ram_init_done_i_reg;

  wire [0:0]D;
  wire [0:0]E;
  wire Q_reg;
  wire aclk;
  wire \gfwd_mode.areset_d1_reg ;
  wire \gfwd_rev.storage_data1_reg[0] ;
  wire ram_init_done_i_reg;
  wire s_axis_tvalid_wr_in_i;
  wire we_int_10;

  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.m_valid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(Q_reg),
        .Q(s_axis_tvalid_wr_in_i),
        .R(\gfwd_mode.areset_d1_reg ));
  LUT2 #(
    .INIT(4'h2)) 
    \gfwd_mode.storage_data1[16]_i_1 
       (.I0(s_axis_tvalid_wr_in_i),
        .I1(\gfwd_mode.areset_d1_reg ),
        .O(E));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_rev.storage_data1_reg[0] ),
        .Q(D),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_1_0_0_i_2__1
       (.I0(s_axis_tvalid_wr_in_i),
        .I1(ram_init_done_i_reg),
        .O(we_int_10));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module axi_vfifo_ctrl_0blk_mem_gen_generic_cstr
   (D,
    aclk,
    ram_rd_en_i,
    E,
    \gc0.count_d1_reg[8] ,
    \gcc0.gc0.count_d1_reg[8] ,
    \gfwd_mode.storage_data1_reg[65] );
  output [64:0]D;
  input aclk;
  input ram_rd_en_i;
  input [0:0]E;
  input [8:0]\gc0.count_d1_reg[8] ;
  input [8:0]\gcc0.gc0.count_d1_reg[8] ;
  input [64:0]\gfwd_mode.storage_data1_reg[65] ;

  wire [64:0]D;
  wire [0:0]E;
  wire aclk;
  wire [8:0]\gc0.count_d1_reg[8] ;
  wire [8:0]\gcc0.gc0.count_d1_reg[8] ;
  wire [64:0]\gfwd_mode.storage_data1_reg[65] ;
  wire ram_rd_en_i;

  axi_vfifo_ctrl_0blk_mem_gen_prim_width \ramloop[0].ram.r 
       (.D(D),
        .E(E),
        .aclk(aclk),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8] ),
        .\gcc0.gc0.count_d1_reg[8] (\gcc0.gc0.count_d1_reg[8] ),
        .\gfwd_mode.storage_data1_reg[65] (\gfwd_mode.storage_data1_reg[65] ),
        .ram_rd_en_i(ram_rd_en_i));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module axi_vfifo_ctrl_0blk_mem_gen_generic_cstr__parameterized0
   (D,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[30] ,
    \gfwd_mode.storage_data1_reg[16] ,
    bram_wr_en,
    bram_rd_en);
  output [14:0]D;
  input aclk;
  input [15:0]ena_array;
  input [15:0]enb_array;
  input [0:0]Q;
  input [30:0]\gfwd_mode.storage_data1_reg[30] ;
  input [15:0]\gfwd_mode.storage_data1_reg[16] ;
  input bram_wr_en;
  input bram_rd_en;

  wire [14:0]D;
  wire [0:0]Q;
  wire aclk;
  wire bram_rd_en;
  wire bram_wr_en;
  wire [15:0]ena_array;
  wire [15:0]enb_array;
  wire [15:0]\gfwd_mode.storage_data1_reg[16] ;
  wire [30:0]\gfwd_mode.storage_data1_reg[30] ;
  wire [8:0]ram_doutb;
  wire \ramloop[10].ram.r_n_0 ;
  wire \ramloop[10].ram.r_n_1 ;
  wire \ramloop[10].ram.r_n_2 ;
  wire \ramloop[10].ram.r_n_3 ;
  wire \ramloop[10].ram.r_n_4 ;
  wire \ramloop[10].ram.r_n_5 ;
  wire \ramloop[10].ram.r_n_6 ;
  wire \ramloop[10].ram.r_n_7 ;
  wire \ramloop[10].ram.r_n_8 ;
  wire \ramloop[11].ram.r_n_0 ;
  wire \ramloop[11].ram.r_n_1 ;
  wire \ramloop[11].ram.r_n_2 ;
  wire \ramloop[11].ram.r_n_3 ;
  wire \ramloop[11].ram.r_n_4 ;
  wire \ramloop[11].ram.r_n_5 ;
  wire \ramloop[11].ram.r_n_6 ;
  wire \ramloop[11].ram.r_n_7 ;
  wire \ramloop[11].ram.r_n_8 ;
  wire \ramloop[12].ram.r_n_0 ;
  wire \ramloop[12].ram.r_n_1 ;
  wire \ramloop[12].ram.r_n_2 ;
  wire \ramloop[12].ram.r_n_3 ;
  wire \ramloop[12].ram.r_n_4 ;
  wire \ramloop[12].ram.r_n_5 ;
  wire \ramloop[12].ram.r_n_6 ;
  wire \ramloop[12].ram.r_n_7 ;
  wire \ramloop[12].ram.r_n_8 ;
  wire \ramloop[13].ram.r_n_0 ;
  wire \ramloop[13].ram.r_n_1 ;
  wire \ramloop[13].ram.r_n_2 ;
  wire \ramloop[13].ram.r_n_3 ;
  wire \ramloop[13].ram.r_n_4 ;
  wire \ramloop[13].ram.r_n_5 ;
  wire \ramloop[13].ram.r_n_6 ;
  wire \ramloop[13].ram.r_n_7 ;
  wire \ramloop[13].ram.r_n_8 ;
  wire \ramloop[14].ram.r_n_0 ;
  wire \ramloop[14].ram.r_n_1 ;
  wire \ramloop[14].ram.r_n_2 ;
  wire \ramloop[14].ram.r_n_3 ;
  wire \ramloop[14].ram.r_n_4 ;
  wire \ramloop[14].ram.r_n_5 ;
  wire \ramloop[14].ram.r_n_6 ;
  wire \ramloop[14].ram.r_n_7 ;
  wire \ramloop[14].ram.r_n_8 ;
  wire \ramloop[15].ram.r_n_0 ;
  wire \ramloop[15].ram.r_n_1 ;
  wire \ramloop[15].ram.r_n_2 ;
  wire \ramloop[15].ram.r_n_3 ;
  wire \ramloop[15].ram.r_n_4 ;
  wire \ramloop[15].ram.r_n_5 ;
  wire \ramloop[15].ram.r_n_6 ;
  wire \ramloop[15].ram.r_n_7 ;
  wire \ramloop[15].ram.r_n_8 ;
  wire \ramloop[1].ram.r_n_0 ;
  wire \ramloop[1].ram.r_n_1 ;
  wire \ramloop[1].ram.r_n_2 ;
  wire \ramloop[1].ram.r_n_3 ;
  wire \ramloop[1].ram.r_n_4 ;
  wire \ramloop[1].ram.r_n_5 ;
  wire \ramloop[1].ram.r_n_6 ;
  wire \ramloop[1].ram.r_n_7 ;
  wire \ramloop[1].ram.r_n_8 ;
  wire \ramloop[2].ram.r_n_0 ;
  wire \ramloop[2].ram.r_n_1 ;
  wire \ramloop[2].ram.r_n_2 ;
  wire \ramloop[2].ram.r_n_3 ;
  wire \ramloop[2].ram.r_n_4 ;
  wire \ramloop[2].ram.r_n_5 ;
  wire \ramloop[2].ram.r_n_6 ;
  wire \ramloop[2].ram.r_n_7 ;
  wire \ramloop[2].ram.r_n_8 ;
  wire \ramloop[3].ram.r_n_0 ;
  wire \ramloop[3].ram.r_n_1 ;
  wire \ramloop[3].ram.r_n_2 ;
  wire \ramloop[3].ram.r_n_3 ;
  wire \ramloop[3].ram.r_n_4 ;
  wire \ramloop[3].ram.r_n_5 ;
  wire \ramloop[3].ram.r_n_6 ;
  wire \ramloop[3].ram.r_n_7 ;
  wire \ramloop[3].ram.r_n_8 ;
  wire \ramloop[4].ram.r_n_0 ;
  wire \ramloop[4].ram.r_n_1 ;
  wire \ramloop[4].ram.r_n_2 ;
  wire \ramloop[4].ram.r_n_3 ;
  wire \ramloop[4].ram.r_n_4 ;
  wire \ramloop[4].ram.r_n_5 ;
  wire \ramloop[4].ram.r_n_6 ;
  wire \ramloop[4].ram.r_n_7 ;
  wire \ramloop[4].ram.r_n_8 ;
  wire \ramloop[5].ram.r_n_0 ;
  wire \ramloop[5].ram.r_n_1 ;
  wire \ramloop[5].ram.r_n_2 ;
  wire \ramloop[5].ram.r_n_3 ;
  wire \ramloop[5].ram.r_n_4 ;
  wire \ramloop[5].ram.r_n_5 ;
  wire \ramloop[5].ram.r_n_6 ;
  wire \ramloop[5].ram.r_n_7 ;
  wire \ramloop[5].ram.r_n_8 ;
  wire \ramloop[6].ram.r_n_0 ;
  wire \ramloop[6].ram.r_n_1 ;
  wire \ramloop[6].ram.r_n_2 ;
  wire \ramloop[6].ram.r_n_3 ;
  wire \ramloop[6].ram.r_n_4 ;
  wire \ramloop[6].ram.r_n_5 ;
  wire \ramloop[6].ram.r_n_6 ;
  wire \ramloop[6].ram.r_n_7 ;
  wire \ramloop[6].ram.r_n_8 ;
  wire \ramloop[7].ram.r_n_0 ;
  wire \ramloop[7].ram.r_n_1 ;
  wire \ramloop[7].ram.r_n_2 ;
  wire \ramloop[7].ram.r_n_3 ;
  wire \ramloop[7].ram.r_n_4 ;
  wire \ramloop[7].ram.r_n_5 ;
  wire \ramloop[7].ram.r_n_6 ;
  wire \ramloop[7].ram.r_n_7 ;
  wire \ramloop[7].ram.r_n_8 ;
  wire \ramloop[8].ram.r_n_0 ;
  wire \ramloop[8].ram.r_n_1 ;
  wire \ramloop[8].ram.r_n_2 ;
  wire \ramloop[8].ram.r_n_3 ;
  wire \ramloop[8].ram.r_n_4 ;
  wire \ramloop[8].ram.r_n_5 ;
  wire \ramloop[8].ram.r_n_6 ;
  wire \ramloop[8].ram.r_n_7 ;
  wire \ramloop[8].ram.r_n_8 ;
  wire \ramloop[9].ram.r_n_0 ;
  wire \ramloop[9].ram.r_n_1 ;
  wire \ramloop[9].ram.r_n_2 ;
  wire \ramloop[9].ram.r_n_3 ;
  wire \ramloop[9].ram.r_n_4 ;
  wire \ramloop[9].ram.r_n_5 ;
  wire \ramloop[9].ram.r_n_6 ;
  wire \ramloop[9].ram.r_n_7 ;
  wire \ramloop[9].ram.r_n_8 ;

  axi_vfifo_ctrl_0blk_mem_gen_mux__parameterized0 \has_mux_b.B 
       (.D(D[8:0]),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ({\ramloop[2].ram.r_n_0 ,\ramloop[2].ram.r_n_1 ,\ramloop[2].ram.r_n_2 ,\ramloop[2].ram.r_n_3 ,\ramloop[2].ram.r_n_4 ,\ramloop[2].ram.r_n_5 ,\ramloop[2].ram.r_n_6 ,\ramloop[2].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ({\ramloop[1].ram.r_n_0 ,\ramloop[1].ram.r_n_1 ,\ramloop[1].ram.r_n_2 ,\ramloop[1].ram.r_n_3 ,\ramloop[1].ram.r_n_4 ,\ramloop[1].ram.r_n_5 ,\ramloop[1].ram.r_n_6 ,\ramloop[1].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ({\ramloop[7].ram.r_n_0 ,\ramloop[7].ram.r_n_1 ,\ramloop[7].ram.r_n_2 ,\ramloop[7].ram.r_n_3 ,\ramloop[7].ram.r_n_4 ,\ramloop[7].ram.r_n_5 ,\ramloop[7].ram.r_n_6 ,\ramloop[7].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10 ({\ramloop[14].ram.r_n_0 ,\ramloop[14].ram.r_n_1 ,\ramloop[14].ram.r_n_2 ,\ramloop[14].ram.r_n_3 ,\ramloop[14].ram.r_n_4 ,\ramloop[14].ram.r_n_5 ,\ramloop[14].ram.r_n_6 ,\ramloop[14].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11 ({\ramloop[13].ram.r_n_0 ,\ramloop[13].ram.r_n_1 ,\ramloop[13].ram.r_n_2 ,\ramloop[13].ram.r_n_3 ,\ramloop[13].ram.r_n_4 ,\ramloop[13].ram.r_n_5 ,\ramloop[13].ram.r_n_6 ,\ramloop[13].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12 ({\ramloop[12].ram.r_n_0 ,\ramloop[12].ram.r_n_1 ,\ramloop[12].ram.r_n_2 ,\ramloop[12].ram.r_n_3 ,\ramloop[12].ram.r_n_4 ,\ramloop[12].ram.r_n_5 ,\ramloop[12].ram.r_n_6 ,\ramloop[12].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_13 (\ramloop[2].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_14 (\ramloop[1].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_15 (\ramloop[7].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_16 (\ramloop[6].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_17 (\ramloop[5].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18 (\ramloop[4].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_19 (\ramloop[11].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ({\ramloop[6].ram.r_n_0 ,\ramloop[6].ram.r_n_1 ,\ramloop[6].ram.r_n_2 ,\ramloop[6].ram.r_n_3 ,\ramloop[6].ram.r_n_4 ,\ramloop[6].ram.r_n_5 ,\ramloop[6].ram.r_n_6 ,\ramloop[6].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_20 (\ramloop[10].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_21 (\ramloop[9].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_22 (\ramloop[8].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_23 (\ramloop[15].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_24 (\ramloop[14].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_25 (\ramloop[13].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_26 (\ramloop[12].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ({\ramloop[5].ram.r_n_0 ,\ramloop[5].ram.r_n_1 ,\ramloop[5].ram.r_n_2 ,\ramloop[5].ram.r_n_3 ,\ramloop[5].ram.r_n_4 ,\ramloop[5].ram.r_n_5 ,\ramloop[5].ram.r_n_6 ,\ramloop[5].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4 ({\ramloop[4].ram.r_n_0 ,\ramloop[4].ram.r_n_1 ,\ramloop[4].ram.r_n_2 ,\ramloop[4].ram.r_n_3 ,\ramloop[4].ram.r_n_4 ,\ramloop[4].ram.r_n_5 ,\ramloop[4].ram.r_n_6 ,\ramloop[4].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5 ({\ramloop[11].ram.r_n_0 ,\ramloop[11].ram.r_n_1 ,\ramloop[11].ram.r_n_2 ,\ramloop[11].ram.r_n_3 ,\ramloop[11].ram.r_n_4 ,\ramloop[11].ram.r_n_5 ,\ramloop[11].ram.r_n_6 ,\ramloop[11].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6 ({\ramloop[10].ram.r_n_0 ,\ramloop[10].ram.r_n_1 ,\ramloop[10].ram.r_n_2 ,\ramloop[10].ram.r_n_3 ,\ramloop[10].ram.r_n_4 ,\ramloop[10].ram.r_n_5 ,\ramloop[10].ram.r_n_6 ,\ramloop[10].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7 ({\ramloop[9].ram.r_n_0 ,\ramloop[9].ram.r_n_1 ,\ramloop[9].ram.r_n_2 ,\ramloop[9].ram.r_n_3 ,\ramloop[9].ram.r_n_4 ,\ramloop[9].ram.r_n_5 ,\ramloop[9].ram.r_n_6 ,\ramloop[9].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8 ({\ramloop[8].ram.r_n_0 ,\ramloop[8].ram.r_n_1 ,\ramloop[8].ram.r_n_2 ,\ramloop[8].ram.r_n_3 ,\ramloop[8].ram.r_n_4 ,\ramloop[8].ram.r_n_5 ,\ramloop[8].ram.r_n_6 ,\ramloop[8].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9 ({\ramloop[15].ram.r_n_0 ,\ramloop[15].ram.r_n_1 ,\ramloop[15].ram.r_n_2 ,\ramloop[15].ram.r_n_3 ,\ramloop[15].ram.r_n_4 ,\ramloop[15].ram.r_n_5 ,\ramloop[15].ram.r_n_6 ,\ramloop[15].ram.r_n_7 }),
        .DOBDO({\ramloop[3].ram.r_n_0 ,\ramloop[3].ram.r_n_1 ,\ramloop[3].ram.r_n_2 ,\ramloop[3].ram.r_n_3 ,\ramloop[3].ram.r_n_4 ,\ramloop[3].ram.r_n_5 ,\ramloop[3].ram.r_n_6 ,\ramloop[3].ram.r_n_7 }),
        .DOPBDOP(\ramloop[3].ram.r_n_8 ),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .\gfwd_mode.storage_data1_reg[16] (\gfwd_mode.storage_data1_reg[16] [15:12]),
        .ram_doutb(ram_doutb));
  axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized0 \ramloop[0].ram.r 
       (.Q(Q),
        .aclk(aclk),
        .ena_array(ena_array[0]),
        .enb_array(enb_array[0]),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[16] [11:0]),
        .\gfwd_mode.storage_data1_reg[26] ({\gfwd_mode.storage_data1_reg[30] [26:15],\gfwd_mode.storage_data1_reg[30] [8:0]}),
        .ram_doutb(ram_doutb));
  axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized10 \ramloop[10].ram.r 
       (.Q(Q),
        .aclk(aclk),
        .ena_array(ena_array[10]),
        .enb_array(enb_array[10]),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[16] [11:0]),
        .\gfwd_mode.storage_data1_reg[26] ({\gfwd_mode.storage_data1_reg[30] [26:15],\gfwd_mode.storage_data1_reg[30] [8:0]}),
        .\gstage1.q_dly_reg[7] ({\ramloop[10].ram.r_n_0 ,\ramloop[10].ram.r_n_1 ,\ramloop[10].ram.r_n_2 ,\ramloop[10].ram.r_n_3 ,\ramloop[10].ram.r_n_4 ,\ramloop[10].ram.r_n_5 ,\ramloop[10].ram.r_n_6 ,\ramloop[10].ram.r_n_7 }),
        .\gstage1.q_dly_reg[8] (\ramloop[10].ram.r_n_8 ));
  axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized11 \ramloop[11].ram.r 
       (.Q(Q),
        .aclk(aclk),
        .ena_array(ena_array[11]),
        .enb_array(enb_array[11]),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[16] [11:0]),
        .\gfwd_mode.storage_data1_reg[26] ({\gfwd_mode.storage_data1_reg[30] [26:15],\gfwd_mode.storage_data1_reg[30] [8:0]}),
        .\gstage1.q_dly_reg[7] ({\ramloop[11].ram.r_n_0 ,\ramloop[11].ram.r_n_1 ,\ramloop[11].ram.r_n_2 ,\ramloop[11].ram.r_n_3 ,\ramloop[11].ram.r_n_4 ,\ramloop[11].ram.r_n_5 ,\ramloop[11].ram.r_n_6 ,\ramloop[11].ram.r_n_7 }),
        .\gstage1.q_dly_reg[8] (\ramloop[11].ram.r_n_8 ));
  axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized12 \ramloop[12].ram.r 
       (.Q(Q),
        .aclk(aclk),
        .ena_array(ena_array[12]),
        .enb_array(enb_array[12]),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[16] [11:0]),
        .\gfwd_mode.storage_data1_reg[26] ({\gfwd_mode.storage_data1_reg[30] [26:15],\gfwd_mode.storage_data1_reg[30] [8:0]}),
        .\gstage1.q_dly_reg[7] ({\ramloop[12].ram.r_n_0 ,\ramloop[12].ram.r_n_1 ,\ramloop[12].ram.r_n_2 ,\ramloop[12].ram.r_n_3 ,\ramloop[12].ram.r_n_4 ,\ramloop[12].ram.r_n_5 ,\ramloop[12].ram.r_n_6 ,\ramloop[12].ram.r_n_7 }),
        .\gstage1.q_dly_reg[8] (\ramloop[12].ram.r_n_8 ));
  axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized13 \ramloop[13].ram.r 
       (.Q(Q),
        .aclk(aclk),
        .ena_array(ena_array[13]),
        .enb_array(enb_array[13]),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[16] [11:0]),
        .\gfwd_mode.storage_data1_reg[26] ({\gfwd_mode.storage_data1_reg[30] [26:15],\gfwd_mode.storage_data1_reg[30] [8:0]}),
        .\gstage1.q_dly_reg[7] ({\ramloop[13].ram.r_n_0 ,\ramloop[13].ram.r_n_1 ,\ramloop[13].ram.r_n_2 ,\ramloop[13].ram.r_n_3 ,\ramloop[13].ram.r_n_4 ,\ramloop[13].ram.r_n_5 ,\ramloop[13].ram.r_n_6 ,\ramloop[13].ram.r_n_7 }),
        .\gstage1.q_dly_reg[8] (\ramloop[13].ram.r_n_8 ));
  axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized14 \ramloop[14].ram.r 
       (.Q(Q),
        .aclk(aclk),
        .ena_array(ena_array[14]),
        .enb_array(enb_array[14]),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[16] [11:0]),
        .\gfwd_mode.storage_data1_reg[26] ({\gfwd_mode.storage_data1_reg[30] [26:15],\gfwd_mode.storage_data1_reg[30] [8:0]}),
        .\gstage1.q_dly_reg[7] ({\ramloop[14].ram.r_n_0 ,\ramloop[14].ram.r_n_1 ,\ramloop[14].ram.r_n_2 ,\ramloop[14].ram.r_n_3 ,\ramloop[14].ram.r_n_4 ,\ramloop[14].ram.r_n_5 ,\ramloop[14].ram.r_n_6 ,\ramloop[14].ram.r_n_7 }),
        .\gstage1.q_dly_reg[8] (\ramloop[14].ram.r_n_8 ));
  axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized15 \ramloop[15].ram.r 
       (.Q(Q),
        .aclk(aclk),
        .ena_array(ena_array[15]),
        .enb_array(enb_array[15]),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[16] [11:0]),
        .\gfwd_mode.storage_data1_reg[26] ({\gfwd_mode.storage_data1_reg[30] [26:15],\gfwd_mode.storage_data1_reg[30] [8:0]}),
        .\gstage1.q_dly_reg[7] ({\ramloop[15].ram.r_n_0 ,\ramloop[15].ram.r_n_1 ,\ramloop[15].ram.r_n_2 ,\ramloop[15].ram.r_n_3 ,\ramloop[15].ram.r_n_4 ,\ramloop[15].ram.r_n_5 ,\ramloop[15].ram.r_n_6 ,\ramloop[15].ram.r_n_7 }),
        .\gstage1.q_dly_reg[8] (\ramloop[15].ram.r_n_8 ));
  axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized16 \ramloop[16].ram.r 
       (.D(D[9]),
        .Q(Q),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .bram_wr_en(bram_wr_en),
        .\gfwd_mode.storage_data1_reg[16] (\gfwd_mode.storage_data1_reg[16] ),
        .\gfwd_mode.storage_data1_reg[30] ({\gfwd_mode.storage_data1_reg[30] [30:15],\gfwd_mode.storage_data1_reg[30] [9]}));
  axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized17 \ramloop[17].ram.r 
       (.D(D[10]),
        .Q(Q),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .bram_wr_en(bram_wr_en),
        .\gfwd_mode.storage_data1_reg[16] (\gfwd_mode.storage_data1_reg[16] ),
        .\gfwd_mode.storage_data1_reg[30] ({\gfwd_mode.storage_data1_reg[30] [30:15],\gfwd_mode.storage_data1_reg[30] [10]}));
  axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized18 \ramloop[18].ram.r 
       (.D(D[11]),
        .Q(Q),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .bram_wr_en(bram_wr_en),
        .\gfwd_mode.storage_data1_reg[16] (\gfwd_mode.storage_data1_reg[16] ),
        .\gfwd_mode.storage_data1_reg[30] ({\gfwd_mode.storage_data1_reg[30] [30:15],\gfwd_mode.storage_data1_reg[30] [11]}));
  axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized19 \ramloop[19].ram.r 
       (.D(D[12]),
        .Q(Q),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .bram_wr_en(bram_wr_en),
        .\gfwd_mode.storage_data1_reg[16] (\gfwd_mode.storage_data1_reg[16] ),
        .\gfwd_mode.storage_data1_reg[30] ({\gfwd_mode.storage_data1_reg[30] [30:15],\gfwd_mode.storage_data1_reg[30] [12]}));
  axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized1 \ramloop[1].ram.r 
       (.Q(Q),
        .aclk(aclk),
        .ena_array(ena_array[1]),
        .enb_array(enb_array[1]),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[16] [11:0]),
        .\gfwd_mode.storage_data1_reg[26] ({\gfwd_mode.storage_data1_reg[30] [26:15],\gfwd_mode.storage_data1_reg[30] [8:0]}),
        .\gstage1.q_dly_reg[7] ({\ramloop[1].ram.r_n_0 ,\ramloop[1].ram.r_n_1 ,\ramloop[1].ram.r_n_2 ,\ramloop[1].ram.r_n_3 ,\ramloop[1].ram.r_n_4 ,\ramloop[1].ram.r_n_5 ,\ramloop[1].ram.r_n_6 ,\ramloop[1].ram.r_n_7 }),
        .\gstage1.q_dly_reg[8] (\ramloop[1].ram.r_n_8 ));
  axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized20 \ramloop[20].ram.r 
       (.D(D[13]),
        .Q(Q),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .bram_wr_en(bram_wr_en),
        .\gfwd_mode.storage_data1_reg[16] (\gfwd_mode.storage_data1_reg[16] ),
        .\gfwd_mode.storage_data1_reg[30] ({\gfwd_mode.storage_data1_reg[30] [30:15],\gfwd_mode.storage_data1_reg[30] [13]}));
  axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized21 \ramloop[21].ram.r 
       (.D(D[14]),
        .Q(Q),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .bram_wr_en(bram_wr_en),
        .\gfwd_mode.storage_data1_reg[16] (\gfwd_mode.storage_data1_reg[16] ),
        .\gfwd_mode.storage_data1_reg[30] (\gfwd_mode.storage_data1_reg[30] [30:14]));
  axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized2 \ramloop[2].ram.r 
       (.Q(Q),
        .aclk(aclk),
        .ena_array(ena_array[2]),
        .enb_array(enb_array[2]),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[16] [11:0]),
        .\gfwd_mode.storage_data1_reg[26] ({\gfwd_mode.storage_data1_reg[30] [26:15],\gfwd_mode.storage_data1_reg[30] [8:0]}),
        .\gstage1.q_dly_reg[7] ({\ramloop[2].ram.r_n_0 ,\ramloop[2].ram.r_n_1 ,\ramloop[2].ram.r_n_2 ,\ramloop[2].ram.r_n_3 ,\ramloop[2].ram.r_n_4 ,\ramloop[2].ram.r_n_5 ,\ramloop[2].ram.r_n_6 ,\ramloop[2].ram.r_n_7 }),
        .\gstage1.q_dly_reg[8] (\ramloop[2].ram.r_n_8 ));
  axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized3 \ramloop[3].ram.r 
       (.DOBDO({\ramloop[3].ram.r_n_0 ,\ramloop[3].ram.r_n_1 ,\ramloop[3].ram.r_n_2 ,\ramloop[3].ram.r_n_3 ,\ramloop[3].ram.r_n_4 ,\ramloop[3].ram.r_n_5 ,\ramloop[3].ram.r_n_6 ,\ramloop[3].ram.r_n_7 }),
        .DOPBDOP(\ramloop[3].ram.r_n_8 ),
        .Q(Q),
        .aclk(aclk),
        .ena_array(ena_array[3]),
        .enb_array(enb_array[3]),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[16] [11:0]),
        .\gfwd_mode.storage_data1_reg[26] ({\gfwd_mode.storage_data1_reg[30] [26:15],\gfwd_mode.storage_data1_reg[30] [8:0]}));
  axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized4 \ramloop[4].ram.r 
       (.Q(Q),
        .aclk(aclk),
        .ena_array(ena_array[4]),
        .enb_array(enb_array[4]),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[16] [11:0]),
        .\gfwd_mode.storage_data1_reg[26] ({\gfwd_mode.storage_data1_reg[30] [26:15],\gfwd_mode.storage_data1_reg[30] [8:0]}),
        .\gstage1.q_dly_reg[7] ({\ramloop[4].ram.r_n_0 ,\ramloop[4].ram.r_n_1 ,\ramloop[4].ram.r_n_2 ,\ramloop[4].ram.r_n_3 ,\ramloop[4].ram.r_n_4 ,\ramloop[4].ram.r_n_5 ,\ramloop[4].ram.r_n_6 ,\ramloop[4].ram.r_n_7 }),
        .\gstage1.q_dly_reg[8] (\ramloop[4].ram.r_n_8 ));
  axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized5 \ramloop[5].ram.r 
       (.Q(Q),
        .aclk(aclk),
        .ena_array(ena_array[5]),
        .enb_array(enb_array[5]),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[16] [11:0]),
        .\gfwd_mode.storage_data1_reg[26] ({\gfwd_mode.storage_data1_reg[30] [26:15],\gfwd_mode.storage_data1_reg[30] [8:0]}),
        .\gstage1.q_dly_reg[7] ({\ramloop[5].ram.r_n_0 ,\ramloop[5].ram.r_n_1 ,\ramloop[5].ram.r_n_2 ,\ramloop[5].ram.r_n_3 ,\ramloop[5].ram.r_n_4 ,\ramloop[5].ram.r_n_5 ,\ramloop[5].ram.r_n_6 ,\ramloop[5].ram.r_n_7 }),
        .\gstage1.q_dly_reg[8] (\ramloop[5].ram.r_n_8 ));
  axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized6 \ramloop[6].ram.r 
       (.Q(Q),
        .aclk(aclk),
        .ena_array(ena_array[6]),
        .enb_array(enb_array[6]),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[16] [11:0]),
        .\gfwd_mode.storage_data1_reg[26] ({\gfwd_mode.storage_data1_reg[30] [26:15],\gfwd_mode.storage_data1_reg[30] [8:0]}),
        .\gstage1.q_dly_reg[7] ({\ramloop[6].ram.r_n_0 ,\ramloop[6].ram.r_n_1 ,\ramloop[6].ram.r_n_2 ,\ramloop[6].ram.r_n_3 ,\ramloop[6].ram.r_n_4 ,\ramloop[6].ram.r_n_5 ,\ramloop[6].ram.r_n_6 ,\ramloop[6].ram.r_n_7 }),
        .\gstage1.q_dly_reg[8] (\ramloop[6].ram.r_n_8 ));
  axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized7 \ramloop[7].ram.r 
       (.Q(Q),
        .aclk(aclk),
        .ena_array(ena_array[7]),
        .enb_array(enb_array[7]),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[16] [11:0]),
        .\gfwd_mode.storage_data1_reg[26] ({\gfwd_mode.storage_data1_reg[30] [26:15],\gfwd_mode.storage_data1_reg[30] [8:0]}),
        .\gstage1.q_dly_reg[7] ({\ramloop[7].ram.r_n_0 ,\ramloop[7].ram.r_n_1 ,\ramloop[7].ram.r_n_2 ,\ramloop[7].ram.r_n_3 ,\ramloop[7].ram.r_n_4 ,\ramloop[7].ram.r_n_5 ,\ramloop[7].ram.r_n_6 ,\ramloop[7].ram.r_n_7 }),
        .\gstage1.q_dly_reg[8] (\ramloop[7].ram.r_n_8 ));
  axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized8 \ramloop[8].ram.r 
       (.Q(Q),
        .aclk(aclk),
        .ena_array(ena_array[8]),
        .enb_array(enb_array[8]),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[16] [11:0]),
        .\gfwd_mode.storage_data1_reg[26] ({\gfwd_mode.storage_data1_reg[30] [26:15],\gfwd_mode.storage_data1_reg[30] [8:0]}),
        .\gstage1.q_dly_reg[7] ({\ramloop[8].ram.r_n_0 ,\ramloop[8].ram.r_n_1 ,\ramloop[8].ram.r_n_2 ,\ramloop[8].ram.r_n_3 ,\ramloop[8].ram.r_n_4 ,\ramloop[8].ram.r_n_5 ,\ramloop[8].ram.r_n_6 ,\ramloop[8].ram.r_n_7 }),
        .\gstage1.q_dly_reg[8] (\ramloop[8].ram.r_n_8 ));
  axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized9 \ramloop[9].ram.r 
       (.Q(Q),
        .aclk(aclk),
        .ena_array(ena_array[9]),
        .enb_array(enb_array[9]),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[16] [11:0]),
        .\gfwd_mode.storage_data1_reg[26] ({\gfwd_mode.storage_data1_reg[30] [26:15],\gfwd_mode.storage_data1_reg[30] [8:0]}),
        .\gstage1.q_dly_reg[7] ({\ramloop[9].ram.r_n_0 ,\ramloop[9].ram.r_n_1 ,\ramloop[9].ram.r_n_2 ,\ramloop[9].ram.r_n_3 ,\ramloop[9].ram.r_n_4 ,\ramloop[9].ram.r_n_5 ,\ramloop[9].ram.r_n_6 ,\ramloop[9].ram.r_n_7 }),
        .\gstage1.q_dly_reg[8] (\ramloop[9].ram.r_n_8 ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module axi_vfifo_ctrl_0blk_mem_gen_generic_cstr__parameterized1
   (D,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[28] ,
    \gfwd_mode.storage_data1_reg[16] ,
    bram_wr_en,
    bram_rd_en);
  output [12:0]D;
  input aclk;
  input [15:0]ena_array;
  input [15:0]enb_array;
  input [0:0]Q;
  input [28:0]\gfwd_mode.storage_data1_reg[28] ;
  input [15:0]\gfwd_mode.storage_data1_reg[16] ;
  input bram_wr_en;
  input bram_rd_en;

  wire [12:0]D;
  wire [0:0]Q;
  wire aclk;
  wire bram_rd_en;
  wire bram_wr_en;
  wire [15:0]ena_array;
  wire [15:0]enb_array;
  wire [15:0]\gfwd_mode.storage_data1_reg[16] ;
  wire [28:0]\gfwd_mode.storage_data1_reg[28] ;
  wire [8:0]ram_doutb;
  wire \ramloop[10].ram.r_n_0 ;
  wire \ramloop[10].ram.r_n_1 ;
  wire \ramloop[10].ram.r_n_2 ;
  wire \ramloop[10].ram.r_n_3 ;
  wire \ramloop[10].ram.r_n_4 ;
  wire \ramloop[10].ram.r_n_5 ;
  wire \ramloop[10].ram.r_n_6 ;
  wire \ramloop[10].ram.r_n_7 ;
  wire \ramloop[10].ram.r_n_8 ;
  wire \ramloop[11].ram.r_n_0 ;
  wire \ramloop[11].ram.r_n_1 ;
  wire \ramloop[11].ram.r_n_2 ;
  wire \ramloop[11].ram.r_n_3 ;
  wire \ramloop[11].ram.r_n_4 ;
  wire \ramloop[11].ram.r_n_5 ;
  wire \ramloop[11].ram.r_n_6 ;
  wire \ramloop[11].ram.r_n_7 ;
  wire \ramloop[11].ram.r_n_8 ;
  wire \ramloop[12].ram.r_n_0 ;
  wire \ramloop[12].ram.r_n_1 ;
  wire \ramloop[12].ram.r_n_2 ;
  wire \ramloop[12].ram.r_n_3 ;
  wire \ramloop[12].ram.r_n_4 ;
  wire \ramloop[12].ram.r_n_5 ;
  wire \ramloop[12].ram.r_n_6 ;
  wire \ramloop[12].ram.r_n_7 ;
  wire \ramloop[12].ram.r_n_8 ;
  wire \ramloop[13].ram.r_n_0 ;
  wire \ramloop[13].ram.r_n_1 ;
  wire \ramloop[13].ram.r_n_2 ;
  wire \ramloop[13].ram.r_n_3 ;
  wire \ramloop[13].ram.r_n_4 ;
  wire \ramloop[13].ram.r_n_5 ;
  wire \ramloop[13].ram.r_n_6 ;
  wire \ramloop[13].ram.r_n_7 ;
  wire \ramloop[13].ram.r_n_8 ;
  wire \ramloop[14].ram.r_n_0 ;
  wire \ramloop[14].ram.r_n_1 ;
  wire \ramloop[14].ram.r_n_2 ;
  wire \ramloop[14].ram.r_n_3 ;
  wire \ramloop[14].ram.r_n_4 ;
  wire \ramloop[14].ram.r_n_5 ;
  wire \ramloop[14].ram.r_n_6 ;
  wire \ramloop[14].ram.r_n_7 ;
  wire \ramloop[14].ram.r_n_8 ;
  wire \ramloop[15].ram.r_n_0 ;
  wire \ramloop[15].ram.r_n_1 ;
  wire \ramloop[15].ram.r_n_2 ;
  wire \ramloop[15].ram.r_n_3 ;
  wire \ramloop[15].ram.r_n_4 ;
  wire \ramloop[15].ram.r_n_5 ;
  wire \ramloop[15].ram.r_n_6 ;
  wire \ramloop[15].ram.r_n_7 ;
  wire \ramloop[15].ram.r_n_8 ;
  wire \ramloop[1].ram.r_n_0 ;
  wire \ramloop[1].ram.r_n_1 ;
  wire \ramloop[1].ram.r_n_2 ;
  wire \ramloop[1].ram.r_n_3 ;
  wire \ramloop[1].ram.r_n_4 ;
  wire \ramloop[1].ram.r_n_5 ;
  wire \ramloop[1].ram.r_n_6 ;
  wire \ramloop[1].ram.r_n_7 ;
  wire \ramloop[1].ram.r_n_8 ;
  wire \ramloop[2].ram.r_n_0 ;
  wire \ramloop[2].ram.r_n_1 ;
  wire \ramloop[2].ram.r_n_2 ;
  wire \ramloop[2].ram.r_n_3 ;
  wire \ramloop[2].ram.r_n_4 ;
  wire \ramloop[2].ram.r_n_5 ;
  wire \ramloop[2].ram.r_n_6 ;
  wire \ramloop[2].ram.r_n_7 ;
  wire \ramloop[2].ram.r_n_8 ;
  wire \ramloop[3].ram.r_n_0 ;
  wire \ramloop[3].ram.r_n_1 ;
  wire \ramloop[3].ram.r_n_2 ;
  wire \ramloop[3].ram.r_n_3 ;
  wire \ramloop[3].ram.r_n_4 ;
  wire \ramloop[3].ram.r_n_5 ;
  wire \ramloop[3].ram.r_n_6 ;
  wire \ramloop[3].ram.r_n_7 ;
  wire \ramloop[3].ram.r_n_8 ;
  wire \ramloop[4].ram.r_n_0 ;
  wire \ramloop[4].ram.r_n_1 ;
  wire \ramloop[4].ram.r_n_2 ;
  wire \ramloop[4].ram.r_n_3 ;
  wire \ramloop[4].ram.r_n_4 ;
  wire \ramloop[4].ram.r_n_5 ;
  wire \ramloop[4].ram.r_n_6 ;
  wire \ramloop[4].ram.r_n_7 ;
  wire \ramloop[4].ram.r_n_8 ;
  wire \ramloop[5].ram.r_n_0 ;
  wire \ramloop[5].ram.r_n_1 ;
  wire \ramloop[5].ram.r_n_2 ;
  wire \ramloop[5].ram.r_n_3 ;
  wire \ramloop[5].ram.r_n_4 ;
  wire \ramloop[5].ram.r_n_5 ;
  wire \ramloop[5].ram.r_n_6 ;
  wire \ramloop[5].ram.r_n_7 ;
  wire \ramloop[5].ram.r_n_8 ;
  wire \ramloop[6].ram.r_n_0 ;
  wire \ramloop[6].ram.r_n_1 ;
  wire \ramloop[6].ram.r_n_2 ;
  wire \ramloop[6].ram.r_n_3 ;
  wire \ramloop[6].ram.r_n_4 ;
  wire \ramloop[6].ram.r_n_5 ;
  wire \ramloop[6].ram.r_n_6 ;
  wire \ramloop[6].ram.r_n_7 ;
  wire \ramloop[6].ram.r_n_8 ;
  wire \ramloop[7].ram.r_n_0 ;
  wire \ramloop[7].ram.r_n_1 ;
  wire \ramloop[7].ram.r_n_2 ;
  wire \ramloop[7].ram.r_n_3 ;
  wire \ramloop[7].ram.r_n_4 ;
  wire \ramloop[7].ram.r_n_5 ;
  wire \ramloop[7].ram.r_n_6 ;
  wire \ramloop[7].ram.r_n_7 ;
  wire \ramloop[7].ram.r_n_8 ;
  wire \ramloop[8].ram.r_n_0 ;
  wire \ramloop[8].ram.r_n_1 ;
  wire \ramloop[8].ram.r_n_2 ;
  wire \ramloop[8].ram.r_n_3 ;
  wire \ramloop[8].ram.r_n_4 ;
  wire \ramloop[8].ram.r_n_5 ;
  wire \ramloop[8].ram.r_n_6 ;
  wire \ramloop[8].ram.r_n_7 ;
  wire \ramloop[8].ram.r_n_8 ;
  wire \ramloop[9].ram.r_n_0 ;
  wire \ramloop[9].ram.r_n_1 ;
  wire \ramloop[9].ram.r_n_2 ;
  wire \ramloop[9].ram.r_n_3 ;
  wire \ramloop[9].ram.r_n_4 ;
  wire \ramloop[9].ram.r_n_5 ;
  wire \ramloop[9].ram.r_n_6 ;
  wire \ramloop[9].ram.r_n_7 ;
  wire \ramloop[9].ram.r_n_8 ;

  axi_vfifo_ctrl_0blk_mem_gen_mux__parameterized2 \has_mux_b.B 
       (.D(D[8:0]),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ({\ramloop[2].ram.r_n_0 ,\ramloop[2].ram.r_n_1 ,\ramloop[2].ram.r_n_2 ,\ramloop[2].ram.r_n_3 ,\ramloop[2].ram.r_n_4 ,\ramloop[2].ram.r_n_5 ,\ramloop[2].ram.r_n_6 ,\ramloop[2].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ({\ramloop[1].ram.r_n_0 ,\ramloop[1].ram.r_n_1 ,\ramloop[1].ram.r_n_2 ,\ramloop[1].ram.r_n_3 ,\ramloop[1].ram.r_n_4 ,\ramloop[1].ram.r_n_5 ,\ramloop[1].ram.r_n_6 ,\ramloop[1].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ({\ramloop[7].ram.r_n_0 ,\ramloop[7].ram.r_n_1 ,\ramloop[7].ram.r_n_2 ,\ramloop[7].ram.r_n_3 ,\ramloop[7].ram.r_n_4 ,\ramloop[7].ram.r_n_5 ,\ramloop[7].ram.r_n_6 ,\ramloop[7].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10 ({\ramloop[14].ram.r_n_0 ,\ramloop[14].ram.r_n_1 ,\ramloop[14].ram.r_n_2 ,\ramloop[14].ram.r_n_3 ,\ramloop[14].ram.r_n_4 ,\ramloop[14].ram.r_n_5 ,\ramloop[14].ram.r_n_6 ,\ramloop[14].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11 ({\ramloop[13].ram.r_n_0 ,\ramloop[13].ram.r_n_1 ,\ramloop[13].ram.r_n_2 ,\ramloop[13].ram.r_n_3 ,\ramloop[13].ram.r_n_4 ,\ramloop[13].ram.r_n_5 ,\ramloop[13].ram.r_n_6 ,\ramloop[13].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12 ({\ramloop[12].ram.r_n_0 ,\ramloop[12].ram.r_n_1 ,\ramloop[12].ram.r_n_2 ,\ramloop[12].ram.r_n_3 ,\ramloop[12].ram.r_n_4 ,\ramloop[12].ram.r_n_5 ,\ramloop[12].ram.r_n_6 ,\ramloop[12].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_13 (\ramloop[2].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_14 (\ramloop[1].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_15 (\ramloop[7].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_16 (\ramloop[6].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_17 (\ramloop[5].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18 (\ramloop[4].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_19 (\ramloop[11].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ({\ramloop[6].ram.r_n_0 ,\ramloop[6].ram.r_n_1 ,\ramloop[6].ram.r_n_2 ,\ramloop[6].ram.r_n_3 ,\ramloop[6].ram.r_n_4 ,\ramloop[6].ram.r_n_5 ,\ramloop[6].ram.r_n_6 ,\ramloop[6].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_20 (\ramloop[10].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_21 (\ramloop[9].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_22 (\ramloop[8].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_23 (\ramloop[15].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_24 (\ramloop[14].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_25 (\ramloop[13].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_26 (\ramloop[12].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ({\ramloop[5].ram.r_n_0 ,\ramloop[5].ram.r_n_1 ,\ramloop[5].ram.r_n_2 ,\ramloop[5].ram.r_n_3 ,\ramloop[5].ram.r_n_4 ,\ramloop[5].ram.r_n_5 ,\ramloop[5].ram.r_n_6 ,\ramloop[5].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4 ({\ramloop[4].ram.r_n_0 ,\ramloop[4].ram.r_n_1 ,\ramloop[4].ram.r_n_2 ,\ramloop[4].ram.r_n_3 ,\ramloop[4].ram.r_n_4 ,\ramloop[4].ram.r_n_5 ,\ramloop[4].ram.r_n_6 ,\ramloop[4].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5 ({\ramloop[11].ram.r_n_0 ,\ramloop[11].ram.r_n_1 ,\ramloop[11].ram.r_n_2 ,\ramloop[11].ram.r_n_3 ,\ramloop[11].ram.r_n_4 ,\ramloop[11].ram.r_n_5 ,\ramloop[11].ram.r_n_6 ,\ramloop[11].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6 ({\ramloop[10].ram.r_n_0 ,\ramloop[10].ram.r_n_1 ,\ramloop[10].ram.r_n_2 ,\ramloop[10].ram.r_n_3 ,\ramloop[10].ram.r_n_4 ,\ramloop[10].ram.r_n_5 ,\ramloop[10].ram.r_n_6 ,\ramloop[10].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7 ({\ramloop[9].ram.r_n_0 ,\ramloop[9].ram.r_n_1 ,\ramloop[9].ram.r_n_2 ,\ramloop[9].ram.r_n_3 ,\ramloop[9].ram.r_n_4 ,\ramloop[9].ram.r_n_5 ,\ramloop[9].ram.r_n_6 ,\ramloop[9].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8 ({\ramloop[8].ram.r_n_0 ,\ramloop[8].ram.r_n_1 ,\ramloop[8].ram.r_n_2 ,\ramloop[8].ram.r_n_3 ,\ramloop[8].ram.r_n_4 ,\ramloop[8].ram.r_n_5 ,\ramloop[8].ram.r_n_6 ,\ramloop[8].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9 ({\ramloop[15].ram.r_n_0 ,\ramloop[15].ram.r_n_1 ,\ramloop[15].ram.r_n_2 ,\ramloop[15].ram.r_n_3 ,\ramloop[15].ram.r_n_4 ,\ramloop[15].ram.r_n_5 ,\ramloop[15].ram.r_n_6 ,\ramloop[15].ram.r_n_7 }),
        .DOBDO({\ramloop[3].ram.r_n_0 ,\ramloop[3].ram.r_n_1 ,\ramloop[3].ram.r_n_2 ,\ramloop[3].ram.r_n_3 ,\ramloop[3].ram.r_n_4 ,\ramloop[3].ram.r_n_5 ,\ramloop[3].ram.r_n_6 ,\ramloop[3].ram.r_n_7 }),
        .DOPBDOP(\ramloop[3].ram.r_n_8 ),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .\gfwd_mode.storage_data1_reg[16] (\gfwd_mode.storage_data1_reg[16] [15:12]),
        .ram_doutb(ram_doutb));
  axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized22 \ramloop[0].ram.r 
       (.Q(Q),
        .aclk(aclk),
        .ena_array(ena_array[0]),
        .enb_array(enb_array[0]),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[16] [11:0]),
        .\gfwd_mode.storage_data1_reg[24] ({\gfwd_mode.storage_data1_reg[28] [24:13],\gfwd_mode.storage_data1_reg[28] [8:0]}),
        .ram_doutb(ram_doutb));
  axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized32 \ramloop[10].ram.r 
       (.Q(Q),
        .aclk(aclk),
        .ena_array(ena_array[10]),
        .enb_array(enb_array[10]),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[16] [11:0]),
        .\gfwd_mode.storage_data1_reg[24] ({\gfwd_mode.storage_data1_reg[28] [24:13],\gfwd_mode.storage_data1_reg[28] [8:0]}),
        .\gstage1.q_dly_reg[7] ({\ramloop[10].ram.r_n_0 ,\ramloop[10].ram.r_n_1 ,\ramloop[10].ram.r_n_2 ,\ramloop[10].ram.r_n_3 ,\ramloop[10].ram.r_n_4 ,\ramloop[10].ram.r_n_5 ,\ramloop[10].ram.r_n_6 ,\ramloop[10].ram.r_n_7 }),
        .\gstage1.q_dly_reg[8] (\ramloop[10].ram.r_n_8 ));
  axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized33 \ramloop[11].ram.r 
       (.Q(Q),
        .aclk(aclk),
        .ena_array(ena_array[11]),
        .enb_array(enb_array[11]),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[16] [11:0]),
        .\gfwd_mode.storage_data1_reg[24] ({\gfwd_mode.storage_data1_reg[28] [24:13],\gfwd_mode.storage_data1_reg[28] [8:0]}),
        .\gstage1.q_dly_reg[7] ({\ramloop[11].ram.r_n_0 ,\ramloop[11].ram.r_n_1 ,\ramloop[11].ram.r_n_2 ,\ramloop[11].ram.r_n_3 ,\ramloop[11].ram.r_n_4 ,\ramloop[11].ram.r_n_5 ,\ramloop[11].ram.r_n_6 ,\ramloop[11].ram.r_n_7 }),
        .\gstage1.q_dly_reg[8] (\ramloop[11].ram.r_n_8 ));
  axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized34 \ramloop[12].ram.r 
       (.Q(Q),
        .aclk(aclk),
        .ena_array(ena_array[12]),
        .enb_array(enb_array[12]),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[16] [11:0]),
        .\gfwd_mode.storage_data1_reg[24] ({\gfwd_mode.storage_data1_reg[28] [24:13],\gfwd_mode.storage_data1_reg[28] [8:0]}),
        .\gstage1.q_dly_reg[7] ({\ramloop[12].ram.r_n_0 ,\ramloop[12].ram.r_n_1 ,\ramloop[12].ram.r_n_2 ,\ramloop[12].ram.r_n_3 ,\ramloop[12].ram.r_n_4 ,\ramloop[12].ram.r_n_5 ,\ramloop[12].ram.r_n_6 ,\ramloop[12].ram.r_n_7 }),
        .\gstage1.q_dly_reg[8] (\ramloop[12].ram.r_n_8 ));
  axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized35 \ramloop[13].ram.r 
       (.Q(Q),
        .aclk(aclk),
        .ena_array(ena_array[13]),
        .enb_array(enb_array[13]),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[16] [11:0]),
        .\gfwd_mode.storage_data1_reg[24] ({\gfwd_mode.storage_data1_reg[28] [24:13],\gfwd_mode.storage_data1_reg[28] [8:0]}),
        .\gstage1.q_dly_reg[7] ({\ramloop[13].ram.r_n_0 ,\ramloop[13].ram.r_n_1 ,\ramloop[13].ram.r_n_2 ,\ramloop[13].ram.r_n_3 ,\ramloop[13].ram.r_n_4 ,\ramloop[13].ram.r_n_5 ,\ramloop[13].ram.r_n_6 ,\ramloop[13].ram.r_n_7 }),
        .\gstage1.q_dly_reg[8] (\ramloop[13].ram.r_n_8 ));
  axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized36 \ramloop[14].ram.r 
       (.Q(Q),
        .aclk(aclk),
        .ena_array(ena_array[14]),
        .enb_array(enb_array[14]),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[16] [11:0]),
        .\gfwd_mode.storage_data1_reg[24] ({\gfwd_mode.storage_data1_reg[28] [24:13],\gfwd_mode.storage_data1_reg[28] [8:0]}),
        .\gstage1.q_dly_reg[7] ({\ramloop[14].ram.r_n_0 ,\ramloop[14].ram.r_n_1 ,\ramloop[14].ram.r_n_2 ,\ramloop[14].ram.r_n_3 ,\ramloop[14].ram.r_n_4 ,\ramloop[14].ram.r_n_5 ,\ramloop[14].ram.r_n_6 ,\ramloop[14].ram.r_n_7 }),
        .\gstage1.q_dly_reg[8] (\ramloop[14].ram.r_n_8 ));
  axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized37 \ramloop[15].ram.r 
       (.Q(Q),
        .aclk(aclk),
        .ena_array(ena_array[15]),
        .enb_array(enb_array[15]),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[16] [11:0]),
        .\gfwd_mode.storage_data1_reg[24] ({\gfwd_mode.storage_data1_reg[28] [24:13],\gfwd_mode.storage_data1_reg[28] [8:0]}),
        .\gstage1.q_dly_reg[7] ({\ramloop[15].ram.r_n_0 ,\ramloop[15].ram.r_n_1 ,\ramloop[15].ram.r_n_2 ,\ramloop[15].ram.r_n_3 ,\ramloop[15].ram.r_n_4 ,\ramloop[15].ram.r_n_5 ,\ramloop[15].ram.r_n_6 ,\ramloop[15].ram.r_n_7 }),
        .\gstage1.q_dly_reg[8] (\ramloop[15].ram.r_n_8 ));
  axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized38 \ramloop[16].ram.r 
       (.D(D[9]),
        .Q(Q),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .bram_wr_en(bram_wr_en),
        .\gfwd_mode.storage_data1_reg[16] (\gfwd_mode.storage_data1_reg[16] ),
        .\gfwd_mode.storage_data1_reg[28] ({\gfwd_mode.storage_data1_reg[28] [28:13],\gfwd_mode.storage_data1_reg[28] [9]}));
  axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized39 \ramloop[17].ram.r 
       (.D(D[10]),
        .Q(Q),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .bram_wr_en(bram_wr_en),
        .\gfwd_mode.storage_data1_reg[16] (\gfwd_mode.storage_data1_reg[16] ),
        .\gfwd_mode.storage_data1_reg[28] ({\gfwd_mode.storage_data1_reg[28] [28:13],\gfwd_mode.storage_data1_reg[28] [10]}));
  axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized40 \ramloop[18].ram.r 
       (.D(D[11]),
        .Q(Q),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .bram_wr_en(bram_wr_en),
        .\gfwd_mode.storage_data1_reg[16] (\gfwd_mode.storage_data1_reg[16] ),
        .\gfwd_mode.storage_data1_reg[28] ({\gfwd_mode.storage_data1_reg[28] [28:13],\gfwd_mode.storage_data1_reg[28] [11]}));
  axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized41 \ramloop[19].ram.r 
       (.D(D[12]),
        .Q(Q),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .bram_wr_en(bram_wr_en),
        .\gfwd_mode.storage_data1_reg[16] (\gfwd_mode.storage_data1_reg[16] ),
        .\gfwd_mode.storage_data1_reg[28] (\gfwd_mode.storage_data1_reg[28] [28:12]));
  axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized23 \ramloop[1].ram.r 
       (.Q(Q),
        .aclk(aclk),
        .ena_array(ena_array[1]),
        .enb_array(enb_array[1]),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[16] [11:0]),
        .\gfwd_mode.storage_data1_reg[24] ({\gfwd_mode.storage_data1_reg[28] [24:13],\gfwd_mode.storage_data1_reg[28] [8:0]}),
        .\gstage1.q_dly_reg[7] ({\ramloop[1].ram.r_n_0 ,\ramloop[1].ram.r_n_1 ,\ramloop[1].ram.r_n_2 ,\ramloop[1].ram.r_n_3 ,\ramloop[1].ram.r_n_4 ,\ramloop[1].ram.r_n_5 ,\ramloop[1].ram.r_n_6 ,\ramloop[1].ram.r_n_7 }),
        .\gstage1.q_dly_reg[8] (\ramloop[1].ram.r_n_8 ));
  axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized24 \ramloop[2].ram.r 
       (.Q(Q),
        .aclk(aclk),
        .ena_array(ena_array[2]),
        .enb_array(enb_array[2]),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[16] [11:0]),
        .\gfwd_mode.storage_data1_reg[24] ({\gfwd_mode.storage_data1_reg[28] [24:13],\gfwd_mode.storage_data1_reg[28] [8:0]}),
        .\gstage1.q_dly_reg[7] ({\ramloop[2].ram.r_n_0 ,\ramloop[2].ram.r_n_1 ,\ramloop[2].ram.r_n_2 ,\ramloop[2].ram.r_n_3 ,\ramloop[2].ram.r_n_4 ,\ramloop[2].ram.r_n_5 ,\ramloop[2].ram.r_n_6 ,\ramloop[2].ram.r_n_7 }),
        .\gstage1.q_dly_reg[8] (\ramloop[2].ram.r_n_8 ));
  axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized25 \ramloop[3].ram.r 
       (.DOBDO({\ramloop[3].ram.r_n_0 ,\ramloop[3].ram.r_n_1 ,\ramloop[3].ram.r_n_2 ,\ramloop[3].ram.r_n_3 ,\ramloop[3].ram.r_n_4 ,\ramloop[3].ram.r_n_5 ,\ramloop[3].ram.r_n_6 ,\ramloop[3].ram.r_n_7 }),
        .DOPBDOP(\ramloop[3].ram.r_n_8 ),
        .Q(Q),
        .aclk(aclk),
        .ena_array(ena_array[3]),
        .enb_array(enb_array[3]),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[16] [11:0]),
        .\gfwd_mode.storage_data1_reg[24] ({\gfwd_mode.storage_data1_reg[28] [24:13],\gfwd_mode.storage_data1_reg[28] [8:0]}));
  axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized26 \ramloop[4].ram.r 
       (.Q(Q),
        .aclk(aclk),
        .ena_array(ena_array[4]),
        .enb_array(enb_array[4]),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[16] [11:0]),
        .\gfwd_mode.storage_data1_reg[24] ({\gfwd_mode.storage_data1_reg[28] [24:13],\gfwd_mode.storage_data1_reg[28] [8:0]}),
        .\gstage1.q_dly_reg[7] ({\ramloop[4].ram.r_n_0 ,\ramloop[4].ram.r_n_1 ,\ramloop[4].ram.r_n_2 ,\ramloop[4].ram.r_n_3 ,\ramloop[4].ram.r_n_4 ,\ramloop[4].ram.r_n_5 ,\ramloop[4].ram.r_n_6 ,\ramloop[4].ram.r_n_7 }),
        .\gstage1.q_dly_reg[8] (\ramloop[4].ram.r_n_8 ));
  axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized27 \ramloop[5].ram.r 
       (.Q(Q),
        .aclk(aclk),
        .ena_array(ena_array[5]),
        .enb_array(enb_array[5]),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[16] [11:0]),
        .\gfwd_mode.storage_data1_reg[24] ({\gfwd_mode.storage_data1_reg[28] [24:13],\gfwd_mode.storage_data1_reg[28] [8:0]}),
        .\gstage1.q_dly_reg[7] ({\ramloop[5].ram.r_n_0 ,\ramloop[5].ram.r_n_1 ,\ramloop[5].ram.r_n_2 ,\ramloop[5].ram.r_n_3 ,\ramloop[5].ram.r_n_4 ,\ramloop[5].ram.r_n_5 ,\ramloop[5].ram.r_n_6 ,\ramloop[5].ram.r_n_7 }),
        .\gstage1.q_dly_reg[8] (\ramloop[5].ram.r_n_8 ));
  axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized28 \ramloop[6].ram.r 
       (.Q(Q),
        .aclk(aclk),
        .ena_array(ena_array[6]),
        .enb_array(enb_array[6]),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[16] [11:0]),
        .\gfwd_mode.storage_data1_reg[24] ({\gfwd_mode.storage_data1_reg[28] [24:13],\gfwd_mode.storage_data1_reg[28] [8:0]}),
        .\gstage1.q_dly_reg[7] ({\ramloop[6].ram.r_n_0 ,\ramloop[6].ram.r_n_1 ,\ramloop[6].ram.r_n_2 ,\ramloop[6].ram.r_n_3 ,\ramloop[6].ram.r_n_4 ,\ramloop[6].ram.r_n_5 ,\ramloop[6].ram.r_n_6 ,\ramloop[6].ram.r_n_7 }),
        .\gstage1.q_dly_reg[8] (\ramloop[6].ram.r_n_8 ));
  axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized29 \ramloop[7].ram.r 
       (.Q(Q),
        .aclk(aclk),
        .ena_array(ena_array[7]),
        .enb_array(enb_array[7]),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[16] [11:0]),
        .\gfwd_mode.storage_data1_reg[24] ({\gfwd_mode.storage_data1_reg[28] [24:13],\gfwd_mode.storage_data1_reg[28] [8:0]}),
        .\gstage1.q_dly_reg[7] ({\ramloop[7].ram.r_n_0 ,\ramloop[7].ram.r_n_1 ,\ramloop[7].ram.r_n_2 ,\ramloop[7].ram.r_n_3 ,\ramloop[7].ram.r_n_4 ,\ramloop[7].ram.r_n_5 ,\ramloop[7].ram.r_n_6 ,\ramloop[7].ram.r_n_7 }),
        .\gstage1.q_dly_reg[8] (\ramloop[7].ram.r_n_8 ));
  axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized30 \ramloop[8].ram.r 
       (.Q(Q),
        .aclk(aclk),
        .ena_array(ena_array[8]),
        .enb_array(enb_array[8]),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[16] [11:0]),
        .\gfwd_mode.storage_data1_reg[24] ({\gfwd_mode.storage_data1_reg[28] [24:13],\gfwd_mode.storage_data1_reg[28] [8:0]}),
        .\gstage1.q_dly_reg[7] ({\ramloop[8].ram.r_n_0 ,\ramloop[8].ram.r_n_1 ,\ramloop[8].ram.r_n_2 ,\ramloop[8].ram.r_n_3 ,\ramloop[8].ram.r_n_4 ,\ramloop[8].ram.r_n_5 ,\ramloop[8].ram.r_n_6 ,\ramloop[8].ram.r_n_7 }),
        .\gstage1.q_dly_reg[8] (\ramloop[8].ram.r_n_8 ));
  axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized31 \ramloop[9].ram.r 
       (.Q(Q),
        .aclk(aclk),
        .ena_array(ena_array[9]),
        .enb_array(enb_array[9]),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[16] [11:0]),
        .\gfwd_mode.storage_data1_reg[24] ({\gfwd_mode.storage_data1_reg[28] [24:13],\gfwd_mode.storage_data1_reg[28] [8:0]}),
        .\gstage1.q_dly_reg[7] ({\ramloop[9].ram.r_n_0 ,\ramloop[9].ram.r_n_1 ,\ramloop[9].ram.r_n_2 ,\ramloop[9].ram.r_n_3 ,\ramloop[9].ram.r_n_4 ,\ramloop[9].ram.r_n_5 ,\ramloop[9].ram.r_n_6 ,\ramloop[9].ram.r_n_7 }),
        .\gstage1.q_dly_reg[8] (\ramloop[9].ram.r_n_8 ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module axi_vfifo_ctrl_0blk_mem_gen_generic_cstr__parameterized2
   (D,
    aclk,
    ram_empty_fb_i_reg,
    E,
    \gc0.count_d1_reg[8] ,
    \gcc0.gc0.count_d1_reg[8] ,
    argen_to_tdf_payload);
  output [13:0]D;
  input aclk;
  input ram_empty_fb_i_reg;
  input [0:0]E;
  input [8:0]\gc0.count_d1_reg[8] ;
  input [8:0]\gcc0.gc0.count_d1_reg[8] ;
  input [14:0]argen_to_tdf_payload;

  wire [13:0]D;
  wire [0:0]E;
  wire aclk;
  wire [14:0]argen_to_tdf_payload;
  wire [8:0]\gc0.count_d1_reg[8] ;
  wire [8:0]\gcc0.gc0.count_d1_reg[8] ;
  wire ram_empty_fb_i_reg;

  axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized42 \ramloop[0].ram.r 
       (.D(D),
        .E(E),
        .aclk(aclk),
        .argen_to_tdf_payload(argen_to_tdf_payload),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8] ),
        .\gcc0.gc0.count_d1_reg[8] (\gcc0.gc0.count_d1_reg[8] ),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_mux" *) 
module axi_vfifo_ctrl_0blk_mem_gen_mux__parameterized0
   (D,
    bram_rd_en,
    \gfwd_mode.storage_data1_reg[16] ,
    aclk,
    DOBDO,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    ram_doutb,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12 ,
    DOPBDOP,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_13 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_14 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_15 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_16 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_17 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_19 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_20 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_21 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_22 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_23 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_24 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_25 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_26 );
  output [8:0]D;
  input bram_rd_en;
  input [3:0]\gfwd_mode.storage_data1_reg[16] ;
  input aclk;
  input [7:0]DOBDO;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input [8:0]ram_doutb;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4 ;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5 ;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6 ;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7 ;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8 ;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9 ;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10 ;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11 ;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12 ;
  input [0:0]DOPBDOP;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_13 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_14 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_15 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_16 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_17 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_19 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_20 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_21 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_22 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_23 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_24 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_25 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_26 ;

  wire [8:0]D;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_13 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_14 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_15 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_16 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_17 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_19 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_20 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_21 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_22 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_23 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_24 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_25 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_26 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9 ;
  wire [7:0]DOBDO;
  wire [0:0]DOPBDOP;
  wire aclk;
  wire bram_rd_en;
  wire [3:0]\gfwd_mode.storage_data1_reg[16] ;
  wire \gstage1.q_dly[0]_i_4_n_0 ;
  wire \gstage1.q_dly[0]_i_5_n_0 ;
  wire \gstage1.q_dly[0]_i_6_n_0 ;
  wire \gstage1.q_dly[0]_i_7_n_0 ;
  wire \gstage1.q_dly[1]_i_4_n_0 ;
  wire \gstage1.q_dly[1]_i_5_n_0 ;
  wire \gstage1.q_dly[1]_i_6_n_0 ;
  wire \gstage1.q_dly[1]_i_7_n_0 ;
  wire \gstage1.q_dly[2]_i_4_n_0 ;
  wire \gstage1.q_dly[2]_i_5_n_0 ;
  wire \gstage1.q_dly[2]_i_6_n_0 ;
  wire \gstage1.q_dly[2]_i_7_n_0 ;
  wire \gstage1.q_dly[3]_i_4_n_0 ;
  wire \gstage1.q_dly[3]_i_5_n_0 ;
  wire \gstage1.q_dly[3]_i_6_n_0 ;
  wire \gstage1.q_dly[3]_i_7_n_0 ;
  wire \gstage1.q_dly[4]_i_4_n_0 ;
  wire \gstage1.q_dly[4]_i_5_n_0 ;
  wire \gstage1.q_dly[4]_i_6_n_0 ;
  wire \gstage1.q_dly[4]_i_7_n_0 ;
  wire \gstage1.q_dly[5]_i_4_n_0 ;
  wire \gstage1.q_dly[5]_i_5_n_0 ;
  wire \gstage1.q_dly[5]_i_6_n_0 ;
  wire \gstage1.q_dly[5]_i_7_n_0 ;
  wire \gstage1.q_dly[6]_i_4_n_0 ;
  wire \gstage1.q_dly[6]_i_5_n_0 ;
  wire \gstage1.q_dly[6]_i_6_n_0 ;
  wire \gstage1.q_dly[6]_i_7_n_0 ;
  wire \gstage1.q_dly[7]_i_4_n_0 ;
  wire \gstage1.q_dly[7]_i_5_n_0 ;
  wire \gstage1.q_dly[7]_i_6_n_0 ;
  wire \gstage1.q_dly[7]_i_7_n_0 ;
  wire \gstage1.q_dly[8]_i_4_n_0 ;
  wire \gstage1.q_dly[8]_i_5_n_0 ;
  wire \gstage1.q_dly[8]_i_6_n_0 ;
  wire \gstage1.q_dly[8]_i_7_n_0 ;
  wire \gstage1.q_dly_reg[0]_i_2_n_0 ;
  wire \gstage1.q_dly_reg[0]_i_3_n_0 ;
  wire \gstage1.q_dly_reg[1]_i_2_n_0 ;
  wire \gstage1.q_dly_reg[1]_i_3_n_0 ;
  wire \gstage1.q_dly_reg[2]_i_2_n_0 ;
  wire \gstage1.q_dly_reg[2]_i_3_n_0 ;
  wire \gstage1.q_dly_reg[3]_i_2_n_0 ;
  wire \gstage1.q_dly_reg[3]_i_3_n_0 ;
  wire \gstage1.q_dly_reg[4]_i_2_n_0 ;
  wire \gstage1.q_dly_reg[4]_i_3_n_0 ;
  wire \gstage1.q_dly_reg[5]_i_2_n_0 ;
  wire \gstage1.q_dly_reg[5]_i_3_n_0 ;
  wire \gstage1.q_dly_reg[6]_i_2_n_0 ;
  wire \gstage1.q_dly_reg[6]_i_3_n_0 ;
  wire \gstage1.q_dly_reg[7]_i_2_n_0 ;
  wire \gstage1.q_dly_reg[7]_i_3_n_0 ;
  wire \gstage1.q_dly_reg[8]_i_2_n_0 ;
  wire \gstage1.q_dly_reg[8]_i_3_n_0 ;
  wire [8:0]ram_doutb;
  wire [3:0]sel_pipe;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gstage1.q_dly[0]_i_4 
       (.I0(DOBDO[0]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [0]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [0]),
        .I4(sel_pipe[0]),
        .I5(ram_doutb[0]),
        .O(\gstage1.q_dly[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gstage1.q_dly[0]_i_5 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 [0]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 [0]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 [0]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4 [0]),
        .O(\gstage1.q_dly[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gstage1.q_dly[0]_i_6 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5 [0]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6 [0]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7 [0]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8 [0]),
        .O(\gstage1.q_dly[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gstage1.q_dly[0]_i_7 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9 [0]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10 [0]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11 [0]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12 [0]),
        .O(\gstage1.q_dly[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gstage1.q_dly[1]_i_4 
       (.I0(DOBDO[1]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [1]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [1]),
        .I4(sel_pipe[0]),
        .I5(ram_doutb[1]),
        .O(\gstage1.q_dly[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gstage1.q_dly[1]_i_5 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 [1]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 [1]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 [1]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4 [1]),
        .O(\gstage1.q_dly[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gstage1.q_dly[1]_i_6 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5 [1]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6 [1]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7 [1]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8 [1]),
        .O(\gstage1.q_dly[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gstage1.q_dly[1]_i_7 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9 [1]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10 [1]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11 [1]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12 [1]),
        .O(\gstage1.q_dly[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gstage1.q_dly[2]_i_4 
       (.I0(DOBDO[2]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [2]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [2]),
        .I4(sel_pipe[0]),
        .I5(ram_doutb[2]),
        .O(\gstage1.q_dly[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gstage1.q_dly[2]_i_5 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 [2]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 [2]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 [2]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4 [2]),
        .O(\gstage1.q_dly[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gstage1.q_dly[2]_i_6 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5 [2]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6 [2]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7 [2]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8 [2]),
        .O(\gstage1.q_dly[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gstage1.q_dly[2]_i_7 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9 [2]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10 [2]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11 [2]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12 [2]),
        .O(\gstage1.q_dly[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gstage1.q_dly[3]_i_4 
       (.I0(DOBDO[3]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [3]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [3]),
        .I4(sel_pipe[0]),
        .I5(ram_doutb[3]),
        .O(\gstage1.q_dly[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gstage1.q_dly[3]_i_5 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 [3]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 [3]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 [3]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4 [3]),
        .O(\gstage1.q_dly[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gstage1.q_dly[3]_i_6 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5 [3]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6 [3]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7 [3]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8 [3]),
        .O(\gstage1.q_dly[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gstage1.q_dly[3]_i_7 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9 [3]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10 [3]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11 [3]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12 [3]),
        .O(\gstage1.q_dly[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gstage1.q_dly[4]_i_4 
       (.I0(DOBDO[4]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [4]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [4]),
        .I4(sel_pipe[0]),
        .I5(ram_doutb[4]),
        .O(\gstage1.q_dly[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gstage1.q_dly[4]_i_5 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 [4]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 [4]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 [4]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4 [4]),
        .O(\gstage1.q_dly[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gstage1.q_dly[4]_i_6 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5 [4]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6 [4]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7 [4]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8 [4]),
        .O(\gstage1.q_dly[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gstage1.q_dly[4]_i_7 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9 [4]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10 [4]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11 [4]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12 [4]),
        .O(\gstage1.q_dly[4]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gstage1.q_dly[5]_i_4 
       (.I0(DOBDO[5]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [5]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [5]),
        .I4(sel_pipe[0]),
        .I5(ram_doutb[5]),
        .O(\gstage1.q_dly[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gstage1.q_dly[5]_i_5 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 [5]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 [5]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 [5]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4 [5]),
        .O(\gstage1.q_dly[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gstage1.q_dly[5]_i_6 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5 [5]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6 [5]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7 [5]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8 [5]),
        .O(\gstage1.q_dly[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gstage1.q_dly[5]_i_7 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9 [5]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10 [5]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11 [5]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12 [5]),
        .O(\gstage1.q_dly[5]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gstage1.q_dly[6]_i_4 
       (.I0(DOBDO[6]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [6]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [6]),
        .I4(sel_pipe[0]),
        .I5(ram_doutb[6]),
        .O(\gstage1.q_dly[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gstage1.q_dly[6]_i_5 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 [6]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 [6]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 [6]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4 [6]),
        .O(\gstage1.q_dly[6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gstage1.q_dly[6]_i_6 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5 [6]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6 [6]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7 [6]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8 [6]),
        .O(\gstage1.q_dly[6]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gstage1.q_dly[6]_i_7 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9 [6]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10 [6]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11 [6]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12 [6]),
        .O(\gstage1.q_dly[6]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gstage1.q_dly[7]_i_4 
       (.I0(DOBDO[7]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [7]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [7]),
        .I4(sel_pipe[0]),
        .I5(ram_doutb[7]),
        .O(\gstage1.q_dly[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gstage1.q_dly[7]_i_5 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 [7]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 [7]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 [7]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4 [7]),
        .O(\gstage1.q_dly[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gstage1.q_dly[7]_i_6 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5 [7]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6 [7]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7 [7]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8 [7]),
        .O(\gstage1.q_dly[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gstage1.q_dly[7]_i_7 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9 [7]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10 [7]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11 [7]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12 [7]),
        .O(\gstage1.q_dly[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gstage1.q_dly[8]_i_4 
       (.I0(DOPBDOP),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_13 ),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_14 ),
        .I4(sel_pipe[0]),
        .I5(ram_doutb[8]),
        .O(\gstage1.q_dly[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gstage1.q_dly[8]_i_5 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_15 ),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_16 ),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_17 ),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18 ),
        .O(\gstage1.q_dly[8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gstage1.q_dly[8]_i_6 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_19 ),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_20 ),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_21 ),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_22 ),
        .O(\gstage1.q_dly[8]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gstage1.q_dly[8]_i_7 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_23 ),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_24 ),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_25 ),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_26 ),
        .O(\gstage1.q_dly[8]_i_7_n_0 ));
  MUXF8 \gstage1.q_dly_reg[0]_i_1 
       (.I0(\gstage1.q_dly_reg[0]_i_2_n_0 ),
        .I1(\gstage1.q_dly_reg[0]_i_3_n_0 ),
        .O(D[0]),
        .S(sel_pipe[3]));
  MUXF7 \gstage1.q_dly_reg[0]_i_2 
       (.I0(\gstage1.q_dly[0]_i_4_n_0 ),
        .I1(\gstage1.q_dly[0]_i_5_n_0 ),
        .O(\gstage1.q_dly_reg[0]_i_2_n_0 ),
        .S(sel_pipe[2]));
  MUXF7 \gstage1.q_dly_reg[0]_i_3 
       (.I0(\gstage1.q_dly[0]_i_6_n_0 ),
        .I1(\gstage1.q_dly[0]_i_7_n_0 ),
        .O(\gstage1.q_dly_reg[0]_i_3_n_0 ),
        .S(sel_pipe[2]));
  MUXF8 \gstage1.q_dly_reg[1]_i_1 
       (.I0(\gstage1.q_dly_reg[1]_i_2_n_0 ),
        .I1(\gstage1.q_dly_reg[1]_i_3_n_0 ),
        .O(D[1]),
        .S(sel_pipe[3]));
  MUXF7 \gstage1.q_dly_reg[1]_i_2 
       (.I0(\gstage1.q_dly[1]_i_4_n_0 ),
        .I1(\gstage1.q_dly[1]_i_5_n_0 ),
        .O(\gstage1.q_dly_reg[1]_i_2_n_0 ),
        .S(sel_pipe[2]));
  MUXF7 \gstage1.q_dly_reg[1]_i_3 
       (.I0(\gstage1.q_dly[1]_i_6_n_0 ),
        .I1(\gstage1.q_dly[1]_i_7_n_0 ),
        .O(\gstage1.q_dly_reg[1]_i_3_n_0 ),
        .S(sel_pipe[2]));
  MUXF8 \gstage1.q_dly_reg[2]_i_1 
       (.I0(\gstage1.q_dly_reg[2]_i_2_n_0 ),
        .I1(\gstage1.q_dly_reg[2]_i_3_n_0 ),
        .O(D[2]),
        .S(sel_pipe[3]));
  MUXF7 \gstage1.q_dly_reg[2]_i_2 
       (.I0(\gstage1.q_dly[2]_i_4_n_0 ),
        .I1(\gstage1.q_dly[2]_i_5_n_0 ),
        .O(\gstage1.q_dly_reg[2]_i_2_n_0 ),
        .S(sel_pipe[2]));
  MUXF7 \gstage1.q_dly_reg[2]_i_3 
       (.I0(\gstage1.q_dly[2]_i_6_n_0 ),
        .I1(\gstage1.q_dly[2]_i_7_n_0 ),
        .O(\gstage1.q_dly_reg[2]_i_3_n_0 ),
        .S(sel_pipe[2]));
  MUXF8 \gstage1.q_dly_reg[3]_i_1 
       (.I0(\gstage1.q_dly_reg[3]_i_2_n_0 ),
        .I1(\gstage1.q_dly_reg[3]_i_3_n_0 ),
        .O(D[3]),
        .S(sel_pipe[3]));
  MUXF7 \gstage1.q_dly_reg[3]_i_2 
       (.I0(\gstage1.q_dly[3]_i_4_n_0 ),
        .I1(\gstage1.q_dly[3]_i_5_n_0 ),
        .O(\gstage1.q_dly_reg[3]_i_2_n_0 ),
        .S(sel_pipe[2]));
  MUXF7 \gstage1.q_dly_reg[3]_i_3 
       (.I0(\gstage1.q_dly[3]_i_6_n_0 ),
        .I1(\gstage1.q_dly[3]_i_7_n_0 ),
        .O(\gstage1.q_dly_reg[3]_i_3_n_0 ),
        .S(sel_pipe[2]));
  MUXF8 \gstage1.q_dly_reg[4]_i_1 
       (.I0(\gstage1.q_dly_reg[4]_i_2_n_0 ),
        .I1(\gstage1.q_dly_reg[4]_i_3_n_0 ),
        .O(D[4]),
        .S(sel_pipe[3]));
  MUXF7 \gstage1.q_dly_reg[4]_i_2 
       (.I0(\gstage1.q_dly[4]_i_4_n_0 ),
        .I1(\gstage1.q_dly[4]_i_5_n_0 ),
        .O(\gstage1.q_dly_reg[4]_i_2_n_0 ),
        .S(sel_pipe[2]));
  MUXF7 \gstage1.q_dly_reg[4]_i_3 
       (.I0(\gstage1.q_dly[4]_i_6_n_0 ),
        .I1(\gstage1.q_dly[4]_i_7_n_0 ),
        .O(\gstage1.q_dly_reg[4]_i_3_n_0 ),
        .S(sel_pipe[2]));
  MUXF8 \gstage1.q_dly_reg[5]_i_1 
       (.I0(\gstage1.q_dly_reg[5]_i_2_n_0 ),
        .I1(\gstage1.q_dly_reg[5]_i_3_n_0 ),
        .O(D[5]),
        .S(sel_pipe[3]));
  MUXF7 \gstage1.q_dly_reg[5]_i_2 
       (.I0(\gstage1.q_dly[5]_i_4_n_0 ),
        .I1(\gstage1.q_dly[5]_i_5_n_0 ),
        .O(\gstage1.q_dly_reg[5]_i_2_n_0 ),
        .S(sel_pipe[2]));
  MUXF7 \gstage1.q_dly_reg[5]_i_3 
       (.I0(\gstage1.q_dly[5]_i_6_n_0 ),
        .I1(\gstage1.q_dly[5]_i_7_n_0 ),
        .O(\gstage1.q_dly_reg[5]_i_3_n_0 ),
        .S(sel_pipe[2]));
  MUXF8 \gstage1.q_dly_reg[6]_i_1 
       (.I0(\gstage1.q_dly_reg[6]_i_2_n_0 ),
        .I1(\gstage1.q_dly_reg[6]_i_3_n_0 ),
        .O(D[6]),
        .S(sel_pipe[3]));
  MUXF7 \gstage1.q_dly_reg[6]_i_2 
       (.I0(\gstage1.q_dly[6]_i_4_n_0 ),
        .I1(\gstage1.q_dly[6]_i_5_n_0 ),
        .O(\gstage1.q_dly_reg[6]_i_2_n_0 ),
        .S(sel_pipe[2]));
  MUXF7 \gstage1.q_dly_reg[6]_i_3 
       (.I0(\gstage1.q_dly[6]_i_6_n_0 ),
        .I1(\gstage1.q_dly[6]_i_7_n_0 ),
        .O(\gstage1.q_dly_reg[6]_i_3_n_0 ),
        .S(sel_pipe[2]));
  MUXF8 \gstage1.q_dly_reg[7]_i_1 
       (.I0(\gstage1.q_dly_reg[7]_i_2_n_0 ),
        .I1(\gstage1.q_dly_reg[7]_i_3_n_0 ),
        .O(D[7]),
        .S(sel_pipe[3]));
  MUXF7 \gstage1.q_dly_reg[7]_i_2 
       (.I0(\gstage1.q_dly[7]_i_4_n_0 ),
        .I1(\gstage1.q_dly[7]_i_5_n_0 ),
        .O(\gstage1.q_dly_reg[7]_i_2_n_0 ),
        .S(sel_pipe[2]));
  MUXF7 \gstage1.q_dly_reg[7]_i_3 
       (.I0(\gstage1.q_dly[7]_i_6_n_0 ),
        .I1(\gstage1.q_dly[7]_i_7_n_0 ),
        .O(\gstage1.q_dly_reg[7]_i_3_n_0 ),
        .S(sel_pipe[2]));
  MUXF8 \gstage1.q_dly_reg[8]_i_1 
       (.I0(\gstage1.q_dly_reg[8]_i_2_n_0 ),
        .I1(\gstage1.q_dly_reg[8]_i_3_n_0 ),
        .O(D[8]),
        .S(sel_pipe[3]));
  MUXF7 \gstage1.q_dly_reg[8]_i_2 
       (.I0(\gstage1.q_dly[8]_i_4_n_0 ),
        .I1(\gstage1.q_dly[8]_i_5_n_0 ),
        .O(\gstage1.q_dly_reg[8]_i_2_n_0 ),
        .S(sel_pipe[2]));
  MUXF7 \gstage1.q_dly_reg[8]_i_3 
       (.I0(\gstage1.q_dly[8]_i_6_n_0 ),
        .I1(\gstage1.q_dly[8]_i_7_n_0 ),
        .O(\gstage1.q_dly_reg[8]_i_3_n_0 ),
        .S(sel_pipe[2]));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] 
       (.C(aclk),
        .CE(bram_rd_en),
        .D(\gfwd_mode.storage_data1_reg[16] [0]),
        .Q(sel_pipe[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1] 
       (.C(aclk),
        .CE(bram_rd_en),
        .D(\gfwd_mode.storage_data1_reg[16] [1]),
        .Q(sel_pipe[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[2] 
       (.C(aclk),
        .CE(bram_rd_en),
        .D(\gfwd_mode.storage_data1_reg[16] [2]),
        .Q(sel_pipe[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[3] 
       (.C(aclk),
        .CE(bram_rd_en),
        .D(\gfwd_mode.storage_data1_reg[16] [3]),
        .Q(sel_pipe[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_mux" *) 
module axi_vfifo_ctrl_0blk_mem_gen_mux__parameterized2
   (D,
    bram_rd_en,
    \gfwd_mode.storage_data1_reg[16] ,
    aclk,
    DOBDO,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    ram_doutb,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12 ,
    DOPBDOP,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_13 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_14 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_15 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_16 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_17 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_19 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_20 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_21 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_22 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_23 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_24 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_25 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_26 );
  output [8:0]D;
  input bram_rd_en;
  input [3:0]\gfwd_mode.storage_data1_reg[16] ;
  input aclk;
  input [7:0]DOBDO;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input [8:0]ram_doutb;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4 ;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5 ;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6 ;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7 ;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8 ;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9 ;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10 ;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11 ;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12 ;
  input [0:0]DOPBDOP;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_13 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_14 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_15 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_16 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_17 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_19 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_20 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_21 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_22 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_23 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_24 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_25 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_26 ;

  wire [8:0]D;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_13 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_14 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_15 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_16 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_17 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_19 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_20 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_21 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_22 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_23 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_24 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_25 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_26 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9 ;
  wire [7:0]DOBDO;
  wire [0:0]DOPBDOP;
  wire aclk;
  wire bram_rd_en;
  wire [3:0]\gfwd_mode.storage_data1_reg[16] ;
  wire \gstage1.q_dly[0]_i_4__0_n_0 ;
  wire \gstage1.q_dly[0]_i_5__0_n_0 ;
  wire \gstage1.q_dly[0]_i_6__0_n_0 ;
  wire \gstage1.q_dly[0]_i_7__0_n_0 ;
  wire \gstage1.q_dly[1]_i_4__0_n_0 ;
  wire \gstage1.q_dly[1]_i_5__0_n_0 ;
  wire \gstage1.q_dly[1]_i_6__0_n_0 ;
  wire \gstage1.q_dly[1]_i_7__0_n_0 ;
  wire \gstage1.q_dly[2]_i_4__0_n_0 ;
  wire \gstage1.q_dly[2]_i_5__0_n_0 ;
  wire \gstage1.q_dly[2]_i_6__0_n_0 ;
  wire \gstage1.q_dly[2]_i_7__0_n_0 ;
  wire \gstage1.q_dly[3]_i_4__0_n_0 ;
  wire \gstage1.q_dly[3]_i_5__0_n_0 ;
  wire \gstage1.q_dly[3]_i_6__0_n_0 ;
  wire \gstage1.q_dly[3]_i_7__0_n_0 ;
  wire \gstage1.q_dly[4]_i_4__0_n_0 ;
  wire \gstage1.q_dly[4]_i_5__0_n_0 ;
  wire \gstage1.q_dly[4]_i_6__0_n_0 ;
  wire \gstage1.q_dly[4]_i_7__0_n_0 ;
  wire \gstage1.q_dly[5]_i_4__0_n_0 ;
  wire \gstage1.q_dly[5]_i_5__0_n_0 ;
  wire \gstage1.q_dly[5]_i_6__0_n_0 ;
  wire \gstage1.q_dly[5]_i_7__0_n_0 ;
  wire \gstage1.q_dly[6]_i_4__0_n_0 ;
  wire \gstage1.q_dly[6]_i_5__0_n_0 ;
  wire \gstage1.q_dly[6]_i_6__0_n_0 ;
  wire \gstage1.q_dly[6]_i_7__0_n_0 ;
  wire \gstage1.q_dly[7]_i_4__0_n_0 ;
  wire \gstage1.q_dly[7]_i_5__0_n_0 ;
  wire \gstage1.q_dly[7]_i_6__0_n_0 ;
  wire \gstage1.q_dly[7]_i_7__0_n_0 ;
  wire \gstage1.q_dly[8]_i_4__0_n_0 ;
  wire \gstage1.q_dly[8]_i_5__0_n_0 ;
  wire \gstage1.q_dly[8]_i_6__0_n_0 ;
  wire \gstage1.q_dly[8]_i_7__0_n_0 ;
  wire \gstage1.q_dly_reg[0]_i_2__0_n_0 ;
  wire \gstage1.q_dly_reg[0]_i_3__0_n_0 ;
  wire \gstage1.q_dly_reg[1]_i_2__0_n_0 ;
  wire \gstage1.q_dly_reg[1]_i_3__0_n_0 ;
  wire \gstage1.q_dly_reg[2]_i_2__0_n_0 ;
  wire \gstage1.q_dly_reg[2]_i_3__0_n_0 ;
  wire \gstage1.q_dly_reg[3]_i_2__0_n_0 ;
  wire \gstage1.q_dly_reg[3]_i_3__0_n_0 ;
  wire \gstage1.q_dly_reg[4]_i_2__0_n_0 ;
  wire \gstage1.q_dly_reg[4]_i_3__0_n_0 ;
  wire \gstage1.q_dly_reg[5]_i_2__0_n_0 ;
  wire \gstage1.q_dly_reg[5]_i_3__0_n_0 ;
  wire \gstage1.q_dly_reg[6]_i_2__0_n_0 ;
  wire \gstage1.q_dly_reg[6]_i_3__0_n_0 ;
  wire \gstage1.q_dly_reg[7]_i_2__0_n_0 ;
  wire \gstage1.q_dly_reg[7]_i_3__0_n_0 ;
  wire \gstage1.q_dly_reg[8]_i_2__0_n_0 ;
  wire \gstage1.q_dly_reg[8]_i_3__0_n_0 ;
  wire [8:0]ram_doutb;
  wire [3:0]sel_pipe;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gstage1.q_dly[0]_i_4__0 
       (.I0(DOBDO[0]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [0]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [0]),
        .I4(sel_pipe[0]),
        .I5(ram_doutb[0]),
        .O(\gstage1.q_dly[0]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gstage1.q_dly[0]_i_5__0 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 [0]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 [0]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 [0]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4 [0]),
        .O(\gstage1.q_dly[0]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gstage1.q_dly[0]_i_6__0 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5 [0]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6 [0]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7 [0]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8 [0]),
        .O(\gstage1.q_dly[0]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gstage1.q_dly[0]_i_7__0 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9 [0]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10 [0]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11 [0]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12 [0]),
        .O(\gstage1.q_dly[0]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gstage1.q_dly[1]_i_4__0 
       (.I0(DOBDO[1]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [1]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [1]),
        .I4(sel_pipe[0]),
        .I5(ram_doutb[1]),
        .O(\gstage1.q_dly[1]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gstage1.q_dly[1]_i_5__0 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 [1]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 [1]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 [1]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4 [1]),
        .O(\gstage1.q_dly[1]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gstage1.q_dly[1]_i_6__0 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5 [1]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6 [1]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7 [1]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8 [1]),
        .O(\gstage1.q_dly[1]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gstage1.q_dly[1]_i_7__0 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9 [1]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10 [1]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11 [1]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12 [1]),
        .O(\gstage1.q_dly[1]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gstage1.q_dly[2]_i_4__0 
       (.I0(DOBDO[2]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [2]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [2]),
        .I4(sel_pipe[0]),
        .I5(ram_doutb[2]),
        .O(\gstage1.q_dly[2]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gstage1.q_dly[2]_i_5__0 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 [2]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 [2]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 [2]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4 [2]),
        .O(\gstage1.q_dly[2]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gstage1.q_dly[2]_i_6__0 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5 [2]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6 [2]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7 [2]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8 [2]),
        .O(\gstage1.q_dly[2]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gstage1.q_dly[2]_i_7__0 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9 [2]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10 [2]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11 [2]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12 [2]),
        .O(\gstage1.q_dly[2]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gstage1.q_dly[3]_i_4__0 
       (.I0(DOBDO[3]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [3]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [3]),
        .I4(sel_pipe[0]),
        .I5(ram_doutb[3]),
        .O(\gstage1.q_dly[3]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gstage1.q_dly[3]_i_5__0 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 [3]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 [3]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 [3]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4 [3]),
        .O(\gstage1.q_dly[3]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gstage1.q_dly[3]_i_6__0 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5 [3]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6 [3]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7 [3]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8 [3]),
        .O(\gstage1.q_dly[3]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gstage1.q_dly[3]_i_7__0 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9 [3]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10 [3]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11 [3]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12 [3]),
        .O(\gstage1.q_dly[3]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gstage1.q_dly[4]_i_4__0 
       (.I0(DOBDO[4]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [4]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [4]),
        .I4(sel_pipe[0]),
        .I5(ram_doutb[4]),
        .O(\gstage1.q_dly[4]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gstage1.q_dly[4]_i_5__0 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 [4]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 [4]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 [4]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4 [4]),
        .O(\gstage1.q_dly[4]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gstage1.q_dly[4]_i_6__0 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5 [4]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6 [4]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7 [4]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8 [4]),
        .O(\gstage1.q_dly[4]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gstage1.q_dly[4]_i_7__0 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9 [4]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10 [4]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11 [4]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12 [4]),
        .O(\gstage1.q_dly[4]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gstage1.q_dly[5]_i_4__0 
       (.I0(DOBDO[5]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [5]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [5]),
        .I4(sel_pipe[0]),
        .I5(ram_doutb[5]),
        .O(\gstage1.q_dly[5]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gstage1.q_dly[5]_i_5__0 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 [5]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 [5]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 [5]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4 [5]),
        .O(\gstage1.q_dly[5]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gstage1.q_dly[5]_i_6__0 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5 [5]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6 [5]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7 [5]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8 [5]),
        .O(\gstage1.q_dly[5]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gstage1.q_dly[5]_i_7__0 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9 [5]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10 [5]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11 [5]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12 [5]),
        .O(\gstage1.q_dly[5]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gstage1.q_dly[6]_i_4__0 
       (.I0(DOBDO[6]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [6]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [6]),
        .I4(sel_pipe[0]),
        .I5(ram_doutb[6]),
        .O(\gstage1.q_dly[6]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gstage1.q_dly[6]_i_5__0 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 [6]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 [6]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 [6]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4 [6]),
        .O(\gstage1.q_dly[6]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gstage1.q_dly[6]_i_6__0 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5 [6]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6 [6]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7 [6]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8 [6]),
        .O(\gstage1.q_dly[6]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gstage1.q_dly[6]_i_7__0 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9 [6]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10 [6]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11 [6]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12 [6]),
        .O(\gstage1.q_dly[6]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gstage1.q_dly[7]_i_4__0 
       (.I0(DOBDO[7]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [7]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [7]),
        .I4(sel_pipe[0]),
        .I5(ram_doutb[7]),
        .O(\gstage1.q_dly[7]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gstage1.q_dly[7]_i_5__0 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 [7]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 [7]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 [7]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4 [7]),
        .O(\gstage1.q_dly[7]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gstage1.q_dly[7]_i_6__0 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5 [7]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6 [7]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7 [7]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8 [7]),
        .O(\gstage1.q_dly[7]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gstage1.q_dly[7]_i_7__0 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9 [7]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10 [7]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11 [7]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12 [7]),
        .O(\gstage1.q_dly[7]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gstage1.q_dly[8]_i_4__0 
       (.I0(DOPBDOP),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_13 ),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_14 ),
        .I4(sel_pipe[0]),
        .I5(ram_doutb[8]),
        .O(\gstage1.q_dly[8]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gstage1.q_dly[8]_i_5__0 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_15 ),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_16 ),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_17 ),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18 ),
        .O(\gstage1.q_dly[8]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gstage1.q_dly[8]_i_6__0 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_19 ),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_20 ),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_21 ),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_22 ),
        .O(\gstage1.q_dly[8]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gstage1.q_dly[8]_i_7__0 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_23 ),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_24 ),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_25 ),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_26 ),
        .O(\gstage1.q_dly[8]_i_7__0_n_0 ));
  MUXF8 \gstage1.q_dly_reg[0]_i_1__0 
       (.I0(\gstage1.q_dly_reg[0]_i_2__0_n_0 ),
        .I1(\gstage1.q_dly_reg[0]_i_3__0_n_0 ),
        .O(D[0]),
        .S(sel_pipe[3]));
  MUXF7 \gstage1.q_dly_reg[0]_i_2__0 
       (.I0(\gstage1.q_dly[0]_i_4__0_n_0 ),
        .I1(\gstage1.q_dly[0]_i_5__0_n_0 ),
        .O(\gstage1.q_dly_reg[0]_i_2__0_n_0 ),
        .S(sel_pipe[2]));
  MUXF7 \gstage1.q_dly_reg[0]_i_3__0 
       (.I0(\gstage1.q_dly[0]_i_6__0_n_0 ),
        .I1(\gstage1.q_dly[0]_i_7__0_n_0 ),
        .O(\gstage1.q_dly_reg[0]_i_3__0_n_0 ),
        .S(sel_pipe[2]));
  MUXF8 \gstage1.q_dly_reg[1]_i_1__0 
       (.I0(\gstage1.q_dly_reg[1]_i_2__0_n_0 ),
        .I1(\gstage1.q_dly_reg[1]_i_3__0_n_0 ),
        .O(D[1]),
        .S(sel_pipe[3]));
  MUXF7 \gstage1.q_dly_reg[1]_i_2__0 
       (.I0(\gstage1.q_dly[1]_i_4__0_n_0 ),
        .I1(\gstage1.q_dly[1]_i_5__0_n_0 ),
        .O(\gstage1.q_dly_reg[1]_i_2__0_n_0 ),
        .S(sel_pipe[2]));
  MUXF7 \gstage1.q_dly_reg[1]_i_3__0 
       (.I0(\gstage1.q_dly[1]_i_6__0_n_0 ),
        .I1(\gstage1.q_dly[1]_i_7__0_n_0 ),
        .O(\gstage1.q_dly_reg[1]_i_3__0_n_0 ),
        .S(sel_pipe[2]));
  MUXF8 \gstage1.q_dly_reg[2]_i_1__0 
       (.I0(\gstage1.q_dly_reg[2]_i_2__0_n_0 ),
        .I1(\gstage1.q_dly_reg[2]_i_3__0_n_0 ),
        .O(D[2]),
        .S(sel_pipe[3]));
  MUXF7 \gstage1.q_dly_reg[2]_i_2__0 
       (.I0(\gstage1.q_dly[2]_i_4__0_n_0 ),
        .I1(\gstage1.q_dly[2]_i_5__0_n_0 ),
        .O(\gstage1.q_dly_reg[2]_i_2__0_n_0 ),
        .S(sel_pipe[2]));
  MUXF7 \gstage1.q_dly_reg[2]_i_3__0 
       (.I0(\gstage1.q_dly[2]_i_6__0_n_0 ),
        .I1(\gstage1.q_dly[2]_i_7__0_n_0 ),
        .O(\gstage1.q_dly_reg[2]_i_3__0_n_0 ),
        .S(sel_pipe[2]));
  MUXF8 \gstage1.q_dly_reg[3]_i_1__0 
       (.I0(\gstage1.q_dly_reg[3]_i_2__0_n_0 ),
        .I1(\gstage1.q_dly_reg[3]_i_3__0_n_0 ),
        .O(D[3]),
        .S(sel_pipe[3]));
  MUXF7 \gstage1.q_dly_reg[3]_i_2__0 
       (.I0(\gstage1.q_dly[3]_i_4__0_n_0 ),
        .I1(\gstage1.q_dly[3]_i_5__0_n_0 ),
        .O(\gstage1.q_dly_reg[3]_i_2__0_n_0 ),
        .S(sel_pipe[2]));
  MUXF7 \gstage1.q_dly_reg[3]_i_3__0 
       (.I0(\gstage1.q_dly[3]_i_6__0_n_0 ),
        .I1(\gstage1.q_dly[3]_i_7__0_n_0 ),
        .O(\gstage1.q_dly_reg[3]_i_3__0_n_0 ),
        .S(sel_pipe[2]));
  MUXF8 \gstage1.q_dly_reg[4]_i_1__0 
       (.I0(\gstage1.q_dly_reg[4]_i_2__0_n_0 ),
        .I1(\gstage1.q_dly_reg[4]_i_3__0_n_0 ),
        .O(D[4]),
        .S(sel_pipe[3]));
  MUXF7 \gstage1.q_dly_reg[4]_i_2__0 
       (.I0(\gstage1.q_dly[4]_i_4__0_n_0 ),
        .I1(\gstage1.q_dly[4]_i_5__0_n_0 ),
        .O(\gstage1.q_dly_reg[4]_i_2__0_n_0 ),
        .S(sel_pipe[2]));
  MUXF7 \gstage1.q_dly_reg[4]_i_3__0 
       (.I0(\gstage1.q_dly[4]_i_6__0_n_0 ),
        .I1(\gstage1.q_dly[4]_i_7__0_n_0 ),
        .O(\gstage1.q_dly_reg[4]_i_3__0_n_0 ),
        .S(sel_pipe[2]));
  MUXF8 \gstage1.q_dly_reg[5]_i_1__0 
       (.I0(\gstage1.q_dly_reg[5]_i_2__0_n_0 ),
        .I1(\gstage1.q_dly_reg[5]_i_3__0_n_0 ),
        .O(D[5]),
        .S(sel_pipe[3]));
  MUXF7 \gstage1.q_dly_reg[5]_i_2__0 
       (.I0(\gstage1.q_dly[5]_i_4__0_n_0 ),
        .I1(\gstage1.q_dly[5]_i_5__0_n_0 ),
        .O(\gstage1.q_dly_reg[5]_i_2__0_n_0 ),
        .S(sel_pipe[2]));
  MUXF7 \gstage1.q_dly_reg[5]_i_3__0 
       (.I0(\gstage1.q_dly[5]_i_6__0_n_0 ),
        .I1(\gstage1.q_dly[5]_i_7__0_n_0 ),
        .O(\gstage1.q_dly_reg[5]_i_3__0_n_0 ),
        .S(sel_pipe[2]));
  MUXF8 \gstage1.q_dly_reg[6]_i_1__0 
       (.I0(\gstage1.q_dly_reg[6]_i_2__0_n_0 ),
        .I1(\gstage1.q_dly_reg[6]_i_3__0_n_0 ),
        .O(D[6]),
        .S(sel_pipe[3]));
  MUXF7 \gstage1.q_dly_reg[6]_i_2__0 
       (.I0(\gstage1.q_dly[6]_i_4__0_n_0 ),
        .I1(\gstage1.q_dly[6]_i_5__0_n_0 ),
        .O(\gstage1.q_dly_reg[6]_i_2__0_n_0 ),
        .S(sel_pipe[2]));
  MUXF7 \gstage1.q_dly_reg[6]_i_3__0 
       (.I0(\gstage1.q_dly[6]_i_6__0_n_0 ),
        .I1(\gstage1.q_dly[6]_i_7__0_n_0 ),
        .O(\gstage1.q_dly_reg[6]_i_3__0_n_0 ),
        .S(sel_pipe[2]));
  MUXF8 \gstage1.q_dly_reg[7]_i_1__0 
       (.I0(\gstage1.q_dly_reg[7]_i_2__0_n_0 ),
        .I1(\gstage1.q_dly_reg[7]_i_3__0_n_0 ),
        .O(D[7]),
        .S(sel_pipe[3]));
  MUXF7 \gstage1.q_dly_reg[7]_i_2__0 
       (.I0(\gstage1.q_dly[7]_i_4__0_n_0 ),
        .I1(\gstage1.q_dly[7]_i_5__0_n_0 ),
        .O(\gstage1.q_dly_reg[7]_i_2__0_n_0 ),
        .S(sel_pipe[2]));
  MUXF7 \gstage1.q_dly_reg[7]_i_3__0 
       (.I0(\gstage1.q_dly[7]_i_6__0_n_0 ),
        .I1(\gstage1.q_dly[7]_i_7__0_n_0 ),
        .O(\gstage1.q_dly_reg[7]_i_3__0_n_0 ),
        .S(sel_pipe[2]));
  MUXF8 \gstage1.q_dly_reg[8]_i_1__0 
       (.I0(\gstage1.q_dly_reg[8]_i_2__0_n_0 ),
        .I1(\gstage1.q_dly_reg[8]_i_3__0_n_0 ),
        .O(D[8]),
        .S(sel_pipe[3]));
  MUXF7 \gstage1.q_dly_reg[8]_i_2__0 
       (.I0(\gstage1.q_dly[8]_i_4__0_n_0 ),
        .I1(\gstage1.q_dly[8]_i_5__0_n_0 ),
        .O(\gstage1.q_dly_reg[8]_i_2__0_n_0 ),
        .S(sel_pipe[2]));
  MUXF7 \gstage1.q_dly_reg[8]_i_3__0 
       (.I0(\gstage1.q_dly[8]_i_6__0_n_0 ),
        .I1(\gstage1.q_dly[8]_i_7__0_n_0 ),
        .O(\gstage1.q_dly_reg[8]_i_3__0_n_0 ),
        .S(sel_pipe[2]));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] 
       (.C(aclk),
        .CE(bram_rd_en),
        .D(\gfwd_mode.storage_data1_reg[16] [0]),
        .Q(sel_pipe[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1] 
       (.C(aclk),
        .CE(bram_rd_en),
        .D(\gfwd_mode.storage_data1_reg[16] [1]),
        .Q(sel_pipe[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[2] 
       (.C(aclk),
        .CE(bram_rd_en),
        .D(\gfwd_mode.storage_data1_reg[16] [2]),
        .Q(sel_pipe[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[3] 
       (.C(aclk),
        .CE(bram_rd_en),
        .D(\gfwd_mode.storage_data1_reg[16] [3]),
        .Q(sel_pipe[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axi_vfifo_ctrl_0blk_mem_gen_prim_width
   (D,
    aclk,
    ram_rd_en_i,
    E,
    \gc0.count_d1_reg[8] ,
    \gcc0.gc0.count_d1_reg[8] ,
    \gfwd_mode.storage_data1_reg[65] );
  output [64:0]D;
  input aclk;
  input ram_rd_en_i;
  input [0:0]E;
  input [8:0]\gc0.count_d1_reg[8] ;
  input [8:0]\gcc0.gc0.count_d1_reg[8] ;
  input [64:0]\gfwd_mode.storage_data1_reg[65] ;

  wire [64:0]D;
  wire [0:0]E;
  wire aclk;
  wire [8:0]\gc0.count_d1_reg[8] ;
  wire [8:0]\gcc0.gc0.count_d1_reg[8] ;
  wire [64:0]\gfwd_mode.storage_data1_reg[65] ;
  wire ram_rd_en_i;

  axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper \prim_noinit.ram 
       (.D(D),
        .E(E),
        .aclk(aclk),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8] ),
        .\gcc0.gc0.count_d1_reg[8] (\gcc0.gc0.count_d1_reg[8] ),
        .\gfwd_mode.storage_data1_reg[65] (\gfwd_mode.storage_data1_reg[65] ),
        .ram_rd_en_i(ram_rd_en_i));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized0
   (ram_doutb,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[26] ,
    \gfwd_mode.storage_data1_reg[12] );
  output [8:0]ram_doutb;
  input aclk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]Q;
  input [20:0]\gfwd_mode.storage_data1_reg[26] ;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire [0:0]Q;
  wire aclk;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [20:0]\gfwd_mode.storage_data1_reg[26] ;
  wire [8:0]ram_doutb;

  axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized0 \prim_noinit.ram 
       (.Q(Q),
        .aclk(aclk),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[12] ),
        .\gfwd_mode.storage_data1_reg[26] (\gfwd_mode.storage_data1_reg[26] ),
        .ram_doutb(ram_doutb));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized1
   (\gstage1.q_dly_reg[7] ,
    \gstage1.q_dly_reg[8] ,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[26] ,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[7] ;
  output [0:0]\gstage1.q_dly_reg[8] ;
  input aclk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]Q;
  input [20:0]\gfwd_mode.storage_data1_reg[26] ;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire [0:0]Q;
  wire aclk;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [20:0]\gfwd_mode.storage_data1_reg[26] ;
  wire [7:0]\gstage1.q_dly_reg[7] ;
  wire [0:0]\gstage1.q_dly_reg[8] ;

  axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized1 \prim_noinit.ram 
       (.Q(Q),
        .aclk(aclk),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[12] ),
        .\gfwd_mode.storage_data1_reg[26] (\gfwd_mode.storage_data1_reg[26] ),
        .\gstage1.q_dly_reg[7] (\gstage1.q_dly_reg[7] ),
        .\gstage1.q_dly_reg[8] (\gstage1.q_dly_reg[8] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized10
   (\gstage1.q_dly_reg[7] ,
    \gstage1.q_dly_reg[8] ,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[26] ,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[7] ;
  output [0:0]\gstage1.q_dly_reg[8] ;
  input aclk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]Q;
  input [20:0]\gfwd_mode.storage_data1_reg[26] ;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire [0:0]Q;
  wire aclk;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [20:0]\gfwd_mode.storage_data1_reg[26] ;
  wire [7:0]\gstage1.q_dly_reg[7] ;
  wire [0:0]\gstage1.q_dly_reg[8] ;

  axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized10 \prim_noinit.ram 
       (.Q(Q),
        .aclk(aclk),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[12] ),
        .\gfwd_mode.storage_data1_reg[26] (\gfwd_mode.storage_data1_reg[26] ),
        .\gstage1.q_dly_reg[7] (\gstage1.q_dly_reg[7] ),
        .\gstage1.q_dly_reg[8] (\gstage1.q_dly_reg[8] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized11
   (\gstage1.q_dly_reg[7] ,
    \gstage1.q_dly_reg[8] ,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[26] ,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[7] ;
  output [0:0]\gstage1.q_dly_reg[8] ;
  input aclk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]Q;
  input [20:0]\gfwd_mode.storage_data1_reg[26] ;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire [0:0]Q;
  wire aclk;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [20:0]\gfwd_mode.storage_data1_reg[26] ;
  wire [7:0]\gstage1.q_dly_reg[7] ;
  wire [0:0]\gstage1.q_dly_reg[8] ;

  axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized11 \prim_noinit.ram 
       (.Q(Q),
        .aclk(aclk),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[12] ),
        .\gfwd_mode.storage_data1_reg[26] (\gfwd_mode.storage_data1_reg[26] ),
        .\gstage1.q_dly_reg[7] (\gstage1.q_dly_reg[7] ),
        .\gstage1.q_dly_reg[8] (\gstage1.q_dly_reg[8] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized12
   (\gstage1.q_dly_reg[7] ,
    \gstage1.q_dly_reg[8] ,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[26] ,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[7] ;
  output [0:0]\gstage1.q_dly_reg[8] ;
  input aclk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]Q;
  input [20:0]\gfwd_mode.storage_data1_reg[26] ;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire [0:0]Q;
  wire aclk;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [20:0]\gfwd_mode.storage_data1_reg[26] ;
  wire [7:0]\gstage1.q_dly_reg[7] ;
  wire [0:0]\gstage1.q_dly_reg[8] ;

  axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized12 \prim_noinit.ram 
       (.Q(Q),
        .aclk(aclk),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[12] ),
        .\gfwd_mode.storage_data1_reg[26] (\gfwd_mode.storage_data1_reg[26] ),
        .\gstage1.q_dly_reg[7] (\gstage1.q_dly_reg[7] ),
        .\gstage1.q_dly_reg[8] (\gstage1.q_dly_reg[8] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized13
   (\gstage1.q_dly_reg[7] ,
    \gstage1.q_dly_reg[8] ,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[26] ,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[7] ;
  output [0:0]\gstage1.q_dly_reg[8] ;
  input aclk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]Q;
  input [20:0]\gfwd_mode.storage_data1_reg[26] ;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire [0:0]Q;
  wire aclk;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [20:0]\gfwd_mode.storage_data1_reg[26] ;
  wire [7:0]\gstage1.q_dly_reg[7] ;
  wire [0:0]\gstage1.q_dly_reg[8] ;

  axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized13 \prim_noinit.ram 
       (.Q(Q),
        .aclk(aclk),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[12] ),
        .\gfwd_mode.storage_data1_reg[26] (\gfwd_mode.storage_data1_reg[26] ),
        .\gstage1.q_dly_reg[7] (\gstage1.q_dly_reg[7] ),
        .\gstage1.q_dly_reg[8] (\gstage1.q_dly_reg[8] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized14
   (\gstage1.q_dly_reg[7] ,
    \gstage1.q_dly_reg[8] ,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[26] ,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[7] ;
  output [0:0]\gstage1.q_dly_reg[8] ;
  input aclk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]Q;
  input [20:0]\gfwd_mode.storage_data1_reg[26] ;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire [0:0]Q;
  wire aclk;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [20:0]\gfwd_mode.storage_data1_reg[26] ;
  wire [7:0]\gstage1.q_dly_reg[7] ;
  wire [0:0]\gstage1.q_dly_reg[8] ;

  axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized14 \prim_noinit.ram 
       (.Q(Q),
        .aclk(aclk),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[12] ),
        .\gfwd_mode.storage_data1_reg[26] (\gfwd_mode.storage_data1_reg[26] ),
        .\gstage1.q_dly_reg[7] (\gstage1.q_dly_reg[7] ),
        .\gstage1.q_dly_reg[8] (\gstage1.q_dly_reg[8] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized15
   (\gstage1.q_dly_reg[7] ,
    \gstage1.q_dly_reg[8] ,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[26] ,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[7] ;
  output [0:0]\gstage1.q_dly_reg[8] ;
  input aclk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]Q;
  input [20:0]\gfwd_mode.storage_data1_reg[26] ;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire [0:0]Q;
  wire aclk;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [20:0]\gfwd_mode.storage_data1_reg[26] ;
  wire [7:0]\gstage1.q_dly_reg[7] ;
  wire [0:0]\gstage1.q_dly_reg[8] ;

  axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized15 \prim_noinit.ram 
       (.Q(Q),
        .aclk(aclk),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[12] ),
        .\gfwd_mode.storage_data1_reg[26] (\gfwd_mode.storage_data1_reg[26] ),
        .\gstage1.q_dly_reg[7] (\gstage1.q_dly_reg[7] ),
        .\gstage1.q_dly_reg[8] (\gstage1.q_dly_reg[8] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized16
   (D,
    aclk,
    bram_wr_en,
    bram_rd_en,
    Q,
    \gfwd_mode.storage_data1_reg[30] ,
    \gfwd_mode.storage_data1_reg[16] );
  output [0:0]D;
  input aclk;
  input bram_wr_en;
  input bram_rd_en;
  input [0:0]Q;
  input [16:0]\gfwd_mode.storage_data1_reg[30] ;
  input [15:0]\gfwd_mode.storage_data1_reg[16] ;

  wire [0:0]D;
  wire [0:0]Q;
  wire aclk;
  wire bram_rd_en;
  wire bram_wr_en;
  wire [15:0]\gfwd_mode.storage_data1_reg[16] ;
  wire [16:0]\gfwd_mode.storage_data1_reg[30] ;

  axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized16 \prim_noinit.ram 
       (.D(D),
        .Q(Q),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .bram_wr_en(bram_wr_en),
        .\gfwd_mode.storage_data1_reg[16] (\gfwd_mode.storage_data1_reg[16] ),
        .\gfwd_mode.storage_data1_reg[30] (\gfwd_mode.storage_data1_reg[30] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized17
   (D,
    aclk,
    bram_wr_en,
    bram_rd_en,
    Q,
    \gfwd_mode.storage_data1_reg[30] ,
    \gfwd_mode.storage_data1_reg[16] );
  output [0:0]D;
  input aclk;
  input bram_wr_en;
  input bram_rd_en;
  input [0:0]Q;
  input [16:0]\gfwd_mode.storage_data1_reg[30] ;
  input [15:0]\gfwd_mode.storage_data1_reg[16] ;

  wire [0:0]D;
  wire [0:0]Q;
  wire aclk;
  wire bram_rd_en;
  wire bram_wr_en;
  wire [15:0]\gfwd_mode.storage_data1_reg[16] ;
  wire [16:0]\gfwd_mode.storage_data1_reg[30] ;

  axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized17 \prim_noinit.ram 
       (.D(D),
        .Q(Q),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .bram_wr_en(bram_wr_en),
        .\gfwd_mode.storage_data1_reg[16] (\gfwd_mode.storage_data1_reg[16] ),
        .\gfwd_mode.storage_data1_reg[30] (\gfwd_mode.storage_data1_reg[30] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized18
   (D,
    aclk,
    bram_wr_en,
    bram_rd_en,
    Q,
    \gfwd_mode.storage_data1_reg[30] ,
    \gfwd_mode.storage_data1_reg[16] );
  output [0:0]D;
  input aclk;
  input bram_wr_en;
  input bram_rd_en;
  input [0:0]Q;
  input [16:0]\gfwd_mode.storage_data1_reg[30] ;
  input [15:0]\gfwd_mode.storage_data1_reg[16] ;

  wire [0:0]D;
  wire [0:0]Q;
  wire aclk;
  wire bram_rd_en;
  wire bram_wr_en;
  wire [15:0]\gfwd_mode.storage_data1_reg[16] ;
  wire [16:0]\gfwd_mode.storage_data1_reg[30] ;

  axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized18 \prim_noinit.ram 
       (.D(D),
        .Q(Q),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .bram_wr_en(bram_wr_en),
        .\gfwd_mode.storage_data1_reg[16] (\gfwd_mode.storage_data1_reg[16] ),
        .\gfwd_mode.storage_data1_reg[30] (\gfwd_mode.storage_data1_reg[30] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized19
   (D,
    aclk,
    bram_wr_en,
    bram_rd_en,
    Q,
    \gfwd_mode.storage_data1_reg[30] ,
    \gfwd_mode.storage_data1_reg[16] );
  output [0:0]D;
  input aclk;
  input bram_wr_en;
  input bram_rd_en;
  input [0:0]Q;
  input [16:0]\gfwd_mode.storage_data1_reg[30] ;
  input [15:0]\gfwd_mode.storage_data1_reg[16] ;

  wire [0:0]D;
  wire [0:0]Q;
  wire aclk;
  wire bram_rd_en;
  wire bram_wr_en;
  wire [15:0]\gfwd_mode.storage_data1_reg[16] ;
  wire [16:0]\gfwd_mode.storage_data1_reg[30] ;

  axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized19 \prim_noinit.ram 
       (.D(D),
        .Q(Q),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .bram_wr_en(bram_wr_en),
        .\gfwd_mode.storage_data1_reg[16] (\gfwd_mode.storage_data1_reg[16] ),
        .\gfwd_mode.storage_data1_reg[30] (\gfwd_mode.storage_data1_reg[30] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized2
   (\gstage1.q_dly_reg[7] ,
    \gstage1.q_dly_reg[8] ,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[26] ,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[7] ;
  output [0:0]\gstage1.q_dly_reg[8] ;
  input aclk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]Q;
  input [20:0]\gfwd_mode.storage_data1_reg[26] ;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire [0:0]Q;
  wire aclk;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [20:0]\gfwd_mode.storage_data1_reg[26] ;
  wire [7:0]\gstage1.q_dly_reg[7] ;
  wire [0:0]\gstage1.q_dly_reg[8] ;

  axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized2 \prim_noinit.ram 
       (.Q(Q),
        .aclk(aclk),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[12] ),
        .\gfwd_mode.storage_data1_reg[26] (\gfwd_mode.storage_data1_reg[26] ),
        .\gstage1.q_dly_reg[7] (\gstage1.q_dly_reg[7] ),
        .\gstage1.q_dly_reg[8] (\gstage1.q_dly_reg[8] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized20
   (D,
    aclk,
    bram_wr_en,
    bram_rd_en,
    Q,
    \gfwd_mode.storage_data1_reg[30] ,
    \gfwd_mode.storage_data1_reg[16] );
  output [0:0]D;
  input aclk;
  input bram_wr_en;
  input bram_rd_en;
  input [0:0]Q;
  input [16:0]\gfwd_mode.storage_data1_reg[30] ;
  input [15:0]\gfwd_mode.storage_data1_reg[16] ;

  wire [0:0]D;
  wire [0:0]Q;
  wire aclk;
  wire bram_rd_en;
  wire bram_wr_en;
  wire [15:0]\gfwd_mode.storage_data1_reg[16] ;
  wire [16:0]\gfwd_mode.storage_data1_reg[30] ;

  axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized20 \prim_noinit.ram 
       (.D(D),
        .Q(Q),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .bram_wr_en(bram_wr_en),
        .\gfwd_mode.storage_data1_reg[16] (\gfwd_mode.storage_data1_reg[16] ),
        .\gfwd_mode.storage_data1_reg[30] (\gfwd_mode.storage_data1_reg[30] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized21
   (D,
    aclk,
    bram_wr_en,
    bram_rd_en,
    Q,
    \gfwd_mode.storage_data1_reg[30] ,
    \gfwd_mode.storage_data1_reg[16] );
  output [0:0]D;
  input aclk;
  input bram_wr_en;
  input bram_rd_en;
  input [0:0]Q;
  input [16:0]\gfwd_mode.storage_data1_reg[30] ;
  input [15:0]\gfwd_mode.storage_data1_reg[16] ;

  wire [0:0]D;
  wire [0:0]Q;
  wire aclk;
  wire bram_rd_en;
  wire bram_wr_en;
  wire [15:0]\gfwd_mode.storage_data1_reg[16] ;
  wire [16:0]\gfwd_mode.storage_data1_reg[30] ;

  axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized21 \prim_noinit.ram 
       (.D(D),
        .Q(Q),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .bram_wr_en(bram_wr_en),
        .\gfwd_mode.storage_data1_reg[16] (\gfwd_mode.storage_data1_reg[16] ),
        .\gfwd_mode.storage_data1_reg[30] (\gfwd_mode.storage_data1_reg[30] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized22
   (ram_doutb,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[24] ,
    \gfwd_mode.storage_data1_reg[12] );
  output [8:0]ram_doutb;
  input aclk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]Q;
  input [20:0]\gfwd_mode.storage_data1_reg[24] ;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire [0:0]Q;
  wire aclk;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [20:0]\gfwd_mode.storage_data1_reg[24] ;
  wire [8:0]ram_doutb;

  axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized22 \prim_noinit.ram 
       (.Q(Q),
        .aclk(aclk),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[12] ),
        .\gfwd_mode.storage_data1_reg[24] (\gfwd_mode.storage_data1_reg[24] ),
        .ram_doutb(ram_doutb));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized23
   (\gstage1.q_dly_reg[7] ,
    \gstage1.q_dly_reg[8] ,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[24] ,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[7] ;
  output [0:0]\gstage1.q_dly_reg[8] ;
  input aclk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]Q;
  input [20:0]\gfwd_mode.storage_data1_reg[24] ;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire [0:0]Q;
  wire aclk;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [20:0]\gfwd_mode.storage_data1_reg[24] ;
  wire [7:0]\gstage1.q_dly_reg[7] ;
  wire [0:0]\gstage1.q_dly_reg[8] ;

  axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized23 \prim_noinit.ram 
       (.Q(Q),
        .aclk(aclk),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[12] ),
        .\gfwd_mode.storage_data1_reg[24] (\gfwd_mode.storage_data1_reg[24] ),
        .\gstage1.q_dly_reg[7] (\gstage1.q_dly_reg[7] ),
        .\gstage1.q_dly_reg[8] (\gstage1.q_dly_reg[8] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized24
   (\gstage1.q_dly_reg[7] ,
    \gstage1.q_dly_reg[8] ,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[24] ,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[7] ;
  output [0:0]\gstage1.q_dly_reg[8] ;
  input aclk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]Q;
  input [20:0]\gfwd_mode.storage_data1_reg[24] ;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire [0:0]Q;
  wire aclk;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [20:0]\gfwd_mode.storage_data1_reg[24] ;
  wire [7:0]\gstage1.q_dly_reg[7] ;
  wire [0:0]\gstage1.q_dly_reg[8] ;

  axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized24 \prim_noinit.ram 
       (.Q(Q),
        .aclk(aclk),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[12] ),
        .\gfwd_mode.storage_data1_reg[24] (\gfwd_mode.storage_data1_reg[24] ),
        .\gstage1.q_dly_reg[7] (\gstage1.q_dly_reg[7] ),
        .\gstage1.q_dly_reg[8] (\gstage1.q_dly_reg[8] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized25
   (DOBDO,
    DOPBDOP,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[24] ,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]DOBDO;
  output [0:0]DOPBDOP;
  input aclk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]Q;
  input [20:0]\gfwd_mode.storage_data1_reg[24] ;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire [7:0]DOBDO;
  wire [0:0]DOPBDOP;
  wire [0:0]Q;
  wire aclk;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [20:0]\gfwd_mode.storage_data1_reg[24] ;

  axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized25 \prim_noinit.ram 
       (.DOBDO(DOBDO),
        .DOPBDOP(DOPBDOP),
        .Q(Q),
        .aclk(aclk),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[12] ),
        .\gfwd_mode.storage_data1_reg[24] (\gfwd_mode.storage_data1_reg[24] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized26
   (\gstage1.q_dly_reg[7] ,
    \gstage1.q_dly_reg[8] ,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[24] ,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[7] ;
  output [0:0]\gstage1.q_dly_reg[8] ;
  input aclk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]Q;
  input [20:0]\gfwd_mode.storage_data1_reg[24] ;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire [0:0]Q;
  wire aclk;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [20:0]\gfwd_mode.storage_data1_reg[24] ;
  wire [7:0]\gstage1.q_dly_reg[7] ;
  wire [0:0]\gstage1.q_dly_reg[8] ;

  axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized26 \prim_noinit.ram 
       (.Q(Q),
        .aclk(aclk),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[12] ),
        .\gfwd_mode.storage_data1_reg[24] (\gfwd_mode.storage_data1_reg[24] ),
        .\gstage1.q_dly_reg[7] (\gstage1.q_dly_reg[7] ),
        .\gstage1.q_dly_reg[8] (\gstage1.q_dly_reg[8] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized27
   (\gstage1.q_dly_reg[7] ,
    \gstage1.q_dly_reg[8] ,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[24] ,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[7] ;
  output [0:0]\gstage1.q_dly_reg[8] ;
  input aclk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]Q;
  input [20:0]\gfwd_mode.storage_data1_reg[24] ;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire [0:0]Q;
  wire aclk;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [20:0]\gfwd_mode.storage_data1_reg[24] ;
  wire [7:0]\gstage1.q_dly_reg[7] ;
  wire [0:0]\gstage1.q_dly_reg[8] ;

  axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized27 \prim_noinit.ram 
       (.Q(Q),
        .aclk(aclk),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[12] ),
        .\gfwd_mode.storage_data1_reg[24] (\gfwd_mode.storage_data1_reg[24] ),
        .\gstage1.q_dly_reg[7] (\gstage1.q_dly_reg[7] ),
        .\gstage1.q_dly_reg[8] (\gstage1.q_dly_reg[8] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized28
   (\gstage1.q_dly_reg[7] ,
    \gstage1.q_dly_reg[8] ,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[24] ,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[7] ;
  output [0:0]\gstage1.q_dly_reg[8] ;
  input aclk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]Q;
  input [20:0]\gfwd_mode.storage_data1_reg[24] ;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire [0:0]Q;
  wire aclk;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [20:0]\gfwd_mode.storage_data1_reg[24] ;
  wire [7:0]\gstage1.q_dly_reg[7] ;
  wire [0:0]\gstage1.q_dly_reg[8] ;

  axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized28 \prim_noinit.ram 
       (.Q(Q),
        .aclk(aclk),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[12] ),
        .\gfwd_mode.storage_data1_reg[24] (\gfwd_mode.storage_data1_reg[24] ),
        .\gstage1.q_dly_reg[7] (\gstage1.q_dly_reg[7] ),
        .\gstage1.q_dly_reg[8] (\gstage1.q_dly_reg[8] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized29
   (\gstage1.q_dly_reg[7] ,
    \gstage1.q_dly_reg[8] ,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[24] ,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[7] ;
  output [0:0]\gstage1.q_dly_reg[8] ;
  input aclk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]Q;
  input [20:0]\gfwd_mode.storage_data1_reg[24] ;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire [0:0]Q;
  wire aclk;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [20:0]\gfwd_mode.storage_data1_reg[24] ;
  wire [7:0]\gstage1.q_dly_reg[7] ;
  wire [0:0]\gstage1.q_dly_reg[8] ;

  axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized29 \prim_noinit.ram 
       (.Q(Q),
        .aclk(aclk),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[12] ),
        .\gfwd_mode.storage_data1_reg[24] (\gfwd_mode.storage_data1_reg[24] ),
        .\gstage1.q_dly_reg[7] (\gstage1.q_dly_reg[7] ),
        .\gstage1.q_dly_reg[8] (\gstage1.q_dly_reg[8] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized3
   (DOBDO,
    DOPBDOP,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[26] ,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]DOBDO;
  output [0:0]DOPBDOP;
  input aclk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]Q;
  input [20:0]\gfwd_mode.storage_data1_reg[26] ;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire [7:0]DOBDO;
  wire [0:0]DOPBDOP;
  wire [0:0]Q;
  wire aclk;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [20:0]\gfwd_mode.storage_data1_reg[26] ;

  axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized3 \prim_noinit.ram 
       (.DOBDO(DOBDO),
        .DOPBDOP(DOPBDOP),
        .Q(Q),
        .aclk(aclk),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[12] ),
        .\gfwd_mode.storage_data1_reg[26] (\gfwd_mode.storage_data1_reg[26] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized30
   (\gstage1.q_dly_reg[7] ,
    \gstage1.q_dly_reg[8] ,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[24] ,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[7] ;
  output [0:0]\gstage1.q_dly_reg[8] ;
  input aclk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]Q;
  input [20:0]\gfwd_mode.storage_data1_reg[24] ;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire [0:0]Q;
  wire aclk;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [20:0]\gfwd_mode.storage_data1_reg[24] ;
  wire [7:0]\gstage1.q_dly_reg[7] ;
  wire [0:0]\gstage1.q_dly_reg[8] ;

  axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized30 \prim_noinit.ram 
       (.Q(Q),
        .aclk(aclk),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[12] ),
        .\gfwd_mode.storage_data1_reg[24] (\gfwd_mode.storage_data1_reg[24] ),
        .\gstage1.q_dly_reg[7] (\gstage1.q_dly_reg[7] ),
        .\gstage1.q_dly_reg[8] (\gstage1.q_dly_reg[8] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized31
   (\gstage1.q_dly_reg[7] ,
    \gstage1.q_dly_reg[8] ,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[24] ,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[7] ;
  output [0:0]\gstage1.q_dly_reg[8] ;
  input aclk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]Q;
  input [20:0]\gfwd_mode.storage_data1_reg[24] ;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire [0:0]Q;
  wire aclk;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [20:0]\gfwd_mode.storage_data1_reg[24] ;
  wire [7:0]\gstage1.q_dly_reg[7] ;
  wire [0:0]\gstage1.q_dly_reg[8] ;

  axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized31 \prim_noinit.ram 
       (.Q(Q),
        .aclk(aclk),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[12] ),
        .\gfwd_mode.storage_data1_reg[24] (\gfwd_mode.storage_data1_reg[24] ),
        .\gstage1.q_dly_reg[7] (\gstage1.q_dly_reg[7] ),
        .\gstage1.q_dly_reg[8] (\gstage1.q_dly_reg[8] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized32
   (\gstage1.q_dly_reg[7] ,
    \gstage1.q_dly_reg[8] ,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[24] ,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[7] ;
  output [0:0]\gstage1.q_dly_reg[8] ;
  input aclk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]Q;
  input [20:0]\gfwd_mode.storage_data1_reg[24] ;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire [0:0]Q;
  wire aclk;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [20:0]\gfwd_mode.storage_data1_reg[24] ;
  wire [7:0]\gstage1.q_dly_reg[7] ;
  wire [0:0]\gstage1.q_dly_reg[8] ;

  axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized32 \prim_noinit.ram 
       (.Q(Q),
        .aclk(aclk),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[12] ),
        .\gfwd_mode.storage_data1_reg[24] (\gfwd_mode.storage_data1_reg[24] ),
        .\gstage1.q_dly_reg[7] (\gstage1.q_dly_reg[7] ),
        .\gstage1.q_dly_reg[8] (\gstage1.q_dly_reg[8] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized33
   (\gstage1.q_dly_reg[7] ,
    \gstage1.q_dly_reg[8] ,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[24] ,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[7] ;
  output [0:0]\gstage1.q_dly_reg[8] ;
  input aclk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]Q;
  input [20:0]\gfwd_mode.storage_data1_reg[24] ;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire [0:0]Q;
  wire aclk;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [20:0]\gfwd_mode.storage_data1_reg[24] ;
  wire [7:0]\gstage1.q_dly_reg[7] ;
  wire [0:0]\gstage1.q_dly_reg[8] ;

  axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized33 \prim_noinit.ram 
       (.Q(Q),
        .aclk(aclk),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[12] ),
        .\gfwd_mode.storage_data1_reg[24] (\gfwd_mode.storage_data1_reg[24] ),
        .\gstage1.q_dly_reg[7] (\gstage1.q_dly_reg[7] ),
        .\gstage1.q_dly_reg[8] (\gstage1.q_dly_reg[8] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized34
   (\gstage1.q_dly_reg[7] ,
    \gstage1.q_dly_reg[8] ,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[24] ,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[7] ;
  output [0:0]\gstage1.q_dly_reg[8] ;
  input aclk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]Q;
  input [20:0]\gfwd_mode.storage_data1_reg[24] ;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire [0:0]Q;
  wire aclk;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [20:0]\gfwd_mode.storage_data1_reg[24] ;
  wire [7:0]\gstage1.q_dly_reg[7] ;
  wire [0:0]\gstage1.q_dly_reg[8] ;

  axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized34 \prim_noinit.ram 
       (.Q(Q),
        .aclk(aclk),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[12] ),
        .\gfwd_mode.storage_data1_reg[24] (\gfwd_mode.storage_data1_reg[24] ),
        .\gstage1.q_dly_reg[7] (\gstage1.q_dly_reg[7] ),
        .\gstage1.q_dly_reg[8] (\gstage1.q_dly_reg[8] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized35
   (\gstage1.q_dly_reg[7] ,
    \gstage1.q_dly_reg[8] ,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[24] ,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[7] ;
  output [0:0]\gstage1.q_dly_reg[8] ;
  input aclk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]Q;
  input [20:0]\gfwd_mode.storage_data1_reg[24] ;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire [0:0]Q;
  wire aclk;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [20:0]\gfwd_mode.storage_data1_reg[24] ;
  wire [7:0]\gstage1.q_dly_reg[7] ;
  wire [0:0]\gstage1.q_dly_reg[8] ;

  axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized35 \prim_noinit.ram 
       (.Q(Q),
        .aclk(aclk),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[12] ),
        .\gfwd_mode.storage_data1_reg[24] (\gfwd_mode.storage_data1_reg[24] ),
        .\gstage1.q_dly_reg[7] (\gstage1.q_dly_reg[7] ),
        .\gstage1.q_dly_reg[8] (\gstage1.q_dly_reg[8] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized36
   (\gstage1.q_dly_reg[7] ,
    \gstage1.q_dly_reg[8] ,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[24] ,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[7] ;
  output [0:0]\gstage1.q_dly_reg[8] ;
  input aclk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]Q;
  input [20:0]\gfwd_mode.storage_data1_reg[24] ;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire [0:0]Q;
  wire aclk;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [20:0]\gfwd_mode.storage_data1_reg[24] ;
  wire [7:0]\gstage1.q_dly_reg[7] ;
  wire [0:0]\gstage1.q_dly_reg[8] ;

  axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized36 \prim_noinit.ram 
       (.Q(Q),
        .aclk(aclk),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[12] ),
        .\gfwd_mode.storage_data1_reg[24] (\gfwd_mode.storage_data1_reg[24] ),
        .\gstage1.q_dly_reg[7] (\gstage1.q_dly_reg[7] ),
        .\gstage1.q_dly_reg[8] (\gstage1.q_dly_reg[8] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized37
   (\gstage1.q_dly_reg[7] ,
    \gstage1.q_dly_reg[8] ,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[24] ,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[7] ;
  output [0:0]\gstage1.q_dly_reg[8] ;
  input aclk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]Q;
  input [20:0]\gfwd_mode.storage_data1_reg[24] ;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire [0:0]Q;
  wire aclk;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [20:0]\gfwd_mode.storage_data1_reg[24] ;
  wire [7:0]\gstage1.q_dly_reg[7] ;
  wire [0:0]\gstage1.q_dly_reg[8] ;

  axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized37 \prim_noinit.ram 
       (.Q(Q),
        .aclk(aclk),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[12] ),
        .\gfwd_mode.storage_data1_reg[24] (\gfwd_mode.storage_data1_reg[24] ),
        .\gstage1.q_dly_reg[7] (\gstage1.q_dly_reg[7] ),
        .\gstage1.q_dly_reg[8] (\gstage1.q_dly_reg[8] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized38
   (D,
    aclk,
    bram_wr_en,
    bram_rd_en,
    Q,
    \gfwd_mode.storage_data1_reg[28] ,
    \gfwd_mode.storage_data1_reg[16] );
  output [0:0]D;
  input aclk;
  input bram_wr_en;
  input bram_rd_en;
  input [0:0]Q;
  input [16:0]\gfwd_mode.storage_data1_reg[28] ;
  input [15:0]\gfwd_mode.storage_data1_reg[16] ;

  wire [0:0]D;
  wire [0:0]Q;
  wire aclk;
  wire bram_rd_en;
  wire bram_wr_en;
  wire [15:0]\gfwd_mode.storage_data1_reg[16] ;
  wire [16:0]\gfwd_mode.storage_data1_reg[28] ;

  axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized38 \prim_noinit.ram 
       (.D(D),
        .Q(Q),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .bram_wr_en(bram_wr_en),
        .\gfwd_mode.storage_data1_reg[16] (\gfwd_mode.storage_data1_reg[16] ),
        .\gfwd_mode.storage_data1_reg[28] (\gfwd_mode.storage_data1_reg[28] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized39
   (D,
    aclk,
    bram_wr_en,
    bram_rd_en,
    Q,
    \gfwd_mode.storage_data1_reg[28] ,
    \gfwd_mode.storage_data1_reg[16] );
  output [0:0]D;
  input aclk;
  input bram_wr_en;
  input bram_rd_en;
  input [0:0]Q;
  input [16:0]\gfwd_mode.storage_data1_reg[28] ;
  input [15:0]\gfwd_mode.storage_data1_reg[16] ;

  wire [0:0]D;
  wire [0:0]Q;
  wire aclk;
  wire bram_rd_en;
  wire bram_wr_en;
  wire [15:0]\gfwd_mode.storage_data1_reg[16] ;
  wire [16:0]\gfwd_mode.storage_data1_reg[28] ;

  axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized39 \prim_noinit.ram 
       (.D(D),
        .Q(Q),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .bram_wr_en(bram_wr_en),
        .\gfwd_mode.storage_data1_reg[16] (\gfwd_mode.storage_data1_reg[16] ),
        .\gfwd_mode.storage_data1_reg[28] (\gfwd_mode.storage_data1_reg[28] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized4
   (\gstage1.q_dly_reg[7] ,
    \gstage1.q_dly_reg[8] ,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[26] ,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[7] ;
  output [0:0]\gstage1.q_dly_reg[8] ;
  input aclk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]Q;
  input [20:0]\gfwd_mode.storage_data1_reg[26] ;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire [0:0]Q;
  wire aclk;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [20:0]\gfwd_mode.storage_data1_reg[26] ;
  wire [7:0]\gstage1.q_dly_reg[7] ;
  wire [0:0]\gstage1.q_dly_reg[8] ;

  axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized4 \prim_noinit.ram 
       (.Q(Q),
        .aclk(aclk),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[12] ),
        .\gfwd_mode.storage_data1_reg[26] (\gfwd_mode.storage_data1_reg[26] ),
        .\gstage1.q_dly_reg[7] (\gstage1.q_dly_reg[7] ),
        .\gstage1.q_dly_reg[8] (\gstage1.q_dly_reg[8] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized40
   (D,
    aclk,
    bram_wr_en,
    bram_rd_en,
    Q,
    \gfwd_mode.storage_data1_reg[28] ,
    \gfwd_mode.storage_data1_reg[16] );
  output [0:0]D;
  input aclk;
  input bram_wr_en;
  input bram_rd_en;
  input [0:0]Q;
  input [16:0]\gfwd_mode.storage_data1_reg[28] ;
  input [15:0]\gfwd_mode.storage_data1_reg[16] ;

  wire [0:0]D;
  wire [0:0]Q;
  wire aclk;
  wire bram_rd_en;
  wire bram_wr_en;
  wire [15:0]\gfwd_mode.storage_data1_reg[16] ;
  wire [16:0]\gfwd_mode.storage_data1_reg[28] ;

  axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized40 \prim_noinit.ram 
       (.D(D),
        .Q(Q),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .bram_wr_en(bram_wr_en),
        .\gfwd_mode.storage_data1_reg[16] (\gfwd_mode.storage_data1_reg[16] ),
        .\gfwd_mode.storage_data1_reg[28] (\gfwd_mode.storage_data1_reg[28] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized41
   (D,
    aclk,
    bram_wr_en,
    bram_rd_en,
    Q,
    \gfwd_mode.storage_data1_reg[28] ,
    \gfwd_mode.storage_data1_reg[16] );
  output [0:0]D;
  input aclk;
  input bram_wr_en;
  input bram_rd_en;
  input [0:0]Q;
  input [16:0]\gfwd_mode.storage_data1_reg[28] ;
  input [15:0]\gfwd_mode.storage_data1_reg[16] ;

  wire [0:0]D;
  wire [0:0]Q;
  wire aclk;
  wire bram_rd_en;
  wire bram_wr_en;
  wire [15:0]\gfwd_mode.storage_data1_reg[16] ;
  wire [16:0]\gfwd_mode.storage_data1_reg[28] ;

  axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized41 \prim_noinit.ram 
       (.D(D),
        .Q(Q),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .bram_wr_en(bram_wr_en),
        .\gfwd_mode.storage_data1_reg[16] (\gfwd_mode.storage_data1_reg[16] ),
        .\gfwd_mode.storage_data1_reg[28] (\gfwd_mode.storage_data1_reg[28] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized42
   (D,
    aclk,
    ram_empty_fb_i_reg,
    E,
    \gc0.count_d1_reg[8] ,
    \gcc0.gc0.count_d1_reg[8] ,
    argen_to_tdf_payload);
  output [13:0]D;
  input aclk;
  input ram_empty_fb_i_reg;
  input [0:0]E;
  input [8:0]\gc0.count_d1_reg[8] ;
  input [8:0]\gcc0.gc0.count_d1_reg[8] ;
  input [14:0]argen_to_tdf_payload;

  wire [13:0]D;
  wire [0:0]E;
  wire aclk;
  wire [14:0]argen_to_tdf_payload;
  wire [8:0]\gc0.count_d1_reg[8] ;
  wire [8:0]\gcc0.gc0.count_d1_reg[8] ;
  wire ram_empty_fb_i_reg;

  axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized42 \prim_noinit.ram 
       (.D(D),
        .E(E),
        .aclk(aclk),
        .argen_to_tdf_payload(argen_to_tdf_payload),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8] ),
        .\gcc0.gc0.count_d1_reg[8] (\gcc0.gc0.count_d1_reg[8] ),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized5
   (\gstage1.q_dly_reg[7] ,
    \gstage1.q_dly_reg[8] ,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[26] ,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[7] ;
  output [0:0]\gstage1.q_dly_reg[8] ;
  input aclk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]Q;
  input [20:0]\gfwd_mode.storage_data1_reg[26] ;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire [0:0]Q;
  wire aclk;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [20:0]\gfwd_mode.storage_data1_reg[26] ;
  wire [7:0]\gstage1.q_dly_reg[7] ;
  wire [0:0]\gstage1.q_dly_reg[8] ;

  axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized5 \prim_noinit.ram 
       (.Q(Q),
        .aclk(aclk),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[12] ),
        .\gfwd_mode.storage_data1_reg[26] (\gfwd_mode.storage_data1_reg[26] ),
        .\gstage1.q_dly_reg[7] (\gstage1.q_dly_reg[7] ),
        .\gstage1.q_dly_reg[8] (\gstage1.q_dly_reg[8] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized6
   (\gstage1.q_dly_reg[7] ,
    \gstage1.q_dly_reg[8] ,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[26] ,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[7] ;
  output [0:0]\gstage1.q_dly_reg[8] ;
  input aclk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]Q;
  input [20:0]\gfwd_mode.storage_data1_reg[26] ;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire [0:0]Q;
  wire aclk;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [20:0]\gfwd_mode.storage_data1_reg[26] ;
  wire [7:0]\gstage1.q_dly_reg[7] ;
  wire [0:0]\gstage1.q_dly_reg[8] ;

  axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized6 \prim_noinit.ram 
       (.Q(Q),
        .aclk(aclk),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[12] ),
        .\gfwd_mode.storage_data1_reg[26] (\gfwd_mode.storage_data1_reg[26] ),
        .\gstage1.q_dly_reg[7] (\gstage1.q_dly_reg[7] ),
        .\gstage1.q_dly_reg[8] (\gstage1.q_dly_reg[8] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized7
   (\gstage1.q_dly_reg[7] ,
    \gstage1.q_dly_reg[8] ,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[26] ,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[7] ;
  output [0:0]\gstage1.q_dly_reg[8] ;
  input aclk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]Q;
  input [20:0]\gfwd_mode.storage_data1_reg[26] ;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire [0:0]Q;
  wire aclk;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [20:0]\gfwd_mode.storage_data1_reg[26] ;
  wire [7:0]\gstage1.q_dly_reg[7] ;
  wire [0:0]\gstage1.q_dly_reg[8] ;

  axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized7 \prim_noinit.ram 
       (.Q(Q),
        .aclk(aclk),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[12] ),
        .\gfwd_mode.storage_data1_reg[26] (\gfwd_mode.storage_data1_reg[26] ),
        .\gstage1.q_dly_reg[7] (\gstage1.q_dly_reg[7] ),
        .\gstage1.q_dly_reg[8] (\gstage1.q_dly_reg[8] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized8
   (\gstage1.q_dly_reg[7] ,
    \gstage1.q_dly_reg[8] ,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[26] ,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[7] ;
  output [0:0]\gstage1.q_dly_reg[8] ;
  input aclk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]Q;
  input [20:0]\gfwd_mode.storage_data1_reg[26] ;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire [0:0]Q;
  wire aclk;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [20:0]\gfwd_mode.storage_data1_reg[26] ;
  wire [7:0]\gstage1.q_dly_reg[7] ;
  wire [0:0]\gstage1.q_dly_reg[8] ;

  axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized8 \prim_noinit.ram 
       (.Q(Q),
        .aclk(aclk),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[12] ),
        .\gfwd_mode.storage_data1_reg[26] (\gfwd_mode.storage_data1_reg[26] ),
        .\gstage1.q_dly_reg[7] (\gstage1.q_dly_reg[7] ),
        .\gstage1.q_dly_reg[8] (\gstage1.q_dly_reg[8] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axi_vfifo_ctrl_0blk_mem_gen_prim_width__parameterized9
   (\gstage1.q_dly_reg[7] ,
    \gstage1.q_dly_reg[8] ,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[26] ,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[7] ;
  output [0:0]\gstage1.q_dly_reg[8] ;
  input aclk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]Q;
  input [20:0]\gfwd_mode.storage_data1_reg[26] ;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire [0:0]Q;
  wire aclk;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [20:0]\gfwd_mode.storage_data1_reg[26] ;
  wire [7:0]\gstage1.q_dly_reg[7] ;
  wire [0:0]\gstage1.q_dly_reg[8] ;

  axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized9 \prim_noinit.ram 
       (.Q(Q),
        .aclk(aclk),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[12] ),
        .\gfwd_mode.storage_data1_reg[26] (\gfwd_mode.storage_data1_reg[26] ),
        .\gstage1.q_dly_reg[7] (\gstage1.q_dly_reg[7] ),
        .\gstage1.q_dly_reg[8] (\gstage1.q_dly_reg[8] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper
   (D,
    aclk,
    ram_rd_en_i,
    E,
    \gc0.count_d1_reg[8] ,
    \gcc0.gc0.count_d1_reg[8] ,
    \gfwd_mode.storage_data1_reg[65] );
  output [64:0]D;
  input aclk;
  input ram_rd_en_i;
  input [0:0]E;
  input [8:0]\gc0.count_d1_reg[8] ;
  input [8:0]\gcc0.gc0.count_d1_reg[8] ;
  input [64:0]\gfwd_mode.storage_data1_reg[65] ;

  wire [64:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_85 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_86 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_87 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_89 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_90 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_91 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_92 ;
  wire [0:0]E;
  wire aclk;
  wire [8:0]\gc0.count_d1_reg[8] ;
  wire [8:0]\gcc0.gc0.count_d1_reg[8] ;
  wire [64:0]\gfwd_mode.storage_data1_reg[65] ;
  wire ram_rd_en_i;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_SBITERR_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_RDADDRECC_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CLOCK_DOMAINS = "COMMON" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(72),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(72)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram 
       (.ADDRARDADDR({1'b1,\gc0.count_d1_reg[8] ,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\gcc0.gc0.count_d1_reg[8] ,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_DBITERR_UNCONNECTED ),
        .DIADI({\gfwd_mode.storage_data1_reg[65] [31:8],\gfwd_mode.storage_data1_reg[65] [6:0],\gfwd_mode.storage_data1_reg[65] [64]}),
        .DIBDI(\gfwd_mode.storage_data1_reg[65] [63:32]),
        .DIPADIP({1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[65] [7]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({D[32:9],D[7:0]}),
        .DOBDO(D[64:33]),
        .DOPADOP({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_85 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_86 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_87 ,D[8]}),
        .DOPBDOP({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_89 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_90 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_91 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_92 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ram_rd_en_i),
        .ENBWREN(E),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({E,E,E,E,E,E,E,E}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized0
   (ram_doutb,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[26] ,
    \gfwd_mode.storage_data1_reg[12] );
  output [8:0]ram_doutb;
  input aclk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]Q;
  input [20:0]\gfwd_mode.storage_data1_reg[26] ;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire [0:0]Q;
  wire aclk;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [20:0]\gfwd_mode.storage_data1_reg[26] ;
  wire [8:0]ram_doutb;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CLOCK_DOMAINS = "COMMON" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,\gfwd_mode.storage_data1_reg[26] [20:9],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\gfwd_mode.storage_data1_reg[12] ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[26] [7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[26] [8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],ram_doutb[7:0]}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],ram_doutb[8]}),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized1
   (\gstage1.q_dly_reg[7] ,
    \gstage1.q_dly_reg[8] ,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[26] ,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[7] ;
  output [0:0]\gstage1.q_dly_reg[8] ;
  input aclk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]Q;
  input [20:0]\gfwd_mode.storage_data1_reg[26] ;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire [0:0]Q;
  wire aclk;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [20:0]\gfwd_mode.storage_data1_reg[26] ;
  wire [7:0]\gstage1.q_dly_reg[7] ;
  wire [0:0]\gstage1.q_dly_reg[8] ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CLOCK_DOMAINS = "COMMON" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,\gfwd_mode.storage_data1_reg[26] [20:9],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\gfwd_mode.storage_data1_reg[12] ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[26] [7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[26] [8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\gstage1.q_dly_reg[7] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\gstage1.q_dly_reg[8] }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized10
   (\gstage1.q_dly_reg[7] ,
    \gstage1.q_dly_reg[8] ,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[26] ,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[7] ;
  output [0:0]\gstage1.q_dly_reg[8] ;
  input aclk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]Q;
  input [20:0]\gfwd_mode.storage_data1_reg[26] ;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire [0:0]Q;
  wire aclk;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [20:0]\gfwd_mode.storage_data1_reg[26] ;
  wire [7:0]\gstage1.q_dly_reg[7] ;
  wire [0:0]\gstage1.q_dly_reg[8] ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CLOCK_DOMAINS = "COMMON" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,\gfwd_mode.storage_data1_reg[26] [20:9],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\gfwd_mode.storage_data1_reg[12] ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[26] [7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[26] [8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\gstage1.q_dly_reg[7] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\gstage1.q_dly_reg[8] }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized11
   (\gstage1.q_dly_reg[7] ,
    \gstage1.q_dly_reg[8] ,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[26] ,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[7] ;
  output [0:0]\gstage1.q_dly_reg[8] ;
  input aclk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]Q;
  input [20:0]\gfwd_mode.storage_data1_reg[26] ;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire [0:0]Q;
  wire aclk;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [20:0]\gfwd_mode.storage_data1_reg[26] ;
  wire [7:0]\gstage1.q_dly_reg[7] ;
  wire [0:0]\gstage1.q_dly_reg[8] ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CLOCK_DOMAINS = "COMMON" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,\gfwd_mode.storage_data1_reg[26] [20:9],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\gfwd_mode.storage_data1_reg[12] ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[26] [7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[26] [8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\gstage1.q_dly_reg[7] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\gstage1.q_dly_reg[8] }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized12
   (\gstage1.q_dly_reg[7] ,
    \gstage1.q_dly_reg[8] ,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[26] ,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[7] ;
  output [0:0]\gstage1.q_dly_reg[8] ;
  input aclk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]Q;
  input [20:0]\gfwd_mode.storage_data1_reg[26] ;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire [0:0]Q;
  wire aclk;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [20:0]\gfwd_mode.storage_data1_reg[26] ;
  wire [7:0]\gstage1.q_dly_reg[7] ;
  wire [0:0]\gstage1.q_dly_reg[8] ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CLOCK_DOMAINS = "COMMON" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,\gfwd_mode.storage_data1_reg[26] [20:9],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\gfwd_mode.storage_data1_reg[12] ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[26] [7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[26] [8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\gstage1.q_dly_reg[7] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\gstage1.q_dly_reg[8] }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized13
   (\gstage1.q_dly_reg[7] ,
    \gstage1.q_dly_reg[8] ,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[26] ,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[7] ;
  output [0:0]\gstage1.q_dly_reg[8] ;
  input aclk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]Q;
  input [20:0]\gfwd_mode.storage_data1_reg[26] ;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire [0:0]Q;
  wire aclk;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [20:0]\gfwd_mode.storage_data1_reg[26] ;
  wire [7:0]\gstage1.q_dly_reg[7] ;
  wire [0:0]\gstage1.q_dly_reg[8] ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CLOCK_DOMAINS = "COMMON" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,\gfwd_mode.storage_data1_reg[26] [20:9],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\gfwd_mode.storage_data1_reg[12] ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[26] [7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[26] [8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\gstage1.q_dly_reg[7] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\gstage1.q_dly_reg[8] }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized14
   (\gstage1.q_dly_reg[7] ,
    \gstage1.q_dly_reg[8] ,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[26] ,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[7] ;
  output [0:0]\gstage1.q_dly_reg[8] ;
  input aclk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]Q;
  input [20:0]\gfwd_mode.storage_data1_reg[26] ;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire [0:0]Q;
  wire aclk;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [20:0]\gfwd_mode.storage_data1_reg[26] ;
  wire [7:0]\gstage1.q_dly_reg[7] ;
  wire [0:0]\gstage1.q_dly_reg[8] ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CLOCK_DOMAINS = "COMMON" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,\gfwd_mode.storage_data1_reg[26] [20:9],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\gfwd_mode.storage_data1_reg[12] ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[26] [7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[26] [8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\gstage1.q_dly_reg[7] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\gstage1.q_dly_reg[8] }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized15
   (\gstage1.q_dly_reg[7] ,
    \gstage1.q_dly_reg[8] ,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[26] ,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[7] ;
  output [0:0]\gstage1.q_dly_reg[8] ;
  input aclk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]Q;
  input [20:0]\gfwd_mode.storage_data1_reg[26] ;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire [0:0]Q;
  wire aclk;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [20:0]\gfwd_mode.storage_data1_reg[26] ;
  wire [7:0]\gstage1.q_dly_reg[7] ;
  wire [0:0]\gstage1.q_dly_reg[8] ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CLOCK_DOMAINS = "COMMON" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,\gfwd_mode.storage_data1_reg[26] [20:9],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\gfwd_mode.storage_data1_reg[12] ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[26] [7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[26] [8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\gstage1.q_dly_reg[7] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\gstage1.q_dly_reg[8] }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized16
   (D,
    aclk,
    bram_wr_en,
    bram_rd_en,
    Q,
    \gfwd_mode.storage_data1_reg[30] ,
    \gfwd_mode.storage_data1_reg[16] );
  output [0:0]D;
  input aclk;
  input bram_wr_en;
  input bram_rd_en;
  input [0:0]Q;
  input [16:0]\gfwd_mode.storage_data1_reg[30] ;
  input [15:0]\gfwd_mode.storage_data1_reg[16] ;

  wire CASCADEINA;
  wire CASCADEINB;
  wire [0:0]D;
  wire [0:0]Q;
  wire aclk;
  wire bram_rd_en;
  wire bram_wr_en;
  wire [15:0]\gfwd_mode.storage_data1_reg[16] ;
  wire [16:0]\gfwd_mode.storage_data1_reg[30] ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED ;
  wire [31:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CLOCK_DOMAINS = "COMMON" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("LOWER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B 
       (.ADDRARDADDR(\gfwd_mode.storage_data1_reg[30] [16:1]),
        .ADDRBWRADDR(\gfwd_mode.storage_data1_reg[16] ),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(CASCADEINA),
        .CASCADEOUTB(CASCADEINB),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[30] [0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(bram_wr_en),
        .ENBWREN(bram_rd_en),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CLOCK_DOMAINS = "COMMON" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("UPPER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T 
       (.ADDRARDADDR(\gfwd_mode.storage_data1_reg[30] [16:1]),
        .ADDRBWRADDR(\gfwd_mode.storage_data1_reg[16] ),
        .CASCADEINA(CASCADEINA),
        .CASCADEINB(CASCADEINB),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[30] [0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED [31:1],D}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(bram_wr_en),
        .ENBWREN(bram_rd_en),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized17
   (D,
    aclk,
    bram_wr_en,
    bram_rd_en,
    Q,
    \gfwd_mode.storage_data1_reg[30] ,
    \gfwd_mode.storage_data1_reg[16] );
  output [0:0]D;
  input aclk;
  input bram_wr_en;
  input bram_rd_en;
  input [0:0]Q;
  input [16:0]\gfwd_mode.storage_data1_reg[30] ;
  input [15:0]\gfwd_mode.storage_data1_reg[16] ;

  wire CASCADEINA;
  wire CASCADEINB;
  wire [0:0]D;
  wire [0:0]Q;
  wire aclk;
  wire bram_rd_en;
  wire bram_wr_en;
  wire [15:0]\gfwd_mode.storage_data1_reg[16] ;
  wire [16:0]\gfwd_mode.storage_data1_reg[30] ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED ;
  wire [31:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CLOCK_DOMAINS = "COMMON" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("LOWER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B 
       (.ADDRARDADDR(\gfwd_mode.storage_data1_reg[30] [16:1]),
        .ADDRBWRADDR(\gfwd_mode.storage_data1_reg[16] ),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(CASCADEINA),
        .CASCADEOUTB(CASCADEINB),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[30] [0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(bram_wr_en),
        .ENBWREN(bram_rd_en),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CLOCK_DOMAINS = "COMMON" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("UPPER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T 
       (.ADDRARDADDR(\gfwd_mode.storage_data1_reg[30] [16:1]),
        .ADDRBWRADDR(\gfwd_mode.storage_data1_reg[16] ),
        .CASCADEINA(CASCADEINA),
        .CASCADEINB(CASCADEINB),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[30] [0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED [31:1],D}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(bram_wr_en),
        .ENBWREN(bram_rd_en),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized18
   (D,
    aclk,
    bram_wr_en,
    bram_rd_en,
    Q,
    \gfwd_mode.storage_data1_reg[30] ,
    \gfwd_mode.storage_data1_reg[16] );
  output [0:0]D;
  input aclk;
  input bram_wr_en;
  input bram_rd_en;
  input [0:0]Q;
  input [16:0]\gfwd_mode.storage_data1_reg[30] ;
  input [15:0]\gfwd_mode.storage_data1_reg[16] ;

  wire CASCADEINA;
  wire CASCADEINB;
  wire [0:0]D;
  wire [0:0]Q;
  wire aclk;
  wire bram_rd_en;
  wire bram_wr_en;
  wire [15:0]\gfwd_mode.storage_data1_reg[16] ;
  wire [16:0]\gfwd_mode.storage_data1_reg[30] ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED ;
  wire [31:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CLOCK_DOMAINS = "COMMON" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("LOWER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B 
       (.ADDRARDADDR(\gfwd_mode.storage_data1_reg[30] [16:1]),
        .ADDRBWRADDR(\gfwd_mode.storage_data1_reg[16] ),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(CASCADEINA),
        .CASCADEOUTB(CASCADEINB),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[30] [0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(bram_wr_en),
        .ENBWREN(bram_rd_en),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CLOCK_DOMAINS = "COMMON" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("UPPER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T 
       (.ADDRARDADDR(\gfwd_mode.storage_data1_reg[30] [16:1]),
        .ADDRBWRADDR(\gfwd_mode.storage_data1_reg[16] ),
        .CASCADEINA(CASCADEINA),
        .CASCADEINB(CASCADEINB),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[30] [0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED [31:1],D}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(bram_wr_en),
        .ENBWREN(bram_rd_en),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized19
   (D,
    aclk,
    bram_wr_en,
    bram_rd_en,
    Q,
    \gfwd_mode.storage_data1_reg[30] ,
    \gfwd_mode.storage_data1_reg[16] );
  output [0:0]D;
  input aclk;
  input bram_wr_en;
  input bram_rd_en;
  input [0:0]Q;
  input [16:0]\gfwd_mode.storage_data1_reg[30] ;
  input [15:0]\gfwd_mode.storage_data1_reg[16] ;

  wire CASCADEINA;
  wire CASCADEINB;
  wire [0:0]D;
  wire [0:0]Q;
  wire aclk;
  wire bram_rd_en;
  wire bram_wr_en;
  wire [15:0]\gfwd_mode.storage_data1_reg[16] ;
  wire [16:0]\gfwd_mode.storage_data1_reg[30] ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED ;
  wire [31:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CLOCK_DOMAINS = "COMMON" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("LOWER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B 
       (.ADDRARDADDR(\gfwd_mode.storage_data1_reg[30] [16:1]),
        .ADDRBWRADDR(\gfwd_mode.storage_data1_reg[16] ),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(CASCADEINA),
        .CASCADEOUTB(CASCADEINB),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[30] [0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(bram_wr_en),
        .ENBWREN(bram_rd_en),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CLOCK_DOMAINS = "COMMON" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("UPPER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T 
       (.ADDRARDADDR(\gfwd_mode.storage_data1_reg[30] [16:1]),
        .ADDRBWRADDR(\gfwd_mode.storage_data1_reg[16] ),
        .CASCADEINA(CASCADEINA),
        .CASCADEINB(CASCADEINB),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[30] [0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED [31:1],D}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(bram_wr_en),
        .ENBWREN(bram_rd_en),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized2
   (\gstage1.q_dly_reg[7] ,
    \gstage1.q_dly_reg[8] ,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[26] ,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[7] ;
  output [0:0]\gstage1.q_dly_reg[8] ;
  input aclk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]Q;
  input [20:0]\gfwd_mode.storage_data1_reg[26] ;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire [0:0]Q;
  wire aclk;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [20:0]\gfwd_mode.storage_data1_reg[26] ;
  wire [7:0]\gstage1.q_dly_reg[7] ;
  wire [0:0]\gstage1.q_dly_reg[8] ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CLOCK_DOMAINS = "COMMON" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,\gfwd_mode.storage_data1_reg[26] [20:9],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\gfwd_mode.storage_data1_reg[12] ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[26] [7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[26] [8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\gstage1.q_dly_reg[7] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\gstage1.q_dly_reg[8] }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized20
   (D,
    aclk,
    bram_wr_en,
    bram_rd_en,
    Q,
    \gfwd_mode.storage_data1_reg[30] ,
    \gfwd_mode.storage_data1_reg[16] );
  output [0:0]D;
  input aclk;
  input bram_wr_en;
  input bram_rd_en;
  input [0:0]Q;
  input [16:0]\gfwd_mode.storage_data1_reg[30] ;
  input [15:0]\gfwd_mode.storage_data1_reg[16] ;

  wire CASCADEINA;
  wire CASCADEINB;
  wire [0:0]D;
  wire [0:0]Q;
  wire aclk;
  wire bram_rd_en;
  wire bram_wr_en;
  wire [15:0]\gfwd_mode.storage_data1_reg[16] ;
  wire [16:0]\gfwd_mode.storage_data1_reg[30] ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED ;
  wire [31:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CLOCK_DOMAINS = "COMMON" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("LOWER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B 
       (.ADDRARDADDR(\gfwd_mode.storage_data1_reg[30] [16:1]),
        .ADDRBWRADDR(\gfwd_mode.storage_data1_reg[16] ),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(CASCADEINA),
        .CASCADEOUTB(CASCADEINB),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[30] [0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(bram_wr_en),
        .ENBWREN(bram_rd_en),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CLOCK_DOMAINS = "COMMON" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("UPPER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T 
       (.ADDRARDADDR(\gfwd_mode.storage_data1_reg[30] [16:1]),
        .ADDRBWRADDR(\gfwd_mode.storage_data1_reg[16] ),
        .CASCADEINA(CASCADEINA),
        .CASCADEINB(CASCADEINB),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[30] [0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED [31:1],D}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(bram_wr_en),
        .ENBWREN(bram_rd_en),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized21
   (D,
    aclk,
    bram_wr_en,
    bram_rd_en,
    Q,
    \gfwd_mode.storage_data1_reg[30] ,
    \gfwd_mode.storage_data1_reg[16] );
  output [0:0]D;
  input aclk;
  input bram_wr_en;
  input bram_rd_en;
  input [0:0]Q;
  input [16:0]\gfwd_mode.storage_data1_reg[30] ;
  input [15:0]\gfwd_mode.storage_data1_reg[16] ;

  wire CASCADEINA;
  wire CASCADEINB;
  wire [0:0]D;
  wire [0:0]Q;
  wire aclk;
  wire bram_rd_en;
  wire bram_wr_en;
  wire [15:0]\gfwd_mode.storage_data1_reg[16] ;
  wire [16:0]\gfwd_mode.storage_data1_reg[30] ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED ;
  wire [31:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CLOCK_DOMAINS = "COMMON" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("LOWER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B 
       (.ADDRARDADDR(\gfwd_mode.storage_data1_reg[30] [16:1]),
        .ADDRBWRADDR(\gfwd_mode.storage_data1_reg[16] ),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(CASCADEINA),
        .CASCADEOUTB(CASCADEINB),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[30] [0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(bram_wr_en),
        .ENBWREN(bram_rd_en),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CLOCK_DOMAINS = "COMMON" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("UPPER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T 
       (.ADDRARDADDR(\gfwd_mode.storage_data1_reg[30] [16:1]),
        .ADDRBWRADDR(\gfwd_mode.storage_data1_reg[16] ),
        .CASCADEINA(CASCADEINA),
        .CASCADEINB(CASCADEINB),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[30] [0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED [31:1],D}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(bram_wr_en),
        .ENBWREN(bram_rd_en),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized22
   (ram_doutb,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[24] ,
    \gfwd_mode.storage_data1_reg[12] );
  output [8:0]ram_doutb;
  input aclk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]Q;
  input [20:0]\gfwd_mode.storage_data1_reg[24] ;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire [0:0]Q;
  wire aclk;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [20:0]\gfwd_mode.storage_data1_reg[24] ;
  wire [8:0]ram_doutb;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CLOCK_DOMAINS = "COMMON" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,\gfwd_mode.storage_data1_reg[24] [20:9],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\gfwd_mode.storage_data1_reg[12] ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[24] [7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[24] [8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],ram_doutb[7:0]}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],ram_doutb[8]}),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized23
   (\gstage1.q_dly_reg[7] ,
    \gstage1.q_dly_reg[8] ,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[24] ,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[7] ;
  output [0:0]\gstage1.q_dly_reg[8] ;
  input aclk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]Q;
  input [20:0]\gfwd_mode.storage_data1_reg[24] ;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire [0:0]Q;
  wire aclk;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [20:0]\gfwd_mode.storage_data1_reg[24] ;
  wire [7:0]\gstage1.q_dly_reg[7] ;
  wire [0:0]\gstage1.q_dly_reg[8] ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CLOCK_DOMAINS = "COMMON" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,\gfwd_mode.storage_data1_reg[24] [20:9],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\gfwd_mode.storage_data1_reg[12] ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[24] [7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[24] [8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\gstage1.q_dly_reg[7] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\gstage1.q_dly_reg[8] }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized24
   (\gstage1.q_dly_reg[7] ,
    \gstage1.q_dly_reg[8] ,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[24] ,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[7] ;
  output [0:0]\gstage1.q_dly_reg[8] ;
  input aclk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]Q;
  input [20:0]\gfwd_mode.storage_data1_reg[24] ;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire [0:0]Q;
  wire aclk;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [20:0]\gfwd_mode.storage_data1_reg[24] ;
  wire [7:0]\gstage1.q_dly_reg[7] ;
  wire [0:0]\gstage1.q_dly_reg[8] ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CLOCK_DOMAINS = "COMMON" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,\gfwd_mode.storage_data1_reg[24] [20:9],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\gfwd_mode.storage_data1_reg[12] ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[24] [7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[24] [8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\gstage1.q_dly_reg[7] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\gstage1.q_dly_reg[8] }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized25
   (DOBDO,
    DOPBDOP,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[24] ,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]DOBDO;
  output [0:0]DOPBDOP;
  input aclk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]Q;
  input [20:0]\gfwd_mode.storage_data1_reg[24] ;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire [7:0]DOBDO;
  wire [0:0]DOPBDOP;
  wire [0:0]Q;
  wire aclk;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [20:0]\gfwd_mode.storage_data1_reg[24] ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CLOCK_DOMAINS = "COMMON" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,\gfwd_mode.storage_data1_reg[24] [20:9],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\gfwd_mode.storage_data1_reg[12] ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[24] [7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[24] [8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],DOBDO}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],DOPBDOP}),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized26
   (\gstage1.q_dly_reg[7] ,
    \gstage1.q_dly_reg[8] ,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[24] ,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[7] ;
  output [0:0]\gstage1.q_dly_reg[8] ;
  input aclk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]Q;
  input [20:0]\gfwd_mode.storage_data1_reg[24] ;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire [0:0]Q;
  wire aclk;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [20:0]\gfwd_mode.storage_data1_reg[24] ;
  wire [7:0]\gstage1.q_dly_reg[7] ;
  wire [0:0]\gstage1.q_dly_reg[8] ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CLOCK_DOMAINS = "COMMON" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,\gfwd_mode.storage_data1_reg[24] [20:9],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\gfwd_mode.storage_data1_reg[12] ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[24] [7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[24] [8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\gstage1.q_dly_reg[7] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\gstage1.q_dly_reg[8] }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized27
   (\gstage1.q_dly_reg[7] ,
    \gstage1.q_dly_reg[8] ,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[24] ,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[7] ;
  output [0:0]\gstage1.q_dly_reg[8] ;
  input aclk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]Q;
  input [20:0]\gfwd_mode.storage_data1_reg[24] ;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire [0:0]Q;
  wire aclk;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [20:0]\gfwd_mode.storage_data1_reg[24] ;
  wire [7:0]\gstage1.q_dly_reg[7] ;
  wire [0:0]\gstage1.q_dly_reg[8] ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CLOCK_DOMAINS = "COMMON" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,\gfwd_mode.storage_data1_reg[24] [20:9],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\gfwd_mode.storage_data1_reg[12] ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[24] [7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[24] [8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\gstage1.q_dly_reg[7] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\gstage1.q_dly_reg[8] }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized28
   (\gstage1.q_dly_reg[7] ,
    \gstage1.q_dly_reg[8] ,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[24] ,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[7] ;
  output [0:0]\gstage1.q_dly_reg[8] ;
  input aclk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]Q;
  input [20:0]\gfwd_mode.storage_data1_reg[24] ;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire [0:0]Q;
  wire aclk;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [20:0]\gfwd_mode.storage_data1_reg[24] ;
  wire [7:0]\gstage1.q_dly_reg[7] ;
  wire [0:0]\gstage1.q_dly_reg[8] ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CLOCK_DOMAINS = "COMMON" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,\gfwd_mode.storage_data1_reg[24] [20:9],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\gfwd_mode.storage_data1_reg[12] ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[24] [7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[24] [8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\gstage1.q_dly_reg[7] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\gstage1.q_dly_reg[8] }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized29
   (\gstage1.q_dly_reg[7] ,
    \gstage1.q_dly_reg[8] ,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[24] ,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[7] ;
  output [0:0]\gstage1.q_dly_reg[8] ;
  input aclk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]Q;
  input [20:0]\gfwd_mode.storage_data1_reg[24] ;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire [0:0]Q;
  wire aclk;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [20:0]\gfwd_mode.storage_data1_reg[24] ;
  wire [7:0]\gstage1.q_dly_reg[7] ;
  wire [0:0]\gstage1.q_dly_reg[8] ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CLOCK_DOMAINS = "COMMON" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,\gfwd_mode.storage_data1_reg[24] [20:9],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\gfwd_mode.storage_data1_reg[12] ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[24] [7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[24] [8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\gstage1.q_dly_reg[7] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\gstage1.q_dly_reg[8] }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized3
   (DOBDO,
    DOPBDOP,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[26] ,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]DOBDO;
  output [0:0]DOPBDOP;
  input aclk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]Q;
  input [20:0]\gfwd_mode.storage_data1_reg[26] ;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire [7:0]DOBDO;
  wire [0:0]DOPBDOP;
  wire [0:0]Q;
  wire aclk;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [20:0]\gfwd_mode.storage_data1_reg[26] ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CLOCK_DOMAINS = "COMMON" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,\gfwd_mode.storage_data1_reg[26] [20:9],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\gfwd_mode.storage_data1_reg[12] ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[26] [7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[26] [8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],DOBDO}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],DOPBDOP}),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized30
   (\gstage1.q_dly_reg[7] ,
    \gstage1.q_dly_reg[8] ,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[24] ,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[7] ;
  output [0:0]\gstage1.q_dly_reg[8] ;
  input aclk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]Q;
  input [20:0]\gfwd_mode.storage_data1_reg[24] ;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire [0:0]Q;
  wire aclk;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [20:0]\gfwd_mode.storage_data1_reg[24] ;
  wire [7:0]\gstage1.q_dly_reg[7] ;
  wire [0:0]\gstage1.q_dly_reg[8] ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CLOCK_DOMAINS = "COMMON" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,\gfwd_mode.storage_data1_reg[24] [20:9],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\gfwd_mode.storage_data1_reg[12] ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[24] [7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[24] [8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\gstage1.q_dly_reg[7] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\gstage1.q_dly_reg[8] }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized31
   (\gstage1.q_dly_reg[7] ,
    \gstage1.q_dly_reg[8] ,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[24] ,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[7] ;
  output [0:0]\gstage1.q_dly_reg[8] ;
  input aclk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]Q;
  input [20:0]\gfwd_mode.storage_data1_reg[24] ;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire [0:0]Q;
  wire aclk;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [20:0]\gfwd_mode.storage_data1_reg[24] ;
  wire [7:0]\gstage1.q_dly_reg[7] ;
  wire [0:0]\gstage1.q_dly_reg[8] ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CLOCK_DOMAINS = "COMMON" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,\gfwd_mode.storage_data1_reg[24] [20:9],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\gfwd_mode.storage_data1_reg[12] ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[24] [7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[24] [8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\gstage1.q_dly_reg[7] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\gstage1.q_dly_reg[8] }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized32
   (\gstage1.q_dly_reg[7] ,
    \gstage1.q_dly_reg[8] ,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[24] ,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[7] ;
  output [0:0]\gstage1.q_dly_reg[8] ;
  input aclk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]Q;
  input [20:0]\gfwd_mode.storage_data1_reg[24] ;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire [0:0]Q;
  wire aclk;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [20:0]\gfwd_mode.storage_data1_reg[24] ;
  wire [7:0]\gstage1.q_dly_reg[7] ;
  wire [0:0]\gstage1.q_dly_reg[8] ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CLOCK_DOMAINS = "COMMON" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,\gfwd_mode.storage_data1_reg[24] [20:9],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\gfwd_mode.storage_data1_reg[12] ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[24] [7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[24] [8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\gstage1.q_dly_reg[7] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\gstage1.q_dly_reg[8] }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized33
   (\gstage1.q_dly_reg[7] ,
    \gstage1.q_dly_reg[8] ,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[24] ,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[7] ;
  output [0:0]\gstage1.q_dly_reg[8] ;
  input aclk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]Q;
  input [20:0]\gfwd_mode.storage_data1_reg[24] ;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire [0:0]Q;
  wire aclk;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [20:0]\gfwd_mode.storage_data1_reg[24] ;
  wire [7:0]\gstage1.q_dly_reg[7] ;
  wire [0:0]\gstage1.q_dly_reg[8] ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CLOCK_DOMAINS = "COMMON" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,\gfwd_mode.storage_data1_reg[24] [20:9],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\gfwd_mode.storage_data1_reg[12] ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[24] [7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[24] [8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\gstage1.q_dly_reg[7] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\gstage1.q_dly_reg[8] }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized34
   (\gstage1.q_dly_reg[7] ,
    \gstage1.q_dly_reg[8] ,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[24] ,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[7] ;
  output [0:0]\gstage1.q_dly_reg[8] ;
  input aclk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]Q;
  input [20:0]\gfwd_mode.storage_data1_reg[24] ;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire [0:0]Q;
  wire aclk;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [20:0]\gfwd_mode.storage_data1_reg[24] ;
  wire [7:0]\gstage1.q_dly_reg[7] ;
  wire [0:0]\gstage1.q_dly_reg[8] ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CLOCK_DOMAINS = "COMMON" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,\gfwd_mode.storage_data1_reg[24] [20:9],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\gfwd_mode.storage_data1_reg[12] ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[24] [7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[24] [8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\gstage1.q_dly_reg[7] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\gstage1.q_dly_reg[8] }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized35
   (\gstage1.q_dly_reg[7] ,
    \gstage1.q_dly_reg[8] ,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[24] ,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[7] ;
  output [0:0]\gstage1.q_dly_reg[8] ;
  input aclk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]Q;
  input [20:0]\gfwd_mode.storage_data1_reg[24] ;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire [0:0]Q;
  wire aclk;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [20:0]\gfwd_mode.storage_data1_reg[24] ;
  wire [7:0]\gstage1.q_dly_reg[7] ;
  wire [0:0]\gstage1.q_dly_reg[8] ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CLOCK_DOMAINS = "COMMON" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,\gfwd_mode.storage_data1_reg[24] [20:9],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\gfwd_mode.storage_data1_reg[12] ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[24] [7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[24] [8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\gstage1.q_dly_reg[7] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\gstage1.q_dly_reg[8] }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized36
   (\gstage1.q_dly_reg[7] ,
    \gstage1.q_dly_reg[8] ,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[24] ,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[7] ;
  output [0:0]\gstage1.q_dly_reg[8] ;
  input aclk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]Q;
  input [20:0]\gfwd_mode.storage_data1_reg[24] ;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire [0:0]Q;
  wire aclk;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [20:0]\gfwd_mode.storage_data1_reg[24] ;
  wire [7:0]\gstage1.q_dly_reg[7] ;
  wire [0:0]\gstage1.q_dly_reg[8] ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CLOCK_DOMAINS = "COMMON" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,\gfwd_mode.storage_data1_reg[24] [20:9],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\gfwd_mode.storage_data1_reg[12] ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[24] [7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[24] [8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\gstage1.q_dly_reg[7] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\gstage1.q_dly_reg[8] }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized37
   (\gstage1.q_dly_reg[7] ,
    \gstage1.q_dly_reg[8] ,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[24] ,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[7] ;
  output [0:0]\gstage1.q_dly_reg[8] ;
  input aclk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]Q;
  input [20:0]\gfwd_mode.storage_data1_reg[24] ;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire [0:0]Q;
  wire aclk;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [20:0]\gfwd_mode.storage_data1_reg[24] ;
  wire [7:0]\gstage1.q_dly_reg[7] ;
  wire [0:0]\gstage1.q_dly_reg[8] ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CLOCK_DOMAINS = "COMMON" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,\gfwd_mode.storage_data1_reg[24] [20:9],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\gfwd_mode.storage_data1_reg[12] ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[24] [7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[24] [8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\gstage1.q_dly_reg[7] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\gstage1.q_dly_reg[8] }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized38
   (D,
    aclk,
    bram_wr_en,
    bram_rd_en,
    Q,
    \gfwd_mode.storage_data1_reg[28] ,
    \gfwd_mode.storage_data1_reg[16] );
  output [0:0]D;
  input aclk;
  input bram_wr_en;
  input bram_rd_en;
  input [0:0]Q;
  input [16:0]\gfwd_mode.storage_data1_reg[28] ;
  input [15:0]\gfwd_mode.storage_data1_reg[16] ;

  wire CASCADEINA;
  wire CASCADEINB;
  wire [0:0]D;
  wire [0:0]Q;
  wire aclk;
  wire bram_rd_en;
  wire bram_wr_en;
  wire [15:0]\gfwd_mode.storage_data1_reg[16] ;
  wire [16:0]\gfwd_mode.storage_data1_reg[28] ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED ;
  wire [31:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CLOCK_DOMAINS = "COMMON" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("LOWER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B 
       (.ADDRARDADDR(\gfwd_mode.storage_data1_reg[28] [16:1]),
        .ADDRBWRADDR(\gfwd_mode.storage_data1_reg[16] ),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(CASCADEINA),
        .CASCADEOUTB(CASCADEINB),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[28] [0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(bram_wr_en),
        .ENBWREN(bram_rd_en),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CLOCK_DOMAINS = "COMMON" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("UPPER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T 
       (.ADDRARDADDR(\gfwd_mode.storage_data1_reg[28] [16:1]),
        .ADDRBWRADDR(\gfwd_mode.storage_data1_reg[16] ),
        .CASCADEINA(CASCADEINA),
        .CASCADEINB(CASCADEINB),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[28] [0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED [31:1],D}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(bram_wr_en),
        .ENBWREN(bram_rd_en),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized39
   (D,
    aclk,
    bram_wr_en,
    bram_rd_en,
    Q,
    \gfwd_mode.storage_data1_reg[28] ,
    \gfwd_mode.storage_data1_reg[16] );
  output [0:0]D;
  input aclk;
  input bram_wr_en;
  input bram_rd_en;
  input [0:0]Q;
  input [16:0]\gfwd_mode.storage_data1_reg[28] ;
  input [15:0]\gfwd_mode.storage_data1_reg[16] ;

  wire CASCADEINA;
  wire CASCADEINB;
  wire [0:0]D;
  wire [0:0]Q;
  wire aclk;
  wire bram_rd_en;
  wire bram_wr_en;
  wire [15:0]\gfwd_mode.storage_data1_reg[16] ;
  wire [16:0]\gfwd_mode.storage_data1_reg[28] ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED ;
  wire [31:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CLOCK_DOMAINS = "COMMON" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("LOWER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B 
       (.ADDRARDADDR(\gfwd_mode.storage_data1_reg[28] [16:1]),
        .ADDRBWRADDR(\gfwd_mode.storage_data1_reg[16] ),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(CASCADEINA),
        .CASCADEOUTB(CASCADEINB),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[28] [0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(bram_wr_en),
        .ENBWREN(bram_rd_en),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CLOCK_DOMAINS = "COMMON" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("UPPER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T 
       (.ADDRARDADDR(\gfwd_mode.storage_data1_reg[28] [16:1]),
        .ADDRBWRADDR(\gfwd_mode.storage_data1_reg[16] ),
        .CASCADEINA(CASCADEINA),
        .CASCADEINB(CASCADEINB),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[28] [0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED [31:1],D}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(bram_wr_en),
        .ENBWREN(bram_rd_en),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized4
   (\gstage1.q_dly_reg[7] ,
    \gstage1.q_dly_reg[8] ,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[26] ,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[7] ;
  output [0:0]\gstage1.q_dly_reg[8] ;
  input aclk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]Q;
  input [20:0]\gfwd_mode.storage_data1_reg[26] ;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire [0:0]Q;
  wire aclk;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [20:0]\gfwd_mode.storage_data1_reg[26] ;
  wire [7:0]\gstage1.q_dly_reg[7] ;
  wire [0:0]\gstage1.q_dly_reg[8] ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CLOCK_DOMAINS = "COMMON" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,\gfwd_mode.storage_data1_reg[26] [20:9],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\gfwd_mode.storage_data1_reg[12] ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[26] [7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[26] [8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\gstage1.q_dly_reg[7] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\gstage1.q_dly_reg[8] }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized40
   (D,
    aclk,
    bram_wr_en,
    bram_rd_en,
    Q,
    \gfwd_mode.storage_data1_reg[28] ,
    \gfwd_mode.storage_data1_reg[16] );
  output [0:0]D;
  input aclk;
  input bram_wr_en;
  input bram_rd_en;
  input [0:0]Q;
  input [16:0]\gfwd_mode.storage_data1_reg[28] ;
  input [15:0]\gfwd_mode.storage_data1_reg[16] ;

  wire CASCADEINA;
  wire CASCADEINB;
  wire [0:0]D;
  wire [0:0]Q;
  wire aclk;
  wire bram_rd_en;
  wire bram_wr_en;
  wire [15:0]\gfwd_mode.storage_data1_reg[16] ;
  wire [16:0]\gfwd_mode.storage_data1_reg[28] ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED ;
  wire [31:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CLOCK_DOMAINS = "COMMON" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("LOWER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B 
       (.ADDRARDADDR(\gfwd_mode.storage_data1_reg[28] [16:1]),
        .ADDRBWRADDR(\gfwd_mode.storage_data1_reg[16] ),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(CASCADEINA),
        .CASCADEOUTB(CASCADEINB),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[28] [0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(bram_wr_en),
        .ENBWREN(bram_rd_en),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CLOCK_DOMAINS = "COMMON" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("UPPER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T 
       (.ADDRARDADDR(\gfwd_mode.storage_data1_reg[28] [16:1]),
        .ADDRBWRADDR(\gfwd_mode.storage_data1_reg[16] ),
        .CASCADEINA(CASCADEINA),
        .CASCADEINB(CASCADEINB),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[28] [0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED [31:1],D}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(bram_wr_en),
        .ENBWREN(bram_rd_en),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized41
   (D,
    aclk,
    bram_wr_en,
    bram_rd_en,
    Q,
    \gfwd_mode.storage_data1_reg[28] ,
    \gfwd_mode.storage_data1_reg[16] );
  output [0:0]D;
  input aclk;
  input bram_wr_en;
  input bram_rd_en;
  input [0:0]Q;
  input [16:0]\gfwd_mode.storage_data1_reg[28] ;
  input [15:0]\gfwd_mode.storage_data1_reg[16] ;

  wire CASCADEINA;
  wire CASCADEINB;
  wire [0:0]D;
  wire [0:0]Q;
  wire aclk;
  wire bram_rd_en;
  wire bram_wr_en;
  wire [15:0]\gfwd_mode.storage_data1_reg[16] ;
  wire [16:0]\gfwd_mode.storage_data1_reg[28] ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED ;
  wire [31:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CLOCK_DOMAINS = "COMMON" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("LOWER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B 
       (.ADDRARDADDR(\gfwd_mode.storage_data1_reg[28] [16:1]),
        .ADDRBWRADDR(\gfwd_mode.storage_data1_reg[16] ),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(CASCADEINA),
        .CASCADEOUTB(CASCADEINB),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[28] [0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(bram_wr_en),
        .ENBWREN(bram_rd_en),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CLOCK_DOMAINS = "COMMON" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("UPPER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T 
       (.ADDRARDADDR(\gfwd_mode.storage_data1_reg[28] [16:1]),
        .ADDRBWRADDR(\gfwd_mode.storage_data1_reg[16] ),
        .CASCADEINA(CASCADEINA),
        .CASCADEINB(CASCADEINB),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[28] [0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED [31:1],D}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(bram_wr_en),
        .ENBWREN(bram_rd_en),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized42
   (D,
    aclk,
    ram_empty_fb_i_reg,
    E,
    \gc0.count_d1_reg[8] ,
    \gcc0.gc0.count_d1_reg[8] ,
    argen_to_tdf_payload);
  output [13:0]D;
  input aclk;
  input ram_empty_fb_i_reg;
  input [0:0]E;
  input [8:0]\gc0.count_d1_reg[8] ;
  input [8:0]\gcc0.gc0.count_d1_reg[8] ;
  input [14:0]argen_to_tdf_payload;

  wire [13:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_10 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_11 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_16 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_17 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_18 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_19 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_2 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_20 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_24 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_25 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_26 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_27 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_3 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_33 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_35 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_8 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_9 ;
  wire [0:0]E;
  wire aclk;
  wire [14:0]argen_to_tdf_payload;
  wire [13:13]doutb;
  wire [8:0]\gc0.count_d1_reg[8] ;
  wire [8:0]\gcc0.gc0.count_d1_reg[8] ;
  wire ram_empty_fb_i_reg;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CLOCK_DOMAINS = "COMMON" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram 
       (.ADDRARDADDR({\gc0.count_d1_reg[8] ,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({\gcc0.gc0.count_d1_reg[8] ,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,argen_to_tdf_payload[7:4],1'b0,1'b0,1'b0,1'b0,argen_to_tdf_payload[3:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,argen_to_tdf_payload[14:12],1'b0,1'b0,1'b0,1'b0,argen_to_tdf_payload[11:8]}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_0 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_1 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_2 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_3 ,D[7:4],\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_8 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_9 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_10 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_11 ,D[3:0]}),
        .DOBDO({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_16 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_17 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_18 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_19 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_20 ,D[13],doutb,D[12],\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_24 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_25 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_26 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_27 ,D[11:8]}),
        .DOPADOP({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_33 }),
        .DOPBDOP({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_35 }),
        .ENARDEN(ram_empty_fb_i_reg),
        .ENBWREN(E),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({E,E,E,E}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized5
   (\gstage1.q_dly_reg[7] ,
    \gstage1.q_dly_reg[8] ,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[26] ,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[7] ;
  output [0:0]\gstage1.q_dly_reg[8] ;
  input aclk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]Q;
  input [20:0]\gfwd_mode.storage_data1_reg[26] ;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire [0:0]Q;
  wire aclk;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [20:0]\gfwd_mode.storage_data1_reg[26] ;
  wire [7:0]\gstage1.q_dly_reg[7] ;
  wire [0:0]\gstage1.q_dly_reg[8] ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CLOCK_DOMAINS = "COMMON" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,\gfwd_mode.storage_data1_reg[26] [20:9],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\gfwd_mode.storage_data1_reg[12] ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[26] [7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[26] [8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\gstage1.q_dly_reg[7] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\gstage1.q_dly_reg[8] }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized6
   (\gstage1.q_dly_reg[7] ,
    \gstage1.q_dly_reg[8] ,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[26] ,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[7] ;
  output [0:0]\gstage1.q_dly_reg[8] ;
  input aclk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]Q;
  input [20:0]\gfwd_mode.storage_data1_reg[26] ;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire [0:0]Q;
  wire aclk;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [20:0]\gfwd_mode.storage_data1_reg[26] ;
  wire [7:0]\gstage1.q_dly_reg[7] ;
  wire [0:0]\gstage1.q_dly_reg[8] ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CLOCK_DOMAINS = "COMMON" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,\gfwd_mode.storage_data1_reg[26] [20:9],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\gfwd_mode.storage_data1_reg[12] ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[26] [7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[26] [8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\gstage1.q_dly_reg[7] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\gstage1.q_dly_reg[8] }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized7
   (\gstage1.q_dly_reg[7] ,
    \gstage1.q_dly_reg[8] ,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[26] ,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[7] ;
  output [0:0]\gstage1.q_dly_reg[8] ;
  input aclk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]Q;
  input [20:0]\gfwd_mode.storage_data1_reg[26] ;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire [0:0]Q;
  wire aclk;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [20:0]\gfwd_mode.storage_data1_reg[26] ;
  wire [7:0]\gstage1.q_dly_reg[7] ;
  wire [0:0]\gstage1.q_dly_reg[8] ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CLOCK_DOMAINS = "COMMON" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,\gfwd_mode.storage_data1_reg[26] [20:9],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\gfwd_mode.storage_data1_reg[12] ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[26] [7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[26] [8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\gstage1.q_dly_reg[7] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\gstage1.q_dly_reg[8] }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized8
   (\gstage1.q_dly_reg[7] ,
    \gstage1.q_dly_reg[8] ,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[26] ,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[7] ;
  output [0:0]\gstage1.q_dly_reg[8] ;
  input aclk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]Q;
  input [20:0]\gfwd_mode.storage_data1_reg[26] ;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire [0:0]Q;
  wire aclk;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [20:0]\gfwd_mode.storage_data1_reg[26] ;
  wire [7:0]\gstage1.q_dly_reg[7] ;
  wire [0:0]\gstage1.q_dly_reg[8] ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CLOCK_DOMAINS = "COMMON" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,\gfwd_mode.storage_data1_reg[26] [20:9],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\gfwd_mode.storage_data1_reg[12] ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[26] [7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[26] [8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\gstage1.q_dly_reg[7] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\gstage1.q_dly_reg[8] }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axi_vfifo_ctrl_0blk_mem_gen_prim_wrapper__parameterized9
   (\gstage1.q_dly_reg[7] ,
    \gstage1.q_dly_reg[8] ,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[26] ,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[7] ;
  output [0:0]\gstage1.q_dly_reg[8] ;
  input aclk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]Q;
  input [20:0]\gfwd_mode.storage_data1_reg[26] ;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire [0:0]Q;
  wire aclk;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [20:0]\gfwd_mode.storage_data1_reg[26] ;
  wire [7:0]\gstage1.q_dly_reg[7] ;
  wire [0:0]\gstage1.q_dly_reg[8] ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CLOCK_DOMAINS = "COMMON" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,\gfwd_mode.storage_data1_reg[26] [20:9],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\gfwd_mode.storage_data1_reg[12] ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[26] [7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[26] [8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\gstage1.q_dly_reg[7] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\gstage1.q_dly_reg[8] }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module axi_vfifo_ctrl_0blk_mem_gen_top
   (D,
    aclk,
    ram_rd_en_i,
    E,
    \gc0.count_d1_reg[8] ,
    \gcc0.gc0.count_d1_reg[8] ,
    \gfwd_mode.storage_data1_reg[65] );
  output [64:0]D;
  input aclk;
  input ram_rd_en_i;
  input [0:0]E;
  input [8:0]\gc0.count_d1_reg[8] ;
  input [8:0]\gcc0.gc0.count_d1_reg[8] ;
  input [64:0]\gfwd_mode.storage_data1_reg[65] ;

  wire [64:0]D;
  wire [0:0]E;
  wire aclk;
  wire [8:0]\gc0.count_d1_reg[8] ;
  wire [8:0]\gcc0.gc0.count_d1_reg[8] ;
  wire [64:0]\gfwd_mode.storage_data1_reg[65] ;
  wire ram_rd_en_i;

  axi_vfifo_ctrl_0blk_mem_gen_generic_cstr \valid.cstr 
       (.D(D),
        .E(E),
        .aclk(aclk),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8] ),
        .\gcc0.gc0.count_d1_reg[8] (\gcc0.gc0.count_d1_reg[8] ),
        .\gfwd_mode.storage_data1_reg[65] (\gfwd_mode.storage_data1_reg[65] ),
        .ram_rd_en_i(ram_rd_en_i));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module axi_vfifo_ctrl_0blk_mem_gen_top__parameterized0
   (D,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[30] ,
    \gfwd_mode.storage_data1_reg[16] ,
    bram_wr_en,
    bram_rd_en);
  output [14:0]D;
  input aclk;
  input [15:0]ena_array;
  input [15:0]enb_array;
  input [0:0]Q;
  input [30:0]\gfwd_mode.storage_data1_reg[30] ;
  input [15:0]\gfwd_mode.storage_data1_reg[16] ;
  input bram_wr_en;
  input bram_rd_en;

  wire [14:0]D;
  wire [0:0]Q;
  wire aclk;
  wire bram_rd_en;
  wire bram_wr_en;
  wire [15:0]ena_array;
  wire [15:0]enb_array;
  wire [15:0]\gfwd_mode.storage_data1_reg[16] ;
  wire [30:0]\gfwd_mode.storage_data1_reg[30] ;

  axi_vfifo_ctrl_0blk_mem_gen_generic_cstr__parameterized0 \valid.cstr 
       (.D(D),
        .Q(Q),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .bram_wr_en(bram_wr_en),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .\gfwd_mode.storage_data1_reg[16] (\gfwd_mode.storage_data1_reg[16] ),
        .\gfwd_mode.storage_data1_reg[30] (\gfwd_mode.storage_data1_reg[30] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module axi_vfifo_ctrl_0blk_mem_gen_top__parameterized1
   (D,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[28] ,
    \gfwd_mode.storage_data1_reg[16] ,
    bram_wr_en,
    bram_rd_en);
  output [12:0]D;
  input aclk;
  input [15:0]ena_array;
  input [15:0]enb_array;
  input [0:0]Q;
  input [28:0]\gfwd_mode.storage_data1_reg[28] ;
  input [15:0]\gfwd_mode.storage_data1_reg[16] ;
  input bram_wr_en;
  input bram_rd_en;

  wire [12:0]D;
  wire [0:0]Q;
  wire aclk;
  wire bram_rd_en;
  wire bram_wr_en;
  wire [15:0]ena_array;
  wire [15:0]enb_array;
  wire [15:0]\gfwd_mode.storage_data1_reg[16] ;
  wire [28:0]\gfwd_mode.storage_data1_reg[28] ;

  axi_vfifo_ctrl_0blk_mem_gen_generic_cstr__parameterized1 \valid.cstr 
       (.D(D),
        .Q(Q),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .bram_wr_en(bram_wr_en),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .\gfwd_mode.storage_data1_reg[16] (\gfwd_mode.storage_data1_reg[16] ),
        .\gfwd_mode.storage_data1_reg[28] (\gfwd_mode.storage_data1_reg[28] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module axi_vfifo_ctrl_0blk_mem_gen_top__parameterized2
   (D,
    aclk,
    ram_empty_fb_i_reg,
    E,
    \gc0.count_d1_reg[8] ,
    \gcc0.gc0.count_d1_reg[8] ,
    argen_to_tdf_payload);
  output [13:0]D;
  input aclk;
  input ram_empty_fb_i_reg;
  input [0:0]E;
  input [8:0]\gc0.count_d1_reg[8] ;
  input [8:0]\gcc0.gc0.count_d1_reg[8] ;
  input [14:0]argen_to_tdf_payload;

  wire [13:0]D;
  wire [0:0]E;
  wire aclk;
  wire [14:0]argen_to_tdf_payload;
  wire [8:0]\gc0.count_d1_reg[8] ;
  wire [8:0]\gcc0.gc0.count_d1_reg[8] ;
  wire ram_empty_fb_i_reg;

  axi_vfifo_ctrl_0blk_mem_gen_generic_cstr__parameterized2 \valid.cstr 
       (.D(D),
        .E(E),
        .aclk(aclk),
        .argen_to_tdf_payload(argen_to_tdf_payload),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8] ),
        .\gcc0.gc0.count_d1_reg[8] (\gcc0.gc0.count_d1_reg[8] ),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_3_1" *) 
module axi_vfifo_ctrl_0blk_mem_gen_v8_3_1
   (D,
    aclk,
    ram_rd_en_i,
    E,
    \gc0.count_d1_reg[8] ,
    \gcc0.gc0.count_d1_reg[8] ,
    \gfwd_mode.storage_data1_reg[65] );
  output [64:0]D;
  input aclk;
  input ram_rd_en_i;
  input [0:0]E;
  input [8:0]\gc0.count_d1_reg[8] ;
  input [8:0]\gcc0.gc0.count_d1_reg[8] ;
  input [64:0]\gfwd_mode.storage_data1_reg[65] ;

  wire [64:0]D;
  wire [0:0]E;
  wire aclk;
  wire [8:0]\gc0.count_d1_reg[8] ;
  wire [8:0]\gcc0.gc0.count_d1_reg[8] ;
  wire [64:0]\gfwd_mode.storage_data1_reg[65] ;
  wire ram_rd_en_i;

  axi_vfifo_ctrl_0blk_mem_gen_v8_3_1_synth inst_blk_mem_gen
       (.D(D),
        .E(E),
        .aclk(aclk),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8] ),
        .\gcc0.gc0.count_d1_reg[8] (\gcc0.gc0.count_d1_reg[8] ),
        .\gfwd_mode.storage_data1_reg[65] (\gfwd_mode.storage_data1_reg[65] ),
        .ram_rd_en_i(ram_rd_en_i));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_3_1" *) 
module axi_vfifo_ctrl_0blk_mem_gen_v8_3_1__parameterized1
   (D,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[30] ,
    \gfwd_mode.storage_data1_reg[16] ,
    bram_wr_en,
    bram_rd_en);
  output [14:0]D;
  input aclk;
  input [15:0]ena_array;
  input [15:0]enb_array;
  input [0:0]Q;
  input [30:0]\gfwd_mode.storage_data1_reg[30] ;
  input [15:0]\gfwd_mode.storage_data1_reg[16] ;
  input bram_wr_en;
  input bram_rd_en;

  wire [14:0]D;
  wire [0:0]Q;
  wire aclk;
  wire bram_rd_en;
  wire bram_wr_en;
  wire [15:0]ena_array;
  wire [15:0]enb_array;
  wire [15:0]\gfwd_mode.storage_data1_reg[16] ;
  wire [30:0]\gfwd_mode.storage_data1_reg[30] ;

  axi_vfifo_ctrl_0blk_mem_gen_v8_3_1_synth__parameterized0 inst_blk_mem_gen
       (.D(D),
        .Q(Q),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .bram_wr_en(bram_wr_en),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .\gfwd_mode.storage_data1_reg[16] (\gfwd_mode.storage_data1_reg[16] ),
        .\gfwd_mode.storage_data1_reg[30] (\gfwd_mode.storage_data1_reg[30] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_3_1" *) 
module axi_vfifo_ctrl_0blk_mem_gen_v8_3_1__parameterized3
   (D,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[28] ,
    \gfwd_mode.storage_data1_reg[16] ,
    bram_wr_en,
    bram_rd_en);
  output [12:0]D;
  input aclk;
  input [15:0]ena_array;
  input [15:0]enb_array;
  input [0:0]Q;
  input [28:0]\gfwd_mode.storage_data1_reg[28] ;
  input [15:0]\gfwd_mode.storage_data1_reg[16] ;
  input bram_wr_en;
  input bram_rd_en;

  wire [12:0]D;
  wire [0:0]Q;
  wire aclk;
  wire bram_rd_en;
  wire bram_wr_en;
  wire [15:0]ena_array;
  wire [15:0]enb_array;
  wire [15:0]\gfwd_mode.storage_data1_reg[16] ;
  wire [28:0]\gfwd_mode.storage_data1_reg[28] ;

  axi_vfifo_ctrl_0blk_mem_gen_v8_3_1_synth__parameterized1 inst_blk_mem_gen
       (.D(D),
        .Q(Q),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .bram_wr_en(bram_wr_en),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .\gfwd_mode.storage_data1_reg[16] (\gfwd_mode.storage_data1_reg[16] ),
        .\gfwd_mode.storage_data1_reg[28] (\gfwd_mode.storage_data1_reg[28] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_3_1" *) 
module axi_vfifo_ctrl_0blk_mem_gen_v8_3_1__parameterized5
   (D,
    aclk,
    ram_empty_fb_i_reg,
    E,
    \gc0.count_d1_reg[8] ,
    \gcc0.gc0.count_d1_reg[8] ,
    argen_to_tdf_payload);
  output [13:0]D;
  input aclk;
  input ram_empty_fb_i_reg;
  input [0:0]E;
  input [8:0]\gc0.count_d1_reg[8] ;
  input [8:0]\gcc0.gc0.count_d1_reg[8] ;
  input [14:0]argen_to_tdf_payload;

  wire [13:0]D;
  wire [0:0]E;
  wire aclk;
  wire [14:0]argen_to_tdf_payload;
  wire [8:0]\gc0.count_d1_reg[8] ;
  wire [8:0]\gcc0.gc0.count_d1_reg[8] ;
  wire ram_empty_fb_i_reg;

  axi_vfifo_ctrl_0blk_mem_gen_v8_3_1_synth__parameterized2 inst_blk_mem_gen
       (.D(D),
        .E(E),
        .aclk(aclk),
        .argen_to_tdf_payload(argen_to_tdf_payload),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8] ),
        .\gcc0.gc0.count_d1_reg[8] (\gcc0.gc0.count_d1_reg[8] ),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_3_1_synth" *) 
module axi_vfifo_ctrl_0blk_mem_gen_v8_3_1_synth
   (D,
    aclk,
    ram_rd_en_i,
    E,
    \gc0.count_d1_reg[8] ,
    \gcc0.gc0.count_d1_reg[8] ,
    \gfwd_mode.storage_data1_reg[65] );
  output [64:0]D;
  input aclk;
  input ram_rd_en_i;
  input [0:0]E;
  input [8:0]\gc0.count_d1_reg[8] ;
  input [8:0]\gcc0.gc0.count_d1_reg[8] ;
  input [64:0]\gfwd_mode.storage_data1_reg[65] ;

  wire [64:0]D;
  wire [0:0]E;
  wire aclk;
  wire [8:0]\gc0.count_d1_reg[8] ;
  wire [8:0]\gcc0.gc0.count_d1_reg[8] ;
  wire [64:0]\gfwd_mode.storage_data1_reg[65] ;
  wire ram_rd_en_i;

  axi_vfifo_ctrl_0blk_mem_gen_top \gnativebmg.native_blk_mem_gen 
       (.D(D),
        .E(E),
        .aclk(aclk),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8] ),
        .\gcc0.gc0.count_d1_reg[8] (\gcc0.gc0.count_d1_reg[8] ),
        .\gfwd_mode.storage_data1_reg[65] (\gfwd_mode.storage_data1_reg[65] ),
        .ram_rd_en_i(ram_rd_en_i));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_3_1_synth" *) 
module axi_vfifo_ctrl_0blk_mem_gen_v8_3_1_synth__parameterized0
   (D,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[30] ,
    \gfwd_mode.storage_data1_reg[16] ,
    bram_wr_en,
    bram_rd_en);
  output [14:0]D;
  input aclk;
  input [15:0]ena_array;
  input [15:0]enb_array;
  input [0:0]Q;
  input [30:0]\gfwd_mode.storage_data1_reg[30] ;
  input [15:0]\gfwd_mode.storage_data1_reg[16] ;
  input bram_wr_en;
  input bram_rd_en;

  wire [14:0]D;
  wire [0:0]Q;
  wire aclk;
  wire bram_rd_en;
  wire bram_wr_en;
  wire [15:0]ena_array;
  wire [15:0]enb_array;
  wire [15:0]\gfwd_mode.storage_data1_reg[16] ;
  wire [30:0]\gfwd_mode.storage_data1_reg[30] ;

  axi_vfifo_ctrl_0blk_mem_gen_top__parameterized0 \gnativebmg.native_blk_mem_gen 
       (.D(D),
        .Q(Q),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .bram_wr_en(bram_wr_en),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .\gfwd_mode.storage_data1_reg[16] (\gfwd_mode.storage_data1_reg[16] ),
        .\gfwd_mode.storage_data1_reg[30] (\gfwd_mode.storage_data1_reg[30] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_3_1_synth" *) 
module axi_vfifo_ctrl_0blk_mem_gen_v8_3_1_synth__parameterized1
   (D,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[28] ,
    \gfwd_mode.storage_data1_reg[16] ,
    bram_wr_en,
    bram_rd_en);
  output [12:0]D;
  input aclk;
  input [15:0]ena_array;
  input [15:0]enb_array;
  input [0:0]Q;
  input [28:0]\gfwd_mode.storage_data1_reg[28] ;
  input [15:0]\gfwd_mode.storage_data1_reg[16] ;
  input bram_wr_en;
  input bram_rd_en;

  wire [12:0]D;
  wire [0:0]Q;
  wire aclk;
  wire bram_rd_en;
  wire bram_wr_en;
  wire [15:0]ena_array;
  wire [15:0]enb_array;
  wire [15:0]\gfwd_mode.storage_data1_reg[16] ;
  wire [28:0]\gfwd_mode.storage_data1_reg[28] ;

  axi_vfifo_ctrl_0blk_mem_gen_top__parameterized1 \gnativebmg.native_blk_mem_gen 
       (.D(D),
        .Q(Q),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .bram_wr_en(bram_wr_en),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .\gfwd_mode.storage_data1_reg[16] (\gfwd_mode.storage_data1_reg[16] ),
        .\gfwd_mode.storage_data1_reg[28] (\gfwd_mode.storage_data1_reg[28] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_3_1_synth" *) 
module axi_vfifo_ctrl_0blk_mem_gen_v8_3_1_synth__parameterized2
   (D,
    aclk,
    ram_empty_fb_i_reg,
    E,
    \gc0.count_d1_reg[8] ,
    \gcc0.gc0.count_d1_reg[8] ,
    argen_to_tdf_payload);
  output [13:0]D;
  input aclk;
  input ram_empty_fb_i_reg;
  input [0:0]E;
  input [8:0]\gc0.count_d1_reg[8] ;
  input [8:0]\gcc0.gc0.count_d1_reg[8] ;
  input [14:0]argen_to_tdf_payload;

  wire [13:0]D;
  wire [0:0]E;
  wire aclk;
  wire [14:0]argen_to_tdf_payload;
  wire [8:0]\gc0.count_d1_reg[8] ;
  wire [8:0]\gcc0.gc0.count_d1_reg[8] ;
  wire ram_empty_fb_i_reg;

  axi_vfifo_ctrl_0blk_mem_gen_top__parameterized2 \gnativebmg.native_blk_mem_gen 
       (.D(D),
        .E(E),
        .aclk(aclk),
        .argen_to_tdf_payload(argen_to_tdf_payload),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8] ),
        .\gcc0.gc0.count_d1_reg[8] (\gcc0.gc0.count_d1_reg[8] ),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "bram_top" *) 
module axi_vfifo_ctrl_0bram_top
   (D,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[30] ,
    \gfwd_mode.storage_data1_reg[16] ,
    bram_wr_en,
    bram_rd_en);
  output [14:0]D;
  input aclk;
  input [15:0]ena_array;
  input [15:0]enb_array;
  input [0:0]Q;
  input [30:0]\gfwd_mode.storage_data1_reg[30] ;
  input [15:0]\gfwd_mode.storage_data1_reg[16] ;
  input bram_wr_en;
  input bram_rd_en;

  wire [14:0]D;
  wire [0:0]Q;
  wire aclk;
  wire bram_rd_en;
  wire bram_wr_en;
  wire [15:0]ena_array;
  wire [15:0]enb_array;
  wire [15:0]\gfwd_mode.storage_data1_reg[16] ;
  wire [30:0]\gfwd_mode.storage_data1_reg[30] ;

  axi_vfifo_ctrl_0blk_mem_gen_v8_3_1__parameterized1 bmg
       (.D(D),
        .Q(Q),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .bram_wr_en(bram_wr_en),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .\gfwd_mode.storage_data1_reg[16] (\gfwd_mode.storage_data1_reg[16] ),
        .\gfwd_mode.storage_data1_reg[30] (\gfwd_mode.storage_data1_reg[30] ));
endmodule

(* ORIG_REF_NAME = "bram_top" *) 
module axi_vfifo_ctrl_0bram_top__parameterized0
   (D,
    aclk,
    ena_array,
    enb_array,
    Q,
    \gfwd_mode.storage_data1_reg[28] ,
    \gfwd_mode.storage_data1_reg[16] ,
    bram_wr_en,
    bram_rd_en);
  output [12:0]D;
  input aclk;
  input [15:0]ena_array;
  input [15:0]enb_array;
  input [0:0]Q;
  input [28:0]\gfwd_mode.storage_data1_reg[28] ;
  input [15:0]\gfwd_mode.storage_data1_reg[16] ;
  input bram_wr_en;
  input bram_rd_en;

  wire [12:0]D;
  wire [0:0]Q;
  wire aclk;
  wire bram_rd_en;
  wire bram_wr_en;
  wire [15:0]ena_array;
  wire [15:0]enb_array;
  wire [15:0]\gfwd_mode.storage_data1_reg[16] ;
  wire [28:0]\gfwd_mode.storage_data1_reg[28] ;

  axi_vfifo_ctrl_0blk_mem_gen_v8_3_1__parameterized3 bmg
       (.D(D),
        .Q(Q),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .bram_wr_en(bram_wr_en),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .\gfwd_mode.storage_data1_reg[16] (\gfwd_mode.storage_data1_reg[16] ),
        .\gfwd_mode.storage_data1_reg[28] (\gfwd_mode.storage_data1_reg[28] ));
endmodule

(* ORIG_REF_NAME = "c_addsub_v12_0_8" *) 
module axi_vfifo_ctrl_0c_addsub_v12_0_8
   (S,
    A,
    i_primitive,
    aclk,
    Q);
  output [12:0]S;
  input [0:0]A;
  input [12:0]i_primitive;
  input aclk;
  input [0:0]Q;

  wire [0:0]A;
  wire [0:0]Q;
  wire [12:0]S;
  wire aclk;
  wire [12:0]i_primitive;
  wire xst_addsub_n_0;

  (* C_ADD_MODE = "1" *) 
  (* C_AINIT_VAL = "" *) 
  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "13" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_BYPASS_LOW = "0" *) 
  (* C_B_CONSTANT = "0" *) 
  (* C_B_TYPE = "1" *) 
  (* C_B_VALUE = "" *) 
  (* C_B_WIDTH = "13" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_BYPASS = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_C_IN = "0" *) 
  (* C_HAS_C_OUT = "0" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "1" *) 
  (* C_LATENCY = "1" *) 
  (* C_OUT_WIDTH = "13" *) 
  (* C_SCLR_OVERRIDES_SSET = "0" *) 
  (* C_SINIT_VAL = "" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "virtex7" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  axi_vfifo_ctrl_0c_addsub_v12_0_8_viv__3 xst_addsub
       (.A({1'b0,1'b0,1'b0,A,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADD(1'b0),
        .B(i_primitive),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(aclk),
        .C_IN(1'b0),
        .C_OUT(xst_addsub_n_0),
        .S(S),
        .SCLR(Q),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* ORIG_REF_NAME = "c_addsub_v12_0_8" *) 
module axi_vfifo_ctrl_0c_addsub_v12_0_8_47
   (S,
    Q,
    \gin_reg.wr_pntr_pf_dly_reg[12] ,
    aclk,
    \wr_rst_reg_reg[15] );
  output [12:0]S;
  input [12:0]Q;
  input [12:0]\gin_reg.wr_pntr_pf_dly_reg[12] ;
  input aclk;
  input [0:0]\wr_rst_reg_reg[15] ;

  wire [12:0]Q;
  wire [12:0]S;
  wire aclk;
  wire [12:0]\gin_reg.wr_pntr_pf_dly_reg[12] ;
  wire [0:0]\wr_rst_reg_reg[15] ;
  wire xst_addsub_n_0;

  (* C_ADD_MODE = "1" *) 
  (* C_AINIT_VAL = "" *) 
  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "13" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_BYPASS_LOW = "0" *) 
  (* C_B_CONSTANT = "0" *) 
  (* C_B_TYPE = "1" *) 
  (* C_B_VALUE = "" *) 
  (* C_B_WIDTH = "13" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_BYPASS = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_C_IN = "0" *) 
  (* C_HAS_C_OUT = "0" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "1" *) 
  (* C_LATENCY = "1" *) 
  (* C_OUT_WIDTH = "13" *) 
  (* C_SCLR_OVERRIDES_SSET = "0" *) 
  (* C_SINIT_VAL = "" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "virtex7" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  axi_vfifo_ctrl_0c_addsub_v12_0_8_viv__2 xst_addsub
       (.A(Q),
        .ADD(1'b0),
        .B(\gin_reg.wr_pntr_pf_dly_reg[12] ),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(aclk),
        .C_IN(1'b0),
        .C_OUT(xst_addsub_n_0),
        .S(S),
        .SCLR(\wr_rst_reg_reg[15] ),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* ORIG_REF_NAME = "c_addsub_v12_0_8" *) 
module axi_vfifo_ctrl_0c_addsub_v12_0_8_48
   (D,
    Q,
    \gin_reg.rd_pntr_pf_dly_reg[12] ,
    aclk,
    \wr_rst_reg_reg[15] );
  output [12:0]D;
  input [12:0]Q;
  input [12:0]\gin_reg.rd_pntr_pf_dly_reg[12] ;
  input aclk;
  input [0:0]\wr_rst_reg_reg[15] ;

  wire [12:0]D;
  wire [12:0]Q;
  wire aclk;
  wire [12:0]\gin_reg.rd_pntr_pf_dly_reg[12] ;
  wire [0:0]\wr_rst_reg_reg[15] ;
  wire xst_addsub_n_0;

  (* C_ADD_MODE = "1" *) 
  (* C_AINIT_VAL = "" *) 
  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "13" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_BYPASS_LOW = "0" *) 
  (* C_B_CONSTANT = "0" *) 
  (* C_B_TYPE = "1" *) 
  (* C_B_VALUE = "" *) 
  (* C_B_WIDTH = "13" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_BYPASS = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_C_IN = "0" *) 
  (* C_HAS_C_OUT = "0" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "1" *) 
  (* C_LATENCY = "1" *) 
  (* C_OUT_WIDTH = "13" *) 
  (* C_SCLR_OVERRIDES_SSET = "0" *) 
  (* C_SINIT_VAL = "" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "virtex7" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  axi_vfifo_ctrl_0c_addsub_v12_0_8_viv__1 xst_addsub
       (.A(Q),
        .ADD(1'b0),
        .B(\gin_reg.rd_pntr_pf_dly_reg[12] ),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(aclk),
        .C_IN(1'b0),
        .C_OUT(xst_addsub_n_0),
        .S(D),
        .SCLR(\wr_rst_reg_reg[15] ),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* ORIG_REF_NAME = "c_addsub_v12_0_8" *) 
module axi_vfifo_ctrl_0c_addsub_v12_0_8_65
   (S,
    A,
    i_primitive,
    aclk,
    Q);
  output [12:0]S;
  input [0:0]A;
  input [12:0]i_primitive;
  input aclk;
  input [0:0]Q;

  wire [0:0]A;
  wire [0:0]Q;
  wire [12:0]S;
  wire aclk;
  wire [12:0]i_primitive;
  wire xst_addsub_n_0;

  (* C_ADD_MODE = "1" *) 
  (* C_AINIT_VAL = "" *) 
  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "13" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_BYPASS_LOW = "0" *) 
  (* C_B_CONSTANT = "0" *) 
  (* C_B_TYPE = "1" *) 
  (* C_B_VALUE = "" *) 
  (* C_B_WIDTH = "13" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_BYPASS = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_C_IN = "0" *) 
  (* C_HAS_C_OUT = "0" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "1" *) 
  (* C_LATENCY = "1" *) 
  (* C_OUT_WIDTH = "13" *) 
  (* C_SCLR_OVERRIDES_SSET = "0" *) 
  (* C_SINIT_VAL = "" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "virtex7" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  axi_vfifo_ctrl_0c_addsub_v12_0_8_viv xst_addsub
       (.A({1'b0,1'b0,1'b0,A,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADD(1'b0),
        .B(i_primitive),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(aclk),
        .C_IN(1'b0),
        .C_OUT(xst_addsub_n_0),
        .S(S),
        .SCLR(Q),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* ORIG_REF_NAME = "c_addsub_v12_0_8" *) 
module axi_vfifo_ctrl_0c_addsub_v12_0_8_66
   (S,
    Q,
    \gin_reg.wr_pntr_pf_dly_reg[12] ,
    aclk,
    \wr_rst_reg_reg[15] );
  output [12:0]S;
  input [12:0]Q;
  input [12:0]\gin_reg.wr_pntr_pf_dly_reg[12] ;
  input aclk;
  input [0:0]\wr_rst_reg_reg[15] ;

  wire [12:0]Q;
  wire [12:0]S;
  wire aclk;
  wire [12:0]\gin_reg.wr_pntr_pf_dly_reg[12] ;
  wire [0:0]\wr_rst_reg_reg[15] ;
  wire xst_addsub_n_0;

  (* C_ADD_MODE = "1" *) 
  (* C_AINIT_VAL = "" *) 
  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "13" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_BYPASS_LOW = "0" *) 
  (* C_B_CONSTANT = "0" *) 
  (* C_B_TYPE = "1" *) 
  (* C_B_VALUE = "" *) 
  (* C_B_WIDTH = "13" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_BYPASS = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_C_IN = "0" *) 
  (* C_HAS_C_OUT = "0" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "1" *) 
  (* C_LATENCY = "1" *) 
  (* C_OUT_WIDTH = "13" *) 
  (* C_SCLR_OVERRIDES_SSET = "0" *) 
  (* C_SINIT_VAL = "" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "virtex7" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  axi_vfifo_ctrl_0c_addsub_v12_0_8_viv__5 xst_addsub
       (.A(Q),
        .ADD(1'b0),
        .B(\gin_reg.wr_pntr_pf_dly_reg[12] ),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(aclk),
        .C_IN(1'b0),
        .C_OUT(xst_addsub_n_0),
        .S(S),
        .SCLR(\wr_rst_reg_reg[15] ),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* ORIG_REF_NAME = "c_addsub_v12_0_8" *) 
module axi_vfifo_ctrl_0c_addsub_v12_0_8_67
   (D,
    Q,
    \gin_reg.rd_pntr_pf_dly_reg[12] ,
    aclk,
    \wr_rst_reg_reg[15] );
  output [12:0]D;
  input [12:0]Q;
  input [12:0]\gin_reg.rd_pntr_pf_dly_reg[12] ;
  input aclk;
  input [0:0]\wr_rst_reg_reg[15] ;

  wire [12:0]D;
  wire [12:0]Q;
  wire aclk;
  wire [12:0]\gin_reg.rd_pntr_pf_dly_reg[12] ;
  wire [0:0]\wr_rst_reg_reg[15] ;
  wire xst_addsub_n_0;

  (* C_ADD_MODE = "1" *) 
  (* C_AINIT_VAL = "" *) 
  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "13" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_BYPASS_LOW = "0" *) 
  (* C_B_CONSTANT = "0" *) 
  (* C_B_TYPE = "1" *) 
  (* C_B_VALUE = "" *) 
  (* C_B_WIDTH = "13" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_BYPASS = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_C_IN = "0" *) 
  (* C_HAS_C_OUT = "0" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "1" *) 
  (* C_LATENCY = "1" *) 
  (* C_OUT_WIDTH = "13" *) 
  (* C_SCLR_OVERRIDES_SSET = "0" *) 
  (* C_SINIT_VAL = "" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "virtex7" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  axi_vfifo_ctrl_0c_addsub_v12_0_8_viv__4 xst_addsub
       (.A(Q),
        .ADD(1'b0),
        .B(\gin_reg.rd_pntr_pf_dly_reg[12] ),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(aclk),
        .C_IN(1'b0),
        .C_OUT(xst_addsub_n_0),
        .S(D),
        .SCLR(\wr_rst_reg_reg[15] ),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* ORIG_REF_NAME = "c_addsub_v12_0_8" *) 
module axi_vfifo_ctrl_0c_addsub_v12_0_8__parameterized10
   (S,
    A,
    i_primitive,
    aclk,
    Q);
  output [15:0]S;
  input [0:0]A;
  input [15:0]i_primitive;
  input aclk;
  input [0:0]Q;

  wire [0:0]A;
  wire [0:0]Q;
  wire [15:0]S;
  wire aclk;
  wire [15:0]i_primitive;
  wire xst_addsub_n_0;

  (* C_ADD_MODE = "1" *) 
  (* C_AINIT_VAL = "" *) 
  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "16" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_BYPASS_LOW = "0" *) 
  (* C_B_CONSTANT = "0" *) 
  (* C_B_TYPE = "1" *) 
  (* C_B_VALUE = "" *) 
  (* C_B_WIDTH = "16" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_BYPASS = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_C_IN = "0" *) 
  (* C_HAS_C_OUT = "0" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "1" *) 
  (* C_LATENCY = "1" *) 
  (* C_OUT_WIDTH = "16" *) 
  (* C_SCLR_OVERRIDES_SSET = "0" *) 
  (* C_SINIT_VAL = "" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "virtex7" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  axi_vfifo_ctrl_0c_addsub_v12_0_8_viv__parameterized5 xst_addsub
       (.A({A,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADD(1'b0),
        .B(i_primitive),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(aclk),
        .C_IN(1'b0),
        .C_OUT(xst_addsub_n_0),
        .S(S),
        .SCLR(Q),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* ORIG_REF_NAME = "c_addsub_v12_0_8" *) 
module axi_vfifo_ctrl_0c_addsub_v12_0_8__parameterized12
   (D,
    Q,
    \gin_reg.rd_pntr_pf_dly_reg[15] ,
    aclk,
    \wr_rst_reg_reg[15] );
  output [15:0]D;
  input [15:0]Q;
  input [15:0]\gin_reg.rd_pntr_pf_dly_reg[15] ;
  input aclk;
  input [0:0]\wr_rst_reg_reg[15] ;

  wire [15:0]D;
  wire [15:0]Q;
  wire aclk;
  wire [15:0]\gin_reg.rd_pntr_pf_dly_reg[15] ;
  wire [0:0]\wr_rst_reg_reg[15] ;
  wire xst_addsub_n_0;

  (* C_ADD_MODE = "1" *) 
  (* C_AINIT_VAL = "" *) 
  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "16" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_BYPASS_LOW = "0" *) 
  (* C_B_CONSTANT = "0" *) 
  (* C_B_TYPE = "1" *) 
  (* C_B_VALUE = "" *) 
  (* C_B_WIDTH = "16" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_BYPASS = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_C_IN = "0" *) 
  (* C_HAS_C_OUT = "0" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "1" *) 
  (* C_LATENCY = "1" *) 
  (* C_OUT_WIDTH = "16" *) 
  (* C_SCLR_OVERRIDES_SSET = "0" *) 
  (* C_SINIT_VAL = "" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "virtex7" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  axi_vfifo_ctrl_0c_addsub_v12_0_8_viv__parameterized7 xst_addsub
       (.A(Q),
        .ADD(1'b0),
        .B(\gin_reg.rd_pntr_pf_dly_reg[15] ),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(aclk),
        .C_IN(1'b0),
        .C_OUT(xst_addsub_n_0),
        .S(D),
        .SCLR(\wr_rst_reg_reg[15] ),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* ORIG_REF_NAME = "c_addsub_v12_0_8" *) 
module axi_vfifo_ctrl_0c_addsub_v12_0_8__parameterized14
   (S,
    Q,
    \gin_reg.wr_pntr_pf_dly_reg[15] ,
    aclk,
    \wr_rst_reg_reg[15] );
  output [15:0]S;
  input [15:0]Q;
  input [15:0]\gin_reg.wr_pntr_pf_dly_reg[15] ;
  input aclk;
  input [0:0]\wr_rst_reg_reg[15] ;

  wire [15:0]Q;
  wire [15:0]S;
  wire aclk;
  wire [15:0]\gin_reg.wr_pntr_pf_dly_reg[15] ;
  wire [0:0]\wr_rst_reg_reg[15] ;
  wire xst_addsub_n_0;

  (* C_ADD_MODE = "1" *) 
  (* C_AINIT_VAL = "" *) 
  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "16" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_BYPASS_LOW = "0" *) 
  (* C_B_CONSTANT = "0" *) 
  (* C_B_TYPE = "1" *) 
  (* C_B_VALUE = "" *) 
  (* C_B_WIDTH = "16" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_BYPASS = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_C_IN = "0" *) 
  (* C_HAS_C_OUT = "0" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "1" *) 
  (* C_LATENCY = "1" *) 
  (* C_OUT_WIDTH = "16" *) 
  (* C_SCLR_OVERRIDES_SSET = "0" *) 
  (* C_SINIT_VAL = "" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "virtex7" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  axi_vfifo_ctrl_0c_addsub_v12_0_8_viv__parameterized9 xst_addsub
       (.A(Q),
        .ADD(1'b0),
        .B(\gin_reg.wr_pntr_pf_dly_reg[15] ),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(aclk),
        .C_IN(1'b0),
        .C_OUT(xst_addsub_n_0),
        .S(S),
        .SCLR(\wr_rst_reg_reg[15] ),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* ORIG_REF_NAME = "c_addsub_v12_0_8" *) 
module axi_vfifo_ctrl_0c_addsub_v12_0_8__parameterized16
   (S,
    A,
    i_primitive,
    aclk,
    Q);
  output [15:0]S;
  input [0:0]A;
  input [15:0]i_primitive;
  input aclk;
  input [0:0]Q;

  wire [0:0]A;
  wire [0:0]Q;
  wire [15:0]S;
  wire aclk;
  wire [15:0]i_primitive;
  wire xst_addsub_n_0;

  (* C_ADD_MODE = "1" *) 
  (* C_AINIT_VAL = "" *) 
  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "16" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_BYPASS_LOW = "0" *) 
  (* C_B_CONSTANT = "0" *) 
  (* C_B_TYPE = "1" *) 
  (* C_B_VALUE = "" *) 
  (* C_B_WIDTH = "16" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_BYPASS = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_C_IN = "0" *) 
  (* C_HAS_C_OUT = "0" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "1" *) 
  (* C_LATENCY = "1" *) 
  (* C_OUT_WIDTH = "16" *) 
  (* C_SCLR_OVERRIDES_SSET = "0" *) 
  (* C_SINIT_VAL = "" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "virtex7" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  axi_vfifo_ctrl_0c_addsub_v12_0_8_viv__parameterized11 xst_addsub
       (.A({A,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADD(1'b0),
        .B(i_primitive),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(aclk),
        .C_IN(1'b0),
        .C_OUT(xst_addsub_n_0),
        .S(S),
        .SCLR(Q),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* ORIG_REF_NAME = "c_addsub_v12_0_8" *) 
module axi_vfifo_ctrl_0c_addsub_v12_0_8__parameterized18
   (D,
    Q,
    \gin_reg.rd_pntr_pf_dly_reg[15] ,
    aclk,
    \wr_rst_reg_reg[15] );
  output [15:0]D;
  input [15:0]Q;
  input [15:0]\gin_reg.rd_pntr_pf_dly_reg[15] ;
  input aclk;
  input [0:0]\wr_rst_reg_reg[15] ;

  wire [15:0]D;
  wire [15:0]Q;
  wire aclk;
  wire [15:0]\gin_reg.rd_pntr_pf_dly_reg[15] ;
  wire [0:0]\wr_rst_reg_reg[15] ;
  wire xst_addsub_n_0;

  (* C_ADD_MODE = "1" *) 
  (* C_AINIT_VAL = "" *) 
  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "16" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_BYPASS_LOW = "0" *) 
  (* C_B_CONSTANT = "0" *) 
  (* C_B_TYPE = "1" *) 
  (* C_B_VALUE = "" *) 
  (* C_B_WIDTH = "16" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_BYPASS = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_C_IN = "0" *) 
  (* C_HAS_C_OUT = "0" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "1" *) 
  (* C_LATENCY = "1" *) 
  (* C_OUT_WIDTH = "16" *) 
  (* C_SCLR_OVERRIDES_SSET = "0" *) 
  (* C_SINIT_VAL = "" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "virtex7" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  axi_vfifo_ctrl_0c_addsub_v12_0_8_viv__parameterized13 xst_addsub
       (.A(Q),
        .ADD(1'b0),
        .B(\gin_reg.rd_pntr_pf_dly_reg[15] ),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(aclk),
        .C_IN(1'b0),
        .C_OUT(xst_addsub_n_0),
        .S(D),
        .SCLR(\wr_rst_reg_reg[15] ),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* ORIG_REF_NAME = "c_addsub_v12_0_8" *) 
module axi_vfifo_ctrl_0c_addsub_v12_0_8__parameterized20
   (S,
    Q,
    \gin_reg.wr_pntr_pf_dly_reg[15] ,
    aclk,
    \wr_rst_reg_reg[15] );
  output [15:0]S;
  input [15:0]Q;
  input [15:0]\gin_reg.wr_pntr_pf_dly_reg[15] ;
  input aclk;
  input [0:0]\wr_rst_reg_reg[15] ;

  wire [15:0]Q;
  wire [15:0]S;
  wire aclk;
  wire [15:0]\gin_reg.wr_pntr_pf_dly_reg[15] ;
  wire [0:0]\wr_rst_reg_reg[15] ;
  wire xst_addsub_n_0;

  (* C_ADD_MODE = "1" *) 
  (* C_AINIT_VAL = "" *) 
  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "16" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_BYPASS_LOW = "0" *) 
  (* C_B_CONSTANT = "0" *) 
  (* C_B_TYPE = "1" *) 
  (* C_B_VALUE = "" *) 
  (* C_B_WIDTH = "16" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_BYPASS = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_C_IN = "0" *) 
  (* C_HAS_C_OUT = "0" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "1" *) 
  (* C_LATENCY = "1" *) 
  (* C_OUT_WIDTH = "16" *) 
  (* C_SCLR_OVERRIDES_SSET = "0" *) 
  (* C_SINIT_VAL = "" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "virtex7" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  axi_vfifo_ctrl_0c_addsub_v12_0_8_viv__parameterized15 xst_addsub
       (.A(Q),
        .ADD(1'b0),
        .B(\gin_reg.wr_pntr_pf_dly_reg[15] ),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(aclk),
        .C_IN(1'b0),
        .C_OUT(xst_addsub_n_0),
        .S(S),
        .SCLR(\wr_rst_reg_reg[15] ),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* ORIG_REF_NAME = "c_addsub_v12_0_8" *) 
module axi_vfifo_ctrl_0c_addsub_v12_0_8__parameterized22
   (S,
    A,
    i_primitive,
    aclk,
    Q);
  output [15:0]S;
  input [0:0]A;
  input [15:0]i_primitive;
  input aclk;
  input [0:0]Q;

  wire [0:0]A;
  wire [0:0]Q;
  wire [15:0]S;
  wire aclk;
  wire [15:0]i_primitive;
  wire xst_addsub_n_0;

  (* C_ADD_MODE = "1" *) 
  (* C_AINIT_VAL = "" *) 
  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "16" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_BYPASS_LOW = "0" *) 
  (* C_B_CONSTANT = "0" *) 
  (* C_B_TYPE = "1" *) 
  (* C_B_VALUE = "" *) 
  (* C_B_WIDTH = "16" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_BYPASS = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_C_IN = "0" *) 
  (* C_HAS_C_OUT = "0" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "1" *) 
  (* C_LATENCY = "1" *) 
  (* C_OUT_WIDTH = "16" *) 
  (* C_SCLR_OVERRIDES_SSET = "0" *) 
  (* C_SINIT_VAL = "" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "virtex7" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  axi_vfifo_ctrl_0c_addsub_v12_0_8_viv__parameterized17 xst_addsub
       (.A({A,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADD(1'b0),
        .B(i_primitive),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(aclk),
        .C_IN(1'b0),
        .C_OUT(xst_addsub_n_0),
        .S(S),
        .SCLR(Q),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* ORIG_REF_NAME = "c_addsub_v12_0_8" *) 
module axi_vfifo_ctrl_0c_addsub_v12_0_8__parameterized24
   (D,
    Q,
    \gin_reg.rd_pntr_pf_dly_reg[15] ,
    aclk,
    \wr_rst_reg_reg[15] );
  output [15:0]D;
  input [15:0]Q;
  input [15:0]\gin_reg.rd_pntr_pf_dly_reg[15] ;
  input aclk;
  input [0:0]\wr_rst_reg_reg[15] ;

  wire [15:0]D;
  wire [15:0]Q;
  wire aclk;
  wire [15:0]\gin_reg.rd_pntr_pf_dly_reg[15] ;
  wire [0:0]\wr_rst_reg_reg[15] ;
  wire xst_addsub_n_0;

  (* C_ADD_MODE = "1" *) 
  (* C_AINIT_VAL = "" *) 
  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "16" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_BYPASS_LOW = "0" *) 
  (* C_B_CONSTANT = "0" *) 
  (* C_B_TYPE = "1" *) 
  (* C_B_VALUE = "" *) 
  (* C_B_WIDTH = "16" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_BYPASS = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_C_IN = "0" *) 
  (* C_HAS_C_OUT = "0" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "1" *) 
  (* C_LATENCY = "1" *) 
  (* C_OUT_WIDTH = "16" *) 
  (* C_SCLR_OVERRIDES_SSET = "0" *) 
  (* C_SINIT_VAL = "" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "virtex7" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  axi_vfifo_ctrl_0c_addsub_v12_0_8_viv__parameterized19 xst_addsub
       (.A(Q),
        .ADD(1'b0),
        .B(\gin_reg.rd_pntr_pf_dly_reg[15] ),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(aclk),
        .C_IN(1'b0),
        .C_OUT(xst_addsub_n_0),
        .S(D),
        .SCLR(\wr_rst_reg_reg[15] ),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* ORIG_REF_NAME = "c_addsub_v12_0_8" *) 
module axi_vfifo_ctrl_0c_addsub_v12_0_8__parameterized26
   (S,
    Q,
    \gin_reg.wr_pntr_pf_dly_reg[15] ,
    aclk,
    \wr_rst_reg_reg[15] );
  output [15:0]S;
  input [15:0]Q;
  input [15:0]\gin_reg.wr_pntr_pf_dly_reg[15] ;
  input aclk;
  input [0:0]\wr_rst_reg_reg[15] ;

  wire [15:0]Q;
  wire [15:0]S;
  wire aclk;
  wire [15:0]\gin_reg.wr_pntr_pf_dly_reg[15] ;
  wire [0:0]\wr_rst_reg_reg[15] ;
  wire xst_addsub_n_0;

  (* C_ADD_MODE = "1" *) 
  (* C_AINIT_VAL = "" *) 
  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "16" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_BYPASS_LOW = "0" *) 
  (* C_B_CONSTANT = "0" *) 
  (* C_B_TYPE = "1" *) 
  (* C_B_VALUE = "" *) 
  (* C_B_WIDTH = "16" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_BYPASS = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_C_IN = "0" *) 
  (* C_HAS_C_OUT = "0" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "1" *) 
  (* C_LATENCY = "1" *) 
  (* C_OUT_WIDTH = "16" *) 
  (* C_SCLR_OVERRIDES_SSET = "0" *) 
  (* C_SINIT_VAL = "" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "virtex7" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  axi_vfifo_ctrl_0c_addsub_v12_0_8_viv__parameterized21 xst_addsub
       (.A(Q),
        .ADD(1'b0),
        .B(\gin_reg.wr_pntr_pf_dly_reg[15] ),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(aclk),
        .C_IN(1'b0),
        .C_OUT(xst_addsub_n_0),
        .S(S),
        .SCLR(\wr_rst_reg_reg[15] ),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* ORIG_REF_NAME = "c_addsub_v12_0_8" *) 
module axi_vfifo_ctrl_0c_addsub_v12_0_8__parameterized28
   (S,
    A,
    i_primitive,
    aclk,
    Q);
  output [15:0]S;
  input [0:0]A;
  input [15:0]i_primitive;
  input aclk;
  input [0:0]Q;

  wire [0:0]A;
  wire [0:0]Q;
  wire [15:0]S;
  wire aclk;
  wire [15:0]i_primitive;
  wire xst_addsub_n_0;

  (* C_ADD_MODE = "1" *) 
  (* C_AINIT_VAL = "" *) 
  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "16" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_BYPASS_LOW = "0" *) 
  (* C_B_CONSTANT = "0" *) 
  (* C_B_TYPE = "1" *) 
  (* C_B_VALUE = "" *) 
  (* C_B_WIDTH = "16" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_BYPASS = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_C_IN = "0" *) 
  (* C_HAS_C_OUT = "0" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "1" *) 
  (* C_LATENCY = "1" *) 
  (* C_OUT_WIDTH = "16" *) 
  (* C_SCLR_OVERRIDES_SSET = "0" *) 
  (* C_SINIT_VAL = "" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "virtex7" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  axi_vfifo_ctrl_0c_addsub_v12_0_8_viv__parameterized23 xst_addsub
       (.A({A,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADD(1'b0),
        .B(i_primitive),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(aclk),
        .C_IN(1'b0),
        .C_OUT(xst_addsub_n_0),
        .S(S),
        .SCLR(Q),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* ORIG_REF_NAME = "c_addsub_v12_0_8" *) 
module axi_vfifo_ctrl_0c_addsub_v12_0_8__parameterized6
   (D,
    Q,
    \gin_reg.rd_pntr_pf_dly_reg[15] ,
    aclk,
    \wr_rst_reg_reg[15] );
  output [15:0]D;
  input [15:0]Q;
  input [15:0]\gin_reg.rd_pntr_pf_dly_reg[15] ;
  input aclk;
  input [0:0]\wr_rst_reg_reg[15] ;

  wire [15:0]D;
  wire [15:0]Q;
  wire aclk;
  wire [15:0]\gin_reg.rd_pntr_pf_dly_reg[15] ;
  wire [0:0]\wr_rst_reg_reg[15] ;
  wire xst_addsub_n_0;

  (* C_ADD_MODE = "1" *) 
  (* C_AINIT_VAL = "" *) 
  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "16" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_BYPASS_LOW = "0" *) 
  (* C_B_CONSTANT = "0" *) 
  (* C_B_TYPE = "1" *) 
  (* C_B_VALUE = "" *) 
  (* C_B_WIDTH = "16" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_BYPASS = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_C_IN = "0" *) 
  (* C_HAS_C_OUT = "0" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "1" *) 
  (* C_LATENCY = "1" *) 
  (* C_OUT_WIDTH = "16" *) 
  (* C_SCLR_OVERRIDES_SSET = "0" *) 
  (* C_SINIT_VAL = "" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "virtex7" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  axi_vfifo_ctrl_0c_addsub_v12_0_8_viv__parameterized1 xst_addsub
       (.A(Q),
        .ADD(1'b0),
        .B(\gin_reg.rd_pntr_pf_dly_reg[15] ),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(aclk),
        .C_IN(1'b0),
        .C_OUT(xst_addsub_n_0),
        .S(D),
        .SCLR(\wr_rst_reg_reg[15] ),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* ORIG_REF_NAME = "c_addsub_v12_0_8" *) 
module axi_vfifo_ctrl_0c_addsub_v12_0_8__parameterized8
   (S,
    Q,
    \gin_reg.wr_pntr_pf_dly_reg[15] ,
    aclk,
    \wr_rst_reg_reg[15] );
  output [15:0]S;
  input [15:0]Q;
  input [15:0]\gin_reg.wr_pntr_pf_dly_reg[15] ;
  input aclk;
  input [0:0]\wr_rst_reg_reg[15] ;

  wire [15:0]Q;
  wire [15:0]S;
  wire aclk;
  wire [15:0]\gin_reg.wr_pntr_pf_dly_reg[15] ;
  wire [0:0]\wr_rst_reg_reg[15] ;
  wire xst_addsub_n_0;

  (* C_ADD_MODE = "1" *) 
  (* C_AINIT_VAL = "" *) 
  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "16" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_BYPASS_LOW = "0" *) 
  (* C_B_CONSTANT = "0" *) 
  (* C_B_TYPE = "1" *) 
  (* C_B_VALUE = "" *) 
  (* C_B_WIDTH = "16" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_BYPASS = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_C_IN = "0" *) 
  (* C_HAS_C_OUT = "0" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "1" *) 
  (* C_LATENCY = "1" *) 
  (* C_OUT_WIDTH = "16" *) 
  (* C_SCLR_OVERRIDES_SSET = "0" *) 
  (* C_SINIT_VAL = "" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "virtex7" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  axi_vfifo_ctrl_0c_addsub_v12_0_8_viv__parameterized3 xst_addsub
       (.A(Q),
        .ADD(1'b0),
        .B(\gin_reg.wr_pntr_pf_dly_reg[15] ),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(aclk),
        .C_IN(1'b0),
        .C_OUT(xst_addsub_n_0),
        .S(S),
        .SCLR(\wr_rst_reg_reg[15] ),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* ORIG_REF_NAME = "dmem" *) 
module axi_vfifo_ctrl_0dmem
   (Q,
    aclk,
    E,
    \gfwd_mode.storage_data1_reg[45] ,
    \gc0.count_d1_reg[3] ,
    \gcc0.gc0.count_d1_reg[3] ,
    \gpregsm1.curr_fwft_state_reg[0] );
  output [40:0]Q;
  input aclk;
  input [0:0]E;
  input [40:0]\gfwd_mode.storage_data1_reg[45] ;
  input [3:0]\gc0.count_d1_reg[3] ;
  input [3:0]\gcc0.gc0.count_d1_reg[3] ;
  input [0:0]\gpregsm1.curr_fwft_state_reg[0] ;

  wire [0:0]E;
  wire [40:0]Q;
  wire RAM_reg_0_15_0_5_n_0;
  wire RAM_reg_0_15_0_5_n_1;
  wire RAM_reg_0_15_0_5_n_2;
  wire RAM_reg_0_15_0_5_n_3;
  wire RAM_reg_0_15_0_5_n_4;
  wire RAM_reg_0_15_0_5_n_5;
  wire RAM_reg_0_15_12_17_n_0;
  wire RAM_reg_0_15_12_17_n_1;
  wire RAM_reg_0_15_12_17_n_2;
  wire RAM_reg_0_15_12_17_n_3;
  wire RAM_reg_0_15_12_17_n_4;
  wire RAM_reg_0_15_12_17_n_5;
  wire RAM_reg_0_15_18_23_n_0;
  wire RAM_reg_0_15_18_23_n_1;
  wire RAM_reg_0_15_18_23_n_2;
  wire RAM_reg_0_15_18_23_n_3;
  wire RAM_reg_0_15_18_23_n_4;
  wire RAM_reg_0_15_18_23_n_5;
  wire RAM_reg_0_15_24_29_n_0;
  wire RAM_reg_0_15_24_29_n_1;
  wire RAM_reg_0_15_24_29_n_2;
  wire RAM_reg_0_15_24_29_n_3;
  wire RAM_reg_0_15_24_29_n_4;
  wire RAM_reg_0_15_24_29_n_5;
  wire RAM_reg_0_15_30_35_n_0;
  wire RAM_reg_0_15_30_35_n_1;
  wire RAM_reg_0_15_30_35_n_2;
  wire RAM_reg_0_15_30_35_n_3;
  wire RAM_reg_0_15_30_35_n_4;
  wire RAM_reg_0_15_30_35_n_5;
  wire RAM_reg_0_15_36_40_n_0;
  wire RAM_reg_0_15_36_40_n_1;
  wire RAM_reg_0_15_36_40_n_2;
  wire RAM_reg_0_15_36_40_n_3;
  wire RAM_reg_0_15_36_40_n_5;
  wire RAM_reg_0_15_6_11_n_0;
  wire RAM_reg_0_15_6_11_n_1;
  wire RAM_reg_0_15_6_11_n_2;
  wire RAM_reg_0_15_6_11_n_3;
  wire RAM_reg_0_15_6_11_n_4;
  wire RAM_reg_0_15_6_11_n_5;
  wire aclk;
  wire [3:0]\gc0.count_d1_reg[3] ;
  wire [3:0]\gcc0.gc0.count_d1_reg[3] ;
  wire [40:0]\gfwd_mode.storage_data1_reg[45] ;
  wire [0:0]\gpregsm1.curr_fwft_state_reg[0] ;
  wire [1:0]NLW_RAM_reg_0_15_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_15_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_15_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_15_24_29_DOD_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_15_30_35_DOD_UNCONNECTED;
  wire [1:1]NLW_RAM_reg_0_15_36_40_DOC_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_15_36_40_DOD_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_15_6_11_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M RAM_reg_0_15_0_5
       (.ADDRA({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRB({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRC({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRD({1'b0,\gcc0.gc0.count_d1_reg[3] }),
        .DIA(\gfwd_mode.storage_data1_reg[45] [1:0]),
        .DIB(\gfwd_mode.storage_data1_reg[45] [3:2]),
        .DIC(\gfwd_mode.storage_data1_reg[45] [5:4]),
        .DID({1'b0,1'b0}),
        .DOA({RAM_reg_0_15_0_5_n_0,RAM_reg_0_15_0_5_n_1}),
        .DOB({RAM_reg_0_15_0_5_n_2,RAM_reg_0_15_0_5_n_3}),
        .DOC({RAM_reg_0_15_0_5_n_4,RAM_reg_0_15_0_5_n_5}),
        .DOD(NLW_RAM_reg_0_15_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(E));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M RAM_reg_0_15_12_17
       (.ADDRA({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRB({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRC({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRD({1'b0,\gcc0.gc0.count_d1_reg[3] }),
        .DIA(\gfwd_mode.storage_data1_reg[45] [13:12]),
        .DIB(\gfwd_mode.storage_data1_reg[45] [15:14]),
        .DIC(\gfwd_mode.storage_data1_reg[45] [17:16]),
        .DID({1'b0,1'b0}),
        .DOA({RAM_reg_0_15_12_17_n_0,RAM_reg_0_15_12_17_n_1}),
        .DOB({RAM_reg_0_15_12_17_n_2,RAM_reg_0_15_12_17_n_3}),
        .DOC({RAM_reg_0_15_12_17_n_4,RAM_reg_0_15_12_17_n_5}),
        .DOD(NLW_RAM_reg_0_15_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(E));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M RAM_reg_0_15_18_23
       (.ADDRA({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRB({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRC({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRD({1'b0,\gcc0.gc0.count_d1_reg[3] }),
        .DIA(\gfwd_mode.storage_data1_reg[45] [19:18]),
        .DIB(\gfwd_mode.storage_data1_reg[45] [21:20]),
        .DIC(\gfwd_mode.storage_data1_reg[45] [23:22]),
        .DID({1'b0,1'b0}),
        .DOA({RAM_reg_0_15_18_23_n_0,RAM_reg_0_15_18_23_n_1}),
        .DOB({RAM_reg_0_15_18_23_n_2,RAM_reg_0_15_18_23_n_3}),
        .DOC({RAM_reg_0_15_18_23_n_4,RAM_reg_0_15_18_23_n_5}),
        .DOD(NLW_RAM_reg_0_15_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(E));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M RAM_reg_0_15_24_29
       (.ADDRA({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRB({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRC({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRD({1'b0,\gcc0.gc0.count_d1_reg[3] }),
        .DIA(\gfwd_mode.storage_data1_reg[45] [25:24]),
        .DIB(\gfwd_mode.storage_data1_reg[45] [27:26]),
        .DIC(\gfwd_mode.storage_data1_reg[45] [29:28]),
        .DID({1'b0,1'b0}),
        .DOA({RAM_reg_0_15_24_29_n_0,RAM_reg_0_15_24_29_n_1}),
        .DOB({RAM_reg_0_15_24_29_n_2,RAM_reg_0_15_24_29_n_3}),
        .DOC({RAM_reg_0_15_24_29_n_4,RAM_reg_0_15_24_29_n_5}),
        .DOD(NLW_RAM_reg_0_15_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(E));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M RAM_reg_0_15_30_35
       (.ADDRA({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRB({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRC({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRD({1'b0,\gcc0.gc0.count_d1_reg[3] }),
        .DIA(\gfwd_mode.storage_data1_reg[45] [31:30]),
        .DIB(\gfwd_mode.storage_data1_reg[45] [33:32]),
        .DIC(\gfwd_mode.storage_data1_reg[45] [35:34]),
        .DID({1'b0,1'b0}),
        .DOA({RAM_reg_0_15_30_35_n_0,RAM_reg_0_15_30_35_n_1}),
        .DOB({RAM_reg_0_15_30_35_n_2,RAM_reg_0_15_30_35_n_3}),
        .DOC({RAM_reg_0_15_30_35_n_4,RAM_reg_0_15_30_35_n_5}),
        .DOD(NLW_RAM_reg_0_15_30_35_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(E));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M RAM_reg_0_15_36_40
       (.ADDRA({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRB({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRC({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRD({1'b0,\gcc0.gc0.count_d1_reg[3] }),
        .DIA(\gfwd_mode.storage_data1_reg[45] [37:36]),
        .DIB(\gfwd_mode.storage_data1_reg[45] [39:38]),
        .DIC({1'b0,\gfwd_mode.storage_data1_reg[45] [40]}),
        .DID({1'b0,1'b0}),
        .DOA({RAM_reg_0_15_36_40_n_0,RAM_reg_0_15_36_40_n_1}),
        .DOB({RAM_reg_0_15_36_40_n_2,RAM_reg_0_15_36_40_n_3}),
        .DOC({NLW_RAM_reg_0_15_36_40_DOC_UNCONNECTED[1],RAM_reg_0_15_36_40_n_5}),
        .DOD(NLW_RAM_reg_0_15_36_40_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(E));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M RAM_reg_0_15_6_11
       (.ADDRA({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRB({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRC({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRD({1'b0,\gcc0.gc0.count_d1_reg[3] }),
        .DIA(\gfwd_mode.storage_data1_reg[45] [7:6]),
        .DIB(\gfwd_mode.storage_data1_reg[45] [9:8]),
        .DIC(\gfwd_mode.storage_data1_reg[45] [11:10]),
        .DID({1'b0,1'b0}),
        .DOA({RAM_reg_0_15_6_11_n_0,RAM_reg_0_15_6_11_n_1}),
        .DOB({RAM_reg_0_15_6_11_n_2,RAM_reg_0_15_6_11_n_3}),
        .DOC({RAM_reg_0_15_6_11_n_4,RAM_reg_0_15_6_11_n_5}),
        .DOD(NLW_RAM_reg_0_15_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(E));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[0] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_0_5_n_1),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[10] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_6_11_n_5),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[11] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_6_11_n_4),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[12] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_12_17_n_1),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[13] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_12_17_n_0),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[14] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_12_17_n_3),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[15] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_12_17_n_2),
        .Q(Q[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[16] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_12_17_n_5),
        .Q(Q[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[17] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_12_17_n_4),
        .Q(Q[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[18] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_18_23_n_1),
        .Q(Q[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[19] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_18_23_n_0),
        .Q(Q[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[1] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_0_5_n_0),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[20] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_18_23_n_3),
        .Q(Q[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[21] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_18_23_n_2),
        .Q(Q[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[22] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_18_23_n_5),
        .Q(Q[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[23] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_18_23_n_4),
        .Q(Q[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[24] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_24_29_n_1),
        .Q(Q[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[25] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_24_29_n_0),
        .Q(Q[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[26] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_24_29_n_3),
        .Q(Q[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[27] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_24_29_n_2),
        .Q(Q[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[28] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_24_29_n_5),
        .Q(Q[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[29] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_24_29_n_4),
        .Q(Q[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[2] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_0_5_n_3),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[30] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_30_35_n_1),
        .Q(Q[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[31] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_30_35_n_0),
        .Q(Q[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[32] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_30_35_n_3),
        .Q(Q[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[33] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_30_35_n_2),
        .Q(Q[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[34] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_30_35_n_5),
        .Q(Q[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[35] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_30_35_n_4),
        .Q(Q[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[36] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_36_40_n_1),
        .Q(Q[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[37] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_36_40_n_0),
        .Q(Q[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[38] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_36_40_n_3),
        .Q(Q[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[39] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_36_40_n_2),
        .Q(Q[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[3] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_0_5_n_2),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[40] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_36_40_n_5),
        .Q(Q[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[4] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_0_5_n_5),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[5] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_0_5_n_4),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[6] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_6_11_n_1),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[7] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_6_11_n_0),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[8] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_6_11_n_3),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[9] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_6_11_n_2),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "dmem" *) 
module axi_vfifo_ctrl_0dmem_110
   (Q,
    aclk,
    E,
    I126,
    \gc0.count_d1_reg[3] ,
    \gcc0.gc0.count_d1_reg[3] ,
    \gpregsm1.curr_fwft_state_reg[0] );
  output [40:0]Q;
  input aclk;
  input [0:0]E;
  input [40:0]I126;
  input [3:0]\gc0.count_d1_reg[3] ;
  input [3:0]\gcc0.gc0.count_d1_reg[3] ;
  input [0:0]\gpregsm1.curr_fwft_state_reg[0] ;

  wire [0:0]E;
  wire [40:0]I126;
  wire [40:0]Q;
  wire RAM_reg_0_15_0_5_n_0;
  wire RAM_reg_0_15_0_5_n_1;
  wire RAM_reg_0_15_0_5_n_2;
  wire RAM_reg_0_15_0_5_n_3;
  wire RAM_reg_0_15_0_5_n_4;
  wire RAM_reg_0_15_0_5_n_5;
  wire RAM_reg_0_15_12_17_n_0;
  wire RAM_reg_0_15_12_17_n_1;
  wire RAM_reg_0_15_12_17_n_2;
  wire RAM_reg_0_15_12_17_n_3;
  wire RAM_reg_0_15_12_17_n_4;
  wire RAM_reg_0_15_12_17_n_5;
  wire RAM_reg_0_15_18_23_n_0;
  wire RAM_reg_0_15_18_23_n_1;
  wire RAM_reg_0_15_18_23_n_2;
  wire RAM_reg_0_15_18_23_n_3;
  wire RAM_reg_0_15_18_23_n_4;
  wire RAM_reg_0_15_18_23_n_5;
  wire RAM_reg_0_15_24_29_n_0;
  wire RAM_reg_0_15_24_29_n_1;
  wire RAM_reg_0_15_24_29_n_2;
  wire RAM_reg_0_15_24_29_n_3;
  wire RAM_reg_0_15_24_29_n_4;
  wire RAM_reg_0_15_24_29_n_5;
  wire RAM_reg_0_15_30_35_n_0;
  wire RAM_reg_0_15_30_35_n_1;
  wire RAM_reg_0_15_30_35_n_2;
  wire RAM_reg_0_15_30_35_n_3;
  wire RAM_reg_0_15_30_35_n_4;
  wire RAM_reg_0_15_30_35_n_5;
  wire RAM_reg_0_15_36_40_n_0;
  wire RAM_reg_0_15_36_40_n_1;
  wire RAM_reg_0_15_36_40_n_2;
  wire RAM_reg_0_15_36_40_n_3;
  wire RAM_reg_0_15_36_40_n_5;
  wire RAM_reg_0_15_6_11_n_0;
  wire RAM_reg_0_15_6_11_n_1;
  wire RAM_reg_0_15_6_11_n_2;
  wire RAM_reg_0_15_6_11_n_3;
  wire RAM_reg_0_15_6_11_n_4;
  wire RAM_reg_0_15_6_11_n_5;
  wire aclk;
  wire [3:0]\gc0.count_d1_reg[3] ;
  wire [3:0]\gcc0.gc0.count_d1_reg[3] ;
  wire [0:0]\gpregsm1.curr_fwft_state_reg[0] ;
  wire [1:0]NLW_RAM_reg_0_15_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_15_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_15_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_15_24_29_DOD_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_15_30_35_DOD_UNCONNECTED;
  wire [1:1]NLW_RAM_reg_0_15_36_40_DOC_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_15_36_40_DOD_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_15_6_11_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M RAM_reg_0_15_0_5
       (.ADDRA({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRB({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRC({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRD({1'b0,\gcc0.gc0.count_d1_reg[3] }),
        .DIA(I126[1:0]),
        .DIB(I126[3:2]),
        .DIC(I126[5:4]),
        .DID({1'b0,1'b0}),
        .DOA({RAM_reg_0_15_0_5_n_0,RAM_reg_0_15_0_5_n_1}),
        .DOB({RAM_reg_0_15_0_5_n_2,RAM_reg_0_15_0_5_n_3}),
        .DOC({RAM_reg_0_15_0_5_n_4,RAM_reg_0_15_0_5_n_5}),
        .DOD(NLW_RAM_reg_0_15_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(E));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M RAM_reg_0_15_12_17
       (.ADDRA({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRB({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRC({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRD({1'b0,\gcc0.gc0.count_d1_reg[3] }),
        .DIA(I126[13:12]),
        .DIB(I126[15:14]),
        .DIC(I126[17:16]),
        .DID({1'b0,1'b0}),
        .DOA({RAM_reg_0_15_12_17_n_0,RAM_reg_0_15_12_17_n_1}),
        .DOB({RAM_reg_0_15_12_17_n_2,RAM_reg_0_15_12_17_n_3}),
        .DOC({RAM_reg_0_15_12_17_n_4,RAM_reg_0_15_12_17_n_5}),
        .DOD(NLW_RAM_reg_0_15_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(E));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M RAM_reg_0_15_18_23
       (.ADDRA({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRB({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRC({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRD({1'b0,\gcc0.gc0.count_d1_reg[3] }),
        .DIA(I126[19:18]),
        .DIB(I126[21:20]),
        .DIC(I126[23:22]),
        .DID({1'b0,1'b0}),
        .DOA({RAM_reg_0_15_18_23_n_0,RAM_reg_0_15_18_23_n_1}),
        .DOB({RAM_reg_0_15_18_23_n_2,RAM_reg_0_15_18_23_n_3}),
        .DOC({RAM_reg_0_15_18_23_n_4,RAM_reg_0_15_18_23_n_5}),
        .DOD(NLW_RAM_reg_0_15_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(E));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M RAM_reg_0_15_24_29
       (.ADDRA({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRB({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRC({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRD({1'b0,\gcc0.gc0.count_d1_reg[3] }),
        .DIA(I126[25:24]),
        .DIB(I126[27:26]),
        .DIC(I126[29:28]),
        .DID({1'b0,1'b0}),
        .DOA({RAM_reg_0_15_24_29_n_0,RAM_reg_0_15_24_29_n_1}),
        .DOB({RAM_reg_0_15_24_29_n_2,RAM_reg_0_15_24_29_n_3}),
        .DOC({RAM_reg_0_15_24_29_n_4,RAM_reg_0_15_24_29_n_5}),
        .DOD(NLW_RAM_reg_0_15_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(E));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M RAM_reg_0_15_30_35
       (.ADDRA({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRB({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRC({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRD({1'b0,\gcc0.gc0.count_d1_reg[3] }),
        .DIA(I126[31:30]),
        .DIB(I126[33:32]),
        .DIC(I126[35:34]),
        .DID({1'b0,1'b0}),
        .DOA({RAM_reg_0_15_30_35_n_0,RAM_reg_0_15_30_35_n_1}),
        .DOB({RAM_reg_0_15_30_35_n_2,RAM_reg_0_15_30_35_n_3}),
        .DOC({RAM_reg_0_15_30_35_n_4,RAM_reg_0_15_30_35_n_5}),
        .DOD(NLW_RAM_reg_0_15_30_35_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(E));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M RAM_reg_0_15_36_40
       (.ADDRA({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRB({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRC({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRD({1'b0,\gcc0.gc0.count_d1_reg[3] }),
        .DIA(I126[37:36]),
        .DIB(I126[39:38]),
        .DIC({1'b0,I126[40]}),
        .DID({1'b0,1'b0}),
        .DOA({RAM_reg_0_15_36_40_n_0,RAM_reg_0_15_36_40_n_1}),
        .DOB({RAM_reg_0_15_36_40_n_2,RAM_reg_0_15_36_40_n_3}),
        .DOC({NLW_RAM_reg_0_15_36_40_DOC_UNCONNECTED[1],RAM_reg_0_15_36_40_n_5}),
        .DOD(NLW_RAM_reg_0_15_36_40_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(E));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M RAM_reg_0_15_6_11
       (.ADDRA({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRB({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRC({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRD({1'b0,\gcc0.gc0.count_d1_reg[3] }),
        .DIA(I126[7:6]),
        .DIB(I126[9:8]),
        .DIC(I126[11:10]),
        .DID({1'b0,1'b0}),
        .DOA({RAM_reg_0_15_6_11_n_0,RAM_reg_0_15_6_11_n_1}),
        .DOB({RAM_reg_0_15_6_11_n_2,RAM_reg_0_15_6_11_n_3}),
        .DOC({RAM_reg_0_15_6_11_n_4,RAM_reg_0_15_6_11_n_5}),
        .DOD(NLW_RAM_reg_0_15_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(E));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[0] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_0_5_n_1),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[10] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_6_11_n_5),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[11] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_6_11_n_4),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[12] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_12_17_n_1),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[13] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_12_17_n_0),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[14] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_12_17_n_3),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[15] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_12_17_n_2),
        .Q(Q[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[16] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_12_17_n_5),
        .Q(Q[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[17] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_12_17_n_4),
        .Q(Q[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[18] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_18_23_n_1),
        .Q(Q[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[19] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_18_23_n_0),
        .Q(Q[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[1] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_0_5_n_0),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[20] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_18_23_n_3),
        .Q(Q[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[21] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_18_23_n_2),
        .Q(Q[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[22] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_18_23_n_5),
        .Q(Q[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[23] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_18_23_n_4),
        .Q(Q[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[24] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_24_29_n_1),
        .Q(Q[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[25] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_24_29_n_0),
        .Q(Q[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[26] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_24_29_n_3),
        .Q(Q[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[27] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_24_29_n_2),
        .Q(Q[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[28] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_24_29_n_5),
        .Q(Q[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[29] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_24_29_n_4),
        .Q(Q[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[2] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_0_5_n_3),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[30] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_30_35_n_1),
        .Q(Q[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[31] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_30_35_n_0),
        .Q(Q[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[32] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_30_35_n_3),
        .Q(Q[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[33] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_30_35_n_2),
        .Q(Q[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[34] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_30_35_n_5),
        .Q(Q[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[35] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_30_35_n_4),
        .Q(Q[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[36] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_36_40_n_1),
        .Q(Q[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[37] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_36_40_n_0),
        .Q(Q[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[38] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_36_40_n_3),
        .Q(Q[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[39] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_36_40_n_2),
        .Q(Q[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[3] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_0_5_n_2),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[40] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_36_40_n_5),
        .Q(Q[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[4] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_0_5_n_5),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[5] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_0_5_n_4),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[6] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_6_11_n_1),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[7] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_6_11_n_0),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[8] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_6_11_n_3),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[9] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(RAM_reg_0_15_6_11_n_2),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "dmem" *) 
module axi_vfifo_ctrl_0dmem__parameterized0
   (Q,
    E,
    p_0_out,
    aclk);
  output [6:0]Q;
  input [0:0]E;
  input [6:0]p_0_out;
  input aclk;

  wire [0:0]E;
  wire [6:0]Q;
  wire aclk;
  wire [6:0]p_0_out;

  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(p_0_out[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(p_0_out[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(p_0_out[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(p_0_out[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(p_0_out[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(p_0_out[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(p_0_out[6]),
        .Q(Q[6]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "dmem" *) 
module axi_vfifo_ctrl_0dmem__parameterized1
   (dout_i,
    ram_empty_fb_i_reg,
    \aw_id_r_reg[0] ,
    aclk);
  output [0:0]dout_i;
  input ram_empty_fb_i_reg;
  input \aw_id_r_reg[0] ;
  input aclk;

  wire aclk;
  wire \aw_id_r_reg[0] ;
  wire [0:0]dout_i;
  wire ram_empty_fb_i_reg;

  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[0] 
       (.C(aclk),
        .CE(ram_empty_fb_i_reg),
        .D(\aw_id_r_reg[0] ),
        .Q(dout_i),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *) 
module axi_vfifo_ctrl_0fifo_generator_ramfifo
   (ram_empty_fb_i_reg,
    m_axi_awvalid,
    \gno_bkp_on_tready.s_axis_tready_i_reg ,
    \m_axi_awid[0] ,
    aclk,
    Q,
    E,
    \gpfs.prog_full_i_reg ,
    prog_full_i,
    m_axi_awready,
    m_axi_awvalid_i,
    \gfwd_mode.storage_data1_reg[45] );
  output ram_empty_fb_i_reg;
  output m_axi_awvalid;
  output \gno_bkp_on_tready.s_axis_tready_i_reg ;
  output [40:0]\m_axi_awid[0] ;
  input aclk;
  input [0:0]Q;
  input [0:0]E;
  input \gpfs.prog_full_i_reg ;
  input prog_full_i;
  input m_axi_awready;
  input m_axi_awvalid_i;
  input [40:0]\gfwd_mode.storage_data1_reg[45] ;

  wire [0:0]E;
  wire [0:0]Q;
  wire RD_RST;
  wire WR_RST;
  wire aclk;
  wire [40:0]\gfwd_mode.storage_data1_reg[45] ;
  wire \gno_bkp_on_tready.s_axis_tready_i_reg ;
  wire \gntv_or_sync_fifo.gl0.rd_n_16 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_6 ;
  wire \gpfs.prog_full_i_reg ;
  wire [40:0]\m_axi_awid[0] ;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire m_axi_awvalid_i;
  wire [3:0]p_0_out;
  wire [3:0]p_10_out;
  wire [3:0]p_11_out;
  wire p_2_out;
  wire p_6_out;
  wire [4:1]plusOp;
  wire prog_full_i;
  wire ram_empty_fb_i_reg;
  wire ram_rd_en_i;
  wire [3:0]rd_pntr_plus1;
  wire [0:0]rd_rst_i;
  wire rst_full_ff_i;
  wire rst_full_gen_i;

  axi_vfifo_ctrl_0rd_logic_93 \gntv_or_sync_fifo.gl0.rd 
       (.D(plusOp),
        .E(ram_rd_en_i),
        .Q({RD_RST,rd_rst_i}),
        .aclk(aclk),
        .\gc0.count_d1_reg[3] (rd_pntr_plus1),
        .\gcc0.gc0.count_reg[3] (p_11_out),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] (p_0_out),
        .\gfwd_mode.m_valid_i_reg (E),
        .\goreg_dm.dout_i_reg[40] (\gntv_or_sync_fifo.gl0.rd_n_16 ),
        .m_axi_awready(m_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_awvalid_i(m_axi_awvalid_i),
        .p_2_out(p_2_out),
        .p_6_out(p_6_out),
        .ram_empty_fb_i_reg(\gntv_or_sync_fifo.gl0.wr_n_6 ),
        .ram_full_fb_i_reg(ram_empty_fb_i_reg));
  axi_vfifo_ctrl_0wr_logic_94 \gntv_or_sync_fifo.gl0.wr 
       (.AR(WR_RST),
        .D(plusOp),
        .E(E),
        .Q(p_11_out),
        .aclk(aclk),
        .\gc0.count_d1_reg[3] (p_0_out),
        .\gc0.count_reg[3] (rd_pntr_plus1),
        .\gno_bkp_on_tready.s_axis_tready_i_reg (\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\gpr1.dout_i_reg[1] (p_10_out),
        .m_axi_awvalid_i(m_axi_awvalid_i),
        .p_2_out(p_2_out),
        .p_6_out(p_6_out),
        .prog_full_i(prog_full_i),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg),
        .ram_empty_fb_i_reg_0(\gntv_or_sync_fifo.gl0.wr_n_6 ),
        .rst_full_ff_i(rst_full_ff_i),
        .rst_full_gen_i(rst_full_gen_i));
  axi_vfifo_ctrl_0memory \gntv_or_sync_fifo.mem 
       (.E(E),
        .aclk(aclk),
        .\gc0.count_d1_reg[3] (p_0_out),
        .\gcc0.gc0.count_d1_reg[3] (p_10_out),
        .\gfwd_mode.storage_data1_reg[45] (\gfwd_mode.storage_data1_reg[45] ),
        .\gpregsm1.curr_fwft_state_reg[0] (ram_rd_en_i),
        .\m_axi_awid[0] (\m_axi_awid[0] ),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] (\gntv_or_sync_fifo.gl0.rd_n_16 ));
  axi_vfifo_ctrl_0reset_blk_ramfifo__parameterized0 rstblk
       (.AR(WR_RST),
        .Q(Q),
        .aclk(aclk),
        .\gc0.count_reg[1] ({RD_RST,rd_rst_i}),
        .rst_full_ff_i(rst_full_ff_i),
        .rst_full_gen_i(rst_full_gen_i));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *) 
module axi_vfifo_ctrl_0fifo_generator_ramfifo_105
   (ram_empty_fb_i_reg,
    \gpfs.prog_full_i_reg ,
    m_axi_arvalid,
    \gfwd_rev.s_ready_i_reg ,
    \m_axi_arid[0] ,
    aclk,
    Q,
    E,
    prog_full_i,
    m_axi_arready,
    m_axi_arvalid_i,
    I126);
  output ram_empty_fb_i_reg;
  output \gpfs.prog_full_i_reg ;
  output m_axi_arvalid;
  output \gfwd_rev.s_ready_i_reg ;
  output [40:0]\m_axi_arid[0] ;
  input aclk;
  input [0:0]Q;
  input [0:0]E;
  input prog_full_i;
  input m_axi_arready;
  input m_axi_arvalid_i;
  input [40:0]I126;

  wire [0:0]E;
  wire [40:0]I126;
  wire [0:0]Q;
  wire aclk;
  wire \gfwd_rev.s_ready_i_reg ;
  wire \gntv_or_sync_fifo.gl0.rd_n_10 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_16 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_7 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_8 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_9 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_7 ;
  wire \gpfs.prog_full_i_reg ;
  wire [40:0]\m_axi_arid[0] ;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire m_axi_arvalid_i;
  wire [3:0]p_0_out;
  wire [3:0]p_10_out;
  wire [3:0]p_11_out;
  wire p_2_out;
  wire p_6_out;
  wire prog_full_i;
  wire ram_empty_fb_i_reg;
  wire ram_rd_en_i;
  wire [3:0]rd_pntr_plus1;
  wire [0:0]rd_rst_i;
  wire rst_full_ff_i;
  wire rst_full_gen_i;
  wire rstblk_n_2;
  wire rstblk_n_3;

  axi_vfifo_ctrl_0rd_logic_106 \gntv_or_sync_fifo.gl0.rd 
       (.D({\gntv_or_sync_fifo.gl0.rd_n_7 ,\gntv_or_sync_fifo.gl0.rd_n_8 ,\gntv_or_sync_fifo.gl0.rd_n_9 ,\gntv_or_sync_fifo.gl0.rd_n_10 }),
        .E(ram_rd_en_i),
        .Q({rstblk_n_3,rd_rst_i}),
        .aclk(aclk),
        .\gc0.count_d1_reg[3] (rd_pntr_plus1),
        .\gcc0.gc0.count_reg[3] (p_11_out),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] (p_0_out),
        .\gnstage1.q_dly_reg[1][0] (E),
        .\goreg_dm.dout_i_reg[40] (\gntv_or_sync_fifo.gl0.rd_n_16 ),
        .m_axi_arready(m_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_arvalid_i(m_axi_arvalid_i),
        .p_2_out(p_2_out),
        .p_6_out(p_6_out),
        .ram_empty_fb_i_reg(\gntv_or_sync_fifo.gl0.wr_n_7 ),
        .ram_full_fb_i_reg(ram_empty_fb_i_reg));
  axi_vfifo_ctrl_0wr_logic_107 \gntv_or_sync_fifo.gl0.wr 
       (.AR(rstblk_n_2),
        .D({\gntv_or_sync_fifo.gl0.rd_n_7 ,\gntv_or_sync_fifo.gl0.rd_n_8 ,\gntv_or_sync_fifo.gl0.rd_n_9 ,\gntv_or_sync_fifo.gl0.rd_n_10 }),
        .E(E),
        .Q(p_11_out),
        .aclk(aclk),
        .\gc0.count_d1_reg[3] (p_0_out),
        .\gc0.count_reg[3] (rd_pntr_plus1),
        .\gfwd_rev.s_ready_i_reg (\gfwd_rev.s_ready_i_reg ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\gpr1.dout_i_reg[1] (p_10_out),
        .m_axi_arvalid_i(m_axi_arvalid_i),
        .p_2_out(p_2_out),
        .p_6_out(p_6_out),
        .prog_full_i(prog_full_i),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg),
        .ram_empty_fb_i_reg_0(\gntv_or_sync_fifo.gl0.wr_n_7 ),
        .rst_full_ff_i(rst_full_ff_i),
        .rst_full_gen_i(rst_full_gen_i));
  axi_vfifo_ctrl_0memory_108 \gntv_or_sync_fifo.mem 
       (.E(E),
        .I126(I126),
        .aclk(aclk),
        .\gc0.count_d1_reg[3] (p_0_out),
        .\gcc0.gc0.count_d1_reg[3] (p_10_out),
        .\gpregsm1.curr_fwft_state_reg[0] (ram_rd_en_i),
        .\m_axi_arid[0] (\m_axi_arid[0] ),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] (\gntv_or_sync_fifo.gl0.rd_n_16 ));
  axi_vfifo_ctrl_0reset_blk_ramfifo__parameterized0_109 rstblk
       (.AR(rstblk_n_2),
        .Q(Q),
        .aclk(aclk),
        .\gc0.count_d1_reg[3] ({rstblk_n_3,rd_rst_i}),
        .rst_full_ff_i(rst_full_ff_i),
        .rst_full_gen_i(rst_full_gen_i));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *) 
module axi_vfifo_ctrl_0fifo_generator_ramfifo__parameterized0
   (ram_full_fb_i_reg,
    \gpfs.prog_full_i_reg ,
    m_axi_wvalid,
    \m_axi_wdata[63] ,
    aclk,
    E,
    \gfwd_mode.storage_data1_reg[65] ,
    Q,
    m_axi_wready,
    m_axi_wvalid_i);
  output ram_full_fb_i_reg;
  output \gpfs.prog_full_i_reg ;
  output m_axi_wvalid;
  output [64:0]\m_axi_wdata[63] ;
  input aclk;
  input [0:0]E;
  input [64:0]\gfwd_mode.storage_data1_reg[65] ;
  input [0:0]Q;
  input m_axi_wready;
  input m_axi_wvalid_i;

  wire [0:0]E;
  wire [0:0]Q;
  wire aclk;
  wire dout_i;
  wire [64:0]\gfwd_mode.storage_data1_reg[65] ;
  wire \gpfs.prog_full_i_reg ;
  wire [4:0]\grss.rsts/c1/v1_reg ;
  wire [3:1]\grss.rsts/c2/v1_reg ;
  wire \gwss.gpf.wrpf/p_3_out ;
  wire [4:1]\gwss.wsts/c1/v1_reg ;
  wire [64:0]\m_axi_wdata[63] ;
  wire m_axi_wready;
  wire m_axi_wvalid;
  wire m_axi_wvalid_i;
  wire [8:0]p_0_out;
  wire [8:0]p_10_out;
  wire [8:2]p_11_out;
  wire p_6_out;
  wire ram_full_fb_i_reg;
  wire ram_rd_en_i;
  wire [7:2]rd_pntr_plus1;
  wire [0:0]rd_rst_i;
  wire rst_full_ff_i;
  wire rst_full_gen_i;
  wire rstblk_n_2;
  wire rstblk_n_3;

  axi_vfifo_ctrl_0rd_logic__parameterized0 \gntv_or_sync_fifo.gl0.rd 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (p_0_out),
        .E(p_6_out),
        .Q({rstblk_n_3,rd_rst_i}),
        .aclk(aclk),
        .\gc0.count_d1_reg[7] (rd_pntr_plus1),
        .\gcc0.gc0.count_d1_reg[6] (\grss.rsts/c2/v1_reg ),
        .\gcc0.gc0.count_d1_reg[8] ({p_10_out[8],p_10_out[1:0]}),
        .\gcc0.gc0.count_reg[8] (p_11_out),
        .\goreg_bm.dout_i_reg[64] (dout_i),
        .m_axi_wready(m_axi_wready),
        .m_axi_wvalid(m_axi_wvalid),
        .m_axi_wvalid_i(m_axi_wvalid_i),
        .ram_full_fb_i_reg(\grss.rsts/c1/v1_reg [4]),
        .ram_full_fb_i_reg_0(ram_full_fb_i_reg),
        .ram_rd_en_i(ram_rd_en_i),
        .v1_reg(\gwss.wsts/c1/v1_reg ),
        .v1_reg_0(\grss.rsts/c1/v1_reg [3:0]),
        .wr_pntr_plus1_pad(\gwss.gpf.wrpf/p_3_out ));
  axi_vfifo_ctrl_0wr_logic__parameterized0 \gntv_or_sync_fifo.gl0.wr 
       (.AR(rstblk_n_2),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (p_10_out),
        .E(p_6_out),
        .Q(p_11_out),
        .aclk(aclk),
        .\gc0.count_d1_reg[8] (\grss.rsts/c1/v1_reg [4]),
        .\gc0.count_d1_reg[8]_0 (\gwss.wsts/c1/v1_reg ),
        .\gc0.count_d1_reg[8]_1 (p_0_out),
        .\gc0.count_reg[7] (rd_pntr_plus1),
        .\gfwd_mode.m_valid_i_reg (E),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .m_axi_wvalid_i(m_axi_wvalid_i),
        .ram_empty_fb_i_reg(\grss.rsts/c2/v1_reg ),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .rst_full_ff_i(rst_full_ff_i),
        .rst_full_gen_i(rst_full_gen_i),
        .v1_reg(\grss.rsts/c1/v1_reg [3:0]),
        .wr_pntr_plus1_pad(\gwss.gpf.wrpf/p_3_out ));
  axi_vfifo_ctrl_0memory__parameterized0 \gntv_or_sync_fifo.mem 
       (.E(E),
        .aclk(aclk),
        .\gc0.count_d1_reg[8] (p_0_out),
        .\gcc0.gc0.count_d1_reg[8] (p_10_out),
        .\gfwd_mode.storage_data1_reg[65] (\gfwd_mode.storage_data1_reg[65] ),
        .\m_axi_wdata[63] (\m_axi_wdata[63] ),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] (dout_i),
        .ram_rd_en_i(ram_rd_en_i));
  axi_vfifo_ctrl_0reset_blk_ramfifo__parameterized2 rstblk
       (.AR(rstblk_n_2),
        .Q(Q),
        .aclk(aclk),
        .\gc0.count_d1_reg[8] ({rstblk_n_3,rd_rst_i}),
        .rst_full_ff_i(rst_full_ff_i),
        .rst_full_gen_i(rst_full_gen_i));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *) 
module axi_vfifo_ctrl_0fifo_generator_ramfifo__parameterized1
   (rst_full_gen_i,
    ram_empty_fb_i_reg,
    ram_rd_en_i,
    ram_wr_en_i,
    curr_state_reg,
    \FSM_onehot_gfwd_rev.state_reg[0] ,
    next_state,
    \gpregsm1.curr_fwft_state_reg[0] ,
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ,
    D,
    \gpr1.dout_i_reg[1] ,
    \gpfs.prog_full_i_reg ,
    \gfwd_mode.storage_data1_reg[0] ,
    aclk,
    Q,
    E,
    \greg.ram_rd_en_i_reg ,
    \gpfs.prog_full_i_reg_0 ,
    curr_state_reg_0,
    \gnstage1.q_dly_reg[1][0] ,
    \pkt_cnt_reg_reg[5] ,
    p_0_out);
  output rst_full_gen_i;
  output ram_empty_fb_i_reg;
  output ram_rd_en_i;
  output ram_wr_en_i;
  output curr_state_reg;
  output \FSM_onehot_gfwd_rev.state_reg[0] ;
  output next_state;
  output \gpregsm1.curr_fwft_state_reg[0] ;
  output [3:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ;
  output [5:0]D;
  output [3:0]\gpr1.dout_i_reg[1] ;
  output \gpfs.prog_full_i_reg ;
  output [0:0]\gfwd_mode.storage_data1_reg[0] ;
  input aclk;
  input [0:0]Q;
  input [0:0]E;
  input \greg.ram_rd_en_i_reg ;
  input \gpfs.prog_full_i_reg_0 ;
  input curr_state_reg_0;
  input \gnstage1.q_dly_reg[1][0] ;
  input [5:0]\pkt_cnt_reg_reg[5] ;
  input [6:0]p_0_out;

  wire [5:0]D;
  wire [0:0]E;
  wire \FSM_onehot_gfwd_rev.state_reg[0] ;
  wire [0:0]Q;
  wire RD_RST;
  wire WR_RST;
  wire aclk;
  wire [6:3]ar_fifo_payload;
  wire curr_state_reg;
  wire curr_state_reg_0;
  wire [3:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0] ;
  wire \gnstage1.q_dly_reg[1][0] ;
  wire \gntv_or_sync_fifo.gl0.rd_n_3 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_5 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_6 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_7 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_8 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_4 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_9 ;
  wire \gntv_or_sync_fifo.mem_n_0 ;
  wire \gntv_or_sync_fifo.mem_n_1 ;
  wire \gpfs.prog_full_i_reg ;
  wire \gpfs.prog_full_i_reg_0 ;
  wire [3:0]\gpr1.dout_i_reg[1] ;
  wire \gpregsm1.curr_fwft_state_reg[0] ;
  wire \greg.ram_rd_en_i_reg ;
  wire \gwss.wsts/ram_full_comb ;
  wire next_state;
  wire [6:0]p_0_out;
  wire [3:0]p_11_out;
  wire p_6_out;
  wire [5:0]\pkt_cnt_reg_reg[5] ;
  wire ram_empty_fb_i_reg;
  wire ram_rd_en_i;
  wire ram_wr_en_i;
  wire [3:0]rd_pntr_plus1;
  wire [0:0]rd_rst_i;
  wire rst_full_ff_i;
  wire rst_full_gen_i;

  axi_vfifo_ctrl_0rd_logic \gntv_or_sync_fifo.gl0.rd 
       (.D({\gntv_or_sync_fifo.gl0.rd_n_5 ,\gntv_or_sync_fifo.gl0.rd_n_6 ,\gntv_or_sync_fifo.gl0.rd_n_7 ,\gntv_or_sync_fifo.gl0.rd_n_8 }),
        .E(\gntv_or_sync_fifo.gl0.rd_n_3 ),
        .Q({RD_RST,rd_rst_i}),
        .aclk(aclk),
        .curr_state_reg(curr_state_reg),
        .curr_state_reg_0(curr_state_reg_0),
        .empty_fwft_i_reg(\gntv_or_sync_fifo.mem_n_0 ),
        .\gc0.count_d1_reg[3] (rd_pntr_plus1),
        .\gc0.count_reg[0] (p_6_out),
        .\gc0.count_reg[2] (\gntv_or_sync_fifo.gl0.wr_n_9 ),
        .\gcc0.gc0.count_d1_reg[3] (\gpr1.dout_i_reg[1] ),
        .\gcc0.gc0.count_reg[3] (p_11_out),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] (\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ),
        .\gnstage1.q_dly_reg[1][0] (\gnstage1.q_dly_reg[1][0] ),
        .\gnstage1.q_dly_reg[1][0]_0 (E),
        .\goreg_dm.dout_i_reg[5] (\gntv_or_sync_fifo.mem_n_1 ),
        .\goreg_dm.dout_i_reg[6] (ar_fifo_payload),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg_0 ),
        .\gpregsm1.curr_fwft_state_reg[0] (\gpregsm1.curr_fwft_state_reg[0] ),
        .next_state(next_state),
        .\pkt_cnt_reg_reg[5] (D[5:2]),
        .\pkt_cnt_reg_reg[5]_0 (\gntv_or_sync_fifo.gl0.wr_n_4 ),
        .\pkt_cnt_reg_reg[5]_1 (\pkt_cnt_reg_reg[5] ),
        .ram_full_comb(\gwss.wsts/ram_full_comb ),
        .ram_full_fb_i_reg(ram_empty_fb_i_reg),
        .rst_full_gen_i(rst_full_gen_i));
  axi_vfifo_ctrl_0wr_logic \gntv_or_sync_fifo.gl0.wr 
       (.AR(WR_RST),
        .D({\gntv_or_sync_fifo.gl0.rd_n_5 ,\gntv_or_sync_fifo.gl0.rd_n_6 ,\gntv_or_sync_fifo.gl0.rd_n_7 ,\gntv_or_sync_fifo.gl0.rd_n_8 }),
        .E(p_6_out),
        .\FSM_onehot_gfwd_rev.state_reg[0] (\FSM_onehot_gfwd_rev.state_reg[0] ),
        .Q(p_11_out),
        .aclk(aclk),
        .curr_state_reg(\gntv_or_sync_fifo.gl0.wr_n_4 ),
        .curr_state_reg_0(curr_state_reg_0),
        .\gc0.count_reg[3] (rd_pntr_plus1),
        .\gnstage1.q_dly_reg[1][0] (E),
        .\gnstage1.q_dly_reg[1][0]_0 (\gnstage1.q_dly_reg[1][0] ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\gpfs.prog_full_i_reg_0 (\gpfs.prog_full_i_reg_0 ),
        .\gpr1.dout_i_reg[1] (\gpr1.dout_i_reg[1] ),
        .\greg.ram_rd_en_i_reg (\greg.ram_rd_en_i_reg ),
        .\pkt_cnt_reg_reg[5] (\pkt_cnt_reg_reg[5] ),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg),
        .ram_empty_fb_i_reg_0(\gntv_or_sync_fifo.gl0.wr_n_9 ),
        .ram_full_comb(\gwss.wsts/ram_full_comb ),
        .ram_rd_en_i(ram_rd_en_i),
        .ram_wr_en_i(ram_wr_en_i),
        .rst_full_ff_i(rst_full_ff_i));
  axi_vfifo_ctrl_0memory__parameterized1 \gntv_or_sync_fifo.mem 
       (.D(D[1:0]),
        .E(p_6_out),
        .Q({ar_fifo_payload,\gfwd_mode.storage_data1_reg[0] }),
        .aclk(aclk),
        .curr_state_reg(\gntv_or_sync_fifo.mem_n_1 ),
        .curr_state_reg_0(curr_state_reg_0),
        .empty_fwft_i_reg(curr_state_reg),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg_0 ),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] (\gntv_or_sync_fifo.gl0.rd_n_3 ),
        .p_0_out(p_0_out),
        .\pkt_cnt_reg_reg[1] (\pkt_cnt_reg_reg[5] [1:0]),
        .ram_full_fb_i_reg(\gntv_or_sync_fifo.mem_n_0 ));
  axi_vfifo_ctrl_0reset_blk_ramfifo__parameterized3 rstblk
       (.AR(WR_RST),
        .Q(Q),
        .aclk(aclk),
        .\gc0.count_reg[1] ({RD_RST,rd_rst_i}),
        .rst_full_ff_i(rst_full_ff_i),
        .rst_full_gen_i(rst_full_gen_i));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *) 
module axi_vfifo_ctrl_0fifo_generator_ramfifo__parameterized2
   (rst_full_gen_i_4,
    p_2_out,
    ram_rd_en_i_5,
    ram_wr_en_i_6,
    empty_fwft_i_7,
    prog_full_i_15,
    empty_fwft_i_reg,
    s_axis_payload_wr_out_i,
    curr_state_reg,
    \tlen_cntr_reg_reg[4] ,
    \gpfs.prog_full_i_reg ,
    \tlen_cntr_reg_reg[3] ,
    \gfwd_mode.storage_data1_reg[76] ,
    \tlen_cntr_reg_reg[5] ,
    \tlen_cntr_reg_reg[4]_0 ,
    \tlen_cntr_reg_reg[2] ,
    aclk,
    E,
    argen_to_tdf_payload,
    Q,
    \greg.ram_wr_en_i_reg ,
    curr_state_reg_0,
    \gpregsm1.curr_fwft_state_reg[1] ,
    argen_to_tdf_tvalid);
  output rst_full_gen_i_4;
  output p_2_out;
  output ram_rd_en_i_5;
  output ram_wr_en_i_6;
  output empty_fwft_i_7;
  output prog_full_i_15;
  output [1:0]empty_fwft_i_reg;
  output [11:0]s_axis_payload_wr_out_i;
  output curr_state_reg;
  output [3:0]\tlen_cntr_reg_reg[4] ;
  output \gpfs.prog_full_i_reg ;
  output \tlen_cntr_reg_reg[3] ;
  output \gfwd_mode.storage_data1_reg[76] ;
  output \tlen_cntr_reg_reg[5] ;
  output \tlen_cntr_reg_reg[4]_0 ;
  output \tlen_cntr_reg_reg[2] ;
  input aclk;
  input [0:0]E;
  input [14:0]argen_to_tdf_payload;
  input [0:0]Q;
  input \greg.ram_wr_en_i_reg ;
  input curr_state_reg_0;
  input \gpregsm1.curr_fwft_state_reg[1] ;
  input argen_to_tdf_tvalid;

  wire [0:0]E;
  wire [0:0]Q;
  wire RD_RST;
  wire WR_RST;
  wire aclk;
  wire [0:0]adjusted_rd_pntr_wr_inv_pad;
  wire [14:0]argen_to_tdf_payload;
  wire argen_to_tdf_tvalid;
  wire curr_state_reg;
  wire curr_state_reg_0;
  wire dout_i;
  wire empty_fwft_i_7;
  wire [1:0]empty_fwft_i_reg;
  wire \gfwd_mode.storage_data1_reg[76] ;
  wire \gntv_or_sync_fifo.gl0.rd_n_27 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_28 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_29 ;
  wire \gpfs.prog_full_i_reg ;
  wire \gpregsm1.curr_fwft_state_reg[1] ;
  wire \greg.ram_wr_en_i_reg ;
  wire [3:0]\grss.rsts/c1/v1_reg ;
  wire [3:0]\grss.rsts/c2/v1_reg ;
  wire [3:0]\gwss.wsts/c1/v1_reg ;
  wire [8:0]p_0_out;
  wire [8:0]p_10_out;
  wire [7:0]p_11_out;
  wire p_2_out;
  wire p_2_out_0;
  wire prog_full_i_15;
  wire ram_rd_en_i_5;
  wire ram_wr_en_i_6;
  wire [7:0]rd_pntr_plus1;
  wire [0:0]rd_rst_i;
  wire rst_full_ff_i;
  wire rst_full_gen_i_4;
  wire rstblk_n_3;
  wire [11:0]s_axis_payload_wr_out_i;
  wire \tlen_cntr_reg_reg[2] ;
  wire \tlen_cntr_reg_reg[3] ;
  wire [3:0]\tlen_cntr_reg_reg[4] ;
  wire \tlen_cntr_reg_reg[4]_0 ;
  wire \tlen_cntr_reg_reg[5] ;

  axi_vfifo_ctrl_0rd_logic__parameterized1 \gntv_or_sync_fifo.gl0.rd 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (p_0_out),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 (\gntv_or_sync_fifo.gl0.rd_n_27 ),
        .E(E),
        .Q({RD_RST,rd_rst_i}),
        .aclk(aclk),
        .argen_to_tdf_tvalid(argen_to_tdf_tvalid),
        .curr_state_reg(curr_state_reg_0),
        .empty_fwft_i_7(empty_fwft_i_7),
        .empty_fwft_i_reg(empty_fwft_i_reg),
        .\gc0.count_d1_reg[7] (rd_pntr_plus1),
        .\gc0.count_d1_reg[8] (\gntv_or_sync_fifo.gl0.rd_n_28 ),
        .\gcc0.gc0.count_d1_reg[8] (p_10_out[8]),
        .\gcc0.gc0.count_reg[7] (p_11_out),
        .\goreg_bm.dout_i_reg[14] (dout_i),
        .p_2_out(p_2_out),
        .p_2_out_0(p_2_out_0),
        .ram_full_fb_i_reg(\gntv_or_sync_fifo.gl0.rd_n_29 ),
        .v1_reg(\gwss.wsts/c1/v1_reg ),
        .v1_reg_0(\grss.rsts/c1/v1_reg ),
        .v1_reg_1(\grss.rsts/c2/v1_reg ),
        .wr_pntr_plus1_pad(adjusted_rd_pntr_wr_inv_pad));
  axi_vfifo_ctrl_0wr_logic__parameterized1 \gntv_or_sync_fifo.gl0.wr 
       (.AR(WR_RST),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (p_10_out),
        .E(E),
        .Q(p_11_out),
        .aclk(aclk),
        .\gc0.count_d1_reg[8] (\gntv_or_sync_fifo.gl0.rd_n_29 ),
        .\gc0.count_d1_reg[8]_0 (p_0_out),
        .\gc0.count_reg[7] (rd_pntr_plus1),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\gpregsm1.curr_fwft_state_reg[1] (\gpregsm1.curr_fwft_state_reg[1] ),
        .\greg.ram_wr_en_i_reg (\greg.ram_wr_en_i_reg ),
        .\grstd1.grst_full.grst_f.rst_d3_reg (rstblk_n_3),
        .p_2_out(p_2_out),
        .p_2_out_0(p_2_out_0),
        .prog_full_i_15(prog_full_i_15),
        .ram_empty_fb_i_reg(\gntv_or_sync_fifo.gl0.rd_n_28 ),
        .ram_rd_en_i_5(ram_rd_en_i_5),
        .ram_wr_en_i_6(ram_wr_en_i_6),
        .rst_full_ff_i(rst_full_ff_i),
        .v1_reg(\grss.rsts/c1/v1_reg ),
        .v1_reg_0(\grss.rsts/c2/v1_reg ),
        .v1_reg_1(\gwss.wsts/c1/v1_reg ),
        .wr_pntr_plus1_pad(adjusted_rd_pntr_wr_inv_pad));
  axi_vfifo_ctrl_0memory__parameterized2 \gntv_or_sync_fifo.mem 
       (.E(E),
        .Q(\tlen_cntr_reg_reg[4] ),
        .aclk(aclk),
        .argen_to_tdf_payload(argen_to_tdf_payload),
        .curr_state_reg(curr_state_reg),
        .curr_state_reg_0(curr_state_reg_0),
        .\gc0.count_d1_reg[8] (p_0_out),
        .\gcc0.gc0.count_d1_reg[8] (p_10_out),
        .\gfwd_mode.storage_data1_reg[76] (\gfwd_mode.storage_data1_reg[76] ),
        .\gpregsm1.curr_fwft_state_reg[0] (dout_i),
        .ram_empty_fb_i_reg(\gntv_or_sync_fifo.gl0.rd_n_27 ),
        .s_axis_payload_wr_out_i(s_axis_payload_wr_out_i),
        .\tlen_cntr_reg_reg[2] (\tlen_cntr_reg_reg[2] ),
        .\tlen_cntr_reg_reg[3] (\tlen_cntr_reg_reg[3] ),
        .\tlen_cntr_reg_reg[4] (\tlen_cntr_reg_reg[4]_0 ),
        .\tlen_cntr_reg_reg[5] (\tlen_cntr_reg_reg[5] ));
  axi_vfifo_ctrl_0reset_blk_ramfifo__parameterized5 rstblk
       (.AR(WR_RST),
        .Q(Q),
        .aclk(aclk),
        .\gc0.count_reg[1] ({RD_RST,rd_rst_i}),
        .p_2_out(p_2_out),
        .ram_full_fb_i_reg(rstblk_n_3),
        .rst_full_ff_i(rst_full_ff_i),
        .rst_full_gen_i_4(rst_full_gen_i_4));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *) 
module axi_vfifo_ctrl_0fifo_generator_ramfifo__parameterized3
   (rst_full_gen_i_9,
    dout_i,
    ram_empty_fb_i_reg,
    ram_rd_en_i_10,
    ram_wr_en_i_11,
    empty_fwft_i_12,
    Q_reg,
    prog_full_i_16,
    empty_fwft_i_reg,
    m_axi_bready,
    \gpr1.dout_i_reg[0] ,
    \gpr1.dout_i_reg[0]_0 ,
    \gpfs.prog_full_i_reg ,
    \goreg_dm.dout_i_reg[0] ,
    aclk,
    Q,
    \aw_id_r_reg[0] ,
    E,
    \gpr1.dout_i_reg[0]_1 ,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    addr_ready_reg,
    m_axi_bvalid);
  output rst_full_gen_i_9;
  output [0:0]dout_i;
  output ram_empty_fb_i_reg;
  output ram_rd_en_i_10;
  output ram_wr_en_i_11;
  output empty_fwft_i_12;
  output Q_reg;
  output prog_full_i_16;
  output [1:0]empty_fwft_i_reg;
  output m_axi_bready;
  output [5:0]\gpr1.dout_i_reg[0] ;
  output [5:0]\gpr1.dout_i_reg[0]_0 ;
  output \gpfs.prog_full_i_reg ;
  output [0:0]\goreg_dm.dout_i_reg[0] ;
  input aclk;
  input [0:0]Q;
  input \aw_id_r_reg[0] ;
  input [0:0]E;
  input \gpr1.dout_i_reg[0]_1 ;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input [0:0]addr_ready_reg;
  input m_axi_bvalid;

  wire [0:0]E;
  wire [0:0]Q;
  wire Q_reg;
  wire RD_RST;
  wire WR_RST;
  wire aclk;
  wire [0:0]addr_ready_reg;
  wire [0:0]adjusted_rd_pntr_wr_inv_pad;
  wire \aw_id_r_reg[0] ;
  wire [0:0]dout_i;
  wire empty_fwft_i_12;
  wire [1:0]empty_fwft_i_reg;
  wire \gntv_or_sync_fifo.gl0.rd_n_12 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_19 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_3 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_12 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_4 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_5 ;
  wire [0:0]\goreg_dm.dout_i_reg[0] ;
  wire \gpfs.prog_full_i_reg ;
  wire [5:0]\gpr1.dout_i_reg[0] ;
  wire [5:0]\gpr1.dout_i_reg[0]_0 ;
  wire \gpr1.dout_i_reg[0]_1 ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire \gwss.wsts/ram_full_comb ;
  wire m_axi_bready;
  wire m_axi_bvalid;
  wire [5:0]p_11_out;
  wire p_2_out;
  wire prog_full_i_16;
  wire ram_empty_fb_i_reg;
  wire ram_rd_en_i_10;
  wire ram_wr_en_i_11;
  wire [5:2]rd_pntr_plus1;
  wire rst_full_ff_i;
  wire rst_full_gen_i_9;

  axi_vfifo_ctrl_0rd_logic__parameterized2 \gntv_or_sync_fifo.gl0.rd 
       (.E(\gntv_or_sync_fifo.gl0.rd_n_19 ),
        .Q(RD_RST),
        .aclk(aclk),
        .addr_ready_reg(addr_ready_reg),
        .empty_fwft_i_12(empty_fwft_i_12),
        .empty_fwft_i_reg(empty_fwft_i_reg),
        .\gc0.count_d1_reg[5] (rd_pntr_plus1),
        .\gc0.count_d1_reg[5]_0 (\gntv_or_sync_fifo.gl0.wr_n_5 ),
        .\gc0.count_reg[3] (\gntv_or_sync_fifo.gl0.wr_n_12 ),
        .\gcc0.gc0.count_d1_reg[1] (\gpr1.dout_i_reg[0] [1:0]),
        .\gcc0.gc0.count_reg[5] (p_11_out),
        .\gpr1.dout_i_reg[0] (\gntv_or_sync_fifo.gl0.rd_n_3 ),
        .\gpr1.dout_i_reg[0]_0 (\gpr1.dout_i_reg[0]_0 ),
        .m_axi_bready(m_axi_bready),
        .m_axi_bvalid(m_axi_bvalid),
        .p_2_out(p_2_out),
        .ram_empty_fb_i_reg(\gntv_or_sync_fifo.gl0.rd_n_12 ),
        .ram_empty_fb_i_reg_0(\gntv_or_sync_fifo.gl0.wr_n_4 ),
        .ram_full_comb(\gwss.wsts/ram_full_comb ),
        .ram_full_fb_i_reg(ram_empty_fb_i_reg),
        .rst_full_gen_i_9(rst_full_gen_i_9),
        .wr_pntr_plus1_pad(adjusted_rd_pntr_wr_inv_pad));
  axi_vfifo_ctrl_0wr_logic__parameterized2 \gntv_or_sync_fifo.gl0.wr 
       (.AR(WR_RST),
        .E(\gntv_or_sync_fifo.gl0.rd_n_19 ),
        .Q(p_11_out),
        .aclk(aclk),
        .addr_ready_reg(addr_ready_reg),
        .\gc0.count_d1_reg[5] (\gpr1.dout_i_reg[0]_0 ),
        .\gc0.count_reg[0] (\gntv_or_sync_fifo.gl0.rd_n_12 ),
        .\gc0.count_reg[5] (rd_pntr_plus1),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\gpr1.dout_i_reg[0] (\gpr1.dout_i_reg[0] ),
        .\grstd1.grst_full.grst_f.rst_d3_reg (\grstd1.grst_full.grst_f.rst_d3_reg ),
        .p_2_out(p_2_out),
        .prog_full_i_16(prog_full_i_16),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg),
        .ram_empty_fb_i_reg_0(\gntv_or_sync_fifo.gl0.wr_n_4 ),
        .ram_empty_fb_i_reg_1(\gntv_or_sync_fifo.gl0.wr_n_5 ),
        .ram_empty_fb_i_reg_2(\gntv_or_sync_fifo.gl0.wr_n_12 ),
        .ram_full_comb(\gwss.wsts/ram_full_comb ),
        .ram_full_fb_i_reg(E),
        .ram_rd_en_i_10(ram_rd_en_i_10),
        .ram_wr_en_i_11(ram_wr_en_i_11),
        .rst_full_ff_i(rst_full_ff_i),
        .wr_pntr_plus1_pad(adjusted_rd_pntr_wr_inv_pad));
  axi_vfifo_ctrl_0memory__parameterized3 \gntv_or_sync_fifo.mem 
       (.Q_reg(Q_reg),
        .aclk(aclk),
        .\aw_id_r_reg[0] (\aw_id_r_reg[0] ),
        .dout_i(dout_i),
        .\gpr1.dout_i_reg[0] (\gpr1.dout_i_reg[0]_1 ),
        .ram_empty_fb_i_reg(\gntv_or_sync_fifo.gl0.rd_n_3 ));
  axi_vfifo_ctrl_0reset_blk_ramfifo__parameterized6 rstblk
       (.AR(WR_RST),
        .Q(Q),
        .aclk(aclk),
        .\gc0.count_reg[1] ({RD_RST,\goreg_dm.dout_i_reg[0] }),
        .rst_full_ff_i(rst_full_ff_i),
        .rst_full_gen_i_9(rst_full_gen_i_9));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module axi_vfifo_ctrl_0fifo_generator_top
   (ram_empty_fb_i_reg,
    m_axi_awvalid,
    \gno_bkp_on_tready.s_axis_tready_i_reg ,
    \m_axi_awid[0] ,
    aclk,
    Q,
    E,
    \gpfs.prog_full_i_reg ,
    prog_full_i,
    m_axi_awready,
    m_axi_awvalid_i,
    \gfwd_mode.storage_data1_reg[45] );
  output ram_empty_fb_i_reg;
  output m_axi_awvalid;
  output \gno_bkp_on_tready.s_axis_tready_i_reg ;
  output [40:0]\m_axi_awid[0] ;
  input aclk;
  input [0:0]Q;
  input [0:0]E;
  input \gpfs.prog_full_i_reg ;
  input prog_full_i;
  input m_axi_awready;
  input m_axi_awvalid_i;
  input [40:0]\gfwd_mode.storage_data1_reg[45] ;

  wire [0:0]E;
  wire [0:0]Q;
  wire aclk;
  wire [40:0]\gfwd_mode.storage_data1_reg[45] ;
  wire \gno_bkp_on_tready.s_axis_tready_i_reg ;
  wire \gpfs.prog_full_i_reg ;
  wire [40:0]\m_axi_awid[0] ;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire m_axi_awvalid_i;
  wire prog_full_i;
  wire ram_empty_fb_i_reg;

  axi_vfifo_ctrl_0fifo_generator_ramfifo \grf.rf 
       (.E(E),
        .Q(Q),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[45] (\gfwd_mode.storage_data1_reg[45] ),
        .\gno_bkp_on_tready.s_axis_tready_i_reg (\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\m_axi_awid[0] (\m_axi_awid[0] ),
        .m_axi_awready(m_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_awvalid_i(m_axi_awvalid_i),
        .prog_full_i(prog_full_i),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module axi_vfifo_ctrl_0fifo_generator_top_103
   (ram_empty_fb_i_reg,
    \gpfs.prog_full_i_reg ,
    m_axi_arvalid,
    \gfwd_rev.s_ready_i_reg ,
    \m_axi_arid[0] ,
    aclk,
    Q,
    E,
    prog_full_i,
    m_axi_arready,
    m_axi_arvalid_i,
    I126);
  output ram_empty_fb_i_reg;
  output \gpfs.prog_full_i_reg ;
  output m_axi_arvalid;
  output \gfwd_rev.s_ready_i_reg ;
  output [40:0]\m_axi_arid[0] ;
  input aclk;
  input [0:0]Q;
  input [0:0]E;
  input prog_full_i;
  input m_axi_arready;
  input m_axi_arvalid_i;
  input [40:0]I126;

  wire [0:0]E;
  wire [40:0]I126;
  wire [0:0]Q;
  wire aclk;
  wire \gfwd_rev.s_ready_i_reg ;
  wire \gpfs.prog_full_i_reg ;
  wire [40:0]\m_axi_arid[0] ;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire m_axi_arvalid_i;
  wire prog_full_i;
  wire ram_empty_fb_i_reg;

  axi_vfifo_ctrl_0fifo_generator_ramfifo_105 \grf.rf 
       (.E(E),
        .I126(I126),
        .Q(Q),
        .aclk(aclk),
        .\gfwd_rev.s_ready_i_reg (\gfwd_rev.s_ready_i_reg ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\m_axi_arid[0] (\m_axi_arid[0] ),
        .m_axi_arready(m_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_arvalid_i(m_axi_arvalid_i),
        .prog_full_i(prog_full_i),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module axi_vfifo_ctrl_0fifo_generator_top__parameterized0
   (ram_full_fb_i_reg,
    \gpfs.prog_full_i_reg ,
    m_axi_wvalid,
    \m_axi_wdata[63] ,
    aclk,
    E,
    \gfwd_mode.storage_data1_reg[65] ,
    Q,
    m_axi_wready,
    m_axi_wvalid_i);
  output ram_full_fb_i_reg;
  output \gpfs.prog_full_i_reg ;
  output m_axi_wvalid;
  output [64:0]\m_axi_wdata[63] ;
  input aclk;
  input [0:0]E;
  input [64:0]\gfwd_mode.storage_data1_reg[65] ;
  input [0:0]Q;
  input m_axi_wready;
  input m_axi_wvalid_i;

  wire [0:0]E;
  wire [0:0]Q;
  wire aclk;
  wire [64:0]\gfwd_mode.storage_data1_reg[65] ;
  wire \gpfs.prog_full_i_reg ;
  wire [64:0]\m_axi_wdata[63] ;
  wire m_axi_wready;
  wire m_axi_wvalid;
  wire m_axi_wvalid_i;
  wire ram_full_fb_i_reg;

  axi_vfifo_ctrl_0fifo_generator_ramfifo__parameterized0 \grf.rf 
       (.E(E),
        .Q(Q),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[65] (\gfwd_mode.storage_data1_reg[65] ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\m_axi_wdata[63] (\m_axi_wdata[63] ),
        .m_axi_wready(m_axi_wready),
        .m_axi_wvalid(m_axi_wvalid),
        .m_axi_wvalid_i(m_axi_wvalid_i),
        .ram_full_fb_i_reg(ram_full_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module axi_vfifo_ctrl_0fifo_generator_top__parameterized1
   (rst_full_gen_i,
    ram_empty_fb_i_reg,
    ram_rd_en_i,
    ram_wr_en_i,
    curr_state_reg,
    \FSM_onehot_gfwd_rev.state_reg[0] ,
    next_state,
    \gpregsm1.curr_fwft_state_reg[0] ,
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ,
    D,
    \gpr1.dout_i_reg[1] ,
    \gpfs.prog_full_i_reg ,
    \gfwd_mode.storage_data1_reg[0] ,
    aclk,
    Q,
    E,
    \greg.ram_rd_en_i_reg ,
    \gpfs.prog_full_i_reg_0 ,
    curr_state_reg_0,
    \gnstage1.q_dly_reg[1][0] ,
    \pkt_cnt_reg_reg[5] ,
    p_0_out);
  output rst_full_gen_i;
  output ram_empty_fb_i_reg;
  output ram_rd_en_i;
  output ram_wr_en_i;
  output curr_state_reg;
  output \FSM_onehot_gfwd_rev.state_reg[0] ;
  output next_state;
  output \gpregsm1.curr_fwft_state_reg[0] ;
  output [3:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ;
  output [5:0]D;
  output [3:0]\gpr1.dout_i_reg[1] ;
  output \gpfs.prog_full_i_reg ;
  output [0:0]\gfwd_mode.storage_data1_reg[0] ;
  input aclk;
  input [0:0]Q;
  input [0:0]E;
  input \greg.ram_rd_en_i_reg ;
  input \gpfs.prog_full_i_reg_0 ;
  input curr_state_reg_0;
  input \gnstage1.q_dly_reg[1][0] ;
  input [5:0]\pkt_cnt_reg_reg[5] ;
  input [6:0]p_0_out;

  wire [5:0]D;
  wire [0:0]E;
  wire \FSM_onehot_gfwd_rev.state_reg[0] ;
  wire [0:0]Q;
  wire aclk;
  wire curr_state_reg;
  wire curr_state_reg_0;
  wire [3:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0] ;
  wire \gnstage1.q_dly_reg[1][0] ;
  wire \gpfs.prog_full_i_reg ;
  wire \gpfs.prog_full_i_reg_0 ;
  wire [3:0]\gpr1.dout_i_reg[1] ;
  wire \gpregsm1.curr_fwft_state_reg[0] ;
  wire \greg.ram_rd_en_i_reg ;
  wire next_state;
  wire [6:0]p_0_out;
  wire [5:0]\pkt_cnt_reg_reg[5] ;
  wire ram_empty_fb_i_reg;
  wire ram_rd_en_i;
  wire ram_wr_en_i;
  wire rst_full_gen_i;

  axi_vfifo_ctrl_0fifo_generator_ramfifo__parameterized1 \grf.rf 
       (.D(D),
        .E(E),
        .\FSM_onehot_gfwd_rev.state_reg[0] (\FSM_onehot_gfwd_rev.state_reg[0] ),
        .Q(Q),
        .aclk(aclk),
        .curr_state_reg(curr_state_reg),
        .curr_state_reg_0(curr_state_reg_0),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] (\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0] ),
        .\gnstage1.q_dly_reg[1][0] (\gnstage1.q_dly_reg[1][0] ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\gpfs.prog_full_i_reg_0 (\gpfs.prog_full_i_reg_0 ),
        .\gpr1.dout_i_reg[1] (\gpr1.dout_i_reg[1] ),
        .\gpregsm1.curr_fwft_state_reg[0] (\gpregsm1.curr_fwft_state_reg[0] ),
        .\greg.ram_rd_en_i_reg (\greg.ram_rd_en_i_reg ),
        .next_state(next_state),
        .p_0_out(p_0_out),
        .\pkt_cnt_reg_reg[5] (\pkt_cnt_reg_reg[5] ),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg),
        .ram_rd_en_i(ram_rd_en_i),
        .ram_wr_en_i(ram_wr_en_i),
        .rst_full_gen_i(rst_full_gen_i));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module axi_vfifo_ctrl_0fifo_generator_top__parameterized2
   (rst_full_gen_i_4,
    p_2_out,
    ram_rd_en_i_5,
    ram_wr_en_i_6,
    empty_fwft_i_7,
    prog_full_i_15,
    empty_fwft_i_reg,
    s_axis_payload_wr_out_i,
    curr_state_reg,
    \tlen_cntr_reg_reg[4] ,
    \gpfs.prog_full_i_reg ,
    \tlen_cntr_reg_reg[3] ,
    \gfwd_mode.storage_data1_reg[76] ,
    \tlen_cntr_reg_reg[5] ,
    \tlen_cntr_reg_reg[4]_0 ,
    \tlen_cntr_reg_reg[2] ,
    aclk,
    E,
    argen_to_tdf_payload,
    Q,
    \greg.ram_wr_en_i_reg ,
    curr_state_reg_0,
    \gpregsm1.curr_fwft_state_reg[1] ,
    argen_to_tdf_tvalid);
  output rst_full_gen_i_4;
  output p_2_out;
  output ram_rd_en_i_5;
  output ram_wr_en_i_6;
  output empty_fwft_i_7;
  output prog_full_i_15;
  output [1:0]empty_fwft_i_reg;
  output [11:0]s_axis_payload_wr_out_i;
  output curr_state_reg;
  output [3:0]\tlen_cntr_reg_reg[4] ;
  output \gpfs.prog_full_i_reg ;
  output \tlen_cntr_reg_reg[3] ;
  output \gfwd_mode.storage_data1_reg[76] ;
  output \tlen_cntr_reg_reg[5] ;
  output \tlen_cntr_reg_reg[4]_0 ;
  output \tlen_cntr_reg_reg[2] ;
  input aclk;
  input [0:0]E;
  input [14:0]argen_to_tdf_payload;
  input [0:0]Q;
  input \greg.ram_wr_en_i_reg ;
  input curr_state_reg_0;
  input \gpregsm1.curr_fwft_state_reg[1] ;
  input argen_to_tdf_tvalid;

  wire [0:0]E;
  wire [0:0]Q;
  wire aclk;
  wire [14:0]argen_to_tdf_payload;
  wire argen_to_tdf_tvalid;
  wire curr_state_reg;
  wire curr_state_reg_0;
  wire empty_fwft_i_7;
  wire [1:0]empty_fwft_i_reg;
  wire \gfwd_mode.storage_data1_reg[76] ;
  wire \gpfs.prog_full_i_reg ;
  wire \gpregsm1.curr_fwft_state_reg[1] ;
  wire \greg.ram_wr_en_i_reg ;
  wire p_2_out;
  wire prog_full_i_15;
  wire ram_rd_en_i_5;
  wire ram_wr_en_i_6;
  wire rst_full_gen_i_4;
  wire [11:0]s_axis_payload_wr_out_i;
  wire \tlen_cntr_reg_reg[2] ;
  wire \tlen_cntr_reg_reg[3] ;
  wire [3:0]\tlen_cntr_reg_reg[4] ;
  wire \tlen_cntr_reg_reg[4]_0 ;
  wire \tlen_cntr_reg_reg[5] ;

  axi_vfifo_ctrl_0fifo_generator_ramfifo__parameterized2 \grf.rf 
       (.E(E),
        .Q(Q),
        .aclk(aclk),
        .argen_to_tdf_payload(argen_to_tdf_payload),
        .argen_to_tdf_tvalid(argen_to_tdf_tvalid),
        .curr_state_reg(curr_state_reg),
        .curr_state_reg_0(curr_state_reg_0),
        .empty_fwft_i_7(empty_fwft_i_7),
        .empty_fwft_i_reg(empty_fwft_i_reg),
        .\gfwd_mode.storage_data1_reg[76] (\gfwd_mode.storage_data1_reg[76] ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\gpregsm1.curr_fwft_state_reg[1] (\gpregsm1.curr_fwft_state_reg[1] ),
        .\greg.ram_wr_en_i_reg (\greg.ram_wr_en_i_reg ),
        .p_2_out(p_2_out),
        .prog_full_i_15(prog_full_i_15),
        .ram_rd_en_i_5(ram_rd_en_i_5),
        .ram_wr_en_i_6(ram_wr_en_i_6),
        .rst_full_gen_i_4(rst_full_gen_i_4),
        .s_axis_payload_wr_out_i(s_axis_payload_wr_out_i),
        .\tlen_cntr_reg_reg[2] (\tlen_cntr_reg_reg[2] ),
        .\tlen_cntr_reg_reg[3] (\tlen_cntr_reg_reg[3] ),
        .\tlen_cntr_reg_reg[4] (\tlen_cntr_reg_reg[4] ),
        .\tlen_cntr_reg_reg[4]_0 (\tlen_cntr_reg_reg[4]_0 ),
        .\tlen_cntr_reg_reg[5] (\tlen_cntr_reg_reg[5] ));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module axi_vfifo_ctrl_0fifo_generator_top__parameterized3
   (rst_full_gen_i_9,
    dout_i,
    ram_empty_fb_i_reg,
    ram_rd_en_i_10,
    ram_wr_en_i_11,
    empty_fwft_i_12,
    Q_reg,
    prog_full_i_16,
    empty_fwft_i_reg,
    m_axi_bready,
    \gpr1.dout_i_reg[0] ,
    \gpr1.dout_i_reg[0]_0 ,
    \gpfs.prog_full_i_reg ,
    \goreg_dm.dout_i_reg[0] ,
    aclk,
    Q,
    \aw_id_r_reg[0] ,
    E,
    \gpr1.dout_i_reg[0]_1 ,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    addr_ready_reg,
    m_axi_bvalid);
  output rst_full_gen_i_9;
  output [0:0]dout_i;
  output ram_empty_fb_i_reg;
  output ram_rd_en_i_10;
  output ram_wr_en_i_11;
  output empty_fwft_i_12;
  output Q_reg;
  output prog_full_i_16;
  output [1:0]empty_fwft_i_reg;
  output m_axi_bready;
  output [5:0]\gpr1.dout_i_reg[0] ;
  output [5:0]\gpr1.dout_i_reg[0]_0 ;
  output \gpfs.prog_full_i_reg ;
  output [0:0]\goreg_dm.dout_i_reg[0] ;
  input aclk;
  input [0:0]Q;
  input \aw_id_r_reg[0] ;
  input [0:0]E;
  input \gpr1.dout_i_reg[0]_1 ;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input [0:0]addr_ready_reg;
  input m_axi_bvalid;

  wire [0:0]E;
  wire [0:0]Q;
  wire Q_reg;
  wire aclk;
  wire [0:0]addr_ready_reg;
  wire \aw_id_r_reg[0] ;
  wire [0:0]dout_i;
  wire empty_fwft_i_12;
  wire [1:0]empty_fwft_i_reg;
  wire [0:0]\goreg_dm.dout_i_reg[0] ;
  wire \gpfs.prog_full_i_reg ;
  wire [5:0]\gpr1.dout_i_reg[0] ;
  wire [5:0]\gpr1.dout_i_reg[0]_0 ;
  wire \gpr1.dout_i_reg[0]_1 ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire m_axi_bready;
  wire m_axi_bvalid;
  wire prog_full_i_16;
  wire ram_empty_fb_i_reg;
  wire ram_rd_en_i_10;
  wire ram_wr_en_i_11;
  wire rst_full_gen_i_9;

  axi_vfifo_ctrl_0fifo_generator_ramfifo__parameterized3 \grf.rf 
       (.E(E),
        .Q(Q),
        .Q_reg(Q_reg),
        .aclk(aclk),
        .addr_ready_reg(addr_ready_reg),
        .\aw_id_r_reg[0] (\aw_id_r_reg[0] ),
        .dout_i(dout_i),
        .empty_fwft_i_12(empty_fwft_i_12),
        .empty_fwft_i_reg(empty_fwft_i_reg),
        .\goreg_dm.dout_i_reg[0] (\goreg_dm.dout_i_reg[0] ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\gpr1.dout_i_reg[0] (\gpr1.dout_i_reg[0] ),
        .\gpr1.dout_i_reg[0]_0 (\gpr1.dout_i_reg[0]_0 ),
        .\gpr1.dout_i_reg[0]_1 (\gpr1.dout_i_reg[0]_1 ),
        .\grstd1.grst_full.grst_f.rst_d3_reg (\grstd1.grst_full.grst_f.rst_d3_reg ),
        .m_axi_bready(m_axi_bready),
        .m_axi_bvalid(m_axi_bvalid),
        .prog_full_i_16(prog_full_i_16),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg),
        .ram_rd_en_i_10(ram_rd_en_i_10),
        .ram_wr_en_i_11(ram_wr_en_i_11),
        .rst_full_gen_i_9(rst_full_gen_i_9));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_0_1" *) 
module axi_vfifo_ctrl_0fifo_generator_v13_0_1
   (ram_empty_fb_i_reg,
    m_axi_awvalid,
    \gno_bkp_on_tready.s_axis_tready_i_reg ,
    \m_axi_awid[0] ,
    aclk,
    Q,
    E,
    \gpfs.prog_full_i_reg ,
    prog_full_i,
    m_axi_awready,
    m_axi_awvalid_i,
    \gfwd_mode.storage_data1_reg[45] );
  output ram_empty_fb_i_reg;
  output m_axi_awvalid;
  output \gno_bkp_on_tready.s_axis_tready_i_reg ;
  output [40:0]\m_axi_awid[0] ;
  input aclk;
  input [0:0]Q;
  input [0:0]E;
  input \gpfs.prog_full_i_reg ;
  input prog_full_i;
  input m_axi_awready;
  input m_axi_awvalid_i;
  input [40:0]\gfwd_mode.storage_data1_reg[45] ;

  wire [0:0]E;
  wire [0:0]Q;
  wire aclk;
  wire [40:0]\gfwd_mode.storage_data1_reg[45] ;
  wire \gno_bkp_on_tready.s_axis_tready_i_reg ;
  wire \gpfs.prog_full_i_reg ;
  wire [40:0]\m_axi_awid[0] ;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire m_axi_awvalid_i;
  wire prog_full_i;
  wire ram_empty_fb_i_reg;

  axi_vfifo_ctrl_0fifo_generator_v13_0_1_synth inst_fifo_gen
       (.E(E),
        .Q(Q),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[45] (\gfwd_mode.storage_data1_reg[45] ),
        .\gno_bkp_on_tready.s_axis_tready_i_reg (\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\m_axi_awid[0] (\m_axi_awid[0] ),
        .m_axi_awready(m_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_awvalid_i(m_axi_awvalid_i),
        .prog_full_i(prog_full_i),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_0_1" *) 
module axi_vfifo_ctrl_0fifo_generator_v13_0_1_101
   (ram_empty_fb_i_reg,
    \gpfs.prog_full_i_reg ,
    m_axi_arvalid,
    \gfwd_rev.s_ready_i_reg ,
    \m_axi_arid[0] ,
    aclk,
    Q,
    E,
    prog_full_i,
    m_axi_arready,
    m_axi_arvalid_i,
    I126);
  output ram_empty_fb_i_reg;
  output \gpfs.prog_full_i_reg ;
  output m_axi_arvalid;
  output \gfwd_rev.s_ready_i_reg ;
  output [40:0]\m_axi_arid[0] ;
  input aclk;
  input [0:0]Q;
  input [0:0]E;
  input prog_full_i;
  input m_axi_arready;
  input m_axi_arvalid_i;
  input [40:0]I126;

  wire [0:0]E;
  wire [40:0]I126;
  wire [0:0]Q;
  wire aclk;
  wire \gfwd_rev.s_ready_i_reg ;
  wire \gpfs.prog_full_i_reg ;
  wire [40:0]\m_axi_arid[0] ;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire m_axi_arvalid_i;
  wire prog_full_i;
  wire ram_empty_fb_i_reg;

  axi_vfifo_ctrl_0fifo_generator_v13_0_1_synth_102 inst_fifo_gen
       (.E(E),
        .I126(I126),
        .Q(Q),
        .aclk(aclk),
        .\gfwd_rev.s_ready_i_reg (\gfwd_rev.s_ready_i_reg ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\m_axi_arid[0] (\m_axi_arid[0] ),
        .m_axi_arready(m_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_arvalid_i(m_axi_arvalid_i),
        .prog_full_i(prog_full_i),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_0_1" *) 
module axi_vfifo_ctrl_0fifo_generator_v13_0_1__parameterized1
   (ram_full_fb_i_reg,
    \gpfs.prog_full_i_reg ,
    m_axi_wvalid,
    \m_axi_wdata[63] ,
    aclk,
    E,
    \gfwd_mode.storage_data1_reg[65] ,
    Q,
    m_axi_wready,
    m_axi_wvalid_i);
  output ram_full_fb_i_reg;
  output \gpfs.prog_full_i_reg ;
  output m_axi_wvalid;
  output [64:0]\m_axi_wdata[63] ;
  input aclk;
  input [0:0]E;
  input [64:0]\gfwd_mode.storage_data1_reg[65] ;
  input [0:0]Q;
  input m_axi_wready;
  input m_axi_wvalid_i;

  wire [0:0]E;
  wire [0:0]Q;
  wire aclk;
  wire [64:0]\gfwd_mode.storage_data1_reg[65] ;
  wire \gpfs.prog_full_i_reg ;
  wire [64:0]\m_axi_wdata[63] ;
  wire m_axi_wready;
  wire m_axi_wvalid;
  wire m_axi_wvalid_i;
  wire ram_full_fb_i_reg;

  axi_vfifo_ctrl_0fifo_generator_v13_0_1_synth__parameterized0 inst_fifo_gen
       (.E(E),
        .Q(Q),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[65] (\gfwd_mode.storage_data1_reg[65] ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\m_axi_wdata[63] (\m_axi_wdata[63] ),
        .m_axi_wready(m_axi_wready),
        .m_axi_wvalid(m_axi_wvalid),
        .m_axi_wvalid_i(m_axi_wvalid_i),
        .ram_full_fb_i_reg(ram_full_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_0_1" *) 
module axi_vfifo_ctrl_0fifo_generator_v13_0_1__parameterized3
   (rst_full_gen_i,
    ram_empty_fb_i_reg,
    ram_rd_en_i,
    ram_wr_en_i,
    curr_state_reg,
    \FSM_onehot_gfwd_rev.state_reg[0] ,
    next_state,
    \gpregsm1.curr_fwft_state_reg[0] ,
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ,
    D,
    \gpr1.dout_i_reg[1] ,
    \gpfs.prog_full_i_reg ,
    \gfwd_mode.storage_data1_reg[0] ,
    aclk,
    Q,
    E,
    \greg.ram_rd_en_i_reg ,
    \gpfs.prog_full_i_reg_0 ,
    curr_state_reg_0,
    \gnstage1.q_dly_reg[1][0] ,
    \pkt_cnt_reg_reg[5] ,
    p_0_out);
  output rst_full_gen_i;
  output ram_empty_fb_i_reg;
  output ram_rd_en_i;
  output ram_wr_en_i;
  output curr_state_reg;
  output \FSM_onehot_gfwd_rev.state_reg[0] ;
  output next_state;
  output \gpregsm1.curr_fwft_state_reg[0] ;
  output [3:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ;
  output [5:0]D;
  output [3:0]\gpr1.dout_i_reg[1] ;
  output \gpfs.prog_full_i_reg ;
  output [0:0]\gfwd_mode.storage_data1_reg[0] ;
  input aclk;
  input [0:0]Q;
  input [0:0]E;
  input \greg.ram_rd_en_i_reg ;
  input \gpfs.prog_full_i_reg_0 ;
  input curr_state_reg_0;
  input \gnstage1.q_dly_reg[1][0] ;
  input [5:0]\pkt_cnt_reg_reg[5] ;
  input [6:0]p_0_out;

  wire [5:0]D;
  wire [0:0]E;
  wire \FSM_onehot_gfwd_rev.state_reg[0] ;
  wire [0:0]Q;
  wire aclk;
  wire curr_state_reg;
  wire curr_state_reg_0;
  wire [3:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0] ;
  wire \gnstage1.q_dly_reg[1][0] ;
  wire \gpfs.prog_full_i_reg ;
  wire \gpfs.prog_full_i_reg_0 ;
  wire [3:0]\gpr1.dout_i_reg[1] ;
  wire \gpregsm1.curr_fwft_state_reg[0] ;
  wire \greg.ram_rd_en_i_reg ;
  wire next_state;
  wire [6:0]p_0_out;
  wire [5:0]\pkt_cnt_reg_reg[5] ;
  wire ram_empty_fb_i_reg;
  wire ram_rd_en_i;
  wire ram_wr_en_i;
  wire rst_full_gen_i;

  axi_vfifo_ctrl_0fifo_generator_v13_0_1_synth__parameterized1 inst_fifo_gen
       (.D(D),
        .E(E),
        .\FSM_onehot_gfwd_rev.state_reg[0] (\FSM_onehot_gfwd_rev.state_reg[0] ),
        .Q(Q),
        .aclk(aclk),
        .curr_state_reg(curr_state_reg),
        .curr_state_reg_0(curr_state_reg_0),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] (\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0] ),
        .\gnstage1.q_dly_reg[1][0] (\gnstage1.q_dly_reg[1][0] ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\gpfs.prog_full_i_reg_0 (\gpfs.prog_full_i_reg_0 ),
        .\gpr1.dout_i_reg[1] (\gpr1.dout_i_reg[1] ),
        .\gpregsm1.curr_fwft_state_reg[0] (\gpregsm1.curr_fwft_state_reg[0] ),
        .\greg.ram_rd_en_i_reg (\greg.ram_rd_en_i_reg ),
        .next_state(next_state),
        .p_0_out(p_0_out),
        .\pkt_cnt_reg_reg[5] (\pkt_cnt_reg_reg[5] ),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg),
        .ram_rd_en_i(ram_rd_en_i),
        .ram_wr_en_i(ram_wr_en_i),
        .rst_full_gen_i(rst_full_gen_i));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_0_1" *) 
module axi_vfifo_ctrl_0fifo_generator_v13_0_1__parameterized5
   (rst_full_gen_i_4,
    p_2_out,
    ram_rd_en_i_5,
    ram_wr_en_i_6,
    empty_fwft_i_7,
    prog_full_i_15,
    empty_fwft_i_reg,
    s_axis_payload_wr_out_i,
    curr_state_reg,
    \tlen_cntr_reg_reg[4] ,
    \gpfs.prog_full_i_reg ,
    \tlen_cntr_reg_reg[3] ,
    \gfwd_mode.storage_data1_reg[76] ,
    \tlen_cntr_reg_reg[5] ,
    \tlen_cntr_reg_reg[4]_0 ,
    \tlen_cntr_reg_reg[2] ,
    aclk,
    E,
    argen_to_tdf_payload,
    Q,
    \greg.ram_wr_en_i_reg ,
    curr_state_reg_0,
    \gpregsm1.curr_fwft_state_reg[1] ,
    argen_to_tdf_tvalid);
  output rst_full_gen_i_4;
  output p_2_out;
  output ram_rd_en_i_5;
  output ram_wr_en_i_6;
  output empty_fwft_i_7;
  output prog_full_i_15;
  output [1:0]empty_fwft_i_reg;
  output [11:0]s_axis_payload_wr_out_i;
  output curr_state_reg;
  output [3:0]\tlen_cntr_reg_reg[4] ;
  output \gpfs.prog_full_i_reg ;
  output \tlen_cntr_reg_reg[3] ;
  output \gfwd_mode.storage_data1_reg[76] ;
  output \tlen_cntr_reg_reg[5] ;
  output \tlen_cntr_reg_reg[4]_0 ;
  output \tlen_cntr_reg_reg[2] ;
  input aclk;
  input [0:0]E;
  input [14:0]argen_to_tdf_payload;
  input [0:0]Q;
  input \greg.ram_wr_en_i_reg ;
  input curr_state_reg_0;
  input \gpregsm1.curr_fwft_state_reg[1] ;
  input argen_to_tdf_tvalid;

  wire [0:0]E;
  wire [0:0]Q;
  wire aclk;
  wire [14:0]argen_to_tdf_payload;
  wire argen_to_tdf_tvalid;
  wire curr_state_reg;
  wire curr_state_reg_0;
  wire empty_fwft_i_7;
  wire [1:0]empty_fwft_i_reg;
  wire \gfwd_mode.storage_data1_reg[76] ;
  wire \gpfs.prog_full_i_reg ;
  wire \gpregsm1.curr_fwft_state_reg[1] ;
  wire \greg.ram_wr_en_i_reg ;
  wire p_2_out;
  wire prog_full_i_15;
  wire ram_rd_en_i_5;
  wire ram_wr_en_i_6;
  wire rst_full_gen_i_4;
  wire [11:0]s_axis_payload_wr_out_i;
  wire \tlen_cntr_reg_reg[2] ;
  wire \tlen_cntr_reg_reg[3] ;
  wire [3:0]\tlen_cntr_reg_reg[4] ;
  wire \tlen_cntr_reg_reg[4]_0 ;
  wire \tlen_cntr_reg_reg[5] ;

  axi_vfifo_ctrl_0fifo_generator_v13_0_1_synth__parameterized2 inst_fifo_gen
       (.E(E),
        .Q(Q),
        .aclk(aclk),
        .argen_to_tdf_payload(argen_to_tdf_payload),
        .argen_to_tdf_tvalid(argen_to_tdf_tvalid),
        .curr_state_reg(curr_state_reg),
        .curr_state_reg_0(curr_state_reg_0),
        .empty_fwft_i_7(empty_fwft_i_7),
        .empty_fwft_i_reg(empty_fwft_i_reg),
        .\gfwd_mode.storage_data1_reg[76] (\gfwd_mode.storage_data1_reg[76] ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\gpregsm1.curr_fwft_state_reg[1] (\gpregsm1.curr_fwft_state_reg[1] ),
        .\greg.ram_wr_en_i_reg (\greg.ram_wr_en_i_reg ),
        .p_2_out(p_2_out),
        .prog_full_i_15(prog_full_i_15),
        .ram_rd_en_i_5(ram_rd_en_i_5),
        .ram_wr_en_i_6(ram_wr_en_i_6),
        .rst_full_gen_i_4(rst_full_gen_i_4),
        .s_axis_payload_wr_out_i(s_axis_payload_wr_out_i),
        .\tlen_cntr_reg_reg[2] (\tlen_cntr_reg_reg[2] ),
        .\tlen_cntr_reg_reg[3] (\tlen_cntr_reg_reg[3] ),
        .\tlen_cntr_reg_reg[4] (\tlen_cntr_reg_reg[4] ),
        .\tlen_cntr_reg_reg[4]_0 (\tlen_cntr_reg_reg[4]_0 ),
        .\tlen_cntr_reg_reg[5] (\tlen_cntr_reg_reg[5] ));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_0_1" *) 
module axi_vfifo_ctrl_0fifo_generator_v13_0_1__parameterized7
   (rst_full_gen_i_9,
    dout_i,
    ram_empty_fb_i_reg,
    ram_rd_en_i_10,
    ram_wr_en_i_11,
    empty_fwft_i_12,
    Q_reg,
    prog_full_i_16,
    empty_fwft_i_reg,
    m_axi_bready,
    \gpr1.dout_i_reg[0] ,
    \gpr1.dout_i_reg[0]_0 ,
    \gpfs.prog_full_i_reg ,
    \goreg_dm.dout_i_reg[0] ,
    aclk,
    Q,
    \aw_id_r_reg[0] ,
    E,
    \gpr1.dout_i_reg[0]_1 ,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    addr_ready_reg,
    m_axi_bvalid);
  output rst_full_gen_i_9;
  output [0:0]dout_i;
  output ram_empty_fb_i_reg;
  output ram_rd_en_i_10;
  output ram_wr_en_i_11;
  output empty_fwft_i_12;
  output Q_reg;
  output prog_full_i_16;
  output [1:0]empty_fwft_i_reg;
  output m_axi_bready;
  output [5:0]\gpr1.dout_i_reg[0] ;
  output [5:0]\gpr1.dout_i_reg[0]_0 ;
  output \gpfs.prog_full_i_reg ;
  output [0:0]\goreg_dm.dout_i_reg[0] ;
  input aclk;
  input [0:0]Q;
  input \aw_id_r_reg[0] ;
  input [0:0]E;
  input \gpr1.dout_i_reg[0]_1 ;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input [0:0]addr_ready_reg;
  input m_axi_bvalid;

  wire [0:0]E;
  wire [0:0]Q;
  wire Q_reg;
  wire aclk;
  wire [0:0]addr_ready_reg;
  wire \aw_id_r_reg[0] ;
  wire [0:0]dout_i;
  wire empty_fwft_i_12;
  wire [1:0]empty_fwft_i_reg;
  wire [0:0]\goreg_dm.dout_i_reg[0] ;
  wire \gpfs.prog_full_i_reg ;
  wire [5:0]\gpr1.dout_i_reg[0] ;
  wire [5:0]\gpr1.dout_i_reg[0]_0 ;
  wire \gpr1.dout_i_reg[0]_1 ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire m_axi_bready;
  wire m_axi_bvalid;
  wire prog_full_i_16;
  wire ram_empty_fb_i_reg;
  wire ram_rd_en_i_10;
  wire ram_wr_en_i_11;
  wire rst_full_gen_i_9;

  axi_vfifo_ctrl_0fifo_generator_v13_0_1_synth__parameterized3 inst_fifo_gen
       (.E(E),
        .Q(Q),
        .Q_reg(Q_reg),
        .aclk(aclk),
        .addr_ready_reg(addr_ready_reg),
        .\aw_id_r_reg[0] (\aw_id_r_reg[0] ),
        .dout_i(dout_i),
        .empty_fwft_i_12(empty_fwft_i_12),
        .empty_fwft_i_reg(empty_fwft_i_reg),
        .\goreg_dm.dout_i_reg[0] (\goreg_dm.dout_i_reg[0] ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\gpr1.dout_i_reg[0] (\gpr1.dout_i_reg[0] ),
        .\gpr1.dout_i_reg[0]_0 (\gpr1.dout_i_reg[0]_0 ),
        .\gpr1.dout_i_reg[0]_1 (\gpr1.dout_i_reg[0]_1 ),
        .\grstd1.grst_full.grst_f.rst_d3_reg (\grstd1.grst_full.grst_f.rst_d3_reg ),
        .m_axi_bready(m_axi_bready),
        .m_axi_bvalid(m_axi_bvalid),
        .prog_full_i_16(prog_full_i_16),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg),
        .ram_rd_en_i_10(ram_rd_en_i_10),
        .ram_wr_en_i_11(ram_wr_en_i_11),
        .rst_full_gen_i_9(rst_full_gen_i_9));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_0_1_compare" *) 
module axi_vfifo_ctrl_0fifo_generator_v13_0_1_compare__parameterized0
   (ram_empty_fb_i_reg,
    v1_reg_0,
    \gc0.count_d1_reg[8] ,
    p_2_out,
    E,
    m_axi_wvalid_i,
    ram_full_fb_i_reg,
    comp1);
  output ram_empty_fb_i_reg;
  input [3:0]v1_reg_0;
  input \gc0.count_d1_reg[8] ;
  input p_2_out;
  input [0:0]E;
  input m_axi_wvalid_i;
  input ram_full_fb_i_reg;
  input comp1;

  wire [0:0]E;
  wire comp0;
  wire comp1;
  wire \gc0.count_d1_reg[8] ;
  wire \gmux.gm[3].gms.ms_n_0 ;
  wire m_axi_wvalid_i;
  wire p_2_out;
  wire ram_empty_fb_i_reg;
  wire ram_full_fb_i_reg;
  wire [3:0]v1_reg_0;
  wire [2:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({\gmux.gm[3].gms.ms_n_0 ,\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg_0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(\gmux.gm[3].gms.ms_n_0 ),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],comp0}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],\gc0.count_d1_reg[8] }));
  LUT6 #(
    .INIT(64'hFAFA22FAAAAA22AA)) 
    ram_empty_fb_i_i_1__3
       (.I0(p_2_out),
        .I1(comp0),
        .I2(E),
        .I3(m_axi_wvalid_i),
        .I4(ram_full_fb_i_reg),
        .I5(comp1),
        .O(ram_empty_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_0_1_compare" *) 
module axi_vfifo_ctrl_0fifo_generator_v13_0_1_compare__parameterized1
   (comp1,
    v1_reg,
    \gcc0.gc0.count_d1_reg[6] );
  output comp1;
  input [1:0]v1_reg;
  input [2:0]\gcc0.gc0.count_d1_reg[6] ;

  wire comp1;
  wire [2:0]\gcc0.gc0.count_d1_reg[6] ;
  wire \gmux.gm[3].gms.ms_n_0 ;
  wire [1:0]v1_reg;
  wire [2:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({\gmux.gm[3].gms.ms_n_0 ,\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S({\gcc0.gc0.count_d1_reg[6] ,v1_reg[0]}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(\gmux.gm[3].gms.ms_n_0 ),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],comp1}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],v1_reg[1]}));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_0_1_compare" *) 
module axi_vfifo_ctrl_0fifo_generator_v13_0_1_compare__parameterized2
   (ram_full_comb,
    v1_reg,
    \gc0.count_d1_reg[8] ,
    rst_full_gen_i,
    E,
    comp1,
    m_axi_wvalid_i,
    ram_full_fb_i_reg);
  output ram_full_comb;
  input [3:0]v1_reg;
  input [0:0]\gc0.count_d1_reg[8] ;
  input rst_full_gen_i;
  input [0:0]E;
  input comp1;
  input m_axi_wvalid_i;
  input ram_full_fb_i_reg;

  wire [0:0]E;
  wire comp0;
  wire comp1;
  wire [0:0]\gc0.count_d1_reg[8] ;
  wire \gmux.gm[3].gms.ms_n_0 ;
  wire m_axi_wvalid_i;
  wire ram_full_comb;
  wire ram_full_fb_i_reg;
  wire rst_full_gen_i;
  wire [3:0]v1_reg;
  wire [2:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({\gmux.gm[3].gms.ms_n_0 ,\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(\gmux.gm[3].gms.ms_n_0 ),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],comp0}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],\gc0.count_d1_reg[8] }));
  LUT6 #(
    .INIT(64'h131313130F000000)) 
    ram_full_fb_i_i_1__3
       (.I0(comp0),
        .I1(rst_full_gen_i),
        .I2(E),
        .I3(comp1),
        .I4(m_axi_wvalid_i),
        .I5(ram_full_fb_i_reg),
        .O(ram_full_comb));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_0_1_compare" *) 
module axi_vfifo_ctrl_0fifo_generator_v13_0_1_compare__parameterized3
   (comp1,
    v1_reg_0,
    \gc0.count_d1_reg[8] );
  output comp1;
  input [0:0]v1_reg_0;
  input [3:0]\gc0.count_d1_reg[8] ;

  wire comp1;
  wire [3:0]\gc0.count_d1_reg[8] ;
  wire \gmux.gm[3].gms.ms_n_0 ;
  wire [0:0]v1_reg_0;
  wire [2:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({\gmux.gm[3].gms.ms_n_0 ,\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S({\gc0.count_d1_reg[8] [2:0],v1_reg_0}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(\gmux.gm[3].gms.ms_n_0 ),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],comp1}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],\gc0.count_d1_reg[8] [3]}));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_0_1_compare" *) 
module axi_vfifo_ctrl_0fifo_generator_v13_0_1_compare__parameterized4
   (ram_empty_fb_i_reg,
    v1_reg_0,
    \gc0.count_d1_reg[8] ,
    p_2_out_0,
    E,
    comp1,
    \gpregsm1.curr_fwft_state_reg[0] ,
    curr_state_reg);
  output ram_empty_fb_i_reg;
  input [3:0]v1_reg_0;
  input \gc0.count_d1_reg[8] ;
  input p_2_out_0;
  input [0:0]E;
  input comp1;
  input \gpregsm1.curr_fwft_state_reg[0] ;
  input curr_state_reg;

  wire [0:0]E;
  wire comp0;
  wire comp1;
  wire curr_state_reg;
  wire \gc0.count_d1_reg[8] ;
  wire \gmux.gm[3].gms.ms_n_0 ;
  wire \gpregsm1.curr_fwft_state_reg[0] ;
  wire p_2_out_0;
  wire ram_empty_fb_i_reg;
  wire [3:0]v1_reg_0;
  wire [2:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({\gmux.gm[3].gms.ms_n_0 ,\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg_0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(\gmux.gm[3].gms.ms_n_0 ),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],comp0}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],\gc0.count_d1_reg[8] }));
  LUT6 #(
    .INIT(64'h4F4C4F4C4C4C4F4C)) 
    ram_empty_fb_i_i_1__1
       (.I0(comp0),
        .I1(p_2_out_0),
        .I2(E),
        .I3(comp1),
        .I4(\gpregsm1.curr_fwft_state_reg[0] ),
        .I5(curr_state_reg),
        .O(ram_empty_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_0_1_compare" *) 
module axi_vfifo_ctrl_0fifo_generator_v13_0_1_compare__parameterized5
   (comp1,
    v1_reg_1,
    \gc0.count_reg[8] );
  output comp1;
  input [3:0]v1_reg_1;
  input \gc0.count_reg[8] ;

  wire comp1;
  wire \gc0.count_reg[8] ;
  wire \gmux.gm[3].gms.ms_n_0 ;
  wire [3:0]v1_reg_1;
  wire [2:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({\gmux.gm[3].gms.ms_n_0 ,\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg_1));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(\gmux.gm[3].gms.ms_n_0 ),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],comp1}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],\gc0.count_reg[8] }));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_0_1_compare" *) 
module axi_vfifo_ctrl_0fifo_generator_v13_0_1_compare__parameterized6
   (comp0,
    v1_reg,
    \gc0.count_d1_reg[8] );
  output comp0;
  input [3:0]v1_reg;
  input \gc0.count_d1_reg[8] ;

  wire comp0;
  wire \gc0.count_d1_reg[8] ;
  wire \gmux.gm[3].gms.ms_n_0 ;
  wire [3:0]v1_reg;
  wire [2:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({\gmux.gm[3].gms.ms_n_0 ,\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(\gmux.gm[3].gms.ms_n_0 ),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],comp0}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],\gc0.count_d1_reg[8] }));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_0_1_compare" *) 
module axi_vfifo_ctrl_0fifo_generator_v13_0_1_compare__parameterized7
   (ram_full_comb,
    v1_reg_1,
    \gcc0.gc0.count_reg[8] ,
    E,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    comp0,
    \gpregsm1.curr_fwft_state_reg[1] ,
    p_2_out_0);
  output ram_full_comb;
  input [3:0]v1_reg_1;
  input \gcc0.gc0.count_reg[8] ;
  input [0:0]E;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input comp0;
  input \gpregsm1.curr_fwft_state_reg[1] ;
  input p_2_out_0;

  wire [0:0]E;
  wire comp0;
  wire comp1;
  wire \gcc0.gc0.count_reg[8] ;
  wire \gmux.gm[3].gms.ms_n_0 ;
  wire \gpregsm1.curr_fwft_state_reg[1] ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire p_2_out_0;
  wire ram_full_comb;
  wire [3:0]v1_reg_1;
  wire [2:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({\gmux.gm[3].gms.ms_n_0 ,\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg_1));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(\gmux.gm[3].gms.ms_n_0 ),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],comp1}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],\gcc0.gc0.count_reg[8] }));
  LUT6 #(
    .INIT(64'h8F8F8F8F8F8F000F)) 
    ram_full_fb_i_i_1__1
       (.I0(E),
        .I1(comp1),
        .I2(\grstd1.grst_full.grst_f.rst_d3_reg ),
        .I3(comp0),
        .I4(\gpregsm1.curr_fwft_state_reg[1] ),
        .I5(p_2_out_0),
        .O(ram_full_comb));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_0_1_synth" *) 
module axi_vfifo_ctrl_0fifo_generator_v13_0_1_synth
   (ram_empty_fb_i_reg,
    m_axi_awvalid,
    \gno_bkp_on_tready.s_axis_tready_i_reg ,
    \m_axi_awid[0] ,
    aclk,
    Q,
    E,
    \gpfs.prog_full_i_reg ,
    prog_full_i,
    m_axi_awready,
    m_axi_awvalid_i,
    \gfwd_mode.storage_data1_reg[45] );
  output ram_empty_fb_i_reg;
  output m_axi_awvalid;
  output \gno_bkp_on_tready.s_axis_tready_i_reg ;
  output [40:0]\m_axi_awid[0] ;
  input aclk;
  input [0:0]Q;
  input [0:0]E;
  input \gpfs.prog_full_i_reg ;
  input prog_full_i;
  input m_axi_awready;
  input m_axi_awvalid_i;
  input [40:0]\gfwd_mode.storage_data1_reg[45] ;

  wire [0:0]E;
  wire [0:0]Q;
  wire aclk;
  wire [40:0]\gfwd_mode.storage_data1_reg[45] ;
  wire \gno_bkp_on_tready.s_axis_tready_i_reg ;
  wire \gpfs.prog_full_i_reg ;
  wire [40:0]\m_axi_awid[0] ;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire m_axi_awvalid_i;
  wire prog_full_i;
  wire ram_empty_fb_i_reg;

  axi_vfifo_ctrl_0fifo_generator_top \gconvfifo.rf 
       (.E(E),
        .Q(Q),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[45] (\gfwd_mode.storage_data1_reg[45] ),
        .\gno_bkp_on_tready.s_axis_tready_i_reg (\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\m_axi_awid[0] (\m_axi_awid[0] ),
        .m_axi_awready(m_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_awvalid_i(m_axi_awvalid_i),
        .prog_full_i(prog_full_i),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_0_1_synth" *) 
module axi_vfifo_ctrl_0fifo_generator_v13_0_1_synth_102
   (ram_empty_fb_i_reg,
    \gpfs.prog_full_i_reg ,
    m_axi_arvalid,
    \gfwd_rev.s_ready_i_reg ,
    \m_axi_arid[0] ,
    aclk,
    Q,
    E,
    prog_full_i,
    m_axi_arready,
    m_axi_arvalid_i,
    I126);
  output ram_empty_fb_i_reg;
  output \gpfs.prog_full_i_reg ;
  output m_axi_arvalid;
  output \gfwd_rev.s_ready_i_reg ;
  output [40:0]\m_axi_arid[0] ;
  input aclk;
  input [0:0]Q;
  input [0:0]E;
  input prog_full_i;
  input m_axi_arready;
  input m_axi_arvalid_i;
  input [40:0]I126;

  wire [0:0]E;
  wire [40:0]I126;
  wire [0:0]Q;
  wire aclk;
  wire \gfwd_rev.s_ready_i_reg ;
  wire \gpfs.prog_full_i_reg ;
  wire [40:0]\m_axi_arid[0] ;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire m_axi_arvalid_i;
  wire prog_full_i;
  wire ram_empty_fb_i_reg;

  axi_vfifo_ctrl_0fifo_generator_top_103 \gconvfifo.rf 
       (.E(E),
        .I126(I126),
        .Q(Q),
        .aclk(aclk),
        .\gfwd_rev.s_ready_i_reg (\gfwd_rev.s_ready_i_reg ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\m_axi_arid[0] (\m_axi_arid[0] ),
        .m_axi_arready(m_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_arvalid_i(m_axi_arvalid_i),
        .prog_full_i(prog_full_i),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_0_1_synth" *) 
module axi_vfifo_ctrl_0fifo_generator_v13_0_1_synth__parameterized0
   (ram_full_fb_i_reg,
    \gpfs.prog_full_i_reg ,
    m_axi_wvalid,
    \m_axi_wdata[63] ,
    aclk,
    E,
    \gfwd_mode.storage_data1_reg[65] ,
    Q,
    m_axi_wready,
    m_axi_wvalid_i);
  output ram_full_fb_i_reg;
  output \gpfs.prog_full_i_reg ;
  output m_axi_wvalid;
  output [64:0]\m_axi_wdata[63] ;
  input aclk;
  input [0:0]E;
  input [64:0]\gfwd_mode.storage_data1_reg[65] ;
  input [0:0]Q;
  input m_axi_wready;
  input m_axi_wvalid_i;

  wire [0:0]E;
  wire [0:0]Q;
  wire aclk;
  wire [64:0]\gfwd_mode.storage_data1_reg[65] ;
  wire \gpfs.prog_full_i_reg ;
  wire [64:0]\m_axi_wdata[63] ;
  wire m_axi_wready;
  wire m_axi_wvalid;
  wire m_axi_wvalid_i;
  wire ram_full_fb_i_reg;

  axi_vfifo_ctrl_0fifo_generator_top__parameterized0 \gconvfifo.rf 
       (.E(E),
        .Q(Q),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[65] (\gfwd_mode.storage_data1_reg[65] ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\m_axi_wdata[63] (\m_axi_wdata[63] ),
        .m_axi_wready(m_axi_wready),
        .m_axi_wvalid(m_axi_wvalid),
        .m_axi_wvalid_i(m_axi_wvalid_i),
        .ram_full_fb_i_reg(ram_full_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_0_1_synth" *) 
module axi_vfifo_ctrl_0fifo_generator_v13_0_1_synth__parameterized1
   (rst_full_gen_i,
    ram_empty_fb_i_reg,
    ram_rd_en_i,
    ram_wr_en_i,
    curr_state_reg,
    \FSM_onehot_gfwd_rev.state_reg[0] ,
    next_state,
    \gpregsm1.curr_fwft_state_reg[0] ,
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ,
    D,
    \gpr1.dout_i_reg[1] ,
    \gpfs.prog_full_i_reg ,
    \gfwd_mode.storage_data1_reg[0] ,
    aclk,
    Q,
    E,
    \greg.ram_rd_en_i_reg ,
    \gpfs.prog_full_i_reg_0 ,
    curr_state_reg_0,
    \gnstage1.q_dly_reg[1][0] ,
    \pkt_cnt_reg_reg[5] ,
    p_0_out);
  output rst_full_gen_i;
  output ram_empty_fb_i_reg;
  output ram_rd_en_i;
  output ram_wr_en_i;
  output curr_state_reg;
  output \FSM_onehot_gfwd_rev.state_reg[0] ;
  output next_state;
  output \gpregsm1.curr_fwft_state_reg[0] ;
  output [3:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ;
  output [5:0]D;
  output [3:0]\gpr1.dout_i_reg[1] ;
  output \gpfs.prog_full_i_reg ;
  output [0:0]\gfwd_mode.storage_data1_reg[0] ;
  input aclk;
  input [0:0]Q;
  input [0:0]E;
  input \greg.ram_rd_en_i_reg ;
  input \gpfs.prog_full_i_reg_0 ;
  input curr_state_reg_0;
  input \gnstage1.q_dly_reg[1][0] ;
  input [5:0]\pkt_cnt_reg_reg[5] ;
  input [6:0]p_0_out;

  wire [5:0]D;
  wire [0:0]E;
  wire \FSM_onehot_gfwd_rev.state_reg[0] ;
  wire [0:0]Q;
  wire aclk;
  wire curr_state_reg;
  wire curr_state_reg_0;
  wire [3:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0] ;
  wire \gnstage1.q_dly_reg[1][0] ;
  wire \gpfs.prog_full_i_reg ;
  wire \gpfs.prog_full_i_reg_0 ;
  wire [3:0]\gpr1.dout_i_reg[1] ;
  wire \gpregsm1.curr_fwft_state_reg[0] ;
  wire \greg.ram_rd_en_i_reg ;
  wire next_state;
  wire [6:0]p_0_out;
  wire [5:0]\pkt_cnt_reg_reg[5] ;
  wire ram_empty_fb_i_reg;
  wire ram_rd_en_i;
  wire ram_wr_en_i;
  wire rst_full_gen_i;

  axi_vfifo_ctrl_0fifo_generator_top__parameterized1 \gconvfifo.rf 
       (.D(D),
        .E(E),
        .\FSM_onehot_gfwd_rev.state_reg[0] (\FSM_onehot_gfwd_rev.state_reg[0] ),
        .Q(Q),
        .aclk(aclk),
        .curr_state_reg(curr_state_reg),
        .curr_state_reg_0(curr_state_reg_0),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] (\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0] ),
        .\gnstage1.q_dly_reg[1][0] (\gnstage1.q_dly_reg[1][0] ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\gpfs.prog_full_i_reg_0 (\gpfs.prog_full_i_reg_0 ),
        .\gpr1.dout_i_reg[1] (\gpr1.dout_i_reg[1] ),
        .\gpregsm1.curr_fwft_state_reg[0] (\gpregsm1.curr_fwft_state_reg[0] ),
        .\greg.ram_rd_en_i_reg (\greg.ram_rd_en_i_reg ),
        .next_state(next_state),
        .p_0_out(p_0_out),
        .\pkt_cnt_reg_reg[5] (\pkt_cnt_reg_reg[5] ),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg),
        .ram_rd_en_i(ram_rd_en_i),
        .ram_wr_en_i(ram_wr_en_i),
        .rst_full_gen_i(rst_full_gen_i));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_0_1_synth" *) 
module axi_vfifo_ctrl_0fifo_generator_v13_0_1_synth__parameterized2
   (rst_full_gen_i_4,
    p_2_out,
    ram_rd_en_i_5,
    ram_wr_en_i_6,
    empty_fwft_i_7,
    prog_full_i_15,
    empty_fwft_i_reg,
    s_axis_payload_wr_out_i,
    curr_state_reg,
    \tlen_cntr_reg_reg[4] ,
    \gpfs.prog_full_i_reg ,
    \tlen_cntr_reg_reg[3] ,
    \gfwd_mode.storage_data1_reg[76] ,
    \tlen_cntr_reg_reg[5] ,
    \tlen_cntr_reg_reg[4]_0 ,
    \tlen_cntr_reg_reg[2] ,
    aclk,
    E,
    argen_to_tdf_payload,
    Q,
    \greg.ram_wr_en_i_reg ,
    curr_state_reg_0,
    \gpregsm1.curr_fwft_state_reg[1] ,
    argen_to_tdf_tvalid);
  output rst_full_gen_i_4;
  output p_2_out;
  output ram_rd_en_i_5;
  output ram_wr_en_i_6;
  output empty_fwft_i_7;
  output prog_full_i_15;
  output [1:0]empty_fwft_i_reg;
  output [11:0]s_axis_payload_wr_out_i;
  output curr_state_reg;
  output [3:0]\tlen_cntr_reg_reg[4] ;
  output \gpfs.prog_full_i_reg ;
  output \tlen_cntr_reg_reg[3] ;
  output \gfwd_mode.storage_data1_reg[76] ;
  output \tlen_cntr_reg_reg[5] ;
  output \tlen_cntr_reg_reg[4]_0 ;
  output \tlen_cntr_reg_reg[2] ;
  input aclk;
  input [0:0]E;
  input [14:0]argen_to_tdf_payload;
  input [0:0]Q;
  input \greg.ram_wr_en_i_reg ;
  input curr_state_reg_0;
  input \gpregsm1.curr_fwft_state_reg[1] ;
  input argen_to_tdf_tvalid;

  wire [0:0]E;
  wire [0:0]Q;
  wire aclk;
  wire [14:0]argen_to_tdf_payload;
  wire argen_to_tdf_tvalid;
  wire curr_state_reg;
  wire curr_state_reg_0;
  wire empty_fwft_i_7;
  wire [1:0]empty_fwft_i_reg;
  wire \gfwd_mode.storage_data1_reg[76] ;
  wire \gpfs.prog_full_i_reg ;
  wire \gpregsm1.curr_fwft_state_reg[1] ;
  wire \greg.ram_wr_en_i_reg ;
  wire p_2_out;
  wire prog_full_i_15;
  wire ram_rd_en_i_5;
  wire ram_wr_en_i_6;
  wire rst_full_gen_i_4;
  wire [11:0]s_axis_payload_wr_out_i;
  wire \tlen_cntr_reg_reg[2] ;
  wire \tlen_cntr_reg_reg[3] ;
  wire [3:0]\tlen_cntr_reg_reg[4] ;
  wire \tlen_cntr_reg_reg[4]_0 ;
  wire \tlen_cntr_reg_reg[5] ;

  axi_vfifo_ctrl_0fifo_generator_top__parameterized2 \gconvfifo.rf 
       (.E(E),
        .Q(Q),
        .aclk(aclk),
        .argen_to_tdf_payload(argen_to_tdf_payload),
        .argen_to_tdf_tvalid(argen_to_tdf_tvalid),
        .curr_state_reg(curr_state_reg),
        .curr_state_reg_0(curr_state_reg_0),
        .empty_fwft_i_7(empty_fwft_i_7),
        .empty_fwft_i_reg(empty_fwft_i_reg),
        .\gfwd_mode.storage_data1_reg[76] (\gfwd_mode.storage_data1_reg[76] ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\gpregsm1.curr_fwft_state_reg[1] (\gpregsm1.curr_fwft_state_reg[1] ),
        .\greg.ram_wr_en_i_reg (\greg.ram_wr_en_i_reg ),
        .p_2_out(p_2_out),
        .prog_full_i_15(prog_full_i_15),
        .ram_rd_en_i_5(ram_rd_en_i_5),
        .ram_wr_en_i_6(ram_wr_en_i_6),
        .rst_full_gen_i_4(rst_full_gen_i_4),
        .s_axis_payload_wr_out_i(s_axis_payload_wr_out_i),
        .\tlen_cntr_reg_reg[2] (\tlen_cntr_reg_reg[2] ),
        .\tlen_cntr_reg_reg[3] (\tlen_cntr_reg_reg[3] ),
        .\tlen_cntr_reg_reg[4] (\tlen_cntr_reg_reg[4] ),
        .\tlen_cntr_reg_reg[4]_0 (\tlen_cntr_reg_reg[4]_0 ),
        .\tlen_cntr_reg_reg[5] (\tlen_cntr_reg_reg[5] ));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_0_1_synth" *) 
module axi_vfifo_ctrl_0fifo_generator_v13_0_1_synth__parameterized3
   (rst_full_gen_i_9,
    dout_i,
    ram_empty_fb_i_reg,
    ram_rd_en_i_10,
    ram_wr_en_i_11,
    empty_fwft_i_12,
    Q_reg,
    prog_full_i_16,
    empty_fwft_i_reg,
    m_axi_bready,
    \gpr1.dout_i_reg[0] ,
    \gpr1.dout_i_reg[0]_0 ,
    \gpfs.prog_full_i_reg ,
    \goreg_dm.dout_i_reg[0] ,
    aclk,
    Q,
    \aw_id_r_reg[0] ,
    E,
    \gpr1.dout_i_reg[0]_1 ,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    addr_ready_reg,
    m_axi_bvalid);
  output rst_full_gen_i_9;
  output [0:0]dout_i;
  output ram_empty_fb_i_reg;
  output ram_rd_en_i_10;
  output ram_wr_en_i_11;
  output empty_fwft_i_12;
  output Q_reg;
  output prog_full_i_16;
  output [1:0]empty_fwft_i_reg;
  output m_axi_bready;
  output [5:0]\gpr1.dout_i_reg[0] ;
  output [5:0]\gpr1.dout_i_reg[0]_0 ;
  output \gpfs.prog_full_i_reg ;
  output [0:0]\goreg_dm.dout_i_reg[0] ;
  input aclk;
  input [0:0]Q;
  input \aw_id_r_reg[0] ;
  input [0:0]E;
  input \gpr1.dout_i_reg[0]_1 ;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input [0:0]addr_ready_reg;
  input m_axi_bvalid;

  wire [0:0]E;
  wire [0:0]Q;
  wire Q_reg;
  wire aclk;
  wire [0:0]addr_ready_reg;
  wire \aw_id_r_reg[0] ;
  wire [0:0]dout_i;
  wire empty_fwft_i_12;
  wire [1:0]empty_fwft_i_reg;
  wire [0:0]\goreg_dm.dout_i_reg[0] ;
  wire \gpfs.prog_full_i_reg ;
  wire [5:0]\gpr1.dout_i_reg[0] ;
  wire [5:0]\gpr1.dout_i_reg[0]_0 ;
  wire \gpr1.dout_i_reg[0]_1 ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire m_axi_bready;
  wire m_axi_bvalid;
  wire prog_full_i_16;
  wire ram_empty_fb_i_reg;
  wire ram_rd_en_i_10;
  wire ram_wr_en_i_11;
  wire rst_full_gen_i_9;

  axi_vfifo_ctrl_0fifo_generator_top__parameterized3 \gconvfifo.rf 
       (.E(E),
        .Q(Q),
        .Q_reg(Q_reg),
        .aclk(aclk),
        .addr_ready_reg(addr_ready_reg),
        .\aw_id_r_reg[0] (\aw_id_r_reg[0] ),
        .dout_i(dout_i),
        .empty_fwft_i_12(empty_fwft_i_12),
        .empty_fwft_i_reg(empty_fwft_i_reg),
        .\goreg_dm.dout_i_reg[0] (\goreg_dm.dout_i_reg[0] ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\gpr1.dout_i_reg[0] (\gpr1.dout_i_reg[0] ),
        .\gpr1.dout_i_reg[0]_0 (\gpr1.dout_i_reg[0]_0 ),
        .\gpr1.dout_i_reg[0]_1 (\gpr1.dout_i_reg[0]_1 ),
        .\grstd1.grst_full.grst_f.rst_d3_reg (\grstd1.grst_full.grst_f.rst_d3_reg ),
        .m_axi_bready(m_axi_bready),
        .m_axi_bvalid(m_axi_bvalid),
        .prog_full_i_16(prog_full_i_16),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg),
        .ram_rd_en_i_10(ram_rd_en_i_10),
        .ram_wr_en_i_11(ram_wr_en_i_11),
        .rst_full_gen_i_9(rst_full_gen_i_9));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_0_1_wr_pf_ss" *) 
module axi_vfifo_ctrl_0fifo_generator_v13_0_1_wr_pf_ss
   (ram_rd_en_i,
    ram_wr_en_i,
    \FSM_onehot_gfwd_rev.state_reg[0] ,
    curr_state_reg,
    \gpfs.prog_full_i_reg_0 ,
    E,
    aclk,
    AR,
    \gnstage1.q_dly_reg[1][0] ,
    \greg.ram_rd_en_i_reg_0 ,
    rst_full_ff_i,
    \pkt_cnt_reg_reg[5] ,
    curr_state_reg_0,
    \gpfs.prog_full_i_reg_1 ,
    D);
  output ram_rd_en_i;
  output ram_wr_en_i;
  output \FSM_onehot_gfwd_rev.state_reg[0] ;
  output curr_state_reg;
  output \gpfs.prog_full_i_reg_0 ;
  input [0:0]E;
  input aclk;
  input [0:0]AR;
  input [0:0]\gnstage1.q_dly_reg[1][0] ;
  input \greg.ram_rd_en_i_reg_0 ;
  input rst_full_ff_i;
  input [5:0]\pkt_cnt_reg_reg[5] ;
  input curr_state_reg_0;
  input \gpfs.prog_full_i_reg_1 ;
  input [3:0]D;

  wire [0:0]AR;
  wire [3:0]D;
  wire [0:0]E;
  wire \FSM_onehot_gfwd_rev.state_reg[0] ;
  wire aclk;
  wire curr_state_i_4_n_0;
  wire curr_state_reg;
  wire curr_state_reg_0;
  wire [4:1]diff_pntr_pad;
  wire [0:0]\gnstage1.q_dly_reg[1][0] ;
  wire \gpfs.prog_full_i_reg_0 ;
  wire \gpfs.prog_full_i_reg_1 ;
  wire \greg.ram_rd_en_i_reg_0 ;
  wire [5:0]\pkt_cnt_reg_reg[5] ;
  wire ram_rd_en_i;
  wire ram_wr_en_i;
  wire rst_full_ff_i;

  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    curr_state_i_2
       (.I0(\pkt_cnt_reg_reg[5] [5]),
        .I1(\pkt_cnt_reg_reg[5] [0]),
        .I2(\pkt_cnt_reg_reg[5] [1]),
        .I3(\pkt_cnt_reg_reg[5] [3]),
        .I4(curr_state_i_4_n_0),
        .O(curr_state_reg));
  LUT4 #(
    .INIT(16'hFFFD)) 
    curr_state_i_4
       (.I0(curr_state_reg_0),
        .I1(\gpfs.prog_full_i_reg_1 ),
        .I2(\pkt_cnt_reg_reg[5] [2]),
        .I3(\pkt_cnt_reg_reg[5] [4]),
        .O(curr_state_i_4_n_0));
  FDCE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[0]),
        .Q(diff_pntr_pad[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[1]),
        .Q(diff_pntr_pad[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[2]),
        .Q(diff_pntr_pad[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[3]),
        .Q(diff_pntr_pad[4]));
  LUT4 #(
    .INIT(16'h0008)) 
    \gpfs.prog_full_i_i_2 
       (.I0(diff_pntr_pad[3]),
        .I1(diff_pntr_pad[2]),
        .I2(diff_pntr_pad[1]),
        .I3(diff_pntr_pad[4]),
        .O(\gpfs.prog_full_i_reg_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \gpfs.prog_full_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\greg.ram_rd_en_i_reg_0 ),
        .PRE(rst_full_ff_i),
        .Q(\FSM_onehot_gfwd_rev.state_reg[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \greg.ram_rd_en_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(E),
        .Q(ram_rd_en_i));
  FDCE #(
    .INIT(1'b0)) 
    \greg.ram_wr_en_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\gnstage1.q_dly_reg[1][0] ),
        .Q(ram_wr_en_i));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_0_1_wr_pf_ss" *) 
module axi_vfifo_ctrl_0fifo_generator_v13_0_1_wr_pf_ss_111
   (\gpfs.prog_full_i_reg_0 ,
    \gfwd_rev.s_ready_i_reg ,
    p_6_out,
    aclk,
    AR,
    E,
    rst_full_ff_i,
    rst_full_gen_i,
    prog_full_i,
    D);
  output \gpfs.prog_full_i_reg_0 ;
  output \gfwd_rev.s_ready_i_reg ;
  input p_6_out;
  input aclk;
  input [0:0]AR;
  input [0:0]E;
  input rst_full_ff_i;
  input rst_full_gen_i;
  input prog_full_i;
  input [3:0]D;

  wire [0:0]AR;
  wire [3:0]D;
  wire [0:0]E;
  wire aclk;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[1] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[2] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[3] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[4] ;
  wire \gfwd_rev.s_ready_i_reg ;
  wire \gpfs.prog_full_i_i_1__1__0_n_0 ;
  wire \gpfs.prog_full_i_i_2__4_n_0 ;
  wire \gpfs.prog_full_i_i_3__2_n_0 ;
  wire \gpfs.prog_full_i_i_4__0_n_0 ;
  wire \gpfs.prog_full_i_reg_0 ;
  wire p_6_out;
  wire prog_full_i;
  wire ram_rd_en_i;
  wire ram_wr_en_i;
  wire rst_full_ff_i;
  wire rst_full_gen_i;

  LUT2 #(
    .INIT(4'h1)) 
    \FSM_onehot_gfwd_rev.state[3]_i_3 
       (.I0(\gpfs.prog_full_i_reg_0 ),
        .I1(prog_full_i),
        .O(\gfwd_rev.s_ready_i_reg ));
  FDCE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[0]),
        .Q(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[1]),
        .Q(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[2]),
        .Q(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[3]),
        .Q(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[4] ));
  LUT5 #(
    .INIT(32'h888F8880)) 
    \gpfs.prog_full_i_i_1__1__0 
       (.I0(\gpfs.prog_full_i_i_2__4_n_0 ),
        .I1(\gpfs.prog_full_i_i_3__2_n_0 ),
        .I2(\gpfs.prog_full_i_i_4__0_n_0 ),
        .I3(rst_full_gen_i),
        .I4(\gpfs.prog_full_i_reg_0 ),
        .O(\gpfs.prog_full_i_i_1__1__0_n_0 ));
  LUT4 #(
    .INIT(16'h1000)) 
    \gpfs.prog_full_i_i_2__4 
       (.I0(rst_full_gen_i),
        .I1(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[4] ),
        .I2(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[3] ),
        .I3(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[2] ),
        .O(\gpfs.prog_full_i_i_2__4_n_0 ));
  LUT3 #(
    .INIT(8'h10)) 
    \gpfs.prog_full_i_i_3__2 
       (.I0(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[1] ),
        .I1(ram_rd_en_i),
        .I2(ram_wr_en_i),
        .O(\gpfs.prog_full_i_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000002000200000)) 
    \gpfs.prog_full_i_i_4__0 
       (.I0(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[3] ),
        .I1(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[4] ),
        .I2(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[2] ),
        .I3(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[1] ),
        .I4(ram_wr_en_i),
        .I5(ram_rd_en_i),
        .O(\gpfs.prog_full_i_i_4__0_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \gpfs.prog_full_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gpfs.prog_full_i_i_1__1__0_n_0 ),
        .PRE(rst_full_ff_i),
        .Q(\gpfs.prog_full_i_reg_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \greg.ram_rd_en_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(p_6_out),
        .Q(ram_rd_en_i));
  FDCE #(
    .INIT(1'b0)) 
    \greg.ram_wr_en_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(E),
        .Q(ram_wr_en_i));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_0_1_wr_pf_ss" *) 
module axi_vfifo_ctrl_0fifo_generator_v13_0_1_wr_pf_ss_95
   (\gno_bkp_on_tready.s_axis_tready_i_reg ,
    p_6_out,
    aclk,
    AR,
    E,
    rst_full_ff_i,
    rst_full_gen_i,
    \gpfs.prog_full_i_reg_0 ,
    prog_full_i,
    D);
  output \gno_bkp_on_tready.s_axis_tready_i_reg ;
  input p_6_out;
  input aclk;
  input [0:0]AR;
  input [0:0]E;
  input rst_full_ff_i;
  input rst_full_gen_i;
  input \gpfs.prog_full_i_reg_0 ;
  input prog_full_i;
  input [3:0]D;

  wire [0:0]AR;
  wire [3:0]D;
  wire [0:0]E;
  wire aclk;
  wire [4:1]diff_pntr_pad;
  wire \gno_bkp_on_tready.s_axis_tready_i_reg ;
  wire \gpfs.prog_full_i_i_1__2_n_0 ;
  wire \gpfs.prog_full_i_i_2__2_n_0 ;
  wire \gpfs.prog_full_i_i_3__0_n_0 ;
  wire \gpfs.prog_full_i_i_4_n_0 ;
  wire \gpfs.prog_full_i_reg_0 ;
  wire p_6_out;
  wire prog_full_i;
  wire prog_full_i__0;
  wire ram_rd_en_i;
  wire ram_wr_en_i;
  wire rst_full_ff_i;
  wire rst_full_gen_i;

  FDCE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[0]),
        .Q(diff_pntr_pad[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[1]),
        .Q(diff_pntr_pad[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[2]),
        .Q(diff_pntr_pad[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[3]),
        .Q(diff_pntr_pad[4]));
  LUT3 #(
    .INIT(8'h01)) 
    \gno_bkp_on_tready.s_axis_tready_i_i_1 
       (.I0(prog_full_i__0),
        .I1(\gpfs.prog_full_i_reg_0 ),
        .I2(prog_full_i),
        .O(\gno_bkp_on_tready.s_axis_tready_i_reg ));
  LUT5 #(
    .INIT(32'h888F8880)) 
    \gpfs.prog_full_i_i_1__2 
       (.I0(\gpfs.prog_full_i_i_2__2_n_0 ),
        .I1(\gpfs.prog_full_i_i_3__0_n_0 ),
        .I2(\gpfs.prog_full_i_i_4_n_0 ),
        .I3(rst_full_gen_i),
        .I4(prog_full_i__0),
        .O(\gpfs.prog_full_i_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h1000)) 
    \gpfs.prog_full_i_i_2__2 
       (.I0(rst_full_gen_i),
        .I1(diff_pntr_pad[4]),
        .I2(diff_pntr_pad[3]),
        .I3(diff_pntr_pad[2]),
        .O(\gpfs.prog_full_i_i_2__2_n_0 ));
  LUT3 #(
    .INIT(8'h10)) 
    \gpfs.prog_full_i_i_3__0 
       (.I0(diff_pntr_pad[1]),
        .I1(ram_rd_en_i),
        .I2(ram_wr_en_i),
        .O(\gpfs.prog_full_i_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000002000200000)) 
    \gpfs.prog_full_i_i_4 
       (.I0(diff_pntr_pad[3]),
        .I1(diff_pntr_pad[4]),
        .I2(diff_pntr_pad[2]),
        .I3(diff_pntr_pad[1]),
        .I4(ram_wr_en_i),
        .I5(ram_rd_en_i),
        .O(\gpfs.prog_full_i_i_4_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \gpfs.prog_full_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gpfs.prog_full_i_i_1__2_n_0 ),
        .PRE(rst_full_ff_i),
        .Q(prog_full_i__0));
  FDCE #(
    .INIT(1'b0)) 
    \greg.ram_rd_en_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(p_6_out),
        .Q(ram_rd_en_i));
  FDCE #(
    .INIT(1'b0)) 
    \greg.ram_wr_en_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(E),
        .Q(ram_wr_en_i));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_0_1_wr_pf_ss" *) 
module axi_vfifo_ctrl_0fifo_generator_v13_0_1_wr_pf_ss__parameterized0
   (\gpfs.prog_full_i_reg_0 ,
    E,
    aclk,
    AR,
    \gfwd_mode.m_valid_i_reg ,
    rst_full_ff_i,
    rst_full_gen_i,
    wr_pntr_plus1_pad,
    S,
    \gcc0.gc0.count_reg[6] ,
    \gcc0.gc0.count_reg[8] );
  output \gpfs.prog_full_i_reg_0 ;
  input [0:0]E;
  input aclk;
  input [0:0]AR;
  input [0:0]\gfwd_mode.m_valid_i_reg ;
  input rst_full_ff_i;
  input rst_full_gen_i;
  input [8:0]wr_pntr_plus1_pad;
  input [2:0]S;
  input [3:0]\gcc0.gc0.count_reg[6] ;
  input [1:0]\gcc0.gc0.count_reg[8] ;

  wire [0:0]AR;
  wire [0:0]E;
  wire [2:0]S;
  wire aclk;
  wire eqOp;
  wire [3:0]\gcc0.gc0.count_reg[6] ;
  wire [1:0]\gcc0.gc0.count_reg[8] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_0 ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_1 ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_2 ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_3 ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_4 ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_5 ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_6 ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_7 ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_0 ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_1 ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_2 ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_3 ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_4 ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_5 ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_6 ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_7 ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]_i_1_n_3 ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]_i_1_n_6 ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]_i_1_n_7 ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[1] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[2] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[3] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[4] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[5] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[6] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[7] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[8] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[9] ;
  wire [0:0]\gfwd_mode.m_valid_i_reg ;
  wire \gpfs.prog_full_i_i_1__0__0_n_0 ;
  wire \gpfs.prog_full_i_i_3__1_n_0 ;
  wire \gpfs.prog_full_i_reg_0 ;
  wire ram_rd_en_i;
  wire ram_wr_en_i;
  wire rst_full_ff_i;
  wire rst_full_gen_i;
  wire [8:0]wr_pntr_plus1_pad;
  wire [3:1]\NLW_gdiff.gcry_1_sym.diff_pntr_pad_reg[9]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_gdiff.gcry_1_sym.diff_pntr_pad_reg[9]_i_1_O_UNCONNECTED ;

  FDCE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_6 ),
        .Q(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_5 ),
        .Q(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_4 ),
        .Q(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[3] ));
  CARRY4 \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_0 ,\gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_1 ,\gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_2 ,\gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(wr_pntr_plus1_pad[3:0]),
        .O({\gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_4 ,\gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_5 ,\gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_6 ,\gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_7 }),
        .S({S,1'b0}));
  FDCE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_7 ),
        .Q(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_6 ),
        .Q(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_5 ),
        .Q(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_4 ),
        .Q(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[7] ));
  CARRY4 \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1 
       (.CI(\gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_0 ),
        .CO({\gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_0 ,\gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_1 ,\gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_2 ,\gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(wr_pntr_plus1_pad[7:4]),
        .O({\gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_4 ,\gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_5 ,\gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_6 ,\gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_7 }),
        .S(\gcc0.gc0.count_reg[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\gdiff.gcry_1_sym.diff_pntr_pad_reg[9]_i_1_n_7 ),
        .Q(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[8] ));
  FDCE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\gdiff.gcry_1_sym.diff_pntr_pad_reg[9]_i_1_n_6 ),
        .Q(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[9] ));
  CARRY4 \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]_i_1 
       (.CI(\gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_0 ),
        .CO({\NLW_gdiff.gcry_1_sym.diff_pntr_pad_reg[9]_i_1_CO_UNCONNECTED [3:1],\gdiff.gcry_1_sym.diff_pntr_pad_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,wr_pntr_plus1_pad[8]}),
        .O({\NLW_gdiff.gcry_1_sym.diff_pntr_pad_reg[9]_i_1_O_UNCONNECTED [3:2],\gdiff.gcry_1_sym.diff_pntr_pad_reg[9]_i_1_n_6 ,\gdiff.gcry_1_sym.diff_pntr_pad_reg[9]_i_1_n_7 }),
        .S({1'b0,1'b0,\gcc0.gc0.count_reg[8] }));
  LUT5 #(
    .INIT(32'h51550040)) 
    \gpfs.prog_full_i_i_1__0__0 
       (.I0(rst_full_gen_i),
        .I1(eqOp),
        .I2(ram_wr_en_i),
        .I3(ram_rd_en_i),
        .I4(\gpfs.prog_full_i_reg_0 ),
        .O(\gpfs.prog_full_i_i_1__0__0_n_0 ));
  LUT4 #(
    .INIT(16'h2000)) 
    \gpfs.prog_full_i_i_2__3 
       (.I0(\gpfs.prog_full_i_i_3__1_n_0 ),
        .I1(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[1] ),
        .I2(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[2] ),
        .I3(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[3] ),
        .O(eqOp));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \gpfs.prog_full_i_i_3__1 
       (.I0(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[5] ),
        .I1(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[4] ),
        .I2(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[6] ),
        .I3(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[7] ),
        .I4(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[9] ),
        .I5(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[8] ),
        .O(\gpfs.prog_full_i_i_3__1_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \gpfs.prog_full_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gpfs.prog_full_i_i_1__0__0_n_0 ),
        .PRE(rst_full_ff_i),
        .Q(\gpfs.prog_full_i_reg_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \greg.ram_rd_en_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(E),
        .Q(ram_rd_en_i));
  FDCE #(
    .INIT(1'b0)) 
    \greg.ram_wr_en_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\gfwd_mode.m_valid_i_reg ),
        .Q(ram_wr_en_i));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_0_1_wr_pf_ss" *) 
module axi_vfifo_ctrl_0fifo_generator_v13_0_1_wr_pf_ss__parameterized1
   (ram_rd_en_i_5,
    ram_wr_en_i_6,
    prog_full_i_15,
    \gpfs.prog_full_i_reg_0 ,
    ram_empty_fb_i_reg,
    aclk,
    AR,
    E,
    \greg.ram_wr_en_i_reg_0 ,
    rst_full_ff_i,
    wr_pntr_plus1_pad,
    S,
    \gcc0.gc0.count_reg[6] ,
    \gcc0.gc0.count_reg[8] );
  output ram_rd_en_i_5;
  output ram_wr_en_i_6;
  output prog_full_i_15;
  output \gpfs.prog_full_i_reg_0 ;
  input [0:0]ram_empty_fb_i_reg;
  input aclk;
  input [0:0]AR;
  input [0:0]E;
  input \greg.ram_wr_en_i_reg_0 ;
  input rst_full_ff_i;
  input [8:0]wr_pntr_plus1_pad;
  input [2:0]S;
  input [3:0]\gcc0.gc0.count_reg[6] ;
  input [1:0]\gcc0.gc0.count_reg[8] ;

  wire [0:0]AR;
  wire [0:0]E;
  wire [2:0]S;
  wire aclk;
  wire [9:1]diff_pntr_pad;
  wire [3:0]\gcc0.gc0.count_reg[6] ;
  wire [1:0]\gcc0.gc0.count_reg[8] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_0 ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_1 ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_2 ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_3 ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_0 ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_1 ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_2 ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_3 ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]_i_1_n_3 ;
  wire \gpfs.prog_full_i_i_3_n_0 ;
  wire \gpfs.prog_full_i_reg_0 ;
  wire \greg.ram_wr_en_i_reg_0 ;
  wire [9:0]plusOp;
  wire prog_full_i_15;
  wire [0:0]ram_empty_fb_i_reg;
  wire ram_rd_en_i_5;
  wire ram_wr_en_i_6;
  wire rst_full_ff_i;
  wire [8:0]wr_pntr_plus1_pad;
  wire [3:1]\NLW_gdiff.gcry_1_sym.diff_pntr_pad_reg[9]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_gdiff.gcry_1_sym.diff_pntr_pad_reg[9]_i_1_O_UNCONNECTED ;

  FDCE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(plusOp[1]),
        .Q(diff_pntr_pad[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(plusOp[2]),
        .Q(diff_pntr_pad[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(plusOp[3]),
        .Q(diff_pntr_pad[3]));
  CARRY4 \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_0 ,\gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_1 ,\gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_2 ,\gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(wr_pntr_plus1_pad[3:0]),
        .O(plusOp[3:0]),
        .S({S,1'b0}));
  FDCE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(plusOp[4]),
        .Q(diff_pntr_pad[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(plusOp[5]),
        .Q(diff_pntr_pad[5]));
  FDCE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(plusOp[6]),
        .Q(diff_pntr_pad[6]));
  FDCE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(plusOp[7]),
        .Q(diff_pntr_pad[7]));
  CARRY4 \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1 
       (.CI(\gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_0 ),
        .CO({\gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_0 ,\gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_1 ,\gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_2 ,\gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(wr_pntr_plus1_pad[7:4]),
        .O(plusOp[7:4]),
        .S(\gcc0.gc0.count_reg[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(plusOp[8]),
        .Q(diff_pntr_pad[8]));
  FDCE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(plusOp[9]),
        .Q(diff_pntr_pad[9]));
  CARRY4 \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]_i_1 
       (.CI(\gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_0 ),
        .CO({\NLW_gdiff.gcry_1_sym.diff_pntr_pad_reg[9]_i_1_CO_UNCONNECTED [3:1],\gdiff.gcry_1_sym.diff_pntr_pad_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,wr_pntr_plus1_pad[8]}),
        .O({\NLW_gdiff.gcry_1_sym.diff_pntr_pad_reg[9]_i_1_O_UNCONNECTED [3:2],plusOp[9:8]}),
        .S({1'b0,1'b0,\gcc0.gc0.count_reg[8] }));
  LUT4 #(
    .INIT(16'hFEFF)) 
    \gpfs.prog_full_i_i_2__0 
       (.I0(\gpfs.prog_full_i_i_3_n_0 ),
        .I1(diff_pntr_pad[1]),
        .I2(diff_pntr_pad[2]),
        .I3(diff_pntr_pad[4]),
        .O(\gpfs.prog_full_i_reg_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF7FFFFFF)) 
    \gpfs.prog_full_i_i_3 
       (.I0(diff_pntr_pad[9]),
        .I1(diff_pntr_pad[7]),
        .I2(diff_pntr_pad[5]),
        .I3(diff_pntr_pad[6]),
        .I4(diff_pntr_pad[8]),
        .I5(diff_pntr_pad[3]),
        .O(\gpfs.prog_full_i_i_3_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \gpfs.prog_full_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\greg.ram_wr_en_i_reg_0 ),
        .PRE(rst_full_ff_i),
        .Q(prog_full_i_15));
  FDCE #(
    .INIT(1'b0)) 
    \greg.ram_rd_en_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(ram_empty_fb_i_reg),
        .Q(ram_rd_en_i_5));
  FDCE #(
    .INIT(1'b0)) 
    \greg.ram_wr_en_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(E),
        .Q(ram_wr_en_i_6));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_0_1_wr_pf_ss" *) 
module axi_vfifo_ctrl_0fifo_generator_v13_0_1_wr_pf_ss__parameterized2
   (ram_rd_en_i_10,
    ram_wr_en_i_11,
    prog_full_i_16,
    \gpfs.prog_full_i_reg_0 ,
    E,
    aclk,
    AR,
    ram_full_fb_i_reg,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    rst_full_ff_i,
    wr_pntr_plus1_pad,
    S,
    \gcc0.gc0.count_reg[5] );
  output ram_rd_en_i_10;
  output ram_wr_en_i_11;
  output prog_full_i_16;
  output \gpfs.prog_full_i_reg_0 ;
  input [0:0]E;
  input aclk;
  input [0:0]AR;
  input [0:0]ram_full_fb_i_reg;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input rst_full_ff_i;
  input [5:0]wr_pntr_plus1_pad;
  input [2:0]S;
  input [2:0]\gcc0.gc0.count_reg[5] ;

  wire [0:0]AR;
  wire [0:0]E;
  wire [2:0]S;
  wire aclk;
  wire [6:1]diff_pntr_pad;
  wire [2:0]\gcc0.gc0.count_reg[5] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_0 ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_1 ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_2 ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_3 ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[6]_i_1_n_2 ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[6]_i_1_n_3 ;
  wire \gpfs.prog_full_i_reg_0 ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire [6:0]plusOp;
  wire prog_full_i_16;
  wire [0:0]ram_full_fb_i_reg;
  wire ram_rd_en_i_10;
  wire ram_wr_en_i_11;
  wire rst_full_ff_i;
  wire [5:0]wr_pntr_plus1_pad;
  wire [3:2]\NLW_gdiff.gcry_1_sym.diff_pntr_pad_reg[6]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_gdiff.gcry_1_sym.diff_pntr_pad_reg[6]_i_1_O_UNCONNECTED ;

  FDCE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(plusOp[1]),
        .Q(diff_pntr_pad[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(plusOp[2]),
        .Q(diff_pntr_pad[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(plusOp[3]),
        .Q(diff_pntr_pad[3]));
  CARRY4 \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_0 ,\gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_1 ,\gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_2 ,\gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(wr_pntr_plus1_pad[3:0]),
        .O(plusOp[3:0]),
        .S({S,1'b0}));
  FDCE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(plusOp[4]),
        .Q(diff_pntr_pad[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(plusOp[5]),
        .Q(diff_pntr_pad[5]));
  FDCE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(plusOp[6]),
        .Q(diff_pntr_pad[6]));
  CARRY4 \gdiff.gcry_1_sym.diff_pntr_pad_reg[6]_i_1 
       (.CI(\gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_0 ),
        .CO({\NLW_gdiff.gcry_1_sym.diff_pntr_pad_reg[6]_i_1_CO_UNCONNECTED [3:2],\gdiff.gcry_1_sym.diff_pntr_pad_reg[6]_i_1_n_2 ,\gdiff.gcry_1_sym.diff_pntr_pad_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,wr_pntr_plus1_pad[5:4]}),
        .O({\NLW_gdiff.gcry_1_sym.diff_pntr_pad_reg[6]_i_1_O_UNCONNECTED [3],plusOp[6:4]}),
        .S({1'b0,\gcc0.gc0.count_reg[5] }));
  LUT6 #(
    .INIT(64'h0400000000000000)) 
    \gpfs.prog_full_i_i_2__1 
       (.I0(diff_pntr_pad[4]),
        .I1(diff_pntr_pad[6]),
        .I2(diff_pntr_pad[1]),
        .I3(diff_pntr_pad[5]),
        .I4(diff_pntr_pad[3]),
        .I5(diff_pntr_pad[2]),
        .O(\gpfs.prog_full_i_reg_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \gpfs.prog_full_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\grstd1.grst_full.grst_f.rst_d3_reg ),
        .PRE(rst_full_ff_i),
        .Q(prog_full_i_16));
  FDCE #(
    .INIT(1'b0)) 
    \greg.ram_rd_en_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(E),
        .Q(ram_rd_en_i_10));
  FDCE #(
    .INIT(1'b0)) 
    \greg.ram_wr_en_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(ram_full_fb_i_reg),
        .Q(ram_wr_en_i_11));
endmodule

(* ORIG_REF_NAME = "fifo_top" *) 
module axi_vfifo_ctrl_0fifo_top
   (p_2_out,
    \gpfs.prog_full_i_reg ,
    m_axi_arvalid,
    \gfwd_rev.s_ready_i_reg ,
    \m_axi_arid[0] ,
    aclk,
    Q,
    E,
    prog_full_i,
    m_axi_arready,
    m_axi_arvalid_i,
    I126);
  output p_2_out;
  output \gpfs.prog_full_i_reg ;
  output m_axi_arvalid;
  output \gfwd_rev.s_ready_i_reg ;
  output [40:0]\m_axi_arid[0] ;
  input aclk;
  input [0:0]Q;
  input [0:0]E;
  input prog_full_i;
  input m_axi_arready;
  input m_axi_arvalid_i;
  input [40:0]I126;

  wire [0:0]E;
  wire [40:0]I126;
  wire [0:0]Q;
  wire aclk;
  wire \gfwd_rev.s_ready_i_reg ;
  wire \gpfs.prog_full_i_reg ;
  wire [40:0]\m_axi_arid[0] ;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire m_axi_arvalid_i;
  wire p_2_out;
  wire prog_full_i;

  axi_vfifo_ctrl_0fifo_generator_v13_0_1_101 fifo_gen
       (.E(E),
        .I126(I126),
        .Q(Q),
        .aclk(aclk),
        .\gfwd_rev.s_ready_i_reg (\gfwd_rev.s_ready_i_reg ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\m_axi_arid[0] (\m_axi_arid[0] ),
        .m_axi_arready(m_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_arvalid_i(m_axi_arvalid_i),
        .prog_full_i(prog_full_i),
        .ram_empty_fb_i_reg(p_2_out));
endmodule

(* ORIG_REF_NAME = "fifo_top" *) 
module axi_vfifo_ctrl_0fifo_top_0
   (p_2_out,
    m_axi_awvalid,
    \gno_bkp_on_tready.s_axis_tready_i_reg ,
    \m_axi_awid[0] ,
    aclk,
    Q,
    E,
    \gpfs.prog_full_i_reg ,
    prog_full_i,
    m_axi_awready,
    m_axi_awvalid_i,
    \gfwd_mode.storage_data1_reg[45] );
  output p_2_out;
  output m_axi_awvalid;
  output \gno_bkp_on_tready.s_axis_tready_i_reg ;
  output [40:0]\m_axi_awid[0] ;
  input aclk;
  input [0:0]Q;
  input [0:0]E;
  input \gpfs.prog_full_i_reg ;
  input prog_full_i;
  input m_axi_awready;
  input m_axi_awvalid_i;
  input [40:0]\gfwd_mode.storage_data1_reg[45] ;

  wire [0:0]E;
  wire [0:0]Q;
  wire aclk;
  wire [40:0]\gfwd_mode.storage_data1_reg[45] ;
  wire \gno_bkp_on_tready.s_axis_tready_i_reg ;
  wire \gpfs.prog_full_i_reg ;
  wire [40:0]\m_axi_awid[0] ;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire m_axi_awvalid_i;
  wire p_2_out;
  wire prog_full_i;

  axi_vfifo_ctrl_0fifo_generator_v13_0_1 fifo_gen
       (.E(E),
        .Q(Q),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[45] (\gfwd_mode.storage_data1_reg[45] ),
        .\gno_bkp_on_tready.s_axis_tready_i_reg (\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\m_axi_awid[0] (\m_axi_awid[0] ),
        .m_axi_awready(m_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_awvalid_i(m_axi_awvalid_i),
        .prog_full_i(prog_full_i),
        .ram_empty_fb_i_reg(p_2_out));
endmodule

(* ORIG_REF_NAME = "fifo_top" *) 
module axi_vfifo_ctrl_0fifo_top__parameterized0
   (p_2_out,
    \gpfs.prog_full_i_reg ,
    m_axi_wvalid,
    \m_axi_wdata[63] ,
    aclk,
    E,
    \gfwd_mode.storage_data1_reg[65] ,
    Q,
    m_axi_wready,
    m_axi_wvalid_i);
  output p_2_out;
  output \gpfs.prog_full_i_reg ;
  output m_axi_wvalid;
  output [64:0]\m_axi_wdata[63] ;
  input aclk;
  input [0:0]E;
  input [64:0]\gfwd_mode.storage_data1_reg[65] ;
  input [0:0]Q;
  input m_axi_wready;
  input m_axi_wvalid_i;

  wire [0:0]E;
  wire [0:0]Q;
  wire aclk;
  wire [64:0]\gfwd_mode.storage_data1_reg[65] ;
  wire \gpfs.prog_full_i_reg ;
  wire [64:0]\m_axi_wdata[63] ;
  wire m_axi_wready;
  wire m_axi_wvalid;
  wire m_axi_wvalid_i;
  wire p_2_out;

  axi_vfifo_ctrl_0fifo_generator_v13_0_1__parameterized1 fifo_gen
       (.E(E),
        .Q(Q),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[65] (\gfwd_mode.storage_data1_reg[65] ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\m_axi_wdata[63] (\m_axi_wdata[63] ),
        .m_axi_wready(m_axi_wready),
        .m_axi_wvalid(m_axi_wvalid),
        .m_axi_wvalid_i(m_axi_wvalid_i),
        .ram_full_fb_i_reg(p_2_out));
endmodule

(* ORIG_REF_NAME = "fifo_top" *) 
module axi_vfifo_ctrl_0fifo_top__parameterized1
   (rst_full_gen_i,
    ram_empty_fb_i_reg,
    ram_rd_en_i,
    ram_wr_en_i,
    curr_state_reg,
    \FSM_onehot_gfwd_rev.state_reg[0] ,
    next_state,
    \gpregsm1.curr_fwft_state_reg[0] ,
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ,
    D,
    \gpr1.dout_i_reg[1] ,
    \gpfs.prog_full_i_reg ,
    \gfwd_mode.storage_data1_reg[0] ,
    aclk,
    Q,
    E,
    \greg.ram_rd_en_i_reg ,
    \gpfs.prog_full_i_reg_0 ,
    curr_state_reg_0,
    \gnstage1.q_dly_reg[1][0] ,
    \pkt_cnt_reg_reg[5] ,
    p_0_out);
  output rst_full_gen_i;
  output ram_empty_fb_i_reg;
  output ram_rd_en_i;
  output ram_wr_en_i;
  output curr_state_reg;
  output \FSM_onehot_gfwd_rev.state_reg[0] ;
  output next_state;
  output \gpregsm1.curr_fwft_state_reg[0] ;
  output [3:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ;
  output [5:0]D;
  output [3:0]\gpr1.dout_i_reg[1] ;
  output \gpfs.prog_full_i_reg ;
  output [0:0]\gfwd_mode.storage_data1_reg[0] ;
  input aclk;
  input [0:0]Q;
  input [0:0]E;
  input \greg.ram_rd_en_i_reg ;
  input \gpfs.prog_full_i_reg_0 ;
  input curr_state_reg_0;
  input \gnstage1.q_dly_reg[1][0] ;
  input [5:0]\pkt_cnt_reg_reg[5] ;
  input [6:0]p_0_out;

  wire [5:0]D;
  wire [0:0]E;
  wire \FSM_onehot_gfwd_rev.state_reg[0] ;
  wire [0:0]Q;
  wire aclk;
  wire curr_state_reg;
  wire curr_state_reg_0;
  wire [3:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0] ;
  wire \gnstage1.q_dly_reg[1][0] ;
  wire \gpfs.prog_full_i_reg ;
  wire \gpfs.prog_full_i_reg_0 ;
  wire [3:0]\gpr1.dout_i_reg[1] ;
  wire \gpregsm1.curr_fwft_state_reg[0] ;
  wire \greg.ram_rd_en_i_reg ;
  wire next_state;
  wire [6:0]p_0_out;
  wire [5:0]\pkt_cnt_reg_reg[5] ;
  wire ram_empty_fb_i_reg;
  wire ram_rd_en_i;
  wire ram_wr_en_i;
  wire rst_full_gen_i;

  axi_vfifo_ctrl_0fifo_generator_v13_0_1__parameterized3 fifo_gen
       (.D(D),
        .E(E),
        .\FSM_onehot_gfwd_rev.state_reg[0] (\FSM_onehot_gfwd_rev.state_reg[0] ),
        .Q(Q),
        .aclk(aclk),
        .curr_state_reg(curr_state_reg),
        .curr_state_reg_0(curr_state_reg_0),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] (\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0] ),
        .\gnstage1.q_dly_reg[1][0] (\gnstage1.q_dly_reg[1][0] ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\gpfs.prog_full_i_reg_0 (\gpfs.prog_full_i_reg_0 ),
        .\gpr1.dout_i_reg[1] (\gpr1.dout_i_reg[1] ),
        .\gpregsm1.curr_fwft_state_reg[0] (\gpregsm1.curr_fwft_state_reg[0] ),
        .\greg.ram_rd_en_i_reg (\greg.ram_rd_en_i_reg ),
        .next_state(next_state),
        .p_0_out(p_0_out),
        .\pkt_cnt_reg_reg[5] (\pkt_cnt_reg_reg[5] ),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg),
        .ram_rd_en_i(ram_rd_en_i),
        .ram_wr_en_i(ram_wr_en_i),
        .rst_full_gen_i(rst_full_gen_i));
endmodule

(* ORIG_REF_NAME = "fifo_top" *) 
module axi_vfifo_ctrl_0fifo_top__parameterized2
   (rst_full_gen_i_4,
    p_2_out,
    ram_rd_en_i_5,
    ram_wr_en_i_6,
    empty_fwft_i_7,
    prog_full_i_15,
    empty_fwft_i_reg,
    s_axis_payload_wr_out_i,
    \tlen_cntr_reg_reg[4] ,
    curr_state_reg,
    \gpfs.prog_full_i_reg ,
    \tlen_cntr_reg_reg[3] ,
    \gfwd_mode.storage_data1_reg[76] ,
    \tlen_cntr_reg_reg[5] ,
    \tlen_cntr_reg_reg[4]_0 ,
    \tlen_cntr_reg_reg[2] ,
    aclk,
    E,
    argen_to_tdf_payload,
    Q,
    \greg.ram_wr_en_i_reg ,
    curr_state_reg_0,
    \gpregsm1.curr_fwft_state_reg[1] ,
    argen_to_tdf_tvalid);
  output rst_full_gen_i_4;
  output p_2_out;
  output ram_rd_en_i_5;
  output ram_wr_en_i_6;
  output empty_fwft_i_7;
  output prog_full_i_15;
  output [1:0]empty_fwft_i_reg;
  output [11:0]s_axis_payload_wr_out_i;
  output [3:0]\tlen_cntr_reg_reg[4] ;
  output curr_state_reg;
  output \gpfs.prog_full_i_reg ;
  output \tlen_cntr_reg_reg[3] ;
  output \gfwd_mode.storage_data1_reg[76] ;
  output \tlen_cntr_reg_reg[5] ;
  output \tlen_cntr_reg_reg[4]_0 ;
  output \tlen_cntr_reg_reg[2] ;
  input aclk;
  input [0:0]E;
  input [14:0]argen_to_tdf_payload;
  input [0:0]Q;
  input \greg.ram_wr_en_i_reg ;
  input curr_state_reg_0;
  input \gpregsm1.curr_fwft_state_reg[1] ;
  input argen_to_tdf_tvalid;

  wire [0:0]E;
  wire [0:0]Q;
  wire aclk;
  wire [14:0]argen_to_tdf_payload;
  wire argen_to_tdf_tvalid;
  wire curr_state_reg;
  wire curr_state_reg_0;
  wire empty_fwft_i_7;
  wire [1:0]empty_fwft_i_reg;
  wire \gfwd_mode.storage_data1_reg[76] ;
  wire \gpfs.prog_full_i_reg ;
  wire \gpregsm1.curr_fwft_state_reg[1] ;
  wire \greg.ram_wr_en_i_reg ;
  wire p_2_out;
  wire prog_full_i_15;
  wire ram_rd_en_i_5;
  wire ram_wr_en_i_6;
  wire rst_full_gen_i_4;
  wire [11:0]s_axis_payload_wr_out_i;
  wire \tlen_cntr_reg_reg[2] ;
  wire \tlen_cntr_reg_reg[3] ;
  wire [3:0]\tlen_cntr_reg_reg[4] ;
  wire \tlen_cntr_reg_reg[4]_0 ;
  wire \tlen_cntr_reg_reg[5] ;

  axi_vfifo_ctrl_0fifo_generator_v13_0_1__parameterized5 fifo_gen
       (.E(E),
        .Q(Q),
        .aclk(aclk),
        .argen_to_tdf_payload(argen_to_tdf_payload),
        .argen_to_tdf_tvalid(argen_to_tdf_tvalid),
        .curr_state_reg(curr_state_reg),
        .curr_state_reg_0(curr_state_reg_0),
        .empty_fwft_i_7(empty_fwft_i_7),
        .empty_fwft_i_reg(empty_fwft_i_reg),
        .\gfwd_mode.storage_data1_reg[76] (\gfwd_mode.storage_data1_reg[76] ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\gpregsm1.curr_fwft_state_reg[1] (\gpregsm1.curr_fwft_state_reg[1] ),
        .\greg.ram_wr_en_i_reg (\greg.ram_wr_en_i_reg ),
        .p_2_out(p_2_out),
        .prog_full_i_15(prog_full_i_15),
        .ram_rd_en_i_5(ram_rd_en_i_5),
        .ram_wr_en_i_6(ram_wr_en_i_6),
        .rst_full_gen_i_4(rst_full_gen_i_4),
        .s_axis_payload_wr_out_i(s_axis_payload_wr_out_i),
        .\tlen_cntr_reg_reg[2] (\tlen_cntr_reg_reg[2] ),
        .\tlen_cntr_reg_reg[3] (\tlen_cntr_reg_reg[3] ),
        .\tlen_cntr_reg_reg[4] (\tlen_cntr_reg_reg[4] ),
        .\tlen_cntr_reg_reg[4]_0 (\tlen_cntr_reg_reg[4]_0 ),
        .\tlen_cntr_reg_reg[5] (\tlen_cntr_reg_reg[5] ));
endmodule

(* ORIG_REF_NAME = "fifo_top" *) 
module axi_vfifo_ctrl_0fifo_top__parameterized3
   (rst_full_gen_i_9,
    dout_i,
    p_2_out,
    ram_rd_en_i_10,
    ram_wr_en_i_11,
    empty_fwft_i_12,
    Q_reg,
    prog_full_i_16,
    empty_fwft_i_reg,
    m_axi_bready,
    \gpr1.dout_i_reg[0] ,
    \gpr1.dout_i_reg[0]_0 ,
    \gpfs.prog_full_i_reg ,
    \goreg_dm.dout_i_reg[0] ,
    aclk,
    Q,
    \aw_id_r_reg[0] ,
    E,
    \gpr1.dout_i_reg[0]_1 ,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    addr_ready_reg,
    m_axi_bvalid);
  output rst_full_gen_i_9;
  output [0:0]dout_i;
  output p_2_out;
  output ram_rd_en_i_10;
  output ram_wr_en_i_11;
  output empty_fwft_i_12;
  output Q_reg;
  output prog_full_i_16;
  output [1:0]empty_fwft_i_reg;
  output m_axi_bready;
  output [5:0]\gpr1.dout_i_reg[0] ;
  output [5:0]\gpr1.dout_i_reg[0]_0 ;
  output \gpfs.prog_full_i_reg ;
  output [0:0]\goreg_dm.dout_i_reg[0] ;
  input aclk;
  input [0:0]Q;
  input \aw_id_r_reg[0] ;
  input [0:0]E;
  input \gpr1.dout_i_reg[0]_1 ;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input [0:0]addr_ready_reg;
  input m_axi_bvalid;

  wire [0:0]E;
  wire [0:0]Q;
  wire Q_reg;
  wire aclk;
  wire [0:0]addr_ready_reg;
  wire \aw_id_r_reg[0] ;
  wire [0:0]dout_i;
  wire empty_fwft_i_12;
  wire [1:0]empty_fwft_i_reg;
  wire [0:0]\goreg_dm.dout_i_reg[0] ;
  wire \gpfs.prog_full_i_reg ;
  wire [5:0]\gpr1.dout_i_reg[0] ;
  wire [5:0]\gpr1.dout_i_reg[0]_0 ;
  wire \gpr1.dout_i_reg[0]_1 ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire m_axi_bready;
  wire m_axi_bvalid;
  wire p_2_out;
  wire prog_full_i_16;
  wire ram_rd_en_i_10;
  wire ram_wr_en_i_11;
  wire rst_full_gen_i_9;

  axi_vfifo_ctrl_0fifo_generator_v13_0_1__parameterized7 fifo_gen
       (.E(E),
        .Q(Q),
        .Q_reg(Q_reg),
        .aclk(aclk),
        .addr_ready_reg(addr_ready_reg),
        .\aw_id_r_reg[0] (\aw_id_r_reg[0] ),
        .dout_i(dout_i),
        .empty_fwft_i_12(empty_fwft_i_12),
        .empty_fwft_i_reg(empty_fwft_i_reg),
        .\goreg_dm.dout_i_reg[0] (\goreg_dm.dout_i_reg[0] ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\gpr1.dout_i_reg[0] (\gpr1.dout_i_reg[0] ),
        .\gpr1.dout_i_reg[0]_0 (\gpr1.dout_i_reg[0]_0 ),
        .\gpr1.dout_i_reg[0]_1 (\gpr1.dout_i_reg[0]_1 ),
        .\grstd1.grst_full.grst_f.rst_d3_reg (\grstd1.grst_full.grst_f.rst_d3_reg ),
        .m_axi_bready(m_axi_bready),
        .m_axi_bvalid(m_axi_bvalid),
        .prog_full_i_16(prog_full_i_16),
        .ram_empty_fb_i_reg(p_2_out),
        .ram_rd_en_i_10(ram_rd_en_i_10),
        .ram_wr_en_i_11(ram_wr_en_i_11),
        .rst_full_gen_i_9(rst_full_gen_i_9));
endmodule

(* ORIG_REF_NAME = "flag_gen" *) 
module axi_vfifo_ctrl_0flag_gen
   (vfifo_s2mm_channel_full,
    \active_ch_dly_reg[4]_7 ,
    p_0_out,
    p_0_out_0,
    \active_ch_dly_reg[4][0] ,
    Q,
    aclk,
    \active_ch_dly_reg[4]_13 ,
    p_0_out_1,
    p_0_out_2,
    \active_ch_dly_reg[4][0]_0 ,
    \active_ch_dly_reg[4]_12 ,
    p_0_out_3,
    p_0_out_4,
    \active_ch_dly_reg[4][0]_1 );
  output [1:0]vfifo_s2mm_channel_full;
  input \active_ch_dly_reg[4]_7 ;
  input p_0_out;
  input p_0_out_0;
  input \active_ch_dly_reg[4][0] ;
  input [0:0]Q;
  input aclk;
  input \active_ch_dly_reg[4]_13 ;
  input p_0_out_1;
  input p_0_out_2;
  input \active_ch_dly_reg[4][0]_0 ;
  input \active_ch_dly_reg[4]_12 ;
  input p_0_out_3;
  input p_0_out_4;
  input \active_ch_dly_reg[4][0]_1 ;

  wire [0:0]Q;
  wire aclk;
  wire \active_ch_dly_reg[4][0] ;
  wire \active_ch_dly_reg[4][0]_0 ;
  wire \active_ch_dly_reg[4][0]_1 ;
  wire \active_ch_dly_reg[4]_12 ;
  wire \active_ch_dly_reg[4]_13 ;
  wire \active_ch_dly_reg[4]_7 ;
  wire [1:0]final_full_reg;
  wire [1:0]mcdf_full;
  wire [1:0]mcpf_full;
  wire [1:0]mctf_full;
  wire p_0_out;
  wire p_0_out_0;
  wire p_0_out_1;
  wire p_0_out_2;
  wire p_0_out_3;
  wire p_0_out_4;
  wire [1:0]vfifo_s2mm_channel_full;

  LUT3 #(
    .INIT(8'hFE)) 
    \VFIFO_CHANNEL_FULL[0]_i_1 
       (.I0(mctf_full[0]),
        .I1(mcdf_full[0]),
        .I2(mcpf_full[0]),
        .O(final_full_reg[0]));
  LUT3 #(
    .INIT(8'hFE)) 
    \VFIFO_CHANNEL_FULL[1]_i_1 
       (.I0(mctf_full[1]),
        .I1(mcdf_full[1]),
        .I2(mcpf_full[1]),
        .O(final_full_reg[1]));
  FDRE #(
    .INIT(1'b0)) 
    \VFIFO_CHANNEL_FULL_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(final_full_reg[0]),
        .Q(vfifo_s2mm_channel_full[0]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \VFIFO_CHANNEL_FULL_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(final_full_reg[1]),
        .Q(vfifo_s2mm_channel_full[1]),
        .R(Q));
  axi_vfifo_ctrl_0set_clr_ff_top__parameterized1 gflag_gen_mcdf
       (.Q(Q),
        .aclk(aclk),
        .\active_ch_dly_reg[4][0] (\active_ch_dly_reg[4][0] ),
        .\active_ch_dly_reg[4]_7 (\active_ch_dly_reg[4]_7 ),
        .mcdf_full(mcdf_full),
        .p_0_out(p_0_out),
        .p_0_out_0(p_0_out_0));
  axi_vfifo_ctrl_0set_clr_ff_top__parameterized2 gflag_gen_mpdf
       (.Q(Q),
        .aclk(aclk),
        .\active_ch_dly_reg[4][0] (\active_ch_dly_reg[4][0]_0 ),
        .\active_ch_dly_reg[4]_13 (\active_ch_dly_reg[4]_13 ),
        .mcpf_full(mcpf_full),
        .p_0_out_1(p_0_out_1),
        .p_0_out_2(p_0_out_2));
  axi_vfifo_ctrl_0set_clr_ff_top__parameterized3 gflag_gen_mtdf
       (.Q(Q),
        .aclk(aclk),
        .\active_ch_dly_reg[4][0] (\active_ch_dly_reg[4][0]_1 ),
        .\active_ch_dly_reg[4]_12 (\active_ch_dly_reg[4]_12 ),
        .mctf_full(mctf_full),
        .p_0_out_3(p_0_out_3),
        .p_0_out_4(p_0_out_4));
endmodule

(* ORIG_REF_NAME = "mcf_data_flow_logic" *) 
module axi_vfifo_ctrl_0mcf_data_flow_logic
   (A,
    areset_d1_0,
    \pf_thresh_dly_reg[2]_2 ,
    p_0_out,
    D,
    \active_ch_dly_reg[4]_7 ,
    \gptr_mcdf.gch_idle.active_ch_valid_dly_reg[0]_0 ,
    \gstage1.q_dly_reg[1] ,
    \burst_count_reg[0] ,
    \gstage1.q_dly_reg[1]_0 ,
    WR_DATA,
    \aw_addr_r_reg[31] ,
    \packet_cnt_reg[5] ,
    we_int,
    \gclr.prog_full_i_reg ,
    \gfwd_mode.storage_data1_reg[1] ,
    \aw_id_r_reg[0] ,
    Q_reg,
    Q_reg_0,
    addr_rollover_r_reg,
    aclk,
    Q,
    \gfwd_mode.storage_data1_reg[0] ,
    \gfwd_mode.m_valid_i_reg ,
    \gfwd_mode.m_valid_i_reg_0 ,
    pntr_roll_over_reg,
    sdpo_int,
    \gfwd_mode.storage_data1_reg[0]_0 ,
    \gfwd_mode.m_valid_i_reg_1 ,
    addr_ready,
    \gfwd_mode.storage_data1_reg[10] ,
    \diff_pntr_reg[9] ,
    areset_d1_3,
    \aw_id_r_reg[0]_0 ,
    \active_ch_dly_reg[1][0]_0 ,
    pntrs_eql_dly,
    vfifo_idle,
    E,
    \gfwd_mode.storage_data1_reg[64] ,
    \gfwd_mode.storage_data1_reg[0]_1 );
  output [0:0]A;
  output areset_d1_0;
  output [0:0]\pf_thresh_dly_reg[2]_2 ;
  output p_0_out;
  output [1:0]D;
  output \active_ch_dly_reg[4]_7 ;
  output [0:0]\gptr_mcdf.gch_idle.active_ch_valid_dly_reg[0]_0 ;
  output \gstage1.q_dly_reg[1] ;
  output \burst_count_reg[0] ;
  output [0:0]\gstage1.q_dly_reg[1]_0 ;
  output [27:0]WR_DATA;
  output [0:0]\aw_addr_r_reg[31] ;
  output [0:0]\packet_cnt_reg[5] ;
  output we_int;
  output [0:0]\gclr.prog_full_i_reg ;
  output [0:0]\gfwd_mode.storage_data1_reg[1] ;
  output \aw_id_r_reg[0] ;
  output Q_reg;
  output Q_reg_0;
  output [97:0]addr_rollover_r_reg;
  input aclk;
  input [1:0]Q;
  input \gfwd_mode.storage_data1_reg[0] ;
  input \gfwd_mode.m_valid_i_reg ;
  input \gfwd_mode.m_valid_i_reg_0 ;
  input pntr_roll_over_reg;
  input [31:0]sdpo_int;
  input [27:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  input \gfwd_mode.m_valid_i_reg_1 ;
  input addr_ready;
  input [0:0]\gfwd_mode.storage_data1_reg[10] ;
  input [0:0]\diff_pntr_reg[9] ;
  input areset_d1_3;
  input [0:0]\aw_id_r_reg[0]_0 ;
  input \active_ch_dly_reg[1][0]_0 ;
  input pntrs_eql_dly;
  input [1:0]vfifo_idle;
  input [0:0]E;
  input [64:0]\gfwd_mode.storage_data1_reg[64] ;
  input [12:0]\gfwd_mode.storage_data1_reg[0]_1 ;

  wire [0:0]A;
  wire [9:9]CHANNEL_DEPTH;
  wire [1:0]D;
  wire [27:15]D_0;
  wire [0:0]E;
  wire [1:0]Q;
  wire Q_reg;
  wire Q_reg_0;
  wire [27:0]WR_DATA;
  wire aclk;
  wire \active_ch_dly_reg[0]_3 ;
  wire \active_ch_dly_reg[1][0]_0 ;
  wire \active_ch_dly_reg[1]_4 ;
  wire \active_ch_dly_reg[2]_5 ;
  wire \active_ch_dly_reg[3]_6 ;
  wire \active_ch_dly_reg[4]_7 ;
  wire [1:1]active_ch_valid_dly;
  wire addr_ready;
  wire [97:0]addr_rollover_r_reg;
  wire areset_d1_0;
  wire areset_d1_3;
  wire [0:0]\aw_addr_r_reg[31] ;
  wire \aw_id_r_reg[0] ;
  wire [0:0]\aw_id_r_reg[0]_0 ;
  wire \burst_count_reg[0] ;
  wire [0:0]\diff_pntr_reg[9] ;
  wire [0:0]\gclr.prog_full_i_reg ;
  wire \gfwd_mode.m_valid_i_reg ;
  wire \gfwd_mode.m_valid_i_reg_0 ;
  wire \gfwd_mode.m_valid_i_reg_1 ;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire [27:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  wire [12:0]\gfwd_mode.storage_data1_reg[0]_1 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[10] ;
  wire [0:0]\gfwd_mode.storage_data1_reg[1] ;
  wire [64:0]\gfwd_mode.storage_data1_reg[64] ;
  wire \gfwd_mode.storage_data1_reg[98]_i_17_n_3 ;
  wire \gfwd_mode.storage_data1_reg[98]_i_18_n_0 ;
  wire \gfwd_mode.storage_data1_reg[98]_i_18_n_1 ;
  wire \gfwd_mode.storage_data1_reg[98]_i_18_n_2 ;
  wire \gfwd_mode.storage_data1_reg[98]_i_18_n_3 ;
  wire \gfwd_mode.storage_data1_reg[98]_i_24_n_0 ;
  wire \gfwd_mode.storage_data1_reg[98]_i_24_n_1 ;
  wire \gfwd_mode.storage_data1_reg[98]_i_24_n_2 ;
  wire \gfwd_mode.storage_data1_reg[98]_i_24_n_3 ;
  wire [0:0]\gptr_mcdf.gch_idle.active_ch_valid_dly_reg[0]_0 ;
  wire \gptr_mcdf.gch_idle.active_ch_valid_dly_reg_n_0_[0] ;
  wire \gstage1.q_dly_reg[1] ;
  wire [0:0]\gstage1.q_dly_reg[1]_0 ;
  wire [97:1]m_axis_payload_wr_out_i;
  wire p_0_out;
  wire p_0_out_0;
  wire [0:0]\packet_cnt_reg[5] ;
  wire [0:0]\pf_thresh_dly_reg[2]_2 ;
  wire [29:20]pntr_rchd_end_addr1_1;
  wire pntr_roll_over;
  wire pntr_roll_over_reg;
  wire pntrs_eql_dly;
  wire [31:0]sdpo_int;
  wire sdpram_top_inst_n_46;
  wire sdpram_top_inst_n_47;
  wire [1:0]vfifo_idle;
  wire we_int;
  wire [3:1]\NLW_gfwd_mode.storage_data1_reg[98]_i_17_CO_UNCONNECTED ;
  wire [3:2]\NLW_gfwd_mode.storage_data1_reg[98]_i_17_O_UNCONNECTED ;

  LUT5 #(
    .INIT(32'h77777000)) 
    Q_i_1__0__0
       (.I0(active_ch_valid_dly),
        .I1(\active_ch_dly_reg[1]_4 ),
        .I2(pntrs_eql_dly),
        .I3(\active_ch_dly_reg[1][0]_0 ),
        .I4(vfifo_idle[1]),
        .O(Q_reg_0));
  LUT5 #(
    .INIT(32'hBBBB0B00)) 
    Q_i_1__1
       (.I0(\active_ch_dly_reg[1]_4 ),
        .I1(active_ch_valid_dly),
        .I2(\active_ch_dly_reg[1][0]_0 ),
        .I3(pntrs_eql_dly),
        .I4(vfifo_idle[0]),
        .O(Q_reg));
  FDRE #(
    .INIT(1'b0)) 
    \active_ch_dly_reg[0][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(\active_ch_dly_reg[0]_3 ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \active_ch_dly_reg[1][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\active_ch_dly_reg[0]_3 ),
        .Q(\active_ch_dly_reg[1]_4 ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \active_ch_dly_reg[2][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\active_ch_dly_reg[1]_4 ),
        .Q(\active_ch_dly_reg[2]_5 ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \active_ch_dly_reg[3][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\active_ch_dly_reg[2]_5 ),
        .Q(\active_ch_dly_reg[3]_6 ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \active_ch_dly_reg[4][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\active_ch_dly_reg[3]_6 ),
        .Q(\active_ch_dly_reg[4]_7 ),
        .R(Q[1]));
  axi_vfifo_ctrl_0rom__parameterized0 depth_rom_inst
       (.CHANNEL_DEPTH(CHANNEL_DEPTH),
        .Q(Q[0]),
        .aclk(aclk));
  CARRY4 \gfwd_mode.storage_data1_reg[98]_i_17 
       (.CI(\gfwd_mode.storage_data1_reg[98]_i_18_n_0 ),
        .CO({\NLW_gfwd_mode.storage_data1_reg[98]_i_17_CO_UNCONNECTED [3:1],\gfwd_mode.storage_data1_reg[98]_i_17_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\NLW_gfwd_mode.storage_data1_reg[98]_i_17_O_UNCONNECTED [3:2],pntr_rchd_end_addr1_1[29:28]}),
        .S({1'b0,1'b0,1'b1,1'b0}));
  CARRY4 \gfwd_mode.storage_data1_reg[98]_i_18 
       (.CI(\gfwd_mode.storage_data1_reg[98]_i_24_n_0 ),
        .CO({\gfwd_mode.storage_data1_reg[98]_i_18_n_0 ,\gfwd_mode.storage_data1_reg[98]_i_18_n_1 ,\gfwd_mode.storage_data1_reg[98]_i_18_n_2 ,\gfwd_mode.storage_data1_reg[98]_i_18_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(pntr_rchd_end_addr1_1[27:24]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  CARRY4 \gfwd_mode.storage_data1_reg[98]_i_24 
       (.CI(1'b0),
        .CO({\gfwd_mode.storage_data1_reg[98]_i_24_n_0 ,\gfwd_mode.storage_data1_reg[98]_i_24_n_1 ,\gfwd_mode.storage_data1_reg[98]_i_24_n_2 ,\gfwd_mode.storage_data1_reg[98]_i_24_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,sdpram_top_inst_n_46,1'b1}),
        .O(pntr_rchd_end_addr1_1[23:20]),
        .S({1'b1,1'b1,sdpram_top_inst_n_47,1'b0}));
  FDRE #(
    .INIT(1'b0)) 
    \gptr_mcdf.gch_idle.active_ch_valid_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gptr_mcdf.gch_idle.active_ch_valid_dly_reg[0]_0 ),
        .Q(\gptr_mcdf.gch_idle.active_ch_valid_dly_reg_n_0_[0] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gptr_mcdf.gch_idle.active_ch_valid_dly_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gptr_mcdf.gch_idle.active_ch_valid_dly_reg_n_0_[0] ),
        .Q(active_ch_valid_dly),
        .R(Q[1]));
  axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9_wr_pf_ss \gptr_mcdf.gwr_data_1.mcdf_pf_gen_inst 
       (.A(A),
        .CHANNEL_DEPTH(CHANNEL_DEPTH),
        .D(D_0),
        .Q(Q),
        .aclk(aclk),
        .\diff_pntr_reg[9]_0 (\diff_pntr_reg[9] ),
        .\gclr.prog_full_i_reg (\pf_thresh_dly_reg[2]_2 ),
        .\gclr.prog_full_i_reg_0 (\gclr.prog_full_i_reg ),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0] ),
        .\gfwd_mode.storage_data1_reg[0]_0 (\gfwd_mode.storage_data1_reg[0]_1 ),
        .p_0_out(p_0_out),
        .pntr_roll_over(pntr_roll_over));
  axi_vfifo_ctrl_0axic_register_slice__parameterized4 mcf2awgen_reg_slice_inst
       (.CO(D[1]),
        .D({m_axis_payload_wr_out_i[97],sdpo_int,m_axis_payload_wr_out_i[64:1],D[0]}),
        .E(p_0_out_0),
        .aclk(aclk),
        .addr_ready(addr_ready),
        .addr_rollover_r_reg(addr_rollover_r_reg),
        .areset_d1_3(areset_d1_3),
        .\aw_addr_r_reg[31] (\aw_addr_r_reg[31] ),
        .\aw_id_r_reg[0] (\aw_id_r_reg[0] ),
        .\aw_id_r_reg[0]_0 (\aw_id_r_reg[0]_0 ),
        .\burst_count_reg[0] (\burst_count_reg[0] ),
        .\gfwd_mode.m_valid_i_reg_0 (\gfwd_mode.m_valid_i_reg_0 ),
        .\gfwd_mode.m_valid_i_reg_1 (\gfwd_mode.m_valid_i_reg_1 ),
        .\gfwd_mode.storage_data1_reg[10]_0 (\gfwd_mode.storage_data1_reg[10] ),
        .\gfwd_mode.storage_data1_reg[1]_0 (\gfwd_mode.storage_data1_reg[1] ),
        .\packet_cnt_reg[5] (\packet_cnt_reg[5] ));
  axi_vfifo_ctrl_0axic_register_slice__parameterized3 s2mm_reg_slice_inst
       (.E(p_0_out_0),
        .Q(Q[1]),
        .aclk(aclk),
        .areset_d1_0(areset_d1_0),
        .\gfwd_mode.m_valid_i_reg_0 (\gfwd_mode.m_valid_i_reg ),
        .\gfwd_mode.storage_data1_reg[64]_0 ({m_axis_payload_wr_out_i[64:1],D[0]}),
        .\gfwd_mode.storage_data1_reg[64]_1 (\gfwd_mode.storage_data1_reg[64] ),
        .\gno_bkp_on_tready.s_axis_tready_i_reg (E),
        .\gptr_mcdf.gch_idle.active_ch_valid_dly_reg[0] (\gptr_mcdf.gch_idle.active_ch_valid_dly_reg[0]_0 ),
        .ram_init_done_i_reg(\gstage1.q_dly_reg[1] ),
        .we_int(we_int));
  axi_vfifo_ctrl_0sdpram_top sdpram_top_inst
       (.CO(D[1]),
        .CONV_INTEGER(sdpram_top_inst_n_46),
        .D({sdpo_int[31:3],D[0]}),
        .Q(Q[0]),
        .S(sdpram_top_inst_n_47),
        .WR_DATA(WR_DATA),
        .aclk(aclk),
        .\gfwd_mode.m_valid_i_reg (\gptr_mcdf.gch_idle.active_ch_valid_dly_reg[0]_0 ),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0]_0 ),
        .\gfwd_mode.storage_data1_reg[97] (m_axis_payload_wr_out_i[97]),
        .\gin_reg.wr_pntr_pf_dly_reg[12] (D_0),
        .\gstage1.q_dly_reg[1] (\gstage1.q_dly_reg[1] ),
        .\gstage1.q_dly_reg[1]_0 (\gstage1.q_dly_reg[1]_0 ),
        .pntr_rchd_end_addr1(pntr_rchd_end_addr1_1),
        .pntr_roll_over(pntr_roll_over),
        .pntr_roll_over_reg(pntr_roll_over_reg));
endmodule

(* ORIG_REF_NAME = "mcf_data_flow_logic" *) 
module axi_vfifo_ctrl_0mcf_data_flow_logic__parameterized0
   (p_0_out_0,
    pntrs_eql_dly,
    \active_ch_dly_reg[0][0]_0 ,
    \active_ch_dly_reg[2][0]_0 ,
    Q_reg,
    \gin_reg.rd_pntr_pf_dly_reg[0] ,
    \gin_reg.rd_pntr_pf_dly_reg[9] ,
    \gin_reg.rd_pntr_pf_dly_reg[0]_0 ,
    \gstage1.q_dly_reg[31] ,
    S,
    pntr_rchd_end_addr1,
    DI,
    we_int_8,
    \gin_reg.wr_pntr_roll_over_dly_reg ,
    \gclr.prog_full_i_reg ,
    aclk,
    Q,
    A,
    \gfwd_mode.storage_data1_reg[0] ,
    \gfwd_mode.storage_data1_reg[72] ,
    \gfwd_mode.m_valid_i_reg ,
    \gfwd_mode.storage_data1_reg[0]_0 ,
    pntr_roll_over_reg_12,
    \gfwd_mode.storage_data1_reg[0]_1 ,
    \gfwd_mode.storage_data1_reg[0]_2 ,
    \pf_thresh_dly_reg[2][9] ,
    \pf_thresh_dly_reg[2]_2 ,
    \gfwd_mode.storage_data1_reg[0]_3 );
  output p_0_out_0;
  output pntrs_eql_dly;
  output \active_ch_dly_reg[0][0]_0 ;
  output \active_ch_dly_reg[2][0]_0 ;
  output Q_reg;
  output \gin_reg.rd_pntr_pf_dly_reg[0] ;
  output \gin_reg.rd_pntr_pf_dly_reg[9] ;
  output [0:0]\gin_reg.rd_pntr_pf_dly_reg[0]_0 ;
  output [27:0]\gstage1.q_dly_reg[31] ;
  output [0:0]S;
  output [7:0]pntr_rchd_end_addr1;
  output [0:0]DI;
  output we_int_8;
  output [0:0]\gin_reg.wr_pntr_roll_over_dly_reg ;
  output [0:0]\gclr.prog_full_i_reg ;
  input aclk;
  input [1:0]Q;
  input [0:0]A;
  input \gfwd_mode.storage_data1_reg[0] ;
  input \gfwd_mode.storage_data1_reg[72] ;
  input \gfwd_mode.m_valid_i_reg ;
  input [0:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  input pntr_roll_over_reg_12;
  input [28:0]\gfwd_mode.storage_data1_reg[0]_1 ;
  input [28:0]\gfwd_mode.storage_data1_reg[0]_2 ;
  input [0:0]\pf_thresh_dly_reg[2][9] ;
  input [0:0]\pf_thresh_dly_reg[2]_2 ;
  input [31:0]\gfwd_mode.storage_data1_reg[0]_3 ;

  wire [0:0]A;
  wire [0:0]DI;
  wire [1:0]Q;
  wire Q_reg;
  wire [0:0]S;
  wire aclk;
  wire \active_ch_dly_reg[0][0]_0 ;
  wire \active_ch_dly_reg[2][0]_0 ;
  wire \active_ch_dly_reg_n_0_[0][0] ;
  wire \active_ch_dly_reg_n_0_[2][0] ;
  wire \active_ch_dly_reg_n_0_[3][0] ;
  wire [0:0]\gclr.prog_full_i_reg ;
  wire \gfwd_mode.m_valid_i_reg ;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  wire [28:0]\gfwd_mode.storage_data1_reg[0]_1 ;
  wire [28:0]\gfwd_mode.storage_data1_reg[0]_2 ;
  wire [31:0]\gfwd_mode.storage_data1_reg[0]_3 ;
  wire \gfwd_mode.storage_data1_reg[72] ;
  wire \gin_reg.rd_pntr_pf_dly_reg[0] ;
  wire [0:0]\gin_reg.rd_pntr_pf_dly_reg[0]_0 ;
  wire \gin_reg.rd_pntr_pf_dly_reg[9] ;
  wire [0:0]\gin_reg.wr_pntr_roll_over_dly_reg ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_0 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_1 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_10 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_11 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_12 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_13 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_14 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_15 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_16 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_17 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_18 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_19 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_2 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_20 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_21 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_22 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_23 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_24 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_25 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_26 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_27 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_28 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_29 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_3 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_4 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_5 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_6 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_7 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_8 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_9 ;
  wire \gptr_mcdf.gch_idle.wrp_dly_inst_n_2 ;
  wire \gptr_mcdf.gch_idle.wrp_dly_inst_n_3 ;
  wire [27:0]\gstage1.q_dly_reg[31] ;
  wire lsb_eql;
  wire msb_eql;
  wire p_0_out_0;
  wire [0:0]\pf_thresh_dly_reg[2][9] ;
  wire [0:0]\pf_thresh_dly_reg[2]_2 ;
  wire [7:0]pntr_rchd_end_addr1;
  wire pntr_roll_over;
  wire pntr_roll_over_reg_12;
  wire pntrs_eql_dly;
  wire ram_reg_0_1_0_0_i_19_n_3;
  wire ram_reg_0_1_0_0_i_19_n_6;
  wire ram_reg_0_1_0_0_i_19_n_7;
  wire ram_reg_0_1_0_0_i_20_n_0;
  wire ram_reg_0_1_0_0_i_20_n_1;
  wire ram_reg_0_1_0_0_i_20_n_2;
  wire ram_reg_0_1_0_0_i_20_n_3;
  wire ram_reg_0_1_0_0_i_26_n_0;
  wire ram_reg_0_1_0_0_i_26_n_1;
  wire ram_reg_0_1_0_0_i_26_n_2;
  wire ram_reg_0_1_0_0_i_26_n_3;
  wire sdpram_top_inst_n_31;
  wire sdpram_top_inst_n_32;
  wire sdpram_top_inst_n_33;
  wire sdpram_top_inst_n_34;
  wire sdpram_top_inst_n_35;
  wire sdpram_top_inst_n_36;
  wire sdpram_top_inst_n_37;
  wire sdpram_top_inst_n_38;
  wire sdpram_top_inst_n_39;
  wire sdpram_top_inst_n_40;
  wire sdpram_top_inst_n_41;
  wire sdpram_top_inst_n_42;
  wire sdpram_top_inst_n_43;
  wire sdpram_top_inst_n_44;
  wire sdpram_top_inst_n_45;
  wire sdpram_top_inst_n_46;
  wire sdpram_top_inst_n_47;
  wire sdpram_top_inst_n_48;
  wire sdpram_top_inst_n_49;
  wire sdpram_top_inst_n_50;
  wire sdpram_top_inst_n_51;
  wire sdpram_top_inst_n_52;
  wire sdpram_top_inst_n_53;
  wire sdpram_top_inst_n_54;
  wire sdpram_top_inst_n_55;
  wire sdpram_top_inst_n_56;
  wire sdpram_top_inst_n_57;
  wire sdpram_top_inst_n_58;
  wire sdpram_top_inst_n_59;
  wire sdpram_top_inst_n_62;
  wire sdpram_top_inst_n_63;
  wire we_int_8;
  wire [3:1]NLW_ram_reg_0_1_0_0_i_19_CO_UNCONNECTED;
  wire [3:2]NLW_ram_reg_0_1_0_0_i_19_O_UNCONNECTED;

  FDRE #(
    .INIT(1'b0)) 
    \active_ch_dly_reg[0][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\active_ch_dly_reg[0][0]_0 ),
        .Q(\active_ch_dly_reg_n_0_[0][0] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \active_ch_dly_reg[1][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\active_ch_dly_reg_n_0_[0][0] ),
        .Q(\active_ch_dly_reg[2][0]_0 ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \active_ch_dly_reg[2][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\active_ch_dly_reg[2][0]_0 ),
        .Q(\active_ch_dly_reg_n_0_[2][0] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \active_ch_dly_reg[3][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\active_ch_dly_reg_n_0_[2][0] ),
        .Q(\active_ch_dly_reg_n_0_[3][0] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \active_ch_dly_reg[4][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\active_ch_dly_reg_n_0_[3][0] ),
        .Q(Q_reg),
        .R(Q[1]));
  axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9_delay__parameterized1 \gptr_mcdf.gch_idle.pntr_eql_inst 
       (.CO(msb_eql),
        .Q(Q[1]),
        .aclk(aclk),
        .\gstage1.q_dly_reg[15] (lsb_eql),
        .pntrs_eql_dly(pntrs_eql_dly));
  axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9_delay \gptr_mcdf.gch_idle.rdp_dly_inst 
       (.Q({\gptr_mcdf.gch_idle.wrp_dly_inst_n_2 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_3 }),
        .S(\gptr_mcdf.gch_idle.rdp_dly_inst_n_0 ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0]_3 ),
        .\gstage1.q_dly_reg[0]_0 (\gptr_mcdf.gch_idle.rdp_dly_inst_n_1 ),
        .\gstage1.q_dly_reg[0]_1 (\gptr_mcdf.gch_idle.rdp_dly_inst_n_2 ),
        .\gstage1.q_dly_reg[0]_2 ({\gptr_mcdf.gch_idle.rdp_dly_inst_n_3 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_4 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_5 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_6 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_7 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_8 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_9 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_10 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_11 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_12 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_13 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_14 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_15 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_16 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_17 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_18 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_19 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_20 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_21 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_22 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_23 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_24 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_25 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_26 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_27 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_28 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_29 }),
        .\wr_rst_reg_reg[15] (Q[1]));
  axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9_delay_63 \gptr_mcdf.gch_idle.wrp_dly_inst 
       (.CO(msb_eql),
        .D({sdpram_top_inst_n_31,sdpram_top_inst_n_32,sdpram_top_inst_n_33,sdpram_top_inst_n_34,sdpram_top_inst_n_35,sdpram_top_inst_n_36,sdpram_top_inst_n_37,sdpram_top_inst_n_38,sdpram_top_inst_n_39,sdpram_top_inst_n_40,sdpram_top_inst_n_41,sdpram_top_inst_n_42,sdpram_top_inst_n_43,sdpram_top_inst_n_44,sdpram_top_inst_n_45,sdpram_top_inst_n_46,sdpram_top_inst_n_47,sdpram_top_inst_n_48,sdpram_top_inst_n_49,sdpram_top_inst_n_50,sdpram_top_inst_n_51,sdpram_top_inst_n_52,sdpram_top_inst_n_53,sdpram_top_inst_n_54,sdpram_top_inst_n_55,sdpram_top_inst_n_56,sdpram_top_inst_n_57,sdpram_top_inst_n_58,sdpram_top_inst_n_59}),
        .Q({\gptr_mcdf.gch_idle.wrp_dly_inst_n_2 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_3 }),
        .S(\gptr_mcdf.gch_idle.rdp_dly_inst_n_0 ),
        .aclk(aclk),
        .\gstage1.q_dly_reg[0] (lsb_eql),
        .\gstage1.q_dly_reg[0]_0 (\gptr_mcdf.gch_idle.rdp_dly_inst_n_2 ),
        .\gstage1.q_dly_reg[30]_0 ({\gptr_mcdf.gch_idle.rdp_dly_inst_n_3 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_4 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_5 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_6 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_7 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_8 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_9 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_10 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_11 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_12 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_13 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_14 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_15 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_16 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_17 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_18 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_19 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_20 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_21 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_22 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_23 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_24 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_25 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_26 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_27 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_28 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_29 }),
        .\gstage1.q_dly_reg[31]_0 (\gptr_mcdf.gch_idle.rdp_dly_inst_n_1 ),
        .\wr_rst_reg_reg[15] (Q[1]));
  axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9_wr_pf_ss__parameterized0 \gptr_mcdf.gwr_data_1.mcdf_pf_gen_inst 
       (.A(A),
        .D({sdpram_top_inst_n_35,sdpram_top_inst_n_36,sdpram_top_inst_n_37,sdpram_top_inst_n_38,sdpram_top_inst_n_39,sdpram_top_inst_n_40,sdpram_top_inst_n_41,sdpram_top_inst_n_42,sdpram_top_inst_n_43,sdpram_top_inst_n_44,sdpram_top_inst_n_45,sdpram_top_inst_n_46,sdpram_top_inst_n_47}),
        .Q(Q[1]),
        .aclk(aclk),
        .\gclr.prog_full_i_reg_0 (\gclr.prog_full_i_reg ),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0] ),
        .\gfwd_mode.storage_data1_reg[0]_0 (\gfwd_mode.storage_data1_reg[0]_3 [27:15]),
        .p_0_out_0(p_0_out_0),
        .\pf_thresh_dly_reg[2][9] (\pf_thresh_dly_reg[2][9] ),
        .\pf_thresh_dly_reg[2]_2 (\pf_thresh_dly_reg[2]_2 ),
        .pntr_roll_over(pntr_roll_over));
  CARRY4 ram_reg_0_1_0_0_i_19
       (.CI(ram_reg_0_1_0_0_i_20_n_0),
        .CO({NLW_ram_reg_0_1_0_0_i_19_CO_UNCONNECTED[3:1],ram_reg_0_1_0_0_i_19_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({NLW_ram_reg_0_1_0_0_i_19_O_UNCONNECTED[3:2],ram_reg_0_1_0_0_i_19_n_6,ram_reg_0_1_0_0_i_19_n_7}),
        .S({1'b0,1'b0,1'b1,1'b0}));
  CARRY4 ram_reg_0_1_0_0_i_20
       (.CI(ram_reg_0_1_0_0_i_26_n_0),
        .CO({ram_reg_0_1_0_0_i_20_n_0,ram_reg_0_1_0_0_i_20_n_1,ram_reg_0_1_0_0_i_20_n_2,ram_reg_0_1_0_0_i_20_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(pntr_rchd_end_addr1[7:4]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  CARRY4 ram_reg_0_1_0_0_i_26
       (.CI(1'b0),
        .CO({ram_reg_0_1_0_0_i_26_n_0,ram_reg_0_1_0_0_i_26_n_1,ram_reg_0_1_0_0_i_26_n_2,ram_reg_0_1_0_0_i_26_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,sdpram_top_inst_n_62,1'b1}),
        .O(pntr_rchd_end_addr1[3:0]),
        .S({1'b1,1'b1,sdpram_top_inst_n_63,1'b0}));
  axi_vfifo_ctrl_0axic_register_slice__parameterized5 s2mm_reg_slice_inst
       (.aclk(aclk),
        .\active_ch_dly_reg[0][0] (\active_ch_dly_reg[0][0]_0 ),
        .\gfwd_mode.m_valid_i_reg_0 (\gfwd_mode.m_valid_i_reg ),
        .\gfwd_mode.storage_data1_reg[72] (\gfwd_mode.storage_data1_reg[72] ),
        .\gin_reg.rd_pntr_pf_dly_reg[9] (\gin_reg.rd_pntr_pf_dly_reg[9] ),
        .ram_init_done_i_reg(\gin_reg.rd_pntr_pf_dly_reg[0] ),
        .we_int_8(we_int_8));
  axi_vfifo_ctrl_0sdpram_top_64 sdpram_top_inst
       (.CONV_INTEGER(sdpram_top_inst_n_62),
        .D({sdpram_top_inst_n_31,sdpram_top_inst_n_32,sdpram_top_inst_n_33,sdpram_top_inst_n_34,sdpram_top_inst_n_35,sdpram_top_inst_n_36,sdpram_top_inst_n_37,sdpram_top_inst_n_38,sdpram_top_inst_n_39,sdpram_top_inst_n_40,sdpram_top_inst_n_41,sdpram_top_inst_n_42,sdpram_top_inst_n_43,sdpram_top_inst_n_44,sdpram_top_inst_n_45,sdpram_top_inst_n_46,sdpram_top_inst_n_47,sdpram_top_inst_n_48,sdpram_top_inst_n_49,sdpram_top_inst_n_50,sdpram_top_inst_n_51,sdpram_top_inst_n_52,sdpram_top_inst_n_53,sdpram_top_inst_n_54,sdpram_top_inst_n_55,sdpram_top_inst_n_56,sdpram_top_inst_n_57,sdpram_top_inst_n_58,sdpram_top_inst_n_59}),
        .DI(DI),
        .Q(Q[0]),
        .S(S),
        .aclk(aclk),
        .\gfwd_mode.m_valid_i_reg (\gin_reg.rd_pntr_pf_dly_reg[9] ),
        .\gfwd_mode.storage_data1_reg[0] (\active_ch_dly_reg[0][0]_0 ),
        .\gfwd_mode.storage_data1_reg[0]_0 (\gfwd_mode.storage_data1_reg[0]_0 ),
        .\gfwd_mode.storage_data1_reg[0]_1 (\gfwd_mode.storage_data1_reg[0]_1 ),
        .\gfwd_mode.storage_data1_reg[0]_2 (\gfwd_mode.storage_data1_reg[0]_2 ),
        .\gin_reg.rd_pntr_pf_dly_reg[0] (\gin_reg.rd_pntr_pf_dly_reg[0] ),
        .\gin_reg.rd_pntr_pf_dly_reg[0]_0 (\gin_reg.rd_pntr_pf_dly_reg[0]_0 ),
        .\gin_reg.wr_pntr_roll_over_dly_reg (sdpram_top_inst_n_63),
        .\gin_reg.wr_pntr_roll_over_dly_reg_0 (\gin_reg.wr_pntr_roll_over_dly_reg ),
        .\gstage1.q_dly_reg[31] (\gstage1.q_dly_reg[31] ),
        .pntr_rchd_end_addr1({ram_reg_0_1_0_0_i_19_n_6,ram_reg_0_1_0_0_i_19_n_7,pntr_rchd_end_addr1[3:2]}),
        .pntr_roll_over(pntr_roll_over),
        .pntr_roll_over_reg_12(pntr_roll_over_reg_12));
endmodule

(* ORIG_REF_NAME = "mcf_data_flow_logic" *) 
module axi_vfifo_ctrl_0mcf_data_flow_logic__parameterized1
   (A,
    \gfwd_mode.m_valid_i_reg ,
    p_0_out,
    \gfwd_mode.storage_data1_reg[28] ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T ,
    \pf_thresh_dly_reg[2][4] ,
    \gset.prog_full_i_reg ,
    active_ch_dly_reg_r_3_0,
    \active_ch_dly_reg[4][0]_0 ,
    \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_0 ,
    \active_ch_dly_reg[4]_12 ,
    CO,
    wr_addr_int,
    \gin_reg.wr_pntr_pf_dly_reg[13] ,
    \gin_reg.wr_pntr_pf_dly_reg[15] ,
    we_int_9,
    ena_array,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_0 ,
    \gclr.prog_full_i_reg ,
    aclk,
    Q,
    \gfwd_mode.storage_data1_reg[0] ,
    addr_ready_reg,
    pntr_roll_over_reg_13,
    p_0_in0_out,
    \gfwd_mode.storage_data1_reg[0]_0 ,
    \diff_pntr_reg[13] ,
    S,
    DI,
    \pf_thresh_dly_reg[2][14] ,
    \gfwd_mode.areset_d1_reg ,
    addr_rollover_r_reg,
    \gfwd_mode.storage_data1_reg[0]_1 );
  output [0:0]A;
  output \gfwd_mode.m_valid_i_reg ;
  output p_0_out;
  output \gfwd_mode.storage_data1_reg[28] ;
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T ;
  output \pf_thresh_dly_reg[2][4] ;
  output [1:0]\gset.prog_full_i_reg ;
  output active_ch_dly_reg_r_3_0;
  output \active_ch_dly_reg[4][0]_0 ;
  output [0:0]\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_0 ;
  output \active_ch_dly_reg[4]_12 ;
  output [0:0]CO;
  output [0:0]wr_addr_int;
  output [15:0]\gin_reg.wr_pntr_pf_dly_reg[13] ;
  output [0:0]\gin_reg.wr_pntr_pf_dly_reg[15] ;
  output we_int_9;
  output [15:0]ena_array;
  output [30:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_0 ;
  output [0:0]\gclr.prog_full_i_reg ;
  input aclk;
  input [1:0]Q;
  input \gfwd_mode.storage_data1_reg[0] ;
  input [0:0]addr_ready_reg;
  input pntr_roll_over_reg_13;
  input [15:0]p_0_in0_out;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  input [8:0]\diff_pntr_reg[13] ;
  input [2:0]S;
  input [0:0]DI;
  input [0:0]\pf_thresh_dly_reg[2][14] ;
  input [0:0]\gfwd_mode.areset_d1_reg ;
  input [15:0]addr_rollover_r_reg;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_1 ;

  wire [0:0]A;
  wire [0:0]CO;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T ;
  wire [30:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_0 ;
  wire [0:0]DI;
  wire [1:0]Q;
  wire [15:15]QSPO;
  wire [2:0]S;
  wire [14:0]S_PAYLOAD_DATA;
  wire aclk;
  wire \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0 ;
  wire [0:0]\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_0 ;
  wire \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_n_0 ;
  wire \active_ch_dly_reg[4][0]_0 ;
  wire \active_ch_dly_reg[4]_12 ;
  wire active_ch_dly_reg_gate_n_0;
  wire active_ch_dly_reg_r_1_n_0;
  wire active_ch_dly_reg_r_3_0;
  wire active_ch_dly_reg_r_n_0;
  wire [0:0]addr_ready_reg;
  wire [15:0]addr_rollover_r_reg;
  wire [8:0]\diff_pntr_reg[13] ;
  wire [15:0]ena_array;
  wire [0:0]\gclr.prog_full_i_reg ;
  wire [0:0]\gfwd_mode.areset_d1_reg ;
  wire \gfwd_mode.m_valid_i_reg ;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_1 ;
  wire \gfwd_mode.storage_data1_reg[28] ;
  wire [15:0]\gin_reg.wr_pntr_pf_dly_reg[13] ;
  wire [0:0]\gin_reg.wr_pntr_pf_dly_reg[15] ;
  wire \gmcpf_pf_gen.mcpf_pf_gen_inst_n_5 ;
  wire \gmcpf_pf_gen.thresh_rom_inst_n_0 ;
  wire [1:0]\gset.prog_full_i_reg ;
  wire [15:0]p_0_in0_out;
  wire p_0_out;
  wire p_0_out_0;
  wire [0:0]\pf_thresh_dly_reg[2][14] ;
  wire \pf_thresh_dly_reg[2][4] ;
  wire [16:12]pntr_rchd_end_addr1;
  wire pntr_roll_over;
  wire pntr_roll_over_reg_13;
  wire ram_reg_0_1_0_0_i_15_n_0;
  wire ram_reg_0_1_0_0_i_15_n_1;
  wire ram_reg_0_1_0_0_i_15_n_2;
  wire ram_reg_0_1_0_0_i_15_n_3;
  wire s_axis_tvalid_wr_in_i;
  wire sdpram_top_inst_n_37;
  wire sdpram_top_inst_n_38;
  wire we_int_9;
  wire [0:0]wr_addr_int;
  wire [15:0]wr_data_i;
  wire [3:0]NLW_ram_reg_0_1_0_0_i_6_CO_UNCONNECTED;
  wire [3:1]NLW_ram_reg_0_1_0_0_i_6_O_UNCONNECTED;

  (* srl_bus_name = "U0/\inst_vfifo/gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/active_ch_dly_reg[2] " *) 
  (* srl_name = "U0/\inst_vfifo/gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_0 ),
        .Q(\active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0 ));
  FDRE \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3 
       (.C(aclk),
        .CE(1'b1),
        .D(\active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0 ),
        .Q(\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_n_0 ),
        .R(1'b0));
  FDRE \active_ch_dly_reg[4][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(active_ch_dly_reg_gate_n_0),
        .Q(\active_ch_dly_reg[4]_12 ),
        .R(Q[1]));
  LUT2 #(
    .INIT(4'h8)) 
    active_ch_dly_reg_gate
       (.I0(\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_n_0 ),
        .I1(\active_ch_dly_reg[4][0]_0 ),
        .O(active_ch_dly_reg_gate_n_0));
  FDRE active_ch_dly_reg_r
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(active_ch_dly_reg_r_n_0),
        .R(Q[1]));
  FDRE active_ch_dly_reg_r_1
       (.C(aclk),
        .CE(1'b1),
        .D(active_ch_dly_reg_r_n_0),
        .Q(active_ch_dly_reg_r_1_n_0),
        .R(Q[1]));
  FDRE active_ch_dly_reg_r_2
       (.C(aclk),
        .CE(1'b1),
        .D(active_ch_dly_reg_r_1_n_0),
        .Q(active_ch_dly_reg_r_3_0),
        .R(Q[1]));
  FDRE active_ch_dly_reg_r_3
       (.C(aclk),
        .CE(1'b1),
        .D(active_ch_dly_reg_r_3_0),
        .Q(\active_ch_dly_reg[4][0]_0 ),
        .R(Q[1]));
  axi_vfifo_ctrl_0rom__parameterized3 depth_rom_inst
       (.Q(Q[0]),
        .QSPO(QSPO),
        .aclk(aclk));
  axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9_wr_pf_ss__parameterized1 \gmcpf_pf_gen.mcpf_pf_gen_inst 
       (.A(A),
        .D(wr_data_i),
        .DI(DI),
        .Q(Q),
        .QSPO(QSPO),
        .S(\gmcpf_pf_gen.mcpf_pf_gen_inst_n_5 ),
        .aclk(aclk),
        .\diff_pntr_reg[13]_0 (\diff_pntr_reg[13] ),
        .\diff_pntr_reg[6]_0 (S),
        .\gclr.prog_full_i_reg (\gclr.prog_full_i_reg ),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0] ),
        .\gfwd_mode.storage_data1_reg[0]_0 (\gfwd_mode.storage_data1_reg[0]_1 ),
        .\greg_out.QSPO_reg_r (\gmcpf_pf_gen.thresh_rom_inst_n_0 ),
        .\gset.prog_full_i_reg_0 (\gset.prog_full_i_reg ),
        .p_0_out(p_0_out),
        .\pf_thresh_dly_reg[2][14]_0 (\pf_thresh_dly_reg[2][14] ),
        .\pf_thresh_dly_reg[2][4]_0 (\pf_thresh_dly_reg[2][4] ),
        .pntr_rchd_end_addr1(pntr_rchd_end_addr1[16]),
        .pntr_roll_over(pntr_roll_over));
  axi_vfifo_ctrl_0rom__parameterized4 \gmcpf_pf_gen.thresh_rom_inst 
       (.Q(Q[0]),
        .aclk(aclk),
        .pf_thresh_dly_reg_r(\gmcpf_pf_gen.thresh_rom_inst_n_0 ));
  axi_vfifo_ctrl_0axic_register_slice__parameterized8 mcf2awgen_reg_slice_inst
       (.D({\gfwd_mode.storage_data1_reg[0]_0 ,S_PAYLOAD_DATA}),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T (\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T ),
        .E(p_0_out_0),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_0 ),
        .aclk(aclk),
        .ena_array(ena_array),
        .\gfwd_mode.areset_d1_reg (\gfwd_mode.m_valid_i_reg ),
        .s_axis_tvalid_wr_in_i(s_axis_tvalid_wr_in_i));
  CARRY4 ram_reg_0_1_0_0_i_15
       (.CI(1'b0),
        .CO({ram_reg_0_1_0_0_i_15_n_0,ram_reg_0_1_0_0_i_15_n_1,ram_reg_0_1_0_0_i_15_n_2,ram_reg_0_1_0_0_i_15_n_3}),
        .CYINIT(1'b1),
        .DI({sdpram_top_inst_n_37,1'b1,1'b1,1'b1}),
        .O(pntr_rchd_end_addr1[15:12]),
        .S({sdpram_top_inst_n_38,1'b0,1'b0,1'b0}));
  CARRY4 ram_reg_0_1_0_0_i_6
       (.CI(ram_reg_0_1_0_0_i_15_n_0),
        .CO(NLW_ram_reg_0_1_0_0_i_6_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_ram_reg_0_1_0_0_i_6_O_UNCONNECTED[3:1],pntr_rchd_end_addr1[16]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  axi_vfifo_ctrl_0axic_register_slice__parameterized7 s2mm_reg_slice_inst
       (.E(p_0_out_0),
        .Q(Q[1]),
        .aclk(aclk),
        .addr_ready_reg(addr_ready_reg),
        .addr_rollover_r_reg(addr_rollover_r_reg),
        .\gfwd_mode.areset_d1_reg_0 (\gfwd_mode.areset_d1_reg ),
        .\gfwd_mode.m_valid_i_reg_0 (\gfwd_mode.m_valid_i_reg ),
        .\gfwd_mode.storage_data1_reg[14]_0 ({S_PAYLOAD_DATA,\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_0 }),
        .ram_init_done_i_reg(\gfwd_mode.storage_data1_reg[28] ),
        .s_axis_tvalid_wr_in_i(s_axis_tvalid_wr_in_i),
        .we_int_9(we_int_9));
  axi_vfifo_ctrl_0sdpram_top__parameterized0 sdpram_top_inst
       (.CO(CO),
        .CONV_INTEGER(sdpram_top_inst_n_37),
        .D(wr_data_i),
        .Q(Q[0]),
        .S(\gmcpf_pf_gen.mcpf_pf_gen_inst_n_5 ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[0] (\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_0 ),
        .\gfwd_mode.storage_data1_reg[0]_0 (\gfwd_mode.storage_data1_reg[0]_0 ),
        .\gfwd_mode.storage_data1_reg[28] (\gfwd_mode.storage_data1_reg[28] ),
        .\gin_reg.wr_pntr_pf_dly_reg[13] (\gin_reg.wr_pntr_pf_dly_reg[13] ),
        .\gin_reg.wr_pntr_pf_dly_reg[14] (sdpram_top_inst_n_38),
        .\gin_reg.wr_pntr_pf_dly_reg[15] (\gin_reg.wr_pntr_pf_dly_reg[15] ),
        .p_0_in0_out(p_0_in0_out),
        .pntr_rchd_end_addr1(pntr_rchd_end_addr1),
        .pntr_roll_over(pntr_roll_over),
        .pntr_roll_over_reg_13(pntr_roll_over_reg_13),
        .s_axis_tvalid_wr_in_i(s_axis_tvalid_wr_in_i),
        .wr_addr_int(wr_addr_int));
endmodule

(* ORIG_REF_NAME = "mcf_data_flow_logic" *) 
module axi_vfifo_ctrl_0mcf_data_flow_logic__parameterized2
   (p_0_out_0,
    \gfwd_mode.storage_data1_reg[0] ,
    \gfwd_mode.storage_data1_reg[14] ,
    \gnstage1.q_dly_reg[0][0] ,
    Q_reg,
    \gin_reg.rd_pntr_pf_dly_reg[1] ,
    \gin_reg.rd_pntr_pf_dly_reg[13] ,
    \gin_reg.rd_pntr_pf_dly_reg[15] ,
    \gin_reg.rd_pntr_pf_dly_reg[14] ,
    \gin_reg.rd_pntr_pf_dly_reg[14]_0 ,
    we_int_10,
    enb_array,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T ,
    S,
    \gclr.prog_full_i_reg ,
    \gclr.prog_full_i_reg_0 ,
    DI,
    aclk,
    Q,
    A,
    \gfwd_mode.storage_data1_reg[0]_0 ,
    CO,
    \gfwd_rev.storage_data1_reg[0] ,
    \gfwd_mode.areset_d1_reg ,
    Q_reg_0,
    active_ch_dly_reg_r_3,
    \gfwd_mode.storage_data1_reg[0]_1 ,
    pntr_roll_over_reg_14,
    \gfwd_mode.storage_data1_reg[0]_2 ,
    \gfwd_mode.storage_data1_reg[0]_3 ,
    \pf_thresh_dly_reg[2]_10 ,
    \gfwd_mode.storage_data1_reg[0]_4 );
  output p_0_out_0;
  output \gfwd_mode.storage_data1_reg[0] ;
  output \gfwd_mode.storage_data1_reg[14] ;
  output \gnstage1.q_dly_reg[0][0] ;
  output Q_reg;
  output [0:0]\gin_reg.rd_pntr_pf_dly_reg[1] ;
  output [15:0]\gin_reg.rd_pntr_pf_dly_reg[13] ;
  output [0:0]\gin_reg.rd_pntr_pf_dly_reg[15] ;
  output [0:0]\gin_reg.rd_pntr_pf_dly_reg[14] ;
  output [4:0]\gin_reg.rd_pntr_pf_dly_reg[14]_0 ;
  output we_int_10;
  output [15:0]enb_array;
  output [16:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T ;
  output [2:0]S;
  output [8:0]\gclr.prog_full_i_reg ;
  output [0:0]\gclr.prog_full_i_reg_0 ;
  output [0:0]DI;
  input aclk;
  input [1:0]Q;
  input [0:0]A;
  input \gfwd_mode.storage_data1_reg[0]_0 ;
  input [0:0]CO;
  input \gfwd_rev.storage_data1_reg[0] ;
  input \gfwd_mode.areset_d1_reg ;
  input Q_reg_0;
  input active_ch_dly_reg_r_3;
  input [0:0]\gfwd_mode.storage_data1_reg[0]_1 ;
  input pntr_roll_over_reg_14;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_2 ;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_3 ;
  input [1:0]\pf_thresh_dly_reg[2]_10 ;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_4 ;

  wire [0:0]A;
  wire [0:0]CO;
  wire [16:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T ;
  wire [0:0]DI;
  wire [1:0]Q;
  wire Q_reg;
  wire Q_reg_0;
  wire [2:0]S;
  wire aclk;
  wire \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0 ;
  wire \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_n_0 ;
  wire active_ch_dly_reg_gate_n_0;
  wire active_ch_dly_reg_r_3;
  wire [15:0]enb_array;
  wire [8:0]\gclr.prog_full_i_reg ;
  wire [0:0]\gclr.prog_full_i_reg_0 ;
  wire \gfwd_mode.areset_d1_reg ;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire \gfwd_mode.storage_data1_reg[0]_0 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0]_1 ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_2 ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_3 ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_4 ;
  wire \gfwd_mode.storage_data1_reg[14] ;
  wire \gfwd_rev.storage_data1_reg[0] ;
  wire [15:0]\gin_reg.rd_pntr_pf_dly_reg[13] ;
  wire [0:0]\gin_reg.rd_pntr_pf_dly_reg[14] ;
  wire [4:0]\gin_reg.rd_pntr_pf_dly_reg[14]_0 ;
  wire [0:0]\gin_reg.rd_pntr_pf_dly_reg[15] ;
  wire [0:0]\gin_reg.rd_pntr_pf_dly_reg[1] ;
  wire \gnstage1.q_dly_reg[0][0] ;
  wire p_0_out;
  wire p_0_out_0;
  wire [1:0]\pf_thresh_dly_reg[2]_10 ;
  wire pntr_roll_over;
  wire pntr_roll_over_reg_14;
  wire ram_reg_0_1_0_0_i_15_n_0;
  wire ram_reg_0_1_0_0_i_15_n_1;
  wire ram_reg_0_1_0_0_i_15_n_2;
  wire ram_reg_0_1_0_0_i_15_n_3;
  wire s_axis_tvalid_wr_in_i;
  wire sdpram_top_inst_n_19;
  wire sdpram_top_inst_n_20;
  wire sdpram_top_inst_n_21;
  wire sdpram_top_inst_n_22;
  wire sdpram_top_inst_n_23;
  wire sdpram_top_inst_n_24;
  wire sdpram_top_inst_n_25;
  wire sdpram_top_inst_n_26;
  wire sdpram_top_inst_n_27;
  wire sdpram_top_inst_n_28;
  wire sdpram_top_inst_n_29;
  wire sdpram_top_inst_n_30;
  wire sdpram_top_inst_n_31;
  wire sdpram_top_inst_n_32;
  wire sdpram_top_inst_n_33;
  wire sdpram_top_inst_n_34;
  wire sdpram_top_inst_n_37;
  wire sdpram_top_inst_n_38;
  wire we_int_10;
  wire [3:0]NLW_ram_reg_0_1_0_0_i_6_CO_UNCONNECTED;
  wire [3:1]NLW_ram_reg_0_1_0_0_i_6_O_UNCONNECTED;

  (* srl_bus_name = "U0/\inst_vfifo/gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/active_ch_dly_reg[2] " *) 
  (* srl_name = "U0/\inst_vfifo/gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(\gfwd_mode.storage_data1_reg[0] ),
        .Q(\active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0 ));
  FDRE \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3 
       (.C(aclk),
        .CE(1'b1),
        .D(\active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0 ),
        .Q(\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_n_0 ),
        .R(1'b0));
  FDRE \active_ch_dly_reg[4][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(active_ch_dly_reg_gate_n_0),
        .Q(Q_reg),
        .R(Q[1]));
  LUT2 #(
    .INIT(4'h8)) 
    active_ch_dly_reg_gate
       (.I0(\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_n_0 ),
        .I1(active_ch_dly_reg_r_3),
        .O(active_ch_dly_reg_gate_n_0));
  axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9_wr_pf_ss__parameterized2 \gmcpf_pf_gen.mcpf_pf_gen_inst 
       (.A(A),
        .CO(CO),
        .D({sdpram_top_inst_n_19,sdpram_top_inst_n_20,sdpram_top_inst_n_21,sdpram_top_inst_n_22,sdpram_top_inst_n_23,sdpram_top_inst_n_24,sdpram_top_inst_n_25,sdpram_top_inst_n_26,sdpram_top_inst_n_27,sdpram_top_inst_n_28,sdpram_top_inst_n_29,sdpram_top_inst_n_30,sdpram_top_inst_n_31,sdpram_top_inst_n_32,sdpram_top_inst_n_33,sdpram_top_inst_n_34}),
        .DI(DI),
        .Q(Q[1]),
        .S(S),
        .aclk(aclk),
        .\gclr.prog_full_i_reg_0 (\gclr.prog_full_i_reg ),
        .\gclr.prog_full_i_reg_1 (\gclr.prog_full_i_reg_0 ),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0]_0 ),
        .\gfwd_mode.storage_data1_reg[0]_0 (\gfwd_mode.storage_data1_reg[0]_4 ),
        .p_0_out_0(p_0_out_0),
        .\pf_thresh_dly_reg[2]_10 (\pf_thresh_dly_reg[2]_10 ),
        .pntr_roll_over(pntr_roll_over));
  axi_vfifo_ctrl_0axic_register_slice__parameterized10 mcf2awgen_reg_slice_inst
       (.D({\gfwd_mode.storage_data1_reg[0]_3 ,\gfwd_mode.storage_data1_reg[0] }),
        .E(p_0_out),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T ),
        .aclk(aclk),
        .enb_array(enb_array),
        .\gfwd_mode.areset_d1_reg (\gfwd_mode.areset_d1_reg ),
        .\gnstage1.q_dly_reg[0][0] (\gnstage1.q_dly_reg[0][0] ),
        .s_axis_tvalid_wr_in_i(s_axis_tvalid_wr_in_i));
  CARRY4 ram_reg_0_1_0_0_i_15
       (.CI(1'b0),
        .CO({ram_reg_0_1_0_0_i_15_n_0,ram_reg_0_1_0_0_i_15_n_1,ram_reg_0_1_0_0_i_15_n_2,ram_reg_0_1_0_0_i_15_n_3}),
        .CYINIT(1'b1),
        .DI({sdpram_top_inst_n_37,1'b1,1'b1,1'b1}),
        .O(\gin_reg.rd_pntr_pf_dly_reg[14]_0 [3:0]),
        .S({sdpram_top_inst_n_38,1'b0,1'b0,1'b0}));
  CARRY4 ram_reg_0_1_0_0_i_6
       (.CI(ram_reg_0_1_0_0_i_15_n_0),
        .CO(NLW_ram_reg_0_1_0_0_i_6_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_ram_reg_0_1_0_0_i_6_O_UNCONNECTED[3:1],\gin_reg.rd_pntr_pf_dly_reg[14]_0 [4]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  axi_vfifo_ctrl_0axic_register_slice__parameterized9 s2mm_reg_slice_inst
       (.D(\gfwd_mode.storage_data1_reg[0] ),
        .E(p_0_out),
        .Q_reg(Q_reg_0),
        .aclk(aclk),
        .\gfwd_mode.areset_d1_reg (\gfwd_mode.areset_d1_reg ),
        .\gfwd_rev.storage_data1_reg[0] (\gfwd_rev.storage_data1_reg[0] ),
        .ram_init_done_i_reg(\gfwd_mode.storage_data1_reg[14] ),
        .s_axis_tvalid_wr_in_i(s_axis_tvalid_wr_in_i),
        .we_int_10(we_int_10));
  axi_vfifo_ctrl_0sdpram_top__parameterized1 sdpram_top_inst
       (.CONV_INTEGER(sdpram_top_inst_n_37),
        .D({\gfwd_mode.storage_data1_reg[0]_3 ,\gfwd_mode.storage_data1_reg[0] }),
        .Q(Q[0]),
        .S(sdpram_top_inst_n_38),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0]_1 ),
        .\gfwd_mode.storage_data1_reg[0]_0 (\gfwd_mode.storage_data1_reg[0]_2 ),
        .\gfwd_mode.storage_data1_reg[0]_1 (\gin_reg.rd_pntr_pf_dly_reg[14]_0 [1:0]),
        .\gfwd_mode.storage_data1_reg[14] (\gfwd_mode.storage_data1_reg[14] ),
        .\gin_reg.rd_pntr_pf_dly_reg[13] (\gin_reg.rd_pntr_pf_dly_reg[13] ),
        .\gin_reg.rd_pntr_pf_dly_reg[14] (\gin_reg.rd_pntr_pf_dly_reg[14] ),
        .\gin_reg.rd_pntr_pf_dly_reg[15] ({sdpram_top_inst_n_19,sdpram_top_inst_n_20,sdpram_top_inst_n_21,sdpram_top_inst_n_22,sdpram_top_inst_n_23,sdpram_top_inst_n_24,sdpram_top_inst_n_25,sdpram_top_inst_n_26,sdpram_top_inst_n_27,sdpram_top_inst_n_28,sdpram_top_inst_n_29,sdpram_top_inst_n_30,sdpram_top_inst_n_31,sdpram_top_inst_n_32,sdpram_top_inst_n_33,sdpram_top_inst_n_34}),
        .\gin_reg.rd_pntr_pf_dly_reg[15]_0 (\gin_reg.rd_pntr_pf_dly_reg[15] ),
        .\gin_reg.rd_pntr_pf_dly_reg[1] (\gin_reg.rd_pntr_pf_dly_reg[1] ),
        .pntr_roll_over(pntr_roll_over),
        .pntr_roll_over_reg_14(pntr_roll_over_reg_14),
        .s_axis_tvalid_wr_in_i(s_axis_tvalid_wr_in_i));
endmodule

(* ORIG_REF_NAME = "mcf_data_flow_logic" *) 
module axi_vfifo_ctrl_0mcf_data_flow_logic__parameterized3
   (A,
    \gfwd_mode.m_valid_i_reg ,
    p_0_out,
    \gfwd_mode.storage_data1_reg[26] ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T ,
    \gset.prog_full_i_reg ,
    \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_0 ,
    \active_ch_dly_reg[4]_13 ,
    CO,
    \gin_reg.wr_pntr_pf_dly_reg[1] ,
    \gin_reg.wr_pntr_pf_dly_reg[13] ,
    \gin_reg.wr_pntr_pf_dly_reg[15] ,
    \gin_reg.wr_pntr_pf_dly_reg[1]_0 ,
    ena_array,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_0 ,
    \gclr.prog_full_i_reg ,
    aclk,
    Q,
    \gfwd_mode.storage_data1_reg[0] ,
    valid_pkt_r_reg,
    pf_thresh_dly_reg_r_0,
    active_ch_dly_reg_r_3,
    pntr_roll_over_reg_15,
    \gfwd_mode.storage_data1_reg[0]_0 ,
    \gfwd_mode.storage_data1_reg[0]_1 ,
    \diff_pntr_reg[13] ,
    S,
    DI,
    \pf_thresh_dly_reg[2][14] ,
    valid_pkt_r_reg_0,
    tstart_reg,
    \gfwd_mode.storage_data1_reg[0]_2 );
  output [0:0]A;
  output \gfwd_mode.m_valid_i_reg ;
  output p_0_out;
  output \gfwd_mode.storage_data1_reg[26] ;
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T ;
  output [1:0]\gset.prog_full_i_reg ;
  output [0:0]\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_0 ;
  output \active_ch_dly_reg[4]_13 ;
  output [0:0]CO;
  output [0:0]\gin_reg.wr_pntr_pf_dly_reg[1] ;
  output [15:0]\gin_reg.wr_pntr_pf_dly_reg[13] ;
  output [0:0]\gin_reg.wr_pntr_pf_dly_reg[15] ;
  output \gin_reg.wr_pntr_pf_dly_reg[1]_0 ;
  output [15:0]ena_array;
  output [28:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_0 ;
  output [0:0]\gclr.prog_full_i_reg ;
  input aclk;
  input [1:0]Q;
  input \gfwd_mode.storage_data1_reg[0] ;
  input valid_pkt_r_reg;
  input pf_thresh_dly_reg_r_0;
  input active_ch_dly_reg_r_3;
  input pntr_roll_over_reg_15;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_1 ;
  input [8:0]\diff_pntr_reg[13] ;
  input [2:0]S;
  input [0:0]DI;
  input [0:0]\pf_thresh_dly_reg[2][14] ;
  input [0:0]valid_pkt_r_reg_0;
  input [13:0]tstart_reg;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_2 ;

  wire [0:0]A;
  wire [0:0]CO;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T ;
  wire [28:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_0 ;
  wire [0:0]DI;
  wire [1:0]Q;
  wire [15:15]QSPO;
  wire [2:0]S;
  wire [12:0]S_PAYLOAD_DATA;
  wire aclk;
  wire \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0 ;
  wire [0:0]\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_0 ;
  wire \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_n_0 ;
  wire \active_ch_dly_reg[4]_13 ;
  wire active_ch_dly_reg_gate_n_0;
  wire active_ch_dly_reg_r_3;
  wire [8:0]\diff_pntr_reg[13] ;
  wire [15:0]ena_array;
  wire [0:0]\gclr.prog_full_i_reg ;
  wire \gfwd_mode.m_valid_i_reg ;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_1 ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_2 ;
  wire \gfwd_mode.storage_data1_reg[26] ;
  wire [15:0]\gin_reg.wr_pntr_pf_dly_reg[13] ;
  wire [0:0]\gin_reg.wr_pntr_pf_dly_reg[15] ;
  wire [0:0]\gin_reg.wr_pntr_pf_dly_reg[1] ;
  wire \gin_reg.wr_pntr_pf_dly_reg[1]_0 ;
  wire \gmcpf_pf_gen.mcpf_pf_gen_inst_n_4 ;
  wire [1:0]\gset.prog_full_i_reg ;
  wire p_0_out;
  wire p_0_out_0;
  wire [0:0]\pf_thresh_dly_reg[2][14] ;
  wire pf_thresh_dly_reg_r_0;
  wire [16:12]pntr_rchd_end_addr1;
  wire pntr_roll_over;
  wire pntr_roll_over_reg_15;
  wire ram_reg_0_1_0_0_i_15_n_0;
  wire ram_reg_0_1_0_0_i_15_n_1;
  wire ram_reg_0_1_0_0_i_15_n_2;
  wire ram_reg_0_1_0_0_i_15_n_3;
  wire s_axis_tvalid_wr_in_i;
  wire sdpram_top_inst_n_37;
  wire sdpram_top_inst_n_38;
  wire [13:0]tstart_reg;
  wire valid_pkt_r_reg;
  wire [0:0]valid_pkt_r_reg_0;
  wire [15:0]wr_data_i;
  wire [3:0]NLW_ram_reg_0_1_0_0_i_6_CO_UNCONNECTED;
  wire [3:1]NLW_ram_reg_0_1_0_0_i_6_O_UNCONNECTED;

  (* srl_bus_name = "U0/\inst_vfifo/gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/active_ch_dly_reg[2] " *) 
  (* srl_name = "U0/\inst_vfifo/gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_0 ),
        .Q(\active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0 ));
  FDRE \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3 
       (.C(aclk),
        .CE(1'b1),
        .D(\active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0 ),
        .Q(\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_n_0 ),
        .R(1'b0));
  FDRE \active_ch_dly_reg[4][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(active_ch_dly_reg_gate_n_0),
        .Q(\active_ch_dly_reg[4]_13 ),
        .R(Q[1]));
  LUT2 #(
    .INIT(4'h8)) 
    active_ch_dly_reg_gate
       (.I0(\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_n_0 ),
        .I1(active_ch_dly_reg_r_3),
        .O(active_ch_dly_reg_gate_n_0));
  axi_vfifo_ctrl_0rom__parameterized9 depth_rom_inst
       (.Q(Q[0]),
        .QSPO(QSPO),
        .aclk(aclk));
  axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9_wr_pf_ss__parameterized3 \gmcpf_pf_gen.mcpf_pf_gen_inst 
       (.A(A),
        .D(wr_data_i),
        .DI(DI),
        .Q(Q),
        .QSPO(QSPO),
        .S(\gmcpf_pf_gen.mcpf_pf_gen_inst_n_4 ),
        .aclk(aclk),
        .\diff_pntr_reg[13]_0 (\diff_pntr_reg[13] ),
        .\diff_pntr_reg[6]_0 (S),
        .\gclr.prog_full_i_reg (\gclr.prog_full_i_reg ),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0] ),
        .\gfwd_mode.storage_data1_reg[0]_0 (\gfwd_mode.storage_data1_reg[0]_2 ),
        .\gset.prog_full_i_reg_0 (\gset.prog_full_i_reg ),
        .p_0_out(p_0_out),
        .\pf_thresh_dly_reg[2][14]_0 (\pf_thresh_dly_reg[2][14] ),
        .pf_thresh_dly_reg_r_0(pf_thresh_dly_reg_r_0),
        .pntr_rchd_end_addr1(pntr_rchd_end_addr1[16]),
        .pntr_roll_over(pntr_roll_over));
  axi_vfifo_ctrl_0axic_register_slice__parameterized12 mcf2awgen_reg_slice_inst
       (.D({\gfwd_mode.storage_data1_reg[0]_1 ,S_PAYLOAD_DATA}),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T (\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T ),
        .E(p_0_out_0),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_0 ),
        .aclk(aclk),
        .ena_array(ena_array),
        .\gfwd_mode.areset_d1_reg (\gfwd_mode.m_valid_i_reg ),
        .s_axis_tvalid_wr_in_i(s_axis_tvalid_wr_in_i));
  CARRY4 ram_reg_0_1_0_0_i_15
       (.CI(1'b0),
        .CO({ram_reg_0_1_0_0_i_15_n_0,ram_reg_0_1_0_0_i_15_n_1,ram_reg_0_1_0_0_i_15_n_2,ram_reg_0_1_0_0_i_15_n_3}),
        .CYINIT(1'b1),
        .DI({sdpram_top_inst_n_37,1'b1,1'b1,1'b1}),
        .O(pntr_rchd_end_addr1[15:12]),
        .S({sdpram_top_inst_n_38,1'b0,1'b0,1'b0}));
  CARRY4 ram_reg_0_1_0_0_i_6
       (.CI(ram_reg_0_1_0_0_i_15_n_0),
        .CO(NLW_ram_reg_0_1_0_0_i_6_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_ram_reg_0_1_0_0_i_6_O_UNCONNECTED[3:1],pntr_rchd_end_addr1[16]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  axi_vfifo_ctrl_0axic_register_slice__parameterized11 s2mm_reg_slice_inst
       (.E(p_0_out_0),
        .Q(Q[1]),
        .aclk(aclk),
        .\gfwd_mode.m_valid_i_reg_0 (\gfwd_mode.m_valid_i_reg ),
        .\gfwd_mode.storage_data1_reg[12]_0 ({S_PAYLOAD_DATA,\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_0 }),
        .\gin_reg.wr_pntr_pf_dly_reg[1] (\gin_reg.wr_pntr_pf_dly_reg[1]_0 ),
        .ram_init_done_i_reg(\gfwd_mode.storage_data1_reg[26] ),
        .s_axis_tvalid_wr_in_i(s_axis_tvalid_wr_in_i),
        .tstart_reg(tstart_reg),
        .valid_pkt_r_reg(valid_pkt_r_reg),
        .valid_pkt_r_reg_0(valid_pkt_r_reg_0));
  axi_vfifo_ctrl_0sdpram_top__parameterized2 sdpram_top_inst
       (.CO(CO),
        .CONV_INTEGER(sdpram_top_inst_n_37),
        .D(wr_data_i),
        .Q(Q[0]),
        .S(\gmcpf_pf_gen.mcpf_pf_gen_inst_n_4 ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[0] (\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_0 ),
        .\gfwd_mode.storage_data1_reg[0]_0 (\gfwd_mode.storage_data1_reg[0]_0 ),
        .\gfwd_mode.storage_data1_reg[0]_1 (\gfwd_mode.storage_data1_reg[0]_1 ),
        .\gfwd_mode.storage_data1_reg[26] (\gfwd_mode.storage_data1_reg[26] ),
        .\gin_reg.wr_pntr_pf_dly_reg[13] (\gin_reg.wr_pntr_pf_dly_reg[13] ),
        .\gin_reg.wr_pntr_pf_dly_reg[14] (sdpram_top_inst_n_38),
        .\gin_reg.wr_pntr_pf_dly_reg[15] (\gin_reg.wr_pntr_pf_dly_reg[15] ),
        .\gin_reg.wr_pntr_pf_dly_reg[1] (\gin_reg.wr_pntr_pf_dly_reg[1] ),
        .pntr_rchd_end_addr1(pntr_rchd_end_addr1),
        .pntr_roll_over(pntr_roll_over),
        .pntr_roll_over_reg_15(pntr_roll_over_reg_15),
        .s_axis_tvalid_wr_in_i(s_axis_tvalid_wr_in_i));
endmodule

(* ORIG_REF_NAME = "mcf_data_flow_logic" *) 
module axi_vfifo_ctrl_0mcf_data_flow_logic__parameterized4
   (p_0_out_0,
    \gfwd_mode.storage_data1_reg[0] ,
    \gfwd_mode.storage_data1_reg[14] ,
    \gnstage1.q_dly_reg[0][0] ,
    Q_reg,
    \gin_reg.rd_pntr_pf_dly_reg[1] ,
    \gin_reg.rd_pntr_pf_dly_reg[13] ,
    \gin_reg.rd_pntr_pf_dly_reg[15] ,
    \gin_reg.rd_pntr_pf_dly_reg[14] ,
    \gin_reg.rd_pntr_pf_dly_reg[14]_0 ,
    we_int_11,
    enb_array,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T ,
    S,
    \gclr.prog_full_i_reg ,
    \gclr.prog_full_i_reg_0 ,
    DI,
    aclk,
    Q,
    A,
    \gfwd_mode.storage_data1_reg[0]_0 ,
    CO,
    \goreg_dm.dout_i_reg[0] ,
    \gfwd_mode.areset_d1_reg ,
    \gpfs.prog_full_i_reg ,
    active_ch_dly_reg_r_3,
    \gfwd_mode.storage_data1_reg[0]_1 ,
    pntr_roll_over_reg_16,
    \gfwd_mode.storage_data1_reg[0]_2 ,
    \gfwd_mode.storage_data1_reg[0]_3 ,
    \pf_thresh_dly_reg[2]_11 ,
    \gfwd_mode.storage_data1_reg[0]_4 );
  output p_0_out_0;
  output \gfwd_mode.storage_data1_reg[0] ;
  output \gfwd_mode.storage_data1_reg[14] ;
  output \gnstage1.q_dly_reg[0][0] ;
  output Q_reg;
  output [0:0]\gin_reg.rd_pntr_pf_dly_reg[1] ;
  output [15:0]\gin_reg.rd_pntr_pf_dly_reg[13] ;
  output [0:0]\gin_reg.rd_pntr_pf_dly_reg[15] ;
  output [0:0]\gin_reg.rd_pntr_pf_dly_reg[14] ;
  output [4:0]\gin_reg.rd_pntr_pf_dly_reg[14]_0 ;
  output we_int_11;
  output [15:0]enb_array;
  output [16:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T ;
  output [2:0]S;
  output [8:0]\gclr.prog_full_i_reg ;
  output [0:0]\gclr.prog_full_i_reg_0 ;
  output [0:0]DI;
  input aclk;
  input [1:0]Q;
  input [0:0]A;
  input \gfwd_mode.storage_data1_reg[0]_0 ;
  input [0:0]CO;
  input \goreg_dm.dout_i_reg[0] ;
  input \gfwd_mode.areset_d1_reg ;
  input \gpfs.prog_full_i_reg ;
  input active_ch_dly_reg_r_3;
  input [0:0]\gfwd_mode.storage_data1_reg[0]_1 ;
  input pntr_roll_over_reg_16;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_2 ;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_3 ;
  input [1:0]\pf_thresh_dly_reg[2]_11 ;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_4 ;

  wire [0:0]A;
  wire [0:0]CO;
  wire [16:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T ;
  wire [0:0]DI;
  wire [1:0]Q;
  wire Q_reg;
  wire [2:0]S;
  wire aclk;
  wire \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0 ;
  wire \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_n_0 ;
  wire active_ch_dly_reg_gate_n_0;
  wire active_ch_dly_reg_r_3;
  wire [15:0]enb_array;
  wire [8:0]\gclr.prog_full_i_reg ;
  wire [0:0]\gclr.prog_full_i_reg_0 ;
  wire \gfwd_mode.areset_d1_reg ;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire \gfwd_mode.storage_data1_reg[0]_0 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0]_1 ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_2 ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_3 ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_4 ;
  wire \gfwd_mode.storage_data1_reg[14] ;
  wire [15:0]\gin_reg.rd_pntr_pf_dly_reg[13] ;
  wire [0:0]\gin_reg.rd_pntr_pf_dly_reg[14] ;
  wire [4:0]\gin_reg.rd_pntr_pf_dly_reg[14]_0 ;
  wire [0:0]\gin_reg.rd_pntr_pf_dly_reg[15] ;
  wire [0:0]\gin_reg.rd_pntr_pf_dly_reg[1] ;
  wire \gnstage1.q_dly_reg[0][0] ;
  wire \goreg_dm.dout_i_reg[0] ;
  wire \gpfs.prog_full_i_reg ;
  wire p_0_out_0;
  wire [1:0]\pf_thresh_dly_reg[2]_11 ;
  wire pntr_roll_over;
  wire pntr_roll_over_reg_16;
  wire ram_reg_0_1_0_0_i_15_n_0;
  wire ram_reg_0_1_0_0_i_15_n_1;
  wire ram_reg_0_1_0_0_i_15_n_2;
  wire ram_reg_0_1_0_0_i_15_n_3;
  wire s2mm_reg_slice_inst_n_3;
  wire s_axis_tvalid_wr_in_i;
  wire sdpram_top_inst_n_19;
  wire sdpram_top_inst_n_20;
  wire sdpram_top_inst_n_21;
  wire sdpram_top_inst_n_22;
  wire sdpram_top_inst_n_23;
  wire sdpram_top_inst_n_24;
  wire sdpram_top_inst_n_25;
  wire sdpram_top_inst_n_26;
  wire sdpram_top_inst_n_27;
  wire sdpram_top_inst_n_28;
  wire sdpram_top_inst_n_29;
  wire sdpram_top_inst_n_30;
  wire sdpram_top_inst_n_31;
  wire sdpram_top_inst_n_32;
  wire sdpram_top_inst_n_33;
  wire sdpram_top_inst_n_34;
  wire sdpram_top_inst_n_37;
  wire sdpram_top_inst_n_38;
  wire we_int_11;
  wire [3:0]NLW_ram_reg_0_1_0_0_i_6_CO_UNCONNECTED;
  wire [3:1]NLW_ram_reg_0_1_0_0_i_6_O_UNCONNECTED;

  (* srl_bus_name = "U0/\inst_vfifo/gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/active_ch_dly_reg[2] " *) 
  (* srl_name = "U0/\inst_vfifo/gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(\gfwd_mode.storage_data1_reg[0] ),
        .Q(\active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0 ));
  FDRE \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3 
       (.C(aclk),
        .CE(1'b1),
        .D(\active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0 ),
        .Q(\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_n_0 ),
        .R(1'b0));
  FDRE \active_ch_dly_reg[4][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(active_ch_dly_reg_gate_n_0),
        .Q(Q_reg),
        .R(Q[1]));
  LUT2 #(
    .INIT(4'h8)) 
    active_ch_dly_reg_gate
       (.I0(\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_n_0 ),
        .I1(active_ch_dly_reg_r_3),
        .O(active_ch_dly_reg_gate_n_0));
  axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9_wr_pf_ss__parameterized4 \gmcpf_pf_gen.mcpf_pf_gen_inst 
       (.A(A),
        .CO(CO),
        .D({sdpram_top_inst_n_19,sdpram_top_inst_n_20,sdpram_top_inst_n_21,sdpram_top_inst_n_22,sdpram_top_inst_n_23,sdpram_top_inst_n_24,sdpram_top_inst_n_25,sdpram_top_inst_n_26,sdpram_top_inst_n_27,sdpram_top_inst_n_28,sdpram_top_inst_n_29,sdpram_top_inst_n_30,sdpram_top_inst_n_31,sdpram_top_inst_n_32,sdpram_top_inst_n_33,sdpram_top_inst_n_34}),
        .DI(DI),
        .Q(Q[1]),
        .S(S),
        .aclk(aclk),
        .\gclr.prog_full_i_reg_0 (\gclr.prog_full_i_reg ),
        .\gclr.prog_full_i_reg_1 (\gclr.prog_full_i_reg_0 ),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0]_0 ),
        .\gfwd_mode.storage_data1_reg[0]_0 (\gfwd_mode.storage_data1_reg[0]_4 ),
        .p_0_out_0(p_0_out_0),
        .\pf_thresh_dly_reg[2]_11 (\pf_thresh_dly_reg[2]_11 ),
        .pntr_roll_over(pntr_roll_over));
  axi_vfifo_ctrl_0axic_register_slice__parameterized14 mcf2awgen_reg_slice_inst
       (.D({\gfwd_mode.storage_data1_reg[0]_3 ,\gfwd_mode.storage_data1_reg[0] }),
        .E(s2mm_reg_slice_inst_n_3),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T ),
        .aclk(aclk),
        .enb_array(enb_array),
        .\gfwd_mode.areset_d1_reg (\gfwd_mode.areset_d1_reg ),
        .\gnstage1.q_dly_reg[0][0] (\gnstage1.q_dly_reg[0][0] ),
        .s_axis_tvalid_wr_in_i(s_axis_tvalid_wr_in_i));
  CARRY4 ram_reg_0_1_0_0_i_15
       (.CI(1'b0),
        .CO({ram_reg_0_1_0_0_i_15_n_0,ram_reg_0_1_0_0_i_15_n_1,ram_reg_0_1_0_0_i_15_n_2,ram_reg_0_1_0_0_i_15_n_3}),
        .CYINIT(1'b1),
        .DI({sdpram_top_inst_n_37,1'b1,1'b1,1'b1}),
        .O(\gin_reg.rd_pntr_pf_dly_reg[14]_0 [3:0]),
        .S({sdpram_top_inst_n_38,1'b0,1'b0,1'b0}));
  CARRY4 ram_reg_0_1_0_0_i_6
       (.CI(ram_reg_0_1_0_0_i_15_n_0),
        .CO(NLW_ram_reg_0_1_0_0_i_6_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_ram_reg_0_1_0_0_i_6_O_UNCONNECTED[3:1],\gin_reg.rd_pntr_pf_dly_reg[14]_0 [4]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  axi_vfifo_ctrl_0axic_register_slice__parameterized13 s2mm_reg_slice_inst
       (.D(\gfwd_mode.storage_data1_reg[0] ),
        .E(s2mm_reg_slice_inst_n_3),
        .aclk(aclk),
        .\gfwd_mode.areset_d1_reg (\gfwd_mode.areset_d1_reg ),
        .\goreg_dm.dout_i_reg[0] (\goreg_dm.dout_i_reg[0] ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .ram_init_done_i_reg(\gfwd_mode.storage_data1_reg[14] ),
        .s_axis_tvalid_wr_in_i(s_axis_tvalid_wr_in_i),
        .we_int_11(we_int_11));
  axi_vfifo_ctrl_0sdpram_top__parameterized3 sdpram_top_inst
       (.CONV_INTEGER(sdpram_top_inst_n_37),
        .D({\gfwd_mode.storage_data1_reg[0]_3 ,\gfwd_mode.storage_data1_reg[0] }),
        .Q(Q[0]),
        .S(sdpram_top_inst_n_38),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0]_1 ),
        .\gfwd_mode.storage_data1_reg[0]_0 (\gfwd_mode.storage_data1_reg[0]_2 ),
        .\gfwd_mode.storage_data1_reg[0]_1 (\gin_reg.rd_pntr_pf_dly_reg[14]_0 [1:0]),
        .\gfwd_mode.storage_data1_reg[14] (\gfwd_mode.storage_data1_reg[14] ),
        .\gin_reg.rd_pntr_pf_dly_reg[13] (\gin_reg.rd_pntr_pf_dly_reg[13] ),
        .\gin_reg.rd_pntr_pf_dly_reg[14] (\gin_reg.rd_pntr_pf_dly_reg[14] ),
        .\gin_reg.rd_pntr_pf_dly_reg[15] ({sdpram_top_inst_n_19,sdpram_top_inst_n_20,sdpram_top_inst_n_21,sdpram_top_inst_n_22,sdpram_top_inst_n_23,sdpram_top_inst_n_24,sdpram_top_inst_n_25,sdpram_top_inst_n_26,sdpram_top_inst_n_27,sdpram_top_inst_n_28,sdpram_top_inst_n_29,sdpram_top_inst_n_30,sdpram_top_inst_n_31,sdpram_top_inst_n_32,sdpram_top_inst_n_33,sdpram_top_inst_n_34}),
        .\gin_reg.rd_pntr_pf_dly_reg[15]_0 (\gin_reg.rd_pntr_pf_dly_reg[15] ),
        .\gin_reg.rd_pntr_pf_dly_reg[1] (\gin_reg.rd_pntr_pf_dly_reg[1] ),
        .pntr_roll_over(pntr_roll_over),
        .pntr_roll_over_reg_16(pntr_roll_over_reg_16),
        .s_axis_tvalid_wr_in_i(s_axis_tvalid_wr_in_i));
endmodule

(* ORIG_REF_NAME = "mcf_txn_top" *) 
module axi_vfifo_ctrl_0mcf_txn_top
   (\gfwd_mode.m_valid_i_reg ,
    p_0_out,
    p_0_out_0,
    I126,
    \gcc0.gc0.count_d1_reg[3] ,
    \gfwd_mode.storage_data1_reg[0] ,
    \gfwd_mode.storage_data1_reg[28] ,
    \gfwd_mode.storage_data1_reg[14] ,
    \pf_thresh_dly_reg[2][4] ,
    active_ch_dly_reg_r_3,
    \active_ch_dly_reg[4][0] ,
    \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3 ,
    \active_ch_dly_reg[4]_12 ,
    Q_reg,
    CO,
    wr_addr_int,
    \gin_reg.wr_pntr_pf_dly_reg[13] ,
    \gin_reg.wr_pntr_pf_dly_reg[15] ,
    \gin_reg.rd_pntr_pf_dly_reg[1] ,
    \gin_reg.rd_pntr_pf_dly_reg[13] ,
    \gin_reg.rd_pntr_pf_dly_reg[15] ,
    \gin_reg.rd_pntr_pf_dly_reg[14] ,
    \gin_reg.rd_pntr_pf_dly_reg[14]_0 ,
    we_ar_txn,
    we_int_9,
    we_int_10,
    E,
    \gpr1.dout_i_reg[37] ,
    \gpr1.dout_i_reg[37]_0 ,
    \gcc0.gc0.count_d1_reg[3]_0 ,
    aclk,
    Q,
    \gfwd_mode.storage_data1_reg[0]_0 ,
    \gfwd_mode.storage_data1_reg[0]_1 ,
    addr_ready_reg,
    \gfwd_rev.storage_data1_reg[0] ,
    Q_reg_0,
    pntr_roll_over_reg_13,
    p_0_in0_out,
    \gfwd_mode.storage_data1_reg[0]_2 ,
    \gfwd_mode.storage_data1_reg[0]_3 ,
    pntr_roll_over_reg_14,
    \gfwd_mode.storage_data1_reg[0]_4 ,
    \gfwd_mode.storage_data1_reg[0]_5 ,
    mem_init_done_reg,
    p_2_out,
    ar_address_inc,
    p_2_out_18,
    \gfwd_mode.areset_d1_reg ,
    D,
    \gfwd_mode.storage_data1_reg[0]_6 ,
    \gfwd_mode.storage_data1_reg[0]_7 );
  output \gfwd_mode.m_valid_i_reg ;
  output p_0_out;
  output p_0_out_0;
  output [8:0]I126;
  output \gcc0.gc0.count_d1_reg[3] ;
  output \gfwd_mode.storage_data1_reg[0] ;
  output \gfwd_mode.storage_data1_reg[28] ;
  output \gfwd_mode.storage_data1_reg[14] ;
  output \pf_thresh_dly_reg[2][4] ;
  output active_ch_dly_reg_r_3;
  output \active_ch_dly_reg[4][0] ;
  output [0:0]\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3 ;
  output \active_ch_dly_reg[4]_12 ;
  output Q_reg;
  output [0:0]CO;
  output [0:0]wr_addr_int;
  output [15:0]\gin_reg.wr_pntr_pf_dly_reg[13] ;
  output [0:0]\gin_reg.wr_pntr_pf_dly_reg[15] ;
  output [0:0]\gin_reg.rd_pntr_pf_dly_reg[1] ;
  output [15:0]\gin_reg.rd_pntr_pf_dly_reg[13] ;
  output [0:0]\gin_reg.rd_pntr_pf_dly_reg[15] ;
  output [0:0]\gin_reg.rd_pntr_pf_dly_reg[14] ;
  output [4:0]\gin_reg.rd_pntr_pf_dly_reg[14]_0 ;
  output we_ar_txn;
  output we_int_9;
  output we_int_10;
  output [0:0]E;
  output [27:0]\gpr1.dout_i_reg[37] ;
  output [6:0]\gpr1.dout_i_reg[37]_0 ;
  output [0:0]\gcc0.gc0.count_d1_reg[3]_0 ;
  input aclk;
  input [1:0]Q;
  input \gfwd_mode.storage_data1_reg[0]_0 ;
  input \gfwd_mode.storage_data1_reg[0]_1 ;
  input [0:0]addr_ready_reg;
  input \gfwd_rev.storage_data1_reg[0] ;
  input Q_reg_0;
  input pntr_roll_over_reg_13;
  input [15:0]p_0_in0_out;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_2 ;
  input [0:0]\gfwd_mode.storage_data1_reg[0]_3 ;
  input pntr_roll_over_reg_14;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_4 ;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_5 ;
  input mem_init_done_reg;
  input p_2_out;
  input [27:0]ar_address_inc;
  input p_2_out_18;
  input [0:0]\gfwd_mode.areset_d1_reg ;
  input [15:0]D;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_6 ;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_7 ;

  wire [0:0]CO;
  wire [15:0]D;
  wire [0:0]E;
  wire [8:0]I126;
  wire [1:0]Q;
  wire Q_reg;
  wire Q_reg_0;
  wire aclk;
  wire [0:0]\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3 ;
  wire \active_ch_dly_reg[4][0] ;
  wire \active_ch_dly_reg[4]_12 ;
  wire active_ch_dly_reg_r_3;
  wire [0:0]addr_ready_reg;
  wire [27:0]ar_address_inc;
  wire [15:0]\bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array ;
  wire [15:0]\bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array ;
  wire [14:0]\bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[15]_14 ;
  wire [30:0]bram_payload;
  wire [16:1]bram_rd_addr;
  wire bram_rd_en;
  wire bram_wr_en;
  wire \gcc0.gc0.count_d1_reg[3] ;
  wire [0:0]\gcc0.gc0.count_d1_reg[3]_0 ;
  wire [0:0]\gfwd_mode.areset_d1_reg ;
  wire \gfwd_mode.m_valid_i_reg ;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire \gfwd_mode.storage_data1_reg[0]_0 ;
  wire \gfwd_mode.storage_data1_reg[0]_1 ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_2 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0]_3 ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_4 ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_5 ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_6 ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_7 ;
  wire \gfwd_mode.storage_data1_reg[14] ;
  wire \gfwd_mode.storage_data1_reg[28] ;
  wire \gfwd_rev.storage_data1_reg[0] ;
  wire [15:0]\gin_reg.rd_pntr_pf_dly_reg[13] ;
  wire [0:0]\gin_reg.rd_pntr_pf_dly_reg[14] ;
  wire [4:0]\gin_reg.rd_pntr_pf_dly_reg[14]_0 ;
  wire [0:0]\gin_reg.rd_pntr_pf_dly_reg[15] ;
  wire [0:0]\gin_reg.rd_pntr_pf_dly_reg[1] ;
  wire [15:0]\gin_reg.wr_pntr_pf_dly_reg[13] ;
  wire [0:0]\gin_reg.wr_pntr_pf_dly_reg[15] ;
  wire [27:0]\gpr1.dout_i_reg[37] ;
  wire [6:0]\gpr1.dout_i_reg[37]_0 ;
  wire mcf_inst_n_138;
  wire mem_init_done_reg;
  wire [15:0]p_0_in0_out;
  wire p_0_out;
  wire p_0_out_0;
  wire p_2_out;
  wire p_2_out_18;
  wire \pf_thresh_dly_reg[2][4] ;
  wire pntr_roll_over_reg_13;
  wire pntr_roll_over_reg_14;
  wire we_ar_txn;
  wire we_int_10;
  wire we_int_9;
  wire [0:0]wr_addr_int;

  axi_vfifo_ctrl_0bram_top bram_inst
       (.D(\bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[15]_14 ),
        .Q(Q[1]),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .bram_wr_en(bram_wr_en),
        .ena_array(\bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array ),
        .enb_array(\bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array ),
        .\gfwd_mode.storage_data1_reg[16] (bram_rd_addr),
        .\gfwd_mode.storage_data1_reg[30] (bram_payload));
  axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9_delay__parameterized4 \gbmg_do.bram_dout_dly_inst 
       (.D(\bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[15]_14 ),
        .Q({\gpr1.dout_i_reg[37]_0 [6],I126[7:0],\gpr1.dout_i_reg[37]_0 [5:0]}),
        .aclk(aclk),
        .ar_address_inc(ar_address_inc),
        .\gpr1.dout_i_reg[37] (\gpr1.dout_i_reg[37] ),
        .mem_init_done_reg(mem_init_done_reg),
        .\wr_rst_reg_reg[15] (Q[1]));
  axi_vfifo_ctrl_0multi_channel_fifo__parameterized0 mcf_inst
       (.CO(CO),
        .D(\gfwd_mode.storage_data1_reg[0] ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T (bram_payload),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_0 ({bram_rd_addr,mcf_inst_n_138}),
        .Q(Q),
        .Q_reg(Q_reg),
        .Q_reg_0(Q_reg_0),
        .aclk(aclk),
        .\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3 (\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3 ),
        .\active_ch_dly_reg[4][0] (\active_ch_dly_reg[4][0] ),
        .\active_ch_dly_reg[4]_12 (\active_ch_dly_reg[4]_12 ),
        .active_ch_dly_reg_r_3(active_ch_dly_reg_r_3),
        .addr_ready_reg(addr_ready_reg),
        .addr_rollover_r_reg(D),
        .bram_rd_en(bram_rd_en),
        .bram_wr_en(bram_wr_en),
        .ena_array(\bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array ),
        .enb_array(\bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array ),
        .\gfwd_mode.areset_d1_reg (\gfwd_mode.areset_d1_reg ),
        .\gfwd_mode.m_valid_i_reg (\gfwd_mode.m_valid_i_reg ),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0]_0 ),
        .\gfwd_mode.storage_data1_reg[0]_0 (\gfwd_mode.storage_data1_reg[0]_1 ),
        .\gfwd_mode.storage_data1_reg[0]_1 (\gfwd_mode.storage_data1_reg[0]_2 ),
        .\gfwd_mode.storage_data1_reg[0]_2 (\gfwd_mode.storage_data1_reg[0]_3 ),
        .\gfwd_mode.storage_data1_reg[0]_3 (\gfwd_mode.storage_data1_reg[0]_4 ),
        .\gfwd_mode.storage_data1_reg[0]_4 (\gfwd_mode.storage_data1_reg[0]_5 ),
        .\gfwd_mode.storage_data1_reg[0]_5 (\gfwd_mode.storage_data1_reg[0]_6 ),
        .\gfwd_mode.storage_data1_reg[0]_6 (\gfwd_mode.storage_data1_reg[0]_7 ),
        .\gfwd_mode.storage_data1_reg[14] (\gfwd_mode.storage_data1_reg[14] ),
        .\gfwd_mode.storage_data1_reg[28] (\gfwd_mode.storage_data1_reg[28] ),
        .\gfwd_rev.storage_data1_reg[0] (\gfwd_rev.storage_data1_reg[0] ),
        .\gin_reg.rd_pntr_pf_dly_reg[13] (\gin_reg.rd_pntr_pf_dly_reg[13] ),
        .\gin_reg.rd_pntr_pf_dly_reg[14] (\gin_reg.rd_pntr_pf_dly_reg[14] ),
        .\gin_reg.rd_pntr_pf_dly_reg[14]_0 (\gin_reg.rd_pntr_pf_dly_reg[14]_0 ),
        .\gin_reg.rd_pntr_pf_dly_reg[15] (\gin_reg.rd_pntr_pf_dly_reg[15] ),
        .\gin_reg.rd_pntr_pf_dly_reg[1] (\gin_reg.rd_pntr_pf_dly_reg[1] ),
        .\gin_reg.wr_pntr_pf_dly_reg[13] (\gin_reg.wr_pntr_pf_dly_reg[13] ),
        .\gin_reg.wr_pntr_pf_dly_reg[15] (\gin_reg.wr_pntr_pf_dly_reg[15] ),
        .p_0_in0_out(p_0_in0_out),
        .p_0_out(p_0_out),
        .p_0_out_0(p_0_out_0),
        .\pf_thresh_dly_reg[2][4] (\pf_thresh_dly_reg[2][4] ),
        .pntr_roll_over_reg_13(pntr_roll_over_reg_13),
        .pntr_roll_over_reg_14(pntr_roll_over_reg_14),
        .we_int_10(we_int_10),
        .we_int_9(we_int_9),
        .wr_addr_int(wr_addr_int));
  axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9_delay__parameterized3 tid_dly_inst
       (.I126(I126[8]),
        .Q(Q[1]),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[0] (mcf_inst_n_138));
  axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9_delay__parameterized2 vld_dly_inst
       (.E(E),
        .Q(Q[1]),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .\gcc0.gc0.count_d1_reg[3] (\gcc0.gc0.count_d1_reg[3] ),
        .\gcc0.gc0.count_d1_reg[3]_0 (\gcc0.gc0.count_d1_reg[3]_0 ),
        .mem_init_done_reg(mem_init_done_reg),
        .p_2_out(p_2_out),
        .p_2_out_18(p_2_out_18),
        .we_ar_txn(we_ar_txn));
endmodule

(* ORIG_REF_NAME = "mcf_txn_top" *) 
module axi_vfifo_ctrl_0mcf_txn_top__parameterized0
   (\gfwd_mode.m_valid_i_reg ,
    p_0_out,
    p_0_out_0,
    argen_to_tdf_payload,
    argen_to_tdf_tvalid,
    \gfwd_mode.storage_data1_reg[0] ,
    \gfwd_mode.storage_data1_reg[26] ,
    \gfwd_mode.storage_data1_reg[14] ,
    \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3 ,
    \active_ch_dly_reg[4]_13 ,
    Q_reg,
    CO,
    \gin_reg.wr_pntr_pf_dly_reg[1] ,
    \gin_reg.wr_pntr_pf_dly_reg[13] ,
    \gin_reg.wr_pntr_pf_dly_reg[15] ,
    \gin_reg.rd_pntr_pf_dly_reg[1] ,
    \gin_reg.rd_pntr_pf_dly_reg[13] ,
    \gin_reg.rd_pntr_pf_dly_reg[15] ,
    \gin_reg.rd_pntr_pf_dly_reg[14] ,
    \gin_reg.rd_pntr_pf_dly_reg[14]_0 ,
    \gin_reg.wr_pntr_pf_dly_reg[1]_0 ,
    we_int_11,
    E,
    aclk,
    Q,
    \gfwd_mode.storage_data1_reg[0]_0 ,
    \gfwd_mode.storage_data1_reg[0]_1 ,
    valid_pkt_r_reg,
    \goreg_dm.dout_i_reg[0] ,
    \gpfs.prog_full_i_reg ,
    pf_thresh_dly_reg_r_0,
    active_ch_dly_reg_r_3,
    argen_to_mcpf_payload,
    active_ch_dly_reg_r_2,
    pntr_roll_over_reg_15,
    \gfwd_mode.storage_data1_reg[0]_2 ,
    \gfwd_mode.storage_data1_reg[0]_3 ,
    \gfwd_mode.storage_data1_reg[0]_4 ,
    pntr_roll_over_reg_16,
    \gfwd_mode.storage_data1_reg[0]_5 ,
    \gfwd_mode.storage_data1_reg[0]_6 ,
    p_2_out,
    valid_pkt_r_reg_0,
    D,
    \gfwd_mode.storage_data1_reg[0]_7 ,
    \gfwd_mode.storage_data1_reg[0]_8 );
  output \gfwd_mode.m_valid_i_reg ;
  output p_0_out;
  output p_0_out_0;
  output [14:0]argen_to_tdf_payload;
  output argen_to_tdf_tvalid;
  output \gfwd_mode.storage_data1_reg[0] ;
  output \gfwd_mode.storage_data1_reg[26] ;
  output \gfwd_mode.storage_data1_reg[14] ;
  output [0:0]\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3 ;
  output \active_ch_dly_reg[4]_13 ;
  output Q_reg;
  output [0:0]CO;
  output [0:0]\gin_reg.wr_pntr_pf_dly_reg[1] ;
  output [15:0]\gin_reg.wr_pntr_pf_dly_reg[13] ;
  output [0:0]\gin_reg.wr_pntr_pf_dly_reg[15] ;
  output [0:0]\gin_reg.rd_pntr_pf_dly_reg[1] ;
  output [15:0]\gin_reg.rd_pntr_pf_dly_reg[13] ;
  output [0:0]\gin_reg.rd_pntr_pf_dly_reg[15] ;
  output [0:0]\gin_reg.rd_pntr_pf_dly_reg[14] ;
  output [4:0]\gin_reg.rd_pntr_pf_dly_reg[14]_0 ;
  output \gin_reg.wr_pntr_pf_dly_reg[1]_0 ;
  output we_int_11;
  output [0:0]E;
  input aclk;
  input [1:0]Q;
  input \gfwd_mode.storage_data1_reg[0]_0 ;
  input \gfwd_mode.storage_data1_reg[0]_1 ;
  input valid_pkt_r_reg;
  input \goreg_dm.dout_i_reg[0] ;
  input \gpfs.prog_full_i_reg ;
  input pf_thresh_dly_reg_r_0;
  input active_ch_dly_reg_r_3;
  input [0:0]argen_to_mcpf_payload;
  input active_ch_dly_reg_r_2;
  input pntr_roll_over_reg_15;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_2 ;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_3 ;
  input [0:0]\gfwd_mode.storage_data1_reg[0]_4 ;
  input pntr_roll_over_reg_16;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_5 ;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_6 ;
  input p_2_out;
  input [0:0]valid_pkt_r_reg_0;
  input [13:0]D;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_7 ;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_8 ;

  wire [0:0]CO;
  wire [13:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire Q_reg;
  wire aclk;
  wire [0:0]\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3 ;
  wire \active_ch_dly_reg[4]_13 ;
  wire active_ch_dly_reg_r_2;
  wire active_ch_dly_reg_r_3;
  wire [0:0]argen_to_mcpf_payload;
  wire [14:0]argen_to_tdf_payload;
  wire argen_to_tdf_tvalid;
  wire [15:0]\bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array ;
  wire [15:0]\bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array ;
  wire [12:0]\bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[15]_15 ;
  wire [28:0]bram_payload;
  wire [16:1]bram_rd_addr;
  wire bram_rd_en;
  wire bram_wr_en;
  wire \gfwd_mode.m_valid_i_reg ;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire \gfwd_mode.storage_data1_reg[0]_0 ;
  wire \gfwd_mode.storage_data1_reg[0]_1 ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_2 ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_3 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0]_4 ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_5 ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_6 ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_7 ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_8 ;
  wire \gfwd_mode.storage_data1_reg[14] ;
  wire \gfwd_mode.storage_data1_reg[26] ;
  wire [15:0]\gin_reg.rd_pntr_pf_dly_reg[13] ;
  wire [0:0]\gin_reg.rd_pntr_pf_dly_reg[14] ;
  wire [4:0]\gin_reg.rd_pntr_pf_dly_reg[14]_0 ;
  wire [0:0]\gin_reg.rd_pntr_pf_dly_reg[15] ;
  wire [0:0]\gin_reg.rd_pntr_pf_dly_reg[1] ;
  wire [15:0]\gin_reg.wr_pntr_pf_dly_reg[13] ;
  wire [0:0]\gin_reg.wr_pntr_pf_dly_reg[15] ;
  wire [0:0]\gin_reg.wr_pntr_pf_dly_reg[1] ;
  wire \gin_reg.wr_pntr_pf_dly_reg[1]_0 ;
  wire \goreg_dm.dout_i_reg[0] ;
  wire \gpfs.prog_full_i_reg ;
  wire mcf_inst_n_133;
  wire p_0_out;
  wire p_0_out_0;
  wire p_2_out;
  wire pf_thresh_dly_reg_r_0;
  wire pntr_roll_over_reg_15;
  wire pntr_roll_over_reg_16;
  wire valid_pkt_r_reg;
  wire [0:0]valid_pkt_r_reg_0;
  wire we_int_11;

  axi_vfifo_ctrl_0bram_top__parameterized0 bram_inst
       (.D(\bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[15]_15 ),
        .Q(Q[1]),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .bram_wr_en(bram_wr_en),
        .ena_array(\bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array ),
        .enb_array(\bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array ),
        .\gfwd_mode.storage_data1_reg[16] (bram_rd_addr),
        .\gfwd_mode.storage_data1_reg[28] (bram_payload));
  axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9_delay__parameterized8 \gbmg_do.bram_dout_dly_inst 
       (.D(\bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[15]_15 ),
        .Q(Q[1]),
        .aclk(aclk),
        .argen_to_tdf_payload(argen_to_tdf_payload[13:1]));
  axi_vfifo_ctrl_0multi_channel_fifo__parameterized1 mcf_inst
       (.CO(CO),
        .D(\gfwd_mode.storage_data1_reg[0] ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T (bram_payload),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_0 ({bram_rd_addr,mcf_inst_n_133}),
        .Q(Q),
        .Q_reg(Q_reg),
        .aclk(aclk),
        .\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3 (\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3 ),
        .\active_ch_dly_reg[4]_13 (\active_ch_dly_reg[4]_13 ),
        .active_ch_dly_reg_r_3(active_ch_dly_reg_r_3),
        .bram_rd_en(bram_rd_en),
        .bram_wr_en(bram_wr_en),
        .ena_array(\bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array ),
        .enb_array(\bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array ),
        .\gfwd_mode.m_valid_i_reg (\gfwd_mode.m_valid_i_reg ),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0]_0 ),
        .\gfwd_mode.storage_data1_reg[0]_0 (\gfwd_mode.storage_data1_reg[0]_1 ),
        .\gfwd_mode.storage_data1_reg[0]_1 (\gfwd_mode.storage_data1_reg[0]_2 ),
        .\gfwd_mode.storage_data1_reg[0]_2 (\gfwd_mode.storage_data1_reg[0]_3 ),
        .\gfwd_mode.storage_data1_reg[0]_3 (\gfwd_mode.storage_data1_reg[0]_4 ),
        .\gfwd_mode.storage_data1_reg[0]_4 (\gfwd_mode.storage_data1_reg[0]_5 ),
        .\gfwd_mode.storage_data1_reg[0]_5 (\gfwd_mode.storage_data1_reg[0]_6 ),
        .\gfwd_mode.storage_data1_reg[0]_6 (\gfwd_mode.storage_data1_reg[0]_7 ),
        .\gfwd_mode.storage_data1_reg[0]_7 (\gfwd_mode.storage_data1_reg[0]_8 ),
        .\gfwd_mode.storage_data1_reg[14] (\gfwd_mode.storage_data1_reg[14] ),
        .\gfwd_mode.storage_data1_reg[26] (\gfwd_mode.storage_data1_reg[26] ),
        .\gin_reg.rd_pntr_pf_dly_reg[13] (\gin_reg.rd_pntr_pf_dly_reg[13] ),
        .\gin_reg.rd_pntr_pf_dly_reg[14] (\gin_reg.rd_pntr_pf_dly_reg[14] ),
        .\gin_reg.rd_pntr_pf_dly_reg[14]_0 (\gin_reg.rd_pntr_pf_dly_reg[14]_0 ),
        .\gin_reg.rd_pntr_pf_dly_reg[15] (\gin_reg.rd_pntr_pf_dly_reg[15] ),
        .\gin_reg.rd_pntr_pf_dly_reg[1] (\gin_reg.rd_pntr_pf_dly_reg[1] ),
        .\gin_reg.wr_pntr_pf_dly_reg[13] (\gin_reg.wr_pntr_pf_dly_reg[13] ),
        .\gin_reg.wr_pntr_pf_dly_reg[15] (\gin_reg.wr_pntr_pf_dly_reg[15] ),
        .\gin_reg.wr_pntr_pf_dly_reg[1] (\gin_reg.wr_pntr_pf_dly_reg[1] ),
        .\gin_reg.wr_pntr_pf_dly_reg[1]_0 (\gin_reg.wr_pntr_pf_dly_reg[1]_0 ),
        .\goreg_dm.dout_i_reg[0] (\goreg_dm.dout_i_reg[0] ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .p_0_out(p_0_out),
        .p_0_out_0(p_0_out_0),
        .pf_thresh_dly_reg_r_0(pf_thresh_dly_reg_r_0),
        .pntr_roll_over_reg_15(pntr_roll_over_reg_15),
        .pntr_roll_over_reg_16(pntr_roll_over_reg_16),
        .tstart_reg(D),
        .valid_pkt_r_reg(valid_pkt_r_reg),
        .valid_pkt_r_reg_0(valid_pkt_r_reg_0),
        .we_int_11(we_int_11));
  axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9_delay__parameterized7 tid_dly_inst
       (.Q(Q[1]),
        .aclk(aclk),
        .argen_to_tdf_payload(argen_to_tdf_payload[0]),
        .\gfwd_mode.storage_data1_reg[0] (mcf_inst_n_133));
  axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9_delay__parameterized9 trans_dly_inst
       (.Q(Q[1]),
        .aclk(aclk),
        .active_ch_dly_reg_r_2(active_ch_dly_reg_r_2),
        .argen_to_mcpf_payload(argen_to_mcpf_payload),
        .argen_to_tdf_payload(argen_to_tdf_payload[14]));
  axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9_delay__parameterized6 vld_dly_inst
       (.E(E),
        .Q(Q[1]),
        .aclk(aclk),
        .argen_to_tdf_tvalid(argen_to_tdf_tvalid),
        .bram_rd_en(bram_rd_en),
        .p_2_out(p_2_out));
endmodule

(* ORIG_REF_NAME = "memory" *) 
module axi_vfifo_ctrl_0memory
   (\m_axi_awid[0] ,
    aclk,
    E,
    \gfwd_mode.storage_data1_reg[45] ,
    \gc0.count_d1_reg[3] ,
    \gcc0.gc0.count_d1_reg[3] ,
    \gpregsm1.curr_fwft_state_reg[0] ,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] );
  output [40:0]\m_axi_awid[0] ;
  input aclk;
  input [0:0]E;
  input [40:0]\gfwd_mode.storage_data1_reg[45] ;
  input [3:0]\gc0.count_d1_reg[3] ;
  input [3:0]\gcc0.gc0.count_d1_reg[3] ;
  input [0:0]\gpregsm1.curr_fwft_state_reg[0] ;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ;

  wire [0:0]E;
  wire aclk;
  wire [3:0]\gc0.count_d1_reg[3] ;
  wire [3:0]\gcc0.gc0.count_d1_reg[3] ;
  wire \gdm.dm_n_0 ;
  wire \gdm.dm_n_1 ;
  wire \gdm.dm_n_10 ;
  wire \gdm.dm_n_11 ;
  wire \gdm.dm_n_12 ;
  wire \gdm.dm_n_13 ;
  wire \gdm.dm_n_14 ;
  wire \gdm.dm_n_15 ;
  wire \gdm.dm_n_16 ;
  wire \gdm.dm_n_17 ;
  wire \gdm.dm_n_18 ;
  wire \gdm.dm_n_19 ;
  wire \gdm.dm_n_2 ;
  wire \gdm.dm_n_20 ;
  wire \gdm.dm_n_21 ;
  wire \gdm.dm_n_22 ;
  wire \gdm.dm_n_23 ;
  wire \gdm.dm_n_24 ;
  wire \gdm.dm_n_25 ;
  wire \gdm.dm_n_26 ;
  wire \gdm.dm_n_27 ;
  wire \gdm.dm_n_28 ;
  wire \gdm.dm_n_29 ;
  wire \gdm.dm_n_3 ;
  wire \gdm.dm_n_30 ;
  wire \gdm.dm_n_31 ;
  wire \gdm.dm_n_32 ;
  wire \gdm.dm_n_33 ;
  wire \gdm.dm_n_34 ;
  wire \gdm.dm_n_35 ;
  wire \gdm.dm_n_36 ;
  wire \gdm.dm_n_37 ;
  wire \gdm.dm_n_38 ;
  wire \gdm.dm_n_39 ;
  wire \gdm.dm_n_4 ;
  wire \gdm.dm_n_40 ;
  wire \gdm.dm_n_5 ;
  wire \gdm.dm_n_6 ;
  wire \gdm.dm_n_7 ;
  wire \gdm.dm_n_8 ;
  wire \gdm.dm_n_9 ;
  wire [40:0]\gfwd_mode.storage_data1_reg[45] ;
  wire [0:0]\gpregsm1.curr_fwft_state_reg[0] ;
  wire [40:0]\m_axi_awid[0] ;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ;

  axi_vfifo_ctrl_0dmem \gdm.dm 
       (.E(E),
        .Q({\gdm.dm_n_0 ,\gdm.dm_n_1 ,\gdm.dm_n_2 ,\gdm.dm_n_3 ,\gdm.dm_n_4 ,\gdm.dm_n_5 ,\gdm.dm_n_6 ,\gdm.dm_n_7 ,\gdm.dm_n_8 ,\gdm.dm_n_9 ,\gdm.dm_n_10 ,\gdm.dm_n_11 ,\gdm.dm_n_12 ,\gdm.dm_n_13 ,\gdm.dm_n_14 ,\gdm.dm_n_15 ,\gdm.dm_n_16 ,\gdm.dm_n_17 ,\gdm.dm_n_18 ,\gdm.dm_n_19 ,\gdm.dm_n_20 ,\gdm.dm_n_21 ,\gdm.dm_n_22 ,\gdm.dm_n_23 ,\gdm.dm_n_24 ,\gdm.dm_n_25 ,\gdm.dm_n_26 ,\gdm.dm_n_27 ,\gdm.dm_n_28 ,\gdm.dm_n_29 ,\gdm.dm_n_30 ,\gdm.dm_n_31 ,\gdm.dm_n_32 ,\gdm.dm_n_33 ,\gdm.dm_n_34 ,\gdm.dm_n_35 ,\gdm.dm_n_36 ,\gdm.dm_n_37 ,\gdm.dm_n_38 ,\gdm.dm_n_39 ,\gdm.dm_n_40 }),
        .aclk(aclk),
        .\gc0.count_d1_reg[3] (\gc0.count_d1_reg[3] ),
        .\gcc0.gc0.count_d1_reg[3] (\gcc0.gc0.count_d1_reg[3] ),
        .\gfwd_mode.storage_data1_reg[45] (\gfwd_mode.storage_data1_reg[45] ),
        .\gpregsm1.curr_fwft_state_reg[0] (\gpregsm1.curr_fwft_state_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[0] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(\gdm.dm_n_40 ),
        .Q(\m_axi_awid[0] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[10] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(\gdm.dm_n_30 ),
        .Q(\m_axi_awid[0] [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[11] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(\gdm.dm_n_29 ),
        .Q(\m_axi_awid[0] [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[12] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(\gdm.dm_n_28 ),
        .Q(\m_axi_awid[0] [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[13] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(\gdm.dm_n_27 ),
        .Q(\m_axi_awid[0] [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[14] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(\gdm.dm_n_26 ),
        .Q(\m_axi_awid[0] [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[15] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(\gdm.dm_n_25 ),
        .Q(\m_axi_awid[0] [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[16] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(\gdm.dm_n_24 ),
        .Q(\m_axi_awid[0] [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[17] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(\gdm.dm_n_23 ),
        .Q(\m_axi_awid[0] [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[18] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(\gdm.dm_n_22 ),
        .Q(\m_axi_awid[0] [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[19] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(\gdm.dm_n_21 ),
        .Q(\m_axi_awid[0] [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[1] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(\gdm.dm_n_39 ),
        .Q(\m_axi_awid[0] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[20] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(\gdm.dm_n_20 ),
        .Q(\m_axi_awid[0] [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[21] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(\gdm.dm_n_19 ),
        .Q(\m_axi_awid[0] [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[22] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(\gdm.dm_n_18 ),
        .Q(\m_axi_awid[0] [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[23] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(\gdm.dm_n_17 ),
        .Q(\m_axi_awid[0] [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[24] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(\gdm.dm_n_16 ),
        .Q(\m_axi_awid[0] [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[25] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(\gdm.dm_n_15 ),
        .Q(\m_axi_awid[0] [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[26] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(\gdm.dm_n_14 ),
        .Q(\m_axi_awid[0] [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[27] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(\gdm.dm_n_13 ),
        .Q(\m_axi_awid[0] [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[28] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(\gdm.dm_n_12 ),
        .Q(\m_axi_awid[0] [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[29] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(\gdm.dm_n_11 ),
        .Q(\m_axi_awid[0] [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[2] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(\gdm.dm_n_38 ),
        .Q(\m_axi_awid[0] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[30] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(\gdm.dm_n_10 ),
        .Q(\m_axi_awid[0] [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[31] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(\gdm.dm_n_9 ),
        .Q(\m_axi_awid[0] [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[32] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(\gdm.dm_n_8 ),
        .Q(\m_axi_awid[0] [32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[33] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(\gdm.dm_n_7 ),
        .Q(\m_axi_awid[0] [33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[34] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(\gdm.dm_n_6 ),
        .Q(\m_axi_awid[0] [34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[35] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(\gdm.dm_n_5 ),
        .Q(\m_axi_awid[0] [35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[36] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(\gdm.dm_n_4 ),
        .Q(\m_axi_awid[0] [36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[37] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(\gdm.dm_n_3 ),
        .Q(\m_axi_awid[0] [37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[38] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(\gdm.dm_n_2 ),
        .Q(\m_axi_awid[0] [38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[39] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(\gdm.dm_n_1 ),
        .Q(\m_axi_awid[0] [39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[3] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(\gdm.dm_n_37 ),
        .Q(\m_axi_awid[0] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[40] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(\gdm.dm_n_0 ),
        .Q(\m_axi_awid[0] [40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[4] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(\gdm.dm_n_36 ),
        .Q(\m_axi_awid[0] [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[5] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(\gdm.dm_n_35 ),
        .Q(\m_axi_awid[0] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[6] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(\gdm.dm_n_34 ),
        .Q(\m_axi_awid[0] [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[7] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(\gdm.dm_n_33 ),
        .Q(\m_axi_awid[0] [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[8] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(\gdm.dm_n_32 ),
        .Q(\m_axi_awid[0] [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[9] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(\gdm.dm_n_31 ),
        .Q(\m_axi_awid[0] [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "memory" *) 
module axi_vfifo_ctrl_0memory_108
   (\m_axi_arid[0] ,
    aclk,
    E,
    I126,
    \gc0.count_d1_reg[3] ,
    \gcc0.gc0.count_d1_reg[3] ,
    \gpregsm1.curr_fwft_state_reg[0] ,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] );
  output [40:0]\m_axi_arid[0] ;
  input aclk;
  input [0:0]E;
  input [40:0]I126;
  input [3:0]\gc0.count_d1_reg[3] ;
  input [3:0]\gcc0.gc0.count_d1_reg[3] ;
  input [0:0]\gpregsm1.curr_fwft_state_reg[0] ;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ;

  wire [0:0]E;
  wire [40:0]I126;
  wire aclk;
  wire [3:0]\gc0.count_d1_reg[3] ;
  wire [3:0]\gcc0.gc0.count_d1_reg[3] ;
  wire \gdm.dm_n_0 ;
  wire \gdm.dm_n_1 ;
  wire \gdm.dm_n_10 ;
  wire \gdm.dm_n_11 ;
  wire \gdm.dm_n_12 ;
  wire \gdm.dm_n_13 ;
  wire \gdm.dm_n_14 ;
  wire \gdm.dm_n_15 ;
  wire \gdm.dm_n_16 ;
  wire \gdm.dm_n_17 ;
  wire \gdm.dm_n_18 ;
  wire \gdm.dm_n_19 ;
  wire \gdm.dm_n_2 ;
  wire \gdm.dm_n_20 ;
  wire \gdm.dm_n_21 ;
  wire \gdm.dm_n_22 ;
  wire \gdm.dm_n_23 ;
  wire \gdm.dm_n_24 ;
  wire \gdm.dm_n_25 ;
  wire \gdm.dm_n_26 ;
  wire \gdm.dm_n_27 ;
  wire \gdm.dm_n_28 ;
  wire \gdm.dm_n_29 ;
  wire \gdm.dm_n_3 ;
  wire \gdm.dm_n_30 ;
  wire \gdm.dm_n_31 ;
  wire \gdm.dm_n_32 ;
  wire \gdm.dm_n_33 ;
  wire \gdm.dm_n_34 ;
  wire \gdm.dm_n_35 ;
  wire \gdm.dm_n_36 ;
  wire \gdm.dm_n_37 ;
  wire \gdm.dm_n_38 ;
  wire \gdm.dm_n_39 ;
  wire \gdm.dm_n_4 ;
  wire \gdm.dm_n_40 ;
  wire \gdm.dm_n_5 ;
  wire \gdm.dm_n_6 ;
  wire \gdm.dm_n_7 ;
  wire \gdm.dm_n_8 ;
  wire \gdm.dm_n_9 ;
  wire [0:0]\gpregsm1.curr_fwft_state_reg[0] ;
  wire [40:0]\m_axi_arid[0] ;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ;

  axi_vfifo_ctrl_0dmem_110 \gdm.dm 
       (.E(E),
        .I126(I126),
        .Q({\gdm.dm_n_0 ,\gdm.dm_n_1 ,\gdm.dm_n_2 ,\gdm.dm_n_3 ,\gdm.dm_n_4 ,\gdm.dm_n_5 ,\gdm.dm_n_6 ,\gdm.dm_n_7 ,\gdm.dm_n_8 ,\gdm.dm_n_9 ,\gdm.dm_n_10 ,\gdm.dm_n_11 ,\gdm.dm_n_12 ,\gdm.dm_n_13 ,\gdm.dm_n_14 ,\gdm.dm_n_15 ,\gdm.dm_n_16 ,\gdm.dm_n_17 ,\gdm.dm_n_18 ,\gdm.dm_n_19 ,\gdm.dm_n_20 ,\gdm.dm_n_21 ,\gdm.dm_n_22 ,\gdm.dm_n_23 ,\gdm.dm_n_24 ,\gdm.dm_n_25 ,\gdm.dm_n_26 ,\gdm.dm_n_27 ,\gdm.dm_n_28 ,\gdm.dm_n_29 ,\gdm.dm_n_30 ,\gdm.dm_n_31 ,\gdm.dm_n_32 ,\gdm.dm_n_33 ,\gdm.dm_n_34 ,\gdm.dm_n_35 ,\gdm.dm_n_36 ,\gdm.dm_n_37 ,\gdm.dm_n_38 ,\gdm.dm_n_39 ,\gdm.dm_n_40 }),
        .aclk(aclk),
        .\gc0.count_d1_reg[3] (\gc0.count_d1_reg[3] ),
        .\gcc0.gc0.count_d1_reg[3] (\gcc0.gc0.count_d1_reg[3] ),
        .\gpregsm1.curr_fwft_state_reg[0] (\gpregsm1.curr_fwft_state_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[0] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(\gdm.dm_n_40 ),
        .Q(\m_axi_arid[0] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[10] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(\gdm.dm_n_30 ),
        .Q(\m_axi_arid[0] [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[11] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(\gdm.dm_n_29 ),
        .Q(\m_axi_arid[0] [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[12] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(\gdm.dm_n_28 ),
        .Q(\m_axi_arid[0] [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[13] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(\gdm.dm_n_27 ),
        .Q(\m_axi_arid[0] [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[14] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(\gdm.dm_n_26 ),
        .Q(\m_axi_arid[0] [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[15] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(\gdm.dm_n_25 ),
        .Q(\m_axi_arid[0] [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[16] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(\gdm.dm_n_24 ),
        .Q(\m_axi_arid[0] [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[17] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(\gdm.dm_n_23 ),
        .Q(\m_axi_arid[0] [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[18] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(\gdm.dm_n_22 ),
        .Q(\m_axi_arid[0] [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[19] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(\gdm.dm_n_21 ),
        .Q(\m_axi_arid[0] [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[1] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(\gdm.dm_n_39 ),
        .Q(\m_axi_arid[0] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[20] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(\gdm.dm_n_20 ),
        .Q(\m_axi_arid[0] [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[21] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(\gdm.dm_n_19 ),
        .Q(\m_axi_arid[0] [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[22] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(\gdm.dm_n_18 ),
        .Q(\m_axi_arid[0] [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[23] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(\gdm.dm_n_17 ),
        .Q(\m_axi_arid[0] [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[24] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(\gdm.dm_n_16 ),
        .Q(\m_axi_arid[0] [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[25] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(\gdm.dm_n_15 ),
        .Q(\m_axi_arid[0] [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[26] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(\gdm.dm_n_14 ),
        .Q(\m_axi_arid[0] [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[27] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(\gdm.dm_n_13 ),
        .Q(\m_axi_arid[0] [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[28] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(\gdm.dm_n_12 ),
        .Q(\m_axi_arid[0] [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[29] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(\gdm.dm_n_11 ),
        .Q(\m_axi_arid[0] [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[2] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(\gdm.dm_n_38 ),
        .Q(\m_axi_arid[0] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[30] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(\gdm.dm_n_10 ),
        .Q(\m_axi_arid[0] [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[31] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(\gdm.dm_n_9 ),
        .Q(\m_axi_arid[0] [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[32] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(\gdm.dm_n_8 ),
        .Q(\m_axi_arid[0] [32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[33] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(\gdm.dm_n_7 ),
        .Q(\m_axi_arid[0] [33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[34] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(\gdm.dm_n_6 ),
        .Q(\m_axi_arid[0] [34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[35] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(\gdm.dm_n_5 ),
        .Q(\m_axi_arid[0] [35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[36] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(\gdm.dm_n_4 ),
        .Q(\m_axi_arid[0] [36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[37] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(\gdm.dm_n_3 ),
        .Q(\m_axi_arid[0] [37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[38] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(\gdm.dm_n_2 ),
        .Q(\m_axi_arid[0] [38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[39] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(\gdm.dm_n_1 ),
        .Q(\m_axi_arid[0] [39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[3] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(\gdm.dm_n_37 ),
        .Q(\m_axi_arid[0] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[40] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(\gdm.dm_n_0 ),
        .Q(\m_axi_arid[0] [40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[4] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(\gdm.dm_n_36 ),
        .Q(\m_axi_arid[0] [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[5] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(\gdm.dm_n_35 ),
        .Q(\m_axi_arid[0] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[6] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(\gdm.dm_n_34 ),
        .Q(\m_axi_arid[0] [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[7] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(\gdm.dm_n_33 ),
        .Q(\m_axi_arid[0] [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[8] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(\gdm.dm_n_32 ),
        .Q(\m_axi_arid[0] [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[9] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(\gdm.dm_n_31 ),
        .Q(\m_axi_arid[0] [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "memory" *) 
module axi_vfifo_ctrl_0memory__parameterized0
   (\m_axi_wdata[63] ,
    aclk,
    ram_rd_en_i,
    E,
    \gc0.count_d1_reg[8] ,
    \gcc0.gc0.count_d1_reg[8] ,
    \gfwd_mode.storage_data1_reg[65] ,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] );
  output [64:0]\m_axi_wdata[63] ;
  input aclk;
  input ram_rd_en_i;
  input [0:0]E;
  input [8:0]\gc0.count_d1_reg[8] ;
  input [8:0]\gcc0.gc0.count_d1_reg[8] ;
  input [64:0]\gfwd_mode.storage_data1_reg[65] ;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ;

  wire [0:0]E;
  wire aclk;
  wire [64:0]doutb;
  wire [8:0]\gc0.count_d1_reg[8] ;
  wire [8:0]\gcc0.gc0.count_d1_reg[8] ;
  wire [64:0]\gfwd_mode.storage_data1_reg[65] ;
  wire [64:0]\m_axi_wdata[63] ;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ;
  wire ram_rd_en_i;

  axi_vfifo_ctrl_0blk_mem_gen_v8_3_1 \gbm.gbmg.gbmga.ngecc.bmg 
       (.D(doutb),
        .E(E),
        .aclk(aclk),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8] ),
        .\gcc0.gc0.count_d1_reg[8] (\gcc0.gc0.count_d1_reg[8] ),
        .\gfwd_mode.storage_data1_reg[65] (\gfwd_mode.storage_data1_reg[65] ),
        .ram_rd_en_i(ram_rd_en_i));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[0] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(doutb[0]),
        .Q(\m_axi_wdata[63] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[10] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(doutb[10]),
        .Q(\m_axi_wdata[63] [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[11] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(doutb[11]),
        .Q(\m_axi_wdata[63] [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[12] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(doutb[12]),
        .Q(\m_axi_wdata[63] [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[13] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(doutb[13]),
        .Q(\m_axi_wdata[63] [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[14] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(doutb[14]),
        .Q(\m_axi_wdata[63] [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[15] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(doutb[15]),
        .Q(\m_axi_wdata[63] [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[16] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(doutb[16]),
        .Q(\m_axi_wdata[63] [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[17] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(doutb[17]),
        .Q(\m_axi_wdata[63] [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[18] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(doutb[18]),
        .Q(\m_axi_wdata[63] [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[19] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(doutb[19]),
        .Q(\m_axi_wdata[63] [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[1] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(doutb[1]),
        .Q(\m_axi_wdata[63] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[20] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(doutb[20]),
        .Q(\m_axi_wdata[63] [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[21] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(doutb[21]),
        .Q(\m_axi_wdata[63] [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[22] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(doutb[22]),
        .Q(\m_axi_wdata[63] [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[23] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(doutb[23]),
        .Q(\m_axi_wdata[63] [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[24] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(doutb[24]),
        .Q(\m_axi_wdata[63] [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[25] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(doutb[25]),
        .Q(\m_axi_wdata[63] [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[26] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(doutb[26]),
        .Q(\m_axi_wdata[63] [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[27] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(doutb[27]),
        .Q(\m_axi_wdata[63] [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[28] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(doutb[28]),
        .Q(\m_axi_wdata[63] [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[29] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(doutb[29]),
        .Q(\m_axi_wdata[63] [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[2] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(doutb[2]),
        .Q(\m_axi_wdata[63] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[30] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(doutb[30]),
        .Q(\m_axi_wdata[63] [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[31] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(doutb[31]),
        .Q(\m_axi_wdata[63] [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[32] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(doutb[32]),
        .Q(\m_axi_wdata[63] [32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[33] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(doutb[33]),
        .Q(\m_axi_wdata[63] [33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[34] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(doutb[34]),
        .Q(\m_axi_wdata[63] [34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[35] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(doutb[35]),
        .Q(\m_axi_wdata[63] [35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[36] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(doutb[36]),
        .Q(\m_axi_wdata[63] [36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[37] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(doutb[37]),
        .Q(\m_axi_wdata[63] [37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[38] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(doutb[38]),
        .Q(\m_axi_wdata[63] [38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[39] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(doutb[39]),
        .Q(\m_axi_wdata[63] [39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[3] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(doutb[3]),
        .Q(\m_axi_wdata[63] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[40] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(doutb[40]),
        .Q(\m_axi_wdata[63] [40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[41] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(doutb[41]),
        .Q(\m_axi_wdata[63] [41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[42] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(doutb[42]),
        .Q(\m_axi_wdata[63] [42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[43] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(doutb[43]),
        .Q(\m_axi_wdata[63] [43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[44] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(doutb[44]),
        .Q(\m_axi_wdata[63] [44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[45] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(doutb[45]),
        .Q(\m_axi_wdata[63] [45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[46] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(doutb[46]),
        .Q(\m_axi_wdata[63] [46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[47] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(doutb[47]),
        .Q(\m_axi_wdata[63] [47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[48] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(doutb[48]),
        .Q(\m_axi_wdata[63] [48]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[49] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(doutb[49]),
        .Q(\m_axi_wdata[63] [49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[4] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(doutb[4]),
        .Q(\m_axi_wdata[63] [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[50] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(doutb[50]),
        .Q(\m_axi_wdata[63] [50]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[51] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(doutb[51]),
        .Q(\m_axi_wdata[63] [51]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[52] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(doutb[52]),
        .Q(\m_axi_wdata[63] [52]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[53] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(doutb[53]),
        .Q(\m_axi_wdata[63] [53]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[54] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(doutb[54]),
        .Q(\m_axi_wdata[63] [54]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[55] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(doutb[55]),
        .Q(\m_axi_wdata[63] [55]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[56] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(doutb[56]),
        .Q(\m_axi_wdata[63] [56]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[57] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(doutb[57]),
        .Q(\m_axi_wdata[63] [57]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[58] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(doutb[58]),
        .Q(\m_axi_wdata[63] [58]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[59] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(doutb[59]),
        .Q(\m_axi_wdata[63] [59]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[5] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(doutb[5]),
        .Q(\m_axi_wdata[63] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[60] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(doutb[60]),
        .Q(\m_axi_wdata[63] [60]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[61] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(doutb[61]),
        .Q(\m_axi_wdata[63] [61]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[62] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(doutb[62]),
        .Q(\m_axi_wdata[63] [62]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[63] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(doutb[63]),
        .Q(\m_axi_wdata[63] [63]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[64] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(doutb[64]),
        .Q(\m_axi_wdata[63] [64]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[6] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(doutb[6]),
        .Q(\m_axi_wdata[63] [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[7] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(doutb[7]),
        .Q(\m_axi_wdata[63] [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[8] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(doutb[8]),
        .Q(\m_axi_wdata[63] [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[9] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(doutb[9]),
        .Q(\m_axi_wdata[63] [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "memory" *) 
module axi_vfifo_ctrl_0memory__parameterized1
   (ram_full_fb_i_reg,
    curr_state_reg,
    Q,
    D,
    empty_fwft_i_reg,
    \gpfs.prog_full_i_reg ,
    curr_state_reg_0,
    \pkt_cnt_reg_reg[1] ,
    E,
    p_0_out,
    aclk,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] );
  output ram_full_fb_i_reg;
  output curr_state_reg;
  output [4:0]Q;
  output [1:0]D;
  input empty_fwft_i_reg;
  input \gpfs.prog_full_i_reg ;
  input curr_state_reg_0;
  input [1:0]\pkt_cnt_reg_reg[1] ;
  input [0:0]E;
  input [6:0]p_0_out;
  input aclk;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ;

  wire [1:0]D;
  wire [0:0]E;
  wire [4:0]Q;
  wire aclk;
  wire [2:1]ar_fifo_payload;
  wire curr_state_reg;
  wire curr_state_reg_0;
  wire empty_fwft_i_reg;
  wire \gdm.dm_n_0 ;
  wire \gdm.dm_n_1 ;
  wire \gdm.dm_n_2 ;
  wire \gdm.dm_n_3 ;
  wire \gdm.dm_n_4 ;
  wire \gdm.dm_n_5 ;
  wire \gdm.dm_n_6 ;
  wire \gpfs.prog_full_i_reg ;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ;
  wire [6:0]p_0_out;
  wire [1:0]\pkt_cnt_reg_reg[1] ;
  wire ram_full_fb_i_reg;

  LUT6 #(
    .INIT(64'h0000000000000001)) 
    curr_state_i_3
       (.I0(Q[3]),
        .I1(ar_fifo_payload[1]),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[1]),
        .I5(ar_fifo_payload[2]),
        .O(curr_state_reg));
  axi_vfifo_ctrl_0dmem__parameterized0 \gdm.dm 
       (.E(E),
        .Q({\gdm.dm_n_0 ,\gdm.dm_n_1 ,\gdm.dm_n_2 ,\gdm.dm_n_3 ,\gdm.dm_n_4 ,\gdm.dm_n_5 ,\gdm.dm_n_6 }),
        .aclk(aclk),
        .p_0_out(p_0_out));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[0] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(\gdm.dm_n_6 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[1] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(\gdm.dm_n_5 ),
        .Q(ar_fifo_payload[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[2] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(\gdm.dm_n_4 ),
        .Q(ar_fifo_payload[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[3] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(\gdm.dm_n_3 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[4] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(\gdm.dm_n_2 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[5] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(\gdm.dm_n_1 ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[6] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] ),
        .D(\gdm.dm_n_0 ),
        .Q(Q[4]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h9F90)) 
    \pkt_cnt_reg[0]_i_1 
       (.I0(\pkt_cnt_reg_reg[1] [0]),
        .I1(\gpfs.prog_full_i_reg ),
        .I2(curr_state_reg_0),
        .I3(ar_fifo_payload[1]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hA9FFA900)) 
    \pkt_cnt_reg[1]_i_1 
       (.I0(\pkt_cnt_reg_reg[1] [1]),
        .I1(\gpfs.prog_full_i_reg ),
        .I2(\pkt_cnt_reg_reg[1] [0]),
        .I3(curr_state_reg_0),
        .I4(ar_fifo_payload[2]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_full_fb_i_i_4
       (.I0(curr_state_reg),
        .I1(empty_fwft_i_reg),
        .I2(\gpfs.prog_full_i_reg ),
        .I3(curr_state_reg_0),
        .O(ram_full_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "memory" *) 
module axi_vfifo_ctrl_0memory__parameterized2
   (s_axis_payload_wr_out_i,
    curr_state_reg,
    Q,
    \tlen_cntr_reg_reg[3] ,
    \gfwd_mode.storage_data1_reg[76] ,
    \tlen_cntr_reg_reg[5] ,
    \tlen_cntr_reg_reg[4] ,
    \tlen_cntr_reg_reg[2] ,
    aclk,
    ram_empty_fb_i_reg,
    E,
    \gc0.count_d1_reg[8] ,
    \gcc0.gc0.count_d1_reg[8] ,
    argen_to_tdf_payload,
    curr_state_reg_0,
    \gpregsm1.curr_fwft_state_reg[0] );
  output [11:0]s_axis_payload_wr_out_i;
  output curr_state_reg;
  output [3:0]Q;
  output \tlen_cntr_reg_reg[3] ;
  output \gfwd_mode.storage_data1_reg[76] ;
  output \tlen_cntr_reg_reg[5] ;
  output \tlen_cntr_reg_reg[4] ;
  output \tlen_cntr_reg_reg[2] ;
  input aclk;
  input ram_empty_fb_i_reg;
  input [0:0]E;
  input [8:0]\gc0.count_d1_reg[8] ;
  input [8:0]\gcc0.gc0.count_d1_reg[8] ;
  input [14:0]argen_to_tdf_payload;
  input curr_state_reg_0;
  input [0:0]\gpregsm1.curr_fwft_state_reg[0] ;

  wire [0:0]E;
  wire [3:0]Q;
  wire aclk;
  wire [14:0]argen_to_tdf_payload;
  wire curr_state_reg;
  wire curr_state_reg_0;
  wire [14:0]doutb;
  wire [8:0]\gc0.count_d1_reg[8] ;
  wire [8:0]\gcc0.gc0.count_d1_reg[8] ;
  wire \gfwd_mode.storage_data1_reg[76] ;
  wire [0:0]\gpregsm1.curr_fwft_state_reg[0] ;
  wire ram_empty_fb_i_reg;
  wire [11:0]s_axis_payload_wr_out_i;
  wire [14:3]tdest_fifo_dout;
  wire \tlen_cntr_reg_reg[2] ;
  wire \tlen_cntr_reg_reg[3] ;
  wire \tlen_cntr_reg_reg[4] ;
  wire \tlen_cntr_reg_reg[5] ;

  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    curr_state_i_4__0
       (.I0(tdest_fifo_dout[12]),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(tdest_fifo_dout[10]),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(curr_state_reg));
  axi_vfifo_ctrl_0blk_mem_gen_v8_3_1__parameterized5 \gbm.gbmg.gbmga.ngecc.bmg 
       (.D({doutb[14],doutb[12:0]}),
        .E(E),
        .aclk(aclk),
        .argen_to_tdf_payload(argen_to_tdf_payload),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8] ),
        .\gcc0.gc0.count_d1_reg[8] (\gcc0.gc0.count_d1_reg[8] ),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT5 #(
    .INIT(32'hFFFFEFFF)) 
    \gfwd_mode.storage_data1[65]_i_1 
       (.I0(tdest_fifo_dout[4]),
        .I1(tdest_fifo_dout[6]),
        .I2(curr_state_reg_0),
        .I3(tdest_fifo_dout[3]),
        .I4(tdest_fifo_dout[5]),
        .O(s_axis_payload_wr_out_i[0]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'hFFBF)) 
    \gfwd_mode.storage_data1[66]_i_1 
       (.I0(tdest_fifo_dout[5]),
        .I1(tdest_fifo_dout[3]),
        .I2(curr_state_reg_0),
        .I3(tdest_fifo_dout[6]),
        .O(s_axis_payload_wr_out_i[1]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT5 #(
    .INIT(32'hFFFF8FFF)) 
    \gfwd_mode.storage_data1[67]_i_1 
       (.I0(tdest_fifo_dout[5]),
        .I1(tdest_fifo_dout[4]),
        .I2(tdest_fifo_dout[3]),
        .I3(curr_state_reg_0),
        .I4(tdest_fifo_dout[6]),
        .O(s_axis_payload_wr_out_i[2]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \gfwd_mode.storage_data1[68]_i_1 
       (.I0(tdest_fifo_dout[6]),
        .I1(curr_state_reg_0),
        .I2(tdest_fifo_dout[3]),
        .O(s_axis_payload_wr_out_i[3]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT5 #(
    .INIT(32'hAFFF8FFF)) 
    \gfwd_mode.storage_data1[69]_i_1 
       (.I0(tdest_fifo_dout[6]),
        .I1(tdest_fifo_dout[4]),
        .I2(curr_state_reg_0),
        .I3(tdest_fifo_dout[3]),
        .I4(tdest_fifo_dout[5]),
        .O(s_axis_payload_wr_out_i[4]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'h8FFF)) 
    \gfwd_mode.storage_data1[70]_i_1 
       (.I0(tdest_fifo_dout[6]),
        .I1(tdest_fifo_dout[5]),
        .I2(tdest_fifo_dout[3]),
        .I3(curr_state_reg_0),
        .O(s_axis_payload_wr_out_i[5]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT5 #(
    .INIT(32'hF7777777)) 
    \gfwd_mode.storage_data1[71]_i_1 
       (.I0(curr_state_reg_0),
        .I1(tdest_fifo_dout[3]),
        .I2(tdest_fifo_dout[4]),
        .I3(tdest_fifo_dout[5]),
        .I4(tdest_fifo_dout[6]),
        .O(s_axis_payload_wr_out_i[6]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \gfwd_mode.storage_data1[71]_i_5 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(tdest_fifo_dout[10]),
        .O(\gfwd_mode.storage_data1_reg[76] ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gfwd_mode.storage_data1[75]_i_1__0 
       (.I0(tdest_fifo_dout[3]),
        .I1(curr_state_reg_0),
        .O(s_axis_payload_wr_out_i[10]));
  LUT2 #(
    .INIT(4'h8)) 
    \gfwd_mode.storage_data1[76]_i_1 
       (.I0(tdest_fifo_dout[14]),
        .I1(curr_state_reg_0),
        .O(s_axis_payload_wr_out_i[11]));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[0] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[0]),
        .Q(s_axis_payload_wr_out_i[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[10] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[10]),
        .Q(tdest_fifo_dout[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[11] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[11]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[12] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[12]),
        .Q(tdest_fifo_dout[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[14] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[14]),
        .Q(tdest_fifo_dout[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[1] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[1]),
        .Q(s_axis_payload_wr_out_i[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[2] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[2]),
        .Q(s_axis_payload_wr_out_i[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[3] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[3]),
        .Q(tdest_fifo_dout[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[4] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[4]),
        .Q(tdest_fifo_dout[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[5] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[5]),
        .Q(tdest_fifo_dout[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[6] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[6]),
        .Q(tdest_fifo_dout[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[7] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[7]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[8] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[8]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[9] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[9]),
        .Q(Q[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \tlen_cntr_reg[2]_i_2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\tlen_cntr_reg_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \tlen_cntr_reg[3]_i_3 
       (.I0(tdest_fifo_dout[10]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .O(\tlen_cntr_reg_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \tlen_cntr_reg[4]_i_3 
       (.I0(tdest_fifo_dout[10]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .O(\tlen_cntr_reg_reg[4] ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \tlen_cntr_reg[5]_i_2 
       (.I0(tdest_fifo_dout[12]),
        .I1(tdest_fifo_dout[10]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(\tlen_cntr_reg_reg[5] ));
endmodule

(* ORIG_REF_NAME = "memory" *) 
module axi_vfifo_ctrl_0memory__parameterized3
   (dout_i,
    Q_reg,
    ram_empty_fb_i_reg,
    \aw_id_r_reg[0] ,
    aclk,
    \gpr1.dout_i_reg[0] );
  output [0:0]dout_i;
  output Q_reg;
  input ram_empty_fb_i_reg;
  input \aw_id_r_reg[0] ;
  input aclk;
  input \gpr1.dout_i_reg[0] ;

  wire Q_reg;
  wire aclk;
  wire \aw_id_r_reg[0] ;
  wire [0:0]dout_i;
  wire \gpr1.dout_i_reg[0] ;
  wire ram_empty_fb_i_reg;

  axi_vfifo_ctrl_0dmem__parameterized1 \gdm.dm 
       (.aclk(aclk),
        .\aw_id_r_reg[0] (\aw_id_r_reg[0] ),
        .dout_i(dout_i),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gpr1.dout_i_reg[0] ),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "multi_channel_fifo" *) 
module axi_vfifo_ctrl_0multi_channel_fifo
   (areset_d1_0,
    p_0_out,
    \gfwd_mode.storage_data1_reg[0] ,
    \active_ch_dly_reg[4]_7 ,
    p_0_out_0,
    \active_ch_dly_reg[0][0] ,
    Q_reg,
    \gptr_mcdf.gch_idle.active_ch_valid_dly_reg[0] ,
    \gstage1.q_dly_reg[1] ,
    \burst_count_reg[0] ,
    \gin_reg.rd_pntr_pf_dly_reg[0] ,
    \gin_reg.rd_pntr_pf_dly_reg[9] ,
    CO,
    \gstage1.q_dly_reg[1]_0 ,
    WR_DATA,
    \gin_reg.rd_pntr_pf_dly_reg[0]_0 ,
    \gstage1.q_dly_reg[31] ,
    S,
    pntr_rchd_end_addr1,
    DI,
    \aw_addr_r_reg[31] ,
    \packet_cnt_reg[5] ,
    we_int,
    we_int_8,
    \gin_reg.wr_pntr_roll_over_dly_reg ,
    \gfwd_mode.storage_data1_reg[1] ,
    \aw_id_r_reg[0] ,
    addr_rollover_r_reg,
    Q_reg_0,
    Q_reg_1,
    aclk,
    Q,
    \gfwd_mode.storage_data1_reg[0]_0 ,
    \gfwd_mode.storage_data1_reg[0]_1 ,
    \gfwd_mode.m_valid_i_reg ,
    \gfwd_mode.storage_data1_reg[72] ,
    \gfwd_mode.m_valid_i_reg_0 ,
    \gfwd_mode.m_valid_i_reg_1 ,
    pntr_roll_over_reg,
    sdpo_int,
    \gfwd_mode.storage_data1_reg[0]_2 ,
    \gfwd_mode.storage_data1_reg[0]_3 ,
    pntr_roll_over_reg_12,
    \gfwd_mode.storage_data1_reg[0]_4 ,
    \gfwd_mode.storage_data1_reg[0]_5 ,
    \gfwd_mode.m_valid_i_reg_2 ,
    addr_ready,
    \gfwd_mode.storage_data1_reg[10] ,
    areset_d1_3,
    D,
    vfifo_idle,
    E,
    \gfwd_mode.storage_data1_reg[64] ,
    \gfwd_mode.storage_data1_reg[0]_6 ,
    \gfwd_mode.storage_data1_reg[0]_7 );
  output areset_d1_0;
  output p_0_out;
  output [0:0]\gfwd_mode.storage_data1_reg[0] ;
  output \active_ch_dly_reg[4]_7 ;
  output p_0_out_0;
  output \active_ch_dly_reg[0][0] ;
  output Q_reg;
  output \gptr_mcdf.gch_idle.active_ch_valid_dly_reg[0] ;
  output \gstage1.q_dly_reg[1] ;
  output [0:0]\burst_count_reg[0] ;
  output \gin_reg.rd_pntr_pf_dly_reg[0] ;
  output \gin_reg.rd_pntr_pf_dly_reg[9] ;
  output [0:0]CO;
  output [0:0]\gstage1.q_dly_reg[1]_0 ;
  output [27:0]WR_DATA;
  output [0:0]\gin_reg.rd_pntr_pf_dly_reg[0]_0 ;
  output [27:0]\gstage1.q_dly_reg[31] ;
  output [0:0]S;
  output [7:0]pntr_rchd_end_addr1;
  output [0:0]DI;
  output [0:0]\aw_addr_r_reg[31] ;
  output [0:0]\packet_cnt_reg[5] ;
  output we_int;
  output we_int_8;
  output [0:0]\gin_reg.wr_pntr_roll_over_dly_reg ;
  output [0:0]\gfwd_mode.storage_data1_reg[1] ;
  output \aw_id_r_reg[0] ;
  output [97:0]addr_rollover_r_reg;
  output Q_reg_0;
  output Q_reg_1;
  input aclk;
  input [1:0]Q;
  input \gfwd_mode.storage_data1_reg[0]_0 ;
  input \gfwd_mode.storage_data1_reg[0]_1 ;
  input \gfwd_mode.m_valid_i_reg ;
  input \gfwd_mode.storage_data1_reg[72] ;
  input \gfwd_mode.m_valid_i_reg_0 ;
  input \gfwd_mode.m_valid_i_reg_1 ;
  input pntr_roll_over_reg;
  input [31:0]sdpo_int;
  input [27:0]\gfwd_mode.storage_data1_reg[0]_2 ;
  input [0:0]\gfwd_mode.storage_data1_reg[0]_3 ;
  input pntr_roll_over_reg_12;
  input [28:0]\gfwd_mode.storage_data1_reg[0]_4 ;
  input [28:0]\gfwd_mode.storage_data1_reg[0]_5 ;
  input \gfwd_mode.m_valid_i_reg_2 ;
  input addr_ready;
  input [0:0]\gfwd_mode.storage_data1_reg[10] ;
  input areset_d1_3;
  input [0:0]D;
  input [1:0]vfifo_idle;
  input [0:0]E;
  input [64:0]\gfwd_mode.storage_data1_reg[64] ;
  input [12:0]\gfwd_mode.storage_data1_reg[0]_6 ;
  input [31:0]\gfwd_mode.storage_data1_reg[0]_7 ;

  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire [1:0]Q;
  wire Q_reg;
  wire Q_reg_0;
  wire Q_reg_1;
  wire [0:0]S;
  wire [27:0]WR_DATA;
  wire aclk;
  wire \active_ch_dly_reg[0][0] ;
  wire \active_ch_dly_reg[4]_7 ;
  wire addr_ready;
  wire [97:0]addr_rollover_r_reg;
  wire areset_d1_0;
  wire areset_d1_3;
  wire [0:0]\aw_addr_r_reg[31] ;
  wire \aw_id_r_reg[0] ;
  wire [0:0]\burst_count_reg[0] ;
  wire \gfwd_mode.m_valid_i_reg ;
  wire \gfwd_mode.m_valid_i_reg_0 ;
  wire \gfwd_mode.m_valid_i_reg_1 ;
  wire \gfwd_mode.m_valid_i_reg_2 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0] ;
  wire \gfwd_mode.storage_data1_reg[0]_0 ;
  wire \gfwd_mode.storage_data1_reg[0]_1 ;
  wire [27:0]\gfwd_mode.storage_data1_reg[0]_2 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0]_3 ;
  wire [28:0]\gfwd_mode.storage_data1_reg[0]_4 ;
  wire [28:0]\gfwd_mode.storage_data1_reg[0]_5 ;
  wire [12:0]\gfwd_mode.storage_data1_reg[0]_6 ;
  wire [31:0]\gfwd_mode.storage_data1_reg[0]_7 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[10] ;
  wire [0:0]\gfwd_mode.storage_data1_reg[1] ;
  wire [64:0]\gfwd_mode.storage_data1_reg[64] ;
  wire \gfwd_mode.storage_data1_reg[72] ;
  wire \gin_reg.rd_pntr_pf_dly_reg[0] ;
  wire [0:0]\gin_reg.rd_pntr_pf_dly_reg[0]_0 ;
  wire \gin_reg.rd_pntr_pf_dly_reg[9] ;
  wire [0:0]\gin_reg.wr_pntr_roll_over_dly_reg ;
  wire \gptr_mcdf.gch_idle.active_ch_valid_dly_reg[0] ;
  wire [9:9]\gptr_mcdf.gwr_data_1.mcdf_pf_gen_inst/a ;
  wire \gstage1.q_dly_reg[1] ;
  wire [0:0]\gstage1.q_dly_reg[1]_0 ;
  wire [27:0]\gstage1.q_dly_reg[31] ;
  wire mcf_dfl_rd_inst_n_3;
  wire mcf_dfl_rd_inst_n_48;
  wire mcf_dfl_wr_inst_n_42;
  wire p_0_out;
  wire p_0_out_0;
  wire [0:0]\packet_cnt_reg[5] ;
  wire [9:9]\pf_thresh_dly_reg[2]_2 ;
  wire [7:0]pntr_rchd_end_addr1;
  wire pntr_roll_over_reg;
  wire pntr_roll_over_reg_12;
  wire pntrs_eql_dly;
  wire [31:0]sdpo_int;
  wire [1:0]vfifo_idle;
  wire we_int;
  wire we_int_8;

  axi_vfifo_ctrl_0mcf_data_flow_logic__parameterized0 mcf_dfl_rd_inst
       (.A(\gptr_mcdf.gwr_data_1.mcdf_pf_gen_inst/a ),
        .DI(DI),
        .Q(Q),
        .Q_reg(Q_reg),
        .S(S),
        .aclk(aclk),
        .\active_ch_dly_reg[0][0]_0 (\active_ch_dly_reg[0][0] ),
        .\active_ch_dly_reg[2][0]_0 (mcf_dfl_rd_inst_n_3),
        .\gclr.prog_full_i_reg (mcf_dfl_rd_inst_n_48),
        .\gfwd_mode.m_valid_i_reg (\gfwd_mode.m_valid_i_reg_1 ),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0]_1 ),
        .\gfwd_mode.storage_data1_reg[0]_0 (\gfwd_mode.storage_data1_reg[0]_3 ),
        .\gfwd_mode.storage_data1_reg[0]_1 (\gfwd_mode.storage_data1_reg[0]_4 ),
        .\gfwd_mode.storage_data1_reg[0]_2 (\gfwd_mode.storage_data1_reg[0]_5 ),
        .\gfwd_mode.storage_data1_reg[0]_3 (\gfwd_mode.storage_data1_reg[0]_7 ),
        .\gfwd_mode.storage_data1_reg[72] (\gfwd_mode.storage_data1_reg[72] ),
        .\gin_reg.rd_pntr_pf_dly_reg[0] (\gin_reg.rd_pntr_pf_dly_reg[0] ),
        .\gin_reg.rd_pntr_pf_dly_reg[0]_0 (\gin_reg.rd_pntr_pf_dly_reg[0]_0 ),
        .\gin_reg.rd_pntr_pf_dly_reg[9] (\gin_reg.rd_pntr_pf_dly_reg[9] ),
        .\gin_reg.wr_pntr_roll_over_dly_reg (\gin_reg.wr_pntr_roll_over_dly_reg ),
        .\gstage1.q_dly_reg[31] (\gstage1.q_dly_reg[31] ),
        .p_0_out_0(p_0_out_0),
        .\pf_thresh_dly_reg[2][9] (mcf_dfl_wr_inst_n_42),
        .\pf_thresh_dly_reg[2]_2 (\pf_thresh_dly_reg[2]_2 ),
        .pntr_rchd_end_addr1(pntr_rchd_end_addr1),
        .pntr_roll_over_reg_12(pntr_roll_over_reg_12),
        .pntrs_eql_dly(pntrs_eql_dly),
        .we_int_8(we_int_8));
  axi_vfifo_ctrl_0mcf_data_flow_logic mcf_dfl_wr_inst
       (.A(\gptr_mcdf.gwr_data_1.mcdf_pf_gen_inst/a ),
        .D({CO,\gfwd_mode.storage_data1_reg[0] }),
        .E(E),
        .Q(Q),
        .Q_reg(Q_reg_0),
        .Q_reg_0(Q_reg_1),
        .WR_DATA(WR_DATA),
        .aclk(aclk),
        .\active_ch_dly_reg[1][0]_0 (mcf_dfl_rd_inst_n_3),
        .\active_ch_dly_reg[4]_7 (\active_ch_dly_reg[4]_7 ),
        .addr_ready(addr_ready),
        .addr_rollover_r_reg(addr_rollover_r_reg),
        .areset_d1_0(areset_d1_0),
        .areset_d1_3(areset_d1_3),
        .\aw_addr_r_reg[31] (\aw_addr_r_reg[31] ),
        .\aw_id_r_reg[0] (\aw_id_r_reg[0] ),
        .\aw_id_r_reg[0]_0 (D),
        .\burst_count_reg[0] (\burst_count_reg[0] ),
        .\diff_pntr_reg[9] (mcf_dfl_rd_inst_n_48),
        .\gclr.prog_full_i_reg (mcf_dfl_wr_inst_n_42),
        .\gfwd_mode.m_valid_i_reg (\gfwd_mode.m_valid_i_reg ),
        .\gfwd_mode.m_valid_i_reg_0 (\gfwd_mode.m_valid_i_reg_0 ),
        .\gfwd_mode.m_valid_i_reg_1 (\gfwd_mode.m_valid_i_reg_2 ),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0]_0 ),
        .\gfwd_mode.storage_data1_reg[0]_0 (\gfwd_mode.storage_data1_reg[0]_2 ),
        .\gfwd_mode.storage_data1_reg[0]_1 (\gfwd_mode.storage_data1_reg[0]_6 ),
        .\gfwd_mode.storage_data1_reg[10] (\gfwd_mode.storage_data1_reg[10] ),
        .\gfwd_mode.storage_data1_reg[1] (\gfwd_mode.storage_data1_reg[1] ),
        .\gfwd_mode.storage_data1_reg[64] (\gfwd_mode.storage_data1_reg[64] ),
        .\gptr_mcdf.gch_idle.active_ch_valid_dly_reg[0]_0 (\gptr_mcdf.gch_idle.active_ch_valid_dly_reg[0] ),
        .\gstage1.q_dly_reg[1] (\gstage1.q_dly_reg[1] ),
        .\gstage1.q_dly_reg[1]_0 (\gstage1.q_dly_reg[1]_0 ),
        .p_0_out(p_0_out),
        .\packet_cnt_reg[5] (\packet_cnt_reg[5] ),
        .\pf_thresh_dly_reg[2]_2 (\pf_thresh_dly_reg[2]_2 ),
        .pntr_roll_over_reg(pntr_roll_over_reg),
        .pntrs_eql_dly(pntrs_eql_dly),
        .sdpo_int(sdpo_int),
        .vfifo_idle(vfifo_idle),
        .we_int(we_int));
endmodule

(* ORIG_REF_NAME = "multi_channel_fifo" *) 
module axi_vfifo_ctrl_0multi_channel_fifo__parameterized0
   (\gfwd_mode.m_valid_i_reg ,
    p_0_out,
    p_0_out_0,
    D,
    \gfwd_mode.storage_data1_reg[28] ,
    bram_wr_en,
    \gfwd_mode.storage_data1_reg[14] ,
    bram_rd_en,
    \pf_thresh_dly_reg[2][4] ,
    active_ch_dly_reg_r_3,
    \active_ch_dly_reg[4][0] ,
    \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3 ,
    \active_ch_dly_reg[4]_12 ,
    Q_reg,
    CO,
    wr_addr_int,
    \gin_reg.wr_pntr_pf_dly_reg[13] ,
    \gin_reg.wr_pntr_pf_dly_reg[15] ,
    \gin_reg.rd_pntr_pf_dly_reg[1] ,
    \gin_reg.rd_pntr_pf_dly_reg[13] ,
    \gin_reg.rd_pntr_pf_dly_reg[15] ,
    \gin_reg.rd_pntr_pf_dly_reg[14] ,
    \gin_reg.rd_pntr_pf_dly_reg[14]_0 ,
    we_int_9,
    we_int_10,
    ena_array,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T ,
    enb_array,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_0 ,
    aclk,
    Q,
    \gfwd_mode.storage_data1_reg[0] ,
    \gfwd_mode.storage_data1_reg[0]_0 ,
    addr_ready_reg,
    \gfwd_rev.storage_data1_reg[0] ,
    Q_reg_0,
    pntr_roll_over_reg_13,
    p_0_in0_out,
    \gfwd_mode.storage_data1_reg[0]_1 ,
    \gfwd_mode.storage_data1_reg[0]_2 ,
    pntr_roll_over_reg_14,
    \gfwd_mode.storage_data1_reg[0]_3 ,
    \gfwd_mode.storage_data1_reg[0]_4 ,
    \gfwd_mode.areset_d1_reg ,
    addr_rollover_r_reg,
    \gfwd_mode.storage_data1_reg[0]_5 ,
    \gfwd_mode.storage_data1_reg[0]_6 );
  output \gfwd_mode.m_valid_i_reg ;
  output p_0_out;
  output p_0_out_0;
  output [0:0]D;
  output \gfwd_mode.storage_data1_reg[28] ;
  output bram_wr_en;
  output \gfwd_mode.storage_data1_reg[14] ;
  output bram_rd_en;
  output \pf_thresh_dly_reg[2][4] ;
  output active_ch_dly_reg_r_3;
  output \active_ch_dly_reg[4][0] ;
  output [0:0]\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3 ;
  output \active_ch_dly_reg[4]_12 ;
  output Q_reg;
  output [0:0]CO;
  output [0:0]wr_addr_int;
  output [15:0]\gin_reg.wr_pntr_pf_dly_reg[13] ;
  output [0:0]\gin_reg.wr_pntr_pf_dly_reg[15] ;
  output [0:0]\gin_reg.rd_pntr_pf_dly_reg[1] ;
  output [15:0]\gin_reg.rd_pntr_pf_dly_reg[13] ;
  output [0:0]\gin_reg.rd_pntr_pf_dly_reg[15] ;
  output [0:0]\gin_reg.rd_pntr_pf_dly_reg[14] ;
  output [4:0]\gin_reg.rd_pntr_pf_dly_reg[14]_0 ;
  output we_int_9;
  output we_int_10;
  output [15:0]ena_array;
  output [30:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T ;
  output [15:0]enb_array;
  output [16:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_0 ;
  input aclk;
  input [1:0]Q;
  input \gfwd_mode.storage_data1_reg[0] ;
  input \gfwd_mode.storage_data1_reg[0]_0 ;
  input [0:0]addr_ready_reg;
  input \gfwd_rev.storage_data1_reg[0] ;
  input Q_reg_0;
  input pntr_roll_over_reg_13;
  input [15:0]p_0_in0_out;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_1 ;
  input [0:0]\gfwd_mode.storage_data1_reg[0]_2 ;
  input pntr_roll_over_reg_14;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_3 ;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_4 ;
  input [0:0]\gfwd_mode.areset_d1_reg ;
  input [15:0]addr_rollover_r_reg;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_5 ;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_6 ;

  wire [0:0]CO;
  wire [0:0]D;
  wire [30:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T ;
  wire [16:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_0 ;
  wire [1:0]Q;
  wire Q_reg;
  wire Q_reg_0;
  wire aclk;
  wire [0:0]\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3 ;
  wire \active_ch_dly_reg[4][0] ;
  wire \active_ch_dly_reg[4]_12 ;
  wire active_ch_dly_reg_r_3;
  wire [0:0]addr_ready_reg;
  wire [15:0]addr_rollover_r_reg;
  wire bram_rd_en;
  wire bram_wr_en;
  wire [15:0]ena_array;
  wire [15:0]enb_array;
  wire [0:0]\gfwd_mode.areset_d1_reg ;
  wire \gfwd_mode.m_valid_i_reg ;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire \gfwd_mode.storage_data1_reg[0]_0 ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_1 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0]_2 ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_3 ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_4 ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_5 ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_6 ;
  wire \gfwd_mode.storage_data1_reg[14] ;
  wire \gfwd_mode.storage_data1_reg[28] ;
  wire \gfwd_rev.storage_data1_reg[0] ;
  wire [15:0]\gin_reg.rd_pntr_pf_dly_reg[13] ;
  wire [0:0]\gin_reg.rd_pntr_pf_dly_reg[14] ;
  wire [4:0]\gin_reg.rd_pntr_pf_dly_reg[14]_0 ;
  wire [0:0]\gin_reg.rd_pntr_pf_dly_reg[15] ;
  wire [0:0]\gin_reg.rd_pntr_pf_dly_reg[1] ;
  wire [15:0]\gin_reg.wr_pntr_pf_dly_reg[13] ;
  wire [0:0]\gin_reg.wr_pntr_pf_dly_reg[15] ;
  wire [15:15]\gmcpf_pf_gen.mcpf_pf_gen_inst/a ;
  wire mcf_dfl_rd_inst_n_63;
  wire mcf_dfl_rd_inst_n_64;
  wire mcf_dfl_rd_inst_n_65;
  wire mcf_dfl_rd_inst_n_66;
  wire mcf_dfl_rd_inst_n_67;
  wire mcf_dfl_rd_inst_n_68;
  wire mcf_dfl_rd_inst_n_69;
  wire mcf_dfl_rd_inst_n_70;
  wire mcf_dfl_rd_inst_n_71;
  wire mcf_dfl_rd_inst_n_72;
  wire mcf_dfl_rd_inst_n_73;
  wire mcf_dfl_rd_inst_n_74;
  wire mcf_dfl_rd_inst_n_75;
  wire mcf_dfl_rd_inst_n_76;
  wire mcf_dfl_wr_inst_n_79;
  wire [15:0]p_0_in0_out;
  wire p_0_out;
  wire p_0_out_0;
  wire \pf_thresh_dly_reg[2][4] ;
  wire [14:7]\pf_thresh_dly_reg[2]_10 ;
  wire pntr_roll_over_reg_13;
  wire pntr_roll_over_reg_14;
  wire we_int_10;
  wire we_int_9;
  wire [0:0]wr_addr_int;

  axi_vfifo_ctrl_0mcf_data_flow_logic__parameterized2 mcf_dfl_rd_inst
       (.A(\gmcpf_pf_gen.mcpf_pf_gen_inst/a ),
        .CO(mcf_dfl_wr_inst_n_79),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T (\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_0 ),
        .DI(mcf_dfl_rd_inst_n_76),
        .Q(Q),
        .Q_reg(Q_reg),
        .Q_reg_0(Q_reg_0),
        .S({mcf_dfl_rd_inst_n_63,mcf_dfl_rd_inst_n_64,mcf_dfl_rd_inst_n_65}),
        .aclk(aclk),
        .active_ch_dly_reg_r_3(\active_ch_dly_reg[4][0] ),
        .enb_array(enb_array),
        .\gclr.prog_full_i_reg ({mcf_dfl_rd_inst_n_66,mcf_dfl_rd_inst_n_67,mcf_dfl_rd_inst_n_68,mcf_dfl_rd_inst_n_69,mcf_dfl_rd_inst_n_70,mcf_dfl_rd_inst_n_71,mcf_dfl_rd_inst_n_72,mcf_dfl_rd_inst_n_73,mcf_dfl_rd_inst_n_74}),
        .\gclr.prog_full_i_reg_0 (mcf_dfl_rd_inst_n_75),
        .\gfwd_mode.areset_d1_reg (\gfwd_mode.m_valid_i_reg ),
        .\gfwd_mode.storage_data1_reg[0] (D),
        .\gfwd_mode.storage_data1_reg[0]_0 (\gfwd_mode.storage_data1_reg[0]_0 ),
        .\gfwd_mode.storage_data1_reg[0]_1 (\gfwd_mode.storage_data1_reg[0]_2 ),
        .\gfwd_mode.storage_data1_reg[0]_2 (\gfwd_mode.storage_data1_reg[0]_3 ),
        .\gfwd_mode.storage_data1_reg[0]_3 (\gfwd_mode.storage_data1_reg[0]_4 ),
        .\gfwd_mode.storage_data1_reg[0]_4 (\gfwd_mode.storage_data1_reg[0]_6 ),
        .\gfwd_mode.storage_data1_reg[14] (\gfwd_mode.storage_data1_reg[14] ),
        .\gfwd_rev.storage_data1_reg[0] (\gfwd_rev.storage_data1_reg[0] ),
        .\gin_reg.rd_pntr_pf_dly_reg[13] (\gin_reg.rd_pntr_pf_dly_reg[13] ),
        .\gin_reg.rd_pntr_pf_dly_reg[14] (\gin_reg.rd_pntr_pf_dly_reg[14] ),
        .\gin_reg.rd_pntr_pf_dly_reg[14]_0 (\gin_reg.rd_pntr_pf_dly_reg[14]_0 ),
        .\gin_reg.rd_pntr_pf_dly_reg[15] (\gin_reg.rd_pntr_pf_dly_reg[15] ),
        .\gin_reg.rd_pntr_pf_dly_reg[1] (\gin_reg.rd_pntr_pf_dly_reg[1] ),
        .\gnstage1.q_dly_reg[0][0] (bram_rd_en),
        .p_0_out_0(p_0_out_0),
        .\pf_thresh_dly_reg[2]_10 ({\pf_thresh_dly_reg[2]_10 [14],\pf_thresh_dly_reg[2]_10 [7]}),
        .pntr_roll_over_reg_14(pntr_roll_over_reg_14),
        .we_int_10(we_int_10));
  axi_vfifo_ctrl_0mcf_data_flow_logic__parameterized1 mcf_dfl_wr_inst
       (.A(\gmcpf_pf_gen.mcpf_pf_gen_inst/a ),
        .CO(CO),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T (bram_wr_en),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T ),
        .DI(mcf_dfl_rd_inst_n_76),
        .Q(Q),
        .S({mcf_dfl_rd_inst_n_63,mcf_dfl_rd_inst_n_64,mcf_dfl_rd_inst_n_65}),
        .aclk(aclk),
        .\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_0 (\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3 ),
        .\active_ch_dly_reg[4][0]_0 (\active_ch_dly_reg[4][0] ),
        .\active_ch_dly_reg[4]_12 (\active_ch_dly_reg[4]_12 ),
        .active_ch_dly_reg_r_3_0(active_ch_dly_reg_r_3),
        .addr_ready_reg(addr_ready_reg),
        .addr_rollover_r_reg(addr_rollover_r_reg),
        .\diff_pntr_reg[13] ({mcf_dfl_rd_inst_n_66,mcf_dfl_rd_inst_n_67,mcf_dfl_rd_inst_n_68,mcf_dfl_rd_inst_n_69,mcf_dfl_rd_inst_n_70,mcf_dfl_rd_inst_n_71,mcf_dfl_rd_inst_n_72,mcf_dfl_rd_inst_n_73,mcf_dfl_rd_inst_n_74}),
        .ena_array(ena_array),
        .\gclr.prog_full_i_reg (mcf_dfl_wr_inst_n_79),
        .\gfwd_mode.areset_d1_reg (\gfwd_mode.areset_d1_reg ),
        .\gfwd_mode.m_valid_i_reg (\gfwd_mode.m_valid_i_reg ),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0] ),
        .\gfwd_mode.storage_data1_reg[0]_0 (\gfwd_mode.storage_data1_reg[0]_1 ),
        .\gfwd_mode.storage_data1_reg[0]_1 (\gfwd_mode.storage_data1_reg[0]_5 ),
        .\gfwd_mode.storage_data1_reg[28] (\gfwd_mode.storage_data1_reg[28] ),
        .\gin_reg.wr_pntr_pf_dly_reg[13] (\gin_reg.wr_pntr_pf_dly_reg[13] ),
        .\gin_reg.wr_pntr_pf_dly_reg[15] (\gin_reg.wr_pntr_pf_dly_reg[15] ),
        .\gset.prog_full_i_reg ({\pf_thresh_dly_reg[2]_10 [14],\pf_thresh_dly_reg[2]_10 [7]}),
        .p_0_in0_out(p_0_in0_out),
        .p_0_out(p_0_out),
        .\pf_thresh_dly_reg[2][14] (mcf_dfl_rd_inst_n_75),
        .\pf_thresh_dly_reg[2][4] (\pf_thresh_dly_reg[2][4] ),
        .pntr_roll_over_reg_13(pntr_roll_over_reg_13),
        .we_int_9(we_int_9),
        .wr_addr_int(wr_addr_int));
endmodule

(* ORIG_REF_NAME = "multi_channel_fifo" *) 
module axi_vfifo_ctrl_0multi_channel_fifo__parameterized1
   (\gfwd_mode.m_valid_i_reg ,
    p_0_out,
    p_0_out_0,
    D,
    \gfwd_mode.storage_data1_reg[26] ,
    bram_wr_en,
    \gfwd_mode.storage_data1_reg[14] ,
    bram_rd_en,
    \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3 ,
    \active_ch_dly_reg[4]_13 ,
    Q_reg,
    CO,
    \gin_reg.wr_pntr_pf_dly_reg[1] ,
    \gin_reg.wr_pntr_pf_dly_reg[13] ,
    \gin_reg.wr_pntr_pf_dly_reg[15] ,
    \gin_reg.rd_pntr_pf_dly_reg[1] ,
    \gin_reg.rd_pntr_pf_dly_reg[13] ,
    \gin_reg.rd_pntr_pf_dly_reg[15] ,
    \gin_reg.rd_pntr_pf_dly_reg[14] ,
    \gin_reg.rd_pntr_pf_dly_reg[14]_0 ,
    \gin_reg.wr_pntr_pf_dly_reg[1]_0 ,
    we_int_11,
    ena_array,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T ,
    enb_array,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_0 ,
    aclk,
    Q,
    \gfwd_mode.storage_data1_reg[0] ,
    \gfwd_mode.storage_data1_reg[0]_0 ,
    valid_pkt_r_reg,
    \goreg_dm.dout_i_reg[0] ,
    \gpfs.prog_full_i_reg ,
    pf_thresh_dly_reg_r_0,
    active_ch_dly_reg_r_3,
    pntr_roll_over_reg_15,
    \gfwd_mode.storage_data1_reg[0]_1 ,
    \gfwd_mode.storage_data1_reg[0]_2 ,
    \gfwd_mode.storage_data1_reg[0]_3 ,
    pntr_roll_over_reg_16,
    \gfwd_mode.storage_data1_reg[0]_4 ,
    \gfwd_mode.storage_data1_reg[0]_5 ,
    valid_pkt_r_reg_0,
    tstart_reg,
    \gfwd_mode.storage_data1_reg[0]_6 ,
    \gfwd_mode.storage_data1_reg[0]_7 );
  output \gfwd_mode.m_valid_i_reg ;
  output p_0_out;
  output p_0_out_0;
  output [0:0]D;
  output \gfwd_mode.storage_data1_reg[26] ;
  output bram_wr_en;
  output \gfwd_mode.storage_data1_reg[14] ;
  output bram_rd_en;
  output [0:0]\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3 ;
  output \active_ch_dly_reg[4]_13 ;
  output Q_reg;
  output [0:0]CO;
  output [0:0]\gin_reg.wr_pntr_pf_dly_reg[1] ;
  output [15:0]\gin_reg.wr_pntr_pf_dly_reg[13] ;
  output [0:0]\gin_reg.wr_pntr_pf_dly_reg[15] ;
  output [0:0]\gin_reg.rd_pntr_pf_dly_reg[1] ;
  output [15:0]\gin_reg.rd_pntr_pf_dly_reg[13] ;
  output [0:0]\gin_reg.rd_pntr_pf_dly_reg[15] ;
  output [0:0]\gin_reg.rd_pntr_pf_dly_reg[14] ;
  output [4:0]\gin_reg.rd_pntr_pf_dly_reg[14]_0 ;
  output \gin_reg.wr_pntr_pf_dly_reg[1]_0 ;
  output we_int_11;
  output [15:0]ena_array;
  output [28:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T ;
  output [15:0]enb_array;
  output [16:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_0 ;
  input aclk;
  input [1:0]Q;
  input \gfwd_mode.storage_data1_reg[0] ;
  input \gfwd_mode.storage_data1_reg[0]_0 ;
  input valid_pkt_r_reg;
  input \goreg_dm.dout_i_reg[0] ;
  input \gpfs.prog_full_i_reg ;
  input pf_thresh_dly_reg_r_0;
  input active_ch_dly_reg_r_3;
  input pntr_roll_over_reg_15;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_1 ;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_2 ;
  input [0:0]\gfwd_mode.storage_data1_reg[0]_3 ;
  input pntr_roll_over_reg_16;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_4 ;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_5 ;
  input [0:0]valid_pkt_r_reg_0;
  input [13:0]tstart_reg;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_6 ;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_7 ;

  wire [0:0]CO;
  wire [0:0]D;
  wire [28:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T ;
  wire [16:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_0 ;
  wire [1:0]Q;
  wire Q_reg;
  wire aclk;
  wire [0:0]\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3 ;
  wire \active_ch_dly_reg[4]_13 ;
  wire active_ch_dly_reg_r_3;
  wire bram_rd_en;
  wire bram_wr_en;
  wire [15:0]ena_array;
  wire [15:0]enb_array;
  wire \gfwd_mode.m_valid_i_reg ;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire \gfwd_mode.storage_data1_reg[0]_0 ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_1 ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_2 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0]_3 ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_4 ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_5 ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_6 ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_7 ;
  wire \gfwd_mode.storage_data1_reg[14] ;
  wire \gfwd_mode.storage_data1_reg[26] ;
  wire [15:0]\gin_reg.rd_pntr_pf_dly_reg[13] ;
  wire [0:0]\gin_reg.rd_pntr_pf_dly_reg[14] ;
  wire [4:0]\gin_reg.rd_pntr_pf_dly_reg[14]_0 ;
  wire [0:0]\gin_reg.rd_pntr_pf_dly_reg[15] ;
  wire [0:0]\gin_reg.rd_pntr_pf_dly_reg[1] ;
  wire [15:0]\gin_reg.wr_pntr_pf_dly_reg[13] ;
  wire [0:0]\gin_reg.wr_pntr_pf_dly_reg[15] ;
  wire [0:0]\gin_reg.wr_pntr_pf_dly_reg[1] ;
  wire \gin_reg.wr_pntr_pf_dly_reg[1]_0 ;
  wire [15:15]\gmcpf_pf_gen.mcpf_pf_gen_inst/a ;
  wire \goreg_dm.dout_i_reg[0] ;
  wire \gpfs.prog_full_i_reg ;
  wire mcf_dfl_rd_inst_n_63;
  wire mcf_dfl_rd_inst_n_64;
  wire mcf_dfl_rd_inst_n_65;
  wire mcf_dfl_rd_inst_n_66;
  wire mcf_dfl_rd_inst_n_67;
  wire mcf_dfl_rd_inst_n_68;
  wire mcf_dfl_rd_inst_n_69;
  wire mcf_dfl_rd_inst_n_70;
  wire mcf_dfl_rd_inst_n_71;
  wire mcf_dfl_rd_inst_n_72;
  wire mcf_dfl_rd_inst_n_73;
  wire mcf_dfl_rd_inst_n_74;
  wire mcf_dfl_rd_inst_n_75;
  wire mcf_dfl_rd_inst_n_76;
  wire mcf_dfl_wr_inst_n_74;
  wire p_0_out;
  wire p_0_out_0;
  wire [14:7]\pf_thresh_dly_reg[2]_11 ;
  wire pf_thresh_dly_reg_r_0;
  wire pntr_roll_over_reg_15;
  wire pntr_roll_over_reg_16;
  wire [13:0]tstart_reg;
  wire valid_pkt_r_reg;
  wire [0:0]valid_pkt_r_reg_0;
  wire we_int_11;

  axi_vfifo_ctrl_0mcf_data_flow_logic__parameterized4 mcf_dfl_rd_inst
       (.A(\gmcpf_pf_gen.mcpf_pf_gen_inst/a ),
        .CO(mcf_dfl_wr_inst_n_74),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T (\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_0 ),
        .DI(mcf_dfl_rd_inst_n_76),
        .Q(Q),
        .Q_reg(Q_reg),
        .S({mcf_dfl_rd_inst_n_63,mcf_dfl_rd_inst_n_64,mcf_dfl_rd_inst_n_65}),
        .aclk(aclk),
        .active_ch_dly_reg_r_3(active_ch_dly_reg_r_3),
        .enb_array(enb_array),
        .\gclr.prog_full_i_reg ({mcf_dfl_rd_inst_n_66,mcf_dfl_rd_inst_n_67,mcf_dfl_rd_inst_n_68,mcf_dfl_rd_inst_n_69,mcf_dfl_rd_inst_n_70,mcf_dfl_rd_inst_n_71,mcf_dfl_rd_inst_n_72,mcf_dfl_rd_inst_n_73,mcf_dfl_rd_inst_n_74}),
        .\gclr.prog_full_i_reg_0 (mcf_dfl_rd_inst_n_75),
        .\gfwd_mode.areset_d1_reg (\gfwd_mode.m_valid_i_reg ),
        .\gfwd_mode.storage_data1_reg[0] (D),
        .\gfwd_mode.storage_data1_reg[0]_0 (\gfwd_mode.storage_data1_reg[0]_0 ),
        .\gfwd_mode.storage_data1_reg[0]_1 (\gfwd_mode.storage_data1_reg[0]_3 ),
        .\gfwd_mode.storage_data1_reg[0]_2 (\gfwd_mode.storage_data1_reg[0]_4 ),
        .\gfwd_mode.storage_data1_reg[0]_3 (\gfwd_mode.storage_data1_reg[0]_5 ),
        .\gfwd_mode.storage_data1_reg[0]_4 (\gfwd_mode.storage_data1_reg[0]_7 ),
        .\gfwd_mode.storage_data1_reg[14] (\gfwd_mode.storage_data1_reg[14] ),
        .\gin_reg.rd_pntr_pf_dly_reg[13] (\gin_reg.rd_pntr_pf_dly_reg[13] ),
        .\gin_reg.rd_pntr_pf_dly_reg[14] (\gin_reg.rd_pntr_pf_dly_reg[14] ),
        .\gin_reg.rd_pntr_pf_dly_reg[14]_0 (\gin_reg.rd_pntr_pf_dly_reg[14]_0 ),
        .\gin_reg.rd_pntr_pf_dly_reg[15] (\gin_reg.rd_pntr_pf_dly_reg[15] ),
        .\gin_reg.rd_pntr_pf_dly_reg[1] (\gin_reg.rd_pntr_pf_dly_reg[1] ),
        .\gnstage1.q_dly_reg[0][0] (bram_rd_en),
        .\goreg_dm.dout_i_reg[0] (\goreg_dm.dout_i_reg[0] ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .p_0_out_0(p_0_out_0),
        .\pf_thresh_dly_reg[2]_11 ({\pf_thresh_dly_reg[2]_11 [14],\pf_thresh_dly_reg[2]_11 [7]}),
        .pntr_roll_over_reg_16(pntr_roll_over_reg_16),
        .we_int_11(we_int_11));
  axi_vfifo_ctrl_0mcf_data_flow_logic__parameterized3 mcf_dfl_wr_inst
       (.A(\gmcpf_pf_gen.mcpf_pf_gen_inst/a ),
        .CO(CO),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T (bram_wr_en),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T ),
        .DI(mcf_dfl_rd_inst_n_76),
        .Q(Q),
        .S({mcf_dfl_rd_inst_n_63,mcf_dfl_rd_inst_n_64,mcf_dfl_rd_inst_n_65}),
        .aclk(aclk),
        .\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_0 (\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3 ),
        .\active_ch_dly_reg[4]_13 (\active_ch_dly_reg[4]_13 ),
        .active_ch_dly_reg_r_3(active_ch_dly_reg_r_3),
        .\diff_pntr_reg[13] ({mcf_dfl_rd_inst_n_66,mcf_dfl_rd_inst_n_67,mcf_dfl_rd_inst_n_68,mcf_dfl_rd_inst_n_69,mcf_dfl_rd_inst_n_70,mcf_dfl_rd_inst_n_71,mcf_dfl_rd_inst_n_72,mcf_dfl_rd_inst_n_73,mcf_dfl_rd_inst_n_74}),
        .ena_array(ena_array),
        .\gclr.prog_full_i_reg (mcf_dfl_wr_inst_n_74),
        .\gfwd_mode.m_valid_i_reg (\gfwd_mode.m_valid_i_reg ),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0] ),
        .\gfwd_mode.storage_data1_reg[0]_0 (\gfwd_mode.storage_data1_reg[0]_1 ),
        .\gfwd_mode.storage_data1_reg[0]_1 (\gfwd_mode.storage_data1_reg[0]_2 ),
        .\gfwd_mode.storage_data1_reg[0]_2 (\gfwd_mode.storage_data1_reg[0]_6 ),
        .\gfwd_mode.storage_data1_reg[26] (\gfwd_mode.storage_data1_reg[26] ),
        .\gin_reg.wr_pntr_pf_dly_reg[13] (\gin_reg.wr_pntr_pf_dly_reg[13] ),
        .\gin_reg.wr_pntr_pf_dly_reg[15] (\gin_reg.wr_pntr_pf_dly_reg[15] ),
        .\gin_reg.wr_pntr_pf_dly_reg[1] (\gin_reg.wr_pntr_pf_dly_reg[1] ),
        .\gin_reg.wr_pntr_pf_dly_reg[1]_0 (\gin_reg.wr_pntr_pf_dly_reg[1]_0 ),
        .\gset.prog_full_i_reg ({\pf_thresh_dly_reg[2]_11 [14],\pf_thresh_dly_reg[2]_11 [7]}),
        .p_0_out(p_0_out),
        .\pf_thresh_dly_reg[2][14] (mcf_dfl_rd_inst_n_75),
        .pf_thresh_dly_reg_r_0(pf_thresh_dly_reg_r_0),
        .pntr_roll_over_reg_15(pntr_roll_over_reg_15),
        .tstart_reg(tstart_reg),
        .valid_pkt_r_reg(valid_pkt_r_reg),
        .valid_pkt_r_reg_0(valid_pkt_r_reg_0));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module axi_vfifo_ctrl_0rd_bin_cntr
   (ram_empty_fb_i_reg,
    ram_full_comb,
    D,
    Q,
    \gc0.count_d1_reg[3]_0 ,
    ram_full_fb_i_reg,
    \gnstage1.q_dly_reg[1][0] ,
    p_2_out,
    \gc0.count_reg[2]_0 ,
    curr_state_reg,
    ram_empty_fb_i_reg_0,
    rst_full_gen_i,
    \gcc0.gc0.count_reg[3] ,
    \gpregsm1.curr_fwft_state_reg[1] ,
    \gnstage1.q_dly_reg[1][0]_0 ,
    \gcc0.gc0.count_d1_reg[3] ,
    E,
    aclk,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] );
  output ram_empty_fb_i_reg;
  output ram_full_comb;
  output [2:0]D;
  output [3:0]Q;
  output [3:0]\gc0.count_d1_reg[3]_0 ;
  input ram_full_fb_i_reg;
  input \gnstage1.q_dly_reg[1][0] ;
  input p_2_out;
  input \gc0.count_reg[2]_0 ;
  input curr_state_reg;
  input ram_empty_fb_i_reg_0;
  input rst_full_gen_i;
  input [3:0]\gcc0.gc0.count_reg[3] ;
  input \gpregsm1.curr_fwft_state_reg[1] ;
  input [0:0]\gnstage1.q_dly_reg[1][0]_0 ;
  input [3:0]\gcc0.gc0.count_d1_reg[3] ;
  input [0:0]E;
  input aclk;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ;

  wire [2:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire aclk;
  wire curr_state_reg;
  wire [3:0]\gc0.count_d1_reg[3]_0 ;
  wire \gc0.count_reg[2]_0 ;
  wire [3:0]\gcc0.gc0.count_d1_reg[3] ;
  wire [3:0]\gcc0.gc0.count_reg[3] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_2__0_n_0 ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad[4]_i_2_n_0 ;
  wire \gnstage1.q_dly_reg[1][0] ;
  wire [0:0]\gnstage1.q_dly_reg[1][0]_0 ;
  wire \gpregsm1.curr_fwft_state_reg[1] ;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ;
  wire p_2_out;
  wire [3:0]plusOp__2;
  wire ram_empty_fb_i_i_2_n_0;
  wire ram_empty_fb_i_i_5_n_0;
  wire ram_empty_fb_i_reg;
  wire ram_empty_fb_i_reg_0;
  wire ram_full_comb;
  wire ram_full_fb_i_i_3__0_n_0;
  wire ram_full_fb_i_i_5__0_n_0;
  wire ram_full_fb_i_reg;
  wire rst_full_gen_i;

  LUT1 #(
    .INIT(2'h1)) 
    \gc0.count[0]_i_1 
       (.I0(\gc0.count_d1_reg[3]_0 [0]),
        .O(plusOp__2[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \gc0.count[1]_i_1 
       (.I0(\gc0.count_d1_reg[3]_0 [1]),
        .I1(\gc0.count_d1_reg[3]_0 [0]),
        .O(plusOp__2[1]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \gc0.count[2]_i_1 
       (.I0(\gc0.count_d1_reg[3]_0 [2]),
        .I1(\gc0.count_d1_reg[3]_0 [0]),
        .I2(\gc0.count_d1_reg[3]_0 [1]),
        .O(plusOp__2[2]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \gc0.count[3]_i_1 
       (.I0(\gc0.count_d1_reg[3]_0 [3]),
        .I1(\gc0.count_d1_reg[3]_0 [1]),
        .I2(\gc0.count_d1_reg[3]_0 [0]),
        .I3(\gc0.count_d1_reg[3]_0 [2]),
        .O(plusOp__2[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[0] 
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(\gc0.count_d1_reg[3]_0 [0]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[1] 
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(\gc0.count_d1_reg[3]_0 [1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[2] 
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(\gc0.count_d1_reg[3]_0 [2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[3] 
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(\gc0.count_d1_reg[3]_0 [3]),
        .Q(Q[3]));
  FDPE #(
    .INIT(1'b1)) 
    \gc0.count_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__2[0]),
        .PRE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .Q(\gc0.count_d1_reg[3]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[1] 
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp__2[1]),
        .Q(\gc0.count_d1_reg[3]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[2] 
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp__2[2]),
        .Q(\gc0.count_d1_reg[3]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[3] 
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp__2[3]),
        .Q(\gc0.count_d1_reg[3]_0 [3]));
  LUT5 #(
    .INIT(32'h69996669)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[2]_i_1 
       (.I0(Q[1]),
        .I1(\gcc0.gc0.count_reg[3] [1]),
        .I2(\gpregsm1.curr_fwft_state_reg[1] ),
        .I3(\gcc0.gc0.count_reg[3] [0]),
        .I4(Q[0]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'h96669996)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_1 
       (.I0(Q[2]),
        .I1(\gcc0.gc0.count_reg[3] [2]),
        .I2(\gdiff.gcry_1_sym.diff_pntr_pad[3]_i_2__0_n_0 ),
        .I3(Q[1]),
        .I4(\gcc0.gc0.count_reg[3] [1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hBBBB222BBBBBBBBB)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_2__0 
       (.I0(Q[0]),
        .I1(\gcc0.gc0.count_reg[3] [0]),
        .I2(curr_state_reg),
        .I3(p_2_out),
        .I4(ram_full_fb_i_reg),
        .I5(\gnstage1.q_dly_reg[1][0] ),
        .O(\gdiff.gcry_1_sym.diff_pntr_pad[3]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h69669969)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[4]_i_1 
       (.I0(Q[3]),
        .I1(\gcc0.gc0.count_reg[3] [3]),
        .I2(\gcc0.gc0.count_reg[3] [2]),
        .I3(Q[2]),
        .I4(\gdiff.gcry_1_sym.diff_pntr_pad[4]_i_2_n_0 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hBB2B2B222B222B22)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[4]_i_2 
       (.I0(\gcc0.gc0.count_reg[3] [1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\gcc0.gc0.count_reg[3] [0]),
        .I4(ram_empty_fb_i_reg_0),
        .I5(\gnstage1.q_dly_reg[1][0]_0 ),
        .O(\gdiff.gcry_1_sym.diff_pntr_pad[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFB00FB00FB00FFFF)) 
    ram_empty_fb_i_i_1__0
       (.I0(ram_full_fb_i_reg),
        .I1(\gnstage1.q_dly_reg[1][0] ),
        .I2(ram_empty_fb_i_i_2_n_0),
        .I3(p_2_out),
        .I4(\gc0.count_reg[2]_0 ),
        .I5(curr_state_reg),
        .O(ram_empty_fb_i_reg));
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    ram_empty_fb_i_i_2
       (.I0(\gcc0.gc0.count_d1_reg[3] [3]),
        .I1(Q[3]),
        .I2(\gcc0.gc0.count_d1_reg[3] [2]),
        .I3(Q[2]),
        .I4(ram_empty_fb_i_i_5_n_0),
        .O(ram_empty_fb_i_i_2_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_empty_fb_i_i_5
       (.I0(Q[1]),
        .I1(\gcc0.gc0.count_d1_reg[3] [1]),
        .I2(Q[0]),
        .I3(\gcc0.gc0.count_d1_reg[3] [0]),
        .O(ram_empty_fb_i_i_5_n_0));
  LUT6 #(
    .INIT(64'h00000C00F0A0FCA0)) 
    ram_full_fb_i_i_1__0
       (.I0(ram_empty_fb_i_i_2_n_0),
        .I1(\gnstage1.q_dly_reg[1][0] ),
        .I2(ram_full_fb_i_reg),
        .I3(ram_empty_fb_i_reg_0),
        .I4(ram_full_fb_i_i_3__0_n_0),
        .I5(rst_full_gen_i),
        .O(ram_full_comb));
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    ram_full_fb_i_i_3__0
       (.I0(\gcc0.gc0.count_reg[3] [0]),
        .I1(Q[0]),
        .I2(\gcc0.gc0.count_reg[3] [2]),
        .I3(Q[2]),
        .I4(ram_full_fb_i_i_5__0_n_0),
        .O(ram_full_fb_i_i_3__0_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_full_fb_i_i_5__0
       (.I0(Q[3]),
        .I1(\gcc0.gc0.count_reg[3] [3]),
        .I2(Q[1]),
        .I3(\gcc0.gc0.count_reg[3] [1]),
        .O(ram_full_fb_i_i_5__0_n_0));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module axi_vfifo_ctrl_0rd_bin_cntr_100
   (Q,
    D,
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ,
    \gcc0.gc0.count_reg[3] ,
    \gfwd_mode.m_valid_i_reg ,
    E,
    m_axi_awvalid_i,
    ram_full_fb_i_reg,
    aclk,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] );
  output [3:0]Q;
  output [2:0]D;
  output [3:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ;
  input [3:0]\gcc0.gc0.count_reg[3] ;
  input [0:0]\gfwd_mode.m_valid_i_reg ;
  input [0:0]E;
  input m_axi_awvalid_i;
  input ram_full_fb_i_reg;
  input aclk;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ;

  wire [2:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire aclk;
  wire [3:0]\gcc0.gc0.count_reg[3] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_2__2_n_0 ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad[4]_i_2__0_n_0 ;
  wire [3:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ;
  wire [0:0]\gfwd_mode.m_valid_i_reg ;
  wire m_axi_awvalid_i;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ;
  wire [3:0]plusOp__0;
  wire ram_full_fb_i_reg;

  LUT1 #(
    .INIT(2'h1)) 
    \gc0.count[0]_i_1__2 
       (.I0(Q[0]),
        .O(plusOp__0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \gc0.count[1]_i_1__2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(plusOp__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gc0.count[2]_i_1__2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(plusOp__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gc0.count[3]_i_1__2 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .O(plusOp__0[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[0] 
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(Q[0]),
        .Q(\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] [0]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[1] 
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(Q[1]),
        .Q(\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] [1]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[2] 
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(Q[2]),
        .Q(\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] [2]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[3] 
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(Q[3]),
        .Q(\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] [3]));
  FDPE #(
    .INIT(1'b1)) 
    \gc0.count_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__0[0]),
        .PRE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[1] 
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp__0[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[2] 
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp__0[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[3] 
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp__0[3]),
        .Q(Q[3]));
  LUT6 #(
    .INIT(64'hBB2B44D444D4BB2B)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[2]_i_1__0 
       (.I0(\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] [0]),
        .I1(\gcc0.gc0.count_reg[3] [0]),
        .I2(\gfwd_mode.m_valid_i_reg ),
        .I3(E),
        .I4(\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] [1]),
        .I5(\gcc0.gc0.count_reg[3] [1]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'h2BD4D42B)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_1__0 
       (.I0(\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] [1]),
        .I1(\gdiff.gcry_1_sym.diff_pntr_pad[3]_i_2__2_n_0 ),
        .I2(\gcc0.gc0.count_reg[3] [1]),
        .I3(\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] [2]),
        .I4(\gcc0.gc0.count_reg[3] [2]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'h444444D4)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_2__2 
       (.I0(\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] [0]),
        .I1(\gcc0.gc0.count_reg[3] [0]),
        .I2(m_axi_awvalid_i),
        .I3(ram_full_fb_i_reg),
        .I4(E),
        .O(\gdiff.gcry_1_sym.diff_pntr_pad[3]_i_2__2_n_0 ));
  LUT5 #(
    .INIT(32'h2BD4D42B)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[4]_i_1__0 
       (.I0(\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] [2]),
        .I1(\gdiff.gcry_1_sym.diff_pntr_pad[4]_i_2__0_n_0 ),
        .I2(\gcc0.gc0.count_reg[3] [2]),
        .I3(\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] [3]),
        .I4(\gcc0.gc0.count_reg[3] [3]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h7555FF7510005510)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[4]_i_2__0 
       (.I0(\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] [1]),
        .I1(E),
        .I2(\gfwd_mode.m_valid_i_reg ),
        .I3(\gcc0.gc0.count_reg[3] [0]),
        .I4(\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] [0]),
        .I5(\gcc0.gc0.count_reg[3] [1]),
        .O(\gdiff.gcry_1_sym.diff_pntr_pad[4]_i_2__0_n_0 ));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module axi_vfifo_ctrl_0rd_bin_cntr_116
   (Q,
    D,
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ,
    \gcc0.gc0.count_reg[3] ,
    \gnstage1.q_dly_reg[1][0] ,
    E,
    m_axi_arvalid_i,
    ram_full_fb_i_reg,
    aclk,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] );
  output [3:0]Q;
  output [2:0]D;
  output [3:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ;
  input [3:0]\gcc0.gc0.count_reg[3] ;
  input [0:0]\gnstage1.q_dly_reg[1][0] ;
  input [0:0]E;
  input m_axi_arvalid_i;
  input ram_full_fb_i_reg;
  input aclk;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ;

  wire [2:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire aclk;
  wire [3:0]\gcc0.gc0.count_reg[3] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_2__4_n_0 ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad[4]_i_2__1_n_0 ;
  wire [3:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ;
  wire [0:0]\gnstage1.q_dly_reg[1][0] ;
  wire m_axi_arvalid_i;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ;
  wire [3:0]plusOp__4;
  wire ram_full_fb_i_reg;

  LUT1 #(
    .INIT(2'h1)) 
    \gc0.count[0]_i_1__4 
       (.I0(Q[0]),
        .O(plusOp__4[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \gc0.count[1]_i_1__4 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(plusOp__4[1]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gc0.count[2]_i_1__4 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(plusOp__4[2]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gc0.count[3]_i_1__4 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .O(plusOp__4[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[0] 
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(Q[0]),
        .Q(\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] [0]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[1] 
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(Q[1]),
        .Q(\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] [1]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[2] 
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(Q[2]),
        .Q(\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] [2]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[3] 
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(Q[3]),
        .Q(\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] [3]));
  FDPE #(
    .INIT(1'b1)) 
    \gc0.count_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__4[0]),
        .PRE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[1] 
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp__4[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[2] 
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp__4[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[3] 
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp__4[3]),
        .Q(Q[3]));
  LUT6 #(
    .INIT(64'hBB2B44D444D4BB2B)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[2]_i_1__1 
       (.I0(\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] [0]),
        .I1(\gcc0.gc0.count_reg[3] [0]),
        .I2(\gnstage1.q_dly_reg[1][0] ),
        .I3(E),
        .I4(\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] [1]),
        .I5(\gcc0.gc0.count_reg[3] [1]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'h2BD4D42B)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_1__1 
       (.I0(\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] [1]),
        .I1(\gdiff.gcry_1_sym.diff_pntr_pad[3]_i_2__4_n_0 ),
        .I2(\gcc0.gc0.count_reg[3] [1]),
        .I3(\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] [2]),
        .I4(\gcc0.gc0.count_reg[3] [2]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'h444444D4)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_2__4 
       (.I0(\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] [0]),
        .I1(\gcc0.gc0.count_reg[3] [0]),
        .I2(m_axi_arvalid_i),
        .I3(ram_full_fb_i_reg),
        .I4(E),
        .O(\gdiff.gcry_1_sym.diff_pntr_pad[3]_i_2__4_n_0 ));
  LUT5 #(
    .INIT(32'h2BD4D42B)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[4]_i_1__1 
       (.I0(\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] [2]),
        .I1(\gdiff.gcry_1_sym.diff_pntr_pad[4]_i_2__1_n_0 ),
        .I2(\gcc0.gc0.count_reg[3] [2]),
        .I3(\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] [3]),
        .I4(\gcc0.gc0.count_reg[3] [3]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h7555FF7510005510)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[4]_i_2__1 
       (.I0(\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] [1]),
        .I1(E),
        .I2(\gnstage1.q_dly_reg[1][0] ),
        .I3(\gcc0.gc0.count_reg[3] [0]),
        .I4(\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] [0]),
        .I5(\gcc0.gc0.count_reg[3] [1]),
        .O(\gdiff.gcry_1_sym.diff_pntr_pad[4]_i_2__1_n_0 ));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module axi_vfifo_ctrl_0rd_bin_cntr__parameterized0
   (v1_reg_0,
    Q,
    ram_full_fb_i_reg,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    v1_reg,
    ram_empty_fb_i_reg,
    \gcc0.gc0.count_d1_reg[8] ,
    \gcc0.gc0.count_reg[8] ,
    E,
    aclk,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] );
  output [1:0]v1_reg_0;
  output [5:0]Q;
  output [0:0]ram_full_fb_i_reg;
  output [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  output [3:0]v1_reg;
  output ram_empty_fb_i_reg;
  input [2:0]\gcc0.gc0.count_d1_reg[8] ;
  input [6:0]\gcc0.gc0.count_reg[8] ;
  input [0:0]E;
  input aclk;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ;

  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire [0:0]E;
  wire [5:0]Q;
  wire aclk;
  wire \gc0.count[6]_i_2_n_0 ;
  wire \gc0.count[8]_i_2__0_n_0 ;
  wire [2:0]\gcc0.gc0.count_d1_reg[8] ;
  wire [6:0]\gcc0.gc0.count_reg[8] ;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ;
  wire [8:0]plusOp__2;
  wire ram_empty_fb_i_reg;
  wire [0:0]ram_full_fb_i_reg;
  wire [8:0]rd_pntr_plus1;
  wire [3:0]v1_reg;
  wire [1:0]v1_reg_0;

  LUT1 #(
    .INIT(2'h1)) 
    \gc0.count[0]_i_1__3 
       (.I0(rd_pntr_plus1[0]),
        .O(plusOp__2[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \gc0.count[1]_i_1__3 
       (.I0(rd_pntr_plus1[0]),
        .I1(rd_pntr_plus1[1]),
        .O(plusOp__2[1]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gc0.count[2]_i_1__3 
       (.I0(rd_pntr_plus1[0]),
        .I1(rd_pntr_plus1[1]),
        .I2(Q[0]),
        .O(plusOp__2[2]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gc0.count[3]_i_1__3 
       (.I0(Q[0]),
        .I1(rd_pntr_plus1[1]),
        .I2(rd_pntr_plus1[0]),
        .I3(Q[1]),
        .O(plusOp__2[3]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gc0.count[4]_i_1__1 
       (.I0(Q[1]),
        .I1(rd_pntr_plus1[0]),
        .I2(rd_pntr_plus1[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .O(plusOp__2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \gc0.count[5]_i_1__1 
       (.I0(Q[0]),
        .I1(rd_pntr_plus1[1]),
        .I2(rd_pntr_plus1[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(plusOp__2[5]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \gc0.count[6]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(\gc0.count[6]_i_2_n_0 ),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(Q[4]),
        .O(plusOp__2[6]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \gc0.count[6]_i_2 
       (.I0(rd_pntr_plus1[1]),
        .I1(rd_pntr_plus1[0]),
        .O(\gc0.count[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \gc0.count[7]_i_1__0 
       (.I0(Q[4]),
        .I1(\gc0.count[8]_i_2__0_n_0 ),
        .I2(Q[5]),
        .O(plusOp__2[7]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \gc0.count[8]_i_1__0 
       (.I0(Q[5]),
        .I1(\gc0.count[8]_i_2__0_n_0 ),
        .I2(Q[4]),
        .I3(rd_pntr_plus1[8]),
        .O(plusOp__2[8]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \gc0.count[8]_i_2__0 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(rd_pntr_plus1[1]),
        .I3(rd_pntr_plus1[0]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(\gc0.count[8]_i_2__0_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[0] 
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(rd_pntr_plus1[0]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [0]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[1] 
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(rd_pntr_plus1[1]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [1]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[2] 
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(Q[0]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [2]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[3] 
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(Q[1]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [3]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[4] 
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(Q[2]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [4]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[5] 
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(Q[3]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [5]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[6] 
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(Q[4]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [6]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[7] 
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(Q[5]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [7]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[8] 
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(rd_pntr_plus1[8]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [8]));
  FDPE #(
    .INIT(1'b1)) 
    \gc0.count_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__2[0]),
        .PRE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .Q(rd_pntr_plus1[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[1] 
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp__2[1]),
        .Q(rd_pntr_plus1[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[2] 
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp__2[2]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[3] 
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp__2[3]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[4] 
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp__2[4]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[5] 
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp__2[5]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[6] 
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp__2[6]),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[7] 
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp__2[7]),
        .Q(Q[5]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[8] 
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp__2[8]),
        .Q(rd_pntr_plus1[8]));
  LUT4 #(
    .INIT(16'h8421)) 
    \gmux.gm[0].gm1.m1_i_1__4 
       (.I0(rd_pntr_plus1[1]),
        .I1(rd_pntr_plus1[0]),
        .I2(\gcc0.gc0.count_d1_reg[8] [1]),
        .I3(\gcc0.gc0.count_d1_reg[8] [0]),
        .O(v1_reg_0[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1__7 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [2]),
        .I1(\gcc0.gc0.count_reg[8] [0]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [3]),
        .I3(\gcc0.gc0.count_reg[8] [1]),
        .O(v1_reg[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1__7 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [4]),
        .I1(\gcc0.gc0.count_reg[8] [2]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [5]),
        .I3(\gcc0.gc0.count_reg[8] [3]),
        .O(v1_reg[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1__7 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [6]),
        .I1(\gcc0.gc0.count_reg[8] [4]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [7]),
        .I3(\gcc0.gc0.count_reg[8] [5]),
        .O(v1_reg[2]));
  LUT2 #(
    .INIT(4'h9)) 
    \gmux.gm[4].gms.ms_i_1__0 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [8]),
        .I1(\gcc0.gc0.count_d1_reg[8] [2]),
        .O(ram_full_fb_i_reg));
  LUT2 #(
    .INIT(4'h9)) 
    \gmux.gm[4].gms.ms_i_1__1 
       (.I0(rd_pntr_plus1[8]),
        .I1(\gcc0.gc0.count_d1_reg[8] [2]),
        .O(v1_reg_0[1]));
  LUT2 #(
    .INIT(4'h9)) 
    \gmux.gm[4].gms.ms_i_1__2 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [8]),
        .I1(\gcc0.gc0.count_reg[8] [6]),
        .O(v1_reg[3]));
  LUT2 #(
    .INIT(4'h9)) 
    \gmux.gm[4].gms.ms_i_1__3 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [8]),
        .I1(\gcc0.gc0.count_d1_reg[8] [2]),
        .O(ram_empty_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module axi_vfifo_ctrl_0rd_bin_cntr__parameterized1
   (Q,
    v1_reg,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    ram_empty_fb_i_reg,
    ram_full_fb_i_reg,
    ram_empty_fb_i_reg_0,
    \gcc0.gc0.count_reg[7] ,
    \gcc0.gc0.count_d1_reg[8] ,
    E,
    aclk,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] );
  output [7:0]Q;
  output [3:0]v1_reg;
  output [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  output ram_empty_fb_i_reg;
  output ram_full_fb_i_reg;
  output ram_empty_fb_i_reg_0;
  input [7:0]\gcc0.gc0.count_reg[7] ;
  input [0:0]\gcc0.gc0.count_d1_reg[8] ;
  input [0:0]E;
  input aclk;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ;

  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [0:0]E;
  wire [7:0]Q;
  wire aclk;
  wire \gc0.count[8]_i_2_n_0 ;
  wire [0:0]\gcc0.gc0.count_d1_reg[8] ;
  wire [7:0]\gcc0.gc0.count_reg[7] ;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ;
  wire [8:0]plusOp__4;
  wire ram_empty_fb_i_reg;
  wire ram_empty_fb_i_reg_0;
  wire ram_full_fb_i_reg;
  wire [8:8]rd_pntr_plus1;
  wire [3:0]v1_reg;

  LUT1 #(
    .INIT(2'h1)) 
    \gc0.count[0]_i_1__0 
       (.I0(Q[0]),
        .O(plusOp__4[0]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gc0.count[1]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(plusOp__4[1]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \gc0.count[2]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(plusOp__4[2]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \gc0.count[3]_i_1__0 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .O(plusOp__4[3]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \gc0.count[4]_i_1 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .O(plusOp__4[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \gc0.count[5]_i_1 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(plusOp__4[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \gc0.count[6]_i_1 
       (.I0(Q[6]),
        .I1(\gc0.count[8]_i_2_n_0 ),
        .O(plusOp__4[6]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \gc0.count[7]_i_1 
       (.I0(Q[7]),
        .I1(\gc0.count[8]_i_2_n_0 ),
        .I2(Q[6]),
        .O(plusOp__4[7]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \gc0.count[8]_i_1 
       (.I0(rd_pntr_plus1),
        .I1(Q[6]),
        .I2(\gc0.count[8]_i_2_n_0 ),
        .I3(Q[7]),
        .O(plusOp__4[8]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \gc0.count[8]_i_2 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\gc0.count[8]_i_2_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[0] 
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(Q[0]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [0]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[1] 
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(Q[1]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [1]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[2] 
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(Q[2]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [2]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[3] 
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(Q[3]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [3]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[4] 
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(Q[4]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [4]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[5] 
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(Q[5]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [5]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[6] 
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(Q[6]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [6]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[7] 
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(Q[7]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [7]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[8] 
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(rd_pntr_plus1),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [8]));
  FDPE #(
    .INIT(1'b1)) 
    \gc0.count_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__4[0]),
        .PRE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[1] 
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp__4[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[2] 
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp__4[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[3] 
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp__4[3]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[4] 
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp__4[4]),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[5] 
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp__4[5]),
        .Q(Q[5]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[6] 
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp__4[6]),
        .Q(Q[6]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[7] 
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp__4[7]),
        .Q(Q[7]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[8] 
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp__4[8]),
        .Q(rd_pntr_plus1));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1__3 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [0]),
        .I1(\gcc0.gc0.count_reg[7] [0]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [1]),
        .I3(\gcc0.gc0.count_reg[7] [1]),
        .O(v1_reg[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1__3 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [2]),
        .I1(\gcc0.gc0.count_reg[7] [2]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [3]),
        .I3(\gcc0.gc0.count_reg[7] [3]),
        .O(v1_reg[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1__3 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [4]),
        .I1(\gcc0.gc0.count_reg[7] [4]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [5]),
        .I3(\gcc0.gc0.count_reg[7] [5]),
        .O(v1_reg[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1__3 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [6]),
        .I1(\gcc0.gc0.count_reg[7] [6]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [7]),
        .I3(\gcc0.gc0.count_reg[7] [7]),
        .O(v1_reg[3]));
  LUT2 #(
    .INIT(4'h9)) 
    \gmux.gm[4].gms.ms_i_1__4 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [8]),
        .I1(\gcc0.gc0.count_d1_reg[8] ),
        .O(ram_empty_fb_i_reg));
  LUT2 #(
    .INIT(4'h9)) 
    \gmux.gm[4].gms.ms_i_1__5 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [8]),
        .I1(\gcc0.gc0.count_d1_reg[8] ),
        .O(ram_full_fb_i_reg));
  LUT2 #(
    .INIT(4'h9)) 
    \gmux.gm[4].gms.ms_i_1__7 
       (.I0(rd_pntr_plus1),
        .I1(\gcc0.gc0.count_d1_reg[8] ),
        .O(ram_empty_fb_i_reg_0));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module axi_vfifo_ctrl_0rd_bin_cntr__parameterized2
   (ram_full_comb,
    Q,
    ram_empty_fb_i_reg,
    \gpr1.dout_i_reg[0] ,
    addr_ready_reg,
    rst_full_gen_i_9,
    ram_full_fb_i_reg,
    ram_empty_fb_i_reg_0,
    \gc0.count_d1_reg[5]_0 ,
    \gpregsm1.curr_fwft_state_reg[0] ,
    \gcc0.gc0.count_d1_reg[1] ,
    \gc0.count_reg[3]_0 ,
    \gcc0.gc0.count_reg[5] ,
    E,
    aclk,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] );
  output ram_full_comb;
  output [3:0]Q;
  output ram_empty_fb_i_reg;
  output [5:0]\gpr1.dout_i_reg[0] ;
  input [0:0]addr_ready_reg;
  input rst_full_gen_i_9;
  input ram_full_fb_i_reg;
  input ram_empty_fb_i_reg_0;
  input \gc0.count_d1_reg[5]_0 ;
  input \gpregsm1.curr_fwft_state_reg[0] ;
  input [1:0]\gcc0.gc0.count_d1_reg[1] ;
  input \gc0.count_reg[3]_0 ;
  input [5:0]\gcc0.gc0.count_reg[5] ;
  input [0:0]E;
  input aclk;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ;

  wire [0:0]E;
  wire [3:0]Q;
  wire aclk;
  wire [0:0]addr_ready_reg;
  wire \gc0.count_d1_reg[5]_0 ;
  wire \gc0.count_reg[3]_0 ;
  wire [1:0]\gcc0.gc0.count_d1_reg[1] ;
  wire [5:0]\gcc0.gc0.count_reg[5] ;
  wire [5:0]\gpr1.dout_i_reg[0] ;
  wire \gpregsm1.curr_fwft_state_reg[0] ;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ;
  wire [5:0]plusOp__6;
  wire ram_empty_fb_i_reg;
  wire ram_empty_fb_i_reg_0;
  wire ram_full_comb;
  wire ram_full_fb_i_i_2__1_n_0;
  wire ram_full_fb_i_i_3__1_n_0;
  wire ram_full_fb_i_i_4__0_n_0;
  wire ram_full_fb_i_reg;
  wire [1:0]rd_pntr_plus1;
  wire rst_full_gen_i_9;

  LUT1 #(
    .INIT(2'h1)) 
    \gc0.count[0]_i_1__1 
       (.I0(rd_pntr_plus1[0]),
        .O(plusOp__6[0]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gc0.count[1]_i_1__1 
       (.I0(rd_pntr_plus1[1]),
        .I1(rd_pntr_plus1[0]),
        .O(plusOp__6[1]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \gc0.count[2]_i_1__1 
       (.I0(Q[0]),
        .I1(rd_pntr_plus1[0]),
        .I2(rd_pntr_plus1[1]),
        .O(plusOp__6[2]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \gc0.count[3]_i_1__1 
       (.I0(Q[1]),
        .I1(rd_pntr_plus1[1]),
        .I2(rd_pntr_plus1[0]),
        .I3(Q[0]),
        .O(plusOp__6[3]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \gc0.count[4]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(rd_pntr_plus1[0]),
        .I3(rd_pntr_plus1[1]),
        .I4(Q[1]),
        .O(plusOp__6[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \gc0.count[5]_i_1__0 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(rd_pntr_plus1[1]),
        .I3(rd_pntr_plus1[0]),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(plusOp__6[5]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[0] 
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(rd_pntr_plus1[0]),
        .Q(\gpr1.dout_i_reg[0] [0]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[1] 
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(rd_pntr_plus1[1]),
        .Q(\gpr1.dout_i_reg[0] [1]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[2] 
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(Q[0]),
        .Q(\gpr1.dout_i_reg[0] [2]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[3] 
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(Q[1]),
        .Q(\gpr1.dout_i_reg[0] [3]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[4] 
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(Q[2]),
        .Q(\gpr1.dout_i_reg[0] [4]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[5] 
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(Q[3]),
        .Q(\gpr1.dout_i_reg[0] [5]));
  FDPE #(
    .INIT(1'b1)) 
    \gc0.count_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__6[0]),
        .PRE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .Q(rd_pntr_plus1[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[1] 
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp__6[1]),
        .Q(rd_pntr_plus1[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[2] 
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp__6[2]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[3] 
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp__6[3]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[4] 
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp__6[4]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[5] 
       (.C(aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp__6[5]),
        .Q(Q[3]));
  LUT6 #(
    .INIT(64'h0041000000000041)) 
    ram_empty_fb_i_i_3__0
       (.I0(\gpregsm1.curr_fwft_state_reg[0] ),
        .I1(rd_pntr_plus1[0]),
        .I2(\gcc0.gc0.count_d1_reg[1] [0]),
        .I3(\gc0.count_reg[3]_0 ),
        .I4(rd_pntr_plus1[1]),
        .I5(\gcc0.gc0.count_d1_reg[1] [1]),
        .O(ram_empty_fb_i_reg));
  LUT6 #(
    .INIT(64'h00000F440F000F44)) 
    ram_full_fb_i_i_1
       (.I0(ram_full_fb_i_i_2__1_n_0),
        .I1(addr_ready_reg),
        .I2(rst_full_gen_i_9),
        .I3(ram_full_fb_i_reg),
        .I4(ram_empty_fb_i_reg_0),
        .I5(\gc0.count_d1_reg[5]_0 ),
        .O(ram_full_comb));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6FF6)) 
    ram_full_fb_i_i_2__1
       (.I0(\gcc0.gc0.count_reg[5] [5]),
        .I1(\gpr1.dout_i_reg[0] [5]),
        .I2(\gcc0.gc0.count_reg[5] [4]),
        .I3(\gpr1.dout_i_reg[0] [4]),
        .I4(ram_full_fb_i_i_3__1_n_0),
        .I5(ram_full_fb_i_i_4__0_n_0),
        .O(ram_full_fb_i_i_2__1_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_full_fb_i_i_3__1
       (.I0(\gpr1.dout_i_reg[0] [2]),
        .I1(\gcc0.gc0.count_reg[5] [2]),
        .I2(\gpr1.dout_i_reg[0] [3]),
        .I3(\gcc0.gc0.count_reg[5] [3]),
        .O(ram_full_fb_i_i_3__1_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_full_fb_i_i_4__0
       (.I0(\gpr1.dout_i_reg[0] [1]),
        .I1(\gcc0.gc0.count_reg[5] [1]),
        .I2(\gpr1.dout_i_reg[0] [0]),
        .I3(\gcc0.gc0.count_reg[5] [0]),
        .O(ram_full_fb_i_i_4__0_n_0));
endmodule

(* ORIG_REF_NAME = "rd_fwft" *) 
module axi_vfifo_ctrl_0rd_fwft
   (m_axi_wvalid,
    ram_rd_en_i,
    wr_pntr_plus1_pad,
    E,
    \goreg_bm.dout_i_reg[64] ,
    aclk,
    Q,
    m_axi_wready,
    p_2_out,
    m_axi_wvalid_i,
    ram_full_fb_i_reg);
  output m_axi_wvalid;
  output ram_rd_en_i;
  output [0:0]wr_pntr_plus1_pad;
  output [0:0]E;
  output [0:0]\goreg_bm.dout_i_reg[64] ;
  input aclk;
  input [1:0]Q;
  input m_axi_wready;
  input p_2_out;
  input m_axi_wvalid_i;
  input ram_full_fb_i_reg;

  wire [0:0]E;
  wire [1:0]Q;
  wire aclk;
  wire [0:0]curr_fwft_state;
  wire empty_fwft_fb;
  wire empty_fwft_i0;
  wire empty_fwft_i_reg_n_0;
  wire [0:0]\goreg_bm.dout_i_reg[64] ;
  wire \gpregsm1.curr_fwft_state_reg_n_0_[1] ;
  wire m_axi_wready;
  wire m_axi_wvalid;
  wire m_axi_wvalid_i;
  wire [1:0]next_fwft_state;
  wire p_2_out;
  wire ram_full_fb_i_reg;
  wire ram_rd_en_i;
  wire [0:0]wr_pntr_plus1_pad;

  LUT4 #(
    .INIT(16'h00DF)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_1 
       (.I0(curr_fwft_state),
        .I1(m_axi_wready),
        .I2(\gpregsm1.curr_fwft_state_reg_n_0_[1] ),
        .I3(p_2_out),
        .O(ram_rd_en_i));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'h88EA)) 
    empty_fwft_fb_i_1__3
       (.I0(empty_fwft_fb),
        .I1(curr_fwft_state),
        .I2(m_axi_wready),
        .I3(\gpregsm1.curr_fwft_state_reg_n_0_[1] ),
        .O(empty_fwft_i0));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    empty_fwft_fb_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .PRE(Q[1]),
        .Q(empty_fwft_fb));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    empty_fwft_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .PRE(Q[1]),
        .Q(empty_fwft_i_reg_n_0));
  LUT6 #(
    .INIT(64'h2020222020202020)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_2__3 
       (.I0(m_axi_wvalid_i),
        .I1(ram_full_fb_i_reg),
        .I2(p_2_out),
        .I3(curr_fwft_state),
        .I4(m_axi_wready),
        .I5(\gpregsm1.curr_fwft_state_reg_n_0_[1] ),
        .O(wr_pntr_plus1_pad));
  LUT4 #(
    .INIT(16'h4404)) 
    \goreg_bm.dout_i[64]_i_1 
       (.I0(Q[0]),
        .I1(\gpregsm1.curr_fwft_state_reg_n_0_[1] ),
        .I2(curr_fwft_state),
        .I3(m_axi_wready),
        .O(\goreg_bm.dout_i_reg[64] ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    \gpregsm1.curr_fwft_state[0]_i_1__2 
       (.I0(\gpregsm1.curr_fwft_state_reg_n_0_[1] ),
        .I1(curr_fwft_state),
        .I2(m_axi_wready),
        .O(next_fwft_state[0]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'h20FF)) 
    \gpregsm1.curr_fwft_state[1]_i_1__0 
       (.I0(\gpregsm1.curr_fwft_state_reg_n_0_[1] ),
        .I1(m_axi_wready),
        .I2(curr_fwft_state),
        .I3(p_2_out),
        .O(next_fwft_state[1]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(Q[1]),
        .D(next_fwft_state[0]),
        .Q(curr_fwft_state));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(Q[1]),
        .D(next_fwft_state[1]),
        .Q(\gpregsm1.curr_fwft_state_reg_n_0_[1] ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'h00DF)) 
    \greg.ram_rd_en_i_i_1 
       (.I0(\gpregsm1.curr_fwft_state_reg_n_0_[1] ),
        .I1(m_axi_wready),
        .I2(curr_fwft_state),
        .I3(p_2_out),
        .O(E));
  LUT1 #(
    .INIT(2'h1)) 
    m_axi_wvalid_INST_0
       (.I0(empty_fwft_i_reg_n_0),
        .O(m_axi_wvalid));
endmodule

(* ORIG_REF_NAME = "rd_fwft" *) 
module axi_vfifo_ctrl_0rd_fwft_1
   (empty_fwft_i_12,
    wr_pntr_plus1_pad,
    empty_fwft_i_reg_0,
    m_axi_bready,
    \gpr1.dout_i_reg[0] ,
    E,
    ram_empty_fb_i_reg,
    aclk,
    Q,
    m_axi_bvalid,
    ram_empty_fb_i_reg_0,
    addr_ready_reg,
    ram_full_fb_i_reg);
  output empty_fwft_i_12;
  output [0:0]wr_pntr_plus1_pad;
  output [1:0]empty_fwft_i_reg_0;
  output m_axi_bready;
  output \gpr1.dout_i_reg[0] ;
  output [0:0]E;
  output ram_empty_fb_i_reg;
  input aclk;
  input [0:0]Q;
  input m_axi_bvalid;
  input ram_empty_fb_i_reg_0;
  input [0:0]addr_ready_reg;
  input ram_full_fb_i_reg;

  wire [0:0]E;
  wire [0:0]Q;
  wire aclk;
  wire [0:0]addr_ready_reg;
  wire empty_fwft_fb;
  wire empty_fwft_i0;
  wire empty_fwft_i_12;
  wire [1:0]empty_fwft_i_reg_0;
  wire \gpr1.dout_i_reg[0] ;
  wire \gpregsm1.curr_fwft_state[0]_i_1__4_n_0 ;
  wire \gpregsm1.curr_fwft_state[1]_i_1__4_n_0 ;
  wire m_axi_bready;
  wire m_axi_bvalid;
  wire ram_empty_fb_i_reg;
  wire ram_empty_fb_i_reg_0;
  wire ram_full_fb_i_reg;
  wire [0:0]wr_pntr_plus1_pad;

  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'hBA22)) 
    empty_fwft_fb_i_1__1
       (.I0(empty_fwft_fb),
        .I1(empty_fwft_i_reg_0[1]),
        .I2(m_axi_bvalid),
        .I3(empty_fwft_i_reg_0[0]),
        .O(empty_fwft_i0));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    empty_fwft_fb_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .PRE(Q),
        .Q(empty_fwft_fb));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    empty_fwft_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .PRE(Q),
        .Q(empty_fwft_i_12));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'h5515)) 
    \gc0.count_d1[5]_i_1 
       (.I0(ram_empty_fb_i_reg_0),
        .I1(empty_fwft_i_reg_0[1]),
        .I2(empty_fwft_i_reg_0[0]),
        .I3(m_axi_bvalid),
        .O(E));
  LUT6 #(
    .INIT(64'h00000000FF400000)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_2 
       (.I0(m_axi_bvalid),
        .I1(empty_fwft_i_reg_0[0]),
        .I2(empty_fwft_i_reg_0[1]),
        .I3(ram_empty_fb_i_reg_0),
        .I4(addr_ready_reg),
        .I5(ram_full_fb_i_reg),
        .O(wr_pntr_plus1_pad));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'h5515)) 
    \gpr1.dout_i[0]_i_1 
       (.I0(ram_empty_fb_i_reg_0),
        .I1(empty_fwft_i_reg_0[1]),
        .I2(empty_fwft_i_reg_0[0]),
        .I3(m_axi_bvalid),
        .O(\gpr1.dout_i_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \gpregsm1.curr_fwft_state[0]_i_1__4 
       (.I0(empty_fwft_i_reg_0[1]),
        .I1(m_axi_bvalid),
        .I2(empty_fwft_i_reg_0[0]),
        .O(\gpregsm1.curr_fwft_state[0]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'h08FF)) 
    \gpregsm1.curr_fwft_state[1]_i_1__4 
       (.I0(empty_fwft_i_reg_0[1]),
        .I1(empty_fwft_i_reg_0[0]),
        .I2(m_axi_bvalid),
        .I3(ram_empty_fb_i_reg_0),
        .O(\gpregsm1.curr_fwft_state[1]_i_1__4_n_0 ));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(Q),
        .D(\gpregsm1.curr_fwft_state[0]_i_1__4_n_0 ),
        .Q(empty_fwft_i_reg_0[0]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(Q),
        .D(\gpregsm1.curr_fwft_state[1]_i_1__4_n_0 ),
        .Q(empty_fwft_i_reg_0[1]));
  LUT1 #(
    .INIT(2'h1)) 
    m_axi_bready_INST_0
       (.I0(empty_fwft_i_12),
        .O(m_axi_bready));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'h40)) 
    ram_empty_fb_i_i_6__0
       (.I0(m_axi_bvalid),
        .I1(empty_fwft_i_reg_0[0]),
        .I2(empty_fwft_i_reg_0[1]),
        .O(ram_empty_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "rd_fwft" *) 
module axi_vfifo_ctrl_0rd_fwft_114
   (m_axi_arvalid,
    E,
    D,
    \gc0.count_reg[3] ,
    \goreg_dm.dout_i_reg[40] ,
    aclk,
    Q,
    m_axi_arready,
    ram_empty_fb_i_reg,
    ram_full_fb_i_reg,
    m_axi_arvalid_i,
    \gc0.count_d1_reg[0] ,
    \gcc0.gc0.count_reg[0] );
  output m_axi_arvalid;
  output [0:0]E;
  output [0:0]D;
  output [0:0]\gc0.count_reg[3] ;
  output [0:0]\goreg_dm.dout_i_reg[40] ;
  input aclk;
  input [1:0]Q;
  input m_axi_arready;
  input ram_empty_fb_i_reg;
  input ram_full_fb_i_reg;
  input m_axi_arvalid_i;
  input [0:0]\gc0.count_d1_reg[0] ;
  input [0:0]\gcc0.gc0.count_reg[0] ;

  wire [0:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire aclk;
  wire [0:0]curr_fwft_state;
  wire empty_fwft_fb;
  wire empty_fwft_i0;
  wire empty_fwft_i_reg_n_0;
  wire [0:0]\gc0.count_d1_reg[0] ;
  wire [0:0]\gc0.count_reg[3] ;
  wire [0:0]\gcc0.gc0.count_reg[0] ;
  wire [0:0]\goreg_dm.dout_i_reg[40] ;
  wire \gpregsm1.curr_fwft_state_reg_n_0_[1] ;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire m_axi_arvalid_i;
  wire [1:0]next_fwft_state;
  wire ram_empty_fb_i_reg;
  wire ram_full_fb_i_reg;

  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h88EA)) 
    empty_fwft_fb_i_1__4
       (.I0(empty_fwft_fb),
        .I1(curr_fwft_state),
        .I2(m_axi_arready),
        .I3(\gpregsm1.curr_fwft_state_reg_n_0_[1] ),
        .O(empty_fwft_i0));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    empty_fwft_fb_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .PRE(Q[1]),
        .Q(empty_fwft_fb));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    empty_fwft_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .PRE(Q[1]),
        .Q(empty_fwft_i_reg_n_0));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h00DF)) 
    \gc0.count_d1[3]_i_1__1 
       (.I0(\gpregsm1.curr_fwft_state_reg_n_0_[1] ),
        .I1(m_axi_arready),
        .I2(curr_fwft_state),
        .I3(ram_empty_fb_i_reg),
        .O(\gc0.count_reg[3] ));
  LUT5 #(
    .INIT(32'hEF1010EF)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[1]_i_1__1 
       (.I0(\gc0.count_reg[3] ),
        .I1(ram_full_fb_i_reg),
        .I2(m_axi_arvalid_i),
        .I3(\gc0.count_d1_reg[0] ),
        .I4(\gcc0.gc0.count_reg[0] ),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h4404)) 
    \goreg_dm.dout_i[40]_i_1__0 
       (.I0(Q[0]),
        .I1(\gpregsm1.curr_fwft_state_reg_n_0_[1] ),
        .I2(curr_fwft_state),
        .I3(m_axi_arready),
        .O(\goreg_dm.dout_i_reg[40] ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h00DF)) 
    \gpr1.dout_i[40]_i_1__0 
       (.I0(curr_fwft_state),
        .I1(m_axi_arready),
        .I2(\gpregsm1.curr_fwft_state_reg_n_0_[1] ),
        .I3(ram_empty_fb_i_reg),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    \gpregsm1.curr_fwft_state[0]_i_1__3 
       (.I0(\gpregsm1.curr_fwft_state_reg_n_0_[1] ),
        .I1(curr_fwft_state),
        .I2(m_axi_arready),
        .O(next_fwft_state[0]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h20FF)) 
    \gpregsm1.curr_fwft_state[1]_i_1__1 
       (.I0(\gpregsm1.curr_fwft_state_reg_n_0_[1] ),
        .I1(m_axi_arready),
        .I2(curr_fwft_state),
        .I3(ram_empty_fb_i_reg),
        .O(next_fwft_state[1]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(Q[1]),
        .D(next_fwft_state[0]),
        .Q(curr_fwft_state));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(Q[1]),
        .D(next_fwft_state[1]),
        .Q(\gpregsm1.curr_fwft_state_reg_n_0_[1] ));
  LUT1 #(
    .INIT(2'h1)) 
    m_axi_arvalid_INST_0
       (.I0(empty_fwft_i_reg_n_0),
        .O(m_axi_arvalid));
endmodule

(* ORIG_REF_NAME = "rd_fwft" *) 
module axi_vfifo_ctrl_0rd_fwft_2
   (empty_fwft_i_7,
    empty_fwft_i_reg_0,
    wr_pntr_plus1_pad,
    \goreg_bm.dout_i_reg[14] ,
    ram_empty_fb_i_reg,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    E,
    aclk,
    Q,
    curr_state_reg,
    argen_to_tdf_tvalid,
    p_2_out,
    ram_empty_fb_i_reg_0);
  output empty_fwft_i_7;
  output [1:0]empty_fwft_i_reg_0;
  output [0:0]wr_pntr_plus1_pad;
  output [0:0]\goreg_bm.dout_i_reg[14] ;
  output ram_empty_fb_i_reg;
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  output [0:0]E;
  input aclk;
  input [1:0]Q;
  input curr_state_reg;
  input argen_to_tdf_tvalid;
  input p_2_out;
  input ram_empty_fb_i_reg_0;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [0:0]E;
  wire [1:0]Q;
  wire aclk;
  wire argen_to_tdf_tvalid;
  wire curr_state_reg;
  wire empty_fwft_fb;
  wire empty_fwft_i0;
  wire empty_fwft_i_7;
  wire [1:0]empty_fwft_i_reg_0;
  wire [0:0]\goreg_bm.dout_i_reg[14] ;
  wire \gpregsm1.curr_fwft_state[1]_i_1__3_n_0 ;
  wire [0:0]next_fwft_state;
  wire p_2_out;
  wire ram_empty_fb_i_reg;
  wire ram_empty_fb_i_reg_0;
  wire [0:0]wr_pntr_plus1_pad;

  LUT4 #(
    .INIT(16'h4555)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_1 
       (.I0(ram_empty_fb_i_reg_0),
        .I1(curr_state_reg),
        .I2(empty_fwft_i_reg_0[0]),
        .I3(empty_fwft_i_reg_0[1]),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'hB2A2)) 
    empty_fwft_fb_i_1__0
       (.I0(empty_fwft_fb),
        .I1(empty_fwft_i_reg_0[1]),
        .I2(empty_fwft_i_reg_0[0]),
        .I3(curr_state_reg),
        .O(empty_fwft_i0));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    empty_fwft_fb_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .PRE(Q[1]),
        .Q(empty_fwft_fb));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    empty_fwft_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .PRE(Q[1]),
        .Q(empty_fwft_i_7));
  LUT6 #(
    .INIT(64'h2022202020202020)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_2__1 
       (.I0(argen_to_tdf_tvalid),
        .I1(p_2_out),
        .I2(ram_empty_fb_i_reg_0),
        .I3(curr_state_reg),
        .I4(empty_fwft_i_reg_0[0]),
        .I5(empty_fwft_i_reg_0[1]),
        .O(wr_pntr_plus1_pad));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'h00D0)) 
    \goreg_bm.dout_i[14]_i_1 
       (.I0(empty_fwft_i_reg_0[0]),
        .I1(curr_state_reg),
        .I2(empty_fwft_i_reg_0[1]),
        .I3(Q[0]),
        .O(\goreg_bm.dout_i_reg[14] ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    \gpregsm1.curr_fwft_state[0]_i_1__0 
       (.I0(empty_fwft_i_reg_0[1]),
        .I1(empty_fwft_i_reg_0[0]),
        .I2(curr_state_reg),
        .O(next_fwft_state));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'h40FF)) 
    \gpregsm1.curr_fwft_state[1]_i_1__3 
       (.I0(curr_state_reg),
        .I1(empty_fwft_i_reg_0[0]),
        .I2(empty_fwft_i_reg_0[1]),
        .I3(ram_empty_fb_i_reg_0),
        .O(\gpregsm1.curr_fwft_state[1]_i_1__3_n_0 ));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(Q[1]),
        .D(next_fwft_state),
        .Q(empty_fwft_i_reg_0[0]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(Q[1]),
        .D(\gpregsm1.curr_fwft_state[1]_i_1__3_n_0 ),
        .Q(empty_fwft_i_reg_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'h4555)) 
    \greg.ram_rd_en_i_i_1__0 
       (.I0(ram_empty_fb_i_reg_0),
        .I1(curr_state_reg),
        .I2(empty_fwft_i_reg_0[0]),
        .I3(empty_fwft_i_reg_0[1]),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_empty_fb_i_i_2__0
       (.I0(empty_fwft_i_reg_0[0]),
        .I1(empty_fwft_i_reg_0[1]),
        .O(ram_empty_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "rd_fwft" *) 
module axi_vfifo_ctrl_0rd_fwft_91
   (curr_state_reg,
    next_state,
    \gpregsm1.curr_fwft_state_reg[0]_0 ,
    E,
    D,
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[1] ,
    \gc0.count_reg[0] ,
    ram_full_fb_i_reg,
    ram_empty_fb_i_reg,
    \pkt_cnt_reg_reg[5] ,
    aclk,
    Q,
    \pkt_cnt_reg_reg[5]_0 ,
    \gpfs.prog_full_i_reg ,
    \goreg_dm.dout_i_reg[5] ,
    curr_state_reg_0,
    \gc0.count_d1_reg[0] ,
    \gcc0.gc0.count_reg[0] ,
    p_2_out,
    ram_full_fb_i_reg_0,
    \gnstage1.q_dly_reg[1][0] ,
    empty_fwft_i_reg_0,
    \pkt_cnt_reg_reg[5]_1 ,
    \goreg_dm.dout_i_reg[6] );
  output curr_state_reg;
  output next_state;
  output \gpregsm1.curr_fwft_state_reg[0]_0 ;
  output [0:0]E;
  output [0:0]D;
  output \gdiff.gcry_1_sym.diff_pntr_pad_reg[1] ;
  output [0:0]\gc0.count_reg[0] ;
  output ram_full_fb_i_reg;
  output ram_empty_fb_i_reg;
  output [3:0]\pkt_cnt_reg_reg[5] ;
  input aclk;
  input [1:0]Q;
  input \pkt_cnt_reg_reg[5]_0 ;
  input \gpfs.prog_full_i_reg ;
  input \goreg_dm.dout_i_reg[5] ;
  input curr_state_reg_0;
  input [0:0]\gc0.count_d1_reg[0] ;
  input [0:0]\gcc0.gc0.count_reg[0] ;
  input p_2_out;
  input ram_full_fb_i_reg_0;
  input \gnstage1.q_dly_reg[1][0] ;
  input empty_fwft_i_reg_0;
  input [5:0]\pkt_cnt_reg_reg[5]_1 ;
  input [3:0]\goreg_dm.dout_i_reg[6] ;

  wire [0:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire aclk;
  wire [0:0]curr_fwft_state;
  wire curr_state_reg;
  wire curr_state_reg_0;
  wire empty_fwft_fb;
  wire empty_fwft_i0;
  wire empty_fwft_i_reg_0;
  wire [0:0]\gc0.count_d1_reg[0] ;
  wire [0:0]\gc0.count_reg[0] ;
  wire [0:0]\gcc0.gc0.count_reg[0] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[1] ;
  wire \gnstage1.q_dly_reg[1][0] ;
  wire \goreg_dm.dout_i_reg[5] ;
  wire [3:0]\goreg_dm.dout_i_reg[6] ;
  wire \gpfs.prog_full_i_reg ;
  wire \gpregsm1.curr_fwft_state[1]_i_1__2_n_0 ;
  wire \gpregsm1.curr_fwft_state_reg[0]_0 ;
  wire \gpregsm1.curr_fwft_state_reg_n_0_[1] ;
  wire [0:0]next_fwft_state;
  wire next_state;
  wire p_2_out;
  wire \pkt_cnt_reg[2]_i_2_n_0 ;
  wire \pkt_cnt_reg[5]_i_2_n_0 ;
  wire [3:0]\pkt_cnt_reg_reg[5] ;
  wire \pkt_cnt_reg_reg[5]_0 ;
  wire [5:0]\pkt_cnt_reg_reg[5]_1 ;
  wire ram_empty_fb_i_i_7_n_0;
  wire ram_empty_fb_i_reg;
  wire ram_full_fb_i_reg;
  wire ram_full_fb_i_reg_0;

  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'hAAAA0002)) 
    curr_state_i_1__0
       (.I0(\pkt_cnt_reg_reg[5]_0 ),
        .I1(\gpfs.prog_full_i_reg ),
        .I2(curr_state_reg),
        .I3(\goreg_dm.dout_i_reg[5] ),
        .I4(curr_state_reg_0),
        .O(next_state));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'hB2A2)) 
    empty_fwft_fb_i_1
       (.I0(empty_fwft_fb),
        .I1(\gpregsm1.curr_fwft_state_reg_n_0_[1] ),
        .I2(curr_fwft_state),
        .I3(\gpregsm1.curr_fwft_state_reg[0]_0 ),
        .O(empty_fwft_i0));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    empty_fwft_fb_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .PRE(Q[1]),
        .Q(empty_fwft_fb));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    empty_fwft_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .PRE(Q[1]),
        .Q(curr_state_reg));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'h00BF)) 
    \gc0.count_d1[3]_i_1 
       (.I0(\gpregsm1.curr_fwft_state_reg[0]_0 ),
        .I1(\gpregsm1.curr_fwft_state_reg_n_0_[1] ),
        .I2(curr_fwft_state),
        .I3(p_2_out),
        .O(\gc0.count_reg[0] ));
  LUT3 #(
    .INIT(8'h69)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[1]_i_1 
       (.I0(\gdiff.gcry_1_sym.diff_pntr_pad_reg[1] ),
        .I1(\gc0.count_d1_reg[0] ),
        .I2(\gcc0.gc0.count_reg[0] ),
        .O(D));
  LUT6 #(
    .INIT(64'h0000FF4000000000)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[2]_i_2 
       (.I0(\gpregsm1.curr_fwft_state_reg[0]_0 ),
        .I1(\gpregsm1.curr_fwft_state_reg_n_0_[1] ),
        .I2(curr_fwft_state),
        .I3(p_2_out),
        .I4(ram_full_fb_i_reg_0),
        .I5(\gnstage1.q_dly_reg[1][0] ),
        .O(\gdiff.gcry_1_sym.diff_pntr_pad_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'h0100FFFF)) 
    \gnstage1.q_dly_reg[1][0]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_1_i_1 
       (.I0(curr_state_reg_0),
        .I1(\gpfs.prog_full_i_reg ),
        .I2(curr_state_reg),
        .I3(\goreg_dm.dout_i_reg[5] ),
        .I4(\pkt_cnt_reg_reg[5]_0 ),
        .O(\gpregsm1.curr_fwft_state_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h4044)) 
    \goreg_dm.dout_i[6]_i_1 
       (.I0(Q[0]),
        .I1(\gpregsm1.curr_fwft_state_reg_n_0_[1] ),
        .I2(\gpregsm1.curr_fwft_state_reg[0]_0 ),
        .I3(curr_fwft_state),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \gpregsm1.curr_fwft_state[0]_i_1 
       (.I0(\gpregsm1.curr_fwft_state_reg_n_0_[1] ),
        .I1(\gpregsm1.curr_fwft_state_reg[0]_0 ),
        .I2(curr_fwft_state),
        .O(next_fwft_state));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'h08FF)) 
    \gpregsm1.curr_fwft_state[1]_i_1__2 
       (.I0(curr_fwft_state),
        .I1(\gpregsm1.curr_fwft_state_reg_n_0_[1] ),
        .I2(\gpregsm1.curr_fwft_state_reg[0]_0 ),
        .I3(p_2_out),
        .O(\gpregsm1.curr_fwft_state[1]_i_1__2_n_0 ));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(Q[1]),
        .D(next_fwft_state),
        .Q(curr_fwft_state));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(Q[1]),
        .D(\gpregsm1.curr_fwft_state[1]_i_1__2_n_0 ),
        .Q(\gpregsm1.curr_fwft_state_reg_n_0_[1] ));
  LUT6 #(
    .INIT(64'hAAA9FFFFAAA90000)) 
    \pkt_cnt_reg[2]_i_1 
       (.I0(\pkt_cnt_reg_reg[5]_1 [2]),
        .I1(\pkt_cnt_reg_reg[5]_1 [1]),
        .I2(\pkt_cnt_reg_reg[5]_1 [0]),
        .I3(\pkt_cnt_reg[2]_i_2_n_0 ),
        .I4(curr_state_reg_0),
        .I5(\goreg_dm.dout_i_reg[6] [0]),
        .O(\pkt_cnt_reg_reg[5] [0]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hF2)) 
    \pkt_cnt_reg[2]_i_2 
       (.I0(curr_state_reg),
        .I1(curr_state_reg_0),
        .I2(\gpfs.prog_full_i_reg ),
        .O(\pkt_cnt_reg[2]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6F60)) 
    \pkt_cnt_reg[3]_i_1 
       (.I0(\pkt_cnt_reg_reg[5]_1 [3]),
        .I1(\pkt_cnt_reg[5]_i_2_n_0 ),
        .I2(curr_state_reg_0),
        .I3(\goreg_dm.dout_i_reg[6] [1]),
        .O(\pkt_cnt_reg_reg[5] [1]));
  LUT5 #(
    .INIT(32'h9AFF9A00)) 
    \pkt_cnt_reg[4]_i_1 
       (.I0(\pkt_cnt_reg_reg[5]_1 [4]),
        .I1(\pkt_cnt_reg_reg[5]_1 [3]),
        .I2(\pkt_cnt_reg[5]_i_2_n_0 ),
        .I3(curr_state_reg_0),
        .I4(\goreg_dm.dout_i_reg[6] [2]),
        .O(\pkt_cnt_reg_reg[5] [2]));
  LUT6 #(
    .INIT(64'hAA9AFFFFAA9A0000)) 
    \pkt_cnt_reg[5]_i_1 
       (.I0(\pkt_cnt_reg_reg[5]_1 [5]),
        .I1(\pkt_cnt_reg_reg[5]_1 [4]),
        .I2(\pkt_cnt_reg[5]_i_2_n_0 ),
        .I3(\pkt_cnt_reg_reg[5]_1 [3]),
        .I4(curr_state_reg_0),
        .I5(\goreg_dm.dout_i_reg[6] [3]),
        .O(\pkt_cnt_reg_reg[5] [3]));
  LUT6 #(
    .INIT(64'h0000000001000101)) 
    \pkt_cnt_reg[5]_i_2 
       (.I0(\pkt_cnt_reg_reg[5]_1 [1]),
        .I1(\pkt_cnt_reg_reg[5]_1 [0]),
        .I2(\gpfs.prog_full_i_reg ),
        .I3(curr_state_reg_0),
        .I4(curr_state_reg),
        .I5(\pkt_cnt_reg_reg[5]_1 [2]),
        .O(\pkt_cnt_reg[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAA2000000000000)) 
    ram_empty_fb_i_i_4
       (.I0(\pkt_cnt_reg_reg[5]_0 ),
        .I1(\goreg_dm.dout_i_reg[5] ),
        .I2(ram_empty_fb_i_i_7_n_0),
        .I3(curr_state_reg_0),
        .I4(\gpregsm1.curr_fwft_state_reg_n_0_[1] ),
        .I5(curr_fwft_state),
        .O(ram_empty_fb_i_reg));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_empty_fb_i_i_7
       (.I0(curr_state_reg),
        .I1(\gpfs.prog_full_i_reg ),
        .O(ram_empty_fb_i_i_7_n_0));
  LUT5 #(
    .INIT(32'hAAEAAAAA)) 
    ram_full_fb_i_i_2
       (.I0(p_2_out),
        .I1(curr_fwft_state),
        .I2(\gpregsm1.curr_fwft_state_reg_n_0_[1] ),
        .I3(empty_fwft_i_reg_0),
        .I4(\pkt_cnt_reg_reg[5]_0 ),
        .O(ram_full_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "rd_fwft" *) 
module axi_vfifo_ctrl_0rd_fwft_98
   (m_axi_awvalid,
    E,
    D,
    \gc0.count_reg[3] ,
    \goreg_dm.dout_i_reg[40] ,
    aclk,
    Q,
    m_axi_awready,
    ram_empty_fb_i_reg,
    ram_full_fb_i_reg,
    m_axi_awvalid_i,
    \gc0.count_d1_reg[0] ,
    \gcc0.gc0.count_reg[0] );
  output m_axi_awvalid;
  output [0:0]E;
  output [0:0]D;
  output [0:0]\gc0.count_reg[3] ;
  output [0:0]\goreg_dm.dout_i_reg[40] ;
  input aclk;
  input [1:0]Q;
  input m_axi_awready;
  input ram_empty_fb_i_reg;
  input ram_full_fb_i_reg;
  input m_axi_awvalid_i;
  input [0:0]\gc0.count_d1_reg[0] ;
  input [0:0]\gcc0.gc0.count_reg[0] ;

  wire [0:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire aclk;
  wire [0:0]curr_fwft_state;
  wire empty_fwft_fb;
  wire empty_fwft_i;
  wire empty_fwft_i0;
  wire [0:0]\gc0.count_d1_reg[0] ;
  wire [0:0]\gc0.count_reg[3] ;
  wire [0:0]\gcc0.gc0.count_reg[0] ;
  wire [0:0]\goreg_dm.dout_i_reg[40] ;
  wire \gpregsm1.curr_fwft_state_reg_n_0_[1] ;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire m_axi_awvalid_i;
  wire [1:0]next_fwft_state;
  wire ram_empty_fb_i_reg;
  wire ram_full_fb_i_reg;

  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h88EA)) 
    empty_fwft_fb_i_1__2
       (.I0(empty_fwft_fb),
        .I1(curr_fwft_state),
        .I2(m_axi_awready),
        .I3(\gpregsm1.curr_fwft_state_reg_n_0_[1] ),
        .O(empty_fwft_i0));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    empty_fwft_fb_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .PRE(Q[1]),
        .Q(empty_fwft_fb));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    empty_fwft_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .PRE(Q[1]),
        .Q(empty_fwft_i));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h00DF)) 
    \gc0.count_d1[3]_i_1__0 
       (.I0(\gpregsm1.curr_fwft_state_reg_n_0_[1] ),
        .I1(m_axi_awready),
        .I2(curr_fwft_state),
        .I3(ram_empty_fb_i_reg),
        .O(\gc0.count_reg[3] ));
  LUT5 #(
    .INIT(32'hEF1010EF)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[1]_i_1__0 
       (.I0(\gc0.count_reg[3] ),
        .I1(ram_full_fb_i_reg),
        .I2(m_axi_awvalid_i),
        .I3(\gc0.count_d1_reg[0] ),
        .I4(\gcc0.gc0.count_reg[0] ),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h4404)) 
    \goreg_dm.dout_i[40]_i_1 
       (.I0(Q[0]),
        .I1(\gpregsm1.curr_fwft_state_reg_n_0_[1] ),
        .I2(curr_fwft_state),
        .I3(m_axi_awready),
        .O(\goreg_dm.dout_i_reg[40] ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h00DF)) 
    \gpr1.dout_i[40]_i_1 
       (.I0(curr_fwft_state),
        .I1(m_axi_awready),
        .I2(\gpregsm1.curr_fwft_state_reg_n_0_[1] ),
        .I3(ram_empty_fb_i_reg),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    \gpregsm1.curr_fwft_state[0]_i_1__1 
       (.I0(\gpregsm1.curr_fwft_state_reg_n_0_[1] ),
        .I1(curr_fwft_state),
        .I2(m_axi_awready),
        .O(next_fwft_state[0]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h20FF)) 
    \gpregsm1.curr_fwft_state[1]_i_1 
       (.I0(\gpregsm1.curr_fwft_state_reg_n_0_[1] ),
        .I1(m_axi_awready),
        .I2(curr_fwft_state),
        .I3(ram_empty_fb_i_reg),
        .O(next_fwft_state[1]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(Q[1]),
        .D(next_fwft_state[0]),
        .Q(curr_fwft_state));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(Q[1]),
        .D(next_fwft_state[1]),
        .Q(\gpregsm1.curr_fwft_state_reg_n_0_[1] ));
  LUT1 #(
    .INIT(2'h1)) 
    m_axi_awvalid_INST_0
       (.I0(empty_fwft_i),
        .O(m_axi_awvalid));
endmodule

(* ORIG_REF_NAME = "rd_logic" *) 
module axi_vfifo_ctrl_0rd_logic
   (curr_state_reg,
    next_state,
    \gpregsm1.curr_fwft_state_reg[0] ,
    E,
    ram_full_comb,
    D,
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ,
    \gc0.count_reg[0] ,
    \pkt_cnt_reg_reg[5] ,
    \gc0.count_d1_reg[3] ,
    aclk,
    Q,
    \pkt_cnt_reg_reg[5]_0 ,
    \gpfs.prog_full_i_reg ,
    \goreg_dm.dout_i_reg[5] ,
    curr_state_reg_0,
    ram_full_fb_i_reg,
    \gnstage1.q_dly_reg[1][0] ,
    \gc0.count_reg[2] ,
    rst_full_gen_i,
    \gcc0.gc0.count_reg[3] ,
    \gnstage1.q_dly_reg[1][0]_0 ,
    empty_fwft_i_reg,
    \pkt_cnt_reg_reg[5]_1 ,
    \goreg_dm.dout_i_reg[6] ,
    \gcc0.gc0.count_d1_reg[3] );
  output curr_state_reg;
  output next_state;
  output \gpregsm1.curr_fwft_state_reg[0] ;
  output [0:0]E;
  output ram_full_comb;
  output [3:0]D;
  output [3:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ;
  output [0:0]\gc0.count_reg[0] ;
  output [3:0]\pkt_cnt_reg_reg[5] ;
  output [3:0]\gc0.count_d1_reg[3] ;
  input aclk;
  input [1:0]Q;
  input \pkt_cnt_reg_reg[5]_0 ;
  input \gpfs.prog_full_i_reg ;
  input \goreg_dm.dout_i_reg[5] ;
  input curr_state_reg_0;
  input ram_full_fb_i_reg;
  input \gnstage1.q_dly_reg[1][0] ;
  input \gc0.count_reg[2] ;
  input rst_full_gen_i;
  input [3:0]\gcc0.gc0.count_reg[3] ;
  input [0:0]\gnstage1.q_dly_reg[1][0]_0 ;
  input empty_fwft_i_reg;
  input [5:0]\pkt_cnt_reg_reg[5]_1 ;
  input [3:0]\goreg_dm.dout_i_reg[6] ;
  input [3:0]\gcc0.gc0.count_d1_reg[3] ;

  wire [3:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire aclk;
  wire curr_state_reg;
  wire curr_state_reg_0;
  wire empty_fwft_i_reg;
  wire [3:0]\gc0.count_d1_reg[3] ;
  wire [0:0]\gc0.count_reg[0] ;
  wire \gc0.count_reg[2] ;
  wire [3:0]\gcc0.gc0.count_d1_reg[3] ;
  wire [3:0]\gcc0.gc0.count_reg[3] ;
  wire [3:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ;
  wire \gnstage1.q_dly_reg[1][0] ;
  wire [0:0]\gnstage1.q_dly_reg[1][0]_0 ;
  wire \goreg_dm.dout_i_reg[5] ;
  wire [3:0]\goreg_dm.dout_i_reg[6] ;
  wire \gpfs.prog_full_i_reg ;
  wire \gpregsm1.curr_fwft_state_reg[0] ;
  wire \gr1.rfwft_n_5 ;
  wire \gr1.rfwft_n_7 ;
  wire \gr1.rfwft_n_8 ;
  wire next_state;
  wire p_2_out;
  wire [3:0]\pkt_cnt_reg_reg[5] ;
  wire \pkt_cnt_reg_reg[5]_0 ;
  wire [5:0]\pkt_cnt_reg_reg[5]_1 ;
  wire ram_full_comb;
  wire ram_full_fb_i_reg;
  wire rpntr_n_0;
  wire rst_full_gen_i;

  axi_vfifo_ctrl_0rd_fwft_91 \gr1.rfwft 
       (.D(D[0]),
        .E(E),
        .Q(Q),
        .aclk(aclk),
        .curr_state_reg(curr_state_reg),
        .curr_state_reg_0(curr_state_reg_0),
        .empty_fwft_i_reg_0(empty_fwft_i_reg),
        .\gc0.count_d1_reg[0] (\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] [0]),
        .\gc0.count_reg[0] (\gc0.count_reg[0] ),
        .\gcc0.gc0.count_reg[0] (\gcc0.gc0.count_reg[3] [0]),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[1] (\gr1.rfwft_n_5 ),
        .\gnstage1.q_dly_reg[1][0] (\gnstage1.q_dly_reg[1][0] ),
        .\goreg_dm.dout_i_reg[5] (\goreg_dm.dout_i_reg[5] ),
        .\goreg_dm.dout_i_reg[6] (\goreg_dm.dout_i_reg[6] ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\gpregsm1.curr_fwft_state_reg[0]_0 (\gpregsm1.curr_fwft_state_reg[0] ),
        .next_state(next_state),
        .p_2_out(p_2_out),
        .\pkt_cnt_reg_reg[5] (\pkt_cnt_reg_reg[5] ),
        .\pkt_cnt_reg_reg[5]_0 (\pkt_cnt_reg_reg[5]_0 ),
        .\pkt_cnt_reg_reg[5]_1 (\pkt_cnt_reg_reg[5]_1 ),
        .ram_empty_fb_i_reg(\gr1.rfwft_n_8 ),
        .ram_full_fb_i_reg(\gr1.rfwft_n_7 ),
        .ram_full_fb_i_reg_0(ram_full_fb_i_reg));
  axi_vfifo_ctrl_0rd_status_flags_ss \grss.rsts 
       (.Q(Q[1]),
        .aclk(aclk),
        .p_2_out(p_2_out),
        .ram_full_fb_i_reg(rpntr_n_0));
  axi_vfifo_ctrl_0rd_bin_cntr rpntr
       (.D(D[3:1]),
        .E(\gc0.count_reg[0] ),
        .Q(\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ),
        .aclk(aclk),
        .curr_state_reg(\gr1.rfwft_n_8 ),
        .\gc0.count_d1_reg[3]_0 (\gc0.count_d1_reg[3] ),
        .\gc0.count_reg[2]_0 (\gc0.count_reg[2] ),
        .\gcc0.gc0.count_d1_reg[3] (\gcc0.gc0.count_d1_reg[3] ),
        .\gcc0.gc0.count_reg[3] (\gcc0.gc0.count_reg[3] ),
        .\gnstage1.q_dly_reg[1][0] (\gnstage1.q_dly_reg[1][0] ),
        .\gnstage1.q_dly_reg[1][0]_0 (\gnstage1.q_dly_reg[1][0]_0 ),
        .\gpregsm1.curr_fwft_state_reg[1] (\gr1.rfwft_n_5 ),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] (Q[1]),
        .p_2_out(p_2_out),
        .ram_empty_fb_i_reg(rpntr_n_0),
        .ram_empty_fb_i_reg_0(\gr1.rfwft_n_7 ),
        .ram_full_comb(ram_full_comb),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .rst_full_gen_i(rst_full_gen_i));
endmodule

(* ORIG_REF_NAME = "rd_logic" *) 
module axi_vfifo_ctrl_0rd_logic_106
   (p_2_out,
    m_axi_arvalid,
    \gc0.count_d1_reg[3] ,
    E,
    D,
    p_6_out,
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ,
    \goreg_dm.dout_i_reg[40] ,
    ram_empty_fb_i_reg,
    aclk,
    Q,
    m_axi_arready,
    ram_full_fb_i_reg,
    m_axi_arvalid_i,
    \gcc0.gc0.count_reg[3] ,
    \gnstage1.q_dly_reg[1][0] );
  output p_2_out;
  output m_axi_arvalid;
  output [3:0]\gc0.count_d1_reg[3] ;
  output [0:0]E;
  output [3:0]D;
  output p_6_out;
  output [3:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ;
  output [0:0]\goreg_dm.dout_i_reg[40] ;
  input ram_empty_fb_i_reg;
  input aclk;
  input [1:0]Q;
  input m_axi_arready;
  input ram_full_fb_i_reg;
  input m_axi_arvalid_i;
  input [3:0]\gcc0.gc0.count_reg[3] ;
  input [0:0]\gnstage1.q_dly_reg[1][0] ;

  wire [3:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire aclk;
  wire [3:0]\gc0.count_d1_reg[3] ;
  wire [3:0]\gcc0.gc0.count_reg[3] ;
  wire [3:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ;
  wire [0:0]\gnstage1.q_dly_reg[1][0] ;
  wire [0:0]\goreg_dm.dout_i_reg[40] ;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire m_axi_arvalid_i;
  wire p_2_out;
  wire p_6_out;
  wire ram_empty_fb_i_reg;
  wire ram_full_fb_i_reg;

  axi_vfifo_ctrl_0rd_fwft_114 \gr1.rfwft 
       (.D(D[0]),
        .E(E),
        .Q(Q),
        .aclk(aclk),
        .\gc0.count_d1_reg[0] (\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] [0]),
        .\gc0.count_reg[3] (p_6_out),
        .\gcc0.gc0.count_reg[0] (\gcc0.gc0.count_reg[3] [0]),
        .\goreg_dm.dout_i_reg[40] (\goreg_dm.dout_i_reg[40] ),
        .m_axi_arready(m_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_arvalid_i(m_axi_arvalid_i),
        .ram_empty_fb_i_reg(p_2_out),
        .ram_full_fb_i_reg(ram_full_fb_i_reg));
  axi_vfifo_ctrl_0rd_status_flags_ss_115 \grss.rsts 
       (.Q(Q[1]),
        .aclk(aclk),
        .p_2_out(p_2_out),
        .ram_empty_fb_i_reg_0(ram_empty_fb_i_reg));
  axi_vfifo_ctrl_0rd_bin_cntr_116 rpntr
       (.D(D[3:1]),
        .E(p_6_out),
        .Q(\gc0.count_d1_reg[3] ),
        .aclk(aclk),
        .\gcc0.gc0.count_reg[3] (\gcc0.gc0.count_reg[3] ),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] (\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ),
        .\gnstage1.q_dly_reg[1][0] (\gnstage1.q_dly_reg[1][0] ),
        .m_axi_arvalid_i(m_axi_arvalid_i),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] (Q[1]),
        .ram_full_fb_i_reg(ram_full_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "rd_logic" *) 
module axi_vfifo_ctrl_0rd_logic_93
   (p_2_out,
    m_axi_awvalid,
    \gc0.count_d1_reg[3] ,
    E,
    D,
    p_6_out,
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ,
    \goreg_dm.dout_i_reg[40] ,
    ram_empty_fb_i_reg,
    aclk,
    Q,
    m_axi_awready,
    ram_full_fb_i_reg,
    m_axi_awvalid_i,
    \gcc0.gc0.count_reg[3] ,
    \gfwd_mode.m_valid_i_reg );
  output p_2_out;
  output m_axi_awvalid;
  output [3:0]\gc0.count_d1_reg[3] ;
  output [0:0]E;
  output [3:0]D;
  output p_6_out;
  output [3:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ;
  output [0:0]\goreg_dm.dout_i_reg[40] ;
  input ram_empty_fb_i_reg;
  input aclk;
  input [1:0]Q;
  input m_axi_awready;
  input ram_full_fb_i_reg;
  input m_axi_awvalid_i;
  input [3:0]\gcc0.gc0.count_reg[3] ;
  input [0:0]\gfwd_mode.m_valid_i_reg ;

  wire [3:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire aclk;
  wire [3:0]\gc0.count_d1_reg[3] ;
  wire [3:0]\gcc0.gc0.count_reg[3] ;
  wire [3:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ;
  wire [0:0]\gfwd_mode.m_valid_i_reg ;
  wire [0:0]\goreg_dm.dout_i_reg[40] ;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire m_axi_awvalid_i;
  wire p_2_out;
  wire p_6_out;
  wire ram_empty_fb_i_reg;
  wire ram_full_fb_i_reg;

  axi_vfifo_ctrl_0rd_fwft_98 \gr1.rfwft 
       (.D(D[0]),
        .E(E),
        .Q(Q),
        .aclk(aclk),
        .\gc0.count_d1_reg[0] (\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] [0]),
        .\gc0.count_reg[3] (p_6_out),
        .\gcc0.gc0.count_reg[0] (\gcc0.gc0.count_reg[3] [0]),
        .\goreg_dm.dout_i_reg[40] (\goreg_dm.dout_i_reg[40] ),
        .m_axi_awready(m_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_awvalid_i(m_axi_awvalid_i),
        .ram_empty_fb_i_reg(p_2_out),
        .ram_full_fb_i_reg(ram_full_fb_i_reg));
  axi_vfifo_ctrl_0rd_status_flags_ss_99 \grss.rsts 
       (.Q(Q[1]),
        .aclk(aclk),
        .p_2_out(p_2_out),
        .ram_empty_fb_i_reg_0(ram_empty_fb_i_reg));
  axi_vfifo_ctrl_0rd_bin_cntr_100 rpntr
       (.D(D[3:1]),
        .E(p_6_out),
        .Q(\gc0.count_d1_reg[3] ),
        .aclk(aclk),
        .\gcc0.gc0.count_reg[3] (\gcc0.gc0.count_reg[3] ),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] (\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ),
        .\gfwd_mode.m_valid_i_reg (\gfwd_mode.m_valid_i_reg ),
        .m_axi_awvalid_i(m_axi_awvalid_i),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] (Q[1]),
        .ram_full_fb_i_reg(ram_full_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "rd_logic" *) 
module axi_vfifo_ctrl_0rd_logic__parameterized0
   (m_axi_wvalid,
    \gc0.count_d1_reg[7] ,
    ram_rd_en_i,
    E,
    wr_pntr_plus1_pad,
    \goreg_bm.dout_i_reg[64] ,
    ram_full_fb_i_reg,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    v1_reg,
    v1_reg_0,
    \gcc0.gc0.count_d1_reg[6] ,
    aclk,
    Q,
    \gcc0.gc0.count_d1_reg[8] ,
    m_axi_wready,
    m_axi_wvalid_i,
    ram_full_fb_i_reg_0,
    \gcc0.gc0.count_reg[8] );
  output m_axi_wvalid;
  output [5:0]\gc0.count_d1_reg[7] ;
  output ram_rd_en_i;
  output [0:0]E;
  output [0:0]wr_pntr_plus1_pad;
  output [0:0]\goreg_bm.dout_i_reg[64] ;
  output [0:0]ram_full_fb_i_reg;
  output [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  output [3:0]v1_reg;
  input [3:0]v1_reg_0;
  input [2:0]\gcc0.gc0.count_d1_reg[6] ;
  input aclk;
  input [1:0]Q;
  input [2:0]\gcc0.gc0.count_d1_reg[8] ;
  input m_axi_wready;
  input m_axi_wvalid_i;
  input ram_full_fb_i_reg_0;
  input [6:0]\gcc0.gc0.count_reg[8] ;

  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire [0:0]E;
  wire [1:0]Q;
  wire aclk;
  wire [4:0]\c2/v1_reg ;
  wire [5:0]\gc0.count_d1_reg[7] ;
  wire [2:0]\gcc0.gc0.count_d1_reg[6] ;
  wire [2:0]\gcc0.gc0.count_d1_reg[8] ;
  wire [6:0]\gcc0.gc0.count_reg[8] ;
  wire [0:0]\goreg_bm.dout_i_reg[64] ;
  wire m_axi_wready;
  wire m_axi_wvalid;
  wire m_axi_wvalid_i;
  wire p_2_out;
  wire [0:0]ram_full_fb_i_reg;
  wire ram_full_fb_i_reg_0;
  wire ram_rd_en_i;
  wire rpntr_n_22;
  wire [3:0]v1_reg;
  wire [3:0]v1_reg_0;
  wire [0:0]wr_pntr_plus1_pad;

  axi_vfifo_ctrl_0rd_fwft \gr1.rfwft 
       (.E(E),
        .Q(Q),
        .aclk(aclk),
        .\goreg_bm.dout_i_reg[64] (\goreg_bm.dout_i_reg[64] ),
        .m_axi_wready(m_axi_wready),
        .m_axi_wvalid(m_axi_wvalid),
        .m_axi_wvalid_i(m_axi_wvalid_i),
        .p_2_out(p_2_out),
        .ram_full_fb_i_reg(ram_full_fb_i_reg_0),
        .ram_rd_en_i(ram_rd_en_i),
        .wr_pntr_plus1_pad(wr_pntr_plus1_pad));
  axi_vfifo_ctrl_0rd_status_flags_ss__parameterized0 \grss.rsts 
       (.E(E),
        .Q(Q[1]),
        .aclk(aclk),
        .\gc0.count_d1_reg[8] (rpntr_n_22),
        .\gcc0.gc0.count_d1_reg[6] (\gcc0.gc0.count_d1_reg[6] ),
        .m_axi_wvalid_i(m_axi_wvalid_i),
        .p_2_out(p_2_out),
        .ram_full_fb_i_reg(ram_full_fb_i_reg_0),
        .v1_reg({\c2/v1_reg [4],\c2/v1_reg [0]}),
        .v1_reg_0(v1_reg_0));
  axi_vfifo_ctrl_0rd_bin_cntr__parameterized0 rpntr
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .E(E),
        .Q(\gc0.count_d1_reg[7] ),
        .aclk(aclk),
        .\gcc0.gc0.count_d1_reg[8] (\gcc0.gc0.count_d1_reg[8] ),
        .\gcc0.gc0.count_reg[8] (\gcc0.gc0.count_reg[8] ),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] (Q[1]),
        .ram_empty_fb_i_reg(rpntr_n_22),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .v1_reg(v1_reg),
        .v1_reg_0({\c2/v1_reg [4],\c2/v1_reg [0]}));
endmodule

(* ORIG_REF_NAME = "rd_logic" *) 
module axi_vfifo_ctrl_0rd_logic__parameterized1
   (p_2_out_0,
    empty_fwft_i_7,
    \gc0.count_d1_reg[7] ,
    empty_fwft_i_reg,
    wr_pntr_plus1_pad,
    \goreg_bm.dout_i_reg[14] ,
    v1_reg,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ,
    \gc0.count_d1_reg[8] ,
    ram_full_fb_i_reg,
    v1_reg_0,
    v1_reg_1,
    aclk,
    Q,
    curr_state_reg,
    argen_to_tdf_tvalid,
    p_2_out,
    E,
    \gcc0.gc0.count_reg[7] ,
    \gcc0.gc0.count_d1_reg[8] );
  output p_2_out_0;
  output empty_fwft_i_7;
  output [7:0]\gc0.count_d1_reg[7] ;
  output [1:0]empty_fwft_i_reg;
  output [0:0]wr_pntr_plus1_pad;
  output [0:0]\goreg_bm.dout_i_reg[14] ;
  output [3:0]v1_reg;
  output [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  output [0:0]\gc0.count_d1_reg[8] ;
  output ram_full_fb_i_reg;
  input [3:0]v1_reg_0;
  input [3:0]v1_reg_1;
  input aclk;
  input [1:0]Q;
  input curr_state_reg;
  input argen_to_tdf_tvalid;
  input p_2_out;
  input [0:0]E;
  input [7:0]\gcc0.gc0.count_reg[7] ;
  input [0:0]\gcc0.gc0.count_d1_reg[8] ;

  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  wire [0:0]E;
  wire [1:0]Q;
  wire aclk;
  wire argen_to_tdf_tvalid;
  wire curr_state_reg;
  wire empty_fwft_i_7;
  wire [1:0]empty_fwft_i_reg;
  wire [7:0]\gc0.count_d1_reg[7] ;
  wire [0:0]\gc0.count_d1_reg[8] ;
  wire [0:0]\gcc0.gc0.count_d1_reg[8] ;
  wire [7:0]\gcc0.gc0.count_reg[7] ;
  wire [0:0]\goreg_bm.dout_i_reg[14] ;
  wire \gr1.rfwft_n_5 ;
  wire p_2_out;
  wire p_2_out_0;
  wire ram_full_fb_i_reg;
  wire rpntr_n_21;
  wire rpntr_n_23;
  wire [3:0]v1_reg;
  wire [3:0]v1_reg_0;
  wire [3:0]v1_reg_1;
  wire [0:0]wr_pntr_plus1_pad;

  axi_vfifo_ctrl_0rd_fwft_2 \gr1.rfwft 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ),
        .E(\gc0.count_d1_reg[8] ),
        .Q(Q),
        .aclk(aclk),
        .argen_to_tdf_tvalid(argen_to_tdf_tvalid),
        .curr_state_reg(curr_state_reg),
        .empty_fwft_i_7(empty_fwft_i_7),
        .empty_fwft_i_reg_0(empty_fwft_i_reg),
        .\goreg_bm.dout_i_reg[14] (\goreg_bm.dout_i_reg[14] ),
        .p_2_out(p_2_out),
        .ram_empty_fb_i_reg(\gr1.rfwft_n_5 ),
        .ram_empty_fb_i_reg_0(p_2_out_0),
        .wr_pntr_plus1_pad(wr_pntr_plus1_pad));
  axi_vfifo_ctrl_0rd_status_flags_ss__parameterized1 \grss.rsts 
       (.E(E),
        .Q(Q[1]),
        .aclk(aclk),
        .curr_state_reg(curr_state_reg),
        .\gc0.count_d1_reg[8] (rpntr_n_21),
        .\gc0.count_reg[8] (rpntr_n_23),
        .\gpregsm1.curr_fwft_state_reg[0] (\gr1.rfwft_n_5 ),
        .p_2_out_0(p_2_out_0),
        .v1_reg_0(v1_reg_0),
        .v1_reg_1(v1_reg_1));
  axi_vfifo_ctrl_0rd_bin_cntr__parameterized1 rpntr
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .E(\gc0.count_d1_reg[8] ),
        .Q(\gc0.count_d1_reg[7] ),
        .aclk(aclk),
        .\gcc0.gc0.count_d1_reg[8] (\gcc0.gc0.count_d1_reg[8] ),
        .\gcc0.gc0.count_reg[7] (\gcc0.gc0.count_reg[7] ),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] (Q[1]),
        .ram_empty_fb_i_reg(rpntr_n_21),
        .ram_empty_fb_i_reg_0(rpntr_n_23),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .v1_reg(v1_reg));
endmodule

(* ORIG_REF_NAME = "rd_logic" *) 
module axi_vfifo_ctrl_0rd_logic__parameterized2
   (p_2_out,
    empty_fwft_i_12,
    ram_full_comb,
    \gpr1.dout_i_reg[0] ,
    wr_pntr_plus1_pad,
    empty_fwft_i_reg,
    m_axi_bready,
    \gc0.count_d1_reg[5] ,
    ram_empty_fb_i_reg,
    \gpr1.dout_i_reg[0]_0 ,
    E,
    ram_empty_fb_i_reg_0,
    aclk,
    Q,
    addr_ready_reg,
    rst_full_gen_i_9,
    ram_full_fb_i_reg,
    \gc0.count_d1_reg[5]_0 ,
    m_axi_bvalid,
    \gcc0.gc0.count_d1_reg[1] ,
    \gc0.count_reg[3] ,
    \gcc0.gc0.count_reg[5] );
  output p_2_out;
  output empty_fwft_i_12;
  output ram_full_comb;
  output \gpr1.dout_i_reg[0] ;
  output [0:0]wr_pntr_plus1_pad;
  output [1:0]empty_fwft_i_reg;
  output m_axi_bready;
  output [3:0]\gc0.count_d1_reg[5] ;
  output ram_empty_fb_i_reg;
  output [5:0]\gpr1.dout_i_reg[0]_0 ;
  output [0:0]E;
  input ram_empty_fb_i_reg_0;
  input aclk;
  input [0:0]Q;
  input [0:0]addr_ready_reg;
  input rst_full_gen_i_9;
  input ram_full_fb_i_reg;
  input \gc0.count_d1_reg[5]_0 ;
  input m_axi_bvalid;
  input [1:0]\gcc0.gc0.count_d1_reg[1] ;
  input \gc0.count_reg[3] ;
  input [5:0]\gcc0.gc0.count_reg[5] ;

  wire [0:0]E;
  wire [0:0]Q;
  wire aclk;
  wire [0:0]addr_ready_reg;
  wire empty_fwft_i_12;
  wire [1:0]empty_fwft_i_reg;
  wire [3:0]\gc0.count_d1_reg[5] ;
  wire \gc0.count_d1_reg[5]_0 ;
  wire \gc0.count_reg[3] ;
  wire [1:0]\gcc0.gc0.count_d1_reg[1] ;
  wire [5:0]\gcc0.gc0.count_reg[5] ;
  wire \gpr1.dout_i_reg[0] ;
  wire [5:0]\gpr1.dout_i_reg[0]_0 ;
  wire \gr1.rfwft_n_7 ;
  wire m_axi_bready;
  wire m_axi_bvalid;
  wire p_2_out;
  wire ram_empty_fb_i_reg;
  wire ram_empty_fb_i_reg_0;
  wire ram_full_comb;
  wire ram_full_fb_i_reg;
  wire rst_full_gen_i_9;
  wire [0:0]wr_pntr_plus1_pad;

  axi_vfifo_ctrl_0rd_fwft_1 \gr1.rfwft 
       (.E(E),
        .Q(Q),
        .aclk(aclk),
        .addr_ready_reg(addr_ready_reg),
        .empty_fwft_i_12(empty_fwft_i_12),
        .empty_fwft_i_reg_0(empty_fwft_i_reg),
        .\gpr1.dout_i_reg[0] (\gpr1.dout_i_reg[0] ),
        .m_axi_bready(m_axi_bready),
        .m_axi_bvalid(m_axi_bvalid),
        .ram_empty_fb_i_reg(\gr1.rfwft_n_7 ),
        .ram_empty_fb_i_reg_0(p_2_out),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .wr_pntr_plus1_pad(wr_pntr_plus1_pad));
  axi_vfifo_ctrl_0rd_status_flags_ss__parameterized2 \grss.rsts 
       (.Q(Q),
        .aclk(aclk),
        .p_2_out(p_2_out),
        .ram_empty_fb_i_reg_0(ram_empty_fb_i_reg_0));
  axi_vfifo_ctrl_0rd_bin_cntr__parameterized2 rpntr
       (.E(E),
        .Q(\gc0.count_d1_reg[5] ),
        .aclk(aclk),
        .addr_ready_reg(addr_ready_reg),
        .\gc0.count_d1_reg[5]_0 (\gc0.count_d1_reg[5]_0 ),
        .\gc0.count_reg[3]_0 (\gc0.count_reg[3] ),
        .\gcc0.gc0.count_d1_reg[1] (\gcc0.gc0.count_d1_reg[1] ),
        .\gcc0.gc0.count_reg[5] (\gcc0.gc0.count_reg[5] ),
        .\gpr1.dout_i_reg[0] (\gpr1.dout_i_reg[0]_0 ),
        .\gpregsm1.curr_fwft_state_reg[0] (\gr1.rfwft_n_7 ),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] (Q),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg),
        .ram_empty_fb_i_reg_0(\gpr1.dout_i_reg[0] ),
        .ram_full_comb(ram_full_comb),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .rst_full_gen_i_9(rst_full_gen_i_9));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_ss" *) 
module axi_vfifo_ctrl_0rd_status_flags_ss
   (p_2_out,
    ram_full_fb_i_reg,
    aclk,
    Q);
  output p_2_out;
  input ram_full_fb_i_reg;
  input aclk;
  input [0:0]Q;

  wire [0:0]Q;
  wire aclk;
  wire p_2_out;
  wire ram_full_fb_i_reg;

  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_empty_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(ram_full_fb_i_reg),
        .PRE(Q),
        .Q(p_2_out));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_ss" *) 
module axi_vfifo_ctrl_0rd_status_flags_ss_115
   (p_2_out,
    ram_empty_fb_i_reg_0,
    aclk,
    Q);
  output p_2_out;
  input ram_empty_fb_i_reg_0;
  input aclk;
  input [0:0]Q;

  wire [0:0]Q;
  wire aclk;
  wire p_2_out;
  wire ram_empty_fb_i_reg_0;

  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_empty_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(ram_empty_fb_i_reg_0),
        .PRE(Q),
        .Q(p_2_out));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_ss" *) 
module axi_vfifo_ctrl_0rd_status_flags_ss_99
   (p_2_out,
    ram_empty_fb_i_reg_0,
    aclk,
    Q);
  output p_2_out;
  input ram_empty_fb_i_reg_0;
  input aclk;
  input [0:0]Q;

  wire [0:0]Q;
  wire aclk;
  wire p_2_out;
  wire ram_empty_fb_i_reg_0;

  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_empty_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(ram_empty_fb_i_reg_0),
        .PRE(Q),
        .Q(p_2_out));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_ss" *) 
module axi_vfifo_ctrl_0rd_status_flags_ss__parameterized0
   (p_2_out,
    v1_reg_0,
    \gc0.count_d1_reg[8] ,
    v1_reg,
    \gcc0.gc0.count_d1_reg[6] ,
    aclk,
    Q,
    E,
    m_axi_wvalid_i,
    ram_full_fb_i_reg);
  output p_2_out;
  input [3:0]v1_reg_0;
  input \gc0.count_d1_reg[8] ;
  input [1:0]v1_reg;
  input [2:0]\gcc0.gc0.count_d1_reg[6] ;
  input aclk;
  input [0:0]Q;
  input [0:0]E;
  input m_axi_wvalid_i;
  input ram_full_fb_i_reg;

  wire [0:0]E;
  wire [0:0]Q;
  wire aclk;
  wire c1_n_0;
  wire comp1;
  wire \gc0.count_d1_reg[8] ;
  wire [2:0]\gcc0.gc0.count_d1_reg[6] ;
  wire m_axi_wvalid_i;
  wire p_2_out;
  wire ram_full_fb_i_reg;
  wire [1:0]v1_reg;
  wire [3:0]v1_reg_0;

  axi_vfifo_ctrl_0fifo_generator_v13_0_1_compare__parameterized0 c1
       (.E(E),
        .comp1(comp1),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8] ),
        .m_axi_wvalid_i(m_axi_wvalid_i),
        .p_2_out(p_2_out),
        .ram_empty_fb_i_reg(c1_n_0),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .v1_reg_0(v1_reg_0));
  axi_vfifo_ctrl_0fifo_generator_v13_0_1_compare__parameterized1 c2
       (.comp1(comp1),
        .\gcc0.gc0.count_d1_reg[6] (\gcc0.gc0.count_d1_reg[6] ),
        .v1_reg(v1_reg));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_empty_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(c1_n_0),
        .PRE(Q),
        .Q(p_2_out));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_ss" *) 
module axi_vfifo_ctrl_0rd_status_flags_ss__parameterized1
   (p_2_out_0,
    v1_reg_0,
    \gc0.count_d1_reg[8] ,
    v1_reg_1,
    \gc0.count_reg[8] ,
    aclk,
    Q,
    E,
    \gpregsm1.curr_fwft_state_reg[0] ,
    curr_state_reg);
  output p_2_out_0;
  input [3:0]v1_reg_0;
  input \gc0.count_d1_reg[8] ;
  input [3:0]v1_reg_1;
  input \gc0.count_reg[8] ;
  input aclk;
  input [0:0]Q;
  input [0:0]E;
  input \gpregsm1.curr_fwft_state_reg[0] ;
  input curr_state_reg;

  wire [0:0]E;
  wire [0:0]Q;
  wire aclk;
  wire c1_n_0;
  wire comp1;
  wire curr_state_reg;
  wire \gc0.count_d1_reg[8] ;
  wire \gc0.count_reg[8] ;
  wire \gpregsm1.curr_fwft_state_reg[0] ;
  wire p_2_out_0;
  wire [3:0]v1_reg_0;
  wire [3:0]v1_reg_1;

  axi_vfifo_ctrl_0fifo_generator_v13_0_1_compare__parameterized4 c1
       (.E(E),
        .comp1(comp1),
        .curr_state_reg(curr_state_reg),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8] ),
        .\gpregsm1.curr_fwft_state_reg[0] (\gpregsm1.curr_fwft_state_reg[0] ),
        .p_2_out_0(p_2_out_0),
        .ram_empty_fb_i_reg(c1_n_0),
        .v1_reg_0(v1_reg_0));
  axi_vfifo_ctrl_0fifo_generator_v13_0_1_compare__parameterized5 c2
       (.comp1(comp1),
        .\gc0.count_reg[8] (\gc0.count_reg[8] ),
        .v1_reg_1(v1_reg_1));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_empty_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(c1_n_0),
        .PRE(Q),
        .Q(p_2_out_0));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_ss" *) 
module axi_vfifo_ctrl_0rd_status_flags_ss__parameterized2
   (p_2_out,
    ram_empty_fb_i_reg_0,
    aclk,
    Q);
  output p_2_out;
  input ram_empty_fb_i_reg_0;
  input aclk;
  input [0:0]Q;

  wire [0:0]Q;
  wire aclk;
  wire p_2_out;
  wire ram_empty_fb_i_reg_0;

  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_empty_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(ram_empty_fb_i_reg_0),
        .PRE(Q),
        .Q(p_2_out));
endmodule

(* ORIG_REF_NAME = "reset_blk_ramfifo" *) 
module axi_vfifo_ctrl_0reset_blk_ramfifo
   ();

  (* ASYNC_REG = "true" *) (* msgon = "true" *) wire rst_d1;
  (* ASYNC_REG = "true" *) (* msgon = "true" *) wire rst_d2;
  (* ASYNC_REG = "true" *) (* msgon = "true" *) wire rst_d3;
  (* ASYNC_REG = "true" *) (* msgon = "true" *) wire rst_rd_reg1;
  (* ASYNC_REG = "true" *) (* msgon = "true" *) wire rst_rd_reg2;
  (* ASYNC_REG = "true" *) (* msgon = "true" *) wire rst_wr_reg1;
  (* ASYNC_REG = "true" *) (* msgon = "true" *) wire rst_wr_reg2;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d1_reg 
       (.C(1'b0),
        .CE(1'b1),
        .D(1'b0),
        .PRE(1'b1),
        .Q(rst_d1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d2_reg 
       (.C(1'b0),
        .CE(1'b1),
        .D(rst_d1),
        .PRE(1'b1),
        .Q(rst_d2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d3_reg 
       (.C(1'b0),
        .CE(1'b1),
        .D(rst_d2),
        .PRE(1'b1),
        .Q(rst_d3));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg 
       (.C(1'b0),
        .CE(1'b1),
        .D(1'b0),
        .PRE(1'b1),
        .Q(rst_rd_reg1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg 
       (.C(1'b0),
        .CE(1'b1),
        .D(rst_rd_reg1),
        .PRE(1'b1),
        .Q(rst_rd_reg2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg 
       (.C(1'b0),
        .CE(1'b1),
        .D(1'b0),
        .PRE(1'b1),
        .Q(rst_wr_reg1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg 
       (.C(1'b0),
        .CE(1'b1),
        .D(rst_wr_reg1),
        .PRE(1'b1),
        .Q(rst_wr_reg2));
endmodule

(* ORIG_REF_NAME = "reset_blk_ramfifo" *) 
module axi_vfifo_ctrl_0reset_blk_ramfifo_104
   ();

  (* ASYNC_REG = "true" *) (* msgon = "true" *) wire rst_d1;
  (* ASYNC_REG = "true" *) (* msgon = "true" *) wire rst_d2;
  (* ASYNC_REG = "true" *) (* msgon = "true" *) wire rst_d3;
  (* ASYNC_REG = "true" *) (* msgon = "true" *) wire rst_rd_reg1;
  (* ASYNC_REG = "true" *) (* msgon = "true" *) wire rst_rd_reg2;
  (* ASYNC_REG = "true" *) (* msgon = "true" *) wire rst_wr_reg1;
  (* ASYNC_REG = "true" *) (* msgon = "true" *) wire rst_wr_reg2;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d1_reg 
       (.C(1'b0),
        .CE(1'b1),
        .D(1'b0),
        .PRE(1'b1),
        .Q(rst_d1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d2_reg 
       (.C(1'b0),
        .CE(1'b1),
        .D(rst_d1),
        .PRE(1'b1),
        .Q(rst_d2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d3_reg 
       (.C(1'b0),
        .CE(1'b1),
        .D(rst_d2),
        .PRE(1'b1),
        .Q(rst_d3));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg 
       (.C(1'b0),
        .CE(1'b1),
        .D(1'b0),
        .PRE(1'b1),
        .Q(rst_rd_reg1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg 
       (.C(1'b0),
        .CE(1'b1),
        .D(rst_rd_reg1),
        .PRE(1'b1),
        .Q(rst_rd_reg2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg 
       (.C(1'b0),
        .CE(1'b1),
        .D(1'b0),
        .PRE(1'b1),
        .Q(rst_wr_reg1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg 
       (.C(1'b0),
        .CE(1'b1),
        .D(rst_wr_reg1),
        .PRE(1'b1),
        .Q(rst_wr_reg2));
endmodule

(* ORIG_REF_NAME = "reset_blk_ramfifo" *) 
module axi_vfifo_ctrl_0reset_blk_ramfifo_90
   ();

  (* ASYNC_REG = "true" *) (* msgon = "true" *) wire rst_d1;
  (* ASYNC_REG = "true" *) (* msgon = "true" *) wire rst_d2;
  (* ASYNC_REG = "true" *) (* msgon = "true" *) wire rst_d3;
  (* ASYNC_REG = "true" *) (* msgon = "true" *) wire rst_rd_reg1;
  (* ASYNC_REG = "true" *) (* msgon = "true" *) wire rst_rd_reg2;
  (* ASYNC_REG = "true" *) (* msgon = "true" *) wire rst_wr_reg1;
  (* ASYNC_REG = "true" *) (* msgon = "true" *) wire rst_wr_reg2;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d1_reg 
       (.C(1'b0),
        .CE(1'b1),
        .D(1'b0),
        .PRE(1'b1),
        .Q(rst_d1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d2_reg 
       (.C(1'b0),
        .CE(1'b1),
        .D(rst_d1),
        .PRE(1'b1),
        .Q(rst_d2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d3_reg 
       (.C(1'b0),
        .CE(1'b1),
        .D(rst_d2),
        .PRE(1'b1),
        .Q(rst_d3));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg 
       (.C(1'b0),
        .CE(1'b1),
        .D(1'b0),
        .PRE(1'b1),
        .Q(rst_rd_reg1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg 
       (.C(1'b0),
        .CE(1'b1),
        .D(rst_rd_reg1),
        .PRE(1'b1),
        .Q(rst_rd_reg2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg 
       (.C(1'b0),
        .CE(1'b1),
        .D(1'b0),
        .PRE(1'b1),
        .Q(rst_wr_reg1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg 
       (.C(1'b0),
        .CE(1'b1),
        .D(rst_wr_reg1),
        .PRE(1'b1),
        .Q(rst_wr_reg2));
endmodule

(* ORIG_REF_NAME = "reset_blk_ramfifo" *) 
module axi_vfifo_ctrl_0reset_blk_ramfifo_92
   ();

  (* ASYNC_REG = "true" *) (* msgon = "true" *) wire rst_d1;
  (* ASYNC_REG = "true" *) (* msgon = "true" *) wire rst_d2;
  (* ASYNC_REG = "true" *) (* msgon = "true" *) wire rst_d3;
  (* ASYNC_REG = "true" *) (* msgon = "true" *) wire rst_rd_reg1;
  (* ASYNC_REG = "true" *) (* msgon = "true" *) wire rst_rd_reg2;
  (* ASYNC_REG = "true" *) (* msgon = "true" *) wire rst_wr_reg1;
  (* ASYNC_REG = "true" *) (* msgon = "true" *) wire rst_wr_reg2;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d1_reg 
       (.C(1'b0),
        .CE(1'b1),
        .D(1'b0),
        .PRE(1'b1),
        .Q(rst_d1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d2_reg 
       (.C(1'b0),
        .CE(1'b1),
        .D(rst_d1),
        .PRE(1'b1),
        .Q(rst_d2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d3_reg 
       (.C(1'b0),
        .CE(1'b1),
        .D(rst_d2),
        .PRE(1'b1),
        .Q(rst_d3));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg 
       (.C(1'b0),
        .CE(1'b1),
        .D(1'b0),
        .PRE(1'b1),
        .Q(rst_rd_reg1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg 
       (.C(1'b0),
        .CE(1'b1),
        .D(rst_rd_reg1),
        .PRE(1'b1),
        .Q(rst_rd_reg2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg 
       (.C(1'b0),
        .CE(1'b1),
        .D(1'b0),
        .PRE(1'b1),
        .Q(rst_wr_reg1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg 
       (.C(1'b0),
        .CE(1'b1),
        .D(rst_wr_reg1),
        .PRE(1'b1),
        .Q(rst_wr_reg2));
endmodule

(* ORIG_REF_NAME = "reset_blk_ramfifo" *) 
module axi_vfifo_ctrl_0reset_blk_ramfifo__parameterized0
   (rst_full_ff_i,
    rst_full_gen_i,
    AR,
    \gc0.count_reg[1] ,
    aclk,
    Q);
  output rst_full_ff_i;
  output rst_full_gen_i;
  output [0:0]AR;
  output [1:0]\gc0.count_reg[1] ;
  input aclk;
  input [0:0]Q;

  wire [0:0]AR;
  wire [0:0]Q;
  wire aclk;
  wire [1:0]\gc0.count_reg[1] ;
  wire \ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg_n_0 ;
  wire \ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1__2_n_0 ;
  wire \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0 ;
  wire \ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg_n_0 ;
  wire \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1__2_n_0 ;
  wire \ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0 ;
  wire rd_rst_asreg;
  wire rd_rst_asreg_d2;
  (* ASYNC_REG = "true" *) (* msgon = "false" *) wire rst_d1;
  (* ASYNC_REG = "true" *) (* msgon = "false" *) wire rst_d2;
  (* ASYNC_REG = "true" *) (* msgon = "false" *) wire rst_d3;
  (* ASYNC_REG = "true" *) (* msgon = "false" *) wire rst_rd_reg1;
  (* ASYNC_REG = "true" *) (* msgon = "false" *) wire rst_rd_reg2;
  (* ASYNC_REG = "true" *) (* msgon = "false" *) wire rst_wr_reg1;
  (* ASYNC_REG = "true" *) (* msgon = "false" *) wire rst_wr_reg2;
  wire wr_rst_asreg;
  wire wr_rst_asreg_d2;

  assign rst_full_ff_i = rst_d2;
  assign rst_full_gen_i = rst_d3;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d1_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(Q),
        .Q(rst_d1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d2_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(rst_d1),
        .PRE(Q),
        .Q(rst_d2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d3_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(rst_d2),
        .PRE(Q),
        .Q(rst_d3));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(rd_rst_asreg),
        .Q(\ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg_n_0 ),
        .Q(rd_rst_asreg_d2),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1__2 
       (.I0(rd_rst_asreg),
        .I1(\ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg_n_0 ),
        .O(\ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1__2_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1__2_n_0 ),
        .PRE(rst_rd_reg2),
        .Q(rd_rst_asreg));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1 
       (.I0(rd_rst_asreg),
        .I1(rd_rst_asreg_d2),
        .O(\ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0 ));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0 ),
        .Q(\gc0.count_reg[1] [0]));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0 ),
        .Q(\gc0.count_reg[1] [1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(Q),
        .Q(rst_rd_reg1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(rst_rd_reg1),
        .PRE(Q),
        .Q(rst_rd_reg2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(Q),
        .Q(rst_wr_reg1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(rst_wr_reg1),
        .PRE(Q),
        .Q(rst_wr_reg2));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_asreg),
        .Q(\ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg_n_0 ),
        .Q(wr_rst_asreg_d2),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1__2 
       (.I0(wr_rst_asreg),
        .I1(\ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg_n_0 ),
        .O(\ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1__2_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1__2_n_0 ),
        .PRE(rst_wr_reg2),
        .Q(wr_rst_asreg));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1 
       (.I0(wr_rst_asreg),
        .I1(wr_rst_asreg_d2),
        .O(\ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0 ));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0 ),
        .Q(AR));
endmodule

(* ORIG_REF_NAME = "reset_blk_ramfifo" *) 
module axi_vfifo_ctrl_0reset_blk_ramfifo__parameterized0_109
   (rst_full_ff_i,
    rst_full_gen_i,
    AR,
    \gc0.count_d1_reg[3] ,
    aclk,
    Q);
  output rst_full_ff_i;
  output rst_full_gen_i;
  output [0:0]AR;
  output [1:0]\gc0.count_d1_reg[3] ;
  input aclk;
  input [0:0]Q;

  wire [0:0]AR;
  wire [0:0]Q;
  wire aclk;
  wire [1:0]\gc0.count_d1_reg[3] ;
  wire \ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg_n_0 ;
  wire \ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1__4_n_0 ;
  wire \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__1_n_0 ;
  wire \ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg_n_0 ;
  wire \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1__4_n_0 ;
  wire \ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__1_n_0 ;
  wire rd_rst_asreg;
  wire rd_rst_asreg_d2;
  (* ASYNC_REG = "true" *) (* msgon = "false" *) wire rst_d1;
  (* ASYNC_REG = "true" *) (* msgon = "false" *) wire rst_d2;
  (* ASYNC_REG = "true" *) (* msgon = "false" *) wire rst_d3;
  (* ASYNC_REG = "true" *) (* msgon = "false" *) wire rst_rd_reg1;
  (* ASYNC_REG = "true" *) (* msgon = "false" *) wire rst_rd_reg2;
  (* ASYNC_REG = "true" *) (* msgon = "false" *) wire rst_wr_reg1;
  (* ASYNC_REG = "true" *) (* msgon = "false" *) wire rst_wr_reg2;
  wire wr_rst_asreg;
  wire wr_rst_asreg_d2;

  assign rst_full_ff_i = rst_d2;
  assign rst_full_gen_i = rst_d3;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d1_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(Q),
        .Q(rst_d1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d2_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(rst_d1),
        .PRE(Q),
        .Q(rst_d2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d3_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(rst_d2),
        .PRE(Q),
        .Q(rst_d3));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(rd_rst_asreg),
        .Q(\ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg_n_0 ),
        .Q(rd_rst_asreg_d2),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1__4 
       (.I0(rd_rst_asreg),
        .I1(\ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg_n_0 ),
        .O(\ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1__4_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1__4_n_0 ),
        .PRE(rst_rd_reg2),
        .Q(rd_rst_asreg));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__1 
       (.I0(rd_rst_asreg),
        .I1(rd_rst_asreg_d2),
        .O(\ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__1_n_0 ));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__1_n_0 ),
        .Q(\gc0.count_d1_reg[3] [0]));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__1_n_0 ),
        .Q(\gc0.count_d1_reg[3] [1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(Q),
        .Q(rst_rd_reg1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(rst_rd_reg1),
        .PRE(Q),
        .Q(rst_rd_reg2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(Q),
        .Q(rst_wr_reg1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(rst_wr_reg1),
        .PRE(Q),
        .Q(rst_wr_reg2));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_asreg),
        .Q(\ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg_n_0 ),
        .Q(wr_rst_asreg_d2),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1__4 
       (.I0(wr_rst_asreg),
        .I1(\ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg_n_0 ),
        .O(\ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1__4_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1__4_n_0 ),
        .PRE(rst_wr_reg2),
        .Q(wr_rst_asreg));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__1 
       (.I0(wr_rst_asreg),
        .I1(wr_rst_asreg_d2),
        .O(\ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__1_n_0 ));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__1_n_0 ),
        .Q(AR));
endmodule

(* ORIG_REF_NAME = "reset_blk_ramfifo" *) 
module axi_vfifo_ctrl_0reset_blk_ramfifo__parameterized1
   ();

  (* ASYNC_REG = "true" *) (* msgon = "true" *) wire rst_d1;
  (* ASYNC_REG = "true" *) (* msgon = "true" *) wire rst_d2;
  (* ASYNC_REG = "true" *) (* msgon = "true" *) wire rst_d3;
  (* ASYNC_REG = "true" *) (* msgon = "true" *) wire rst_rd_reg1;
  (* ASYNC_REG = "true" *) (* msgon = "true" *) wire rst_rd_reg2;
  (* ASYNC_REG = "true" *) (* msgon = "true" *) wire rst_wr_reg1;
  (* ASYNC_REG = "true" *) (* msgon = "true" *) wire rst_wr_reg2;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d1_reg 
       (.C(1'b0),
        .CE(1'b1),
        .D(1'b0),
        .PRE(1'b1),
        .Q(rst_d1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d2_reg 
       (.C(1'b0),
        .CE(1'b1),
        .D(rst_d1),
        .PRE(1'b1),
        .Q(rst_d2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d3_reg 
       (.C(1'b0),
        .CE(1'b1),
        .D(rst_d2),
        .PRE(1'b1),
        .Q(rst_d3));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg 
       (.C(1'b0),
        .CE(1'b1),
        .D(1'b0),
        .PRE(1'b1),
        .Q(rst_rd_reg1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg 
       (.C(1'b0),
        .CE(1'b1),
        .D(rst_rd_reg1),
        .PRE(1'b1),
        .Q(rst_rd_reg2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg 
       (.C(1'b0),
        .CE(1'b1),
        .D(1'b0),
        .PRE(1'b1),
        .Q(rst_wr_reg1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg 
       (.C(1'b0),
        .CE(1'b1),
        .D(rst_wr_reg1),
        .PRE(1'b1),
        .Q(rst_wr_reg2));
endmodule

(* ORIG_REF_NAME = "reset_blk_ramfifo" *) 
module axi_vfifo_ctrl_0reset_blk_ramfifo__parameterized2
   (rst_full_ff_i,
    rst_full_gen_i,
    AR,
    \gc0.count_d1_reg[8] ,
    aclk,
    Q);
  output rst_full_ff_i;
  output rst_full_gen_i;
  output [0:0]AR;
  output [1:0]\gc0.count_d1_reg[8] ;
  input aclk;
  input [0:0]Q;

  wire [0:0]AR;
  wire [0:0]Q;
  wire aclk;
  wire [1:0]\gc0.count_d1_reg[8] ;
  wire \ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg_n_0 ;
  wire \ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1__3_n_0 ;
  wire \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0_n_0 ;
  wire \ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg_n_0 ;
  wire \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1__3_n_0 ;
  wire \ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0_n_0 ;
  wire rd_rst_asreg;
  wire rd_rst_asreg_d2;
  (* ASYNC_REG = "true" *) (* msgon = "false" *) wire rst_d1;
  (* ASYNC_REG = "true" *) (* msgon = "false" *) wire rst_d2;
  (* ASYNC_REG = "true" *) (* msgon = "false" *) wire rst_d3;
  (* ASYNC_REG = "true" *) (* msgon = "false" *) wire rst_rd_reg1;
  (* ASYNC_REG = "true" *) (* msgon = "false" *) wire rst_rd_reg2;
  (* ASYNC_REG = "true" *) (* msgon = "false" *) wire rst_wr_reg1;
  (* ASYNC_REG = "true" *) (* msgon = "false" *) wire rst_wr_reg2;
  wire wr_rst_asreg;
  wire wr_rst_asreg_d2;

  assign rst_full_ff_i = rst_d2;
  assign rst_full_gen_i = rst_d3;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d1_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(Q),
        .Q(rst_d1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d2_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(rst_d1),
        .PRE(Q),
        .Q(rst_d2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d3_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(rst_d2),
        .PRE(Q),
        .Q(rst_d3));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(rd_rst_asreg),
        .Q(\ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg_n_0 ),
        .Q(rd_rst_asreg_d2),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1__3 
       (.I0(rd_rst_asreg),
        .I1(\ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg_n_0 ),
        .O(\ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1__3_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1__3_n_0 ),
        .PRE(rst_rd_reg2),
        .Q(rd_rst_asreg));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0 
       (.I0(rd_rst_asreg),
        .I1(rd_rst_asreg_d2),
        .O(\ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0_n_0 ));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0_n_0 ),
        .Q(\gc0.count_d1_reg[8] [0]));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0_n_0 ),
        .Q(\gc0.count_d1_reg[8] [1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(Q),
        .Q(rst_rd_reg1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(rst_rd_reg1),
        .PRE(Q),
        .Q(rst_rd_reg2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(Q),
        .Q(rst_wr_reg1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(rst_wr_reg1),
        .PRE(Q),
        .Q(rst_wr_reg2));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_asreg),
        .Q(\ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg_n_0 ),
        .Q(wr_rst_asreg_d2),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1__3 
       (.I0(wr_rst_asreg),
        .I1(\ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg_n_0 ),
        .O(\ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1__3_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1__3_n_0 ),
        .PRE(rst_wr_reg2),
        .Q(wr_rst_asreg));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0 
       (.I0(wr_rst_asreg),
        .I1(wr_rst_asreg_d2),
        .O(\ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0_n_0 ));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0_n_0 ),
        .Q(AR));
endmodule

(* ORIG_REF_NAME = "reset_blk_ramfifo" *) 
module axi_vfifo_ctrl_0reset_blk_ramfifo__parameterized3
   (rst_full_ff_i,
    rst_full_gen_i,
    AR,
    \gc0.count_reg[1] ,
    aclk,
    Q);
  output rst_full_ff_i;
  output rst_full_gen_i;
  output [0:0]AR;
  output [1:0]\gc0.count_reg[1] ;
  input aclk;
  input [0:0]Q;

  wire [0:0]AR;
  wire [0:0]Q;
  wire aclk;
  wire [1:0]\gc0.count_reg[1] ;
  wire \ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg_n_0 ;
  wire \ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1_n_0 ;
  wire \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__2_n_0 ;
  wire \ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg_n_0 ;
  wire \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1_n_0 ;
  wire \ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__2_n_0 ;
  wire rd_rst_asreg;
  wire rd_rst_asreg_d2;
  (* ASYNC_REG = "true" *) (* msgon = "false" *) wire rst_d1;
  (* ASYNC_REG = "true" *) (* msgon = "false" *) wire rst_d2;
  (* ASYNC_REG = "true" *) (* msgon = "false" *) wire rst_d3;
  (* ASYNC_REG = "true" *) (* msgon = "false" *) wire rst_rd_reg1;
  (* ASYNC_REG = "true" *) (* msgon = "false" *) wire rst_rd_reg2;
  (* ASYNC_REG = "true" *) (* msgon = "false" *) wire rst_wr_reg1;
  (* ASYNC_REG = "true" *) (* msgon = "false" *) wire rst_wr_reg2;
  wire wr_rst_asreg;
  wire wr_rst_asreg_d2;

  assign rst_full_ff_i = rst_d2;
  assign rst_full_gen_i = rst_d3;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d1_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(Q),
        .Q(rst_d1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d2_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(rst_d1),
        .PRE(Q),
        .Q(rst_d2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d3_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(rst_d2),
        .PRE(Q),
        .Q(rst_d3));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(rd_rst_asreg),
        .Q(\ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg_n_0 ),
        .Q(rd_rst_asreg_d2),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1 
       (.I0(rd_rst_asreg),
        .I1(\ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg_n_0 ),
        .O(\ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1_n_0 ),
        .PRE(rst_rd_reg2),
        .Q(rd_rst_asreg));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__2 
       (.I0(rd_rst_asreg),
        .I1(rd_rst_asreg_d2),
        .O(\ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__2_n_0 ));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__2_n_0 ),
        .Q(\gc0.count_reg[1] [0]));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__2_n_0 ),
        .Q(\gc0.count_reg[1] [1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(Q),
        .Q(rst_rd_reg1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(rst_rd_reg1),
        .PRE(Q),
        .Q(rst_rd_reg2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(Q),
        .Q(rst_wr_reg1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(rst_wr_reg1),
        .PRE(Q),
        .Q(rst_wr_reg2));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_asreg),
        .Q(\ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg_n_0 ),
        .Q(wr_rst_asreg_d2),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1 
       (.I0(wr_rst_asreg),
        .I1(\ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg_n_0 ),
        .O(\ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1_n_0 ),
        .PRE(rst_wr_reg2),
        .Q(wr_rst_asreg));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__2 
       (.I0(wr_rst_asreg),
        .I1(wr_rst_asreg_d2),
        .O(\ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__2_n_0 ));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__2_n_0 ),
        .Q(AR));
endmodule

(* ORIG_REF_NAME = "reset_blk_ramfifo" *) 
module axi_vfifo_ctrl_0reset_blk_ramfifo__parameterized4
   ();

  (* ASYNC_REG = "true" *) (* msgon = "true" *) wire rst_d1;
  (* ASYNC_REG = "true" *) (* msgon = "true" *) wire rst_d2;
  (* ASYNC_REG = "true" *) (* msgon = "true" *) wire rst_d3;
  (* ASYNC_REG = "true" *) (* msgon = "true" *) wire rst_rd_reg1;
  (* ASYNC_REG = "true" *) (* msgon = "true" *) wire rst_rd_reg2;
  (* ASYNC_REG = "true" *) (* msgon = "true" *) wire rst_wr_reg1;
  (* ASYNC_REG = "true" *) (* msgon = "true" *) wire rst_wr_reg2;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d1_reg 
       (.C(1'b0),
        .CE(1'b1),
        .D(1'b0),
        .PRE(1'b1),
        .Q(rst_d1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d2_reg 
       (.C(1'b0),
        .CE(1'b1),
        .D(rst_d1),
        .PRE(1'b1),
        .Q(rst_d2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d3_reg 
       (.C(1'b0),
        .CE(1'b1),
        .D(rst_d2),
        .PRE(1'b1),
        .Q(rst_d3));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg 
       (.C(1'b0),
        .CE(1'b1),
        .D(1'b0),
        .PRE(1'b1),
        .Q(rst_rd_reg1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg 
       (.C(1'b0),
        .CE(1'b1),
        .D(rst_rd_reg1),
        .PRE(1'b1),
        .Q(rst_rd_reg2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg 
       (.C(1'b0),
        .CE(1'b1),
        .D(1'b0),
        .PRE(1'b1),
        .Q(rst_wr_reg1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg 
       (.C(1'b0),
        .CE(1'b1),
        .D(rst_wr_reg1),
        .PRE(1'b1),
        .Q(rst_wr_reg2));
endmodule

(* ORIG_REF_NAME = "reset_blk_ramfifo" *) 
module axi_vfifo_ctrl_0reset_blk_ramfifo__parameterized5
   (rst_full_ff_i,
    rst_full_gen_i_4,
    AR,
    ram_full_fb_i_reg,
    \gc0.count_reg[1] ,
    aclk,
    Q,
    p_2_out);
  output rst_full_ff_i;
  output rst_full_gen_i_4;
  output [0:0]AR;
  output ram_full_fb_i_reg;
  output [1:0]\gc0.count_reg[1] ;
  input aclk;
  input [0:0]Q;
  input p_2_out;

  wire [0:0]AR;
  wire [0:0]Q;
  wire aclk;
  wire [1:0]\gc0.count_reg[1] ;
  wire \ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg_n_0 ;
  wire \ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1__0_n_0 ;
  wire \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__3_n_0 ;
  wire \ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg_n_0 ;
  wire \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1__0_n_0 ;
  wire \ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__3_n_0 ;
  wire p_2_out;
  wire ram_full_fb_i_reg;
  wire rd_rst_asreg;
  wire rd_rst_asreg_d2;
  (* ASYNC_REG = "true" *) (* msgon = "false" *) wire rst_d1;
  (* ASYNC_REG = "true" *) (* msgon = "false" *) wire rst_d2;
  (* ASYNC_REG = "true" *) (* msgon = "false" *) wire rst_d3;
  (* ASYNC_REG = "true" *) (* msgon = "false" *) wire rst_rd_reg1;
  (* ASYNC_REG = "true" *) (* msgon = "false" *) wire rst_rd_reg2;
  (* ASYNC_REG = "true" *) (* msgon = "false" *) wire rst_wr_reg1;
  (* ASYNC_REG = "true" *) (* msgon = "false" *) wire rst_wr_reg2;
  wire wr_rst_asreg;
  wire wr_rst_asreg_d2;

  assign rst_full_ff_i = rst_d2;
  assign rst_full_gen_i_4 = rst_d3;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d1_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(Q),
        .Q(rst_d1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d2_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(rst_d1),
        .PRE(Q),
        .Q(rst_d2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d3_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(rst_d2),
        .PRE(Q),
        .Q(rst_d3));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(rd_rst_asreg),
        .Q(\ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg_n_0 ),
        .Q(rd_rst_asreg_d2),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1__0 
       (.I0(rd_rst_asreg),
        .I1(\ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg_n_0 ),
        .O(\ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1__0_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1__0_n_0 ),
        .PRE(rst_rd_reg2),
        .Q(rd_rst_asreg));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__3 
       (.I0(rd_rst_asreg),
        .I1(rd_rst_asreg_d2),
        .O(\ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__3_n_0 ));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__3_n_0 ),
        .Q(\gc0.count_reg[1] [0]));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__3_n_0 ),
        .Q(\gc0.count_reg[1] [1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(Q),
        .Q(rst_rd_reg1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(rst_rd_reg1),
        .PRE(Q),
        .Q(rst_rd_reg2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(Q),
        .Q(rst_wr_reg1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(rst_wr_reg1),
        .PRE(Q),
        .Q(rst_wr_reg2));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_asreg),
        .Q(\ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg_n_0 ),
        .Q(wr_rst_asreg_d2),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1__0 
       (.I0(wr_rst_asreg),
        .I1(\ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg_n_0 ),
        .O(\ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1__0_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1__0_n_0 ),
        .PRE(rst_wr_reg2),
        .Q(wr_rst_asreg));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__3 
       (.I0(wr_rst_asreg),
        .I1(wr_rst_asreg_d2),
        .O(\ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__3_n_0 ));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__3_n_0 ),
        .Q(AR));
  LUT2 #(
    .INIT(4'hB)) 
    ram_full_fb_i_i_2__0
       (.I0(rst_d3),
        .I1(p_2_out),
        .O(ram_full_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "reset_blk_ramfifo" *) 
module axi_vfifo_ctrl_0reset_blk_ramfifo__parameterized6
   (rst_full_ff_i,
    rst_full_gen_i_9,
    AR,
    \gc0.count_reg[1] ,
    aclk,
    Q);
  output rst_full_ff_i;
  output rst_full_gen_i_9;
  output [0:0]AR;
  output [1:0]\gc0.count_reg[1] ;
  input aclk;
  input [0:0]Q;

  wire [0:0]AR;
  wire [0:0]Q;
  wire aclk;
  wire [1:0]\gc0.count_reg[1] ;
  wire \ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg_n_0 ;
  wire \ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1__1_n_0 ;
  wire \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__4_n_0 ;
  wire \ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg_n_0 ;
  wire \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1__1_n_0 ;
  wire \ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__4_n_0 ;
  wire rd_rst_asreg;
  wire rd_rst_asreg_d2;
  (* ASYNC_REG = "true" *) (* msgon = "false" *) wire rst_d1;
  (* ASYNC_REG = "true" *) (* msgon = "false" *) wire rst_d2;
  (* ASYNC_REG = "true" *) (* msgon = "false" *) wire rst_d3;
  (* ASYNC_REG = "true" *) (* msgon = "false" *) wire rst_rd_reg1;
  (* ASYNC_REG = "true" *) (* msgon = "false" *) wire rst_rd_reg2;
  (* ASYNC_REG = "true" *) (* msgon = "false" *) wire rst_wr_reg1;
  (* ASYNC_REG = "true" *) (* msgon = "false" *) wire rst_wr_reg2;
  wire wr_rst_asreg;
  wire wr_rst_asreg_d2;

  assign rst_full_ff_i = rst_d2;
  assign rst_full_gen_i_9 = rst_d3;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d1_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(Q),
        .Q(rst_d1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d2_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(rst_d1),
        .PRE(Q),
        .Q(rst_d2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d3_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(rst_d2),
        .PRE(Q),
        .Q(rst_d3));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(rd_rst_asreg),
        .Q(\ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg_n_0 ),
        .Q(rd_rst_asreg_d2),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1__1 
       (.I0(rd_rst_asreg),
        .I1(\ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg_n_0 ),
        .O(\ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1__1_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1__1_n_0 ),
        .PRE(rst_rd_reg2),
        .Q(rd_rst_asreg));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__4 
       (.I0(rd_rst_asreg),
        .I1(rd_rst_asreg_d2),
        .O(\ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__4_n_0 ));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__4_n_0 ),
        .Q(\gc0.count_reg[1] [0]));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__4_n_0 ),
        .Q(\gc0.count_reg[1] [1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(Q),
        .Q(rst_rd_reg1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(rst_rd_reg1),
        .PRE(Q),
        .Q(rst_rd_reg2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(Q),
        .Q(rst_wr_reg1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(rst_wr_reg1),
        .PRE(Q),
        .Q(rst_wr_reg2));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_asreg),
        .Q(\ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg_n_0 ),
        .Q(wr_rst_asreg_d2),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1__1 
       (.I0(wr_rst_asreg),
        .I1(\ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg_n_0 ),
        .O(\ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1__1_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1__1_n_0 ),
        .PRE(rst_wr_reg2),
        .Q(wr_rst_asreg));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__4 
       (.I0(wr_rst_asreg),
        .I1(wr_rst_asreg_d2),
        .O(\ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__4_n_0 ));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__4_n_0 ),
        .Q(AR));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module axi_vfifo_ctrl_0rom__parameterized0
   (CHANNEL_DEPTH,
    Q,
    aclk);
  output [0:0]CHANNEL_DEPTH;
  input [0:0]Q;
  input aclk;

  wire [0:0]CHANNEL_DEPTH;
  wire [0:0]Q;
  wire aclk;

  FDRE \greg_out.QSPO_reg[24] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(CHANNEL_DEPTH),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module axi_vfifo_ctrl_0rom__parameterized3
   (QSPO,
    Q,
    aclk);
  output [0:0]QSPO;
  input [0:0]Q;
  input aclk;

  wire [0:0]Q;
  wire [0:0]QSPO;
  wire aclk;

  FDRE \greg_out.QSPO_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(QSPO),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module axi_vfifo_ctrl_0rom__parameterized4
   (pf_thresh_dly_reg_r,
    Q,
    aclk);
  output pf_thresh_dly_reg_r;
  input [0:0]Q;
  input aclk;

  wire [0:0]Q;
  wire aclk;
  wire pf_thresh_dly_reg_r;

  FDRE \greg_out.QSPO_reg_r 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(pf_thresh_dly_reg_r),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module axi_vfifo_ctrl_0rom__parameterized9
   (QSPO,
    Q,
    aclk);
  output [0:0]QSPO;
  input [0:0]Q;
  input aclk;

  wire [0:0]Q;
  wire [0:0]QSPO;
  wire aclk;

  FDRE \greg_out.QSPO_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(QSPO),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "sdpram_top" *) 
module axi_vfifo_ctrl_0sdpram_top
   (\gstage1.q_dly_reg[1] ,
    CO,
    \gstage1.q_dly_reg[1]_0 ,
    pntr_roll_over,
    \gfwd_mode.storage_data1_reg[97] ,
    WR_DATA,
    \gin_reg.wr_pntr_pf_dly_reg[12] ,
    CONV_INTEGER,
    S,
    aclk,
    Q,
    D,
    pntr_roll_over_reg,
    \gfwd_mode.storage_data1_reg[0] ,
    \gfwd_mode.m_valid_i_reg ,
    pntr_rchd_end_addr1);
  output \gstage1.q_dly_reg[1] ;
  output [0:0]CO;
  output [0:0]\gstage1.q_dly_reg[1]_0 ;
  output pntr_roll_over;
  output [0:0]\gfwd_mode.storage_data1_reg[97] ;
  output [27:0]WR_DATA;
  output [12:0]\gin_reg.wr_pntr_pf_dly_reg[12] ;
  output [0:0]CONV_INTEGER;
  output [0:0]S;
  input aclk;
  input [0:0]Q;
  input [29:0]D;
  input pntr_roll_over_reg;
  input [27:0]\gfwd_mode.storage_data1_reg[0] ;
  input \gfwd_mode.m_valid_i_reg ;
  input [9:0]pntr_rchd_end_addr1;

  wire [0:0]CO;
  wire [0:0]CONV_INTEGER;
  wire [29:0]D;
  wire [0:0]Q;
  wire [0:0]S;
  wire [27:0]WR_DATA;
  wire aclk;
  wire \gfwd_mode.m_valid_i_reg ;
  wire \gfwd_mode.storage_data1[97]_i_2_n_0 ;
  wire \gfwd_mode.storage_data1[98]_i_11_n_0 ;
  wire \gfwd_mode.storage_data1[98]_i_12_n_0 ;
  wire \gfwd_mode.storage_data1[98]_i_13_n_0 ;
  wire \gfwd_mode.storage_data1[98]_i_14_n_0 ;
  wire \gfwd_mode.storage_data1[98]_i_15_n_0 ;
  wire \gfwd_mode.storage_data1[98]_i_16_n_0 ;
  wire \gfwd_mode.storage_data1[98]_i_20_n_0 ;
  wire \gfwd_mode.storage_data1[98]_i_21_n_0 ;
  wire \gfwd_mode.storage_data1[98]_i_22_n_0 ;
  wire \gfwd_mode.storage_data1[98]_i_23_n_0 ;
  wire \gfwd_mode.storage_data1[98]_i_25_n_0 ;
  wire \gfwd_mode.storage_data1[98]_i_26_n_0 ;
  wire \gfwd_mode.storage_data1[98]_i_27_n_0 ;
  wire \gfwd_mode.storage_data1[98]_i_28_n_0 ;
  wire \gfwd_mode.storage_data1[98]_i_29_n_0 ;
  wire \gfwd_mode.storage_data1[98]_i_4_n_0 ;
  wire \gfwd_mode.storage_data1[98]_i_5_n_0 ;
  wire \gfwd_mode.storage_data1[98]_i_6_n_0 ;
  wire \gfwd_mode.storage_data1[98]_i_7_n_0 ;
  wire \gfwd_mode.storage_data1[98]_i_8_n_0 ;
  wire \gfwd_mode.storage_data1[98]_i_9_n_0 ;
  wire [27:0]\gfwd_mode.storage_data1_reg[0] ;
  wire [0:0]\gfwd_mode.storage_data1_reg[97] ;
  wire \gfwd_mode.storage_data1_reg[98]_i_10_n_0 ;
  wire \gfwd_mode.storage_data1_reg[98]_i_10_n_1 ;
  wire \gfwd_mode.storage_data1_reg[98]_i_10_n_2 ;
  wire \gfwd_mode.storage_data1_reg[98]_i_10_n_3 ;
  wire \gfwd_mode.storage_data1_reg[98]_i_19_n_0 ;
  wire \gfwd_mode.storage_data1_reg[98]_i_19_n_1 ;
  wire \gfwd_mode.storage_data1_reg[98]_i_19_n_2 ;
  wire \gfwd_mode.storage_data1_reg[98]_i_19_n_3 ;
  wire \gfwd_mode.storage_data1_reg[98]_i_2_n_2 ;
  wire \gfwd_mode.storage_data1_reg[98]_i_2_n_3 ;
  wire \gfwd_mode.storage_data1_reg[98]_i_3_n_0 ;
  wire \gfwd_mode.storage_data1_reg[98]_i_3_n_1 ;
  wire \gfwd_mode.storage_data1_reg[98]_i_3_n_2 ;
  wire \gfwd_mode.storage_data1_reg[98]_i_3_n_3 ;
  wire [12:0]\gin_reg.wr_pntr_pf_dly_reg[12] ;
  wire \gstage1.q_dly_reg[1] ;
  wire [0:0]\gstage1.q_dly_reg[1]_0 ;
  wire [9:0]pntr_rchd_end_addr1;
  wire pntr_roll_over;
  wire pntr_roll_over_reg;
  wire ram_init_done_i_i_1_n_0;
  wire rom_rd_addr_i;
  wire rom_rd_addr_int;
  wire [3:0]\NLW_gfwd_mode.storage_data1_reg[98]_i_10_O_UNCONNECTED ;
  wire [3:0]\NLW_gfwd_mode.storage_data1_reg[98]_i_19_O_UNCONNECTED ;
  wire [3:3]\NLW_gfwd_mode.storage_data1_reg[98]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_gfwd_mode.storage_data1_reg[98]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_gfwd_mode.storage_data1_reg[98]_i_3_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h0001)) 
    \gfwd_mode.storage_data1[97]_i_1 
       (.I0(D[7]),
        .I1(D[9]),
        .I2(D[6]),
        .I3(\gfwd_mode.storage_data1[97]_i_2_n_0 ),
        .O(\gfwd_mode.storage_data1_reg[97] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \gfwd_mode.storage_data1[97]_i_2 
       (.I0(D[2]),
        .I1(D[8]),
        .I2(D[5]),
        .I3(D[3]),
        .I4(D[1]),
        .I5(D[4]),
        .O(\gfwd_mode.storage_data1[97]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \gfwd_mode.storage_data1[98]_i_11 
       (.I0(D[24]),
        .I1(pntr_rchd_end_addr1[3]),
        .I2(D[23]),
        .I3(pntr_rchd_end_addr1[2]),
        .O(\gfwd_mode.storage_data1[98]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \gfwd_mode.storage_data1[98]_i_12 
       (.I0(D[22]),
        .I1(pntr_rchd_end_addr1[1]),
        .I2(D[21]),
        .I3(pntr_rchd_end_addr1[0]),
        .O(\gfwd_mode.storage_data1[98]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gfwd_mode.storage_data1[98]_i_13 
       (.I0(pntr_rchd_end_addr1[3]),
        .I1(D[24]),
        .I2(D[23]),
        .I3(pntr_rchd_end_addr1[2]),
        .O(\gfwd_mode.storage_data1[98]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gfwd_mode.storage_data1[98]_i_14 
       (.I0(pntr_rchd_end_addr1[1]),
        .I1(D[22]),
        .I2(D[21]),
        .I3(pntr_rchd_end_addr1[0]),
        .O(\gfwd_mode.storage_data1[98]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gfwd_mode.storage_data1[98]_i_15 
       (.I0(D[20]),
        .I1(D[19]),
        .O(\gfwd_mode.storage_data1[98]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gfwd_mode.storage_data1[98]_i_16 
       (.I0(D[18]),
        .I1(D[17]),
        .O(\gfwd_mode.storage_data1[98]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gfwd_mode.storage_data1[98]_i_20 
       (.I0(D[16]),
        .I1(D[15]),
        .O(\gfwd_mode.storage_data1[98]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gfwd_mode.storage_data1[98]_i_21 
       (.I0(D[14]),
        .I1(D[13]),
        .O(\gfwd_mode.storage_data1[98]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gfwd_mode.storage_data1[98]_i_22 
       (.I0(D[12]),
        .I1(D[11]),
        .O(\gfwd_mode.storage_data1[98]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gfwd_mode.storage_data1[98]_i_23 
       (.I0(D[10]),
        .I1(D[9]),
        .O(\gfwd_mode.storage_data1[98]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gfwd_mode.storage_data1[98]_i_25 
       (.I0(D[2]),
        .I1(D[1]),
        .O(\gfwd_mode.storage_data1[98]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gfwd_mode.storage_data1[98]_i_26 
       (.I0(D[8]),
        .I1(D[7]),
        .O(\gfwd_mode.storage_data1[98]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gfwd_mode.storage_data1[98]_i_27 
       (.I0(D[6]),
        .I1(D[5]),
        .O(\gfwd_mode.storage_data1[98]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gfwd_mode.storage_data1[98]_i_28 
       (.I0(D[4]),
        .I1(D[3]),
        .O(\gfwd_mode.storage_data1[98]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gfwd_mode.storage_data1[98]_i_29 
       (.I0(D[2]),
        .I1(D[1]),
        .O(\gfwd_mode.storage_data1[98]_i_29_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \gfwd_mode.storage_data1[98]_i_30 
       (.I0(D[0]),
        .I1(\gstage1.q_dly_reg[1] ),
        .I2(rom_rd_addr_i),
        .O(CONV_INTEGER));
  LUT3 #(
    .INIT(8'h1D)) 
    \gfwd_mode.storage_data1[98]_i_31 
       (.I0(rom_rd_addr_i),
        .I1(\gstage1.q_dly_reg[1] ),
        .I2(D[0]),
        .O(S));
  LUT3 #(
    .INIT(8'hF4)) 
    \gfwd_mode.storage_data1[98]_i_4 
       (.I0(pntr_rchd_end_addr1[8]),
        .I1(D[29]),
        .I2(pntr_rchd_end_addr1[9]),
        .O(\gfwd_mode.storage_data1[98]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \gfwd_mode.storage_data1[98]_i_5 
       (.I0(D[28]),
        .I1(pntr_rchd_end_addr1[7]),
        .I2(D[27]),
        .I3(pntr_rchd_end_addr1[6]),
        .O(\gfwd_mode.storage_data1[98]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \gfwd_mode.storage_data1[98]_i_6 
       (.I0(D[26]),
        .I1(pntr_rchd_end_addr1[5]),
        .I2(D[25]),
        .I3(pntr_rchd_end_addr1[4]),
        .O(\gfwd_mode.storage_data1[98]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h41)) 
    \gfwd_mode.storage_data1[98]_i_7 
       (.I0(pntr_rchd_end_addr1[9]),
        .I1(pntr_rchd_end_addr1[8]),
        .I2(D[29]),
        .O(\gfwd_mode.storage_data1[98]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gfwd_mode.storage_data1[98]_i_8 
       (.I0(pntr_rchd_end_addr1[7]),
        .I1(D[28]),
        .I2(D[27]),
        .I3(pntr_rchd_end_addr1[6]),
        .O(\gfwd_mode.storage_data1[98]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gfwd_mode.storage_data1[98]_i_9 
       (.I0(pntr_rchd_end_addr1[5]),
        .I1(D[26]),
        .I2(D[25]),
        .I3(pntr_rchd_end_addr1[4]),
        .O(\gfwd_mode.storage_data1[98]_i_9_n_0 ));
  CARRY4 \gfwd_mode.storage_data1_reg[98]_i_10 
       (.CI(\gfwd_mode.storage_data1_reg[98]_i_19_n_0 ),
        .CO({\gfwd_mode.storage_data1_reg[98]_i_10_n_0 ,\gfwd_mode.storage_data1_reg[98]_i_10_n_1 ,\gfwd_mode.storage_data1_reg[98]_i_10_n_2 ,\gfwd_mode.storage_data1_reg[98]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gfwd_mode.storage_data1_reg[98]_i_10_O_UNCONNECTED [3:0]),
        .S({\gfwd_mode.storage_data1[98]_i_20_n_0 ,\gfwd_mode.storage_data1[98]_i_21_n_0 ,\gfwd_mode.storage_data1[98]_i_22_n_0 ,\gfwd_mode.storage_data1[98]_i_23_n_0 }));
  CARRY4 \gfwd_mode.storage_data1_reg[98]_i_19 
       (.CI(1'b0),
        .CO({\gfwd_mode.storage_data1_reg[98]_i_19_n_0 ,\gfwd_mode.storage_data1_reg[98]_i_19_n_1 ,\gfwd_mode.storage_data1_reg[98]_i_19_n_2 ,\gfwd_mode.storage_data1_reg[98]_i_19_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\gfwd_mode.storage_data1[98]_i_25_n_0 }),
        .O(\NLW_gfwd_mode.storage_data1_reg[98]_i_19_O_UNCONNECTED [3:0]),
        .S({\gfwd_mode.storage_data1[98]_i_26_n_0 ,\gfwd_mode.storage_data1[98]_i_27_n_0 ,\gfwd_mode.storage_data1[98]_i_28_n_0 ,\gfwd_mode.storage_data1[98]_i_29_n_0 }));
  CARRY4 \gfwd_mode.storage_data1_reg[98]_i_2 
       (.CI(\gfwd_mode.storage_data1_reg[98]_i_3_n_0 ),
        .CO({\NLW_gfwd_mode.storage_data1_reg[98]_i_2_CO_UNCONNECTED [3],CO,\gfwd_mode.storage_data1_reg[98]_i_2_n_2 ,\gfwd_mode.storage_data1_reg[98]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\gfwd_mode.storage_data1[98]_i_4_n_0 ,\gfwd_mode.storage_data1[98]_i_5_n_0 ,\gfwd_mode.storage_data1[98]_i_6_n_0 }),
        .O(\NLW_gfwd_mode.storage_data1_reg[98]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,\gfwd_mode.storage_data1[98]_i_7_n_0 ,\gfwd_mode.storage_data1[98]_i_8_n_0 ,\gfwd_mode.storage_data1[98]_i_9_n_0 }));
  CARRY4 \gfwd_mode.storage_data1_reg[98]_i_3 
       (.CI(\gfwd_mode.storage_data1_reg[98]_i_10_n_0 ),
        .CO({\gfwd_mode.storage_data1_reg[98]_i_3_n_0 ,\gfwd_mode.storage_data1_reg[98]_i_3_n_1 ,\gfwd_mode.storage_data1_reg[98]_i_3_n_2 ,\gfwd_mode.storage_data1_reg[98]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\gfwd_mode.storage_data1[98]_i_11_n_0 ,\gfwd_mode.storage_data1[98]_i_12_n_0 ,1'b0,1'b0}),
        .O(\NLW_gfwd_mode.storage_data1_reg[98]_i_3_O_UNCONNECTED [3:0]),
        .S({\gfwd_mode.storage_data1[98]_i_13_n_0 ,\gfwd_mode.storage_data1[98]_i_14_n_0 ,\gfwd_mode.storage_data1[98]_i_15_n_0 ,\gfwd_mode.storage_data1[98]_i_16_n_0 }));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.wr_pntr_pf_dly[0]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0] [12]),
        .I1(\gfwd_mode.m_valid_i_reg ),
        .I2(CO),
        .I3(D[13]),
        .O(\gin_reg.wr_pntr_pf_dly_reg[12] [0]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.wr_pntr_pf_dly[10]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0] [22]),
        .I1(\gfwd_mode.m_valid_i_reg ),
        .I2(CO),
        .I3(D[23]),
        .O(\gin_reg.wr_pntr_pf_dly_reg[12] [10]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.wr_pntr_pf_dly[11]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0] [23]),
        .I1(\gfwd_mode.m_valid_i_reg ),
        .I2(CO),
        .I3(D[24]),
        .O(\gin_reg.wr_pntr_pf_dly_reg[12] [11]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.wr_pntr_pf_dly[12]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0] [24]),
        .I1(\gfwd_mode.m_valid_i_reg ),
        .I2(CO),
        .I3(D[25]),
        .O(\gin_reg.wr_pntr_pf_dly_reg[12] [12]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.wr_pntr_pf_dly[1]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0] [13]),
        .I1(\gfwd_mode.m_valid_i_reg ),
        .I2(CO),
        .I3(D[14]),
        .O(\gin_reg.wr_pntr_pf_dly_reg[12] [1]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.wr_pntr_pf_dly[2]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0] [14]),
        .I1(\gfwd_mode.m_valid_i_reg ),
        .I2(CO),
        .I3(D[15]),
        .O(\gin_reg.wr_pntr_pf_dly_reg[12] [2]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.wr_pntr_pf_dly[3]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0] [15]),
        .I1(\gfwd_mode.m_valid_i_reg ),
        .I2(CO),
        .I3(D[16]),
        .O(\gin_reg.wr_pntr_pf_dly_reg[12] [3]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.wr_pntr_pf_dly[4]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0] [16]),
        .I1(\gfwd_mode.m_valid_i_reg ),
        .I2(CO),
        .I3(D[17]),
        .O(\gin_reg.wr_pntr_pf_dly_reg[12] [4]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.wr_pntr_pf_dly[5]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0] [17]),
        .I1(\gfwd_mode.m_valid_i_reg ),
        .I2(CO),
        .I3(D[18]),
        .O(\gin_reg.wr_pntr_pf_dly_reg[12] [5]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.wr_pntr_pf_dly[6]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0] [18]),
        .I1(\gfwd_mode.m_valid_i_reg ),
        .I2(CO),
        .I3(D[19]),
        .O(\gin_reg.wr_pntr_pf_dly_reg[12] [6]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.wr_pntr_pf_dly[7]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0] [19]),
        .I1(\gfwd_mode.m_valid_i_reg ),
        .I2(CO),
        .I3(D[20]),
        .O(\gin_reg.wr_pntr_pf_dly_reg[12] [7]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.wr_pntr_pf_dly[8]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0] [20]),
        .I1(\gfwd_mode.m_valid_i_reg ),
        .I2(CO),
        .I3(D[21]),
        .O(\gin_reg.wr_pntr_pf_dly_reg[12] [8]));
  LUT5 #(
    .INIT(32'hFB0BF808)) 
    \gin_reg.wr_pntr_pf_dly[9]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0] [21]),
        .I1(\gfwd_mode.m_valid_i_reg ),
        .I2(CO),
        .I3(rom_rd_addr_int),
        .I4(D[22]),
        .O(\gin_reg.wr_pntr_pf_dly_reg[12] [9]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gin_reg.wr_pntr_roll_over_dly_i_1 
       (.I0(CO),
        .I1(pntr_roll_over_reg),
        .O(pntr_roll_over));
  FDRE #(
    .INIT(1'b0)) 
    \init_addr_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(rom_rd_addr_i),
        .R(Q));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_init_done_i_i_1
       (.I0(rom_rd_addr_i),
        .I1(Q),
        .O(ram_init_done_i_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ram_init_done_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(ram_init_done_i_i_1_n_0),
        .Q(\gstage1.q_dly_reg[1] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_0_5_i_2__1
       (.I0(\gstage1.q_dly_reg[1] ),
        .I1(D[1]),
        .I2(CO),
        .I3(\gfwd_mode.m_valid_i_reg ),
        .I4(\gfwd_mode.storage_data1_reg[0] [0]),
        .O(WR_DATA[0]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_0_5_i_3__1
       (.I0(\gstage1.q_dly_reg[1] ),
        .I1(D[3]),
        .I2(CO),
        .I3(\gfwd_mode.m_valid_i_reg ),
        .I4(\gfwd_mode.storage_data1_reg[0] [2]),
        .O(WR_DATA[2]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_0_5_i_4__1
       (.I0(\gstage1.q_dly_reg[1] ),
        .I1(D[2]),
        .I2(CO),
        .I3(\gfwd_mode.m_valid_i_reg ),
        .I4(\gfwd_mode.storage_data1_reg[0] [1]),
        .O(WR_DATA[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_1_0_5_i_5
       (.I0(D[0]),
        .I1(\gstage1.q_dly_reg[1] ),
        .I2(rom_rd_addr_i),
        .O(\gstage1.q_dly_reg[1]_0 ));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_12_17_i_1
       (.I0(\gstage1.q_dly_reg[1] ),
        .I1(D[11]),
        .I2(CO),
        .I3(\gfwd_mode.m_valid_i_reg ),
        .I4(\gfwd_mode.storage_data1_reg[0] [10]),
        .O(WR_DATA[10]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_12_17_i_2
       (.I0(\gstage1.q_dly_reg[1] ),
        .I1(D[10]),
        .I2(CO),
        .I3(\gfwd_mode.m_valid_i_reg ),
        .I4(\gfwd_mode.storage_data1_reg[0] [9]),
        .O(WR_DATA[9]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_12_17_i_3
       (.I0(\gstage1.q_dly_reg[1] ),
        .I1(D[13]),
        .I2(CO),
        .I3(\gfwd_mode.m_valid_i_reg ),
        .I4(\gfwd_mode.storage_data1_reg[0] [12]),
        .O(WR_DATA[12]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_12_17_i_4
       (.I0(\gstage1.q_dly_reg[1] ),
        .I1(D[12]),
        .I2(CO),
        .I3(\gfwd_mode.m_valid_i_reg ),
        .I4(\gfwd_mode.storage_data1_reg[0] [11]),
        .O(WR_DATA[11]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_12_17_i_5
       (.I0(\gstage1.q_dly_reg[1] ),
        .I1(D[15]),
        .I2(CO),
        .I3(\gfwd_mode.m_valid_i_reg ),
        .I4(\gfwd_mode.storage_data1_reg[0] [14]),
        .O(WR_DATA[14]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_12_17_i_6
       (.I0(\gstage1.q_dly_reg[1] ),
        .I1(D[14]),
        .I2(CO),
        .I3(\gfwd_mode.m_valid_i_reg ),
        .I4(\gfwd_mode.storage_data1_reg[0] [13]),
        .O(WR_DATA[13]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_18_23_i_1
       (.I0(\gstage1.q_dly_reg[1] ),
        .I1(D[17]),
        .I2(CO),
        .I3(\gfwd_mode.m_valid_i_reg ),
        .I4(\gfwd_mode.storage_data1_reg[0] [16]),
        .O(WR_DATA[16]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_18_23_i_2
       (.I0(\gstage1.q_dly_reg[1] ),
        .I1(D[16]),
        .I2(CO),
        .I3(\gfwd_mode.m_valid_i_reg ),
        .I4(\gfwd_mode.storage_data1_reg[0] [15]),
        .O(WR_DATA[15]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_18_23_i_3
       (.I0(\gstage1.q_dly_reg[1] ),
        .I1(D[19]),
        .I2(CO),
        .I3(\gfwd_mode.m_valid_i_reg ),
        .I4(\gfwd_mode.storage_data1_reg[0] [18]),
        .O(WR_DATA[18]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_18_23_i_4
       (.I0(\gstage1.q_dly_reg[1] ),
        .I1(D[18]),
        .I2(CO),
        .I3(\gfwd_mode.m_valid_i_reg ),
        .I4(\gfwd_mode.storage_data1_reg[0] [17]),
        .O(WR_DATA[17]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_18_23_i_5
       (.I0(\gstage1.q_dly_reg[1] ),
        .I1(D[21]),
        .I2(CO),
        .I3(\gfwd_mode.m_valid_i_reg ),
        .I4(\gfwd_mode.storage_data1_reg[0] [20]),
        .O(WR_DATA[20]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_18_23_i_6
       (.I0(\gstage1.q_dly_reg[1] ),
        .I1(D[20]),
        .I2(CO),
        .I3(\gfwd_mode.m_valid_i_reg ),
        .I4(\gfwd_mode.storage_data1_reg[0] [19]),
        .O(WR_DATA[19]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_24_29_i_1
       (.I0(\gstage1.q_dly_reg[1] ),
        .I1(D[23]),
        .I2(CO),
        .I3(\gfwd_mode.m_valid_i_reg ),
        .I4(\gfwd_mode.storage_data1_reg[0] [22]),
        .O(WR_DATA[22]));
  LUT6 #(
    .INIT(64'hFBF8FFFF0B080000)) 
    ram_reg_0_1_24_29_i_2
       (.I0(\gfwd_mode.storage_data1_reg[0] [21]),
        .I1(\gfwd_mode.m_valid_i_reg ),
        .I2(CO),
        .I3(D[22]),
        .I4(\gstage1.q_dly_reg[1] ),
        .I5(rom_rd_addr_int),
        .O(WR_DATA[21]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_24_29_i_3
       (.I0(\gstage1.q_dly_reg[1] ),
        .I1(D[25]),
        .I2(CO),
        .I3(\gfwd_mode.m_valid_i_reg ),
        .I4(\gfwd_mode.storage_data1_reg[0] [24]),
        .O(WR_DATA[24]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_24_29_i_4
       (.I0(\gstage1.q_dly_reg[1] ),
        .I1(D[24]),
        .I2(CO),
        .I3(\gfwd_mode.m_valid_i_reg ),
        .I4(\gfwd_mode.storage_data1_reg[0] [23]),
        .O(WR_DATA[23]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_24_29_i_5
       (.I0(\gstage1.q_dly_reg[1] ),
        .I1(D[27]),
        .I2(CO),
        .I3(\gfwd_mode.m_valid_i_reg ),
        .I4(\gfwd_mode.storage_data1_reg[0] [26]),
        .O(WR_DATA[26]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_24_29_i_6
       (.I0(\gstage1.q_dly_reg[1] ),
        .I1(D[26]),
        .I2(CO),
        .I3(\gfwd_mode.m_valid_i_reg ),
        .I4(\gfwd_mode.storage_data1_reg[0] [25]),
        .O(WR_DATA[25]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_1_24_29_i_7
       (.I0(D[0]),
        .I1(\gstage1.q_dly_reg[1] ),
        .I2(rom_rd_addr_i),
        .O(rom_rd_addr_int));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_30_31_i_2
       (.I0(\gstage1.q_dly_reg[1] ),
        .I1(D[28]),
        .I2(CO),
        .I3(\gfwd_mode.m_valid_i_reg ),
        .I4(\gfwd_mode.storage_data1_reg[0] [27]),
        .O(WR_DATA[27]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_6_11_i_1__1
       (.I0(\gstage1.q_dly_reg[1] ),
        .I1(D[5]),
        .I2(CO),
        .I3(\gfwd_mode.m_valid_i_reg ),
        .I4(\gfwd_mode.storage_data1_reg[0] [4]),
        .O(WR_DATA[4]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_6_11_i_2__1
       (.I0(\gstage1.q_dly_reg[1] ),
        .I1(D[4]),
        .I2(CO),
        .I3(\gfwd_mode.m_valid_i_reg ),
        .I4(\gfwd_mode.storage_data1_reg[0] [3]),
        .O(WR_DATA[3]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_6_11_i_3__1
       (.I0(\gstage1.q_dly_reg[1] ),
        .I1(D[7]),
        .I2(CO),
        .I3(\gfwd_mode.m_valid_i_reg ),
        .I4(\gfwd_mode.storage_data1_reg[0] [6]),
        .O(WR_DATA[6]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_6_11_i_4__1
       (.I0(\gstage1.q_dly_reg[1] ),
        .I1(D[6]),
        .I2(CO),
        .I3(\gfwd_mode.m_valid_i_reg ),
        .I4(\gfwd_mode.storage_data1_reg[0] [5]),
        .O(WR_DATA[5]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_6_11_i_5__1
       (.I0(\gstage1.q_dly_reg[1] ),
        .I1(D[9]),
        .I2(CO),
        .I3(\gfwd_mode.m_valid_i_reg ),
        .I4(\gfwd_mode.storage_data1_reg[0] [8]),
        .O(WR_DATA[8]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_6_11_i_6__1
       (.I0(\gstage1.q_dly_reg[1] ),
        .I1(D[8]),
        .I2(CO),
        .I3(\gfwd_mode.m_valid_i_reg ),
        .I4(\gfwd_mode.storage_data1_reg[0] [7]),
        .O(WR_DATA[7]));
endmodule

(* ORIG_REF_NAME = "sdpram_top" *) 
module axi_vfifo_ctrl_0sdpram_top_64
   (\gin_reg.rd_pntr_pf_dly_reg[0] ,
    \gin_reg.rd_pntr_pf_dly_reg[0]_0 ,
    pntr_roll_over,
    \gstage1.q_dly_reg[31] ,
    D,
    S,
    DI,
    CONV_INTEGER,
    \gin_reg.wr_pntr_roll_over_dly_reg ,
    \gin_reg.wr_pntr_roll_over_dly_reg_0 ,
    aclk,
    Q,
    \gfwd_mode.storage_data1_reg[0] ,
    \gfwd_mode.storage_data1_reg[0]_0 ,
    pntr_roll_over_reg_12,
    \gfwd_mode.storage_data1_reg[0]_1 ,
    \gfwd_mode.m_valid_i_reg ,
    \gfwd_mode.storage_data1_reg[0]_2 ,
    pntr_rchd_end_addr1);
  output \gin_reg.rd_pntr_pf_dly_reg[0] ;
  output [0:0]\gin_reg.rd_pntr_pf_dly_reg[0]_0 ;
  output pntr_roll_over;
  output [27:0]\gstage1.q_dly_reg[31] ;
  output [28:0]D;
  output [0:0]S;
  output [0:0]DI;
  output [0:0]CONV_INTEGER;
  output [0:0]\gin_reg.wr_pntr_roll_over_dly_reg ;
  output [0:0]\gin_reg.wr_pntr_roll_over_dly_reg_0 ;
  input aclk;
  input [0:0]Q;
  input \gfwd_mode.storage_data1_reg[0] ;
  input [0:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  input pntr_roll_over_reg_12;
  input [28:0]\gfwd_mode.storage_data1_reg[0]_1 ;
  input \gfwd_mode.m_valid_i_reg ;
  input [28:0]\gfwd_mode.storage_data1_reg[0]_2 ;
  input [3:0]pntr_rchd_end_addr1;

  wire [0:0]CONV_INTEGER;
  wire [28:0]D;
  wire [0:0]DI;
  wire [0:0]Q;
  wire [0:0]S;
  wire aclk;
  wire \gfwd_mode.m_valid_i_reg ;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  wire [28:0]\gfwd_mode.storage_data1_reg[0]_1 ;
  wire [28:0]\gfwd_mode.storage_data1_reg[0]_2 ;
  wire \gin_reg.rd_pntr_pf_dly_reg[0] ;
  wire [0:0]\gin_reg.rd_pntr_pf_dly_reg[0]_0 ;
  wire [0:0]\gin_reg.wr_pntr_roll_over_dly_reg ;
  wire [0:0]\gin_reg.wr_pntr_roll_over_dly_reg_0 ;
  wire [27:0]\gstage1.q_dly_reg[31] ;
  wire [3:0]pntr_rchd_end_addr1;
  wire pntr_roll_over;
  wire pntr_roll_over_reg_12;
  wire ram_init_done_i_i_1__0_n_0;
  wire rom_rd_addr_i;
  wire rom_rd_addr_int;

  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.rd_pntr_pf_dly[0]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_1 [12]),
        .I1(\gfwd_mode.m_valid_i_reg ),
        .I2(\gfwd_mode.storage_data1_reg[0]_0 ),
        .I3(\gfwd_mode.storage_data1_reg[0]_2 [12]),
        .O(D[12]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.rd_pntr_pf_dly[10]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_1 [22]),
        .I1(\gfwd_mode.m_valid_i_reg ),
        .I2(\gfwd_mode.storage_data1_reg[0]_0 ),
        .I3(\gfwd_mode.storage_data1_reg[0]_2 [22]),
        .O(D[22]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.rd_pntr_pf_dly[11]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_1 [23]),
        .I1(\gfwd_mode.m_valid_i_reg ),
        .I2(\gfwd_mode.storage_data1_reg[0]_0 ),
        .I3(\gfwd_mode.storage_data1_reg[0]_2 [23]),
        .O(D[23]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.rd_pntr_pf_dly[12]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_1 [24]),
        .I1(\gfwd_mode.m_valid_i_reg ),
        .I2(\gfwd_mode.storage_data1_reg[0]_0 ),
        .I3(\gfwd_mode.storage_data1_reg[0]_2 [24]),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.rd_pntr_pf_dly[1]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_1 [13]),
        .I1(\gfwd_mode.m_valid_i_reg ),
        .I2(\gfwd_mode.storage_data1_reg[0]_0 ),
        .I3(\gfwd_mode.storage_data1_reg[0]_2 [13]),
        .O(D[13]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.rd_pntr_pf_dly[2]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_1 [14]),
        .I1(\gfwd_mode.m_valid_i_reg ),
        .I2(\gfwd_mode.storage_data1_reg[0]_0 ),
        .I3(\gfwd_mode.storage_data1_reg[0]_2 [14]),
        .O(D[14]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.rd_pntr_pf_dly[3]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_1 [15]),
        .I1(\gfwd_mode.m_valid_i_reg ),
        .I2(\gfwd_mode.storage_data1_reg[0]_0 ),
        .I3(\gfwd_mode.storage_data1_reg[0]_2 [15]),
        .O(D[15]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.rd_pntr_pf_dly[4]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_1 [16]),
        .I1(\gfwd_mode.m_valid_i_reg ),
        .I2(\gfwd_mode.storage_data1_reg[0]_0 ),
        .I3(\gfwd_mode.storage_data1_reg[0]_2 [16]),
        .O(D[16]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.rd_pntr_pf_dly[5]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_1 [17]),
        .I1(\gfwd_mode.m_valid_i_reg ),
        .I2(\gfwd_mode.storage_data1_reg[0]_0 ),
        .I3(\gfwd_mode.storage_data1_reg[0]_2 [17]),
        .O(D[17]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.rd_pntr_pf_dly[6]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_1 [18]),
        .I1(\gfwd_mode.m_valid_i_reg ),
        .I2(\gfwd_mode.storage_data1_reg[0]_0 ),
        .I3(\gfwd_mode.storage_data1_reg[0]_2 [18]),
        .O(D[18]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.rd_pntr_pf_dly[7]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_1 [19]),
        .I1(\gfwd_mode.m_valid_i_reg ),
        .I2(\gfwd_mode.storage_data1_reg[0]_0 ),
        .I3(\gfwd_mode.storage_data1_reg[0]_2 [19]),
        .O(D[19]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.rd_pntr_pf_dly[8]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_1 [20]),
        .I1(\gfwd_mode.m_valid_i_reg ),
        .I2(\gfwd_mode.storage_data1_reg[0]_0 ),
        .I3(\gfwd_mode.storage_data1_reg[0]_2 [20]),
        .O(D[20]));
  LUT5 #(
    .INIT(32'hFB0BF808)) 
    \gin_reg.rd_pntr_pf_dly[9]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_1 [21]),
        .I1(\gfwd_mode.m_valid_i_reg ),
        .I2(\gfwd_mode.storage_data1_reg[0]_0 ),
        .I3(rom_rd_addr_int),
        .I4(\gfwd_mode.storage_data1_reg[0]_2 [21]),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gin_reg.wr_pntr_roll_over_dly_i_1__0 
       (.I0(\gfwd_mode.storage_data1_reg[0]_0 ),
        .I1(pntr_roll_over_reg_12),
        .O(pntr_roll_over));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gstage1.q_dly[10]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_1 [7]),
        .I1(\gfwd_mode.m_valid_i_reg ),
        .I2(\gfwd_mode.storage_data1_reg[0]_0 ),
        .I3(\gfwd_mode.storage_data1_reg[0]_2 [7]),
        .O(D[7]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gstage1.q_dly[11]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_1 [8]),
        .I1(\gfwd_mode.m_valid_i_reg ),
        .I2(\gfwd_mode.storage_data1_reg[0]_0 ),
        .I3(\gfwd_mode.storage_data1_reg[0]_2 [8]),
        .O(D[8]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gstage1.q_dly[12]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_1 [9]),
        .I1(\gfwd_mode.m_valid_i_reg ),
        .I2(\gfwd_mode.storage_data1_reg[0]_0 ),
        .I3(\gfwd_mode.storage_data1_reg[0]_2 [9]),
        .O(D[9]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gstage1.q_dly[13]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_1 [10]),
        .I1(\gfwd_mode.m_valid_i_reg ),
        .I2(\gfwd_mode.storage_data1_reg[0]_0 ),
        .I3(\gfwd_mode.storage_data1_reg[0]_2 [10]),
        .O(D[10]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gstage1.q_dly[14]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_1 [11]),
        .I1(\gfwd_mode.m_valid_i_reg ),
        .I2(\gfwd_mode.storage_data1_reg[0]_0 ),
        .I3(\gfwd_mode.storage_data1_reg[0]_2 [11]),
        .O(D[11]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gstage1.q_dly[28]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_1 [25]),
        .I1(\gfwd_mode.m_valid_i_reg ),
        .I2(\gfwd_mode.storage_data1_reg[0]_0 ),
        .I3(\gfwd_mode.storage_data1_reg[0]_2 [25]),
        .O(D[25]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gstage1.q_dly[29]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_1 [26]),
        .I1(\gfwd_mode.m_valid_i_reg ),
        .I2(\gfwd_mode.storage_data1_reg[0]_0 ),
        .I3(\gfwd_mode.storage_data1_reg[0]_2 [26]),
        .O(D[26]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gstage1.q_dly[30]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_1 [27]),
        .I1(\gfwd_mode.m_valid_i_reg ),
        .I2(\gfwd_mode.storage_data1_reg[0]_0 ),
        .I3(\gfwd_mode.storage_data1_reg[0]_2 [27]),
        .O(D[27]));
  LUT4 #(
    .INIT(16'hFBF8)) 
    \gstage1.q_dly[31]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_1 [28]),
        .I1(\gfwd_mode.m_valid_i_reg ),
        .I2(\gfwd_mode.storage_data1_reg[0]_0 ),
        .I3(\gfwd_mode.storage_data1_reg[0]_2 [28]),
        .O(D[28]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gstage1.q_dly[3]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_1 [0]),
        .I1(\gfwd_mode.m_valid_i_reg ),
        .I2(\gfwd_mode.storage_data1_reg[0]_0 ),
        .I3(\gfwd_mode.storage_data1_reg[0]_2 [0]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gstage1.q_dly[4]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_1 [1]),
        .I1(\gfwd_mode.m_valid_i_reg ),
        .I2(\gfwd_mode.storage_data1_reg[0]_0 ),
        .I3(\gfwd_mode.storage_data1_reg[0]_2 [1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gstage1.q_dly[5]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_1 [2]),
        .I1(\gfwd_mode.m_valid_i_reg ),
        .I2(\gfwd_mode.storage_data1_reg[0]_0 ),
        .I3(\gfwd_mode.storage_data1_reg[0]_2 [2]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gstage1.q_dly[6]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_1 [3]),
        .I1(\gfwd_mode.m_valid_i_reg ),
        .I2(\gfwd_mode.storage_data1_reg[0]_0 ),
        .I3(\gfwd_mode.storage_data1_reg[0]_2 [3]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gstage1.q_dly[7]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_1 [4]),
        .I1(\gfwd_mode.m_valid_i_reg ),
        .I2(\gfwd_mode.storage_data1_reg[0]_0 ),
        .I3(\gfwd_mode.storage_data1_reg[0]_2 [4]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gstage1.q_dly[8]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_1 [5]),
        .I1(\gfwd_mode.m_valid_i_reg ),
        .I2(\gfwd_mode.storage_data1_reg[0]_0 ),
        .I3(\gfwd_mode.storage_data1_reg[0]_2 [5]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gstage1.q_dly[9]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_1 [6]),
        .I1(\gfwd_mode.m_valid_i_reg ),
        .I2(\gfwd_mode.storage_data1_reg[0]_0 ),
        .I3(\gfwd_mode.storage_data1_reg[0]_2 [6]),
        .O(D[6]));
  FDRE #(
    .INIT(1'b0)) 
    \init_addr_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(rom_rd_addr_i),
        .R(Q));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_init_done_i_i_1__0
       (.I0(rom_rd_addr_i),
        .I1(Q),
        .O(ram_init_done_i_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ram_init_done_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(ram_init_done_i_i_1__0_n_0),
        .Q(\gin_reg.rd_pntr_pf_dly_reg[0] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_1_0_0_i_15
       (.I0(pntr_rchd_end_addr1[1]),
        .I1(\gfwd_mode.storage_data1_reg[0]_2 [23]),
        .I2(\gfwd_mode.storage_data1_reg[0]_2 [22]),
        .I3(pntr_rchd_end_addr1[0]),
        .O(S));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_1_0_0_i_3
       (.I0(\gfwd_mode.storage_data1_reg[0] ),
        .I1(\gin_reg.rd_pntr_pf_dly_reg[0] ),
        .I2(rom_rd_addr_i),
        .O(\gin_reg.rd_pntr_pf_dly_reg[0]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_1_0_0_i_32
       (.I0(\gfwd_mode.storage_data1_reg[0] ),
        .I1(\gin_reg.rd_pntr_pf_dly_reg[0] ),
        .I2(rom_rd_addr_i),
        .O(CONV_INTEGER));
  LUT3 #(
    .INIT(8'h1D)) 
    ram_reg_0_1_0_0_i_33
       (.I0(rom_rd_addr_i),
        .I1(\gin_reg.rd_pntr_pf_dly_reg[0] ),
        .I2(\gfwd_mode.storage_data1_reg[0] ),
        .O(\gin_reg.wr_pntr_roll_over_dly_reg ));
  LUT3 #(
    .INIT(8'hF4)) 
    ram_reg_0_1_0_0_i_6
       (.I0(pntr_rchd_end_addr1[2]),
        .I1(\gfwd_mode.storage_data1_reg[0]_2 [28]),
        .I2(pntr_rchd_end_addr1[3]),
        .O(DI));
  LUT3 #(
    .INIT(8'h41)) 
    ram_reg_0_1_0_0_i_9__3
       (.I0(pntr_rchd_end_addr1[3]),
        .I1(pntr_rchd_end_addr1[2]),
        .I2(\gfwd_mode.storage_data1_reg[0]_2 [28]),
        .O(\gin_reg.wr_pntr_roll_over_dly_reg_0 ));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_0_5_i_1__3
       (.I0(\gin_reg.rd_pntr_pf_dly_reg[0] ),
        .I1(\gfwd_mode.storage_data1_reg[0]_2 [0]),
        .I2(\gfwd_mode.storage_data1_reg[0]_0 ),
        .I3(\gfwd_mode.m_valid_i_reg ),
        .I4(\gfwd_mode.storage_data1_reg[0]_1 [0]),
        .O(\gstage1.q_dly_reg[31] [0]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_0_5_i_2__2
       (.I0(\gin_reg.rd_pntr_pf_dly_reg[0] ),
        .I1(\gfwd_mode.storage_data1_reg[0]_2 [2]),
        .I2(\gfwd_mode.storage_data1_reg[0]_0 ),
        .I3(\gfwd_mode.m_valid_i_reg ),
        .I4(\gfwd_mode.storage_data1_reg[0]_1 [2]),
        .O(\gstage1.q_dly_reg[31] [2]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_0_5_i_3__2
       (.I0(\gin_reg.rd_pntr_pf_dly_reg[0] ),
        .I1(\gfwd_mode.storage_data1_reg[0]_2 [1]),
        .I2(\gfwd_mode.storage_data1_reg[0]_0 ),
        .I3(\gfwd_mode.m_valid_i_reg ),
        .I4(\gfwd_mode.storage_data1_reg[0]_1 [1]),
        .O(\gstage1.q_dly_reg[31] [1]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_12_17_i_1__0
       (.I0(\gin_reg.rd_pntr_pf_dly_reg[0] ),
        .I1(\gfwd_mode.storage_data1_reg[0]_2 [10]),
        .I2(\gfwd_mode.storage_data1_reg[0]_0 ),
        .I3(\gfwd_mode.m_valid_i_reg ),
        .I4(\gfwd_mode.storage_data1_reg[0]_1 [10]),
        .O(\gstage1.q_dly_reg[31] [10]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_12_17_i_2__0
       (.I0(\gin_reg.rd_pntr_pf_dly_reg[0] ),
        .I1(\gfwd_mode.storage_data1_reg[0]_2 [9]),
        .I2(\gfwd_mode.storage_data1_reg[0]_0 ),
        .I3(\gfwd_mode.m_valid_i_reg ),
        .I4(\gfwd_mode.storage_data1_reg[0]_1 [9]),
        .O(\gstage1.q_dly_reg[31] [9]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_12_17_i_3__0
       (.I0(\gin_reg.rd_pntr_pf_dly_reg[0] ),
        .I1(\gfwd_mode.storage_data1_reg[0]_2 [12]),
        .I2(\gfwd_mode.storage_data1_reg[0]_0 ),
        .I3(\gfwd_mode.m_valid_i_reg ),
        .I4(\gfwd_mode.storage_data1_reg[0]_1 [12]),
        .O(\gstage1.q_dly_reg[31] [12]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_12_17_i_4__0
       (.I0(\gin_reg.rd_pntr_pf_dly_reg[0] ),
        .I1(\gfwd_mode.storage_data1_reg[0]_2 [11]),
        .I2(\gfwd_mode.storage_data1_reg[0]_0 ),
        .I3(\gfwd_mode.m_valid_i_reg ),
        .I4(\gfwd_mode.storage_data1_reg[0]_1 [11]),
        .O(\gstage1.q_dly_reg[31] [11]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_12_17_i_5__0
       (.I0(\gin_reg.rd_pntr_pf_dly_reg[0] ),
        .I1(\gfwd_mode.storage_data1_reg[0]_2 [14]),
        .I2(\gfwd_mode.storage_data1_reg[0]_0 ),
        .I3(\gfwd_mode.m_valid_i_reg ),
        .I4(\gfwd_mode.storage_data1_reg[0]_1 [14]),
        .O(\gstage1.q_dly_reg[31] [14]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_12_17_i_6__0
       (.I0(\gin_reg.rd_pntr_pf_dly_reg[0] ),
        .I1(\gfwd_mode.storage_data1_reg[0]_2 [13]),
        .I2(\gfwd_mode.storage_data1_reg[0]_0 ),
        .I3(\gfwd_mode.m_valid_i_reg ),
        .I4(\gfwd_mode.storage_data1_reg[0]_1 [13]),
        .O(\gstage1.q_dly_reg[31] [13]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_18_23_i_1__0
       (.I0(\gin_reg.rd_pntr_pf_dly_reg[0] ),
        .I1(\gfwd_mode.storage_data1_reg[0]_2 [16]),
        .I2(\gfwd_mode.storage_data1_reg[0]_0 ),
        .I3(\gfwd_mode.m_valid_i_reg ),
        .I4(\gfwd_mode.storage_data1_reg[0]_1 [16]),
        .O(\gstage1.q_dly_reg[31] [16]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_18_23_i_2__0
       (.I0(\gin_reg.rd_pntr_pf_dly_reg[0] ),
        .I1(\gfwd_mode.storage_data1_reg[0]_2 [15]),
        .I2(\gfwd_mode.storage_data1_reg[0]_0 ),
        .I3(\gfwd_mode.m_valid_i_reg ),
        .I4(\gfwd_mode.storage_data1_reg[0]_1 [15]),
        .O(\gstage1.q_dly_reg[31] [15]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_18_23_i_3__0
       (.I0(\gin_reg.rd_pntr_pf_dly_reg[0] ),
        .I1(\gfwd_mode.storage_data1_reg[0]_2 [18]),
        .I2(\gfwd_mode.storage_data1_reg[0]_0 ),
        .I3(\gfwd_mode.m_valid_i_reg ),
        .I4(\gfwd_mode.storage_data1_reg[0]_1 [18]),
        .O(\gstage1.q_dly_reg[31] [18]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_18_23_i_4__0
       (.I0(\gin_reg.rd_pntr_pf_dly_reg[0] ),
        .I1(\gfwd_mode.storage_data1_reg[0]_2 [17]),
        .I2(\gfwd_mode.storage_data1_reg[0]_0 ),
        .I3(\gfwd_mode.m_valid_i_reg ),
        .I4(\gfwd_mode.storage_data1_reg[0]_1 [17]),
        .O(\gstage1.q_dly_reg[31] [17]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_18_23_i_5__0
       (.I0(\gin_reg.rd_pntr_pf_dly_reg[0] ),
        .I1(\gfwd_mode.storage_data1_reg[0]_2 [20]),
        .I2(\gfwd_mode.storage_data1_reg[0]_0 ),
        .I3(\gfwd_mode.m_valid_i_reg ),
        .I4(\gfwd_mode.storage_data1_reg[0]_1 [20]),
        .O(\gstage1.q_dly_reg[31] [20]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_18_23_i_6__0
       (.I0(\gin_reg.rd_pntr_pf_dly_reg[0] ),
        .I1(\gfwd_mode.storage_data1_reg[0]_2 [19]),
        .I2(\gfwd_mode.storage_data1_reg[0]_0 ),
        .I3(\gfwd_mode.m_valid_i_reg ),
        .I4(\gfwd_mode.storage_data1_reg[0]_1 [19]),
        .O(\gstage1.q_dly_reg[31] [19]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_24_29_i_1__0
       (.I0(\gin_reg.rd_pntr_pf_dly_reg[0] ),
        .I1(\gfwd_mode.storage_data1_reg[0]_2 [22]),
        .I2(\gfwd_mode.storage_data1_reg[0]_0 ),
        .I3(\gfwd_mode.m_valid_i_reg ),
        .I4(\gfwd_mode.storage_data1_reg[0]_1 [22]),
        .O(\gstage1.q_dly_reg[31] [22]));
  LUT6 #(
    .INIT(64'hFBF8FFFF0B080000)) 
    ram_reg_0_1_24_29_i_2__0
       (.I0(\gfwd_mode.storage_data1_reg[0]_1 [21]),
        .I1(\gfwd_mode.m_valid_i_reg ),
        .I2(\gfwd_mode.storage_data1_reg[0]_0 ),
        .I3(\gfwd_mode.storage_data1_reg[0]_2 [21]),
        .I4(\gin_reg.rd_pntr_pf_dly_reg[0] ),
        .I5(rom_rd_addr_int),
        .O(\gstage1.q_dly_reg[31] [21]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_24_29_i_3__0
       (.I0(\gin_reg.rd_pntr_pf_dly_reg[0] ),
        .I1(\gfwd_mode.storage_data1_reg[0]_2 [24]),
        .I2(\gfwd_mode.storage_data1_reg[0]_0 ),
        .I3(\gfwd_mode.m_valid_i_reg ),
        .I4(\gfwd_mode.storage_data1_reg[0]_1 [24]),
        .O(\gstage1.q_dly_reg[31] [24]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_24_29_i_4__0
       (.I0(\gin_reg.rd_pntr_pf_dly_reg[0] ),
        .I1(\gfwd_mode.storage_data1_reg[0]_2 [23]),
        .I2(\gfwd_mode.storage_data1_reg[0]_0 ),
        .I3(\gfwd_mode.m_valid_i_reg ),
        .I4(\gfwd_mode.storage_data1_reg[0]_1 [23]),
        .O(\gstage1.q_dly_reg[31] [23]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_24_29_i_5__0
       (.I0(\gin_reg.rd_pntr_pf_dly_reg[0] ),
        .I1(\gfwd_mode.storage_data1_reg[0]_2 [26]),
        .I2(\gfwd_mode.storage_data1_reg[0]_0 ),
        .I3(\gfwd_mode.m_valid_i_reg ),
        .I4(\gfwd_mode.storage_data1_reg[0]_1 [26]),
        .O(\gstage1.q_dly_reg[31] [26]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_24_29_i_6__0
       (.I0(\gin_reg.rd_pntr_pf_dly_reg[0] ),
        .I1(\gfwd_mode.storage_data1_reg[0]_2 [25]),
        .I2(\gfwd_mode.storage_data1_reg[0]_0 ),
        .I3(\gfwd_mode.m_valid_i_reg ),
        .I4(\gfwd_mode.storage_data1_reg[0]_1 [25]),
        .O(\gstage1.q_dly_reg[31] [25]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_1_24_29_i_7__0
       (.I0(\gfwd_mode.storage_data1_reg[0] ),
        .I1(\gin_reg.rd_pntr_pf_dly_reg[0] ),
        .I2(rom_rd_addr_i),
        .O(rom_rd_addr_int));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_30_31_i_2__0
       (.I0(\gin_reg.rd_pntr_pf_dly_reg[0] ),
        .I1(\gfwd_mode.storage_data1_reg[0]_2 [27]),
        .I2(\gfwd_mode.storage_data1_reg[0]_0 ),
        .I3(\gfwd_mode.m_valid_i_reg ),
        .I4(\gfwd_mode.storage_data1_reg[0]_1 [27]),
        .O(\gstage1.q_dly_reg[31] [27]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_6_11_i_1__2
       (.I0(\gin_reg.rd_pntr_pf_dly_reg[0] ),
        .I1(\gfwd_mode.storage_data1_reg[0]_2 [4]),
        .I2(\gfwd_mode.storage_data1_reg[0]_0 ),
        .I3(\gfwd_mode.m_valid_i_reg ),
        .I4(\gfwd_mode.storage_data1_reg[0]_1 [4]),
        .O(\gstage1.q_dly_reg[31] [4]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_6_11_i_2__2
       (.I0(\gin_reg.rd_pntr_pf_dly_reg[0] ),
        .I1(\gfwd_mode.storage_data1_reg[0]_2 [3]),
        .I2(\gfwd_mode.storage_data1_reg[0]_0 ),
        .I3(\gfwd_mode.m_valid_i_reg ),
        .I4(\gfwd_mode.storage_data1_reg[0]_1 [3]),
        .O(\gstage1.q_dly_reg[31] [3]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_6_11_i_3__2
       (.I0(\gin_reg.rd_pntr_pf_dly_reg[0] ),
        .I1(\gfwd_mode.storage_data1_reg[0]_2 [6]),
        .I2(\gfwd_mode.storage_data1_reg[0]_0 ),
        .I3(\gfwd_mode.m_valid_i_reg ),
        .I4(\gfwd_mode.storage_data1_reg[0]_1 [6]),
        .O(\gstage1.q_dly_reg[31] [6]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_6_11_i_4__2
       (.I0(\gin_reg.rd_pntr_pf_dly_reg[0] ),
        .I1(\gfwd_mode.storage_data1_reg[0]_2 [5]),
        .I2(\gfwd_mode.storage_data1_reg[0]_0 ),
        .I3(\gfwd_mode.m_valid_i_reg ),
        .I4(\gfwd_mode.storage_data1_reg[0]_1 [5]),
        .O(\gstage1.q_dly_reg[31] [5]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_6_11_i_5__2
       (.I0(\gin_reg.rd_pntr_pf_dly_reg[0] ),
        .I1(\gfwd_mode.storage_data1_reg[0]_2 [8]),
        .I2(\gfwd_mode.storage_data1_reg[0]_0 ),
        .I3(\gfwd_mode.m_valid_i_reg ),
        .I4(\gfwd_mode.storage_data1_reg[0]_1 [8]),
        .O(\gstage1.q_dly_reg[31] [8]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_6_11_i_6__2
       (.I0(\gin_reg.rd_pntr_pf_dly_reg[0] ),
        .I1(\gfwd_mode.storage_data1_reg[0]_2 [7]),
        .I2(\gfwd_mode.storage_data1_reg[0]_0 ),
        .I3(\gfwd_mode.m_valid_i_reg ),
        .I4(\gfwd_mode.storage_data1_reg[0]_1 [7]),
        .O(\gstage1.q_dly_reg[31] [7]));
endmodule

(* ORIG_REF_NAME = "sdpram_top" *) 
module axi_vfifo_ctrl_0sdpram_top__parameterized0
   (\gfwd_mode.storage_data1_reg[28] ,
    CO,
    wr_addr_int,
    pntr_roll_over,
    \gin_reg.wr_pntr_pf_dly_reg[13] ,
    D,
    \gin_reg.wr_pntr_pf_dly_reg[15] ,
    CONV_INTEGER,
    \gin_reg.wr_pntr_pf_dly_reg[14] ,
    Q,
    aclk,
    pntr_rchd_end_addr1,
    S,
    \gfwd_mode.storage_data1_reg[0] ,
    pntr_roll_over_reg_13,
    p_0_in0_out,
    s_axis_tvalid_wr_in_i,
    \gfwd_mode.storage_data1_reg[0]_0 );
  output \gfwd_mode.storage_data1_reg[28] ;
  output [0:0]CO;
  output [0:0]wr_addr_int;
  output pntr_roll_over;
  output [15:0]\gin_reg.wr_pntr_pf_dly_reg[13] ;
  output [15:0]D;
  output [0:0]\gin_reg.wr_pntr_pf_dly_reg[15] ;
  output [0:0]CONV_INTEGER;
  output [0:0]\gin_reg.wr_pntr_pf_dly_reg[14] ;
  input [0:0]Q;
  input aclk;
  input [4:0]pntr_rchd_end_addr1;
  input [0:0]S;
  input [0:0]\gfwd_mode.storage_data1_reg[0] ;
  input pntr_roll_over_reg_13;
  input [15:0]p_0_in0_out;
  input s_axis_tvalid_wr_in_i;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_0 ;

  wire [0:0]CO;
  wire [0:0]CONV_INTEGER;
  wire [15:0]D;
  wire [0:0]Q;
  wire [0:0]S;
  wire aclk;
  wire [0:0]\gfwd_mode.storage_data1_reg[0] ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  wire \gfwd_mode.storage_data1_reg[28] ;
  wire [15:0]\gin_reg.wr_pntr_pf_dly_reg[13] ;
  wire [0:0]\gin_reg.wr_pntr_pf_dly_reg[14] ;
  wire [0:0]\gin_reg.wr_pntr_pf_dly_reg[15] ;
  wire [15:0]p_0_in0_out;
  wire [4:0]pntr_rchd_end_addr1;
  wire pntr_roll_over;
  wire pntr_roll_over_reg_13;
  wire ram_init_done_i_i_1__1_n_0;
  wire ram_reg_0_1_0_0_i_10__0_n_0;
  wire ram_reg_0_1_0_0_i_11__0_n_0;
  wire ram_reg_0_1_0_0_i_12__0_n_0;
  wire ram_reg_0_1_0_0_i_13__0_n_0;
  wire ram_reg_0_1_0_0_i_14__0_n_0;
  wire ram_reg_0_1_0_0_i_16__0_n_0;
  wire ram_reg_0_1_0_0_i_17__0_n_0;
  wire ram_reg_0_1_0_0_i_18__0_n_0;
  wire ram_reg_0_1_0_0_i_19_n_0;
  wire ram_reg_0_1_0_0_i_20_n_0;
  wire ram_reg_0_1_0_0_i_5__0_n_0;
  wire ram_reg_0_1_0_0_i_5__0_n_1;
  wire ram_reg_0_1_0_0_i_5__0_n_2;
  wire ram_reg_0_1_0_0_i_5__0_n_3;
  wire ram_reg_0_1_0_0_i_8_n_0;
  wire ram_reg_0_1_0_0_i_8_n_1;
  wire ram_reg_0_1_0_0_i_8_n_2;
  wire ram_reg_0_1_0_0_i_8_n_3;
  wire ram_reg_0_1_0_0_i_9_n_0;
  wire rom_rd_addr_i;
  wire rom_rd_addr_int;
  wire s_axis_tvalid_wr_in_i;
  wire [0:0]wr_addr_int;
  wire [3:1]NLW_ram_reg_0_1_0_0_i_4__0_CO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_1_0_0_i_4__0_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_1_0_0_i_5__0_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_1_0_0_i_8_O_UNCONNECTED;

  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.wr_pntr_pf_dly[0]_i_1__0 
       (.I0(p_0_in0_out[0]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(\gfwd_mode.storage_data1_reg[0]_0 [0]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.wr_pntr_pf_dly[10]_i_1__0 
       (.I0(p_0_in0_out[10]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(\gfwd_mode.storage_data1_reg[0]_0 [10]),
        .O(D[10]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.wr_pntr_pf_dly[11]_i_1__0 
       (.I0(p_0_in0_out[11]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(\gfwd_mode.storage_data1_reg[0]_0 [11]),
        .O(D[11]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.wr_pntr_pf_dly[12]_i_1__0 
       (.I0(p_0_in0_out[12]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(\gfwd_mode.storage_data1_reg[0]_0 [12]),
        .O(D[12]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.wr_pntr_pf_dly[13]_i_1 
       (.I0(p_0_in0_out[13]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(\gfwd_mode.storage_data1_reg[0]_0 [13]),
        .O(D[13]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.wr_pntr_pf_dly[14]_i_1 
       (.I0(p_0_in0_out[14]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(\gfwd_mode.storage_data1_reg[0]_0 [14]),
        .O(D[14]));
  LUT5 #(
    .INIT(32'hFB0BF808)) 
    \gin_reg.wr_pntr_pf_dly[15]_i_1 
       (.I0(p_0_in0_out[15]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(rom_rd_addr_int),
        .I4(\gfwd_mode.storage_data1_reg[0]_0 [15]),
        .O(D[15]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.wr_pntr_pf_dly[1]_i_1__0 
       (.I0(p_0_in0_out[1]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(\gfwd_mode.storage_data1_reg[0]_0 [1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.wr_pntr_pf_dly[2]_i_1__0 
       (.I0(p_0_in0_out[2]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(\gfwd_mode.storage_data1_reg[0]_0 [2]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.wr_pntr_pf_dly[3]_i_1__0 
       (.I0(p_0_in0_out[3]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(\gfwd_mode.storage_data1_reg[0]_0 [3]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.wr_pntr_pf_dly[4]_i_1__0 
       (.I0(p_0_in0_out[4]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(\gfwd_mode.storage_data1_reg[0]_0 [4]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.wr_pntr_pf_dly[5]_i_1__0 
       (.I0(p_0_in0_out[5]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(\gfwd_mode.storage_data1_reg[0]_0 [5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.wr_pntr_pf_dly[6]_i_1__0 
       (.I0(p_0_in0_out[6]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(\gfwd_mode.storage_data1_reg[0]_0 [6]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.wr_pntr_pf_dly[7]_i_1__0 
       (.I0(p_0_in0_out[7]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(\gfwd_mode.storage_data1_reg[0]_0 [7]),
        .O(D[7]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.wr_pntr_pf_dly[8]_i_1__0 
       (.I0(p_0_in0_out[8]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(\gfwd_mode.storage_data1_reg[0]_0 [8]),
        .O(D[8]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.wr_pntr_pf_dly[9]_i_1__0 
       (.I0(p_0_in0_out[9]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(\gfwd_mode.storage_data1_reg[0]_0 [9]),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gin_reg.wr_pntr_roll_over_dly_i_1__1 
       (.I0(CO),
        .I1(pntr_roll_over_reg_13),
        .O(pntr_roll_over));
  FDRE #(
    .INIT(1'b0)) 
    \init_addr_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(rom_rd_addr_i),
        .R(Q));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_init_done_i_i_1__1
       (.I0(rom_rd_addr_i),
        .I1(Q),
        .O(ram_init_done_i_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ram_init_done_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(ram_init_done_i_i_1__1_n_0),
        .Q(\gfwd_mode.storage_data1_reg[28] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h22B2)) 
    ram_reg_0_1_0_0_i_10__0
       (.I0(\gfwd_mode.storage_data1_reg[0]_0 [13]),
        .I1(pntr_rchd_end_addr1[1]),
        .I2(\gfwd_mode.storage_data1_reg[0]_0 [12]),
        .I3(pntr_rchd_end_addr1[0]),
        .O(ram_reg_0_1_0_0_i_10__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_1_0_0_i_11__0
       (.I0(pntr_rchd_end_addr1[3]),
        .I1(\gfwd_mode.storage_data1_reg[0]_0 [15]),
        .I2(\gfwd_mode.storage_data1_reg[0]_0 [14]),
        .I3(pntr_rchd_end_addr1[2]),
        .O(ram_reg_0_1_0_0_i_11__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_1_0_0_i_12__0
       (.I0(pntr_rchd_end_addr1[1]),
        .I1(\gfwd_mode.storage_data1_reg[0]_0 [13]),
        .I2(\gfwd_mode.storage_data1_reg[0]_0 [12]),
        .I3(pntr_rchd_end_addr1[0]),
        .O(ram_reg_0_1_0_0_i_12__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_0_0_i_13__0
       (.I0(\gfwd_mode.storage_data1_reg[0]_0 [11]),
        .I1(\gfwd_mode.storage_data1_reg[0]_0 [10]),
        .O(ram_reg_0_1_0_0_i_13__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_0_0_i_14__0
       (.I0(\gfwd_mode.storage_data1_reg[0]_0 [9]),
        .I1(\gfwd_mode.storage_data1_reg[0]_0 [8]),
        .O(ram_reg_0_1_0_0_i_14__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_0_0_i_16__0
       (.I0(\gfwd_mode.storage_data1_reg[0]_0 [1]),
        .I1(\gfwd_mode.storage_data1_reg[0]_0 [0]),
        .O(ram_reg_0_1_0_0_i_16__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_0_0_i_17__0
       (.I0(\gfwd_mode.storage_data1_reg[0]_0 [7]),
        .I1(\gfwd_mode.storage_data1_reg[0]_0 [6]),
        .O(ram_reg_0_1_0_0_i_17__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_0_0_i_18__0
       (.I0(\gfwd_mode.storage_data1_reg[0]_0 [5]),
        .I1(\gfwd_mode.storage_data1_reg[0]_0 [4]),
        .O(ram_reg_0_1_0_0_i_18__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_0_0_i_19
       (.I0(\gfwd_mode.storage_data1_reg[0]_0 [3]),
        .I1(\gfwd_mode.storage_data1_reg[0]_0 [2]),
        .O(ram_reg_0_1_0_0_i_19_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_0_i_20
       (.I0(\gfwd_mode.storage_data1_reg[0]_0 [1]),
        .I1(\gfwd_mode.storage_data1_reg[0]_0 [0]),
        .O(ram_reg_0_1_0_0_i_20_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_1_0_0_i_21__0
       (.I0(\gfwd_mode.storage_data1_reg[0] ),
        .I1(\gfwd_mode.storage_data1_reg[28] ),
        .I2(rom_rd_addr_i),
        .O(CONV_INTEGER));
  LUT3 #(
    .INIT(8'h1D)) 
    ram_reg_0_1_0_0_i_22__0
       (.I0(rom_rd_addr_i),
        .I1(\gfwd_mode.storage_data1_reg[28] ),
        .I2(\gfwd_mode.storage_data1_reg[0] ),
        .O(\gin_reg.wr_pntr_pf_dly_reg[14] ));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_1_0_0_i_3__0
       (.I0(\gfwd_mode.storage_data1_reg[0] ),
        .I1(\gfwd_mode.storage_data1_reg[28] ),
        .I2(rom_rd_addr_i),
        .O(wr_addr_int));
  CARRY4 ram_reg_0_1_0_0_i_4__0
       (.CI(ram_reg_0_1_0_0_i_5__0_n_0),
        .CO({NLW_ram_reg_0_1_0_0_i_4__0_CO_UNCONNECTED[3:1],CO}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,pntr_rchd_end_addr1[4]}),
        .O(NLW_ram_reg_0_1_0_0_i_4__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,S}));
  CARRY4 ram_reg_0_1_0_0_i_5__0
       (.CI(ram_reg_0_1_0_0_i_8_n_0),
        .CO({ram_reg_0_1_0_0_i_5__0_n_0,ram_reg_0_1_0_0_i_5__0_n_1,ram_reg_0_1_0_0_i_5__0_n_2,ram_reg_0_1_0_0_i_5__0_n_3}),
        .CYINIT(1'b0),
        .DI({ram_reg_0_1_0_0_i_9_n_0,ram_reg_0_1_0_0_i_10__0_n_0,1'b0,1'b0}),
        .O(NLW_ram_reg_0_1_0_0_i_5__0_O_UNCONNECTED[3:0]),
        .S({ram_reg_0_1_0_0_i_11__0_n_0,ram_reg_0_1_0_0_i_12__0_n_0,ram_reg_0_1_0_0_i_13__0_n_0,ram_reg_0_1_0_0_i_14__0_n_0}));
  CARRY4 ram_reg_0_1_0_0_i_8
       (.CI(1'b0),
        .CO({ram_reg_0_1_0_0_i_8_n_0,ram_reg_0_1_0_0_i_8_n_1,ram_reg_0_1_0_0_i_8_n_2,ram_reg_0_1_0_0_i_8_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,ram_reg_0_1_0_0_i_16__0_n_0}),
        .O(NLW_ram_reg_0_1_0_0_i_8_O_UNCONNECTED[3:0]),
        .S({ram_reg_0_1_0_0_i_17__0_n_0,ram_reg_0_1_0_0_i_18__0_n_0,ram_reg_0_1_0_0_i_19_n_0,ram_reg_0_1_0_0_i_20_n_0}));
  LUT4 #(
    .INIT(16'h22B2)) 
    ram_reg_0_1_0_0_i_9
       (.I0(\gfwd_mode.storage_data1_reg[0]_0 [15]),
        .I1(pntr_rchd_end_addr1[3]),
        .I2(\gfwd_mode.storage_data1_reg[0]_0 [14]),
        .I3(pntr_rchd_end_addr1[2]),
        .O(ram_reg_0_1_0_0_i_9_n_0));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_0_5_i_1__4
       (.I0(\gfwd_mode.storage_data1_reg[28] ),
        .I1(\gfwd_mode.storage_data1_reg[0]_0 [1]),
        .I2(CO),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(p_0_in0_out[1]),
        .O(\gin_reg.wr_pntr_pf_dly_reg[13] [1]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_0_5_i_2__3
       (.I0(\gfwd_mode.storage_data1_reg[28] ),
        .I1(\gfwd_mode.storage_data1_reg[0]_0 [0]),
        .I2(CO),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(p_0_in0_out[0]),
        .O(\gin_reg.wr_pntr_pf_dly_reg[13] [0]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_0_5_i_3__3
       (.I0(\gfwd_mode.storage_data1_reg[28] ),
        .I1(\gfwd_mode.storage_data1_reg[0]_0 [3]),
        .I2(CO),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(p_0_in0_out[3]),
        .O(\gin_reg.wr_pntr_pf_dly_reg[13] [3]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_0_5_i_4__2
       (.I0(\gfwd_mode.storage_data1_reg[28] ),
        .I1(\gfwd_mode.storage_data1_reg[0]_0 [2]),
        .I2(CO),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(p_0_in0_out[2]),
        .O(\gin_reg.wr_pntr_pf_dly_reg[13] [2]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_0_5_i_5__3
       (.I0(\gfwd_mode.storage_data1_reg[28] ),
        .I1(\gfwd_mode.storage_data1_reg[0]_0 [5]),
        .I2(CO),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(p_0_in0_out[5]),
        .O(\gin_reg.wr_pntr_pf_dly_reg[13] [5]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_0_5_i_6__1
       (.I0(\gfwd_mode.storage_data1_reg[28] ),
        .I1(\gfwd_mode.storage_data1_reg[0]_0 [4]),
        .I2(CO),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(p_0_in0_out[4]),
        .O(\gin_reg.wr_pntr_pf_dly_reg[13] [4]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_12_15_i_1__1
       (.I0(\gfwd_mode.storage_data1_reg[28] ),
        .I1(\gfwd_mode.storage_data1_reg[0]_0 [13]),
        .I2(CO),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(p_0_in0_out[13]),
        .O(\gin_reg.wr_pntr_pf_dly_reg[13] [13]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_12_15_i_2__1
       (.I0(\gfwd_mode.storage_data1_reg[28] ),
        .I1(\gfwd_mode.storage_data1_reg[0]_0 [12]),
        .I2(CO),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(p_0_in0_out[12]),
        .O(\gin_reg.wr_pntr_pf_dly_reg[13] [12]));
  LUT6 #(
    .INIT(64'hFBF8FFFF0B080000)) 
    ram_reg_0_1_12_15_i_3
       (.I0(p_0_in0_out[15]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(\gfwd_mode.storage_data1_reg[0]_0 [15]),
        .I4(\gfwd_mode.storage_data1_reg[28] ),
        .I5(rom_rd_addr_int),
        .O(\gin_reg.wr_pntr_pf_dly_reg[13] [15]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_12_15_i_4__1
       (.I0(\gfwd_mode.storage_data1_reg[28] ),
        .I1(\gfwd_mode.storage_data1_reg[0]_0 [14]),
        .I2(CO),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(p_0_in0_out[14]),
        .O(\gin_reg.wr_pntr_pf_dly_reg[13] [14]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_1_12_15_i_6
       (.I0(\gfwd_mode.storage_data1_reg[0] ),
        .I1(\gfwd_mode.storage_data1_reg[28] ),
        .I2(rom_rd_addr_i),
        .O(rom_rd_addr_int));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_1_12_15_i_7
       (.I0(\gfwd_mode.storage_data1_reg[0] ),
        .I1(\gfwd_mode.storage_data1_reg[28] ),
        .I2(rom_rd_addr_i),
        .I3(CO),
        .I4(\gfwd_mode.storage_data1_reg[0]_0 [15]),
        .O(\gin_reg.wr_pntr_pf_dly_reg[15] ));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_6_11_i_1__3
       (.I0(\gfwd_mode.storage_data1_reg[28] ),
        .I1(\gfwd_mode.storage_data1_reg[0]_0 [7]),
        .I2(CO),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(p_0_in0_out[7]),
        .O(\gin_reg.wr_pntr_pf_dly_reg[13] [7]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_6_11_i_2__3
       (.I0(\gfwd_mode.storage_data1_reg[28] ),
        .I1(\gfwd_mode.storage_data1_reg[0]_0 [6]),
        .I2(CO),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(p_0_in0_out[6]),
        .O(\gin_reg.wr_pntr_pf_dly_reg[13] [6]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_6_11_i_3__3
       (.I0(\gfwd_mode.storage_data1_reg[28] ),
        .I1(\gfwd_mode.storage_data1_reg[0]_0 [9]),
        .I2(CO),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(p_0_in0_out[9]),
        .O(\gin_reg.wr_pntr_pf_dly_reg[13] [9]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_6_11_i_4__3
       (.I0(\gfwd_mode.storage_data1_reg[28] ),
        .I1(\gfwd_mode.storage_data1_reg[0]_0 [8]),
        .I2(CO),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(p_0_in0_out[8]),
        .O(\gin_reg.wr_pntr_pf_dly_reg[13] [8]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_6_11_i_5__3
       (.I0(\gfwd_mode.storage_data1_reg[28] ),
        .I1(\gfwd_mode.storage_data1_reg[0]_0 [11]),
        .I2(CO),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(p_0_in0_out[11]),
        .O(\gin_reg.wr_pntr_pf_dly_reg[13] [11]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_6_11_i_6__3
       (.I0(\gfwd_mode.storage_data1_reg[28] ),
        .I1(\gfwd_mode.storage_data1_reg[0]_0 [10]),
        .I2(CO),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(p_0_in0_out[10]),
        .O(\gin_reg.wr_pntr_pf_dly_reg[13] [10]));
endmodule

(* ORIG_REF_NAME = "sdpram_top" *) 
module axi_vfifo_ctrl_0sdpram_top__parameterized1
   (\gfwd_mode.storage_data1_reg[14] ,
    \gin_reg.rd_pntr_pf_dly_reg[1] ,
    pntr_roll_over,
    \gin_reg.rd_pntr_pf_dly_reg[13] ,
    \gin_reg.rd_pntr_pf_dly_reg[15] ,
    \gin_reg.rd_pntr_pf_dly_reg[15]_0 ,
    \gin_reg.rd_pntr_pf_dly_reg[14] ,
    CONV_INTEGER,
    S,
    aclk,
    Q,
    D,
    \gfwd_mode.storage_data1_reg[0] ,
    pntr_roll_over_reg_14,
    \gfwd_mode.storage_data1_reg[0]_0 ,
    s_axis_tvalid_wr_in_i,
    \gfwd_mode.storage_data1_reg[0]_1 );
  output \gfwd_mode.storage_data1_reg[14] ;
  output [0:0]\gin_reg.rd_pntr_pf_dly_reg[1] ;
  output pntr_roll_over;
  output [15:0]\gin_reg.rd_pntr_pf_dly_reg[13] ;
  output [15:0]\gin_reg.rd_pntr_pf_dly_reg[15] ;
  output [0:0]\gin_reg.rd_pntr_pf_dly_reg[15]_0 ;
  output [0:0]\gin_reg.rd_pntr_pf_dly_reg[14] ;
  output [0:0]CONV_INTEGER;
  output [0:0]S;
  input aclk;
  input [0:0]Q;
  input [16:0]D;
  input [0:0]\gfwd_mode.storage_data1_reg[0] ;
  input pntr_roll_over_reg_14;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  input s_axis_tvalid_wr_in_i;
  input [1:0]\gfwd_mode.storage_data1_reg[0]_1 ;

  wire [0:0]CONV_INTEGER;
  wire [16:0]D;
  wire [0:0]Q;
  wire [0:0]S;
  wire aclk;
  wire [0:0]\gfwd_mode.storage_data1_reg[0] ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  wire [1:0]\gfwd_mode.storage_data1_reg[0]_1 ;
  wire \gfwd_mode.storage_data1_reg[14] ;
  wire [15:0]\gin_reg.rd_pntr_pf_dly_reg[13] ;
  wire [0:0]\gin_reg.rd_pntr_pf_dly_reg[14] ;
  wire [15:0]\gin_reg.rd_pntr_pf_dly_reg[15] ;
  wire [0:0]\gin_reg.rd_pntr_pf_dly_reg[15]_0 ;
  wire [0:0]\gin_reg.rd_pntr_pf_dly_reg[1] ;
  wire pntr_roll_over;
  wire pntr_roll_over_reg_14;
  wire ram_init_done_i_i_1__2_n_0;
  wire rom_rd_addr_i;
  wire rom_rd_addr_int;
  wire s_axis_tvalid_wr_in_i;

  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.rd_pntr_pf_dly[0]_i_1__0 
       (.I0(\gfwd_mode.storage_data1_reg[0]_0 [0]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(\gfwd_mode.storage_data1_reg[0] ),
        .I3(D[1]),
        .O(\gin_reg.rd_pntr_pf_dly_reg[15] [0]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.rd_pntr_pf_dly[10]_i_1__0 
       (.I0(\gfwd_mode.storage_data1_reg[0]_0 [10]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(\gfwd_mode.storage_data1_reg[0] ),
        .I3(D[11]),
        .O(\gin_reg.rd_pntr_pf_dly_reg[15] [10]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.rd_pntr_pf_dly[11]_i_1__0 
       (.I0(\gfwd_mode.storage_data1_reg[0]_0 [11]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(\gfwd_mode.storage_data1_reg[0] ),
        .I3(D[12]),
        .O(\gin_reg.rd_pntr_pf_dly_reg[15] [11]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.rd_pntr_pf_dly[12]_i_1__0 
       (.I0(\gfwd_mode.storage_data1_reg[0]_0 [12]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(\gfwd_mode.storage_data1_reg[0] ),
        .I3(D[13]),
        .O(\gin_reg.rd_pntr_pf_dly_reg[15] [12]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.rd_pntr_pf_dly[13]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_0 [13]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(\gfwd_mode.storage_data1_reg[0] ),
        .I3(D[14]),
        .O(\gin_reg.rd_pntr_pf_dly_reg[15] [13]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.rd_pntr_pf_dly[14]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_0 [14]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(\gfwd_mode.storage_data1_reg[0] ),
        .I3(D[15]),
        .O(\gin_reg.rd_pntr_pf_dly_reg[15] [14]));
  LUT5 #(
    .INIT(32'hFB0BF808)) 
    \gin_reg.rd_pntr_pf_dly[15]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_0 [15]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(\gfwd_mode.storage_data1_reg[0] ),
        .I3(rom_rd_addr_int),
        .I4(D[16]),
        .O(\gin_reg.rd_pntr_pf_dly_reg[15] [15]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.rd_pntr_pf_dly[1]_i_1__0 
       (.I0(\gfwd_mode.storage_data1_reg[0]_0 [1]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(\gfwd_mode.storage_data1_reg[0] ),
        .I3(D[2]),
        .O(\gin_reg.rd_pntr_pf_dly_reg[15] [1]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.rd_pntr_pf_dly[2]_i_1__0 
       (.I0(\gfwd_mode.storage_data1_reg[0]_0 [2]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(\gfwd_mode.storage_data1_reg[0] ),
        .I3(D[3]),
        .O(\gin_reg.rd_pntr_pf_dly_reg[15] [2]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.rd_pntr_pf_dly[3]_i_1__0 
       (.I0(\gfwd_mode.storage_data1_reg[0]_0 [3]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(\gfwd_mode.storage_data1_reg[0] ),
        .I3(D[4]),
        .O(\gin_reg.rd_pntr_pf_dly_reg[15] [3]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.rd_pntr_pf_dly[4]_i_1__0 
       (.I0(\gfwd_mode.storage_data1_reg[0]_0 [4]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(\gfwd_mode.storage_data1_reg[0] ),
        .I3(D[5]),
        .O(\gin_reg.rd_pntr_pf_dly_reg[15] [4]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.rd_pntr_pf_dly[5]_i_1__0 
       (.I0(\gfwd_mode.storage_data1_reg[0]_0 [5]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(\gfwd_mode.storage_data1_reg[0] ),
        .I3(D[6]),
        .O(\gin_reg.rd_pntr_pf_dly_reg[15] [5]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.rd_pntr_pf_dly[6]_i_1__0 
       (.I0(\gfwd_mode.storage_data1_reg[0]_0 [6]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(\gfwd_mode.storage_data1_reg[0] ),
        .I3(D[7]),
        .O(\gin_reg.rd_pntr_pf_dly_reg[15] [6]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.rd_pntr_pf_dly[7]_i_1__0 
       (.I0(\gfwd_mode.storage_data1_reg[0]_0 [7]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(\gfwd_mode.storage_data1_reg[0] ),
        .I3(D[8]),
        .O(\gin_reg.rd_pntr_pf_dly_reg[15] [7]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.rd_pntr_pf_dly[8]_i_1__0 
       (.I0(\gfwd_mode.storage_data1_reg[0]_0 [8]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(\gfwd_mode.storage_data1_reg[0] ),
        .I3(D[9]),
        .O(\gin_reg.rd_pntr_pf_dly_reg[15] [8]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.rd_pntr_pf_dly[9]_i_1__0 
       (.I0(\gfwd_mode.storage_data1_reg[0]_0 [9]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(\gfwd_mode.storage_data1_reg[0] ),
        .I3(D[10]),
        .O(\gin_reg.rd_pntr_pf_dly_reg[15] [9]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gin_reg.wr_pntr_roll_over_dly_i_1__2 
       (.I0(\gfwd_mode.storage_data1_reg[0] ),
        .I1(pntr_roll_over_reg_14),
        .O(pntr_roll_over));
  FDRE #(
    .INIT(1'b0)) 
    \init_addr_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(rom_rd_addr_i),
        .R(Q));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_init_done_i_i_1__2
       (.I0(rom_rd_addr_i),
        .I1(Q),
        .O(ram_init_done_i_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ram_init_done_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(ram_init_done_i_i_1__2_n_0),
        .Q(\gfwd_mode.storage_data1_reg[14] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_1_0_0_i_12__1
       (.I0(\gfwd_mode.storage_data1_reg[0]_1 [1]),
        .I1(D[14]),
        .I2(D[13]),
        .I3(\gfwd_mode.storage_data1_reg[0]_1 [0]),
        .O(\gin_reg.rd_pntr_pf_dly_reg[14] ));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_1_0_0_i_21__1
       (.I0(D[0]),
        .I1(\gfwd_mode.storage_data1_reg[14] ),
        .I2(rom_rd_addr_i),
        .O(CONV_INTEGER));
  LUT3 #(
    .INIT(8'h1D)) 
    ram_reg_0_1_0_0_i_22__1
       (.I0(rom_rd_addr_i),
        .I1(\gfwd_mode.storage_data1_reg[14] ),
        .I2(D[0]),
        .O(S));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_1_0_0_i_3__1
       (.I0(D[0]),
        .I1(\gfwd_mode.storage_data1_reg[14] ),
        .I2(rom_rd_addr_i),
        .O(\gin_reg.rd_pntr_pf_dly_reg[1] ));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_0_5_i_1__5
       (.I0(\gfwd_mode.storage_data1_reg[14] ),
        .I1(D[2]),
        .I2(\gfwd_mode.storage_data1_reg[0] ),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(\gfwd_mode.storage_data1_reg[0]_0 [1]),
        .O(\gin_reg.rd_pntr_pf_dly_reg[13] [1]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_0_5_i_2__4
       (.I0(\gfwd_mode.storage_data1_reg[14] ),
        .I1(D[1]),
        .I2(\gfwd_mode.storage_data1_reg[0] ),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(\gfwd_mode.storage_data1_reg[0]_0 [0]),
        .O(\gin_reg.rd_pntr_pf_dly_reg[13] [0]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_0_5_i_3__4
       (.I0(\gfwd_mode.storage_data1_reg[14] ),
        .I1(D[4]),
        .I2(\gfwd_mode.storage_data1_reg[0] ),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(\gfwd_mode.storage_data1_reg[0]_0 [3]),
        .O(\gin_reg.rd_pntr_pf_dly_reg[13] [3]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_0_5_i_4__3
       (.I0(\gfwd_mode.storage_data1_reg[14] ),
        .I1(D[3]),
        .I2(\gfwd_mode.storage_data1_reg[0] ),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(\gfwd_mode.storage_data1_reg[0]_0 [2]),
        .O(\gin_reg.rd_pntr_pf_dly_reg[13] [2]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_0_5_i_5__4
       (.I0(\gfwd_mode.storage_data1_reg[14] ),
        .I1(D[6]),
        .I2(\gfwd_mode.storage_data1_reg[0] ),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(\gfwd_mode.storage_data1_reg[0]_0 [5]),
        .O(\gin_reg.rd_pntr_pf_dly_reg[13] [5]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_0_5_i_6__2
       (.I0(\gfwd_mode.storage_data1_reg[14] ),
        .I1(D[5]),
        .I2(\gfwd_mode.storage_data1_reg[0] ),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(\gfwd_mode.storage_data1_reg[0]_0 [4]),
        .O(\gin_reg.rd_pntr_pf_dly_reg[13] [4]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_12_15_i_1__2
       (.I0(\gfwd_mode.storage_data1_reg[14] ),
        .I1(D[14]),
        .I2(\gfwd_mode.storage_data1_reg[0] ),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(\gfwd_mode.storage_data1_reg[0]_0 [13]),
        .O(\gin_reg.rd_pntr_pf_dly_reg[13] [13]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_12_15_i_2__2
       (.I0(\gfwd_mode.storage_data1_reg[14] ),
        .I1(D[13]),
        .I2(\gfwd_mode.storage_data1_reg[0] ),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(\gfwd_mode.storage_data1_reg[0]_0 [12]),
        .O(\gin_reg.rd_pntr_pf_dly_reg[13] [12]));
  LUT6 #(
    .INIT(64'hFBF8FFFF0B080000)) 
    ram_reg_0_1_12_15_i_3__0
       (.I0(\gfwd_mode.storage_data1_reg[0]_0 [15]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(\gfwd_mode.storage_data1_reg[0] ),
        .I3(D[16]),
        .I4(\gfwd_mode.storage_data1_reg[14] ),
        .I5(rom_rd_addr_int),
        .O(\gin_reg.rd_pntr_pf_dly_reg[13] [15]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_12_15_i_4__2
       (.I0(\gfwd_mode.storage_data1_reg[14] ),
        .I1(D[15]),
        .I2(\gfwd_mode.storage_data1_reg[0] ),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(\gfwd_mode.storage_data1_reg[0]_0 [14]),
        .O(\gin_reg.rd_pntr_pf_dly_reg[13] [14]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_1_12_15_i_6__0
       (.I0(D[0]),
        .I1(\gfwd_mode.storage_data1_reg[14] ),
        .I2(rom_rd_addr_i),
        .O(rom_rd_addr_int));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_1_12_15_i_7__0
       (.I0(D[0]),
        .I1(\gfwd_mode.storage_data1_reg[14] ),
        .I2(rom_rd_addr_i),
        .I3(\gfwd_mode.storage_data1_reg[0] ),
        .I4(D[16]),
        .O(\gin_reg.rd_pntr_pf_dly_reg[15]_0 ));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_6_11_i_1__4
       (.I0(\gfwd_mode.storage_data1_reg[14] ),
        .I1(D[8]),
        .I2(\gfwd_mode.storage_data1_reg[0] ),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(\gfwd_mode.storage_data1_reg[0]_0 [7]),
        .O(\gin_reg.rd_pntr_pf_dly_reg[13] [7]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_6_11_i_2__4
       (.I0(\gfwd_mode.storage_data1_reg[14] ),
        .I1(D[7]),
        .I2(\gfwd_mode.storage_data1_reg[0] ),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(\gfwd_mode.storage_data1_reg[0]_0 [6]),
        .O(\gin_reg.rd_pntr_pf_dly_reg[13] [6]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_6_11_i_3__4
       (.I0(\gfwd_mode.storage_data1_reg[14] ),
        .I1(D[10]),
        .I2(\gfwd_mode.storage_data1_reg[0] ),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(\gfwd_mode.storage_data1_reg[0]_0 [9]),
        .O(\gin_reg.rd_pntr_pf_dly_reg[13] [9]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_6_11_i_4__4
       (.I0(\gfwd_mode.storage_data1_reg[14] ),
        .I1(D[9]),
        .I2(\gfwd_mode.storage_data1_reg[0] ),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(\gfwd_mode.storage_data1_reg[0]_0 [8]),
        .O(\gin_reg.rd_pntr_pf_dly_reg[13] [8]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_6_11_i_5__4
       (.I0(\gfwd_mode.storage_data1_reg[14] ),
        .I1(D[12]),
        .I2(\gfwd_mode.storage_data1_reg[0] ),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(\gfwd_mode.storage_data1_reg[0]_0 [11]),
        .O(\gin_reg.rd_pntr_pf_dly_reg[13] [11]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_6_11_i_6__4
       (.I0(\gfwd_mode.storage_data1_reg[14] ),
        .I1(D[11]),
        .I2(\gfwd_mode.storage_data1_reg[0] ),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(\gfwd_mode.storage_data1_reg[0]_0 [10]),
        .O(\gin_reg.rd_pntr_pf_dly_reg[13] [10]));
endmodule

(* ORIG_REF_NAME = "sdpram_top" *) 
module axi_vfifo_ctrl_0sdpram_top__parameterized2
   (\gfwd_mode.storage_data1_reg[26] ,
    CO,
    \gin_reg.wr_pntr_pf_dly_reg[1] ,
    pntr_roll_over,
    \gin_reg.wr_pntr_pf_dly_reg[13] ,
    D,
    \gin_reg.wr_pntr_pf_dly_reg[15] ,
    CONV_INTEGER,
    \gin_reg.wr_pntr_pf_dly_reg[14] ,
    Q,
    aclk,
    pntr_rchd_end_addr1,
    S,
    \gfwd_mode.storage_data1_reg[0] ,
    pntr_roll_over_reg_15,
    \gfwd_mode.storage_data1_reg[0]_0 ,
    s_axis_tvalid_wr_in_i,
    \gfwd_mode.storage_data1_reg[0]_1 );
  output \gfwd_mode.storage_data1_reg[26] ;
  output [0:0]CO;
  output [0:0]\gin_reg.wr_pntr_pf_dly_reg[1] ;
  output pntr_roll_over;
  output [15:0]\gin_reg.wr_pntr_pf_dly_reg[13] ;
  output [15:0]D;
  output [0:0]\gin_reg.wr_pntr_pf_dly_reg[15] ;
  output [0:0]CONV_INTEGER;
  output [0:0]\gin_reg.wr_pntr_pf_dly_reg[14] ;
  input [0:0]Q;
  input aclk;
  input [4:0]pntr_rchd_end_addr1;
  input [0:0]S;
  input [0:0]\gfwd_mode.storage_data1_reg[0] ;
  input pntr_roll_over_reg_15;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  input s_axis_tvalid_wr_in_i;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_1 ;

  wire [0:0]CO;
  wire [0:0]CONV_INTEGER;
  wire [15:0]D;
  wire [0:0]Q;
  wire [0:0]S;
  wire aclk;
  wire [0:0]\gfwd_mode.storage_data1_reg[0] ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_1 ;
  wire \gfwd_mode.storage_data1_reg[26] ;
  wire [15:0]\gin_reg.wr_pntr_pf_dly_reg[13] ;
  wire [0:0]\gin_reg.wr_pntr_pf_dly_reg[14] ;
  wire [0:0]\gin_reg.wr_pntr_pf_dly_reg[15] ;
  wire [0:0]\gin_reg.wr_pntr_pf_dly_reg[1] ;
  wire [4:0]pntr_rchd_end_addr1;
  wire pntr_roll_over;
  wire pntr_roll_over_reg_15;
  wire ram_init_done_i_i_1__3_n_0;
  wire ram_reg_0_1_0_0_i_10__2_n_0;
  wire ram_reg_0_1_0_0_i_11__2_n_0;
  wire ram_reg_0_1_0_0_i_12__2_n_0;
  wire ram_reg_0_1_0_0_i_13__2_n_0;
  wire ram_reg_0_1_0_0_i_14__2_n_0;
  wire ram_reg_0_1_0_0_i_16__2_n_0;
  wire ram_reg_0_1_0_0_i_17__2_n_0;
  wire ram_reg_0_1_0_0_i_18__2_n_0;
  wire ram_reg_0_1_0_0_i_19__1_n_0;
  wire ram_reg_0_1_0_0_i_20__1_n_0;
  wire ram_reg_0_1_0_0_i_5__2_n_0;
  wire ram_reg_0_1_0_0_i_5__2_n_1;
  wire ram_reg_0_1_0_0_i_5__2_n_2;
  wire ram_reg_0_1_0_0_i_5__2_n_3;
  wire ram_reg_0_1_0_0_i_8__1_n_0;
  wire ram_reg_0_1_0_0_i_8__1_n_1;
  wire ram_reg_0_1_0_0_i_8__1_n_2;
  wire ram_reg_0_1_0_0_i_8__1_n_3;
  wire ram_reg_0_1_0_0_i_9__1_n_0;
  wire rom_rd_addr_i;
  wire rom_rd_addr_int;
  wire s_axis_tvalid_wr_in_i;
  wire [3:1]NLW_ram_reg_0_1_0_0_i_4__2_CO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_1_0_0_i_4__2_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_1_0_0_i_5__2_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_1_0_0_i_8__1_O_UNCONNECTED;

  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.wr_pntr_pf_dly[0]_i_1__1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_0 [0]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(\gfwd_mode.storage_data1_reg[0]_1 [0]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.wr_pntr_pf_dly[10]_i_1__1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_0 [10]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(\gfwd_mode.storage_data1_reg[0]_1 [10]),
        .O(D[10]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.wr_pntr_pf_dly[11]_i_1__1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_0 [11]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(\gfwd_mode.storage_data1_reg[0]_1 [11]),
        .O(D[11]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.wr_pntr_pf_dly[12]_i_1__1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_0 [12]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(\gfwd_mode.storage_data1_reg[0]_1 [12]),
        .O(D[12]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.wr_pntr_pf_dly[13]_i_1__0 
       (.I0(\gfwd_mode.storage_data1_reg[0]_0 [13]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(\gfwd_mode.storage_data1_reg[0]_1 [13]),
        .O(D[13]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.wr_pntr_pf_dly[14]_i_1__0 
       (.I0(\gfwd_mode.storage_data1_reg[0]_0 [14]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(\gfwd_mode.storage_data1_reg[0]_1 [14]),
        .O(D[14]));
  LUT5 #(
    .INIT(32'hFB0BF808)) 
    \gin_reg.wr_pntr_pf_dly[15]_i_1__0 
       (.I0(\gfwd_mode.storage_data1_reg[0]_0 [15]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(rom_rd_addr_int),
        .I4(\gfwd_mode.storage_data1_reg[0]_1 [15]),
        .O(D[15]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.wr_pntr_pf_dly[1]_i_1__1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_0 [1]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(\gfwd_mode.storage_data1_reg[0]_1 [1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.wr_pntr_pf_dly[2]_i_1__1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_0 [2]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(\gfwd_mode.storage_data1_reg[0]_1 [2]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.wr_pntr_pf_dly[3]_i_1__1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_0 [3]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(\gfwd_mode.storage_data1_reg[0]_1 [3]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.wr_pntr_pf_dly[4]_i_1__1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_0 [4]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(\gfwd_mode.storage_data1_reg[0]_1 [4]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.wr_pntr_pf_dly[5]_i_1__1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_0 [5]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(\gfwd_mode.storage_data1_reg[0]_1 [5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.wr_pntr_pf_dly[6]_i_1__1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_0 [6]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(\gfwd_mode.storage_data1_reg[0]_1 [6]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.wr_pntr_pf_dly[7]_i_1__1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_0 [7]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(\gfwd_mode.storage_data1_reg[0]_1 [7]),
        .O(D[7]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.wr_pntr_pf_dly[8]_i_1__1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_0 [8]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(\gfwd_mode.storage_data1_reg[0]_1 [8]),
        .O(D[8]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.wr_pntr_pf_dly[9]_i_1__1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_0 [9]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(\gfwd_mode.storage_data1_reg[0]_1 [9]),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gin_reg.wr_pntr_roll_over_dly_i_1__3 
       (.I0(CO),
        .I1(pntr_roll_over_reg_15),
        .O(pntr_roll_over));
  FDRE #(
    .INIT(1'b0)) 
    \init_addr_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(rom_rd_addr_i),
        .R(Q));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_init_done_i_i_1__3
       (.I0(rom_rd_addr_i),
        .I1(Q),
        .O(ram_init_done_i_i_1__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ram_init_done_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(ram_init_done_i_i_1__3_n_0),
        .Q(\gfwd_mode.storage_data1_reg[26] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h22B2)) 
    ram_reg_0_1_0_0_i_10__2
       (.I0(\gfwd_mode.storage_data1_reg[0]_1 [13]),
        .I1(pntr_rchd_end_addr1[1]),
        .I2(\gfwd_mode.storage_data1_reg[0]_1 [12]),
        .I3(pntr_rchd_end_addr1[0]),
        .O(ram_reg_0_1_0_0_i_10__2_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_1_0_0_i_11__2
       (.I0(pntr_rchd_end_addr1[3]),
        .I1(\gfwd_mode.storage_data1_reg[0]_1 [15]),
        .I2(\gfwd_mode.storage_data1_reg[0]_1 [14]),
        .I3(pntr_rchd_end_addr1[2]),
        .O(ram_reg_0_1_0_0_i_11__2_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_1_0_0_i_12__2
       (.I0(pntr_rchd_end_addr1[1]),
        .I1(\gfwd_mode.storage_data1_reg[0]_1 [13]),
        .I2(\gfwd_mode.storage_data1_reg[0]_1 [12]),
        .I3(pntr_rchd_end_addr1[0]),
        .O(ram_reg_0_1_0_0_i_12__2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_0_0_i_13__2
       (.I0(\gfwd_mode.storage_data1_reg[0]_1 [11]),
        .I1(\gfwd_mode.storage_data1_reg[0]_1 [10]),
        .O(ram_reg_0_1_0_0_i_13__2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_0_0_i_14__2
       (.I0(\gfwd_mode.storage_data1_reg[0]_1 [9]),
        .I1(\gfwd_mode.storage_data1_reg[0]_1 [8]),
        .O(ram_reg_0_1_0_0_i_14__2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_0_0_i_16__2
       (.I0(\gfwd_mode.storage_data1_reg[0]_1 [1]),
        .I1(\gfwd_mode.storage_data1_reg[0]_1 [0]),
        .O(ram_reg_0_1_0_0_i_16__2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_0_0_i_17__2
       (.I0(\gfwd_mode.storage_data1_reg[0]_1 [7]),
        .I1(\gfwd_mode.storage_data1_reg[0]_1 [6]),
        .O(ram_reg_0_1_0_0_i_17__2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_0_0_i_18__2
       (.I0(\gfwd_mode.storage_data1_reg[0]_1 [5]),
        .I1(\gfwd_mode.storage_data1_reg[0]_1 [4]),
        .O(ram_reg_0_1_0_0_i_18__2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_0_0_i_19__1
       (.I0(\gfwd_mode.storage_data1_reg[0]_1 [3]),
        .I1(\gfwd_mode.storage_data1_reg[0]_1 [2]),
        .O(ram_reg_0_1_0_0_i_19__1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_0_i_20__1
       (.I0(\gfwd_mode.storage_data1_reg[0]_1 [1]),
        .I1(\gfwd_mode.storage_data1_reg[0]_1 [0]),
        .O(ram_reg_0_1_0_0_i_20__1_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_1_0_0_i_21__2
       (.I0(\gfwd_mode.storage_data1_reg[0] ),
        .I1(\gfwd_mode.storage_data1_reg[26] ),
        .I2(rom_rd_addr_i),
        .O(CONV_INTEGER));
  LUT3 #(
    .INIT(8'h1D)) 
    ram_reg_0_1_0_0_i_22__2
       (.I0(rom_rd_addr_i),
        .I1(\gfwd_mode.storage_data1_reg[26] ),
        .I2(\gfwd_mode.storage_data1_reg[0] ),
        .O(\gin_reg.wr_pntr_pf_dly_reg[14] ));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_1_0_0_i_3__2
       (.I0(\gfwd_mode.storage_data1_reg[0] ),
        .I1(\gfwd_mode.storage_data1_reg[26] ),
        .I2(rom_rd_addr_i),
        .O(\gin_reg.wr_pntr_pf_dly_reg[1] ));
  CARRY4 ram_reg_0_1_0_0_i_4__2
       (.CI(ram_reg_0_1_0_0_i_5__2_n_0),
        .CO({NLW_ram_reg_0_1_0_0_i_4__2_CO_UNCONNECTED[3:1],CO}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,pntr_rchd_end_addr1[4]}),
        .O(NLW_ram_reg_0_1_0_0_i_4__2_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,S}));
  CARRY4 ram_reg_0_1_0_0_i_5__2
       (.CI(ram_reg_0_1_0_0_i_8__1_n_0),
        .CO({ram_reg_0_1_0_0_i_5__2_n_0,ram_reg_0_1_0_0_i_5__2_n_1,ram_reg_0_1_0_0_i_5__2_n_2,ram_reg_0_1_0_0_i_5__2_n_3}),
        .CYINIT(1'b0),
        .DI({ram_reg_0_1_0_0_i_9__1_n_0,ram_reg_0_1_0_0_i_10__2_n_0,1'b0,1'b0}),
        .O(NLW_ram_reg_0_1_0_0_i_5__2_O_UNCONNECTED[3:0]),
        .S({ram_reg_0_1_0_0_i_11__2_n_0,ram_reg_0_1_0_0_i_12__2_n_0,ram_reg_0_1_0_0_i_13__2_n_0,ram_reg_0_1_0_0_i_14__2_n_0}));
  CARRY4 ram_reg_0_1_0_0_i_8__1
       (.CI(1'b0),
        .CO({ram_reg_0_1_0_0_i_8__1_n_0,ram_reg_0_1_0_0_i_8__1_n_1,ram_reg_0_1_0_0_i_8__1_n_2,ram_reg_0_1_0_0_i_8__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,ram_reg_0_1_0_0_i_16__2_n_0}),
        .O(NLW_ram_reg_0_1_0_0_i_8__1_O_UNCONNECTED[3:0]),
        .S({ram_reg_0_1_0_0_i_17__2_n_0,ram_reg_0_1_0_0_i_18__2_n_0,ram_reg_0_1_0_0_i_19__1_n_0,ram_reg_0_1_0_0_i_20__1_n_0}));
  LUT4 #(
    .INIT(16'h22B2)) 
    ram_reg_0_1_0_0_i_9__1
       (.I0(\gfwd_mode.storage_data1_reg[0]_1 [15]),
        .I1(pntr_rchd_end_addr1[3]),
        .I2(\gfwd_mode.storage_data1_reg[0]_1 [14]),
        .I3(pntr_rchd_end_addr1[2]),
        .O(ram_reg_0_1_0_0_i_9__1_n_0));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_0_5_i_1__6
       (.I0(\gfwd_mode.storage_data1_reg[26] ),
        .I1(\gfwd_mode.storage_data1_reg[0]_1 [1]),
        .I2(CO),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(\gfwd_mode.storage_data1_reg[0]_0 [1]),
        .O(\gin_reg.wr_pntr_pf_dly_reg[13] [1]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_0_5_i_2__5
       (.I0(\gfwd_mode.storage_data1_reg[26] ),
        .I1(\gfwd_mode.storage_data1_reg[0]_1 [0]),
        .I2(CO),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(\gfwd_mode.storage_data1_reg[0]_0 [0]),
        .O(\gin_reg.wr_pntr_pf_dly_reg[13] [0]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_0_5_i_3__5
       (.I0(\gfwd_mode.storage_data1_reg[26] ),
        .I1(\gfwd_mode.storage_data1_reg[0]_1 [3]),
        .I2(CO),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(\gfwd_mode.storage_data1_reg[0]_0 [3]),
        .O(\gin_reg.wr_pntr_pf_dly_reg[13] [3]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_0_5_i_4__4
       (.I0(\gfwd_mode.storage_data1_reg[26] ),
        .I1(\gfwd_mode.storage_data1_reg[0]_1 [2]),
        .I2(CO),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(\gfwd_mode.storage_data1_reg[0]_0 [2]),
        .O(\gin_reg.wr_pntr_pf_dly_reg[13] [2]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_0_5_i_5__5
       (.I0(\gfwd_mode.storage_data1_reg[26] ),
        .I1(\gfwd_mode.storage_data1_reg[0]_1 [5]),
        .I2(CO),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(\gfwd_mode.storage_data1_reg[0]_0 [5]),
        .O(\gin_reg.wr_pntr_pf_dly_reg[13] [5]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_0_5_i_6__3
       (.I0(\gfwd_mode.storage_data1_reg[26] ),
        .I1(\gfwd_mode.storage_data1_reg[0]_1 [4]),
        .I2(CO),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(\gfwd_mode.storage_data1_reg[0]_0 [4]),
        .O(\gin_reg.wr_pntr_pf_dly_reg[13] [4]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_12_15_i_1__3
       (.I0(\gfwd_mode.storage_data1_reg[26] ),
        .I1(\gfwd_mode.storage_data1_reg[0]_1 [13]),
        .I2(CO),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(\gfwd_mode.storage_data1_reg[0]_0 [13]),
        .O(\gin_reg.wr_pntr_pf_dly_reg[13] [13]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_12_15_i_2__3
       (.I0(\gfwd_mode.storage_data1_reg[26] ),
        .I1(\gfwd_mode.storage_data1_reg[0]_1 [12]),
        .I2(CO),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(\gfwd_mode.storage_data1_reg[0]_0 [12]),
        .O(\gin_reg.wr_pntr_pf_dly_reg[13] [12]));
  LUT6 #(
    .INIT(64'hFBF8FFFF0B080000)) 
    ram_reg_0_1_12_15_i_3__1
       (.I0(\gfwd_mode.storage_data1_reg[0]_0 [15]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(\gfwd_mode.storage_data1_reg[0]_1 [15]),
        .I4(\gfwd_mode.storage_data1_reg[26] ),
        .I5(rom_rd_addr_int),
        .O(\gin_reg.wr_pntr_pf_dly_reg[13] [15]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_12_15_i_4__3
       (.I0(\gfwd_mode.storage_data1_reg[26] ),
        .I1(\gfwd_mode.storage_data1_reg[0]_1 [14]),
        .I2(CO),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(\gfwd_mode.storage_data1_reg[0]_0 [14]),
        .O(\gin_reg.wr_pntr_pf_dly_reg[13] [14]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_1_12_15_i_6__1
       (.I0(\gfwd_mode.storage_data1_reg[0] ),
        .I1(\gfwd_mode.storage_data1_reg[26] ),
        .I2(rom_rd_addr_i),
        .O(rom_rd_addr_int));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_1_12_15_i_7__1
       (.I0(\gfwd_mode.storage_data1_reg[0] ),
        .I1(\gfwd_mode.storage_data1_reg[26] ),
        .I2(rom_rd_addr_i),
        .I3(CO),
        .I4(\gfwd_mode.storage_data1_reg[0]_1 [15]),
        .O(\gin_reg.wr_pntr_pf_dly_reg[15] ));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_6_11_i_1__5
       (.I0(\gfwd_mode.storage_data1_reg[26] ),
        .I1(\gfwd_mode.storage_data1_reg[0]_1 [7]),
        .I2(CO),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(\gfwd_mode.storage_data1_reg[0]_0 [7]),
        .O(\gin_reg.wr_pntr_pf_dly_reg[13] [7]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_6_11_i_2__5
       (.I0(\gfwd_mode.storage_data1_reg[26] ),
        .I1(\gfwd_mode.storage_data1_reg[0]_1 [6]),
        .I2(CO),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(\gfwd_mode.storage_data1_reg[0]_0 [6]),
        .O(\gin_reg.wr_pntr_pf_dly_reg[13] [6]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_6_11_i_3__5
       (.I0(\gfwd_mode.storage_data1_reg[26] ),
        .I1(\gfwd_mode.storage_data1_reg[0]_1 [9]),
        .I2(CO),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(\gfwd_mode.storage_data1_reg[0]_0 [9]),
        .O(\gin_reg.wr_pntr_pf_dly_reg[13] [9]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_6_11_i_4__5
       (.I0(\gfwd_mode.storage_data1_reg[26] ),
        .I1(\gfwd_mode.storage_data1_reg[0]_1 [8]),
        .I2(CO),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(\gfwd_mode.storage_data1_reg[0]_0 [8]),
        .O(\gin_reg.wr_pntr_pf_dly_reg[13] [8]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_6_11_i_5__5
       (.I0(\gfwd_mode.storage_data1_reg[26] ),
        .I1(\gfwd_mode.storage_data1_reg[0]_1 [11]),
        .I2(CO),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(\gfwd_mode.storage_data1_reg[0]_0 [11]),
        .O(\gin_reg.wr_pntr_pf_dly_reg[13] [11]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_6_11_i_6__5
       (.I0(\gfwd_mode.storage_data1_reg[26] ),
        .I1(\gfwd_mode.storage_data1_reg[0]_1 [10]),
        .I2(CO),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(\gfwd_mode.storage_data1_reg[0]_0 [10]),
        .O(\gin_reg.wr_pntr_pf_dly_reg[13] [10]));
endmodule

(* ORIG_REF_NAME = "sdpram_top" *) 
module axi_vfifo_ctrl_0sdpram_top__parameterized3
   (\gfwd_mode.storage_data1_reg[14] ,
    \gin_reg.rd_pntr_pf_dly_reg[1] ,
    pntr_roll_over,
    \gin_reg.rd_pntr_pf_dly_reg[13] ,
    \gin_reg.rd_pntr_pf_dly_reg[15] ,
    \gin_reg.rd_pntr_pf_dly_reg[15]_0 ,
    \gin_reg.rd_pntr_pf_dly_reg[14] ,
    CONV_INTEGER,
    S,
    aclk,
    Q,
    D,
    \gfwd_mode.storage_data1_reg[0] ,
    pntr_roll_over_reg_16,
    \gfwd_mode.storage_data1_reg[0]_0 ,
    s_axis_tvalid_wr_in_i,
    \gfwd_mode.storage_data1_reg[0]_1 );
  output \gfwd_mode.storage_data1_reg[14] ;
  output [0:0]\gin_reg.rd_pntr_pf_dly_reg[1] ;
  output pntr_roll_over;
  output [15:0]\gin_reg.rd_pntr_pf_dly_reg[13] ;
  output [15:0]\gin_reg.rd_pntr_pf_dly_reg[15] ;
  output [0:0]\gin_reg.rd_pntr_pf_dly_reg[15]_0 ;
  output [0:0]\gin_reg.rd_pntr_pf_dly_reg[14] ;
  output [0:0]CONV_INTEGER;
  output [0:0]S;
  input aclk;
  input [0:0]Q;
  input [16:0]D;
  input [0:0]\gfwd_mode.storage_data1_reg[0] ;
  input pntr_roll_over_reg_16;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  input s_axis_tvalid_wr_in_i;
  input [1:0]\gfwd_mode.storage_data1_reg[0]_1 ;

  wire [0:0]CONV_INTEGER;
  wire [16:0]D;
  wire [0:0]Q;
  wire [0:0]S;
  wire aclk;
  wire [0:0]\gfwd_mode.storage_data1_reg[0] ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  wire [1:0]\gfwd_mode.storage_data1_reg[0]_1 ;
  wire \gfwd_mode.storage_data1_reg[14] ;
  wire [15:0]\gin_reg.rd_pntr_pf_dly_reg[13] ;
  wire [0:0]\gin_reg.rd_pntr_pf_dly_reg[14] ;
  wire [15:0]\gin_reg.rd_pntr_pf_dly_reg[15] ;
  wire [0:0]\gin_reg.rd_pntr_pf_dly_reg[15]_0 ;
  wire [0:0]\gin_reg.rd_pntr_pf_dly_reg[1] ;
  wire pntr_roll_over;
  wire pntr_roll_over_reg_16;
  wire ram_init_done_i_i_1__4_n_0;
  wire rom_rd_addr_i;
  wire rom_rd_addr_int;
  wire s_axis_tvalid_wr_in_i;

  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.rd_pntr_pf_dly[0]_i_1__1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_0 [0]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(\gfwd_mode.storage_data1_reg[0] ),
        .I3(D[1]),
        .O(\gin_reg.rd_pntr_pf_dly_reg[15] [0]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.rd_pntr_pf_dly[10]_i_1__1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_0 [10]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(\gfwd_mode.storage_data1_reg[0] ),
        .I3(D[11]),
        .O(\gin_reg.rd_pntr_pf_dly_reg[15] [10]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.rd_pntr_pf_dly[11]_i_1__1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_0 [11]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(\gfwd_mode.storage_data1_reg[0] ),
        .I3(D[12]),
        .O(\gin_reg.rd_pntr_pf_dly_reg[15] [11]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.rd_pntr_pf_dly[12]_i_1__1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_0 [12]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(\gfwd_mode.storage_data1_reg[0] ),
        .I3(D[13]),
        .O(\gin_reg.rd_pntr_pf_dly_reg[15] [12]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.rd_pntr_pf_dly[13]_i_1__0 
       (.I0(\gfwd_mode.storage_data1_reg[0]_0 [13]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(\gfwd_mode.storage_data1_reg[0] ),
        .I3(D[14]),
        .O(\gin_reg.rd_pntr_pf_dly_reg[15] [13]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.rd_pntr_pf_dly[14]_i_1__0 
       (.I0(\gfwd_mode.storage_data1_reg[0]_0 [14]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(\gfwd_mode.storage_data1_reg[0] ),
        .I3(D[15]),
        .O(\gin_reg.rd_pntr_pf_dly_reg[15] [14]));
  LUT5 #(
    .INIT(32'hFB0BF808)) 
    \gin_reg.rd_pntr_pf_dly[15]_i_1__0 
       (.I0(\gfwd_mode.storage_data1_reg[0]_0 [15]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(\gfwd_mode.storage_data1_reg[0] ),
        .I3(rom_rd_addr_int),
        .I4(D[16]),
        .O(\gin_reg.rd_pntr_pf_dly_reg[15] [15]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.rd_pntr_pf_dly[1]_i_1__1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_0 [1]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(\gfwd_mode.storage_data1_reg[0] ),
        .I3(D[2]),
        .O(\gin_reg.rd_pntr_pf_dly_reg[15] [1]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.rd_pntr_pf_dly[2]_i_1__1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_0 [2]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(\gfwd_mode.storage_data1_reg[0] ),
        .I3(D[3]),
        .O(\gin_reg.rd_pntr_pf_dly_reg[15] [2]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.rd_pntr_pf_dly[3]_i_1__1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_0 [3]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(\gfwd_mode.storage_data1_reg[0] ),
        .I3(D[4]),
        .O(\gin_reg.rd_pntr_pf_dly_reg[15] [3]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.rd_pntr_pf_dly[4]_i_1__1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_0 [4]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(\gfwd_mode.storage_data1_reg[0] ),
        .I3(D[5]),
        .O(\gin_reg.rd_pntr_pf_dly_reg[15] [4]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.rd_pntr_pf_dly[5]_i_1__1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_0 [5]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(\gfwd_mode.storage_data1_reg[0] ),
        .I3(D[6]),
        .O(\gin_reg.rd_pntr_pf_dly_reg[15] [5]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.rd_pntr_pf_dly[6]_i_1__1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_0 [6]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(\gfwd_mode.storage_data1_reg[0] ),
        .I3(D[7]),
        .O(\gin_reg.rd_pntr_pf_dly_reg[15] [6]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.rd_pntr_pf_dly[7]_i_1__1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_0 [7]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(\gfwd_mode.storage_data1_reg[0] ),
        .I3(D[8]),
        .O(\gin_reg.rd_pntr_pf_dly_reg[15] [7]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.rd_pntr_pf_dly[8]_i_1__1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_0 [8]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(\gfwd_mode.storage_data1_reg[0] ),
        .I3(D[9]),
        .O(\gin_reg.rd_pntr_pf_dly_reg[15] [8]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.rd_pntr_pf_dly[9]_i_1__1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_0 [9]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(\gfwd_mode.storage_data1_reg[0] ),
        .I3(D[10]),
        .O(\gin_reg.rd_pntr_pf_dly_reg[15] [9]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gin_reg.wr_pntr_roll_over_dly_i_1__4 
       (.I0(\gfwd_mode.storage_data1_reg[0] ),
        .I1(pntr_roll_over_reg_16),
        .O(pntr_roll_over));
  FDRE #(
    .INIT(1'b0)) 
    \init_addr_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(rom_rd_addr_i),
        .R(Q));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_init_done_i_i_1__4
       (.I0(rom_rd_addr_i),
        .I1(Q),
        .O(ram_init_done_i_i_1__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ram_init_done_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(ram_init_done_i_i_1__4_n_0),
        .Q(\gfwd_mode.storage_data1_reg[14] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_1_0_0_i_12__3
       (.I0(\gfwd_mode.storage_data1_reg[0]_1 [1]),
        .I1(D[14]),
        .I2(D[13]),
        .I3(\gfwd_mode.storage_data1_reg[0]_1 [0]),
        .O(\gin_reg.rd_pntr_pf_dly_reg[14] ));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_1_0_0_i_21__3
       (.I0(D[0]),
        .I1(\gfwd_mode.storage_data1_reg[14] ),
        .I2(rom_rd_addr_i),
        .O(CONV_INTEGER));
  LUT3 #(
    .INIT(8'h1D)) 
    ram_reg_0_1_0_0_i_22__3
       (.I0(rom_rd_addr_i),
        .I1(\gfwd_mode.storage_data1_reg[14] ),
        .I2(D[0]),
        .O(S));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_1_0_0_i_3__3
       (.I0(D[0]),
        .I1(\gfwd_mode.storage_data1_reg[14] ),
        .I2(rom_rd_addr_i),
        .O(\gin_reg.rd_pntr_pf_dly_reg[1] ));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_0_5_i_1__7
       (.I0(\gfwd_mode.storage_data1_reg[14] ),
        .I1(D[2]),
        .I2(\gfwd_mode.storage_data1_reg[0] ),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(\gfwd_mode.storage_data1_reg[0]_0 [1]),
        .O(\gin_reg.rd_pntr_pf_dly_reg[13] [1]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_0_5_i_2__6
       (.I0(\gfwd_mode.storage_data1_reg[14] ),
        .I1(D[1]),
        .I2(\gfwd_mode.storage_data1_reg[0] ),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(\gfwd_mode.storage_data1_reg[0]_0 [0]),
        .O(\gin_reg.rd_pntr_pf_dly_reg[13] [0]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_0_5_i_3__6
       (.I0(\gfwd_mode.storage_data1_reg[14] ),
        .I1(D[4]),
        .I2(\gfwd_mode.storage_data1_reg[0] ),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(\gfwd_mode.storage_data1_reg[0]_0 [3]),
        .O(\gin_reg.rd_pntr_pf_dly_reg[13] [3]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_0_5_i_4__5
       (.I0(\gfwd_mode.storage_data1_reg[14] ),
        .I1(D[3]),
        .I2(\gfwd_mode.storage_data1_reg[0] ),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(\gfwd_mode.storage_data1_reg[0]_0 [2]),
        .O(\gin_reg.rd_pntr_pf_dly_reg[13] [2]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_0_5_i_5__6
       (.I0(\gfwd_mode.storage_data1_reg[14] ),
        .I1(D[6]),
        .I2(\gfwd_mode.storage_data1_reg[0] ),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(\gfwd_mode.storage_data1_reg[0]_0 [5]),
        .O(\gin_reg.rd_pntr_pf_dly_reg[13] [5]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_0_5_i_6__4
       (.I0(\gfwd_mode.storage_data1_reg[14] ),
        .I1(D[5]),
        .I2(\gfwd_mode.storage_data1_reg[0] ),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(\gfwd_mode.storage_data1_reg[0]_0 [4]),
        .O(\gin_reg.rd_pntr_pf_dly_reg[13] [4]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_12_15_i_1__4
       (.I0(\gfwd_mode.storage_data1_reg[14] ),
        .I1(D[14]),
        .I2(\gfwd_mode.storage_data1_reg[0] ),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(\gfwd_mode.storage_data1_reg[0]_0 [13]),
        .O(\gin_reg.rd_pntr_pf_dly_reg[13] [13]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_12_15_i_2__4
       (.I0(\gfwd_mode.storage_data1_reg[14] ),
        .I1(D[13]),
        .I2(\gfwd_mode.storage_data1_reg[0] ),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(\gfwd_mode.storage_data1_reg[0]_0 [12]),
        .O(\gin_reg.rd_pntr_pf_dly_reg[13] [12]));
  LUT6 #(
    .INIT(64'hFBF8FFFF0B080000)) 
    ram_reg_0_1_12_15_i_3__2
       (.I0(\gfwd_mode.storage_data1_reg[0]_0 [15]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(\gfwd_mode.storage_data1_reg[0] ),
        .I3(D[16]),
        .I4(\gfwd_mode.storage_data1_reg[14] ),
        .I5(rom_rd_addr_int),
        .O(\gin_reg.rd_pntr_pf_dly_reg[13] [15]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_12_15_i_4__4
       (.I0(\gfwd_mode.storage_data1_reg[14] ),
        .I1(D[15]),
        .I2(\gfwd_mode.storage_data1_reg[0] ),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(\gfwd_mode.storage_data1_reg[0]_0 [14]),
        .O(\gin_reg.rd_pntr_pf_dly_reg[13] [14]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_1_12_15_i_6__2
       (.I0(D[0]),
        .I1(\gfwd_mode.storage_data1_reg[14] ),
        .I2(rom_rd_addr_i),
        .O(rom_rd_addr_int));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_1_12_15_i_7__2
       (.I0(D[0]),
        .I1(\gfwd_mode.storage_data1_reg[14] ),
        .I2(rom_rd_addr_i),
        .I3(\gfwd_mode.storage_data1_reg[0] ),
        .I4(D[16]),
        .O(\gin_reg.rd_pntr_pf_dly_reg[15]_0 ));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_6_11_i_1__6
       (.I0(\gfwd_mode.storage_data1_reg[14] ),
        .I1(D[8]),
        .I2(\gfwd_mode.storage_data1_reg[0] ),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(\gfwd_mode.storage_data1_reg[0]_0 [7]),
        .O(\gin_reg.rd_pntr_pf_dly_reg[13] [7]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_6_11_i_2__6
       (.I0(\gfwd_mode.storage_data1_reg[14] ),
        .I1(D[7]),
        .I2(\gfwd_mode.storage_data1_reg[0] ),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(\gfwd_mode.storage_data1_reg[0]_0 [6]),
        .O(\gin_reg.rd_pntr_pf_dly_reg[13] [6]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_6_11_i_3__6
       (.I0(\gfwd_mode.storage_data1_reg[14] ),
        .I1(D[10]),
        .I2(\gfwd_mode.storage_data1_reg[0] ),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(\gfwd_mode.storage_data1_reg[0]_0 [9]),
        .O(\gin_reg.rd_pntr_pf_dly_reg[13] [9]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_6_11_i_4__6
       (.I0(\gfwd_mode.storage_data1_reg[14] ),
        .I1(D[9]),
        .I2(\gfwd_mode.storage_data1_reg[0] ),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(\gfwd_mode.storage_data1_reg[0]_0 [8]),
        .O(\gin_reg.rd_pntr_pf_dly_reg[13] [8]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_6_11_i_5__6
       (.I0(\gfwd_mode.storage_data1_reg[14] ),
        .I1(D[12]),
        .I2(\gfwd_mode.storage_data1_reg[0] ),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(\gfwd_mode.storage_data1_reg[0]_0 [11]),
        .O(\gin_reg.rd_pntr_pf_dly_reg[13] [11]));
  LUT5 #(
    .INIT(32'h0A080008)) 
    ram_reg_0_1_6_11_i_6__6
       (.I0(\gfwd_mode.storage_data1_reg[14] ),
        .I1(D[11]),
        .I2(\gfwd_mode.storage_data1_reg[0] ),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(\gfwd_mode.storage_data1_reg[0]_0 [10]),
        .O(\gin_reg.rd_pntr_pf_dly_reg[13] [10]));
endmodule

(* ORIG_REF_NAME = "set_clr_ff" *) 
module axi_vfifo_ctrl_0set_clr_ff
   (ch_mask_mm2s,
    \gfwd_rev.storage_data1_reg[0] ,
    \gfwd_mode.storage_data1_reg[72] ,
    mem_init_done_reg,
    \wr_rst_reg_reg[1] ,
    aclk);
  output [0:0]ch_mask_mm2s;
  input \gfwd_rev.storage_data1_reg[0] ;
  input [0:0]\gfwd_mode.storage_data1_reg[72] ;
  input mem_init_done_reg;
  input [0:0]\wr_rst_reg_reg[1] ;
  input aclk;

  wire Q_i_1_n_0;
  wire aclk;
  wire [0:0]ch_mask_mm2s;
  wire [0:0]\gfwd_mode.storage_data1_reg[72] ;
  wire \gfwd_rev.storage_data1_reg[0] ;
  wire mem_init_done_reg;
  wire [0:0]\wr_rst_reg_reg[1] ;

  LUT5 #(
    .INIT(32'h0000EEE0)) 
    Q_i_1
       (.I0(ch_mask_mm2s),
        .I1(\gfwd_rev.storage_data1_reg[0] ),
        .I2(\gfwd_mode.storage_data1_reg[72] ),
        .I3(mem_init_done_reg),
        .I4(\wr_rst_reg_reg[1] ),
        .O(Q_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    Q_reg
       (.C(aclk),
        .CE(1'b1),
        .D(Q_i_1_n_0),
        .Q(ch_mask_mm2s),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "set_clr_ff" *) 
module axi_vfifo_ctrl_0set_clr_ff_83
   (Q_reg_0,
    DIB,
    \ch_mask_reg[1] ,
    s_axis_tvalid_arb_rs_in,
    \gfwd_rev.storage_data1_reg[0] ,
    Q_reg_1,
    D,
    rd_data_mm2s_gcnt,
    DOA,
    mem_init_done_reg,
    \gfwd_mode.storage_data1_reg[76] ,
    DOB,
    Q_reg_2,
    Q,
    Q_reg_3,
    ch_mask_mm2s,
    \ch_mask_reg[0] ,
    p_2_in,
    s_axis_tready_arb_rs_in,
    \ch_arb_cntr_reg_reg[1] ,
    curr_state,
    mux4_out,
    \gfwd_mode.storage_data1_reg[72] ,
    \wr_rst_reg_reg[1] ,
    aclk);
  output Q_reg_0;
  output [1:0]DIB;
  output \ch_mask_reg[1] ;
  output s_axis_tvalid_arb_rs_in;
  output [0:0]\gfwd_rev.storage_data1_reg[0] ;
  output [0:0]Q_reg_1;
  output [0:0]D;
  input [3:0]rd_data_mm2s_gcnt;
  input [1:0]DOA;
  input mem_init_done_reg;
  input \gfwd_mode.storage_data1_reg[76] ;
  input [1:0]DOB;
  input Q_reg_2;
  input [1:0]Q;
  input Q_reg_3;
  input [0:0]ch_mask_mm2s;
  input \ch_mask_reg[0] ;
  input p_2_in;
  input s_axis_tready_arb_rs_in;
  input [1:0]\ch_arb_cntr_reg_reg[1] ;
  input curr_state;
  input [0:0]mux4_out;
  input [0:0]\gfwd_mode.storage_data1_reg[72] ;
  input [0:0]\wr_rst_reg_reg[1] ;
  input aclk;

  wire [0:0]D;
  wire [1:0]DIB;
  wire [1:0]DOA;
  wire [1:0]DOB;
  wire [1:0]Q;
  wire Q_i_1_n_0;
  wire Q_i_4_n_0;
  wire Q_reg_0;
  wire [0:0]Q_reg_1;
  wire Q_reg_2;
  wire Q_reg_3;
  wire aclk;
  wire [1:0]\ch_arb_cntr_reg_reg[1] ;
  wire [0:0]ch_mask_mm2s;
  wire \ch_mask_reg[0] ;
  wire \ch_mask_reg[1] ;
  wire curr_state;
  wire [0:0]\gfwd_mode.storage_data1_reg[72] ;
  wire \gfwd_mode.storage_data1_reg[76] ;
  wire [0:0]\gfwd_rev.storage_data1_reg[0] ;
  wire mem_init_done_reg;
  wire [0:0]mux4_out;
  wire p_2_in;
  wire [3:0]rd_data_mm2s_gcnt;
  wire s_axis_tready_arb_rs_in;
  wire s_axis_tvalid_arb_rs_in;
  wire [0:0]\wr_rst_reg_reg[1] ;

  LUT5 #(
    .INIT(32'hAAAAAABA)) 
    \FSM_onehot_gfwd_rev.state[3]_i_4 
       (.I0(\gfwd_rev.storage_data1_reg[0] ),
        .I1(ch_mask_mm2s),
        .I2(\ch_mask_reg[0] ),
        .I3(Q_reg_2),
        .I4(Q[0]),
        .O(s_axis_tvalid_arb_rs_in));
  LUT5 #(
    .INIT(32'h0000EE0E)) 
    Q_i_1
       (.I0(Q_reg_1),
        .I1(mux4_out),
        .I2(\gfwd_mode.storage_data1_reg[72] ),
        .I3(Q_reg_0),
        .I4(\wr_rst_reg_reg[1] ),
        .O(Q_i_1_n_0));
  LUT5 #(
    .INIT(32'hF6FFFFF6)) 
    Q_i_3
       (.I0(DIB[1]),
        .I1(rd_data_mm2s_gcnt[3]),
        .I2(Q_i_4_n_0),
        .I3(rd_data_mm2s_gcnt[2]),
        .I4(DIB[0]),
        .O(Q_reg_0));
  LUT6 #(
    .INIT(64'hF9FC6FFCFFFFFFFF)) 
    Q_i_4
       (.I0(DOA[1]),
        .I1(rd_data_mm2s_gcnt[1]),
        .I2(rd_data_mm2s_gcnt[0]),
        .I3(mem_init_done_reg),
        .I4(DOA[0]),
        .I5(\gfwd_mode.storage_data1_reg[76] ),
        .O(Q_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    Q_reg
       (.C(aclk),
        .CE(1'b1),
        .D(Q_i_1_n_0),
        .Q(Q_reg_1),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF7080000)) 
    \ch_arb_cntr_reg[1]_i_1 
       (.I0(s_axis_tvalid_arb_rs_in),
        .I1(s_axis_tready_arb_rs_in),
        .I2(\ch_arb_cntr_reg_reg[1] [0]),
        .I3(\ch_arb_cntr_reg_reg[1] [1]),
        .I4(curr_state),
        .O(D));
  LUT5 #(
    .INIT(32'h01010155)) 
    \ch_mask[1]_i_2 
       (.I0(s_axis_tvalid_arb_rs_in),
        .I1(Q_reg_2),
        .I2(Q[0]),
        .I3(Q_reg_3),
        .I4(Q[1]),
        .O(\ch_mask_reg[1] ));
  LUT4 #(
    .INIT(16'h0010)) 
    \gfwd_rev.storage_data1[0]_i_2 
       (.I0(Q[1]),
        .I1(Q_reg_3),
        .I2(p_2_in),
        .I3(Q_reg_1),
        .O(\gfwd_rev.storage_data1_reg[0] ));
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    ram_reg_0_1_0_3_i_4
       (.I0(mem_init_done_reg),
        .I1(DOB[0]),
        .I2(DOA[1]),
        .I3(DOA[0]),
        .I4(DOB[1]),
        .O(DIB[1]));
  LUT4 #(
    .INIT(16'h7800)) 
    ram_reg_0_1_0_3_i_5
       (.I0(DOA[0]),
        .I1(DOA[1]),
        .I2(DOB[0]),
        .I3(mem_init_done_reg),
        .O(DIB[0]));
endmodule

(* ORIG_REF_NAME = "set_clr_ff" *) 
module axi_vfifo_ctrl_0set_clr_ff_84
   (mctf_full,
    \active_ch_dly_reg[4]_12 ,
    p_0_out_3,
    p_0_out_4,
    \active_ch_dly_reg[4][0] ,
    Q,
    aclk);
  output [0:0]mctf_full;
  input \active_ch_dly_reg[4]_12 ;
  input p_0_out_3;
  input p_0_out_4;
  input \active_ch_dly_reg[4][0] ;
  input [0:0]Q;
  input aclk;

  wire [0:0]Q;
  wire Q_i_1_n_0;
  wire aclk;
  wire \active_ch_dly_reg[4][0] ;
  wire \active_ch_dly_reg[4]_12 ;
  wire [0:0]mctf_full;
  wire p_0_out_3;
  wire p_0_out_4;

  LUT6 #(
    .INIT(64'h00000000BABA00BA)) 
    Q_i_1
       (.I0(mctf_full),
        .I1(\active_ch_dly_reg[4]_12 ),
        .I2(p_0_out_3),
        .I3(p_0_out_4),
        .I4(\active_ch_dly_reg[4][0] ),
        .I5(Q),
        .O(Q_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    Q_reg
       (.C(aclk),
        .CE(1'b1),
        .D(Q_i_1_n_0),
        .Q(mctf_full),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "set_clr_ff" *) 
module axi_vfifo_ctrl_0set_clr_ff_85
   (mctf_full,
    p_0_out_3,
    \active_ch_dly_reg[4]_12 ,
    \active_ch_dly_reg[4][0] ,
    p_0_out_4,
    Q,
    aclk);
  output [0:0]mctf_full;
  input p_0_out_3;
  input \active_ch_dly_reg[4]_12 ;
  input \active_ch_dly_reg[4][0] ;
  input p_0_out_4;
  input [0:0]Q;
  input aclk;

  wire [0:0]Q;
  wire Q_i_1_n_0;
  wire aclk;
  wire \active_ch_dly_reg[4][0] ;
  wire \active_ch_dly_reg[4]_12 ;
  wire [0:0]mctf_full;
  wire p_0_out_3;
  wire p_0_out_4;

  LUT6 #(
    .INIT(64'h0000000000EAEAEA)) 
    Q_i_1
       (.I0(mctf_full),
        .I1(p_0_out_3),
        .I2(\active_ch_dly_reg[4]_12 ),
        .I3(\active_ch_dly_reg[4][0] ),
        .I4(p_0_out_4),
        .I5(Q),
        .O(Q_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    Q_reg
       (.C(aclk),
        .CE(1'b1),
        .D(Q_i_1_n_0),
        .Q(mctf_full),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "set_clr_ff" *) 
module axi_vfifo_ctrl_0set_clr_ff_86
   (mcpf_full,
    \active_ch_dly_reg[4]_13 ,
    p_0_out_1,
    p_0_out_2,
    \active_ch_dly_reg[4][0] ,
    Q,
    aclk);
  output [0:0]mcpf_full;
  input \active_ch_dly_reg[4]_13 ;
  input p_0_out_1;
  input p_0_out_2;
  input \active_ch_dly_reg[4][0] ;
  input [0:0]Q;
  input aclk;

  wire [0:0]Q;
  wire Q_i_1_n_0;
  wire aclk;
  wire \active_ch_dly_reg[4][0] ;
  wire \active_ch_dly_reg[4]_13 ;
  wire [0:0]mcpf_full;
  wire p_0_out_1;
  wire p_0_out_2;

  LUT6 #(
    .INIT(64'h00000000BABA00BA)) 
    Q_i_1
       (.I0(mcpf_full),
        .I1(\active_ch_dly_reg[4]_13 ),
        .I2(p_0_out_1),
        .I3(p_0_out_2),
        .I4(\active_ch_dly_reg[4][0] ),
        .I5(Q),
        .O(Q_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    Q_reg
       (.C(aclk),
        .CE(1'b1),
        .D(Q_i_1_n_0),
        .Q(mcpf_full),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "set_clr_ff" *) 
module axi_vfifo_ctrl_0set_clr_ff_87
   (mcpf_full,
    p_0_out_1,
    \active_ch_dly_reg[4]_13 ,
    \active_ch_dly_reg[4][0] ,
    p_0_out_2,
    Q,
    aclk);
  output [0:0]mcpf_full;
  input p_0_out_1;
  input \active_ch_dly_reg[4]_13 ;
  input \active_ch_dly_reg[4][0] ;
  input p_0_out_2;
  input [0:0]Q;
  input aclk;

  wire [0:0]Q;
  wire Q_i_1_n_0;
  wire aclk;
  wire \active_ch_dly_reg[4][0] ;
  wire \active_ch_dly_reg[4]_13 ;
  wire [0:0]mcpf_full;
  wire p_0_out_1;
  wire p_0_out_2;

  LUT6 #(
    .INIT(64'h0000000000EAEAEA)) 
    Q_i_1
       (.I0(mcpf_full),
        .I1(p_0_out_1),
        .I2(\active_ch_dly_reg[4]_13 ),
        .I3(\active_ch_dly_reg[4][0] ),
        .I4(p_0_out_2),
        .I5(Q),
        .O(Q_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    Q_reg
       (.C(aclk),
        .CE(1'b1),
        .D(Q_i_1_n_0),
        .Q(mcpf_full),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "set_clr_ff" *) 
module axi_vfifo_ctrl_0set_clr_ff_88
   (mcdf_full,
    \active_ch_dly_reg[4]_7 ,
    p_0_out,
    p_0_out_0,
    \active_ch_dly_reg[4][0] ,
    Q,
    aclk);
  output [0:0]mcdf_full;
  input \active_ch_dly_reg[4]_7 ;
  input p_0_out;
  input p_0_out_0;
  input \active_ch_dly_reg[4][0] ;
  input [0:0]Q;
  input aclk;

  wire [0:0]Q;
  wire Q_i_1_n_0;
  wire aclk;
  wire \active_ch_dly_reg[4][0] ;
  wire \active_ch_dly_reg[4]_7 ;
  wire [0:0]mcdf_full;
  wire p_0_out;
  wire p_0_out_0;

  LUT6 #(
    .INIT(64'h00000000BABA00BA)) 
    Q_i_1
       (.I0(mcdf_full),
        .I1(\active_ch_dly_reg[4]_7 ),
        .I2(p_0_out),
        .I3(p_0_out_0),
        .I4(\active_ch_dly_reg[4][0] ),
        .I5(Q),
        .O(Q_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    Q_reg
       (.C(aclk),
        .CE(1'b1),
        .D(Q_i_1_n_0),
        .Q(mcdf_full),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "set_clr_ff" *) 
module axi_vfifo_ctrl_0set_clr_ff_89
   (mcdf_full,
    p_0_out,
    \active_ch_dly_reg[4]_7 ,
    \active_ch_dly_reg[4][0] ,
    p_0_out_0,
    Q,
    aclk);
  output [0:0]mcdf_full;
  input p_0_out;
  input \active_ch_dly_reg[4]_7 ;
  input \active_ch_dly_reg[4][0] ;
  input p_0_out_0;
  input [0:0]Q;
  input aclk;

  wire [0:0]Q;
  wire Q_i_1_n_0;
  wire aclk;
  wire \active_ch_dly_reg[4][0] ;
  wire \active_ch_dly_reg[4]_7 ;
  wire [0:0]mcdf_full;
  wire p_0_out;
  wire p_0_out_0;

  LUT6 #(
    .INIT(64'h0000000000EAEAEA)) 
    Q_i_1
       (.I0(mcdf_full),
        .I1(p_0_out),
        .I2(\active_ch_dly_reg[4]_7 ),
        .I3(\active_ch_dly_reg[4][0] ),
        .I4(p_0_out_0),
        .I5(Q),
        .O(Q_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    Q_reg
       (.C(aclk),
        .CE(1'b1),
        .D(Q_i_1_n_0),
        .Q(mcdf_full),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "set_clr_ff" *) 
module axi_vfifo_ctrl_0set_clr_ff__parameterized0
   (\vfifo_mm2s_channel_empty[0] ,
    \gfwd_mode.storage_data1_reg[0] ,
    Q,
    empty_fwft_i_reg,
    aclk,
    \gfwd_rev.state_reg[0] ,
    \gpfs.prog_full_i_reg ,
    \gpfs.prog_full_i_reg_0 ,
    \gfwd_rev.storage_data1_reg[0] ,
    Q_reg_0);
  output \vfifo_mm2s_channel_empty[0] ;
  output \gfwd_mode.storage_data1_reg[0] ;
  input [0:0]Q;
  input empty_fwft_i_reg;
  input aclk;
  input [0:0]\gfwd_rev.state_reg[0] ;
  input \gpfs.prog_full_i_reg ;
  input \gpfs.prog_full_i_reg_0 ;
  input \gfwd_rev.storage_data1_reg[0] ;
  input Q_reg_0;

  wire [0:0]Q;
  wire Q_reg_0;
  wire aclk;
  wire empty_fwft_i_reg;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire [0:0]\gfwd_rev.state_reg[0] ;
  wire \gfwd_rev.storage_data1_reg[0] ;
  wire \gpfs.prog_full_i_reg ;
  wire \gpfs.prog_full_i_reg_0 ;
  wire \vfifo_mm2s_channel_empty[0] ;

  FDSE #(
    .INIT(1'b0)) 
    Q_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_fwft_i_reg),
        .Q(\vfifo_mm2s_channel_empty[0] ),
        .S(Q));
  LUT6 #(
    .INIT(64'h0000000202020002)) 
    ram_reg_0_1_0_3_i_7
       (.I0(\gfwd_rev.state_reg[0] ),
        .I1(\gpfs.prog_full_i_reg ),
        .I2(\gpfs.prog_full_i_reg_0 ),
        .I3(\vfifo_mm2s_channel_empty[0] ),
        .I4(\gfwd_rev.storage_data1_reg[0] ),
        .I5(Q_reg_0),
        .O(\gfwd_mode.storage_data1_reg[0] ));
endmodule

(* ORIG_REF_NAME = "set_clr_ff" *) 
module axi_vfifo_ctrl_0set_clr_ff__parameterized1
   (\vfifo_mm2s_channel_empty[1] ,
    we_arcnt,
    Q,
    empty_fwft_i_reg,
    aclk,
    \gfwd_rev.storage_data1_reg[0] ,
    Q_reg_0,
    \gpfs.prog_full_i_reg ,
    \gfwd_rev.state_reg[0] ,
    mem_init_done_reg);
  output \vfifo_mm2s_channel_empty[1] ;
  output we_arcnt;
  input [0:0]Q;
  input empty_fwft_i_reg;
  input aclk;
  input \gfwd_rev.storage_data1_reg[0] ;
  input Q_reg_0;
  input \gpfs.prog_full_i_reg ;
  input [0:0]\gfwd_rev.state_reg[0] ;
  input mem_init_done_reg;

  wire [0:0]Q;
  wire Q_reg_0;
  wire aclk;
  wire empty_fwft_i_reg;
  wire [0:0]\gfwd_rev.state_reg[0] ;
  wire \gfwd_rev.storage_data1_reg[0] ;
  wire \gpfs.prog_full_i_reg ;
  wire mem_init_done_reg;
  wire \vfifo_mm2s_channel_empty[1] ;
  wire we_arcnt;

  FDSE #(
    .INIT(1'b0)) 
    Q_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_fwft_i_reg),
        .Q(\vfifo_mm2s_channel_empty[1] ),
        .S(Q));
  LUT6 #(
    .INIT(64'h47000000FFFFFFFF)) 
    ram_reg_0_1_0_5_i_1__2
       (.I0(\vfifo_mm2s_channel_empty[1] ),
        .I1(\gfwd_rev.storage_data1_reg[0] ),
        .I2(Q_reg_0),
        .I3(\gpfs.prog_full_i_reg ),
        .I4(\gfwd_rev.state_reg[0] ),
        .I5(mem_init_done_reg),
        .O(we_arcnt));
endmodule

(* ORIG_REF_NAME = "set_clr_ff" *) 
module axi_vfifo_ctrl_0set_clr_ff__parameterized2
   (vfifo_idle,
    Q,
    \active_ch_dly_reg[1][0] ,
    aclk);
  output [0:0]vfifo_idle;
  input [0:0]Q;
  input \active_ch_dly_reg[1][0] ;
  input aclk;

  wire [0:0]Q;
  wire aclk;
  wire \active_ch_dly_reg[1][0] ;
  wire [0:0]vfifo_idle;

  FDSE #(
    .INIT(1'b0)) 
    Q_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\active_ch_dly_reg[1][0] ),
        .Q(vfifo_idle),
        .S(Q));
endmodule

(* ORIG_REF_NAME = "set_clr_ff" *) 
module axi_vfifo_ctrl_0set_clr_ff__parameterized3
   (vfifo_idle,
    Q,
    \gptr_mcdf.gch_idle.active_ch_valid_dly_reg[1] ,
    aclk);
  output [0:0]vfifo_idle;
  input [0:0]Q;
  input \gptr_mcdf.gch_idle.active_ch_valid_dly_reg[1] ;
  input aclk;

  wire [0:0]Q;
  wire aclk;
  wire \gptr_mcdf.gch_idle.active_ch_valid_dly_reg[1] ;
  wire [0:0]vfifo_idle;

  FDSE #(
    .INIT(1'b0)) 
    Q_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\gptr_mcdf.gch_idle.active_ch_valid_dly_reg[1] ),
        .Q(vfifo_idle),
        .S(Q));
endmodule

(* ORIG_REF_NAME = "set_clr_ff_top" *) 
module axi_vfifo_ctrl_0set_clr_ff_top
   (DIB,
    \ch_mask_reg[1] ,
    s_axis_tvalid_arb_rs_in,
    \gfwd_rev.storage_data1_reg[0] ,
    Q_reg,
    D,
    rd_data_mm2s_gcnt,
    DOA,
    mem_init_done_reg,
    \gfwd_mode.storage_data1_reg[76] ,
    DOB,
    Q_reg_0,
    Q,
    Q_reg_1,
    \ch_mask_reg[0] ,
    p_2_in,
    s_axis_tready_arb_rs_in,
    \ch_arb_cntr_reg_reg[1] ,
    curr_state,
    \gfwd_rev.storage_data1_reg[0]_0 ,
    \gfwd_mode.storage_data1_reg[72] ,
    \wr_rst_reg_reg[1] ,
    aclk,
    mux4_out);
  output [1:0]DIB;
  output \ch_mask_reg[1] ;
  output s_axis_tvalid_arb_rs_in;
  output [0:0]\gfwd_rev.storage_data1_reg[0] ;
  output [0:0]Q_reg;
  output [0:0]D;
  input [3:0]rd_data_mm2s_gcnt;
  input [1:0]DOA;
  input mem_init_done_reg;
  input \gfwd_mode.storage_data1_reg[76] ;
  input [1:0]DOB;
  input Q_reg_0;
  input [1:0]Q;
  input Q_reg_1;
  input \ch_mask_reg[0] ;
  input p_2_in;
  input s_axis_tready_arb_rs_in;
  input [1:0]\ch_arb_cntr_reg_reg[1] ;
  input curr_state;
  input \gfwd_rev.storage_data1_reg[0]_0 ;
  input [0:0]\gfwd_mode.storage_data1_reg[72] ;
  input [0:0]\wr_rst_reg_reg[1] ;
  input aclk;
  input [0:0]mux4_out;

  wire [0:0]D;
  wire [1:0]DIB;
  wire [1:0]DOA;
  wire [1:0]DOB;
  wire [1:0]Q;
  wire [0:0]Q_reg;
  wire Q_reg_0;
  wire Q_reg_1;
  wire aclk;
  wire [1:0]\ch_arb_cntr_reg_reg[1] ;
  wire [0:0]ch_mask_mm2s;
  wire \ch_mask_reg[0] ;
  wire \ch_mask_reg[1] ;
  wire curr_state;
  wire \gch_flag_gen[2].set_clr_ff_inst_n_0 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[72] ;
  wire \gfwd_mode.storage_data1_reg[76] ;
  wire [0:0]\gfwd_rev.storage_data1_reg[0] ;
  wire \gfwd_rev.storage_data1_reg[0]_0 ;
  wire mem_init_done_reg;
  wire [0:0]mux4_out;
  wire p_2_in;
  wire [3:0]rd_data_mm2s_gcnt;
  wire s_axis_tready_arb_rs_in;
  wire s_axis_tvalid_arb_rs_in;
  wire [0:0]\wr_rst_reg_reg[1] ;

  axi_vfifo_ctrl_0set_clr_ff \gch_flag_gen[1].set_clr_ff_inst 
       (.aclk(aclk),
        .ch_mask_mm2s(ch_mask_mm2s),
        .\gfwd_mode.storage_data1_reg[72] (\gfwd_mode.storage_data1_reg[72] ),
        .\gfwd_rev.storage_data1_reg[0] (\gfwd_rev.storage_data1_reg[0]_0 ),
        .mem_init_done_reg(\gch_flag_gen[2].set_clr_ff_inst_n_0 ),
        .\wr_rst_reg_reg[1] (\wr_rst_reg_reg[1] ));
  axi_vfifo_ctrl_0set_clr_ff_83 \gch_flag_gen[2].set_clr_ff_inst 
       (.D(D),
        .DIB(DIB),
        .DOA(DOA),
        .DOB(DOB),
        .Q(Q),
        .Q_reg_0(\gch_flag_gen[2].set_clr_ff_inst_n_0 ),
        .Q_reg_1(Q_reg),
        .Q_reg_2(Q_reg_0),
        .Q_reg_3(Q_reg_1),
        .aclk(aclk),
        .\ch_arb_cntr_reg_reg[1] (\ch_arb_cntr_reg_reg[1] ),
        .ch_mask_mm2s(ch_mask_mm2s),
        .\ch_mask_reg[0] (\ch_mask_reg[0] ),
        .\ch_mask_reg[1] (\ch_mask_reg[1] ),
        .curr_state(curr_state),
        .\gfwd_mode.storage_data1_reg[72] (\gfwd_mode.storage_data1_reg[72] ),
        .\gfwd_mode.storage_data1_reg[76] (\gfwd_mode.storage_data1_reg[76] ),
        .\gfwd_rev.storage_data1_reg[0] (\gfwd_rev.storage_data1_reg[0] ),
        .mem_init_done_reg(mem_init_done_reg),
        .mux4_out(mux4_out),
        .p_2_in(p_2_in),
        .rd_data_mm2s_gcnt(rd_data_mm2s_gcnt),
        .s_axis_tready_arb_rs_in(s_axis_tready_arb_rs_in),
        .s_axis_tvalid_arb_rs_in(s_axis_tvalid_arb_rs_in),
        .\wr_rst_reg_reg[1] (\wr_rst_reg_reg[1] ));
endmodule

(* ORIG_REF_NAME = "set_clr_ff_top" *) 
module axi_vfifo_ctrl_0set_clr_ff_top__parameterized0
   (\vfifo_mm2s_channel_empty[0] ,
    \vfifo_mm2s_channel_empty[1] ,
    \gfwd_mode.storage_data1_reg[0] ,
    we_arcnt,
    Q,
    empty_fwft_i_reg,
    aclk,
    empty_fwft_i_reg_0,
    \gfwd_rev.state_reg[0] ,
    \gpfs.prog_full_i_reg ,
    \gpfs.prog_full_i_reg_0 ,
    \gfwd_rev.storage_data1_reg[0] ,
    \gpfs.prog_full_i_reg_1 ,
    mem_init_done_reg);
  output \vfifo_mm2s_channel_empty[0] ;
  output \vfifo_mm2s_channel_empty[1] ;
  output \gfwd_mode.storage_data1_reg[0] ;
  output we_arcnt;
  input [0:0]Q;
  input empty_fwft_i_reg;
  input aclk;
  input empty_fwft_i_reg_0;
  input [0:0]\gfwd_rev.state_reg[0] ;
  input \gpfs.prog_full_i_reg ;
  input \gpfs.prog_full_i_reg_0 ;
  input \gfwd_rev.storage_data1_reg[0] ;
  input \gpfs.prog_full_i_reg_1 ;
  input mem_init_done_reg;

  wire [0:0]Q;
  wire aclk;
  wire empty_fwft_i_reg;
  wire empty_fwft_i_reg_0;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire [0:0]\gfwd_rev.state_reg[0] ;
  wire \gfwd_rev.storage_data1_reg[0] ;
  wire \gpfs.prog_full_i_reg ;
  wire \gpfs.prog_full_i_reg_0 ;
  wire \gpfs.prog_full_i_reg_1 ;
  wire mem_init_done_reg;
  wire \vfifo_mm2s_channel_empty[0] ;
  wire \vfifo_mm2s_channel_empty[1] ;
  wire we_arcnt;

  axi_vfifo_ctrl_0set_clr_ff__parameterized0 \gch_flag_gen[1].set_clr_ff_inst 
       (.Q(Q),
        .Q_reg_0(\vfifo_mm2s_channel_empty[1] ),
        .aclk(aclk),
        .empty_fwft_i_reg(empty_fwft_i_reg),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0] ),
        .\gfwd_rev.state_reg[0] (\gfwd_rev.state_reg[0] ),
        .\gfwd_rev.storage_data1_reg[0] (\gfwd_rev.storage_data1_reg[0] ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\gpfs.prog_full_i_reg_0 (\gpfs.prog_full_i_reg_0 ),
        .\vfifo_mm2s_channel_empty[0] (\vfifo_mm2s_channel_empty[0] ));
  axi_vfifo_ctrl_0set_clr_ff__parameterized1 \gch_flag_gen[2].set_clr_ff_inst 
       (.Q(Q),
        .Q_reg_0(\vfifo_mm2s_channel_empty[0] ),
        .aclk(aclk),
        .empty_fwft_i_reg(empty_fwft_i_reg_0),
        .\gfwd_rev.state_reg[0] (\gfwd_rev.state_reg[0] ),
        .\gfwd_rev.storage_data1_reg[0] (\gfwd_rev.storage_data1_reg[0] ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg_1 ),
        .mem_init_done_reg(mem_init_done_reg),
        .\vfifo_mm2s_channel_empty[1] (\vfifo_mm2s_channel_empty[1] ),
        .we_arcnt(we_arcnt));
endmodule

(* ORIG_REF_NAME = "set_clr_ff_top" *) 
module axi_vfifo_ctrl_0set_clr_ff_top__parameterized1
   (mcdf_full,
    \active_ch_dly_reg[4]_7 ,
    p_0_out,
    p_0_out_0,
    \active_ch_dly_reg[4][0] ,
    Q,
    aclk);
  output [1:0]mcdf_full;
  input \active_ch_dly_reg[4]_7 ;
  input p_0_out;
  input p_0_out_0;
  input \active_ch_dly_reg[4][0] ;
  input [0:0]Q;
  input aclk;

  wire [0:0]Q;
  wire aclk;
  wire \active_ch_dly_reg[4][0] ;
  wire \active_ch_dly_reg[4]_7 ;
  wire [1:0]mcdf_full;
  wire p_0_out;
  wire p_0_out_0;

  axi_vfifo_ctrl_0set_clr_ff_88 \gch_flag_gen[1].set_clr_ff_inst 
       (.Q(Q),
        .aclk(aclk),
        .\active_ch_dly_reg[4][0] (\active_ch_dly_reg[4][0] ),
        .\active_ch_dly_reg[4]_7 (\active_ch_dly_reg[4]_7 ),
        .mcdf_full(mcdf_full[0]),
        .p_0_out(p_0_out),
        .p_0_out_0(p_0_out_0));
  axi_vfifo_ctrl_0set_clr_ff_89 \gch_flag_gen[2].set_clr_ff_inst 
       (.Q(Q),
        .aclk(aclk),
        .\active_ch_dly_reg[4][0] (\active_ch_dly_reg[4][0] ),
        .\active_ch_dly_reg[4]_7 (\active_ch_dly_reg[4]_7 ),
        .mcdf_full(mcdf_full[1]),
        .p_0_out(p_0_out),
        .p_0_out_0(p_0_out_0));
endmodule

(* ORIG_REF_NAME = "set_clr_ff_top" *) 
module axi_vfifo_ctrl_0set_clr_ff_top__parameterized2
   (mcpf_full,
    \active_ch_dly_reg[4]_13 ,
    p_0_out_1,
    p_0_out_2,
    \active_ch_dly_reg[4][0] ,
    Q,
    aclk);
  output [1:0]mcpf_full;
  input \active_ch_dly_reg[4]_13 ;
  input p_0_out_1;
  input p_0_out_2;
  input \active_ch_dly_reg[4][0] ;
  input [0:0]Q;
  input aclk;

  wire [0:0]Q;
  wire aclk;
  wire \active_ch_dly_reg[4][0] ;
  wire \active_ch_dly_reg[4]_13 ;
  wire [1:0]mcpf_full;
  wire p_0_out_1;
  wire p_0_out_2;

  axi_vfifo_ctrl_0set_clr_ff_86 \gch_flag_gen[1].set_clr_ff_inst 
       (.Q(Q),
        .aclk(aclk),
        .\active_ch_dly_reg[4][0] (\active_ch_dly_reg[4][0] ),
        .\active_ch_dly_reg[4]_13 (\active_ch_dly_reg[4]_13 ),
        .mcpf_full(mcpf_full[0]),
        .p_0_out_1(p_0_out_1),
        .p_0_out_2(p_0_out_2));
  axi_vfifo_ctrl_0set_clr_ff_87 \gch_flag_gen[2].set_clr_ff_inst 
       (.Q(Q),
        .aclk(aclk),
        .\active_ch_dly_reg[4][0] (\active_ch_dly_reg[4][0] ),
        .\active_ch_dly_reg[4]_13 (\active_ch_dly_reg[4]_13 ),
        .mcpf_full(mcpf_full[1]),
        .p_0_out_1(p_0_out_1),
        .p_0_out_2(p_0_out_2));
endmodule

(* ORIG_REF_NAME = "set_clr_ff_top" *) 
module axi_vfifo_ctrl_0set_clr_ff_top__parameterized3
   (mctf_full,
    \active_ch_dly_reg[4]_12 ,
    p_0_out_3,
    p_0_out_4,
    \active_ch_dly_reg[4][0] ,
    Q,
    aclk);
  output [1:0]mctf_full;
  input \active_ch_dly_reg[4]_12 ;
  input p_0_out_3;
  input p_0_out_4;
  input \active_ch_dly_reg[4][0] ;
  input [0:0]Q;
  input aclk;

  wire [0:0]Q;
  wire aclk;
  wire \active_ch_dly_reg[4][0] ;
  wire \active_ch_dly_reg[4]_12 ;
  wire [1:0]mctf_full;
  wire p_0_out_3;
  wire p_0_out_4;

  axi_vfifo_ctrl_0set_clr_ff_84 \gch_flag_gen[1].set_clr_ff_inst 
       (.Q(Q),
        .aclk(aclk),
        .\active_ch_dly_reg[4][0] (\active_ch_dly_reg[4][0] ),
        .\active_ch_dly_reg[4]_12 (\active_ch_dly_reg[4]_12 ),
        .mctf_full(mctf_full[0]),
        .p_0_out_3(p_0_out_3),
        .p_0_out_4(p_0_out_4));
  axi_vfifo_ctrl_0set_clr_ff_85 \gch_flag_gen[2].set_clr_ff_inst 
       (.Q(Q),
        .aclk(aclk),
        .\active_ch_dly_reg[4][0] (\active_ch_dly_reg[4][0] ),
        .\active_ch_dly_reg[4]_12 (\active_ch_dly_reg[4]_12 ),
        .mctf_full(mctf_full[1]),
        .p_0_out_3(p_0_out_3),
        .p_0_out_4(p_0_out_4));
endmodule

(* ORIG_REF_NAME = "set_clr_ff_top" *) 
module axi_vfifo_ctrl_0set_clr_ff_top__parameterized4
   (vfifo_idle,
    Q,
    \active_ch_dly_reg[1][0] ,
    aclk,
    \gptr_mcdf.gch_idle.active_ch_valid_dly_reg[1] );
  output [1:0]vfifo_idle;
  input [0:0]Q;
  input \active_ch_dly_reg[1][0] ;
  input aclk;
  input \gptr_mcdf.gch_idle.active_ch_valid_dly_reg[1] ;

  wire [0:0]Q;
  wire aclk;
  wire \active_ch_dly_reg[1][0] ;
  wire \gptr_mcdf.gch_idle.active_ch_valid_dly_reg[1] ;
  wire [1:0]vfifo_idle;

  axi_vfifo_ctrl_0set_clr_ff__parameterized2 \gch_flag_gen[1].set_clr_ff_inst 
       (.Q(Q),
        .aclk(aclk),
        .\active_ch_dly_reg[1][0] (\active_ch_dly_reg[1][0] ),
        .vfifo_idle(vfifo_idle[0]));
  axi_vfifo_ctrl_0set_clr_ff__parameterized3 \gch_flag_gen[2].set_clr_ff_inst 
       (.Q(Q),
        .aclk(aclk),
        .\gptr_mcdf.gch_idle.active_ch_valid_dly_reg[1] (\gptr_mcdf.gch_idle.active_ch_valid_dly_reg[1] ),
        .vfifo_idle(vfifo_idle[1]));
endmodule

(* ORIG_REF_NAME = "vfifo_ar_mpf" *) 
module axi_vfifo_ctrl_0vfifo_ar_mpf
   (rst_full_gen_i,
    ram_empty_fb_i_reg,
    ram_rd_en_i,
    ram_wr_en_i,
    curr_state_reg_0,
    \pkt_cnt_reg_reg[1]_0 ,
    \FSM_onehot_gfwd_rev.state_reg[0] ,
    \gpregsm1.curr_fwft_state_reg[0] ,
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ,
    \gpr1.dout_i_reg[1] ,
    \gpfs.prog_full_i_reg ,
    \gfwd_mode.storage_data1_reg[0] ,
    aclk,
    Q,
    E,
    \greg.ram_rd_en_i_reg ,
    \gpfs.prog_full_i_reg_0 ,
    \gnstage1.q_dly_reg[1][0] ,
    p_0_out);
  output rst_full_gen_i;
  output ram_empty_fb_i_reg;
  output ram_rd_en_i;
  output ram_wr_en_i;
  output curr_state_reg_0;
  output \pkt_cnt_reg_reg[1]_0 ;
  output \FSM_onehot_gfwd_rev.state_reg[0] ;
  output \gpregsm1.curr_fwft_state_reg[0] ;
  output [3:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ;
  output [3:0]\gpr1.dout_i_reg[1] ;
  output \gpfs.prog_full_i_reg ;
  output [0:0]\gfwd_mode.storage_data1_reg[0] ;
  input aclk;
  input [0:0]Q;
  input [0:0]E;
  input \greg.ram_rd_en_i_reg ;
  input \gpfs.prog_full_i_reg_0 ;
  input \gnstage1.q_dly_reg[1][0] ;
  input [6:0]p_0_out;

  wire [0:0]E;
  wire \FSM_onehot_gfwd_rev.state_reg[0] ;
  wire [0:0]Q;
  wire aclk;
  wire curr_state_reg_0;
  wire [3:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0] ;
  wire \gnstage1.q_dly_reg[1][0] ;
  wire \gpfs.prog_full_i_reg ;
  wire \gpfs.prog_full_i_reg_0 ;
  wire [3:0]\gpr1.dout_i_reg[1] ;
  wire \gpregsm1.curr_fwft_state_reg[0] ;
  wire \greg.ram_rd_en_i_reg ;
  wire next_state;
  wire [6:0]p_0_out;
  wire [5:0]pkt_cnt_reg;
  wire \pkt_cnt_reg_reg[1]_0 ;
  wire [5:0]pkt_cntr;
  wire ram_empty_fb_i_reg;
  wire ram_rd_en_i;
  wire ram_wr_en_i;
  wire rst_full_gen_i;

  axi_vfifo_ctrl_0fifo_top__parameterized1 ar_fifo_inst
       (.D(pkt_cntr),
        .E(E),
        .\FSM_onehot_gfwd_rev.state_reg[0] (\FSM_onehot_gfwd_rev.state_reg[0] ),
        .Q(Q),
        .aclk(aclk),
        .curr_state_reg(curr_state_reg_0),
        .curr_state_reg_0(\pkt_cnt_reg_reg[1]_0 ),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] (\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0] ),
        .\gnstage1.q_dly_reg[1][0] (\gnstage1.q_dly_reg[1][0] ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\gpfs.prog_full_i_reg_0 (\gpfs.prog_full_i_reg_0 ),
        .\gpr1.dout_i_reg[1] (\gpr1.dout_i_reg[1] ),
        .\gpregsm1.curr_fwft_state_reg[0] (\gpregsm1.curr_fwft_state_reg[0] ),
        .\greg.ram_rd_en_i_reg (\greg.ram_rd_en_i_reg ),
        .next_state(next_state),
        .p_0_out(p_0_out),
        .\pkt_cnt_reg_reg[5] (pkt_cnt_reg),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg),
        .ram_rd_en_i(ram_rd_en_i),
        .ram_wr_en_i(ram_wr_en_i),
        .rst_full_gen_i(rst_full_gen_i));
  FDRE curr_state_reg
       (.C(aclk),
        .CE(1'b1),
        .D(next_state),
        .Q(\pkt_cnt_reg_reg[1]_0 ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \pkt_cnt_reg_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(pkt_cntr[0]),
        .Q(pkt_cnt_reg[0]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \pkt_cnt_reg_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(pkt_cntr[1]),
        .Q(pkt_cnt_reg[1]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \pkt_cnt_reg_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(pkt_cntr[2]),
        .Q(pkt_cnt_reg[2]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \pkt_cnt_reg_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(pkt_cntr[3]),
        .Q(pkt_cnt_reg[3]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \pkt_cnt_reg_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(pkt_cntr[4]),
        .Q(pkt_cnt_reg[4]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \pkt_cnt_reg_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(pkt_cntr[5]),
        .Q(pkt_cnt_reg[5]),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "vfifo_ar_top" *) 
module axi_vfifo_ctrl_0vfifo_ar_top
   (counts_matched,
    rst_full_gen_i,
    p_2_out,
    ram_rd_en_i,
    ram_wr_en_i,
    curr_state_reg,
    \pkt_cnt_reg_reg[1] ,
    \vfifo_mm2s_channel_empty[0] ,
    \vfifo_mm2s_channel_empty[1] ,
    \reset_addr_reg[0] ,
    \reset_addr_reg[0]_0 ,
    \FSM_onehot_gfwd_rev.state_reg[0] ,
    \gfwd_mode.storage_data1_reg[0] ,
    argen_to_mcpf_payload,
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ,
    we_bcnt,
    \gpr1.dout_i_reg[31] ,
    \gpr1.dout_i_reg[7] ,
    wr_addr_arcnt,
    wr_addr_bcnt,
    Q_reg,
    \gpr1.dout_i_reg[1] ,
    \gpfs.prog_full_i_reg ,
    Q_reg_0,
    we_arcnt,
    \gfwd_mode.storage_data1_reg[0]_0 ,
    aclk,
    Q,
    E,
    empty_fwft_i_reg,
    empty_fwft_i_reg_0,
    mem_init_done_reg,
    \reset_addr_reg[0]_1 ,
    \greg.ram_rd_en_i_reg ,
    \gfwd_rev.state_reg[0] ,
    \gpfs.prog_full_i_reg_0 ,
    \gfwd_rev.storage_data1_reg[0] ,
    \gpfs.prog_full_i_reg_1 ,
    \gnstage1.q_dly_reg[1][0] ,
    m_axi_bvalid,
    empty_fwft_i_12,
    ar_address_inc,
    \gstage1.q_dly_reg[14] ,
    I126,
    \goreg_dm.dout_i_reg[0] ,
    \gfwd_rev.storage_data1_reg[0]_0 ,
    \goreg_dm.dout_i_reg[0]_0 ,
    \gpfs.prog_full_i_reg_2 ,
    \gfwd_rev.storage_data1_reg[0]_1 ,
    p_0_out);
  output counts_matched;
  output rst_full_gen_i;
  output p_2_out;
  output ram_rd_en_i;
  output ram_wr_en_i;
  output curr_state_reg;
  output \pkt_cnt_reg_reg[1] ;
  output \vfifo_mm2s_channel_empty[0] ;
  output \vfifo_mm2s_channel_empty[1] ;
  output \reset_addr_reg[0] ;
  output \reset_addr_reg[0]_0 ;
  output \FSM_onehot_gfwd_rev.state_reg[0] ;
  output \gfwd_mode.storage_data1_reg[0] ;
  output [0:0]argen_to_mcpf_payload;
  output [3:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ;
  output we_bcnt;
  output [0:0]\gpr1.dout_i_reg[31] ;
  output [0:0]\gpr1.dout_i_reg[7] ;
  output [0:0]wr_addr_arcnt;
  output [0:0]wr_addr_bcnt;
  output [15:0]Q_reg;
  output [3:0]\gpr1.dout_i_reg[1] ;
  output \gpfs.prog_full_i_reg ;
  output [15:0]Q_reg_0;
  output we_arcnt;
  output [0:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  input aclk;
  input [0:0]Q;
  input [0:0]E;
  input empty_fwft_i_reg;
  input empty_fwft_i_reg_0;
  input mem_init_done_reg;
  input \reset_addr_reg[0]_1 ;
  input \greg.ram_rd_en_i_reg ;
  input [0:0]\gfwd_rev.state_reg[0] ;
  input \gpfs.prog_full_i_reg_0 ;
  input \gfwd_rev.storage_data1_reg[0] ;
  input \gpfs.prog_full_i_reg_1 ;
  input \gnstage1.q_dly_reg[1][0] ;
  input m_axi_bvalid;
  input empty_fwft_i_12;
  input [0:0]ar_address_inc;
  input [0:0]\gstage1.q_dly_reg[14] ;
  input [0:0]I126;
  input \goreg_dm.dout_i_reg[0] ;
  input [15:0]\gfwd_rev.storage_data1_reg[0]_0 ;
  input [15:0]\goreg_dm.dout_i_reg[0]_0 ;
  input \gpfs.prog_full_i_reg_2 ;
  input [15:0]\gfwd_rev.storage_data1_reg[0]_1 ;
  input [6:0]p_0_out;

  wire [0:0]E;
  wire \FSM_onehot_gfwd_rev.state_reg[0] ;
  wire [0:0]I126;
  wire [0:0]Q;
  wire [15:0]Q_reg;
  wire [15:0]Q_reg_0;
  wire aclk;
  wire [0:0]ar_address_inc;
  wire [0:0]argen_to_mcpf_payload;
  wire counts_matched;
  wire curr_state_reg;
  wire empty_fwft_i_12;
  wire empty_fwft_i_reg;
  wire empty_fwft_i_reg_0;
  wire [3:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  wire [0:0]\gfwd_rev.state_reg[0] ;
  wire \gfwd_rev.storage_data1_reg[0] ;
  wire [15:0]\gfwd_rev.storage_data1_reg[0]_0 ;
  wire [15:0]\gfwd_rev.storage_data1_reg[0]_1 ;
  wire \gnstage1.q_dly_reg[1][0] ;
  wire \goreg_dm.dout_i_reg[0] ;
  wire [15:0]\goreg_dm.dout_i_reg[0]_0 ;
  wire \gpfs.prog_full_i_reg ;
  wire \gpfs.prog_full_i_reg_0 ;
  wire \gpfs.prog_full_i_reg_1 ;
  wire \gpfs.prog_full_i_reg_2 ;
  wire [3:0]\gpr1.dout_i_reg[1] ;
  wire [0:0]\gpr1.dout_i_reg[31] ;
  wire [0:0]\gpr1.dout_i_reg[7] ;
  wire \greg.ram_rd_en_i_reg ;
  wire [0:0]\gstage1.q_dly_reg[14] ;
  wire m_axi_bvalid;
  wire mem_init_done_reg;
  wire [6:0]p_0_out;
  wire p_2_out;
  wire \pkt_cnt_reg_reg[1] ;
  wire ram_rd_en_i;
  wire ram_wr_en_i;
  wire \reset_addr_reg[0] ;
  wire \reset_addr_reg[0]_0 ;
  wire \reset_addr_reg[0]_1 ;
  wire rst_full_gen_i;
  wire \vfifo_mm2s_channel_empty[0] ;
  wire \vfifo_mm2s_channel_empty[1] ;
  wire we_arcnt;
  wire we_bcnt;
  wire [0:0]wr_addr_arcnt;
  wire [0:0]wr_addr_bcnt;

  axi_vfifo_ctrl_0vfifo_ar_mpf ar_mpf_inst
       (.E(E),
        .\FSM_onehot_gfwd_rev.state_reg[0] (\FSM_onehot_gfwd_rev.state_reg[0] ),
        .Q(Q),
        .aclk(aclk),
        .curr_state_reg_0(curr_state_reg),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] (\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0]_0 ),
        .\gnstage1.q_dly_reg[1][0] (\gnstage1.q_dly_reg[1][0] ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\gpfs.prog_full_i_reg_0 (\gpfs.prog_full_i_reg_1 ),
        .\gpr1.dout_i_reg[1] (\gpr1.dout_i_reg[1] ),
        .\gpregsm1.curr_fwft_state_reg[0] (argen_to_mcpf_payload),
        .\greg.ram_rd_en_i_reg (\greg.ram_rd_en_i_reg ),
        .p_0_out(p_0_out),
        .\pkt_cnt_reg_reg[1]_0 (\pkt_cnt_reg_reg[1] ),
        .ram_empty_fb_i_reg(p_2_out),
        .ram_rd_en_i(ram_rd_en_i),
        .ram_wr_en_i(ram_wr_en_i),
        .rst_full_gen_i(rst_full_gen_i));
  axi_vfifo_ctrl_0vfifo_ar_txn ar_txn_inst
       (.I126(I126),
        .Q(Q),
        .Q_reg(Q_reg),
        .Q_reg_0(Q_reg_0),
        .aclk(aclk),
        .ar_address_inc(ar_address_inc),
        .counts_matched(counts_matched),
        .empty_fwft_i_12(empty_fwft_i_12),
        .empty_fwft_i_reg(empty_fwft_i_reg),
        .empty_fwft_i_reg_0(empty_fwft_i_reg_0),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0] ),
        .\gfwd_rev.state_reg[0] (\gfwd_rev.state_reg[0] ),
        .\gfwd_rev.storage_data1_reg[0] (\gfwd_rev.storage_data1_reg[0] ),
        .\gfwd_rev.storage_data1_reg[0]_0 (\gfwd_rev.storage_data1_reg[0]_0 ),
        .\gfwd_rev.storage_data1_reg[0]_1 (\gfwd_rev.storage_data1_reg[0]_1 ),
        .\goreg_dm.dout_i_reg[0] (\goreg_dm.dout_i_reg[0] ),
        .\goreg_dm.dout_i_reg[0]_0 (\goreg_dm.dout_i_reg[0]_0 ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg_0 ),
        .\gpfs.prog_full_i_reg_0 (\FSM_onehot_gfwd_rev.state_reg[0] ),
        .\gpfs.prog_full_i_reg_1 (\gpfs.prog_full_i_reg_2 ),
        .\gpr1.dout_i_reg[31] (\gpr1.dout_i_reg[31] ),
        .\gpr1.dout_i_reg[7] (\gpr1.dout_i_reg[7] ),
        .\gstage1.q_dly_reg[14] (\gstage1.q_dly_reg[14] ),
        .m_axi_bvalid(m_axi_bvalid),
        .mem_init_done_reg_0(mem_init_done_reg),
        .\reset_addr_reg[0]_0 (\reset_addr_reg[0] ),
        .\reset_addr_reg[0]_1 (\reset_addr_reg[0]_0 ),
        .\reset_addr_reg[0]_2 (\reset_addr_reg[0]_1 ),
        .\vfifo_mm2s_channel_empty[0] (\vfifo_mm2s_channel_empty[0] ),
        .\vfifo_mm2s_channel_empty[1] (\vfifo_mm2s_channel_empty[1] ),
        .we_arcnt(we_arcnt),
        .we_bcnt(we_bcnt),
        .wr_addr_arcnt(wr_addr_arcnt),
        .wr_addr_bcnt(wr_addr_bcnt));
endmodule

(* ORIG_REF_NAME = "vfifo_ar_txn" *) 
module axi_vfifo_ctrl_0vfifo_ar_txn
   (counts_matched,
    \vfifo_mm2s_channel_empty[0] ,
    \vfifo_mm2s_channel_empty[1] ,
    \reset_addr_reg[0]_0 ,
    \reset_addr_reg[0]_1 ,
    \gfwd_mode.storage_data1_reg[0] ,
    we_bcnt,
    \gpr1.dout_i_reg[31] ,
    \gpr1.dout_i_reg[7] ,
    wr_addr_arcnt,
    wr_addr_bcnt,
    Q_reg,
    Q_reg_0,
    we_arcnt,
    Q,
    empty_fwft_i_reg,
    aclk,
    empty_fwft_i_reg_0,
    mem_init_done_reg_0,
    \reset_addr_reg[0]_2 ,
    \gfwd_rev.state_reg[0] ,
    \gpfs.prog_full_i_reg ,
    \gpfs.prog_full_i_reg_0 ,
    \gfwd_rev.storage_data1_reg[0] ,
    m_axi_bvalid,
    empty_fwft_i_12,
    ar_address_inc,
    \gstage1.q_dly_reg[14] ,
    I126,
    \goreg_dm.dout_i_reg[0] ,
    \gfwd_rev.storage_data1_reg[0]_0 ,
    \goreg_dm.dout_i_reg[0]_0 ,
    \gpfs.prog_full_i_reg_1 ,
    \gfwd_rev.storage_data1_reg[0]_1 );
  output counts_matched;
  output \vfifo_mm2s_channel_empty[0] ;
  output \vfifo_mm2s_channel_empty[1] ;
  output \reset_addr_reg[0]_0 ;
  output \reset_addr_reg[0]_1 ;
  output \gfwd_mode.storage_data1_reg[0] ;
  output we_bcnt;
  output [0:0]\gpr1.dout_i_reg[31] ;
  output [0:0]\gpr1.dout_i_reg[7] ;
  output [0:0]wr_addr_arcnt;
  output [0:0]wr_addr_bcnt;
  output [15:0]Q_reg;
  output [15:0]Q_reg_0;
  output we_arcnt;
  input [0:0]Q;
  input empty_fwft_i_reg;
  input aclk;
  input empty_fwft_i_reg_0;
  input mem_init_done_reg_0;
  input \reset_addr_reg[0]_2 ;
  input [0:0]\gfwd_rev.state_reg[0] ;
  input \gpfs.prog_full_i_reg ;
  input \gpfs.prog_full_i_reg_0 ;
  input \gfwd_rev.storage_data1_reg[0] ;
  input m_axi_bvalid;
  input empty_fwft_i_12;
  input [0:0]ar_address_inc;
  input [0:0]\gstage1.q_dly_reg[14] ;
  input [0:0]I126;
  input \goreg_dm.dout_i_reg[0] ;
  input [15:0]\gfwd_rev.storage_data1_reg[0]_0 ;
  input [15:0]\goreg_dm.dout_i_reg[0]_0 ;
  input \gpfs.prog_full_i_reg_1 ;
  input [15:0]\gfwd_rev.storage_data1_reg[0]_1 ;

  wire [0:0]I126;
  wire [0:0]Q;
  wire [15:0]Q_reg;
  wire [15:0]Q_reg_0;
  wire aclk;
  wire [0:0]ar_address_inc;
  wire comp1_inst_n_1;
  wire comp1_inst_n_10;
  wire comp1_inst_n_11;
  wire comp1_inst_n_12;
  wire comp1_inst_n_13;
  wire comp1_inst_n_14;
  wire comp1_inst_n_15;
  wire comp1_inst_n_16;
  wire comp1_inst_n_2;
  wire comp1_inst_n_3;
  wire comp1_inst_n_4;
  wire comp1_inst_n_5;
  wire comp1_inst_n_6;
  wire comp1_inst_n_7;
  wire comp1_inst_n_8;
  wire comp1_inst_n_9;
  wire counts_matched;
  wire empty_fwft_i_12;
  wire empty_fwft_i_reg;
  wire empty_fwft_i_reg_0;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire [0:0]\gfwd_rev.state_reg[0] ;
  wire \gfwd_rev.storage_data1_reg[0] ;
  wire [15:0]\gfwd_rev.storage_data1_reg[0]_0 ;
  wire [15:0]\gfwd_rev.storage_data1_reg[0]_1 ;
  wire \gmux.gm[0].gm1.m1_i_2_n_0 ;
  wire \gmux.gm[0].gm1.m1_i_2_n_1 ;
  wire \gmux.gm[0].gm1.m1_i_2_n_2 ;
  wire \gmux.gm[0].gm1.m1_i_2_n_3 ;
  wire \gmux.gm[2].gms.ms_i_2_n_0 ;
  wire \gmux.gm[2].gms.ms_i_2_n_1 ;
  wire \gmux.gm[2].gms.ms_i_2_n_2 ;
  wire \gmux.gm[2].gms.ms_i_2_n_3 ;
  wire \gmux.gm[4].gms.ms_i_2_n_0 ;
  wire \gmux.gm[4].gms.ms_i_2_n_1 ;
  wire \gmux.gm[4].gms.ms_i_2_n_2 ;
  wire \gmux.gm[4].gms.ms_i_2_n_3 ;
  wire \gmux.gm[6].gms.ms_i_2_n_1 ;
  wire \gmux.gm[6].gms.ms_i_2_n_2 ;
  wire \gmux.gm[6].gms.ms_i_2_n_3 ;
  wire \goreg_dm.dout_i_reg[0] ;
  wire [15:0]\goreg_dm.dout_i_reg[0]_0 ;
  wire \gpfs.prog_full_i_reg ;
  wire \gpfs.prog_full_i_reg_0 ;
  wire \gpfs.prog_full_i_reg_1 ;
  wire [0:0]\gpr1.dout_i_reg[31] ;
  wire [0:0]\gpr1.dout_i_reg[7] ;
  wire [0:0]\gstage1.q_dly_reg[14] ;
  wire m_axi_bvalid;
  wire mem_init_done_reg_0;
  wire [15:0]plusOp;
  wire \reset_addr_reg[0]_0 ;
  wire \reset_addr_reg[0]_1 ;
  wire \reset_addr_reg[0]_2 ;
  wire \vfifo_mm2s_channel_empty[0] ;
  wire \vfifo_mm2s_channel_empty[1] ;
  wire we_arcnt;
  wire we_bcnt;
  wire [0:0]wr_addr_arcnt;
  wire [0:0]wr_addr_bcnt;
  wire [3:3]\NLW_gmux.gm[6].gms.ms_i_2_CO_UNCONNECTED ;

  axi_vfifo_ctrl_0axi_vfifo_ctrl_v2_0_9_compare__parameterized0 comp1_inst
       (.Q_reg({comp1_inst_n_5,comp1_inst_n_6,comp1_inst_n_7,comp1_inst_n_8}),
        .Q_reg_0({comp1_inst_n_9,comp1_inst_n_10,comp1_inst_n_11,comp1_inst_n_12}),
        .Q_reg_1({comp1_inst_n_13,comp1_inst_n_14,comp1_inst_n_15,comp1_inst_n_16}),
        .S({comp1_inst_n_1,comp1_inst_n_2,comp1_inst_n_3,comp1_inst_n_4}),
        .counts_matched(counts_matched),
        .\gfwd_rev.storage_data1_reg[0] (\gfwd_rev.storage_data1_reg[0]_0 ),
        .\gfwd_rev.storage_data1_reg[0]_0 (\gfwd_rev.storage_data1_reg[0]_1 ),
        .mem_init_done_reg(\reset_addr_reg[0]_1 ),
        .plusOp(plusOp));
  axi_vfifo_ctrl_0set_clr_ff_top__parameterized0 empty_set_clr
       (.Q(Q),
        .aclk(aclk),
        .empty_fwft_i_reg(empty_fwft_i_reg),
        .empty_fwft_i_reg_0(empty_fwft_i_reg_0),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0] ),
        .\gfwd_rev.state_reg[0] (\gfwd_rev.state_reg[0] ),
        .\gfwd_rev.storage_data1_reg[0] (\gfwd_rev.storage_data1_reg[0] ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\gpfs.prog_full_i_reg_0 (\gpfs.prog_full_i_reg_0 ),
        .\gpfs.prog_full_i_reg_1 (\gpfs.prog_full_i_reg_1 ),
        .mem_init_done_reg(\reset_addr_reg[0]_1 ),
        .\vfifo_mm2s_channel_empty[0] (\vfifo_mm2s_channel_empty[0] ),
        .\vfifo_mm2s_channel_empty[1] (\vfifo_mm2s_channel_empty[1] ),
        .we_arcnt(we_arcnt));
  CARRY4 \gmux.gm[0].gm1.m1_i_2 
       (.CI(1'b0),
        .CO({\gmux.gm[0].gm1.m1_i_2_n_0 ,\gmux.gm[0].gm1.m1_i_2_n_1 ,\gmux.gm[0].gm1.m1_i_2_n_2 ,\gmux.gm[0].gm1.m1_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\gfwd_rev.storage_data1_reg[0]_1 [0]}),
        .O(plusOp[3:0]),
        .S({comp1_inst_n_1,comp1_inst_n_2,comp1_inst_n_3,comp1_inst_n_4}));
  CARRY4 \gmux.gm[2].gms.ms_i_2 
       (.CI(\gmux.gm[0].gm1.m1_i_2_n_0 ),
        .CO({\gmux.gm[2].gms.ms_i_2_n_0 ,\gmux.gm[2].gms.ms_i_2_n_1 ,\gmux.gm[2].gms.ms_i_2_n_2 ,\gmux.gm[2].gms.ms_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[7:4]),
        .S({comp1_inst_n_5,comp1_inst_n_6,comp1_inst_n_7,comp1_inst_n_8}));
  CARRY4 \gmux.gm[4].gms.ms_i_2 
       (.CI(\gmux.gm[2].gms.ms_i_2_n_0 ),
        .CO({\gmux.gm[4].gms.ms_i_2_n_0 ,\gmux.gm[4].gms.ms_i_2_n_1 ,\gmux.gm[4].gms.ms_i_2_n_2 ,\gmux.gm[4].gms.ms_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[11:8]),
        .S({comp1_inst_n_9,comp1_inst_n_10,comp1_inst_n_11,comp1_inst_n_12}));
  CARRY4 \gmux.gm[6].gms.ms_i_2 
       (.CI(\gmux.gm[4].gms.ms_i_2_n_0 ),
        .CO({\NLW_gmux.gm[6].gms.ms_i_2_CO_UNCONNECTED [3],\gmux.gm[6].gms.ms_i_2_n_1 ,\gmux.gm[6].gms.ms_i_2_n_2 ,\gmux.gm[6].gms.ms_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[15:12]),
        .S({comp1_inst_n_13,comp1_inst_n_14,comp1_inst_n_15,comp1_inst_n_16}));
  FDRE #(
    .INIT(1'b0)) 
    mem_init_done_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\reset_addr_reg[0]_2 ),
        .Q(\reset_addr_reg[0]_1 ),
        .R(Q));
  LUT3 #(
    .INIT(8'h5D)) 
    ram_reg_0_1_0_5_i_1
       (.I0(\reset_addr_reg[0]_1 ),
        .I1(m_axi_bvalid),
        .I2(empty_fwft_i_12),
        .O(we_bcnt));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_0_5_i_2
       (.I0(\reset_addr_reg[0]_1 ),
        .I1(plusOp[1]),
        .O(Q_reg[1]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_0_5_i_2__0
       (.I0(\reset_addr_reg[0]_1 ),
        .I1(\goreg_dm.dout_i_reg[0]_0 [1]),
        .O(Q_reg_0[1]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_0_5_i_3
       (.I0(\reset_addr_reg[0]_1 ),
        .I1(plusOp[0]),
        .O(Q_reg[0]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_0_5_i_3__0
       (.I0(\reset_addr_reg[0]_1 ),
        .I1(\goreg_dm.dout_i_reg[0]_0 [0]),
        .O(Q_reg_0[0]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_0_5_i_4
       (.I0(\reset_addr_reg[0]_1 ),
        .I1(plusOp[3]),
        .O(Q_reg[3]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_0_5_i_4__0
       (.I0(\reset_addr_reg[0]_1 ),
        .I1(\goreg_dm.dout_i_reg[0]_0 [3]),
        .O(Q_reg_0[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_1_0_5_i_5__0
       (.I0(I126),
        .I1(\reset_addr_reg[0]_1 ),
        .I2(\reset_addr_reg[0]_0 ),
        .O(\gpr1.dout_i_reg[7] ));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_0_5_i_5__1
       (.I0(\reset_addr_reg[0]_1 ),
        .I1(plusOp[2]),
        .O(Q_reg[2]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_0_5_i_5__2
       (.I0(\reset_addr_reg[0]_1 ),
        .I1(\goreg_dm.dout_i_reg[0]_0 [2]),
        .O(Q_reg_0[2]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_0_5_i_6
       (.I0(\reset_addr_reg[0]_1 ),
        .I1(plusOp[5]),
        .O(Q_reg[5]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_0_5_i_6__0
       (.I0(\reset_addr_reg[0]_1 ),
        .I1(\goreg_dm.dout_i_reg[0]_0 [5]),
        .O(Q_reg_0[5]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_0_5_i_7
       (.I0(\reset_addr_reg[0]_1 ),
        .I1(plusOp[4]),
        .O(Q_reg[4]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_0_5_i_7__0
       (.I0(\reset_addr_reg[0]_1 ),
        .I1(\goreg_dm.dout_i_reg[0]_0 [4]),
        .O(Q_reg_0[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_1_0_5_i_8
       (.I0(\gfwd_rev.storage_data1_reg[0] ),
        .I1(\reset_addr_reg[0]_1 ),
        .I2(\reset_addr_reg[0]_0 ),
        .O(wr_addr_arcnt));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_1_0_5_i_8__0
       (.I0(\goreg_dm.dout_i_reg[0] ),
        .I1(\reset_addr_reg[0]_1 ),
        .I2(\reset_addr_reg[0]_0 ),
        .O(wr_addr_bcnt));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_12_15_i_1
       (.I0(\reset_addr_reg[0]_1 ),
        .I1(plusOp[13]),
        .O(Q_reg[13]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_12_15_i_1__0
       (.I0(\reset_addr_reg[0]_1 ),
        .I1(\goreg_dm.dout_i_reg[0]_0 [13]),
        .O(Q_reg_0[13]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_12_15_i_2
       (.I0(\reset_addr_reg[0]_1 ),
        .I1(plusOp[12]),
        .O(Q_reg[12]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_12_15_i_2__0
       (.I0(\reset_addr_reg[0]_1 ),
        .I1(\goreg_dm.dout_i_reg[0]_0 [12]),
        .O(Q_reg_0[12]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_12_15_i_3__3
       (.I0(\reset_addr_reg[0]_1 ),
        .I1(plusOp[15]),
        .O(Q_reg[15]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_12_15_i_3__4
       (.I0(\reset_addr_reg[0]_1 ),
        .I1(\goreg_dm.dout_i_reg[0]_0 [15]),
        .O(Q_reg_0[15]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_12_15_i_4
       (.I0(\reset_addr_reg[0]_1 ),
        .I1(plusOp[14]),
        .O(Q_reg[14]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_12_15_i_4__0
       (.I0(\reset_addr_reg[0]_1 ),
        .I1(\goreg_dm.dout_i_reg[0]_0 [14]),
        .O(Q_reg_0[14]));
  LUT5 #(
    .INIT(32'hFB3BC808)) 
    ram_reg_0_1_24_29_i_2__1
       (.I0(ar_address_inc),
        .I1(\reset_addr_reg[0]_1 ),
        .I2(\gstage1.q_dly_reg[14] ),
        .I3(I126),
        .I4(\reset_addr_reg[0]_0 ),
        .O(\gpr1.dout_i_reg[31] ));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_6_11_i_1
       (.I0(\reset_addr_reg[0]_1 ),
        .I1(plusOp[7]),
        .O(Q_reg[7]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_6_11_i_1__0
       (.I0(\reset_addr_reg[0]_1 ),
        .I1(\goreg_dm.dout_i_reg[0]_0 [7]),
        .O(Q_reg_0[7]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_6_11_i_2
       (.I0(\reset_addr_reg[0]_1 ),
        .I1(plusOp[6]),
        .O(Q_reg[6]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_6_11_i_2__0
       (.I0(\reset_addr_reg[0]_1 ),
        .I1(\goreg_dm.dout_i_reg[0]_0 [6]),
        .O(Q_reg_0[6]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_6_11_i_3
       (.I0(\reset_addr_reg[0]_1 ),
        .I1(plusOp[9]),
        .O(Q_reg[9]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_6_11_i_3__0
       (.I0(\reset_addr_reg[0]_1 ),
        .I1(\goreg_dm.dout_i_reg[0]_0 [9]),
        .O(Q_reg_0[9]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_6_11_i_4
       (.I0(\reset_addr_reg[0]_1 ),
        .I1(plusOp[8]),
        .O(Q_reg[8]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_6_11_i_4__0
       (.I0(\reset_addr_reg[0]_1 ),
        .I1(\goreg_dm.dout_i_reg[0]_0 [8]),
        .O(Q_reg_0[8]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_6_11_i_5
       (.I0(\reset_addr_reg[0]_1 ),
        .I1(plusOp[11]),
        .O(Q_reg[11]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_6_11_i_5__0
       (.I0(\reset_addr_reg[0]_1 ),
        .I1(\goreg_dm.dout_i_reg[0]_0 [11]),
        .O(Q_reg_0[11]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_6_11_i_6
       (.I0(\reset_addr_reg[0]_1 ),
        .I1(plusOp[10]),
        .O(Q_reg[10]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_6_11_i_6__0
       (.I0(\reset_addr_reg[0]_1 ),
        .I1(\goreg_dm.dout_i_reg[0]_0 [10]),
        .O(Q_reg_0[10]));
  FDRE #(
    .INIT(1'b0)) 
    \reset_addr_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(mem_init_done_reg_0),
        .Q(\reset_addr_reg[0]_0 ),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "vfifo_arbiter" *) 
module axi_vfifo_ctrl_0vfifo_arbiter
   (reset_addr,
    mem_init_done_reg_0,
    DIB,
    DIA,
    \gfwd_rev.state_reg[1] ,
    ADDRD,
    \gfwd_rev.storage_data1_reg[0] ,
    Q_reg,
    Q_reg_0,
    Q_reg_1,
    Q_reg_2,
    Q_reg_3,
    Q,
    aclk,
    mem_init_done_reg_1,
    \reset_addr_reg[0]_0 ,
    rd_data_mm2s_gcnt,
    DOA,
    \gfwd_mode.storage_data1_reg[76] ,
    DOB,
    \gpfs.prog_full_i_reg ,
    \gpfs.prog_full_i_reg_0 ,
    Q_reg_4,
    Q_reg_5,
    \gfwd_mode.storage_data1_reg[72] ,
    \gfwd_rev.state_reg[0] ,
    \gfwd_rev.storage_data1_reg[0]_0 ,
    counts_matched,
    \gpfs.prog_full_i_reg_1 ,
    vfifo_mm2s_channel_full);
  output reset_addr;
  output mem_init_done_reg_0;
  output [1:0]DIB;
  output [0:0]DIA;
  output [0:0]\gfwd_rev.state_reg[1] ;
  output [0:0]ADDRD;
  output \gfwd_rev.storage_data1_reg[0] ;
  output [0:0]Q_reg;
  output [1:0]Q_reg_0;
  output Q_reg_1;
  output Q_reg_2;
  output Q_reg_3;
  input [0:0]Q;
  input aclk;
  input mem_init_done_reg_1;
  input \reset_addr_reg[0]_0 ;
  input [3:0]rd_data_mm2s_gcnt;
  input [1:0]DOA;
  input \gfwd_mode.storage_data1_reg[76] ;
  input [1:0]DOB;
  input \gpfs.prog_full_i_reg ;
  input \gpfs.prog_full_i_reg_0 ;
  input Q_reg_4;
  input Q_reg_5;
  input [0:0]\gfwd_mode.storage_data1_reg[72] ;
  input \gfwd_rev.state_reg[0] ;
  input [1:0]\gfwd_rev.storage_data1_reg[0]_0 ;
  input counts_matched;
  input \gpfs.prog_full_i_reg_1 ;
  input [1:0]vfifo_mm2s_channel_full;

  wire [0:0]ADDRD;
  wire [0:0]DIA;
  wire [1:0]DIB;
  wire [1:0]DOA;
  wire [1:0]DOB;
  wire [0:0]Q;
  wire [0:0]Q_reg;
  wire [1:0]Q_reg_0;
  wire Q_reg_1;
  wire Q_reg_2;
  wire Q_reg_3;
  wire Q_reg_4;
  wire Q_reg_5;
  wire aclk;
  wire [3:0]ch_arb_cntr_reg;
  wire [1:1]ch_mask_mm2s;
  wire \ch_mask_reg_n_0_[0] ;
  wire ch_req_rgslice_n_11;
  wire ch_req_rgslice_n_13;
  wire ch_req_rgslice_n_14;
  wire ch_req_rgslice_n_7;
  wire ch_req_rgslice_n_8;
  wire ch_req_rgslice_n_9;
  wire counts_matched;
  wire curr_state;
  wire empty_set_clr_n_2;
  wire empty_set_clr_n_6;
  wire [0:0]\gfwd_mode.storage_data1_reg[72] ;
  wire \gfwd_mode.storage_data1_reg[76] ;
  wire \gfwd_rev.state_reg[0] ;
  wire [0:0]\gfwd_rev.state_reg[1] ;
  wire \gfwd_rev.storage_data1_reg[0] ;
  wire [1:0]\gfwd_rev.storage_data1_reg[0]_0 ;
  wire \gpfs.prog_full_i_reg ;
  wire \gpfs.prog_full_i_reg_0 ;
  wire \gpfs.prog_full_i_reg_1 ;
  wire mem_init_done_reg_0;
  wire mem_init_done_reg_1;
  wire [1:1]mux4_out;
  wire next_state;
  wire p_2_in;
  wire [3:0]rd_data_mm2s_gcnt;
  wire [0:0]reg_slice_payload_in;
  wire reset_addr;
  wire \reset_addr_reg[0]_0 ;
  wire s_axis_tready_arb_rs_in;
  wire s_axis_tvalid_arb_rs_in;
  wire [1:0]vfifo_mm2s_channel_full;
  wire [1:0]vfifo_mm2s_channel_full_reg;

  FDRE #(
    .INIT(1'b0)) 
    \ch_arb_cntr_reg_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(ch_req_rgslice_n_9),
        .Q(ch_arb_cntr_reg[0]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \ch_arb_cntr_reg_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(empty_set_clr_n_6),
        .Q(ch_arb_cntr_reg[1]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \ch_arb_cntr_reg_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(ch_req_rgslice_n_8),
        .Q(ch_arb_cntr_reg[2]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \ch_arb_cntr_reg_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(ch_req_rgslice_n_7),
        .Q(ch_arb_cntr_reg[3]),
        .R(Q));
  FDSE #(
    .INIT(1'b0)) 
    \ch_mask_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(ch_req_rgslice_n_14),
        .Q(\ch_mask_reg_n_0_[0] ),
        .S(Q));
  FDRE #(
    .INIT(1'b0)) 
    \ch_mask_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(ch_req_rgslice_n_13),
        .Q(p_2_in),
        .R(Q));
  axi_vfifo_ctrl_0axic_register_slice ch_req_rgslice
       (.ADDRD(ADDRD),
        .D({ch_req_rgslice_n_7,ch_req_rgslice_n_8,ch_req_rgslice_n_9}),
        .Q(Q),
        .Q_reg(Q_reg_1),
        .Q_reg_0(Q_reg_2),
        .Q_reg_1(ch_req_rgslice_n_11),
        .Q_reg_2(Q_reg_3),
        .Q_reg_3(empty_set_clr_n_2),
        .Q_reg_4(Q_reg_5),
        .aclk(aclk),
        .\ch_arb_cntr_reg_reg[3] (ch_arb_cntr_reg),
        .ch_mask_mm2s(ch_mask_mm2s),
        .\ch_mask_reg[0] (ch_req_rgslice_n_14),
        .\ch_mask_reg[0]_0 (\ch_mask_reg_n_0_[0] ),
        .\ch_mask_reg[1] (ch_req_rgslice_n_13),
        .counts_matched(counts_matched),
        .curr_state(curr_state),
        .\gfwd_rev.state_reg[1]_0 (\gfwd_rev.state_reg[1] ),
        .\gfwd_rev.storage_data1_reg[0]_0 (\gfwd_rev.storage_data1_reg[0] ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\gpfs.prog_full_i_reg_0 (\gpfs.prog_full_i_reg_0 ),
        .\gpfs.prog_full_i_reg_1 (\gpfs.prog_full_i_reg_1 ),
        .mem_init_done_reg(mem_init_done_reg_0),
        .mux4_out(mux4_out),
        .next_state(next_state),
        .p_2_in(p_2_in),
        .reset_addr(reset_addr),
        .s_axis_tready_arb_rs_in(s_axis_tready_arb_rs_in),
        .s_axis_tvalid_arb_rs_in(s_axis_tvalid_arb_rs_in),
        .\vfifo_mm2s_channel_full_reg_reg[1] (reg_slice_payload_in),
        .\vfifo_mm2s_channel_full_reg_reg[1]_0 (vfifo_mm2s_channel_full_reg[1]));
  FDRE curr_state_reg
       (.C(aclk),
        .CE(1'b1),
        .D(next_state),
        .Q(curr_state),
        .R(Q));
  axi_vfifo_ctrl_0set_clr_ff_top empty_set_clr
       (.D(empty_set_clr_n_6),
        .DIB(DIB),
        .DOA(DOA),
        .DOB(DOB),
        .Q(vfifo_mm2s_channel_full_reg),
        .Q_reg(ch_mask_mm2s),
        .Q_reg_0(Q_reg_4),
        .Q_reg_1(Q_reg_5),
        .aclk(aclk),
        .\ch_arb_cntr_reg_reg[1] (ch_arb_cntr_reg[1:0]),
        .\ch_mask_reg[0] (\ch_mask_reg_n_0_[0] ),
        .\ch_mask_reg[1] (empty_set_clr_n_2),
        .curr_state(curr_state),
        .\gfwd_mode.storage_data1_reg[72] (\gfwd_mode.storage_data1_reg[72] ),
        .\gfwd_mode.storage_data1_reg[76] (\gfwd_mode.storage_data1_reg[76] ),
        .\gfwd_rev.storage_data1_reg[0] (reg_slice_payload_in),
        .\gfwd_rev.storage_data1_reg[0]_0 (ch_req_rgslice_n_11),
        .mem_init_done_reg(mem_init_done_reg_0),
        .mux4_out(mux4_out),
        .p_2_in(p_2_in),
        .rd_data_mm2s_gcnt(rd_data_mm2s_gcnt),
        .s_axis_tready_arb_rs_in(s_axis_tready_arb_rs_in),
        .s_axis_tvalid_arb_rs_in(s_axis_tvalid_arb_rs_in),
        .\wr_rst_reg_reg[1] (Q));
  FDRE #(
    .INIT(1'b1)) 
    mem_init_done_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\reset_addr_reg[0]_0 ),
        .Q(mem_init_done_reg_0),
        .R(Q));
  LUT4 #(
    .INIT(16'h2A80)) 
    ram_reg_0_1_0_3_i_2
       (.I0(mem_init_done_reg_0),
        .I1(\gfwd_rev.state_reg[0] ),
        .I2(\gfwd_rev.storage_data1_reg[0]_0 [0]),
        .I3(\gfwd_rev.storage_data1_reg[0]_0 [1]),
        .O(Q_reg_0[1]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_3_i_3
       (.I0(mem_init_done_reg_0),
        .I1(DOA[0]),
        .O(DIA));
  LUT3 #(
    .INIT(8'h28)) 
    ram_reg_0_1_0_3_i_3__0
       (.I0(mem_init_done_reg_0),
        .I1(\gfwd_rev.state_reg[0] ),
        .I2(\gfwd_rev.storage_data1_reg[0]_0 [0]),
        .O(Q_reg_0[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_1_0_3_i_6__0
       (.I0(\gfwd_mode.storage_data1_reg[72] ),
        .I1(mem_init_done_reg_0),
        .I2(reset_addr),
        .O(Q_reg));
  FDRE #(
    .INIT(1'b0)) 
    \reset_addr_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(mem_init_done_reg_1),
        .Q(reset_addr),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \vfifo_mm2s_channel_full_reg_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(vfifo_mm2s_channel_full[0]),
        .Q(vfifo_mm2s_channel_full_reg[0]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \vfifo_mm2s_channel_full_reg_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(vfifo_mm2s_channel_full[1]),
        .Q(vfifo_mm2s_channel_full_reg[1]),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "vfifo_awgen" *) 
module axi_vfifo_ctrl_0vfifo_awgen
   (\gfwd_mode.storage_data1_reg[1] ,
    D,
    m_axi_awvalid_i,
    m_axi_wvalid_i,
    \packet_cnt_reg[5]_0 ,
    \burst_count_reg[5]_0 ,
    \gfwd_mode.storage_data1_reg[65] ,
    \gfwd_mode.storage_data1_reg[2] ,
    \gfwd_mode.storage_data1_reg[13] ,
    awgen_to_mcpf_tvalid,
    \gfwd_mode.storage_data1_reg[6] ,
    \gfwd_mode.storage_data1_reg[65]_0 ,
    \gfwd_mode.storage_data1_reg[0] ,
    \gfwd_mode.storage_data1_reg[0]_0 ,
    \gcc0.gc0.count_d1_reg[5] ,
    \aw_addr_r_reg[31]_0 ,
    \gcc0.gc0.count_d1_reg[3] ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    \gpr1.dout_i_reg[37] ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 ,
    Q,
    aclk,
    E,
    \gfwd_mode.storage_data1_reg[98] ,
    \gfwd_mode.areset_d1_reg ,
    \gfwd_mode.m_valid_i_reg ,
    \gfwd_mode.m_valid_i_reg_0 ,
    \gfwd_mode.storage_data1_reg[10] ,
    first_txn_byte_reg_0,
    \gfwd_mode.m_valid_i_reg_1 ,
    \gfwd_mode.storage_data1_reg[9] ,
    \gfwd_mode.storage_data1_reg[0]_1 ,
    \gfwd_mode.storage_data1_reg[10]_0 ,
    tstart_reg_0,
    \gfwd_mode.storage_data1_reg[11] ,
    \gfwd_mode.storage_data1_reg[11]_0 ,
    \gfwd_mode.areset_d1_reg_0 ,
    \gfwd_mode.areset_d1_reg_1 ,
    p_2_out_0,
    \gfwd_mode.m_valid_i_reg_2 ,
    p_2_out,
    p_2_out_17,
    \gfwd_mode.m_valid_i_reg_3 ,
    \gfwd_mode.m_valid_i_reg_4 ,
    \gfwd_mode.m_valid_i_reg_5 );
  output \gfwd_mode.storage_data1_reg[1] ;
  output [15:0]D;
  output m_axi_awvalid_i;
  output m_axi_wvalid_i;
  output \packet_cnt_reg[5]_0 ;
  output \burst_count_reg[5]_0 ;
  output \gfwd_mode.storage_data1_reg[65] ;
  output \gfwd_mode.storage_data1_reg[2] ;
  output [12:0]\gfwd_mode.storage_data1_reg[13] ;
  output awgen_to_mcpf_tvalid;
  output \gfwd_mode.storage_data1_reg[6] ;
  output [0:0]\gfwd_mode.storage_data1_reg[65]_0 ;
  output [0:0]\gfwd_mode.storage_data1_reg[0] ;
  output [0:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  output [0:0]\gcc0.gc0.count_d1_reg[5] ;
  output \aw_addr_r_reg[31]_0 ;
  output [0:0]\gcc0.gc0.count_d1_reg[3] ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  output [43:0]\gpr1.dout_i_reg[37] ;
  output [64:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 ;
  input [0:0]Q;
  input aclk;
  input [0:0]E;
  input [96:0]\gfwd_mode.storage_data1_reg[98] ;
  input \gfwd_mode.areset_d1_reg ;
  input \gfwd_mode.m_valid_i_reg ;
  input \gfwd_mode.m_valid_i_reg_0 ;
  input \gfwd_mode.storage_data1_reg[10] ;
  input first_txn_byte_reg_0;
  input \gfwd_mode.m_valid_i_reg_1 ;
  input \gfwd_mode.storage_data1_reg[9] ;
  input \gfwd_mode.storage_data1_reg[0]_1 ;
  input \gfwd_mode.storage_data1_reg[10]_0 ;
  input tstart_reg_0;
  input [9:0]\gfwd_mode.storage_data1_reg[11] ;
  input \gfwd_mode.storage_data1_reg[11]_0 ;
  input \gfwd_mode.areset_d1_reg_0 ;
  input \gfwd_mode.areset_d1_reg_1 ;
  input p_2_out_0;
  input \gfwd_mode.m_valid_i_reg_2 ;
  input p_2_out;
  input p_2_out_17;
  input [0:0]\gfwd_mode.m_valid_i_reg_3 ;
  input [0:0]\gfwd_mode.m_valid_i_reg_4 ;
  input [0:0]\gfwd_mode.m_valid_i_reg_5 ;

  wire [15:0]D;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire [64:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 ;
  wire [0:0]E;
  wire [0:0]Q;
  wire R;
  wire R1_in;
  wire R3_in;
  wire R5_in;
  wire R7_in;
  wire R9_in;
  wire [44:13]S_PAYLOAD_DATA;
  wire aclk;
  wire addr_ready_i_1_n_0;
  wire \aw_addr_r_reg[31]_0 ;
  wire aw_len_i;
  wire \aw_len_i[4]_i_2_n_0 ;
  wire \aw_len_i[5]_i_2_n_0 ;
  wire \aw_len_i[7]_i_3_n_0 ;
  wire aw_rslice1_n_2;
  wire awgen_to_mcpf_tvalid;
  wire \burst_count[5]_i_1_n_0 ;
  wire \burst_count_reg[5]_0 ;
  wire [5:0]burst_count_reg__0;
  wire first_txn_byte;
  wire first_txn_byte_reg_0;
  wire [0:0]\gcc0.gc0.count_d1_reg[3] ;
  wire [0:0]\gcc0.gc0.count_d1_reg[5] ;
  wire \gfwd_mode.areset_d1_reg ;
  wire \gfwd_mode.areset_d1_reg_0 ;
  wire \gfwd_mode.areset_d1_reg_1 ;
  wire \gfwd_mode.m_valid_i_reg ;
  wire \gfwd_mode.m_valid_i_reg_0 ;
  wire \gfwd_mode.m_valid_i_reg_1 ;
  wire \gfwd_mode.m_valid_i_reg_2 ;
  wire [0:0]\gfwd_mode.m_valid_i_reg_3 ;
  wire [0:0]\gfwd_mode.m_valid_i_reg_4 ;
  wire [0:0]\gfwd_mode.m_valid_i_reg_5 ;
  wire \gfwd_mode.storage_data1[4]_i_2_n_0 ;
  wire \gfwd_mode.storage_data1[5]_i_2_n_0 ;
  wire \gfwd_mode.storage_data1[6]_i_2_n_0 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0] ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  wire \gfwd_mode.storage_data1_reg[0]_1 ;
  wire \gfwd_mode.storage_data1_reg[10] ;
  wire \gfwd_mode.storage_data1_reg[10]_0 ;
  wire [9:0]\gfwd_mode.storage_data1_reg[11] ;
  wire \gfwd_mode.storage_data1_reg[11]_0 ;
  wire [12:0]\gfwd_mode.storage_data1_reg[13] ;
  wire \gfwd_mode.storage_data1_reg[1] ;
  wire \gfwd_mode.storage_data1_reg[2] ;
  wire \gfwd_mode.storage_data1_reg[65] ;
  wire [0:0]\gfwd_mode.storage_data1_reg[65]_0 ;
  wire \gfwd_mode.storage_data1_reg[6] ;
  wire [96:0]\gfwd_mode.storage_data1_reg[98] ;
  wire \gfwd_mode.storage_data1_reg[9] ;
  wire [43:0]\gpr1.dout_i_reg[37] ;
  wire m_axi_awvalid_i;
  wire m_axi_wvalid_i;
  wire \no_of_bytes[3]_i_1_n_0 ;
  wire \no_of_bytes[4]_i_1_n_0 ;
  wire \no_of_bytes[5]_i_1_n_0 ;
  wire \no_of_bytes[6]_i_1_n_0 ;
  wire \no_of_bytes[7]_i_1_n_0 ;
  wire \no_of_bytes[8]_i_1_n_0 ;
  wire \no_of_bytes[8]_i_2_n_0 ;
  wire [7:0]p_0_in;
  wire p_2_out;
  wire p_2_out_0;
  wire p_2_out_17;
  wire \packet_cnt[2]_i_1_n_0 ;
  wire \packet_cnt[5]_i_1_n_0 ;
  wire \packet_cnt_reg[5]_0 ;
  wire [5:0]packet_cnt_reg__0;
  wire [5:0]plusOp__0;
  wire [5:0]plusOp__1;
  wire tstart_reg_0;
  wire \tstrb_r_reg_n_0_[0] ;
  wire \tstrb_r_reg_n_0_[2] ;
  wire wdata_rslice1_n_0;
  wire wdata_rslice1_n_1;
  wire wdata_rslice1_n_10;
  wire wdata_rslice1_n_11;
  wire wdata_rslice1_n_12;
  wire wdata_rslice1_n_13;
  wire wdata_rslice1_n_14;
  wire wdata_rslice1_n_15;
  wire wdata_rslice1_n_16;
  wire wdata_rslice1_n_17;
  wire wdata_rslice1_n_18;
  wire wdata_rslice1_n_19;
  wire wdata_rslice1_n_2;
  wire wdata_rslice1_n_20;
  wire wdata_rslice1_n_21;
  wire wdata_rslice1_n_22;
  wire wdata_rslice1_n_23;
  wire wdata_rslice1_n_24;
  wire wdata_rslice1_n_25;
  wire wdata_rslice1_n_26;
  wire wdata_rslice1_n_27;
  wire wdata_rslice1_n_28;
  wire wdata_rslice1_n_29;
  wire wdata_rslice1_n_3;
  wire wdata_rslice1_n_30;
  wire wdata_rslice1_n_31;
  wire wdata_rslice1_n_32;
  wire wdata_rslice1_n_33;
  wire wdata_rslice1_n_34;
  wire wdata_rslice1_n_35;
  wire wdata_rslice1_n_36;
  wire wdata_rslice1_n_37;
  wire wdata_rslice1_n_38;
  wire wdata_rslice1_n_39;
  wire wdata_rslice1_n_4;
  wire wdata_rslice1_n_40;
  wire wdata_rslice1_n_41;
  wire wdata_rslice1_n_42;
  wire wdata_rslice1_n_43;
  wire wdata_rslice1_n_44;
  wire wdata_rslice1_n_45;
  wire wdata_rslice1_n_46;
  wire wdata_rslice1_n_47;
  wire wdata_rslice1_n_48;
  wire wdata_rslice1_n_49;
  wire wdata_rslice1_n_5;
  wire wdata_rslice1_n_50;
  wire wdata_rslice1_n_51;
  wire wdata_rslice1_n_52;
  wire wdata_rslice1_n_53;
  wire wdata_rslice1_n_54;
  wire wdata_rslice1_n_55;
  wire wdata_rslice1_n_56;
  wire wdata_rslice1_n_57;
  wire wdata_rslice1_n_58;
  wire wdata_rslice1_n_59;
  wire wdata_rslice1_n_6;
  wire wdata_rslice1_n_60;
  wire wdata_rslice1_n_61;
  wire wdata_rslice1_n_62;
  wire wdata_rslice1_n_63;
  wire wdata_rslice1_n_7;
  wire wdata_rslice1_n_8;
  wire wdata_rslice1_n_9;

  LUT4 #(
    .INIT(16'h2AFA)) 
    addr_ready_i_1
       (.I0(E),
        .I1(\gfwd_mode.m_valid_i_reg_2 ),
        .I2(\gfwd_mode.storage_data1_reg[65] ),
        .I3(first_txn_byte),
        .O(addr_ready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    addr_ready_reg
       (.C(aclk),
        .CE(1'b1),
        .D(addr_ready_i_1_n_0),
        .Q(\gfwd_mode.storage_data1_reg[65] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    addr_rollover_r_reg
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[98] [96]),
        .Q(D[15]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[0] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_3 ),
        .D(\gfwd_mode.storage_data1_reg[98] [64]),
        .Q(S_PAYLOAD_DATA[13]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[10] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_3 ),
        .D(\gfwd_mode.storage_data1_reg[98] [74]),
        .Q(S_PAYLOAD_DATA[23]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[11] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_3 ),
        .D(\gfwd_mode.storage_data1_reg[98] [75]),
        .Q(S_PAYLOAD_DATA[24]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[12] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_3 ),
        .D(\gfwd_mode.storage_data1_reg[98] [76]),
        .Q(S_PAYLOAD_DATA[25]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[13] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_3 ),
        .D(\gfwd_mode.storage_data1_reg[98] [77]),
        .Q(S_PAYLOAD_DATA[26]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[14] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_3 ),
        .D(\gfwd_mode.storage_data1_reg[98] [78]),
        .Q(S_PAYLOAD_DATA[27]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[15] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_3 ),
        .D(\gfwd_mode.storage_data1_reg[98] [79]),
        .Q(S_PAYLOAD_DATA[28]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[16] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_3 ),
        .D(\gfwd_mode.storage_data1_reg[98] [80]),
        .Q(S_PAYLOAD_DATA[29]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[17] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_3 ),
        .D(\gfwd_mode.storage_data1_reg[98] [81]),
        .Q(S_PAYLOAD_DATA[30]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[18] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_3 ),
        .D(\gfwd_mode.storage_data1_reg[98] [82]),
        .Q(S_PAYLOAD_DATA[31]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[19] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_3 ),
        .D(\gfwd_mode.storage_data1_reg[98] [83]),
        .Q(S_PAYLOAD_DATA[32]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[1] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_3 ),
        .D(\gfwd_mode.storage_data1_reg[98] [65]),
        .Q(S_PAYLOAD_DATA[14]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[20] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_3 ),
        .D(\gfwd_mode.storage_data1_reg[98] [84]),
        .Q(S_PAYLOAD_DATA[33]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[21] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_3 ),
        .D(\gfwd_mode.storage_data1_reg[98] [85]),
        .Q(S_PAYLOAD_DATA[34]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[22] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_3 ),
        .D(\gfwd_mode.storage_data1_reg[98] [86]),
        .Q(S_PAYLOAD_DATA[35]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[23] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_3 ),
        .D(\gfwd_mode.storage_data1_reg[98] [87]),
        .Q(S_PAYLOAD_DATA[36]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[24] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_3 ),
        .D(\gfwd_mode.storage_data1_reg[98] [88]),
        .Q(S_PAYLOAD_DATA[37]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[25] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_3 ),
        .D(\gfwd_mode.storage_data1_reg[98] [89]),
        .Q(S_PAYLOAD_DATA[38]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[26] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_3 ),
        .D(\gfwd_mode.storage_data1_reg[98] [90]),
        .Q(S_PAYLOAD_DATA[39]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[27] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_3 ),
        .D(\gfwd_mode.storage_data1_reg[98] [91]),
        .Q(S_PAYLOAD_DATA[40]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[28] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_3 ),
        .D(\gfwd_mode.storage_data1_reg[98] [92]),
        .Q(S_PAYLOAD_DATA[41]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[29] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_3 ),
        .D(\gfwd_mode.storage_data1_reg[98] [93]),
        .Q(S_PAYLOAD_DATA[42]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[2] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_3 ),
        .D(\gfwd_mode.storage_data1_reg[98] [66]),
        .Q(S_PAYLOAD_DATA[15]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[30] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_3 ),
        .D(\gfwd_mode.storage_data1_reg[98] [94]),
        .Q(S_PAYLOAD_DATA[43]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[31] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_3 ),
        .D(\gfwd_mode.storage_data1_reg[98] [95]),
        .Q(S_PAYLOAD_DATA[44]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[3] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_3 ),
        .D(\gfwd_mode.storage_data1_reg[98] [67]),
        .Q(S_PAYLOAD_DATA[16]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[4] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_3 ),
        .D(\gfwd_mode.storage_data1_reg[98] [68]),
        .Q(S_PAYLOAD_DATA[17]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[5] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_3 ),
        .D(\gfwd_mode.storage_data1_reg[98] [69]),
        .Q(S_PAYLOAD_DATA[18]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[6] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_3 ),
        .D(\gfwd_mode.storage_data1_reg[98] [70]),
        .Q(S_PAYLOAD_DATA[19]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[7] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_3 ),
        .D(\gfwd_mode.storage_data1_reg[98] [71]),
        .Q(S_PAYLOAD_DATA[20]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[8] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_3 ),
        .D(\gfwd_mode.storage_data1_reg[98] [72]),
        .Q(S_PAYLOAD_DATA[21]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[9] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_3 ),
        .D(\gfwd_mode.storage_data1_reg[98] [73]),
        .Q(S_PAYLOAD_DATA[22]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_id_r_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg ),
        .Q(D[0]),
        .R(Q));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'h26)) 
    \aw_len_i[0]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[65]_0 ),
        .I1(E),
        .I2(D[7]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'h2662)) 
    \aw_len_i[1]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[65]_0 ),
        .I1(E),
        .I2(D[8]),
        .I3(D[7]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'h26626262)) 
    \aw_len_i[2]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[65]_0 ),
        .I1(E),
        .I2(D[9]),
        .I3(D[7]),
        .I4(D[8]),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'h2662626262626262)) 
    \aw_len_i[3]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[65]_0 ),
        .I1(E),
        .I2(D[10]),
        .I3(D[8]),
        .I4(D[7]),
        .I5(D[9]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'h2662)) 
    \aw_len_i[4]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[65]_0 ),
        .I1(E),
        .I2(D[11]),
        .I3(\aw_len_i[4]_i_2_n_0 ),
        .O(p_0_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \aw_len_i[4]_i_2 
       (.I0(D[10]),
        .I1(D[8]),
        .I2(D[7]),
        .I3(D[9]),
        .O(\aw_len_i[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'h2662)) 
    \aw_len_i[5]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[65]_0 ),
        .I1(E),
        .I2(D[12]),
        .I3(\aw_len_i[5]_i_2_n_0 ),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \aw_len_i[5]_i_2 
       (.I0(D[11]),
        .I1(D[9]),
        .I2(D[7]),
        .I3(D[8]),
        .I4(D[10]),
        .O(\aw_len_i[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'h2662)) 
    \aw_len_i[6]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[65]_0 ),
        .I1(E),
        .I2(D[13]),
        .I3(\aw_len_i[7]_i_3_n_0 ),
        .O(p_0_in[6]));
  LUT2 #(
    .INIT(4'hE)) 
    \aw_len_i[7]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[65]_0 ),
        .I1(E),
        .O(aw_len_i));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'h26626262)) 
    \aw_len_i[7]_i_2 
       (.I0(\gfwd_mode.storage_data1_reg[65]_0 ),
        .I1(E),
        .I2(D[14]),
        .I3(\aw_len_i[7]_i_3_n_0 ),
        .I4(D[13]),
        .O(p_0_in[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \aw_len_i[7]_i_3 
       (.I0(D[12]),
        .I1(D[10]),
        .I2(D[8]),
        .I3(D[7]),
        .I4(D[9]),
        .I5(D[11]),
        .O(\aw_len_i[7]_i_3_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \aw_len_i_reg[0] 
       (.C(aclk),
        .CE(aw_len_i),
        .D(p_0_in[0]),
        .Q(D[7]),
        .S(Q));
  FDSE #(
    .INIT(1'b0)) 
    \aw_len_i_reg[1] 
       (.C(aclk),
        .CE(aw_len_i),
        .D(p_0_in[1]),
        .Q(D[8]),
        .S(Q));
  FDSE #(
    .INIT(1'b0)) 
    \aw_len_i_reg[2] 
       (.C(aclk),
        .CE(aw_len_i),
        .D(p_0_in[2]),
        .Q(D[9]),
        .S(Q));
  FDSE #(
    .INIT(1'b0)) 
    \aw_len_i_reg[3] 
       (.C(aclk),
        .CE(aw_len_i),
        .D(p_0_in[3]),
        .Q(D[10]),
        .S(Q));
  FDSE #(
    .INIT(1'b0)) 
    \aw_len_i_reg[4] 
       (.C(aclk),
        .CE(aw_len_i),
        .D(p_0_in[4]),
        .Q(D[11]),
        .S(Q));
  FDSE #(
    .INIT(1'b0)) 
    \aw_len_i_reg[5] 
       (.C(aclk),
        .CE(aw_len_i),
        .D(p_0_in[5]),
        .Q(D[12]),
        .S(Q));
  FDSE #(
    .INIT(1'b0)) 
    \aw_len_i_reg[6] 
       (.C(aclk),
        .CE(aw_len_i),
        .D(p_0_in[6]),
        .Q(D[13]),
        .S(Q));
  FDSE #(
    .INIT(1'b0)) 
    \aw_len_i_reg[7] 
       (.C(aclk),
        .CE(aw_len_i),
        .D(p_0_in[7]),
        .Q(D[14]),
        .S(Q));
  axi_vfifo_ctrl_0axic_register_slice__parameterized15 aw_rslice1
       (.D({D[0],S_PAYLOAD_DATA,D[14:7]}),
        .E(aw_rslice1_n_2),
        .Q(Q),
        .aclk(aclk),
        .addr_ready_reg(\gfwd_mode.storage_data1_reg[65]_0 ),
        .addr_ready_reg_0(\gfwd_mode.storage_data1_reg[65] ),
        .\gcc0.gc0.count_d1_reg[3] (\gcc0.gc0.count_d1_reg[3] ),
        .\gfwd_mode.areset_d1_reg_0 (\gfwd_mode.areset_d1_reg ),
        .\gfwd_mode.m_valid_i_reg_0 (E),
        .\gfwd_mode.storage_data1_reg[1] (\gfwd_mode.storage_data1_reg[1] ),
        .\gpr1.dout_i_reg[37] (\gpr1.dout_i_reg[37] ),
        .m_axi_awvalid_i(m_axi_awvalid_i),
        .p_2_out(p_2_out));
  LUT1 #(
    .INIT(2'h1)) 
    \burst_count[0]_i_1 
       (.I0(burst_count_reg__0[0]),
        .O(plusOp__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \burst_count[1]_i_1 
       (.I0(burst_count_reg__0[0]),
        .I1(burst_count_reg__0[1]),
        .O(plusOp__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \burst_count[2]_i_1 
       (.I0(burst_count_reg__0[2]),
        .I1(burst_count_reg__0[0]),
        .I2(burst_count_reg__0[1]),
        .O(plusOp__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \burst_count[3]_i_1 
       (.I0(burst_count_reg__0[3]),
        .I1(burst_count_reg__0[1]),
        .I2(burst_count_reg__0[0]),
        .I3(burst_count_reg__0[2]),
        .O(plusOp__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \burst_count[4]_i_1 
       (.I0(burst_count_reg__0[4]),
        .I1(burst_count_reg__0[2]),
        .I2(burst_count_reg__0[0]),
        .I3(burst_count_reg__0[1]),
        .I4(burst_count_reg__0[3]),
        .O(plusOp__1[4]));
  LUT4 #(
    .INIT(16'hFEEE)) 
    \burst_count[5]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[65]_0 ),
        .I1(Q),
        .I2(\burst_count_reg[5]_0 ),
        .I3(E),
        .O(\burst_count[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \burst_count[5]_i_2 
       (.I0(burst_count_reg__0[5]),
        .I1(burst_count_reg__0[3]),
        .I2(burst_count_reg__0[1]),
        .I3(burst_count_reg__0[0]),
        .I4(burst_count_reg__0[2]),
        .I5(burst_count_reg__0[4]),
        .O(plusOp__1[5]));
  FDRE #(
    .INIT(1'b0)) 
    \burst_count_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__1[0]),
        .Q(burst_count_reg__0[0]),
        .R(\burst_count[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \burst_count_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__1[1]),
        .Q(burst_count_reg__0[1]),
        .R(\burst_count[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \burst_count_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__1[2]),
        .Q(burst_count_reg__0[2]),
        .R(\burst_count[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \burst_count_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__1[3]),
        .Q(burst_count_reg__0[3]),
        .R(\burst_count[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \burst_count_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__1[4]),
        .Q(burst_count_reg__0[4]),
        .R(\burst_count[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \burst_count_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__1[5]),
        .Q(burst_count_reg__0[5]),
        .R(\burst_count[5]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    first_txn_byte_reg
       (.C(aclk),
        .CE(1'b1),
        .D(first_txn_byte_reg_0),
        .Q(\burst_count_reg[5]_0 ),
        .S(Q));
  FDSE #(
    .INIT(1'b0)) 
    first_txn_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[10] ),
        .Q(\packet_cnt_reg[5]_0 ),
        .S(Q));
  LUT2 #(
    .INIT(4'h2)) 
    \gcc0.gc0.count_d1[5]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[65]_0 ),
        .I1(p_2_out_0),
        .O(\gcc0.gc0.count_d1_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    \gfwd_mode.storage_data1[13]_i_1__0 
       (.I0(\gfwd_mode.storage_data1_reg[13] [2]),
        .I1(\gfwd_mode.storage_data1_reg[65]_0 ),
        .I2(\gfwd_mode.storage_data1_reg[2] ),
        .I3(\gfwd_mode.areset_d1_reg_1 ),
        .O(\gfwd_mode.storage_data1_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gfwd_mode.storage_data1[15]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[65]_0 ),
        .I1(\gfwd_mode.areset_d1_reg_0 ),
        .O(\gfwd_mode.storage_data1_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'hAAAAAA6A)) 
    \gfwd_mode.storage_data1[1]_i_1 
       (.I0(packet_cnt_reg__0[0]),
        .I1(\gfwd_mode.storage_data1_reg[2] ),
        .I2(\gfwd_mode.storage_data1_reg[65]_0 ),
        .I3(\gfwd_mode.storage_data1_reg[13] [2]),
        .I4(\packet_cnt_reg[5]_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hA9AAAAAAAAAAAAAA)) 
    \gfwd_mode.storage_data1[2]_i_1 
       (.I0(packet_cnt_reg__0[1]),
        .I1(\packet_cnt_reg[5]_0 ),
        .I2(\gfwd_mode.storage_data1_reg[13] [2]),
        .I3(\gfwd_mode.storage_data1_reg[65]_0 ),
        .I4(\gfwd_mode.storage_data1_reg[2] ),
        .I5(packet_cnt_reg__0[0]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hA9AAAAAAAAAAAAAA)) 
    \gfwd_mode.storage_data1[3]_i_1 
       (.I0(packet_cnt_reg__0[2]),
        .I1(\packet_cnt_reg[5]_0 ),
        .I2(\gfwd_mode.storage_data1_reg[13] [2]),
        .I3(awgen_to_mcpf_tvalid),
        .I4(packet_cnt_reg__0[1]),
        .I5(packet_cnt_reg__0[0]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \gfwd_mode.storage_data1[3]_i_2 
       (.I0(\gfwd_mode.storage_data1_reg[2] ),
        .I1(\gfwd_mode.storage_data1_reg[65]_0 ),
        .I2(\gfwd_mode.storage_data1_reg[13] [2]),
        .O(awgen_to_mcpf_tvalid));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'h9AAAAAAA)) 
    \gfwd_mode.storage_data1[4]_i_1 
       (.I0(packet_cnt_reg__0[3]),
        .I1(\gfwd_mode.storage_data1[6]_i_2_n_0 ),
        .I2(packet_cnt_reg__0[2]),
        .I3(packet_cnt_reg__0[0]),
        .I4(packet_cnt_reg__0[1]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hD5)) 
    \gfwd_mode.storage_data1[4]_i_1__0 
       (.I0(\tstrb_r_reg_n_0_[0] ),
        .I1(\gfwd_mode.storage_data1[4]_i_2_n_0 ),
        .I2(R),
        .O(\gfwd_mode.storage_data1_reg[13] [3]));
  LUT6 #(
    .INIT(64'hDD5DDD5D5D5DDD5D)) 
    \gfwd_mode.storage_data1[4]_i_2 
       (.I0(\tstrb_r_reg_n_0_[2] ),
        .I1(R1_in),
        .I2(R3_in),
        .I3(R5_in),
        .I4(R7_in),
        .I5(R9_in),
        .O(\gfwd_mode.storage_data1[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9AAAAAAAAAAAAAAA)) 
    \gfwd_mode.storage_data1[5]_i_1 
       (.I0(packet_cnt_reg__0[4]),
        .I1(\gfwd_mode.storage_data1[6]_i_2_n_0 ),
        .I2(packet_cnt_reg__0[3]),
        .I3(packet_cnt_reg__0[1]),
        .I4(packet_cnt_reg__0[0]),
        .I5(packet_cnt_reg__0[2]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hD5)) 
    \gfwd_mode.storage_data1[5]_i_1__0 
       (.I0(\tstrb_r_reg_n_0_[0] ),
        .I1(\gfwd_mode.storage_data1[5]_i_2_n_0 ),
        .I2(R),
        .O(\gfwd_mode.storage_data1_reg[13] [4]));
  LUT5 #(
    .INIT(32'hAA2A2A2A)) 
    \gfwd_mode.storage_data1[5]_i_2 
       (.I0(\tstrb_r_reg_n_0_[2] ),
        .I1(R1_in),
        .I2(R3_in),
        .I3(R5_in),
        .I4(R7_in),
        .O(\gfwd_mode.storage_data1[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h9AAAAAAA)) 
    \gfwd_mode.storage_data1[6]_i_1 
       (.I0(packet_cnt_reg__0[5]),
        .I1(\gfwd_mode.storage_data1[6]_i_2_n_0 ),
        .I2(packet_cnt_reg__0[4]),
        .I3(\gfwd_mode.storage_data1_reg[6] ),
        .I4(packet_cnt_reg__0[3]),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hD5555555)) 
    \gfwd_mode.storage_data1[6]_i_1__0 
       (.I0(\tstrb_r_reg_n_0_[0] ),
        .I1(R),
        .I2(\tstrb_r_reg_n_0_[2] ),
        .I3(R1_in),
        .I4(R3_in),
        .O(\gfwd_mode.storage_data1_reg[13] [5]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    \gfwd_mode.storage_data1[6]_i_2 
       (.I0(\packet_cnt_reg[5]_0 ),
        .I1(\gfwd_mode.storage_data1_reg[13] [2]),
        .I2(\gfwd_mode.storage_data1_reg[65]_0 ),
        .I3(\gfwd_mode.storage_data1_reg[2] ),
        .O(\gfwd_mode.storage_data1[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'h0F10)) 
    \no_of_bytes[3]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[13] [6]),
        .I1(\gfwd_mode.storage_data1_reg[11] [9]),
        .I2(E),
        .I3(\gfwd_mode.storage_data1_reg[65]_0 ),
        .O(\no_of_bytes[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'h00FF0600)) 
    \no_of_bytes[4]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[13] [7]),
        .I1(\gfwd_mode.storage_data1_reg[13] [6]),
        .I2(\gfwd_mode.storage_data1_reg[11] [9]),
        .I3(E),
        .I4(\gfwd_mode.storage_data1_reg[65]_0 ),
        .O(\no_of_bytes[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF006A0000)) 
    \no_of_bytes[5]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[13] [8]),
        .I1(\gfwd_mode.storage_data1_reg[13] [6]),
        .I2(\gfwd_mode.storage_data1_reg[13] [7]),
        .I3(\gfwd_mode.storage_data1_reg[11] [9]),
        .I4(E),
        .I5(\gfwd_mode.storage_data1_reg[65]_0 ),
        .O(\no_of_bytes[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBEEEEEEEAAAAAAAA)) 
    \no_of_bytes[6]_i_1 
       (.I0(first_txn_byte),
        .I1(\gfwd_mode.storage_data1_reg[13] [9]),
        .I2(\gfwd_mode.storage_data1_reg[13] [8]),
        .I3(\gfwd_mode.storage_data1_reg[13] [7]),
        .I4(\gfwd_mode.storage_data1_reg[13] [6]),
        .I5(\gfwd_mode.storage_data1_reg[11]_0 ),
        .O(\no_of_bytes[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \no_of_bytes[6]_i_2 
       (.I0(\gfwd_mode.storage_data1_reg[65]_0 ),
        .I1(E),
        .O(first_txn_byte));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'h00FF0600)) 
    \no_of_bytes[7]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[13] [10]),
        .I1(\no_of_bytes[8]_i_2_n_0 ),
        .I2(\gfwd_mode.storage_data1_reg[11] [9]),
        .I3(E),
        .I4(\gfwd_mode.storage_data1_reg[65]_0 ),
        .O(\no_of_bytes[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF006A0000)) 
    \no_of_bytes[8]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[13] [11]),
        .I1(\no_of_bytes[8]_i_2_n_0 ),
        .I2(\gfwd_mode.storage_data1_reg[13] [10]),
        .I3(\gfwd_mode.storage_data1_reg[11] [9]),
        .I4(E),
        .I5(\gfwd_mode.storage_data1_reg[65]_0 ),
        .O(\no_of_bytes[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \no_of_bytes[8]_i_2 
       (.I0(\gfwd_mode.storage_data1_reg[13] [8]),
        .I1(\gfwd_mode.storage_data1_reg[13] [7]),
        .I2(\gfwd_mode.storage_data1_reg[13] [6]),
        .I3(\gfwd_mode.storage_data1_reg[13] [9]),
        .O(\no_of_bytes[8]_i_2_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \no_of_bytes_reg[3] 
       (.C(aclk),
        .CE(aw_len_i),
        .D(\no_of_bytes[3]_i_1_n_0 ),
        .Q(\gfwd_mode.storage_data1_reg[13] [6]),
        .S(Q));
  FDSE #(
    .INIT(1'b0)) 
    \no_of_bytes_reg[4] 
       (.C(aclk),
        .CE(aw_len_i),
        .D(\no_of_bytes[4]_i_1_n_0 ),
        .Q(\gfwd_mode.storage_data1_reg[13] [7]),
        .S(Q));
  FDSE #(
    .INIT(1'b0)) 
    \no_of_bytes_reg[5] 
       (.C(aclk),
        .CE(aw_len_i),
        .D(\no_of_bytes[5]_i_1_n_0 ),
        .Q(\gfwd_mode.storage_data1_reg[13] [8]),
        .S(Q));
  FDSE #(
    .INIT(1'b0)) 
    \no_of_bytes_reg[6] 
       (.C(aclk),
        .CE(aw_len_i),
        .D(\no_of_bytes[6]_i_1_n_0 ),
        .Q(\gfwd_mode.storage_data1_reg[13] [9]),
        .S(Q));
  FDSE #(
    .INIT(1'b0)) 
    \no_of_bytes_reg[7] 
       (.C(aclk),
        .CE(aw_len_i),
        .D(\no_of_bytes[7]_i_1_n_0 ),
        .Q(\gfwd_mode.storage_data1_reg[13] [10]),
        .S(Q));
  FDSE #(
    .INIT(1'b0)) 
    \no_of_bytes_reg[8] 
       (.C(aclk),
        .CE(aw_len_i),
        .D(\no_of_bytes[8]_i_1_n_0 ),
        .Q(\gfwd_mode.storage_data1_reg[13] [11]),
        .S(Q));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \packet_cnt[0]_i_1 
       (.I0(packet_cnt_reg__0[0]),
        .O(plusOp__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \packet_cnt[1]_i_1 
       (.I0(packet_cnt_reg__0[1]),
        .I1(packet_cnt_reg__0[0]),
        .O(plusOp__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \packet_cnt[2]_i_1 
       (.I0(packet_cnt_reg__0[2]),
        .I1(packet_cnt_reg__0[0]),
        .I2(packet_cnt_reg__0[1]),
        .O(\packet_cnt[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \packet_cnt[3]_i_1 
       (.I0(packet_cnt_reg__0[3]),
        .I1(packet_cnt_reg__0[1]),
        .I2(packet_cnt_reg__0[0]),
        .I3(packet_cnt_reg__0[2]),
        .O(plusOp__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \packet_cnt[4]_i_1 
       (.I0(packet_cnt_reg__0[4]),
        .I1(packet_cnt_reg__0[2]),
        .I2(packet_cnt_reg__0[0]),
        .I3(packet_cnt_reg__0[1]),
        .I4(packet_cnt_reg__0[3]),
        .O(plusOp__0[4]));
  LUT5 #(
    .INIT(32'hFEEEEEEE)) 
    \packet_cnt[5]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[65]_0 ),
        .I1(Q),
        .I2(E),
        .I3(\gfwd_mode.storage_data1_reg[11] [8]),
        .I4(\packet_cnt_reg[5]_0 ),
        .O(\packet_cnt[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \packet_cnt[5]_i_3 
       (.I0(packet_cnt_reg__0[5]),
        .I1(packet_cnt_reg__0[3]),
        .I2(packet_cnt_reg__0[1]),
        .I3(packet_cnt_reg__0[0]),
        .I4(packet_cnt_reg__0[2]),
        .I5(packet_cnt_reg__0[4]),
        .O(plusOp__0[5]));
  FDRE #(
    .INIT(1'b0)) 
    \packet_cnt_reg[0] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_5 ),
        .D(plusOp__0[0]),
        .Q(packet_cnt_reg__0[0]),
        .R(\packet_cnt[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \packet_cnt_reg[1] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_5 ),
        .D(plusOp__0[1]),
        .Q(packet_cnt_reg__0[1]),
        .R(\packet_cnt[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \packet_cnt_reg[2] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_5 ),
        .D(\packet_cnt[2]_i_1_n_0 ),
        .Q(packet_cnt_reg__0[2]),
        .R(\packet_cnt[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \packet_cnt_reg[3] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_5 ),
        .D(plusOp__0[3]),
        .Q(packet_cnt_reg__0[3]),
        .R(\packet_cnt[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \packet_cnt_reg[4] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_5 ),
        .D(plusOp__0[4]),
        .Q(packet_cnt_reg__0[4]),
        .R(\packet_cnt[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \packet_cnt_reg[5] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_5 ),
        .D(plusOp__0[5]),
        .Q(packet_cnt_reg__0[5]),
        .R(\packet_cnt[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \tdest_r_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_1 ),
        .Q(\gfwd_mode.storage_data1_reg[13] [1]),
        .R(Q));
  FDRE #(
    .INIT(1'b1)) 
    tstart_reg
       (.C(aclk),
        .CE(1'b1),
        .D(tstart_reg_0),
        .Q(\gfwd_mode.storage_data1_reg[13] [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tstrb_r_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[11] [0]),
        .Q(\tstrb_r_reg_n_0_[0] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \tstrb_r_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[11] [1]),
        .Q(R),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \tstrb_r_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[11] [2]),
        .Q(\tstrb_r_reg_n_0_[2] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \tstrb_r_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[11] [3]),
        .Q(R1_in),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \tstrb_r_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[11] [4]),
        .Q(R3_in),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \tstrb_r_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[11] [5]),
        .Q(R5_in),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \tstrb_r_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[11] [6]),
        .Q(R7_in),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \tstrb_r_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[11] [7]),
        .Q(R9_in),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \tuser_r_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[9] ),
        .Q(\gfwd_mode.storage_data1_reg[13] [0]),
        .R(Q));
  FDSE #(
    .INIT(1'b0)) 
    valid_pkt_chk_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg_1 ),
        .Q(\gfwd_mode.storage_data1_reg[2] ),
        .S(Q));
  FDRE #(
    .INIT(1'b0)) 
    valid_pkt_r_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[10]_0 ),
        .Q(\gfwd_mode.storage_data1_reg[13] [2]),
        .R(Q));
  axi_vfifo_ctrl_0axic_register_slice__parameterized16 wdata_rslice1
       (.Q({wdata_rslice1_n_0,wdata_rslice1_n_1,wdata_rslice1_n_2,wdata_rslice1_n_3,wdata_rslice1_n_4,wdata_rslice1_n_5,wdata_rslice1_n_6,wdata_rslice1_n_7,wdata_rslice1_n_8,wdata_rslice1_n_9,wdata_rslice1_n_10,wdata_rslice1_n_11,wdata_rslice1_n_12,wdata_rslice1_n_13,wdata_rslice1_n_14,wdata_rslice1_n_15,wdata_rslice1_n_16,wdata_rslice1_n_17,wdata_rslice1_n_18,wdata_rslice1_n_19,wdata_rslice1_n_20,wdata_rslice1_n_21,wdata_rslice1_n_22,wdata_rslice1_n_23,wdata_rslice1_n_24,wdata_rslice1_n_25,wdata_rslice1_n_26,wdata_rslice1_n_27,wdata_rslice1_n_28,wdata_rslice1_n_29,wdata_rslice1_n_30,wdata_rslice1_n_31,wdata_rslice1_n_32,wdata_rslice1_n_33,wdata_rslice1_n_34,wdata_rslice1_n_35,wdata_rslice1_n_36,wdata_rslice1_n_37,wdata_rslice1_n_38,wdata_rslice1_n_39,wdata_rslice1_n_40,wdata_rslice1_n_41,wdata_rslice1_n_42,wdata_rslice1_n_43,wdata_rslice1_n_44,wdata_rslice1_n_45,wdata_rslice1_n_46,wdata_rslice1_n_47,wdata_rslice1_n_48,wdata_rslice1_n_49,wdata_rslice1_n_50,wdata_rslice1_n_51,wdata_rslice1_n_52,wdata_rslice1_n_53,wdata_rslice1_n_54,wdata_rslice1_n_55,wdata_rslice1_n_56,wdata_rslice1_n_57,wdata_rslice1_n_58,wdata_rslice1_n_59,wdata_rslice1_n_60,wdata_rslice1_n_61,wdata_rslice1_n_62,wdata_rslice1_n_63}),
        .aclk(aclk),
        .\gfwd_mode.m_valid_i_reg (\gfwd_mode.m_valid_i_reg_4 ),
        .\gfwd_mode.storage_data1_reg[64]_0 (\gfwd_mode.storage_data1_reg[98] [63:0]));
  axi_vfifo_ctrl_0axic_register_slice__parameterized17 wdata_rslice2
       (.D({wdata_rslice1_n_0,wdata_rslice1_n_1,wdata_rslice1_n_2,wdata_rslice1_n_3,wdata_rslice1_n_4,wdata_rslice1_n_5,wdata_rslice1_n_6,wdata_rslice1_n_7,wdata_rslice1_n_8,wdata_rslice1_n_9,wdata_rslice1_n_10,wdata_rslice1_n_11,wdata_rslice1_n_12,wdata_rslice1_n_13,wdata_rslice1_n_14,wdata_rslice1_n_15,wdata_rslice1_n_16,wdata_rslice1_n_17,wdata_rslice1_n_18,wdata_rslice1_n_19,wdata_rslice1_n_20,wdata_rslice1_n_21,wdata_rslice1_n_22,wdata_rslice1_n_23,wdata_rslice1_n_24,wdata_rslice1_n_25,wdata_rslice1_n_26,wdata_rslice1_n_27,wdata_rslice1_n_28,wdata_rslice1_n_29,wdata_rslice1_n_30,wdata_rslice1_n_31,wdata_rslice1_n_32,wdata_rslice1_n_33,wdata_rslice1_n_34,wdata_rslice1_n_35,wdata_rslice1_n_36,wdata_rslice1_n_37,wdata_rslice1_n_38,wdata_rslice1_n_39,wdata_rslice1_n_40,wdata_rslice1_n_41,wdata_rslice1_n_42,wdata_rslice1_n_43,wdata_rslice1_n_44,wdata_rslice1_n_45,wdata_rslice1_n_46,wdata_rslice1_n_47,wdata_rslice1_n_48,wdata_rslice1_n_49,wdata_rslice1_n_50,wdata_rslice1_n_51,wdata_rslice1_n_52,wdata_rslice1_n_53,wdata_rslice1_n_54,wdata_rslice1_n_55,wdata_rslice1_n_56,wdata_rslice1_n_57,wdata_rslice1_n_58,wdata_rslice1_n_59,wdata_rslice1_n_60,wdata_rslice1_n_61,wdata_rslice1_n_62,wdata_rslice1_n_63}),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 ),
        .E(aw_rslice1_n_2),
        .Q(packet_cnt_reg__0[2:0]),
        .aclk(aclk),
        .addr_ready_reg(\gfwd_mode.storage_data1_reg[65] ),
        .\aw_addr_r_reg[31] (\aw_addr_r_reg[31]_0 ),
        .\burst_count_reg[5] (burst_count_reg__0),
        .\gfwd_mode.m_valid_i_reg_0 (\gfwd_mode.m_valid_i_reg_0 ),
        .\gfwd_mode.m_valid_i_reg_1 (\gfwd_mode.m_valid_i_reg_2 ),
        .\gfwd_mode.storage_data1_reg[65]_0 (\gfwd_mode.storage_data1_reg[65]_0 ),
        .\gfwd_mode.storage_data1_reg[6]_0 (\gfwd_mode.storage_data1_reg[6] ),
        .m_axi_wvalid_i(m_axi_wvalid_i),
        .p_2_out_17(p_2_out_17));
endmodule

(* ORIG_REF_NAME = "vfifo_mm2s" *) 
module axi_vfifo_ctrl_0vfifo_mm2s
   (\gfwd_mode.storage_data1_reg[76] ,
    \gfwd_mode.storage_data1_reg[76]_0 ,
    m_axis_tvalid,
    Q_reg,
    ram_full_fb_i_reg,
    \gfwd_mode.storage_data1_reg[76]_1 ,
    m_axi_rready,
    Q_reg_0,
    m_axis_tlast,
    Q,
    aclk,
    \gfwd_mode.m_valid_i_reg ,
    \gfwd_mode.m_valid_i_reg_0 ,
    m_axis_tready,
    empty_fwft_i_reg,
    \goreg_bm.dout_i_reg[12] ,
    \gpregsm1.curr_fwft_state_reg[1] ,
    \goreg_bm.dout_i_reg[11] ,
    \goreg_bm.dout_i_reg[11]_0 ,
    \goreg_bm.dout_i_reg[8] ,
    \goreg_bm.dout_i_reg[10] ,
    \goreg_bm.dout_i_reg[10]_0 ,
    \goreg_bm.dout_i_reg[12]_0 ,
    m_axi_rvalid,
    mem_init_done_reg,
    D,
    m_axi_rdata);
  output \gfwd_mode.storage_data1_reg[76] ;
  output \gfwd_mode.storage_data1_reg[76]_0 ;
  output m_axis_tvalid;
  output Q_reg;
  output ram_full_fb_i_reg;
  output \gfwd_mode.storage_data1_reg[76]_1 ;
  output m_axi_rready;
  output Q_reg_0;
  output [75:0]m_axis_tlast;
  input [0:0]Q;
  input aclk;
  input \gfwd_mode.m_valid_i_reg ;
  input \gfwd_mode.m_valid_i_reg_0 ;
  input m_axis_tready;
  input empty_fwft_i_reg;
  input \goreg_bm.dout_i_reg[12] ;
  input [1:0]\gpregsm1.curr_fwft_state_reg[1] ;
  input \goreg_bm.dout_i_reg[11] ;
  input [6:0]\goreg_bm.dout_i_reg[11]_0 ;
  input \goreg_bm.dout_i_reg[8] ;
  input \goreg_bm.dout_i_reg[10] ;
  input \goreg_bm.dout_i_reg[10]_0 ;
  input \goreg_bm.dout_i_reg[12]_0 ;
  input m_axi_rvalid;
  input mem_init_done_reg;
  input [8:0]D;
  input [63:0]m_axi_rdata;

  wire [8:0]D;
  wire [0:0]Q;
  wire Q_reg;
  wire Q_reg_0;
  wire aclk;
  wire curr_state;
  wire empty_fwft_i_reg;
  wire \gfwd_mode.m_valid_i_reg ;
  wire \gfwd_mode.m_valid_i_reg_0 ;
  wire \gfwd_mode.storage_data1_reg[76] ;
  wire \gfwd_mode.storage_data1_reg[76]_0 ;
  wire \gfwd_mode.storage_data1_reg[76]_1 ;
  wire \goreg_bm.dout_i_reg[10] ;
  wire \goreg_bm.dout_i_reg[10]_0 ;
  wire \goreg_bm.dout_i_reg[11] ;
  wire [6:0]\goreg_bm.dout_i_reg[11]_0 ;
  wire \goreg_bm.dout_i_reg[12] ;
  wire \goreg_bm.dout_i_reg[12]_0 ;
  wire \goreg_bm.dout_i_reg[8] ;
  wire [1:0]\gpregsm1.curr_fwft_state_reg[1] ;
  wire [63:0]m_axi_rdata;
  wire m_axi_rready;
  wire m_axi_rvalid;
  wire [75:0]m_axis_tlast;
  wire m_axis_tready;
  wire m_axis_tvalid;
  wire mem_init_done_reg;
  wire next_state;
  wire p_0_out;
  wire ram_full_fb_i_i_5_n_0;
  wire ram_full_fb_i_reg;
  wire [63:0]s_axis_payload_wr_out_i;
  wire [5:0]tlen_cntr;
  wire [5:0]tlen_cntr_reg;

  FDRE curr_state_reg
       (.C(aclk),
        .CE(1'b1),
        .D(next_state),
        .Q(curr_state),
        .R(Q));
  axi_vfifo_ctrl_0axic_register_slice__parameterized18 mm2s_in_reg_slice_inst
       (.D(tlen_cntr),
        .E(p_0_out),
        .Q(Q),
        .aclk(aclk),
        .curr_state(curr_state),
        .curr_state_reg(ram_full_fb_i_i_5_n_0),
        .empty_fwft_i_reg(empty_fwft_i_reg),
        .\gfwd_mode.m_valid_i_reg_0 (\gfwd_mode.m_valid_i_reg ),
        .\gfwd_mode.m_valid_i_reg_1 (m_axis_tvalid),
        .\gfwd_mode.storage_data1_reg[63]_0 (s_axis_payload_wr_out_i),
        .\gfwd_mode.storage_data1_reg[76] (\gfwd_mode.storage_data1_reg[76] ),
        .\gfwd_mode.storage_data1_reg[76]_0 (\gfwd_mode.storage_data1_reg[76]_0 ),
        .\gfwd_mode.storage_data1_reg[76]_1 (\gfwd_mode.storage_data1_reg[76]_1 ),
        .\goreg_bm.dout_i_reg[10] (\goreg_bm.dout_i_reg[10] ),
        .\goreg_bm.dout_i_reg[10]_0 (\goreg_bm.dout_i_reg[10]_0 ),
        .\goreg_bm.dout_i_reg[11] (\goreg_bm.dout_i_reg[11] ),
        .\goreg_bm.dout_i_reg[11]_0 (\goreg_bm.dout_i_reg[11]_0 [6:3]),
        .\goreg_bm.dout_i_reg[12] (\goreg_bm.dout_i_reg[12] ),
        .\goreg_bm.dout_i_reg[12]_0 (\goreg_bm.dout_i_reg[12]_0 ),
        .\goreg_bm.dout_i_reg[8] (\goreg_bm.dout_i_reg[8] ),
        .\gpregsm1.curr_fwft_state_reg[1] (\gpregsm1.curr_fwft_state_reg[1] ),
        .m_axi_rdata(m_axi_rdata),
        .m_axi_rready(m_axi_rready),
        .m_axi_rvalid(m_axi_rvalid),
        .m_axis_tready(m_axis_tready),
        .next_state(next_state),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .\tlen_cntr_reg_reg[5] (tlen_cntr_reg));
  axi_vfifo_ctrl_0axic_register_slice__parameterized19 mm2s_out_reg_slice_inst
       (.D({D[8:7],\goreg_bm.dout_i_reg[11]_0 [2:0],D[6:0],s_axis_payload_wr_out_i}),
        .E(p_0_out),
        .Q_reg(Q_reg),
        .Q_reg_0(Q_reg_0),
        .aclk(aclk),
        .\gfwd_mode.m_valid_i_reg_0 (\gfwd_mode.m_valid_i_reg_0 ),
        .m_axis_tlast(m_axis_tlast),
        .m_axis_tready(m_axis_tready),
        .m_axis_tvalid(m_axis_tvalid),
        .mem_init_done_reg(mem_init_done_reg));
  LUT2 #(
    .INIT(4'hE)) 
    ram_full_fb_i_i_5
       (.I0(curr_state),
        .I1(\goreg_bm.dout_i_reg[12] ),
        .O(ram_full_fb_i_i_5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \tlen_cntr_reg_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(tlen_cntr[0]),
        .Q(tlen_cntr_reg[0]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \tlen_cntr_reg_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(tlen_cntr[1]),
        .Q(tlen_cntr_reg[1]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \tlen_cntr_reg_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(tlen_cntr[2]),
        .Q(tlen_cntr_reg[2]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \tlen_cntr_reg_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(tlen_cntr[3]),
        .Q(tlen_cntr_reg[3]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \tlen_cntr_reg_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(tlen_cntr[4]),
        .Q(tlen_cntr_reg[4]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \tlen_cntr_reg_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(tlen_cntr[5]),
        .Q(tlen_cntr_reg[5]),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "vfifo_reset_blk" *) 
module axi_vfifo_ctrl_0vfifo_reset_blk
   (Q,
    aclk,
    aresetn);
  output [1:0]Q;
  input aclk;
  input aresetn;

  wire [1:0]Q;
  wire aclk;
  wire aresetn;
  wire inverted_reset;
  (* ASYNC_REG = "true" *) (* msgon = "false" *) wire wr_rst_asreg;
  (* ASYNC_REG = "true" *) (* msgon = "false" *) wire wr_rst_asreg_d1;
  (* ASYNC_REG = "true" *) (* msgon = "false" *) wire wr_rst_asreg_d2;
  wire [14:0]wr_rst_i;
  wire \wr_rst_reg[15]_i_1_n_0 ;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDRE #(
    .INIT(1'b0)) 
    wr_rst_asreg_d1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_asreg),
        .Q(wr_rst_asreg_d1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDRE #(
    .INIT(1'b0)) 
    wr_rst_asreg_d2_reg
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_asreg_d1),
        .Q(wr_rst_asreg_d2),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    wr_rst_asreg_i_1
       (.I0(aresetn),
        .O(inverted_reset));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDPE wr_rst_asreg_reg
       (.C(aclk),
        .CE(wr_rst_asreg_d1),
        .D(1'b0),
        .PRE(inverted_reset),
        .Q(wr_rst_asreg));
  LUT2 #(
    .INIT(4'h2)) 
    \wr_rst_reg[15]_i_1 
       (.I0(wr_rst_asreg),
        .I1(wr_rst_asreg_d2),
        .O(\wr_rst_reg[15]_i_1_n_0 ));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \wr_rst_reg_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\wr_rst_reg[15]_i_1_n_0 ),
        .Q(wr_rst_i[0]));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b0)) 
    \wr_rst_reg_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_i[9]),
        .PRE(\wr_rst_reg[15]_i_1_n_0 ),
        .Q(wr_rst_i[10]));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b0)) 
    \wr_rst_reg_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_i[10]),
        .PRE(\wr_rst_reg[15]_i_1_n_0 ),
        .Q(wr_rst_i[11]));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b0)) 
    \wr_rst_reg_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_i[11]),
        .PRE(\wr_rst_reg[15]_i_1_n_0 ),
        .Q(wr_rst_i[12]));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b0)) 
    \wr_rst_reg_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_i[12]),
        .PRE(\wr_rst_reg[15]_i_1_n_0 ),
        .Q(wr_rst_i[13]));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b0)) 
    \wr_rst_reg_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_i[13]),
        .PRE(\wr_rst_reg[15]_i_1_n_0 ),
        .Q(wr_rst_i[14]));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b0)) 
    \wr_rst_reg_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_i[14]),
        .PRE(\wr_rst_reg[15]_i_1_n_0 ),
        .Q(Q[1]));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b0)) 
    \wr_rst_reg_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_i[0]),
        .PRE(\wr_rst_reg[15]_i_1_n_0 ),
        .Q(Q[0]));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b0)) 
    \wr_rst_reg_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(Q[0]),
        .PRE(\wr_rst_reg[15]_i_1_n_0 ),
        .Q(wr_rst_i[2]));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b0)) 
    \wr_rst_reg_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_i[2]),
        .PRE(\wr_rst_reg[15]_i_1_n_0 ),
        .Q(wr_rst_i[3]));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b0)) 
    \wr_rst_reg_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_i[3]),
        .PRE(\wr_rst_reg[15]_i_1_n_0 ),
        .Q(wr_rst_i[4]));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b0)) 
    \wr_rst_reg_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_i[4]),
        .PRE(\wr_rst_reg[15]_i_1_n_0 ),
        .Q(wr_rst_i[5]));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b0)) 
    \wr_rst_reg_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_i[5]),
        .PRE(\wr_rst_reg[15]_i_1_n_0 ),
        .Q(wr_rst_i[6]));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b0)) 
    \wr_rst_reg_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_i[6]),
        .PRE(\wr_rst_reg[15]_i_1_n_0 ),
        .Q(wr_rst_i[7]));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b0)) 
    \wr_rst_reg_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_i[7]),
        .PRE(\wr_rst_reg[15]_i_1_n_0 ),
        .Q(wr_rst_i[8]));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b0)) 
    \wr_rst_reg_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_i[8]),
        .PRE(\wr_rst_reg[15]_i_1_n_0 ),
        .Q(wr_rst_i[9]));
endmodule

(* ORIG_REF_NAME = "vfifo_s2mm" *) 
module axi_vfifo_ctrl_0vfifo_s2mm
   (\gfwd_mode.storage_data1_reg[13] ,
    \end_of_txn_reg[1]_0 ,
    valid_s2mm_awg2,
    \end_of_txn_reg[1]_1 ,
    tid_r,
    E,
    s_axis_tready,
    \gfwd_mode.storage_data1_reg[64] ,
    D,
    \aw_addr_r_reg[31] ,
    \no_of_bytes_reg[3] ,
    \no_of_bytes_reg[6] ,
    Q,
    aclk,
    \gpfs.prog_full_i_reg ,
    \end_of_txn_reg[0]_0 ,
    \gfwd_mode.m_valid_i_reg ,
    \gfwd_mode.m_valid_i_reg_0 ,
    \gfwd_mode.storage_data1_reg[0] ,
    areset_d1_0,
    s_axis_tvalid,
    \burst_count_reg[4] ,
    \packet_cnt_reg[2] ,
    \gfwd_mode.storage_data1_reg[97] ,
    \gfwd_mode.m_valid_i_reg_1 ,
    addr_ready_reg,
    \s_axis_tid[0] );
  output \gfwd_mode.storage_data1_reg[13] ;
  output \end_of_txn_reg[1]_0 ;
  output valid_s2mm_awg2;
  output \end_of_txn_reg[1]_1 ;
  output tid_r;
  output [0:0]E;
  output s_axis_tready;
  output [64:0]\gfwd_mode.storage_data1_reg[64] ;
  output [0:0]D;
  output \aw_addr_r_reg[31] ;
  output [11:0]\no_of_bytes_reg[3] ;
  output \no_of_bytes_reg[6] ;
  input [0:0]Q;
  input aclk;
  input \gpfs.prog_full_i_reg ;
  input \end_of_txn_reg[0]_0 ;
  input \gfwd_mode.m_valid_i_reg ;
  input \gfwd_mode.m_valid_i_reg_0 ;
  input \gfwd_mode.storage_data1_reg[0] ;
  input areset_d1_0;
  input s_axis_tvalid;
  input \burst_count_reg[4] ;
  input \packet_cnt_reg[2] ;
  input [0:0]\gfwd_mode.storage_data1_reg[97] ;
  input [0:0]\gfwd_mode.m_valid_i_reg_1 ;
  input [0:0]addr_ready_reg;
  input [75:0]\s_axis_tid[0] ;

  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire aclk;
  wire [0:0]addr_ready_reg;
  wire \arb_granularity[6]_i_4_n_0 ;
  wire [6:0]arb_granularity_reg__0;
  wire areset_d1_0;
  wire \aw_addr_r_reg[31] ;
  wire \burst_count_reg[4] ;
  wire end_of_txn1;
  wire \end_of_txn[1]_i_2_n_0 ;
  wire \end_of_txn[1]_i_3_n_0 ;
  wire \end_of_txn_reg[0]_0 ;
  wire \end_of_txn_reg[1]_0 ;
  wire \end_of_txn_reg[1]_1 ;
  wire \gfwd_mode.m_valid_i_reg ;
  wire \gfwd_mode.m_valid_i_reg_0 ;
  wire [0:0]\gfwd_mode.m_valid_i_reg_1 ;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire \gfwd_mode.storage_data1_reg[13] ;
  wire [64:0]\gfwd_mode.storage_data1_reg[64] ;
  wire [0:0]\gfwd_mode.storage_data1_reg[97] ;
  wire \gno_bkp_on_tready.s2mm_input_rslice_n_1 ;
  wire \gno_bkp_on_tready.s2mm_input_rslice_n_10 ;
  wire \gno_bkp_on_tready.s2mm_input_rslice_n_11 ;
  wire \gno_bkp_on_tready.s2mm_input_rslice_n_12 ;
  wire \gno_bkp_on_tready.s2mm_input_rslice_n_13 ;
  wire \gno_bkp_on_tready.s2mm_input_rslice_n_14 ;
  wire \gno_bkp_on_tready.s2mm_input_rslice_n_15 ;
  wire \gno_bkp_on_tready.s2mm_input_rslice_n_6 ;
  wire \gno_bkp_on_tready.s2mm_input_rslice_n_7 ;
  wire \gno_bkp_on_tready.s2mm_input_rslice_n_8 ;
  wire \gno_bkp_on_tready.s2mm_input_rslice_n_82 ;
  wire \gno_bkp_on_tready.s2mm_input_rslice_n_83 ;
  wire \gno_bkp_on_tready.s2mm_input_rslice_n_84 ;
  wire \gno_bkp_on_tready.s2mm_input_rslice_n_85 ;
  wire \gno_bkp_on_tready.s2mm_input_rslice_n_86 ;
  wire \gno_bkp_on_tready.s2mm_input_rslice_n_9 ;
  wire \gpfs.prog_full_i_reg ;
  wire mux4_out0;
  wire [11:0]\no_of_bytes_reg[3] ;
  wire \no_of_bytes_reg[6] ;
  wire p_0_in;
  wire p_0_out;
  wire p_0_out_0;
  wire \packet_cnt_reg[2] ;
  wire [6:0]plusOp;
  wire [75:0]\s_axis_tid[0] ;
  wire s_axis_tready;
  wire s_axis_tvalid;
  wire start_of_pkt;
  wire start_of_txn;
  wire [13:0]storage_data1;
  wire tid_r;
  wire [1:0]tstart_reg;
  wire valid_s2mm_awg2;

  LUT1 #(
    .INIT(2'h1)) 
    \arb_granularity[0]_i_1 
       (.I0(arb_granularity_reg__0[0]),
        .O(plusOp[0]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \arb_granularity[1]_i_1 
       (.I0(arb_granularity_reg__0[1]),
        .I1(arb_granularity_reg__0[0]),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \arb_granularity[2]_i_1 
       (.I0(arb_granularity_reg__0[2]),
        .I1(arb_granularity_reg__0[0]),
        .I2(arb_granularity_reg__0[1]),
        .O(plusOp[2]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \arb_granularity[3]_i_1 
       (.I0(arb_granularity_reg__0[3]),
        .I1(arb_granularity_reg__0[2]),
        .I2(arb_granularity_reg__0[1]),
        .I3(arb_granularity_reg__0[0]),
        .O(plusOp[3]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \arb_granularity[4]_i_1 
       (.I0(arb_granularity_reg__0[4]),
        .I1(arb_granularity_reg__0[3]),
        .I2(arb_granularity_reg__0[0]),
        .I3(arb_granularity_reg__0[1]),
        .I4(arb_granularity_reg__0[2]),
        .O(plusOp[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \arb_granularity[5]_i_1 
       (.I0(arb_granularity_reg__0[5]),
        .I1(arb_granularity_reg__0[4]),
        .I2(arb_granularity_reg__0[2]),
        .I3(arb_granularity_reg__0[1]),
        .I4(arb_granularity_reg__0[0]),
        .I5(arb_granularity_reg__0[3]),
        .O(plusOp[5]));
  LUT3 #(
    .INIT(8'h6A)) 
    \arb_granularity[6]_i_3 
       (.I0(arb_granularity_reg__0[6]),
        .I1(arb_granularity_reg__0[5]),
        .I2(\arb_granularity[6]_i_4_n_0 ),
        .O(plusOp[6]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \arb_granularity[6]_i_4 
       (.I0(arb_granularity_reg__0[3]),
        .I1(arb_granularity_reg__0[0]),
        .I2(arb_granularity_reg__0[1]),
        .I3(arb_granularity_reg__0[2]),
        .I4(arb_granularity_reg__0[4]),
        .O(\arb_granularity[6]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \arb_granularity_reg[0] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s2mm_input_rslice_n_82 ),
        .D(plusOp[0]),
        .Q(arb_granularity_reg__0[0]),
        .R(\gno_bkp_on_tready.s2mm_input_rslice_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \arb_granularity_reg[1] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s2mm_input_rslice_n_82 ),
        .D(plusOp[1]),
        .Q(arb_granularity_reg__0[1]),
        .R(\gno_bkp_on_tready.s2mm_input_rslice_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \arb_granularity_reg[2] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s2mm_input_rslice_n_82 ),
        .D(plusOp[2]),
        .Q(arb_granularity_reg__0[2]),
        .R(\gno_bkp_on_tready.s2mm_input_rslice_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \arb_granularity_reg[3] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s2mm_input_rslice_n_82 ),
        .D(plusOp[3]),
        .Q(arb_granularity_reg__0[3]),
        .R(\gno_bkp_on_tready.s2mm_input_rslice_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \arb_granularity_reg[4] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s2mm_input_rslice_n_82 ),
        .D(plusOp[4]),
        .Q(arb_granularity_reg__0[4]),
        .R(\gno_bkp_on_tready.s2mm_input_rslice_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \arb_granularity_reg[5] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s2mm_input_rslice_n_82 ),
        .D(plusOp[5]),
        .Q(arb_granularity_reg__0[5]),
        .R(\gno_bkp_on_tready.s2mm_input_rslice_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \arb_granularity_reg[6] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s2mm_input_rslice_n_82 ),
        .D(plusOp[6]),
        .Q(arb_granularity_reg__0[6]),
        .R(\gno_bkp_on_tready.s2mm_input_rslice_n_1 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \end_of_txn[0]_i_2 
       (.I0(arb_granularity_reg__0[4]),
        .I1(arb_granularity_reg__0[3]),
        .I2(arb_granularity_reg__0[5]),
        .I3(\end_of_txn[1]_i_3_n_0 ),
        .O(end_of_txn1));
  LUT6 #(
    .INIT(64'hFFFF000100010001)) 
    \end_of_txn[1]_i_2 
       (.I0(\end_of_txn[1]_i_3_n_0 ),
        .I1(arb_granularity_reg__0[5]),
        .I2(arb_granularity_reg__0[3]),
        .I3(arb_granularity_reg__0[4]),
        .I4(D),
        .I5(\end_of_txn_reg[1]_0 ),
        .O(\end_of_txn[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT5 #(
    .INIT(32'hFEFFFFFF)) 
    \end_of_txn[1]_i_3 
       (.I0(arb_granularity_reg__0[2]),
        .I1(arb_granularity_reg__0[1]),
        .I2(arb_granularity_reg__0[0]),
        .I3(p_0_in),
        .I4(arb_granularity_reg__0[6]),
        .O(\end_of_txn[1]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \end_of_txn_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gno_bkp_on_tready.s2mm_input_rslice_n_84 ),
        .Q(D),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \end_of_txn_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gno_bkp_on_tready.s2mm_input_rslice_n_83 ),
        .Q(p_0_in),
        .R(Q));
  axi_vfifo_ctrl_0axic_register_slice__parameterized0 \gno_bkp_on_tready.s2mm_input_rslice 
       (.D({start_of_txn,start_of_pkt,mux4_out0,\gno_bkp_on_tready.s2mm_input_rslice_n_6 ,\gno_bkp_on_tready.s2mm_input_rslice_n_7 ,\gno_bkp_on_tready.s2mm_input_rslice_n_8 ,\gno_bkp_on_tready.s2mm_input_rslice_n_9 ,\gno_bkp_on_tready.s2mm_input_rslice_n_10 ,\gno_bkp_on_tready.s2mm_input_rslice_n_11 ,\gno_bkp_on_tready.s2mm_input_rslice_n_12 ,\gno_bkp_on_tready.s2mm_input_rslice_n_13 ,\gno_bkp_on_tready.s2mm_input_rslice_n_14 ,\gno_bkp_on_tready.s2mm_input_rslice_n_15 }),
        .E(E),
        .Q(Q),
        .SR(\gno_bkp_on_tready.s2mm_input_rslice_n_1 ),
        .aclk(aclk),
        .\arb_granularity_reg[5] (\end_of_txn[1]_i_2_n_0 ),
        .\arb_granularity_reg[6] (\gno_bkp_on_tready.s2mm_input_rslice_n_82 ),
        .\arb_granularity_reg[6]_0 (arb_granularity_reg__0[6]),
        .areset_d1_0(areset_d1_0),
        .end_of_txn1(end_of_txn1),
        .\end_of_txn_reg[0] (\gno_bkp_on_tready.s2mm_input_rslice_n_84 ),
        .\end_of_txn_reg[0]_0 (D),
        .\end_of_txn_reg[1] (\end_of_txn_reg[1]_1 ),
        .\end_of_txn_reg[1]_0 (\gno_bkp_on_tready.s2mm_input_rslice_n_83 ),
        .\gfwd_mode.areset_d1_reg (\gfwd_mode.storage_data1_reg[13] ),
        .\gfwd_mode.m_valid_i_reg_0 (\gfwd_mode.m_valid_i_reg ),
        .\gfwd_mode.storage_data1_reg[13]_0 (p_0_out),
        .\gfwd_mode.storage_data1_reg[64]_0 (\gfwd_mode.storage_data1_reg[64] ),
        .\gno_bkp_on_tready.s_axis_tready_i_reg (\end_of_txn_reg[1]_0 ),
        .p_0_in(p_0_in),
        .\s_axis_tid[0] (\s_axis_tid[0] ),
        .s_axis_tvalid(s_axis_tvalid),
        .tid_r(tid_r),
        .tstart_reg(tstart_reg),
        .\tstart_reg_reg[0] (\gno_bkp_on_tready.s2mm_input_rslice_n_86 ),
        .\tstart_reg_reg[1] (\gno_bkp_on_tready.s2mm_input_rslice_n_85 ));
  FDRE #(
    .INIT(1'b0)) 
    \gno_bkp_on_tready.s_axis_tready_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gpfs.prog_full_i_reg ),
        .Q(\end_of_txn_reg[1]_0 ),
        .R(Q));
  axi_vfifo_ctrl_0axic_register_slice__parameterized1 s2mm_awgen_rslice1
       (.D({start_of_txn,D,start_of_pkt,mux4_out0,\gno_bkp_on_tready.s2mm_input_rslice_n_6 ,\gno_bkp_on_tready.s2mm_input_rslice_n_7 ,\gno_bkp_on_tready.s2mm_input_rslice_n_8 ,\gno_bkp_on_tready.s2mm_input_rslice_n_9 ,\gno_bkp_on_tready.s2mm_input_rslice_n_10 ,\gno_bkp_on_tready.s2mm_input_rslice_n_11 ,\gno_bkp_on_tready.s2mm_input_rslice_n_12 ,\gno_bkp_on_tready.s2mm_input_rslice_n_13 ,\gno_bkp_on_tready.s2mm_input_rslice_n_14 ,\gno_bkp_on_tready.s2mm_input_rslice_n_15 }),
        .E(p_0_out_0),
        .Q(Q),
        .aclk(aclk),
        .\end_of_txn_reg[0] (\end_of_txn_reg[0]_0 ),
        .\gfwd_mode.m_valid_i_reg_0 (\end_of_txn_reg[1]_1 ),
        .\gfwd_mode.m_valid_i_reg_1 (p_0_out),
        .\gfwd_mode.storage_data1_reg[13]_0 (\gfwd_mode.storage_data1_reg[13] ),
        .\gfwd_mode.storage_data1_reg[13]_1 (storage_data1),
        .\gno_bkp_on_tready.s_axis_tready_i_reg (\end_of_txn_reg[1]_0 ),
        .s_axis_tready(s_axis_tready),
        .valid_s2mm_awg2(valid_s2mm_awg2));
  axi_vfifo_ctrl_0axic_register_slice__parameterized2 s2mm_awgen_rslice2
       (.D(storage_data1),
        .E(p_0_out_0),
        .aclk(aclk),
        .addr_ready_reg(addr_ready_reg),
        .\aw_addr_r_reg[31] (\aw_addr_r_reg[31] ),
        .\burst_count_reg[4] (\burst_count_reg[4] ),
        .\gfwd_mode.m_valid_i_reg_0 (\gfwd_mode.m_valid_i_reg_0 ),
        .\gfwd_mode.m_valid_i_reg_1 (\gfwd_mode.m_valid_i_reg_1 ),
        .\gfwd_mode.storage_data1_reg[97] (\gfwd_mode.storage_data1_reg[97] ),
        .\no_of_bytes_reg[3] (\no_of_bytes_reg[3] ),
        .\no_of_bytes_reg[6] (\no_of_bytes_reg[6] ),
        .\packet_cnt_reg[2] (\packet_cnt_reg[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \tid_r_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] ),
        .Q(tid_r),
        .R(Q));
  FDSE #(
    .INIT(1'b1)) 
    \tstart_reg_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gno_bkp_on_tready.s2mm_input_rslice_n_86 ),
        .Q(tstart_reg[0]),
        .S(Q));
  FDSE #(
    .INIT(1'b1)) 
    \tstart_reg_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gno_bkp_on_tready.s2mm_input_rslice_n_85 ),
        .Q(tstart_reg[1]),
        .S(Q));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module axi_vfifo_ctrl_0wr_bin_cntr
   (Q,
    ram_empty_fb_i_reg,
    \gpr1.dout_i_reg[1] ,
    \gc0.count_reg[3] ,
    \gnstage1.q_dly_reg[1][0] ,
    ram_full_fb_i_reg,
    \gnstage1.q_dly_reg[1][0]_0 ,
    aclk,
    AR);
  output [3:0]Q;
  output ram_empty_fb_i_reg;
  output [3:0]\gpr1.dout_i_reg[1] ;
  input [3:0]\gc0.count_reg[3] ;
  input \gnstage1.q_dly_reg[1][0] ;
  input ram_full_fb_i_reg;
  input [0:0]\gnstage1.q_dly_reg[1][0]_0 ;
  input aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [3:0]Q;
  wire aclk;
  wire [3:0]\gc0.count_reg[3] ;
  wire \gnstage1.q_dly_reg[1][0] ;
  wire [0:0]\gnstage1.q_dly_reg[1][0]_0 ;
  wire [3:0]\gpr1.dout_i_reg[1] ;
  wire [3:0]plusOp__3;
  wire ram_empty_fb_i_i_6_n_0;
  wire ram_empty_fb_i_reg;
  wire ram_full_fb_i_reg;

  LUT1 #(
    .INIT(2'h1)) 
    \gcc0.gc0.count[0]_i_1 
       (.I0(Q[0]),
        .O(plusOp__3[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \gcc0.gc0.count[1]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(plusOp__3[1]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \gcc0.gc0.count[2]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(plusOp__3[2]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \gcc0.gc0.count[3]_i_1 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(plusOp__3[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[0] 
       (.C(aclk),
        .CE(\gnstage1.q_dly_reg[1][0]_0 ),
        .CLR(AR),
        .D(Q[0]),
        .Q(\gpr1.dout_i_reg[1] [0]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[1] 
       (.C(aclk),
        .CE(\gnstage1.q_dly_reg[1][0]_0 ),
        .CLR(AR),
        .D(Q[1]),
        .Q(\gpr1.dout_i_reg[1] [1]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[2] 
       (.C(aclk),
        .CE(\gnstage1.q_dly_reg[1][0]_0 ),
        .CLR(AR),
        .D(Q[2]),
        .Q(\gpr1.dout_i_reg[1] [2]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[3] 
       (.C(aclk),
        .CE(\gnstage1.q_dly_reg[1][0]_0 ),
        .CLR(AR),
        .D(Q[3]),
        .Q(\gpr1.dout_i_reg[1] [3]));
  FDPE #(
    .INIT(1'b1)) 
    \gcc0.gc0.count_reg[0] 
       (.C(aclk),
        .CE(\gnstage1.q_dly_reg[1][0]_0 ),
        .D(plusOp__3[0]),
        .PRE(AR),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[1] 
       (.C(aclk),
        .CE(\gnstage1.q_dly_reg[1][0]_0 ),
        .CLR(AR),
        .D(plusOp__3[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[2] 
       (.C(aclk),
        .CE(\gnstage1.q_dly_reg[1][0]_0 ),
        .CLR(AR),
        .D(plusOp__3[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[3] 
       (.C(aclk),
        .CE(\gnstage1.q_dly_reg[1][0]_0 ),
        .CLR(AR),
        .D(plusOp__3[3]),
        .Q(Q[3]));
  LUT5 #(
    .INIT(32'hFFFF66F6)) 
    ram_empty_fb_i_i_3
       (.I0(\gc0.count_reg[3] [2]),
        .I1(\gpr1.dout_i_reg[1] [2]),
        .I2(\gnstage1.q_dly_reg[1][0] ),
        .I3(ram_full_fb_i_reg),
        .I4(ram_empty_fb_i_i_6_n_0),
        .O(ram_empty_fb_i_reg));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    ram_empty_fb_i_i_6
       (.I0(\gpr1.dout_i_reg[1] [0]),
        .I1(\gc0.count_reg[3] [0]),
        .I2(\gc0.count_reg[3] [1]),
        .I3(\gpr1.dout_i_reg[1] [1]),
        .I4(\gc0.count_reg[3] [3]),
        .I5(\gpr1.dout_i_reg[1] [3]),
        .O(ram_empty_fb_i_i_6_n_0));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module axi_vfifo_ctrl_0wr_bin_cntr_113
   (Q,
    ram_empty_fb_i_reg,
    \gpr1.dout_i_reg[1] ,
    ram_full_comb,
    p_2_out,
    ram_full_fb_i_reg,
    m_axi_arvalid_i,
    \gc0.count_reg[3] ,
    p_6_out,
    rst_full_gen_i,
    \gc0.count_d1_reg[3] ,
    E,
    aclk,
    AR);
  output [3:0]Q;
  output ram_empty_fb_i_reg;
  output [3:0]\gpr1.dout_i_reg[1] ;
  output ram_full_comb;
  input p_2_out;
  input ram_full_fb_i_reg;
  input m_axi_arvalid_i;
  input [3:0]\gc0.count_reg[3] ;
  input p_6_out;
  input rst_full_gen_i;
  input [3:0]\gc0.count_d1_reg[3] ;
  input [0:0]E;
  input aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [0:0]E;
  wire [3:0]Q;
  wire aclk;
  wire [3:0]\gc0.count_d1_reg[3] ;
  wire [3:0]\gc0.count_reg[3] ;
  wire [3:0]\gpr1.dout_i_reg[1] ;
  wire m_axi_arvalid_i;
  wire p_2_out;
  wire p_6_out;
  wire [3:0]plusOp__5;
  wire ram_empty_fb_i_i_2__3_n_0;
  wire ram_empty_fb_i_i_3__2_n_0;
  wire ram_empty_fb_i_i_4__2_n_0;
  wire ram_empty_fb_i_i_5__2_n_0;
  wire ram_empty_fb_i_reg;
  wire ram_full_comb;
  wire ram_full_fb_i_i_2__3_n_0;
  wire ram_full_fb_i_i_3__3_n_0;
  wire ram_full_fb_i_reg;
  wire rst_full_gen_i;

  LUT1 #(
    .INIT(2'h1)) 
    \gcc0.gc0.count[0]_i_1__4 
       (.I0(Q[0]),
        .O(plusOp__5[0]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gcc0.gc0.count[1]_i_1__4 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(plusOp__5[1]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gcc0.gc0.count[2]_i_1__4 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(plusOp__5[2]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gcc0.gc0.count[3]_i_1__4 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .O(plusOp__5[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[0] 
       (.C(aclk),
        .CE(E),
        .CLR(AR),
        .D(Q[0]),
        .Q(\gpr1.dout_i_reg[1] [0]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[1] 
       (.C(aclk),
        .CE(E),
        .CLR(AR),
        .D(Q[1]),
        .Q(\gpr1.dout_i_reg[1] [1]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[2] 
       (.C(aclk),
        .CE(E),
        .CLR(AR),
        .D(Q[2]),
        .Q(\gpr1.dout_i_reg[1] [2]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[3] 
       (.C(aclk),
        .CE(E),
        .CLR(AR),
        .D(Q[3]),
        .Q(\gpr1.dout_i_reg[1] [3]));
  FDPE #(
    .INIT(1'b1)) 
    \gcc0.gc0.count_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__5[0]),
        .PRE(AR),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[1] 
       (.C(aclk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__5[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[2] 
       (.C(aclk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__5[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[3] 
       (.C(aclk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__5[3]),
        .Q(Q[3]));
  LUT5 #(
    .INIT(32'hFFFFC8CC)) 
    ram_empty_fb_i_i_1__4
       (.I0(ram_empty_fb_i_i_2__3_n_0),
        .I1(p_2_out),
        .I2(ram_full_fb_i_reg),
        .I3(m_axi_arvalid_i),
        .I4(ram_empty_fb_i_i_3__2_n_0),
        .O(ram_empty_fb_i_reg));
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    ram_empty_fb_i_i_2__3
       (.I0(\gc0.count_d1_reg[3] [2]),
        .I1(\gpr1.dout_i_reg[1] [2]),
        .I2(\gc0.count_d1_reg[3] [3]),
        .I3(\gpr1.dout_i_reg[1] [3]),
        .I4(ram_empty_fb_i_i_4__2_n_0),
        .O(ram_empty_fb_i_i_2__3_n_0));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    ram_empty_fb_i_i_3__2
       (.I0(\gpr1.dout_i_reg[1] [3]),
        .I1(\gc0.count_reg[3] [3]),
        .I2(\gpr1.dout_i_reg[1] [2]),
        .I3(\gc0.count_reg[3] [2]),
        .I4(ram_empty_fb_i_i_5__2_n_0),
        .I5(p_6_out),
        .O(ram_empty_fb_i_i_3__2_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_empty_fb_i_i_4__2
       (.I0(\gpr1.dout_i_reg[1] [0]),
        .I1(\gc0.count_d1_reg[3] [0]),
        .I2(\gpr1.dout_i_reg[1] [1]),
        .I3(\gc0.count_d1_reg[3] [1]),
        .O(ram_empty_fb_i_i_4__2_n_0));
  LUT6 #(
    .INIT(64'h9009000090099009)) 
    ram_empty_fb_i_i_5__2
       (.I0(\gc0.count_reg[3] [1]),
        .I1(\gpr1.dout_i_reg[1] [1]),
        .I2(\gc0.count_reg[3] [0]),
        .I3(\gpr1.dout_i_reg[1] [0]),
        .I4(ram_full_fb_i_reg),
        .I5(m_axi_arvalid_i),
        .O(ram_empty_fb_i_i_5__2_n_0));
  LUT6 #(
    .INIT(64'h450F450045004500)) 
    ram_full_fb_i_i_1__4
       (.I0(rst_full_gen_i),
        .I1(ram_empty_fb_i_i_2__3_n_0),
        .I2(p_6_out),
        .I3(ram_full_fb_i_reg),
        .I4(m_axi_arvalid_i),
        .I5(ram_full_fb_i_i_2__3_n_0),
        .O(ram_full_comb));
  LUT5 #(
    .INIT(32'h00009009)) 
    ram_full_fb_i_i_2__3
       (.I0(\gc0.count_d1_reg[3] [2]),
        .I1(Q[2]),
        .I2(\gc0.count_d1_reg[3] [3]),
        .I3(Q[3]),
        .I4(ram_full_fb_i_i_3__3_n_0),
        .O(ram_full_fb_i_i_2__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_full_fb_i_i_3__3
       (.I0(Q[1]),
        .I1(\gc0.count_d1_reg[3] [1]),
        .I2(Q[0]),
        .I3(\gc0.count_d1_reg[3] [0]),
        .O(ram_full_fb_i_i_3__3_n_0));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module axi_vfifo_ctrl_0wr_bin_cntr_97
   (Q,
    ram_empty_fb_i_reg,
    \gpr1.dout_i_reg[1] ,
    ram_full_comb,
    p_2_out,
    ram_full_fb_i_reg,
    m_axi_awvalid_i,
    \gc0.count_reg[3] ,
    p_6_out,
    rst_full_gen_i,
    \gc0.count_d1_reg[3] ,
    E,
    aclk,
    AR);
  output [3:0]Q;
  output ram_empty_fb_i_reg;
  output [3:0]\gpr1.dout_i_reg[1] ;
  output ram_full_comb;
  input p_2_out;
  input ram_full_fb_i_reg;
  input m_axi_awvalid_i;
  input [3:0]\gc0.count_reg[3] ;
  input p_6_out;
  input rst_full_gen_i;
  input [3:0]\gc0.count_d1_reg[3] ;
  input [0:0]E;
  input aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [0:0]E;
  wire [3:0]Q;
  wire aclk;
  wire [3:0]\gc0.count_d1_reg[3] ;
  wire [3:0]\gc0.count_reg[3] ;
  wire [3:0]\gpr1.dout_i_reg[1] ;
  wire m_axi_awvalid_i;
  wire p_2_out;
  wire p_6_out;
  wire [3:0]plusOp__1;
  wire ram_empty_fb_i_i_2__2_n_0;
  wire ram_empty_fb_i_i_3__1_n_0;
  wire ram_empty_fb_i_i_4__1_n_0;
  wire ram_empty_fb_i_i_5__1_n_0;
  wire ram_empty_fb_i_reg;
  wire ram_full_comb;
  wire ram_full_fb_i_i_2__2_n_0;
  wire ram_full_fb_i_i_3__2_n_0;
  wire ram_full_fb_i_reg;
  wire rst_full_gen_i;

  LUT1 #(
    .INIT(2'h1)) 
    \gcc0.gc0.count[0]_i_1__2 
       (.I0(Q[0]),
        .O(plusOp__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gcc0.gc0.count[1]_i_1__2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(plusOp__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gcc0.gc0.count[2]_i_1__2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(plusOp__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gcc0.gc0.count[3]_i_1__2 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .O(plusOp__1[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[0] 
       (.C(aclk),
        .CE(E),
        .CLR(AR),
        .D(Q[0]),
        .Q(\gpr1.dout_i_reg[1] [0]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[1] 
       (.C(aclk),
        .CE(E),
        .CLR(AR),
        .D(Q[1]),
        .Q(\gpr1.dout_i_reg[1] [1]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[2] 
       (.C(aclk),
        .CE(E),
        .CLR(AR),
        .D(Q[2]),
        .Q(\gpr1.dout_i_reg[1] [2]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[3] 
       (.C(aclk),
        .CE(E),
        .CLR(AR),
        .D(Q[3]),
        .Q(\gpr1.dout_i_reg[1] [3]));
  FDPE #(
    .INIT(1'b1)) 
    \gcc0.gc0.count_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__1[0]),
        .PRE(AR),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[1] 
       (.C(aclk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__1[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[2] 
       (.C(aclk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__1[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[3] 
       (.C(aclk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__1[3]),
        .Q(Q[3]));
  LUT5 #(
    .INIT(32'hFFFFC8CC)) 
    ram_empty_fb_i_i_1__2
       (.I0(ram_empty_fb_i_i_2__2_n_0),
        .I1(p_2_out),
        .I2(ram_full_fb_i_reg),
        .I3(m_axi_awvalid_i),
        .I4(ram_empty_fb_i_i_3__1_n_0),
        .O(ram_empty_fb_i_reg));
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    ram_empty_fb_i_i_2__2
       (.I0(\gc0.count_d1_reg[3] [2]),
        .I1(\gpr1.dout_i_reg[1] [2]),
        .I2(\gc0.count_d1_reg[3] [3]),
        .I3(\gpr1.dout_i_reg[1] [3]),
        .I4(ram_empty_fb_i_i_4__1_n_0),
        .O(ram_empty_fb_i_i_2__2_n_0));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    ram_empty_fb_i_i_3__1
       (.I0(\gpr1.dout_i_reg[1] [3]),
        .I1(\gc0.count_reg[3] [3]),
        .I2(\gpr1.dout_i_reg[1] [2]),
        .I3(\gc0.count_reg[3] [2]),
        .I4(ram_empty_fb_i_i_5__1_n_0),
        .I5(p_6_out),
        .O(ram_empty_fb_i_i_3__1_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_empty_fb_i_i_4__1
       (.I0(\gpr1.dout_i_reg[1] [0]),
        .I1(\gc0.count_d1_reg[3] [0]),
        .I2(\gpr1.dout_i_reg[1] [1]),
        .I3(\gc0.count_d1_reg[3] [1]),
        .O(ram_empty_fb_i_i_4__1_n_0));
  LUT6 #(
    .INIT(64'h9009000090099009)) 
    ram_empty_fb_i_i_5__1
       (.I0(\gc0.count_reg[3] [1]),
        .I1(\gpr1.dout_i_reg[1] [1]),
        .I2(\gc0.count_reg[3] [0]),
        .I3(\gpr1.dout_i_reg[1] [0]),
        .I4(ram_full_fb_i_reg),
        .I5(m_axi_awvalid_i),
        .O(ram_empty_fb_i_i_5__1_n_0));
  LUT6 #(
    .INIT(64'h450F450045004500)) 
    ram_full_fb_i_i_1__2
       (.I0(rst_full_gen_i),
        .I1(ram_empty_fb_i_i_2__2_n_0),
        .I2(p_6_out),
        .I3(ram_full_fb_i_reg),
        .I4(m_axi_awvalid_i),
        .I5(ram_full_fb_i_i_2__2_n_0),
        .O(ram_full_comb));
  LUT5 #(
    .INIT(32'h00009009)) 
    ram_full_fb_i_i_2__2
       (.I0(\gc0.count_d1_reg[3] [2]),
        .I1(Q[2]),
        .I2(\gc0.count_d1_reg[3] [3]),
        .I3(Q[3]),
        .I4(ram_full_fb_i_i_3__2_n_0),
        .O(ram_full_fb_i_i_2__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_full_fb_i_i_3__2
       (.I0(Q[1]),
        .I1(\gc0.count_d1_reg[3] [1]),
        .I2(Q[0]),
        .I3(\gc0.count_d1_reg[3] [0]),
        .O(ram_full_fb_i_i_3__2_n_0));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module axi_vfifo_ctrl_0wr_bin_cntr__parameterized0
   (\gdiff.gcry_1_sym.diff_pntr_pad_reg[9] ,
    Q,
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[7] ,
    S,
    v1_reg_0,
    v1_reg_1,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    v1_reg,
    ram_empty_fb_i_reg,
    \gc0.count_d1_reg[8] ,
    \gc0.count_reg[7] ,
    \gfwd_mode.m_valid_i_reg ,
    aclk,
    AR);
  output [1:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[9] ;
  output [8:0]Q;
  output [3:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[7] ;
  output [2:0]S;
  output [0:0]v1_reg_0;
  output [3:0]v1_reg_1;
  output [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  output [3:0]v1_reg;
  output [2:0]ram_empty_fb_i_reg;
  input [8:0]\gc0.count_d1_reg[8] ;
  input [5:0]\gc0.count_reg[7] ;
  input [0:0]\gfwd_mode.m_valid_i_reg ;
  input aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire [8:0]Q;
  wire [2:0]S;
  wire aclk;
  wire [8:0]\gc0.count_d1_reg[8] ;
  wire [5:0]\gc0.count_reg[7] ;
  wire \gcc0.gc0.count[6]_i_2_n_0 ;
  wire \gcc0.gc0.count[8]_i_2__0_n_0 ;
  wire [3:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[7] ;
  wire [1:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[9] ;
  wire [0:0]\gfwd_mode.m_valid_i_reg ;
  wire [8:0]plusOp__3;
  wire [2:0]ram_empty_fb_i_reg;
  wire [3:0]v1_reg;
  wire [0:0]v1_reg_0;
  wire [3:0]v1_reg_1;

  LUT1 #(
    .INIT(2'h1)) 
    \gcc0.gc0.count[0]_i_1__3 
       (.I0(Q[0]),
        .O(plusOp__3[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \gcc0.gc0.count[1]_i_1__3 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(plusOp__3[1]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gcc0.gc0.count[2]_i_1__3 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(plusOp__3[2]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gcc0.gc0.count[3]_i_1__3 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .O(plusOp__3[3]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gcc0.gc0.count[4]_i_1__1 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[4]),
        .O(plusOp__3[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \gcc0.gc0.count[5]_i_1__1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(plusOp__3[5]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \gcc0.gc0.count[6]_i_1__0 
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(\gcc0.gc0.count[6]_i_2_n_0 ),
        .I3(Q[2]),
        .I4(Q[5]),
        .I5(Q[6]),
        .O(plusOp__3[6]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \gcc0.gc0.count[6]_i_2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\gcc0.gc0.count[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \gcc0.gc0.count[7]_i_1__0 
       (.I0(Q[6]),
        .I1(\gcc0.gc0.count[8]_i_2__0_n_0 ),
        .I2(Q[7]),
        .O(plusOp__3[7]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \gcc0.gc0.count[8]_i_1__0 
       (.I0(Q[7]),
        .I1(\gcc0.gc0.count[8]_i_2__0_n_0 ),
        .I2(Q[6]),
        .I3(Q[8]),
        .O(plusOp__3[8]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \gcc0.gc0.count[8]_i_2__0 
       (.I0(Q[5]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(Q[4]),
        .O(\gcc0.gc0.count[8]_i_2__0_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[0] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .CLR(AR),
        .D(Q[0]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [0]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[1] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .CLR(AR),
        .D(Q[1]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [1]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[2] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .CLR(AR),
        .D(Q[2]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [2]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[3] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .CLR(AR),
        .D(Q[3]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [3]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[4] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .CLR(AR),
        .D(Q[4]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [4]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[5] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .CLR(AR),
        .D(Q[5]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [5]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[6] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .CLR(AR),
        .D(Q[6]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [6]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[7] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .CLR(AR),
        .D(Q[7]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [7]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[8] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .CLR(AR),
        .D(Q[8]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [8]));
  FDPE #(
    .INIT(1'b1)) 
    \gcc0.gc0.count_reg[0] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(plusOp__3[0]),
        .PRE(AR),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[1] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .CLR(AR),
        .D(plusOp__3[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[2] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .CLR(AR),
        .D(plusOp__3[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[3] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .CLR(AR),
        .D(plusOp__3[3]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[4] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .CLR(AR),
        .D(plusOp__3[4]),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[5] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .CLR(AR),
        .D(plusOp__3[5]),
        .Q(Q[5]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[6] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .CLR(AR),
        .D(plusOp__3[6]),
        .Q(Q[6]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[7] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .CLR(AR),
        .D(plusOp__3[7]),
        .Q(Q[7]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[8] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .CLR(AR),
        .D(plusOp__3[8]),
        .Q(Q[8]));
  LUT2 #(
    .INIT(4'h9)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_3__1 
       (.I0(Q[2]),
        .I1(\gc0.count_d1_reg[8] [2]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_4__1 
       (.I0(Q[1]),
        .I1(\gc0.count_d1_reg[8] [1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h9)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_5__1 
       (.I0(Q[0]),
        .I1(\gc0.count_d1_reg[8] [0]),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h9)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[7]_i_2__0 
       (.I0(Q[6]),
        .I1(\gc0.count_d1_reg[8] [6]),
        .O(\gdiff.gcry_1_sym.diff_pntr_pad_reg[7] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[7]_i_3__0 
       (.I0(Q[5]),
        .I1(\gc0.count_d1_reg[8] [5]),
        .O(\gdiff.gcry_1_sym.diff_pntr_pad_reg[7] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[7]_i_4__0 
       (.I0(Q[4]),
        .I1(\gc0.count_d1_reg[8] [4]),
        .O(\gdiff.gcry_1_sym.diff_pntr_pad_reg[7] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[7]_i_5__0 
       (.I0(Q[3]),
        .I1(\gc0.count_d1_reg[8] [3]),
        .O(\gdiff.gcry_1_sym.diff_pntr_pad_reg[7] [0]));
  LUT2 #(
    .INIT(4'h9)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[9]_i_2__0 
       (.I0(Q[8]),
        .I1(\gc0.count_d1_reg[8] [8]),
        .O(\gdiff.gcry_1_sym.diff_pntr_pad_reg[9] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[9]_i_3__0 
       (.I0(Q[7]),
        .I1(\gc0.count_d1_reg[8] [7]),
        .O(\gdiff.gcry_1_sym.diff_pntr_pad_reg[9] [0]));
  LUT4 #(
    .INIT(16'h8421)) 
    \gmux.gm[0].gm1.m1_i_1__5 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\gc0.count_d1_reg[8] [1]),
        .I3(\gc0.count_d1_reg[8] [0]),
        .O(v1_reg_0));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1__6 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [1]),
        .I1(\gc0.count_d1_reg[8] [1]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [0]),
        .I3(\gc0.count_d1_reg[8] [0]),
        .O(v1_reg_1[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1__7 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [1]),
        .I1(\gc0.count_d1_reg[8] [1]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [0]),
        .I3(\gc0.count_d1_reg[8] [0]),
        .O(v1_reg[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1__4 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [3]),
        .I1(\gc0.count_d1_reg[8] [3]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [2]),
        .I3(\gc0.count_d1_reg[8] [2]),
        .O(v1_reg_1[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1__5 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [3]),
        .I1(\gc0.count_d1_reg[8] [3]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [2]),
        .I3(\gc0.count_d1_reg[8] [2]),
        .O(v1_reg[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1__6 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [2]),
        .I1(\gc0.count_reg[7] [0]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [3]),
        .I3(\gc0.count_reg[7] [1]),
        .O(ram_empty_fb_i_reg[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1__4 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [5]),
        .I1(\gc0.count_d1_reg[8] [5]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [4]),
        .I3(\gc0.count_d1_reg[8] [4]),
        .O(v1_reg_1[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1__5 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [5]),
        .I1(\gc0.count_d1_reg[8] [5]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [4]),
        .I3(\gc0.count_d1_reg[8] [4]),
        .O(v1_reg[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1__6 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [4]),
        .I1(\gc0.count_reg[7] [2]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [5]),
        .I3(\gc0.count_reg[7] [3]),
        .O(ram_empty_fb_i_reg[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1__4 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [7]),
        .I1(\gc0.count_d1_reg[8] [7]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [6]),
        .I3(\gc0.count_d1_reg[8] [6]),
        .O(v1_reg_1[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1__5 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [7]),
        .I1(\gc0.count_d1_reg[8] [7]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [6]),
        .I3(\gc0.count_d1_reg[8] [6]),
        .O(v1_reg[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1__6 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [6]),
        .I1(\gc0.count_reg[7] [4]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [7]),
        .I3(\gc0.count_reg[7] [5]),
        .O(ram_empty_fb_i_reg[2]));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module axi_vfifo_ctrl_0wr_bin_cntr__parameterized1
   (Q,
    v1_reg_1,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    v1_reg,
    v1_reg_0,
    ram_full_fb_i_reg,
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[9] ,
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[7] ,
    S,
    \gc0.count_d1_reg[8] ,
    \gc0.count_reg[7] ,
    E,
    aclk,
    AR);
  output [7:0]Q;
  output [3:0]v1_reg_1;
  output [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  output [3:0]v1_reg;
  output [3:0]v1_reg_0;
  output ram_full_fb_i_reg;
  output [1:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[9] ;
  output [3:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[7] ;
  output [2:0]S;
  input [8:0]\gc0.count_d1_reg[8] ;
  input [7:0]\gc0.count_reg[7] ;
  input [0:0]E;
  input aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [0:0]E;
  wire [7:0]Q;
  wire [2:0]S;
  wire aclk;
  wire [8:0]\gc0.count_d1_reg[8] ;
  wire [7:0]\gc0.count_reg[7] ;
  wire \gcc0.gc0.count[8]_i_2_n_0 ;
  wire [3:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[7] ;
  wire [1:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[9] ;
  wire [8:8]p_11_out;
  wire [8:0]plusOp__5;
  wire ram_full_fb_i_reg;
  wire [3:0]v1_reg;
  wire [3:0]v1_reg_0;
  wire [3:0]v1_reg_1;

  LUT1 #(
    .INIT(2'h1)) 
    \gcc0.gc0.count[0]_i_1__0 
       (.I0(Q[0]),
        .O(plusOp__5[0]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gcc0.gc0.count[1]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(plusOp__5[1]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \gcc0.gc0.count[2]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(plusOp__5[2]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \gcc0.gc0.count[3]_i_1__0 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .O(plusOp__5[3]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \gcc0.gc0.count[4]_i_1 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .O(plusOp__5[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \gcc0.gc0.count[5]_i_1 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(plusOp__5[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \gcc0.gc0.count[6]_i_1 
       (.I0(Q[6]),
        .I1(\gcc0.gc0.count[8]_i_2_n_0 ),
        .O(plusOp__5[6]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \gcc0.gc0.count[7]_i_1 
       (.I0(Q[7]),
        .I1(\gcc0.gc0.count[8]_i_2_n_0 ),
        .I2(Q[6]),
        .O(plusOp__5[7]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \gcc0.gc0.count[8]_i_1 
       (.I0(p_11_out),
        .I1(Q[6]),
        .I2(\gcc0.gc0.count[8]_i_2_n_0 ),
        .I3(Q[7]),
        .O(plusOp__5[8]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \gcc0.gc0.count[8]_i_2 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\gcc0.gc0.count[8]_i_2_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[0] 
       (.C(aclk),
        .CE(E),
        .CLR(AR),
        .D(Q[0]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [0]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[1] 
       (.C(aclk),
        .CE(E),
        .CLR(AR),
        .D(Q[1]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [1]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[2] 
       (.C(aclk),
        .CE(E),
        .CLR(AR),
        .D(Q[2]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [2]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[3] 
       (.C(aclk),
        .CE(E),
        .CLR(AR),
        .D(Q[3]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [3]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[4] 
       (.C(aclk),
        .CE(E),
        .CLR(AR),
        .D(Q[4]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [4]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[5] 
       (.C(aclk),
        .CE(E),
        .CLR(AR),
        .D(Q[5]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [5]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[6] 
       (.C(aclk),
        .CE(E),
        .CLR(AR),
        .D(Q[6]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [6]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[7] 
       (.C(aclk),
        .CE(E),
        .CLR(AR),
        .D(Q[7]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [7]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[8] 
       (.C(aclk),
        .CE(E),
        .CLR(AR),
        .D(p_11_out),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [8]));
  FDPE #(
    .INIT(1'b1)) 
    \gcc0.gc0.count_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__5[0]),
        .PRE(AR),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[1] 
       (.C(aclk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__5[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[2] 
       (.C(aclk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__5[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[3] 
       (.C(aclk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__5[3]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[4] 
       (.C(aclk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__5[4]),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[5] 
       (.C(aclk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__5[5]),
        .Q(Q[5]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[6] 
       (.C(aclk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__5[6]),
        .Q(Q[6]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[7] 
       (.C(aclk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__5[7]),
        .Q(Q[7]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[8] 
       (.C(aclk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__5[8]),
        .Q(p_11_out));
  LUT2 #(
    .INIT(4'h9)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_3 
       (.I0(Q[2]),
        .I1(\gc0.count_d1_reg[8] [2]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_4 
       (.I0(Q[1]),
        .I1(\gc0.count_d1_reg[8] [1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h9)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_5 
       (.I0(Q[0]),
        .I1(\gc0.count_d1_reg[8] [0]),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h9)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[7]_i_2 
       (.I0(Q[6]),
        .I1(\gc0.count_d1_reg[8] [6]),
        .O(\gdiff.gcry_1_sym.diff_pntr_pad_reg[7] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[7]_i_3 
       (.I0(Q[5]),
        .I1(\gc0.count_d1_reg[8] [5]),
        .O(\gdiff.gcry_1_sym.diff_pntr_pad_reg[7] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[7]_i_4 
       (.I0(Q[4]),
        .I1(\gc0.count_d1_reg[8] [4]),
        .O(\gdiff.gcry_1_sym.diff_pntr_pad_reg[7] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[7]_i_5 
       (.I0(Q[3]),
        .I1(\gc0.count_d1_reg[8] [3]),
        .O(\gdiff.gcry_1_sym.diff_pntr_pad_reg[7] [0]));
  LUT2 #(
    .INIT(4'h9)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[9]_i_2 
       (.I0(p_11_out),
        .I1(\gc0.count_d1_reg[8] [8]),
        .O(\gdiff.gcry_1_sym.diff_pntr_pad_reg[9] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[9]_i_3 
       (.I0(Q[7]),
        .I1(\gc0.count_d1_reg[8] [7]),
        .O(\gdiff.gcry_1_sym.diff_pntr_pad_reg[9] [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1__0 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [0]),
        .I1(\gc0.count_d1_reg[8] [0]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [1]),
        .I3(\gc0.count_d1_reg[8] [1]),
        .O(v1_reg_1[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1__1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [0]),
        .I1(\gc0.count_d1_reg[8] [0]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [1]),
        .I3(\gc0.count_d1_reg[8] [1]),
        .O(v1_reg[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1__2 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [0]),
        .I1(\gc0.count_reg[7] [0]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [1]),
        .I3(\gc0.count_reg[7] [1]),
        .O(v1_reg_0[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1__0 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [2]),
        .I1(\gc0.count_d1_reg[8] [2]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [3]),
        .I3(\gc0.count_d1_reg[8] [3]),
        .O(v1_reg_1[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1__1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [2]),
        .I1(\gc0.count_d1_reg[8] [2]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [3]),
        .I3(\gc0.count_d1_reg[8] [3]),
        .O(v1_reg[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1__2 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [2]),
        .I1(\gc0.count_reg[7] [2]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [3]),
        .I3(\gc0.count_reg[7] [3]),
        .O(v1_reg_0[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1__0 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [4]),
        .I1(\gc0.count_d1_reg[8] [4]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [5]),
        .I3(\gc0.count_d1_reg[8] [5]),
        .O(v1_reg_1[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1__1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [4]),
        .I1(\gc0.count_d1_reg[8] [4]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [5]),
        .I3(\gc0.count_d1_reg[8] [5]),
        .O(v1_reg[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1__2 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [4]),
        .I1(\gc0.count_reg[7] [4]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [5]),
        .I3(\gc0.count_reg[7] [5]),
        .O(v1_reg_0[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1__0 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [6]),
        .I1(\gc0.count_d1_reg[8] [6]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [7]),
        .I3(\gc0.count_d1_reg[8] [7]),
        .O(v1_reg_1[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1__1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [6]),
        .I1(\gc0.count_d1_reg[8] [6]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [7]),
        .I3(\gc0.count_d1_reg[8] [7]),
        .O(v1_reg[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1__2 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [6]),
        .I1(\gc0.count_reg[7] [6]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [7]),
        .I3(\gc0.count_reg[7] [7]),
        .O(v1_reg_0[3]));
  LUT2 #(
    .INIT(4'h9)) 
    \gmux.gm[4].gms.ms_i_1__6 
       (.I0(p_11_out),
        .I1(\gc0.count_d1_reg[8] [8]),
        .O(ram_full_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module axi_vfifo_ctrl_0wr_bin_cntr__parameterized2
   (ram_empty_fb_i_reg,
    ram_empty_fb_i_reg_0,
    Q,
    ram_empty_fb_i_reg_1,
    \gpr1.dout_i_reg[0] ,
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[6] ,
    S,
    p_2_out,
    \gc0.count_reg[0] ,
    ram_full_fb_i_reg,
    addr_ready_reg,
    \gc0.count_reg[5] ,
    \gc0.count_d1_reg[5] ,
    ram_full_fb_i_reg_0,
    aclk,
    AR);
  output ram_empty_fb_i_reg;
  output ram_empty_fb_i_reg_0;
  output [5:0]Q;
  output ram_empty_fb_i_reg_1;
  output [5:0]\gpr1.dout_i_reg[0] ;
  output [2:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[6] ;
  output [2:0]S;
  input p_2_out;
  input \gc0.count_reg[0] ;
  input ram_full_fb_i_reg;
  input [0:0]addr_ready_reg;
  input [3:0]\gc0.count_reg[5] ;
  input [5:0]\gc0.count_d1_reg[5] ;
  input [0:0]ram_full_fb_i_reg_0;
  input aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [5:0]Q;
  wire [2:0]S;
  wire aclk;
  wire [0:0]addr_ready_reg;
  wire [5:0]\gc0.count_d1_reg[5] ;
  wire \gc0.count_reg[0] ;
  wire [3:0]\gc0.count_reg[5] ;
  wire [2:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[6] ;
  wire [5:0]\gpr1.dout_i_reg[0] ;
  wire p_2_out;
  wire [5:0]plusOp__7;
  wire ram_empty_fb_i_i_4__0_n_0;
  wire ram_empty_fb_i_i_5__0_n_0;
  wire ram_empty_fb_i_i_8_n_0;
  wire ram_empty_fb_i_reg;
  wire ram_empty_fb_i_reg_0;
  wire ram_empty_fb_i_reg_1;
  wire ram_full_fb_i_reg;
  wire [0:0]ram_full_fb_i_reg_0;

  LUT1 #(
    .INIT(2'h1)) 
    \gcc0.gc0.count[0]_i_1__1 
       (.I0(Q[0]),
        .O(plusOp__7[0]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gcc0.gc0.count[1]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(plusOp__7[1]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \gcc0.gc0.count[2]_i_1__1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(plusOp__7[2]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \gcc0.gc0.count[3]_i_1__1 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .O(plusOp__7[3]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \gcc0.gc0.count[4]_i_1__0 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .O(plusOp__7[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \gcc0.gc0.count[5]_i_1__0 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(plusOp__7[5]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[0] 
       (.C(aclk),
        .CE(ram_full_fb_i_reg_0),
        .CLR(AR),
        .D(Q[0]),
        .Q(\gpr1.dout_i_reg[0] [0]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[1] 
       (.C(aclk),
        .CE(ram_full_fb_i_reg_0),
        .CLR(AR),
        .D(Q[1]),
        .Q(\gpr1.dout_i_reg[0] [1]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[2] 
       (.C(aclk),
        .CE(ram_full_fb_i_reg_0),
        .CLR(AR),
        .D(Q[2]),
        .Q(\gpr1.dout_i_reg[0] [2]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[3] 
       (.C(aclk),
        .CE(ram_full_fb_i_reg_0),
        .CLR(AR),
        .D(Q[3]),
        .Q(\gpr1.dout_i_reg[0] [3]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[4] 
       (.C(aclk),
        .CE(ram_full_fb_i_reg_0),
        .CLR(AR),
        .D(Q[4]),
        .Q(\gpr1.dout_i_reg[0] [4]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[5] 
       (.C(aclk),
        .CE(ram_full_fb_i_reg_0),
        .CLR(AR),
        .D(Q[5]),
        .Q(\gpr1.dout_i_reg[0] [5]));
  FDPE #(
    .INIT(1'b1)) 
    \gcc0.gc0.count_reg[0] 
       (.C(aclk),
        .CE(ram_full_fb_i_reg_0),
        .D(plusOp__7[0]),
        .PRE(AR),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[1] 
       (.C(aclk),
        .CE(ram_full_fb_i_reg_0),
        .CLR(AR),
        .D(plusOp__7[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[2] 
       (.C(aclk),
        .CE(ram_full_fb_i_reg_0),
        .CLR(AR),
        .D(plusOp__7[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[3] 
       (.C(aclk),
        .CE(ram_full_fb_i_reg_0),
        .CLR(AR),
        .D(plusOp__7[3]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[4] 
       (.C(aclk),
        .CE(ram_full_fb_i_reg_0),
        .CLR(AR),
        .D(plusOp__7[4]),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[5] 
       (.C(aclk),
        .CE(ram_full_fb_i_reg_0),
        .CLR(AR),
        .D(plusOp__7[5]),
        .Q(Q[5]));
  LUT2 #(
    .INIT(4'h9)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_3__0 
       (.I0(Q[2]),
        .I1(\gc0.count_d1_reg[5] [2]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_4__0 
       (.I0(Q[1]),
        .I1(\gc0.count_d1_reg[5] [1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h9)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_5__0 
       (.I0(Q[0]),
        .I1(\gc0.count_d1_reg[5] [0]),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h9)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[6]_i_2 
       (.I0(Q[5]),
        .I1(\gc0.count_d1_reg[5] [5]),
        .O(\gdiff.gcry_1_sym.diff_pntr_pad_reg[6] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[6]_i_3 
       (.I0(Q[4]),
        .I1(\gc0.count_d1_reg[5] [4]),
        .O(\gdiff.gcry_1_sym.diff_pntr_pad_reg[6] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[6]_i_4 
       (.I0(Q[3]),
        .I1(\gc0.count_d1_reg[5] [3]),
        .O(\gdiff.gcry_1_sym.diff_pntr_pad_reg[6] [0]));
  LUT5 #(
    .INIT(32'hFC44FCFC)) 
    ram_empty_fb_i_i_1
       (.I0(ram_empty_fb_i_reg_0),
        .I1(p_2_out),
        .I2(\gc0.count_reg[0] ),
        .I3(ram_full_fb_i_reg),
        .I4(addr_ready_reg),
        .O(ram_empty_fb_i_reg));
  LUT6 #(
    .INIT(64'h0000000000009009)) 
    ram_empty_fb_i_i_2__1
       (.I0(\gc0.count_d1_reg[5] [5]),
        .I1(\gpr1.dout_i_reg[0] [5]),
        .I2(\gc0.count_d1_reg[5] [4]),
        .I3(\gpr1.dout_i_reg[0] [4]),
        .I4(ram_empty_fb_i_i_4__0_n_0),
        .I5(ram_empty_fb_i_i_5__0_n_0),
        .O(ram_empty_fb_i_reg_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_empty_fb_i_i_4__0
       (.I0(\gpr1.dout_i_reg[0] [1]),
        .I1(\gc0.count_d1_reg[5] [1]),
        .I2(\gpr1.dout_i_reg[0] [0]),
        .I3(\gc0.count_d1_reg[5] [0]),
        .O(ram_empty_fb_i_i_4__0_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_empty_fb_i_i_5__0
       (.I0(\gpr1.dout_i_reg[0] [3]),
        .I1(\gc0.count_d1_reg[5] [3]),
        .I2(\gpr1.dout_i_reg[0] [2]),
        .I3(\gc0.count_d1_reg[5] [2]),
        .O(ram_empty_fb_i_i_5__0_n_0));
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    ram_empty_fb_i_i_7__0
       (.I0(\gc0.count_reg[5] [1]),
        .I1(\gpr1.dout_i_reg[0] [3]),
        .I2(\gc0.count_reg[5] [0]),
        .I3(\gpr1.dout_i_reg[0] [2]),
        .I4(ram_empty_fb_i_i_8_n_0),
        .O(ram_empty_fb_i_reg_1));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_empty_fb_i_i_8
       (.I0(\gpr1.dout_i_reg[0] [5]),
        .I1(\gc0.count_reg[5] [3]),
        .I2(\gpr1.dout_i_reg[0] [4]),
        .I3(\gc0.count_reg[5] [2]),
        .O(ram_empty_fb_i_i_8_n_0));
endmodule

(* ORIG_REF_NAME = "wr_logic" *) 
module axi_vfifo_ctrl_0wr_logic
   (ram_empty_fb_i_reg,
    ram_rd_en_i,
    ram_wr_en_i,
    \FSM_onehot_gfwd_rev.state_reg[0] ,
    curr_state_reg,
    Q,
    ram_empty_fb_i_reg_0,
    \gpr1.dout_i_reg[1] ,
    \gpfs.prog_full_i_reg ,
    ram_full_comb,
    aclk,
    rst_full_ff_i,
    E,
    AR,
    \gnstage1.q_dly_reg[1][0] ,
    \greg.ram_rd_en_i_reg ,
    \pkt_cnt_reg_reg[5] ,
    curr_state_reg_0,
    \gpfs.prog_full_i_reg_0 ,
    \gc0.count_reg[3] ,
    \gnstage1.q_dly_reg[1][0]_0 ,
    D);
  output ram_empty_fb_i_reg;
  output ram_rd_en_i;
  output ram_wr_en_i;
  output \FSM_onehot_gfwd_rev.state_reg[0] ;
  output curr_state_reg;
  output [3:0]Q;
  output ram_empty_fb_i_reg_0;
  output [3:0]\gpr1.dout_i_reg[1] ;
  output \gpfs.prog_full_i_reg ;
  input ram_full_comb;
  input aclk;
  input rst_full_ff_i;
  input [0:0]E;
  input [0:0]AR;
  input [0:0]\gnstage1.q_dly_reg[1][0] ;
  input \greg.ram_rd_en_i_reg ;
  input [5:0]\pkt_cnt_reg_reg[5] ;
  input curr_state_reg_0;
  input \gpfs.prog_full_i_reg_0 ;
  input [3:0]\gc0.count_reg[3] ;
  input \gnstage1.q_dly_reg[1][0]_0 ;
  input [3:0]D;

  wire [0:0]AR;
  wire [3:0]D;
  wire [0:0]E;
  wire \FSM_onehot_gfwd_rev.state_reg[0] ;
  wire [3:0]Q;
  wire aclk;
  wire curr_state_reg;
  wire curr_state_reg_0;
  wire [3:0]\gc0.count_reg[3] ;
  wire [0:0]\gnstage1.q_dly_reg[1][0] ;
  wire \gnstage1.q_dly_reg[1][0]_0 ;
  wire \gpfs.prog_full_i_reg ;
  wire \gpfs.prog_full_i_reg_0 ;
  wire [3:0]\gpr1.dout_i_reg[1] ;
  wire \greg.ram_rd_en_i_reg ;
  wire [5:0]\pkt_cnt_reg_reg[5] ;
  wire ram_empty_fb_i_reg;
  wire ram_empty_fb_i_reg_0;
  wire ram_full_comb;
  wire ram_rd_en_i;
  wire ram_wr_en_i;
  wire rst_full_ff_i;

  axi_vfifo_ctrl_0fifo_generator_v13_0_1_wr_pf_ss \gwss.gpf.wrpf 
       (.AR(AR),
        .D(D),
        .E(E),
        .\FSM_onehot_gfwd_rev.state_reg[0] (\FSM_onehot_gfwd_rev.state_reg[0] ),
        .aclk(aclk),
        .curr_state_reg(curr_state_reg),
        .curr_state_reg_0(curr_state_reg_0),
        .\gnstage1.q_dly_reg[1][0] (\gnstage1.q_dly_reg[1][0] ),
        .\gpfs.prog_full_i_reg_0 (\gpfs.prog_full_i_reg ),
        .\gpfs.prog_full_i_reg_1 (\gpfs.prog_full_i_reg_0 ),
        .\greg.ram_rd_en_i_reg_0 (\greg.ram_rd_en_i_reg ),
        .\pkt_cnt_reg_reg[5] (\pkt_cnt_reg_reg[5] ),
        .ram_rd_en_i(ram_rd_en_i),
        .ram_wr_en_i(ram_wr_en_i),
        .rst_full_ff_i(rst_full_ff_i));
  axi_vfifo_ctrl_0wr_status_flags_ss \gwss.wsts 
       (.aclk(aclk),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg),
        .ram_full_comb(ram_full_comb),
        .rst_full_ff_i(rst_full_ff_i));
  axi_vfifo_ctrl_0wr_bin_cntr wpntr
       (.AR(AR),
        .Q(Q),
        .aclk(aclk),
        .\gc0.count_reg[3] (\gc0.count_reg[3] ),
        .\gnstage1.q_dly_reg[1][0] (\gnstage1.q_dly_reg[1][0]_0 ),
        .\gnstage1.q_dly_reg[1][0]_0 (\gnstage1.q_dly_reg[1][0] ),
        .\gpr1.dout_i_reg[1] (\gpr1.dout_i_reg[1] ),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg_0),
        .ram_full_fb_i_reg(ram_empty_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "wr_logic" *) 
module axi_vfifo_ctrl_0wr_logic_107
   (ram_empty_fb_i_reg,
    \gpfs.prog_full_i_reg ,
    \gfwd_rev.s_ready_i_reg ,
    Q,
    ram_empty_fb_i_reg_0,
    \gpr1.dout_i_reg[1] ,
    aclk,
    rst_full_ff_i,
    p_6_out,
    AR,
    E,
    rst_full_gen_i,
    prog_full_i,
    p_2_out,
    m_axi_arvalid_i,
    \gc0.count_reg[3] ,
    \gc0.count_d1_reg[3] ,
    D);
  output ram_empty_fb_i_reg;
  output \gpfs.prog_full_i_reg ;
  output \gfwd_rev.s_ready_i_reg ;
  output [3:0]Q;
  output ram_empty_fb_i_reg_0;
  output [3:0]\gpr1.dout_i_reg[1] ;
  input aclk;
  input rst_full_ff_i;
  input p_6_out;
  input [0:0]AR;
  input [0:0]E;
  input rst_full_gen_i;
  input prog_full_i;
  input p_2_out;
  input m_axi_arvalid_i;
  input [3:0]\gc0.count_reg[3] ;
  input [3:0]\gc0.count_d1_reg[3] ;
  input [3:0]D;

  wire [0:0]AR;
  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire aclk;
  wire [3:0]\gc0.count_d1_reg[3] ;
  wire [3:0]\gc0.count_reg[3] ;
  wire \gfwd_rev.s_ready_i_reg ;
  wire \gpfs.prog_full_i_reg ;
  wire [3:0]\gpr1.dout_i_reg[1] ;
  wire m_axi_arvalid_i;
  wire p_2_out;
  wire p_6_out;
  wire prog_full_i;
  wire ram_empty_fb_i_reg;
  wire ram_empty_fb_i_reg_0;
  wire ram_full_comb;
  wire rst_full_ff_i;
  wire rst_full_gen_i;

  axi_vfifo_ctrl_0fifo_generator_v13_0_1_wr_pf_ss_111 \gwss.gpf.wrpf 
       (.AR(AR),
        .D(D),
        .E(E),
        .aclk(aclk),
        .\gfwd_rev.s_ready_i_reg (\gfwd_rev.s_ready_i_reg ),
        .\gpfs.prog_full_i_reg_0 (\gpfs.prog_full_i_reg ),
        .p_6_out(p_6_out),
        .prog_full_i(prog_full_i),
        .rst_full_ff_i(rst_full_ff_i),
        .rst_full_gen_i(rst_full_gen_i));
  axi_vfifo_ctrl_0wr_status_flags_ss_112 \gwss.wsts 
       (.aclk(aclk),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg),
        .ram_full_comb(ram_full_comb),
        .rst_full_ff_i(rst_full_ff_i));
  axi_vfifo_ctrl_0wr_bin_cntr_113 wpntr
       (.AR(AR),
        .E(E),
        .Q(Q),
        .aclk(aclk),
        .\gc0.count_d1_reg[3] (\gc0.count_d1_reg[3] ),
        .\gc0.count_reg[3] (\gc0.count_reg[3] ),
        .\gpr1.dout_i_reg[1] (\gpr1.dout_i_reg[1] ),
        .m_axi_arvalid_i(m_axi_arvalid_i),
        .p_2_out(p_2_out),
        .p_6_out(p_6_out),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg_0),
        .ram_full_comb(ram_full_comb),
        .ram_full_fb_i_reg(ram_empty_fb_i_reg),
        .rst_full_gen_i(rst_full_gen_i));
endmodule

(* ORIG_REF_NAME = "wr_logic" *) 
module axi_vfifo_ctrl_0wr_logic_94
   (ram_empty_fb_i_reg,
    \gno_bkp_on_tready.s_axis_tready_i_reg ,
    Q,
    ram_empty_fb_i_reg_0,
    \gpr1.dout_i_reg[1] ,
    aclk,
    rst_full_ff_i,
    p_6_out,
    AR,
    E,
    rst_full_gen_i,
    \gpfs.prog_full_i_reg ,
    prog_full_i,
    p_2_out,
    m_axi_awvalid_i,
    \gc0.count_reg[3] ,
    \gc0.count_d1_reg[3] ,
    D);
  output ram_empty_fb_i_reg;
  output \gno_bkp_on_tready.s_axis_tready_i_reg ;
  output [3:0]Q;
  output ram_empty_fb_i_reg_0;
  output [3:0]\gpr1.dout_i_reg[1] ;
  input aclk;
  input rst_full_ff_i;
  input p_6_out;
  input [0:0]AR;
  input [0:0]E;
  input rst_full_gen_i;
  input \gpfs.prog_full_i_reg ;
  input prog_full_i;
  input p_2_out;
  input m_axi_awvalid_i;
  input [3:0]\gc0.count_reg[3] ;
  input [3:0]\gc0.count_d1_reg[3] ;
  input [3:0]D;

  wire [0:0]AR;
  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire aclk;
  wire [3:0]\gc0.count_d1_reg[3] ;
  wire [3:0]\gc0.count_reg[3] ;
  wire \gno_bkp_on_tready.s_axis_tready_i_reg ;
  wire \gpfs.prog_full_i_reg ;
  wire [3:0]\gpr1.dout_i_reg[1] ;
  wire m_axi_awvalid_i;
  wire p_2_out;
  wire p_6_out;
  wire prog_full_i;
  wire ram_empty_fb_i_reg;
  wire ram_empty_fb_i_reg_0;
  wire ram_full_comb;
  wire rst_full_ff_i;
  wire rst_full_gen_i;

  axi_vfifo_ctrl_0fifo_generator_v13_0_1_wr_pf_ss_95 \gwss.gpf.wrpf 
       (.AR(AR),
        .D(D),
        .E(E),
        .aclk(aclk),
        .\gno_bkp_on_tready.s_axis_tready_i_reg (\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .\gpfs.prog_full_i_reg_0 (\gpfs.prog_full_i_reg ),
        .p_6_out(p_6_out),
        .prog_full_i(prog_full_i),
        .rst_full_ff_i(rst_full_ff_i),
        .rst_full_gen_i(rst_full_gen_i));
  axi_vfifo_ctrl_0wr_status_flags_ss_96 \gwss.wsts 
       (.aclk(aclk),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg),
        .ram_full_comb(ram_full_comb),
        .rst_full_ff_i(rst_full_ff_i));
  axi_vfifo_ctrl_0wr_bin_cntr_97 wpntr
       (.AR(AR),
        .E(E),
        .Q(Q),
        .aclk(aclk),
        .\gc0.count_d1_reg[3] (\gc0.count_d1_reg[3] ),
        .\gc0.count_reg[3] (\gc0.count_reg[3] ),
        .\gpr1.dout_i_reg[1] (\gpr1.dout_i_reg[1] ),
        .m_axi_awvalid_i(m_axi_awvalid_i),
        .p_2_out(p_2_out),
        .p_6_out(p_6_out),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg_0),
        .ram_full_comb(ram_full_comb),
        .ram_full_fb_i_reg(ram_empty_fb_i_reg),
        .rst_full_gen_i(rst_full_gen_i));
endmodule

(* ORIG_REF_NAME = "wr_logic" *) 
module axi_vfifo_ctrl_0wr_logic__parameterized0
   (ram_full_fb_i_reg,
    \gpfs.prog_full_i_reg ,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    v1_reg,
    ram_empty_fb_i_reg,
    \gc0.count_d1_reg[8] ,
    \gc0.count_d1_reg[8]_0 ,
    aclk,
    rst_full_ff_i,
    E,
    AR,
    \gfwd_mode.m_valid_i_reg ,
    rst_full_gen_i,
    \gc0.count_d1_reg[8]_1 ,
    m_axi_wvalid_i,
    \gc0.count_reg[7] ,
    wr_pntr_plus1_pad);
  output ram_full_fb_i_reg;
  output \gpfs.prog_full_i_reg ;
  output [6:0]Q;
  output [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  output [3:0]v1_reg;
  output [2:0]ram_empty_fb_i_reg;
  input [0:0]\gc0.count_d1_reg[8] ;
  input [3:0]\gc0.count_d1_reg[8]_0 ;
  input aclk;
  input rst_full_ff_i;
  input [0:0]E;
  input [0:0]AR;
  input [0:0]\gfwd_mode.m_valid_i_reg ;
  input rst_full_gen_i;
  input [8:0]\gc0.count_d1_reg[8]_1 ;
  input m_axi_wvalid_i;
  input [5:0]\gc0.count_reg[7] ;
  input [0:0]wr_pntr_plus1_pad;

  wire [0:0]AR;
  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire [0:0]E;
  wire [6:0]Q;
  wire aclk;
  wire [3:0]\c0/v1_reg ;
  wire [0:0]\c1/v1_reg ;
  wire [0:0]\gc0.count_d1_reg[8] ;
  wire [3:0]\gc0.count_d1_reg[8]_0 ;
  wire [8:0]\gc0.count_d1_reg[8]_1 ;
  wire [5:0]\gc0.count_reg[7] ;
  wire [0:0]\gfwd_mode.m_valid_i_reg ;
  wire \gpfs.prog_full_i_reg ;
  wire m_axi_wvalid_i;
  wire [1:0]p_11_out;
  wire [2:0]ram_empty_fb_i_reg;
  wire ram_full_fb_i_reg;
  wire rst_full_ff_i;
  wire rst_full_gen_i;
  wire [3:0]v1_reg;
  wire wpntr_n_0;
  wire wpntr_n_1;
  wire wpntr_n_11;
  wire wpntr_n_12;
  wire wpntr_n_13;
  wire wpntr_n_14;
  wire wpntr_n_15;
  wire wpntr_n_16;
  wire wpntr_n_17;
  wire [0:0]wr_pntr_plus1_pad;

  axi_vfifo_ctrl_0fifo_generator_v13_0_1_wr_pf_ss__parameterized0 \gwss.gpf.wrpf 
       (.AR(AR),
        .E(E),
        .S({wpntr_n_15,wpntr_n_16,wpntr_n_17}),
        .aclk(aclk),
        .\gcc0.gc0.count_reg[6] ({wpntr_n_11,wpntr_n_12,wpntr_n_13,wpntr_n_14}),
        .\gcc0.gc0.count_reg[8] ({wpntr_n_0,wpntr_n_1}),
        .\gfwd_mode.m_valid_i_reg (\gfwd_mode.m_valid_i_reg ),
        .\gpfs.prog_full_i_reg_0 (\gpfs.prog_full_i_reg ),
        .rst_full_ff_i(rst_full_ff_i),
        .rst_full_gen_i(rst_full_gen_i),
        .wr_pntr_plus1_pad({Q[5:0],p_11_out,wr_pntr_plus1_pad}));
  axi_vfifo_ctrl_0wr_status_flags_ss__parameterized0 \gwss.wsts 
       (.E(E),
        .aclk(aclk),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8] ),
        .\gc0.count_d1_reg[8]_0 (\gc0.count_d1_reg[8]_0 ),
        .m_axi_wvalid_i(m_axi_wvalid_i),
        .ram_full_fb_i_reg_0(ram_full_fb_i_reg),
        .rst_full_ff_i(rst_full_ff_i),
        .rst_full_gen_i(rst_full_gen_i),
        .v1_reg(\c0/v1_reg ),
        .v1_reg_0(\c1/v1_reg ));
  axi_vfifo_ctrl_0wr_bin_cntr__parameterized0 wpntr
       (.AR(AR),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .Q({Q,p_11_out}),
        .S({wpntr_n_15,wpntr_n_16,wpntr_n_17}),
        .aclk(aclk),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8]_1 ),
        .\gc0.count_reg[7] (\gc0.count_reg[7] ),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[7] ({wpntr_n_11,wpntr_n_12,wpntr_n_13,wpntr_n_14}),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[9] ({wpntr_n_0,wpntr_n_1}),
        .\gfwd_mode.m_valid_i_reg (\gfwd_mode.m_valid_i_reg ),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg),
        .v1_reg(v1_reg),
        .v1_reg_0(\c1/v1_reg ),
        .v1_reg_1(\c0/v1_reg ));
endmodule

(* ORIG_REF_NAME = "wr_logic" *) 
module axi_vfifo_ctrl_0wr_logic__parameterized1
   (p_2_out,
    ram_rd_en_i_5,
    ram_wr_en_i_6,
    prog_full_i_15,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    v1_reg,
    v1_reg_0,
    \gpfs.prog_full_i_reg ,
    \gc0.count_d1_reg[8] ,
    v1_reg_1,
    aclk,
    rst_full_ff_i,
    ram_empty_fb_i_reg,
    AR,
    E,
    \greg.ram_wr_en_i_reg ,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    \gpregsm1.curr_fwft_state_reg[1] ,
    p_2_out_0,
    \gc0.count_d1_reg[8]_0 ,
    \gc0.count_reg[7] ,
    wr_pntr_plus1_pad);
  output p_2_out;
  output ram_rd_en_i_5;
  output ram_wr_en_i_6;
  output prog_full_i_15;
  output [7:0]Q;
  output [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  output [3:0]v1_reg;
  output [3:0]v1_reg_0;
  output \gpfs.prog_full_i_reg ;
  input \gc0.count_d1_reg[8] ;
  input [3:0]v1_reg_1;
  input aclk;
  input rst_full_ff_i;
  input [0:0]ram_empty_fb_i_reg;
  input [0:0]AR;
  input [0:0]E;
  input \greg.ram_wr_en_i_reg ;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input \gpregsm1.curr_fwft_state_reg[1] ;
  input p_2_out_0;
  input [8:0]\gc0.count_d1_reg[8]_0 ;
  input [7:0]\gc0.count_reg[7] ;
  input [0:0]wr_pntr_plus1_pad;

  wire [0:0]AR;
  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [0:0]E;
  wire [7:0]Q;
  wire aclk;
  wire [3:0]\c0/v1_reg ;
  wire \gc0.count_d1_reg[8] ;
  wire [8:0]\gc0.count_d1_reg[8]_0 ;
  wire [7:0]\gc0.count_reg[7] ;
  wire \gpfs.prog_full_i_reg ;
  wire \gpregsm1.curr_fwft_state_reg[1] ;
  wire \greg.ram_wr_en_i_reg ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire p_2_out;
  wire p_2_out_0;
  wire prog_full_i_15;
  wire [0:0]ram_empty_fb_i_reg;
  wire ram_rd_en_i_5;
  wire ram_wr_en_i_6;
  wire rst_full_ff_i;
  wire [3:0]v1_reg;
  wire [3:0]v1_reg_0;
  wire [3:0]v1_reg_1;
  wire wpntr_n_29;
  wire wpntr_n_30;
  wire wpntr_n_31;
  wire wpntr_n_32;
  wire wpntr_n_33;
  wire wpntr_n_34;
  wire wpntr_n_35;
  wire wpntr_n_36;
  wire wpntr_n_37;
  wire wpntr_n_38;
  wire [0:0]wr_pntr_plus1_pad;

  axi_vfifo_ctrl_0fifo_generator_v13_0_1_wr_pf_ss__parameterized1 \gwss.gpf.wrpf 
       (.AR(AR),
        .E(E),
        .S({wpntr_n_36,wpntr_n_37,wpntr_n_38}),
        .aclk(aclk),
        .\gcc0.gc0.count_reg[6] ({wpntr_n_32,wpntr_n_33,wpntr_n_34,wpntr_n_35}),
        .\gcc0.gc0.count_reg[8] ({wpntr_n_30,wpntr_n_31}),
        .\gpfs.prog_full_i_reg_0 (\gpfs.prog_full_i_reg ),
        .\greg.ram_wr_en_i_reg_0 (\greg.ram_wr_en_i_reg ),
        .prog_full_i_15(prog_full_i_15),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg),
        .ram_rd_en_i_5(ram_rd_en_i_5),
        .ram_wr_en_i_6(ram_wr_en_i_6),
        .rst_full_ff_i(rst_full_ff_i),
        .wr_pntr_plus1_pad({Q,wr_pntr_plus1_pad}));
  axi_vfifo_ctrl_0wr_status_flags_ss__parameterized1 \gwss.wsts 
       (.E(E),
        .aclk(aclk),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8] ),
        .\gcc0.gc0.count_reg[8] (wpntr_n_29),
        .\gpregsm1.curr_fwft_state_reg[1] (\gpregsm1.curr_fwft_state_reg[1] ),
        .\grstd1.grst_full.grst_f.rst_d3_reg (\grstd1.grst_full.grst_f.rst_d3_reg ),
        .p_2_out(p_2_out),
        .p_2_out_0(p_2_out_0),
        .rst_full_ff_i(rst_full_ff_i),
        .v1_reg(\c0/v1_reg ),
        .v1_reg_1(v1_reg_1));
  axi_vfifo_ctrl_0wr_bin_cntr__parameterized1 wpntr
       (.AR(AR),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .E(E),
        .Q(Q),
        .S({wpntr_n_36,wpntr_n_37,wpntr_n_38}),
        .aclk(aclk),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8]_0 ),
        .\gc0.count_reg[7] (\gc0.count_reg[7] ),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[7] ({wpntr_n_32,wpntr_n_33,wpntr_n_34,wpntr_n_35}),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[9] ({wpntr_n_30,wpntr_n_31}),
        .ram_full_fb_i_reg(wpntr_n_29),
        .v1_reg(v1_reg),
        .v1_reg_0(v1_reg_0),
        .v1_reg_1(\c0/v1_reg ));
endmodule

(* ORIG_REF_NAME = "wr_logic" *) 
module axi_vfifo_ctrl_0wr_logic__parameterized2
   (ram_empty_fb_i_reg,
    ram_rd_en_i_10,
    ram_wr_en_i_11,
    prog_full_i_16,
    ram_empty_fb_i_reg_0,
    ram_empty_fb_i_reg_1,
    Q,
    ram_empty_fb_i_reg_2,
    \gpr1.dout_i_reg[0] ,
    \gpfs.prog_full_i_reg ,
    ram_full_comb,
    aclk,
    rst_full_ff_i,
    E,
    AR,
    ram_full_fb_i_reg,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    p_2_out,
    \gc0.count_reg[0] ,
    addr_ready_reg,
    \gc0.count_reg[5] ,
    \gc0.count_d1_reg[5] ,
    wr_pntr_plus1_pad);
  output ram_empty_fb_i_reg;
  output ram_rd_en_i_10;
  output ram_wr_en_i_11;
  output prog_full_i_16;
  output ram_empty_fb_i_reg_0;
  output ram_empty_fb_i_reg_1;
  output [5:0]Q;
  output ram_empty_fb_i_reg_2;
  output [5:0]\gpr1.dout_i_reg[0] ;
  output \gpfs.prog_full_i_reg ;
  input ram_full_comb;
  input aclk;
  input rst_full_ff_i;
  input [0:0]E;
  input [0:0]AR;
  input [0:0]ram_full_fb_i_reg;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input p_2_out;
  input \gc0.count_reg[0] ;
  input [0:0]addr_ready_reg;
  input [3:0]\gc0.count_reg[5] ;
  input [5:0]\gc0.count_d1_reg[5] ;
  input [0:0]wr_pntr_plus1_pad;

  wire [0:0]AR;
  wire [0:0]E;
  wire [5:0]Q;
  wire aclk;
  wire [0:0]addr_ready_reg;
  wire [5:0]\gc0.count_d1_reg[5] ;
  wire \gc0.count_reg[0] ;
  wire [3:0]\gc0.count_reg[5] ;
  wire \gpfs.prog_full_i_reg ;
  wire [5:0]\gpr1.dout_i_reg[0] ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire p_2_out;
  wire prog_full_i_16;
  wire ram_empty_fb_i_reg;
  wire ram_empty_fb_i_reg_0;
  wire ram_empty_fb_i_reg_1;
  wire ram_empty_fb_i_reg_2;
  wire ram_full_comb;
  wire [0:0]ram_full_fb_i_reg;
  wire ram_rd_en_i_10;
  wire ram_wr_en_i_11;
  wire rst_full_ff_i;
  wire wpntr_n_15;
  wire wpntr_n_16;
  wire wpntr_n_17;
  wire wpntr_n_18;
  wire wpntr_n_19;
  wire wpntr_n_20;
  wire [0:0]wr_pntr_plus1_pad;

  axi_vfifo_ctrl_0fifo_generator_v13_0_1_wr_pf_ss__parameterized2 \gwss.gpf.wrpf 
       (.AR(AR),
        .E(E),
        .S({wpntr_n_18,wpntr_n_19,wpntr_n_20}),
        .aclk(aclk),
        .\gcc0.gc0.count_reg[5] ({wpntr_n_15,wpntr_n_16,wpntr_n_17}),
        .\gpfs.prog_full_i_reg_0 (\gpfs.prog_full_i_reg ),
        .\grstd1.grst_full.grst_f.rst_d3_reg (\grstd1.grst_full.grst_f.rst_d3_reg ),
        .prog_full_i_16(prog_full_i_16),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .ram_rd_en_i_10(ram_rd_en_i_10),
        .ram_wr_en_i_11(ram_wr_en_i_11),
        .rst_full_ff_i(rst_full_ff_i),
        .wr_pntr_plus1_pad({Q[4:0],wr_pntr_plus1_pad}));
  axi_vfifo_ctrl_0wr_status_flags_ss__parameterized2 \gwss.wsts 
       (.aclk(aclk),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg),
        .ram_full_comb(ram_full_comb),
        .rst_full_ff_i(rst_full_ff_i));
  axi_vfifo_ctrl_0wr_bin_cntr__parameterized2 wpntr
       (.AR(AR),
        .Q(Q),
        .S({wpntr_n_18,wpntr_n_19,wpntr_n_20}),
        .aclk(aclk),
        .addr_ready_reg(addr_ready_reg),
        .\gc0.count_d1_reg[5] (\gc0.count_d1_reg[5] ),
        .\gc0.count_reg[0] (\gc0.count_reg[0] ),
        .\gc0.count_reg[5] (\gc0.count_reg[5] ),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[6] ({wpntr_n_15,wpntr_n_16,wpntr_n_17}),
        .\gpr1.dout_i_reg[0] (\gpr1.dout_i_reg[0] ),
        .p_2_out(p_2_out),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg_0),
        .ram_empty_fb_i_reg_0(ram_empty_fb_i_reg_1),
        .ram_empty_fb_i_reg_1(ram_empty_fb_i_reg_2),
        .ram_full_fb_i_reg(ram_empty_fb_i_reg),
        .ram_full_fb_i_reg_0(ram_full_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_ss" *) 
module axi_vfifo_ctrl_0wr_status_flags_ss
   (ram_empty_fb_i_reg,
    ram_full_comb,
    aclk,
    rst_full_ff_i);
  output ram_empty_fb_i_reg;
  input ram_full_comb;
  input aclk;
  input rst_full_ff_i;

  wire aclk;
  wire ram_empty_fb_i_reg;
  wire ram_full_comb;
  wire rst_full_ff_i;

  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_full_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(ram_full_comb),
        .PRE(rst_full_ff_i),
        .Q(ram_empty_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_ss" *) 
module axi_vfifo_ctrl_0wr_status_flags_ss_112
   (ram_empty_fb_i_reg,
    ram_full_comb,
    aclk,
    rst_full_ff_i);
  output ram_empty_fb_i_reg;
  input ram_full_comb;
  input aclk;
  input rst_full_ff_i;

  wire aclk;
  wire ram_empty_fb_i_reg;
  wire ram_full_comb;
  wire rst_full_ff_i;

  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_full_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(ram_full_comb),
        .PRE(rst_full_ff_i),
        .Q(ram_empty_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_ss" *) 
module axi_vfifo_ctrl_0wr_status_flags_ss_96
   (ram_empty_fb_i_reg,
    ram_full_comb,
    aclk,
    rst_full_ff_i);
  output ram_empty_fb_i_reg;
  input ram_full_comb;
  input aclk;
  input rst_full_ff_i;

  wire aclk;
  wire ram_empty_fb_i_reg;
  wire ram_full_comb;
  wire rst_full_ff_i;

  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_full_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(ram_full_comb),
        .PRE(rst_full_ff_i),
        .Q(ram_empty_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_ss" *) 
module axi_vfifo_ctrl_0wr_status_flags_ss__parameterized0
   (ram_full_fb_i_reg_0,
    v1_reg,
    \gc0.count_d1_reg[8] ,
    v1_reg_0,
    \gc0.count_d1_reg[8]_0 ,
    aclk,
    rst_full_ff_i,
    rst_full_gen_i,
    E,
    m_axi_wvalid_i);
  output ram_full_fb_i_reg_0;
  input [3:0]v1_reg;
  input [0:0]\gc0.count_d1_reg[8] ;
  input [0:0]v1_reg_0;
  input [3:0]\gc0.count_d1_reg[8]_0 ;
  input aclk;
  input rst_full_ff_i;
  input rst_full_gen_i;
  input [0:0]E;
  input m_axi_wvalid_i;

  wire [0:0]E;
  wire aclk;
  wire comp1;
  wire [0:0]\gc0.count_d1_reg[8] ;
  wire [3:0]\gc0.count_d1_reg[8]_0 ;
  wire m_axi_wvalid_i;
  wire ram_full_comb;
  wire ram_full_fb_i_reg_0;
  wire rst_full_ff_i;
  wire rst_full_gen_i;
  wire [3:0]v1_reg;
  wire [0:0]v1_reg_0;

  axi_vfifo_ctrl_0fifo_generator_v13_0_1_compare__parameterized2 c0
       (.E(E),
        .comp1(comp1),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8] ),
        .m_axi_wvalid_i(m_axi_wvalid_i),
        .ram_full_comb(ram_full_comb),
        .ram_full_fb_i_reg(ram_full_fb_i_reg_0),
        .rst_full_gen_i(rst_full_gen_i),
        .v1_reg(v1_reg));
  axi_vfifo_ctrl_0fifo_generator_v13_0_1_compare__parameterized3 c1
       (.comp1(comp1),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8]_0 ),
        .v1_reg_0(v1_reg_0));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_full_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(ram_full_comb),
        .PRE(rst_full_ff_i),
        .Q(ram_full_fb_i_reg_0));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_ss" *) 
module axi_vfifo_ctrl_0wr_status_flags_ss__parameterized1
   (p_2_out,
    v1_reg,
    \gc0.count_d1_reg[8] ,
    v1_reg_1,
    \gcc0.gc0.count_reg[8] ,
    aclk,
    rst_full_ff_i,
    E,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    \gpregsm1.curr_fwft_state_reg[1] ,
    p_2_out_0);
  output p_2_out;
  input [3:0]v1_reg;
  input \gc0.count_d1_reg[8] ;
  input [3:0]v1_reg_1;
  input \gcc0.gc0.count_reg[8] ;
  input aclk;
  input rst_full_ff_i;
  input [0:0]E;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input \gpregsm1.curr_fwft_state_reg[1] ;
  input p_2_out_0;

  wire [0:0]E;
  wire aclk;
  wire comp0;
  wire \gc0.count_d1_reg[8] ;
  wire \gcc0.gc0.count_reg[8] ;
  wire \gpregsm1.curr_fwft_state_reg[1] ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire p_2_out;
  wire p_2_out_0;
  wire ram_full_comb;
  wire rst_full_ff_i;
  wire [3:0]v1_reg;
  wire [3:0]v1_reg_1;

  axi_vfifo_ctrl_0fifo_generator_v13_0_1_compare__parameterized6 c0
       (.comp0(comp0),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8] ),
        .v1_reg(v1_reg));
  axi_vfifo_ctrl_0fifo_generator_v13_0_1_compare__parameterized7 c1
       (.E(E),
        .comp0(comp0),
        .\gcc0.gc0.count_reg[8] (\gcc0.gc0.count_reg[8] ),
        .\gpregsm1.curr_fwft_state_reg[1] (\gpregsm1.curr_fwft_state_reg[1] ),
        .\grstd1.grst_full.grst_f.rst_d3_reg (\grstd1.grst_full.grst_f.rst_d3_reg ),
        .p_2_out_0(p_2_out_0),
        .ram_full_comb(ram_full_comb),
        .v1_reg_1(v1_reg_1));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_full_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(ram_full_comb),
        .PRE(rst_full_ff_i),
        .Q(p_2_out));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_ss" *) 
module axi_vfifo_ctrl_0wr_status_flags_ss__parameterized2
   (ram_empty_fb_i_reg,
    ram_full_comb,
    aclk,
    rst_full_ff_i);
  output ram_empty_fb_i_reg;
  input ram_full_comb;
  input aclk;
  input rst_full_ff_i;

  wire aclk;
  wire ram_empty_fb_i_reg;
  wire ram_full_comb;
  wire rst_full_ff_i;

  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_full_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(ram_full_comb),
        .PRE(rst_full_ff_i),
        .Q(ram_empty_fb_i_reg));
endmodule
`pragma protect begin_protected
`pragma protect version = 1
`pragma protect encrypt_agent = "XILINX"
`pragma protect encrypt_agent_info = "Xilinx Encryption Tool 2014"
`pragma protect key_keyowner = "Cadence Design Systems.", key_keyname= "cds_rsa_key", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 64)
`pragma protect key_block
B9ZpeWvBQQjY4dr8OyQgCWD6kSA8+HY9SzJj88aCfo3JohYFlKYJblw60SIQaUnjOxXx8h6ELYIM
UjD1sVmQ8A==


`pragma protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-VERIF-SIM-RSA-1", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`pragma protect key_block
iwVbhZc2P9arGEbPkPDN2Ciczyqo1Bl+qfZPC8pPG4eteDJDMYhL4//JIPliW3+60AO7KZbyirpX
isgEMka3z8ObvLYO298sjCHDgs/FZfmZsyGmSoPOb9HHtHVciE4p3TjlqyIpvkIcyPdJ4/fD49Sc
nvJ9MvdAGyLQu3dwTZE=


`pragma protect key_keyowner = "Xilinx", key_keyname= "xilinx_2014_03", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`pragma protect key_block
oMpLZGheLmkvkHecy891anqU/IxrSwqdYJi/BCqFCgNsgmImYYfizgd6jy5pHiJ60XGOPHkcnOTy
jxaGYxBI7Juc/kfJgViQFVV1aRuuXnLsEn9jAYeCNbXGjMOcxwPk3F6E5P+SRFJdfx0KMPcD/wM6
bmyeQUTBbAdhZX227QTipqzrOxkS0QaVhzCDUr2q4VKPQsqZcTtsxxafdT3X1+kJkg+J8PgudGXM
7bL6m5q4mAXKVyd0GJhD7Qi8vPhpRKok6azS8kpVpinGEW2jOl+g30xnHo34r1Y57zE7Hac3U3mE
kGglks8mYGbOgllRBqR8MUiayaf9z70qRFoHFA==


`pragma protect key_keyowner = "Synopsys", key_keyname= "SNPS-VCS-RSA-1", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`pragma protect key_block
e+nYdllhcdKHJg0r1my/ydh7lhRKOoftD3bwWM6aLfXtcw02WfQ5kb3g9y9QOMp7sTQr6BHcJLPt
ngjNHJ9dYgrGajeUJ2ATpRvbTfhC0dOu8XDWytje16mCpWOwZ/hGr04rwbOHpcTXOPGdOE/VrnEe
X5hIFArmQ6cPSEF5nr0=


`pragma protect key_keyowner = "Aldec", key_keyname= "ALDEC15_001", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`pragma protect key_block
zSjmKksidjShQsfA76nBwQ0teiFzoZZWQ+NicoSnGqsbWtnh1xC5oIQygAEkiJ7KViOh9n3kKUHn
T/7xc9+VdDMh4m77ilRe5mmwu0QDyeCK3aCjSZoU/zujjnRNCwncEiNjU+Gv2xu2Skb7GZ2pLHN/
r3bxm8sfL9KDPLKc9jA+Vo4EyJ2KkfE+MdKkuK/XVdTgh9PRlhFmAMvYUBNhWNbe+GfbAcQqFErh
Wo/ACLuJCjJUcZa4Z+vmEqQtU8uNZWUzI9IHtywU7ECvMX0j/BlC1BtXYBIYzozfRRe1iYXGiZkh
rHs7xrnQ611g57bj/SBA7p8lNIET4VbFnbxVig==


`pragma protect key_keyowner = "ATRENTA", key_keyname= "ATR-SG-2015-RSA-3", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`pragma protect key_block
Oksyn1Lpp8o9+Nend2BRJah5VMeR8XjajkNcetZzZabaL63UOeUOV3m8kWRFtG+ALxcCfCl1m3XZ
RL/RbQaq5UobujWx5eieDvAIYrWHCxmWjy1EjcD7YuPi3VynYio+STtqql+Igru+3NjtjAZATsml
313AMJlgO8hvLTBcs3+r1Qx7i+2ulipkTg7bCX1sFywvBbYGmc+T/j6RXFVM0SaznzSl0PQYxxAz
yjjhfqBNDlAfLgRFjyyKSpGR9PWx3mC7aXsYJrTwQUQmd1jlXVRh8zCaqpZhaRQNbIlT6/ISEfAx
hJHHib4bco0Yfo3fQ+I+EtzPmOJztekW5j0x/w==


`pragma protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-PREC-RSA", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`pragma protect key_block
e7rJBFw+W3/WtP38D3h42afoJJ/Rkm2HnjfaBgwtnix2ZDHEEhff6JTKVpxpDVAzVWCxMD3mpw9g
f8VxbPaquvW06md8+ZtPdIK/wJS/pek0f/Xzaw89IFVZVwrBu41bCzaXNdXLcUw0mxpOqDYHymSx
Jabuq56j0x1Ff65sNBNgh8a1oQwjdthmrOJhQyu/srmFuA7WuGAgc+M7V/5OQqooDPxfwrSBcGD3
3829Fnjrp3pdBNUkFdW6CdGw0Nq9NrVVy+O3DlTlv7wb3HYpX3j5QV10SyJi8pm1Kyc11RZupF6+
so6uZpXpLqKdKacfvNIGvf//mBBVy7p2eptc+w==


`pragma protect key_keyowner = "Synplicity", key_keyname= "SYNP05_001", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`pragma protect key_block
MP8p1FS77Ed9Sa7LY9tsSSC89dhw/UQruLX/1dDyh/YovQ5EQema6v7tjlk3sQNwx8DgGo0uMPOY
HyVIDNp7U43rOfZoWNrw2vrAJW4XjqjbUoX5QAtynpqhy1evWKcMDqP2aYu/k6ItALLWHx9uCG87
SkrMPciwfUMzsKabSuJOsqAfJ8bsTT/ZPqg2iC5ErkGinWUzGTkpxEoqDbDzYu6nCwiWGoYerOLd
AMJEMIW6zBl5w9tJjZx1jGKUTr5+Y7B+PliG6CPNGoPDhfxd2hGwEl+X+ysB118mz1BiO1Ohm/cm
0hptT+ECsEZNFDu1nqi3uVNeHrJ8eJbUgkDmJA==


`pragma protect data_method = "AES128-CBC"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 11680)
`pragma protect data_block
dBdWYZbHDIgRBaJpuB/6u5zN8hdN07hgCIXS51d472DCVTU/OLzVsJQlfFBG7gSkUPC1bfkJXioW
uWmc//PlfWCk2WtkQXEJKQ393u+XPMPBWu9XllUmnoVnpKEKyf+WNqKhdo7HzZWQaLkdnYvZnEOI
vZLoJ1uXvdfyDONoVcBqVNVeHW40EF7GfjU6F9s6HwOXHMEMQhhH7rKBoA7tr4nb/yfJGQMTlH4B
DFg+RSTZy7EVKG9nAekgeobpggNNeFCl2/ue+u0tYcJfmAZpkHE9zrEcUnxKl12TVxyy1+WQJRTE
8m+nNJLcnUkZkZ0jFUzw0vH3zPuEhriHMDbW700TiZ7fVqpquDjon06kmFazeRB+duC2c2p87oXf
1Mw6Du4ZhwjASdgztTPOMqyv8z0G2WcCZWM0+RJ+NXOSepCnKPGwBjnvak5SLxFdpUFT8KN691zw
c4l4GSU7UxrnLYGv7itMlqC1QMR4qCl34Yzce785WoQAm2+qznmZOXh+w/fuVWUGLmR4PU4wbo33
4+G4zcWfO00ALrI0c2gP8Uj48Tm76xPr7W5KPAxfndThItn2+udPIQXpLBKGHYcP6fWxMUBsnQV3
q5ZCx6ZsErcvfwBqYfIaflldo/qrebhUrfbbb4mu6sAu3x9hxy/x0FdwIgZnYDSySO5wKpXMg1pq
bbD7Pz3WMY6sCq6IYrugB6VaxRv/iePO7YGUaq6t+dd7GeZ+zla0H7A8ZwATymG7gEdc8h7ybAxX
joyKTKWx0JDlXZweecBj4fZ4+/2/71vAF7jwNkH7Mh+SmKFd5grPaSUY4AO3rxkswFSuVrBqtoUs
vARl8Q5+TqcLr+G3a4W3+pSjOK+aGI4BzBBSZ49gB9tQGlDbDyUjhF2UDRI9H2O/dY8UbDmK8K6S
MDIkEcJttd6vc9thB63hE0FEYhhr9XPdScXk+M+GAJWuAcMo8G9wR2t7PHs6I6b+up1SYVEAA4iP
v8CvO3Xi6GcFndsiDvHzJiAR7G3s3eR5KdZV6S5qpu7I2E5FSsafICqE83RQcBKUOOn6b/r3QS9L
iM6k95pT99EroCQjXFcz4ksUM4BIT3MnidbDNx5d0cf37emDmv6YDbWOY+ETcPxclym60GMblRVJ
EBuwHl0Zb2VcX1aNvg8XgsjSzHoU2Ua+lbTx8ORfBJ/Zm83ENu/brmhV0FPfUUobVH00+0SDQz0Y
6iNdthBr1dwEvKDZMVzVpu9Ws/sfAvb2xcUCIM4gKgD7LuTF4C9w9xLA/exqCcbdx9B/N2IMZl7t
K2nV8DbdJgWm0Zd6ZnLtN1CxQeZ0pbfScUveNyzAQXNMH/RJAgeO65e9qU4DsMwk8o0Bs5mpQS3I
F17qGD5LW8qdEOdWwS7VoiIhsSZ8J6QoEeBozXNFuD6B2JBihWnp4FaOazeKqcDvq2hnIPrmZjwK
E0X7KFbBEPGqoJGLVEwA8+/PnwmsZXuo3tUDfw329d8y1uNxf0Vzfp3lLmlbh34B1eYRTfs8TTDi
4E6HP8CS1CFHZUPcqo8QnRQreEOlgc0tE/Z5ybZPuTQh4phuB8EnZYVCz+8q2sc03HlhoVabpOVF
sadeVkBU93KCWgEdHC1iXDrvm4MiZL4gEpzEKiHehO0TlfdAc8h9iZpTB8PB7aOkFkS64O5hQ3V+
ZwBD9AMh9Dwo4AM2sWBk1V9OsHCziztjfJy5fpFlTlU/bj8pHxO+JQMZu0ipH1AJYqIzog81DNgc
oJU32tYn1ihVT0s0cg6YV5xoi/+dwfwo6TIm6lh9iZXhCf9Ww0oXLdpHocim+XrydWnwcTzfQ1YQ
9Bxq39+iMEx89F6knVRJ21N3jbt/ZOPb+54sVAc433y/yPyNFU1oOGKr2yGoEuRNBG+eCsrKuyfF
EZdKKmZ5Bv+0QjDrMV/0FKjKBX9INp2VAQUcc0NVVe3gX0OS0FaiLbOEG7o05qEI/gE3RU4Fko+J
/PhqsIRj9COOPJCjiiW0tvkxYVE6cxGTtQo54XW3QqrvSbcsLtkEOMvxK4C4J+DTH/admYxryj+d
gsT0REzT3R5AGz9DUgF8+zWCjsnWjuOjaox17jEQQQYFro4YX7iMEJS+nCIN9lL75ay47/xnOKPi
bvCjwPeJuoOPokrhqa7f6QYO1StQhXmQi3xD244sRpE1lVoyDg3LKbKafYqOvGyKYlpX/GNMl9kR
oTMBXPB+dw6EY+eeSHcDbh6fMkvyIFKSZJoPnNLVKJY/oF8JRyn4OqfU/4oOiqNc1WPWpqscrC+f
gmCMSBPdqiYUF4kiTW/+3HIX7SSp8vteq+Eg5enB4mGzAFzw/Og9gPS1aQnXzpfDNRngwzn/c5WZ
Vtx1xpI0AAZatMp8PZbb9gWO5JoC7ek/fOfk6KkQiyWk01C1r+FVv23qI0p8coO4219PreN6xVdV
23FwIajQ+xgyIcflS00/PNbNsidfuLzOU14gLhq9pFpArvqmQGJplHzLoY1HRHrFpq76kb9CJTNu
a1SXFIaAepdhUVO7FTdz0maf4Ejty3/hM5oYlg00y2z6Og9JvDJq/RJzomrtF+pnoBfv5R2P6o0L
/paFHW1BEhb9dI4BRpBwkZxgeZaSc1VtaIGXw/59TOBldUC+g5BDYbnJkbsyn0RhfuTHiIUXkBW/
rG7PN32kc8JL72Yg2lCZm61ME6uH1LKSWNBmuP5fsbDUXEkdRsj8OGjkugFKmEoZZj7r/hFQpWm5
zUgvGgbCHfp1BWaANYbxLG5gtO715aDigfm3H81dGSXyIOeqVuMrbWWfSUYOH7eRBv+3f4dNWn6q
Hyrjo3DZyAbAeoVXxklzzGhiVTpwjryxqoyeou7LAHMMR+nZ4vMjxxJHKckj38dGFS3AwuyqKUkN
Ir2qEqoCwuFgZLA22kvbXlxkP9Fu+/JnGEOwuWpXcO+fYlcy+9fTYwkILPmk0fru393UpcLgJFjJ
elm8iU8VAqG8MEJIwxP8q8cUGBYagNAlOxCCMqePbE6AMpUaWUFrB3EDo2OqWivOOm5qJ3BlKvLc
viLwPKvxciuogiv7QDM+Sa2y3C3QTGK99VwgPZ0FTYBdwKsVbRvw0MfzhhMOEpbGTZ+gVHxNdR1B
QP/sdXacTvwkD5JrolXBS3NBEyK3RUDnmTn9wc6M/n6mTHIOkVGeNn5SaakvDkLcnxbsbtByXQj7
OwGgoDcSwUJtczZ9hR+AMfQkvy4MqiOwGzeeZnbORlBvrAuMsfZjtGV0b+qtY4eu2YsDopHQJ9N4
1/2cHk5lSJhqzUmTbM4oSL5xF8twYVb8LSPfNbdLp3tqB+qD9druG401fZYdpqfvH+WwZXuowjEA
1FRWTmaCjWEE8ARTrY8UZiozaLkYJZGpHdHHoRMk6M8jvxiRZRaoJqe9kfokbYwpNrwAtPCfOwl5
UaT1ssJ9CCIB6RXqy9ANp9tT3kW4wWUzn8/h0NZaZzA+ouG4u4fu/ZdolTGgsdIHhRS2b9+EKHOu
FCj3wgawXB3L7ZOLAwdz2UFI0tsMLyksLecRVyfyJiV9bfyywjd6PDRR8vjR0GS5ICV+W2cMaCvZ
CFyGzwwRBZu1KeIibczHKLFLcTeY0KAWwMFZCrnADOpEpoPNI8MVsHE2aUW+8Q4p6e2PpEUjDx5M
XK1s0ZtDkse9YG3Ifc7D6DU+EBfNOe1638JwlHspQlJbGNgnhu+P2w/VctDW4BPlxr8WeBuVbWwr
YFfHNIRYE/3kB9HguOHfwmgWGqS7qlnDU97ZsaPSLV2GXYeMLKvO54kJ9QSKp7PXd0w8j+pBvde/
iUb/oe+NBq7Xf/SouEeTK/9j79sJIeQ0sWSvLLDXPZ44WUYHJ9BXMR6LwUPGe4xohacDJUHYHqsv
d/8Hzi8AvpMiQavQGbEqmbD7DnzFfG7dNXFDd7I0tNmyLGf1Q5OPjNU95WFef5FhAvDhUKC7JJSt
9sNYhikE8KeREyH4NajVGCHoAbN3y8y6VDFOmpKOcaaaidfOIU/7ez2Tpn+TMRb03di69nEvyFTc
z/Lg6ro8Ia1FdYEFI0gSO7e5t9aS1p1NaPT85qmvbqxOodY3dCGm+qIVFj34NAeNZrmVMBB6kYCb
LZQP3bNQG493vlvBmi+XtRUbryF5jrEgEablUcJiYcnUw/YDWMaV57KGnWHbO5ZxgVHDQ6CdxGqT
Pf/GZYPi6auOXwR9rN1cfKvb8tNMPTt/B7N5yls8LqsHUC+D7wQvwb6g2NU7eJz+f0YHvJd12XYE
wkWnLitQObJFFzRfSwgDnnYdRCD6Vrke+hyZz9mkDq3R10BMKuTlYmGg/2xGLo7U1BJeBSZ5UcVj
DYxK9cJTRu/YZZwCLhPyFKYqKXScR/p/sZrpXuV2E521gNVE7Dl+bQQyKHY7BHnDdPE0kc1hZiOk
XDzVjKqsfQdqiXqmSEWvu1ejASpAx1yH1GJGtWzVOOi+nSgMiNcXU8CwKMBzSk+9w210njf4khMY
xR/xKQp6KCfu30ZMFgzmCgF0SuCOSz+nDCcPRVhrAB2OEVJJUKzv5UlSJvszbYOXzLx58HNGyQRN
P1SRVoOUrq4yv7HTB3dtfzRJ+hRkzTLZX1VH1/pPx0QrCfCphQ8kiaPftQVp7z1Dck8lbBgyq0pU
Bcc9b6hCA1oYBdY1LDG0nciXtUL5msjPUXefnH5KkBZG5suEt0xt084yHCHa9FT3hMoi2dMi9Yzy
nhWWv80DTehkBhm+p69bMJy4YjVUMmZ73FyXb/E25WTKUZRX+ZfjZEwsm+5e0PfzvWSN4QrdVAeE
Q/LeuyG/gaKKN/FvQEcxlemY/QIfCj1Rd/W8oygDwC9dBYPHDf0fUqG42cll0u+YxVvMQHjT/e22
2VdaVusCngNiBVLwuum+n/PgysgaQ0fiYrMiMl5BnSzWZSsMr0GW1B4BZeIiZTA/FBBRbxUTf7mX
ka7YmYSKsY0G6V0RJXEMYfy+EE06a6VivU1vJJSMMzSGRChyqDcrMorSh29+FvegmEHk2+W1YVS/
N4VhLhXoMrgekm2TYEt0hYP6MNhLnD1MNf+7C0mT9pnMGVeb2IzHaqshlAidH5O597yqrGi0Obxx
O1FuMH6nv0zK0biB0FCPxk3IKijQAM9L7gm2KYrLLZdXNxh054lSWdMUR4OU4x8sTzJ/3Hv613z6
7785H56BAB8htdWhXvUJ+8e+QsgK4y7H05gCc8iBAiA1F0MLdQaxxBMIuhulNJUrhJBGfTbQIY3f
XXv9azJr70flujKx2uFyZoJGc4ANjmWesDxFrTHgpIDodVWrGQH+y8AWUbQNqK+2y5oYgG12pjJA
DT86Py7k2UpY1LFmvUq2VtuvWf3lMDpHfASmMKp03su/0NLfrg/XEDjFDEg2OA0ykXcxs4q/BcaG
PhJipai248gvC4QYrZgRmhd2PYzOlF5FMZkW93lFAeykGPWRAwmbL4I+JSdqthXAVXxT4n+E1z/X
NAPo85guAhWhGtWtnXlG0d+J6A2KMS5PoFWy7Ftt5ofHoxkOo1NH7VjhAKpDQwTUtxnpMBAyqsWI
q6ns/4k84cIILQKbt6RK0HNW1HX+grAXtZ3dBLrm2QHkVS9VpXkyubWsT1B9aaK+VzX7eLL3h2s+
yR87AMruF3spt+CHsCovzfvv/2R+UxUPnBYSPfoQ0IWWJKdrkyiKyArpqww7vW2yi0RC3j20Slra
2ZVYADhQfJePG1jO0Mbc/16qkSJ5S10pq+DrtWy8sE9tdBXt7lLUPyVNDKShTcK/iDw+aEW7caiT
4HFWpWtMX5gxZJrxBNhfK13+rnBSn/1wLxaL42K7vHgCIUYeZoK+esp4VmrgLivtxS9d5B1u4z0U
F3fSCSYR7hAxS/pL1BCnYv/HiMb9WtaW7qqn4GaeElNggeaN6/6Azxl2XJMzPhoBvkbC0vvB2n1M
k5W746d7aiC5s9FTWLHn2m/sjHsTKYxuzH9kcxeMZAQvaSRKUGgCO3LiWVsTeNsoRvUv3GyX3G3O
FIE+sWNM5MkWa7atVJ9LzdJz4M0CsRExFiQ4mKVe5bacOOyHmbGrWwalm4EwIJly0/YpleFRd883
O+CA1wpGMQO7i/2BsFU15/SJI1UOcjhyy7NBI0UolRYfTlSwnJTSP/oJQCl4gTiy63FmG8hYQ49R
NiID0ydi0FUn3kNp02w26n0jTZ7ETpgLa7/OBRSBcyiHnZ35ZQDxd4wXpvHMFIlEoXsNQQAiBdY/
Ktc9FT6YpeJmDk20K8WDPSHkORcUmAr6PdjrXP5ehZonBkfp4tuVN66HCIOX3iIa8F0OUODyBEJw
dmthhrmb3ADr3+i1qGNxhxRt+z74jvDbq0ASUuBPw55w76+aR3LlpqxSozTYSQNIjFCeXHKfm8OM
sctmAZlwWgMqMurnaR4uHjEjS+7wIliyKMXyVk36PynmPDQNtQYlA/apH9OiE+MOsNGWJnC1SGyS
J1cmLfhZpeCSRZ/pogNED8CdGNss/UKFcTg8zZ78kYNOVy7hnuFWidikWkujE4W74I8567BTva9/
lRr8p+k9czj0bpaiOn2HAGpTckM1S0s5+YN6dd+D69b6jRN8ZcYq5vGQbdJYxucnuX1VStCjv+nL
sEf6wyNGURZXQgr8q37MUEk7ukcXdtMZHkp+vagroMglJFhuRgMCH9jXNCciy788EvyMjAlarHc2
8pxLynQ+fh7FplKpAji2q6vz3UgzbJFQD+mEjebsFxXp2P85nLG0lX9gcFV0h8DePOeDkk92remE
yGS31Z1QJF8MXBoZSqJc+IScNDf2V+TCL1pJirsWXa/rk43ws1rMIjSbm5I/lmgPN1NJAt0jkOLY
WOg9ZwfloQ7RoxzgAz+FM42rNksRq98g5AfUJpwmII2YVwC8WlgNSaDyV475uxhVvv4aFu9w2Ii6
M4q0+UiIBskFII+SKyI5T1IqJe27aGvi2jwttc8rhVu4QTGV3W16p8L+sZPBd8nc+TZ/Swvo7R8r
CugCu2oWt9RoU8/IYlHeaEgZS37kxXDaAimFxBjK8tMfCMNtTK0ZI5X+U94XW0e4mrobsvhRRmTy
Q2/qXY7Eoo+RlOkcNf6EhR1Irr2SOnluGle4zzJzmgceWvfINTqv8GXiPOZ8EpQwGKqv4Bc8Drmo
RNv9Tmq//WtP8hOXOgD68jhE7qXuq1vEiY1BCzGOlEG+Tq7cTPSfxVIsWa9ZBJ/f4EVZ0HdBHcHZ
ps2CvS6OGtasLooH2jy7YAwEA6ivCIpJ2rK9l4VTJVSlyNJz6+b+EWkNg/aVl4HykEGLudJOdE37
pcRtYWD26AxuiNbhZui+akjVyCg4dr3OTTvM7011a2lbYy6lNJohDlydo5Q00ErQmHSy8Z8UJfZ2
JkN2z2TmWatBU5Z4wenlrt3josPQ+65myuYDj+W4mgzDQTAADmodO8WQyXw3NrzRzzejBDxxc0/2
yFgUl80XDirvmWBHp6GvY5EzN7iYCIYLomqaJtTwUxgGV5TDzByRo+S4eXTOyfH8+i7pBEWzFPk7
90CdddOwOVpQmXGlKecVNSguYKWvNV0Izx9EuOJfuAci9iGbQb0dKM69o609Wi7P+jo/O9VQxIoY
0izXUcLBU1h41yvfhj2mTou0jIMkhyKJGoF8fQNtyL1tj3oc2af8eEg8IcHXI0z5U5YGqmU2TVFU
gHs/lfUgNmj+lqgm9wo8SrBHAFlt2hZQEwkdDvxBg2qwBxq/369/OAYJsGGs/+b+9pV8HhuI4L49
uPmD845Wolih2ni0dGy8PDBpRRNF6pcpcF0j35xVAMsSCmVIEGCsCG0An1c8X/DidZOSQyL8gjOn
7fzjMkr8BxnaolSHERHwGWjeZ1/noH27xAZ4xYz5ICho1OaMIQ8zkwkfdtu6hxpZWBiOQtuMGhO3
Dvx+LXHgkX6okkiKjdLIYELSFyYidcWLIZjdau1Zjo/gBc+fCeCYEcK84cA8odc6EIsafAzEAwTF
/qVRENDMEdUFsPJLncVPNuZhsGAFxTO25Jn7RdWiSkebOUrKCGx6sO+I3Bfy63fy9FT8YJ9vu/8b
WhbD58GNAOriEWiHsa11/5gHnTE4iFFKtqjImqg3QDQVXeLAGG+aLZzvNZDsSHK6nWQ9LHy5yyRi
+lf4vI5LFkNbhtC2GVSQw2RYiQoh2cTlvdUtlkqJTLforfBhx0I/k+yJ1iAnNyS3T6oYD5AZQrTE
WXJUaRtNoiF+lLXU9Vy1V5xEhtWzEnhxjzs7oNI+teY2fKv7UKrek61YppW+jOgjrYKIdqhgUlZz
FXjhtPTJisDE9jLJIO/PqSeTRj2hgjHLZp7KqUK6TzTaasZUQiYlU0FiVhjJ9s8rIPXu1AXenYFF
ClG6oW1egVZLSj/qLS91+FMnnGElCqPTzaCAoiosTYgFDDgWqhevYqj4WVuXI2cjqdAtyjdb6Pi0
9bvxqesNC2wVsfNXxSt24cdOobAvq6alGguudC28s+buvu8E6HQizQyImFNq/fW6Q4AJOFzCJeAW
8ar0QKdtH6fKY87HtxNS0K/ajti5sz3/NIrfRgATjFykeLRuAECCDzQhedYEpHCsNP5sGVuotAhS
yVZzGCNEm38vbuBc9BuC2fry4W7mrTEoNl8eXZgXfuZLgLPZO8mcpXnE8a6Jei9PoUmzQgJTkWb9
7GbFMDU96P3tI018FoJuDjWKTJQ4Q55bFruiWDnLutHuw3fHTLvqihfQtnXNlubRcpQcoBzlhr0r
cQHCNzTx8J3Pky0GXyvJtdFYzgiGG7THIumKuEWJYt8cUyLI0gw3zBFWvJ+CeUdIFOBsUNN5zdJa
DHB2Tq9uyy+lhv6hx4O56ZhAxBPSbwdNukG1lvFTDoKFxV4f3BJfalVRmZWDOiMQJwevIZIN99z4
Nnb9HGuAgTuJx1bvjM9jsdJbVwP44ZigMl3MoaDIWlUih5nEgvWAy8GjlV/sC5SXfp/bzrz1R8Ky
23M1yVPObBdrFL512kaBZv6ttZquc7cUgB4fpHB++KK2T+9IKeBDQqv7Venx6UZWD325bH7U7Udg
MccXnWkfJFcBRiXThQtcf0QQpKaAIdGK+mlhOWdJ2PPn22ym7m16rdZVQAIQLX8u0oxypuTcV/mw
K9SdZPrsEU23uFRnBcLmQmocpQALHujEozfqbwVbtK3MQW/Ci5nR3sgtMTU3gqmVn625XDPllycW
DcEVZ7wN1h+8FOLXjDIGSao5GT/oTB9BdpA7K323IbsstdxvC6ngIO8txQDMvZY6GRLWJfNX/GHk
Uu1m4m4Jv0xZdm6aoChoSPXczFFbTUDqq+foX4/0gEKXnRpWjLJqrB4c/L9JgKfiDRlAG3yOswRT
MI+Gc3v9FPIku6f0vp3CX/yrZ1zpJNyoQmnTXYr9i+W6jQnegWVw83SNETA5jGrK1MhF8jDUlTLf
bM/aZ0RnOu8+M1MF9yd+gEFUDfBkYNw/gbSRmur0r40CB1qt0BszqbHplFACqB/pJpVq2ciBEbhe
sD1d5Mt1r6eJn4C5xoH1TH89edj0u2jrhgP1qF7+HSrWkSvenQhclJYGkqNXv89aUFaVLRnGXjs6
0RTIBfGTfxZVcFwmb/Y4y0HSdPPlo4b8iGaujaOC+3Ttvkxy4lUfd0x3j5NcJOpLdxiZJs03e8ha
1KOCB3+LmL42UL+VWxXsi4T/2JRPdIpY8cUFivW8RO2wnJQ0/SGYF8OYT1MY8iAGCTOl9RGXvQrv
u3hrhmVmw+uhVl1JlW2jhUWy+4R3ZJ4oIhHula4wJKXBlyimO+7lRTmV+STaeeGFjVHmPB+hu159
6jVqzY9VoYQKGEoPt3QkZVnp/1llbrBaTbIR9bioNIECdtC6FWaK747UWsHMmAGO3yQpIHCF/u7q
Jrt3Mkw9yNlBckUTHNCswhJd6LQxxeRxp4Oq9drltISjYmoaf/8MgeAjZ5CKcjqXMxuz4jIRlYo4
R40fjoR2VLR41CHktLKp5iS7RB83JBZMTiNP2puzWwP5Wd0/fqTNa7D/4obqCxmgkmRvcSrj0uoJ
9GzGk9o0NvucUV70IyPd0wKGu3eZvSrkdODS0ehwMtda0JUXC/iGBDobCYbRolCUN8LuvE+Q90yu
IP4qZ2AIzL5G/fQLjjJyZoEkMZOOZnOy3YlA9GGo5Fstnf2TBk9/RBkUZDnc6frTQpcPU+qLcGdh
mX5pgpnTYxLRfrEQrBzfAxb0JYHbTrw1stu7Clsz0OU4zdCpss1AFu2hLEwdQPQTUvoUW+Xvuua+
WoJiukVktw8eY2UY6w9az36K+M2iFwObDsiTkr22CBHSj9BoLBB1teX+DRsiNPJ7Nbx/I0Vsu3hs
nfvcnugHGhuK9MSi6XhYZu7pcKAWWYfaYEMO7AVTQ/xMCOqdlecOfH1cwAnf5gIW4D65lX8RZcft
W5KIEx9eNjRDpOZaN2xAZR/cjf6J1i0CyCGzTKzVdZ0dsWNdA+a57PH6F6f5M/y5B+qxzZi76Dud
6d7G1YXkSNXk56A9/1vcrHVYRzI6Hbro+OQkvmBTi4UHJAncTJ00LhorDQ3nE0FiPgqKCW/fYmj7
41nrOh9XT9MxfgY0SzMc+XQvGv0xnf/i/J6f1PT1I/FVMEDgXhxlDDfR03LwQfft190/X0cZsfCi
7ZR7YpOOC3LyRJ+cqSWQJG3ndd6JImyMt2+SoiUf7aq0sLrws3sR+mximrXsPMtpUHRm/HTX+VO1
x8kD8Qyty/APT7qMON/Vj7yXAcPg1bwDOlD+1ugcpUR9MjzT4cezHPTgIEiY4DQvgyV0iZZKVgbO
3VU6zhjKT9mV/diCh/06NqMrLmR+JlWyQSTC3MxNDWrdhdSV0sq3wvFAerT1FQAxNURwan2Eaco2
dl8ZRqKbCM3whNF3Q+OTZUGPgulEttVgOOb3/RN1Dx2S85MzuvLvVtJKtk0n9zkdJP33dFgWY1Yl
AuGdHWqY2Z370T6+k3Y4woeCKYOOYT2YlNCVlSWz97YL34rqNXqocUqaOfXutJRRsNemIY3EM1B9
PZX7nDtI48+zLV0wuBuKgLoohVx62mh0Fv3Ohc5u6ZMEBpfyWha26m8uANubyNmpeOo4XQmdNTj0
mmb9Y46fnoLd3yhtNQaQLYZibDRV3E3aEv5o3P7Viz37XKbXxRTpFg29QIrHIsRpbJobAXS4BYfu
AiNWGsbpa8fNhIKSwBSNcPwgZFXQ9FI31wL9kqbjPrUPDrDg5Juc8VCKCJaq01sspX1mya4tvApy
s3MCyZjKEinjKuCbl2R/7hcExUiLS1/N3nuFMNUP3CPjMhYHqVMVfoetHU4Lj2CI/YtmIU0CzIMf
yTt0ajMeuh5/S7Oyp56HUs9fPvopBO8mBuuzTsItzwNXK3yuW0Q9L9M3BPFMHWRHpb/NZG/TP+5B
Tw+ErWWSt+yPKKoJDKBaUygShcQXyZeZCXNsJk3uhvFhGF1eUeft6tGvRjhoajcAlcDgtRwBT3gJ
LioRO8y8QHdHGHmElShxT39SgybEnKBVW6lnjBkiKAkntikMJb+r6wHlL4Bqn9/f/GfujFsFlZ2S
r29/+Okriy+UDarsxPFGC5VxVXM6Nig0kOobMhX92lHf18S7WqebNfMJrHfmtq6qFanyWLH/kq1q
A0525JYFQeZBoDua1X/5H1PXENUr0kbQHyIQmKl2RAgrDtVTxC4deNj/YRKdHIWtdcujcEUG13yT
oEF5machEOhqy9HzId0irzI+DGIPPNvaGoNqegxQ18mTyR/5bXMEhf3kBH1NK4H0GqimLtX2OPnZ
bgtllN/WGastF3Fin+Qaahu4Fz6RwYJ/g8CczE1TRBm83sNwvQC8LhBw3pg7rf20sW75KJN9tmre
GOsUok7aO0nCk5Ehru/53vQCNBo8dKIsIkD9DQoEYiUcvk5Uy2QxHv2s3HTQS8ozSRc4MX9zvcd6
pPw7N+lmFIrNr2TUtCFi8aySxIRwovwo289/b8bZyc751F5+dCg/RBSDKLffvrXRlFdLR6Ze3+dh
bxmNT31+M2oirkLUWrLNXodSKzypiVFbPKHf3rom4EEn34NHWOhoC9ytBGHQieBKaOdX+GJ2Exq6
p5K7GB56dqGHu69jjykKJgABBnFiak/+I+Vyg9wn4JzYup7JMkmNvdRVDNZ5fecCcClZK0mopNX4
GNPqPHiWlfkwUa09E622weGk3MY3Re44ocnEbYiAhJYVnLOBo4Du9wOb5yT7Yzrow7WueC7aYW5x
t7R8F/BqVvVjQD9/Fz0SWYDLQSVWy0I5Ma/eZ+bVk8icl3/stLQNmSltTn1n2HOsJkevVR/UGfRt
4/ropcgmubBcoc1UnNdMZ38If0UeOrataN0KN74uO32w1+biKopf1b7GeeXbUOZGqybaPhkn27Au
Wd3zi0MU1ti+VUB8qstzDdJjoQOdRGCuDgkUcA9aS/zx6UGOrXXOsriBswE3JLh+NhCJIn9w+Bhm
WSvE0Rh3iRCbzpzYlOroafrQV0Mduby7T3BUaQv1aMEWGkJAvU8YNFhCIzQLEGSvq+JS/p6O9liV
9H/P+40mP0LO/dFMwHh4CiVvcyGiLYGqfQAxq750wanS1NLVe2cDd9gyAVBrb4I29Is3NaWnLo0A
GIxz3NIxm4P8G5Ho/f+chw4hSn+4HHH6yu2KX8PlCIOsu76FC4evAXWtM+YRi27jtYPmLtyfjASl
jscwzgAQHddPNfE9VV3iAkce4CbcVX8mLjbTlwspAdk1tNzgEeTV/4kKpwjEMu5MXZ9FMXQfVWDw
v9fbwmVkEEzsqz1Y4fvUfRS2pOnwKmE09VqlsD4cJAXywSd6Xs5IxW9sY32mfaXBux2prNq5hmpM
4me24dtt5GyVlL15MjWZvwZk3QGEa3eouxaZfmIJb8qWqx4lY74xSlNzt01PO9gjGZE0NGbxLa2Z
JaU9V0kSc9mtarMMgDsBbjRDDm52SmdIxLfwP+qhiCQol3KWPqskF++l/bld+4K/yDRPFZeWxRjl
AAePwiw4XRPvH0aWsgYrkljZX1Url3jXMYqQfR4Q/mTI0QpzOeiO5MFCNFR5CDqFbuC3X5JZnX6p
5SmyG1rLeMpMPcxaQ7J2+74ABnJolaiIsaPPzqxkWKsRg+h3u7jLDPFW65uNjMJWUmtNJPTEIvAr
edrsQNLy8LX3dooz0hTZ0w88EdzLcIExx8RgVQbYk7G44Y095U1MKaM3exIVZCx4pUXST3cA06fs
wJNLrODp0swO4dAF+V+u7Ay9GI4rkqzxSnEbJKGdf51Bao9rtNDgaDqkxRaHn3Rtlv/a1U1IkOLp
fnPaMlDaLq9vxbn2ylgF5d9HTxbr3fsUVqdL6F99pt1c3fxeyrjjKtevMX1fpV3onKFlgSgieRr1
1H7E0/i7tZyVK1ojEMbcbbJXCz4Up/WjL/mzMrxZizZ6z8MlniJyqoQB7Sxch2c65IiUfaFzm4eS
liMYnKzIyj2P7h1YBsSKBxSwc1Dcrx55YxahUDQDDzW+MLirOdMr0eVTfc/ncQTFMzNqijPSfulx
jynv6EG5Pb/hpS1+48u4EH/YPkiYDAEccQC7+m2fAgMPXpHLoRsribJdv3F/bkHVRU00KJbT1gdQ
kiL/2OxS655Or0ESxYho7Hdoq0QhdYaYwSUTfZgzyTPSiIpGcMF36zM7DPmXk8YA2onernQ89oGC
h8p8IUnDiIMDvYhx1CbWccIREPEEeR2hgckGbXWp1vgcsLGVxkQ0JPzM666jM2v4UCHKU7dMASaA
4AaisOgfMnBO6Gd3Qm6VS+H6mTc6zvtUqEq8mToCkv7bVADme3bjB/+1xVmfZTr+xcoWOYes6KWG
aCp2HwRKuLuUs0QnwzpU5HU2G8S4vQQsLhu7F9sWgq1hAaVUj9nqH9pzOe9OogiKl8krHn+Y/XyD
kbp8K9/x2Ve7RehTb9BgaoKsWNfSrDzly6NVsYaTAkaEnPq56dOoIcqj+D/Z0/5OgKqf3jCHs2XA
Fz5AvX/vhT/cNws5wLbU6X/Qq+chbjeOle7KuXqI/7EK8r2zeLMQZgi/O+7bGRLyslzF/T2U1BDI
EQzwL4BFPdxOXaBb+OPTx8hcNbOwriWO0sNZKfZJEgLWCtAZRktV9If9LPcHo9WEc8/4n9dLCFED
VxGqGL0Ux0rJ1yMJVSGZTAljyG+Uo8gvHftyvLCQuSNwASAPZSLB0gmM0Pqd3PEtt1P5AbJwrRJw
wkQzh5O0KvvifQX8Uo0WAeT5fYfpx3htIsgvGCqF95Wjm2O3SIIzSz57hBGdp+cVp7pxPbyRGhA9
N2WfUywgjIzQWWiYtejzs5oeAn8soLxSSBqmSbLTHZIYph4lB3uICNmoLF4OKOgu8soqxTxldqE5
xuLGzk76uCO5TNpUVAahMCQRLIpTODFkTC4s/K5rSloEo7P91RyWREmQXtMHacCzlJK2SXWCPD7L
0byG9S2zzZIcaoqcIs6BLU7G2tHp8o1Y0jipW8fmmb6b5EJB0ptkM/HxrJC0Wcx2xLdT5LrCE7Fh
kdbvDwqx4fVL6GhV5f0HqkX8vmCvreDa07P2p4Pc8mdaaJXy/+L5JtFhXTpIOAxej0gBMYmxL5aw
vQztA4NfMkOgBkAqah+D0o4qheYvlbhG+yJujBVQ4IEkmYbrC/dWdoTsGRhEvz0DGP7z8uLVdpnZ
0JDM4PGJOEbCto/ZaizVHwf7Vj8YwOww+aYv730LYvqoh+FyzQhCYecuvK9XB6KY7YMMBEfD+lff
Rirw8T25F/y4osTqqEuSnmVc6OSAvE8yYkjXEB6MfegPj4pehyL/tJUjP1q6zhQqL6ee156NndC1
NBmMnQb8veeGeP3dTHbvOzXuIgmuin+cPtFgwdCGXxQJD1/sRJexxEtD6aY7sagqbbrNyVRLhQJs
DeHE0CUWd9+Vk4wiZSlxEGRIN3BEg5HD3/lLnTEkiPs16atNI/H9mUMwhLEWcHOXHKLSltrOuTaA
tmPNLm4kIb17RxVM+pRq1Ncn6IyDzK4OuYSFQOP43JKrNZ11mxjqJK1O2RjlgVnxCQzMBP/rfMVl
mwg6qhcud/mcci1M5gSXvb3PHWs7opfr4WMz845qkMCFbnS8gRLRQvbhvl2oD/Vw5THE76ZLjtei
X5EAAwWmdG4GHm+OU4Ise0e6q9y3/IF8sF8/Grh0zMjus+bY9b+50jylVRnglF1/hfclnInhiUm/
87X7m1aOn0HuYm5l0C/uVkdwxJcHSuQernAhSxQ7et4ukCVZg9VmRDlkTHhlobqXa2JHMXFngMfC
MC7Vfov0Z5iwvByBz6orq3o52ck60RjCWApJCuo9YSNRRCvb/RPY/zBwQrVFYZ1AciBa0OhvIRHi
JyxN2mmtMIBbN9dGVIo0mwRdAxdgPoJEkjCz2UCP4E24CIXRNxmGgfaG48Y5NzulfX/nPCgWZKfw
ffVGL1pfBg9lkA44C1gPWIFDfz9NkAfURj4ZouxHwyc2DPG4yn/PkLtqy/WXEeLCZvzLxiDOwFJs
vJAtx0W4iIicLy9mNHJ8NOJJCzm/1QmjGTK8urZqu6h8515G5ZvgZukfAVDrmChZ2sBbYQ==
`pragma protect end_protected
`pragma protect begin_protected
`pragma protect version = 1
`pragma protect encrypt_agent = "XILINX"
`pragma protect encrypt_agent_info = "Xilinx Encryption Tool 2014"
`pragma protect key_keyowner = "Cadence Design Systems.", key_keyname= "cds_rsa_key", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 64)
`pragma protect key_block
B9ZpeWvBQQjY4dr8OyQgCWD6kSA8+HY9SzJj88aCfo3JohYFlKYJblw60SIQaUnjOxXx8h6ELYIM
UjD1sVmQ8A==


`pragma protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-VERIF-SIM-RSA-1", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`pragma protect key_block
iwVbhZc2P9arGEbPkPDN2Ciczyqo1Bl+qfZPC8pPG4eteDJDMYhL4//JIPliW3+60AO7KZbyirpX
isgEMka3z8ObvLYO298sjCHDgs/FZfmZsyGmSoPOb9HHtHVciE4p3TjlqyIpvkIcyPdJ4/fD49Sc
nvJ9MvdAGyLQu3dwTZE=


`pragma protect key_keyowner = "Xilinx", key_keyname= "xilinx_2014_03", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`pragma protect key_block
oMpLZGheLmkvkHecy891anqU/IxrSwqdYJi/BCqFCgNsgmImYYfizgd6jy5pHiJ60XGOPHkcnOTy
jxaGYxBI7Juc/kfJgViQFVV1aRuuXnLsEn9jAYeCNbXGjMOcxwPk3F6E5P+SRFJdfx0KMPcD/wM6
bmyeQUTBbAdhZX227QTipqzrOxkS0QaVhzCDUr2q4VKPQsqZcTtsxxafdT3X1+kJkg+J8PgudGXM
7bL6m5q4mAXKVyd0GJhD7Qi8vPhpRKok6azS8kpVpinGEW2jOl+g30xnHo34r1Y57zE7Hac3U3mE
kGglks8mYGbOgllRBqR8MUiayaf9z70qRFoHFA==


`pragma protect key_keyowner = "Synopsys", key_keyname= "SNPS-VCS-RSA-1", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`pragma protect key_block
e+nYdllhcdKHJg0r1my/ydh7lhRKOoftD3bwWM6aLfXtcw02WfQ5kb3g9y9QOMp7sTQr6BHcJLPt
ngjNHJ9dYgrGajeUJ2ATpRvbTfhC0dOu8XDWytje16mCpWOwZ/hGr04rwbOHpcTXOPGdOE/VrnEe
X5hIFArmQ6cPSEF5nr0=


`pragma protect key_keyowner = "Aldec", key_keyname= "ALDEC15_001", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`pragma protect key_block
zSjmKksidjShQsfA76nBwQ0teiFzoZZWQ+NicoSnGqsbWtnh1xC5oIQygAEkiJ7KViOh9n3kKUHn
T/7xc9+VdDMh4m77ilRe5mmwu0QDyeCK3aCjSZoU/zujjnRNCwncEiNjU+Gv2xu2Skb7GZ2pLHN/
r3bxm8sfL9KDPLKc9jA+Vo4EyJ2KkfE+MdKkuK/XVdTgh9PRlhFmAMvYUBNhWNbe+GfbAcQqFErh
Wo/ACLuJCjJUcZa4Z+vmEqQtU8uNZWUzI9IHtywU7ECvMX0j/BlC1BtXYBIYzozfRRe1iYXGiZkh
rHs7xrnQ611g57bj/SBA7p8lNIET4VbFnbxVig==


`pragma protect key_keyowner = "ATRENTA", key_keyname= "ATR-SG-2015-RSA-3", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`pragma protect key_block
Oksyn1Lpp8o9+Nend2BRJah5VMeR8XjajkNcetZzZabaL63UOeUOV3m8kWRFtG+ALxcCfCl1m3XZ
RL/RbQaq5UobujWx5eieDvAIYrWHCxmWjy1EjcD7YuPi3VynYio+STtqql+Igru+3NjtjAZATsml
313AMJlgO8hvLTBcs3+r1Qx7i+2ulipkTg7bCX1sFywvBbYGmc+T/j6RXFVM0SaznzSl0PQYxxAz
yjjhfqBNDlAfLgRFjyyKSpGR9PWx3mC7aXsYJrTwQUQmd1jlXVRh8zCaqpZhaRQNbIlT6/ISEfAx
hJHHib4bco0Yfo3fQ+I+EtzPmOJztekW5j0x/w==


`pragma protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-PREC-RSA", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`pragma protect key_block
e7rJBFw+W3/WtP38D3h42afoJJ/Rkm2HnjfaBgwtnix2ZDHEEhff6JTKVpxpDVAzVWCxMD3mpw9g
f8VxbPaquvW06md8+ZtPdIK/wJS/pek0f/Xzaw89IFVZVwrBu41bCzaXNdXLcUw0mxpOqDYHymSx
Jabuq56j0x1Ff65sNBNgh8a1oQwjdthmrOJhQyu/srmFuA7WuGAgc+M7V/5OQqooDPxfwrSBcGD3
3829Fnjrp3pdBNUkFdW6CdGw0Nq9NrVVy+O3DlTlv7wb3HYpX3j5QV10SyJi8pm1Kyc11RZupF6+
so6uZpXpLqKdKacfvNIGvf//mBBVy7p2eptc+w==


`pragma protect key_keyowner = "Synplicity", key_keyname= "SYNP05_001", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`pragma protect key_block
MP8p1FS77Ed9Sa7LY9tsSSC89dhw/UQruLX/1dDyh/YovQ5EQema6v7tjlk3sQNwx8DgGo0uMPOY
HyVIDNp7U43rOfZoWNrw2vrAJW4XjqjbUoX5QAtynpqhy1evWKcMDqP2aYu/k6ItALLWHx9uCG87
SkrMPciwfUMzsKabSuJOsqAfJ8bsTT/ZPqg2iC5ErkGinWUzGTkpxEoqDbDzYu6nCwiWGoYerOLd
AMJEMIW6zBl5w9tJjZx1jGKUTr5+Y7B+PliG6CPNGoPDhfxd2hGwEl+X+ysB118mz1BiO1Ohm/cm
0hptT+ECsEZNFDu1nqi3uVNeHrJ8eJbUgkDmJA==


`pragma protect data_method = "AES128-CBC"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 167968)
`pragma protect data_block
dBdWYZbHDIgRBaJpuB/6u5zN8hdN07hgCIXS51d472Aya7Pb3LTuhpcmdq7FFaaW0k/+E6BWoWPb
W2JezLdCkHLJbhA42tat+8mxvFhb1UQ86y9m7tnvQ7NurgJk1VzaGNolPFhH18IZ9uzxTcOvZa87
1/ji7+w+R6CeyRt6CuMRUVWzCejXBTiCfAoshtNO+PbgVGAMnDeEo2fTivj+3w6H01l1l8BGklJi
7Nd/qXuJpZfHeFFqhai+DNsyRqLu/GZKgfPWt3QjBffmKRf4f/TZDKZcX0uFrqZnAtPQLeTtjTJV
zxeKvhwjWHO9L3rRqRoVJ+ofmQ3cTvealrlxT7xouyB1zgrp33A5QrMmNdnxMZvtYftX8kncnLm6
ixMXQfQrw9iMl2oOv7kAj3lAm8Dhz9a8mk9twn4ZcdCSBFMOtqAJCsSnFEjX7P8w7RB6cvaEDgRX
y94Rg7mq+co6J9wihXG3i4QXPXczye+HrUIKXuUml2QhdgQUzJ1XCITARFDqgFKV+AmQnNPZTP39
Cf8ScrcDlgDnRqrxxzX4gFAJAM4NdlAim8gMbuufHXfRyYRC0uSu3tHjYbR7aKGvyEcKdOpFgn2n
BQY1sXPS9kuUfEIOL76z3RcZw21H3rvDF/8t90HLCzmFgHsqVAZJtefP6lYDtXXLa++3SFveQ9mB
g3bYhapZgZ5Vv650XAnl6rSTNXqdh08/+Sqmk90/aaEDE4JdOH80IgMaADYUzlI1954p3mYxI+w5
BD/4rZ/L3wVGvwEziMCyYAq8sEj3MnWHNLoYO3T8THr1WWJljL0Ha8x7PDJkao8frImUu8ReVzAw
eGYOa37zricy75ALlclv8S/ftxOBwKwdFb24U/Y8ZPUSeJet5QGKlxJRXTSUzY87vrFMDCqtKUCr
8eMwyQKque2APHdUGK+m/9jy+Gjd7dDVZRSfPU5bpjV6u0V8NCFifOZw8o7STdWyeJQorkzJB7Hg
5ae2HdhbQbO6wbmXUsPe2sYqA+1O04Jf9a5kWEwI2ztpvoGxsIxeDQv6jifp+aSnlwEiSoB3cS4M
QBf2WZE3mNCkmL3YX8lNnwcit9lswq4KGH2qsSE2jTSb3XsE44kTzFHPD1Ke3L3yFSWcQ1b9JsHZ
tOUCqXetSR1YvgqG8MR0dNpwgTUWQseEUtLZA+Urx5QORnq90xsLyfFz6cY+ld7G6VkucZ/wsHn6
i1TflhIoysVv11yPsS4Feh2+VNnCKWhJocKb01UO+X/Bs9+epXk4miULhrfVtumle/X85DeJ14jf
cvMnGMDtrB2VSCtq1viZctOTCiZbOj48ycz1QD21AqLkvnCSDbJuG8O5HbwYoJXJPA4VXd4hCpSL
wQuj1mYTcRdI6uBpEV7/wAlVXPLLCITzv+pTPLbpN1VbDxk3bFciU+lNFngj8h+fN6k4LGCx/JpV
RaXJAMDY4RU+Yd6jCwYimoXsTYgDQ8oRwkfnAjiHsul+AdewLFUiSfdNlu/LuX+W6szctlctYw3S
7fgcUqu0otTTFnDuYeQe2+SolYKaO1RoODYILJ4UCKN2omXX/QgX3DIHYdf/rydiWiqTe3EqkV/d
NJ1RNFgppaor0pRSXiLg6ngEOIqI+YC+A2jQHJuekR7I0aNIegyQeWlorjF028PlsMOiLoK05VTR
GZ1EVEbSlwkd3BnaPYnwQCL+tDGwFnOzRp0+26RvR704fYYgGul5GOc8B7/wYVstPgFRD1Ia4Ftk
L9DE2FwEtnGSouBxHzNu9QqViyTwYVUWyYXf+HDXqHLHpQh8pm2QzmgpLbsQ7pbvtpyrTDeA6n40
3VzkZhANy37VHS3r6i/UADhuA9jkMbwWtHcTtB9BLuW4K9esbJhLcVXeMnCRlBdvLsIHBw5b2KMS
8XlUdJIWcG8wA/kJ7EBn9znirIB+IggfwgB+nwaHHcihs/dK56PArv0CVS/aOUYqOCsbL6xDgu98
TXZEbxbxkSze1mfVouHMrSAOd5ZOoS3JK3RktVylheReo+pvY+B6eKfkJFz/au+w9+6YDatzD7dA
/oP2Oqtk3bwIfRVksXUcSjSaL0YaOZmcXVvRMEcYFJSCOqFnAMLRO9tBnbjjb0/D4RUNVtyREj9M
CSEFVCquP4uN3pbRt40R6LKU0YTa4LdWiiJOBcN2iJ4EXL08W4egeLEl4VJhNZdIDQwscDWDnyTi
6trXLh5/ko3J0jcB1htpPUF31DMArEQunS6qH9xFwRBzhMaw93BiHoxFYA6HwtgvAN8Q9Wc11tDA
qkTqdYGzzQU9jongmXcvpx1wHmao7GA3WF2Z8CppMJy/wDZ796JcG5XagQyMUc565mQLRI8QhVIs
5kzvkn9Y5gbazBbJ1U+6vYRdwjylodEYu2PNWlRt+ujM+iXC4dcieP1HnvRvXfG+OF00wHuoFPb9
ovLsx+MthlOJbmeOSerIsQsOtEXFP2Y3QRixtCwCe0RkvMOKudokzAr6jmVv6D5nw9/YdYXlvMw3
ZRBQu62IH5x6t5ZMVBnpHcgs9f9/yQweblcVW5BWj8SL8RfRLfe+b6WXJT0oSJeuB9RRsZZcU31j
SRyDY9BWwYegmvv9jT1wKXTdgvRQUg4vbcBK0ypr8mvzxl8R3CXpdve6cZflZ6q32IySWWX/ZS9m
+gk1ibvxqaA9/Cdkq6fCYDIOG/fKkHb5qd2P3jxtUjVXm4RtXZql9TM6smYYQDCKhbL1Diddye8P
rzXcSBxSQeNN0cW6x07BsAUQkuthPBd0ubZpmsP+Ad88Vad609DsJuoH1DxT+TTMjHQ8fHb8H+F5
Bua9t3TkJDXxRQVERKbQqHeD9emY7MC/BKOooLwp2qd55oglBYl6NUUvhEkWCxqcu4j+fKYF3YhA
VpjYJqar964thbEexTVsVh+SJeL56SjQOSW2iefAH3EKghEhc4twb/vUNnXvmf2vehgBnhy0iP72
Zi5lbVne5WxhfVa6fpD08siweSy35/J0bYMw+xW0gWJYARTdHY7vPAgGrRirKO2cKttRRtoVJUtC
T3A3h9XcPMrO0DTsf4v6neyfGpks8JK86M7i9kYlWgYSWjxwIaMa4XxdIjY1xhx+/yKLeXtCkp9y
3vM3tlyDQXoN7jxiVnO02waXfKkp530lYfZff8D3EIIJ2DCB0l5AxawRIUJmzY2jyNVJts7W0P1m
5nCch2/ZOIzGYq/udjCkfd0zZRpJGjtztwWQZCDkuHkDsgjy1DfOvkG8yyPEkJ52PysaEYtjeJXF
5H5o6MPJo6Vlf8PRNjM6WcaQqARVu+EGd9q9poGKhINO1sC/FgpxMqpK3d9xU35EoBTxcCehmz/V
zROXR7/0JUGckXdZiUHWsM+T6dY1XfxKU1Krfz97FkQRRW0ge9y7Dk1PQD72IfNSUGK5JZpXXbfo
RIEqLmm6imMoFgZ/Ry4tbA1MNt2/Qfun0Ab/YcdtqG6OnA9k6K8GYy3apXC7y2nwsl4pz/fkMtn7
dwrcEnGSwRSFFG8kD+ihrkMxlNrG6pp0IUD3LSkFUXN7gAN8Y9nj9hz+5dZ7uZRtOHJt7MV861jF
78VhmMvIL+GxICuGD5oHs/g4Mk2TNGbit9Hmacr/YQ3ZTBwfrxTt6ZMdo78KxIj0zWmZOWRAqNyv
J1gnYM6L1c/TG55Mbzn4rCsDgD6FThcGW4NwLVpCcNHehJRVy9JUOsXmUOxMzKgoVlzpnIqB7T1i
sdn9+etNix02df+7nWeJB93VGfhOqYGw0JIdOhEny1PaLiuKg3lTrLap5Az5RPdoAvc0w3ubBJkU
KbMvcS+8iUtgWWhXJkYm/HPoWYt+k41fFla2H85EVR8E9tDEdxmw8HEx4onnc1Kupjtxf34jWmIR
BqmZ8ohAeJH30UIOSQbB6Kd8Qnygv6RJHnVyHSsgwF6wL5Xk2h2d9FThSMpdI7GN8QK3uP5DJSKQ
YpTBc7Of+wm8pMheCG1lRBfw+jRQi6Gcmhj6KxRWhoPRf8fFE2pttBikHh/Lx5NoPikDlfwwX6FE
hH44RTs97MdeGJCUVUcn6+NfEh3pqr1AfB6bOhssc3GkXCq6agoU5oNZ3dgeOe9JzX/Yjog1lZf8
PV02gfGiOo/Z/2rQ8+fiEOYfbIZ4whwvVhMivGazLEnqdAlQAv6FP36dVyyzCpNPbhW+w+2tnMbr
IzFGWCRcT8PC6qdkqVsAYKN/bYT90+wqSm/9kdZkBAoprQjefyQhJ5Doe09u0H2vkBBvj2zNwjsn
flOm+J3ltC1n/35t5hIqDSNj3V6OdaiFJbndtJIUoaHn1Sd3+paC7vC5radT0nd7aBp2ArD1jfVG
YlVUFkBcG+UMsNpjzwNIzs6keWLCqS+8pbV8ItmZo57uH4vfR0j0pRMnWVsO0+ge7sOen9hZVcc8
Irtd5JOEp6hW5qOIooDcmO6ZgSguEXU8uxp0Zf3fjq9w/Kv4I5vV7ziaUj6Gfho9Uy47f2JYOIMK
RgVjEpVTeojcHtovNUB2B08HN4WmqeByl/tHp7ahRqnJ7Ep/MZObB6vCB3TvLiO00f1CQVxVUDzA
cOgvOjJdK4+a4vJ7vVQ2qjVcf87aA5L/+lNhmd5ucuYyU4J7pLETAdjyxu2oEjKOAytN8WV4ELS1
x6lYVRe21/LJ81P8CH/7vIxv/rbw6XG0LeVojwXwAYtVOMooLvP6OelcgbC20iJGamu7Jz9o2Mv+
/v+E3S41HVMHsNXa8UNF/4NZgsVexlci92NFNkb/t3Jmo33o2/pWqVEW5xV8L3rB8Go7+oB6LS2l
0U27hyvwSOtsj2BACn9kW0W1hYN6l0z90/EAk2YGN6KsJjAMuRX2b77puUOpm9kptNXlEpN8i5sa
u+/gIFqAA7hh2YpwCEfJo8rk9FZSHH6iT3MeT8QJUQeMknveVqi1JRwasJwnfTs5YCWDUUqmQ6Og
+/NWFojEvxla99isUhMSMUyi82OhQ8pMiIeLvRlRN4sMAiErbptYXnu1IKwhhITWxUZY4mn4OrwW
49Q6AU42t/zkRjsVFkBqIZxNzgOs+T5lyyvY8OJT41QnbAZOGj4l3xtXlJhuMaVeTs3EP2OP4aYX
esElo9PnHPRNkpgIUyHmSL0mixl+mV5cgWHLQOiRIB/wTZslIhmOh7afnPZwh+inYcmsgnc2Zfoj
D/EsbZrdo1PncnXmVbGCQRteE2mZZRFQ8VwNCD6r6eh5bnBNGa62tyRuYqspQRgqG7PcnqI8GX0i
hx4mc6rGT3id4yFnBzLf5Pbx9/ApJIKHWSiwYhJQuU/01KZ5LEwE0kgpK2cY1ck6BajMfWMdNTTt
derHxm3+z9Usi60G5zETAlory/VMwMrOc09FF+89MNuq8bT9r36nveSiNxHMxbCnkJ0gpARHpboM
17VKK6BolX8Y1EOBVhytaMsXgkeXAK50/8meASpmxtkMBeWikgruon3K2DjydfiUzWCWSymatCtS
af4/FST5bsImGQJyt92fRcAIO+uL1Vd8/V5oG9jdW3+vgaOLJI7xDtpwp2qNF1pRszjQ4YRKnSHF
lrrUDyP5TZhg4ESMHbId3Y8hLZtT+XV5vi+z84P23i1/CC2uGcVt7tP1jsqYs3JaRrHwAwOP+jl6
Tblwp+OKbR7FToCnnHAj4PK4RmoQFKnaHFTur6aI/ruTNXztykMrqOwCne1K+TarbDq2lQb1tlti
fMsF2CH0RZJixpxJGkzzCJ5CiHoP2kBgzDMNg3TOevA6EcUhByxFUaAGIHXcN73p1iYuUrAVCb+A
2C/a928GQxHIxvb1FesE359yHjuLLRaC4sxr+MzTmJDrnEXuPn9CRNOEmH9UA32T4gXfEq+cWIOO
ImBDfeJQmvazONhpjo+g1VyOWYnJ4XdHeqkENVnyP6wEG2hvPqHOdWDocemk533pgHyFyD50r5nG
ZNPIzkEa8IU34xTzhB4IT2mtXcdWkYcC8Wl7AFTnBrXPbOHh7a9JlA6L+F0T93rQKQxQWl603Mfq
kIzQxinh6h6z9mljABwSox0Nq41bz1DGU2ENscCaTQ1gfGsJUiQvrsaAmr/TiPJ962EutGt3fsHr
h6lXmBtMgvAnGzFTeLEvS1Dp9So4uejN+Aa4PI3g4pvYDMPYEBNilz8KCTrAGzMVjyTex5u0wmz0
XKAThMhgBbCetdL4TCPbq+TQClY8LuQGnjcySuOKFWEZtyY6veCar690kc/AlYfKfI0/YSSwSMkQ
Jipkut13gv/mNrxX/agXMT0kuD+pg1/gIgFq9UvKOETEKD0h6CC8PgqyffYhDJRlU2pIqToZ30+s
h9bV9USfBmLxI6alfOWqSjlmw6kNznzTtj34ZQJOwqprCHDtRYRq41Tsan/yJGLSoOPPuGa+f+Ay
vwnbbg3u0cLpTpF6glJTRzU1pNfm8BZhKH9oLY/HLi1CrhHFPy7JLINBwLRklQuwMI2B6Qp++gQ0
uTWViLCxZZReoT7kQDLve1iSTmWqpYg4Ct8mk6Lw6LXpBySdr7zZqyUGGQw+4N3PjdjxQnkQtmHL
Zv3tiakPf7QzzLUivPcfYhNE9OeMyZXWGwF7Vl0tyUQ9tll67n57p8GJMm2s7vq5LCs0aGGm/ICo
VFd/my2F8JckWF4LZS7/aPUqdkwAWZzXA1eae0tqnzRZCCiJt45xBlTNY1V/E4YhNDEMF+NAeODw
fz09SOKxezKLu9OxvLHlx2v0TygxWKldicARyEYBlMeJezSEBrQ4ao3HrYk4MYeNCqMTl7aWOHXj
Kx23w5bIXuB4YJzZcHgVcaSCIIgaKJgAtA1ZM4aO20F7eS1Wmx/OQGtVI5QaW8Pd79OM6AJhxuiD
78gmqCFLiaudWZifjXllZ+xgirfzACDAJXemt6v27TYgqRK8EenRXF95pn9Jn273A/God3o7RQNX
2QLrrjg47zy4Podfr6x1YV3X5bZogy5KjifUL1jVfo0KmflC2Ui+IEgzAH6RF6M52kd17tHVcyml
isvlyfqexvYg8o0KHty4g8/0pIHc1QdFr6pQZuahAmskV6DM8K+TkDienu/Z+MwJyYKgBSK3m6hS
Ymck+2QAsXuX1SjGfuH2KHkO6P9j2PdR5UylkyAX8EfNavG1Y9enxgPYPXMfWOaWnSoOgD6QmvTl
q+4hC5RalqyUZr1n80nWfaZZocOKbuF5LUL4yqhE7mixs00gn4Yx+B4wZvuLw7TLxJMj9IgYe3jS
MHKSt0dQY6ljZQVehQl9+IsAX8m013FALLaztIPn/aJzSXHnGXI42tUD/upvup/JUc6/pv7+C3/8
r2H1WpfAkpmLqXB12jCK0N6Aso9mzucrmqMhUWvEjYLXU7VtKWU7ffr4IeWpy3diBCemU5GWJOvE
2HlFpGHQgsq1quRYiV+QDZGK8hdhbkzeT13Pr/bun+PHPx8e3s4I/6xgn4f9p+GFQqz64uooVxjq
y96NbnTcFGRIKNz3XM1C/ZA2jDCKmIrnyue5MU5OZssQNNc6iiSfbNyDkh8xYX8iZ3OmcNih9Wos
9pvRtDJejxSZFL8OQMptdGtqcgwppKr2eghvtttDOaCz+uzc8C6KEnTQHll54uHC87Ai8arTxy0V
8sAdqAF74deh/eHfQZhe8sAGagKasbl8PAHZsKVoek2oXNZ2pLtivMU2cokx7w5LPJe+irP/bvxd
FfNUgpTRbpLmI14nO6ET507mDEmUoafTfJb2JWfBYNha7lg51uUvOJOgKrXUE0nTdw5081Q8EaQw
MvVHGU99W8riemhFHoDivKyIH/p9B5OKmLl6RsIyUneeh0DK1fVUbVESd+2qBR5t2nOOO+fk1Hi5
bRuidJbxAcEc6U9J5cAb/Hxn+xbLonZziVHyiuAQ/u9ZJnQJj58k4mxr+Hfnek7eJ8du3mjUvNvW
JlC0e0cgX6DOMdRXdZ6OfhnCVqIZsoLW3YmVe10clVwUuTyInbtydoytRkE66FcT9C2uT68qkSzp
uTqBDOLsvRcNACtTKQlhsce2QpcbcXfv09D6lv01zNNFXJiryveQDEVqL0EArP0Mqsa5T6Huvpqw
E3avnGo76EhjSmMKgpu+WT5pH8TXe3tRKQ7RAS+VyOyT6X0825vmmO8POoIjnYPJ1xlNcTisJLzR
Wuc1zIMg5SUZ6Y0bxfw6+nkvEC0T906D8V7o5sw9X3LOaLZ8Qm+cNQCGb4PrDoY80rEnXhIgod3N
OwIYy9PfC/nV+pQS4YrOteZN+Uy7B9aOBBpSgcJeEG+5MyUD0re40Sp46YCdb5iHjKTQQQ529h5s
oQ5CqFNjMAlV7HB9BwFNGMapl02tz0IziRaSyJAONFtFSpDJLzUgz+zAtHTiNPotaY14+3FSCQ1/
Pli5ct0fEF4Y16kQ95wzscFqmAQzxNbcjd82LZntPKTWBZzjZCSnTtRD33M11pemN8qoL9Bu5Tsc
cv+R/Znva9fEJS0KklZujy+AIFcNDU0nb5nRuk18LuJ7e/47ZNBIejeOGB4mmG6WVGdysnpUvOrX
ev5buHg+vbaNpnftHvAe6RoXHk4Cba3rW/cll8MJZEhKIVI8P6s9Wz+ZfWFinJqZkYexP8aG6nFM
IMtZmj2zJ4rqiHz0BpEq6SpsZHXQTm146+f+/mpIld73iij0Ekt1YQweoP5KkJ7J7NvQajOl7goh
2zzoY1a5OOjsciK0jqkzcBgSr2x9IC8UYK5IOCQmcKbiQcbUNMNNzqtMlUyhVZOLrrzozJpL2bft
LGNIpUqX1SukAH7TTtWD3O6gkGjiXIpOaVjzU1NDvp6i3USBGC5erQagwLrg8yTiKc9CAPvY2v80
UgisHxRRzrqMmXxUwQvQ6h2U9EWsMxQ/FLLg3OguxuCnrzIucLxTsq1yZRKv0JbJd6/21082g9oQ
jnA7sqc3esXv4jfuOpcwv6Xgvh5T8sUKKZp+sDz5cUhfleDYCKSwc4rq3ifiskqhr5wk0a1AG7aZ
xtZXB2bAM/LUhobLQYgdrqEbSzFRs159To8YqIPrpQS0owpMbCZynH2d302S+kh0BwQ5+myoD9eA
nmXmGls5mXuSHkkI758W/momCOfGdUbPMMvxzwcEo8+ewOPmHkoYBHpnB0HRcEUEyB2ftfHd9t9Y
eY6aySgQdXOOXTGCeHandwHNp20Z+5SFLDbkN83TSAX+z33PHtz7AMbCAIe1mITPWmcebf91ECcn
Gy/aFBOHPtSlDytIMHPEjdJe8LK9h+ztN+aSfNGWuiH49wfIIoezso6sVwCTNu76ePUyL3qO3AeR
+rYRQL4hApKHuz6+n0Vj1PAXQEpG/FS3UXP01XSCazx6RjE5UMk1hdqLt6w3jjmZKkiB5r5OoG2s
Tf2HIu/3WSWm+JNJhb6EqM4uQR++2t88x3gLphpb9lHYrTbUcN8GNYVm0KSneRzPuGdjZ+iGizbz
Qbm4SRiZSkKAzY9E3U/XmiCSv5BIIbaMFWHH4hnYAKsgcv3nvezAoTxoOSZqlTCyAPaHbBjPXByM
bvwCbWP0yEdnQ9J3xoAM1HWJnRPCPBH1jHYkS+vNyUpvEe/jmVtkJ09+AW9vaC8ZravPqGdDvt6k
2MVHFD2VbZFUqp/zl1jUY2eDEUFqXczGiXYz0rMKaHAJfy3KuMSiKZMcR75ZohnvMepsmYzLU8I2
kyeo/tVMZA6daQ9+ntI0rCXymQA18MsA8JyZaL4aulE95BwD1tzEoeVktlqffNUXLqUk7JnT7E4L
S+MKBdNybpVW2fjHh4pFqxykyp/zoYGJEzPUchR5xyfEzcjPSMTfHCROZ2yWz6StE+cerTNk8IED
H6ZorwoezndCKobnIkRU+kMJzZjFG1EHrF1Qv4DfHU3VT21snUbLAbt4Qt5KVPb+UsvXw3YoCYTV
XG4ABqrxuD4u8y4sW0Gi3XFt7sTgLIwQ4j3byjOGPZhOOf+oW1mZTGyiMqQZVDx3a8tLLthth4cB
QiqzORvNfpevLF0pl+zdy4ZJia0sKFPV1r6RSdF84dG9IKz2xpMVeqyVHg18skAZxdas4KEYiIH5
iOF91Kx7I6TnL/y4s1NOnqk5+dtP5t44ifwlh/RaaP/Be10xhdT3LAwfvOHSDlWiOtFUBWR40E7s
dQEsVbCHTjJeEZARvuAb4nqb/eWP04nRptszE/TI7/w7JT0tdHNzCGoRmq2qi6HFYq2/rlO4fieI
ou3lL/9LEkOp6SqU5hU4WJZFPBHKZBVZuxG+koqMSn2LPVHtM2Xm/V2uwQLEFKA/GnVNoe5BP4Sr
V3BtZykUmdLj+8LiNtlxQZwu+6ebQLqWPQo4LnjDVkzrBteO+PRiPFENmTznMp2bavzo0qdpzrbx
ppbMdlsa2mrTtld44Qg9/1S93CuLBfc5wasgDVOn5hi4lV0ECkkzHceare/wvOVrJo1f8qsPmH6n
vW3++MfwxVBWo1wRM/1CuCI/cEfg3qmYJuXzNqNqEGpjrLbnuqI5IsPsWje3S2QK7lDi8a7d//MD
QUc9Li5NgVJP+oWw3uYrGN1OAyJDbJO/NDX6FC7ff3jKHYlQRvUi6aVTOK3tkLJu/9kEkprom0sc
Si8gxM/KXnSk/TIbDKl/qLG/pk1gobH31poS22WL30wYGk4LwCPhRKfgWQQbuF7gdTMimiDWfc3L
W8ae7yf3kkrT7jO392/1fmr1ZuS4lrOG8zsnjT0M0wHTDn2AnoB/Wu/eosZH5VIVAAPCkWG17lWD
KQdMrrB91LB+j3SQB2DkDOj64kELBVvOspzucL37rOx0RZE6ZKvWs+La25QGp446DZ2XycICbU4+
L9F/uIEgmWtdWQnCKN1K7tVui+74V7Kh9nGvQw+7b2b4p4S3gInIrIwHLSPRnL7+HI6Fi6HFw8ZQ
nGbfy3UBHOd+DbQQKSZmZx9DIpNAoDppMajPch+yDJFqjaR0uJUJyH7iudnVJ+El3EB5bK+82gh5
wCDexVifh131GyAQKa5LfNihi9JLS3Sqp50RW6kaO3Vq/N/Lx6NNg+MqAi3UxLNWGqveXfEaTIpT
pNv667n76bOSI35U4k4H9S2cHEOJRO5l/M2GSwdtTS3oM6uaMhIfyPSn2uA1uM/wD+CH6jY/qn0L
slQ6clrm/QjuGFlA8hcHdqNqvTArbpkH4vJt8hL3pv7au6VduPadvUMpAYDpZrt1WuBKqsY+y5uX
LQvQZT2rPn+7WaDDKkHLi8TLagl0bEsUBYz5r6YI7TJQh/ocWfJedzEDnJHSUcZWgWvj5Rgk6QnB
FrfPltp74W3EupLOUMZJ7UCWmgbkdO4g1CVLS3K9LIS5o6ZFR6DI3snyZ71zg+6cADIWXxdBl3Qp
y4V81jb/OHmzOsh6qNnn2mYuahId+4FiqwgPl+DSVg9gqE58YlzEj2rreflftwYvTO4FQ0kQxKYJ
Ex2+xOdz1bmX37/q3o3kohCC7hmJ6Ok5jK70IRcRrR4CJgF2OeGBEUyTpIgwdrj1Fou34LIgVNND
KZ/6CkfBzDqyTi+F2ftHkvj2YLcgifKCOFihS5xegbS28oWdyiwRiPivvFwtKticuf8Poj9iFhJZ
sFU4YicYwwOgkxwY0JKzWRMV1+PXCU9t+NPW0IlGe/FX+h58HuvQW77yCWGY1NjFg1HfZHE62WRZ
P/Dsz/z2y8hZaGdAra6nu4fJ2D9TytZpd+hKSp25/0MklA1zqQqFiX9vkJasXIAhk4B9S+4gFjgq
Bb2QTTOneu2+P9dTqsujweJb97u2VVaFCCIvMBBTHmecmlvJRapcg+Y7VUuVtqTwmO80ajQHFxFf
JPROYwcvZ5d8IWbR9CGOpD+zSaTPh4U6WdNW4GNuc42wfAZ+8hs6fN+Ng6ZNZiGhXHcyyzMo/ub3
E0hFjGvv0WIFR7DcTzW+xvQ80WYMrDHi6SEOA4N59KFzQxiRdD8PC4cgg67EqqghHfr8s97yO+zx
gRQlpbRvmBXwI35LkWT/UJEdwldb8Z4q4jQMLzBNaxpZIla9yUk11u4n1S1E4lix0EJ1+OairaZ/
bwQxOeLTc3nUxhBDR0ZzNoPoJDb+BvzPKpDXgPQ3sOIWSmV+RHJP0dO1yL2vjmeGKgLL76g/5zY8
4zMqG0SRIWGTcfueqDGPv0uJFSzWJphb+0iMfMnsYcDsTwB6e2iqpwSH+xHtMZuM7mfRzAGVkMKF
WSKe6/3v4s31Oe8I/hWaM89Q6iXJGEzb4LqQO8hcPqPX5i1gFGonPZ8to+dqu1QOGG/blwqS6ZQB
vf/2ppz8PZWmwc+jmls08f18vzU6+WJUJC7jetSxWeelwufaAg5ZAogPadUdo2o3lEbG+FL6exN3
nCDJdkE4T9OAh1GRqHUBICUapQv8vYqPIT0XjlGxsidp0bjGK1pd625x6Ij6XQdblWRwIw5RqaF+
P4ANPSULSb5DQ6xmAgP23mpPMq49ASbUS3VEQ5XeB+QRK2w0VP9kKQHpM+gVlUvjb+JPkIUntBzY
ZdE+uvAan1LdCO6vxs7TVbn1/jZNS4eDuCMrnU4mv31RMv5mrBBZhEtCO56vfpJEvUG8JziQJ265
B6Rak7CQmW6jq/GkT6GvxEgXSXBTEmoTikPHe+VhpPbCRsRQsE0dKR0mScn8ZXxLxL2VOvrvYIVk
GcZ853lghL2XeApn+n8AjJ4tczEb4uhR4DVn5k0j5NldcKdadVqIi1m+35W5yoOofuHHKpwfFxQD
RrMEv432PQaMUH9NhMCZpNp9Ih3SqTpAwK1B87pRZ5boyyOCkVjptKrQ7ycDntDUgCVgmQkdyVqu
jm9LyeULa0zDxk1Oo2aFA8wAu7V7lw/7Ezak5pCKvjjIik5gvHl9jF3edRSBYIuGdE3H5b0HMZZa
X2CDgy0EEHZovmwAIM1czfGVXhbPGjuIs059OgHo7JDsJchOuneP3oOniaFJgM0hJ0m4GOIBSoiJ
UwlSILKUJ9ce7lUzM6S9tZr/NLc7yl4q/ew3AeRD+jbnZyt+WQpAoIS0el+su2G/+isKKe0QCcd5
9LpBe3W+uaj+P58nIx1jeb39zAB1K4CXGtoM/nweA6dcIKliVd1D73czXpv0ZfFMC55zp+W10DfP
hZ/K0L/TR6hkjp8HM7DkEgehncCez265GirHst5F7GWfJUOtM9ovp/QJqdZbxb3rwpBjz8xIAg4J
X6ayR2Zuzqv7Byj9lI57J/kym7oMdauPCkAICmsK2eToxBpSuScG1S9j3GtAKnPepSuN/IqoJd29
VhkmyyQ2QS2G+X1Tuqt4EVgkSP14HWH7mwnagr7xtBm3LbGAbn6cyPfuzC20poEcy6N6HtCeHaO9
s+xjsmqZ6kosOPBxHauSo/qcYggsKRjXsbzAipbeX2+SAR+P3T5/iQaIvZGPVY7pvQY55qlL3N96
quA1OtDPsr9n/zFUdU9auVMqcy6PlSH1rCLS95odOiwBZyiOcXmVHLH3lBVP7/uI8W7oLkMWcRHD
+agJ9fiSm0MzpjY3nbhAjQIVCmhE/jTQi0vczRn78xDoI/8CzaVwkN+Umu+huMNeXqujklO6pQjE
AsxKEf//YAKTd5AKh2+1pcmltgQUchZrastW/ycZbSTleT4h723rKl7rtI6U2zGEtas2KP+gvwvi
t5H5TZnwNaV/bHjRJaYivwa7k+RmSUy9x9l+7zbtycHnbzgu/ikfh3IkxRcMJS8PqhGR4+s3Dvhw
fXsypk+69EUXrlTkO6uhsKMyc78lQEXSOeziG1w20Ms8rrLKzuAcH/Y/NpaSceLBFNrh7SscLg2S
haHOoisrPk111xvdVPH6gL4Q7joKmwuY1LA0+zuWI5AS5wOnCtGWOJ6acVQ4fEw/VoRRl+2nICwz
hvn7zrld9qPhbxyC3sINBx1WT2Z+j/Z9aln3aX2zJgziiv4JMfp0rnE7g90MuWQB2WJcWPsDbRfr
wnl9Vsqi8wG9m6/0vbJWEL7CI592RB6wJZ+PAVOOdjw16jFFDWSlbGI2OZjGRe5wr5wHw/nyJcNZ
unTW873tecckfoZPc3RrH8i7zeICDpSh0Cn8LhTrzB/m1aQ59BtlJlU/Ei20L2wUzSSCI7bv9igh
Pu4PTbLCWXPXqYjkD/etVenz7vdNNnTdr2QJTYvZTdryWDXsiuVBxaD96dTKsEeiGKcJ7CmdQnjS
VCUYuyQnkGVGbaczvqPH8x+Meuh7VqtS6rgB+gTJihsgtKQA00frVrvur+N44bP8mMHFhMfrSYOj
H3YKTL/KpW92YEFM/KREDUSa5n3grMegZ5EnEHl2BGIlgKA0DDI+KfWNQLCALiImjlQhkQ2seiFp
5DQhlUeArjO51H0v0Q5VVeVhpW78jawx63ivcNUsiDZNLcg1H6kkrgA4rjIsS9qBAowdVTE5ml70
spg1LO5hX3hYppz0F+I1m96W480EXGd9+yqvW0yh8aI+Ruu81F4j/E6Ker5ysOqc/hdW45pvs+Dd
yCcI77kvu2QQHKUQLFVkLcGVmPDwioCCvKxruWvcZfBa9dk7phnKw94clnhIPGDrbR0W77tmURv6
dGDjl9/OYLIYfSnvGBvXsmwb5NkWOO0TWI6gSOdPBTWlTclSXF4kFmLecWTsAAkzfVVWq2s7FuvC
Ngfo/0InkyKlnZNfkOKJLySDOFEBh5mqikCfPub/q53Uv5G2FKa1rb59tv8Ca8AOvfQQIuYp827p
LwMyYIwPqKWfAYRjo1j3NKU/1eOk+PRqF7wgAwKKgDfs7fye736F5CQw0xW4f90lt2bYUIDjmcNT
nMRSEnaOqs0l0ajC5betEl/IVypF9bQ7SHzkoR+ZDdxJJR//pMvPWkEXWqbtFBy9/wHztB6dv9uP
ctd29oGmBLX0vyz+5u2VWbSsJ9qzr9Fvt5iYqIcDSXXzZ7k1Z4QO47cBDlwJis9Vms953YOFNAbs
9i8q2iDUXh7l3bUSwIuSbGoCMLJmjH+wxDyO2yXGxyQwojFNQZy+iI83WGTAkv3dOxwjg0dS+F65
wMAF60vQ68YduYuEBu9HxT1Nvv9f4XqF3Ca5/D2OOXF0cVtbsziA6+VTx7sYbu5KlD1nPbwreapS
G7rcEeE4g0zb3D/n5IwdLQhpwxkrfN9cUR+tfAuXbhnIUJfCvIaq1FowoGM8ATnXkTS2PGcYTQYL
rGJsZ0zPVbIHXpHRxM62jp0GlfvtHh3nvuvwCAJeB53ZqlFxvS6xfQK6a5n9H+YBl7whqmuHBU+k
cABn8Jpj1uUzC3Yo4t3Gx8iPNzjFxpmatVg8TDDWoRxYLZdnc4KsXg+uxbLvCTlri2+kPiRtnow5
PWoFsLMqjAhBOxFTMPtS3ZnRXziUmd6tP819nz7ryqyPJyCqVzmUP9aqYkMUhTo2+GVqUJEBOdYd
u+0uFh3L8Zg+KDgLcac/Fr4ct4zLMAVzKpPijH8/zMM9Qu2wkGKB0np5z6wKl/zN2zxiaMgUYSOe
4wCgjf3FWiEeGpKASSbdZ0OvmY/hbJzlF/MScP7xiP2Dmv9z+bSnPnEw9qn6T3MMZ/0AVkahXhBq
sqtst+YYJMQor3xs6iZAaXpkEXUsGYjOnpSeM9Tf/1CkgDoPs7elx7jCQfNgFUX43pP0LTw9Z4cf
m4So3xnN/GzblBSTIg7XTWiJ9G962URSqMB4EDnyczvKhhDv7bmh5FWuj4Av+xI7AZM2UwOarCcA
Zx1T1Tpc6v6dRarnFOnnj+c+ljC9C0NVutOmnNBqOvPiglvAATn8Z69TH5p7jtdWEOQoqbsR6zDC
kV4ZGgesJjqNSd1t28ckGZl1cXRCd5Q8jRnNYzu/6by37k7ohBS0P4QSGAR0jS38wnJ2TFvTW0US
p6iNzaCg79cgmNE4Z40beZNhuOt8YZf9u1Ns1vAFNG7yPstPpBdQXTv0sqSTtsWK4LmP+GkVMwBl
rPZ+IXbb8KwqObEPnxOuwMgcNyIm/WvEZzp3DaRfvplM8A/vNXoi8+BRDW3xOQf6b2qo+DqF7D0V
RmQrUj/4cW63+KeFOOoqonk0JZUg36znid9+BvjtZpB/Kh+sKbWp+vlwqaVL5BQyb3CUdAQBoAuH
eA97ZLVsXkOF0JZhUYEv5VoK5+plWGmSywqpEaLTjmuMnMlB41itnyoZCF67QY1c0IJH/skfHjem
MCq7Rolb41Y6DzOWXmgiKSwksGNSEbonv5O25fpYoamFweEG3bYy/6Ki7E7RG21oXA6Qf0j1pTOC
PLphWvrhqPoV+c3yVCibORwccYtfQVrMjpZuZxy8NlHTlYvgATmZyc1vsHFi0+rx6d8aeU3n93Jh
cMujhGNV4r/pQwofuO6X4cSj3tnFmGQjTx195pCcbcSziuApNb0r1ZEJZPefcGGEj4HQ22KsMjLZ
XOpDA4ph4nCJ2kZheNxbwrouhHuvOmbTrHSPszwLxxgjJGGeDi/6R1XJ7AqWqLxp4UvLlQAoisWC
EUSELFfOFsYjLyKymTmgDuUHXJuOMguXRo2GtkVQucwUBPVxcO6o/3RuG4Du/2zmEXmKY9BT925a
okCQCjSzSPVhzYiPyfOGgmqeESvR6KYYH3jkayEIBHpC+0uAZortWYzrYO24h6wE2MC5C6G98E07
j25F26CTTPQTQ3igLE90GVIFrvmBrxvLcvQfktlCDJNrB1ciYERQQuxMa/iFZDRbpIlc+BsNAtqp
Bh/Kt6SO51kAy9Vs4ag1rw1RVa8nPPDb3bCD7OGwCC7EAMAuimgouu+avJezv8TE5P8E01Tqjxe0
2dFGnjTJWxxYN0Gi6ltQc8dXZc+Ca0Kg2U/akkZfaozpw4RgVVkU/6XR/sTNANKVJMJEYWm2TrUL
oGCDQ/DXT7H3K1VVOsq+g/vgrz0UCt9yN5XEKWi9gUzdNm3ACJ6flSMrWkSafanwC5/sR5zOASy/
78P27ZDM1dkKs3GbOCTNNn0XRGr65RW/tpjv82806uUR+YWiCf8eWF4tyjNwyBAhpIZb8bM9ZiSR
inXT2+3D16Qg/pxGBzTG5GW2I6WbVZ9Bf70rQn2Ps+hshpw/YS/kBsebbkxWBU3YgK46EQfCgG4W
Wi24iDVYcaGuhunqhc0+hdxjZOUzUUtoEk1X+hNko/p6KGku9pgk3pL08xasdjbLEGUnRvpQYiCC
Wx5dgbPenGMajqdsERx2lwTMOyTf3U0jPLzPak1LxqbIcp03S7tUHpx+3pr0nfdNGv+qKUB/pKAE
cO8oW4F3QDyAORZbs3x2Qno4uKxSzi+bNkbgv3j0cNOZDt+SWSPuSiXPEXiY1cITMCqMJ68iYbsz
WsLIK9AZICWOlnMozIErKG0mZmRqEX9NQ1a0gjO+QEQ+BNEaZIc2rsQOvDH2tN+5zJXQ28TAj7ru
CZO+7jm39I7YmYQ/p2O2G+aG8gIQeJw8NO71Ny2I2SsCFXKjOcXd/W3Qhzl6M9BS7RJrgGdcivpu
kAViqr5MaClgIy+g7C39PiFdCv0cO5ac9l0YBrEpV9UZ6aZjLzVNXYNGOYnfJPhVIIZ+znL4Z8lF
wq+aI8PncNUgWA6doZwnItN5Qzvw0xsrCgm3lO45JlSUlY/+UnILbTLF3EJbg2zhxj8qiTN45wVM
TubMBYWI6xFem4I2U1htkIQaeqaizwJh3//JdB7KK3apknFP+YXJSFnXzHM3fuJen4OfeylbC7Un
lS6SyppmmK3QNv+ccr41Ga0/nMNwug4M3+G73eEhKWl45E0SMa3fIX4CkAErP5L7Gmxeben9lQOv
MTlGMIOR8UnCasRTvvs/UNlCwUTrYtK4swTKIy8Y1UGVDYN7Ks38R/YthRygLZctyHR3kU9Lre3d
aegXDHlXA/qCNniDjNQX62HVe/d26UR/G72O3jF7n7KBqV323L4v0kQxCxiFRQAHvhuI/1Gnez7J
edG2LTW8+YwYX095uNlHes/1vUE7+I9I8pJcCf7QmdwFimAlYuYmIyzQATNy0lePU69b0MyId7S9
8C3WQqk9wiieKBLjWNwlKR9Wgg3cXGNAtUaB7oKZxj3qsYWspkgwcmR6fJ6DdPo60aVMx+/yf94g
3y5G9uFQyZi9bTGMj7oywCaoopz6sDcSfGra83vy+QDMDvCMbg9B2QVFpbPgQ5pV6AgOu9k2MPl8
7ia4f2J1bBPiLSyAt1xg38zoKoQuFZZek3hMCZp4raoPBP25DNTgfc5EcUU3BzF+tXRxb6klD1oS
yFKTEgdJoK4Z2bUe1hJYO6jxQh57fx1qLBRHVFKwQ8ZgNXYMlt9FcKZd9DdbhPxcpjhdiChafEr7
8uHE42lnEFaZk2QdKOA8gMDF21i2BVzslgcVYRPGTyh9+oZTbV1GNQ348Dz6IraE+ZGlfitPFIUC
A46gBwfGwev7cOorQgu1Qa28+VfkcyjTORWPZ+ZIh688cwuVhm19hylZYuzhYXUsummQAv9TGPXH
vgvp054HHaYb6/2oLM60u+seDRbq5Ykag2vvnw/Da1YUnzA2r3vPZyvj4JReY3MKTGou0XQlSeSR
FhnrTTVLssQO/SqXR47HraD2GlEkEdM/T2xHC+QTi+qYpb+0FI3yjKZ5m0YpHymxeiu1WMfmog9F
7T2rmjipGoJYrKfE7Qir/CC59NtAx/fsNfN9+LZTjurfv5Xf2xnfmWPjaQkVXg+N7cPvqdvPeyh6
GF6x0fWX7A1c9t46Z16FQ2xz5yWLouWQ52HBpHJ9el+dLWVTR8pOyySZQY59uZ8Q/dDOXJFFAAJi
/qYbrgMmVT2dcgpu3lffCCJ3y9TZByBD12heQaRI9O+wFJLSVBHhz5PXW61CLayEyjZHrk0bX1+B
mki8MN+NEZ2p7kLL0ZolkPvuzBMqC7sLbYYJw8WaXI/Bm9gads1XquSrVAgyA9ah7NZnyCIc/ccH
2ZELm5NTi+95TlIKkK4ktfMr41ceePKQ9miAHLrjn5jOY2hgVOtbkDZ39372Fo8KuJFv+40bokPV
ndZfGMlrjQdD18DgDMnpC3m9NK5ewh3B9F0Kmrw/y5ztPWMawcMZeeRSbPU7fho31WfNXntOOKJL
/eEi2dEROUfad1Q0nOCHzI//8ZrFGEBBZO3uTxD9eM0cMT3Z2p32MiEm73IkDPUCvLOedLYJndU/
0d/iO6kIkVoHB9YECor7IJ9XlGKuu4f4JUmKgQaPjOmhTtFRaNOBYqRiskf6UaH4xknIG5je99Fo
qhhm1O9jjx6OdwnBtitdl8nOrNtNZmWXmQmMD40WpM9Y63L7HooMLenW3STJS2LT7sPrHWLwVO7S
RAmnNG2w5YVqGqS4jkzIPeSf2k96cGC0uZ/Vqa1YyxKzT2vxVQ4FxLNQU20zZvUTLNzgmGYrR98q
OTOmCqOgOx9c1wV0Q3/iQvxtHKefv6UKz0t65lZQvXvKwdmkCOeL72pE+pJiQiQmv1QOB1kG4/w8
t2gULiOdeZuVZACuxax9+IspncJXU+R/1vj7CYyFK1NI9GUYlVstTAIwpTNen3k/0W1hiEw1LP8u
dBtf8B1WQpwtcUJCxpJY2NgYr4i+m75Ety2eqaAYOXQMI5qamOFY9Lj81jMtEa/SDgvDJAYcqKLj
ARYtGcsYcS0XMJhgnGLPWsoTbhTg8glXCo4Pszwbyaxyf0wTFlcXumSPHJTlAE2fE+tZwKu4MBH/
ez8zppL9Jgcp90bMQaLOlnWdDEZad9/mDdSyhMQd5xxBivl/UmTFChcosh0aGUeMidZjGh845h1N
1B+jTzuiC/tu4yHoO7KVjr64+kW2sWqkwrxf6TSkssbHsOard65ouIr9nCOsUVI4/FNpRnK73w5r
W+uVw2WaMKE4oiZfxrvfzK0MSp5C5Eu6aAcL2ui1Ngq1DjbqN1ZSk73A7GwrirfrJ26S2Xufqqcd
ByAWV6ht1B326x9sKGMxiDtk+DJ4OfI5SKQi5p72V0HmH1pZLpQbNLAW+Tb2U0EYMunk6UaHJgby
m1usWgsp79T0EjuDxRHzV5yqXBuGH4nRXsA+YBciFE617xpqiadyF8ldHeEUWLOEp9MkZrh17eNY
PUu8Ucm7q0/pcMMiDOX5/fAzVQZJtmR1WaIET4blVMwiQH8/zMRfvBHl1ltqXyMk7l6zKpi6L5jj
fmV9FIbiWQuYqGUz/IPSIHbNKrmjEaJhbjoMCvoFKA+ez+iP+xwaXPV/C71REl8q1gmL4lXvuLlg
nNFmo7a2bXtFwq4lsOe/2VdR8CIGPrVzJnCpzdupZT6Cyexp95f4awEOu3TOGFXYOwU9nbPDdwrT
MfIgslWEReORf3TcjL+SeAkddK4cGc2xgm8R1+UbujAiXh0+qVTz7CIL+gZt8MLk5EYpN/ePnvg3
tsCKD8X+JksrcXpyQAn4/R00DrFBVoBV3ApX6JRr/Kh3DxM9SInyIlnKS0c2K8+OSQd1ISnIiWZY
5qqinWu+4+ZzKvJdxbDoGPo7JoHXBcFp9ZW16HlL1QnDwNLFmFn6DAdB0ByU8m7wZE1fSqnCZjd+
1qcCdDOPOz8Qbn6Rro68lqZIy2bZGWYiy5qI3HejXHNC7xPR+KAO9QSs+NppKIJJZtq9k5Srzlk3
NGguVCVY+Ezaf8/7XlN2aNwVL7TjVmS2AMh/IfZNg8PpqF1CR/zeZakwBusRi/ooGK8ZKUzW2UX5
xf4p663PVKBFxXE/+LPDIt7PNqEcGy8Z9RZMaLSJcWUasH/jkQoRJaPuGozjXaOtZ0MwbReNbfh+
rR1KmHQn6a6IceHll2dhaw7DzWTmYzMQatnrR6ovrfsmNbPegN6Qm9/W1jtiu+wU00xLNwdbVtsZ
0vXMgqeuIJCYMjYu9/d85wXrO0031Swg6JoICl/b2dXa4McnrEM/vbG0pDiwIWRpZw3MnkOeF74x
RM0DvtI9CCcmQzg/ZbLdRGRzdj9m/1OL1+y8cMFAAAEBUsO7DaWgH/N7sLNMuj9k6kEksKs9O70p
1NU3UWk0w+u2OTh8R8brVAi5M7RgKb2R3eeBMA1rRSF5bsYG2sPalIu7UHKpvLCzkwm1kggeC6ys
zl49gUikP2VMdLlSyQzkD6+OCkL++pJOP4VC112ddLLEGo/0wcTUc2NaN7QBoi+2OceAhC/qzDuV
Ba15E1slI/tlR2gVobnOF/jXtzJBryizRNIFex4hDedo2CKY75W/5oo88SYaFO7S5awLtHyfISiT
O4apcDNZjIL/Vt5aA6ZEWZh0qOP6O/bkafkYXoukiIeEuXSIjBiCf63wAnfYC+e4htHzGOoqVhAj
YSGh+fH3eYcXHzMJPUEjNKXLCHNaPl/pVypUgVDSjshnws+aZgFq8JFBOCSaI7ZQPZPTeUvak598
Cv3aMvLzC3vNoyYTE01yJ8zFfUWxJZs8GgMcydTm8njEgiZEGSXq8R06zpAuBQu8jDV2E1HSrZL1
5dbkKXyaU2Wv27C2zI32xTucQCSadCS9P6ckUEOJn3wI4Gkf0Llc+48ZGT4BBRN/YEZ2Sxdykprn
EfzNyQA78BLcryJmGu21CZ87ekafy8RDCUXyDuVf1SD9w0XDSY0q3IKkVpPjIfnyYwTpeKG86CFw
6jc/Nx/TXCMMdg9K1kUDg+SWhrH4SqSsuqe/4BCiBAknVb9Ypt7XwMUVcUmxrbyj125Y9iipYDDA
5Dj978bJ/43n2fj4C1+W0VR2VL71aKsb0KNS/ZG0rfwTlCm6GMJjkRm/8Baxq5ghX6JS+W3sp+Nc
DzTgskZLpyKfremXEYQwL9JZQZB1l250b4Hj3c/onNY+yh83ovcVySPbvGLWNGKq7Xcd4jRbK3+m
e4bsEdopXq0mXc2cRWoY8AyNa23DJMrifmKrAwUyW1QzoeuTEVxCZ0/usrJ42apk+/P+QVLYpbmg
vQoMq9TDbrQIZ8CNviY5qWYsYzi1G1ETnblQ8qgiwoPLAd5F+aKb6nEJ9jT6iXpCjjYOdp0vSAZU
vMJm6HPoRGJ0tye21tJQ83dbco6jf07RTfRAxH1oMMxHoVegC3qgouxPiqKMuWqFpeqkTDlchcb0
3VFlt+ZysV93t2NmRGOomCbKmE1L6lb3f3+b4zl9xnsZagIkhbArQbUg+c+0nL2pvOpfvgS4/6sn
lUh4UzFNMfAgmh6D5Wn9lZPoT/kCWRKwK3BdyHtyFCnG77Ccq0rdPYo1Y0n2KjrF+b5r8xs5fWuC
GtEp5ClhyD3fSB7O82B522hX/sXLDGWcC+dN0J2tzPsUa1sH4WxYnKA+G8iwAuvGx2rYsRCO3m7y
SaTkkE834+uPtr/qeSRbyIN2ctSSAUuW40Mbi+CvlycW0KlXAawL69RZeXG2F8ORGH+E+KikRjCR
xSptxnX0bAJIy1Cmoi+IYCD4KiaCwfLMK/3E9J636ZRsok3Eeg1pebM13bcXfDSChsftvMB1sIki
FkI9img9tJhTdKpFLj8cyO+h4lM4ererKNJoqtwCpKhmHbgIf4NasCaOhHhXjhmVbXTWDR695gue
LmYmj4tPaV4aqgTTIn9SmWNOVpzO8QrbmTk6AmPA0Fs2zguzXlwYCDdhzkWCt78c8ZWNQw8B/mcK
mJXsxpQVfncVR5ON/+GuHLjfopj7nTJCweQePGY/BM9DrrCEgXrtB4Kv96mMIxjiur1sMIZfQG1K
7N8ylJ4Pu2ZNqFBArFVAy9xZ2xUQTbDvp3heD74giWVD5J7b8K4b1uPIyhKx9asruC6RujgSVW5M
UY0xxPd41t029x28bef25go7Va3wQahmWKYyMz5h40Y9NwQGz0DOeMzcu0rCLmWmGdysNRBs1GEP
/83h0/fpamzq+nhEXWa7ZLiQ5hd8ri2mOwvwiATzx5e14vesnfR0/kT8FxycRAP4FvoVoG8KnPzs
wl5U8ND4JhoOop+BZwq0idZTEvWVU03rDDbhaGCYs16as+rPbS6u23jMaGZJoZyQ1WpXkyeqHm74
CzHGUFEfj1+yJQ++oewtrDAajXxZ7zivnJj43WkBW2rwCEZwjSKGMGfuOgpwYF/NaeGYdlAVqcfx
jW0TBVzeydk+yDGbSzjqG5m9a+mblpq3SEiYcAZBxjV5f7jyV+g/q4Hpp/le8dsIBD4SVlYLLwRO
S0YSyHypKCcIX2+qBSdvJwB99tkvupgnLPl45OifLKmBGdm74EnaNnLKTVra/P6qx9pf6p+PsF8q
8Rd4Q5HvyaC1Zmj4Wbw9/Wh4b4Yytg/jqqMCLp89WJdsWL92LuS51TngNS876dLWyhCEGYHosDFH
tlTAX+/YuMMUoK6shmJLsKVAYByH8oXaOidAMq9MKjSsEIGN4ABZdVyQqOO9PEksuG4nyyJAif1w
ZFm3tRX0xHdJ69TVqOAOTBrt1l+Z7hMhLq8hjToPB/yXCJmJnDGql8u7ZqO/BrBvXYz5TeDmC41i
zPg4pM8UgC89Mz8qWLpdpL2Mi+bkGqIJ3dCrDuVOfvD9AX0luYxA9Jjqkn14rjKa8idWR2ofDMVq
V/DjAh1X0+7v1MDNcVEiHIS3i3kB1Ft3ixtDUmm8SBTzPlvrU7/ZeTQL1mAnklO27WZaego15oiM
4hCDpAR1QDCK5sH/m8Wr+p4u/i67rqSvsD9fZoQQjkkL3w66qGYotNrLPrO2T1hvPa65XmgKOooY
1Y9bHiyvZ/gIapskhmvbdKliwWT4qmCj7Jm/FNw/40ZDC+laRDWVHVlvPSyKFs7i3omzWqWfB9CY
HStn9z+CpUPIO3cjVsu6VQn3n/oCFdRWjm5mQeZN7cwjlqw9Vk5MOcjuo56OMDCTiXATl395aXIn
Kj5ivBj3O9NnZumImeaI8PSxlKO22V0811VhftNpV7P4xyIjyMi3hFaG4bqnUVl7n0IXGvbdeV2j
5gawKElMZ695tkXO3r9eKnzpmqymvJVa0z3Hi/EnVSY81h6nPC4y9XRpdyEeJilVh4t7K7CBT2EX
2x8sb7FmHlZscst1LWErwJ6NcJJQFcK+035xgJB5dkroCfoYnFhgFlVtxYD/Ms47XlnoqLJQx8jo
5JrXiQakWtpQCPGpCWgmIuvwB7jg4bTdPIwBCQi55tsQLD8QccE8zf9ktF5oQyq/t5ddBnHm1alb
7hp55ERXDK2fbr2i17Xv9ire07V384mYbHuwRxGwzVOpsvvoVccPvUi4c0qmek7LAUPtQ1lvzTKB
8xHglMc+BaQa/AX9qRyEIv0rU5KYYUZGqy+ldetbfRCpbDBDG+I7IDtA8dx4lg4M4GporsjsWurI
+brKUU/je8MpiN5AP1mGP+ZWtEDkUpRZazqkmHHvj2kLoC1dXQQaI7VIHdxdZ/4djjmI/tTRwubi
tk2dVwqEWTCJA/JSsD87AlZ1A7XrDgkF8lsqRYlGqtYrwgxZn8DwqwXLjjfN1P+IjK0CGgSCtVkz
iD9BP/E7i/G9R8mcKfLTv8KH2oUjmd57uBuNimhFV6dQpRyhNF2QtRIOKQ0NwFhO5+ZEbkkUxdJC
2DcKQlc9FJC0aEW90SUddpFxyAGnOHj8sz3y05090mnyCL+BvazLwDIRfeEsz0NI14s+tuvhcY8N
ezjAF/FdPi70lqCXZsLJRkmQdJZEdccBVhzR+FfMYLKATv7vqswd+x8Jsy4g0Pt/5BRZYTCUfVuQ
+yM5fOYMutgVHJkFYUU5wVe30W8VxWpmJaGXyZUobTkziI87YhAjAuVSbViy3CCNvymgfEkmpQUK
BO483lNvmijqjHB/Ou8rXRDiyWEQD7ujC+JlXdDkWl3tzNQPDex3j1SWodng14hTrgnZyKUMNwOx
K9oL5rOLS4muhnJH4VGzJ/ETgtP516SW6IWGucRf9pmWLPHAqgJia7qNJGmElm3gW98ctxa0VoWN
GzD9Vwp/fcqUXhJ/WCGwHB0eD2gqRCNM6NRxIrAxhneY/jBys7GsrLaNpP10mY+14cDoIrzoWGGk
w6SR6DYj2+586n/OO9me407dT+ZuR7p146qunX0Cu9QUGaiOLkhOdiKGFNbz8lqJbegInW/1AMW0
fA1bRyu0vXAKSd/8uaQ9UC79tYeK7yzVCYCph0Qics92mNl/6VwsERyfH77TDjRt6xb2DznipTMG
g1Mmix51AtHwi8zdsjNnhPIEt/E/Way5RJ8sCa9k8qp7aR30IZ8Hyu9JrHi4DlSPs2CRggJe1Ylp
3KvKBOfzqu2TlY5SSdRZMsiC1SPR3fYPvnwjh5U+5JfqFObZLwNWwB3sXxh3i+aU3PptpnPE3Xsq
NwpUiNxNrjPm24oBTgHps9cJHfSjKKzicdsnST7wyNo+34MCpPYf3pLCwZwrrRlF7wnbAcRkTJU4
f6qcwGAEz8OGTs8Fr5OCDKv1JUlhfq0jTd9Oo+v7hpCdUK0xUnwiV7y5cdWRA/2hmvlUejgUBEoy
cFCZU9U7PODSYuhpDFrQCmWIP2xlz2r9OI1cGVxf517WnUuwcAVGLqsrCxkKLo5QMXGG8OEBZWEu
WRHRHdVLAzw8zBKvpDl7EvDOgp8vfjX+f7W1acbCx6RdhBwkejg4jfs92Vpk9LCAQ4XW0sbFAa3G
vjptAx9gIut83IbFpM3GoxdvH8WyXdXDDrxyhEhimt9w+WEEh9ognavm61sYYHe8ffQdn0h4Tkdh
HqUzyvgFzLPYkoIRJMKsHPn6Ib+VnLcG8LHTzBJt1lv9JY+8RmGWFvLJPqKh04s6yn9pPU1m52MY
ZB/dg8vsyjNbWEfgOg45JvPRa/B1/SIBhdqfwCGCe9bZSjQYihvZGUc9VgZpkp0E9OJtl8VK0Kmb
Z/irCmpQOBc1t6taOyHtxl7yVjKQpm/iZntRTaQx4RjWiexC8rze0w1Eu0AmEYRRym3DpdEhwWy5
EobOCJMCRzs5qlld6gSCn7dcCH8fbCkEw0qENrLvHc5doW88k09lHkfzZCAsE2a+Ch3E7I3IXEP7
2X4g40prF29tbePXfpiLCXEXC5Qj9QmJ6bk2FSzfFENgKu08oMsLFP6nzBgrcIbSZCdYE2R8xO7S
OTUcHOQuFxlem351ZIiwc4IRHiP3lKdghhryUwkJg74PkpNM3UN23yC+0824/EIBIxssGwYtu4Db
hqQjCFgNRtTrg3BOytb7ku1xl8xfo2z2Jr8hmANbkZkCe2avMGJBiETT4RHvv4KJ478RMGO+URJr
yuVk1cOCvLh7ZaDo3GGlnWRjGtwMZvV3fhS7afq/AIcPPBHTz78UGeNMOJ4YgQaUFvpQPHWq2xSI
57EIa/m7VCR7kziOYYeQTsE8/XUlK6BqKLOgSh8gW/16hEgq4toOK1QuiY/ga6ZL+sxtTHbbqm+4
5xN9uGCDzSQHbqIhnA88Hvbs8MKec6B0S8KpCEi4cUJ1EusCI/PSzyop2kvcjf7Z3XmTLqXAeR6h
ohvfukOR47juAvRlj8L0GER7xLKBpB/o3ybPcWDGTDR9HU5+X48uAoLTCCWnwD0TdedpHTDxrdGA
tEG13ufywg4qN/Heud0HBkvmV8GA4wtx1QC5jYINmKWO0CrGHX79BvlKJ4GFHSa/xsMDJH5kEwa6
LVeBjR+6oP5wC35luFwTqrZo4QhcwJp3LibHIauJjVKc6v42DYxRiDoyIob8XmOXbfHbRDO48CW0
ckOgojYiDgBspLj9lMaKb5B5Z6BhjQbc8G91m6nDyPp8nrylUH+AsdKxZ2IaVGtYhPMkFKr9FFse
RTCmoBT47IoCqnZ1a+aChR8yJxGAZ06IJgeMnJjRa+cK38JM95qHFOme1mw54H6iBylDba5Lz5eJ
tUAeENsf+r1gX7TgRgzn44AVMNvnuFofvXal+I5OpEX6J09M2IBNGFBhpRSz6csD+gj1md8u3ENK
acKwZ8RneulOKofvtnZFeWzj/ltgpcj9RtH6EOq9l9tXQ3YNjrnyLeWSG8x5vsPxlaYAcVsmw7tn
M/NTSnEEG2cZN8f1lTANGX3USvLqrSTWwkIR18p8fjRU8jIafHq7eKy1aGkrCYeEryBj2hYLnE+6
Bj0SW8f4A8K/NJ9ZtA7jknFR49fYTbWrVy7LcmLSAUAv1gOmPHAZdoizIWIcNQBxDKKYScjz5cMC
sMEQwQOWNuZ1xzhwQc7G0tA2NcJR5uqwv9FLuFabASwZfq1FwGgWEWbIICFT1Hr8lRF4VEb1M4wd
SbvdmqS+Fnoa69Ttbl5tAQHYY7d0TnRybXn1yzYOVC4nQ2ke2gCbyz8Qjvyza27Jx2x8C5J/HbaD
+NpP8a+0Kl7Whk3yGC7nyS+wIdy3utIJjKqYB5nJ89KrEZzfSFPVA5XTnOiHOtJDYHJqiGcFpEHv
b3kcgUPL4zqxLGI2UGER05FqYZHQoVtAk5Cw2uQ5Eoc6MJjpEyLSFItukqyeSWWnNS4/KtnyWryr
SSdBY2uMaU/pSIDDK7fOfN0d+qv2j6Llze7vbvUiN/ISGozfeLYOKd0zEpLnyUfYWDoEWhyshraV
sjLaHhAjB5O92AAykNTIxK9tZJmqGwzeK9a7SHALnee4wtoctzdcH7eXnzSdXdxA6nYpbHU+vlaL
RM8/EiQ/+0hqgDi94YyN2zMQgmuTXs56WorRpWK48UwuPfGRooPYXeSObrgl7u1ThYR+Kc6jttIz
LCUqnn4be9zI9NtmDNj29/0n155yjOjUaUMChn+lq5IGz8U0B8e35jyC1KO28RmHZZtyPhoVSzvk
TZ7TMB/ptOgmCLVu4vUwbVB84f5Thz7tI3W6GU4l5ZV8E9EGncIEHPgJ/FXE7xIzi6BVYZFIxrp3
D9IZO2fUdDxcL7LpwLpfty4+rUkmNGuu72Pl91iSHKoN36MhQ/2jaIcWZpHhn3cufH+2oGLLA1TS
cq4i69FYgfCAZEzmW2BpCR37sOv/N42uqSIukO+WGIE9WkiJdgElBl35krvPLWjb6POYEyiYgH3G
E2QDlB82xqYwwSKVOotkiRIsxH5kssfHNRDF8jkv/v7nNbE7ayLGkPTiFnDkVLeJvkeq+1EMqAuy
h9NWEqDLafHFLKKIFwrGTCx0WhdIO8NIN25if6WeR248BMa14CeAso1wk6c3cV963y5NTVvX1WDb
LxtZwmxaCGUT7gUNmpjOUJxdZLRAxiMaD5uSDuicZqg+iq2sCB8ZOL7XHzHwYVZsEbUqgr//1GF9
h1e0QGz14qeipPRv+RGJp1D5ojcR7kQ79Pc0MWzhBYAvqnn6Rzvv1prJFQ4Lavo9GvW921IQjClJ
0hiZ4L4YrZhm4j9QU+/fEUcW9r0X4Iqhj6JxEftqhyd3ftuQqwmF2j1G1Hg5CbHKLnRAtGnfz8iC
2am01sy7TtKJXyD2mOAMIpRZI9d3ZGKEHoGD14NxQWzEwH4G25vP7xIcIGT6s/9z3Z/LYrLfq3W1
BboXTqGSp3065whfOHBJPIQUjZlpkQ9iZ4GVHahJy2jeRNYuKw6Zs5Ujd1IhYoQHpqYI7wZ92CmC
fTVGVyMjZIJC2RlQBFHr7INRItgNqTuJwFS+Tk9XnWa4tQr/0bRSocPkLHWbCAOFPIJHLL2bS3M9
osy7KrFdpORO2AYHGU2MgME8lyi8WVv2isBvrzh4jgv3Ni8HlKq8Vty3+cYJjSsH2oApL3QrT1C4
ZSFlKMQmTWHfnFnIUIQGacQ/K3fWUewla/d4D4QkVJV8VrX4q9bd4i1Sz090jm0098eRhR8i7PT3
tnXQvoz3SJ/WfllgxCCUMYn3LnaSsjPQ7hByha8xDesJyrmrit2djgXNFqaj5W06yyx2NMD7PLYg
3TWAQ5lFCuypxbOFORQpLnv859gy0itRmUr33bRq0hxipDWELbe4JCB52ZNNZc4ZsmkTSIKk3zkf
0tYy0aF1XnHU21BVnnABaHjCzB5Fyq94rh6EyKSFgInVUrIjbA03gPm+HVzPmD/GK89fBu7FGZ+W
nQ/NuKoiQbZcMWmA6PzRrqadRQRe9i0b6fuVfkcMHODx7T2ifNTIjJL5dc43c3hO8hkO4SmrJdWz
GwODPfNU4nxvMOLL4mqhpfD6zghts2lPTPFvmtBTS8QW9VeJWYMaY5Cy72yiNyj++GxA0fBHGXfA
23kXDu3PdGsFA9eu3pW3/P8oxM+2sEa0DGhS49B5Iii5D+NhprwG0maAh7Tx4EJXebZumVHlGnhG
Km3EqE0SJyCVaDp+ZY7KRVtNB2ZW0rIP5zKVnu3hveAdjAfmzELsI283RJjNXnmZM3oRD10MDIdl
JRl/KxCYB1oE4hBabrEnTA3kGO6hEmnkReVzW1CFpufMbK8ojnHG9XpnBWkELWzzPkxYEbf80iuf
kROgiaenYyswMMX/zVyR0FjdwMCeqR/X9UD39luQHFWGt9o1IuQbd5YkMAsm+LuUIZkAepyEemtI
LM0Mc2bEQKcqKg3DeDQp9yNbuM+2RYQ7NhlCNFoPfUO+bhMqFYNrAjlh+oHCLVRxl4UVd2HZhnxn
g+NWci717ne7ZomgsnV+MqmN49F/6F1LUfrBCn0gXSxKQKCdxie//+kQwyMJlGSVRk+21XxL3cCX
4eRUtpQ396L2hJ62u0YZz5HIpbMHi6XcEw7BxU274iSqyB2KFrsvqsmZcQjVHOfs+WFFKNn8i2rO
v4Dx3Af+5NrY9lxcPg0rCKiR5x0jqu1oIOyP9Fwxrr/SyrZMVDLrOIMJNIuiXsOygha2qSaZZ2XH
XgTvAIHiWMhJUw7OKPJlqQ2960Bx8PbHQRdCiE6NIiEcCdP5jersTbb5DB/kaFegtXFn08LjCLT3
goxI++rH6hzddyhDAoN/5a529g3wKKwlTkr9/82yGq0iU+BEtPjuT1jOs1yRMcfIVCOlVid4jK9e
ivV2eREc2NswWH9CgdgNnSajTI2FfEUFhEoKbgusmm0whdwVmc7NRWS0Km4fNbHO/xhpZF4Lf8cA
rrkSTMHUZCm7VDgt62DCtfN3CdyADXvTkilV+VDlJPEgIiWJF2fmMZxuNOec+L3N/1zdVB0bfKCq
zrI5394xI8foO6gwWHZgLUe3I1hasFtxub6L2YkkxoxCKyA0fcodFHUFhBBemY18GRArSh4Q1oLm
DKrSoxgrFJpWibMpE4ehM+YCfN38X39o+JJLmCJ8BHtJRdXo3qUwmWXMhYkPU18IFmCbB9Moftp3
OoSR+NW/QqcGGdoG0ERHyfp//AUYkMteJ/E29KehN44vw8Oh9rniVoR7UwRAhrY4pp4WOp7gnOVF
MFsted3547FAyayF0QrDStUjJIYVq/ckRNRPLwDUo5LETz8i0xrHLKsCkiIwGowUZsVeKzeMk/Jz
w6fnA+WmQyjyUJRTFcOkTW8ZH1fHQXv6w9VuT1lPVs9QFfdteGeeoZYes/ImEuh0KcpZy3YHMKNU
kyMUrv59DlOXGnUAGNGIfxTMQchyC5ROjAWkHanY3GCWLWeWUJfU8CJiA+htqAOhbRcfMuXfEJzz
RVaNZ7AE8H/hzeaLvY47b7xug1bgSWnaS33y5NNDerJ1apTTLG+ZhdJSCsR3CwqU7qVLZjf2q9bL
lozjmf1SgQDoW0kGVrnGTHskjep3k6ul7TcRl7/KblzE4Khs4di/v1MUkzDbpVo+Pk8xwwjbJ8Hg
NKEgTOE4poSKipu7IC+S+FRajAXJdFNh78Lug4nCmqn5l8/cKqnYsb8xJcICdyOwWiN6vh+kXSIq
2gS87Jj6enfrI/EGRVMKJv5u13Dti33OAstDosf2ZLMDJtzRBVmgyWgch9NO1knPkqtvJqfkMc/1
VfN5GStSvEqkO0EIe2q6XBXgsd1vPfJVS08vv0BITGRNxCjef3AqucOL2TLivPxTLa1c/MMQvdNc
5AZPZjwsgGMYPxzP2LHTZt+I0lIrENiGG1BpxFJCSv3L/gCBMRL2UEiU38oIMASodMWyK7yAf5sU
4XDCmhhEBTPWBrVyFa/rXPVE80fDPY5mqOp4XXD91nxEeRItv6e+qFdEHeLMwF53xybVK5JnPqRZ
2C1OwpaC2hAWiBEpN6kvFOrcBRAXOnvJuT54lFis5MkKKY5dt5AGoGSRm3hD90VEdWSqmyHBn5ey
ECcF3VfIRgvLen3g7cmQGrT+wiTnvnY2zF1Tq7xIIfCH3zx2ygp0a2tb2fyfHsk2EwGtrnSiqTVU
CR/dBhx/bhLxhfRUw/EiaVodnDm5YF3nxH7CABmvCxOcH9jWeNjrACMTRIGBw+2BiZPshUPb1h1f
b/U6jm19xEdvaD26pqTkmVFjlIinQ8ECOuJ0Z8WvNqfElLwf811reThjUNXL0UXhI/x0NQ0bjzGR
dCuLXMpsF0+suHQr07lxo52FLDY2fNL7E6XVE2dSwLYrXP90uOTS7F6ybXxOhqMwGC8+ogkVuGJ5
J76ZuBkd0s6NeF/A/0X17EyLTEx0NBiAwkWH3h/sD3bFa1Wvj4kzFCDH3w/pXjZrAMWnfKUGaJNS
Tc3a0ZWWcIHO63fsIATjMPWf8qZY/JEDwqEPuFX5V2SBJJFoMyEx4yD8+0AEMIOLuhyjJa/E/wVd
6JB/p99G0R3XVFOxR/JxiJjAvmv+9vhYUKYI7dUCu3HxU9cPKQlEFj6PYumrUy3pdKg+Gaj/CZ58
dMF5wguvRXBiPdJaYKfyj6I6eZtEyfLS13npqx6WdzYHBf5uv96wFy9CGZZDk4TcJhrPrf6RtEm5
51nmBebAyjlKqjpdgvWZPSYJot2c6TzwrM/4CyWfttCoKXeU3PNKndV9MDI4EHikMh/FJhP+/T+H
QssaxjCa5MLVuSJ+OjWwiFWbIaJaftejQ4dLPILO/pYdyiy93I8QGUJlMQ/2RGmUsflrA0Eg6W35
qEpXnSni/kBSchIBskZQn5OAtoFStZneuqq2IxXky0abbsu0ffcx1claj5gVojEq3CxHIyaw22fr
zzNAICFtJ/y83R8LqqEaEfaVcQptpv7NSF8WIcb30E/6MBchpYes09gwANKtujd7SRixljaMPARR
MhMrDVdlWPTD+BWpJuZbZERpbrk0eMZqXTNc+i+pojzArh4t9oCWyll01MDANInRpm1mASDsTIHl
E/oGtSL9iSoz8NjTShHA3HOC6s4KnH4VvLxVccsJu8Ysfp4lvrVjv/RQHMP6dWMZV9g5LN7qBTk/
LYzSHC6BNXUGaXJM3GTowIuYPN+5zfw35DPZhpnEjsjZjyc3JCBFFLjRSh5d9z/w/RDEIZ0kQzfk
AZdpGFH9MECl2udOyesgzroSj5q2Zy9r4Wn1VYlTixbfME05d/iEEliYkcucRk0QhnK9Ur65CvJn
E3efsPBvueIgbG2SrAWTDkBu04P/XUUPkoGftPDyplMzHk+z9ISSc2AHIwWGomF+ryevnxE+vFLs
+wyzfOBb7400zQG6ENaLLiBodk8ER9AN0DexL9g3BLbU6bfsk/Kw5Ng7qTTXijmVKut3Lr3tgPfB
vXLS2pDl9a6dsFGFb4nSJcjnjsTFcPHA3zdgoNLVeXDJAZOBdyNq3PnGOo/aOBV1CC7q+n5RLoih
C33YcRFwS6QCWjRI8MAsK3fh9escurzyfS0Mgn4MWKPOxfUtfv4XxRUonuCOkzRXrLYL04haIyqk
afSKnDfe3hqYbrUxwzcJ9DvDrEv7LF39I9m2n2T3iHU34BzQC2zdiwAO0OTXW5wmL6gOESnV00pK
O8o4ZaUcnQkuBAAVhVBxtjOQnMlUhNvh3cuTuFH/rioxVREQ90vyrzJBmBqxI30BiD/nmLzhZgTe
uHOu5vkifv7gOiNVzQZh7fkQdr3fxG8z/87ad/AQxZ/HxxidTKowJ7MbQpwsN1OOFWJnXNFuncCs
LxhUm/ZGqczYJ2APaY5b/DNkR61MVJQ9L2GR53EaIpZ9guCn5Pytm5JyACKinwqXXf/hGGc2Emok
UZtPfBvzpk4BaryFjDZbipht+j9u8CIHpYp75zGRMzH7yOqugC8/PEM4USUKgXaIH89QhRVcTsVM
OR6yQGOg6Upctq65vEaV7gsQAveAZYIPRTeRtNVwSkZJz53R0l39tqbHt3OgaJBPSR2cnYHL+WO7
6SZCtNU0Tzr/F1QJ4+idW343jgTlabFET/wPSNcwaf3a4iP9n+kyRKJtlRZUVTNkIndUNlQtZmc5
rvwix81nU+sMi4d2rpZneOoUt4/RvquDtgd4FG5ckeeWaGeEL3ybr66g9zxxdCUl7xwzcGORyB13
S6In7ccyTrVLFANc6KSD/z89EYHWXPIFk1chUG1igocmKUbkimXKWiwK86ocWMfJUiYm4PYYo3Ly
TIYnP73szBG+unCVP3KF7PcXCEafjwGSpSWo9kgvrSPjkgOBqSxfieScyqknZlWy9REVDbScGExT
OzpjtMmQ91ACAnKP/ZohpkR0uOth3+iijDjgZ6/aI6133kfwUvoAqOQiXOSpP+9nF+FYamAyrc5R
TxbGw786h+GTTewgY1Dnn9EOBfx6HViB4tVKGTh3odXBpSqhdPoTBTNUMfLtziGt+TwCeloAULBZ
pnHxkEamk53RkHnZqhtveFHKiR6vqES3z1uBgldAa9YFcSjfchi/c2EfRSVCqYrx2S2PVX2Kcn6i
GegWPkcD3HZpMjgjoCqdUlw4AhZjwmA/ZLwQ6bCciob30uAJ+5fOky+GxaCMCoy6aUytZq8ct90d
AjqC++Cian+wJMFw1eVcGxpZokKBbPdX5ekuTnTQ9s1FZDIW0yxG3g+BDxtVhcge3t2L1iOLKeFt
P31BMUOgKB1LhTQa4+CnWp32ULBPLE6B/m2+ikfh6ZHDIt11o5OpNR0ZaCWFo2fGJwMPpagtoo+l
2LNYSM3T6zYzO+gvHBz1lMjYAupAkvenWGZWTv37S9/xeazNHuhBAYmXZK7aXLFzlXTN7ZF4PTFR
LW4Q5/3hBcvI7rOVcYbhzfX7kiGj6IguOAmmWR48JTpPVJLWcgRBhm2nEzVie9opntzx7oAfu3cj
3Yh2NEJOClRw0feAyFCM6/c2Ukbxi5LM9MV+XqhL23DUL/zc3YU83u2csFAkiF6KVgsofiw4oGLO
6LbOve+XY5s1Nj2Y9DaU3xJSGiwzTN8D5JuvaHltipLxMMQiO3U96M8wBoDrYKfbssk0GpGFpetO
wIuT3e6z4XLchNcyakhyGvmJj0J67bhKirdP3rXXBRp/xIAC2Z6BUPYdrEtEHNMnMKCec8zcz+cy
RVW+WeYFfB65QI7f2NL4hpW1waY2LKlq4uh7O0G9igRXJUY83oYSctbOSYY1/bShSwBHVl3WKuaT
sCiXfs42bHNCMt3KVZDlq8BDWchrmyuY5Pnle0OwsjvNK/9JRpH6wjuez/Jc8DI2ME0cWazNbxRj
2iiPm1ja/1LAEiungLpLDH9P6lkX93qb4eDlnqlbyR4d+Mz46mAtSxnvYOuS/g5sqrJ/aoo2t/vm
5rRJqDOVlL6aHFytWnHDZOjnvtI7DCE1hikGr7jOA81/Cg0AgvqD7SpmaYnETby81bPtxz8AjABH
hK77Zl6nWtD3TSG42tTCHLI+lyB5H1UBAUYAtJOq1IHKlAR57mOvjWB2HCP0un7pGCTMzdEta2HR
WdvFnPU22aKtx6e5PY3AuIHWU/ylXxoFO5bq23en8ZhMY5I8P9DtGucSciLYxI6OfwNeGn6usp5j
R0l745xh0Kcjk2ZmVfe6Skn2JN9wt/7ayhciboqSK/b4/ZbycXtwvLUKp+HgNeg7wZws0QIGyZr0
UZMYnF8h7MG/NdnUa3USTlFOXZGvnGvMsLzOwtaLvR3VhwLKgvfMx7VJvR2gUj6t+PtIXqRNiph8
LA83zfiaKE6h4TI2qVw2pQiSxgMHDzfO03Xzam76uGLKnOGaV9vz1BsnEHXRmdtRa7IV41xFLKdg
Mpg1DmV3Wjj4FYIVFgXZRRcwQB1sr4Lcc8ESkRvrggb4ws+QVCTQLIC9oNeykbeuq+7R6BZuYWv8
T4dfhxvkfxv4NtucKLfuzTUvVyMmxoc+ORO++8bhLDKYTzElv8TuXg+R9atsxH91KVKLBvsVjr7L
C1Tf6YHvjuelL07dshwNURUTatTOtVJjcrwlRCZfY8Jpu64YK7oY/kh4WdJCJhxauMZiiinlmcjd
8bJy/KEXdiMWneA85rSnGpj0VksaOQ/aQtHgff7GA/ZgFtRq7j0ud0Vm+cObuQEe/uXSUzKAHKzg
N5GLRxELqCWmHdDCJBIdofNwkz5fAShFdxf4I7gxIr9obvkDna2xkybQ97XiDJKg6gDlwRaV6qAu
C5q1vKAOCYDad2AK738K8Oug1R4gHP70UELf/w3woRMT36sj4p7+XfXBPIn0BnPhf8IO7yGnzuA7
gEhUpRY9eVIF8n/YiwFwiQqHo9CqS8vb05Upuwy6XTrC6M6g0Ux0JGituyOw7z8JSycYXxUk0Spw
FzLoyDqYnX7RHhnXB//JsoZV0S3DTnup3LW0ckrajNvoqVrjoOhVtlQqa1FruakTCt04BBrbNuaW
/BMNMxIRujmRiaeIUKVF0Lo0R9+8kGxIBwMVe5v11mgeRnFIf8m/ox20FrZgKb1DSbKJiYS5wrWX
KQVovP0XL164Oe8CGTm/2tUJVw1z0cQQqtOwdL5wWgUjZhahIbFbgtNkOuft30tGCnb6fYwaQSTL
ZCSgmiI/mwEYZ1LmQi93gZOgK5QTUwfMhLYVomFA8/wclC5hNgwNYU1DE4/biytske9HsCKC5y+K
9cHztlkN17ZBI6Zu3I4ImP95/OXA1CYoOlx5klXIRjQkyOvv1k8EJNX5UAeN0CmOcbX1jfBAnbyI
QLW5VOIyYiQFyOTcyz37bcamHIWs7gPNgItZiimC636O52CGYiNvLm8d4tbymtTYQvn4/h3ewOu2
G8WQrIHJQG7bwlVblIswcGcjg9bWfodChvAb04+DkVM/YTweqHUMP00CjDHiUNqXxmbffttPYjxU
o34rkv5MMMlFXggUn0Q8CfpCyUEheAUlWAPw9m4J1rnoAoYC1VNtEAT9Lf39sXfP/BGtjgFF98fm
rCWSjcQSD8KYhJV82o+T4A1uBL4LdQKnmK/02ez+wdZBVRPX9C42m4yvKmju3TYwqqDVH/yOws9K
acMH8IdLSOitx5Pj0QY4/XMigW4lTzGASu0PJoeUj5j7gsALAdL2zDMzQfPQtOZ972rt7TOiuSvg
voCDXPYCBbWAF8W/a4jHS+N8FppGKkKWMeYMSTjswBiPTypok2sK449Qt9LIoYDMDhfID3s1fT3a
Hs+MMb1KxO003gsajbSVWcEdtBISp2vyMDAj/nDAHz0xjVyPaxFJ9h5jtTvgCAMOITyiC2jYPM5t
3FNU/7wvEu+G9nYBAXAqXsQ64j8PZPqlIc2OWENDx9Q9E9wS8564tnxrjldDmVYfCr17VZpjGQrb
7JIaRWtDCFECQkr9I+ZqiB1WJnhx5d4Shs4Tk8iXW4YiQjAKHos5KkJkLOpsa6IpFOJ1XSVBv2am
6V290+5bnklszJ8iCSKgMKQdqwdJBfaKD8qmtsamjZ+GVpKqpZSqYELqe0yJGqbCNXrDY4T5oX73
mJ8INhct/YoJSvSf7fM7wSOTbP+JKZFpFVduj9uyudasDkp3+72YLGl9FC245GKQFneJl7kstK5A
ZhMjsNW9C0rG22iRMMQ9vbk2KbLNKRjQzK+mKOBSaRyTjcD3JTLJL3H6YZGz9hOcw+P9VcfPvWRs
gs53WQlf5sPDIQgMdyHujQF/cKfDo0U78hmhWF22fEohhfcFbzf2MffXChrlM+n9fpJdRdRgDm4V
DJ+PosSPhk4sM8nOU8PG9XwkUg7SpVszYXOonC2ave3cf9LEHAGXHPdZ6wQ5ZQ/irO5fd+yD4PFq
wHzNU0wgE3MLU/EqIcjpPFzh3xH8s3e/8zvT1xE/2AihyQmovVkx/dbOsSARvNe3qDMTiznnr9Ec
hCEw/8Q48TDw/b/pWSSnsdpT0KumdnGaEN0pK5gOej0c70+lDtr1H5n8kvoSjiv5rNfHjST+2gnx
pHpfcUjwYrlqJ8qRmC9bS6py6pG+jO6TeWP7QWr904H7/rG6w+8DVfcsgrnCJo1qKi2HpxXCbZII
ehuX/pcDm/MudvoLP4d70S6Av61IRJ3RciPh9M6vhWIxlRrXNkF4jm/eMCkkmDQgXEKFtdksQYYm
LrQoEa99DEf7PKF9DcDVbKFwLenKIkV3PO1a2GJkKNP+9T0kru1AKwo7QF2MsPDWdoqUDiNUPAdI
z+sGMa8c0sZNhBJfz8Mr8OJEk4fCzXyCXp/Ungiv24uBvrbf5aFpMGkJ8lQ607OjLdvUXpINp9Kx
LyzkfbVySK2XpVAKH3TFzhGoEJmhT0SB7IGPE7pJfN3bZjXYgfIOE5xhnnaWwqaDTA2NRuE8TmYW
NskOSFW4yxiwdaxEeIoP8LS7R98Ud80Bt/RIg4JtMBNRbcte9gjIeEjAe2msGPsoaTVeNeu9ARN9
4S2e63ICLtkgCCfYXJA06RhM0fvtuus6YW5fKHAaheTB7Ov7fn9qUYnPjJUD213ZpYXbJPr2xuKH
SDCcr4fjBEu8da919UFaLFBzjtFii6Ltc5slwXZctIlfF9byR0rN6oUHNNZSpPqNZSuWJ3+Z9NZr
lQBKWBMan/aXOLiNEEjtAHsw3jJYwkxtBc8Omr4c92uUE/qEJHlBHvP+tmIyFgqxxIXerGkiLXdc
7bo0RkUQdH22g3LBpdWE4qZ9IG7C6mVHtLt368sgAphs0SCdevrqhzin8Vmz7/37TAphlRoUbQvF
4PpYtUnuCEfm1FNFmLzdYf+kWeBmPbGvo1VTpNM9gP0ogMiXdpFWZG45Yaek/Hh9H7DYGb+q1n3F
qzxo6ylB3fkBXpqMYkxVUvSa1vnb9sTwCELsnnid1zC+hiHdYpKQ86zpDvEfspCpLSSuc15f3+Zf
0eFgTvL/gZhEV/oIGKryeS7m2CcPtd7SYZZUA3+dHkHtB3TjD5YUwY2a+luO+sAtclOq7caGntQy
RHXdajdDzCwQ+SO0fUZ6ntrm+RDdMIVnvPOnqhMhByDU95ExExMkgQ8LeC7j8e/Mj7l7cvTCkDrN
pzW4onNq0af7Hruxn920ww6CPPFgic7cgRmLlg2W3/lwqJvHO3HQt98XhKPbpwDYsrH97JcgjYo5
GL6uBMVrDhVP4L4nseQPyiR5yKYXT+X/EYUGII301k/CU5KjfzLY9/YDdyWXM3dYtcqJG2UzxPBN
0nY6h96mgmfjUnUmRXj6Bk1FRIxgleYMJHjyApYfWc3t5Lez84ii6hcKK+w6iDvtsRUSMbk1bTm2
tZK4DMzSN7RXitQJ+o1DDF2lU+lFaSpZxAxqzdCzfftZwAfRMJFATswLxYO3IBqcCQ77+aIJNP2t
su4aIC85n6wGwQOMIX1bk9ODjOIgtGXvSVE8oBL5wNFi7ex9YReuDUDKsMtw7IOeY5yBPShMxcPu
fRKLfPSW4i7QKYGiqB1LPJ1frrcpHkDR3KqGsh9UQVN3+si9+b/TP2dzrrXXzF1yzmHss/6a/+rU
rFh7b12XpKfRiaGar3wApBgK0xWyVNg5N8lz/Vo6gnVQw3Ht7emJE1lyqDdFPeZ2o413Dod67qNR
dF0RLYOuNCgVRRP6GPotvKqqabevNyqnu0oXs6NSHUXk71fk/n80iHLg9qJvXIDUaToDA3Hzwm/N
4GjiCDTyg1yBJ094FRMJhDaQrvKeuJOjtq4/b212MfkafOlLdvfDsbZHNwPPC6Whm2U2HErQA6O+
O+Lz0/SbFYaNsmZcDfY5sHnSlvb64zTHGb6EmVIbMfZSJwF0HnelLYOaYCU7dqqjY6TmJMLzJ81s
nQuyMV7YIjTGBnbW5a6ocaKENKaoPaesBO8EtbXWz6eVvJJ5ShdqY5XJVIWOBTll2veESnsnuLx2
yUGdRq7EjP1dxc9/RwOe4zvQhSrmdmL0ZRWVVPUvOOuD64IbNCXo3zb4PlOPaYLQbFQArHll8+E+
RbFopgwYXGsDQt6jqSofZhCW025GfJzTAwZ4jpNPcQAekAS8reHngOxgG8bz5OkhD49JKgyeQTfO
vwjtAf9WMomeKvdft60vh51GdpLpYQMwb20JtCeZEKjlR+EV5yunXtyjtomwJHTM510lD48/2dZ3
GAVjNRsbkXjB1dMkTRi7uFdBv0g1wpvLlOHVT4nBBbJXizbyqTkoruKOXgoFPhBtTQqGcW88VRWr
pXY2qFI92/CJa6lzJ2D71ZLG9n3y75S6aJp8cvWxQdW3RAOxyRXSfAjm6SD5oCAaRH6th9gHO3kl
8NfXSOTQZr9FNjn3bySRtzoJ/XX51zkAzkbOdBsTeYu9aRxtgiQazOlECXgfU1hMzgUFRMcrdYKU
1hZQNiCNuejZ6JVqazDfWGexIFhG0pjFHhPOMAwLfhcYvCBt/rAKXY2Obj/UL4OiuamrNE5pmPu9
rqpbC/gbPiGn9J+Lgicm6wApC67Ld0O26iSSXQ2L4c9dSuApo3M0WDO8rspErBNZpXczxy32sS4U
81zD+Hb1znCZS7RzeMtt8HAAQpMOK4MdZG4tpiq+0LGYYSryk23vs3Z03/kjbTd9P4zx6SdrAJm8
nGVP7IPjLuFNtl0FemsJcxNX2El5KeG0P4U+CsgpW8g5uA+T3AGdMLKkz6Ky1e43q6otmN2qq+kG
NOvviU9yDReJaiGO2dyM9eJv0iGsia6CJ1Q/9IVLNQGESzQU3aoHD8vte0MhT1b6usRORrZNk9Xp
tpzCTbqlFQ1jTDvKc0eYjUjmyJQCv/MkfnHus6gnfeBH2kcQQDynkAlURSfA6mKP2TmCjz1+rNsS
+Y7JKoQl6YUarnAc8tBqOf2HUTrrrBC6JeE4ctMQtd3hMejnu0YgDOZ0ch82VFkuHwQIMjSGT9TI
zpVamCBX5/7FaQV7BHUN7BE5ps/LESnzTMJrdIijIVCOMEGO2Xe8jMCTLcKirvpnaIbqwfAePzjd
6eLiZW1Vx1+rvxrgxfC5Z5IrKDzdXjdFH4bFBp5hrjPaWL5b2ZFCm26Mi2yzGySGiH1YIgkKx87a
z4WpWNdZwWLxuuSLHGPbSRX5b809VicJ+Y2DiSZGKPovG2fOL1MMMmVd2bwH8f27BIihoVZZeAmP
XMGfrY/ZHxV1bij/Wnxcox3xEFlDq5NX/CHljrGr3HjiY3urXmfRa3RKlKqpq9FKG6BF3SuY1fi7
8+srDIZrwp6sBWdVVc1QMZG840gxLxtln40BEsaYqeDAPgFkcadIycAhVrl0DYd3uedzvtBG6lrW
v3OA7aFC6Z5sg3/CrPJrs8WWhIKZt8VcYbPxMBZb0xUtFvRdsnZQRTDUkBZACDEdOt4bHaDbmVQ7
DnTJedL57F1gsaNdgjvDG4uBD0jIzX+QczYxLKoPVpo9dtT1hXX0eFyluHJ0vWclzGkC3fLvM+TS
4jLwX9l3ClXDmMl40h6QZOC8L4OQDhbXMSkftHDyPMKoRcYUsFD+saDwPZjLba11I018g57FVh7r
Ngm3IoLvx+E3nfonXlvLvKD75pwmRigPlfjFipq/MTYRK4xE8t+JglSzTIUWXFexTBu74srQdoQH
pAjC0hnRC1tNcI8Wlub+Pcmp8WH6oBOZxGY4z9+Ak5a1dP4kFZhYRuDATyXMrwct2vH5VrVpGLlC
H+uMyZAb4zcjNJtnSn+J1NDMlGDFHLXw7w6lt7P2SwtFZUfObssIzhKW3I8O+LDeLZehEDb0C4MX
mHvZjwGoE0WY7cxAtnhmBL2gi2PZclNjrvD628ctkAT6lhBxy36fUgcjhQ9kH44y1pAaMbeWmXar
P6zygKGaJzfreufE1WWY4iXzSh3S5Hlh1AuRGPGwM/DDrjRokHcvanKDBfmftun+93ksGCtO8SfI
xyuzYzXW+imXWhpwLDd5ORir/658af8qfGJnUMHgL9OQGdo0g25fWOpfq+d7p3cbEg+GtiDztdBv
vnbLncwSMy0TIs5btuvk+pNDh4mmnp5wc8IEULG//uayme2uyIqVKfaD1NgUhT5Rh16cMLIsvrX3
xiFVPYylhzQKLxkzGZwWNi9TGFZ/qHFj3epHK0EnyAtKMsShDqymyhKoXkXALUpgobf5qFAPHtJT
HS6xqiuYBsD34WqYiWbloHikTpQfshYWAkLRpNqrVCAiV/XCz0uDT9Uk9KAQ/7g7dHu0Wv+tB/c2
ZIn+PgQlIQ+U4/lHYpVLELjzicrPnJZrQ8CtNEIG8zxVOz+lE/3UOM5FpT7m4jbocUYFcIYuIUNx
GvSjP9P0eJhcqvGWycGdAjRq+mrzsnIF+UfvIGOZvQlP57zExJ/1tUrT0IiRiqOKWY63MkwyFOXG
nGiR+n9uQ9bQrUlQc+XtEwPpxamIUpuxT6ngywRu/UTnKtW6yuLs/KpLoz7RELbLlqyVHxKifLIe
2iXtCtGCNarBvSYgpX3I9GqajkMzJQReqer+0azcGC9qyAz5+5yH7mW/WcODpKeh91XnZtridP4+
8XInVaTiTrkCsANCWo/ZcEXq0/wnIlJgu9jsAX/q1jOGAk1ydfpZXJ8izW6p/QozhWTtOVIAmELt
UOkOv44X6enR6Qt6hsziN5q8JDPqhZBgkehah/ix+p7SRA2k5PcqNwua31bsaa45IE3sFBmqo79t
QNOpzcdHAvpixKAo0roGVOMs8XMtNlyjYk2diP+YBgVfQLG1LkUxBAXaa7smjv6BOk43+iff6hua
kx+cyPV/YILZbfKARbB0Phil2NzgB0Mg9H4QQvWey2DBXDGcHVy35SJNdpH+r5RTCSOVErgybrnV
aqjcuN9i6y3j65WO4H+ADW5rpSDCOPpNTg+2UdzNKD+GJl51xY234KhmgkXHbnIovIqFG+vXRZaA
kaRaMN+T/Dd2AAZWYvJYHHtU2neD0sWP0n5oiuBLRTMcxVx8SbEQAkl91pz4eHGRKIpjF5frz1Ke
UJyEe0hcv/D+Fyv+KtaNLyfQ5TMRzVGvtVx3EQijcveFRF43s8b7HSjhCYSFKhZ02MfSsbr4Lt0i
mPLCp6XJeqM1pXNijGuiEBlubNOMUVWDHhD/jCeZMt+3XnjFFzQJUZ323rcf690mXggCKRBxKpxn
emsHQIPQluoxEbwAW02xDEci8BlEaF/Mt1UuyFNFrNk7UISVDeyJyirQbwoGeXxmQrmNsT+5gbTy
jql2kc97xUH5+NB5O8wAURfAAYbJbTC0FUe1NDSmT5GU4MHuyA51+zyuZo1zncpEOWgIvDA0E/cl
Mv60IRhoqd30wf076bKWgJ1cZrq/3cuPVWepE7D9eYnZlmqIv8R+Sv5qNc10SUsgu04CmSjcQa0Z
DcohAF16VGrzovgihWsnrAf71qtPDiY3Nrf5AdqYJdvnhNDAdsXQhLHc2IHjFb/CjmLVOFvJykIL
iGteksP4PnWAS4IOanTK+Ct51wo/7Yu3q30fCpFt/kclOdRRZlzrv7jaue+quNlWs93mAGlbp/Iu
p9+C1Kty7A1G7z/dBbhA7K1d/l8RRKG6o4xkY1+5PG8eHCAUToGu6dgucT+9Peq9k7/xbwayb0sp
SyOM75qUG3Kj5eKE3+CYIWSTAg2txMjpZV+HXS9AXc32XPRme69msmrcDgGsCKoMDf4Z6ShvXMe8
nJNC3v5TDqPEAhOtgahlQOc4OqEUDnH5qUUqq+4ptki5ncZkShNEeOy/nHwyjb3CzHk4s2ojVA/F
GHZLASzlFvocJoO2+soUzcpS0wLy/as/fIpTx695vq7UqyrMqaC/mDn9iKZaxyPqgMNjQ2B+LXP8
C6w/ok3iXli954TNqlnpQvPEr6u8zTSBV2V2gCW8V1ZKIH+VeXcRMjPZSx7HiJcH+gwj1fdFt9bz
4yrsMA4BnSEnGd0MyAEjyr40TNhAWX5lF9AYD45nopzx6zRtTV1gz5TFq3HTPhenKTUgVJ3zqlB0
P0G2+8t78U0LvKsV+ZAqYOiC7Y9dI3n1r0yE0/pFsBVWFJuC5qhblJPKTqPNu3oelRONfNNIIAJX
cIbqQVkpnINcjBKReT6eWU/r19blxJvQElW26BhlsvVuVvL8xAcPixqMT2hZKp8RFCHB9OQ82tHb
+JoscJXjygNmY7rBb44NQVh7GoRv6qPLgqm/89uTMt/h3chORXicFg8FB2OH5/C2WkcUemu6RIPg
8pctfwiGq1ccU2UkBr1Y2xjDeRXudec+YUnq+hAw8MUEcRV4KNSUWuDFJoKrvzCuXy/TUVpgCeoL
USbjvahkR1s1Um05Y8S76s8lRXqynfsirg0Os+XHKia5rjp9wrwhEXxHo0l9PMTPlgrGjupFxc4Y
IX5ASShqVccM7fr/vG4DedBL0Tj9rz59FQ/JYFFj0U6mlngkCN9WtuTd28LfsjN0QkGDxVh8e4t4
hWRbjRqjqqTABBGWJbEau8FtBK6ZRKSidIFKEtu4/QvIMD5MyDLM+bMtnJFFUGmmJmqho2mHjY4A
0bZegU0JeHdBCORzr4RG9J4rjHn1jU5D6ZkQksLkQ3+bONsQBwGUnTWYj05B+xJwkga8x8E+XW1E
3S+/iVDLlBLr1Eyu+rRkl6LO/F+8i00IsIIRYi3jsqLfXCu2RxBf0ajf2Nh2rcSibgzjkT692AzM
EYeFv06UgeOds1VTRsqduPgeztLUzzXD6ryyQKCOGxnnvYpyRmU12oo1fHzl3vopxWwe8ra/jqNa
fpvVkmHnFWuWwvthuo0+ATMDgsD9HC5u532ovyHY0NAYcWIdFD4orQ/dV75DAcL94mQKd7rIY5Wt
fi3XJoqRVHQKQ9HJJ5fR4OXYkq6prLsayxp/DGv/rdcm8VChrI25Y76iSUIlR0nCd/rPLGZ8ojS4
36P7HBpHs2loGtUer9RseoA4i1QYwSMvDxwR1vpyaj5dfWgbGoFdaBjxVltDGzVgHXZLbIzMlzOV
OncHdqRGm5rjSlZ/C80z50HXxyH0kXDreCZLHzMMFYDOxiaWePZg4IP+50PktbBR2gFU6POyeWGW
8D5Vgv7x4lho+lrSAP81XXybwFVLKMB4VmPFv7s2KvegLB1UH3p6khL5g9e4KxhHtH3evrCQjgWa
WxEV92geHhh9pueIkWAgi/rhiXUIibUIx5E6YCPpPaXyKd6IDNvZsc+HJA/LzLEfzW5DNucxNBL9
ByfEeuLxrgLePa2/ra9fKRwPgdCBwGUOq3ERe0J1mb2g/s9+6JtNtdFnVBQpvoUK5CBnvl3hUwa5
mFINKdlYYU+UT0VLmrvlelB2Vug8rlAwl1UmBVqivDqmwXE9GfZFoU+v4idOp0NtQNa/Nt3PtApY
3BJIKLLMisK/+5KH8w+KGJXXhJ9CDNBmh62WgyCmm+r9zRO3uMLEeCJ72e5xhJVdtZG3dq0XdoR2
n86WrBTWH/b14gkZkkbJBaiKzTL+G3Dgjzwvi9JqpVG1AHqIaiGPizvqzMcMK9piz3Xxo72eLDji
02DCh9NBJHIUuC5Ip3Cd9viuczeoV5VR2a4RoSWdVF7v0RekRLZH8dikudsUEnIKOyYUsW1VJ25K
ESxCR+z/whPEea18tVpsqiN4zXcRf4BdnUiH2YjFYX54+4hJMEVlJxLSGHtze+kOaE8f+WCum7iB
aoBNaTMlECBWNi3g7JOM8ZFJgmXALIVGUSPZEFirIBZ8cQQWWO7DEeoMlSNLLoqeNzcTHTazRW1v
CIioHaU8p+sAXk5lbxHpnuwJh+/kOe/M32NCXOjqScd2OqMbRoYu1CRzutr01kFF0qGFlo0ReCOA
pZZl56+oGe0UDoIhBlJzXG9zEz53345387gRBeCNlqz6E7W6aE6UPT6liN27P49RBhx13d0ZLg8X
kVfcVXJaUXPrxo+Bh2/ZPTCCzLTPT/mS7FraP5qtwGUOpMidAKWTLBi8SbPoVsQrHJJWfRMcoDC/
FHY6Q7hcWArIpUCwLSdhwppj8z504RS2HDPvxDpP3nZOYI8dH9m7n/hlBc2tU6PU2Xpo0Fmyrkh9
MweY7tytcVOcMGEFmhaxV5wslOFSMX2xax0UxG8ZjCsbmCTaVckNwFvqFDXnbSJKq+/VBynlY9j0
nRKcxilMmCnHVqGTMsW7B3TP5nM6UMtlBTYntWVIgTdru0GW465fnBfB/TpVXpUztz1VW+fMZuz2
O41xl5HZk2J64Wpr3wZiIraFw6qlpHbm1Ndcj12O2Xi4JhGmiQ4VYki4EIyx/zXO7ABV2sfO7JYY
E6dd+c1vc8j589MUjWQN8nzD6LKFiIyhqirrpWqqp418aVgQ3sYXmk2YBP/RNCmirL+axTV4PvBl
Vk04Da9/rogXbn9o0Y3qWpOjYWPW8D8kBJ7GkHVdC5IoKfuCKTFVp0dlJrEgS7L/DA24ASFeVhxd
mib6e68l7K3jEkZPdhpHUZ/SCnG50OwU97DwO+zckhTK+61cbfBbIC3ZMZvTI2zMvDzpa7SafcsS
9mpC6qVEWyKwaKouhtx3bGb45fPObY7C/aZZb5hD8ROdkNm1q/s88nkFB+zpqGwMKaeNbYtog6nT
Aq/KB+sh+us6lMkueey+mzWfrSDLk4ruw64H96nd4/hZ/+L6j8m5dWNH3F2iktgaZa26gCKyU6Pd
2tVORQqxJPzq+AxnecS6NXwT+q/VnzLcygpMWFnQu7MXCdcdbSkvL1YK3pT8A0s56WwvmMlAH0NQ
duruEw0czmZ69i/L9nilfqUY3jAryJYh1kaqz8qL0I5ki7tanJl4zSKuhb/k3axnZaT/Jr6nCPhC
MUvYpJ+w68UvXvN0AtqH+jRRkVAt4Qo7CA+b6MQQV2LXcSR7LACgTS9ul3wjJcwiyJFkfpRnvMH1
wQcyezmKMQdEjzVJ6b7OfiuXGdm3YDSxLyqYQlBECJ5IhFvF/ov6Hc91DIVwYr0Lu0FTUpW727aV
LLRZt8g5HhQjAhTbjK8eYhWOg1ZhhFNw86HF+rhiw8e/PrdzBK5raS8BsPVGIS6dBQBRqEgDJqZa
raGq2vBEXfMgxI8yiBCi0lOLi8RancClsbPnUAkkuWNGS6/xuGYdxRNwuUeLcLz3nhVmH34otmjH
g4YHL8QBT3XRdoLkGREA1MleI8iiub9+Rnl1eHnMdRPGfP21dm7HiYzAAgykSPcY2H1fzY8DT3+u
L99jPE/rd1sarljZKOmFLMjKplqUKCQYHZvQzC1jHXZP8F5S65mey7DgO2xPFTJrBFvvIFEXqW5C
44tQme7p+nKslT1VSaHDxq/YNAMYv54ItqrAjVOfutVxqX4YfLmfGuy2zHdKH2YyogYxSSgE8Bjk
+gVhrzNjxACAN35cIVOtJWtscKjCU0GavuESDYiPJ5zuR9glJaJVNBoYHgO5RU8ohDAMDNujuf2w
6GTtKoyEeGVr8J2WD2whoj3v85tsXjNvbE7hxs1tLW9LDiCWNc97FqKql8aZEbiOJuvUnu19P2rR
GqHzB6Pno/Ul0dhJV3+CXi+SLKGSa//kr1UXd7gTf58IA8ZYwvPonukD3SlDqwgyO5W0i8L0/ylt
wYpSanQgYVcZ/dA3NojW5DsyDhQqqnq04rVOE8eJLRRIfU/nxCqfj5ID91FtOH8PZbI2CFj/1dYA
3cbdoy8OPtvM/zDHmmSI5vHKZYETIXTYN7Dat6qgXSuF0W6gsqDBRTICEMzJ4ChupD8SpLw2O6Hu
E3EDMLQ6CIkFoDkna5srRsP2g26Ifn+gCJ+BnCCIeoBx6eY2BIhCH3NNacLGJYvcO7H3H/KfXy3p
PeavpY3xCvCfMapKiwWP4ZQTFVU3cpDvsh7HKDZPUXo9sw/DrJZUnonDtx/zLjwDNtc6zSbLC9Fv
hd4k1fY69NPHtb1fYD6z+eDTQiajAzLy5gHHPqMb18fWxNYfHc+mzSNThbjsegOu5Qn5Angw4gcc
FhZfqbpCG4/3INuyK0U4eq89KA9feHLTNZdCEWwjmzHxDn1jEHYXMm+TarYGAuIvlZlooKgveuRh
H3/jq0uxrFLJrex9KIFwug2b6ANRjIVo2V4sAVKq1UnRA7RsxaZ2g5yelSf6jhAcf3NtmUfJMAuv
BQOZNs3MHT0y1rcDM8OF85afF8PzYFVKagXE40qVAfeLisZn64+CUxEPGXnjtQ/g0Lno8kJKi/8G
bP4Y3lVyppf/qbqNQ12txnKh9jx8K+YWbW9QEzN5FGdLtkSEWb8lQi1mcwP9WEaaWE/v/va9Opmv
heAAd7//TKUO3jA4FhSuuJL8TrfpwWxKO7FAXlVN7VgRKBbmz0vnUxA75v63PwQ9Q6CdmdKFszAv
jlIfS7kmWAKdpsRdUYz/YXi5AWDsJlNIr6mnIsAIrdm/aM9/IGdYTQagYeYluYsd40Z8Kak9qY4S
yg8bfMULkDjiAS+bRznvcXd/CBA3BQtdCoO4zvN4YFSfYKjTOkJ5uty5uScyx6aRhua6pi0BdwVW
lENDsJ2w0XVVmGIXlf2sjovDI4s8mvXOIXMV63O96Zyj+XUhuPIOQLg5Fvn5mmqjSx3pgmup+iZS
Q+Ryr37dnG/Hz1XWkG2KrxD1GXdnr9h6PwSH9fsdDgxtiHTYz7nNHcTYRYqlTx9gCwkL9xhzaQKi
WG7UKavd0uZllPf5PunTFAruveCaDtkM5Oj4Vk2LU0D6FGJLvQLIpnxtuMqMTjAhTC1ptGZnA4W8
+qSup0lXGsgGC0dx3i6cJYSh5J/SzuyxkB68JwtBbBKLfL0bbEbxogDngKWpUKe/QOF/VzZmDVIX
A/MJ4lV3+a7EiJPuuZtVnpFVUfk56Cv8BhxrisLSiHI0UFBLIfGcldzg0pKDHdsXPgSK2I8v3e8W
fUbCQXqealfbQLB+YoqalbHKkZuQ11aLJGDr2iLw/uF5UZ7Gev5R73tgE7KUEe0/JU98/uOz+hhC
KZWPiiLisiWesuqFji4po9eWeiFXAN9NYr2oyFfBE145DtZD4GZgmgcutbUGziowpnvlmsA6QZnQ
htMKvrK1/pnW6p4ME74UNyLRCmiGgwm/iuG08DhaKJuzGZlMhxIDk34qRdF/YjkdbXC5GLUyNXzY
DugdCPfYZijTl1ei/oqipG6cbkFaTOkVtNUrVUMLO8q/orZSmjB7HSj0+mhL0ETizRhoMKk64t+t
pXEf2fRDT4jnXwaF1uqGRRSlQz2tuDhWIN+yTeqUg4v27Y1qyO6YEuJx1PUvV0w2Ct/0LCn0i0AV
9WQBVcv0ggGnRd4NsdSuLxy972PnrLvwBGhQ1JiqKjyPwtdFHHZR6NvktHDK0muuCwOJucVaTxzr
Zw/M4UeZ/CcoQ54UNaSvaC552XbwA0QQtK0O4lnDiByvnEKIBjgBzqO0WmZyIZaycd/C0oOl8z2J
6BFH0J1MOmk7oxmnkggG8yYNMzkAUqZaoC/J2MZYzAdVfMu43+OmzbrwAJouyJB9cz3JWPc6MobE
w8fvL/4ihq18NIHAkHSZ4Gi0O6eW2IWY6jyYiStVOkNoY4FLvNcrcx69x0AVL17payT7qPms5aq3
ym8oVLdHGY4UBjjtb4sjtK7Sj++Hrp2cXqbCGnYLjhc1Lqjvzgh0JM8WbOPA/ISFsvtzgmIsiFxC
oONyHhyLgpj+zdlJWdXu9296vLjFtySIggm8CubxtWyB+YmVHUFzvBLfaq00K11l1bNGg1QDlfbI
DK9EgOKLNStYJISHY0svHv0OQ+v1ggnUY/RZj1YP8pM3YORtKkZhrEJN0KEQT/bvbSQP4fCUo+Ep
A1F5YTs0KdxXFEbl2tk0qFWFaDabaeLDa4+N5d3Q8lLRZDzrb5iVh5Muzqt45hMqWMQCknZt8pxV
C6dw5+PG/BbpVU39gbZhaQN4SiRUuR5ZGEZJaQH2PppEJ1IoH0zLRWwIDYXLDoitaG9EKxgY0Flr
90xSBUy4/nzMU9MmmsklCrx0yzaPG+FDBca1F1mxDJcPY3ek3AvIZaqZiGZx8Rqx2kFFp5Mc0Sjj
S+uUPqzTbLAYoEmLeer0ZGiGl0VN5iGrf2tbegU0AGLhgWmnSJzdae17AzEgbOL20cE3T6D0IuJQ
VuB5krRUn4lcHURcnYnIlYQKXSTEuhkylmKbb3Y28iZ8oCcYqDcl0gqmJKCSP/4nojsOAbTv/86I
IynrB3imv+cMN67E1atcI9etH7Rm/krzuJyPtXFx5U791eoJmqrMeVeITqhLvvE8z0iw9UQEUIIM
r+PqL3ceioKikdBYGoSspEE4GIr8u/2rQkpJABestVf/JGoVgnLydAq9y/lfoZ+OgU21GBHUaCR7
eV8I4V7ibi+VvOqKlayuyHx73TR90njMEBSQefhCL0Mzce/LOk9M/RpWE7p/btbwdx7/9IeQIsOd
e9yTQT9avlo4Bhh+Bs8/OELkOj+Pfc7NHEtsLXtH/vtHiJxifLpUZN+WgHsf8m4tnElGBB0Xr9Lh
NJjLtZsfQ+eXgjakyAEDY6vGPiKVr+qSRybfflIM9o+Uu79kQ7ervd7A5sxzuZax9WNSm0mBeW9V
MNgX5C3swqs0V6eOxRNQphnRQHP4tPY7wgHb0B2auGYLuKofMkgPuUtbDw+SK5GiBDJQNBOBiFtP
JIWAfOGCagObGweia+u4RqCNm7/Vin8ZL6f1y7yrh2dLpA4TnosGKFH2LbG3KbqcXWo5rD82v+cm
+mBBns706eesXv6Sr2QYiad76c/1DLgHLRrL/0sJKbJSI+EJK4cJYWEVXk6z/JA7T46IEBdmjQnd
r1qeLbADSkVlbua916qVxHe6gD3Vnp/+mnwhRTAPW8eK9NucDhIpXcHQsnWXzqNHRsSXCakvhPdE
Ld9fpHP6tuZJ9w1quk75znktb7Pcgrd2DGlaTICDviTU3qAO7tw7+roxcn25p528ZW+P1NOYFsrs
4N6XM6nY5LvtBrRR8U+zsygJrLP2hAJLtkcwmEm2aH984VmxVlGdQLQWfSTq82Qm5V0nm7NVWJOc
S90m5JqJy0M1gxFqCj7OnZxws8vfidrrFy1qfSuAJIah63/zc0e9Fwtxi0T4M8rUIVg5RYkf5mI0
LqMX8bKghsofuO8As4ATQ24g7uEgMH5h1ioFOSt2MRHUWzYU+TpgRVs4N8v/hbGFl7NFRAvCLfWj
xxQnzUfPdwTAYekOIT2XlIyvruqOjSPHT+C5J7Fd8J/ipNZRlBxadAJBI4eR1Y5S3+LGWmEJLwK6
ENDVLqoISgwT+nev0V7klxy3YCPdF2Z8ttaBWPAMFaKYAg2R2HAvfoUiw2c1Rbti7qAEygmQK5EO
dvxPc0PGKAQBW7yoO3r/YPOF0h0zHSONCjWKWfjDe2LBaHb+WKPMCEb2vNFUyVU00KxAX2BfWPO7
MwcbNPHOUPfo7vVeyoNKuYjASfZKEzDns4ZNVWfNat3DkYjxGnrpVU8rWT0hX6GjEuErr6WYVoui
F06UbblThtXD4aYzGZ3YT8u1FAfeuqTKy57//Qt3+i6fQK2eUDAowkI7t54TbFEJzGbIx3ReguSu
+dbt8X0/6cXe2VzaOiIYP6n0OUEqb1Hn4JcXrHT03MHfVCkguLvYv/ihJUxoZCjzXbSZapiuSG8+
8Nf2jWfuNSaMQFoBc5flLa2j1xFcEC6NFgVpE5JvS2QKnOrQ4Wpgu0SApPNJ4eim0kW9FrFa3VNi
yZqoREvZ/iihukU8IiScGicaw6BPnr3gMyg07KqbytrKFEl9j4kHQj5XFQHd22ZUAH6/B9zkrcue
fIFEClFuKsnfQqotYdvK7esGq6v4uzFpybddVFGg20gOqyAuLfyKQ7BjMv8Dc5CXASStRFozbdOL
wJ/iXcpY+PfSmliV+rAE2cJyEpU9LXTCo75JF+9kLg+XnkhLKqxNGS/YH4NOMX9x6go/T/7M+IuF
6JPkQc9IBhOjoC0UVmy02Ius+9AQwVEmLvglgEqyJnySeLTW/PvhleCJnE/9JSQQq8QbzXHNvLFL
G9RhSoOcMNK+B6LMwHFuVMuRznwslt/R3uznLmCos4hNJ4R6fCcNCCfL2ZzUgSLGNaLgtwCEio0x
bmh4HNrD+OAV5oGENoa1dNyULGtMPHc4aI39HKjHkrYr325KpSO/2kol7uRDFZr+eTjMQLnAPgFs
+MBImUfWWETmA26rkRtcGVrWSOXGMlPUpr66/wa5k45Lz3gP5j+gK4MB399XVxaKD/ChTMA1PZFZ
zsXt2NQf9Tyt0WqI9EtDGYTb/JIn2USab8E1IpoA9JEe3tzIo+Am6GBd8/cyLLTK6+eFX/g6nM7u
Z09huQAPNMJhTZRMnMEyac7bna8ite0o/jRVfHphSzDWJRbaP5iBaQaNmVSqzWWlZz7rCjzfeAtR
NAJIXmHeIOKcEmWWK89bA/Ir8TY2702/5WSk1t6kM0mWrM7mOS7Sbho9XOmBvm9+tAjbaH9qjin/
P1ZyasKb2p/GpVRind1/jFxCa9SO6qvm70cyfu9NkqnQtE9lUk3vYFJGC3wjXwUMLmKkHm8x1A9N
TjpXHuaohJB1D88n5/Zw2sP8N9xzWhX/wvMOGDSywjThAD7K1Va/5C6Of2ygWcgqyR7R1iut83bu
pKlyAFGqUKkxlOMfXfXd4ahmSogu109UbIQVUXQ+hmmBW5eM3JWKddMNY0icjzu8ZKv0AVSlTwYZ
8cn2U14K708GPJQY6ePjqdajiIoN1Z8jUCcxQSMHYk55WZ0rmUiXYCV17A0BrzomCZFtA1XSDTdu
1B9AlK8jMSffXZLvKK4WYy5mTw4uXLQTK0NjceW9VGnquo/jgNLK1sKg4PVQXTad2gdDfAbRM56s
0ZFO+8pbKuC4BadOhYCWeBcTfvmYuyZJqCyELlJQ5dNkSweCDJbH+krRqEswFex9zhbfnR/zYS1A
jXXKxAhRx3LbNNZu5JFVDiUfZozQvqkVhYQwIugw85IlhfaAmQAGw8M0lIWbCeeYdqGpJWM+ZLAf
ayPvGF4unblFcP9z0AJugBDjejNtTXpRi0jvIpGhKTHFQpJ2ZHotzrpaF9/92rFEgLTkEqO2jhPn
S/d13z5Ef5b2AEKXTF7sfFmNfbttcEZ8JaUfMftKzRdfpqY06DffXuKHQMmaoEP3/iQGD7kd/3RJ
V9Leko/JSVbIZlVBJE6AgDA7KRV/h9cB0nCIdj9/IxPGYufUdKACNnwE5l6J7ewzOHmXQnR/WG3z
HTCXNPHGO2UvvRHQq0+DnlC30zfaP/XZ5AI87KX9QuV12ooKTH/myfduyP6JPQmSjwSrGSn1jTpg
1jOpegB7jZTbiV7YtP0gU4cwqG60HUyEjmXlwAfPInncCL9jesMZ6vN2HL5tM1R/sjV/2yY68ORP
NT9C810MjXG72uyNl6TVBamMka4pZ2nk1eN1rdihCb3BsCbRQ2spat5XUJNKczJbBKGPdRoM9PiE
tlAw02DyitqCzciRF4g9Fxc1ElfloWeqNZWEn2vshB6M9gdh5ksLPenl+QjmG4xv82u3oWUy59Hg
LuHG/NKyTPDBdFrD8r2zRqn48ru1Fgqw+3wkyCDr8DvY3QLiB8kvA/VMPbfW0N03DnW/gBEXvQjD
BB+3IMo4/eQeQ6w3SAmDKCyvZaEAXSb7ZVkKUmxA9W5Ai5mADFTBOMpfC4lM5wJu1WfrjQd7TGSn
nKEgzDpoSUmjRnukrIXbxPx8dgcwvdMCyQb6SvfmN62ndks5NgeaXmNkrrIhbSAa/Yok+nB2Ma1a
HKwhivCzIpNAEUtSDuQtLlzDWc8EBrT86oZ6L0bQQqRS7cWEqY6ZSJ888UMDcQaKyzV6JGWVULly
z5b28H2rwa6iKx1qF5laQnAFnORb2oUfLWrwMJNDFtK7BumRHWwNwNaOOu++xm9Bs4u/mjMDC4nY
17+YwFPQokQ1hLG6A696ilAFqkj1YQwt3MGMOeUVod/ZW+t5EvWlubvRu6UMntU1q1P7NDAS4JcI
6EG2vI97xFP4mCJ63LtbMaK6s8zLzpUh3V7fz7wEQTN7Bd16vXvnB423Ev1ZpMQRzjqm6Y6YBQJl
FycHD9igJYpLbW0fgcZ4avvCjN5IFerNwIIYIGoRXiR42PFnpbnc6CoiZ/aG7dJmUYkGHfBRxzM9
UHOebWLSPAooPnRTDBV+c7OF/3TbmGH/8aM2ikkoVfPTjW5IBUfSjNyrX6ZFw+n48YPq+y7kGflD
BH1rSGYi99v9YaB71yjPYkN7TX3gzBg8Yiet3F5XIJDoPCRWCyE85yjJk70xDeOk5AsHqXlom0ZE
wcCH8br+rZroA7COZfvIL27uZx/r7aatAv5CqKJ3kPuCNy+fczRn4zfns1Ven2VAy2+lXzUz/6Vq
TyB0p6QOt6zLL+uHXZYj/8ie8bL/PDo3/2my9+IQUF/G8i31/+1p3dUw1oV7JSVPcwPKgui/6Sih
vOxQwPg4CLTr8Um87BQfDejGdVGxUMmT79NzEyUeF+YXJJXaz915H3FEsP63ilNeTO7Of1VmXhNa
8AIk1sssj2fAiDLpQ134BS33GmRqbW814k0LXS6knWKTv7HUyrStRycE0pvZMrwkgAcyrOzxrzFc
iHI/lh0rm7eGKaFjR8yC+Fr52RVHmwakXvdSrkKK2iEn9x9AyT5sBzdBNivzoFF9qUtWDYyDI1hU
LRGOh9JfU/aeFYYIGS/yzO2Hmv98tYwX1Fz94jbvI3R3W1SXLp/tCdEO/UCu12eZlpT/MnunudQW
lMR70xfV52dz6ER241JA47Non9EizEUm/Ar07XbffbdF0yn2yuzbmtPm1mdu7jXnKRIHbRmNcDal
dUHzUCshhy1aOzWY+FgWBXZyG5MykMOtQLxNKGiM8eJbek1e8iRchAOIX+FsMeo4ZPepedntdIVb
Cuk30ExC76r/0wn9y7HGDk4YjVxaRP8FjvZcE8dBK7WG27OTKQgCUuYGl3UkbxeMftg1nTDQNzeh
7vhTM3YwBk/w9Au5t835stqa8lZETgtBmqbkMTjL9D9a+HrTgcYN1mduaPLAFxZg0RAVcI0eSoVO
JwbecfPGTCxTuzG8aEQaGi7h46ES+nA6cRA8Z5Uuw1izE8zNa3sCjUSLqP0SCgrYLXshX23kbMmF
Nqz7YGZ8ObaPmGetaUxiGV8/QXbEls+ar98IaW/yMGGxVeDV4Bx4cqoabxhU6h81nUrRX8LvMbS3
Ubb5vy9P4JXqczRbkbJqscOUqXsoU59+9jAbddd7RR4010gIfwNFGaxc9xTMkBmg5W76ML9+Eaz9
mObp3OqX83oJ+jCA6fV7skT68EHvBwc1lgwFBTCFTn4CpGg2gkJMqCdB5SFzM5dqNliTmxJ1FTrL
uH052C8K50kIg06LITrZV2jRCicuIqqzhVlD78+gwPaw5Jqfi0govxOaKQoiGCwrx4uBYDgzES/a
J8aYqfvCIHk3NttOah4awTI72gkUmZNcS32QKVJ9RXhZHBbz9ToOrlfAUMFlgICesyR4fmPwFdcu
GqMSvNCUazwsQmeLUs+9wPgme1oQbbjfQeWoiA+m0nwAla+vLB+IdlrkAHzaOyVbesqdDj9wBmu8
h+BQPiJzSwYOEewpn9Ke9sMJhngDhtq2n0xv4NV0HIwSqdPbKbbXxCiXsLPam8G7Jzf/mx8vRsET
9E37y9COe/1ccpdIsEZxKhKsMWrZE47JNMlfhNconKSrOWGKH/o/VIyLXjJiSXWUTB+Q1lSE2Mui
adaNdbWK4oiAkXhMLbiMff6adFMo9pceH3NukoWubVdlN4HowzgkkAFyehg97HtAHi7TVTgdYJZI
HPeLjwdAv6ExK5NanJ3pChZGCxHhIrKnfJIXEtXc2ye7mp4YwYezCxqO8k32i3afj5TE0v/qzCkV
Ghu72qQNWiS/w1dD+JzwfPDNHX6HQNKJf8x456NN1c3q5TP1x0Or+ednSRp7mOaNhlpF3s+xwba1
kCvBYi8Gt4jWW7zwdl03tQQ4BrKqLkjQPxEKMJk7u07OEsK1H4xSlBEAS6b3X79awZD90gE7rPUF
JmgOzBJ3fLkAQ1WLGcqO10t/m90saMhyYGSYns0glPZDEkzm2YqiEdkUjr3z0KuNoWFLd2i9JLjw
/5Zu6MqyELLS/YmGpwGxY80Mf0fpzvF9vM0nennD4yFOrMn6F329nXY/V3mi67hdZ9U+vr/JadG7
m4hl03oYeAbFd8whDb6+8tZlIfQEcpy1NSlYdZhCrIciOwywuUHLSBGgp3PjIrKB3nOqio4Bv6jo
kksl4i8WkS/9N+JHkVamUqF8ea1zzV43yKTV0NFp+m7aiKazWw/jpCIzPJMBXNmtsASfiLapffqw
7aAmWpUIYu3GFjuVR0upJYWZ9IHys864QvIRRNgL2vt2RKCVsipSkdoBXfAS1OgDoDLbdL8evCdk
S/QdHp8ywoWWyBKVNvqQq9jY5HfqSg80ovvhWL9SaqwT1PGOd9TV1UgnaP3gGGmWUPKojPxEcH6N
ecppF4ditKKcV12p20Usg5xv6OULHKHGIX3Z/18fKIbLpsUa/3LxOfrSiG0iMQTMze3x8XbH1nva
jI22Vse9pVCndPMO9hhFHZtrhAuwoQLptuG55A7LnS1C1eSXWHcOpl1zo46LT6QbeLuA3lgvmzEw
me2tkTUyRuz/eEh7CZATEeWX00kNpqy6w4wRwyEc6LyX911lc9xwMQ4wGtMp/PDol7cuThww6qUx
iOUdtzi/cr3BCGWizNqLZjvvGYjY9ijdBWdxv/A8M9MVoFs8mIGhIcmm74/dDGmaCCXUz8H9nHe/
6yuO5xmDpEsFL4eToSD4eTFod5SUmqSijUrYQZJ9t3CSljGuzYFCkLGNtVubo8jzLv/sm3fzKyZR
UPj++m2fe/n1haThGndjFCCjAy4pgP7rWBD5cO6bH00pySl9HM337q+vLQjxYmmpm92AIbOVHjuG
8H8oXe4zujTYWk1JIsoqAEg3g1flP28h+/B8fk3bcHaVDXs1uQhbfgisjMne3LGIfQZyosTQ/PGr
qWD9Vh+AHhFi8XlzWZcLRFtNm2+/hlK15O7FMkgkep4aU9GkEnNsdSNSCdEV5KQe3Hi7leEK1HxQ
Apox2RQFMCcc2jUASe6xunFZhpep+ie2bcZ5FWppDGGdXg7C68zysq2uYanaT5NTH3gTKY00D2Hl
V6mIoBkfcxBJ/MryQuyrnm14k+t98QYltl7p1d1qyFnhq/q8ikFn4Da5qACpvnv12j6XkD2s0AWg
s0u6C3BNK5790IfgHWiN/UrYpMrn1YVMCLq5ewgr/c1Bo4rT5xR1kJAn0orZuSaCrubGODSr2EZR
Nh7ROmKU2ZM6UVPaqhYhklUFai6rMf0ka3hAL3PLpu3gaX+yJcVqJT8wq4rE1ulXXcXcS1Ff9Chl
tbnOwCqIKbYsf1j+iJ0TgSoKzIewyArPpsbCNHJUmXeBYTwd1QHFfMllGNkHAFTPEONdAKklpASP
8IV/QTqUss7tTXPtFGK2oZO5hBHglwdn0De1CBt33bU2tvZQykfMY2thg8TpQshvgRWP5K6yF9tB
lra6HQ5v/2PGXmeEcAXCPZZ865kdQo5ynN+NO4XSkOufTcJw8j34vDtgnaSVgGMC0bSnurufFPH7
hEHDkZyyMdEDyefJTmG3wON5k4bHNSIxbVz8pURioU6XUH0qbiN0ITHGWPZQOHo+FkuXg0mXKedP
4VoyxePV/EbLwdyN5+VFCX7UPuxbObYwVtsKiOHiQc1pIMe2UQWoh67pe3qP0z1iwY1T/x8GOyX3
ClGwTa0NllmV287QTsG68/JDbNw6Y2Kn+sD9M28UKcHgVVvYdnVIBoCIC7rf1yB10aQCA6fOLWjY
fxajepofORXehEMzngAPu5igbVjpx2DF91IjEhUMQqfdaoFTYPE9a5GLSbd8NOjRdAfZPXT4fkP/
R8dZhnoiK6tU5pPRilxSQx8vVLnlyp+kgwK+rkN+e3wsTckYv2I85HHlhKJG0MzjAfDDlh5kV+MF
aE5Och2+sym4Pw8MZy/45f315XaHBpr1oAqbqq7oi8xNLj94kPaqHdvT2GmmxzhnqLSySJdwTPaI
/RyVDjdbrp2eTjmRReB5ta+0UIGrM3scpI7oD/tVziwoIegmrNdi2HNVaewq96nY0U54yMJol9PH
yP+KpN5M6YSYz9mnjYDZWz/XMgS/P1DlJow/sG07KOYQNmJiAYP/K/0olQi95Uf5RZaXeyT9fVcr
BwPZPy5RAeNnsGnRyYJ8AfJ699I+N9823aG2FdhfIsUgO6VEx73IqhkpmBE1khoaqCCb/JY3iwXY
8Kkjwz/Sv7mn9k1M5Z/GDo8XIvapmNqBnOwOonD9hvrSs2+h4XosjOyKQ3IhzP5ZXVjxRdX588tN
kwc3rtAi8ANawgVoywruyTYiPWkE4cx2Oh0FXeSz0jN9WpayKGsBoOz8gZ5yUY/gYo054AZ6LuGo
ElkcUX7iJCtW+MYyruLXq1KaS0CRkicgOMx9kcJeqSrgVvIEEPorGJim9fmyo7750GOun/tfuWXy
cLXJ2yVbmofScMjRln15aaz6G7NHxY+zVA8F4ffZN1qqB+e50QQC68HCIRpaP5SL0Zs6k1pdnlin
O6dZSZ59KlFPvTYd14C6qQibgDt7tVIfylb6kHzm8diOlx71CAUSBzl1eY+8ANx4Yg1In3tOWzYS
SSO/4/ZanAS/mxGvVDyktKRnbz4SbnOyEkO0go2Ae9z/tMwtEh2hSSAxgvJK5oOmAy/P6cx23Yf5
lSQiisUvi+MIJ3mfLlI01gZFH36rsyI29TKV0lgluTnqgsIlFDtbiSyLzZJ0VWJ1RhHOIJp6/Ovn
65LYQmFZ5YGYFntWXRl6a2Gz1CcaLS0Ffnuby17VxAAajqFBQV7ou+TBOV74KHNLZ6f+6GS9ve2u
52f15epNjqSAVJPfZy7gThyztWtecE5zgpeFPrxTECH38Dt5OgkK4dHIZ4CE1Gnz2i6Naql7Ml2b
3fMt9uqGqZQTZ7yth6R6+4V4APp2Wf34rZT8rFz33zHlcvrN02rjqF4YTCKvxGiEOTVG67ODTRCm
ov7bSkUN5aGEjKNBw3R4FXRpcCtf3ZkC/k8A6z/ZEa4eL/8T9qSbx76bsg53jl1Ji3ON6gtiFR17
xS8jUHofVsx8/SkVn5xSkovRu+XwAzDYaKBHFoT/2+QbrhhEcI2prxuRwtv+Ffzz0jaB7M09bYr5
kPnvHEeO5TNSEgKhP9QyTEARNQdgna60tbAE4h59F5jyWKuOn2oyld7i34cSpWuAsN2vNDDO7hvx
wgYctNxn0rSqk4KZDiqncJvz2QT4pXJyYkDDvmJLdrYAyPz+QcxVQZBgaEFZIPcKposTWNTGOJ6k
1vQG4nrlj94+t8Tpjd7bV5MpFRIILf+yLjh0P5iGuJO72WL5uW4+sNgDzpfjvZglm0g7XnPnA92B
DwGUtQK3JF61vuV6eijf/F3TFMeT4UiTX1eKk1LHCnqL5ZWnMOvOIQdvpiwV93sm8z4WD+Z81979
WBvUIC7cEdNQW9TZF0eoLONWgZuLt2wWtKl8f7fDC0CnQC0EoAL0cBZig4ZaD5MltnsFxF6Nf7Zv
nXKI0EJCXD6N/sqwaL+4r4dKh7Mi7PH7y3PKrrIY58FltEh5TcYK739Duf9fh/uP0ifHBJaC0ZHU
bQRkXg/2Ww/IYy2U3OV3OcwKG/pS5Rsu75KNWeJw9be0mBP6q/C0q5IcjQUsB2YicUEudyNPWfGl
/3ZtmsVf0qkQ82wKqiJCp7UqgCJ46XQ1hg+Waq6G3JXrlk8a+RjGkf2pKKhZKZ25ftvr0m/miBMK
SJDYPupWNq7Ggn6yhFDlqoW1vZSpImFkmG7FF/jfMBo5R70OyWlmjdWOpGvuCsnCKj759HNMM3xW
RbtZsmlPQMTfjxJdBno6bRYFH/Yic4nl8G5+uddBmEnpKG0B0yVLy0ceyYFJMGZl0MF6xc17iY6A
PgkJB1T0oT411hJyzECnsTiiKGn8M96rUxfO6eVi37OWgx6yxBxwk8B33U3QNv0DHMw8I1yS76Bz
CVsw6t7V3TueOEO82IHO1snIdewzvx7DNpql6SGEj2f4JKrf5K+NSq7lPPs1hlgCk5DjyKQAPqDO
c4EPLVvICFnxMgswYyv2eHUsz5mKReFXKOTMtncKCxOZC7D33S9dwdlj9yLp/tmtdJYjb9k/E0Jh
OuL23dSDlCOLb8Jt6NYoZsaO7ErT5kaHes6zY+GxFaiFWTnD/riYNyiwDFtaETpG4mqKwN+U+OMx
+P/H62hDQfzxEM5QXdR896d/6cfXHHnXzxFupdiB1hRtC2Km92hMAELT2E8DJODHDIQCyig2qMfg
l2h5BXKs0RnY6KaPv6z2JBZHLSfhU8fnzJAnmNDJNvJVDEsnjLESjRtkSP7laka/db/UHTXdVj6s
g4TLWphnVJSZuFTywxLnJcBPpqecclrTilH1DnAD9l1U2U4l8MSBAfIojCNtTy/q7umcmA/LSWj8
UDNJPrFLIqeZ8PIuO3DmcQxFQU540IufvX1WoLM5K/e0kRre+a7NCUssAcayMdVTvWfXp4mvZ6F+
86RuNGnbVjI/vBj3SfSffynnVfIh7Idtoc8pkmJ79yXPe80TV5Wc1jAgN0Cpq2AOEc91JGy6YQqz
Hi3OO9vXe1lP/E7eztcH39sk9KzCnQKWzd8FlGaUsuI9aexow950tTpK26PJpCxxD3mMKG2NN7Ly
/bF0jH0xKV5rZ+6iIpaCdzQ4DLYzKF+0sQF/YLX05W1as2U4r3a8PXWcQGShOpidXds+WkLAkxw8
8GRslS2S1bCWXtxGEcAFungod3YB6xRmZIXQQIs4FrzlemeDflI5YlGIEWOZql2iWe2lX8yvTzBe
do16q4NxSKjxs8JhrAES3IftajBB7J37V6R8lOQW7GaZKrSzjsE5tvBn+90+uQQC9yGYce+nugnL
lLmiaT59v59Q5tb7O4/GPN5NwP03dh7NDq86db5U61RUJnstJvFxQfhchjXzmPW03YbeaHjPJdiF
v7MZIprAxNtPL67jpsFQJhECScXQYExIkH6p8C54NCoUXMnV0jwpykUsdvOZir/erAPwSjqKuV3k
Zi0V0XVeaeaHWvKOd4tu6FLVP6ci5PIZ4VzTDcipdZ19liJdMxWwojhrqkYvXqmsmjUg6Bf838/Y
8BcQGWj6oiVxrxOSYJ3fQ4VpPqu6w+WhFtU/NQy7Ykm3l0XRYgk2178A3DPjiBZ9sPRUV32du2FK
JO/kn1mF76KI/U383bsDevj6N9HI6lezAt9/WpfgYZvCGyXmr8l3UXPwnz47EJQE1QMJLNt8zm/f
do8toEF4uh6gGRiPKx7EZbC/djZD0PjstD05lS2WS/EXn6tLCfIgjX+k+K44xEG0PaT7+90NB/DP
JS59ykOmIL3BpEcc/1+PRJLa2DzTAoc3HjQFaE3gAiB/3L6Yd9UduJqQ/tbiQK6pN1wkbOM1l6jk
VAXhX1IIlBZdMxLUJMVnHxyhytFgPWZB72AEZF6Zu+UWbScfsITS+JKqUxWSEmrT3yMxXvNnluoL
anxTPsKsX94SWvtmg/5B9o/SAsg1q6GECj0EYQ1aq2mPu8tYvhQY1C3SshfA+r0A6s7MU7pFMqzH
6+rnnGOCCClenfdFLeunwcItmGPIzdo3L2S+xJM0HeIQ9U7KCsAtmcBi0fEdrXDdMbyhHbktjIV5
WocraGg5pGmcT6kTv8TnxR3jQ/qiJ9uFd3LaaQMSEokUt5b9az9Q5erRMUS2DMyieE2L4jMwjIzh
PHqxLD3YRsMtIP7/tUX8g53f7w7YCD/gXehkWzJcZAvoH7yfo+GLsstiHzCZlfSAPEkaPEFlB9e/
9FLXrA1MVe8Vpmw4VgMHUTDyJh8V04+mitdn+qLLR/9vwCWJGJdzINP00fy6szSAVTbJatI1exh5
AWvRqyg8F8LpyLx5oSnY1/TXVAhY6sCUBKk9Nf6ZKoRuq+rPL+1XBNnIOAA+oV2mIyrU50M2wXC3
Ft2zSdPRymz0RRhQzQURziID67VZoYsYJkfq+v1H8sIiOP716priHZikO8fi+VN790rhkiIYKP/n
1ECOGR5YUXsCEExCA/px6Z1Kq1zPJRX7zY4EGYgvUBp8/7IX455dpt7AJUTkkk+60hdJ6fEcfAhE
xHOn5Ow1ULSFL8A/cUWET86kIzLdqhbbHpqe98Xt7+cVwrk9SN7S+bAObrho7qHKBIgxPJdi71Tu
XDRGkBC5T8ZXmZ1GTBcFYvF0nh3GGb0uxsgP0x0eo9vvHs6rkaJ0W8Ak9Knrd1L6aD3K4XIhNDdu
+O02zKbHe4x13Sq+10FbpAlCmz4efSOqe01BkSViJEh7kTxr7ouI1572B6NTyfw99YxgS1HzTEfU
e9GtEjBUjN895IzBCZci5YITdjvCjrKMT6OY+RshnJp+ZwGIOFHwpUr02D12bfBGYRr+wXZV35LP
fbhfG9EvDn7pbyskGj0BjjvVJx1AB9EK+UFSRbuVkrewOqTqPwM9Zlzt6Rk/cgchRg1nYcyjrxeE
ZCHZuu+yVu0FccoZn1zMkrfFd27DXSASnfM8k5yerXmJUwH9Wotk4c0fcCD0dz7etSQYTlX2qsJB
Wj1oAve6jcSAFIiOzlrsy22A5FlmQDNHLWVCbDJIQ8RSAoEnJaYqKbs/ZaO+cE3CLfuR0VJtCeIl
HLVjO13KnnPlv5GuZtQuxsdaHd/A5cBES+FRBMA6nPeDudCsKMDSaFcxqizhXFLyGVbFwXFlXOOh
LbTYRyutdkzmcJRwl+m3Xgk2R45Wuc/yHn7JcvHaPAmE6CP+HpCMjf4ajmkaecSUq8MctZ3k9rez
HaItBMpYPqxVrk5UM7sFxOluYDpEJE62o4OI20XfyCNj01iURy7jwXHAV8TFP4QUSqgpOz1rFVLs
eX4yMLTWNSHP2zg6awej+SVWy3UsgFpPq/+lnQDgSl5+F8R8mGYtjbqIum1j7YIMK2BDy3uznV7I
5L8uwO2FUwgMZizTqJxQmgyqXmQyrwF3qx2NQ6/FbkY2SPQua75/w7vwjpxr39TdalUB7STfyjSB
aWdj9rQGORG1zBzOnLpKJMW6OXZTVCW+cDBnbZxD8hrZaVec1vz+V4QOA+CECVzzGRE9xXscW89z
/BvupFAIwKGW4r7i2sYsTRU27Q9v73SjRjK9gj48ePyPdzbBlSdeo8XkQ/JjS8zbjB6DYGtbHZo1
RMOhDAeqkBfUY94GJ1dKXAHIWD60VkTUHUza40uX0n/6y115hYsMYPm+3PqEiayEj7v4OILagHqm
elHyzeqIEpEXcUa6UpAjP3wSDHx8JgJFLhKdS9C9qEQo3bNxa8qCx5e3n4fIcTq9m5s9UQQK9eiB
wQrLRV/1ECEmi1nIoWVEKqmhsEbC1uHDjXqd549TGIcHiXbXSPLdiaHE/wpDIpj2z9lK1/Objnwe
gMpqRFD3bKBJGe5h9kNGuzqGaksXYLIzVl+JidOED4UZcRxfjQV1QdwMX/wOgrl6ogMeLbNJVauY
yDrJEY/sGvA9rF2s1ZKyXKdK5rEOCVF8Vpldbgj6CYk+ZrGFdXwB9gbOxaU4R+oyXSxQJVUHPB5J
EXM1cSgdP/Ssr8OBvqiukvMMcrbxv9t/4yseNilixirlSBz5uuolWYuOvaF0mLCtnVBIidH/iLjw
SK2Cqm+DuIZhtnBDBjAdEhPp8MuuKNBl+8Kk7ofZrhx5rjVT8U4yjTWp2K6WWNkFdNyQs/xmBBYe
ZT0yTIzsvnzN+EIQmaIAW/JvnfNbSCplolknOAxogFWe/E/HNsaecpn2ohCLaY1W13GyrADMe1ND
FtlljPAm5rrQ1vzJRZRY4Vg6CMthoX6kkr+erP8uqvnJ9G0/b7XtYYOjRtEulaFDb52JADg0+LTq
Zs20vpKgSivvFNsv5Ag2HMjYIKA6/+d+neBBgVaGz5tT3ZlF79JvzsipVoudXzRPN11mcLjh+Icg
s6QPj7b+sQkMPe6blqOtF1gYilT1AdOHzSlZCBVMms2PWhjaxWMF2FtuL7dmNvSanpO/gTAPtfOR
I0c73kTxhux036g0dbW9WbRj1Qtj8+iXz//rHv8ee8oOM0poDHNnxXmE47PWwm9rpwTeFMugYYU1
9XmY7b3tGmX5ZEndp87meBVTctoJKTARW4oTjxc8Ym+MFUzbOBhCmMQ188LP7UEZVZuTWB9cTZ8J
/fuu+89LAnkz7jHnm7++9aytGKEUsEJ87CqA+zms9IDeLQx24NJt0m9FdFth3hhRDyTpn5rXlhZT
DsoCjOjMtQitf5CXLd2YrMkCXODIA4vRKF0UzpRnPTKNyRT5nn6AHbtw+bkvS26nedSp2jOYOyke
ipffiqoWMmIRiA849iJPoFcppWahZ6VPxMPZJKUeCENJnn7Z/FTPuMjTStQvXn64GtQn6KsHM7sk
6RH0nLSBOH4wnS7pUlzI9EG/ZZqmmrCSYdFqkij95mL1GeocuVpBkLbYdgwWC5s32Dx0VucBK8V4
skknaac4/4RQY/1tjvSvlEqqSNAgVlxQLSRq5IPfrcDEew/8yIM7fwEx3ZnAzq8lPPwqwVtuWaaH
nIfbIyhxEgDc/X/2XPqMZsBa6bxSqSuLJFzdpGnlEutb+kHvP4+xJT78Woi7mc+AOjW4/S/fuTXm
6R+zlgixxIYYy33e1Y8gCmYBEHgoTu36dtyXZ4vXi81d2yYPdY3LKqbqaMHY2UKrsf4tWdrrFG46
Irk+ZGaDRa4qcqNXHLetdPlS4lUVzXd9wlnnwUTiykKPJYJur+UoaFH5JkHLeZJAyjvD6CbBMZbk
k72KPFy8MC5VSfuqnz56QypowmJYyJvWia9A9oYytgkqWAjEzsT/NdcxEG7saWINEK7rVMIe+UHx
S2FVajET+j8w6N29RyHmw7OvSFPvKDABqpxdKcaMuez/aUhNBhTy8ek7oIi55z2ZC5YNOyQY9y5X
nu9cnTe1PM1ItKbHycq0jzbr9K2l0eUu8hruriTmi/jW1DCryI1nsTOVKKZggUZ0huB42vTW1d8u
hEc1VwXj7wRIcb3l+veSZwyLf4tYAHmeIvx2rUIaC3pKCxUPxWxL9W8hppWc0IxgJreDc5gTb2QJ
n1GomrcBkDtVGyFTFi4aZhibp0Bc4pONH6kfukKmMG8cPMD0207keYLtgqFUa3oNIOnIvbupRluo
Xqr7N2jy+7GI8L4/I6MCiXHQ7+rs1wechQJ+OsKZ3WKgR8BBT0XvNy5rQ3fjzFZJGD+fqwqH5f0g
JG0pIgMMBO9tqfsDAwas9qox6r+O9T3rHTE/tEtCmg7LMT8aA6RTxYMXzh3r+0+xpMtOwG2heFea
V95mBqt6QmVHDhaYjuDtmSoOCzxVWbP5YRZ9wgw0X1l2hQ26WY4hzO8hXgfoHJGktMh2TswXBzKF
ma9LqbL9UYuC0Z7VMaFCj4fKHPRM6R3VV9G6v1QuZlqYvkrOwxNoWq3T/kGJN3XbqgL3VQaGIqIj
byep4f2vm7q5bgTRGU+76bHsxUkUCFq0sQ/RVqjDYpzipBSUC6D97sAPi+Z5yxIJpwGdwi4J12T7
rrRfURt82mTSaO2N5TWnU8ZTaGZbFDagJpBLe05ok8IYuhlkFsvqAca54mFWc+mlwhAtUS0OlE9m
JBjuZ0GuEa1MkHiEkAxeoOwM7BITiXYdvIgWh6i7oiAaQ2KsNs7SzBnfkAp0laWtHIu8HeoW7tgP
RHPGw5phzzNAGD86gIpUA3+Urrt4WwfB+mNY6lmv5XCI7MxsnBafFgIqW51H/3qF8DCA7TIjO7yl
BOT3YNBJ0jRu3Xih9+Gue1HarqCxgjkrTqOBANGtoyTPHjtPdhtWh97dQjYuVii8+Vd3kjc8KNlL
yS85PAX02/reAIHgisF8MF+7EVKYq5EZwctLhTD68Bz6Pf07CaDiDZ4hgS67Bxhe6ixuyPHzAvEg
Omp+ng2yxSGzKfBNXCpOzC8Mj9vJOZahc1rsWepWUpeOeDhHkJcW/4yulK/TTO9Yl/rW3OeIXbEh
P3eTebR7EjUUzdO54lwSBp9ofp3Jp6HwccNVFKdbAgYMzR0A/Q1OphAfGNbcyXPNhUm96Vnjto5a
J9DNabBlOOofFACt2d397ftYkGosh+/XVBMqoJXroZbBll7+XjDbEfGbI9jVfOX4n93DZJVhCt4K
ikkKFKiWlq5Khz5+q9JSzw3ueC7eQYddZzTM9zXuqEqhLHZsgiJWvKy2LKPLYDu9y/vpMtaamkN4
MRdXmbxhfIap3Yw2+8entzI94/bog2yxo8vwRcvy9jJCVOq2PJX0yhlJDz6/WD1FmO+JsXryA/sd
An9EkanYe8xNCCuga8zBtX95Y0DUrHPQ72s/J51oqaccasnfNCEGcsQSLrEpdvJcL+qKU31h5Cf0
134P0DtGLcDfS0nEb5+cSaktDnfcAewbG15Js/sroyjShZiQwggrQU3PN9iTRbMMc6J4To+SAJY4
0HEyWFVNKFEYnhau8dfMIinKLUHVf25M/tKZhaJhlSYwGrBS5sl2hfym95TvFbKvyeWp/PrwBEs/
2SrVjfpIQoes9PscKB1+HUGaghz6N27E3zOxKAUrwJxrRwhMQSBg7YlS4DJdmIM4pq/Bb1I1fPoO
9wGj1qwmtU1n0y4ZuDkQ1XwlJzmagIRzD68z6QnaWfqmNgmUMtjesOZtk7uPwPpkxjL35iMUu8ey
b+nkLbxuRMKtgiue5wjmXAb372bWTkqg8U/g3j6/gR6KVa0X7w9IBaXrUho2e+TF8vpnaIhLDJYw
KsnZHGiqk0vbuAX8N/XPG7ppVHGMorcSYYxHVYG1MMaaMm2ozsOx3rWwU5LkZ5RDQO4K9bnr3ENA
Qgx8521GclGftZmXD3O79lzEN57/ddtWXjx7GkDHYUtgNcgW63p9tSYtJ7RrOM66ygsRe3L9z5fs
V6YzlAXWX/vgoY8aBCNDBs+g5GCaPsdAwcJHgP5IfQKAPoMtkXJ6tkUB7Y35waIxNxOzwy+zGlX7
ZDXsiHYEKD/o/GHdnWgHyEAgustC6EcXbObSmQ5e6O1hX3lFJExjxouchbRNp6QydH8zZOMw6XNc
oWMSuiEgwnZf4Onl9E3Dk2oX+126uwqk7IYd3xzhJJnrA3TSWtaq4oE8iCcQ+i7OhyD96dz66Th/
cXSLR9/0FHoK4FDvoSzisp1/ebwgH9BCHFzi6K20t4sbcgm48uJDqBLUoY6IZADyMHmV90MOd89W
CDeWRf9hXf/OLWwyLSTW76GRJDpNGMEZwbEzGEDHV6uoKRaUw4DQUb3/EAOKmZT68ttwtzIRALUe
5M9SSBKEJKs4n7Py5QGWrsWKtbM7/MYadlj3Qxlv6LqMLsWaJb7hg8mdf0TRqXEXKtXVY0oXXORj
Ip1dRjIO3V9QZAVnVQ20wRqspuF3N3XyQOo19jsQu5mtR9EWLGmD0IiwwsK8K4HdHU3SiIMKA7KD
gI7c6ScaDKm8vCKMWgRwO4PfOgT0Qf1l0PI/g9UMvjoWyOpgLG3O7DjGQaCSs53etT7icaYc0Jh1
qzLj/tB3OKK1QDd6YRNhdvbs5c1sf93VQTqGbvwDCK9jNkYrXbN00JiIF2QaIDUT30pPbdlhh/hB
PrGyhsyWZN0Ia51h2uJbwRjwG5WdYj3yF0QI4RwKyYO4sNR0fOaJgDSo3VQNdsMev9wj7ulpp/Wb
LNzU3H27Rjc5M7iXR/MUOoodbrcpjmgLJSJqbxIaLggc6kOI4EUJ0aKBjdZxXwLgVZLFFuYD1Ul9
eHYiRRLCBeoZanLkS5h+1okVouHeasG4GmQ96p72Tp1DTyJclcAOPxtzOJJm7LZz+Ah+YmAYRunL
4FGNPaVHrt1y/tlp2GOsjXzmkTTfGHtWi3+y+ua5lHNzxJZvj6WFUODJJFnKsOrJsT7U7I9ZPiAg
tSqLV0wpfmqJ/z10InosjvxMxavUfl/3AIrHc6MlisRSeN0PlUZ+s1vu9zo8Obul18X+T+8GKUoN
NCWlNLOQ/YZq1GmmmUqtH5M1vYT885vFk1F8BKmYlEiGfR5x2BPixMVGEY5VGf2jp5Qqr821QR6g
VZwy2RyvXY8/z8ZuZwfE6htDzBWXcp8CA8UF3bJkg7wGSZwmjV/ZyASLcP20w6rRQ5Ev+CRCh6Qy
msqWRmMzrQOMszOH7NhmLwMiiFxeS7DQ4GgG+Qtjf13EZFdW0RWC5OPdhGYnetqvQfO0itytHqeV
hRG5HdkD/Fpc0lbne3s6qDmkj5sujwnGKGvL2CnMklQSbzXV0NrMFxakJgvtefA3hTxHhDrwiuiz
a9a0o8tLYe5Ix2+CkYFuMkDdZNKXl+EtU3MpgKgzv0wK7nODLwJBfVMpucK/GQws+wJDdti0Mhbc
op/XJz2ZjVNsbRCOX43wdqoX9+0PKkAd4R+BDLQvEp9BzyCcUszGWGY6Rs5FCP+ndeB0bV5UL7oT
dz4R058TMcrhQU4N6s5lyQca01dm1rj0/Lm03AlwdOEBJ1j8+uBgBxrmwBZsCcs5jD+koH44IyWy
GxYSH4Un6KH6uoj3ZacImHLzsTzjmFVVdmLpzH+onYSDpc6rmeDqcCtZO+WO0vsejySfxXzmhKdl
9pMqkiAlQ22sVVnoRrRaLGBkAbQD/ATmSNyv7oKEiAID/6Sj1YivTJLbnVknbiz0EBGccpVjOKkd
JFlBfIpJdvv4Uz/LkS6mtE3O9kCrcgMc/BSYa/9DoImXMyF9CMAmT2r5BDUHSRSlaVrl8wBPlZQ7
If+TQl95ZpD1dNnWnkT9N1h+pJhhHYLdt353xCmRCHKLo6eaE6WzAwu4N2HJ/ieKGD5tprq6LAJO
ZolGQx1CulXgVgb50rOTw7g4wd5szaN51W5fTKfNWomgRT5xfYM00FHXufelRLTPvOM8lYcHigxh
dR2JnOlGjVbLxmM6+67hhcVL5Gc1b6EvjrvfSPYCKYZsBDWu5XTOt/YnOPki1t5bBeHEQhgNmerD
SETqDegzmyUkEq/xfJFyAGu/tNZVgz3iJTL2ae13c/a7jvbwzUPbsctIclW7v79+d4IhYbCv4ZWg
jzO1J24PNzWeOt58TtvE1Wj1LRLqnEpZeZh1BzvuPMVPqQXwo78aBr8KADXSO6D/zvKwuEgj6ZaI
15Ojw00eMKflOU3kHD/UN2x8/ld37+T3PRr7+KxC1bm9mJWWq9yp6i2IkawiHIcjpSUdbDo4jJyK
WwB8yzopR6KbIq+mena3FsY8EJKyemn4IlJJhTstLBk5fgOJx5NBSghxsCW/HHh7/9dpop7+nAvv
JKVwnVwiXSMBqG8wivqRT8nh57HIbiD4qLrC9amv48RpjOAfodf5DYJPANwHYRxmF2x5Ex4J2hBo
rwF8a6UsWCema8uczcBdHFUT2QbFFdk3l/FoAI97w56z+MJuRxFK+9yTm4TlxbHeDdzQeRlcCH9K
BESSDPPaNauYjG8vWyTxB6e1J4Lemubkq+z89b0WQBBdf4kPHLFeKt2AqA0pGuJjm6mhiyFV+zcG
GXhTn0ywVlkqXQGhPllPmpsjSISWIZu/Y5CHcYsqk524GP5FzXOra+Dq64DmLisuvnv+Yl6xyjZV
U5Mzl2b+tUeBQtEtyU1bIOoQfbrVZuE7ORBdLlxnoeuGMy+Onsl6aBjB5o4+RcXGNn7M7ZLbHBP/
AkOkpr6dZ3LoK2XsDf/gzAe3mz0mggkJFSwVnt9rvwjaIdLFTGFvVz1jWTnWsz8OMAPrhiIyrqJ6
qKfKGO/aDFUYYW2leXXXjTMOBSEZUGLmKa5/UT2N+aiDW97j4EHZRad4r8E3awwTsvVLEZ4c6upX
1qBExFw/cpTT4wBkQTYsHvzVIbUlQ50GCTZnS1ZoaGXyco4Bo/DbUqbJu/ADptRRQkW8m90QjZ/O
vExVM6JhFfnHXo+ybVloPvPVCx2kdjkleBX2hJ1i7HgC6Fi+Hr+t3k+tQPH30/Cm4pKWRP2k9Nm6
L7od+LOaTsAUyik4rKbq1zebpPT7uoUqxzyOuRK2+kh49Uq+FpIAWl90ZIns9IkI+PTuZvXQ+OIt
2RicyhcyJUcj4TdFPHfFJ/o7qq4IJhMT3pGv5YcC2PQr7yy7kMrXqNJBAJsEExu2wGUt3SVhm1Gp
J8h8Fcf9X9xAGR2wh44UJNJemIoahvwtE6l/FALyzBRDF4XVC8lWTIiFaL1KJkhMBoZPeEzqlg+s
aARG4GNwXCiecx+cUp7gGkG+dZHzFMMF6D3YrZm+p8d7/DCKx++ybBipD2mAotUnTZCMYvXEzWli
+AekdeOwbZn3ZU4HtEFeM6088pglizRP2hppoPRb6kebbd/hWwZbyb7sN8vWDChfDPd1MVQ4V0PD
7LIu+7IB4ab2i09c9p8eV6RYM91WDauHoY/L+Dm6Gunim56oOWb3WNhaVyLeAFnKIY1SFrSMrRHl
Zo4LVo8BRmH4u/dLEeYj7URv6XEnXG15dNJUDc9sJTc/XV3c+a/xRL+hdlQXIFo0NhZoyEDkysfT
zgo17m/mJv+3XA360/AC5G9kn4EwB8jP5nsQNPg5fSxICH67SIfhXZm1CDx2P0ChxRV70nskUsWK
kLp0UejCAwxeWQVthLTaVIhkOkvHu/7+IRu8kZ1etEO+kYokP0zqEwY1fGzKTBqRxlhhOKH+KNhQ
XzwFtOB6cPW2SsTZYtWyZPdSnTpFqEdWYg5YlxwOpeKL9GTVjHRD0MGW03GdCi4TVye3mHP3BZkj
O+Q3OmYJMGJA7skjjxgEfrlJoV+a/wFRNH1OtkAY9XMpuzh2YJBbzGTI+40l829Rjsh93GNCHA0i
KTDIiuD6Qc6ksFSXUc35s4rQUcSidU/8BYtKedmpauVpMhVziCmNPS0Urx3Qw6HVLOEZ1g2W5IZJ
1E7GdUjmzAf3f+NycwzXvW1Dk3ZN+JM7x42yNNBehBVaRtRwM6KmylVVEkHjiyUREX4S/ePXjnGC
FzVxOZKTM/6E8DGCLcyu3HAHuWUhsXu1PxEE05GZLNOuEeGDzGn1WOr9U4vNpxxfGWhyUrlkljXc
M/pgvczIIYiMLxACCK/iUmepBgfV8AlC6U2VkSq5y1TjpCOWGqrNOZtrJpwv54G2Y0pDkxru6hMP
l3epIQgX60zrsbyom5L4DhNOuT6Mo2sVezpY+CVTqMOfy11a/7Taffr39TJVohrVgAzD1kPOhubK
iAdLcjIoBpxl0nhhvkT/SmMuIeAh8kexkWDote+3RbUSuSUeEgOHkuZYtMEMrA8P72OI0PF5LcZe
mvZiEiIn2JAUToxnKmaH1DnZOq0jHW3ZUCoHWUs7gArxNNwFzhrwY5FIAhCxOXAydeOEqX7PbFH7
qRCJxQAczMcquypI7LT9fOxBv1zNiubyVUcb6ly1XOCP/CrHWQ3wpkC4vA6U1cEb0oSShQsPnG+F
hKhu+uJyGg2cG0PrAc6rwbJ3uB2hFABMYO+X2MASUituZXalasHFAcM9FUWQOJONrsjhy1caL88y
3t6e9susCt/zLmB+Gx5eS3DqcuZhlES8sYso7VVCZwD++i2obWKItlkavt3HTBoI2h5gML++ZAml
uPZLAQQD/kpsj3lCKEAbcxFQgsm+nHGNOATmEcpghITwSBQuir5QCA7hDYvcgAprBbt0fyTyp0X3
dA+xGonkrouBslpokJvIZnyYS3+X75l7kuyWWqWt6BUMD7/LYO44jGndxmbFUyCyXsoThZKH3Mnm
RLwxcF/jY3NQrpMFMTDp0XacrHRXkGW9vNIPng2U+nIsXcZtlzg57KU/QJiv79wRqI4e2+FfedsQ
w0cFbCifBou3B52PR8iWOut6pmzZH8yHAVS8eVqKMb6zob2xho7selbh8h5juSWG+qLwSYLNhlq9
5X/+/kDckfPOhJNkc2Z9XFY3XzFWPhA8DaX0S6ta2XCsDMQ6/WuLJsYiUyZ2ZBNJZIhi5HZ+xEWJ
6MXDp6QsSdLIhyLb/Gd+cSUK1q0IDXbhvIIy3ZttkQ9a2mmY3u5kqgB5OIhlCISL+pANA0Rbr5RW
iru4xU12S0/2XkhVzQh3l9sOEW2Mb7wya3rKIX9Zz9P9jPX9WN2OUueyCnwCqd2oWPXdUm7/2ynd
Y/aD03nrQDZrbjBS2dH0fxmAKhFuPsFHBXx+gMV+NdX1xnMZ175dPmiqNJLUk4diFlDtbY3Ywjgd
Q31TWLY/1OJlrZW7mkm+c3GlGS2l7hNwHUQL6merfbMt++OT0NOOz8x1+gR4Lzxott1/G/lV+AbY
sY90SOB5859JfOFaoNmdCqjj/7iiRpD0v6Csd8kg1+we2zSAz0EPDWX5rOlyE9+h2BxFnHAK4shF
q2rYtIkRR/m+Jii+MFJlDyC7clCnvBgsDiLACigf12QHBJqnOEovxiuicTWtu1XQ+I0mLiRHwnCn
cfX/TX1yEkpWQJJiFqktNbvEcPWqah6xJFCefM22zoDZa16+zYMmsL3NExjmfO3hcqSMZAH1xYBf
VlGsECWLJuyXyPpXIfU3AnT9IO8ioeb+sIlMBhSHClzZTvSjeNzKxP6on1I8GRDcMVTKmBd0CKgN
r0rXB3FrIu/Nt5XP+hhVnzLXoWdFx+upXBlhPxsE0ILAOUvE6mMoxgPXWUpt3UbtMQ3N8IGCOdQa
cBNpoeP/NHp6B2pLy5SQVJluEokciJJhwKZsqM5tvsx35QwVTAfGR+03dgRhF/93fBCYDfuVLebt
2FuZRpt1GACByk+Vx87HuiQkIdAAkhLnSXUMgIE6p7rFz68JD0IxZKqb4W2zAgTmrWwV+yWR1zdZ
Ptt3OluYDCpW2K/8pH9IVmejAyhppsDvURMoF2TE5bt44FfyXzQs95IviSvOoz3HWnyLQRckRKqo
mzl5eZY5n8w4bYbwC1IzwJRR0spNpbGqzy4abivVa4lgeXYiuI40LdJgrI8D4sDbs5/q88WM1cYX
gEZQHf5zfDvRJa3w1duzTUkdK+FklYTYK8umKhMzDbJuEgDRwNkcnRBzhygW5rVutR8CME+XxysE
l9iBxQE14MUKlKDL1t+FNf2ce3lyCePgVHDnhje+iOzspgYOkCSGhFyuifuBfP9ZDGj453vCMQcX
in/TTVkaeFyoMVZeID0d2sKhocgrhYlSo6l8IC0oS7ozJiYCnOZI4rKqCDpF6GpVrazMk3W/bLwp
z8XIJvdQ57Vr19EGEj4xFU/SLiKYYG3MN7e48wxsmo/H5se6YDCWWfuJtkYSGxiNmTSzQkoGIjQg
U7uoswmtXekzs0ttJvBpBSjzxOOnWaghJ8PGUGdCkobAEt1wgFjvNSg2hEWZSfm1vp2WD7mrrTjh
Td/qtnx2qqW2f2JpWuYEknmzL9Oysb5l/94tdjXeHp2yRYGFoSzXEuf1T1zmrL/TLdTwe0zjCIbU
wVId+IP8MLRV8BWGCd2+/0R1z1KBodT2T8A4YirCq2CDZLihGLPUTuaCh3dJ453RBb3pADkuF7VG
4Ym8C5gw9irWi9hfOR905WktJuym0HQqAM/jeAp9m2GRv9SdIN4oL8+f1399DugYRhhvNsiiS/TH
qs6aXZtkXJ/V9IlvgfBkl+sBo7l9FCcaK1djh7zy5RTh0ED62xDs4aCzln5t9ZsTu6u1ADfCFnhs
AKF7yr7R1AuPHuHWbxW7v6fbKESu+yyYflqYk140uilFxIUP/SLJRlKCmjPOY1o70qnnFjWZU7qe
QFoTwN/jEtRip5b2dZUfOSOMdtSYllmhtIatBvTmFLghFbH56xWJl0aF97bZe+uaZ34TaBa/JQk9
HUR5HmNooE1GvtPUsNWX6ZH1KCqRwEdMrzJexkG6g8aXD4ucGMWiemLKZly9U0mA5clC4ZoeGtSP
4+XsBSEO92FYyWgCPCRB2npe1dMM5Sj7UKq3ENvK0WK+xRs6SOB8jEMQD2yWT9bPQyoUEqG8Iz8L
sUagqqZQNVmriJuNagT/Aj7J3Pd0RlGLO05kYfrXI40ln0Xkcez3T1dxuFuN9Nl1OZRJv8uTJLF4
gk/tADN+hC06XfXQt3lRTP+/+fXeYenyBmABXeGeYLRaPASqgHQGyzROZ82xkb5ThlfNvmzkYHgy
m6wPdfJ36lZzW5V0mlZo4m5Ees5fTSZYQ9FoI4trxRKouON4MEtMbWAbkF8WJwxQkOcQFqJgGmAM
CfD+JdNCtmUmqMNhbAJB+L/rC2MYQjoTiWSZTlu4JBHQSU6WChAWHhAoYurk5YzuyUj9wXO9br3X
NiORIprr/Gy6sgBRWONdS9Hwzxyd7KAS1x0kIKD4B8qNKdVVH0m2vClIF6t0OZaoTOUzKwsetFKz
s3TjPur00Dhz3EdLwQ61aVcp6I+kGx/jHiY9bUcG7nNZUEameDgmajEwI3ofx/bnufXD9eGwD9OX
vVq2T5+tGM79VNANIMJzAwP2nbhyw/nSRfJJD6Skletvuv46YKjsA5SL1TUdRDzMe5zd3eWf1Kf7
pfH7wniFP2Flwaw17bvssEG9JMxNuWH35c9rK1ViFARP7iCqf6KV9xA9TuYzLNTYpQ8nTTiWhSez
jDtxGwp4Crf6f9+9m2/z9/kSKa2/la4RwD2iBpf9WAydU4BQ/xRgz5f5elik+ZyJTBLH2d7Fbvyw
XH42cPmOitg/8j+ZR1hfjvBcyRSpACRVqI1YzbXqO6IwNEEZeEszGnZfCkIGORnufLbHh9A9HgpB
fJ566Cy0I3s95w1n3pGyHekiKZCC7lC8o8UDghuF9y5uEBKhuq1fs1azRcRFGxqkJwwERy/cD2mU
bhqxNUyyq5WPJ5DmXjkXT31s8UtgGnkvOBv++QZsZAJkHGtN65cf2SiwzIkoxxdQnrbfrNOhgzak
9PxeXmGaanghjFBmeBUmo3jdcgA8DfOfSbYxHMlQISDp9lYcYUPNVAgw5XZ51GgSP1SzqingPvsm
SmVsJOz9+PkumAKYy6Q8rJQhhZ+pdoxjTCVTds/z19zOdXXmIZdqmMGjAXoAZHWe9zMdFIJnWXAq
Rshn5cdiHvqPOmGkqpBfUaB1fOqOXv00q3bC17ODjo9+ee/SYD282rt5Gkxq3VFi/BqkOn7WnBW6
k2Gaip1sfFmD5nqCr7G6kMhgklQUL4J2pXkNFKkhRQn0VH5NtPC9n/OBTLZ+1uGEjUJLFnIhl1i3
KSpAGPvwqViN7Vq+vfh5S1F0LFZ2sjp49YGrdqr7FCvtArMJJ3lmNo050gIwIaExt1MJ/xs5BCAo
yBHlMU7boOtLv0asXPGpeA3/pdJ42Iu/H8/3Hi4jVNLvhj5vnkysdLYYGKSA/EeZRIKCF+BRWWUU
o30xYB72EvsoCKdB0EpqmstfBsSvDJkJ9hDJ9uJiRFG70BR9fJsK62Rnk3L8SDCG9LGU97lYaKcg
TgI6vJaeVhEv39dJgAl8chEGcIm/LJgOOkxJrfnK+XCWeb5OYk3hOEHJWbxjN5EsNtCDBzzjS38A
xZeaT0f0QTnAXT4JGq+8T6b6TwnJNPh7yolJrlgzp5XrhKJ9QQrH7EEX9PhtbNAfN2hx/zabh9iy
dk2axTAdhXGLKdZbEIOL/knv8lbuP9/2Uv66YJkDeTvuMHYPju9Uyex+55iBxXqLBvkDu5OuU8ND
IIkOM5jgJrAX4GHS1TiltsfBkrzzgPluGDlo3HTAOEAuoadhROeRYVrDfXrvUNVnPoHdY5r/Gpmv
xHAmB0TtrEksECcAMh5J310cUqFxc8cNbBnSs7QwqvBI79iqq2Pm2zfSti4edg9ZoGuQldKhiDtw
1My8OCD2+H+qLJKJnQdh78vsStvGDv9B1K0ZioCtySM7+Kmc9m0XQc/wBskInB+0DLdLahIW38bt
wG6fHBczo58mVYUxc4vXVVYcUXLuNxJDiYvvHU/xtPcY1C+ufH5K+ULsHL8CQbe9FslX+4JHFOc/
b4X0xHfI/GBTZHZ9uahx9BOIkFO9mudmZp7OO8cIdY4u1l2+Duh/kv9kuhqjsCEriaW2evYPROjJ
PAEyOFgesqRM8tgS2YI7Jg35wtYjnzrI/PYqNycMcCNOQL1erHRYUofodgbquMjZUradJa7riR3G
xKeKAV9SX3qMe+CCZ6MXOG1poPac+nzf8+M+E2BRuR6tfaam1t5qnqEmNR5FxtL5XwPpaxKM+E8z
Ztmslgy5ppFJrJlOtgmNbC0NZxYVpLfF41397ZFBBgztVHv2N6XupeOR7obKQK0bTkx2uxEw7Y0u
6MJP16UxjkDxt7xugC4qfnmI8ujVop04ADKlYLl8HZ2A484AFm8JDCCgPnQGePAjrI8ZnA3o7AoM
XtOJB6lnRrEdMUnRdfPKjd5jJEX6XxxN3gjoeBzkwSk/6zWnBzTa/W4EDUMTqmCUd4hSwznRmUkO
f7p6362tqLc8q+3+FNm5MMEniDDUG6IzBkpYHg+WmRIL/xArGVathMwMQ++60DmTvXXBRP1cVVF9
Fjgs6JLHXmblTfJiXKyZqUJ/U+9espo+16sqfcmgM3RvND/+76yvKxDuvwcwSCCBOpqzh2w7P416
r+XW150Pec63gtVVs0/xFtzZZyMNkjhFnKgErMG65IIAa7YI8IloQjHL44+36AYkGM0aFGNDvTs0
FP8tuIj0j/604R8Bmolsgl2G422jmGK1+M9S0vrEmIcyEJpPUJQiOa2nSx2durJyKzNSgay4pv2R
Y2Xlb3xSXTE1Wn3dyGBY3QqVtJYj7GjR45CT1a3KZCjQuG26V88h8RY9TL6CZhIKphigg0JJ5AWr
fl5KE7iI9CvMN6PRobLxYzzchNt3GfSzxD16YxmMqhXZfAPK8T9aiJ/1VbbAabQd+P4gub9nNEhz
O7Z2YiL/cvw5OsK9MEGrHZ0FLfMcIHlY0M9Y4O+2oL48is+fEcyISyVSKicMRIZdsC6+Jpbau812
Rsr8mK7D8tHBnQ8spwV6+MG5hvKel3QYZGkuEmQa8fK2LhyAcUX/+Sa1K19IcUVCZnv/h9NBW9UI
gAKncy1AKcSfUijXeScrw04uTx/NrqH3OQJhrPB/7dQC/+pKbAEzoraJ/8iqCEOnfwXTTfutJmy0
5tNG5PJmqEADt6E0gQHaQq0XCmGCRj12qrSNFhQJxeV8EQ7udu1jVpBEKqI+kI0SjdSmoDZTbCJf
OQ90Fr0J3i8dK/1uYXZoJfLcbXvEDfStCvQ9goguu8d/+T3RZ6fia8x0ntkQUe/EVce9cWIfbsqn
2glxnWih8WSEcJubzErNKMRZGW4TB9OCbAqFqe2+45scgmobyC9pkEN3bzqlXa4VWpV2pFoK0rQH
u0hKPAgl/Xgfj6Cbutfd148ZpiaiPGpxMEBsmfVr+fQNrx2bTFlh0yqMIObC0EJwsMbu0A9gIx0k
qXsCPXEvGpJ359aZhKR9+hHKHWYUKdSSWUUd9hsLbqjK34wYjBqk0JVz2o2g+IL9ukBtoo+Zlb1S
pPEWNHvd91p5jvxK2D38zZMM0F+FqM5Dr8+zcqsSy/Vm/tNuLlKDd7IYBa0ZLlN60x5ac2EKvPT+
/B4KwO8zBOCQ+QCQg+SF52tPQesb3bX+IAU36TdQZD1pJaZ8t5e2sJ+nUOhruNdy8Qh1T4+xUXmR
8Uc8JVwWxgpSBAhiaC8MkB9XtolOwSQvZ7D5Ed0OYhiBPSmqFdy/PGnoxTzGXtiLlDGQ97Ovie69
JjojE3yhtzo8SPJJEr9U60XXvyduveKenFwvT6vFanEQ7pYsmWxGCTpAsNlEAlXBqVPoDqsfV+XJ
/WJCKbq77jQxwhMglgO9CH13S31j2BE9XEs2+jeevpvKJRWwlNWvnmmzaWQBS62SsxC9RQkCwE0s
mHH2mW2JzhS8wEFIQMTiZrMCYzKGFwRTmDXav9le9yj5JsyouDnAOhxezLLlfMuyaZUDtvea3iT7
V2meWdJ1G5pz6Y4ZD5CX7lHjrXuC2D86E1kNOoS+QpqpVn7fIWMMx/yKBB9lYCbbYW8NHFQ8CHdZ
+387UTx9y6QJQVnU5NSbKH1ArsMHzXbyyQccO2cEeA/LcXiWLV3RlEheaDjwyxpnAUrRrkwTtrLs
KdxNdE+Z3wSoHMoTVwMaFwDk95L/egZLM+f/qNJG5njyaWkKutrJTeXq7xC5sLV7x0U8OTkU1BGB
fw/RxRC5YowINU0dGMMptoreC4WIZl6SJUYR6LUSh0J8olFhqxbsWg9rH4ZiV5dV7pkb5T+Zoeee
1mbz5co/zW5u7YQ2qFkPXPS+dD8T27JV33nUD3Q/PWBjI7XDjbJKXz4I8M6CVwKVfJgwTDTddJNS
GVXqSFiQuAIfRkXU5xlXW9z/ITKhSmW6dFoYlNPDFZIgPeh8gcrNPE55AFD3t7bjjDcFhyp5fncT
0He5pIRCSVp8krmIDV5LNcvjxnuckSaNYtZsiDtEeMigIDJiBi0S2CETV4b60llecNerHd0U/BQp
8hPItYptv4vM6F/5AFjWxa6Eq1RsuE3T226iMnvCuDbg+VoXGuZLswb4UgPPpb2HXAc4FKofWM1B
AYX47Zt0UxMGJX7XweXh1ogN8GOekShz7mhzKEMIIl/WqA2/KYQ9ccWZcPvUuEd+L67wKEi55tBl
90SEFGRjVRTJeOpsPOxr4KPaGE/Z6Z68n29UiMzQDNo4Vu59T39PwH6smpK0dL6xbgiCybugndBW
2Q9wgDC73decpgQIs07+d598ewDQcIjN5T2w0RtntdXMcqo9A7xfsmclvltzzufvIm6qeW8fHKOm
SzHDuJ1dTWiNiiupGixofWcX/z9+zCJzpfyhicbJp6ymyAbfATsnkQ94PVNuHxVvOUNswmUyHqJu
A7IuW58fZqdM4b5ZqmpyzA3jhPUfblvuVnRkFUDkwrfOOqcpYz5X7m8uFQK+cY8r+1YJmdfiRPSd
Xuq8unZJlaPY2gHBAcssCcwbv1jYpGv401QYNjWbQykaj/RtplklzwMtVzYv45vz2nikDRfdxgFe
fd+5ctjWZx4m6EXdpW5mjg2sUnT3qkli7kBAFTooyAyilXQF4733GbB52SdEZwE0USkXkQk6jNE6
xk/7xb9og7SuBqQaiVEvKG7GA+oMzdHJnOxbzU6rH9kGDglgS3lo7zJAQZSTb9kAtd641YAJ1j0o
TackjaB5KMTjChfO6glgH2MydUCb0xDBTgf0KzjZL8x8+Jxfgo6aWaLbd4WNA230RRwkYWS6rmcO
VdXKiXaHgM8AuN1SrPjukkl+4Pc6wynArtl1ymgEFl0cD187IPmK164t+KY6hyilF6n1YCZ76iyz
2YCFvvVpaPjEY3FTA/IUUocS1DlyRLLn78zqnH5WTMDUrQA3zKL5p198db9HNIwlPdJs4+37WwWf
4e3WvChv3G2/RE0CNNXXkoZgf/dDyfFUO+x68Vkq5mB5Z8z7HvT8JgDsKC8ceV8Oitybu15yMzWr
u22wOdX8khfP2tgdPvxBvhQ0G0ROj8ePN+ePHO6WxtRewG6OfJQ19jJewe2NU4sthfecdtF1y3MK
zHvlqgSrOAdaWbsz5M9fIP/13ejrA3+YsMIW3d+A4XWRaUZK8IU9jNN0y9slj68+sxoUbLI5/Ags
4e8ZPpQt60VkjUhPA9+A64YMxgcmE/jZi8p9ZDSUIIR77eX2Dyaa+9KUH38tKLW9Jkhpmbr0dBWj
ijCLhSKtz7+fJ+i6tdTmivmpoy8SXqXvq3siy42nYwNitGdh9fkNr0vvm4qh6sWnMSPutWeKPnwX
E+yETwmmqzhmZvsrvjGd2B+SwlvFJzo3sIhdTsPbfcxUzabDVJ+jR4dj0xN4YsTjvaFr7L7Su/TT
RakaGMFDUJerP5YYhm064m6KzD+Yw61LFdFsS3t2gmmN14CHM36kIn/9B0UBLboStpyeEaCgVh2d
Mt/4eXeblteYg2KCIq1ZXkch83NR2ruHLL0wElZghM2mQkYHe7eDXzUG3I5vS0m4YkkVFX3OrbOm
lV8+TNV5FXB8PbkN8a62/u02ynx9YtpxYFUau5hw2LWzwKam6fsbonM8RYH/TJpgtIfiYMg8YA93
Yps9BVE0b1l7jolNKyecWAX9zcdbRivpkR4YXqFSNU+hjf0aCZwXtmd9N8FP2elDXr8unYiP+c9n
a+bMR+gsFHjiP886tzd+rHr3HE2lJWYdKmzXwaxN9hpzsJBVJYnZm061d5XFILou+9wBHhXrvjLn
PMP2uOwYKH9OJhtfXtaTLSwzLMXdo6eYCJIAXB4cBf7qoN4vPSKltpwCT4QotbZeRkjyBc+ZEE8i
sqrIeZbeoaQZvnkb5iurpzw+xx83+8ILlt2rlzpSI1XJwdxW0xUXM4ls900VsoU0KilakOtXEtY1
ZLjTy6OnXzrcpB5gcNuCtJDjPCxsvTlj5vRVMNBJZIq1Df13kZXkP8Xw6NWh0DYCoJs2AmD5lXRD
ZEcQYb7M9G6waVhGwfEbQXmbj3tOwF5Ck3lGysS7XYY6hzZDYdQUrPfShQWKZHWjWV30T8+skfAe
NUgwd/L2Q1cPx4O/1X20vmZjwPhvLvr80d6xucTXhSPhHAiBbickte54vigFwpE0vOrZ8eJIlsVm
+I/3hyQWmH1ws98Ql8BGXpN/RqpPU7ZAuYhd9a/Mue1TkqLKZzGDDTxUIB/zV1JekQATXIlFeatN
yxA8l0HnJQR32UfA1RodSaXwEOJxd8/I/XociqdUMIVGYdVytAQT3rDEGOdcixirCsBvvslTq675
DcJgTyiwxi2CEGVzEGS2FXgMSMB0gsNwdP1OQXnjvAjid0eafVV2kb8l4wqbA/8d3G5BaxtGKfHW
MT6T2RcvPCQCipMAw38RGJKkel6Lu53AMgMYuUZIRmMTL+b5sZ12PfqNvKXdrxMY3o7mslSDyQ6b
TX8DZshsS3OyjnkBbD7iRdctRuxPauNwHQDatlClzbLA6hiMW87crbvUYDOkEmAix6Bgp/LSag9t
OAtgdnRvwa6atyKYSMRhR3zMOjXeA1kzUsbyomZ+Cwmmn4kHvquqAcBFxCdtEgr5HsYXfVj3inf8
VazCaiNG14sH7LjBwwerXBM3geWLrurP0+kxpRomuUIWA3BbL2iEJ+8HlSrH26d3CUM5/CHAKffu
rsmbegwcl2eg1bD0Q5fPzHzvJgh0r1VEpW4Qm9S8YMFe1ktjl2Gs5IrnEsSC71Vrj6K8FYIT8sxU
s4HnCjgZ85QZJdB0LTSfQH89Bad82tN8C54spqgziGcBp+0fXjV6bpH8qUWgpU2qMkUlE58vUhnm
usN1uUSZFJ2bsdxdPe/gifV7kYz/IPV7Pb6Kx3epnxLaUqofSN2NVqeMfWGCHYMQvEIGOoOzvIZF
jeFPWnHpSnqE7zrZc6ua/SbgjMuYGzoo6zNoKtgksrkBTBLjxZjxtuaH7udxc/jDVzAnsQsZoQ3+
IqGTuOo2mzFYvDupMQoHtfEclrUKcK4bHlmQqnitRSdR7SNHby+Nt4hWVYnGqQn6ViY1BOT9SnhF
wsEx8eQsE53Gzq/qF2/FwAUl86wRjTp0BPPWB3KmWegk5bZbBYmYMp00gb9BfCzWFdlzpidNIosX
jYWIjlRxgTeo5pJYuhReDmRC4uTcb4dJ9RVlBmYHrDzfb5U6a3GzOgIEcufw0x+H4VLKZ1B2ONa3
QImTVp4yViVTEcHwktq/KfUEqHF32zYm+VTSOCjA6inf13udqigVb/sy8XH5DbCxGYi2reunmtUP
q25foLZDlGdl+U4ZbHxyu6bDr3QutMzoG/Q32ep+umZki5Rv4nbqNYXp/KJI/aRqkO1LG55+itYN
Og+fLIL9s9W9cGoTWbwqgf7n/bq+LJNBi35gq381JjDFZwMI9zo2iYctjWSiqhacCS+uLEsJCc3s
9L/bFecLGplo1r9bvicL9nhSG2BGnNUEaehwlJ8zMKmGtfi18ct92cuRzHOOgfaBA6CscLE0zbOs
jxLUe3yzJN6NvyTxdrTteVaa9hW50i5qf603ie0+48JKTkibPoqhzyl1hYvi9l04YdcyR6+Gx+EX
Hv5YokmMU5G+sntrrQIQrslE8JktB+6PTF3TI/a7MB12Kzw2+jpf1t2CT8nh245y5d8o5NpQ+IXB
oBGAsex5SjZdczBwFf4oJRoJQ65sjaS0rMQAF3N6EsUspTCkhX7glBhNpxQ/LZWpuXVhuaodZkdK
EOyUWam9fQfhC9O+Ilbbglc8XN2d6Z//+RtwYflRoGipclEAsPYrCmfKjt6j7InKreZW+r8ds9SJ
XOXB8dShH9tVa1LzntFxEsEH5VWeDnP1MpFWZWGKscnrd21FMXFDD/0Yc887f+LPpccKexz8Ld6h
rn56eaWGYakbzrMiKE906HuPbMC7GZ3USnahLHMrIFo+5x9yjDeu03rDjEeE0EapwgwVuqQc7qZi
drOgzJDsiaEESu7EqBZDbAhFEZEXGLUYAaOE82s7J0jY5S/TVOAgji/ncetFJexeEvggz28UthB/
aJ+uBkGnNyNxg0g5mKV1tCYCE06ge77Y9a9MiNbJ1JxpGNcZVLjRLHq1MXWCGwhADieqdWL2Vtah
4+K1Psz8w8JUrk4tZ0q83sNgfcLNyFSctWhsKLAt+O4O2B/ikwRI72Sbmzf+lTVVW3CAMb+Lkdox
714ODSjYB+7KWy4ydR973ja55sQS1ZBUg+K+K1yhPVEBUFQ5+khkxRX2hJ/blrD5HnDJj47DiLNV
0SiftjQRYEqrxnVufD6YLaNeswpCVREnjlgSqk9HhTSyxow7w7kXTdSxpzKx0MylclN8i65UX7vF
wkYNsaesP/yLd/Tl8qL1k1h8E8mdt4EV/ebJXnAelN3fp3l6jF55nq+34BhvjpbGTWrhX3Gw/VXh
8fJewnh24iogcZzCpEdOQkieR3LyguD5ERjxLBzbf+Ntsl9wm3grTWHzUzaMhC7Gm6Fqus+Kf+KA
svlnSYQ0JlHGPcC8xaJxMbTxDCzoInoMmP+GFp2JOk7h8s0WvQIn3DfsnmZn2taQJOdfaY8BahO/
HDoohLhNrWeRcDWntNpXWCB+dNJu8D21Xxo5+PsVda/f9bgXJ1EyuoF4pCw8Kg4p7Xi9XdvhUXFJ
lYvjoggwc82gHkfApybNc5FZhHSTYzjFP+gVhKoUTKVXCds6IS95peewowNSdj+MVudTEnO5JdxV
7h9Nu7UIxQPqQg7vISzGGoovW1M+e4dw8h25AbtjiiGFUcR/wzrLUbd9s6wiOV1Vs+hqm8d4rvnZ
a/+gKwnlcg/7wedp2Lhsdv94eRz9a6ax7lqVcmdsIBPDaEY/GUDD4rUXXOsPg/LNrPTQ47z6cneu
NleblmNhal5YijSuvR/dM+aC+KbAWUItzJu/5oFD6JJ8ubn99Gt2mi+rkngZfgsK4ApjKZVmV0qw
FAEsRnBYzXTNTQy7ZjQr/1pJ41vzu4EXB/NZqzrmH2dSqVougvVbiYcOlNkRAOfY+ckWawDh6/IA
wi4LYfU3jT4LekasiXyVkoXNGVKxPqhix+OFyjVU+ELZQ0FURe8VUODNCjpwpwwzV3gxkL1S9MyI
QxjUMUADuaEyVTqzXjKqdxnYJ0MdSPesqKtQ8cXtfl2rWknrU7Qff0p2P6ZFkQnO3pV0GEXQ1XuL
B9p2oC6FlQl4ez+xJrbTjnoVXMLZvE7XM6seccy8VqP09Nl0Gk9k6vW4GzlgZPUpHxurDOkn9vFG
WcXiJaIjDHwpc09VKvSZsmBnKD5MuZPdhvZJO25FVeJXuvj2o9I/nENGT0NXR2WPozz/8vKXWXRD
4y6YD1XeEH+w8NNQ+KsO6BKsW/jShyrgZ56jTfm+thnz0v7455snvVbRyAcrYYC4JzPIvMFJQmcy
0rim5sFraED9GGuvUnd7mLAtObIFfP+5SMpMGp8zwU1zf1MamcJAA3OYnfZIGuT8yDeINnf7r9yS
N2xB597kwxg0SvPAx5NERjPYnNfxYNdHnBoRcuN86bB3ZjoaQ2n47gU6X19BJgGurdCJi86sW2Xn
hjwbHB6ZgqsG8ymkBna2s9mm1DyQeglBydDU9mstK6KO7e3RXgoPSMUiCBEvt6SamXpLN6c49+KR
DxaAGIJd3vmn104m9AaiL9FBdvolW2rbTcFJiex+OIt26LJ6Y8uxOEZtqaMKKBHV+mIW5NwDg4+F
EVKLOgn5dBBCKYHkSJmFeqABvVd2Ukgk6j+ZQJdRQA8JdvIKEOb/HmIsv2yGnpNZCP5Vv364PShX
UoQ6uECsP5+zAyUP3Jnu1NaWbqc2sLmi1+5vEtqe55ov+uy4kyIATLF7MpWoTsEEnhj9mH2O+ppk
VEcSDmbtUi0SynSIhY9KwkXVbaVKbGt1idqRuKvk/kLebS7M7LDFq+A4vZ+S12sPrwIwtkEHnwSs
zynFmQr3rQX/MLemNsn+BsgC0drAGnNgxLfDxiX3VdFN2/xV/xsfDyAXyU5cBAN/uxDesOPaiue4
AAIMgyPefHNV5ydplqcSpaw8Pywfaa2YtDZ904O0S6un+kYHEa5Rc5dbaDV++QfVftyyGh6WLXuK
OH7GSnQcSOQGVnMfUjU3U7fckO3ViMghF70pMiwRqIIVwQWy9/tCL426cYPKl28lNYBuj7tKX/WD
vItau/9kvgu6fHegQ+u+IyeR0MuB3+KO/YiuHaUUoas14q9EygS4vyMKjMfbV+hnp47+E5RNJaKl
YJdDzfEEJzsIwuW1/uBn2ODPe16LVc94lomDlqNds3QP5n3IMLA2jqrKGRutFS7B/6/FGAFLmhZ9
oqWDpUo5VrHf0d5C8Lndxba9u5r9isc4C03h3CFnxCXycP2BCh1WhP0p+aBO5E6pC0v7DAHzvfhH
2VTH5SDYGmHzUka4lY+hATTv4qehOB31ooaDsQY8gA3aLmeqz+16HBqGnbjCbKSHUQr3BzLD8Msb
gGUr6CGTEfZHEpq+QcQXkRPwNZqbaqy/fpHu5lbbbdP6eHaLTt2F4o92ROOQy35/sHYGYBXDdW/b
1TrU/rfgLqcgjt4H4Gm8p1S3g3TUJ9+hejptHSgVcJ7SBvS2u/x4YxfeEL8XyTc+6rumxcDh8ZSO
ajDa4zRrIbMFoXJtqKsOvKob5Vvwu2K9wn1gW5Pbc37QbUg0ao6xrmGGJq+ngq5T0Wlk6/K4yGyz
TImOLwRP55bSCmPVmjm6hO3k4cgO4DzftKkbQjmvgE9qoikCTp2QKZbyNqFyV28R2V3QIU7USf1g
G6Lrvh4btPf+DumgZykn1cEZZG8sXO+7Ud7NJ+JcAaKIRoD3j8rgKJxHagStikBDnnvhTx+0sqgT
VdC1azsbvQTSxqsG5p19Fgkp3xZCpPIottUiif/hvpx5uAHYuROQZHDLzUj3nJcrYUQ9Ylc+J1bI
kHsYUuGrtT+ihQ29dfnXo6QyBnwVyllGqnnNLPl0xg8486LRm6QDZw9okoLqXBpPZHs7PrCsViQR
xQvlHyOyKRUuiFijub5P6JTTNeG5Zrh3AGvKEAvnR7vNdHir/eue8y03NppV6vkQoYz8zRMGJCpl
YSoy8C9TxWI94J4H5Q3bgCO6Sbnq9IZwmoVhuoTu4k8fPH4rJ8xbUZECFA3prcB5BJyAzEdch86A
Y3uY1PGRCkYwYUmeuXsi6uc1iPTY81FqC6csNZMibD0VDgHs/PtJ8E0WGjFom2qlxkvefn/MGMHy
JXkurZuvD4+QjIuNIj+zOcXFLWwr3w0KDc/Mh4E4uw1sxVJ3E9PPUItRaKnMDgTf1LcJpwKTOrqX
ify1YJ1TNV2Nr4abfDouVO64JB+r0Wj1A4N8+8FgBfVh3AyFyv50Hj0SL2d8NwerEq7YGBSZc3Cu
pAPSTwMwSxGHu7yoL5H4xnY2cgf3lLrzS6+cquC6tW7ZoHk3E+9nQOM9XVxN7nakBq/YVR0duKqK
2MYofh4C7/rxL0X2KcsCEIlxnjVn7tWixJwoyDNTYVl9H+ykY8Uw2RUoFMYlSvtObUX5mDvLYHV0
2IOvw6bAeK/W9kY6S2uldl3EbTbDpwz1c72/9lAWc5f9t8TfJR/QnEKS6JunquifEJ4VdkSkLt07
WPqTu86mozk15uUaKz3r5W/Q/orbXUuv/7IKwk9NI4Y420k2hYiUyPI0vivteG3hlPMK8vWqU8gy
sApSs8fi3hXuDuVyZhMJKSrW0AJrkGwTHraQdscEZwia2gCj3LhOLARjj+cOQ0hZtVdqCcb/o+5D
PBIvPdDeEGQQ7jcEWItpvfB6xMDAUXjjz+sz2dMZL8v4XTQPjSF0PtDRUehBIh1IjIaT/1B5m8Mv
0Zl2YUNtYV3DsG1n/Ik0cDGq9US0vTlnXFLCkQnpKFCq+j0sE5kTTsKBtACL0Fr4oHxmhvM+PgGx
L++IuujDQ9IAOCqOgzqh+k8y7c26hgxLYS8PoS+V3rHKlQ0YG+PZEU8kPBh8W236oyhdqxS4467x
QkJXes8Ap7BAralUkOSz2kigJyw2M2CPZHin/PEhbtpF/FxhoRSzEH5F4gAad8ndwt77JCU+WECX
aQNh0zF5/e5Sj0/VBy5sF1W6GZ6UmBoDchGPzRGVF1EVBPxVxa35/yXIzeDQ4eKI8UoMElZYdu4l
2UJEO1IT1I/5H/0/a8wQETgm+UIV1rXDOrkoahujgMNOoLyWH6gYGpR1oaSY6v8COpDL8VoKG4l/
2LcYsKucZH2KM6ueZyjh6x/9kMbi2rv9oqvuSx83LrH/X0mt3Ar62QUA8jYNe4B6nprk1fQ7Ynxk
8ABhBH0lnFvTPzeUqD7yGhs1P1KttyZu3fwP3LYZQAY9K06i66uJ+GwM9Gk4xbvmsb0ZqDckw5rr
Gh4PoJ62rnNmv/rH0FFfa+KP2i3JWZ2pfVQvsNFKCFD54lPO5vx+wrCmbR//kI2+w4fdLaumRn2p
Vd2AVhEHnF1T2+VMOEm5vX410s7Ahd6qG5HqMXMMl6G2mRfu1zXLzdwNLJzRHSi0/vz3dU+w9Fs7
/2MDRN5wDf6FfBSSubvWKYzZCgjzSPeATXKJaSkb1BWkyv6Q3i9fsEr60fHSCIIG32OD0feHXrbf
7FGIHGAxHEs6TDiurtS9xtHcd/kAa63J6VYsZKa8sBuge898C092z28udWxGc6ug8S4aEBpNhFH1
JB6gnW1JQlKPydt/Svaxkh9XOFro3J9lakZWZafmfM95FmbgmLChWxJGRWZ+AoeKZoC/AeGrnTol
mL0vNCVVRnLEAxouTNpcSF26CuPG95NVp2WE7DWvL1Im5He8qSol0Agsf/vS5SLTSU5s3h+VrJ2E
cXMK9T6XuubyuhLid6Jwj8KnR1GUkMLsjdKsLrl+jVKxE8M0wd3oDJyWkfK27bz86Ig4joZOjYni
orpnBKbNDHWBKdX9fqWewfGDnafr5YohfUB6ON1t8yaA1yemaZPFoZaIDHOimIqMn538HOry3IKB
ol+aruVSjnka14GEXJbPMrmBlj/M/DnztcPxK61mOoFHuaea8OwM4TyU2OzwqczTIUg4V7EcClW5
cp+PvoRotmxDj1d9zyIx8LVApSBluB3AFvGcXqvCs/AJTWrqSD1A1xaUU9FUUdqikjtOSDt2RUqu
sYjxRJ8J4SxkJJ1w0fJrgEavH+XzwTHWTgtGO6yxivIfFYf0nR3M/SzgZnaSTkTNOz1921swnTPl
j7IJyl5b41uD6suILTSrBvgz/UF8qoE+X9lTKm7WsyKLucH/5F2Osrymw634UWaVu4ad3Vah/rs6
Fcbb7ela9qP/ZIVFN+iqcRj6OUcyGecbVEMXeJ1Fi/C/CYxYPXbU7KKdKVN/nhSBHr1DFIMO9N9b
DB4zG+WU5KpruYizqwQ6DldqQC6UK/7QBy5NtS/zXqR5wJrwlVNjgqKjZgK6Qim9u6fR8VJkSqVp
sNqTKnLbhGsNttu19QBoVQCebjziAN+hfN4pmNwoJHlM51aPPPyYsGCziaPn0j11Qk6xDxNdjKQ+
NHHUFJ77S+MX7KHwyMLMQsx72Yv9+y9KDc0bvQQWCE5w1VQhgz+cQWBjeyFy8RQMqdajJQTyUqSw
h6c9mQyYLxeOiPwpgREjrvABKj/vMnxmksWU7EKL2XvFQZcVHuvTLadylCEAAl2PzirzsNaPeX5j
CjTcXN3ayCS91DGsqkgvSX/90e8JuMOPjk5MS5d7IczKzMOhygccsqtq78z3MJDydFUvadjm3AES
on3zfkZH+GdQtnN6Un5OaMT5yUbZ81tEdvV50+dCt1RzHV62rXW9oHWyCi6slumC1C07B5Ls8nU/
5Ima50mh/i1S2frL0zYWvPTVRWDjhxECS3Xs2TzsQ0h3boR8Jwabl7i4qDSMxivI7w6Ur6Qi5evO
k8kGSLNauFjQxU/nI2PQa9wbjNm3ZKH41c49Zc/le7NannLrhQ29YdRszALhSKJjq1I2r8ERLdsB
zVK0onOuixe1JHRemaNjtnxMah5uC17aCa8kWHRA81GeIPS82CfDtSFCWsajzK9qFkp+Vn8DrA+3
z4aPqJv4qoroUgtaMsNwnDDe6oCqm9vhRD/2sdhlaF6mqmTZUAC34yE3j85tj/L7LGAaBub14Oav
3aBSvmJvvUQT4xpYvCOM8C0YOwfg4KX2T6YzXeuG1RAG9LgMdaY4da3KPHicKhfkZ9p6p7tpnODx
4J30VDsg4JSH6MILSf8f+dIHOs8WWdJkTIWfYq1FjNWY3fUMZvCXDe2cPeaGtnh7bDBdvl/6IGJk
O0WUVPNqO6gLIr1o0Fdyn123o+ouBjQAlSYw5uiuoLjPSimGY3E4LYi6HMvKAPvGhkzPPzEgbP9X
cc4a/fKjyyjUGtUY650j9usRhROyNGPeSnzv094VJW30qt38EVhBax+F/zwbDIO7L9x55FOrKARE
F3nct6QWMWVtLjwrR4mIIQWs9u2qaHEq86/3m4QwLEZTaY/FQZm+9tM0FyLvzXW9dGnxSYe5o6A3
7WvBLXn8PPoCE05zWz53f/Qnf9U8FUlCcVa0C1j1zPIc1KEUJ9PM4lLv72zGqBzRDjiAlf8D0HCI
jKDgrEk6jTQFbaYI80UUB6ZcXKS72HvYCw6IVneehK/MKDWKqLbxpSaKK/refgFzKosnWkaSzOr0
7zsTgqbJ5M4tj1WrWBIfP85taRObRyh6470xybSZ8oYr1DCQ5Mep/VAwIUV43uDjF3u5S+hdJrgM
S2AMsokASGLBttEca51Om43a/pExY1y+Stk8iWXfk//uYek4vufMtw4vByyidPQ1tMdlU7Zw1CUI
IGWG+F25yNAUUA1xwpRFJUNnKRwm9gpRCx1EtZAVFci46bBbYOa8jImsoR76N7/azQ4TUebp8BLS
chcgXds7QgFm1fKvL3Lizk+OYKi0kf2fjga8JrJmzZokPt4RbNkyIQF3ErTtxH3JDn+8kEkAHTI6
/LUKNSetzwF1AUG78pIvrSbr6cMewW7yeez/lJTXfFMAeQUgmAeICKWW0V8ExvSjSp6P7b8Pz1Lt
GW6o+4MiaMr3ASoGuyRECfBFsxt4GKuQFPHGJ7YLaKgDw+ZQPNAE6oT9uEpbdpzRPH1SXKNvw/y/
5uETl8MA0Q5t+YvBKQN3nl+woD2stVFVEHddc5iS2XCRSHK9YuDez98waUkpH35Cqj2uR0hnGRx0
10D97GjDWzGzF7iEeLVB4XFinmU0YZmif2RHYFXqHPSiSUYcAuoWmtjuOUTbrdOmNAD78bVSAlnr
jQ4avWF6exYDGZGRo6/QqO7XbJN/u/MkiLR+QtoZrg5X2F11jtGr5IckJs4bhk+L14A6MkvqxfHR
OY88lD5QBe7vABLs2FYNYzmNuI5+Qj/QiU4VVmB9VPvUH8ChKIo5aAhmNni2+T1inV1iDUjpyToV
wKfUIMs1H3Jc5tj9EpWTMlh3SoIJSdFTzNVSDMpEuJ+7sw/gfAQjwY2OTfl/TppKlvjV1d/D6eK6
DMNlI+LH8S4J2e3s81l7dl+ay0x6eokAHmnmv0RwFGe9H1mYd9jqUABgwE4oSYn4RBU2hucNcTBN
mQf8jPClyk7xASr/HvsK44TV/PVBiJuvAm9+HGXDBf3n4XVzhUh+QNvUwekuqNg2HGS96b3kzrtx
v7ed8vNKcGdh37F1Ph0n/Lacp7S5e9HpcaU/gqUaHAAEjPRsiHfGEeckMxVyzQGKMWV5ixyOicSC
tjP9+CAR3zfWB5wbxQiCmcXaEaRi+GcYrMUbHCQ6vx2hbUvs96YLdTIpRAyMAIQoOVQIa8CmX77k
kLf5on3r/60tF72SYQQi5Y0C/2/b7LWwHkYsXTP0Oj0OvOJzFcAmnW1QWwuLfuCSdIKfPO+YwD8L
VUaL26voBjgj4s1ts5M26u4sFMQMQwFhOzk2SFxk4Z8BYYggogINcMrtXyCtBNL8yXEfWQ+OY7h1
HUEQpyHr2LdRYE2/Sp8iSTRYHQv9TCgst6NxlU/1WVxPdV219r9XO/L7s3M/fsTsvM2Vs1M+BAKy
aC6/Pw28kb1T32z1E9Z+vH8yQMwFVsOzF60vU5+li7ne1PmSK4S4IPw/l2Ty4FKyUJKl7ngdB8iV
3Xkq2dzLCYZ2sdC/Q3FGM48bKF+AhwfWnL5NYmstVZUBoU1Ly9IjTAXvOFrzsVqUuyajiKJ5Q+kd
xje/wJAskW4KmCkplcE5QxeGN+HCmJrdnqpQ8vyU2cljXMsiZMHayb5ksoPrLyrrsFEzUUJfOP4c
20DkBaZiYvYn8942MdImUuV8/UHFT54a5ZznN7LwTL5fUDa/n7SqS2JEzH40Hw+9hNy4SC93Xbgt
wDAJC/fGyvYQJIG7FdZOiRAGu+oBD/2z0vbgwOg+0Dz2n1VVW4nriwT/K9Z/OHX25u/0lGdwqXoz
vca/CzFLNGbAfGE1cRRewmt+w/AMc6dJHEEaXleX7j7qlHDr2ACijbeb9WPPPPEmZsBirPssdAnM
yuNVF7dQddlF0oc83U+qFAGzZEbw+sCC+wqUbzgeY78H/4DM1BHsLxIppv8KRZsaMCp2j0EpeGj/
kOr5vuwqJTdO72Mkj2ESCi8ZB6Gi7oi5y8R1ymMsH7ik0aA/J8psD5x5YAo+0B1h+htH6G7zpnfp
8smUtZsqLWjklJJ2w52UY2antob4ljWG+ibL0AQ+CPKgIeOvF6Qmg1pWeDhDPWeh921X7MRmkFG6
hwT4fJQl4z/9jyUtTHkZE+US068VdiViPr5HuwiYLRGrKTNW/CnfMmwF1MJN1G8QbXiAiW7HPuvQ
kPlvMBJfu/yH5tNVW6r0X90YL6Z6IM1MNyoArDqw4/hQspn9G/7o6kSx7n+oJg8APSc/dH6LWgpC
QXCqheFTgKBNTNovf1U59wlTH6MjwbR1nFIabJlyF42xZe72c0rG5rlU5xLQ1ISOFPu5lhr1q6Se
PbfFOx3+wNIh8eOEFaQIinCSg2veUURcfWqahYF+7UrPC41J/3xtiUjabVcMB9jy3uSHrvwU451j
Ke6P8NQLEJ6YpcUpENJReZCSi7lJEhd9q+zgIHWpht4gLlxPWr4jr0b1X/LkvNj9vkJaY20yX3Ra
4NXYU7LCPQz28sRDTNgMZZfqBQccMzlw9Oy4qvieaHORdeQVsyEtqpxDC4iUgr6TSupZz9hohK1F
5TpamdYtgu3sum5vDbSVTB29txnnuZN/uAJAB632YmAtOkNAPWUj5gc4BzH4XWEkD4sw8xqE51fM
lo3UPI6RPAjT8C1i6XCDm4BHfzIkZqVHQRVw6tonFUu6kS/mBM5OZBQY52qmkyKnp/DMpKyZfIXe
ZUnkqYhpu7kcHqf9+cjXqJK+ENucnpjEcXYgZ0F75HWctTQzNoyLHN2Zxih6VGZuykr7CK52nrFx
caawx4XbYJK1LeHyMIDSCkZAb3h4Ta5LhZjOPpWrvHFsngGjK0NqB1MlOersan3CN8JDfJYqKA3e
hX0U8vJ1sDLQqKHNw1QNOdV++GeljaiVwhDF9JVetBTLN0qP/0rHSUoXLB2yN2P8uFAXUCnnwgd/
EYI2SuBtamnjsI8SZy8J1sK3A8VhdMg6SQxb/GuAvvMigcDyZkip3e3vHqfSiraRkVSuWft7oGvG
ELibkiI+JIcx+BPm46GvkV3b+L00WU/g5fFOpfwbwSgFBa7OsNwbLJPHdPpV367U6IeOJHaU00DA
PiFl6xpTWUqNNZe80utm+o7hhU2d1drOspuxRrF8pqMnY68+kUg3PmV7h1y0oV3alcs2QZCqmKz2
xXr0y87peFrurFix5z6YTdYjscJTdaGpHRsAKm3shk1dTteqItmifikRIajQXBi3my/b+bpJO8Yo
+gcKISoH7xz6oDlIwACqAE+QpSjCJHrxvIxSFp//6DvPHT1O7L5XLYklWe4xMqqLP+j42h2spbnp
urVFk23U8g5lumr1cc6J5Lj6rgF/4aCwaY0bQmsmIgCoJui3SlC1pq0Sd/HHaDOok3/Vu9mhVsEY
UPalt/sVGibUl0ilNq7LqWgknN2lXp13hvyj5gT9XeMCLvmraaaRqOVn3rkMORXcN4Cb2kAllp5b
UD8MRQPm2mybbEQLSX/EFA5PH8FMg1/dIaeKcju1QgHrr0LsWAi6dCNT1MCeNhEd6j9FlWIaOlXg
Bh+WnN6nH5+eS9xzTM28mk8PoRqIMVh/19rwvp071ztXmWIX7nsaAHvll77zS6Ijh/Ly+ANE95kP
1NlqAHeuz5kwr2zULMrkWTKywSMycYnbfLMAJs81+03e5YGCSYOiyLn6NtoGOVERq6K8wgxWe6F+
o9GqeXAXnHZwgO1pzyIi1oC9cMuAbiT7x/GrHRVxDm+2INFwVHEQR0Wln45vBKNehRnqRPxqfLk1
exZ7S64+ykOvGTl8hZrAhJX7mWk+vm3qeL2Te0628u14Z5sR+H06c6ytTdVRIMmo0MugOwKKvdpJ
Gf7Og7roCn0KylxbblyuwMfY5RqwIeZsoFV0L4lkB8cSfdY+UrT8hTqEONhdozrDuibk0ssyXxaS
LFLPzR6o0I7G/Knk8mPWMPRqvHfQKijz3GtBUjPcZNQKO+dTdA91LOBO8MFXs9Jvl1gN+NP4vCp0
vmG1pCR+MvPKpkWSUc59G96UktxwQeEgED41I+L1wps1gOeMhk+dH2wIBWpoiL9vdYplsBSBLgJm
HCNhWRJ31c0WlhKkzSHGDQDx6T+mO8zun2ebvPTa/OPEnfXCZx888zgllD3MQWvJYiUlw5erPUdw
9V6VeAHjpt6wzn1U4Q2Zm6m2GVw6ZX5Ttt/fjvj8XhASwip+X6JWPXIpO+2+AUlIdE+qSKmNMTU9
aX44cXykdEJA2chdbxVIm99K0FOY+5DrTSeSV2+VkXiDIV1lXD9D9ami6WEfrzCXhFk2+1L8QOQq
jORabRNbH0AoXCNjhbBaGIZieg9YvTPbkYCPHf/5WbUdYlCsTGW28v5eQYXe9Qpc22DP4xhIfiB+
EOaY4j+npJpKiXxRLoUTen8BVvPdSmRcVpPzKo5dWcIPhTFE7/m/f/KUXgia4yy10U/wSAel1hgQ
1eIuVJJAXmC+Fv/i1D0LxKN+yTduSfmhpYnsn3xjbB91Aads3NM4yT3g91lwiwfwW6r+2Xfm+ieS
IoIymYNYuZZBEKQMxZxDRbf2Dstw0VRf8vQU91ex17ErvDrVr84Z4RRlaC26qlwqg0QkbwLH17zM
watyulKLYafbtLigdjQTG9U8Aq2A2IPpbbvC43koJi+g5rQntZQdxaflE0oeppkIZrB+Yxhm1r9F
wTZmDO709QCX8jbJpcO3I3Cx2cez7mbXMVxeE+1ithNPA/dqpbwbr5PPrsHhUiokABkMUCasgW5Y
JYa4pazNYn+z3c8uchVs6ivDZn7ZkaPTnVtoKVmOiMBsPEPen7ylo+lMt4Upz5kmIn8CJmCsymrK
uBPzc01zEBrI1vUZXgkrH95f5UTQyhaOZpTDumOOkGJec6MnwPLq9BDIGYEFKqfkLHNW02Jaauar
LEuhFDn9Jjt4O1Imjcj34XC+DPlp6zJ4tJjjWI88vEGxDweidhlwFa3hgp6D02vyUlXa6ZHerd6e
Mr1iAMcb3F/jIyaNumEDvwHJa3gAHGUyuPAtL1/CmIOdTFb9Z93keh72MCsSmDy3fOC/RP6qt01M
kItl7CLgumt639dMmFXLhV1d5rAHDEJaKuMcid036+jzJnG/Q4ZroHCjNEC2lg224dZnlxfkhfEc
tsAB/O24d5P6FZREO8DEbGoSohQYiLlA1OXA9YftfF/YibY1Xexdc0BOSSKsLNZxuG1SgNeScMKC
eM50KqH/0v6l1EwYOR7H2kiKeritIY5CT3N1Qmfpktz02nZNrgWlQ6+FvsaTd1y2ICX3oTBf4zl9
CbrOsG2ebwwQxbh8HAO41gdIyjTBgO6SdxSGTRWGfNeZkltF6kpRJH0MqDIs42ZNhG3s1ThKPGoO
7fXpgL4/xM6n+32gs/IidOfJ9lSh4hSHQNmfs3XHqRJSF7H1jxrk8tbVN3UKqwXWokBwr5Y/u5ec
bynRcSGczZZY+HxqeT6sGOIZALeab0leItKjPhez+hrcK+pt/r3taiySUTkmyMDXWDmivsGRaIuu
VNCyueVcCDnoIbiQQQi2zjIQjL/4M2+kaovYLNdZ/Xe4uChtSaYfK8yZQ9U4ExZ2ty8oDH2c2kCP
6FJKxNKnmWD/XmbeRAm95acdNW8WpTn/NOAzT4OO5JNdkJkO4i6PwcsHNknEgM/nwGPCozA/SAFQ
UFPSN8FhatbVKbV/1DLFDODpJ7e2p8E13xPSvMrUWdF/zYMRZDeTjvUdGHsS53FcNYtGjORBUsdz
JYhTG226bRBLMjVG4bhveFsEBR+y1+IX8WEoWUFGb2bvHH9uoyqkFHOtU8ww3OqapL8aitMO9x6P
aLGPVHXJ8JP6mOVgNwenuSeCKlQ6HY3p53bxwhJABUAs8Copo7rQx4wh9VNiXB+c/8DSkxUeeWNg
O60o/ACLGZRZ+2JT9+Srn6kSTXPnqrEAHuA6owPSpaVtQ4kuxi3uleqTV4Va3QaKWsBTgPJr7NjH
ECUcgfiDyPdGPl+rs7lh83bmfR7KLc81VdvkbDeyKC13Pep4dLsBIY1/QRlCOoOODfAXlYWcYJ8i
E64Xe1AFDoURTn+oa5kCbnSiGUzZjTHZ4U3i+MO1m7/PRyeyMBF9X7OgwQIbzdEmN91QqDsFaK3T
O3g0+M9l3xrSa+a0WcRns/DaYdb3vwxKHtuJ56dBgzx5QKLFnxw3e+cjJXDK6+nXUiHz2QuGCA4f
WoESIfGBjxL5LGzuZpwgS7y645w1pPhehLxs1lvRioTSogGGGeh2rILOkzFR2nD01jwiMx6jekS8
EribTEoJjHNqhxgb4bln88EyXZw6FZkJuR5IdcyqOVIeNkIxJgjBfar9zxo04sCK47lQDp8gLHoK
WhD29Kwgm2Zd8z6wIxxnJyECViThcJ3hGz6nR8mt8AdNhYU+yrg2KMRF0HVfAG4DPeScjCcCRW26
iV5nDsq5262BXBj4+uywmpUnYY4gdP5VbKybxhsGYZKsAJQL2bLLQXA9pIflL5U7t6JRbNW+VEkE
PfVmEsNPysAAJ8ao06hMShgp1kUkWmNk/pfiQCiZ0YCVcbhrm5TvSa8JbUZfVwxSgZKWHrCbgDgx
F65R/rpgMbej5DR9D/uFZR1Xus7KhaTDEuO1xznejEYzmhKiUqIQ/k5VFrEgvli2xSFuqci+vquh
St6PEy4j6h2qsXVgPgsNFBfbFNKYBVgfbx7rUvNhE2WJ/1deX1hF24sY9xUw9nQOkRFTsVRSLZOd
cCLSkyElO17Kk3jIickf/MJ3fehWZukAsFUozD5D/ZBpF75wLSb2Cayqp3oyBGUNt6g0CbdZsYli
ZT0DpRhK492aByMDCw6TcwRWFT/roFYxD7/xRrzowNESPc0n8nx1sP5iLteeS/evj0hOEl5xqXsh
YwoyZsDzOyYsw1Uf7uDxgokl44uV1khQdAAtzbYVOAgoXl2dwdy2alFMjVCNOhXNi1ceQLk7Psuf
ElC30gsj9QIvtyWVD3aYz+WDsLThMm/i35AnJ1LTZKb6VysHRWGnCYTl8Ev6vKxX/R1RftRLtmyx
VwD6DFT5FkP7xp1YWAdtfleyLyVUOMtsSFN5RqCxdkh2DL2b0COgAQHBbqS7Ngr+lw0wxsnf+f1g
345vy7M64zjlz34kFea8/J0QuzH/TBSaXlPS/sTvoyGOgCWsHVtDUw+xpdXH1MfGvTglyqA8lW1B
bgZT+eGA2i+7owzAzRHmG9V3F4uNsT2uAD9T+jBm09in+23L7PznMkPeKARDPaaojQpEj9ScWk1a
o4lEMhQGAD2KFftmsKBMeQqFU+DyEEuZeHck4ezZXQOPM79n0/zgktkzYF4KlupR2w6HLgc3gjxS
W4xQjg4+cqdJxsjhV4mPXnRlcQp1HQU5fX8PeJrmCKusVs3yHmukvhPuP+Eb+ilw60S4fKy+9d4R
MlK2vKXulVh1WxcexZCvpLY0A92rlJCStK8JjmoIYF+7lCfn3LYyxrJRO6dcesricVWY4PY9ucsQ
OFEwbSSig1lnHSRzQ2BuYB+Dkma71hhdhMCRYegZs58Xvil2AZNXKs4hmi0S4onxfUTMYQf6DsuG
3A8wYQrxBAA/ga7l/GWS+fi7TKeCQI+gOeceEeY2W9n5Pn8SKBkd5fEOv4YQejWUC6/j8d2TGy9s
TbCQ4LKyDX10jq+mhLYfHdlyKDe8/G4TAP1t4M9X0NDXVsExtsO3AlOgkhtNfFzpEthatBgGLGjj
A6VSulHvNpJPBy/uhvYDJwAZ6LnF8sfFPulcALi5QN/fE2jq6oOej6SHtrYfY1lLIqX3jm2cvQ4Q
czRIoTtJ4kQLnAfsrz0tFADZ0JGF3i9HFgNK5j0Kujp38uqyzBCh6GB4tttxMobvjmZV/KfrdZCv
VCEH1xCPS+guIglLRjlBBpeq66iiQ4bK9BZJT8MHSalP55zs1x1ph/3t1don//8bBHQgMbPPRcN8
vYLR5ftZytK1CUPD9ko3M39ZSNXOB77Hhy9iogyZCLrWIQc3kPWOjSYqlOul41LKa/WKnKffHZMk
+q79mjlK86+Rm/NRaOMQHtPR7VCKnEN61ZShkYEyvtvoTm5jDR1uHkGgva1Fj9SYWaoecb4FYuJm
eoJFHgKvzouSalO0r/31bzuj+pSLGFML/DwVvh2x/XnnzYrS5zcc+4QI/TZuCxaglxc3eofYf4Ko
Q+A/ySct57C0Mq0b0mH1siMxcOZ9xkNwIvcn1caUyTdXNHfo6hhei5ZpM0lXijiKjoqb2p2V+cps
aava06Ifq39Zg0NxpryHgxhztRp6rLxHPGMXzhwbivQwtPJbnenGcDHXFD0spBUjA08JZe2LbkA8
+ZrUdxowi/b1SNvHe6BCDmGxmU4KfMv2TiI+oCcWv3YI5LGllk9Ni6QDlBx/ko44NdqKl1OrGj/s
lrJr9T3Ll+8vpCQATQ4G8RR0wMfrYMLXzHx4pvs83rLC+GCydpjuOtHd0Til7RPXq81F8HuQs1Zz
HJftEYlTblcvGnTi4zUbMeBL8VmXm9KdWBdYHip+5Rc5VW2ENT1BwC2zpJ7TpqWVLiJjGX3VM9mq
aZJsMdgH6hoTtlrQKrQJ+zNMgHKSRnqQr7BugltZGIx9bRdgRcdsOv7hN/uC1NszRsKis4L97LB3
BA3CNiflodsDRFcOWMWsZogio0G0VJG3fy+bVmPkwQVOGS0sbUiAUuLKNsv9Qprzoh1nHRvaMuvk
4O0IRxGT1SVCcGxxryTyXed6p4BYOuo1oAZEGxQCk4E3jGjBBWsuR/Z9CktpH3QunP++Cn9r31A+
5BN9PA6dJzbAZQn/x3qj20mPPNM5y2a1CmDj7fwcK2gYnhobm2/X8t6fQLkrZdSm6hkIcXkshtpY
rhLLcBryD57A+wab6jWwgMi/niqvmUVOAYIZtz4ocp+yZzfNCgnLoAoZcCQajnCQLAATeMR0E1ho
5vwRo7Wtqc2oFYvFPA7xOlVgPBpBHP/nXmXjDNTXTfSIFAZFiCn7l5pTWIppMlmu2VJ9V6BwEEJ0
kNqVU/qho9KQ3Fbnb6A01NGCINvXMobw0uknnyTMWTGR4UWyDKxpYQ8KddKQXy27lUv1mswLllv9
VOV4HVP5MsdZTiBHbc3h1cRrhsAUbEBFZEjZdpECvh2vjdQF1nUqrloDsDpX9vJ/yoGZdK3YQvK3
CwHqpUkfVUEmrjhNwJ6jxrmGoKAnMX2shrkyvCcUYTa0Qvf6C6yXzz+3E+khx4EDrA/lKQ+btHxB
aLqblBwWiUE+7I9P0c7zwjI20tgxZqo2WT3FiCbO41LkVgr0/lurGabpTISl5nJFh+iFAElHM2mr
hLXk79RGcDOSYMAWlFmhleDcN7Ci1hqqWzGCR2nTMDjJMZP9SJbl3BDBn1HU/j65241K3tHjYBtm
WDt0YdPFSsAsiJ0TBgbV8fMTWhjbm70AzO6dU+hogHVgi2HbpJQQMEj3JFodq94J+lWhmArQvB1q
WoCdPGnr2F0xCj8gjWGiB1K2qiP9d88SEoe1xrj0cTQxW9Phdg7qHiX+Aj4f8qEiBga/XQKDipVc
d2ysYdu+Hq2lK1QdBhDQU81cgmnBJaK8m7tDNhL+GvKrDkKRMIZy/f4Iih34p6WBn+ddpG/CPcvr
GnXeEIvtBUta+PolzDCo9qQpsPTxHbP+1r0pudO907UXB4gVG55uEENWgjyaFZLJDWlH59wc6IUn
9YKTZFa6TAOQ9sjjWYiT5foIGAFEG0u+/+2ohx2HUawSVYCO7F+um9XG0vY2CrUgOaEn4QFht22D
kCNKljZ0q7H43EZfB0c7GKIWapW4zph3fGGGkmxEz04dZaUIggJTh8gV4VQvlNwdgln5lXIHH0Sv
2Wt/RrzX5TLuTThatrnf5aB3cDyU5kqPSA+a8goGu9CHjUdNK7aUhYAgyhBg5zD/pOYbb9p2hL9N
QVFoGkOlvHD7FTiBkhjA11YcFHLTjfeaNRj6wohJ7YLmDf0f1jRNDa9kacVAVQ9NJtTjI61HmGZK
kPhL3nxyPBBjzNeBQpCHlIdu6juBSiS3tJrKm/2H+MgShr+B9Kqpns6+xlRkG6HSYeMZ/ZcacJmt
bLN8sEH+i0EVXCsQY68MCEcGDXJZXP4L73ZVuEmnbVBKgRclEeDLfBEN5oJCqnfut0Qn0VFY+1bk
JXLlGf/+QEcCz9tTM6H87vJR1IJ3zyt9KDwxnwrglKr8ZDcqXxurFP7HauglZLXY7pKLEa9MGc6+
A2bbgnU930YkfsnvBPA7FPHCtH882arkjL0sh2vqvzTjSuxDbR2QhkyI+AKUB9Y30oUnPuMHV4Wd
FQyDw50GA9xSbMAn0UXl4qBYFHY/FXSMP3fTYmgV/ZM8IPgYuGfkGTel/cvNvl14OpGhOcfHpztS
YGSkik/s7vNfE6dxaoG5UUpPsT0e/TXqslmDZsLfrSxiYUqqHjTgWlmdl4JCvB6o0TKSF1HGowrT
ZMyPT6C2paudWpAoD2WHkVvZuyCLrSuAbqgmlANub3YbHP0tKqLjxAZNEKGqxe3sWPhYN34wnzol
TMLUvaWUeVa6C/mVu9c3klM//zxvkxMswdxMekiWpDpCKlCtLzwQ2FiZNV87t2wJ4IhE6npTa4LE
vDyDkEdX6oiW+2JSrw3oE14fjATF6yu0d9VXBUTUICwItpBomT2FrDfESH96sbBYtmB+pNDmoegk
da5g7v7AGBh2NfkaBbtAfRRldIPe312B7vbr2I7sWsi9Wywd6Ue0oW1ebU6lhIZStAo/c9rH0CGN
4txjwpKXNmxnJnzPVh7P6BdqYiyAif/L24o3w89+43fCp/DchjVQHz2NU06ov2VZyVItrZdhinzW
tvwcmEF0a9ZgX84jS+bC2wjXixDwM1jHu3Nn5XHLor97T0c8nv0MMguS0gf8rb8tTyiXBV5BtMlb
c1GsFx3bEIKctY2EuU668nSwSxPKej4uvyWjOnncn7Db7i9P+FzpiS6/5EiFikcEcueesWxm9ggW
VA3mKPBnzfy1smgb5hK3e5xIUdfto/88VwBYHkUgokiEl+uQA2UrkFhsK1IWS059WJORJWgv5jtQ
E+lE7kIwAPtMWOwfi9X06cLok9jsb+ok9ynLx4d3cuT/LrVP97ukO+yjGq5DAJCX+VPFpKYuWGNr
I0dsg3cNvEByNXeI+kLG6lm/2gBnjUKStRaimZ+x/dhy4q5M9ipy8LuEY5ScBjOqc5lsoFwgHCbB
P7O9iK0lJowAkN6pppAI4KfxSGJ1BQQgMjznD6nxj/le/u2zVF7iFZNfXJRyr0F6mXK8h/3UjQOM
pDUn9XhmGQQUAiFXWZE7f2g/gE5a2NmBWVAk92S3lIFkJO6VHE6A+jbc0yqbCdBHcKxM+NtCBMBH
V6s5V3JRMFxUj+UVXtD24xdKC/SYTVvMlv5eJ4Avk3kpD0TNitGujf0/qaAB/Af0IUcnkbj4JbTW
+XqXghWgiZ/eX9ZC3UHZaA2BnNxUz2GL4A2GI7xLzdbhFiCccnB0RRpCuZuIEG3awCMkHcfP50Ir
CQSI1fV4N1B8LlCD4eMqw2TYlEpkMnXeGMTejV+Li0VczT1s9wA4gRRAqU61OH0F7/pbDv8HYdw8
w4hKDLrbvjQhOo6KQJfPuoNWOcvQqTnXZPa5OqPW0wBZ/lLasiub5rs9qPHWqKJ08Q1g5Z7IffrV
CYg0/wqQaKPQTQaQz5T8nSAHXTC+pu3pFWRxREJTZEHvFrO2ZI7yWLF0kdRzrNmIoMYbi7GkPql3
PNd0YaWIuTF4d0O3e+4usocnyWnzoEnNrP4yDjr4Nr3/vGUR4511YPjSZHFQu69fqFkoANV7pzBp
i36BitA7qfUIk9+ZNK9A2Bb0AyB1jHBzMtcSbhQutS2q46yuapre2TnwArTwRVXOTjg5EOwP/0Bl
W7wGQrl/dBDpSPYucUV5jnvrDR1h4xuMAMggzSmZF/Qmv/bPpQeOSEb5SM3dPOiLDmSi+sLhgPTY
9ZRkqntSvxJb8Dtc6NNUE+IapVbT2A5yFOMseKza/guQ3iGnc0JNWY9evaxTTBEicP3sRV9uSNst
OYs9ms/LRR4TcZxvYWrqdfYOd9Cd8AcoDrSzN0ihXUQm2d9Jnuw9hh03e6ysRs6Bg3Xl9icMUBB+
cXN0FDUX80HNLy6zxnQTBxVGeix4phC3Tz6t5MLHAlJClWIGVmq2WW2Kd+ArJ3TMy5L2c/yh54U2
bAdZ11BSA8EmAlrnVyibWrSf7/nAcHd5n8AzgMb64vTGF1rVPUzz3xt+BlpzBbvYbHAAQWjqLyBL
a60ScIDhz0SHMwPAnwAnJ0tDkvDYUZZQ2OoV5NzaWIcs8wiMbn/LcHwVqfQwEJq4iASMam6o3LbT
iHZ4g78A/t7Hsjk9abv1KByjw7nU1yT5Oj4e7WSzSTdHy9DQSsQfzlYeX2Ffe15pVkhbo07+JVOl
2hIdaOWSJgi/dZxk5KDh8xVLti8lD+ywVcIoZoiyCK5eGBJkKI6Bek9OccD59u7NcCiwXs4ioEE1
jp40UkPyWHH9uhdYhYDsd3zZ77WPHXmhR82DUf1EF57fB+t6J/3jWhwNagTduXJMAaopePkRUOWv
Dy++KV0NoDayHYU1MABujIKncnFw5IKbF7ofKztldfRuIFw5RRk31fwZ2xdyTPOsqCZYeh4hDpDT
RT+Pph9j8Cfzk95wqEf53AF9df3fOP4wnp4WJUp7Q6pBb973E5YZn8z29Kay84ak3fAukPT8v21+
4WIoEeltRRbAcP+cGbyw36EjECdOlZd5rIK0qHU5GQMmiO+dA1nq9XoFmWf2c9lBgMKOPLkKnX0z
8BAXlXLCWbdpuaAru2LiBJacrqeVu2ADuFT3g5rWDE1mbalMXZ7YzSCbXR/WwkSoLqojHd4gXAne
VXDBIb7JMCKu3hUZabpaJqbQeiUZcgz2If/LjVxwVOAQiw10TFrSAjILAQhVMjlAnoz5dLOL2BQX
5u8uiz49KtAcIOkexURjJW86WI0ESpQPGSGq2XhFY7HUbtJo+USR2dIo7akb+GZ8gRWiqBltHDSp
VdO2Ma0Ic4EtENoeazsjWHha9w7TrMqoGuhzV6tPmcCkl34xG/vYi6HXrwNA7wnUx9hrPXK74luX
XC+uxd+s10y9MEpzmkYZsmpVVNIAfGEoEZeyyewgB9kUhaxp0pbpW3Ju394R99FgsgUYZfci7Jll
0Gc98MhGMmi0THBqKyOJzjFdLXemgwisjmwnHNK+bSiwPS3NUJ5sY5akVt3Ga2GqY3lehEBmx+tm
7vV4qyod8+EX7xsDwQofbQvph4XCuz5hI0aBxocCHFOzR0u/F9RgM+n9Yu2JrC6B6jy4TJ1l36Gy
KV5P3Pz0Y7iv2qNKeV2d+475gFl5dtZO32N52/+uDDjJkGNow1690KFNuI8gNKpVN7VUTsvCADBT
+SEz0p+PypU8r+E0WhInTRvOnpfcgZ1Hkr6n7VOJFXlRARnvq7kNwsRQHElVnAMY0Sy92Q8/aCJy
C+ihFy639tvc+m5U3XkqYYgvVW/FdriSv07tomTxxN63zEvUpuBJzNFlg0x17UFGFRF8GafHLDey
EN3NsX/fcD4S46fjioaHloEjtK6HFmXoFli6smu/ytjHR45gexVjkPQBtJEZTrOx5JJDVGu5uFoC
ZIXUO7de31U8/d6wL4gMEcCbHCQT6M9939pqXUiXSM4qXIVL5TE5Na0zEJ8o+pPk1OvdXothf41f
QoxvCoqVmHhPyH2dMaD0My4RQL9XHtob+QnTxx+eluPED4w5GIMvn2zCXoSgOQSF66LKnQhRrqf1
uD9rW8ZLLKXC/ocFJSa2VTXRDCTpWfIFUSlqq+7MxbaGRlRl6qLjrjmM0Aqu4gH4G8+jwIEqaqOc
kE1wfIwDa491g0PFmut6xzuGeq0t2JM8eihPErNVE647c7y702ecOE+LGeswDDADD5HwOyOjkMTL
kFpBunrUXVA+yKDh2r7XoB4hqekkvgo5FzmjQmsgYrT8hY16oP+y3s3fCILkb1SWqnFPQWv5ioQl
RZbovcXiG6KRtCTEcQt8/caqSrhpa22pwuN1qgZDq9r0SnQhJt+wyH3AXZK3xmr17CTl4kYER+LV
rwnyt/Y1agLNoW6ZBk86mGaMg7xUUOEbbx5tmBUHfklniAIcruYtZ0DyyMPKodRZaBT1aPQDdpCw
91EDyNIJVPVYLuquhxFORtApQotQbbLZK6xQt9tmBVmRI1FJJfE0Ue8vV2gX0klDcqRMsWUoj58t
k8W9yucaMKNEezJ/e5eyKxEU84yHlZEck3HU+pRKHh2XHwfZkYvaIeIObJ4wPn7+TBsR1O2RRGvi
yK6kCehF1Z7sJFx0FKfrxPkM5sGMZkMce4BqzG/vtLzaqJYKX/pnfN2QY86dFD3t+QW5s0YFA6/g
IZ0KHO7NGoDcSO4z/MsJBdiY/TxCK0lV1CpUY4V4dXDNhRIxWr3MRoO816MRm6/dw7+uySJoB05J
Jh0A6Z6QD0kTLghcu0DT9jUSNL7DPRHoCwMG2SN5qaum/IclfMPSBeuzadwv/bDA0SEKqa5K1OXJ
Tfs0MW5N0IL9zj7zdpX6Hfdr9WtBQElFuxyHklmVMnyizkSR1CEbnanm+0gowgQrHXqdFXLW8gYL
d5nikH34uoqK0ubfwgowQ8gZodzod5Jefp//3rDkSwh/Jgn5v0NEgXlAHD9YCPDwqI+eLfKXbdea
si+atu2qFgMvLRsVhYWVoJRBxAYveE1cGf45k9pTxPMNMoNexmLwPXReZMjXS+AOu1dQuudrb0fM
7fW54ULo3ijdTqoQyq338AdtY9vHefoxU02jb11BwmXS4zDmtim1r8Anffm756YsN+ZQf8Tr9UM4
eWWMSqkIfyJDFEnds9rYgrqz62+6icY3zvuwTO2m6jr4KCcCIGgfN8O2C63uPpHMOxMOK0vuqneE
tiqM7gAhuIGGdeifGOxk8JfIAY0CH0z502OCgFWt7f1rW/mvbtSqS14f++H0e9CNClDkVwEVsXsU
jBFZsmlE6c/d5ZwgHM8uwU2oJqw+1MuxQMf+rtcf3lSOkD6npdZstB3zxoEkioZC2cvC18CgMBPR
J9TIG3KWJLBMMEJok0o7pH+0U/njCGyQzxwSvwexf/msLufpWbk/C4fbMRjTQdOi+bklbWrmFLGT
/oemk6uY1XB95JD1/h7Z5CMjCxyhsCSmIq22qWs8aZqJ5GH7cXLqbUDDXufU7Y2MMxq1eG8raMTu
xsvHf4t2Ul16PCF5vSqJlER/0+mDhnxGJX/kwcdbzTQZJeqDvxSSbxkyiPQqZgI+Q0nOjY2Aya4k
stHDyDTokn22XtDguo9IDK8FvihbWaKBMIKi/u5iFRynQj8k32s4nbrYerRcSb2Z/ga8cQuaHb69
GkotIm56GQK1AKMLJdBSH419gW6u/8+xg01l1WYtN4ir63NVEj8wIyucwbsHyV5KWx0LUxSvFztX
ip21yqHBfxU0uhsKo1Q8Wh/i4viILLwJVRilge03zkAPkGGjQv9YTqnzQi1x0WXqywzNUqywK+Zd
J/Y5ipo8+vZreec6peU+3JI9qNyyFY+PavTrAJep+85kP28H5diCSkRJ37GDeJYM3IVvh9NJFVME
POfBCE9YDnPMw+wJ6v/8fQ/TnRUqyiePtwcHyLmVw/QerPnF1a9Yqmi01TuWZwnqT77s4zC+3DfJ
ph0bIEYmgVJSyTxNkU/8cCH84mxJWD6016o5mG/43AFCJK5xJ2EH+USZCBHuycH/xx/5JzpeCGAB
ieR5F7daCAhq4uQsHSGp7M06FcKwWrvWE3bDK1TEkuLmljEUP414K2c+oSCySQ2Up53sxtkPHhXa
rVMT6xYJ7YidvWxzMQ1I8YmbB/IHBhHA4jsozteC9OqajGVA1lRltcsC3VDkTjiYyKER5OgEePgG
QsmbZ1/nFr3vixWR5eTNm8RxPhIxuIMQQq/u5h6zvsHnm2sgtugqhL4Ngub5aqIYfAnNWs4wZcWb
epVrD/QykaRl5QQAtWlN0BLwShMy8WH0R79n+I+pu/nr4ZETs4foCEJ0FrlUnVY1SOByGXQdmhRT
PKER+b+Znux5Emhnmk7mJYKu4vdADGZgFQyejSrdbwPCKA3lMlsUCVDMK8qr/LeBwjaZL+OdR0ec
Pvst+Rac5fmpOYV3USN5U8SAVdI+6DowvJQ9XuBmTTPB5Nsv9xeNfENoPGuQgHetorAI0/Hv3u/y
zv++9F9ZoMY3pbpSxrJa1sr+sZPvn9B3+21+r39aOVW3fFb0qrwAHehdxYvK8/WwWvvSWg37fAoa
xeUwZhvijMVAcPR2/YVprnMI2MSjsfpfAGaBOV+boRbhCj6kfCAclNPb521/rBO5ECYUsDPbEpR1
JMDE5q+CO3dXDMAMRw/KzYa9NvicNeOApgZCIy+JPG7sk749DrggnLodLjX4lpsQPjx9/ThCKJkB
EEwZQjV/yx7kTeOXTZY7b91TYtYaFtqd4KwZqyyrqGNTn94Fu7lMil5Eyrz/SA4Tsmn8WF2I2RZO
7mT4GwJkWEABePtVa0ugwwyVFYGbPbfjcack8dg9KOjdzum1lW4BmsybrrhhEpR9KspBYZeTJno/
pKPKxrMqcI43rL6noype/vDwU56KZQT/ze+8TvwbT1w1mXNDxyFZHzmDWpQDUPyuG6LdT8fiSoag
fb3cGP0EbTbSp+/Vkb56uurkZdFN6O4yYHO/ASBF8ut88JGFZ28ZDwEDhef6X1EGEYDrIiqEdxva
I8fRq7XXu6YfwiFHF5f9EmauZ2xvCLwz/R1z6kSaVhvONEu7sjOgNy2wbtNUA2YU3fZooGVlTyMc
9a3leOZQ65kYC+Up4FHPFORVN0Vx98y/VhvBu4du+QA3C2kWhBXk3tFaGfOdp0UUgncsdTVyocpN
dc6Ah+uO7SkIzSsUTo/zuCs13SvR9OtX8ZMIbiYNc0Kdbn5YzOv4HdrkSX28C8AcFju+5pfSZhj/
gIoD6MW0vSTAh1GMXU7K55t8lMfYOsvy/Y0gBSYQSeUAIF6jVyCe3lpu0svBTFXaphh0FUlGr7jp
e1JZDVP8wW082p9Ez5a+n+78tGPNVUdQDyftVVqvsxltssfHVn2xK88FH9lTcVV5XW+zni5XLxo4
eEvCVomUzDaVuihthz1wQv7JVlRyzFLZWvNGgCiU1pnLBVnvHwdQXD0Cw2iu08DZ2D9mgQKoC8si
9Z/zsMx/beJrTwqK/7/tP7pxDfpUvcD5iDFjyBQIxtqVilml1gpR7iR7IY61eeXeftpf2u0Jz0VV
FyZDqo0dzi5e6X+PVS4GTomytUIXa+xBeV7RK+WclNqTNSaRAbb8ZgnMyFNT1JKgC7l+ZTVf0hKY
EVio9DYUV8zX8RH74vy7fi6coZ7kTaZLG+D3EvrsENGddF/wVjGYNS29QLxVuFgbCgar9kejsv8J
McnctjYF8sDpNGRJs+ejwWmMTk/wER8D9PWAHwi2L/OfhtZxz/JaH5/L2Y+/kcvwHI6eCoRORazD
AR4JLYZ9uTtokFZUejEGVc/Ac5f5M/07rl2plbc2UjmuW6ABijpkN4Z6Dc7MkFY+ahSxyJjY9+Lo
Kp1QCCTbZASKjL6zwofjCO1eBDu7pbCZnM2qvO4o21Gug+nbfabPfPjt9Sa5oenOL6yn76HRpR+Z
3SDbXFBl1GlKpUMak35+8JM8Yzc64N8ig5HJyAf/I2d+E4cC3La+Nzt8pz0KvbvRMf/Eyb+JabkO
EQJA3zLZ+1vdHANLSnD6ToRViTELT5+2+7+4BtNGXrIgjevTszrgvhuJwWeLZOLPyhVpjSpDsPPG
V38o2eldyGPBNvhXZKNPrH01uQr/FIz0tTVr0qXYJhyQmJxwYBMEChPwif0OV6drXHNG7p6uprYA
mW15fvpYV2uovhLguWJ1iTTqKmUTHHEbWkDk22k7voleONUyfkEh/TYQK9Hw5R0PWfpJRrFmqWTU
Eft81D1ihRQpGt7+KHgx1OLuh3s0YS9alC7DPTQ4NKhBXtUaizsY+Fa312AbC/XtveYVh/GGaLSG
WkSyO75F8zuLliqdbBdTmWRDj53hFRjfkBRabjIEypO4CCVvL+3Zl1nqCGxzWL1+KuGt84JttInl
sk66XIr1NuCVM/fHUuHQuzbVdGzhxKdwTm8dhKsegpfEAtOj2jrgsxfCylXhBVgnf8imEtYt3u0G
skbUhizTnsyri1KRGVfaBOLiY9eq1kEYQPflTfgu4lZRwux0dga66bZ7oqcZ+XojwjCjBvdro9zZ
x1t+Fl1Y6tvZP2ess14ZKQ/ASwY8JtBPzqERCZIEigKXSXxgBFH6pBc1i0AucwZXef4rZf/H+uir
yh1CuRijZz0pPfx1A299It2YisYSPp/UOOll8WST2brqrpDeRvU3qyNyTNyJM7NxpVNQks1XOTnE
fvszNvugzzxwNV/cvkhSDulSXZIY3jynVWv+2uUR3tD5m45uisBDfU7AB7YazAWA4OyAQJ1iVcjp
gHrU7n9iHxCQHQDhfApZexU2+yjR2AGCgNikXzz5zitgAJ/9cuGOMax4R6eZblEf6Ska7/O+0pUd
gtNJ9fsv/HyB2LJr+YhWyyjzrd+NSk8fE7HXSAKAKtdLh0nJ1lgo79IJ3dlcoJUtMafQvC3zzb8x
6PFXmj6FOnFLuMmbZWsFbsrx9xe6P9bogKAJTygCRqrNjTW0yGk4AJT4mfjAQ02LQLXmvp0gUKIW
+wMWNAfjecmXdlQyApoI6q6RsNfWw5hinBSj9sYNfAC7zFpx3E4uAYF/AF53cnc/l0xGxLrDL8ko
oEIigkQuSse3nbomkLC9ZzQCxe+4xqh0XCl71lEXg9p78Y0sx1k6A/SSERWql50wvJzXSHnMBHdr
NT4DpaUvG2PwEHbeZIjA2MqF/PDRikUuX1s5eC+kj+XY212beGrjkaSWL28mmoa12opc/sRfByPU
49/GjZRKlStXCz4kDrRLPpr9tzWmo4HEjMKU0ZAEvATX8KPfMZg/84c4ZH+sc+bOzHZbBkNRcORu
THjNiGxmehcZRV41e1fOXrR1y6IqIo6iLKoULSpDSJAuBugGIO4jDl0vF+ECTYnkLqycnqpoj5Mj
TMkjJOq4C8pCIKF2H8ZHo7jg/F4oILflgzIDZhU0PI4sSI9kWOPUvi3h4PfIPLs9HXvwE4Qs4niJ
39JKxU4PQ/rPeNEnHgq8gP0E6xXlOVq2cSbM/qL1lTWYZu7nuLo23KFmkA7QNVkgqfvd2YE8BH8r
4glByA8Morjny89pUzve54ibfcLWfCYfg37YjgxuBq+hhtXmytK9jM1OuADIB3LU5K1rL2b1sTR2
PzMft4bbtduG3qwagLVjBvyGuxoPdyrxDD3xVQVKQaPvtmYtBhsCXzbMw/1C8H46iKJAJtex/ntd
q8eAb2+Zy7uih2N1OCw4bN3iiCMU3WQYwvhZSpD6s1ORYU+k5DA9RqUo5WP73PIoNsqIsZXAZg6b
74dypcEwsQc9DVNtlQuaUtrXMnFStlIh7dMZsvOL/Tv3GO0180BiCQkPYcsfDbPp/B/K6WxJtINr
BTTGqV5Jf7AKGfbMe/8piDvsRBE/KP2/m0wwadRtYoW4XDlbIj6khvYHrhMH+93zUK2Bo5CE6hBP
BDtqaVG28uka6prgJWQU0dpWDXo9HzL5xpy2WsJYvst8IuCZShtcf0MWPrnweaLymlYDUQJ1iAKo
6E+OhP3xoHoaQL+pETSWxwV7k7IHLXXmk8fTghhC6wo3j4+fQTvDd6gfStYqhUr7DQ48hROyjHzw
5OuW50JTFgFgm3AbLioFuyrBQ688GJtOTwdCTDodqDNMWNcaVf4FE18A6PqN4PzPUEFlARdFqtMz
sg+7VXE63fvwUsQ4jpzGiA7G/+3bkiHp6oznhTW8Sp9ckOhOjJwfCoztv+811VfSUqyYnVMC3c2q
gibUN+2M6VURrkTxi/M2ATg70FKXc6SJmybQe7bRTDu9q3OZMfbmjTxRE8xoM3n2H/Pv+q7DYJ3i
tCcdSvBoXl09pK+vtvW8NjDlR8eoF+Bxo7aPboMM+sMLXBy/uQGNHDl1TgdBv8ujtZyyYKaZBw+7
lDFhiiPmEaRpX5JU/akpc+0OPNNPsROsQvHaUbKjdUWGwYPwT84OpcuHzYgDhBwo/3aZRzyPaWYR
57EoXokZxCw8gl1LpQv6w4P1RGROt1yraxv2EVwX4nt+QUGwuoLyocw//sajVid7ehySkS+ZpCc9
TWCvBJxEbla9lsl/bdompXBGIf7zg5cKcTxNAoHpBGx7q7IRoarnodXy6v0c1F290UO0Bmu1njBg
wdJGASlfdeHVWsuDjjIGhZPMzrBPl9+aQyc/l5bvJzGbj0pGrEfD/PxPuvMCk6bz084z4cKq5hKV
mn/OzHhAnqbskDpoR8w65ad+uRCLiSrbXrsji3RJJZepPPmm0jKWKp+2Gb6LFVbXEUASY6JZ8FaO
US3YvmsSN2FN6j4eVVsapul9S5MmnQFfVkEHjvRO/g8hC2T2jsHbgt+Kzzr02vLZs+WxU6p01quy
kuG/C47w67YZ4NbLgfcl+o2Ejyox8o+vRdPWqla9HY5cU+zoaz3p4hjmQIS5mCG3pYGY3qq7CPlw
fnWoNh2nDFWhoPi3c2OGQi0srI14CcRJAbuTvQH2zorGRWR36fQD5HvvXia1vRwKoN61Amw4EJvX
HG4rcpVeRQK4dRea1ED4FwuPT1YhjUVtGLUw4dnz5x5VHdReAX1w9cRX+MD3LG3aLr/VrgvKJBqZ
NNz2LmOnULcrpMWf4qodF+Jig1mMOM4Dtb3BwxYsIkw2/Ml77To5WSoTflhPLDdx7kKXRTduVzTJ
g0CPZ/QxmbBJ6RHIJuW5ev+Im83oHouQ5Lgzg3XSVO4asjWWFfx3Vb283ysbT62YmtimshGw7N4Y
wgBpDTB4GZpoX1XEh1j7X/4qYjqWuZgrHLWuIgRXnvwCbEGP2cYg1zvQhiVzhFb+LsVUK2cYbEwS
LDeeeWC+Xh19I6hlUrPnCnp8IIKcD41Xsf0ok1rGLm0lISaAhgfpX3qADWv+xHKTY7vOvivh5dQy
WuALbnZNQZeYAmm1DWFDlQB9p19fzyJgHB2KXD6P2QFW05tqZqm1uN05V1s73WAR08l6UgJ4EEdB
A8txUE8TJns/R3l+4Q/v9sboKsiTZIfOJDf03L2hg0JNZbxfSHK4zg7MRVvnsiGDEUqPXV9GbcAS
oKmW5tL08sL81ZobbEIjpBqVL0tyGmHdMC7sv0Mss1MyRmiw5iJ/ZDTfuyM+97E9Dl+BEvP7eEdB
Jjl/OqzSzuBeatAmooNOeblVRPRbzpEyDrjJy5h2gFzrrS+sppLVpurtishWhheBqHnRkwAls4S+
yXMNKTVeE035byGX+ha36d+ibkzoS0tXIPRk5eVfc75c0KoNBGjCyVJCiV8BOwrnm4glu86VAeZQ
s3gZi81LQ+mtNeNqAD7M2VsqcvWzB8ySaKSkDhp8k0kTJw5K2wrLbQ4Z486LcD3WYaD1zVruloHI
+bK/vq5Are7cHx1L30VFpWSDdMYFeL3T+7HMh0AS2JKSwV+lyK24BvRo/rlvmVFx0iSF6/SHUt2T
w1M43uqDs43rzt1ack4d/LqGOwYVVVaCdbkqTc9N7jb0GZfooNOuhc5kGPg2VcFPB3CZ/3qXqsce
mDveaqgJD8df/Ru4q2WXXWnW+fZnZE3Zd+zPWrtCPv0rirUFJ0uwOrefJEWyUGthzysYzPMe7I/O
GOnIv80gbRpZsG2YvzGrHEZsUEtmYqzeSb7Mv6QMm6zmLmse2wosnBKvFNYpJPr9BrYew9HF51aw
qUsh0QPxVaQBl2SDy4zMSmpfF6RV0RNozW7nHk/4LI/zXJbHZHnN2HY5SY2YsCOxIZDZcLRmG3un
VxxdVzlIjWglWOCfUyO9NE5AoCyYEwqGb6VzdAlSXxwXubdtkteQrkqXjPvhitANRXPQR6qUQcQ/
OVB15ASJC6dzUPkenhfJ3rzKa5Zw8isDg9THeea20Zkz8U+pItJLS9A9dTSeAY7R5kFDI2jdOVap
uQOUIe95307CmTGM5DPoInfmgRpTBxa2mvEJvkiI+A1x3gC2xYv2IDZB9xfFxw3blCJ/DJmXUBMM
ZjHwW0pCMgHQGbbzqqJcLlw2N8agodCASqhb46h5cxpIeL/Q8NORFYARKWs/7g+WSWSVDN6Kj4Ka
q5nWhgtfglaFlg8BggZ+Av9rtn29rOs+WaerXOUzEWAUcwXEHvgKutwMtBGRlnZJEsXS3QjnWpXu
ObMwG1lOw1o6qhWeUJWGBwdAvTIq/AKYsbPscSItPNHCJEzHulSbWx2NMM+k+FpAdKGlEx8ZiS3Y
X3O9aqufMtrUbrpWQJtztBWl6cUUn+Sb+bNWEBNIEL+sESsVvAAVqsytaeTTPpDafE0Xa177LFj8
vR9sS5jKypBhwxE4eCLp/7z/23wnykWKXCJLt08zXdRrM8uKsi7XkhnO7asfE1tz+pkNxjKZTYDP
2AR6e5eZw5ausI15MfdsV3NWhTRnb93QwtRPBvB1oedf8JVyZoY5xdqPLDDcEBdcWM+xL0EnlFqM
EbQDOmIf5tZqIXO0ScZHwKkPKnRLo7FW45uSGz12Qt2omsUnw4mHEhOtDZrfouwYuq28xz6Dm8cS
0aNAGLN0vZwwGc8KXak12ppHX0peOp/Uk+nn8ul8kls9dIaxmlfhpXu1ZqcnnNfzuWejHaDbL0W4
5cPbBfBDy+73d3c6HAAOfKECjSe0jNLXlzexxVXFCmriA7OM6A3LEdCW/B8WQi1yMeWbyyH7BCxE
6wbf0igdZINbskyLcsmiKfTHSCvg5CpveGRokmTjPwYMd6XuzbqBQJE4aZjcePsgCo0y1sWpUwAp
CYmkJac1NTFRzVAd8P7RDJMUIIj1keC17OAIa06J9dU3alOxar3IANCoNjoWZ8aJr3AQScPkgUaT
VjhLFDmyuHr6eG1N/HQpPAJpLzU9LIgBe70dnfunpjfrEF36iwKS0LcaYSYQxjATJR44Otoxprg5
QcYHRpQjvh+UTOeSFt6ioj1Mv3kkWSXXx3pD4jQqRIEkamuWOKTgUTkf0KMdkQsJ+/TLT2UPf3r9
OU4XX8rwP6/8KKgVOPLBOvqdAwwyW6T60QuJu8Q3s039W0I4RETRtubsRP3KMdK1wdEUiHXqoNhd
FGQHJunFBEX4kqjUcBiP9ucJFW/UiRGP3jeH6cvJ6UT+rMUZJHg3yZfwGKK6+pmx3afjbHF6LbGK
6FSA6iQ7EE3z6FRpcmDFVL4+kV2i4yMEVLzT4SXFISObQyeVF3ZymEwUlBOHNb8osQ67uYEnnMG4
80+A1p0dkxCzNjF8qH9vEKbxr3iUI7adsqR/WDwJuHiSQUBebO0EZY5CPwPZ511n2nA256/LeZu3
XRYlOC5R3Z0cWA/0v3Q8xWmy18Ifqml98eRK3DbQgnIyssJQ3+S2J7a5g+u3AzAS8GLYG/044Pde
vGhinC6z7UIuLzc5FN0JhYtjcFOMRw22TAreGbvgMpnwF+nnyaj1bwIGWusf1TRxyhg4bZZ0drXN
ILss69Jm5qczlrUje8CPzRQXF0RrorNpPkZInTRszCSGK+FqgJ4xAXC6NDJDRHHKJyrH9aduDZ5D
fJq1cT3u4hpA+5MOGTCiBKh3S4pQAeCpGc8rAdijvxTA26xuK0XEO0GMKOHSuKW7cHtwl0WQqy/P
ad5mRJLs4U0UAi+nGEuknNYFq5vA4nZm0oZPDfM8LUIHFTXXhia+/Uc5dCzt9NcEfByo2SkNwzCN
VcFK5wpUR1Pb5Ayh0OyAP8aXMih4W3SvGXkNjetKf3dwRl6qZsOczeQR99EDT8MukmMFIwUpvzd0
4OxlYVIlbG7SZSPdw7ZjhaP35AVbz7lt2/YWunzk9eQnQViFF0LPFYiK6itqYzHlaE+KGtYMH10/
5fHZswFctl4nCWtJIZOZcJJgIBiKr7X6EZpjKWhFwW9Uz0wwakhlaYr+WUAehasoJACCRCAmEBNW
n9WF9hOL8z9mrVkAGN4M0izBzaCyTqeKXpAvoNvCPoyA7RQt33JdCoTUgJBB9sqz2rmHJ9QpWRlm
D3umOmSjYrlQCD1jSyDmy1Eyaq5rWz5X+QoDXbPpJ0XvlupCpWIptZo8CmKRwoWEeco3f7OMDRiH
iHYd7DJlHCe6b2fzBwbXX/ADdhGQ/TLG2Bf+Jw6wdgLnfW4rkX7e+ao+0dQKeZpYfbsJ5Oqucn6e
55xApGExtrFo6nLvyPKpDfw5NBj6+I3RlDzCnp0XFu2H5VuTM6xOsUFeDZhxFEX2fQRusQB2FzZv
pyuoKsiO0pxGH7LGxOB4pcRviBu3Er09+7BEY7VOqkYMRXr5R/5qXxI9dKbF76eMuvBvfrtR4uAC
n9wJ5Ljx79NgcbowbXxJiZp8OdIyT5BkVecXjXsyrILj5r6L29SvTHEZ0dUFtzf3v6RWbj1bEAll
UksXEDlv+g9rVSPY+4NcY96QdwvLpShAzb3jwFU8wp4Qo5U8n0Tb+J7mMSZxyw4P7cJ0nzQ3AQsD
OSaOdEjkRF/hlmAdj1qtYtsGtaZvAQqtPyskdpRTZAO7XP29X0luNUcXFsPqd5oZLkma5bH+Ke+v
8tOzB3wmUZkQIX2z9iaforu6/OBKXEwNPCOZiUscnv9UXrGM/Si4FnmU/5k050G0bfV/Hv+KOzIu
gpDHBUuMyixvIXOPn3l9Pr85BZCT7OGOTYSptfpKq5EoruqilimCyA3eRG4HaRNW+RrCMZ5FzxQh
COxay2A/ClVd+2iNjX7S6140yFpAvnGUVISwjcGLLZGvEhU9JNvQzZP9kj/tgHOfsoKLKpPh7I0e
cJUktoWbZnUbZZnOV3xQ2pCClJFCRoI5GR3cToxr5imaL07DE2gFDl2Edz4YHayq7kEKXVMW7V3d
9EwTDszjj9HTiraXCVp3L7PzCGfaIBWBB4tb4/oPgyq+qYZ7L5k+vPzNOXzI0mBGsp6j8TFNX0NC
hK8YC4/TBqdM3cC3dSokMgoEfCyVUwBGY/KHd6SLn2Gul0vhxL+yp5tozA+U3qCTCPdwxcxwp9p/
HQdcpCyOJfws38cFi7FyVLdkTY2drH6/bMFPDIksB0b73vawx0vVPtoSzFjAKUr3mCtX5cVBrQAN
uoDSufu7YF9shHHtMwwhcOr62eNfJ1e5xFa9Hg3E2/56rEtfNohlMyTrW2xq1bskR6538N+iB3Ss
ZwnKBsxsdG47QC4z+qxlbMCf9PWh5PBK5t15VhkxrgPyz5LWQaebKDrX5y2F8Vi9//DDWNXU0P0G
kCDn3zyaZFcZO6Mw3HDHY1WNNeHdPh5+To6mLal1x6UuBO2OROQhOKgX25gD0+ou/paR59QWahyd
mVAQdCbXA8kvd6ffugNQReMV/iUFcShLAct4cTpFsN/ys15Ue2KWmIu+yJA1kTbhm9qNBWA8qaW2
oeIa0ehln3a7StAvJak3zZydfSJ/U12nCUhHMzppVe3k1V9RO4zjrq9926ot/wnzc+SPngHeFUB4
6ibexfJeGHQeoaS/eRmXDifOBUibV5A6HKAi3AB8XZYN6Dq6VnZ1PyiZAI9FWNquf7T51loISqj5
NSWDbziY3iVWUN+gLUTqF/MNipm7wftj1dskh3mb9Tra3DZ/SBfyDAU9XPH9rqpEkuYD40HEi6u8
QwRQ2GQbpm/M3ZSCkk7wgywgZ/34MuG2/Ia7mLVLMVAxmCUKgfRfVHL+nTJbxMXKxihVfe6QUkzy
YS+QVFgEGwBuuydoYD4WNQ1xMulgAre3t/nDKKp/CjcBk32u1LqJd4GsmWY0Dq51fW/0SQJeT/uU
UJOoAbVw6MiVDrtagbXrqwB/mWyf/zduS8Sb/+Q04E+SMXJaEccEtuIaf+6EkB+ySV/kNnkiz4TR
a4RMcV2WSOIRFqNVo3YeiOuro85IX94FQWXQ8raCy0Rmdup3dioqPsbpWrsPhhUb1grL7w/wbEJe
VXWt7HM3IaEk5S1szwrGFEeeipdwuMxFmJ20pVgy17RduS52CxFxGIvC5eW/+AyMd1RBNzIXzLZI
ej5R8X1xhgB5jVYsxjBmH7a/dQB2RvlF0H7yu074vJFpqcP5KbdNWhRreDpc+OriKqZHVcZQeSYd
BlQhbSpaoUp2XBl21BMRGGJ/gM5iTq6E5e+4QuObnTcF7/hJfNlSyVWszgNUf5626Rg7qo/r4McE
7iUEw2OxK37uMVdJWPS2Ox3GDW4ymIizN8E5EZTphdewy9Pg3QOnLrRAg5cjjeEDXp+d1TjIBXVb
cquHRTSYtu/W22rG6NXEiSq76pirkEcnMeex9nz4L4dWVO4UKyUf3oSiBP9ShDOIcFAqTI/Ska1g
1zoK49vUOduJtNaQgJIzhaTs/p15LoZMCrBfa8FuTuyZOxJOZlY1wqJjYLedudP3MhRZYQwK39Fb
gwr9OWS3+zIqu400/jQp3APyJh46p+Fse33UGtkRzI64jWAluw0sApRT2DuzSXPymyepnKFEFO3X
Elik7jd4ZKbHV8Joh1MgETiGGyXDHvxh+eneEQnUQVjq5YCn4/TMcVcTzUBWS0XWE4bj8lspvnIX
Q9VOvy3SazEidYF6ArQtzQXGDEgoaF3/5Y6BF1RBUarEo6jnptcKSaoJ416eewXNMQfnHmrw1/uP
KTyC+QAbaGGcP5xazm+x7Wa3DH5O2ncnUkVgNRE5ClZ9wai0VDuogrm48q1NIHlMdwqcDybI4mWL
XoxDdD84TrIh08VgEKK/gjkK3ZzWi6ziCUH+83WorNjkCpq4WVGWjXO24sZhDIEfd+pg4tZnGtUe
Eon8smEwhjWVNBXGBriss+6622u1UsDdrT5cZNslt3HO5aamlXOluWs1kTxbyuSUtKyv+TJ+fEEv
tX5S5DnM1DEyCXZYYARAf8X4oEUWRDWn1E0SYKvwdl3Y4pCcGdTuwvZgV6v0j8RsjewwDMkUCWTz
L0gk6iGXsOIdI7loxAeCTxLSYkdI1LCWXbY0s143X4erR62uFvBp3DI1tRdqseIF3Mfyqb8lbnbU
Lm4L0n36zFiwovm5aga+WzRxDjC7iRKE2vQ2tJsenvC5/HU4vKHaowLZBBz/rDVLLr79Wv9yduK3
RRBTlESrbJHNLQkhV76WUTx5GdE/Q+Wtot2EdCLo7j9O46mRTLxACwPZTTnLFWkNgMhtIrFl1fpX
/jzWDykTllnRD2sUp8I3Y/YVY+wEpvIeZ29l6+/zfGtTONUWmLdRD4gaHw9QpreV4EqZOcRFk1sa
zL/UmHF0wNMoJ8NYhylhkiFm4lh93PCwSa85z+5Stw8CtaEez3KDcDgt5ulCauVhOMeezhRhxAxN
bn41OvaODao7IYzavPfg1IhFlIgjtJxjMZF8cv/AMl8ECOlmsEJEti1GQWkdivBZhjpq7L5Iz6eA
nM5/2V2mcNY86JE/AzOULHkGrhxb8Y97yYZ0wNhziBFYdk0VQhp+XU/6ViLHUcEgizNQ64qkEZKc
jqih6r6Y9nbt+R8o1nf5geboln0fovToxLfRS7tK53A2Qt6U8EeFxdA27bn4v8c57fHWqy7jYsKN
0YQZjg/isDwKKTDQZ7OXX3JVBysapn4F3oGdl/bh1aOzxzdy4ffTCLVp4FcFMWUaqBOZsvRblvQW
mvjSd5Utp8UFzezMan8Yfp1obyhf2Xi27UA+dSzeA6KiCA1tnTcIT7EREAJdjcZ+qHcZMS1m6jtS
vSbrdw+IkLGNpd1Nl0pRN2QT1Ze9PzwDmzNB/PQutKZHUJTbyjSeilaMzdlaKI8ruPlEWnWJd9+j
+r/3CToxbuDBUqw6gUCNj5/P6DUQoXZeR8KT5LG9UpFT4eJaOlP0jqjZFjbUEfHCZf9r6Qu+ut7d
4x6Djuk48vmRs5K0akoCjCNHdjH9YYVmfIM1MbNTOCLypXOpmfv6cbLABlDWjBMJGLBVPyp0sZvi
6d62HOCSRC5Lhiiqbvm0rzMym5DwCA21+KtL8+NqgCGoXOoFxYesDPDBDBR007kkvgH+Xxl4qtTH
kfWUdA8SSFtKgjmX+goz3cHZvST818rWirpdgDcw8jjax++gbrRGPeMzlDUZRgwWzrTeeCX8rcG6
zVlvUUaVXgonQlSciVdK0uLlpjo7yCINqiwNB7f944AGHqewBQ1bf2bm0A9kLqTZrzSCWFphqqX8
h+xbe/bO9rCexhP4kOipojS6Oh4qDn8KTHNb98uKNlv4bHYwHN/3YM+v2TY2I2gL8HpdUtcayOWn
jTGX7qchM5Q5pcV2NHTodADtWqakJwKmWOy/tFOymmMqyVnJQM003i7YXs0RUvPekh7Ecp7pO37q
IOPPwkDIQhePdqjRVOYy4Q+WUOCdUAr7zPWopidsUrZK2i+aLmYqm6D/DzR7tU/7p01+rf2J12g8
xqsQP6nBgjQhbB77PlzvMWbuhmtSeNsYIJoCnvb64fk+lDC3pCT5LbO24hSbwgZwaui31N9V2NXk
bDwbVYZuwwbkYhEG17xUbfokW3R4KkHzuICvFP8Oplg8pbbYp3/C5gmPYxXDzUtjKoivOziPs0Wx
8dqr3fNp9a6HlFq5lFNYSvr4qTCHSImWarzGi7y8Z9wi5Jt9+TrvGVFaUqkFeGSw9MnJOfiHn4Ak
o9DrLMlsl4gcuWwyCv/G9O4aGH2DOQCg50qCl/IWH4uAtEvDB0jtdT+nNbUp3wNKHdXXr46ia61B
cjDOq6RauVGcXVHzWE4wRsGYshwohkZjvTwU9dBBzvXN/+V6wAx3FaC+Go7h9fnEaUGCo8KAEryL
awlIT5BN2SR56lRqRGJySGYC6qNReNXIUDPwkBULmJcn+hx+qxLardfw8qUWeF9MATAOWpnbwJly
kHrtk4+gypdSnGabO5avDkpYelA4LB2nx99lqDQ5jOuJ+dN6MqjFZY7e5X7qau6IktX/T/TLzZHh
F0jeFuV3NIhtdCgLNxSVpFDwGsuTyOdAJgIlz90eYCUlxuoR2US2ZIEkpSaJOkswdbMpY7snkGLP
AdyAVCsJ3P3TpzLU401SiSXwS5UlusywxIOMlG+zrFuBtlDKAkahIoBbo0rzRI8sHQDgSNbt0buS
/qSgcraWNU4W/DwGldmDk0uDaHuS6f1nfynmYwj4Ve61HnVuHpFCtWQiPqyiEoSDmyK7CkwY2LQX
aXOQtxubpwMPbjpiE16vFdpYn0zuGNkqk8LbzLYNeF2e3Xit+7bQMPLx72GaM6jIO/ycl4fCqRS4
gfB+xW1iGN9cHPVu4dTZqFtuJKlRSOdXvuuyhZX1ymh8kyAfXVJ4pEzOdd5GWYbN5kSWFu95p+sp
SIp0LTd+BfUfkoYQ73C223R0g/b2w9KDH9jcp6DhzUd1AqqQavzTUicDauyZDTbeEPUogX7qaIdk
68Hv+LWlNTHfG2Qe3smgqgllF0H0BnNL9CNLhSK4FppC0S7XkQP8K+xVzmSukzm0QxN+N5XvCg3k
1lSlijl/6QkvPwZb20rnVnxFc8JtBy4yWr05Bz8cUGCOg/Te9/k10mL7cbcZr6e8rTF4ouY4FqQD
NHnmgLSVn77Hn+UJ2OcGLQXH56/MbHEYnYHIriF/7dQf9BHvGoztfDOAHEYRtl5M7shKGnHlBaPo
WHzhR3EpiS967jyy041JoA2f5BAMNyZcRhjJXmeW+8kQSuykj4KmJOqC2xTLeZp0ZhMRin3d1NfP
jVQtjCB/Uh8pTNE5yKK3PohoJGXMazFGrOSGf+FtxqtzBHj1fij2ZhazEEZSCQSEXsh63BZRaVIX
EOVs+xXu4jnGDTnO8Of3Vzf/5zhnWkdaZBlhQn56+Ks8xohr+/G9MnCp4C5fCagD3Ak4kGbRwJib
hu9pV9BFSo98mWHYcdQGyOFW13I+6pZ2U4BUhICAAsOjZgdv4vRGuD2h8QFGaOy0deCV4ZQC2Ie8
G/m7FaT2lyfscso564jQolRl19QodwAl/QKX8myaq1PK3y3+E91RSxxxZsZmGs8JGZu+B64HsNI7
sNjkBsnbcMH8Sjy4ffeNmWBXe0Yvu2NGjIcejeFu8i2IRYnGyHhfd1lDuJ/k/TtZQUllryfXZD6s
V7BBhkkTj4Uf9Zj05VueQitucoSbU40quldJ200Oq9sXuN8XZfelB7chi4TfaIJxDkSdAQbnKUNY
v8oVmBjWVoPOP+q6mZd0+LbYF1kR+sd3tO51XpIX/dQxKANhhu3PUtRX4SllkKJfD8zDzGqwlmM/
wcw8qdFsWdB/NQ9qaAC2KPZDCwmD6ebMGGKsmZdq8cVBCXmZc+S8PDWBgUDiC98iipcygWUMlp0T
hRlnkD7XLi4VO214Hg4Bi0Hf/bgFQaXlwnZGmbAjv7zKXEz3D/TIwlgea3pLOaS4woovXNo/QEX7
87PTcWAe8pKWqH/VcFn5WQ5FQgab9S0Fro5dxaf+k0XMj407Yyx3t8sBaHBDNrmNaBHEnCSt/lgq
u53w852Wzof7QYlbYlFbcIj64QwCzA16HOC9HDmKtVpgqsvDCk+LxfpUFWnGB+0IpuUNiMqR0ckg
I5HrnM3srDabesWhMXjZPkRgb+hBkQ5LGjchjD6LgqNf47ffiaK6N5VyYxlut8BcuWJRI+JfQDNQ
wGpiIvMLu/cuvj24/WfW/zNJZ/zI/7fAR+RYuFQdutomG6IMS2iHqsq/qVUisOxKItbfRTfKHTQS
wmTazvK3dvfX0RdgvIdMr/aSQG9fboDgJWe0QpOM/7mvkaPNod7xDWGqSSv6z6+TtD7EWZmQVQ+r
VXBqAKl7l3lYBoxClIbfet/6vKBBiOJ43jMyPoTFezzjuESlI7lKNTq1rjYg9/rXGag8PAoCUS8g
biYlME0ERMsHQh4l4p/douXZet3X6m8sMaQNtrh2+haRju7V9rVT0CeYd7LQesEgx6JYH93BITxF
fsBu/PYqQ59Omsfz4xRbERnA/PATns9uQRHMlmlqGi+r0vI8dJdV7QU8zxjsSR8P6KupMRm0Gx24
NkzTEW02rbaVriFgWpV0MIA2A6Nv6/CJT2jYDGRHf93Cu291ZJK67/yXp9EZZOT8kDIh04Etg6N/
IKr8wVcLgwZ40iNO8lrPStH4sKkAamFA9EYPjXHC5o/wQsGfwMKB7KyHglEVD1tc2lx5ZEzvTo7u
t1ZJhnrjqQvvOsfyRWXdaDftcJo3xhKGBpZNPtUc1Url2ZPx33dAb+/B8QqM323KUml94nwDKjyx
ZmR7Eiwv4hv2JNwS6s5uFtbDXOoufVzvKdwSFMFx8orOGK4YZnjeXJRsZKao0VDRW0dlnMGEJmqW
VXpVg2S+xuW4NFzXIkzLju58ko1lvnI6nJ2ZQKUTYuJYUhLHEV9Ygey3vPsdZL+++bKmztyDBSi5
eEIyx1H51+F0R2UP2Hh/ByqcfIEFedDp8TA7whDTTzDWUwbiFNL1woqsrQUJvGWY3IuuRrPoKks9
5Wxn9vv28dd1m8yUmTgnIDPQI9ukfcpPPM9SHcDBcuTFaP9R+m3IBeNQe6ObC6a0wrEsjvaR5mUV
aUL6nCYmH251B0wrHDQL71B+iAKxVI+GC/jbauYQ9EgRDUpFAnc8MoAv9/4SkLfIftFROVGHKI70
LQe8k8PE6uHas6gVqZnLzmsLDH2NG38v7qkAv3oBufkEIUt88JIfyC4jWgpNJJmRVCTz/6EO88fp
6nyYMONobR8/N+txmuODCB3oSbaTsn6AIcOiE4VyzueaaKeAmIJtNee2dNXmC/fOSlX1ZOwH7J17
Y2ymNjebzpZumL7+T67f7TPayhn7dOIC4VaWKfum58xBHvJEkZnnLfhFygSXyVK5ypT6IOyzSxQD
laPQLAfGW8ly4H/mAQ5o0NPf8EedVRJty2BDnNTWbkscS0KpLMcD/1u8EVsuxdsntLPd1Kwnakhy
eIg+vHc5qptWx4iogI1y2otmws4xj2ZEdmUh0FUlysDBmBxsG0IJXBcNj1aYjKA98VG5AyFDCNUu
zlUxx0zAqkGhXxf201vIzke7gLe/ZGRaWmY/k+cW0VBzZ/SluUjTHL7osf8ek8P5zNlmOfvGy/bJ
jkKyNxO/KUX2Ggr/w1Bh4o3tZiRjZ/drTCZRSXa03TYQ/cvjaaCbYEnhD7BmnJsMyxVHe5rOsW/H
PhuOgs7B+flVGdaF4jBy3xhUGg1n61hn0xvGUzrbri1L2H8gLSqFERKwN5azp8EXA9IQOhSlbtiL
bwZxS8r2ZAz3OmTx3OHKmONXyjqQMD4+5sfUcHbjXVcVT53ws5DHfZ0aZCfe3nKOxwYnb7/lgVpO
jplHy/OKlUy+65ONuwXMP+SAVwjccUN21sfUmQFSv2lyqrMt09Nln9vmW3izaqJLFwAcP6y2cqGz
6DRveFyBeKQqgwok/E8f4kmc+ML1qse8JY5KqI+hAIy8niOZWe7OdGvtq1kqwb/yP9i5FRN4mkkC
SnLFwqhhMzYpcjDkxwjbaBFMvoHFg7PMYLaoaDsCggAwZj33k2ui9bHJBlgNTmp5Rar5Poo1TdtE
CFueZl4oeFBNI6V6fx1nb8bnUsMNIjFD0n/oxtdd11Ks4OMzfGmbW4KBq7aej1uj1mcskRXpcNtE
lK2tpRAsdCVlIzHKXPB2s4QqdSMWfTi8w6DRMWSaol3UB63SOe6R9S5CI3/lZb8uTr5BvX7bYQ/S
/WapwN32/xCjMscwB/S5pO+1DDtJ6sNli71jZqqyncQ0duUgR9XhkzJhgRBFQ8NzOgmQRlCKFLUh
m+kzeDD7XCzFfTYk73KiRlMIn9b70i2WjXwFQ895sPcytW3D2LAE/M36poasquG4dRWxAUTFbDZH
b/bAOZJJ3klYAjmFLDkl2PUyGTOwy/bu1ObY2Kc7osdjXD/MNLRkPILpaxT0N/JtiIgWtKxee01D
PHpXU3KIsJcUULh+o6HJyGFO31FOC/WEXBCKagLkrWtR0vAGe2qtCX6AULRzpSlWi6Gbz9rC0u1G
v0zYfVjEzFVCExO+T8JXYzP1tTouhG8ATMHdmUZW3z6FhD3SlsRMRpXEqemq2N+GD/wfQ73ZLK42
rPZIhqpdiNQ9+NIWC87rmHDTUFZUxB5LfNO05XVDYeCTaH7tmzvr9kTUaUhqQNyXgYWgvABZXcBu
WDKD5eyFBMsTQJ8AS2wJi6LEJm2tKr08LwaTWpzSkLn2wbgWWbK+iqhhJVkq420b7bTfcjLGZQeu
HKMvQT2703pxoqgUhbwMlei+1mIAuL8gbqLvJ8sbRo3wl6BB+Z/iIeKHzaayco6wc32o/bu/gwum
v8ZzTfoMjRWwME493T4EbnypaOBPwOCisaYQDWMKUZ+1VtsPX3ZGDEePNYcoW0fLZWvw7rj0zjAu
PX+2jfvC5PQ2DDtqdXqorvVdfdxa/rf9gTDvTEN5bO2LobUrE9Ff3Sa2BV9An1PmOotPOwtYMaS5
WV8aYpidF0NIxedPpuDuxBKPDqxCWVID6f7Jvgfo6zI5LX1mygxQUvXshSfFgenrRdQZJbaMzznF
EEMscVr4BM49KhAekTKBJj6S/mHVRUC3LOr4LT4sb2mlNsn2Urgf0gkmsjO81CEHAzz5zrjaMtaE
aWZBR5xudB42xv4jb89CGbPA8q7rQ1QZiDaTBIYyf+xfpBK9JkMSTA5FfNz0gsqQj6omk5bURaUp
MFdcJfT09nFMSdKK9cBqkMUPxMu+qPDHwwUJZLjZWjZWZjQtqRqkI8N5MyuxK97gp+I5Ggv7OmF2
SD4XNbPXg+8M27JYzUEUQ24IXi40w/xrGQTpOYOCNqNIL9rpaT1bt25sPk+qzAVfJ30V7cXElfK+
Tn01iMmc8CB68IQDYe1ewwQ+g8GkOMgSRFHDtYmlQebgLdt3w999OoUtL3At2tanOLnGfsHCWv+m
r7WN94oUw6AaoL9ofD6a1ErbVyXjW0XRFsS9sZlWLPDS+sXpvaImHIrcXQHs28t6CjC3h8KaVObz
MDNtbMuB9zDLwF0qlpc+R83BAfWZf7ERNUfxJG3NvhBil9solbGYW6x5AgdCbLXckfccrlkO7aVq
rPu9jT2ZyxkHzoBCprmfPDZAikuFnKs/6BdL/Rca41Ht3u8YFZWIURqej76vOX1uwkY2+wGdzF4q
HPkIArHGDP12oNQHZ5Qq9wAyU7lNJyZ6U2ZE28J1o8NTfcJDmMcdYYP6IbGHgaFdJv6k8cm7jpww
dEzcV9JI3wNhHC60wHtBuq2fHeObcwR+hvPduoIRqxRpfQYQ9uqhZrtnSZgpA/+NtZOY7j8VUcIx
Lp8O5cmZ07xztWaEoGBsOMi6u0p11y/L+BEPAllCbA0kG8B3BGu4cd0XGl8/ky9pRoMhGjzO2+6w
KkTkDmqBMeDT6eR2mx+tKDejXXwmhoC4wthvQ8KJIEhnYizhPnE4v+7N/3f8D+VqvGqo51Mnc0SU
2mmTqlCcMbCH6H8nZDAUF/xESAGyiFe2E0zwZMGbd3iKxKoXnziNlTIgqSYJgHftQW1ISZAsjnA1
vIhS2aUA7sZGW7Q7BvHPhYFwE15udSY8wvwDJr6qY96EQItIEILmFlMQBdyqfhWQ/73h+VMhbYj8
SJgVk8IsNNsD/hRIVIxlDaOrPsd7Kj+ysTeUs6HSC1Yq8fHyLQkQki7mAIJfpkJdfPY9fU/IOtbl
b9NGE+C9oAiz3lMiIzGNBiyvwGJKIJ4MGoIhENO7luDJZRi0p2Hrc7jEbBuM7x81QeT17tyh6k1A
cItkNEGG54s7qtF0lHh/Z+rjRpRzZ+abObKwW/K1PFEGAYdLtkr18oOOw8/N5eAU1H4V64/dLech
8PBv+EjpITemS4q0lP/llFzdGE30Li5HAi6+tfrkXfmIUZNxPAUPZaOe2tGr5m1yiLQXaESNhClz
zX4A7CwIfnIqtSRnFj7fdZEgS5dfjRNLP9otSNH/HQyjozdLlMY2JRZNSNmxpZwy0gSmZNs9VMOJ
7EBVt6DrI8x4710KVC+tpCRQdOhkApi1P4xv2S8EJeGv5MNe8MqcZRi2gxHslAy7AUcQ5OjKm1OT
FIP8MX8jvvDNHtNSIyUNSjD8i96LMbBruWQxi2MbO2jfE836LWrtkRbfLHGBhc0QNEwin2Tw/syj
yLt+Lf3bctPPvVVxnsURwTqVxJPB012oI10BpykgMO0WpBEU+urzJZ46/9VPZ+fAOr4ajBzAW2TS
GZyfX9Klz5s3TusTUcKAcLKnlEp5IJZ095kbOqlAYZBeODx+ILWi1tBHr/IvXtBT1+HSIc6AwBbI
IZhSA1Q/Z5yqBkHhzdSyrXS5dImiP+7mo0ybxIliBvErG57HIu6z8zHaTKqQiygtYNwCwKFM398T
JZRDJiHggJaCIh+wxnrZ1vLPulcAs8GdLpJ2kYccZvtJKwaRvUMq5DkKZuUu2ezA5ehKa/0YlN/z
A2M71kbH0K3VZhYaKqYurxK//4k6F3MrsYacGYpNmhHwzMcTBiaS35z/sF2x0fj6GzsWvHiMXbWu
4vCKhNXV+oS+0On5p3/qAY0lx+8RBsuffZBBHWQsIKStJth9VfrhPk+4VeTQbHYYV4MeDG5Aj747
o5y/WZpr4CYXLUR5YvWVUtgQyYYIi0CngGDYM8USXVcNpyOb6ogJ0U+C7C5ql39+FsPLL0qbHUFW
Mt3Y1BblZTuWpZOa4bCgQn0FD1vT+DBUxGPSI1Skh3Z7SQpKOdjz547seVuzX7nLHy8eTwu3RrUs
77L6txfcJK7Pp73kRkx/p0wV+Ju9A+/o68KQ8SQ0KNFDv3Dlyz9XIH33L4oUT7aB84NMQqCmzo8W
Tb6y6+Ac4FT+b+dTERhmwooSdeREsbUgoAhskrQvDyLVwqQHVUlv+Y2o3iRka0zn7S8I534qSHUD
ldxt9IeKP5vqua+t8oN+NRG/IlBPNkLX4TzqKwKsQ5ZAfhgkLMLqjbRxMGScINowNNiwNPXhlzgY
DZiOBAXhUYHdsfxaLe4+IgQghF6NH01xskgv3G6PX+TjFUB2HVAnqy0tuarX23sNHhsDHe2BYfgj
i3hU7KmOOstvIzuvpuwy/Sssin96nf0rDqTGEXiusT7kzNmF3JKyfo7QVilhZzmISb+MxkDWKHZP
kpY5v6TuJpyWOaWOIvKbvJyiGjJn3/SJSted3ao9be0jrkaYsDxctaesditlQEfZcJLib6kj7BGF
BpYN0f2ARuffUnyjHjMTVzgUhIOLXh6eadp2NGdguj6vAKAnl6iAuIvIk63EhXunu9V6Vze0/AZ0
P5S70hwegUSbpv03X3FSLRWbcMJa9Wl5Gxi0Nh3xRVOCvco/hqg8es1wmOZNK6LiFYDgGSM7ACxo
tTEuiJXDu+524321Bn5lbifOv/4Xm4nKF0rHG5EzN+LcLLrAqyZJukNqGsgCak437edrdaiG54Mk
0WQt5kCPbNn+vOboxFYPWz0Ax9DqwFY+1CZutLKnetUL0e6f+uHjjoOPFnrDGOgX6aUE2s9mjX9P
nRnqm0yzqY4KEAdBASCiLQfg6pno5CqxeTTyBzHCYk7F7hFIcxavfBBs4RlXOy2vgJlglr0r40RV
BFSbj/Nei55wrxe8tVInCuuhu9KmKNPkDFltPyxbf0M6c9I34WZOqKMRojK/USM91xTeMTy0zDMW
l9aXBgeSehbFVomgWgfWa/A2tluRfaIMeSCKos/RzPw7V+OSePngEV96uytga3Tln6VYbHpkA3LA
mPqLJ52Rq/afy67sqpmWFIqpryVKcZhRSmkZsjxZhGFMK7wecM2khu0WKW2lGA6k9amNbXrGrogB
rYVpnCT/6cyIPI3HrYTweTfWRx55KBa6yJSB04s8t5kXpFpx+6u9P3A+6e+paETLUMz/AbXAfIAt
bPrpieg4wxdsSm6QrHbYxDomJqBOgpt0Fp5WAf1j40dFo4V/G6ec/2Olkl3oU+Lkwoxkw8ZFTLKt
xPkUAkR4V/v43Xh+FlNS9Uzw53DcNKE7TLnwErQVlZFkKWpN6waO9sy5qlqp5jInmThvd2MatGMb
tQc6EZAWeIsyAAVWvznGId1hHIb1+EGwe8cGt/r3NW36HjSYOSlGLMD2OnPD7BGEIfj/6o+RuFym
0kHRJEJwlzy+6TBE6vx7qcb4NV0mbJvydReWUekz3Duvr053MTJIn212iJ/LJSoAhCKHhSfbWC0g
khjtE5bsTsWtKIPdD93FllCcCQ2jVAsNSnreTk+yG5JtHuMkceidyvtDZRz8aZKdfAQ6T7DoBhmW
is0CYK1buthW77yKOEKhAC5Gf1+unESPzzUnvUcHeHygljodpPb5KDY65Z+ep8AjklXZ6A1UQgF0
BgudN8tkULXfs31I9YWqOmjQek8MxKDKlACiotC1H+zxm+XEZKSzybqPROohHoA4LvpWS0mLGF9V
92fjuSdLu7q3L+YGduw53ILpaSiRDGRGIRgcJHi/sjuydYZGFUxgh+Sa3G09VErZmrhlAQNTK05O
iZRITxT7s3GDmwBX9UokFe0LNCaps1KHmmpR2SosAI5CJbnMfTC32bNbyuk2mUGWUsCiN6q58HwB
QhId+sOhmXGyvdy/HX2nmFEFLVQ5aGyKmbpfK/+JoQBkpNRh3ffDzow8UVdEzU1dMlgw84kuQjMK
PaRKzIyQaMFTATn/DdFPEUYroxvW22xZSf1luwXnZFq3urINIHJJPLGpFwtqAJd5ev1gn2Qn26Nj
sg/DmF2+Javd8Wy8rGNZgULlEn2wa2vubIo3BhKtBM1kAVeXZcrrTXFiPQWto6WDRVzlN+R8g4j7
5YdMZtDxVpZClrDHWgvvnaMj7uMpdn14LuE8BB96frY7I+ugipB9VCmq5kno7zswb+Mk+9u0FtCE
mClbeiqewL98h++VyC2MfHbENJU7ihTOUPSd+WSD55Pcg2vl4CP7FMpQSKUJT/PDaES2nfRSVovT
XXDQoW28Sa/0EVrm8B1iU5PjB8oDT1UXhayej40W6BZrpHZGXdatEoeBJjTuvWTdHhn50ECQRrPJ
bGXQDlDObg8LH3o9rEcw/u0+xiGJ7ox4ewrmxECo30M4lt56P8zKlIFEwmuodL9AwjBWO6YeLaj2
AhTsoWuhJrpqyrK0FzVIpRXtx7Lz+Yc1YxvgxzoLCqgY0GYLe9jLbeGMdglMeuNNE9oElumkb7d3
pzBg4UJ9iPAXqPysmE69aR8caUW7vhaCiHoxXIjZinG2RmeXrUM7WHUgl6qm66aiwPRJHtBmoVOS
BWqDHEvuxkl3+9wrew4D/Ms2C2VMRcEnJ7iDq6rm2NLHr10Ay1/9HXzeKQIG0yikbZKTfTnvQ+u0
YQVCWygVre23nHvwl5VDnwTEk265X1jZ6djSHXfv3OaBSkncoCYksl57/gVGIgmvHgrI14g0d4Cv
6KfdPe9iGsWwENVn4l48HR3Oyft1lWdODOIjK2sYUtKie5sP3QpaqY/LDsB2ET6p9TIZbHbaxaY6
2JBL5R058M8XtjO1mLAbuvn3cm1XmewG4oQm14uON5MqENig8Y1N7pGVCRkblmSkGxGseDQ56cSi
gOEsCCx/IPqGenrHMQr3coWLsNbdDyLN93PG1AGs20/eNJBdUyMGHD9nc7ExIYzVOVyui9TjAq7l
xZRQ7I3Hi4+4lbGeI3I6ViS2OGnCQ50cPE4cOf+c1j8tghcmcCc242Bco+xNlvp313E/Hu8nR25D
wOxX96s1pFaTez/2Ir6k3U3sPZkmUzVveft2lT9M8te4PuisOAIy8e+VM5EULyddVD17BoUnm0Qy
2/70HXRUh1a/pdWrvul6nlK3PybinRqyt+R7UEs5xxRHwOZNXVCAVNAu+YDzKT9O77N/jXWiC6mS
9zqkdtTcQGBbUBYwYwQjzwMrM0i+vtdRgS+amUEu5iSxXj+Gt2LJf4844rv7CJQuSBGtMQCFUDZa
Ax2JGF4wb4Nf2TxnUwIJNNWaKKzcIxgA7RfF0+N+DPGwexRhkF3nu2TMyDNx66aqyjFPvo6/xVQx
xYIczKCum7M7mHjugwPSSUv+YdrR7jRrBjE/YKlPEacDxE0s4G0EuR2192yZWKi3AvgwvT0VHTp2
4MLRJ4wRcNjnGBecdVzmrHAUAKZbVsjl5VET8HPwXi5ppkrKr361lNPISt33v1l8U61r0khboNpZ
Fz6YyJoGWYF0cBCNQm8ORTOsS4yqVU4qyas24C1S3CDsjUeZpbQ/7C569mEstQ5WpiMu7ddUdKx3
TbtD8I/iqeAwQtaQ5uq8Dk2RBFN3nMEwzJWt+SAsaEKCurnqDPZyVxpWM+bVt3VR652NLnyf6YKc
/KxzHcB6bDuO1z6PJFjqzPLe2VyUTh0Gkk4dhs69EECsd7fA10coIxPB+DlW0iTartsBh+zec5RW
4ppbsgE89VHMSiHxvJELtMlsfhZsGy/4txIluh3cCjmKq1sIu9AB/etR7atz5FJ10APPqr76PT+C
ZXNErbqCpoFR3F4XPT3xOuFnJgz90xzvnvl5buW3vQjyR6PaAwdJ3whCFRxWu9wH7VUIOYxVj3c3
dGVcbmSaX8n0Ct7IQ3PYTH+Bq21n9qEU3DcVHjFNbXup2wpt/XJNbywYn11jk0xZQ9+Yijdrm3uJ
cSeHgL8WcQgKNlT1NWeI3JmJdztHfHs2YBpOl1SSGgEHLtz3DaztbXfk1gw650BiNO07tqDWuLbm
pe0yCwh9sWfXMZUDVWRFbgWnT1gOtg4S8YTeygz2jIu25f53I1kMeQF8IRhFUrYPQ4tpzHcq6Moc
qrVeiFc7QS9deL8BIQXsM/mpY7E1g5BJPGXF5xJEQGIv47UeM241VSUxCvYKFyWc6VfcZkchmowK
pDBo/9ABjhdVUVJCfRkhNeVgcGmb9PBgi3xJPTH/55OXzwb4uLBid+0vxtj1ilfHVgXlLjdr86IF
gmqX92eXQ6It+ioOcdpkEsicoyOWz/r3VE6QBxfHrslJ0g8rp7bZbAWNcQOBQ2sAjD4XNte/GNGt
z/BUm8g9nz7oKCxOiIxciwXjQ1ReFAZytdqiB3mHSe0zQfuLaGEwPlGdyJQbUPBrkTsqcu3Espwy
LZNl+L4St/KReSVpdM6zVS89E7+fOMTPmtz4wgH9lbtoSROg0+H9eLsATb8DSwExaSXVuc0o1cbm
wmHbYrYlIXsPrmL/AwJD+tk4Mdk6/co4odPpwz4i19pZcz98+1WyCPLNOn5pII4y8bRo1xJTgvY4
dNION0V8PZWGY3hvqBcYn5xYiChE+ulBduJVMATZ7ijWX0T5PBE7llzNj04XYam7dL4XAvZfv/b0
h41+xmnd2ro45DHjQGEQ31UDHIzGflVZJ0A4p0x9zuTjiEc20eePa1St3MhjyXvcv+PGbl6t57mu
/dETOHcAxY5+6WTvweYmPFv+GimrLglYn5nMRF9RsYsiyZqZFDm9Ypyvz8zz7Z4jRerxQ96tkqAu
EWvZw2wNJBYZlQb91ET2fFKudBT0pjsUmmKRnPvWl2vGlm91R8qYvLJfaYlLB3/ehK9MwWpimxPS
4Ad9AIJ6WiYeAH3xQ3urkj1/1nNAqaX1jKOvcg+gZUKcwNbwRVYFvrhXEBkkFoxvxENr9ucEx3O2
QAIbXddCdFP5galtTQk/HE6+p04TgPPPHObvciSeIgxGl1nDsqhcs5ErTdVJT+lsYbgjfWW4Wmsa
wILv01GdOmIoVl9D8xFCzulMoErVCmesq0KkO+m8hJqKPhDDMk8wmVpaOeHQXOdwaJ6qyQTct7Rd
rl+HbP4FSdqlM12yxNOP2LQAj4oKh2JlJoxJc2frP5/glFalpVyqdjzp/MmXOqjy0v5+LRHpwPUX
hCttPfz+lWAMErZ+hNkgfWfyPJnw0LL8Een+vjBLl3yE8CoKA2U2JVSeTerZ5EROSEbCKloV/AAw
cIsYHnOoMDQYE5eALLgEbC+ZD8zIAzSzzdCOpy4zSbazykvHC4z8hZ/5mycDV4zhf795oYYXwYJt
g9BT3kvCo33i0gTq1Dqi2mJI8K6ouND0QQzDhgkmPd9HdU6zkSdqvbHuTSHWmMTWEihjL9G/h8h8
ZtkXcJUUjPTaXHzaywakiI/FVkZFdgD+yuZ3ipMamqkv7mlQleWg0wdn+Mio3JTBfBIbvex5uqqQ
Yp09nZsjhMsWvFkT6TEKJFDtukRq4CQlvE2eg2wRDDSK8cAG0cJrdJd8XEp95x6Q2GimuauA6OZ1
JpCgMrYQgM6JbsoWk9frfznbNr9GR5aYf6Nt6S7eWFZ0QkenxMonngS0MjFhj9LreY0vuZx0o/8e
mwUa3+zTAvBvXdnFSfnu5oJ1232c9l8EjeG3R55tt7Nr75BSoRJ2Snx0D1RqqwdIYAqY0JObotZf
PzNWWY0q9tZy2/dz9qxVBY4YrmEH0ifJTdxQvDblAdCLrwI0tFHrN/Nd4570FasNwVuwSt5Z+Bdh
uEooqhQWbU+ZoBxYzh6vzxURh+z9uSNnFErB2+1yksVS+zUZwQbxacQEQ6Z7WxK61gdzSpU2Lx8B
O9XzfpfTpye7o63FeVqkYYcbHpQLzBPYxQgE0KDIejrwALpj9b4714EdEZsonxXSIfzg9/q1MLUm
orCBntE3un75FtskyV2/PuhMfPl7MCGXYFMRBtYM787ZovYNW5hkW50norgGAbZ2eYbzBqjF38VC
pQpvEVmrFj48VQcPDr+MTHZIgdEPkKsciv43mTQITT9mXqYwjVaalL2s76/S3rbHKlbWTnmSuR/Z
Pa4mf6IDKjBLoOvhOoOkklcFFpXOZ+uvDUg9qbleO4w+iHz8XxHKEx2UTKJiSt1hcAr2sWPrCd8H
HrAYqqZ86Ocs9ZKrjtdJEq+zr3mBvq959Y8wuMdiKdg4/Cr2I8EmpaIQOV4arleFPkZR+uYQoZHF
6i9klLC+mC+CjEr5csKEHkIggLaLSIFzFNzGiKmhet62GIV34vWm80+1MH/lyTb3K05L0+MY8Wgh
x5OAq1KWNCXnP44m0P3pWRLrV25QyUctByyz7Abhy0L7NysyRZ4H0CRZEeXaQEo3uDsPFz+eE+ZC
/HGkadzDUQ6pamFhPjJT5KqpiyL/mHwuFmdlmPvYrjmpgpg0pSiladu9+pXuVik2RfpQLy28uk85
rGk4DCXAxKHkg/qR9otKLMo+f70r01ROSSlpvsjdjOOwzlC64DZFoEv4cvHAeb9f72lLCKqd7Ldk
cBdWFiB9+rYUGOahTdkaLhEoCFjLq7OO9wOoJ9kMt+qdGymuV+8ZlmQAK1/0Rxpp9RM8J+unwrIp
8Y0Vxgy7j0S6QULVZTUj6B+GLW1hfaTF0qfBDMgIQv8muQUUAF2dCmK4H6cGhuhKv8pYm1f6PZOQ
2+zE/j7SXyq9PbRuGPfm87UuqTQEHUhX3PcC5LS6cLKTZLXdiGVVCm+Pph/iHi3xaW0gK/th32t2
Yz/OH/WLZOghxO7aEJy0W/7ryBZgjkWZUyc4kZoWxW0MLvlS99jksL6XQn+eaku0RHW90YqoV9VI
vOxw0FXErFVUoikrDJqEkHXR6yPKf80q8ctmtvX3uQ+0zrPFbR7VS7Z6MyK2l7WuIoeeJpKofgXy
Ho3gIqeKxx757vKKr9+bozf+GMqXNeOWyKxvgummkJ1pJBzvYqFpERvikDpIb1ODWnWFp6ddB81c
p9VSPDIo863q/9mxCkQS0FuFJgYwwWHeis/SY7LRK4gVHPDc5aRaSKifT4/zxb+yrWtsGnRhOqS9
tQzm4fGqsTGMsmlOOBHdJYh6G5kRbiQltf/DWjf5ezwv1DQ8dhp4CAO85NgSiYPmqS2KBFFG2UkO
q2+ySaGKly3/I07ON54/yWx7Rs2Jm5kgP/y3VXTfZIm3rVhwS2LVUKL+Wu7U2mOAFzu/c02j5zZa
lXHRvTmL9E/NbVDWwvgInuK67U+jBb4+sDtlI5kLLIZt1FFCiDjf/CiP6N7oR/288TjNTU6T/v7l
VrAIk1jC4p65+6NGKYVmB9mdWAqDsK4eUxj2atE5AWjZv3ipWE0r8NJinUzMlcsGMIPsxB5lE7N2
mwzApDUokZh3XBPkS2zK7I65RWG0fAm54NLA6M/r+Q3smmwjBaNSlPkKvZqUfKpN0j9m07GVznkj
1i4TqiwGubYTtWs8evyee8h5NG4qYo+66JRHhMZNNEGr6faq6zXpCU/RtahfKTnr2zJz2ZD6s0j0
IcIWVe8Zmgc35mB7oovHviVoL4HqFN/G1NTJ0tOopq6mdfd426Rw+YaUjPM+FksMPRMJc/zbsS0c
kHAV1s1SylVRe2LUtGCjltlZZKJCkaGD+my0CJhCac2fV1ZgrMV4MaP/4HDrUFa4wEotixkz3Giz
l+XApaMm//e+45DfFBAjX1wYzyrXVxNb5xagcCC7E5KqOHH4RUdqIlzPijVPTVvncC6YruIe6WpA
a/QsQgAvkmvAUqCbz0Xx3sI45zSaDhge9UAa5AL0X2FG04Y60gu+oj1nhiyYCV2APHnG/AGb5Wg6
PO7SmAIb/iH7MLLbnqwWdhCY+SqCiluEGD6/YHKO0VFKN+S/6ybEJQIScotJdlYjpU8ThGa38CZu
4nYHNVp2MHP8PCcA1FM8jLhc140I8zt9hrQiDKIHGxvAJ2m1aKvYBgbzXuEpJa67cBvPkIKvj2Cl
XTB20CRI5YzHfomxAhW46Z5C8E84R6yUCja4TyDqOwXZfRkYdCcx8GxkmblooqCzLqq5Y19soSUc
1o+9m4w9/vox2W53G1jSVMorEq9qgV7LUhCSrBfCmewwQ1eMLanZLeVRh1N27oSF6R5lnSrxWOV7
iB9ZqJ6K5g3KgPBMJgNTyT5N2bf6dP1ZKNJRTRlWqF4xHu9PV5p1x9rywWospLh5q7hHa2oBNzBN
jyJdGLxH7Ix4x4HDFsZU9wIwfIFtke5q9/Ag8VK8twUhbIyQrP3cxr30UxanBCRXkI6bYP6gjOUv
1yqiZyGPMj2D8GDgQ04CY3onoqcQmsbKWMGyeZlk4RjV6ijQsVPKuBrDPLsH+iQnD0aHKRNiZEg8
asdZqEtFWGeSKhfyG+OSK9pjEDL7IodBZseHThcWBx/mayj3VCV7DYmrbJRamFPEJruy8dP2pDMB
XPS+AuCn574jJDSLA8mkJYS4qakuyifjGNNEeBXReDBi6BuC2mxls63L7rV81L3XzpTepaWwy9O+
UK5MevQOLScviUwDKhgt43l61QvaQrfYuhTOvt4lr38wR9ww+f/URB7T/M3SiYyzjQ+M4TdSvkRZ
b2DRgNnbTf6wyRyZP72wlwGGx+FkwtJPnauziv0ihReZ+KXgxjBmE/HSSEDwyLtskGmUg/EVxa3x
/Sbqpd0EOWjAiqFLcaf+SkQpIG98LmLs+3B8FU6ZgWHwd6RJwBmKjjAIZSQSSZwWqcQ1+qR2MQpm
aE/6H6QG9fH5jn9c9f/Fl2nmymLnrEdeNZgJjjZa3/pjTxi5UT6I84Jhoxv230ik2pUnnqjeq8bS
JxnjdGPQ1G92OfMlX2c3StTv5Wp0asU5t8oGq2rPfqNhxzZdwid9LyIF0fdYCC5d9cj/kT7ZnrBW
Pswjen7PUOQ4PSRC2w89Y5SUZg8mW0O3d0gkUuARinOY4Z6p1aqxqPmrRYpbBGcBsnaWPEZ2g73L
DNrww1TtMEY1Xv59qkKGGQmeBVLiFxVO42mGpMdbAL9OhqnNNbyZKzVmK0OJ8IaYxlCIcKmvUSyK
TlgsyVOCdIaIGsXViYNQNkZnGtpQWCZsXc1VCRHrgp1LgSBjA5xK25GrUPIxCH1VXr/5sifLxrnu
79GgHCa8q6xl2fl88JrD69s9qqC8Rm2sOez9pXKcc+Nke8m1qsh5l+RONs/CfMKVN69jW7/PK+X6
4CHUV8e+dkkvSRuvNr9yJoyLHv09O8TPVLu2C8FKDa3SOiM4tW0dzjcKDGApICYVWIClOtv3F0i3
iZM0yJ8s1fvCAfjSsprPO4TNVCKAvIECmPlyvNWM04YxtWJ+PmbMQusCmWEDZ50+7pCZKt5Fi6zg
dsa+IaOlUtpQJZtr85AEwU+I/AhGAqalxORjVPKj7QAd0FpZqoQsZsu4r2fHS9ty3aqdeI8E3ngq
DsPBVfGe1d9Bdrc2XDd3POvDxKeE2mdvmiF2IozBZrA3KH0tUTuodJjqjyZHdz7WwHaRPY4ooZAL
veiCLcx8yLJ7g6+U8Sp6hC1u5dw9X4Dv2hMEU7w0h0Q+GAd/D4l6v50TuyybrV/WEn33G9dLlN+E
v7kazarGQORvU60uartJpXKP4EL260A4qP8CthYDgI/7Zx6P/CjN9Qf0IqkEZYvAhHO/rEIsmdOw
ECIC2oKUtK3EpyaJ6Di+ku2uj6Bi2dbpK/dsrMnuFirQrJJLta76eskScPV0a+FYxnitHS+RvecN
AZxC4N+NhM1uBzMlvLsS14gbxRn5rsHEnm9qpmLe01Oht1/GkcgJh+I6A6nlCh1LDxdrtKOOSelc
cBlGczrlrvTwFGZPoRB3n+djBI6M1PRYfo5yYh7/6pY0mG0JyVEW5otVcPLEsXVNB17pm8+M9B/z
Ca/DqxXLlubWVWMCM2TRHD62HF+swmjsJ66ZRImNx40GgLXfysH+D9MfHi+XBwRlxZcDNO3227Y3
I7AbykJ9yS88qRah6H+owBYgYrs4PttQv7GHy4v8XeOFNNJ3SD5o0pyWBhcAVabwpgZ188xvbeAj
vx4qtK0Ot0BKBouK47GUTor7LsMzsITuFkRWlo7fi/PYiV3wpDVXaPdg7FEHd/os0XBEL8sb+vjP
XpS9jNcrN1D8OTTwBZ8lg/PMFd4jDuUD27eNC5sLkXVwwNKEEz1Fh7CiYbaDMG0cbYcZgg0o5S9r
WXzefhDPLtGAGS5qz/05oEL30Y1GIJ+n+PfsDVjxvu510ACs0451Bs+LI8aoHemgq6Zqh0miBrLX
uLDU+g8iAH/Bkoo9QevS09TCMMsYF6qv1836WOiNSeZeOqwMkk5UudAFBrF/ioYnSPyWW/w+Ko26
1VHG7CjZfbzc3ZIQ0mPzjG934/ldONGx9hsi+/RmOggYEVrC5g6R5SFuvBertAgYL0rRO9otGbje
MOgzssr1C8brbhbsJWVtOBq/grBWSe8eYDD9vMqylaQqXrcm3Gb168V/RXRbZjs7qw+PmRBpf6Qs
rp5CQyhlCXl3t2JmXOBHeq15BdMhPfxhk0FNV3SlOq6Sl34BKXsvNc+I+Zqs/C9GngYHQgw9/SuT
guAuuwyjw5m6k9esEm6f71zE1VY+7bLDh1DZ0WRvd/quSW8EXd0fjvQHXd5NjyMYb0bDJ9gIscHr
2L+2DRCWGbiXy9kE6Tj7nwQnl9Cc0v8fDhAq/L3UgBj8Xp+CnxxnZC97tsbtHz5CPvtdPL0yBBVP
MGDqQf/LsQ4AA3QrR6+7cq+n76PkcAcUmPDsHWuRsIyd8DJ7SGcyA98896qbaD/r5HVyu8fdAboX
i2ESIEkyVSntsXiQsK/xyGqg3QjZirzIHbGknZotmQBZNeVKcyanYgXLJhL8xLjTQv35Of74jdAO
S3egnWKCMeZ5H48Bq0P4n3A/k57qrD+2e3kFluL15OviiXqg1TwjaCiqE2mlQXk/eR0fuqrNTwo/
19LX9e/BAMTeacLzmJ1waQ5fx8+vF9+Bo5N0rTWG6c1VykMFVXMDbkW2BiuYNeeJuja19c/x2WM2
7xJ78CgqXTTwgkbXv+nuJ/GsOrhWZlMoO/CnrXXLlUlRBcn/22elBumjiwIP/owy1YxCg5TZ/5Oc
a8ZV3s+URJIFGYPlLStQgl/l61vhJTEUPzu4+/v/SqO/LM3S0q0n0dEofljxFX+OwEImqn1dg9GX
CxVMq6W3+ISXTTRoyUW/sUetg0jri8eQUPirkpbcF2MF63QmakwH2Co+KmdL7ydX5ZaU1iU5EbgG
7+tjsPYLijbyQcWOZX8uhPI6wzW/vglI+Ukc+tm1W66z1rjg5ATtvNXCSKS9pZkinBnQezrWQJK1
Hw6UjniGrOKppg07cPOPhh5zIdiA3bFivVexF9AFiBmNLVbMKMFFh8ZcsCwzUGjLCNoq6iTjEEyC
cmTazyNrlNrlg8X5Hu14cj7ZgmakGUDIcLuEN1pOYUGx2hFoBu0BjOxor51g0lrWncFeFVKeEyO3
QgAPo3U1iLN7BsNVz8+0OkjX+4OjOWgTmBk1veD8U1mUZXTKyHhmbgknyGA9mpUZGamuO2Rzppbp
qwHHsy1n0rbuc8L4LiYisfH77e308bu7ydoYqQbM4Zkef9vkEO6cvbw0FtxwzmTRMkgGHpq9Si43
XoFdMUkXJ3xzy90n4+diUjEe3kbuDthZxCGtM8nmZ8PNyJTVwsvIJe2S3GBmtFKJ3mIZ/FLvBzul
osPy61PK4y0OOlt7kAaGyuNFHEUdrCYBXIiVoqZQu7Dlq1NAek4C0YdzexRsi5hry6TJycuBz75B
XUIvOgXHnV1ZPUz4NqFYIzuNhm2k43OOh2Zi5YmVqwBeGFdSo2I7uPKR++V/1InEkGQQBWF3kzsB
bsxzO7szB356yX3BZ3IqpYOFcvN4Es4Swf3bItlslfETwFZFTWAtRceYnlbbk5z/DQXR+Kv9t9cJ
iZdAWdMelIDeOlXGz3gBRwN6lNLyuDMADtqWDpaWioZiWv8DHOC5aYek+8bNJfT1Ym0sphpXy0DY
p+NkgEQpZBa+P/jJE12VxG8MvYq3HpKhA2HTWM24gT6y0JNPnpVUvCixX5zTvh9OYbZH3RWZl/Yf
fDOs9ccxE5p8wz7BWmDwPvX5GemoJQd/0HX6ibUfptDnuUTvqaW92/WyU0GLG45wFvJX9HkJRV3i
WRQYosF9enckdz0tKzLUsvzBiAMBOr79b5e5UKvv3HiqNzX6KJ2l4XQRRoj30quJL1FAHEKh37nI
R1yKwHNaXJnwyj3R2/YIsC/S2eq41cE2IjY1kL36d/iZrOtnd2qt52aTdQSkqV7C9lYPyfePXiDm
tDm8LYoQsnc/YiUS8pKWqrnRiQbGqdnLIEQU89d79nkpLpvzjKzP5Pe6tFQVH6ITivJSYly+TOyn
78dMNW+OLZr1aAvc+VtOLmJGDeRSAGdX60+XiTxMKolQg6svyC2ibr9S9Y5XMF/i+7LRNXE6sk0L
usT4b9lWVt3Vnd4/Di0vphtaJCRbO2f+62HqjdMPJvbVT+4M2uccz8QkAAJmoNEOvhS6viXgvqlS
JhHJAJUF7MzyGzGfDpBwyG1IXEAtYY68C6kVHqwizyropymW8f3SKrDgwp+2Lq/TThtKNk9DyM/Y
iESwotoo8aR7D98apyHFK/cqaUQZR5tGAC8bcXx7NiFqgKfn0OuOzhrgALDA6Mo2NGuKMgeVjSBJ
4idpuT80HC+VUgnpifZBPD7CD9QoGjO0FRgczFeIvWmmlHnCU41t05aUln+12UDAO58caUJlJdSd
m4Cw0RAAAxWztOnAHFrBkM0SDObFYBvdYpEcjLf5mWG6erWhxuzguFsPjgNdCzPU7ae+PWwOaRP9
RBkX+B/gPxDK9TfR2MERPcFY7tJo6SnCgihe7KxNo/354heO5bETDrtprA0ZiF09jZ3fJnBo/rLc
oNMzbNSrE57OqNkEisZLYQG8QiJOwOeh4OvKyKmGb0+Stj7BMVxQI/P2C3vEaElCi3uI/N0F+hj5
mDzw4UH+z43Oj8Tl/JuBmeKzc+jsUVBYtF8L46zx8eahvP+MI17nAw9KdCIvaYt0ZDUdYPU0xj6w
gLAabZnSuXncBWdASOve+JNa1YCfNL2K+9uTtyIhq6Y7JvTmt+Cp9jGlFQNbMy2kqZyUr+uO3O6B
UmGl8jLc6sRrHjVSo80+32PhOjzJhVqazsHHaSUoKhXAU7Y5GtRrxx9+yXZzW658IRzfX1a4qSKL
EKIKvdLPuFRfEQIYjha5VsU++zrFgfpL82DIngpw6dMqpRkO9dVjaaxqLhIBlZi2AYCoZ+q+2kyp
Z7opv5+BozUd7/h7XHyb3X6aMG3FRtZt+5VSBZF1RMRTnXRDnowBcwl1x4rX1khUVP40hvR4d3Ns
OjJdZVABaPgjrwRMi/LlTedpUD66sf7zU8YCqx6GODzdmP7LRhlfsbiJuwBcoB49C/zu/9U6s1Cq
borplHlnEUAOmCcoBW+VJ7WH1A/T08EI8jygz+RocEcS9v0l0PX4um2OGVlfzxq4DRRCO1eb/7ty
R6SSlKaelvLDZm41wygEnoNDb6mpPY4XSB5XAg1UidJMAuKv3bRvGTTO3Hc1dpC02wIRmdX0N4Bp
IdM6EvIA6HvLrdvj5rErmAFASJ9z0p8IuEfsJ3kQ373dXI9NkwR6VlHjw+EJPM9xJPgkh3Gmvtpa
or9ACwtOuwGGSF0y9yT+dN88Eo20t4Qgf2Y3tBZex4SXg5TidAzTzYYHGEogNq/X2DhBk3GTrWgu
5aYz8FqlECZWgomv9Jv8IuaRa5rZXhjyCyjnjyG8Q4WeRe0lmTaqqTP23HtB8qUQwvWos7r2/z5l
oDzMc01/b/fBOn4NPl0xoo7RTquKx5MreX4sCDVQj5ywyAjMEd4wF+bcrO1TeDAXeWVLdhLJkfjH
M0m6v9HTZASwzEaKpHm5A4slihAHBNRfkdHF/DvBchBto9P08d+QXYOy8LWmBCw0hy80FwhfOLRo
iW255LalBlsvPZKKB8U110Qo0OC3zXfdjror5155hYK48+lkCLvUEOdG7KtIW6YRlYTPeNawu2YM
AmnNyEL6cGzPUei08z/227ozxQWnZnGOy1u+CQdxnOcsgBx2CAuAfJ+OyAuT/oaQfeF3SYFTYa0C
sMsVX4FUUhtcioj3WbwtfBbVV/u5hiq7qxxHcYkCtGwqQVQRQLFx0KXYlA3UUwzBalOWiBF5xsjE
lmf0l+cxBrgRHLj5ntoX0t6CeFch93Q4LBS0ivh+4LbQ8DnyL2kyugNgg3dVs+FRFuezGBuFGu/0
gWopyQSykMkTKfmGJZqIeFj/CZsH6xIX1d0hlHgJfmnYgC6EyoYpfK8mgW6U3tQchKY1ExBQ5IVE
5IMh5mF0NuBXwYVRjuyaezhoKJzYTiIeyBFvo5RNMlR+bL8+IwVSbdgC6b6EPYxOxOtH0cpRmHtE
T+W6vScN2TafSRSXJrYxOqvChICtHrWKNGcr6cX8db7q0t5nbThv0tP1KzdObhf40jXbxU14ugr8
t7etIAGh3DofZCTuOzWHersgF6VPge7m6HU+dtRZPCBG3mSDIjHTmMDIj8NZBJH9pmfOTpWaWYHg
nzpkn0Zo89+LUBiV6CP6pP95QHOXExj5kYGzZGygeeyx9wLO/lCni8jwB1X+Ym8hlUhoCS5wL6S5
uQkLNUVgiZnU9susqrFtg6AZAsvBgeEMg4B217ZTJhiAyG5uvAE1S7ISeqJ0Vl++uk1P0QWnHZpW
xZ6C/NQ7QsjYlnE8yIX/ER9nuKnd8z+lgMx3G0rDJugn/N/Q7zGP57D2Fcl56nlA3iFujXtXA2zP
aUbWzXxtma1eNuB7p1hqNgJ2LREB5ITgNmB8zbcUFyi5I7zY4OHJR88MdoBcfGIM5jWbMmsGNiln
9Paw7sELiod2MU+jfJJUeAJfU75g3z19XV6QIp0yHmNXaIeZPori2ZzFg3jv+z+RXZlKnf7KzJUn
m0oh+rfZW2PhO1ripr7pg0uktIs/fB1YTm0EdVclkc19D0WshalVyMW0ArLi5mukbk359RySxXV/
8mYGmlfKjzQWF9oEsRbD6pUUU2PwsfmY22vy2Z4mdCozbijiXqcOmbYiglAr+3W9bzyqEociKYkZ
01//qrcZ7/ien1WyIS02vOIUCkquG/SAEgV8GlMSPj6hVaJ0X7r8UGlGi3KsCWXurVve7mTiKmcI
N4hI3kzsY0E0kQFUq8XNz/x8PqonJb/3OaT3E2gPYkDLy5XvsiCAxY1brmNmmAhAL5q901N6tB7D
L6ZfdmxOACpNrZqOBdaI75ABGg4KRmLEFx4C/UbYD6OITfRn+TdzNaBTwkSy2Qs63L8p2bXdIlqY
rLaC6+mUDxOGMVePRIr410qprFAHwvXx/TOAXDahr+V/JUp84GlzpH8eYTJEHnfuLiRPcYxlv8AE
tofZ1TbjpkGSIVm4e+++hdo/TAPHX7azy2eXxhvBDm+WbkTSqUQEkDmWapcr6zfJnVPbdhPVtkKi
/mSjyleoSSHkXHyHPIYOF/Yk9TzMn/DE8SjNnt/V7IFUyDQSfhWz14kn1jrJSEeF1bhMEuqPCzHK
p9e3M+5xECVN409Bn3iOYuzoffcqo0euMAmfs30Ikz6mlhm4lXv6UCop5Mp85pnFYdue2XMkoUtC
WtMG38+Jov7gaQ9bTpZp8YQhm3p2ZuMBwo4C0k/AyOOW5STjwdSuuijtusdUI1lhd0sTH/+hkU2O
fhI0hwFq8RzmxAzIFb7jgvezc58yDsw6xRi4E2c5392DmaGY5PMgVYetr+tfF58A4CTx3n3UfPBh
sQbTwtPDCQXDpZ1KbYPhH3MDveBdNfREselyrfta3bm5MbzwCCGLkfreJ3jgxMJkfuE2GLBiUtJ+
ineI3l65QLkwVG7PvgdxqPp703QC4qCoOULXf2gW5ByXccCQSH4QbwghEoPOj3l3gJz3q+7eLVkS
FeWB+7HYrJgYNTm42dk0iZFKcbtFIaPXUlmpuFwfFzt/E+eEe4hoQz2/VyYLTzgrOXJiSLEYyIFF
xWjKMLx4HbXCm6VeJTwgCFXs+CB+yshHFQLFKxNfUPcVgQ3+axdfsT8+WIJ4QNJ/fPxFm+s1Gp6T
E0XltFlIU80qyrbgTOvw/2weQ3kPL77/ocUaWK+rwt+VIKchzMT+3HE79kFfuJOx56qDF4D6A7m0
NgL7TOEoIxjtygSrWme2dmykomB/LvMX/54n8lVqlxKdB+4E3TqwbzfPFFfIUc6k7PYeWiMi34bZ
LcEfVGYXDFKyxFiMhjQokesb1NucvJDoaVfoc3IFO4NVceK9T6Wgy1T2a0TvllsImnnShdyfIzCz
ZSbQxu2W7FD/nVOoTkqjEEruC1396U7PPYiUDy+JlTSgugnDELQZgZ2GhxI7Mz9/Drfgf/fpSB4D
DvF4sItFcbTwqbh1s8PQoWidvCOLxuvFvXrphz8sUo253XJJoDE53Fr7j5LGwP1tuklNJIvtu4iX
dK00phtdjhUHhiLm/o/+nxHTtCYWdlTc/VlemhkzC5+uDhaqfnhWg8EXXD9UJR+5d3wLZKssrpnW
8YRWEL5EGQEuSAmClM0bHk4Xjmpid/JvSCrLpzu1ZNiTjeajJADtHg5jfDfkWw9aUWf53UMllWM3
D1Q/Oz2IcHlsG2Xg45bUKDSswfyJVDb58FAeR3rWwdqlKOmO/qjlqC/VqiI82FcbjAKIwDpygZW9
/qaXo5fV136CGSUAjuP5nqWIWTglazJOxNC08cm+hsWjVEoOXQOKbxkAIDHoCTlAKFu7otAl4Utr
M3G+JFXGOcO6OvNDFCFg5y4cMrqS6M2sPDhr3/U80j7Q6O8xSzJE/+FfP80n3NJVpgsDwJc7MlOX
kMXgjq+khD2FWpy69xis6wsCbk6c0zuK44U9sM0goSH1Ki/8cnzMnX50n8J8iGN6z+ZNdHxF7Sn7
AtFko7SQQXEZKCpUKqECTzr/G2XKZUkzVgSwzAYxyYaULH93eN5X0lo+zeOR3yGW9h5bdXbUT0Sn
wJo6+nlMZP/STSklC3TVadp9fBUbVok7vOa/0bYrT4goXqNPPnhPwdu6YQHIIjbmOVyqRrEDW74q
XhlQ2Mev9aXst7r5n6dtlpd5EmhYOwQLjMTxGYBWIuWQ5vBrE43QCzLJv76npN3SVQbL8zHUi133
cdchHXL5uAWlZUelTdzgXjUWDHpcR/9Orr0m0ivrRJgF3wyYj8qX3drccMXcqqyfuG1ckgOS5PbE
KfCyTzqZHOOunHTxLHzZ8KbELvhYNrW8hKtFluv8GhgGdNlcXmfaVfHX5Yd59tFuapEGVB9NmSll
iz3i9UMN6a89oKa0gk9Q3SS4glitQ2JEjTABxJVBhrs8mSVaJLMHXT884rbm/3EOR18HF0NF3mMY
38Ryixy9L4gRpT578IYmq5SZtG/NUbvtesRsEeoG44JmiyOnVWXvs2vJrl43tfXxEnI7odxEX3MM
0QWpFXd2ad6zrz01xVnQHHnGIrvjdwJNB+Pj5PA4MLk/nvI2lq2S21z0v6et/vw4Q+du288aATBK
BWARblo7zvBNHEIX6/UUQhQB0m4sxRJl/SM7qX0OlMUQcZX7Y/48vM2+pGgzBCTtP072F+yiShA7
Y1fbtiDOGtLz0r7lgmzngYhoEBw2j0XZt6N3IhpHdl0OQ6yk6QQwe1jcH4XxrGZn26tC0CWrHTmd
PBn84xRmj2n4cTp8IZCHcx2rtLPiToGwu275AqFj/MI/k65IVssZwaiADHDf916maO2H5wKJxRul
dG8mxmjeTDGWA5qOBSacMI2QiZ4yoaWcjh3IBh4TCYdVE1OtMEJVRJ0k984NVXRvU0cA39I02Rax
JB6yuleeG+fCWYX2Ztul/sDtNNnAZowaIDYOtUdJ60KL7rNrOY2RA4iII/tGqPhvnyZmG6y6eIVc
68eHCOCByk5eYZ1v9CZ5P+UElYeXWscRQZgZjReZFdaW48k7tc5QUObGAMpgEivRNfl4U3x3LCfi
i+7X7fqCYpI5Q3CkuInzQJiwc8wkcVdC1HO/7o03VQWo0jWcj8YmR14Lm1CvTCeDM5gjGm1bOp38
usgtvhq6MdKrm/dMs9wJc2hMipeq7mylWBlgw/YO0U4OFBtMpm15vKrGSc4eXx2g+Cba1o8foz6i
MuDcKNSj9uTFG6WU8SV1nzeKjs4bK3ZNBAKntK8sozelzCQZ6hElokN7hYiox91lXQqfm9lfkPZJ
PQY/vw3CgWG4LElHsiZ/ZEelsDCahNGXdAGzsZlkbR/7QWl9BaLWvoNm4tR3g/O0I9NwJpxDEiWm
TqHoipuwhIubFAjByFMQQEgNIp1xlbRHcUNAmKfT2p44Wc8jKGjQpFB/w9gXxba4U1BEMLxTjYD6
eReyOblaLahybF73TR54/JFqCrs7EqX474PRn0Q2z1fFLsqGfMrW09QohEwvQTZS6cpZMMW9QjWj
XUobThsawOhbD7GUl0X/5bJm2kRBF3vpRZUM8/6GCSf5pfVqwTaTopVXLulDobL8DWVWD2OzLIEv
8SSemEkicZFOdqfHjMxBeXMW89/TMOzAaT2J0RELrHrsGpy37uJkHRxAlDL/0qTHb7uIL5QwMpBu
mdhwgvKhWAYh9BWi5EuvmrMvw0mXAL9gJ1cBNzJA2ZwbaQzN02ipVxOrifx+F+WObtIciQpIKwPX
65uamUOjymnRH+nZXAyaC2jXCAJhh8AXRx6u+Z8q3HTBGO/nPmtHC53ly28hRAKe4dHzbOJa+txI
2OPeuyTHvpe/V6F2lU2fdYfUctuq4AzEHr4LyGSKjz1NryEgVL9tkFkZwu4dyLcSgUrYzk9uCvfN
IHLaDOiRlv6YSnXejsMTLIz9rCh5LNYMdbsSNTSX+CasLOqYVUvujl2eNqQ+YG+4amVGuqJQmzPS
wB9SMofNyd+sL+IVjZrkz2zionsfYoSrALGSnIMtey/ex0cz8fbff0OIlkX7aoy12lJ/aJhYm6e1
A2MJ+71XiXofSJOz6cejyY2bXZiq4mRXReosricMx968VmvnbKgxOQcr7TOL7YE5m8JjDW+5MvBk
yit1bB3iKb3lHDUA0NthlQDjAAGFkrOHC4vz6Cw53JtMUp8aDUWuqmOn3zJ9LVUX/BZbtmCB8Akr
/XURfU6pnsAOTwUfUGdpmXLB4QfhAQ2Bjz8TfkV38/psd5kOixvyHdTfvwlC/OeQODUwRP1RWTHX
tr8zQ5QKEq4/K67xtROHlIAL+rJLoDLxn7tujp90enKJmx5WXK8tSApRggMEkqO7g0LU51HPH1tg
8NwcaT9YMUmWoO07QNiyPTRHNElgoYJb4LL43o+wd55LhkG9DxSg8C41fhfnc+ESk5sKr7/TK5rI
fRhOnW+4wDwG4W2Th2liRYqCeEs1GJ1o3Nr7cTSG5xty2lgHgZB2hYYl6Yg/ls0iShKxRZxvhbal
/haTBOEgCL8rG/xqaIkBctDZAj0+OSHuXHpczNpHWUAzFIkdVEKiUBuEdJR3l6TfK5DkrUX4L/wh
I94IyFDAAEESm44llNMHOTFSyi8Lclt6p1VBJlyy7p/L0OXk16tH/TMX1qrVoiNEBEDrtyX77olq
lm0eKb+isCDcXiEoJzqW8yjsvvRl0suNDNjLMXAS4EnXyDW5r1mlzO90gOgjX9SkTil8o88mZpqA
mwD8ATeKds2HBBnBT6rPJd4roeIub/PMX7qjqsirWNJN2XmftbQ0VxZWnqewbEKqdebTNaaOZzNd
O0CRJnybJLSdJO49/G8RnrgX1OBbqZVw5O82tPGcKpSSsNd7B9Co8lcoJxe8QjwEfKE0WGaWQGia
3UK+uUMssPXA5bC/AqnUCWiucbEnwm8MWg2tPxZsfDJYa3/lw0ukAkfpHUmdAm7V2E/L8JcfTgLw
xBmbvQrB1+sDaHIl2z2k3IUNxrK5ML3zKBlHyRQhQQY9Bq4gaKkcrbS4DTZvHsxnqmwm0UupPqij
GcTbg948nwRKXrrjO4GB3bFLWL3ZVEKYdCceQ6AAZrZhya/nK6X8rb8hmpqyuXyh7Ff+Fk4BYIyJ
et06MQsS9jwcehj7orBVpLyn5BhnulusIPesUiXgjJwQ0JBtNmArgecam2+9j/4N4Sb9yKcRnRfW
bpThCKR59wzVwbUfLy0ISoXQasKFJ3+SQtWpDjmqgCKCEA95Cm80DMfDzJ8jPAnnN5hzmzhV/v3o
zAFfR8EHLLaKJildQe62+kZ1liP/THwN/AXNt9t5zvxh5MyRAb99CiweNd1BLnL+qsPbhHgdfnq+
vOuhVRp+UqIqwKu6tpYsuwnmo+qwomFqM7RxqM9hY0R5W086XC/QASz3VC0AsOt3IwkpWA5h3m9o
/9jqBXqbOmZerMO4dDdeldDKOlno+Q/dHqdZoTxQ5OvZW4JjrP8XWAqP/KXt4MEw7Qn3B4opDFFw
W3lxjOf2fwsVQcCWougIBllOfONUV3Lk4UpVi1LZrsxgSO51fFbjJYlIhr8kCZUxZFXOFytSwAOL
b5mwZMHpJPQBVU4EUEcOxgdS3XQkjkxjtQMsX3vhJK1q9jxLGvap/vNf/Owi3oIQW75pkvs/l8GQ
L1ufpjYDG8nQ9F1TtLbsDXCM8AKRXqWqBDFWy9vrj6rJX2CHojac/eudj/UK68oU6zOiW+X62e/A
APhNiW6ayuatnvqfHQA4e/Fas9xRCIR9ArnfcVV/gfLTuOtYzlV0Z2OHvRI/p+Uh5nTzsLhLm/A6
7YrWDqMdbZm7yCj1m1yKzldjjbbU8ur2jXkSazlchqiPR4hbw14nGmRxqnv9pmNpQ5++LjCZJMsM
uuN/Yc9AEazTuKWQ5Rwi4LTl5eMwSJG/rCt50DDBW/hV10tifCDk6Rpr0haWuNXBz0bF045Kh4xv
BHfUCW25NPNJIX0ydzfMrE4xgnX6hu3qt5YA/wI2o/B/lyPERwPIPdxx9uucmEa8ckSVsQfdHlqw
RG6xvqJkOBYRCYPK+JmrfdIKBcZa2aTgXjWylfZ6H4eP+A9V6dA0NreSlxxgfUH5T+HWM/wGROZE
bs6/Y1pgTydWuaWHLgM6Ym433Lz5EJruJakbACsHOV0E5TgWn7hD2bX/2gTIf1ThZEgPj5aHTz+7
elciohcnvP8I08L1qxXjz7fj72ycqaSHm2z7pI0pD3beVz/XbwCmAntHaiEPLKSVsIrQQncJu73d
ZKQ/rg/xj72Ay6wa7WWLqzfMTlAhdjA0t+ALejwHNLHucHuOQY6b2NQkQFXGU24VaRs8YX6SalW6
yHQjAi7q+HEAM2H3ypJbl5ONmgqzKu3wnDcnZqxyskzavdn9ioGkt4UdaenHaHu5tJZDwmmXfDTJ
Q26andW46YXyf7yHAxOKkFlr7+VDgBkABB2r6ZHJ7wwbxLaukR8ZYRqVqr9mrfGoa9Tmac7bytyx
4VnWr8yJrh/I0RzJc6JNFkRIH0OqcJc3a2yRoDUgBUrXlOmcTYmgAuxsdJfF+pkZkQuOwZq4AILN
+pbgwwF/SjWbFwrDn4sfT7HPQ3izRxaOkqG7qnrtl3nI8OdFpKSiuc4ad51PeCJEYpVjaK4khwik
ZpFsbXCPhanQcRJXqlNI0QPXBeF2PeDRkjNsSzm8QvQ0p2ikKs905Q2ouDtf6A1Quq4eKsKrisL1
bv8GTlRY7qrsttfz0uHZjor2+ctqbKg8HButikP8E9hdhGIz6yUN7eZU3VjCgwqCXc9psVNzbs6E
VkJIOr2fge+HRSLQABgd/wiYDtkjMv3+tUMnKpkgvkpK+DgkMKOaZPFuIUCdQ4fbVMAc7EBPqVoH
YTKV7tkHGATAsGkuFZFUGE4YU8o4xY/S2YltkznEN3oTxqlxqixbYzINphDNKjQmXCDHkstSLlDh
eYM3a4Jav1cG3bJC0pNT5PN2gTnHqtwSdHVUQ9imZt/mo5YwWf1wHfB3nthKGKhJjTKe6u0q4sGF
yVEiSgLwWvk0Z2SXVwHCJkzm1wlYIqXhZviq+jc+KGXA4HrJSQvx+GABZXlW3exV+cMB0fdIplCG
UytfRf14BcBRhLxP60/qQDjIuodg3YzornaXQEzJFJ+qrYAK0GSRiLO+VqtL+fT2DvXiYL7ytbqv
v2dVmmDsn+my1xmHGG4DZ5PQVRpaE8RlyM8wzZYxL8ACehQqzIhLD+Xy/B60M1vWZpDGolMC4mDa
1sguRFEvoEOEaReFcN4LTYnYFPRCOuY3pNyh3BYH7BjcO+khkIH9O2T4e/xpDrQF3jL+KKGRAZO6
HnbEk7QiahoWzDwwzPHV+/aZhONDNN36UsSVXWenNsi2PyGFUVKmhnWEVvJdHrX0WeKnS7ioINrR
93YVVdGbKLvK4uuBouuolJ5goQarhfYuCdKHyhY4+LWppuAbqHlaIiIbrIVU1B4ao3sYwwv+cxyj
E3jGVK54HeK5+/NUBx2Pp1t4jw8lmCB3rS3OTxDuNuyjXxwG35bKD7r/GTQdWPP65JJyztUljTDu
X35HT+/+MzonwweqloARVFHtWjIpYltV3lN9bXtREHuqpPipN0dLdJcf0qaKWaISgaYKLPpGmzH8
4OPdh3D1Q2W7YH6g8D5U2txMgbWuUOQCnnkNkJXHFwboJTf6CIaWSmGFOXJv/zDa/7wXpMB81CHI
s2CEBc6FcbGO3Pzg15zaXsWTAN05vHPIKiEcoigVUVh/5LrR1aXuOy1XNPDRJl7OhAiOxOcWOOLi
hmAIcliySZDSfqCtS8EzPDGZa3dV+wvB/tZC0LbjKYMqGtID8MXqvcL1C0eVx59inGrHRERndBbp
33pAQuihzn7UkO+qXXbLxtQLTMW7hTn5kzSeYb7+TCNhTLmPE0ZgBXurU1YF14amV9KUg3taVU50
MYrO/Ikd4jYePmmEa0cxZj/2iAKkYu4iro+I1yrMCnsvGpADCvXQVbvw7h7YUU9ENCp1jtzUt+QG
6WkPxDfjGTP+k8Vy9hdoH3DEpilNjKVA0D2/rrveTxwBSuiI6LYlcRW4AWUmqFdFE7Vn9Uvrzhlv
ApzfquNTUh/grlRvxHxzUsx/r0p4sr98J64VeDaudMaKNLHGTM2seTAdtway9dNFeC3qTq/+qdAB
FKMlxUIGdUteF7CC6iqTzf3TbngI+CAKy5RazsiGnesZvUU0C8r95KLoTosJ4IHLTznghh3Gd7ql
YcYSF6QNkVCLVVDYFwZFpQYx/U1sulDF27FTTnqJGI9nOaBGmcxTAeF6KLl0qTeNlUMJfmYD06mm
05JQuowFKyfNsW7APg+59yOM3YO0dORay+fNRxOkFjhsUZfM0swSySH2LXleEvPuRRnd2g6LgEzq
4hcVVBiDA50XMQNbbdqlzG9qTIInfnZe2beC3aekzmh/oRG/IEH4hoUDUJ1XPLUiA8BsBBnWLsy1
2pV9bd8BNl8sSDORtyKqNdVssX0w83ejrCF69qgmuAO4lzeIjXj8qc7v4nKDAdhAsG8+vP2mh/Pp
tLDL+I2QBdYJJQbnrJ6nOQk4flFLny7XUgscf2nw1PRDtm/8+WkZO9aQ/AL/A0u/oLTf+lGx7QsN
Tip5QUTxnQLcdKhyQlW6Z/BU7kfEsNWEw90aNNHXoMXyPa4uheRCiSrcVmFW7WiyOymSz/Q6IOus
/0sR7KAjTjXSG1Jpsjc7UmPG6XV8Cl1hvqPZQjNgiKWzDh6voJw2KWYgUwIiqWARwdrVVxIckru9
OD/6Zhdx9KR9RikardH+xZMUJPCzF9SFfpwXvWxVeYtNecoxuj8KMniY7yaj7iUvecYxwtWQAjIz
3OASlcaFRRxPwLofhJTc13Pnc1jfcN3cqLWu+KRJ6BojBDIRe9fZDVYhZ3B+2wMAQAEk3bZFfbQA
7HZhWBW+iP0487F3XC8JaHdbkFjzDkjci8SK08fxZOVWmbmvAxKvB3RkskofNPZ6fw0YfffjdCR5
EOrf8GF+QSyU0gZ46vPQocoaPGPwDQo1vfNHmyaZe6a3eP/UA8JehkkqGdmpVP5r3XnPRN3twYiQ
PpAJKHCoXM0fqySAtkGgDVPcMVHUBmvBWGGeGDXds/SQtgtbx5J5Z8aOlEB+PW5vCKU6pHD5P+ly
qi7lWQOjlwCp09Oa3O1xG3fv5KsqCPn/Xt7+EXBvd9XhY6TiTIaR7ms+zfqq75S6xRkKFEdfMoej
i/6vRPMh3sAMBt2Xd1oQcu9dNB7LqrOwHQD3MmMAudnmn8U2zfFSjVDdeVTVSKglzxJYE8SSVH+R
CWbYe/wpp1mXs08/2vbyYK1ELhvRxHjpCvZy19oRvLM6+Ir+qsXZQwNHnAKqZqNlHAaZ9+aiSg/A
uG0gqP0nXP3JILocguGy+vKr9ooky/dNVLDnSNPfIN956Dnsn5Vkl80eGOspuxcIDpacL+w0w5Td
LEdkHkBrg2MW12HmCF7hEW3APurgp8UeX5Udd25HdZI/cy/94MSenCEf/fWPlrty2F/cEN2jzxIl
ZJmDCo7P9ukKArfSxjSyFj3bcXmN8S3UsM/86o4dF6LAU0TwOdtdImXzZCJy3ezS3NaVUWPnu7K7
yDbKstEthGXO8bOOmndXcecFyGSzcGKCkWQSfdhxyRojQQMC9TTSKgrvBgY1CHFSqxZGNSNeYnYy
ixYDrOTLxCi5StEQafavKi2QyJal29s6VDWUncPP0zJEG1HKLugPYDpkOuGE1wXVtuhGStE+uIBG
E9mlZVei+L/plsYh3+ISddyZyIS368r0PlHn7fAbY+JB8vJ1ydmQ703FsyBX0iFo+Lc8CetZNHRr
MtHUaF2Mv+R+6RF5fSPjHmM2acWe2DS7RU1rqv2x1//A611hNxtTHK4LdigWMRsoEMBJEdb9M8Gm
ubBI52ZwR0SyjW4+1hPlIS+K9J12pXf5+hHRrMtUM+Ox9rSg1kmVYBuaqj7yIHEbCWCVnxsxXHnj
0gitAUraMMYB/FoU1bHyQaWTIbkfpcq+kc49H523gmzYIDl3m331dvSbWgH1k5PifDbiuqMaWzeU
z7PCY8keQodKYRbPdDPEVxZK8XbGjQ+4RgJTLzqKJbnAb15//eDF+XMzwuAhnhU48zpd5c8zA+yV
/hcOxn2WwmMVfvDFC1Xlgc6GOcJAVv4Rvpz6YrlLwFrL7nPd5ExAhlWQYmZTSkQFqajSY1BnrD34
F9Q6LRZ6t4lP/nNDHWSWLFm+GPQhmSVk9P9/K8T69j49f4LqklJuB43kyufT0E8rdOpmIK8QM38Q
LLPk4U9OKNigzMAxApeLlLR+Ouc9nRz/qaRedvAjRR1mQ91s3HOJ+M+VjKdD/cYJ4yla4KkrjNoq
DeyVIh1SPEhgc0L6yPSwBNvoOrseRSlfvjKHZ0Ev4rTEgAnOKzPwsW8r+ZEDPLm7+Zg0RR6rjMdM
G1YausFFToFHjwsCw4LlRCFn3IBqOsSvrF1XVAztqpBv3bP+Py+s8nAXjjfJc7ih8M+ELyUxo2t/
Z2GPyDyuGvXkZrDRkRQggaUZJiQML9EobH0unQT+NOXXGPq/s2gXxNKKRuny1vW/aPwNqfi6+PXj
YhJXnYVck+WWYll07PN2hQmCQYFE+mgrSVILmJjzSFuLhiFuweKiglS6XyoTc2AGYbeTiu+BZVTK
TZPHUoQatS3hkCSRKelLVlyHb+RWYcsYYpdYruaapmjWjoCnVCGUgbJlZoD77Y0t7fBj+eK8pm1Z
OxlYOPq+Jt2D7cvImnPBYCTMX3M6mRST7rX4CTOhI5ZAM8tLoNLDizbqxyiF4SIk85r/ykOxSkM0
nLg+UV1XqaRqLP0djKy+LjVwpt256oJRn+393GtWYU6MUdxy6d4DnqaQUu0FQVnXmsdSSE8M+ikt
I2psBrZxH6t5VbhSHQbh1Qex/Z3n90JO+A1llujAhtZKVGvDNJEutMT5xhwQDd3CdrfZD2N0Osvs
1bMarAqiKYEwZrdKefTHf9qe3YakqVzfFaPi6pYnDf+iEtIfzIjxihB4rptwHOaV7cCuTT1bZSoz
xYENj3VfUIEjjkdauPJqQ23N2KF7ZX5GI70hpzt0HCuqtI869bV/mFC4oA6edl2AF3V9pkuzNIMG
ShQuunherrpSqVGfIF/2zDHNBbT7wjDwUHMm0m5KFHYimFCMdDw4lwwBnMQgNOGjs6WsG65tSQYf
Jce1n5s9gcH2GMgJyRjBpgVETIZIUgWPJlZXH0Kh6HmjMJIQAaKcMOfPNMK6UlUWn2dH1qt6OMn2
aYn2Md0q2Cl21YfWVuGBpNE5AWQ/55XobykVl39CkmxDllJifJKlOkaCjRbV7tGTWpW7mjUf40d9
5LX7FIFwwX+OBbT40N8sLl2riwg8Kr8yjAbgsFS7EzWa0HMSUheBMHLd6oRFOyC+RfO+gul+mzZ0
K+T64bdHPIL61r9nfLeKlK9BKC5ZwuXFLmbVVttVwkfSvjd0308NQjgmkP8N7xmyNngSThGumWg5
gEgcR4xp/ggqEg45tO3Ivle6jziVTV/rnk0oo65ui3AO1LgC08aN0ygJdhy2OtTq5c3XLPFYmJDe
/GTszR5BbT5CsMGmN788sURwAF4K6Xoq9HAOW5u4Z+TU9ZH1ve08dnyn2ObBWcTmzk8lbGnUngX4
Lj0zZ6txPiTamt4nHg9gx+sL+9o5h6W51RmSXjuLmpHj31qOkySXer9oxw4gvWBKhFZIWsrL3hb2
qendr4Ed9JopgvPU7svtTWLq9d0bzY3Ml1caNKrT7jRlAzKWAYWoXGH9oNucqFzXhEInuM7B/7WT
EaVk8uQw5MQ8lXReLogvgwrtdGrpReB0MO6pHFDgAtg/1f5+sKAvWXPu8fXMGy6RhF0wUdXXCYr+
4s8GDBvkyPGHj7ZkBfWI41l0ntNYRM6+ezG8fvW6MHMgw311Piv8Ure35u/hw+r1T7TRQkyGyTUZ
jaL26ULpqQeG8QzgfT1RP/nT8MjhnxOyqhdaghNjycMIn92XTIxeHafNnKiBxCBNYuElb0hGOtj5
TpDB3JXiYaCdEkBBNhOdMAG/FKtO/81hlqUcokLVWnGhBfdURJympmzt0c9ylvrkPCNAmvy5nwsQ
GuTctOEiL5P4x5vqRHrpNJfa9vy7YRjHXBZzp0Hli72pZ+kuDS7xQs8uoTK4bbd+3UH6yWopJ8x4
uZzvxG57gBrWkv3ynLlSn0KrtQ1DDidnmJFazmwHF6W22jR+tkzufCsb1eyQ5fTQOSdid0KBfmB6
/FAXlqWF42tMfRNMpFt/V16Vi8anPfzgVfeTOz4LL09SwXsPsumx8pSZhnQn4tmoFoNdp12bKMVp
7OLzDE+1AoGPEDzfuDNNAYZ5eP1SbjUcN2k6eSji6TJ7rikvxoiSKe6NWVBRqVcGoNalS/nd+ZxV
ILCq3mbnCHslAX9b5q7UN9eRGBHHghvvqRUmWIQzHZkHxPDFScGkUkM3lLGwoagTnHXywt/iMxFb
+NNQaPWEAu7kbxhdqrcHi4XFsXxLWzqcQmIP3xL519XSioxdajxLZQLTfKSIDTOPTcXR+6TNiBdw
Az171WURekSeClN/M5sB6uzxHKU1jQaNDFTiCsAp0i4c4MN0lXSh6MJOuuvLYjIV0dwWynpWSQqm
OTUAkGMDtPRpdAixO6zeDGaXZq+r3OoAKTXB56hhEdw+WLEi1bL3nVRpL2H7ku7QmY2u6s/llHQD
QChQYdVAGV5MxV1BZUx2zJg3wOanqB3UvhZagxpj4wwxl+ojhWWwZ+dbZPuqCmvutEANFPgg8jvA
PdrrsKqVEPUNIWjQClMDW5w3uwqK6eEJIWeDgjqpZssDY4JMPzQgTHrUudXjKekBu5QIuE47k+UN
RT7nvDbgPZSlvQCtfY5Bve1E1kW7jiBqihIHs25OMDJgcZeOz/wnDCwJ7HWxpb67An60/Gs7StAK
nTcxMwwQ7baTHhMHOt5zn1vQkx55o/zi6dm3AKsp0zfD1Timr1SRw8TgemgDbIgJYhMw8eLAT3UC
OmSqcMnLT0Whmkh/okwevMrFt6nvkOmYg9eXozkVqt24R3JxR+8FQ17l+gWT3ADkuFRnQBhwoPW+
KkHd/TK7pHLlBGN2fUtgjlw8Anax6MZvu/ctXwXcKWkDC0Msj3nARsSCEgmrmxHH30VKTD/Fop0q
SoEcpKHswoPYdtyxpQAgM6domu571bwxilW7q1ydnDtF+WTRKxQruFuEBm22UH3FLVn65pMs4AxI
9vzwsAFz5EygoQh6vSN5r8RvFWXBnaaizyBzXxU2GctU3OCgS0Ok3PvBlnTvt5Ov89yCnwES02A0
wJSu4zKOIImHRQ8ly4jnsvUgJx5OG47lV1InnuW2A+6kEtCOpEg8zC01cbaBj4uW7msYCPjOrfjr
NcasxCWZ3o8xyI0gdi7dG/T03r/s+U6QUvVUeTe/ZnHCDcbxKl8aGEP6yK35iCDEYCoLHU/6A7dO
7vyCiqKo0/MY8qaGWFRC9wFrtEIwpKDgY0R5eW+d94AG0Cgk/OVLwjHcblxc4iK3JR7x4Y9JvvvC
z5hjE1dm4H+6LLe3anu5UzkcRQf76Bv1C/WQW8YQ3/HSHQgMF7fn8zhwsankerMtlcTIa3m5wKqU
qKDBRtxyOpWrG4ikHKlryb0tnqQdkcGlKbwnMD5cQ8YIQvWsSJB1v+qu/m9oKwtoeQ36ACSNYaOX
5WWg7XB+Deq2CnIfV6ZR/4hYfiJLIT08PlAPLmlJuQi7g8xJQxzXso+1PuuILc+4c+644jqWDFT5
+D4uHSUqjGCy3TOvZaNJYIKDc/gebhRdSJSdj3MUZgdCM9cS7qszTREH0gx1fnMmzPj4Emb7WT1w
XHW6U50H6upihpDF5T5dgZSghsOCJ9CQosGZET/PpGrZkjnNbLaTYRb1VRSk7JUyPX1rd5k0Xq4W
D91PEJ72MED9AKWcsWpm0KPzhokI679gj5iP24AybkEcYWSVMRtRO5YFXm4eIKoFxgANcHdyk6Im
jaNqRmpz+LqXcBRg40jRqOjyI80IRffORMzV4mNQTsTTBK/AatmK4USusGNvXPIhmySj+ddkGJrb
M3daE7QQ9HYLXwMXHn3FV4z2qP9Vo3rl4uurJZiFnzi7HfENO2ln+evM4m7QhPU/VIpR5WFxbyZ2
Y8Si3mzhAzwdikS0ddyVvr7zcyMJAAlMneq5WjmVFOvDReSE8cefdM1Pp7JpSU/SbGIuO50IqC3A
JWVAzkG/mSmgUZJPE22m716tazkrMXqKhhXFL8Ow0zwhghFMi3qvgQhy2o8ukqyr5oxGQsRFeFC+
EdM5GowGxwNhHlpFue1uJ1LL/DkWeaujY78U0fg7HKuj6AVooB/OkjhfbiG/iGmgkUjZrUpl0KC7
ezwQkzveY7g/x9t1fqYVeeK+muAJWRnycFZg0vctSgcBkohz8/H9/Mk9DwoFSxfhUzQnP8PHHSgF
q+wVYMJsbzOuppR0O6ir0HwET3r7S2QraB3B5kbQrcADhV8FRzVqA2Oxm6yN6a2aiCksgCm+t4Zj
c6JNknt8oXW+UcjXqtjxbV4JC2B9HESBZ96JTC8u9r8ds3Qk2Ejoh7KCrE7KdEqyBm9qP9if92oV
hdgZqVqD8T5YfR446OnxmynWvHNZwn3tcM9ZwuHIxoQATZ7eLjZSJhVuBDIK6pNEC6/2ntpyqvsi
heOXzi0OyfnuwbrURR191ArLZRZwjOUGv2Nx/+l6DgplYHLBbo0obUZWmJIafafJ6RleJRXcz54u
KKSaR0HLM8kwG9ER6ZYjCqRtPttXuAuw5gsnlnF9zHSpjlWu56UAhnHZOjEVICCwUGeTzc/3cYWY
0gSlioK4aAR2w7BPvLUFndsHTXaPw4vB9CNzUpR7lfEgWQEDUFANpaiU1mktvCM5euRzp6sR41uk
Eus8eJvqHNPPkRy7+hbrnxmufgItdnHZwEOqV7qUWmhX2y5W+kQ8iVZtPeSTu14+Ux1KPtGbA8y3
oJYy6U/RCd+zpsTE0PUudfHDVD9ZkD32D2GUL3emHqmBA/wvW0dCDeGLQWpbrFug8TI6XHyTdbrV
lI9X7ULzmEI/ZFFntmCLpEXruHrIj+zZkw+nm5RMVJsbKASYLQ4HbUpHbky4r00O+bZM1A66G12t
IOW8EKfIGMRRBd8Bwzj1kTFDQz2URA+E+F/NEG8scHa9v+J0XUu35d65DQ0NwNjRH4Fm1RDFLnph
9e1iZ4guIvKZIAPsPs+GbnEbx0fQA4EszYsUwkyDTWJiKk4Vh8cBqzKPFlSspEnzRIvf3V5ebMGN
j+qLCCogyv2ubYty9vkDhw9Evv6NDS3nsMg7VUGcEOOu+9YDrWLbm+z23ncSYSWk7o4JwEkHIZeA
XfFTOq6JxwpKKoEwtYeT2NzOPbgrjgMZC0vpiW8PRuCy8Tro2bgca0W5ciGFk85m39n39ts7dbnI
kUXT+XTDLgbhq9FRh6JS0/tfjO1GNi8Vm4h6Y4yPu8/tsi/mPhCF0XjTt6iBD7PnTVboiLJh3AvF
REFyFRR41kbL6eQEKhEf+eFFjFFY78rPwO3Eggh3n9wn+RGPfc4TTGpAiAHsd/CdZZQ/JswM1AUh
VuoL+H2rloMtYLaOpHG9iYxaNJ5FAETEVgp3/DUIm7rurjPg0oPMAryANHw14SZtJzB+rljPMmRQ
fJO8z2LCPkHwJzcP16ycuXDN7dX7O7joSgiPhW7eT46RkAETZVQavetpi1V9fbgGmOl3J2WyQzPY
prCoiDPCuuSRXTnktBvQw4pTEWa22pxDU8nWLgskSNNSn7ElsBhUeBCwdUOk2VhuDVcmaIivrdR4
uOW7ZBDIopcGLSIrsiF1utLOgxbazZZYJgPecquhOkWz6AXcAtpsE+NWLs+nTIYIv+9FIg025Ug4
KayFMFekVwrJmuLvvosSd19MrL+QAQ3K8Y6HkdMUpEh9q2yqbWWow9OapTagfL4+8mGzXs+wmsIP
pF4kZppkvDHILKhY5KChFJG0QfA4GsCi4eiLY6ACwsOA7bcAdIn9jORKRb8KoiE1PsUMKsp39hLw
C2emA65ACzHZuYKshf+ckArWYKFl+UawJ4YBP+MIJBZmtgqawqepXR1lFUrwiaay/ihh7DzPF0ou
KesnsvgudzxF2k7Oz6hkyz4EAXAUdzg3EDQHI9I6HpYQAECHc23s9yA3ewdmzmElpX3OPUt4TDdu
eOSl+NvtT6G4U2/hl7oWtJM3B9NYaGrBspbnudMoq5cn7Ufni/LpJbYCNhy22w0FFEmnPKGM0CLJ
eXV0PYN6Te2vIUWRTrEFQAaga+7kjJ/M74F6tu0O+BMQ9lkDJCM03paue8U7X+TZeungyaaGnfCo
huAfrW7Pmt7uZ/crO+GNdxmdFestEp2X7qFQIFENBCxju/LyJAZlP0HbMI2bhb62Jlup96Swo1aJ
sRIJLdZhqp22kWK22fTfAcaz8FkSUSC/SIry2NZ1r6mQ4N93J+TOqauTskpWev3yh30HtQvdSUTW
M5QhZPepbq9clxE2BTR0eDP0X3PIXpEa7KvgQPmb4JBxUWUHojJjlOL9nqI0Hfqlt03+VgyVAWQi
ps9EpjVLy79Rir/xnsoY2As03gbsEp4u95r6STS2FX0MZdpJbfULipSPNoc4tL6e2ZSfh6TnHn8z
3RolPa8VwNrfYI+cL5H5JrrVgtt/iY2TqoSJ0wrP/OqcLaOjxSWw3icLw+s469WlBYW5yfM24jqx
mnc/oclAO7GHBSxUjQpdnnL4zc/mOBNUFlp6N4XCm7aRxLOwDYEPnR1DgMmR7I/icoRtbymWlF0r
7CaRKuPMW1SQEqTrOo31a2pNBfF9oRdsVSYAB5GcWr8mCZkz/fRgIIqqt8cx7R2yVTQ2kXzcHNLm
fYH6xBTWsVnTTGf41Tft1mDtVQBR4k1pEu9d8hcdAbhS4uu0MdIm1kI7inW0A8eqzDoI8ZcTFADF
KhTlWeQ1XaBfrb2n2G8u+mdGlLDnH/RAcvx3cNFRZDselQHGw2sIgTYE/3hml1FKyaddrxpcJulH
mMJ6pqjgskWFqY/hweOyYyaTcpQPPHQp1lnVZo6gm4JqCcHqLW9fM7QGuyKLGPcjQp2sSRTq0sLj
3wabO34AmQQKyAoA4rEjRRhK4CP9mn3iLlHPdhwN/b+m5M7uh3mWTW0FxGsalEApUKI+kEJUXdjj
UcOahpTfkNDUZVlYkXs7lzYc1UvClxJe2NTjjrfq3JgbAWUFFOgohgpXNkWXvgzCNl+4YNZBB807
CKXtU3em/rlWIRUv/s0cdFYy7ku47jDsJQcqLjSaHIow5PbqjeLhsJB7GLIR696W4yk5hy6nIouR
+AWA+Kxwu5gLxDOC1+YpYHmyI83Lj6IVhTwM0NsnuJnq7dgEqAb4z2GrKV776wh39ucilajKl3AJ
LdEnh7GLo5E1cuw2ZIF5CIOw4zwuttWFj6ZMl7AdnkszAVVB9PtK48Q6EgJJCVgBnAf3DFPn/0Ae
Nen3WcBlMiES0hA92xoEjTjjhtQeuuO5Giq1eLAUPu4XnAuGVjjvRS+Ye93ihoVlwBkpbKIxE8jG
hj9bRW+vdeGXmoewh3ze/ck/gbP2WcRT7hiqfAeh+f1J/7Ka87sotFyu7foOft3NWV4jJE76J3o7
S1bTeJfy2JMXchZSiw4n/4s7id0XHyZ3L7M4s/8rrEw/W1GVnvKF+nUivm08EntyoFsgNtPg3OS7
gxkE2ripLexrSzyA0zgXY6yDJhFHSCbg2Ac2/a9qVMQMY5nr2lpH9ktOVLYX4NN3mimko1Fy0DJq
8bPZwEp2K7UPN6e7ulByD7vDPCJJvopkD96rjK9ERjFzVAupCpxVxOSrlT9U1h8EvpggI+la8lPa
INgmCDSn50gX3sNY3ZOczpDenSB4vibGsUZHT8i+lQa/7VsSztS7B39usxuig4WwKkqz1hWAE8Ks
QYF45iVkBdLj/A8PDz/VXtWKk+xGy80yZZnAT85f+Pa+EoUQslIi4s/w5BzuP1TKESNV8yZqhFk6
a7nSAu7o634gSB5w7d1Y5jyDhGtD8zrzZD6eSiDN1uyOJFcproS/Xt+tZKHMS9hIhHZQOrPyjSne
hBnfEEGPxwle5IQAtIOIFbiWRnECkqvZPllH+fYfqaoSIt5fFVcAC+6tb7LTkSzWvwYkVxlQGj46
iAiPiplGoDw6xIZzoQT6/wg8mapa+s7L34X74Ag2ovS/jPtVRNQwzu4lr5MctyMf4Yq+gXBTToVz
RvacGCRV5Y5Wa9vp45gORQ8vwp6u8UwkAUbetJYO9TjoWGqV8iTWSS0sCrP4nmnyIYpxEXJTratG
L/mwm8Ud6MzLhAzHa4Oo7xruluMqInZS3+qQV9PcDIZvdlUXBgJkttZ7QK4/KEnf/LlgcjVyWdC8
uTGv7KgprTuAZG8oixS9Q/to5r4uZcuLOcVhriT0h7pxtOlfa6WDouThqv4mBZuu+Jz2/ccjGYhZ
Uo4NE6wiN6/dju+zVwppk6gEyr3/ShNBHZh1LreccsNUTSu3By9ueFlfIYUgR5UHlQkhl61wB/cV
b3vcbp3KKXydd8GLGpOj9+Nt70xY3VB6sItNuSp1kvynU2tphkSyBaWG+n07GN4SZSgE89VS6bng
fOc/16fX4VvqAnxneRvLGRdtafdAGOHYP5EZCmSo2AgMQW6AObs/A0LhzFIPMZWxXJcQgBYRXZkM
bP2YHOBMPgaslzVcYGaunKo4WcnjGHY4jJ4NNJ5K8HgudsY/bMxFpcAXILZmEifleBg8sZ9J2yVN
+YAJLztoXms0TLMIUx/n7QTCTMQxQXUzl32T2H/dWDV+1vu9p26XKOlQSvR+jxm6put6utnZTpM3
KAOIf/Zb57MdPR5pAgfFuXzw5rJlkgJo4IrlhZGlT/DA+3Ok+Nf91EWfkuO1ybsD9rpehwDWyg+0
xjmZ2dDOkuwXIJqAXy9HDE2hk5DJTVnXeI68XRjcrErZNDq2Z+I1/ErAisT+hjfLhMEVzXTPsVSx
qkEeUBqeEAp7ADCnaGhxSnTlvlJ1TGFmRA+WAhauIPs5GU3lf7SNFbC8LcfkhJGhTHsDF9ChAFlK
2Yxvav7+ZrmkRdb+mlqzH8JKCx67W9xAz1jll3cupiZrzh/xCzHTY+Z3eI6QwbPtLqZFV4Qo01dT
sjclt/PsDDcHYimQ0b0PJqbZlOzT/wut+I/rg1OqNFBgBCSO5Yl7tZOQMgQpHmWY+X3NWE/CAGia
retEPx+zDp5M5DVWmhfngIYzmq4DX7sR4/lv1P0qXDqIct4wUB+AZy4L3Kq7yzAzcNuJUYDuQVXO
HK3fx3OC7t/89CgixoxdOxBKKLP7Nv9uo6Ldh7aKlKvJrpNbbWfuXrsRlDazc+fMjbbfvn/Q/DF0
w6vHvwp0JiicAD6878Q3Ss7Kf5sCuXAo8GnWNjwq2LDPjHS+FSR9gPf2QfyZS5yFfSEVmBBRcnoD
pIcjHnH01H8/tprcVoIyU3EuwM7uP7UH6l94FinNmApfR7BXZqw68H1kky5ZTEWCXZHkN30W26V9
c+AWR6qOp5y9mlwLiiXfsH7wpidYXEn7Rxnkeb5qHmKx0IqZICe69KbvTCDO203iOHBejz/4naF1
5LdKj28DzNUdqmZNfJHGdasIGx63eZ9nJKIzlJnx852bN1gmOf7l8+9PgBoHYUMuTggSM9X0J7u5
lr79HeBn4pLthiWvfMt6JwlOTU1kBDZWavVxh00qB3Vu3NY4yrELeaQrS9IcFRQ4f4ifjf2puYre
ZdFTBr4a8hBLE7NtGgpLqkANQzM1VltAKRZ29tCfXsjkopI5tNiuWWQhg6d8gYBSL/xxps3s1TTe
awcFiJiFJsytv9IHthjSbQlxfaYSBhMTQAQwS2fyPri7VrgwuifB/93RopzTommdH1yVlPPF5dNe
M3mJK9C3f3xTOY9ZPddlr3SU7ROSD6a32xUQNXZjDIh1x6b5PAPLOviGY+Lln74VJv75gt95mjpJ
7ZCfmxIs7vjoUa8/eBH83ziaxorh0oEsFiaTdMWjgOkFvtFZMC6s4RxYiVca6KN7ZuVwPBYeOGjk
63+wPkSLGLzPbU8ZsdeB8lhE4N7KmdCeXfOfteGJUbSUaBcjVprOI7vEbrPCLSLT/CQEutdxoTd5
NO4eSTyqHheXfRqtJ6FwhehNNj1MWbbX26Q8DUC12fsaNOeRqxw5Z36vv8oqXLC/JrS/VyW5enKa
oOBhnVkfGQ24k/sqOtlwp8ZxOou86T8SVQ7JQ48vlVh02W4E7EfJsHDqi53nl3RXTc2vPuIivl/K
oz2A4MVkr3vBnHX+3g5lQtSifdj0RwVyDlu5msrDBpCYDtNcrzuq8ROy48FeSoDadh14+QcZTTN5
ZbTa6KYm1XYbumJ/Ox5xnJZ/E6VceqDi51QkfldiXykWhSuxflhwj+xfByeg9kb1KCZtio42Br4e
AhjJ9nxh/Yf4w44BHHa4yiod0tgr1e9ebf1QbeH7xYL+B43rE3uPvG3GIHi70LKoFKY1U6JlSGux
QQdiFeGpIdh2NN+ITobbDfZdNnbCyy+wYIbM3DJ3EmS1MdsB86YtzVNEiuMDi3XRDInbpJ2+lgHU
yDDc7MEciiAUcWWpGuVnQRlV9pAA77TH8EYA5Uts9Fs9+VksBuOswqnAK7avETCo6xMVofBlUGRH
sFur4OyuEoHb9ranSePsx8VcJEzABn8vG3226jLr8ah0eyPn19z9RKEjeEjFX/Gmsm6IV3VQ9B9P
HJ8gdZ2rHfu1ifmzWPOd3UTLH1PI+zga7aDagsY1VWWMAUWeIUkYCwIHm41QvprBP6jdfI7vxTuq
VAm6VjSEJ2TOPXx4/pj/IFlQcJSLK+sHS3pMPSwiW7TsaLBiZUV4BFHpFBRERbNiBtHcTSy8JAaf
gwibisU1b7LPNgzSh/zp4flEeOV07JcLFrlgJrdOhCaYtXDo9MyuQ8vYI/EEoyRzXRBmLd5F/OqC
PvRk6KkKhiWuOCXgzZoxoK+DsgNL+dXrrQQ9Kd/lhhrwxhDAdECm6G8e1RmJWonszGU2ofA3mkSE
DYyBQL7JJDXG7sX5hH3c+CqVzI0pF3OEj1VzbL/1iKAI//P/HLGUpbTd0AQsV5uwKFXcE1k0UCUT
61U6ZaCaCWNImfWptdMTtfy8iBxCg9NcUPG3PK6cI3TuoS8LgUWfCr9Eptx+D638Se9cCi/FuFZ2
NcYeIPzmDHwdbkvcgBWgNDtee21b6YH//IcQqz41CqgEIzqUdmAavuzJbg/NlvfeOSAWKdDoNA+r
7OOy+1JXpvQAUHCSTdLQK/DWN5DuHJmqnEpk9bO5h82xz+zAePbCsOV6IzQ/zEA/c5uEVjqtCd3S
ILqG2woPcukQ3cXL6soMY1amKa4gUzz/PuoSNkzG+NSrb1RGt+bawcDVXEXsTmfdWbocpZx/55kp
x1QcbGGL+OsPINb5ERNK2MjK4i0F7Syg4Cm2KXixDOrSLbrxYaZDnc6oBokFxrDsM+zbkJ9Hkyg4
WPggHv7t6WYIMm93xS+X2TpLr2ysEvncYqBafgOoYX3GOOvJLH+QB8R8JCOTKEWmbeEoQDQlQ8PP
m0wGkBwewloBdnHgRdkCEV6m0wSNrE6lmnJeOIPemICHS99srHrQZ+54yn7Kz0qomW3GRn+KjMcH
Rz0dE+XNqIT60DsVzoIPoVUDlfv6vI1E/NnQ2C7UAYdpSKo9L7fIJtByiuiy6vs5H0NhlZEYFFyQ
ZTmaHiM2Rlu2agpfnVvlxLHwR0CE14lYvFirnEPEL3NNsrH/2N4u85k+oNo9cBlv+/ksw2LFCTYk
XTsiRstB5g+Tiprb0+cEMUcza3+L4RQxAQGp/cvuaTC15YfHszhr3txFhTtXr+0XL5wkwxbWU7kk
Y1iEoW05pzkAtP0Zmxy2F2/hhEN6IE/rkpm0BvMuuAR+ATq04ETopX+ARJ+WFOEw6khMMevT2ufu
7vGfoNJY9QBFIK8lOAWmD9IfZpSqckCZsccE+9V9IDEWjFvyMpYU5/QkaWhLXfLY6u9p2qRujE6G
jJCd2baYJCFXgPVzki//TVYt4MYL2AWQzPPUnlrL/hpGeP0XMNNpI2eFz9TDWPi9s4MN/xgr8XmQ
+R9vZvBsOsAOCy+9w5NkYrskdZBgQN+U/bNWroQ4dkp4lraRxyffy3m34bo5P+la7nAur/dzG812
tZkR1tfTRlTw1lP/jfJcCM1ZM1NxczO/nxT4CpAJ6C3Q9De3QSCyjP+67fSdU8+250+Xq/u5Ldaf
+mkO220QOkX+2C52vGR/EUd3VClBfIX6C48uMaM7JYQPJ6OMcyQxcFEd8z0zxQkRUdL4xcq4v/TD
aQ32XzIdMmoQHuwEE7IvZ8ylYsvz/bZQ164st97TeVLJsLIJp+GwCegKFNoH1UHkIviKyeGKnvor
zU0M8T9bKM3Vz876Dn+VUuJWov3l5bghM4Mjb4izJXwCt7SXN3FkezpVrMAV86zHyZXq/8h1+xvG
gm/nnqe4NnkC8IlNH9PBMEV7E9M1pf0MRjA7szg4OjtVRmMoiloJ+jkjQ4xZvVo3/qTiAFVzuPBB
1be8HwtJ8i0c7/e6Z2sa5cITr6PUysnnuMdjEOgQ4fuoddn4JnnWRhb0R7G14a17QsYFph3ONIiz
AMEWNO2RETMtPCKAduBb2o49hhdFvRP4EVQS4HCXP4Ua2rYUZr5kks3QA1+pU9V9mfC59EA5KpmA
+jp+vwEyaeGCzfllSHpxne41aiTNuTF5+ywQNgJUQZKnIM10CuGoc7xy9VEQ5qt+YvTfjXZwlsn3
P5Y0b3uCY5gcI9v+Ida/eAAL//1LfUivqXEpc7r1lUufQnbxVK2i5+ycEYpWoiL14Xsrnf5jkLD+
8D6wqszVpUkm/P0KQJ3HBtoBYEi38IOwIOSg3fboXglieRD4kH5sTsUrCo8YmhNpnJrevdjIKh/Q
er4zn4NoNyVZItkewGgVjA0F9TiQnZo6b/87/u3uU5pkQx9s69fohTfqAGmPixjOPfQ5pvz/Qw74
8il1qJ3WOybBPk3kOAQmhTl3xju1l40pYbWhXY0JQabPYCR1SDB9aD9CuNG8saSTqp1vqq6SYd/H
5x7REtkpKu7ELnzQimMrFAe0ZClj3jUtdBgVNSpctxY0LNZPcblp7p3dvyeIDbD7/aFrKW7vD3Bs
e24YPleqwSiM/gwgFNSlgc49fRjzt72jwUZyz61sF9MzPCeu/hdxq5GQT+bc0a9TSDpGZjQeknUp
zPQ4/1XYoomPgZzKCeJkQ8igOEoWJyqoj6mmyJ2fCDrQ7g/RaiDq5KXs7PX70eZO5kO8MzAFj+uv
5SWXpXIGDGNmYcls0IYPSU3srByhvVxSjQu3QwwBH5oQbE6YUGQE50S/Un9NB0/+ueUowXQcOnj8
DrfiId148J7lAgJdE32A4ybDbhjQNcA1hNkXgow+InrxifxQtLnH4cabpZ1JDnndZNfOKbNOSygv
r4flaUW7+xZWjRW4jJTAQH9Cd41XjMB5NY0TqZmFM2/PZYrDIU37BuPbDLze0SsY8spAseOR/rim
0tQpbOiXiRhLRg7MRiQBx+81fNLrkniKUDuvSNPMdLrLgFzBHiKNSn9KafiFrPwmMPn0jjQrzvsz
EUXyXtk41IoNpWdRQgmfX0C73ENKix48/1qYzyCDi1nq5dz31HvfEZD3mwG+B920jSrrMRT8tZRW
5RKmjxEtWG0LW1eCGWyFu2ObPN1Zcr5ha7BtEVQ8FBMNql5CoC7+tLT/oqp+qmwg3urvLZSt8kal
UoeLkvtpgSSkHWRzYvVRLixvF4eYS7q/W0bF3mzaXQO4lqVYg3mqCTcVUYGqmt20pWFGsxP3fOv1
Wi+vwF5u1gQUgYKKdYAMKATZ6V5SRUoWQ+PpdbMqDUSiIGX58XYtgW/aRIVst+P8W3gys5mU1qIW
wynTe1iE/aB/Y2HckZj8+iU+hcv41l+wXdeSmtbu4aNtw3o2iKTDO/7AblgD0ssB7HFWrAA2pwvr
y37d5+WgEJlfHGO3xb4uyWEbrXKiszb6dOjtpbB4pUDakPbtWQw+KhTWSZoTy9L3Rx+lkBP6ie8r
QEhUGcLOEY7K05Gg1zQ6iPLJRxAX++GlRwWKvkrqOxFyYVInWoWiUtOg2UKcGf/HULEfRzqXRigq
S8uIVEno+f+lvgxWzNrbRGQzgK11frmDE1b1WBjTe65TPfB5b53/Aryf4PQRDRsayfpQW/pj4Heu
QqIf8Zt0bgMMtgB6BehrDgJv4501l5P4uqvmjP9FUlykwYF7n0+On+pLLDP4v0NJ7GMizTLUNzr6
9zlYIgUx9z07/DbWimtwzjYvbiR0SKfu2BiJstDAE7zpyPuPM3ZtpxkdmKN9F/84JGf8fE9Tmvif
u3KYqtIokpz+cuSkp4Ie0enY6b8EXv+Gu+GXLg6rtADP0MaV9BaglFb/t/ts2cxGIIBEVCsVU78y
DQyxTV5BpJTMUA5G993s03jMi3wmoFnYrs44HRU+dwETkDqlTKU2+P9928oS62FgS/MwUCevrm3m
GG7E1tXzC/xutbDqpDPQ85lFjlc26EcF7SNLq5GtdffcYhhp3n2WzHV9zXsPiEImpL2MjrltpRT/
8w+AcmuDtHtHC7jGdwYMosWbQP7vdvs4M5+js1zqTsTc5Ig0IDR/rw2e/Zsgq93iv85k6I4RHguG
h5zcJKqQ2g/xbbY2xxrGVe0s8pMxws6v4Cpi2BIf+mzgKCWe3PBalnXgulOt3BgvBoTWBT8DStRj
P+1lhZvSQqthnNOXuZZrTL8cTHKjZrRtanl47PASCjPtgYCqvbHeP4T5DwFeYRtB3JfbEc+RvCaY
XzvtjVS6uN4VSPBhVE2YK4DSH1FWHKTlluBjarO6je/mxHO+SddKUx5RcHzM7kZ+Ks2M6LbjloSX
JRJxhlgdCfZkyiIpF0uGswmPVyvZ/Phh5vbAubTUWPm/MxNXFnAqbbGglIPs0XjWUO2o66Qc3QIR
2BSokj3pzS/HTrStvPhKbori3gv7cvi7GkU72Q47oRlZdmYkMIINZQaik6ujNjJoaRDmdhbMnYNb
/LS/FOlXKiuE+xPS+lOZbKNsrAWCPVmL8i9ehZtOIqn71IRLxiueQWyjJ6qYagi6I6M7/5ZWlSLo
B4NRbmT1nF+Ygp0oV1y4aVbcWn4oREauLamCBn992ErrYFJViydzimB4Ke1UshffqF1of9m3kf6b
nSpc3ieH4K//2Dpy/L41aBGcF4tjaH9cxm6by4lN2aYKnQep90bITP72T1kYEM6thxGEFqkDHDFS
5xCS3Iz3nvS5rbD7mbnMOh1fBszi0yLsUx1lRU/RBx3bbW3y1d/pin0ZD3+D3FtgEwki9UatgFog
UjTmItYmm0hEZjm8coN9zHmd3r3/J/oJQuJQOHR8xZqg7OUNPYNunDvUmaKSAE4JCu7YnLwQYZQF
CYfXrgRh+PpNFEHl+P5cwUkm/PKw44slC6cRyHwm6tPSIyowMUSGjumc/GhQty6Z8mEdBMKcT2Lk
LmqHgNESMMrPTIlV9IbjstVJaBYndlEiz6dsR46s4r+hpT+jkcOpd4vwqz9LQZvmXjN3shHAcQaQ
gRZtV6Cpq+HUBvfT4skCsJkAq8ltLW3Yu7Yco85AhYi6ZtFxQmHY7+gCGWgKoq7dh+pGiDM05BFP
HbGJpXd97jq2IbhEZqdBa+GwY50dHMsfp1YQ0s7jeRptDUlYpJGAg873ygYK/snF/TBfP7jY/5bt
UKZHO8K2h3yXSTgKyk4xUCL1o6LrA5XA6Vz3iKKbM77eFZcLUvW+C+PpwmNWpITBYR7sc+6PeXN5
1RsTUSvPCc9Zy2zp9aE92sEi9T7LnlOzChwGAfDMcfh84dZp+7UVIjU/eUMWzvM0rKwk0yq/Vdja
pkgT6npbvDnOOJb94GHUhZmkhqHWhG7eUgdnH8rA4YUWLNdUGSMi1zgk9N3dxkGNyVFRKKO534mi
RA1ecVhCC7JK5V+umy8toBt1fwt4qg1xeO66v/LaG4Qa7tSiUN42k4h552zWdMDHUna6/P9HNTG+
EImSl6ITlNTNbw2U1CvkKW3idl6sWRJrJciKTjpIHEg+wwsiqaLSBBw3kPOM/cJB4myFKODgeotj
8l7difDJjshEvyafuYe72V4kI3b/TvWK1v4R4sJPZD825YKhQ9Jx3e6q6PZHMhR7oNx9S+95uI1P
x7tI2k3OdwbOkHuyt0RreT1ksdz9xX/oJ6ZqPlWPXL9k72bUF1EvqnzGxbfBWY88B3HM8xIyOJvo
iZ9w0m09DiYlm0b8eyIyhLb57SgwcsVlpNSaljfU7VTZ2SttUBDc5xGdZkI2xobCe26FRCNnVZ29
jeCRhSo47CJasVHicHXg/OvWykIQqQnXjIrU3GUduf3edwhcczxyxpbJiFm2s+a8NTfk1WL5aJwD
BGzdIsabqcGkjyQp7IQWfvfmffh911VxuimPMFv5cPeGKknbE9d1If9zdeiPXrOIt+NKuCMY845p
vn/E2zwUHHgfSu989obw1pTjHiD3/fuDqVZ3IGeDdSLtM9HjLi3lYDnmQjFBHpuyEK6LHNOQdHeK
TKwHuYOKplh6QzaT+k3ybJwM/RAWVBOKYd/bz6aX4x9yNsyuNlxpVChWwvyetkhUbOlTRGFecFnQ
zd6PkyZRNkKohpQ/oAWaqK0eRaAz+qv95/BkCnjF1XMw5AKnExZIj18DQ2iIYGr7sNm6rIy+P+dy
MDOEqOUQ3/V0seVTHqMcouwWNsEeyIEkmqRZLc73XPFFTK/cxyIcKEP3ojgR9JIXx8qzK3Pieala
qowOeD41wQ5YPgfnv283WjDPhjb470QU0cE4W4g+h32xaHbbsrqlO4z5/10j72iA18wye/mgJ03o
H01oUrZjd9INcNOwd5Ul9qxX8pEddgJG8E+jx9VALu0pt/tjaAL/uknH3t9/SGV65X+OKL4XpniQ
Vsq4bpxGB+QlF6DEHSVl1gvP5vpo5M/rLGNLC0ircEGXBRWI7X+tXRl2eLtoFFPM1rOOcGSMKKXC
6FFV1k1fmEIq/93e3hWSUa4WbZMj/w5ZSsuqXGVu1S57C0HxruDl6KZ67qr8J9aVYWI9hAviIcjp
zPPofl2lSYlIZ1XpGV6jj3tan9FFFxSk1CylxDTM638/WALwUKatvKcvytTqgZUuochOjtN2fEvf
BcRyLL3kImQ+MMdNhafWL4fIxlxfFhRIHQlX/MYw5u6IRRuuCGmxDmNiAOTj999T32/5IQ3S+Fsv
iTfuINMMt7rnw0LtB+HYNc2WVIeIU6PaY1+z+HpyV/sroylhCgTJMoBkkOyYMSxdM06RqMO1uUfk
zU3voCe0IQNnRrWQYmZ16qUJ54K1GAKSA49kmTk4dUw5gXBF7qFmwaCEORRPjBhYwCGaM6VLbcg0
AAYqrnWvy4s9CiuzI9dUIwDQx7xpkJFiGfxSF1fq5Rw9DhqXaI1jqNiaxXKTsLcwvaWXEjlfzTAd
SqZTYE9zYTcA55dgBLJXW6N/VYQ+Wf70IKGX6jKBzW22FeCnLtu5RC3xDADkGZ2GEUDhMfBFh1WH
8A8V2T5+G72UOrrbV3DyC9LHXlVa+jtO3SXPcWqAnnhwpj8eQkC72AwtdMILm+xXkOnbYB3A1xvB
vPJ8/hxHX8zyTeIekMXtS0D+oP/mXQnK6OcRE0E2q9b02IcLCc1uHxLLd61pBpngmz6MS13NZewG
C5HtGXfZI4lNfB/usqGSfJ7WougAEaPo+/y4sIdvvZtfAyQi+I4KOuv42CWRByCB1gFB694KC1Zq
SvC9Xn1UUEzrJ2444VJc0/aMHmmiXCJv9/KaKvhv/rtXMBL+SPsv5jC0P6rF3fll2lFHiL8EEs2j
T5IoFeGL6A/bEmrqOQls51QcNAOnmdiRxkJtUTdjibaLjDCzXVe6K2DW+wjYpwCfnYhKqWYaKe3g
Pwiypjip7sTDG6j6fv8S0G0loSkijm58/qDERYCSYhiKCMnY3640o5LSU7Wg/dOLSQLqlnGrZTZK
S0C9uA5wy7MFKacCxUu9zUTwSycWmBi7smSk9HkXoIZW0jyOwpXGfmyihHMn/PxKvE/C3QBcU6Nz
ZDXcSc1J8rRCLflN7wC49glp2I8cpK2TNISRoNlfRSs7JKTRkrnMZHPRfho1eR3h0kXc+s/99Qf6
PO7K2wVg6XvPo63VS+SujFz+D/nX4aFdB/GMEq+Rr4sINiJIESdrdGMEYfIGMaa138AxTu/m6Ym3
qyfnd+zXG5+mCBUNyrcKJENXSO9WeVLZ1Kt4EsSlPFVyijDiiKGJJ6djXfFardz5K+Ntzh/WLOk/
3sb7ZZRP2BwngBkdqfP8wpxOtlUxSGVjTRZbPNxiHc+1wj8fzozLE8VYLHmZEgRiyt1Wnk7fYyKC
dMhkcz8vY1ZV92ROVtu02U9QsGjI1I7zSq+Vw0r4xK6qcUKlBcbVN1wU8XdEO9O5KowO7N0CkPLE
jdqdsWf/G0MzX+wIN+XHtpnYJ6PAYvDXMqJ2aI71xtIt6RGqmaT8P/zS/orh2EmFL6zltw34Rqv3
V67DkppBr+v00ZrdJZziO8QfCr/moTanAaGh1eYj4elv/eB2gVXV5YLpgVgDvqcT4Je3VbzYoCxZ
+LaVhtTalcUsCFvLcWeVPfPWENLjv5Jduzs/NMEQ+LxK4920hqSLIe8EwDBS2UYkjD8Yk6LaH4Wa
uPLDRiixwND8iVTh9y6B11lXrnDsA7Sucs5OiddMSiBbSFQxEJXk0ph6t6LQ+JF9UxUn0lSAPCQD
ESZPa/MUji3gKMWo2scn8+w3mp7dvTy+q/Vusm1Oq/0x86Sk5asH3VnQSTsNdFTekd6gIIB5vWFH
pDiMZjWrAc4NXB+JnUJVPBMM3gIafnaZ/hLA/ixCIpTrz3qgqx8Yc8l32MDLzKu3Jd4mYXgcFTGF
h96eFR4CKlHbTF5iU69RJpWwQifkpcWAWh1rjsUdnJbQWeXEOL7UpUYughoYo7IPscXLZjBFy2wg
P0T3kDzxMFH8s0p0wuqjSM26NGBt23J6y874LUliROzC0URVMTdYwSiApO3CLzE2YbUhFVjrS5l4
MDE7BbfkLgK76SSANQUvcHtULcbyPKQQPDl9Yo1pPRMR4WcXQEvHUXUrKgyGEl+kVPincq+/pH3L
mdwcLV8nnEfsBl8ny9bm/LqjYNNbcEZ6Oofi3MT09BXLlkvh3dG4zDKzKF3HVOznZ2w5ImRfBMng
xtLGjpjPMD7vPb2nvQK367GqJZ64G2ikdGd5qyQd6dFlzOyID3aYd3MLJVDwa11gZPJKYif9gcKE
uawWEy3hgEnAQsPsiHBu3g4YZtbZHLeYeC+WuQw709ryGvXTfrZIgDNha22Ogv7UZZEn4b3zuAmg
0kTkuXMVSJjWJ/s1UavgN/YUA44UPNvTzCPwACxEMBVt9bJwdmhCZMPaj6QWeny95VsgZQEITaNl
0yEFGqTxIj1GMnMfwpAS3Xr6/4z1IvWgCIk/J+SrPNdExrZ7VaJFtwiRuY/uBo8kuoHIaFxyqUGF
Y1irO55vKVp3/03+cweHiiddDuy8cnAFecqYY365HwpTE1ci0lMg6e2j7p4+29fhP8Urm0/Z9eHr
4wXo3oOgeTp3iC1pg1amvsQTcqQAqktrhFtPbveqiuh9mHmfDwkFxfHn3HU37xfj2lEWMbQ19D2L
vjLSkK7kgBAIrYLuz/7tgYnRXotuB1yi51uNxkmpYb6R1gLNHOPkFSVRDZpaD2m/Iu7BssnP9pU9
KY8yJRUAqYJBF31kRTg7yYzJ87xUlu95MPZMOwMaBk16bvbOkOXQi3IGUSeCctd0Hh3MSLHdytas
7z/Rbp1mzj+tt6TtIAq8VnatV8vmVH28yAMLXNeFtjJ8aJq36aAw3XpCuosk2Jqway5KbRD4b6Vs
8AJep8N7tbXQmLkBdQ0NTW8EeaHsN3QS7u0NuKDYGJOt4+Sb67syrhzG6cu328Jq4ChS0EN4irR9
GeSQFkAnxUbHKzAvRqC8DbTqD3nchque1EujT5bDKx6thtpLIFV7gQHmnhOKb95Me4AjlrJpbKyM
t80y9HfrL3+ASDfsqkmpByYTRDH5YGvHAOTNaXqQsUx6/H7uzHzLRGFl/PZKgbMXoGpR+I5QjW5O
uGYJPn5GHEs5IiTQI8DB82iuc3VOueJpyWxGVO4IYebTIeqizVnN6gY5NjQnFOSgpfMQx0u6qAc2
4VLvDA584KOUEFMqT/52uM6K98YezhpNS/p6OAiopK0/JECemN8Tt0zXmmWJfXKgrAIluGXRugKJ
l0OjwBK4ovgjD5Op7/t/FJsXo0nsa1V7gOLTsvDK22aAT2zM++1DROzAP8clAJn/vBz2pZ2pRe6c
OFND+NxRj1ImhsUSv6FihJ5DNr4jlaUXJ1J7uwemmdGzyNB5qSyMDQw4K8/A2NzBwwjzjRswYhan
hFHM7ycJ5eBcFlm6aLWedtc4qxOtcamVr0IT7KpTavcEEd7J+tzXvlQwcCoEr+iElhd3jKD6CTS9
QSAkDg12yssHN9xABC8vaOxd6Btxq8kY23kEMapACR/wkhBdeZdp4dGOL3lPQQC95lEvHR9lo+M+
G6hcLJmz3o7yTEfui32727CbC3Yrh/P1ffEm8Dn8B3hruyuR303/n7TExobBa5HgF8c3zwfnooQR
MIvDmYAlRlYMiXJUeCkXyY2oB9ySBANOtA6GXZxJ5a08QrPw5i1Eq3L4hGpInPRG/dhPJb4cQdag
kw6RlwFCX8nyUmClIRik/o32LtH6qJtyKdl6bIST9QDLRAIWY9IaACpczv+u/KfyQMWbvdVYENGC
xy/BLM9/F7odFC8AqNH18ikHNC5dcu5j1t0Wr25XTdBqTsBQ3KgHGstaZzivGQppEIcm5ghgy2xg
LJkzQxBDJ+TzLeuwPQqksOUWMq34qpCyCsyR04P/VTX24FD5Y3m9iaYOvGyKCiYrPMWFZ+f79DK+
TD5n6NLE8elLz5AZk6ymAWBjsP7qrcW8nh3M76pyChGB4hgXC0qUHVAWq4BrS+x/aJfMGShTHvrX
b3PTHcNuzA01l8BXGqX4TOJqQnhS4cUbxevXzCF2cyKpQ7/mc7QfxR64gdgKOOHhNnxBITbaYsPp
4jc3DbRbHBJmPVTQGEfshsEzlE3z99P9dv1pYmRey5QG2mjPPXPGWDH72jtMRwnnTm2GidwRvQWi
A7Hfel4A+Hqr4paYXU5I8TWKwoWR07uuN413EubzVO6YnZxVj9TujSxtvv2BbFUyP3AlVQZVtoYx
Dzgd4RyBu93S1a4gPtIGITj/7UOhTwejkcgiJ+RyFDFeLY/FtQdzdqKXljtiXX9i/5CX01Ixwdez
FX6YUtVbivfUOiN2m6J31L4LdAYnmb9BvsiI3iUNvFmg9eRkswGfR0vhFkrGjjf3Y2t/yB5AF9IW
ewq8bJR9HsNc20/uA3fErNywu5OADDjut9SCo3HOvf6KpFDZFX/TrJrCReV00MHeKS0FryMwGK+V
6wf9O2VdocoruOrBKMZ4LsKbd1UaQpcdhyOOTunXJCCJ+n2bwLYgcbWSjYh4K5uws3rMR+PucfeF
yQyMWVajgBuVTooujAViQn+RktZ2F3E56L2v/N38bcwFzPXBTZQ3WuhoUh4wiVljNKMlowFDrVKx
tvvGWuiFhlFjvbbUCLLJPMNZeDUH22lOVehuKb3II1JyJIYAR8WOVtnS0BOMOjgPtFNGOZF1R+LB
QcT/7hfeRmFheVyjV6GMNdZqDLYKhqar93fnNCZY7ZDxMDxtxj8SWRQGPFN9afxXGUm76/la/n0d
1Cc7W4c+oy4ewWVsjhCFLknQlsPQ3/sOQtrLDQB7kPxa9/C5NadNEeS6OpiaLbL24tmpTXupDWvj
jJDnm6AZ489+pb7zYlOvkNxgsPMz3QKc/vnKeOsTfV7sn3XyKAjp0aVAI6yH1iBq5WbX05TTKhCR
oWGwTz053MHO8hV0t/m1Na5yk2D8/+xKOJx3+mM65qkca1AoldhapX+hpncuB36oz3BTK2Qfikdn
bWniS9oletzHinLl3p05P7a6/iXw9yeLFAIECyjJPQ8F9/HnvqhjySYI3JUlMGrAxAsIRrFBf+5W
sj4zTA7WZlObWRxwciCQvCG2LeGtLiS8KtwA/98f9G1NMK6VHJ5fzcbdPKXtG0EXH+2DM8D75h0+
DCWglg6h0x7o20QivYuaGIBuX8VDaLoJezAD9eLNhvmRBQV6cuPemfWa8FCobP51Gi7O27q8X6pm
e/eBiYGY+65f4j7/JEM1G2XIxHzVuP267zLt3YKB7fzIBIb6i0Kzn2gRM+4LU25jvs1HoxXaZkwq
QulDyB2Rx63RI8G+i1pvyxm9C/MQlOFCaMsDgTn5GBxbTnDL3Q243lmRogX83zm987TJ73mKUikA
ch7C41GNSiPQQd/dxlcjKvNhxVWE59ObmeE6LIF546D+Mr/QLULWS8C/eRA/e+DBM6Oz5uB71RWJ
nAQsZ204423VCR1wg1NSdV8ojQDKD8OcwcnUg33Dz1069raHIYJU5tyzfT7jUxB8rna5cvj+WfHP
PdCayNiI085ElAC7rF7KIGI29gfe7ur2DNvz67choCOmZfzOHMdMC6a+kPqti1n3vSmEesrR/q8b
gjAfTpJGawPXS0dUa38tRAsxBr29aTh2BfylZ7h7GQ+hTwmJotD+gZrQEJPii9xwTToXd4cd3gA4
xkeP9OKswSvPS+yDtVQtslq7+LNGYVD5OlQMM2U2TFSnUTJOFYfWAYtRmzt3V922S2t/L3JaH26m
GTMbuvpPLAoS/xvCM+KkUTeap2vdgPf4xlDzH2FRJUY7acdN/E3ymS1+ddILzpEnJ/2r/LPmfR3e
QK1hTBzUPZU0gIE5u1XFb1kFCruY+DGlUWteAk4zWuf+UJvw+4rZYOc9OYl89uR7u9iwgEdxX//N
hH9US94V7Pgth6tNNWILWivBM0PUBTTI8jyRRvRmkRet0d3pJOHtciOfbItojKDEYvZzlUL+v/41
NmRCgMZL/fG64CGdNTVS1UOQfr4Z+chOJ948diSbtQWmAdDtHO4wy7h1NAkNcowV3ezITGcA1tZi
aBRMDvCraH7F7fcDsvTunKFMpSasHFZQi9AjEilVqg5PSGqpQMfuGN89BZH3KMP1UT7w+Jx6Ptbu
ObP0LD4mEVZKPNJvEP5ApFKPOKkVeejnvpVuLcf/oHFPAwLXfj1tt6zQv5mpGR70F82PClrd2LoF
4SggylNysztWC2txAUQ03qImwAR5NjukhS+6MENjC6FqunSBemFvK/I/IHIL/uCutEbaoFgR7j/L
pEzKZp3QmOH3xdwx16Trci8zMEHHRgc1IJJ0Ae0LGsp0RGn2hovSgklvkXPsUv6uMV6Qecnktdeu
m0roNpkQwf2sVlZuAA4bRp27aDUFiur9PRKINhd9NtAJB/QyXA1IT3DCB4WO4aobDK+S/8X3wBAN
NU1aA2AvrKUFYRMxduMG083TvU4+PviNun8L2hznv/6T4yygcpwyrMH0WLmP88BQOI5C0PpjKNeq
6VwZ2nTYvLJVvJcXULB9Ej2WyIkw9BtJFcX43rGVDfWbnOn3N+XoBVTHSdJHaXWv3kX47neuNAk1
JH3bAzaz43ABGQGCZWFwiiAabRKnvFkVf7m8U5XLOv+mjaPa5FTvTT8agMlHn2YZw4hB0Y/nGcxY
WHu9bCi2Hy5eYXeYLzFc3z4hnA8PyueWuyOo5PCNhPKGvQ7pIs482ftGX41DkI9efcqccv2Tizt0
NAVCWFdJaRd7xkloIIQkuhv/uoun2GyJForo43H4gLpFiZpOfQLrwUe+xX0ORa8Gm7az/kGAohQw
6V5tVGujr3KLv6rR31o6UOKApMc0yBslI5X+GaEpy9A0Y3cE6JAHQYNVdJHTGnPURbt48j4askLP
mwuUzbD4ZJN0wTgb713f9tD0MR/Y3KVkFOV+1jBMKT4e2NmccYrpOWmE/YrJpD9+XOW3SxIlkdyl
oUs/1aQwt0O135zzlyjhIkKfoXxMo6kj4XDDCZoFmOoyaowQxemJcQmbW6VfIRprzPKtcy9CIA15
wWKGLN/i5ebT1L0snqW1qw13tODL52Keyg5GgTH2tTxz3lzJVXZgKEueR5mz/COsokPDkrySnkoY
b9d7lBt4F6eH99wSS+hL54MVZbopnGSgYNeqweBlzlvRBefSWWC8Kfs3nifnmmVJCzjZ4+KLq/oX
yGPwBP4n5xSbAteDCJDwnSX6F2Z2dX7PIQi3buBko20LooBRD0nYYZ5JuU68TFkv36VYa8AMIHUZ
FJxwwjLhfTPJjOEfg6ara4TtDIxNXQXsvOowmS6IMgPsnnJTW1y66rjU7F7AYhsuwWMGSQJgNu3x
/90gv0OCHdqsndKYbbcMCzbR5Ix0BAKDAPF/r2vmxTkKakBZFN0EubyQBE7ZiFJWpQUFl4RnjXN4
G7Bf0gLCK7beNsd+jE7ey7YiwralK2aur7zJj4dWMqRTtn3LflogaTR06wKilZ0X2zaV6iZwhuWx
YVT5pnydFon9k0e74utXqlUpEWLbwQLAWdG0qoyZyQTk5ESBe6op0QnafxnoOa7BxCsXyGj5BieR
Sgz5uinoTF4TFNq2MGMA5j/KBveRKOnr3DcK/TRAm8tiOv1dTmGRPOAxL22N41B1bWr4aidBaMAA
2ki3qwF39AIDqg/9Aq6/eAkl8U+2U+K7wEKUbJuoAL1avL0qEDhwK5ubYcpJ2DXl87JQ9cK8CZaq
TBY0A0oqFCw0YQPmpqNU0sEaQpg1WivQL5MtVhTqXrsoiptgptYqke6rdDLW1apJ7cish/r55CIv
q0M0effaONgjSp5MLOo9pK5LOLWlmvx21xFP7rbmF8RE2hQdxBT4H/KrfRvtfPReGr/yhSbX+ykp
KNT9IOc8vZVyNwj/fbNNx4CVGiOYTNmQRQdIe/C0UCdwJNHX/h0IcXC/Nkw7a/RMZWKfDzti+fs4
TlN6L8gHOBuJgWriWpHjM2ohgg9LoqusVFNTrmYT6OuERFoYqU00ZHb8wtjAga+TgDgEbQ+nA46Z
1Hi7LYOuT2+CGbC1CDmixPpPWTJVvxJRaTlyygHFgTyKGxqUExqdPlqkJb98ikW6e64vjn1T65Lh
1ED+3a56Fz78k08Q1Z/4O+mQJKBnGusWICKpGd+ukjWPrFVGdUjlm+snM+hEpWz6lsp4LWrRt9H4
77DandXurPp205zcwA2bv9jj42E//NP+T9ZuQ9LBNT0fsxvNJxol+mMlJjmDhlzv6Pa4W/+SCmUH
FALODhXxfpdc+4ApNxdBNOaOG2TvzJt+fTVmCNIfysvzKiWIdM0XQY9Pc4PviRGOsi55JvIf+eZ5
zzk70nSNZdqylKfDYtMoQgDK0NQA3tXBqzX9jxriZ6PjHudxFIGTVgrnKF8SvMoSPM8EUvdaq7b+
Aygx6g9H1P3QQNyDepr30xWygtAjsG89anY6b/aSAcA3cxJdsnPAyTQ/OcsY1G2k2UOR2BDagCFG
yB5QltQYwSIAyFciY6IKsmW9shX2tyj6V7V7NCRa/3SodXHN1/L9ZmWo8EAW3w1sHyGS2hLuJ7RO
uSGG92hz7p081+sZ59uhKu/UXG+5Vo79jJcN9CGejRh7ppXD7BoIHuSbWVLpit6t2pXdK+Ym1yzF
oWJ7lka4oEGnzqUdzTri996XE1JTiwiv52cktrZ5h8Jrx0lW5hXHrUeX4Z0Cx830SwCmXBEASr9/
67tFKOwb7aOSq0O55pSPuB//WTr6UUh+ZSv3wKwDvU/OiFhrfpb3AuLcfGvOluYIuGKfBR2948jo
dji1dBPMXHYZuPOSP0IILt/DRe8SKUAQmo2ArHZaiWA6LY/xoGowHB4NiWjJ01H7ogWe2n4KuVyc
Bf3wF4VFXgA8uMH2nBaHLYoKrk0tAK+aBmSc2U6MjWlkDA/RRUG0ZzoNTdHuPbmzHuI2h6hevDGH
R03xRkwKM6N681lPXvOvBjVF6gJT7lZExaAuLMROHw6RjLaPK/VjdwbjFDqD0RNevqeljw+W6Ud0
047a3rSTjAiJ3OMiP8wyWzjrjNBhtUTLGR/G6rHWBI9JKN+hYJ7BpmtEjTmcQPkTutTeSSdTUdfm
uXv9d1fHAKh+jTbjAgaT4avbBiaub/MByZabf6JssBE+GHtBcAEFT4OomaH89zdPoVSMyLF/dUrP
SaXnTP8zGASbk98cwpezstx6JAMRvtTNeK8dDhMA9AtdClOOBfxTZ6Pygi3oqOx+/xl9N2DVqsr/
tjEk1SN+lLvSSOKwfcIQAsNxi9wyH8wPnWQHEuXQV8+czENm5ppSa431W6K+frm92Vp02VPOgI9g
5zf8Mt0SirDbf3sGqTyWn4R9ASeS7fDW4tv/SSnfcRD8oDVpV82rtCjYFE/voIkvS8+QOvP/09GU
7QEXG2+BUsktVUER3Go6YgvxuD9wFnAPjwPdFbW9pBP/hgtXzvoBguCQvGI3HpYO3m96X/WWgvGF
M4OWWMWr+0Lz2zEZLDrnlGi1wBo3Fc0kit2YIKV3BYB9wKZN/L+0KSTCcOfB/rdaBrILYtbN4Qi9
jAmjqv2Ojk7mjcm8j2JppjPf+qyj67sHRQrQulXKG9RzuPbzjSETnZV5C0CsAP3M/LyNWJGKhz8Z
HFwiqU1Ym2vtYE8nOvhl8B28kU+YcI7JSFeEqTRQU7+Rux06oI84QPJ1ZaVNoC6zr0paz4G+mZyS
LhpjKHZTOyrYqk9CPJdg+PYS+GFTqmljgu2rxarKR8WiZtNNYtRZR5bYKo3WTCkJVNkRlpe/F8qj
pDdd2hbS/KwSb7/WfG04RCoZluDHkJE41k1X3c9itiSQwTvWkYlR6YqjOACcqZa3hG2jyWyYcHaL
sSARaHj2oNabNZkhu/FhhHFobscSbfJkYVPrznsQjF3LzHwcuRGdZFJF8O+9AsBX11vl9us+xeua
GrzRV2HMl43bWMl1xlh4qSm2Qq83JXyHEA87FWDRhuIwhBLnfL5WX4kTf1IOkaM/Zajh+U0QrGPK
ApuYHNc9F7UYqLaajRXmspASGbJvcTwexCBirTJolW3kpHW/ELvqp9GSi7s3DD0rdZFUtlJYTZUg
7veYxXm9nceTLGnk9vdg3Wx+iGzhyiDT37cYRSjg2c2Nur/d9L5S9VUCSJPgkhcaYSSZWGLIsaq9
WTi4NI+TngrDn6aP9Y36LgWLc+mt6QLU4VyIGATjr3QWQxOJeQXI6OqFnlwLLBVmEfU9+3lj+Gio
9zGxe8xe+0lnsBjt6BwqogX81TBWxTAyWshvYSW6ocBdOF3wESK8T+6Tmsb7R0Vj6aWo4srDB2iI
4dO+DZlPImrO0iaEB8vn2pwwogJCOvB3y7wGNqylAE1oqw2ol2YpJZUPWl66iLfuAf9KqNDXNw5D
IDllMN4tfj/hfsm7uJIoZ2fD4/2HjU8dLaenajdyEWvbxZNpDuVWJB3pjhWLQQBlGgpK4enTKDn0
LLyRkjry/o7AhEqOTw7YkFjo0gNDHWEMFZ7ce5/Pi/NxBY5aj2RX92w8k5J3lFtdxkBNugW1sjRE
xidMK7aDZTPkKS1rvNQr3kL4tQkQh8iniqX4j9ed9vMuzNHIirB9YryCiPRuEmM1ci+QGHnHtweA
CCRNgshmRe+BstQh6MYXLzTi364dIMgPb6nprupIfLnRAzgXf9oN17l+iv3RjRP6U42Y0JB+BDS0
m/p6mKPwhTBuqqEgxNa03/3yxxi7C3BEK4VO3a/0dZAa51gylX65OGWJrfTpCSaJf9V7I2zyIBQ0
Vt2xp8FQLXSDqxyVD4BpZ1LsZ5J2TRtx7YWTsdiAlyLajLKfNqi6/vdxwLDEwdMJhl8/hZ25rZKM
3rdvdnbrxmNu8g3q71Q+LqUP6DvZcMhXJgV52VRd9gjTCBHZ7excf/CwfwFTQKYfnHujFyLZOZRC
uZduMvrfA6jNEKZSR9MqqBRsYv7OvplZ4EdhhnzNFo3W85X0rkX4Jdvr654nZVWYjWKZnVQPg2Ej
L+C9PlK1atBaKnlDczCEoWxbLQbDK6Px6a5Idz9Cy5L7DScvkNYl4Ror1r2J3z/2OAREPNS336UA
aI6fb7X9naaerM0FO96rTIc6CB8zvAojSQX5/MLcIIzlUMQgjHEJPvFQugrVne0Uag0Fgj/WwRXs
moY4V2Cl3oI1cpBbpY3HYvfFDmOBxcI1kVLNyoIChWOYmUomIyIm6NBswz5JHgqUo1wP/gYymroj
2EiRXJpuMth+rx5/9+mBnjnJo8U5h3OSrlkc6QNtiDZIXGLmZ43LQ0mlUJgxHwQS2ZceU7LC2cIv
rOdvWIJpEQHBPxtvqZrGkRQ6ykJT3n09QE9VHD8m/8U0tRqlAEDqN4sz08Jlo4lTajd4+anEHmwn
yJ1yzAWtA+invoncWPkibF/73xUMxa2yECb2VaQB7Y1WufF6QfzRfnxExX3evR6JvXFIBhcnlOM5
pCp+sMboVKl9uXY3TuPd+6oM8RgL5yYmq4pTeiwizSQ0iIBMV/U4L7eMsbkQwDPbRaazzVqM8r7P
JPubUNhl3HWSzYD4yuid4IJVHf5jf5Zg84k+4rKAhR/Hx+sHEbRH2RJgYbzZBbJzHkEVqNR/Te3z
n/ZzQ425Qr8wgpOejiZwMIDHzsw9HDQXJnP06oWS7LFjgg4I957F0wBrJbC+APIrPZinDUI1Gffk
libTBKLMQ84asAO5m0eJiHeRrxQhs0G6KgHTQAjzwYU2rJYLb64A52+11eWLSqNzQCLdYp5sX9lu
5PBGSgswmI6du3xbet49PbGlE9yGibiJE+QMJRpzBOrCW51nFlywLC9ryw03uXsZBh5EN1+CtuJJ
MYWPWiGdB3GLrseRHX5ocJxVa2y1gK5+kWPYnA3ToPM0w0UjovHBYti4K05M0Betvgg4We2TyC+1
4T5fd8FXEWsMUPcKAT/g6wbh2pkalpXVdYhYqMpP/cZiQut5tDFkWcAj04KUxHc7ztKXMYPSDlKV
N9fDnyr90WeNyX8XDOpL+0v3dUgLLRfdQGzhVW0R9ZxPBH4lrw8icydwhsLTi5YHx3yd8961CXoQ
A9c4Es8u3ktoxGId8mwEJ78PZxnBUoPSP+RVrKM+2fOVvoEBVqTEIqvt7unEmORB4JOjpfS8fyUB
98vGxrnZkEDr5XSVcvica7x/EDsB+kh5mYmSRF5AvdwSV7F5uW8i0T84B39Rlt5rUQ6C1rcNyxJa
nLqmO5Mj7pR4OyP5MUBw2bzcIESGvjJ3VqVN8RpGQAIjdP3gH7QefjutlcjY7+ESyI/EYnlPzML7
COeVaTztoJOijOF8ZM5FH2DIRyxRKLXoWwTlitzy0wOB28cfT7SCkH5VIDEkPziTQ/s4/4dzj1z8
uV+2KvmiuuPAg1lwLcjawh9GX2dwWjXfDCzy9Y0VIOx3zz8XOmxwF53wIZ01FlvaXBjC1XGQ+ECn
G19vKjXZVoyJwj4Z5qRC7SJ9Zu3HpKwFomJYyf0Tq8O6XFAsYuU9+n83sANSfSIQ48Y5Jds6Ssa5
L1epXvxc9WteHPKebdgRABJJs/gU3NeCmecNO3xxWdSsKPqKnglOe/jCcXnli/L7UaDnd9TcysVZ
t2U/JQ5VPeVMw9TMRaSEnFCbIFcnXjVUxREKivJny+vZFU+J9lPtFmuIg59gOi5ju+IGcns6I1wb
gGEhM7tozfAncvt3YMmnr+Y00oawmYDBKQjE+w9R1TLB3SrUI2MT+3zXcaMtGAgAykh34xnCEvip
GmaCf0Xh8xdZTuvZkwPqJf50QgzYnKc4Kg/8YyM+Wky5BbyTrlPnny2rQslaa3ivLpsPp2Pm3kVZ
2jxm1U45S8PS98oKos4ugtqsAZH98jPmyflZRdubi0GKHWE5XQxnIlEg/hbvoklPQ+AL9hvJ24t+
Lk27YA0ocUHom2ZrAraCN8H0K9uYM3xDOcSlR3RBSTiDdA0XtSNlFMrEWZDxy8Zif8bONdUj2fUU
F0/xhHPndvWEd2Ln8i/fNs0Jz4H5l3UFPiOf/Yv9Q7ThooWdN6emRCYrGEjpUeHStTjuxqEH3I80
Y/BAq+af6jQpBAwus2Wq1UJMXv5CoSVZ690vKnRjFU6m7g/mkMdUJbhGVOMJf5KyTz+9sgkfFNGu
rJZ1o8Wa7EWFfUZID2UT/9KzBTomzA66hhoy/sTV8w1MFXp13vKOE0vVePA8qBmrcUMUUilRQR0L
ZuckLbH+lFVgL4oyXaW4nNFkAbovxij6KGGEn5v0BCEjj8R33O5T4EElH+/1YHiNha++ch+1vOsX
uOQZ/EUr2PxHJROofpAqOR3+ny/qfrCt5x+ZairTu3VDw2ef4K1TO+LQIUc6mawtPAYGXBljbLdB
ZsvPKRI+SKvC25GKqCKJt8+QI95clZhIOEqKIZop7+8sHM7lVEeKhRigMLIfcfWM4PyIuEv2uNQq
Jvim3VaIpmvedtnn8b9SJl8AcVVIqZbBovbaS4q5YT63kGzkxYyfEIkRuJsqCEknXLw4vfRt3W9P
7GAA+zRDa0c9LB2I4OAUIVaD+cUfUlfrYSp3me0gP0GAd3BTvzakKM88uh/dvb0GDvZGsXizzlEe
Sg7JrFq5I13qRBmip2WNGSxyzsVEaP5JLWNoETLcJTf92VaVzX1RKiSjX05TVxOL/IGfyTaxBhVF
O1PShtvjEDEDt4tpSyQRXlE+Em1sGtGK6juoYAb2W9uZn2x0OPdYdrJ/QieWPywRD+HEfBmIsXpC
gbklJRuKYVMCWnD71lgvcadjEQiFVQh5HowCpRs9ICwfP6ZKJ1AjTXR7F3+NHnJymvrYbuqkdYfh
zgQgppFjpyPPLr11Nf1DV6aBH17yjX4Dg3xzaTLt8ivHD9wW8E6sJlCGhK8wSbqStwsnIMoXzwch
gRBIHAGx3QVwXn5MKgr8vlsRCwjWsOATrATjxsU/X7WtyqgtYR0BUMnDTVKQny7X1/rXm9mdnFWV
QW+nDKllj0NA7NhM86O5NGlkksIxEfJ0Z8WNU5s5bHfuWPLVySxftXf2lkJTojyQwHfKKu4Tiqyl
Pn+ISALQk0a6ALGGPDmI3LgDBVu+alerSXOQnMdbqfpMfkXkyazyoo+/IPoDPHkLi3T2PGpbGUVG
QqenABzBWAnqO4l68QfQqZ/VhR6M6A66W9DtwAd4U4rCXpqPHqAZMM124KP2D0a2RXLEARC75MBB
KRPAznOh/p4o0fjFK2GrnFCEEQunAmlLkZ8U0E9pMNkRV+YRgCX8o9zH0tgZKmF8iNg8D+QIaY+z
9dZ1p+1wOOb1IB7FochV7vVOhf7exkV+OG+zQAr0lktlYG1sWiRewKNSXW7AdYbuEiIh9QxuqTPF
RU0LUtWnP4xl0OdH59Ip+O+JBv7O1+I3KRRKmCCi4r5JovRbs13/1e4msUa+TB+YPsoqyWELUPS9
e2KmckUGRwbiSqvG9+o3/qI+3Nhj2BZdX/Kgqg2EN9NJY493fXpBzT/SKmqHAWLrSZngT1L0I4pK
IZXbPl77Jzwx/ejkorhn6oiz8RrDpqLm79FXLGns+jd60HCn9/NQjwa6U4NLghU1oNp4o5SnNG3A
V0Sn/n4Obfm805+p6/spNySk+VF/uYs09YIX6OcNawXCK9G6NUlTuUTyH3HJEMP9Fhtv7planVVH
oJ/c0RSIHgj81YAFVXVH6+6NgcZ83yovJshv9u9Te0pjVONSrGUvl8omXRC+z75bBtOWCpnElY5O
mOOc6yvbS7RMDmE3Qv8MknfI9aWS9+edAZQ4lg8eqfHMHgI4cy9EJA+vz9UrbrslEjbnMDgbWSGG
pQOw0ngnYpqh904N2LpF7mwroufj2Baf3EQj4Lt8oc6GFCHdxwdtbtSd8O4kt7Rf4djczinspuPK
G/QkLCoi7IHILqTYB2mTou1TCUzaP9pfiO04BGFK169LNqF1LVZgeeyPLRYEz8QCTRyR5bWFiSqE
a0WvEEFtlndqkzsom+TmUZAIkS5spVzoVFh03833jk4adda/W60pl5AJOcP5QFvv+5eupVtEbs+u
/KX3wQpCj8DZt+DzaPY+Ph8zVz7qqpMBK5NFFWEAIiHzI9z1Z4rFIHx+QWFrGAjVeqTWH5HBQD/l
uYIxc3GN/sbSWiMqMtWApRle90aILu6w5AReXXSRkoOH+6zHPkGJIZIv+QAdLnGVmO2cx1/B0Cbd
fx05/BSGR5rEXMKTPJYbxM7Iuq6HBwE6O5sT8C94L86zTGh7vh9wAFQ6E2YGT7wjwuUcOTWVRx09
i/cGHLkODbLjy9cH08C3it218eTHbkX/LJTCxRMpBVzt+NiRkg2u+YPLTzzwfq8Li8Jx9+ZSNMc1
oSAqw6t4wnQAhhWxven4lJDTFnGlFkRy0C2o9Kn/kxXxTcdBXalKpjx2t983hIGZGhnBauP5gKWc
r+SykslxWOH+JtJJCjRoU1IGedmC0dzQvZkMXrUzSQ5cxRILVRkX2wXolSClbmzA+kbr0krgfquW
cfHuxbkS1AC7JcxaFzHLE8cABqoIvoekscNxYaFtx0+QaWbwphs73Czo2OiInkwJJfwhdnqQtPWp
lYegmrO7ngfGYP6t53REVQmzQEoEtv6qvwwKjJLMUfk8um7M8X5585TU1qCgmVP2oSxfkC7or/Ug
E4Tpdqor4RsR/kGrlokPa/ieagg+jJb780+SUnwqXR+bi0tqN5QrpEyMw4gPPac/QLg3duOqdkgH
zq7fSkkCSo5Q/Uc+jrXMEkgK4zzffs6WtpDMH2JfiaGOWOOFRoQUT20qbdw5tI+rJJuamsV6cdaE
/87EZ81SCyyYc/jVEFbZc4zAVOaXZ/AqaJ1FVZ6MTcyhplxq/xxrjiS9GoxmYmeh/S8oNplosoot
56tu3gQFKMUDivvocbds4iUpVWzrjKo3BFk1Q0kXebyproRa3iSMRCrey2Sp8h1yORuqtsN5qUUE
932Nh+PZu7B0yJ51HEybV9kf3tXxmkaPboPgEFzODhoQhSpTsag3dtrfTeJaeynG8+udhYSN309h
Eo4blQmgKYOaToBnlXKMkPjjArui/d8pwoiWOpV1dYuUMrH5eBscZeNiqZ95CmZ4HaXTCVD/lipb
EvBbPxVgM+9F/iLQdvhD1tA5ZuxX7u3Usp2hlBOOcmc33c+MZ9AqVLd8eyYDQ1IXDtBYZa/XpOvb
3ZbCMn1LUIKc4oaI6nnvJs9cEbnNzstlnE6pgs+K2LFA/PPYbJz9c28Y6VkG/i8CZIEbLvcd8CGn
a7MD7elnE5doo/g4b3/oE691H9Mtz5RXhqAQgMxl8f6EdGziElLLluAXjH0rRTUqLM0or7CtK/Re
8IS6m7XbWgzEycbYJ7YwrmeGk5BgEN8xPjy6HNVTJB1vEhML2eDSz/CddRHH+72NXXQNhR2XKI3t
/HetKovhl8temPgjpEQXvggANRwbn6xIaToSpcyzuepwhi2CMlmYm4WZpA20frBdLcZs65x++LQ8
tnwNBqq9cHR4lViRjzOYNtd5BB63sjdvb4XFlD0e/xkEcFEBdgdXNekBVqnJ6lQZrYClYrv5fTiu
LEMwZFEdA2c/Qevxi1WLsOoXgh6knvbUL9D55Gdlfmstnl6pO63CGarMVcVk2jtsNJMA0hoH5GRb
6oMBrQgU2DdV2udPaAdC+miNu96/0r6HKVW0vMdaQmkOYGgPBpAShP+rSIRE0CO3O+hBdczRuO3O
XK4N77xqGXtzwSZIsn+EGRG884J23uCw2d8T4SD3h5e01+fY79JITZZLnCHeCRHMS1S/2FdQ+7tv
iI3EXjybP8pcuVClpklmVcs9SxrkupCQzsedo9mQvJOZWPZsQ3fFA8H1XMm2X3pwV58futgbcEUF
+IU2ZVWC84/zqIV1kf1++MJabbrvnL2FfVtkhQZOUVdRmsTNXbeMnakzS7EeJy0uo9vwFz95rNtX
T8vOZ3PigDSP4dl79DLwGg9XUuKasCqraejaXTET7wTrAhQi5CULGOy675aoHwf5plC7e5TkV0+M
7gAuVYw/cYGruXdfZvLVKnPRRGeiqjfdQ5h33r2nYgEA8F3dYY9GEFfwuUvqUJb2DJmmUO8iR1V3
8n1hW/pw+brOEf2bz0vQnNLxh/VjMxLO63F5FSsavnnSmrKRIF4VhoLwi8phrTy/PDPm6ccUAgPh
xlxjzKYzNQi6knz1ZQcefAvSTGMXsNCWJZ3c6LbtOgjVEtZZ09LPa0ZeTE9evf3F+1J00r3kPEa9
am7FRvq1iMVQ9JimbeOVGa0xusTMR1cX2YlQdltK7EqFv4nIn3DEnv96GQpsFmv8adhhCOM4xbm2
r/czsgHmekM2I3QOauukqwqKpM7AHY1HtbdE5kfUG1LgTryXbvuQOuJMYhPO1W58Zz9b9a64pNfI
gc6HQFwjOuePtpxJWi5lSBbdrQB8uPzJhgfEhfKVSockyiFwXqSqJWBTJoaUYuGcLNAjMN4oFe8f
GbdV0z5NL9tWu5bPeD+2FFAZIteOKI1b0AMF8kS6TZvL5WXz12RyuBUAy3V0mYpqxAUO7vhbY9eF
7ZceL2G7HZMc0tYb46uFFDYvA/KD+/Yc9LeJBZgEMi8nYFMJ/I7/oNzJIUuYR8HjW+tHQDILmpGl
Gu49ICNHBEZ8oxbWw03AifreMh0I1l+yhCODF/bcL3GeH4jxyh2o5kTW4T1ZZHOgWAsl9B2t7BQR
3qEIiY8l/t65Kx/DGGQ1gcnQcEGhRCSWEa/qEJ5wfXStCBpHlvcgFruN6prD2uW7kkWY5izOSEJz
X62Q68DVp8WWJrfaipfJMtHbOdS4dfq6RJA7kCncU/80PQD6jy7ZHCjA3j4RF6sroosRTXxYZ//3
KTNtusb/Znh+GcIaI5ts16F0effOakcG0o+yrgEf4Gaoj3CrWh3hARbn+jueIIlYyiHLBfUZRvCv
Zox+7d+1YCZgn0N8DQKq6Cw310to+uFVf2JNf8Erkba/s0xBza3AcewrHsNNJQaVgL7zvSdeQk8r
bGxEREOIomZaVYjapy0ABJsjW7jW11iFRycmjZ0zRsMC8KB4rHkTM+fCiEUBMBXsZ5Br5bgIMR0k
QYOIDqCJ6JwB/2EUrjNx40ZK6Fcc00mG4VREidWjcjRURQ8QRCJJYRbFYBP5ZagvD/F3rLuJOsXx
uoljP9ZuSlAIpzR2W1/V2fiysT/972rRN+IDgFbb3Ewmn4yAXyg8+ymjlX4tCpqaUjZGLZrripXw
gYyo+cUS7iFP8zPfsXh7h7MreGss5qbdO2TqDfIWa7oK1520IV5bXYEFH30HFmNYPXrQTUiVWVHy
Uz951/NIMYtir9jZyss8aXE0ARX4Swb5TLhHkGu/YtQrfbJvNRHxrRDnLBJiAsOPJTaeb5VwaQj5
i3+scXMnXKTlgO8Sd31QGs87xE7d1UAY7F8xbgYQsG/pi0cDaLQJPd9+OyXHnVz27wl6QwT8urPH
WXLafA24/EgvoAmqP+V3UxiQrUoEShoqORY65FzG/4vojuXKMebeH2M3yI5kdh2ygnlUGaxTZlLn
fHKIYcyqyz0kKZBZIrtsFKugt2DEph724avLNxJ5zMG7JwnWljjwn6FRR79LfccmWhWTACyjMoVA
Ft1uAqKL98AAvp0o9hEGHPoCBLHE8wDg4bq2bJBbCuuAAZ+hd32rX3tbIJffM4a9HynGNF/kSu8R
3geY3/cGcK9zVyt4my8zfJKOi8VfP4JwwhzTmIjEKyUQfeiYQ1fWiqi7O0zWWPuJgwBJSEBL8UbP
2eLQuDHAb5L2m7uTwwRQM8LdzaJ13Egqtm6T6cH233wp/oDwTeUlBp4JXudzVeZZh0MMTMj+IbvX
47uSH7z5TMaYPC5jAo3P6eOAFSyvYWjKl1hs2fp3dUFjzMhRwMrkWEbDCTn9eyxdcFbGzUYrhemi
aIniltXjCfm2AfSrhEuWARZmXdHuJ0+4EAuaFGlgs6qzFfE5R8h16NRhp9zt23BrQ/QyBlC5hnn7
iUqxcKzX/dBhtPFqbodJvI+NdKf9/wotZnk52e/TMUt9erCs6Rv3NNpGnTcPajJbP2tINXCOiWwq
2i5OX6vgmO/stk6aCGVc+bsVN+yt0urImYGSEhhxfrv0RYgFSKB6QE4Zj6RUXshgTzk57itVNX5s
PlgXtreyk+AqbXW5zNKLepMgW9gDe3VRYYmNqR+DPFPO41BeNGIb1ovnhTt4tWjKkemMLPT/xIJC
0VhvgTaSOEZuPV1uOiOhws4y0Jn5/Vsigw6/g/ajOelvHxAfvqOyp60KIDBivC2/NYsQM9u2exY5
j90/1/ODJdDYgyzx7uVF2o9bUJUkv7sPCdxb0mEgNzp55xvQx7Xtuj6dWDDbtlWLOdtbTRcoKkME
D+yUbfS47DrquAjw5BP7T93rEwx0S/BzlaE5mWLzHlX6w6CMCX5xI6iE08i5OwUOiR+JQxOYBvyi
vlLn/9BKwVjd6j66PLzINKQxUiezFNVzUT3L2+sxCBz1rNuGMAdqx4kykVkGBtMA8wRheYu2N/oW
3ELbvtdx/cm8mz5tHPUUkUj23EWB5ucyu+RRe4YSpxNlkyHjSgZ9lZhM1t035EJXj5nw5OgXhat/
yVnSW6TyeQvB3JlafBYqsbz3hPJp4gk8MjPAphXCmsGCA6JFWVUqWeEKoS+E7yAcdr5G9OcomcBt
oDAe1Iv76uh+/P8xjyd2kc5AO1RBeXr/za8SN8zf2mLpJ3TlKbkxZQGcLjg2fxvw1hTRbZZN44wB
Y22dII2/ypuRBDL+mMXKGD289nIK8udem3Yrzw4EG48gTc9w3kkx4En7Ci+6U0X3BcYd7QZmZe7G
j98xZ+vc+ry+Dejwu1A2PPlYKWyAB6ix7z3iLzW+hIkhYvVZdAz86BvnhFT+x/JQtpY95/CicPwI
OIELLQQjcPbBerm6XtC/+vfviuYavwm8zpOcG7DHmlmhIkFhyekp9sCyFLiaJhfjlO/AIgDvvKh8
jgJSt2GCiWlVR1O8ecXTrO/PZyoXYyyiAgUI3JlsU+cnJ7xGX9DR4jsEl/baYwsOP8pIhKPgsb4k
0YglT6G756MPy2OP2g1XloMpMjbqr7pC4SI1T51p1WQqVZ3cvJm9RZP6rzNWpBcYh5/znmVj2X8f
iBovcXS/KHfkuTa9vsSynfXJpwilC/aqQvAN5UVLwF/bCO/YgBx8egQtq2fAugjb7YC4b7DDxnLp
+8qsGLT+i9Fu+zc9W+apN2lENg+SwgDEcUWusMYt+wQdJ3VbR/+4QA6TIr4oR0rldJG9TcwajxOs
yOvmJW0wGGtf9He2DZvtqq+f7ODTeQr/KvQVqUlJRi2I6nR8aatYUp3EL2FM2gMwVEqiKqEi9yBr
UCKcCrA1Ze1YmaAGh7nULO5NddDTTMKgg43sHoqOIDR1wM2JaTmCSzbFZ3wMcpgRyl5joni0uZu1
XfbyV/DDWdv9OOKSpJo48TcFSZ1EOpf90PqW0mfUNVeZwvUq7juotaGaOjewtDrsNDmxDYWngFb4
Jk+nJq52Qk5UKUGL+f6MgDam4/ixNukwF7OH7NUMv8U3wGA11kv6ZQD9HScMSfmZaNT99t62N/FU
91ErTXToMhDC6DEnbb2rllMj61ZKYek3pEtYVrVU6xrA5OB25tMO1t4IA5ihFJ4fFghWVfm72iXQ
rCjWr4PgkUs9XRgk0TmbkDWyrPsAOofzucA3SqTYfcqkGFoW6Z6unTLlYUDHLrH7YvXAAnQFt7R4
X6sAXKK/b/omh5ecHvPVCNJuYCAGSjJKPifvvDmfO7PpYof3NZ5U4Obc+E7ppL/RBLnppNpCf+oe
sASuTx2PTmAH1l+7FNgLTebGc5f/HGoNHjZvlZtJrD27qFmyaXM2D0woax63cE+svhSqXZgP67ux
y2bvmX01psYd85Z7A/PSWFayDdZw+WM6fDwOh9hkqOjqDDNIPuaKOy5IQh8168SzVZptaeUDbwlk
gcPdEw0Hgh9nI8G4t5w+juWDcMSvO+MW4w6bVXd4KlF34hRhY7AF/IGUZbUNY3EtmoAZecA1X2Gl
E4Xe5iNjhBZbxat96iWhkD1vsSuwaWbGpRbBsJTEfGVHHsDTn2ZJc6dK5iWMOcag8bS1u5CJfrAu
u7Dse4KTYfkX+ih4z1m8GtuOKAc5MxSAFKBV5lBzK5FjovQXPOq1cu+FnYsltf8NWWWwI1IIa6Ww
3VzQs0KBRXErzhDmaYJBS9jXExic6ciwbmiuPVmntfU7glD0TvilZs/TTDhasJhRvVKjIHPwkMAK
vHVbSnDpCe32cw23YC1xEINxY4/wjaaNV+2OLc10I3ElsLcfenMCZpS0p1kVofdWMSh7BnDM8eEe
70YpW0eG458ox/x0QAnhwk7VsRTqcBuGIwoj6nCU8XiNLVcSjvvO3V5CCVALBusP79GW4YcyNe7m
UkTjpclC+u7B0NJzV+yMqwjG4IbhVAKJj/3zDu4tc7WedY80OolOA9YrN1AdG4I55vowCFIgYX/+
7bUhFeZ3m9Jf5Sb7dcbu8v53Th/31E2CifNx/gTIzGL7SfHankP6cuZV9fidNIOxkGnnCL0zl/9s
6Rrj8rVaxFfPQHWDbb9OKVvTwbqmxusQi9I/N9E0nnEEiDX6ITMD47wWAIeULiJ9g89ZuvA9fQrd
SSj1WXRLFEkRDk0PpSBUXJcQEXcIj8UQXW1/vvP7qfbp2cueveKe3h8zHn+LNtfRjvHxEJdZN/Xh
UeE4zI0jyaVyIWR8wX8nf67TyX3/OloLEPoKoN1/FH9NemtnHmJklG4zhoo7sphxXoNzTyTVuMe1
23tzhUDPHdNpDUc8aZzWLXai/jdJOyB3fZjgT9RxOGp+F9yXaWZG89J+82sxoswTcuUOP5UIgOrn
1LqTj3ZYLS4ymlYABOI0+qJlhDJ4XPFywEnEpfcgtXyUlLBBfZ+tRlatHli1nTXKXO6XwZT3iO75
jdMJIfkdjI0u4Cral7xxSGdzt2tb/ZC9wRoJVJ0pKtxngp4QOtHV28aI5sDOb1jRwhzl6yKbSInS
DbeTQ79z+yvkg34HHF3QvH+EzSS9wxJk2mSsMvGIlDyUh4dS3Hus3iuq2UJFPoMh205zPXUtb8AE
XZIs05qTBfPNNZ7xn9hebbE6h6FUa1GABuAC7DLl/QvolkB2EvtpdK0srzuJ8AswWC3UKeD24/AT
EsqYa/0At9r8vvCQZLxKQ0QPDGXGrhBy/p9i7W8fzUFzyrfCnDgucI5N5GMo7aEPhZkseE1udpYU
dC66Xr9PXvchbfLJPtV4eBsjHSzUqwgKBm/mtINpiIX1Lh1zYmT/cuElAuyg0b+gUmSjO/xAvNUD
k2u/UO599QsJe8q8OzlQhAjfid7lA6vVZMA4C6ZWQneWvdFF6optUKTG5El+8wf0XUetB+/axU0y
ovfnTr2Xj3qsqy3cCGOKKxzsQeW1Z7NfCkiFrpybBXjvmeBNP/EZYoNzbww36pi4ygMtiCpE+KS9
EKBHna2AV8FJZXj41C9xsguE08Op3RAh+d+27lrhziug5Nf99OSsN8QejCa0owng+LdfKlE9oNl4
ZymfbIyEDmeJkl6XSCnMU+LoPbZvKMsvyv8nDHNeuPUCUK3o4qDkSOYGPsj+yqYlEXnyAmqkhbMc
S00PYjXRpUb/C0WMgwOBcjnhYpOain5S0/6DXbj4Kj+31KjXcuN0eZ0BIrzHxZnTKNZIEureRiD0
l7bInxXAsFO0WGuGsy8C9qnpWdwow0lJPPm/hnK0Hl18bzYqgkZl1WO9RJz0QBBJCfKEORQr/O3b
crfOFU0Ezmnhl222nks0KrU3C7l+DbaamHfnYypXsyvZdbuJnmMyt+31rJChLcIAmjyvwcIzwcty
fIE3fDk8AqsHWH1pfFu5GXCfpMBE6H05EWhWIRxh6/Ckov53dMnST0hqiz/0AzZMtZjUkJfnfu1H
uD67FPygWBwTqMqqS8NQql0QATEkprdjYalavuiukMxPQgBJ/t4CKNCp3OU7aMs8v48ErkoVhiVv
fvYVMEcolVeM6WK1I3xoqk4Qf5hUdqR7zCdUYMUuILfh6kLxxHP00YnLgbdZyzd5fomjC9iJLGWi
Pwr3JC4qjcSTw9zI417ixdwWnBknFr/TVcHUnDeI6uXjbnx6IaMeUMMwsG9lZp5AkbLk066WFKSG
Zb/ESTPNUdiLbhCCrRqBVraWgK1SioFOLXerMsP/fdG8OrCCP+suSGLVdaAJrbvp7ROrU1ssVmpR
X6JbFEfHiaBTzjRySeT4ZNjg2jvsU3HjG34XZxyVUDTNK3rXgfC34uGbebxAQCWOnDXHtRNQRhxs
U2md+0OuddDNw+uq/VriZRjYv3E/vrivhCyV24EiTNisSR2YV7rBp0i+5RO8MDANKnFyMGUfkAY3
a4lrY1llBZ3Fk+UrP543Fd7l/aNs3m7fxxoHSeP49jva4eG2Xa+CIUgon2ksxDXX1EkWAonJOFv5
+LmIvuJdx0ATcjkGrLvQXeSeyf9TD+2vauA6ycz5PtB0q7BC6tFrQaUoXU5DqChhe9UuL/+A9Gg8
Wti6PigMpyQeUa6tfzpbh4iT4Fm2a5K0yqnThIulpp4FkVeZfMnS7/uVZ20WycAeedJNE5TUZtbc
QkZXPJg2l5AoKtuL8EpitqOyjg6mzoZZOLnorPnXRPL5lG7ybhVEp3aw7nFamUJMQl0PbBglHUvX
3+a7shSsTi6sSFJ89UuBaj8a+8U11+O7fqZ98Nrks4AfNsGa89FhPHmPldJrJJdittJyI63P8uw5
p2E8UUnxlwlGAkP7KljL6RdTCLBQ0F4c6uValKIzgG0Ui2+NGLZsjPrOM3Ud3Bjwha7yhdSm0d01
bR+K/rDzHNqdVdzloZzwwluaaR3dGYxfTyEi+NcqHgJoSTu2CyPjDIpwHqDleAQZKzqylzOab7TO
Gmy2BpVCvXhLuMSuA/NeH2RFnS+XnQ/No4chuZz1OuwoQwExKVsp8LWmjGem1YfOIMaRdPt8L83r
DZoSf7bfX1sJgnZeBx7WkAzEvu6cdxAmzhX2GH6UeDujEQUDTMsoKflwe1hyUyjSm1/BVDfsd9zq
+ujarxxRLHwnkpX8bp+2fckDPEdA7vAWCDFMlbsAdrK5cQYeJxfbMwCDfwLC1m+0BpI62SOi6SP2
DBw4A+m8nCaG+CnTv+nebd/0oWv2JAgUrGcB7IOC5PDs2bS3LJ/MWb6s6OaqlLxifTItqU9LsTCy
jSdXrwSROkbe0MUMMQr6l1MDONy6I6qJaWZsHXbdXFsLae81wxj42H+p+MBjfedMlaXPjutdZC3q
TnjeF9/lDUfRPydqKDHe97iFimgLRb2Vbp+PaCelGHscg84AXAj9sDVFWXRMM8Y9bj0KFLsAsV/2
KfZBbWeGwmUnBHk4ODJ0mXm7ubzA5Sh+HfgLgq19nmpNBiZ8vY91RdasZ4WTr5UpGVuolUdg8eW0
RexYqIz+gBJMxD0qE3f5pQh/tL0rH6AO3NOlC0Uul6N0yjveEur5BdlNrGg2WrsVd071w2pR/EEU
Ub+kiXOD6z1Kfyp3t11imFUe8eKJJ7/6cgaS15o5F+inu+X5rkOu8Oa0lmd/Y3Fbi3cd73VvIuII
JK+iwxuNs4OMTHv1pDENC0lQrdHejL4xapLO7CreDAcJdPDe/WSyBVAtiN21peIZxbHTRKhURH8o
HpgIUHhZNNDRUkCiTZ0qWs5R/ftQQczSvhfwHvxda+NKr8GMMKTRRtBPxGXBSF1h3U+Ogu/PDI6a
vtWZJFdRS8C5HH9ohXp3dQlLhwoiRRxSE3Nw+WqZkstZQ2AJvv659e+YfMddzvdzDV2Dc1E0shPj
LD2tCLR4z0zmxBiqS3qvPFLbYndrg1ZnA1DTKZTXjvOkJ0aDtoSqv2wjjF+OOtBkcz6n5/ibOCaR
iqzXRQvHH56jQaPdOLRPc6CIAwshX0vNZI9ReoXsaf1TxcSZuB8HsDlXBe/Oz2HCk06YqpQpWGUm
EslDTPPJCgAXy/nKg9K7YKxGPYy5HFWZSXaOyl0xUkyIb7ja9aTr7NhBN6hqm4mrdZk+KR/Kn1EP
izQhvnfF3Pk1AhAm6VrWYhY6FGqYEsUGsbMZipNG8Nh4/1YLhB5ISoVZlBmwaGbd+iDa8732e1Jc
TUvwz8ZVx27QsYVHtsATDTUZ5wDd+Zo3wW1+TRSwLGc8pVIJRaGDHBe5xAFMh6nU1Z4wjhgvw+v5
TCnW9WPtdYI2GIm9XdIj8pD2h/q5K9ObVhuoUw+JUON0baQaEyPy9CFULl19FkaelWraofbcBSWG
wGtbpoxhJOUl5QWpK/TnS+0w2YqeMPPRxRnDbFHeLwg/sqlNc5EsAQj7RAmdhFuKufIGyIE/nCej
IND2CSWfQ1TNSi8edV7slRSix76egOpiWgKOZCHS11jTVgTj4OnUpkxPA0UTv/ZKUyoVwXisWyVk
4dD+g/qQy0bx9nEb7/GFyi2nuj4UGzNa+JCcH+DAGJl97YDI68ZylBl00i6JEyuUxnUm4HSGTOtp
z9APNJfX+zqtMF+mE+mdzDnzMBhP9KsCdGC/nPRcnsRuFA0CHa29aZOpxCdIxp3D9GLJkpj1OXxI
AlyWim/E7Kwm01W+EUXRmgGbvwzWDb7MaF6RmYpI1vAl5CMAdwBGpQnA/HQhHqIpZI5izgLYTZdw
L8s1GUepYbHMx4qDvJa8kiYcLj0K0tsIuKOU0mf71TWq7XwoAImUpaIHLDkHj94cEdj+yi7fBM6A
JpqTJvGwfpFWU4THRo4bICjkXj3wW/4iJ9vaKdtuJxYnv2Wp2QuJBsYQkV0hTf5MeQII0e5G0gEN
9HuqFW8cwQE0MSKNTRM/3Lv1SbnDceatsd/muyvv4lxpSbOAd9xW2gfqAw7Y4w87aTy6oHEO4WBB
sZVBXfXHr20p4wELTzjTKWX6dl1Kt6KExxzn4ftPkTWYvyWiKFIGQ1lEbLQmwLlABWMjx6KRrznW
wQwzrgPITy29wZM3VzBpKSE/deTY3yOSNfeMLlM3yDumLY9JN4HIAcOez7EziiL9AQpqUmK8Z8TP
rbAH9LjTWUc8yAar1WKBNT2udPbLtDyuEROH2LsxbFU16d52jwobYwsdw6BSwFm2WSua1nBmfv6p
sGp9BHqGMKmerdLaoMiUN81Q3jviZGSv7D+jfATolJtG8B2Z9Y1vdwthPBel2dqongsN8wC/0s8g
cFCwgKf7ysO6DYtAvGz28y2khPsnLPZ/o2FCGuN6a992zOXNZP986EVsJjEgx0Usv4pQ5j6NNjCv
+5eCOZvIVB9zgPI/0VMePSRMyEWsmw7/0iBr7e+iTfwgBY0oCRJ2H1RjrOWq063lpS36/wXyWiv5
e6dLggyfICy5W7c2VjjdFzUhWu0nGD03ofgj3g0s+5dkdGdr09ZKNDHH2PKNSIU4TVBMXAaxEW7H
6JFuNAbgjOoELBIKCG8cTdN1dHQlBj3SI91ColD70NwauS/38Mjcd3nz0uJwugkzlu5yMBYGuOxA
tNMTG42KgKMaZWtFnJNer9oTPrHVYQRhOghIlyiejHOBvfpzlJh/K7GudjKwVRtYv2Q58mOl8EkV
GLaQCaLhhTpnysv73PVod45AuhsyKad7EnVGvmfZG4PrA8+rR3sQZSgOF4LMkMZ1amndhbw8kFz7
cV1Zy//1Xk5QuJDr/H1I8gT2xCsriHy5Ra0PE2A+pgDKzIsM6XYoetTZ8fDJ3riyn3CuK6RGcHU2
++gBObQ9PgMres/7B5+qAoucWB/rTd263QV4v7AJb4eA5xGuOvIxeUIoJOme9hZ+SAJ1RDGIZG3u
f7a3dUlURw5zymL6VmvNgWUXo8ftVxf+GgHEHLqxsZOzaHcQCKNoTeb0a9qM836JFwG4/Cqf/qaF
5ULu5Njlv0IARnKlNeolRnsrVwo2PQ6L6ZBNq0BwKb10RCsA3T2Cwo3bNQI+Vl1UAsVoq61iJPeI
kwlHLFGpcakfL5KJ09LLt7ouePGrQFqa02w6eHxz7OVl5tCLSE1cdGvqGIFVCqMTp7qBv0lyDn8X
v/ug28qb/Ta0+K7nQvJYb3XNvtWdu00z2Ud/486l7AhoLuN5KnAiu5Me6xW3KastSYdT1PpzwzbZ
XA7FJgA/Ahn1oBhqee07tfLCz8LvwHnnH9uek7oVzN8l+kgFJaRIL3jLPAK4uiyHQ9EDGUyqQlzD
uxmrlx/XzID5iglmB9FWBeoE8IGer21uxIUxq4iDsQSN+rW1Kvf7g6pdlJRLKpIXmR9rEWllTvNT
5oV6Affy4fDMruD5lnwJ1TYRqKrAJaEncMud88F4nIVMS6Ttcge1RetT4QVtjYVTIX4C33IkNlHk
sCiiuGjLH8bYmQzGDEAajajK4z9N7AufiYjGudwU2vDgR91R2QOydMzBQ5nkSvRLxMfp20dD1axq
+g3r14Hc2B9og/VZXraL0He2cWMrarZ+AXTP7eZNbVqr3OIJAzB75n7z7N7X9qeWxuOHxiaLr3lk
3ZNJW0e8x/BYAgT1Rkpo1MUF1F6q1V5yThYrFwD61AtryyKipUsFTTkzidthqrfYQZ0nMXYAUfAV
kmq7Pa2Ez7bBvI83QG8Ds0dtMp2jTqU3GLfY0Q0gnOyItKrjK4wlFtOINgibexR2VQ5E2SJnTxwK
73PbRnCuO2a/z9ARhGmlRYPU2ozemv033OY4wYmXNdUxyW2XPdYHvdacPsbD9sVqhP4JZfK1Ex92
CZ2lO5CMbFO5nMM+g4askiHN0vHKH5Jl21rf1ScqzW4KDd1ZmSOcqzAGscYs0ODByheRcyICbyIR
bmeD21gKhyaVJd6BtXxSMaExtLAZYHp6+DOM4tkBzYdI/SpotOog2vLMUCOl0y1G72ftXNgUgWk5
5zKYW6M4L8a9tMm+iwYvboUOXDUMGbnvxP8mG/jm9+z8WTUV927L1SZsP/Xd0MCNmKa8dzO1odGw
XdSddK5OFEliLfoXm2slZk11V1k2MRy1jl8faoPWgk7lHM6GwLIvMwwnQgH2UwT72iZCTCLoNt4F
fiMJ3C6/AtSE3FUs+j/en3PY1d1F6UL/XCE8/hOsb8wnhQVWce9hEcGkMaKSmGHyi9fPJtLRkyjO
pg8ZhdmaxwKrNpICFbG5Ur6Q6yeJEY3xiigVINQC/X07vzSUB9CAH40so03yB6cC2X8Ecuai8ECM
H2/uoBFgP3isWhIX/oQI4AGFBwkhFWxd/PH6n5159BhrvVNdD4vaQUXYK7lwiOdCVHGcAkhHSin5
HHtSE07BOfY01FQfVYDHd6m3pK8jogr9Fme+XndHHpHxnOlfGM5C4zt/lcGVmbyjrIn8Rh0iJvNl
d0KAAOLBr5neNEt4G7nM7ZWlt989TZxUUoHYqW3PZxTKkl6gTUCLff25kR6d0KXMjofGKOslCUu2
vi6ruWWZuC9BCRmCrQvlxWgUfR/x0TCJ6B1CzBPf5lcsyi4xNPqbXw3ddFTrUsExds6WDw58foWr
KllwLSXTOWsobSWpFzi6m5feYVvZYgwHOBPYINzpGmP6dwGTFKCoHBmSZP803AZpcjuYFYwDNWQO
yFIQEsy6w+S4ukEN+vDpL237oN/dWCD5f5CR68gpS1odNqaT+q+HfJ3mta9jzaIkJSCnPfvITJ5M
Ye0AJmxjorGKLVtip28wvJnWfIXaUoumuzUk2KPYbqKRwb+w5/lZxCkb89HHqx4DSJh6Qe6BBIoh
RnBr7h7cVhMq0I8lHQ5TZoiAuMdGAFo+YGClPmI0E+JoN7Y7VzQ7rd6+Yc5XjBaB5tK4TMpqpVt8
C6RFZokgy+bnjRxKvymCT+rOSwHewJH4ZreNf3iHgTBAmICYm1lPL+2p/vghH5OsSr2ZhOy0MN5i
zgZrT/YEBuBbE4taqXdXX3XzUZUXFi4c+vPc8LFiNSr2OBxV0jNO21MvPyS/Pc0H7RH2Q4CtJziv
KF7tej1A1XXfwt3vks1XBZ0O4hHeTvNvLkJK8fP4vRFjx5LWgGwlUW9liex/+eGvk8Kuw6Rr1t7i
ygWzbtWB2CXIZ/l4e6tXVfrMzIXegSXvjKTFzs20P5NfK87os8/NLx0/bbtsG5M3B52bjpWDy9X5
EAh9X70DvUFB6QobyL2pmaaKD7f2PqpeotUSRz97cRyxUjN8Wtrp4LbQDX3NCp69xu9k8HFPDUzZ
SyP6UX+waGtt9e2Lg42L/Snycf+kWwwe05F4hMuOqoV1pTSV3Y9yzoopnlai4GJ6Mg2L4hwC3/QD
oK/hN8aZzEPVttL2OIxat3MKkLIys2caT/a0GzxptoH56pf6XW/Uqtr38HGiEhr8tvScbD3com2O
pFBJ16uHhRgnvw2IdlYKxM9KUWG/xLCUnBGQVHWr6D0lJrY65XsjAZONtaeLM9RjYiJOx2sFlams
HYKSirAOBHJc2GDu0kNZN7Znma7K9RuhBJk8QgZqiJILzif8E7dUXx5fKygpfJgEA0r8D91n+pqq
RZp/AyjeqSzi5loCR0vWQRBxtwH81W4AHNUShWv6XSgFtAdxLHvPpvFzpfXau6TThOddfwDXQTnG
Jq5gZHNLOeR29Yz69DN9PcO9oTH9K8YDjFwylGoYTzEjLAw2JDwcV1z28YEkq31Rnq9TC2cYNele
Jl515M1JYWgLpJq7w31t7CtJIpScuVPofSj1WClbi1Ys0w8wdHaaON7p8/iPJvV2fhWbvR0k/e1q
RzX9lyXyknGvC/4qEdgSQYGBSMcfdGqmUtlEUAJpwj0pcjQ1gRZAwqkKYX6vLLvHvAFTpfPzP9V3
R4H+OHKM06yQiL8xb3ise/g91Sn8tTnbYaKZjI5AWj4yWIEqeAvT/V76Y3j6vZLiPbHRp4jDpGs+
5idWnfiP8PlCJCrCDFr0OnS8vw7Ng6YwJ7sum6oi6b10BLGIyMcBS0qx+e0a5lm6oW5b+yQbmShY
N0hLDFbpLMmeQkOFIqA8ch7xwxuWg7aswBw1qH7V92LjgDC9loNECsyc0gOMkb/4ikrJsi97MLW0
1Drl3hMC+FbzNbvPO8wkKqzhm2hY+qzQufUZ41LHbh51t1/26RHQafrmSGZgOhkT0ySppqkFOutg
QT/vafhniF9O40WjnCcg2fpo2g8jo67ZDn6nFOOO+6kkPlYmfgH78YyoTe/skPYtkmmjbij9qit1
9rc/uHLKtsQlbiY59LHWMBu9uGG1Azs/Ek8vszVdiF86/T/uUuvAQ7ynHalBsRx3A/vCENX/UCEg
NlvrAijbeYy54wMSIyT65PY+bhnQGs3oo9x/sIkaVmpqgimf/fZ6f5w/ZphxIN+xtDDf5PluZVQt
IlEm17WUEjlLOBy1QnDCRVKCcZDKhj1H7c+1ty6EBO+k9KOUqdCsThE14z/WzNuyqHwIq6udL39R
kqF1RNI9mvr+oWasIAHPrLPHfXXCkjyGHUlwAQ88S1iAc6purMQQrAhVCmRnPTKO8FG068GFlNsR
PyH3P6YJga113xS6G3SgcB1b0R2FJ9gDNzx6C8EfZMFP8rsg0TTfBWoNdKq+ksf/u3P2a/zGcmsp
69KfXDMzJp8PmvRMAcOTJdjsHezzXnEFThp15stF89tohtaLtEzApUeiLXSEB+vzdTyuf51OwkJq
71Sh5JfNsXEQp94ouFuK0RrqPZXZTWI/ewEZe9wrfcK8WEh9BkDYE6SlYkauIVe39Dp0iKM3GlFa
YrQILUkSEGW35M+wLXxzagAYASMPtKKO9rel7Vdgnq47Oug+jMAZdKmDVcAix+iKiw5F8Jebe2Mo
iLadRkcaAYWkKxBgeV/LnveWfIhTGF/OMZW84INK27CugDdpqF1Eng86DJ8xmY9iI6jNZhXsGy6H
d66RfqDPs7GWBkWd/CrNiIoVUYizE7t3LKFnTl1iOUI9K4GJmSGeYkTEnD9tq8hq77z6zFUWg1d8
TcZnD+vyAql1P+fI50dCVQ48hIwud+y1ls3gknroit5t+LlPz78YYsSMMy4PlMkBz26PdZmPCrZm
dPXXrc5aL0xB+e+IP0sJRQsPnzfALFprDXJRq8nRAZ3BVasLqWMkiqMU1J0c4KPPhZmQHmGCPCRX
VYO63sTWJR3bifFTFfrttU3NWCOLu3z1csWvRytQaYZkejGTzkTyknCGudy6rwcQmKrb6LBboasA
VqUmkx88c6M+PERzjLDZbzOYs84zC55qtJUiEm+IxEb6sONVUGARoLzbGjSuvk82zYjwL8iJSByt
C1OWqxvno2t1WbX3EUhhex/OuYAT+qTTDQJJvXTAsfSlNG2ZrE/D+179QNlHW0x8L/96m1CrG/7J
zgluJeO3ViGactz+X5sEP3r0MpGUBVfG9Vz42cvpEX7L6qdR74Jyeg+sF9SGLzV7dJVxzJWoHaTZ
mW7ZSBzRNSYy7rqyqNyKtj+DX9bxzfvXbkhK1Kgs63BmLWkSXZeQ9i5dUu6nanxTFX+WY2SBqBG6
ytwxt+fAQ/azgmttplXPtDryl0JF7CT08EvhodmLT9GKg2HImQz2hV0TiWdvN6qcum7KyiGj5+Pi
GqNJVWpuXQv8n5wDC6iXxENXql7Usl6wSHMh5XYgkCp22NohuhocNb1Q6emUVUTkIsFvXeIFXnjp
w4TdOG6WyCWxSitnlxGWU3ja1ti00uc0OUs/Vek1llD0odmUZfioVQhSEIZ6YK2DBa/9/LT0lGex
mHXI6ZlL5ukZeXk2mVVHHlp7VlH1ZxcAJsgQJQE60Cc8b+sgdOoXq7SCa+0lmN7cR/ClHyWxTUMF
QcUbDo33rDSPwHJl12b2kJ3geCJcMqzxpduYuKoA+F4OHDBzQIvhG6cA4j5hPZgmiypxdEr9Nz0a
IJIdJYPEY9hWckT+m9/Il0bMhpsi0kzYDvCvxmxry2X1b3w4WJ08fuXvTMgdUIgwDWvaQza9qd4k
PCVYkEdUQ4b3Egx3FNJSvK8tyj9xUHdkNpnn5ffdCVJmhi2dfQ19EtNjeXC1YrkQkh/1aY8tdvuB
UwL0qzA8LjzpmWswqCLnkbdUnYxgxbT+UAf6vS0cXAQ/8t3tQOqqKyV57hI79k1/rRi4plxt1lqJ
C/ml2yRRv5DB86RCEHYp7d8A/3Q2uMzxfuIdEraJO3959iYSiG7iKXNEXE5/TOxawr4Q1BU+qotU
HVKEOJh09JftZsPsZGkHCzzJXMcdjttHDzNT13dGiYHwvBaUn3BNuUlSgK2ozRkdvd/kt0dmfmMb
UkMf1bGC57/eAdxfTcDLPo9LfMdyodFo3fud7nv1CUZgdcvPrXwD6WxVTndi6cEgDnUKm0/JXWdk
3xyuJeQ5avK1G7GvKXktie6wS881ziuZwbEqwbngG7KBM4doIQDrsl54F+0FdOE+MMkffFuzZRiP
gXaRopuBFHf3dqOIu0/cwryJ6T8vFV9I7JcTYLJjrA7v4iTjyVKr9UXe5tga8fl0bQl1iooeDqwf
rwRQm8rgQXxIvKiCnyc9g7uPyvn6+J6ImYdizKBc4COD0aesdUhvk8Re7PzpdKxCd3NTLVSnAFeX
iRY3Y6RUs6YXGDq3tit3KhUAdhCj3U2hoMMwmolc9D3x155xb60UVqCrsQ76NFNeTe+Im9ADiPk7
yj1GnYbEDa2jfVJWNxKUxfIA1J2trQ0oEprGoCBXakmHLbnaTQ+zYkR6S7PDxcJDcwraOpuprRBI
q9QrYy0ohHfqP7korrTnycZJEB8Drt6NC1QC6kk9hsSd7B1mqmZtDssu1ZxQ6Z/RyTqn3knEnLfn
yHLsV2kKgRzc1UgzFGZ4LXKlChZ29yNntl+PVrhh6qBURxZH8Gm+lZVvGLptF/hTNd5ytZuQ6VFq
HSEm9khdYb+svHUSglbHAdBlWRDvs8AI469Z/ky89RCG1mZfAyp8CFLy+60ZQqic5PRijVZeUYkR
0yMK4Rm1DSAPNumLocQpLwTImFNjVlmCu5ZxR8Io1n6xmZEgdrr9Ws/bhNzJ+lEZaOIeFaQNA4Nn
FypFxekKX8tby3P2+PgbhTXJFifSXETOhEmdkXMWH2g7qcjKk1oM1Yc8gqCAwsfisA7XW1ner4oP
2787PH5wnfSSW7CRAs/+N6y4XHaNKRI3XQqYMO5hvDaONEDWe9J0T4iDaCjfJj++8rZiW+LcFfQS
HcR6BbP7GFcWhzsItlcA3c5EerLJUx2BF9ttKKPrrLFX7aadugyVa6bV6tsORaiX51O/4nZp9X/f
fZyUUi1ei+YzSVK9aM0d/mg9z539tXEsR0hsixl2j15QxldbbM8ZFy6m0qZIB3RGblUPGYP4oxr7
U4D47aQHtqig54pmhPF363yWiI/4Bo0oYEde6/XvuoWG8RvIfe18bR+TvV5rd7LIj6S9shXqqYkJ
33zxPU10Orj+Dt6tgJSRfKy/U3h+Uu1yilV/yrDkT/mHaI1LaVgW8lCXgRp9mset7ksN36d0/rb2
94kykfraynzhG9wqaUcBzoagO/fowg322zrrWcr+AjU+CrgtZeKO8I56MVYSAak2nA85hxVOUfOk
yTk8olGr5wCwOO0GJZ9khP9g9H1W8/hMam9C6yKuiaNIxBrkFB3UpjFQ7VsY0KMOF9q/67nMwg/v
6dJ/9Z4wbMNQcWmGlJNmoWWYpX3CRILwnZcoztStw3f60L5jUgEqJPfzxFZmN3k5CG+7Fdt0ytQ4
3iOFe9a44yuTBY7RWj60/ICTiBj2nqTViMJKq3UnmRRhr5XBJL3VsWBHt5sTJvlmE5ARZ15YxUVy
ZpWTSpREU5dgI9hzq3bm38gAReYfoCoEwuivs1v2EgqPZYvc2RKNbJ0BrMJyA/ENOX086TwgvbyZ
ib1v2bnd6qM0LuCyoNMYiQkrLfV3+6MPAV0FCs+8PxmCYxXfiu9ZdZGIaLqym9Upwd1+oaoMQGcN
Pr/NRSBR4gAKPlUYLWyKLk3+YUoTVUEGH9aj728y8/1SMV2mw0PL3QeZDnX6A/ads7Q338Qg4rcD
Q20b5RKGPsDs8t/IMypasHZCYRtW964SJCgfV1nVuHOPg5CUFfvfGauHdn6MiiREjkNvgWa1JNpU
LD+vro59vil/1yxBZXOFXtiuFuws4NId4kVyAVccdZfGHXFkqtU3n5IX3OLsWoYgBxwUOtRLyNFa
EDh64FM6Rz2R5SuFn4vbhE7K61ndIiuAB8QN/ArMm3gGxTG4GsLsB63OkeyAluXkt33ZzWCQmBEo
tVJ/mIsrATR1IXZ/qM3zWKHIHA02/U1Uz9UsMXn9Ef+pRujb0PCN0odjFIIIfopqBoBD/3+7aF9v
robMoeGYW3jsgp5uD3itHYqmPX37owe3nLKo2xuKisQ+xsHERPti8JGN2ce+CFUngua7ixELGEVD
M/w1oRNeSOA2A3TdFO9wi+lnia1DOVOCWSlZNaoML3ujDUUQoIQDabM2zO1WwuzQ0YUDAzjx4FA3
hF9yHsA3AouxstfaOpClM1Z5/Nnv4ykjk+azgTVWrAaYnTD+0I+WLKw5Saghp4m7cv17WLz60zuV
hJ4tdOw3urEnBf3HD1n1RXxzqFfvlFE2tG4aw8lz3mG1XIOD4Jn4M46tH2jog8sKNTswiD5kx55R
g6mgwwRsAyAMfWMq6e55kwUs7ES8gFhbikJHSOxDvj8linhBGSUNgpCZJ/t7Xh8K87LDNsnFqBz7
UcPqHjJ31CJkKLxDbBcyA+p6FNKwffI9tzYF6EG2twkBB4MTr1I3NuZp8vFop2bkcgFFXD4phGfQ
dRMIfbvCxqZMtoVfagWs77V7K7TvQBR3hBCQW5+qSVPrNNj1HNV5TNaIA/lNnoonCay+6qEbh8W/
QsUNBXllGnU5KCTowWyGUbNf6VOtPuhxBq2QfsRPu9Jcn5VVXt29SXaTYELkmxeHHQzLFu1xO0sO
ZOtq+1+XPoNywJT9XJqE2+sPRV05C9P/fC/fuaBotO0XszVDOTC7poacYUcrrIno/vKMUvrIYPTN
KWvGtP/PKdHVok5Hhj/KNAm6k6fDrxIqsXRflGHd6d2RkVZLUD8TlNxhvyCEvSmZAGe9Tpeob3wV
25kDUupw+ifJYP9akbhyoHTrrHjrX5oISEUC25/fLEVTjGxVN2lSO9hJ4dpb6M7mbudinnh2UGxn
MdfUs8N/cYNHqeF6RFJvZ8l8zmz8VPmIinqMpQ/yplVXtzOgsRA1tsq1oWYyzLqavB1nRxfAEqij
zkn9KTrT8xmNfN7FBvVYrUXZrG376LcFAQKPGRbGLfthtVlJRCagXE7QbJLBj9R9UyxpZqknEa/X
pEZntfbe3octSv4yUcJ1H7n57b5Op7avJTccswRv5+PjWbczsji1fAxD/JRmaxKG/XdL8VOcVw3B
qWz6IQ0YxMnQ7km7Pz+AB/DoUBJdJqqY1l+dBavixED/9krxjGofS/EW9b+1Fp47ma66H50g32/T
SIcWuzhNaC1SMbkbDnbE2KM228gn60/ihhvTQGay6VLSXHQP4zoC3q6WsRq1ZpQbvTGjECP6hZxe
Zy5r2Z2Uv+GYt2XajoAYMeBiCuP02BqBjHcYWHbtV/2iPnCmPqgUETfOFBEHNWscUO8m2KTrzjXC
G3yF8IlHc6l80AMiIMM7MqloNqW2UqSf/vjDwkFIUuwb7qfm0ZYWtfYq5CXZQAPuflw7LJeseMnZ
cSXnB43kmGt8rHEGX47QeltH50zvTAbtmnaL/u5Bb6Nuat2dcno5gjYLYIgZIuZp3gjIjhf/Se9H
SElyGS0BXqrk/RJLgHhHAy50yaizVxo0/l/cdscLotsK4ZTJnX5cFcrEbY7WUjS2YTpQOWLcRFzf
PxeJiwa0qIUa8CV3bFmtSfEkT3WDTyLynLWWoU6jlkxNHyB/Bl43xNEEZeYzISu2Wkh7K2OCY+jT
Xc1qkoATUltsx8L4vKlptoQ0H4GdrwDVrLyZmWA8AhLadNYPvbuXZwS6U/zGvMq5lh3NLkRoYzRi
dmC0fBfNv4jLhDRmfd/GwBwLFcVR2o4bJIOfN4OjON5MLS7/Zv2aJYm0NeRh7NfZUGpkmnnUooj7
Ne0GiIcKrwSNkC7/XnEaz0X2COsnxNgXbH8PeqwlnCMR9yPens2M30PYB7O+p6dNM0ssFGLztmNn
VG8xWLICniIaEVSmVY30r+6XGfQXxA0Rcrak5wxxAveAfgcB63mUSsVK4H4ugYc2+HMGwVsfNxLy
FTswmwgG10KD3XALT9Po5QU3LsIoRvePH+xlVTTW49UKERB/0p4pKq86uF/JNbcutAaIv6HrIONv
3rgWGH1JWzMrM1ODDeGd9YZHYQY8ukT53vSl9UraqNQAIig6WfR9clTWQOjodh18HPwW+XTm+bGr
bLp7oI1yCLxaVf8hThQChHNh1cPn4/kmOZi2zGlJMtxGgiHA1RriTyIBduixdR/m181vHuTdel5k
qTVj0yrL/fsJQPruPrQVGU+iyS/847MMEFAuS/tpuhZYxB168ThIhfjMFtlCYbE1gF7AT8idqfyT
WJ1wfDRy5fijKLvtd+fSlXlgwOy3fRv3W5Tbh1ypgarVDmUUFOzVLU9EPc2/T5The7fotxNf88rT
O4Xug4bQAYo2Iz0Ov/ZD9eISOy6xyAY3HbEVZds0G74DgRvWxFKyywnl5MmderUrTFUAcVVvaR/b
7p7DrZdrAVp8tKc1qMYVOQS6ehplYYoaUUOHi5UrgnwFF76bnb03r88ch2uKmpAKxqvbCCRpl8hT
lAB5W/t7KO0MUpOpM/elhfWBnL6yFKNJqDCxAoFAkut5h6WDAgPL1f69NVd8XoWmE/BLNTzqERmy
3deTxvuR4B3joZW2Xux1zHV/A/zBe0NQHlxpR58xSbuJgKuPjgfCf0eHVkq0ClB7RMkxkElg0nkZ
PuUD9CDqlsp6eXBz+hIA0uyhJJNYR1luuuEgK1DSTGYSh+BeO5KCr2qZoB1NimrQbft4QWoIrULg
qbQOx0j2f3ifxFaCQt7Cs5oTi8eCXZ08xHbEx0TSpyxxithw0ZAiibSs/zNuIGqYbBqh52II2YJA
j9wuUXYkt/dG2iTEJH7X/D/+5l2GmoNlJzAQapOCDQYmrrH+tW7jphbwO8aGGV4xIRLNlHphvu9p
iiJ7VTkccrgyUbqRO/EJtlMJT8+irn7hQz6IyAnATCMq0xAj/LZWaJyXz0vzjNt1eZm6eXCAbADL
u+WwPpRBQVurbWxGsZkjFbRmozTYa2rS4O0Tl+qi6oLREp0LIYc9gX93vom5XThac5lmBVkYIkrD
6vXbEu3U0KgsjDSxRItJpogNbvyA+jKFtpGReZiTp047zEShlE6kFeob88ARKKjnS11AMRuIKVCZ
gLrsL/ubcgZ02zHT8yE4dtuyB/7Kb+071uQH21JfnhN9f1JQ9KSuT/hq0skUZP2SFr4ehY1Yle0Y
MDpL6CYsam1Ylt9PlgoUYSgVo0bygKunP6T8Ul2uNo7FXGHRYSS7dhB8NrnIleXF3fq2/yWi+T8s
Gzvl2R589C/8kqz9sQWVGAez1jdA6Oblj4kSpDOKQkqYbRP4LZH4mShqUwUg6QU6WTii2UNMbZ9R
dXX9PAYHkR5bYx7yaq00B74ssX1slCfVtCzfx31O6pRiCf6ug+i9LHBSzznvzU+RIHrnujPIk2ie
qEE4xZlcRc5qsxYTL/MqAHYo0odtBJvMhg7WbtBjvliYm016Qgg4YdriupVU4zlgBhntXKGW/Mvr
amzzMQCuIyv1vDgAN8NEZgHoJEDBlys3ck6cHOZuzzZCIs+D1L1cIvnM1PFUHApwdXmEKQDRcPfh
/KmMBkBsSOTUxiS9m2lyIfLZQVAPdBuV8GDhCvgESf7m3CnOSoLs6azIY1GjPGE0leSOZG6TvdVI
28pxcxmS78anvb6SMpA+d2hQ2J3ySbmiob7QuvtJoWc4kkhZOPiLPqPgaG8xF1LBQ+nV/HlinpBA
Ibpyq/KQH0ZhTDQ0fbm3G0nlT52hRHw7DCfwiaDsaYqXshorNbA9+TN2/eJQHNz07xVInqy0wQVo
EqTRu0b4mqc3qWpmuOQUxWXn1hqgqhyrswHJDHGtF553n/J5BLlkrVxMy7CQIxHFxPZc++8POofH
4VyYafrGS/eJ9unSxP+itqcoot2rjfISPWSJ+TCORR54py6Bpo8B0WP4WQmILqqvOSvsUQJkGIYV
5QYamU8UH5ge8yMjdiiFqwFH9FPHXDc3KAs1hw2vFVB7vKd0wUShOWROTtL6snt9zovrF1cSL7ra
Jv0mA+QpliohHh9XMkZUFiClksbEH5OkpvgP9gXAkSDPg7FPXOj2zLIu8ucnlpXpYQsPz764VP8Q
cxCZ500G2Vlcpe1/Fu9LtFiZDdMdW7hcBNb39TBg9nlr+xyUcrqLnAy6prmfHC/i+BIgSGZ9en1w
WeklWujtj9sqBJgzOhcan2htAAfzdO3ulZwKeXqS5w2PRRzAQNwyXnorwli5Hw/mvsPTtydPrCIH
dKL5VaQhGTUMjnjb/GfiYiVoqSCITuXrlFWAZpQBAcLC5wD47Fkmcu+MzmOodXPLOZ66n/nXTdr5
gbTyG4P5YHT/QXC2yjOjAoLtxdfubhxrrmzkSixw8t8JdgnB/SkE6CPJWDzDANCzUVvFAlN4W5oP
Mjj9DOq7A/4bHl8gBd9O6BIryuE7eVSHCXrNs1Seqg6q0tUsOcgfZ7T72teDscLmDM/QJ08hF3Ws
Kn0pcP1/URDaJAEstPIexeOjeCNN0GI9/Lfk9fH4H4WAwrXgQaN5/SsSH7lCZxs3E4M8bqlxalYg
DGqkLc8a4r2Y1jYAL1/IyEMYWv22Bfe5gQvgONb3/zDacMdxfcxoaka81KDw9qxUWSQRHujm85wY
vd7ViLyb+PZ+wE90Tq5fjp7cM/U9KXSbfoGAxceAfY7bueXwxAxomLecTiB6/JadKNzIO0ILMzER
9nfP7i4NSMMQ2umM5rIZ0Jxs0AoDDE6iQgCbd3BICVVDJnTxALhLUQt3gwqZ0gT7HxfMZp/OHLjX
9xQsJuFi8UDCMbjrJeQPIVqky9Titnh9dkvjHcShUGjB7LZnbJwxeunWfKvyuB/j9yRppZuq4A2X
+rd4HonHaYYTC+AzqeZ2Xpd1ORXIuZCP9MpZH1Zg/IsXawKI88xOvX1iYufwgZHkkhFGIjKELUTf
a/vwAyZRy48DbVKPMSkQdz9UmsdFrWbiRB9cVSbKfMDv0v+TsU4V+K9L74EIda7J3XdqdklKdlC+
ONb5/q2wXH92OXmZJrqemprIBgWLZIXjvUc/670D1Tsu087wd0WMpWOty6CzdpKcClith3XB7kqm
jFv2utL1rjJ/5w6CHEVQNe7aSNal5jlB6tbF52A8KVO6NYBo7kpk4Vugsbc6zvGwZ8SZXrTq3HHI
79SIv0qkkzGDnX4MJfNEuVIOh3LapyMmR6LGta3zeGpxKaLWBJEaVhuyKnI2H+SFWKLcJXsptueK
tLEFh/dmHKNcvNalrcZ54ixhf7qn/JmLbZxwbsCNkrEA2U+nGxGUA3w8iiAXDGphpXt+T7aCM8R1
SRIs/2euBWSDo2DE6Hp74XkzD3tNxO9jM32jI+DOqIAER/tnh7n3zKl18f3DFEsIravbRZLTplYw
JwPhC7L2VC5z7PabcrTmn80qD+bGo3pr1ZcJXMZ4h32DLqNYlemPE3DJcqUMH5YIwDNY65NZVOM4
+kbg6oLxmqMTK/tpjGEruBZ1BVhjDQ4nIDvmVOHb2LX0d3tfRKIQJBcAanyps35i5AK7H1BSbZ6D
iX7+n8+OTP3wJh05NzZZdkxfriCMSH5TN8N4yZIgmJ0ANyml4Oyhk0P18dlndb4GnUBN1IYuYF+R
yCv9QNrgkb5SUnbIcvTAKpoQX/uTQXPLL/1YLpfNbeUJzI8qhXLMghTYzVno1A+N5DJlWw7YG+fX
bxLNTeXAOfUhQj4OxEILdv6SORlgFsRKCTvCs3TT3jy6pEKC98d5qfepHvNSrTQx2F2xUi8nWJ2n
8tZ6hproGjLLUQVjKwOLKep/EXxty24b2TGYxHYt78vxQLFdEg+Z1c61Jazam2KTHkmqbzke7O+q
RgZ1vWwzo0lm1Fgen+/bJOZQC9R0xd0KNEXHQkJqBPaJs0l4Lthdjy0tkUlgg5x2pkOFAuAIPOfR
WZUXtpj7fSp/8pt0F8konyVzOQOAwFVzERIzUtGC3i0O6crpEApXryhxC8hha7+J2cIpiYEnK7Ng
uiOTEshy1y3rsUetCyNB+WPRCSCGJNSS8NUYR0jyYrQwQhnvLIHPPG+4jyrmbx5IUwHjDU+8W8eu
+CbNqhAVO7YDMkJeiWbf391NNCsSM/gSzZM7DVgjwlYPzGep5xju4JZe2HoaKTU4rGjaOnJUPg9A
5IwlyG374tHZasGrGFCFNoUc3EAjh17myrVUzZ0CgFIbHTIb4jqeLcOb2y3y51E4E4GBUBqlzfEK
MOJWPCTo97azbqz7Xv/RfpJdXyBevZb2v0oBSKczuZCLDwEq1zLx6Uh5rDDpL2f8bYbvJyN3AFTv
vNEbkSWb74CyoRaB42xoecquBN1aQacDa/ZMJOg/cWamL6d0wBqBuwO0ni4FaBQktgjMS7i9uSHU
mnwK6B48VXedwd7s3n4iZq7TI7G8hV5MB/UOWUMqRpDB1NSwI0WRsLzT8X2UHODITmTcCX4+bpf5
bKcDDgBywgxoa6jol005+RqIH8JnhflcTCh0AiQ/mvFD1dZn6dTHD+rujmxco5sKk5nXT1SGhGGM
7kanRAKU8Hu5kCrRNK2kYM6DzpGRuDP202qkYthzMF/ouSlaA1XJIiuFdsdk9x4kny8WAWejnI2R
growgANIu/bDua0DPqrVEQlkqvWXLBzKYzgb3J3UkQptP1Nc+R1wCf942vnnW1IV+xRT6+e6vgts
t/DXKO71LwyaVuE/mjAtJJlnZWjucqgEjwzlSk8iPk8yBax1XayYdf3WAIMKhVSiAM5V4/PqKnKF
+nOA3rh9NBpNzKNLs9WSrzt7msuazsLF0wtmmZyZIDUJX0B0tFuaikGagIUrZxgNC13Jix5b3BUm
fhYMoiikqdChk4vXwhH63slbbMj1I1IVIxx8hDK0Mraf2wGSGQ2CAi5NGZenCXqtpML0oDYs54Ja
L6xY0ePl1OL5a5szWC+dAZR3IiPWRz0lI5tcdz/F1O3C6N6UPGw4mi2AFhYQorTV4bKOlVtE5erK
PYgr708YiQ+pSKV12/4Kc9Bg6CcUvEDpD6bevfs6Nl7jjxwmyNFLFk8dCUrH49wAjBGxga/ULyy5
3Xix5e66DXPQ0j/eEOxHdC1gqwBLBwEJ2NQcSmTFMUVHDlLALP53Sf0QPR1qAaTYiegevS8p53w3
ajv3eOu/ADE3ApeY4byTonOgWLcvqQJ1Kvpr2m/e2qHOaaHNY/Z6iM0xWVSsLoAVLlxgiEceYYvn
608mBZ+0twm1eGSNit2watdEtba/GNpPKomJ3phF4NIGZuMTeFkmTtjm29IpoRzy5ss8H0l1LQEM
7LAOIG41yrLrPhtKL4eHEco/r+Qtu/hWLtwOwNO/NpZzGPYjA4PW2dt4RU+Tj4nCX9cFGZMf/YDH
yuj17UPXXvsIF028S7o67SeXk5FXd9zFli8omxhF/4cCNcKV/ycAV5ZmmFh80JfPh7szD0nvSKJB
mhgVNi64CPuyTV3lothnq02KDLblCAxyQVj1G1EO3rS+z+QbMTldCYXSpQRI8KxfnJiWvJGvblVT
jI42wT3zr5AhVK5behTf1A+Qho3UD0cquOR2RMhHwTwZa0DZBxjfTd7vbWqlFJaJ5cpU3AnISFfO
9wB+v/uGZ8jqU1LeCErjgBIlRWfkN8LXG9cQzY6rtf0gSbbLXSV+uaNIA0OegGoSwWqG6Oav1bRN
FrAnl0vnWIX3WkY5EA627PLtA2aAvpZcrzHajlTsI/qnT4ypV/rnQOZjxyacWqrleIreizNcEe8O
nEYHnGDVcS0IqeiFpiBDeNWAZCsRv5HGDEQ8koHGKJRHGjzFDqY/c+T24dpx7fbIywiiV8arjy/B
KbhGMh1uXZTryMbaIF5Cx9QGaJd6o1/c4f8tyS9H2rbGhY1IQDiG0vFKrVKGC0iIifmD4QIFRxTt
ee2ZLxPWLUM9/rmcUTOBJXu5eI+ODLVCjzc9jwmEsbB88RZdpluc4LAlIlaHYes+OHxirF0QKSXL
FxpMZmcRa5MI3m9Mqd0Ma59QHaWKaB9NW7veK20dl755y3aRKvAfARH7PEu24vhlJyKCzPyxXhv9
/DveWPGImoR5J/ILHg1wlCnEXiJdpx2s6jnRWo7ymhKMlrcUR3w/l46N9/8ICqR+j1yjWIQ7mcXs
g2isFbei7X6u0LfwGlHVb+pgCtEpYfoRZxnage+bJK//jKFFwSRe3JP8Jg4uR9zD1o9cpT0IUDYq
l54SO4JwS5X6KNJyGbaHo/0V+yDvWDB8ewEFc9K/smgQRrGU49APljsWRo5SqGDTyCnzNODTwsaZ
kfM5xhUM0ziXKGDgITQXOBdLuKsxny2lO3jwmpr3H63jGp2TW0voVMrQTcKG8QGnrVV3ZdqlxtAn
/gtr1OOxHkaypLHiE+vOjzmQTM7WZssnnHcop2qemAIktSpYSCPTVZSGagFIG8NOwS+M7hCAqi2y
Be5oGb6F+wx/DUSt02rBGpA7/pTqcoCysOb+MPOJvGHdNx3HyMqPep4iqqr71A1j2dYtT/EcFr9N
hhgdpsAm5EA6XC/5pxjiQyH1hCoCqBnuqDoDdcUNF8d5LsmKJ0D9fi3DATpp7y0vOH9D62ZsMp95
5L0Zl4iOTh8nO2CNmSShwORz8+e5y863cjIHFbFpsYjDYEFcNMSHlJBSBuwgTK/Vjc3Uqt4I+Adx
HJXOD/9swkxlA6Db28u5otQa6mMGUIDTVCWrTHpRwiDWrsSzKhQTKVeUPOViXn9RYnyy8DXAdwME
+XDnO2WWrGrSTubX6NSC/PkrZ0ae6NExk88rSX4gLPy30a0cgWg9Ob8pkgZvpVxo6N4lEgc9jqU2
Rz2g/K0mPava2WNWu30f7nv97E1CVw/h81nABTWJysY47QDPYh5rbMvRJ8Qz6e5K9H7rsTwzFNFi
LEA9rX1qC3fIo8bVHS61BuCCDTEAbVz4MEvuuS0XY99swIvwx5bXg4bxbwYD/IPH8DgSHvzGR7mU
E3QyLoZj1uiSJaQuFUwzmsbaK0HwOQPng36SChFZP3sq9ZdzcuIsl6QKK1ZGPP/hjRxe2ybWP7mv
0lL67CdrAqP23QBFq5/z8S4UUWinhoOTUm6+RfM7AqBmzPAWuPos/gs0SnHwy9YrNVkbyTsR28SW
wLUejAomqJtiy3INrMoWgJ7wQmyGgiSBG8ReJa1G1Q7+6FM2WXmn5t58Yb2IOvPcTbfO5jFIu02x
XGN/oDvNxZbupPLw/ME+jfO5sRxw/fLJkz4kLSvfSgN7lQ+8E/Bibum08nJ6evFJndy/O85AcNq3
KuUblLAvU4AiVne75LMmrbB7sDJa5AaGUJO49IHQz27hl3bL5ogP/+qvvmyOxS+1Hmoi2zm007JK
Hl/Xe8bzy79gRed2tpE9X//+ZtbT3JxGMCrqy6jQvhTuwRw/+322llp/n3UtUaUT7t5VnB2OnrbT
T2l4aoCiDxSMJlBzCF0eJQ6fCAukLpmvvmb0XNC/UFBruYN2sFZLYJune0q+Ag3gOILaMFY6zNoK
UwsZ0OTpGkof3c/GulUacgX939g6fqc0sJge3FeybT/UsDu9Y2ajzGtwX+O6E1Ef4Jrl8947ct+g
yzK1hXo2/4pXdMZMKOp0ob9BCKxEW0Q5CmVnY85nfNVk8ztE3fH1WFOoM2Pun1Fp1vlto1Hch+5w
38dLHKySyc0pO2klaeGm9ftNuv+/tQ7Y8yRzq5VUJz6cmxzWmSojcsFzx2td6m/YjD67Lw6XzKrt
Ms/M2v8/mpxifbLoaf7BYiXot+liSBZ6K9pcKmsDqhIaVnN7zeeNsQlLLgr/kiTFDbNv056RKmfF
fg7maUAXFhQDOZHFL7uLS1vYdKjssVB20o+cUMkOJCqU3ApaIHILeFXQacnR2DwMRSNblHW7X+Nu
gf+fyT73sB3AxNYmsaxpEX/nTh4B9ipy5b2cchjR8zPpHYgO+nvcBXcNN7J1Hf9fp5wnPpT6le1o
QigZUjsKcFBry/E1Q6eZ6rGr97+puWtXFQI82TV3+h8hU6GZYmy6OIleoVacfn/IRPcz8+PlMaeg
oZ2Tm5tFRSzOPLOoMDLOjrKTNFdH96ukb7oPzAmZxBkH9fOW4vFHghvcmcdOn/7zl6QaO0/R9MxM
2E7x8twVQEJLGeu1UUSyarqlFp8X3VPay766kADLY/t8uQwDZf4sbxb9yWPUBpwS2RzkxHbTNWXg
JBTNX0UQ3NU2/83R5sSDmfObxdww+nu7JF09XFAxNk/RdAWF33vGH8AGazjcf5atm/tBfm8j75Me
ARqMpZjiszf7YwkTafib1sX+G7X+NLqfMbbCAkqerH843APApDVqZMER9sNQ+B81WTRVgeEqCBhJ
ahaJZKWb4KdkbGDAvN/YN2pDkotieGLXUi2sMazCSPc6L9XXa2BRAmkFYG53oPp+H/5/krNiKoJ+
WCSZJxQrjdijrMrOXvMU3706oke0gcrehxYaeQw6/9GSrlXk0hVHCBlEb2PoeSnMTGdK0cwYysmA
z4rSdZ1ggfe1pbFiHdowcxmyiFi2eecwGlnIYzjMmpOk8QhYV50G3X/95QnJABvZuei5oOUDQO8C
Fs2YSCKwCP12wM3rQm9tkeBJVzKq129btJGR6LUt07+ovAtBcOTDFFZFINBaijPGhIr4jO2vHFut
d9eUeNgnl0Y3s6ynrSDZT6HCDMrs1poeHMcnyx/QC2t0dd3XKdJtbkKVRWjyqxRzRCrMPjR68a8i
SwzscBE2EahT/8aTatUMJXd+NjLTErtVaYn/Xy9NKphoG7pxTh+tUgfo+ZRjwIrkfqHUXbyePP40
70XQSyG0rQcaAv5N30WVlH/N2Cj7CI6MWXOCbM90sqAbd02q4jLJCL1BYYPExQHMA/lUje0mJQ2q
Tm10yDlYoo4/pQNHwm78bEDkMdsLEBLikceO60rbOB0MWI18f2MAOFN37ItBEJ1BMMVDJDjHKqAS
+O7ZnQNwUc6F2/GNjxSbX1iNVAbxiNl0jXtKHEtxwLbTt+xYx7TX6+I+1/uRsRvnlLonqaDr3/ZS
9+tDtgAy6PDuAdlMbX/kOEG0txRbl4xcSkbFU1mX0GtkoXuZPf/AIUmYtMf7jYfNzdJhkGm4edvs
mA6HYVCx9eUDtNufF2A6HX/uZF4/U9sPwDYAr9rGHyEBImtLqRjncdjmYJGvS1KcSmfUcClOGhvb
LaJ8Vps/pRJcOPoDnj7dnheOMnItWQVxlKiXzbtMN94U5A/g0rVFPm6aXFHj7VRIjw51znM+qzsf
iOqz2tQt/psEc9/0WJ/1LI5KPZd625JemOLk09PzcByxuLO+U5zpkCECAiyyjageX+eKzecIDbzW
WB2CU6i2j4QOVpg43FihVICQXh8pwYfKLnjusOuXTv+NuZdLR3JMb0q1XkVvoLEGWVpQFIKSdQaY
fi+SRHxOe/xzRhFMEywrEa9ov7PXQR7QQVERCsZCjxI0ydCF8t55Khm11LiCkYb2FMYBSDm1d/6M
7barkybTAnfvCRdIl0IhKEA+BCngp6IAoO46NJdmf/oN4s06n8Sd+2gDPWYwFk9a1/J9dIbw75XW
+TtXGYljJTmAbev1zvT9/3/bZTcu5t4tsuyqh0/5VfYlDtQoyD+tzqy1ZYTuirkcnk1ibuv2HDaL
obDcGYIlrNTePAiP16iPrQ4GqNDZH018/PnzuzXLCZnx8kyPd1+6MNpwHQXiyKQxq4a0BeaGzMpE
Ozxq7rsjUaIPtyhaAEL+4bGqxb1MSCqDYctD2LaVXp9DhDz0PUg/Qbrmgj2jUjsXG6K/vNgtcVgg
gZzbnPV4V9SVmoVGPsoYS8vIs+W90GcolNIH52nZj5z+NVZbghjxq2ti0UeqpoxpMY2QNtfjwuBG
XDy+XZM0HlwRNarHCB5Cff8zeVaDFjP+oewtW9XBs7zQiUWVz30++AVtaOEPp3sDb8KVyRQRA+m9
TygrK5MufIC8ED2ewYRcDtfdq+9U7afO11YGYNUWwLSyUcQmVi+RhCXDKXArlom47iqnJb42Jmb9
PgRMAr1WHpyRdBlgq4JHcOqg14WDRxu0IUABZzpMlP2GLovQnu/H8S5JJtq/5tp2xLZAFY3qSxWb
QdlOEZLlx1TkekpmCekiOP5SIa/8NCRb/3FqoLCPo6nQ+4KgNw/Ph3ZiDRg0Q79VQvYWPYm7lv50
MEVCjgad1RW27F9w4M0JFKkm/EyuwpwXYyUCcDJ5IVX56yDXpUS9ILKVP9qWIL+ueY35uxFfajYH
FsuWFDqHfnm3aq5GB6xqhr6rAzxncRE1RcH/QX/Ph2GpIIvLkY+N1tlR9DOSl+S6R4wQPkGccx/6
pSagwaQey8YDpiuFb8N3KIpy9uvyAshZ/DEv9/0yRBTjsaTi0TYL/Fcd0HIO5hMsYRv60yf6xWMW
x5zWbzDShfSc6cVGqxiPrNxsllGqf//MR6gC7UD3tlVl+MGd/PUol5owYpB3JacMM9P4R0Iq+eF9
+KNoovZX5NL29o0zJV9J3RpAKnNkAeD7KFAEzUarsC9xtA5ufxkGVl4E/gSIQoE3t7c4bnnJ/Fny
YY8/2POYo4qLvmSBWZwA7VOon1Ghe+cloYC/fNd5UEF9fr78GXGBpeBkaOMjPSolIdvDNemeuqSD
H0wDP5XhNG0IctnHTPhIV3uACz2+l/5YAFrc3RjyKinUhkDQjSbwsDEv+ZEfizY3P1GExh/ALqYH
cGoGwtHfqtvRmGWT4wsAKvvpcfTd1ivDkjeBDJpxd5+dOjcZTEEF3meOrqEGQkEGmuxLNlOEqkP4
RtcXtE4B9lrUH3ELi6go5YWvKe1IEkfOva2Ki+RqfrgsPjZCCXkoO5QnhXkH2A/x5sdt2n77imv8
g2Vv1kOhOhNvp53likAknVk0FzKAbVcu66ZOyvqV9di8WyqfqmZu/Sh9ZQdxVeTanWGFpMu1wjOm
jbQjMvG11OR6lTaafkzZhs11N5AFXZSW/XIHBJBl00/6kdskQyZmHjvqydQiNDDRo0P0eRN3khZv
yAHD0X2ZsnpUtQ3y/ahdK14s7jLfGW7oFii1UoXXvLnUtNRjEQBSvOCG+XZyLokI4xXuZU9Z4KrK
WaiJwaxZu+bBFnQpTkT5uWama7PF0WIMJG9QwqjpOXsjgyBTxvGjhIOinh4mGnCD/73aH5Oo+IqH
HYyTLuMn3MLn+fTSu78Bs+HxWM2cp7LJMeBeqBRPta6Nzomax1bc0PYeWHI17RSwlXvZW8HOlA6Q
7iVB29KtbiAEOGyyUtMEP9KUMD/1Vcloq4KzuNc8Ln/74s/IaaNH/n7jsnJKr7ZsT4MvdB0OIOZ9
u6EF0h1d7Yqt9RKxFM5ROQiJM5ewgMQNDva+7jMpMGuXgdSXHuCHQitX9JNeJ+aqVYdnfY54Y5nS
g34DQyXNxYX+oa8NWpjD3SuCeVarReqMaWjRJ1+KoFisqp4+YoK1nKPtzAlx8fac3Fs1MA+eOIxz
9Tf2flreqdIFoa2F/5yw3v4wpvSOk19KtS/5gSk6BNqVt25l5shAB3VVIp8z+9v6bYRUMyDHooO1
UG/wUJAWxa7nN4m8H26CWNyNeR2JJ+kmpCvJc70ohXgkDB/w02exv5HlJYVXtOIvZ2+JWCu7m73p
MGmg4tMiARixR5619QZkNiXbU3ePSAcRBOe937B8O5OLZ5WPKOrcPzQ7R8BgKQjtPbxZUpC158yz
F8ZqG4R2+QqEnDKU3GxMOIQS7is4A37xDKj2rqz+t6/lEbmgm3LLY6kgxAflGqLz/rE/3kQohtSv
/l0MIYEEsn6KwiX1zxyy+DJRvkL0caCTQxrHaPi+6/pzhM1SkI7BgcX6NX3HJOmBCBZqAtvQ9xgh
jnc1MRTexvUtoxsUEpknzzIxFnoBaBmZ69naPcrBhZyIYzk7fLtRHxP47gPpi6vluvcC6LuCn/DI
BE72xu+s7R91HppqB/gRqJjgBc+hbFzhI7aTmWoS6N7qX+NaSKvwkd2OYJrFmwP7ohkCyscUlstl
au1PPxWyWCDSgR9swqQsXB2HCScfv081jdkO3ryGpUcFyQbS9ROPCGvbUTRbmVkqx+iQWYf/icBC
qrBRJ5pZQ5sARb94HizQlbEwmMTyyzBX5IAnjRXbNruwszfWUSnRfWN2NaKHXvuIQlwbbqbAEKEm
2Lg1IKpqtDBobKd32CcrKx/LchQnTNgf1Cea3VYMxCpuzShTZatoagr2GqBN2SaXg5sfL0GYr8/b
WzMHYjBJJKTu8V4eTxF9wd6XmS2FPbmHXwYCEB/oAWVj3Y6cJ65PZpi2gBdDfdw92a44i+nQ0K8p
eMBnYyLQ9JHKaXDLoBvbwhotyYSRl9vm26MHv9K3d1h9lCE3s8N7GI5fjsNGKR2gx9G5NpUNIm6N
Y5Dzy23qvgu1IkvUu92niMxsk6ihkfdgKlkdZlHeBDouwEuQSYAu5HemWvWVrr5oRMyDSlha+neb
PhLzg8bdX61fRmS1r8kdqnXejps27qOiGrzCo2/ZYwHUphCHnVRbtKZ6s5EK3uYNYMQcsVXzG8An
Vs7px4bcolIr77K5V2OaRrZOSukcN1TtyU7T3Y8feV8JP3MmZQTQ8RyZ/9BPCZ8HYRguuE0dkGgS
uXGBMO0/CKXuIJX02mljOPlck4wjsIb9ePqw91DQNrSluZUOxzChdhcNzXUp5lZaYj/IjoRRfY2x
KA9j6NUanDXossTWzH+JfnB4f0BQAH3RCTX3htsq4x3/d9holsJ36Ha1YigIwaZ7R5sTx/BlwRx+
vrjLjpMaKm7OKeF+PPUK4WZPVbLZGHxsb/VN51a0ks9lxAoDUC4cf8hSWoyeH9V8J3wHfO+UBH2V
ipivC+sQ5fFN0ZRmNiS1Q6YXO8aFovfN/H/gFvi7xHfyisnMSgjGknfz1tBlvaZROqYmr9cY0sFB
/Q693f0a4FJSwTCXfm19hgIgj1E55zr9Xre6ZGpBq/IVi0vlvY5tvyWOsihI+gjh+a4+BXZ7tMKo
kL1XRG45gFP45fJrvcWUH+aK35OPqlIW/lvqOe2A7xe9xpszL5JdfgtO9CgAEYZMskE05u7YrZXS
Zyrg6jDiPZGmJWBIrkCPGpJQYLnP5bC7uXOeFkH+ep6IwLZS9WGy0a/nV0/ZcHm1wkbX1GN4Ff0Y
nHp0/zMfgwJEDtlG0Qt5A+f/+w1rJm8oezN74hko7gSkUtMWI+sTTdlck7OZf9wR9b0HIHWtODMQ
1JUeLJeRPhA8pExVEy7+UsPP7vDu+89vjG56XF48yVXZtpQDVWLPj/P8h0nBGvRg5Cw7oSoQbgnn
YWlVrURybs7UfCSK9aqyM5NLucrc31d7sKQngCc1+5CwPmfToYvecDeRUDkBoYfM4UqsOE02gONm
/v+d3AQ3gtCkSU5qvZwr/yQtT4mlKxZw8rrViX9nNUuc6fxRVdA5N201wE6Cbl7L9Ik79x70t90q
U30idqjZLH9RVYZTtuu6YJOumpQqCKbS8wV3F2P3LE67dunJbkYva/T/1g9KwYhZTS8B05Ehl6rA
FUWESENdbizaJ6mH2JDWUN6rJMw+sl3doJl85ymDpm1TPvZW/GeRygbmmyTfOPbqncIf+d2Ky54e
zhKu+y/OiBhtrmSOOvr/MeWpCkNPxGAwEeW/hJp3tAt7Buz/URJR2uuO9BVvqRTXIY9y4ohHoor3
xrXPdP4zC0kUN+kM9E8coGyrJEZQLRnBkbjleU9ANvDvoLDJMUDMbJ4uBjL7PeSF2JziGAwoYY/T
q807fqCAUZlK92OZbk3+VusZ/1d5TmjStrpVRsu4y4ENchtF9XU5R39YhlFj5X44usbZzekJIHPn
r3q2u4CZ8zlF/z9KcLDSUqKDxxj8dZkmBtWX6tPXgUEXTcTUvg73spAiYom7jC499QY9vejcM01E
TgThIsj8TH9OhVtNg8CjCtJ4I5t7E6hbq7LB5mp6VzVhEM87DB2rBvqcWGSvO018s82yoYcSfVxj
npPfGjBPg4nWXTD1nwn+bKscJqxB+WOA96Ewnn9YJ91ALzhg7jSWT8ghqRqjINN3S7ut2JUZXIU0
LYnS6S+y7Xvr09J6zjKUI93y0DsuRscf+A+Bn0MAe538/Py65CTUV/mfe77rLX8NUHiaZpN0tcHm
aN8DYWKyGX0Vo4RGF+rguE/q4Aae75Q4YFnQeK+GZgc5tb8q4pK3Wbv6ang7iT/K6MfIXF7D7rhr
oNrf+6KviDwO4BsHsVEMCRXQRMMa+1SC8QKEu6UiN5yHLNVXiIfk8IOooH4PmLxjNbWi2I+4ljZ9
IEUx0xr5OcytLFzt2mG6xpfa9qO7o5EW9cuHrWb2/uKdJzTd41xhkPb1zCuFiO/kvbQgQDhTYZeA
iIRGSwUXYTNyM3Ak4CGpC5sg1e1mxpxeIXdUZlb/MVC2NTHLXrjiarSGl9S8S3YNJmrKOQ93xAun
QaJK2gEbuTSIvzZUS8FSaAoDxyu0RaA7aCNPVHNgDTeGtssyOSDo5fMm/Aw5+cbdaFWLsJXX6LmW
2pks9oNYhLDUZ/r8Xf7ytt22FVvjBXAPy8JTKT86LN9rLjyw8zkDUgZKx0bQVRytbUYkaVB73Wcm
6MHudv+t0ySJDynywuj+83HFd05EIFR84xsxnvJQWP/ffKo1iM6cYDwfjfl84g5jvrcLq0Q+CUI4
aXSImwX9+X1Ojdu2KGyKIKgUmcMndFDRrSyHqlNraLBY6F7Wwuys7+re030fUF5jseLoPohM5jz7
S+9bB2nJELrSDWcWkt6SVgG+4Lsmt38qLs0SqxHHXX2eyjQH1T9rr2RTaLs0gcEDXB7BboqXadjr
gzMcaXalyRzvWtMocFybrE3q2QV3AqSd/WBG6xdGa90WwhQF49W9fd7mDPjf0yto1aUkdRkvDHXB
B7K4bBG67cqkQIjwnvm1el/B4Vwoj+aIQEKboBOWpO7wH36c/IAnIBvU4xTcR8Fw8MN+wDvi/NNP
6ZcL24z7n077/CgSjH+qDzN3sUllOZA+/P++rujLzykP9Rsvs2yDgL971DEOrXM3tyIpNKI9kDEz
lbxwgze0d2ZcIxWU/JuDiRAVsPi82Cn/qsapYIakjcNWwjFQauLgrbVxBxOB0VR3LJ/zZwARj4lA
X/0dqQv2Ao+7JGvf4V0SAMOYu0ex+hc2SkXp6HGpsgWltW0MkXzbHN9fbz9Um7YWli8akkLtriJD
yX1BRLWejXXbWueUMCwsil4EyICfB5PK4PQLVADFnewMnPu4bTlQp8ybNf0j35asAXXb/2UAjz9k
iJZiorRL1UbKBc0uvT0hmj1IsoDkWWkWuKWFLGqExoQjodR92nvIFZLbfF+NAMz3sCXoJ+c9GOXR
lvKtVP6co8QZSyS1q6KIWdJptxKwiaxry3J1YT1BbSsIzu0aTn532MFYuJ9ep0T6L96FKNWX8bQ+
fCw9o5QaGN/YmResZizWnXnmTmqzadcFf+Ell/Z6pTO86keQxEPY6IWb825ioUOhBeIlbZty8MpW
YpuvrHm/Z1P93tf0dXrgqlSwqEbEEZINuof5nbN5VzIVx1PORvkisjyvbnq5tfbQXLly7MwK2nse
ZH0wrWClhCTNV46wupry6+lcltNO6brloWIj9Vidv7MmUjwOgPfMgEu1ajkQstQIFEEI5WlVig09
RQu+n2t66v2SnjIQajT6/hM1qyxKMKH/Vtue6KEPQ8/FNLnSghajfPIk5u5lU5wBwP0RKkH5E5d0
MM/d0R8N8orHc34z/w8XgOds1nL0FaQgs2adqORkW9avDFvZfokRH1ocR1ck0NeQrE5lKY+h/Pcw
2gIohrP1duKcYkSwZiBlewGsj/vh/nvuXcXSYhAEZeEAWO98+2pNYq2ry+hd/LCRhAtjh7TrZmpY
ilTA4t0kHqiQXwRlm2CpZ4x7zffe9KJE8OoOpbnU1hY5XMongG0vXqJWyzG99eXg6xwOmpFPL/Vs
HRuhdYdOMrKV8a8xZxznipC2KNi3+Nl/DQdMOUrY7Mku+FLrEISoc40W8TrUOvcqmU44+HydmGSH
lkjdxTrQfV8Zl0q4HPngYmLHWIS0u83cU6riCUe6HWXodoK/jqEnPZX9LkZyFWLSVIqWDzdPmyFY
XZPLJt8aQQtFDUQ+kmEdsq66TwsieyXF50InCRQNV7DjL7Bdf3BOmfZiwakeK3V+gqKhRLI1JUKw
DX2qgLWNTIFdZw67RprQ+pKK9ZmmSNkaXl4Tm/GDxzaAr7+edJ9nUW1uqN7dpBrw6kSfTFpsCbno
kGw9Sk+dJzBWdqUVPr0Hz/EwBXjVlbme1P1siiDnZ6x94e4je+Eg6Q7k6ACoskHmfIEwarkLsHFA
FdPFYPWLhIbnVivbLHrn1k22IwGHfaA1WGAEXYaSuUSzTsFXccCogFxbeZVCaDp4Y9AfUssE1vEM
lOIzGuDs5cKWo0XJDdJYyifLzkqrmurFJVzvdq7e1DMVE96p4TOtl/t9otpa+gS3i8QcMuKIUeKl
GMMTGJQcrkWIPPlD6YYaYClF40IeKG8f64WY3wuwnvpLQl1ZX6jBE24YCgzrNwraNYZaz96vl0pN
w/fzwnR4D/JM7rXhkFtzRyDCt8is13WM6+5o0PS7Ov/iMwBUa5UYnARQ+CmPHS48gJbtWe+fUbSQ
82zZI74BnSgJEynnN9GSQnNmcFzbCmg+eSprhXl85Z0JtUr29+FcF7rYYeswHuLyQeaqwDylNBz3
8WzJM3cKFRv54H5FCFVQahQN5p1mv8czXuM621XoGh4U7om7JcUnG2W198lEVWqss0aZMUeuKi8L
OmIQHRKy9Ad/J5KgIcX2aFl16qCvsh30jHrU3EbQDlJIc8tYO/OenDznf+PVXp/WsFdS7YAuOGca
gwrrWahStilybJnoDZTlPYQSVfTqBnjPotodEF8Qxpj6TCb7ev/XRMEpNIFo8L6E0/ceBT5YpUaq
cf7r5roe4aUeP08uXqUbUGgX3+lZbTtOVmpSAPpKTPFMWRHmmcDDAGiuH5QkZDQYQscsb/c2y31T
Pe3CB8oyqcNHrtPJgbISARVM5OOzPFOXCNupqNuX2zpTA5SlXTZY9JAWGFoC7QTm+xDlxn6+nU7Z
L4Xx9zaJVPcu1myywENL0V5SzXqiPglf4HqhPuv4dJp+i16mQjn4PZXbxSN84NME018/qLx5dE+R
bkn11paB/uDTQtjCsDUVgZvuAKNSNify+K78I7EBkNZ55virC0gnzRHIQpYCs0c/kYMiDTHqIh9z
N83r9cd1AgoOZbsAFpu5iAWUdDoATsKpGbry+WrrnwO2v6Cepmn9l9BDIBW6vqJf874oX9pYwJTd
NqfqqN198kbjA9Zk+aQeEiBYLIJx4wPWZ486bg0o6zIao7aMi6ZJHREyeGUO+BfT12QBYMomWSsS
D6W/O0tI05scW9gyv4+uy8MAMxuVb34J+wrBhBaNhLd/FUtBHEQ6otltL0DApQWNHMgxrG5ZfmP3
1oeVYtK7jE5qBRwxG0KxSvw+cHW/hLWkbsyg4IsV85UkQgdzUELLM6dFM49rBYiSX47vxIYVueig
xhipXDRTIA2CLHkIMYhjlSAhz9YHdidF55b6T3WmPEgPkRK1/zI0jnFn+pGj28R2Uoq4tAi624nI
hFJtujnDNWwT55i+jlS7KZUr9agvGjUWQLdc1K/tA9na0MmQVfLvn//qIiRo5c9WIXAgPo+YXoIV
KwPHadFHE15McKZnShyE3QaOZU5qs7kzbeJKGPO4nkyjJnaMg5jgHtTjoK969PfBsjw5n6SDY6nD
Kb/d3SwKowY6NSXBi7zcgkVT50FJQb3+hYqhGnmXZhHfsCfwDxg68HPrto3kfEk3PZGhiid3J/Qu
H0jcq0mHaCg+qogAX+mStrr42vY2NMXPonZX/tbdhl2FIHB74z1ZbsJHf1McA940xWCnO1oiuLFM
f1MAwTii85/vtaANPQ6C1OYDcmyWYNEQyaWNn+uzgH+CDO/1GLwQrVJvVo48+jh3zwDqzYcvy+mO
q+U/x3demRPjXNMvvgaIJXwFfmrei6Yc0+82cbbOJxtanKzWNog2tOLDGzzy4XXR3bkXBdLiOMT9
cMYEKoQ1+CUH4QqQSnC6fqkTeELa8DVjz/XCu4Axnf5lrBACwMznDg3FrzBnvwDIbd6qBcfWjbKo
dPO7N6ccqYnIKGm9D3ziz1GGD4YUMci3s7JeAtAILPiG77HM4mFLx9WFRttRn/5RI1vC+3scwIV7
b69IHn4Z78Wh8KfYSMNubWv4xRHyAlddLwpWvH260wEmfSgKcp3+ezlBefRQzElceibqn7oCVuPc
eGN0sYpb6nxyUNyhNZWsFdUqhvw/7Nky/804Mb5BFjL8cJk62gPoMxWCiBEcXmZD7Sdq5v/jFhEM
tmkZw88vt701SZoDb3xQ2HspmG2dA04+6NRm0yPq1SU+5tL1c+PQltlT5CCMk3F4plLpl4PygwVh
hdrqmsTB5i3goD0+QaFrOGnp3u6JAq5bBWdzIi1m7EPVG1Bf9OimQ7I+veyrRRVz9K44hEZyDBUS
gkq3rZyuGcqTKf+TONfS2aWIUANvvt8JziWGrBrkCP5ULFmt0Zo/MkpTo7je/MPHytihiZwLtQ0q
YLZz4PuK13SqE10LYduE5LRiJ+EsTHTLPOXver31/0oP3/ZUxdZgJUD3biNyJuBXQ/ROk4BfGwrk
/q2GjcUkfNBrd7wCoMWR1/C9Z8GieR5P68hmmvYzokF/6Q/FL9IcuSPAKRRM5yJ4GzbdJPswyKqO
2LqCpKa1JVLewwx4mJ64hUEERv9ZX2mh7L5v96MEVLcs3Z4LA7i2EfMr2jUi5ceFmN1/xkyofVE4
ll6AcDiQ8FkbDvwmFpeHLjvb0sFcUnAvim3o03W+qhmrKwaWDM344SGNO0RTYcYyI4XedsizAs9S
trt6+mHjTf+voprBBuw97mvaC0L9x6UOowrTgXrvX1mABQBTepYPSdXd1k7cIQ6FMORpg0kt6Qm5
tgfh/BCrNx9e06vymEGhA+Vnw/cslvnYFT0W8OgwpIWmZUDQxOumxsUjkT0BudJ1N3OuqYI5R09S
THCNpns/pOwlxAuGEBCfy40/DUz8DjEMQ1iYGfMKzKF8DcRYXYlAV1K/Oj8QV68shRUYdiJ9k+0B
HkBHbqwQDRx8NVW6PSt08Ze22nOwMorOBIsyj6UF4qYyCqhGO5CmRDYDSR7e8OeGgcTuI2de90kn
rDv4A8G2bahRx1VftcNRgDr2bvlWT+Nfhj/1sQZfZgiOVpTiSjIiOLNA0xVvrvnkn2TSuTU0RSPh
naKHlKIaG1TvcQ0AbJlQapuo0uxO4bIMuJliMu4w3HhC+vb3jUNQbvu0pBM1stiqosA04luuISrb
7jDnzRP8Wybd6nU4diZfWMn+sXfVKkcgKbIqo/0X2SIvsQOw8hCxOKTHrIUXgHkW7bzm+mQ1Z+55
4AvwU5SVyP53mLnZ/aT02cyvrkwM5mLugKWr604AeQQ5r7n+yuat4NONjlBqeg0D14KuEDY8DKdp
MCNZdPemupZPsDm2cJrOi6h5vTLZywIvXGtgKWdDkNizBm+7NAkfSAEJ38xWIIrdICeLXnI3Einm
ib/889yZi95miQc6bD06qNapEcCDVjwNXlum6U/mtfvAzZdezD/4e+NOaMdldJKV1zHpqHCYHQ3E
YrBVDespz8VvCMxBpwS4O4vwM4/9B1HObqc9S+gcrnRWgwoB5cT5l46mNAIj3zZ7LwKriGVnOIC7
hEgAmdrwDGpreZotPH+u3mnlPoiOYe/0wr2Eax8Cs+XmwrMuFEWH1suFNEy/3ZzMdEYSzBB1W7ao
nJxeh3xxWyQBE3IFr16o7R1vOirCAEtlUE+t3DJEMtzlc4NIIToH7kUpU/8z5/E3SRwkH5eUFMJt
22Wj+q8Ib1nhVpyekdbICeWENXRWd0yzPGFMaP9WbpyKDYJo3as++fqyj2Z8gytBYB20PlcQ8p0L
M3VOO5IkjEDdMYXa3g4P94xGjkCHzx7KJQ1PNDnvYulCjokneVbvvsYPKtE4oNZkxx0hnb8bP1hk
8K3pjjCuaMtFxIOeHaKjjPSHH1E/GYmrCJg791C7qBOeNJX+Tu450CF29ANwzco1zunp+W+iRhCl
feg8aL2L9GhCwEJU2EQvmjzrlOEsY4mA77Iy/O9LFk+ARoBOxurF+89rRRGnZbKQe/ENsR/Ix1cj
oESuueePMDqawWHzj8WlTrplmn6+XtBIOGkjEWOCAApaz2zTvAAsmqBZUWi5aemLHPKoA/kDX1Q0
/5ML9xnTHg3V6j1FuvHJWFEyYV4RfgnZxDPMI2zyXbrED0RwwtxPio5yhaLbIIzIeSXefcMijE1B
dKLxklPXSVjuH5n4bOosRgwl1P8jmC0c1tDihojOkXUmgVgEbXK14xS4B8tG1s61OkMsiYvdwoFV
iLGVGzMheGWGFHy4J3q7W3DPDuwqoJG1ohr1ow0xV4by77h9JKzwNuXyEpIXP1Qy3iBnQDuMhCZX
I3Cxny3l2x5QGYzTX4E6zsufjkEiO6qASKSTsDN7NPbvS1dPju3PfV/YBKvxyslK8IocwuRn9k0m
La6M20mskY6a5gqtoBlF8ZrldrP5goNN9KcsglCpMjmNlrLiUM20+Jmd0Mem4pFhPTOVprE+LGmr
uPoF3kPfXwfG6BRZnUQfMdhIL+hCwQTRuWVd7vVSpHyQ2MyD3xpCcxSSxWna9+stxZWY+8CKbHA2
BBoYnJgl3QME8x+Jb7Vkgrl+6BnZNFRJqd5rPB8IjJfcb6ZqEy9kOZdUCWQ6o63Hk4CqsMBc9elV
eHfsvEc/tcBy/3bEER7GQi6TW3TJXkyoXVjiYu8UFrCXHopAcUP9WQO6ZNC3BhC38KYszK/IPYMu
Oc2dmayBqHemvM5ei28i9mJH66jaGmJd1iLYpqi0TQGYXwEagl/XmzjQDemMMxzhLgoOJurUNPBg
RjdJ6hb3RrSZ6ed46Z938BIWsZ1Z437bzxy/AMvBC6RhW2ZbrUfR39AHPCwZVHZBe6GdHI18eDPL
loeDBrxjBIgv4jaTBA7MGVsjwNjR0yLf/AeKtWXmESfNMQkcXbYO5kH4W2lidXbfv4eCQwDF04WW
1aNPGQyWsqZVIuWjZeLdQotMlt3lUNh1Ih9aT+gckawS4WdeOsJo9KEMCryph+5cw5lXsEzIC++Z
xwMt87Ew3dXCSJ7V7KA5VbL8ReIbWq/ugxXjGvuctMqnVJ9WHxQ5pLSpzxb37AGd5q/NcwTLLBni
nn5z5k5H8f6Vy+4vQmA2BsZVvJ9wbkJQrEHp+mn/MxZ8/su5ux23TT5mi8X5hOcWv69gGnLc6nEl
4wab6f0DlEM9iSisUWeYL5SmwMbZt+ocHYDGV+or4dIu3rj9VTkMlJ5UdaqW+krs++2oRospQcd0
0yRXQ4MTvjbGM4Ky+yeTNweXPWzkiKPizKz0foe1y4HCi39ZDbyVc0DyowEZmzT0NB4n37W8JUb9
gSzB7o7ii52HeAYarjG/YCVByZbGHlcKyW+SklrfZagqsBIjipll1Ad8ZDCVHMLVzl5pjJNswUyU
lKZ2BKteRWgWkoOTv4Jy2Ts3UdFJFPVByMH5PK6CrMh2HdvAmyDrJ9grFVFLwB6/WSpDjgAfLEyh
iHSA29t+AnrZHMaQL7fyB8FmetmXvuPGnHOspUxkOy7cL89i+/ikRoFBXJQeb6WSFepeymEMr86A
YqIKfYuUnOz56u2DMRwp1/LWgUk+OijyzwDn94ralwqDmQYoR8LNt7J58/UM+56TlhD1A2ccc8dR
GLII7znCD56d5r/lhSrGjdOzGB5GG1Rr8okovfIoRAgWPzKL7MSoH2FffbFl2TzpHN9/Ndfi/wks
nU78xfrsZfD/vrnKmsa87yImFy+26M+OsBOs/BbGKe4yUnfu6YTL2NmfyuC1eHIVJnmrJ8f7UJ8v
6UbnWj8aFuUHMFKEZtqo5Ms/KsE3SmseL3SeZUKbsoCdKxAoXtrHi3/BRHwU1HTB5sNW9UOEJtjS
cZCEk5mZwYNmpmhEpM8pcuZx1wyeAyU10Fseyh/s+PXAnEiWNBUP4gPLEopg1QU0fX7K4s6P1SM1
4UoQZ5uTyRqv/6OCrOxn1p7+rv8ymx9KS2BSISfW93IiK8MYrO9wcSk6b8eo89Iofdr+JtsLIRCt
uLGOdm8+ztMcpfpF9XJE2jVlMOVbPREU3xWLKIm73Sh0xFC5brp3lm35zyaaBQ==
`pragma protect end_protected
`pragma protect begin_protected
`pragma protect version = 1
`pragma protect encrypt_agent = "XILINX"
`pragma protect encrypt_agent_info = "Xilinx Encryption Tool 2014"
`pragma protect key_keyowner = "Cadence Design Systems.", key_keyname= "cds_rsa_key", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 64)
`pragma protect key_block
B9ZpeWvBQQjY4dr8OyQgCWD6kSA8+HY9SzJj88aCfo3JohYFlKYJblw60SIQaUnjOxXx8h6ELYIM
UjD1sVmQ8A==


`pragma protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-VERIF-SIM-RSA-1", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`pragma protect key_block
iwVbhZc2P9arGEbPkPDN2Ciczyqo1Bl+qfZPC8pPG4eteDJDMYhL4//JIPliW3+60AO7KZbyirpX
isgEMka3z8ObvLYO298sjCHDgs/FZfmZsyGmSoPOb9HHtHVciE4p3TjlqyIpvkIcyPdJ4/fD49Sc
nvJ9MvdAGyLQu3dwTZE=


`pragma protect key_keyowner = "Xilinx", key_keyname= "xilinx_2014_03", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`pragma protect key_block
oMpLZGheLmkvkHecy891anqU/IxrSwqdYJi/BCqFCgNsgmImYYfizgd6jy5pHiJ60XGOPHkcnOTy
jxaGYxBI7Juc/kfJgViQFVV1aRuuXnLsEn9jAYeCNbXGjMOcxwPk3F6E5P+SRFJdfx0KMPcD/wM6
bmyeQUTBbAdhZX227QTipqzrOxkS0QaVhzCDUr2q4VKPQsqZcTtsxxafdT3X1+kJkg+J8PgudGXM
7bL6m5q4mAXKVyd0GJhD7Qi8vPhpRKok6azS8kpVpinGEW2jOl+g30xnHo34r1Y57zE7Hac3U3mE
kGglks8mYGbOgllRBqR8MUiayaf9z70qRFoHFA==


`pragma protect key_keyowner = "Synopsys", key_keyname= "SNPS-VCS-RSA-1", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`pragma protect key_block
e+nYdllhcdKHJg0r1my/ydh7lhRKOoftD3bwWM6aLfXtcw02WfQ5kb3g9y9QOMp7sTQr6BHcJLPt
ngjNHJ9dYgrGajeUJ2ATpRvbTfhC0dOu8XDWytje16mCpWOwZ/hGr04rwbOHpcTXOPGdOE/VrnEe
X5hIFArmQ6cPSEF5nr0=


`pragma protect key_keyowner = "Aldec", key_keyname= "ALDEC15_001", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`pragma protect key_block
zSjmKksidjShQsfA76nBwQ0teiFzoZZWQ+NicoSnGqsbWtnh1xC5oIQygAEkiJ7KViOh9n3kKUHn
T/7xc9+VdDMh4m77ilRe5mmwu0QDyeCK3aCjSZoU/zujjnRNCwncEiNjU+Gv2xu2Skb7GZ2pLHN/
r3bxm8sfL9KDPLKc9jA+Vo4EyJ2KkfE+MdKkuK/XVdTgh9PRlhFmAMvYUBNhWNbe+GfbAcQqFErh
Wo/ACLuJCjJUcZa4Z+vmEqQtU8uNZWUzI9IHtywU7ECvMX0j/BlC1BtXYBIYzozfRRe1iYXGiZkh
rHs7xrnQ611g57bj/SBA7p8lNIET4VbFnbxVig==


`pragma protect key_keyowner = "ATRENTA", key_keyname= "ATR-SG-2015-RSA-3", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`pragma protect key_block
Oksyn1Lpp8o9+Nend2BRJah5VMeR8XjajkNcetZzZabaL63UOeUOV3m8kWRFtG+ALxcCfCl1m3XZ
RL/RbQaq5UobujWx5eieDvAIYrWHCxmWjy1EjcD7YuPi3VynYio+STtqql+Igru+3NjtjAZATsml
313AMJlgO8hvLTBcs3+r1Qx7i+2ulipkTg7bCX1sFywvBbYGmc+T/j6RXFVM0SaznzSl0PQYxxAz
yjjhfqBNDlAfLgRFjyyKSpGR9PWx3mC7aXsYJrTwQUQmd1jlXVRh8zCaqpZhaRQNbIlT6/ISEfAx
hJHHib4bco0Yfo3fQ+I+EtzPmOJztekW5j0x/w==


`pragma protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-PREC-RSA", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`pragma protect key_block
e7rJBFw+W3/WtP38D3h42afoJJ/Rkm2HnjfaBgwtnix2ZDHEEhff6JTKVpxpDVAzVWCxMD3mpw9g
f8VxbPaquvW06md8+ZtPdIK/wJS/pek0f/Xzaw89IFVZVwrBu41bCzaXNdXLcUw0mxpOqDYHymSx
Jabuq56j0x1Ff65sNBNgh8a1oQwjdthmrOJhQyu/srmFuA7WuGAgc+M7V/5OQqooDPxfwrSBcGD3
3829Fnjrp3pdBNUkFdW6CdGw0Nq9NrVVy+O3DlTlv7wb3HYpX3j5QV10SyJi8pm1Kyc11RZupF6+
so6uZpXpLqKdKacfvNIGvf//mBBVy7p2eptc+w==


`pragma protect key_keyowner = "Synplicity", key_keyname= "SYNP05_001", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`pragma protect key_block
MP8p1FS77Ed9Sa7LY9tsSSC89dhw/UQruLX/1dDyh/YovQ5EQema6v7tjlk3sQNwx8DgGo0uMPOY
HyVIDNp7U43rOfZoWNrw2vrAJW4XjqjbUoX5QAtynpqhy1evWKcMDqP2aYu/k6ItALLWHx9uCG87
SkrMPciwfUMzsKabSuJOsqAfJ8bsTT/ZPqg2iC5ErkGinWUzGTkpxEoqDbDzYu6nCwiWGoYerOLd
AMJEMIW6zBl5w9tJjZx1jGKUTr5+Y7B+PliG6CPNGoPDhfxd2hGwEl+X+ysB118mz1BiO1Ohm/cm
0hptT+ECsEZNFDu1nqi3uVNeHrJ8eJbUgkDmJA==


`pragma protect data_method = "AES128-CBC"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 8544)
`pragma protect data_block
dBdWYZbHDIgRBaJpuB/6u5zN8hdN07hgCIXS51d472BmPo6pQfGhN1qXZor0clTnqxbf3zd2KT3q
I6Kpz5me7/ttMJtjNIrhjZkxQgcKCZBfbN5loKuR3MOEJq6bjB9affnfVpaQtnMyEOJp++xn05OM
Blpz/ydd2dB08xl5yiZdX2xRPZ9uQoO5FsmhKKFrZ6RczjtVGkRqr9tZ4RozfsqlHkLovmLB89TT
oQHtKS21P8xyxcRN3Ljxx1g+POzlpxv+2TcncscsH1ASOjkXG3xhxeU1qh9SLQKYmpIbS9VzL8Ro
lKFTLUXN2BY3hhou750WB+jTXrmnxK1XYLwgO0Pc1jD2sNTlwIIvHkEJjY8c+rleB2780Sv24Whq
4eocyE2jfugm3LCID468vP7IW3R752lsnCGrXY8h84fkFWDXOQtWFku8dvoc990OMmBFhZwcKfn3
itRbNrdq1QO2Vff4BC0eucsmgOAMWL5tAZLYzIpReWazoVxF1dV3szB/xQ55cCj9ZKVwog7uNAA5
OJ5J04++BSK+gdlO0+1WHUvFJUBZhf+TBn2IRSf7s15E9laCJwyt4arjpCyyAqoSTYhe0yRuiVdv
2vZuP67/pGECOJRXMiDztkQ+ZJhWtAjoJwBSwBuj9Ry9QBUobWotWoF1hnSAD4Bmp9prR3kTj+6B
ZrZA2fbwW1FsLxchCHSGiSgvkreCNoJ0q3VYv9QzAl9jclFnqgtYk8/5RXkwKchhWv6GY+QCOv/7
meDnM8xoOAYY6TLrI43fA3nN3bgi/nTAQDir9j2PDjs6essXlkLUQ5AnL5axsfPctyPWmxMgxZpG
FTovHHJKiNr7hKB9MLTrvEbtgTsCEdGM4qUhvhoCk3XQRtVePyLn6ja3SDUuf7bzYSxuap27wL4U
xE92cHyxt1yoNlOLRw1Z8Hupxu6B37+F6QzDa1f5jF2G3YIWSl1wm/1VOE9RFVsQabMsYnFfKiRi
z4lyeqxpbUynOK5z44u6wWYYOLzNZuJJMTFmhv+iqfAKRHd8g3/MNRlsqN2fMy6kY5Zy8af6CzgK
YgvpOfCobl8n44QC0kuJdfDeU+lCINkL8+bKLR9WmQYPEwR/MNG7BQePiKLwZnj5QjYvLx5Uldul
w94+6kJEMl3JgfixjcUvZaRxIRkHtL4AWTacfWnKOZ1JF0gv3wVd2zBO/h8R0mmqOiHHr4poUZFP
DI3sLdmP6K0zCib1YjZ5OFYjrqcU5lAYfihri7S7XrtdJahEij3dAXUHzkqcQ6WMH/CPDwPnWJKc
pTIsXzbTxMH4oYCcZ9e3jP5mol7gn5N1B0TdJ06l+AX1Jib3LsUMnhzvoX/LSj503qg9305ZLa+V
K6qGj6Z1b6wQhoC9tXPEF9hvr0++2SYedgE//obYKklgV1Wy9kzHbgFpuCOfJMHwJK6N0glkEVdH
6tZbGw4uHUC/zJbojANc8R9i2kqICuzfWbfwSZsYuHDzwFhK2TUhmjAl1Xxk6Knv6ce4kIzAxEOV
Uamp/d+IMwYiC+8LYOcyTk1sAtFRltlgDd+0NcOFnwXQqTpvhFT1SZLc9P8xWhfLjjG7hZEqcY1f
zP/ilkrKi0tKfKqcch3fjjbXESpee3PJJQY410L7uEMxQNqNn4bysx2DlS0FFN3nJ84tKZer7Fzg
/BaZ1zwuraNL28ufZToojayFrM1CjOyEDcDE0xYy7e2AtA4kNImBGh55eJ/nVztOYJT67W1/hzt4
3274oChOLT/D3HRB/K/d2O75tzFZOK89tsAEK+GhCBD9gqLR5d+agdUGVD+IWa3IzTPugFPjMGbt
Im2tEKko+lZs4z9onh3M6XZfIAIylSM/YIynjDwd5lNEOwQABFmj4LSnhuOmvEGQbG7SvnOhWf5C
Y6ovtrFFVxaxWFFUe+QRctOi5JUoiIoZ5UusJnto/Dfqr6gfjy3bRaUj2Nkf6hwmIk2aWlUQMUUn
w1TDIer8sLNDYgSx1tZ/Q1H9gtvMckL+XNxiB23a/rLXAtcXckoAFKqezVUsbNfH8PGw4MWatF5/
SLyG966g790bto7tPKm/hqj1LVEqz8DaEpHYos1WthWcbur19wdoC4nnn271j5Q8WnpumwD3SXty
8JOjQH+JIjv3BSXjfZH1m1NeK7g/BIztS6zqq+b0tfBUbIcUA9l+qdf86aBQRCpqDacNK4R47iaJ
CyHVpZsRz9+FGXIubq6xr1f4MJOPoSFjniK8kAoLBm1gnkrJClhPSJYKJTMEofgU/1KFa7SW695W
//3XjVHMp+xz/A5SbFB2CG31s1d7yKMFSAYi69vreYZGtiwbhFYD+3PdhmwUcgs3Lgnjr6Y5B3xl
i1xguIxWm9OxfMPsRCY0fb9YEVi+W1xqynhB03nH8UAxKcqquiEiY1A6Ux4JC1KKJY4+waQ9HrHD
z776X7caQ5OZmOywDnwSAD86BAG1a9f8+qriSHJafWtBRCrJVj0Mg5Gzrieut+PBe/KpwoNJ8ZaY
j2uNOBa+pRGV5to8fHEWs4/tMzERnNnSi40slMSiFVh6+DlimscH/srD1Hv1Q84uiTNOSibRhI26
ls0OSXGSWMUqghVfrnefjzkARLlW1rx8Rkfe39FrZ4s3pEn7M+0TVcyZcLVAUTImcZo0yT3f+pZv
miuIESb0h27qPRvWW7AUNM2w/EVmgN5BfZRFzATAr23VM3/eQYKd3j5DL2eNFSXqCmE+OmoZKg3R
v5Ghj4q2LmvSufvJSgPSwXD5hgUskyW+M8eVmY05nmePZycpunFCHOc5V7RF+/beaXkj5Y0dmdGJ
AuPebXLqPeFMDAbuvH8U2wZqTb4bouTnvbkMjwMThJ0s+1aexV2CxjLaj3jLHNZdMOs4FfT+BvAA
I9nul8HZybHOjwLCGydjollDmyebiASQXhsbVHI3gtuXr3wk2hY1ee83RVb+Mcsd6Lohof2T3WnU
9bJs26d8UL/lRH0Bgyub/lz2nKxBQCLimiaeBxm06WF7bwHM79CExGyrU4HA+Uagp9TCrMRuszDY
Orvwqgz9t7I6epYkNOrnXlzphmrYJZq7TSM1YxSeXfrXImoeh2vKImqoQHdT37tqqIwx/Y9C2j73
TEYz0JPFFMBpap0MddPVC0Tk2r2MIHyieeBjW9F+y4A07Raln/BZcXZk4IaFXEe1pSZPwGGciEMZ
mHOXtXDogZt1jsuanZpZ6sCXlAK4DytG2BYzjAZhotOMO84Q4UARo3gyVuUPADuAAu7cndnPpjBm
y+6xV+leSb2lhcDbzw41Gf1E2oGIzLoJ3albhJ1nzOrNWZNr+cVEIOkbhrGuu60nQmKg+7r/8iO3
C34+qwStO4OsbVDO4SYdOIrHWDu+lDYGiZHYPrQIM2Fl8Qi1thjtIWEa10+gCtRaa1xf64uIHMjY
6Dsgjo+j/MykSx5mJxnoDgQ3Log9bNzkqaJdXxKgLFOFF05jaboMZrih8xWSTghgRq7Z5/qoaLPo
Tf8Uv4IBIxxwUUXYvnakvBVCelbEjPmPuMB6LeuNdfNwNUTD66AlkVu8L+WJyOPsPnXLI/wOa+GJ
pgX0Qgr6vVdHQNF3xFOSUHerx0ZipJ8x5hyZLcw9mMNmIEF293O1Zn+5BkZmaKHjdVhJn25FATP9
NMjyIrKAgt9PArV7ljSMgoT7DkRyOxis+J5+SLpJxn4OCqnyscAscokXEXgcELO78FX2H5/5QN5z
Tz8NeuZpbDYfVnF0H2ZhQRIBxPdkaXIUJGGuyUrSZrNEtdNl31lyVx7llGgT2FeXj/4rylLMQcqe
6VFq67lbqpX2zVFB499NSA+kkllfDt62ltUy8SSZsOrJQ5IZaeuwnlQjO2o1IWkxtPmT/4LeJVEB
hDCz0clFUuy6msBOkFnlieTlPiEyekBUIYm/YVk5z5LUOwkJS9i8DwVOSVfa4UtPblj1c2z+FPTZ
6fLZ6pSzcZhmuXalccvxQ7RWXHLc9G+QZUDMrOGxnhjxw8pdmgXZGjtgv4YtrtHbu60x/CSQCtyw
bDPDewRfvPlDdw4ewPh6vCxDLd+zMuvIDzoZwd1Sm0A+wLSerSahakVq7h75wE3Suyviq1Otzv7b
aazYzWJ1faldHezaDQuU0vaoFTMIZGRwfONDIX58RH96nhj+q+1JmV74RewLGQlvJvQ/y8e3QVFa
dDHFLeZk8W5GAE1GojbTpKBRiCXqRdZ5I8z65FhjojRZH7BeINJMm58Q4tSLApOTVPbt1Det8bMJ
UKtwCKnAWbLmTc46lztf+HXfp98+m5nCpxdGmpNTwH64oBqiXIABGUe8vdZKVqT31nen4fyEvJar
Ubq8xc+3EQfekVluBgNP3TnfTpq4iiPdGICYth52miIybKi+zdM+2ZaTUbTfgwiB87giIAcDVgDt
yystYO8qETRDt0+V3rY50UfTeFEPX6DaLTvf2hqzXCCDYjTA5S+3+bHwTHE1M8flhmGD88Vv36/1
IevPHrkEqPP4Cjn/DdnEoeOUCBy0LeQBjCBmG2R+16SFTMXclSfSbuatvvZtzxDnMrObUMtGoJOg
AWpfSSvgkW3r1UaTZbnHFw/OpoK5h6xhgz5uy7Ygw8KnzCpialhQgSPWoNH8EfMfzfzY7Ed/8W6j
sE7n00aaFdNTF61U6s/rpFozYLDBQaSWi4YQrAOaUZC5pD7WI4HbcRLTDRiU4+MU/XMW5sYDOFfT
WtRfOOOSZ3Ec8Popv78+rHKnQ/iX/Lriz3uftcTL1MdhnGE0YRq7RnpYpIeTO7FYH+PWWWosqpox
5kRN7mgRND7D9DQqehkwMqu9PZLKtNMykN34+9DKC9xqfduyC41tpzYGs3gajOOvZeiA6iWMz/sE
Oqx0T94x0J0c3JOgQa8euMBMmcfoorHg4skFepKfxF2axSzkNPxBFN+ibxx8wbV+dSYOQlt39cx4
vJuik3XBhGdCCdLAt/F39fq3cy0OiGR0X3NcToA04zc/iEw+n/tLGiHakkNcZXoy4sTxnxS2GkdJ
sDbO4lBacYCdHUqfCo4kaiiyQcgALyqNy9suGK/oZKNjI/JXYMwKcGoW1VDN8wj9emDZLG901R/9
tE3OfzRXzaLWZjnNLPeghanMoMhLusEZ/0r9vq8AOzkY5uoz1cFHxCOfV5jXnOflQrogMZkhd+XT
IAvm5q4u55j8X/UpeSJJkzOsQqFCwqcR5PI+HAsNkm4GGJO/F4FzLVw7eEqACxb1pz8lwS22RhMC
rl1AKfxqNT/08+SEpL3ytMi/Cl4dZFYEAB+zANu8MN9jQmZZ0lOjiSC9MiV7XBza7LvpC5Uohz9N
iqTmycUnDtoh7oFqR+UGHmHc9DUPZjTpnuDn+o9FtTdaOv152QcsU+w5uwKsX3pK8fnzYuCpotk8
sngNQeue+1zxgU/858SoG59Kq7X8F283d0X8/cqqfIQwRSbPKO2E9EgNbetlVPLfgdEN0EAjf8Ym
7ahl1luB0Z4RWdv34bx0qiUlDiD/R0LfgMppuQ6O8oBOnGkldOjkaoqIayocsnmCbp1HEFng8Cjo
sqP+xMbanmTETbdvIK4micEGX+ZVWGMaFGI3irHbEtXvC9ke30LbVwRluq5zmUg4DvebHBcdr75w
RVyFosjdQ5lb4Put0gNCMCpsy9VLPnt9zCvYqUOblcZq47lN/eiO7CYHrjnkRMwuSN7Mf6HXI0DO
Ctt4Z6xVR+WB+wcDWwD2cpPUpG1h8Cyc3FoQ0ks5+IEnadZjuugHKc5eC9zpDACNr5ZLiYMNRGMY
pNOIEFHdrph8xj85U622teVbSvpemtK3yqj0ZYNAj9V8XMqDYlsDLLebYEANBCZmbU+rhTX0JXpr
C6VTa+AAFd091p65v3uC2zeby4eQii/WJhK+p1FPfj8SxWiu5jzNj80NnS/2XjR4i3uJ34jcgV6L
lr5rE9paxlExmCq3Ah+RzIcgrcwZtOfkWDy4Y7jqPeome9wHM6jqgUZ9LIi5hxejBcd0pNSDsH9v
hDz+bI9YN2NY/eKA/Sje5OF/ICDBgEvXFrIb6bmN3qNQadTreW/7WsTHoLQOSCqfpB+S0aj54+G2
wH34keaPxa4cvAx+CSvsgEQ7bgkSD/ArSjvopmNlAFYSE2Nyl/mLWXcb7z63gfWim/UZNGa6Cfg/
solfqTOoc0BWGzChysyz1gMHaCQ7K/LIVqbnvvOtSFL64AEPBs61zy/VPMgJCXU0eKfwAsdceGQn
/2Tf9OCZ+3ZS1f33kmBnb1iD5Ehc5PLNloGF5MIxJs6TUPLVSM5vtSgRC0//t5v2JzLwWMptZBl3
h0rtoMKchQOnd6BYvn417CxAYDqiya87Ye/B8NV0zxkLBuEmFuFr0S2NtdzN7YAAX9fqipdXk9Ux
Ze5u1plkaEph44lTqpZKsDyYih25GbZ7zuDGwwPqKzXRZY/PaeHdt9MPC/nd54SKHQJAktrSVexp
e+M1Oddf+p3M9ZyP/eaWNsgq0LEvP9juOLCNlJf9uVpy7K67eXnJHVkXmHdkOdqeuHTn/dR9YvxJ
1r+pPukDQL9zRbBVQYxPaqg391aajrx0XV22dSGUpGclbMOZ+4uklEOemxSPDhdtW4kfH9BHh9lG
Rl3R2o66Slm41Hdous/l3dL0XS+XnGlrvXKm+ZnAue0vltWG0x0jrl/IwruEJEMnJc7m+DKSQaFT
Bb+3IQbm+de6AMQS76xeAHWAzGQ4jQysPI9wS/jSjWpcSPpAZRmrn9PEYEIl+A7QQ6bnEaOx27lU
NIj8RDjJ//7rOSK589Yy1P8KLuiNXjQsZzaMe1oLJkchYQkpDyDPyBmiLmVAIfYzxq4MEjaTXiyi
ff7lU71wUE2FD9PtbA86Cb4C1B/J8WsC/fwtpSA09GOvnJA+4XMewaguFzcNmNJHJOzfBlRpqhZv
w53RP8IQmGd1EJsDltx5qjff7qLZGjyes6MHvEohj2+CoGnKOfUUqO4WTtjXRhHcJuVmZ2CuSq4Z
U3w2ASAqY0UZ7x4XfKnf6EsGIOpGTkDyUScaZ88lWXSoR5FaAa/a0S01MpLQSMYmOiBGsi5snFpU
e3qNwX8kaaWJzizeegA+TSgd/SN7MYetjv8cEYqRPLSje+FxSjdUyTklVdyLjUICqMuFU96SvvbM
89XZVnJ+/dEepPAfZnMNDwwkm76RXpJoxWoXV6ihplloLoMZtkGfQLvZNNXLbqJCjHh0v/Im22N8
D3/4CpMV4CchP3AYel5fqcxQY/bNGlhd+NTeMXYb6CunHMk+BWlgBaOCCq3q21/YuwByssNrGzSZ
2dfkrxBnAV8WPhsg9uaZsPw3AoYdvwRixrSy70yzoo9qz8W7TvsmjpLy+s1zVJJkOo6yWdJZnwvD
cQoJC/cKM5w+hXBlVYoDhFJvZptnHlTCmOlNWZ0nCWfd8jBEcnUwsgLdzhugfUNhu1O++dtnHbTj
6P2JpCaF1Wc7Hu5tnFOLXESMxzld9izL3xdI6uyVAqa6SdBfsKCV+6aryQBSih/laKY04eP7F6JI
e3ckfu8IjCaZAxD4ZOsQqec85O32pHdrX/onB6mwo4Bzy+ycGmMB0IDK5y43d59b4pVLJ1TkXb90
wB7+pvLlwshMLJ3VZ1xx6tbUSD5lg07euOIOPWwxbpK/cA0VGYLCs4rWanOJyRXmfsfflXte21b4
VknRlmznwsFDNYv/VxFyt+uNJNv8q+IigV9ZQN7fsWLNKWZRoKx97J04w2DUhZ5mQEMmd8S1QYNA
hX8pkMokZWy/itraomKig7/vQiXSlGumzis3a6vt/82ocrZ/k/+vEaMLcK8EWFgBAjGnkYlw9Glf
milOtrGTpFuoHcgPvBefkD4vVHxA2m9lt1PojlJaVcmp/NbbIAaXHphaGIQIgnc+TpSCLehkpLdv
oLJKsZer771HoKM+OHJI2GHqF/6R3waowmyV7yTdBMdMwrNq27A1JqC+I6uQ9UlhxGdx1kh0P0gT
Yk3PGAXAD20TRA/JcT8FvzU1x/PFl0Gx47N2Fc72FrM67y169vTSMzYLnDPrOaEr4fQCO+pboSX0
iXHYy8OyI/UC0pOPr816IRwHUf3TNoAb/166e6px/9qNdPIeH76end6Z64cievGRCgs3VNOhi4y7
yQD5zNoeFzOR04PlveFSNvJZHGgJSbxZFiw/RDp9EpZlCfHc2O4EGIs8oOQeWH3138c9MRKDBEHd
HLwd2i5MDXvH/ZCAtwJLGrnI1Mj0xPJZOy+9o/5ZEDT0ZU6u2Pyi3leHaafmzqCNnW4uZLGt0BVm
PSbiklnKyT45HM+ZHh7MGeynKh4f0G2ADgSczdvkKpvqj8kPdbQ5jHTEiIxVbGeraHSpdp15wd5y
rrTsUly/nWMh9LFxK+GC+SFcoFzR3ZY32AJzrYFoSFq63Fg9iAoQK/Ka8fAGyI9+kqV/HIVaNC7p
RqjulN3l6a3f+P4QTT+iWSO6XU2ZrnBZuMuqKNsxyPkQDGoYeXCOqzpd55rpQKq6tuwej6W03oXj
tKR41uGPN5ePaODQz3Zm9kKMNTvTg8KsDszNn6QTp9tIHzwp8FggwF1NQDG04CfH1BEEgahVxfrY
QzVMEeU/MgGhiU0SjqBeIdC61xEP/b5BDR6/JyGrCG/UEbjwt64hGyor07mOyn26KToGZkXCG38h
cd2z5aOaleopZegbp62hCZZ1+49G5r5mYuH+xscNjr4HK797j8W2MJnCc9pgBaki76M8eLUnb1yq
dM5lajJgEak5NcGkPMaz9wqecGf4LQToCh20U4+dTa8tJgxPdva0R79YE4JCejgswSM+hhOUhHgO
7EQxfaRWRR50GWAtpcHrGC/ZK18tKlS0tJIUWa0zPq763cSg0s5Jzc5zCqYPpBKy+Vnq62sOn+0V
O9mvj6uLnXX4qEEXAJAMguztAvEk+z2XXKvmSu9AHnZ2I4tMG/tJuDbz+QkVT2+M36qurzuy8Y6/
48M0wlBT86Kzvl01dTQMO0WfNcvx3z/k8rYsso6DNw6z4frsHvgbe5oGsCfLxUZkP3fSUw4LqA1b
5sdB51dV24I8yZCYGfIqqeXdYSOQFO+QyPTE10qa3MhgFUSxXRcE81iZ6M9Xk0BQekqovlbSyhmW
jXVdOLEZ0cA4p1gwbgKMPcqytQUHxLo+0zwQmGE5q+qRi2aIzGaqVP6ecI0pMuUNdccP3QcP0set
9KI8gL+Yhc6jsNQydWwarz7YE3DWH9Z43IbGyUck5nilzFm7bVWa2yDao/uTotkvqyrha/wimmZQ
UkLCEjGSeTU9A8jQO8DyZroLj4j4+OKKvKYldw4wK5hzBGyHrj2cLIyE5djIpqrLCp27h35Z2NLg
ZLrVOG/oXrhaULe1aVXRA98zhHNQ67Vgh7sXQx4XIyXhTcIHIo7DCwGWJS2O13xv8l8cKHfjzCwV
U4kbWp10EBTKTE2H43bdTnLc0A+QKuX1/05S6xrkAGtR6KzeWg7MiDAA/gBZA5g7nl2HLyvF5cg4
sYAcDIueYaUyjvg/hTwssuFn8qKE6zvWdd5JFPFpOCSR9kXX7C0IMBzeU0LeaBALug+AqCkpBb1S
RtmbCGtVs5pmCDh2EaVNkTyPIYiWgPFJTLMxWRYaU5T6nvBmb3CKaEVjSKLuSADvBHylIPsHZ2cX
GLL9jROHaBIzMRF8DOB/YK5i5zGpsaSLg1KWGEPK9vRM8Ueq9E9KCNBcQrH9AHdZmN+VPAnqX8hk
nNAAHPwEdVSXbsCTeWv7L5m7q/mtPnWqB+e/vatD/Do5gooTUD303Np08mHywqkakgqBfX/0FScv
y7lYfJPjPIcwze72saW5zyfgs4oNhN6sn5fP13qokbSykFAg3xzghB6lZiQdgtM3/I7dSoauIkto
2oQsdqqDsg/RoDz8bG4uAZ8mBAUMxxcILxOjfMtlS6khJuXGjBkiBZx7ufI6TkHZfC+het2piPSa
TW0IQ239WwI99sMFB8JGAyVTC8fWlRudjEKsVhmxxrd2edLhdyeN/i6IIsi9wiStajd2t03edEyU
OZHSENu5O6N9g2cx9URnd4v7v613hhEq/tuVzAqbyfLIDdC+Wn1TwFiwlxorWKtGpeZcoc77iO7S
BAMXKt7jF4r0JuyFFdAnl4+b8s9okHx+1OdZv2jqTAlF6V9QanhEx5g9Ll1WU2N3R98WdP809k23
E2CTWq0Q1PlxoRTrJltkK61vagjp5ZHTtg8pqjbU14k/Q7v0SX9TUJXsYeijHUwnUmvefuwKw2ib
G7vnKO+YsOVvBdCmmDqyr7oha/ZsUVrKgJpYGv7j8tIc4vLFtvtr0B0dTxJu0YpwxIuSOMuSPk5r
5Km7QYGt46dVh1yDfosBn4darb9tmTmDJdeEYnc1NQKa+/Nn7M7/7ZWUt7CGgibHRXCocJvZCBse
CaKSICCFiJvwwP9zYpG+c96872eLWOGIcbsgzIk2e7kJHsuLLsIBTcIFAkqmiQ9SQe6C0aKHHIBz
lqeWA0O4J3Iujy+kzFCoUK/VGA5zwFbhlvtw7j+haowz4ddsLZlzpb2UUlxljcN1D2NfUyfS2B3D
7C0EgZkEQkL8pzVDv9AKUdXECssSp9culuHmwuFTafMpmX25pM0iJgqGjhc6a8/Vmha5Yylh8ffa
bJT/FeUzODme2Iq19gOgTsLFGxhj3+5WjkX6d9V5fkS04tkiF7495VaZJXj9X6lV56mG57hpKaU6
cumEe9qqTaVFJihPjeGwzCuNAZe+iRevaOeYEyl8aRb17u6AGClYRm3L36oo1GFsllZACUzefshB
IA5GGUI3F840uihpbbZcSXJfRV7HO//bp7uktWssMPFgWZ5GYFBOgi9hczwN2bFDvLplBCJiS0RH
7WFveWysgWVVufjfXMoydgq64ExyQZYkmczMi5zwdf8DuKHaaET2C/kvhs8UsRXKoyjqmCNrFreG
z3sZbi2lUASZljUrFo4XBz5iYPicYaAgbl6m77oj7i00yZOBSJPzQTiJI0sSzgSVUdKHHWQ6e81e
jJgMQSWS5xjdBEErKcFHfNakaoL5W9xrPeNozBDnd987tee0UDxXjS7IIhOQTaxGwteGm8Y3Ju6e
6x7AGbnzwQF3IQHHfzoiYLHYssxpTh4Ni5I5bwNGRkpC3GX7C2N4X4o4wnk1sV3V6k4E49YPAnnB
J0l6ejsdflhxvU3mBYc4mqKvmMsKCSFjPjxcL6ruVOHbI7TLaBWGGoC6Gy5B77eQg9WsKukMkKbP
CZ8x9X4zGg4/Y3ffCK6NfYIbUZMfsTsEQgpjUSUtFkRCYCFeCeIrrV7M8fLXAAIkEi9/ccvs6ALL
cTGscRCzgy2tWWR6yMm37Vkc6+ZK2r2lL7CGCA5L2p+lHEsQMN3M8i0YkG4viEgvVmFG
`pragma protect end_protected
`pragma protect begin_protected
`pragma protect version = 1
`pragma protect encrypt_agent = "XILINX"
`pragma protect encrypt_agent_info = "Xilinx Encryption Tool 2014"
`pragma protect key_keyowner = "Cadence Design Systems.", key_keyname= "cds_rsa_key", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 64)
`pragma protect key_block
B9ZpeWvBQQjY4dr8OyQgCWD6kSA8+HY9SzJj88aCfo3JohYFlKYJblw60SIQaUnjOxXx8h6ELYIM
UjD1sVmQ8A==


`pragma protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-VERIF-SIM-RSA-1", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`pragma protect key_block
iwVbhZc2P9arGEbPkPDN2Ciczyqo1Bl+qfZPC8pPG4eteDJDMYhL4//JIPliW3+60AO7KZbyirpX
isgEMka3z8ObvLYO298sjCHDgs/FZfmZsyGmSoPOb9HHtHVciE4p3TjlqyIpvkIcyPdJ4/fD49Sc
nvJ9MvdAGyLQu3dwTZE=


`pragma protect key_keyowner = "Xilinx", key_keyname= "xilinx_2014_03", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`pragma protect key_block
oMpLZGheLmkvkHecy891anqU/IxrSwqdYJi/BCqFCgNsgmImYYfizgd6jy5pHiJ60XGOPHkcnOTy
jxaGYxBI7Juc/kfJgViQFVV1aRuuXnLsEn9jAYeCNbXGjMOcxwPk3F6E5P+SRFJdfx0KMPcD/wM6
bmyeQUTBbAdhZX227QTipqzrOxkS0QaVhzCDUr2q4VKPQsqZcTtsxxafdT3X1+kJkg+J8PgudGXM
7bL6m5q4mAXKVyd0GJhD7Qi8vPhpRKok6azS8kpVpinGEW2jOl+g30xnHo34r1Y57zE7Hac3U3mE
kGglks8mYGbOgllRBqR8MUiayaf9z70qRFoHFA==


`pragma protect key_keyowner = "Synopsys", key_keyname= "SNPS-VCS-RSA-1", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`pragma protect key_block
e+nYdllhcdKHJg0r1my/ydh7lhRKOoftD3bwWM6aLfXtcw02WfQ5kb3g9y9QOMp7sTQr6BHcJLPt
ngjNHJ9dYgrGajeUJ2ATpRvbTfhC0dOu8XDWytje16mCpWOwZ/hGr04rwbOHpcTXOPGdOE/VrnEe
X5hIFArmQ6cPSEF5nr0=


`pragma protect key_keyowner = "Aldec", key_keyname= "ALDEC15_001", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`pragma protect key_block
zSjmKksidjShQsfA76nBwQ0teiFzoZZWQ+NicoSnGqsbWtnh1xC5oIQygAEkiJ7KViOh9n3kKUHn
T/7xc9+VdDMh4m77ilRe5mmwu0QDyeCK3aCjSZoU/zujjnRNCwncEiNjU+Gv2xu2Skb7GZ2pLHN/
r3bxm8sfL9KDPLKc9jA+Vo4EyJ2KkfE+MdKkuK/XVdTgh9PRlhFmAMvYUBNhWNbe+GfbAcQqFErh
Wo/ACLuJCjJUcZa4Z+vmEqQtU8uNZWUzI9IHtywU7ECvMX0j/BlC1BtXYBIYzozfRRe1iYXGiZkh
rHs7xrnQ611g57bj/SBA7p8lNIET4VbFnbxVig==


`pragma protect key_keyowner = "ATRENTA", key_keyname= "ATR-SG-2015-RSA-3", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`pragma protect key_block
Oksyn1Lpp8o9+Nend2BRJah5VMeR8XjajkNcetZzZabaL63UOeUOV3m8kWRFtG+ALxcCfCl1m3XZ
RL/RbQaq5UobujWx5eieDvAIYrWHCxmWjy1EjcD7YuPi3VynYio+STtqql+Igru+3NjtjAZATsml
313AMJlgO8hvLTBcs3+r1Qx7i+2ulipkTg7bCX1sFywvBbYGmc+T/j6RXFVM0SaznzSl0PQYxxAz
yjjhfqBNDlAfLgRFjyyKSpGR9PWx3mC7aXsYJrTwQUQmd1jlXVRh8zCaqpZhaRQNbIlT6/ISEfAx
hJHHib4bco0Yfo3fQ+I+EtzPmOJztekW5j0x/w==


`pragma protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-PREC-RSA", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`pragma protect key_block
e7rJBFw+W3/WtP38D3h42afoJJ/Rkm2HnjfaBgwtnix2ZDHEEhff6JTKVpxpDVAzVWCxMD3mpw9g
f8VxbPaquvW06md8+ZtPdIK/wJS/pek0f/Xzaw89IFVZVwrBu41bCzaXNdXLcUw0mxpOqDYHymSx
Jabuq56j0x1Ff65sNBNgh8a1oQwjdthmrOJhQyu/srmFuA7WuGAgc+M7V/5OQqooDPxfwrSBcGD3
3829Fnjrp3pdBNUkFdW6CdGw0Nq9NrVVy+O3DlTlv7wb3HYpX3j5QV10SyJi8pm1Kyc11RZupF6+
so6uZpXpLqKdKacfvNIGvf//mBBVy7p2eptc+w==


`pragma protect key_keyowner = "Synplicity", key_keyname= "SYNP05_001", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`pragma protect key_block
MP8p1FS77Ed9Sa7LY9tsSSC89dhw/UQruLX/1dDyh/YovQ5EQema6v7tjlk3sQNwx8DgGo0uMPOY
HyVIDNp7U43rOfZoWNrw2vrAJW4XjqjbUoX5QAtynpqhy1evWKcMDqP2aYu/k6ItALLWHx9uCG87
SkrMPciwfUMzsKabSuJOsqAfJ8bsTT/ZPqg2iC5ErkGinWUzGTkpxEoqDbDzYu6nCwiWGoYerOLd
AMJEMIW6zBl5w9tJjZx1jGKUTr5+Y7B+PliG6CPNGoPDhfxd2hGwEl+X+ysB118mz1BiO1Ohm/cm
0hptT+ECsEZNFDu1nqi3uVNeHrJ8eJbUgkDmJA==


`pragma protect data_method = "AES128-CBC"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 16832)
`pragma protect data_block
dBdWYZbHDIgRBaJpuB/6u5zN8hdN07hgCIXS51d472DZhM5PXnJcxD/tJOwWxQNb1ut1InSoix7z
UZLBZGPPrLtul9XUcM483jESxGLBG8aKUdZV4Rf2BW685mMq1c+TJqmdaTYxE7aqsXsyw+fQpojs
aWlcid+wa1Nx7b6cBGqZqC9Benn4iw1qA4z65F/Rk+SveHw6qe0RcbbQmLCT4LMjw6iDb3hdLSqU
Z6xW0mUyF0H3YlCMfdf4ERKUcIXyN0VpKwbNldyJuluyDA+evuvcVw5zycbfuTM5d5lyLvk8KUHD
aUzKDwUYxFQyVzRAEWg65MNSzif/enKI7tM6BiMidRi3TsQUxOypSIVRusejluzos5wTWb3cwPNS
lZLHrd4zb7pCbIYOSZGK+ZeMN+VablYpGbYm/AIQmn5CdzRHLP6HM8FqVZz6tXEgmC6mfsaVHEw6
RlMAwIB9pa83mGNG2OxKzwSgBumDTi70cidI8ZnBxPURCb+v7o+HfFl0YL51e7tUbD35oA6QmxyR
ejQXqubfPGlpW0BGauurT2/iurFoVdAROupaVsEHmSB6xzoIqqrspj/teHuSnrj7inRH52+pq1Uz
+JrMPF0Z9//nvNZVfSC/t6AWi/IDI3jE07rvnUQpQ9ubzN0sVfljoxFFJGoUsU9qn7Vsy2CBaVO7
yn6iU7NuYbIZLIOQub0IOlE7B14Dym8GNgkEF6eJhAP0tMZ7qND2pMZelse2Q9WGex79b4EHA4X6
TsOrUoi14pP7AmwP0UREbm/lzQYV0h/QBzKyXgFh8vQCJTol+/lLMm+dMcORhXvx4QmVjekSXchy
rOAC4hekuhH9Ea2JkIo9IMZH9s3M9tm/9Xuk3Ja5RvA/Kn+pFzpYSyAHsUT6tuZyHQtSQCe47qrZ
v0i8hYjg+3O5fIucFNeQnwaVCuIQ+Hfss/tOfgkzkW+TxVjg6n1lp9njNSvodiRfP3OBj9rZqtM2
7q49L/g6FiAj7f7IY5F3JRkVR4cnVA0i5redteENSCrKU3+1/w+cAlbRxDy5VBNo7rCNFU1R0+Z/
bVAV63hG+N+8wDc2YeOFj2+hhRzHakrqlYl2AZBatqzFRHYKlrFHBks5jHiH31BoodB34KZdYVeO
AAcXnuGiG5nu52f4x4umPFoFhpOMxPdCv9GlAj1yo6HKBH+/RCZu5Ks1lNHx6fSpF0LscwRv6qvk
Q6AV9LrAtK3wMtqsIk/h7cVWpEzHsPhcbCOs8I6yBzvBd8GlBoTIWU/rrEOhmRTHV5E1W05WI+t1
es6aAp6exoi+1Zek0U/2BEDnzUEqkWkUbEfaL9p4uEe68L7Oobl6rBL2ZRQvHP0LW4y5uJIxkdg2
gqeqkxwFH26TX7FcAu/1qjxPt70k8R0+rqII8aATEhq4w+FML/U8iAYeLxEy2JZJsECOPdONIeUB
2ypzl6/QO1mIH8xrPjnO7zUZbV/C/uL54EZAqiKqoeFJ+G8Bjs1cigTimsuTmGBAVs54rJ9WfZQV
jCSS/3Wu6AKYIGOs7ns930VFw/zjsSzf1iUTEfkjWBDycQcVbBCARsImnVhtYMCCyvr/yQiyPt8b
vOdWPaQticbuu0fnEtOvELdzt3f0O+YC3xM+MCHbEvLLj9xPsv/2BSuG1cD3pLZWVLK3ewpCvIxZ
mUJAXcCm8vwb6eTqLOGiKG/dlgCy0uopvSUTUnZOz3oKJ9cQT1ZKJ9uH7CGLgoANQGc9CvyEQ7nR
5qr8Jweh/YsdVc3qvIV7nPNmpzEeYX4MWIzxuqqccJaUP6Izpr97cSzfg+DCSuuAn7KBSPQdxwUO
16jMixuDMW2eq7657vb/k4noURUg9BTAl4vTYVb9NjPwqInvT3BYhpy+nAHR3ZeQKsc+D2RJ3DvN
qqNctmNSlLgMrZjU9HmjfZY8IjwwoTjMlqxzCR6cgUj4vPcOOw989KlTdFwkS0nIQjGru7zvzM06
/voElfPPOOlH3ShHJuO65nyZRr6eWVQdPDnLEfejP5L0OLrkzSaQw7Eissprf2U1BItbPXa1WEeJ
yn3ImzbUXOl8Uu3KadSAw2HLRyOiR1TZXmUghzIX4DjeV3XgUUvi/oJ55ldSmJGzcTjep9bv0u6k
POvVzjGjGrB6qfSzL9qX4pY8hkf7xxYCoYxYGnT4BNZGZhOmryez1tyonNofdagy0Q7nRnPDUry7
iT8zPJPRja1bkFqioQj0sp471PqzN6UhFIuiwPKxiuhH0PHwpL+VJd9X2bukYtHTi72yqnVEyoAL
olbWZ79CRJZKOGPygEHsTIjKorOmry04CGLu1eMZFKiXJ3wp//0z8RLEO6SG7x/RMwKvmVrimb9Q
WlFn+7wjsm4UlA9IGS7Ux1Qqc3EfzgDdeiRDOsQCMFdiIsq1t6D9eBOEAyE6rjsA5kQXXW/lebh8
0p5o7lcvE+1iZ9qQKawxEOjfQxnjg6rRGLEyOjV1UlPbjVQjv6l+oqVwWREKCobf6fI43mSCg35v
XWfNO/aFvMwDfWlfWJVdEgsVC0vRU2ialwsTbQ/XGwy3LatxtqLyA+y15e2HTm2Ujh4tOEmuJ2Il
Vj/jJ3ERyEeV7r+iYHS4kmUmIZ7Xy1SOJfXRdIc2Oa6LE3Jw4mf/1xBpeLnVepanxp9mfdMOn3z6
XRCN977aKAOcyFfrz02QBVa9rtV8y18U89Ewt3Ame/WAq5f14hIJcLQgjE43UF8hesCAbJTCK7cn
D7FvGAuOb5fQelGT9FFLAUr4FC34qmsK9Y3fQalHhGYQZewXD5wv+02HsFWUK8LYbiYTfUIkrI5H
32wfh79dhCtNmWitjZ5nCh/xnS85RG0HCu22BWN8LOMWpoW8rwr1K+kDFNLecRVvkmoVS+MhxUfk
hydyvpceDVFccQeSgzqGv0cdEZujc+I16J3vAk+mQiPGePonERy6MuQvLcmycYfb+HHHGL+/QqXp
IRtIEsVwOhcquQgrNAPgru3jXfycOaFljVtdmuvC7uvUSK9TFrzOnZPduhaepew3yisq59Uk1bOy
yj7A0+Cg5JjJDWRO+p/MpOTJMFfAIW/QWvamIpnmMwdH/roKrOITQde/E51vYlH9vA64575jJtSD
L9q0l12XwW0hmya2BehoMpE8BDaTCTMNLNncqxOySE94Tn1RLuble4T+JIaL2H4ta+qOvI0oKhCD
QSKkQ6PBXUJgerZy/CyWd55VQR4TKiwOjUPGiNCrTLso4Cc6L/uFHkoc/M/1ARfcGlYeWWAFfVSY
Qy4pcgoXQ7oKAYqcsq8ZXLpvNw/RwqLfvrsC0h6bsu+/xrlqVHSCd5L4WHXLxYpdfvBx5mL80bxu
c3L1mGY+qGRk+EguH5mnV1Aelp/ivBDwlCD9KdK545w2w+gsKrkA+AZge/xSVIVGQySaMipCvOTq
X+g069t4xqvHtsxF5UUFbrveUsws0Z/AbSf0Hf9+3rmEWp6UN0WpRSLnlpjP5bHeVh+Mkc9KFGHD
WsMY/ldPcvfy+hEsdgRT8wMnpiGF+sJV+derDm6zmRZjbpXCvCMeYKtxGTjoIgaZ33xFkwcMGT1R
385zxh8ZRm1SgXiUi4s5Qquz4T7rjeCwfqGe1A9GWvhsQ+dB0wsAju1Jf23BblkOVdkvIuRNpTCy
GDvLzCVUe0pzZQo2xpW7OD7T3TA3OYRGu0S5QTjq2oM6p/PtwDQBXbH691OKJOuoQH02UgEnfnpn
eMSaKedulLxqA8wa2oNWbAvYsc2xAJlesAIm4q21BxCLOaYFnzksagzmYH4zI944CKLC+yBp3xqa
ezkHdET0VttVFm19D124ZZbXzs9X3Pe9143x9AIWDvPIG+RVnnNOvCU7GktglGVVXGg2qIu4KdTV
6Ba7OANGJMDU16wveMneysdf56C5cO1znOjaFEXpDLBvGCX4PWkv3ngBkOsCzE2BsYyz2R9DxwRi
v/FjcR5aevil9ML69XP06S6qq9LAGsAyXO4YzrVL7XBqatc8G2JBA0YCbRwMfmNKFL2JHbjpcscz
tPHWaMN5rLoWHfGNZ2IUYLf0sY+gcvC6yoK97pKTO30qdMjeqWXX3CaGdlplLDrjZ+kU1vdgAvzi
IV2r5cOlkqItQ8rByGHu9IF8XlHcASmuvgCntTwhUbq6FQ01+ye82lZ0SbV+2EcyWGTiNlkFv//V
AzK/KSWHqBypSFR0axOfR6XyLt++3tMWxF4olqsflnnakOAfaK5pV3tmtA6sr2+modrOHgz2wCMr
eEcefP/ATO0gMuEEYTZy5RWed9LF5IHMZDXDsw/comXeK3mMWkX6P/qmTQmeUkDLD7IEQCE2+NoZ
DxwXnwenhDCQtsof3sVXMf+xMGAobk/Y7ekyUr9RgTblOCdGFypeX06PdXjf6FA7aNk1vU+xjuPA
Z5CUZgzQF4/nSUrxOvrdtN2jqb51EK4NS8LhmWuxKbwOskA6tQrgBv6nWzDQL6TdUnrJKDQCnpDt
S5mCscUoWR1Fj6X2oXm6yG5hTJ26zTTXVbvAKLF77JxBwCMbnsSbxHi4l3VxRNuwS5sVvcL59k33
MdajFrkdQArvnkQagel+h2xUTw9bf0Dc//7Ja4o+nxMFxjEzARZlCdOnTMwsVp3ngtt6lVS5U2G8
SU70SHoRoiFs3EqCG0oxqjub3x792fu2h5+ueu3RL4Dd2KuJ0/ANDYM5duGiPsBreukrZMPYPbF3
M9TczmrfVaYYocWNoof+ngLgjxYg9PRtIgLHaU3YNGm4ozXXL00aqabXGOcft5eTsvyOhoO71viL
BCAscERJiIBzSWoG544Fe861Z8VyfD/nKTUfdzfPRgAdrRhahJSooD8DJT4902Vnko86TkvXGTTU
CrZkFu37ZqrGBfm3aDvUhEzXQerZEW2eDuKsRRvFHO02ry2RYU8708Aedsgqvrqw0RkkIIRPOBLv
qIuJS+9KPKD3/q8VLy3uj0rztp/Fgqa+McGzHOyPAMnrK+djELbgpPJtG6bqEQNGLq7kIKSSyKxJ
9nyA3dqR1XcfDO7dZxI6HSib0VcnAn2+YeeRDUVu2qe0A1YgVET4cvvh94egT60Ullcz0++T9iox
5+Ssbctr6WHYLQm7nCuWEh+aO2n3PNcLXdW0ARNGDH+/rZN8PLwXJ1ChfjfRKWrsLasCeaWQz9hR
OnMHaSOwYj79SICT/faLJ1v/M6tuZBAqKFKk2+Lj6QkC0BlHAn1lHGV04WztY3XrfwJC6aR3JLP2
g+JIprrGOON9N7N2dEEtcoF8nlzM9YrDX9TBhEUvCd+5WH+AI9wBJBnXm4aCUcrVlZJGjJ3vmSuL
a90HO7gc+ovpovuBni9I8Kp3UVD5IQ3H9XVA/nqev1NqpJCB99AP6+c39MCGVbYKCoVkrCArlRjG
ntoy6pedESpxSI5IygebOlqA8EOAauD44W0P9FdVdvlSKjoYC3apMtezE5itPJpTUosyH6GiYPUL
/PldlmOukU1o0tAe1AV6X5/2D1iUsFWA5SsfOFiah4HmmFlE9kqxzFZ1YFbQdnpwKXjzFgsb8q0s
/9moaBfmdpfPRAg+SuFZrJVvnx1VhkYnre6cwu01A0+Tm+D523gQu0ZWa4u+nlJE64BHTEPDtSXd
2DhGsVU7T5QW1YBRrMJxI5LkTtTKbeoCA+0mgUzrzNtJ+WggNFulgj5moiDblS8XWcEmqKlU6Aky
wx/yZKf9zcUoMKbQbY1nCI6PE4dhGZOG3V/kqy4bhgCVMP9phmcHkkIoFeYrZ+TilWV03Obm9C6k
BIDKnvnc7/XRiUBZ3cXesGlCnaPoLf1rVXTSXeOZvRkuemGEDc/VDpcjGgAt/6w04NvqvDcZuftq
dcvikz8qNe6Ca1JWrLJ3BYNJwFX+AIcPcgQbRlfnUVQ0Of8LZyxfITl/8ed5ZIbgK7N+6+laZ4xK
qS6ou3oPh7h8dNJSvfKlTj0FnhP/MPp88NReTaxNXtmbxaGavmkJIuf9YefhBPPwAAnbT2WVenny
lIMMml8WTy7I03Ov0EITa+B0l0hxN9ZLoPvMS8t0rfRhXFWPBxDdrljXUqgsMQbdzD0wDfvICL4f
06iLOUpjH5CBkXXs+SxjqaFq7PLXGeMJ7UKAuBRW0uK7iizBi4vhEsPYcmaY8PX3o7m9qqvxRNQv
41zJmauSKSbFXCzj9/ITHLa/lQMpeid+MdNRH8L5WgofugWgt3DXFT7wpxEyR+sdLx0fKBMIxSsF
LLHaun2olLtW7mx9DetNLisOmIWH5/vpu1Sky6J6aGNyG34RFez11QA2oFRfG3Q9XM29duFPO38f
3XY8yVmX1YOlALIhdbpQDIW2RKp7cQ3EjYTHXB86KbgRxnpn773/X1OG6Htqm2BgxDai6aWUF2+k
x7YmseOfsFNhDEEO2JWa7ZFrp0WBNFFN2PL1M/S3DJxQGEa/rT8KMSGaFSjnDCOmuTSCQWkBLJro
RdpIiPt3dM26ECbWSAHhdwakwbLL4WVa/YHOd1ULvOtAD38h4Tigh/2voqzA+H6H05fAmsyj+wMd
2VCaxHp1NRH7cpb9IzIjDsgkRkRH4UJpSBimg3XEXgeD2QkQizWrFfSSvM5WF71TgR/9t0m42w0J
p13UOmfltrRdPpMUd2/9nqLZr8iSF9slyvfI2LziqAehGGL8JvGK3hSsDMU1r9y309pEPkc2OZbn
TL17zvcy3QJUJmzJigoTO+pATDGp40I4PRMDUdFhJ7uxzDb0qvWl45omIWeyUEt5rxbhbhQ8tjkP
N9x4gKE3pXhVotIjqmObHB4OH8FRzeH3/9/ng3cWrft+9Xr6lFU1b1n3nFTksrwe+LZOJWvrg8Oy
8Dq4kOCKrP7mSjHNcAQYX2lLSG9pTLff2kcyIoUHb6ESIpHyDrCP9gGuHkHZjmwT/3QrBrwNWkPG
nmgzGh2xFmNHHNQBsAMYCZb3CX2HtbYGt8wFc3Wfl0Z7L/Njj4S9NCkOZugTUPNbAbyeEMvtVEUS
rmCrrknVeBoJuutJUhUT/Xm4quHdUVFhUCbw1wKjF6HI1ya0HN4Tl9HGZfjRVkSybV+PV9FZ3QNQ
I5qhF3waN3oW5rWpmh8BOe6nLris1WvoMxr8xtXy7pY9edXq3VHCBqmpg6gjTWUCRKRrEz7jnZTW
1pYcwzkTdklL4a4DEwsZvUpBq1WqRGBcQ1YpuJgWbYZQoRZtuSCUcS25XDWPo37wBNFsbUvbt0d8
mNdSms7F5B0agng/hUoXJfrPf1fJxpXbeqRwYYbucEEvsIYEPLnFzq1Ni9hWCrpZ0gKxdeTwgDlD
paRZp7qLnB1lAkr37BPA1v7rkn5I4Rji8io3y0vaeAGPPNUntYTuFOzv3ZxlUriyb1647Q4QG0Mz
ZgL3qCY6mzL2kdSzzVenIz84SLY2ARoJO92grqFk5OrotO9MnQl8ILzzDjJslgwh9OVZnqTQUeRk
OXrM6/N4v0UGiQcqb1M4PLDXcISzMM/WMLPYszS7fgqyNxrq6+kTUIcbLkqgGnE2/zpHl+iNxJD2
Iwv0zwvv6jL/syz9irhvi5//qmZ5SwmACgQEyYM9b7S2sA/OsTYukcrDMkD3wj2n25kuGfM4Dv5T
DoMOfUPJOk7UqoIhUskiNv2DPIjCy1xjNM8gkmJ8/lScTCjkG5AbXUwbzghlZtla+IvbuIngTQaA
MCob172KG6eO6TLVRSJsoyyyoFOMhEoxoXrqdWHHRrq/31zNDAvBP5AiaK505/F46v+gj9tDmndl
lazkLz3pagPnjs3zztxICiGB+B6IJzDZ3EhWGIXwQxrANBfIBa5JzB332VF+DyQZzTPzGSRoDw42
XLC2sv+dQjbIpxahjbwThwyz/uf86L5i3zxL4e5kP55OnlyPo4CA8nLJqQ5bvAUx6588IRv1Ids+
5/2569V20PxjlvRKjozdQhXivJMQ2/lOb67HtdBZHgWsbt+mB7L7zhj9E+5DZiscbxvFmZJT99WE
WNbPzU0uZsYNrTMY8lz2+O2cSiPXIBb9qj9fNAFG4x/GYVQcz8NK+TCOH8ZuZ17cd0NEhLMmQYLq
0E5dO9e+3hTfr8BeroeCjaSVZ8wDAsNygyM85ww/HIQtOeKI05InWxY1zfSbc0IVkYlDZpbk3bcO
2T2UnTYowi83QGAWvXrdsq8gFgNIpPIwTlIIPXGEWKUbNUjaWgTQfK62IFJqQi3WtY36IqfNlQMg
h/ATTUAeMuWIrfFRCOWl2b+6AvaBMD7HvCc7c/xQr0qgXJ6tKtz/dL1CYIxXlYKLi+Nb1MZNH7XX
fJQInPcUD2XeO/L327xr9RMySgqTimr6QS9U+zttys66MFecVQfuvXMjQUMtSY6FofQpeTNu7WaT
co4JQxKhi/vuqwTG7HwMNmsF2a3LHmDb/0TRZwh9IWWsxCeFAQeePYgp4sRAuxt1uY+bBUGpFrhn
vGURnlNPG1vSaDL7aYQURxkMPrRxzO4WDsC8kx5Tys+46YC66afKPSCHWlN5+7awkKG76hFkNgAQ
Piwq3ZmgwyhWzsw3IfvIhE3h1v1jkgvinFtE9iEmKaojhHH0eWoUh8GSs0m2sXSS4+sKAg5Zt7qG
RqwiwPpxn6SWy4ultkmiz4JXQ8CWEnhqu1jHb28a8dUB79+edYxrtwL4JqWudtBfd68ZdtKHxSaW
d/FRaH+f2aw3EwSnWU6YhG+xmWKPRYIsrdGfZI0U8DFg+wrMO5rckTxGcof9CHjUYN90wDVLeQjS
pxOIflrOXdrw9RFLTHdpnBUOMPlKP7tLTQY+FBEodDqE8HyLmc6OWkAnPw814mwF1ZCdFdgaQviD
hoYeJ1+Mnt/B3rMToUCgwk7Bm9RrnOj1TX0EN7LwWVjpu5a5cp6kQ1kXykIqRjweIHiQqmSGATci
tEYAYLLendIbcVK6QZXbLPHuOQ+cdfd6GbesPBZdupAvQiBFhx3Cvd+NBHZ9WHMEWoWg1767hZX3
RGa2D+XkK/RcZZtTKAihkKa3CZn92NxdhkDJigPdD5AFVyq+UvAcI2d3w8ooyUy/qHFa80vBxjfu
j4UaS8XqlGTR/bVe1lqPpxlcwBVtCnnRHmO9+MXH/kTwWsyFftf1t/ABj0yIok0DxdKmtzkQ19Ln
Ys/1Rm3up31edlrLaMyQB132d3H8b+lrFMd6NDYVA7nGv25vEf1bnIMJry1UDGu9rTp/Z5/zAfMH
ChMFgqyEPuWFR4riHuL1Gm/X1AyRi7x5O2+cClrKwov+X29Y9htvoPj09gGNuIPwWAlTqOIBCoRI
5Q5PJvyTiHfM4+4tl7xXcfXNNedM/8minmFA4Pxu9yaEyxjpKz4zzmkLtgESmg3R+0VWYMC+9UsB
bcO1kdNIyYda3riNmIT357/Nt8R8EFzMD00sO/NsaezHqbKt+M2KdVE7PBsryuwDKJx51qAXHL1T
vZZ0L/DiGnkUV8uV7UqM4ccxMhRsPwhORfVfniTANaktjwpclYIBjWgLrD23DO40oDjqJgOu7nTk
vydskDUu/V94fLFlJo6ZAraoOO1RVseFyiu3FDItT7bCthJd4qs7bfmrNE1afK4YT9yIUXHKLLVO
KXraIUIo5UuhI3Sb9/Gq2A8e/rtG67/xY3z31Q4LXDmqQGhnIBAzDQb6T+FqEGZsAspXjEWFOpGY
AcXy/YyKrIopOtADoMnoAU05SYQI81AGF5/wVyF/bYzNMMY1gAwYlcPexqWjnCvEUGHwVppxdq8q
Ewr43cJQX4trHUtdpozttx41B1dNrKA3m2mbey7PPkwqcfAYLUe7/K8uYaTFSIpIcQazb2CV1I9z
flkG+kro2MQq8ny/Fk9KUDmwbb5H3JSI7yAUIdDojcpp6wq4cPL5tG0MiPNBtXcKKJsmveEhW1a9
x1XzuhQDev4aW4OCiyucU9AEF2oDTW/ceAjcao9KU9fBVCnQeZcYS4ldJTTEKm/vEn+j2WI6T9g6
iUmJxdY6LhmnHbj2VtLKmR491SqzEpsRqvBqtJR+g1os0Ba5G5O/CxHIIwPPztB5ScGSyEwR5jD9
znL7C/D13+WNUpEpq247pF3aqiUq02IM9LJava0r8jX0HmM8xafuzUhMxqfLKdCEZPTc0y6Jo2f4
c0/Pf6gil8rb6ahZihfZeRJE9il0tjOiv28sLm+GhsOxyIQtkYcr7M7/UEn3dSSix9J3tszkqzqU
E2UULS+WK/PHLrZ+T9i/DWIcu8no1j+G/Y0CVQOlrLkZtyNLg+J6P3Dr2Oys+bnO+UZ/bHBQQ5Ks
1Ls6UM1bEs3w/aI7ycWlfuFpxKYSRpYZkUjlXtSemqnJv3k9ho+l+Behx+eGIN12W2/iBL24HuzP
5MxhMGIG1RWEbgoi4S6FJYM/kN8MK8c4pJrUyowY0b9w1NQimENQMusqUhjbTIUlGI5otEaCHgxO
ZEQfogL1V9CfET7lQ3Vk0oEyAKWTJQG1neGBdAeywdloRhtu2p6YuKeqcB7g7M1NedJwNXKhteYG
uB4K3ICi4OP4+ifZBgYmc4q43L3CD/cYxtuY5yK5Vy5q4Ev+Pr5/dza6jShxJTrlFE5i3WW6+T+6
y+taEnyjTdO1w6VzzPO3DbGEMQAaOEBlFr9+VHro1exDWvp8ZUG4afSku5etjoL88Y5ijXTV556v
OmD8xZxwvpg0XnGgtdgW4NS4CoxzYjhymKqsck0mc5fSmTKVe9gtP5KDu+H8AgimkGsz0QKFSpib
Zl2mGwgv8ybVykuNWNVrdAI40LqCxXVWkQTJM7VwPxmVd9RbxlOaqrJgwn7u2uBP2EalzXDxbzC2
X20mV7GTfKdH6WtC5oNUTsLxGdKJYMPLEQAB66DiJ4k2giNKMZDV7wrey2XIugp98SFemkLpjp76
xwK/ld8mSiGKCHYjRYxfGXOjGM3iEuAxFk9N3tNJB1fE3eO9/nNLqu80Frykw3qyFSi4i4bBEPoo
5BNcpLOH1g81ooqYcEikMalMAEu863gR3jTZrzz8VU5i7KoZEzVeoTL9Zv5B2l5aQxDzhINw5X4d
gJ5RMeRUDvPp57t2conaEs4AQePENQrJaJIGyKiglld/NWKgY4bZMcDYCK8eyhF2a79UngjIqB03
gT6WfGjBFVzzYO73n010du9i6c1bosEvOURebCcjhDsVHvcZOqZZe+XyAW4QxA2Ys/sDVnC3bmn/
TA2kyVQHNr/FiWjksLZxKaPpGfcn3jgpRFSQtOdCwJseoGNbQvHPdIaEnZd04QVtQpDpBefeNbhz
N+EMfV2xgCSIWACie47/j7Coj8/9bUcgmJ/6kM7plGManv/TLdB8jUL/ll8bvN6DaCfr0yoXyxkG
hIFDSRYd/sgJGJbMZbonWzHRDhtpiqH4vZnNXrlH6YuAF4jA7jX8f5kzXzd9EC4T4ttIndwrgrbc
3yzKRbX0s0hkP64bV6fSkSiWDDLEclTmabMn1JjEJWvPpsclFKJ0f10aOwBDZqZB4Cgux/uq4vg3
hMgydYw+qXICWhGHrdBJSfH9AF6JfYvu2gufsv0MuO+2KRcFNMH+6AFHE/xRg191Bn9nzs7yH44h
ppt52quGBGo0lRL7AmrfJn31wLrC+D/GRkQyrokk1A9DJYyJCEJJjtBL7R3YA7ObaVqEvHZCHn+y
lJGvhkUsvQBmnukum2m2PHxrexeSFvu1WizYTAfqbNoeuack5xhuxUi5c+9rS/AilqzuAXSr0FhJ
VK0qchYDNHxLH13cnvIKEBeNnisrDLHVAy6SaTF4i1B7gz1im7uHEoHkqS8+ZqMySjjyT3T2nU2G
h0KBFFjDvMAA82RbLRBbZByAC8vyYCzpuVqVlVdyK3U/oA/EwwLhiTXllQpbZxrlG/tXe+daMj3j
RpcIHcA6NLuDWs8jwr/pAG7x1ngGhCopMZ91WYggpq6PumJwaU0xzpIOvxr92NZKApJP8/8D/Jzn
YJKchOv/8wo7Qb/nzwJ1s33Fa8jpHAVLBE8fAq0fHJpzq3bMBNJNFmaQ3PxPu6J7RwAWPNb996As
E1lUMPOimT29U44CwQjo0/G/ZsS+HBX+4g+HHi4JsB2/b4g/9xVp8gADR18lMB5fqtizNieh8uOc
3catyS0s2bbNCnal05jUVx3HlEfS4hlP4PdKDtuGLR/rYJFtI6lfEcgcFyFxKRPmFkxOmFhogCuW
DDia+YmiS3KvoSUfeXQPMJ2fHbgNrSCPKEjmp4yEThe4VGY1bhx1KaQEWaw14XlZM54+92cYjiiF
BzBYMyuk6WBENOZzSk3BtwMj5wWdlRR+TXmUHe24ovjRF/8/GhiK2mTa6qxRgb+gzhJuPDngntfD
TK0OT+tiwvGNJvBriF/fXYlK9SuA16AgMPySzNNfQYOBe841ikZFLO4HNbvzf0d0SUvkut4f7/iW
+eUy863eGVGWpy17yQKgwJ+CT5RgF1ANZbxp/f9TEe72pwa4/4VXQcGzC7bzHjjl/4UQnE5FmdeV
x8f97IF6d+bUIsWYV1H8a5QlmSHpzhRleAfq81Yp02KoYPXN52AaT7PsrKjC9OIudMJ+0JEOpFHT
Wl958J4ruypSJpsNH/fD4bEZovCkUCSLTprrZcFeJBpZaYvwijX8IiVjBaFBqb7+7H5XQHnfno6b
E1epyIyTQUzVaSLt5/rGztuHRYLVdjkcl7nZ50xuhtGD+frrcYzLB9eXnFItUhwR7AVX7Hv6zgnD
ro5L8+ypyUJ3Ur0hWvpTviT+PbDYKyyVRXR3XUjX2SqED9NobdvuJhkuZ5epjHfzEANBO5FdrgU+
ZKcwkCfrV++gnnuK5u14u5OeWX7tzfL62R2t+Zls2yaJ1gxLEl3KnYzSh71q33n888KAJISyx8Fq
d4/TrUkD9Gf/jsxT5YnvShPqrUKgAtqgJTA4OCjM1A8e4nZv0/9VHKEhjraAu9yf3qe9flhuB3pb
XsPCnoGe9G/R10aHSrUUyaoAb8gpbc27iFCzQ500mg4R+q17mFXNeOfnTyQOIgEqDjvF3iepKFOW
ErXZHIIOKAILsbvtqaH9WoYQf/id0DB3bK7nb3VA6u/Lbwc1nTE6B/FiwuYFcnNG6DF75FCq/HYf
t3PQK6QTD4uUhPG6+qJKmZa5mRgSkVuYjGECQo7cxOExc6iK6zHg0y3D2fOs1zholOGhXRzgrndp
D9b1bWK+eeSN22Jdqc02tnUPCKiIcRh0UB0B3ZTZlxP6cZy08u9EcwCjBmnllL09biB6sxPDhLZW
8AJ2+Xrr6TFskD2EwTrmj+5GOjTUwculBCW5VVzZDx8yGeA+3GvMbKJknzcuHT3bhffkjjcxZMer
3nRF1xL3wRZ5x0kgBNizMrDhF4RIE2hfyKLkXimNkgxSySJ+JQGbADeD37cAdHWZ9AcLHpV+mdee
RTWTeggnZTC/KQCx1786q1xuKlG3fw+LzOF/mWJEwcJfk/IOomLDDS9AxPhABolaizVe/XiEGqpr
+ZlEwg5TEqYP0+p1Vz10LTaSRFnwhiGn3FehBZ+jiqYd7PjnNdEXQ67K+B/XP4KBjOaPqU3JEkiz
+HjA44RVn+MNiX1/Oj3WptKIuJ9uF1Y4tHHiNXcH2v9KBLD0ObLPJ7SYCOqlAP2HpgxUUK255HIm
Bz9+OGuDry2i0mXmvhz57gy/KMw/NIQ6hKAmkbeCwA3lnk0pF/t5bengg73bRLjjBgW/0VbXTvpq
tf46FwBO9K/xp++udUKmIH366hhe0Npk2KVl1OnO3T7tn8dPQhYikmpCSLVIPZ7eC4KBRXSrnmtv
+FQfSEFDpZZlqBURkhcW2WaC2Ti1Wx9ePchsXkhs5oeupBzw7TbaqbKdziL5jL8bGiR8D0AlUkMK
55njbRITFle40b5n4+ODGLugX62XsluLUmrErBwCtLgvhjVhONll9b7zpspgXgZnVMR9/GvgopaD
RJ3ixXK4LZ83Dtv2Ivfmc8dDtLjCm3UV/yUzI1x1QpzrMpTsWXzUi4F3LvJq2d2Zsfz/fqEyqpAS
+IbW0ECAJx3Q8NHnLqacmPt3ADdp4pH1E+Sn/PPnM3SYavDEO8RBUDZBPGaJdkZ4S0Re6FgksZuD
WhDLPfPmpEEUa1+2GCgVP2l1olWf9J2+LPqCS9MDU2s7wIQFwtvG+JMLwR0Ay+dGgLQy10nGznKa
nX2s0otCLW9ovTdsob+ezePAqo50IDfEwFfPcyIV9MSJ2hOzmXty87BK4PdEHJr/qre8kT/RF4Cs
IOiHOjTvuL+2iJVVBuPLkS6Iixf7EMifPpj7+wFjiOEY4AaHqVvFKQu6nBFI4sNjkpu+A721+nkH
9d3F0XwE0gIeS9ftzboW1knPHnFEsnvDxW+77VZrZnx5EenqgL7flRAMIWieh+b3c5uD1Im8USoP
FrzTr15BQeV05DBP7giBa6PkfqxGzCg2cWNSdz+rAt+2o3UAtqRWGTKvnOPQF/0YRZUiy9DRhqdV
kCrMoU/T9HZ4OjVdYw1SeIbSCZOQh8ZlbCXtT/w0KOsxNHRkPiw+vjhyw9uhMR7tcR3Ql4AMNJDE
cu277qg3lECg2PnIovgf6MBI7YWOCJ/RU832CWEfWG7QyYJHeUChbWCJzyGBV4RF/36bGc7Dm4iJ
MJ2z8wrzZtkPR84jeYtASAWGTbnxT9WajBXecdUhuZ+1KSCDss6DKkQIzyX+1+clx3KxAmzlitK/
aSx33RQu1pR6Y1Qhl46OpGnZK4vlizlfLdvIJBibot7Wlt23MiZb1wIZbQs6ZWH/Q2868UvyU8g5
OKoQUeAEanvkRjlfiww+V4OS0EFkN05wNgLBWAbKHQGYK1uMUt9+fPRj9HejHKGxqP9k2o6ojGZJ
2ci68p5GGHMR9YxX4ZajGdZSD/ookuNhZZovu1S1/wKhYrP45MteTgyskX/R1Ypkx4FWfwdUdFWx
CG+jMoxWOlFk4P2C8DaCF+NuR6KpEpYZd2YisCXhW/t8Cl0K9Kp7kKcqnf4/ouqR7n7MLpngjdJ8
Gr3v7BfmYyO5jF96W5Whr6OZC6+uwMljAzijOGoRj7zvkMx4148BicnZToyucLONLmNGuTHckk6E
7pfjiuDG74pgCYIihZWB3W5FYifAPjcxO+y22m05smAV6oQE5BD0yfeM7wrGXj8gWo7Gr/0IQOVD
xYIQMhAWCGv2SXY7tgwjLaM9KOTTN8f2PghLrn7NNpeyoAB+IFLfk2o7lrmSvQJrgTrA67yQbNUm
v2F3dfursAaVM7/7PuuU5truuMIzq4xjO/Pp4puG0CKWgbsmB6csOkzFQ5nQ5tpr9HMy2yjwKXlf
lFkQa+P49cYBIGk46G96yiWCMI0Tj8oBCZdQzQ1Cn0H17pe+iXS5SeedtY0zig/USv9nHN4wc0dw
SMrcAT46r2pgP+4ChLSTcrP0P0C0J/CEPwl+OASjIj03TDXK/9zNt5ZBBhW9qVqntlOk4otva5TF
z4nqHbWtqEFCov0Sjy+AOXDzewLfXa9m0PsOnOWLeY0OeNXNBMRfEyKHX8MdXrJT1E2e5MBEBSZ4
UdbFaf/Jn9qjWUavTuGhvo6v88xdp3cnnmBnXBkjsORfxRX5SwbDX2x0J07qKuONhDXYfuDOaFBa
wOaTH5QSAqxcH/1cNjIzmZLSNS2jJtuhrDFoe9ueZJ9q8w4tI3QOhMp8m68Rfrxd46KkLJsv/yec
t/Nu8Y6W9J3MSVG+FdvRfBnMNfkkoy2UIVe8McEqQs4CF0QkeyhifRiS2OEkDT17cas1mMI0uJ2/
ikwX8/nddOYmhVJ16JYYBbmLf0akB1h0+ML02xN9UqhmYjaoCzRkAV7SyXC1/Pj5BNRFm2Deq3GK
A1lOEb9khh2CbSp1tVzUyNkx5VUxHWoHtQAsxCE8CXhDq/luyn5XHgbLGLjiQA4zAut9g2iLcJhl
1+xil7kNaWXzFWOUId5kJyjZuR5pBfG4brKy5bTpDl1AJkCNWz9ZRx+gGpeKfgr0bKNq5bPHIT33
81etvTUc4RACqgB4AAqGwSs5B5G7SUuAR2OBdSdXJBp1fCum0b20c2+q2lOHf06s9B7oBlxHD9Xy
qYYeK9axsVyVE+nxnLyE5SkNSqaa5j9lj15BgmdT9yCPvsuBV3jTVSV+u7WLwVrXXD8og0MgaTbB
Ws98aw82eQ8T84CJOAB+3pUR5HmEPPZrDFIE8y71gaCDf2BggLFqfAhO/C3fFL2SqSRdZ1SA6jR8
guqKq9gVGu1ZfMyMVi06qyjssmVlBK5tdYwz/PJa/4DyVXbdxvGU2CztQEGR0lceS0CFahxRpQvE
fCw7tj+litpE29Lo5z6A5Jrz9P+Yag07TIDxx8HjXbQ15AJqqe6olhAc4i1+GBHX4AqkSFCPdg4N
s8pLgsrbFzMobq5Nt1lm2L4MtRKckRpgOyYzG6QBZObGFHWLfjbKTc+2ZQAwrU61WgPM+R0HoT/a
GpHU34agOw9uv0Usn/Yw8oeJ2FgHxfhjCYsa3fbCnN6eQJM9KSnfgAwJ/sNrmgqltn3eO4EfaB/I
qeNvIi7/VeIOatu7yZ/0O3+z/aXWgIk6mDdVqE9SJfmW/SIA4JosEnaySciP5ArhWP4Rpemf95DS
ubdRSMCk1cQWUTLPjHr7x6VnR91vny5yUgB30iWfr89tO8mgWCH69C+I7fwpg9qQQFb7I/Da5vZ7
0k1UOC0wARML+ZBwe+EL7Hma21dO6kbZJF4dPRpJSydnc9kihAad6mF7HCUXc4xb+VPvNmcLnxwv
LlIWSIAtQ9svZrea0aEXbVZtU83VfL5Wyu5OkpSlGEwQoTZDgoCrD8tzAKHUubS/auTPvoj5Efub
+3CG2CmZ0PkSihw/Zq4NlOpyaH3sNc/VBV471HtWbgUrcc70owP8a6qp/XoBvgH7UFLW1H5+77No
S/+inaZJ+6PV3R97eyqAoSzI6Vj5JbVEyL6WsUuE48VUqQ0aL1rOTS2BhKB43+BXtGzUwXkwSQY+
Q2r16a/991TEv+VDHtF4wkI7uV6rNDC13YTUlZQjDsUqiARVlJ6D5bHFLSD9tBVRTE5faWQZVQfz
6qENsSF83qqDCnIjGKKjLD0d/guLXCPGAwcWQqfqWh9+O+MnquwxPkGNgapnPDBQq3J37zSPAjYw
wAGyrYhTUEun2D4Ou6dgXYewtmGyEDfGXzXbUePJq5EYuhjBLtYo4Feu97L5jkgCpahhEHIQXrO0
NjUYgOoROkeonL7Rnp8HzGyIRvbpQwvC2KhyHYQe6AUyjpjnSjx5bzk+HM5VdzIn8H6PfKtA+Xoq
pbndgv4UdjEaAimmKY1qWE7s31EOybC58Id1eVgolIGhK0qIdUDwA/eSLhTIgFgG1tc2ll0E4K/2
5/qWcHUs2atbRoRS1xFqMGrdrzIo+XJliK9EmTy5NKk32MEwZrQeo+KurUVISZM2jY+4DAfbSnHs
h6YwM+xoDBIDX2566gV4i2XELgGTlz9cJZKzDqgLcKA0sztJt3a1v59iPI1/H5NXJ9jWgQYjq1KY
+sV/cFmpu13+D9+SjNVxn9VRXe8ZthfzQNfT9vbj7II3x0d0GUp8Vd5jDtLRr49tERtwh/yPaODM
HjweI4+N10C3vQL9Hx8XDJKgXLiDJ2dAsHGKctiQVhNQI/BaYND9oSBeKBxzMptodqx9SFas7EEy
/E3obtrT1rNgp5jlhXCHXrzErqp9suWm3aJMioCeVVxquc9c6WLOR4IDCm/ab7gqfbK9e7WaDziK
nDJubS/zFp9um0IfyxdGDPk6ychnN6CPRV43uOOlrwtl6VwiBZzKzK4Siz4S1fR6Z3Dn0aGO2Ono
EgneLn4lI927572GpenZW2YpcOA07U4Vp6M7Y9pf147m6Bl9XGtjo18AjqIMhhQHZWMbDb9ozqHe
B21wp9aSulk2dcmDE/6E+vmTZ+T+VdOfIZg+6GE3HRh/YINQlGTHAosc87fgLpY0AYZVflsSTOgD
f8VR07p6zellXDaKzOoSp7lMLvoL4C5aiGQlu85+DtKCwT5oUN4Ak410J0OJ05/RmJA8AJEPE+q3
E8799lq1dVFamru89ArVvkEntaU5hLen/u8/yaFUW5FXBxyL/HJXt7PUaMwglpCgxuNFjT6qhokd
N4ptQCMjsXC69pVeEwgQpYYX7F6Dl8j6fwj5AwMZuBPYOgfSbEQjVPyS0hdlnuIu2NCYCKQpGM6m
pyhsKkoITzUQ92baMpoA1y+TjHbFozKqfsWDEX3CS+ouWmPdifVeKhmi2thDAui3PACRoLUEm5qk
eaAqnQIF0jBxROeeO/YmWRs9Oxyz+3wH4IZKawnCJDTmj3gVaYqD+T+tDXAd4us9f3WCUFRSOIxR
JIFfDx1WTL2FSxX/DYIkbZPlSyldeAH46TGUuSdGXLMFI9ReuoTp3/ZJN3yF/yCguwrHxv1dxwSR
XbJoZy2OGeMWfOir2pzyNuHzxKgJRruU5HKz37/y4Br8/SAkQNQ+CLrXrirXo/MT/PHWjFIlaYw2
Ek8KM8fkNSq1qDF+0FmfEkvj/BrLTTLbKOAHZ36QNbU0YAQAzTNZo8d2x2s3FloGDVtwPo2tdQ5i
SuM4xUyWieW6GLnELLhkgRrlw9VZrWn29q8cKn2mnyOXQbS761f9HwCScYhcpufsvBSNf3UDpmNQ
HANpWHffKFwUJW9vVh/qU4fGju8VL6Bn4JbQXtsUikvtIf6K9BNNH1L0UpPoMySy4PiqAkGW+c75
Za8ol6FwnHGdEVdVvzSOJedFpDCmDpu0w2lm0saLk7jxkY+K5maejyZcR5eU3kUPMKChFJw6X7mO
W0jh2RSUEDKWG3u3p0heIhWZDH8f4YD3AVqWu1WxbKL6AgDVAUQ8o3E5KTjqzysa4R1yUrmRE2lA
4vuesVR1pE0xDnl5380hZqA6MG32ba5LxQ6KdyLb54rKqzpCx0OY7my0RaY+bHdkUimLY0X/EySG
D/UpP7G4guy4qfaW3H3s0G1f+MPLf+4xeAURMyX+ljbUfIGxU2vPHf/cwQLm5xFrcgltXLGakByE
ebkoiNY3I6qXTVkV2fX1q/QNQ9Ww5fOpv77KfQCPH3r1wEdrFHcdbyredeRbTJQk8GaHpHCKUmGq
2bouCuhiMoHX1XLb2nSZqtdG9R7/iijYqZLEYql/+LreSrd0TFUPG3in3hNXM6QufzerUkh3qWKU
dyGTNTML5qFzclUuZ8W5C1SQAIYW3Ewp/oNx+iHHxsqdDw7lhmIyJBn0qI1/lcFQAJoXUuqO7QOG
1DX2g8UPdsa+C9RLABItmEcGywOMCxGw7I4qojEzdL23zlJV0CyQOl3x0h6asqvs4cnPnHKB/atW
xnq+HPt4xaHWE47bYAxyTwJ87TUsQc+PizqwVSDzke6sUTdv86ljoR2wMTLUnqq9YbWWDl4VddpF
Hc6zy1HtK30vn8p6MvoX/VrhT+QMyhRpj8nfORluasn70VJTdPdiiawf9mtMeYqei7HjSdj5ocyZ
3c0S4FrBwhpED7Q/apb74Q9bv9r+/uKrfcoBD9Kl53w+lHxIPEagzzTvkD+7x6cdYn2dKrQNRZjx
c9kb018n7qgyKe4I3dZDyniLGVpUkZMheYqtfaLdfkPi4stxr8IfKzwztD8qkhUbDcR/xNH9Coq7
E+PYcwNZyrnhg6fmelZ9zqWZSW025bPgpPL3+M+NdnCHW5WrQJz6j9NH0AeH/egKvmdiUJFGoVzt
Vt/twFvCf5RM29xC8JN26mjtIoNTMLVJwNrdXiD675F4+NwSdBjtkYSXzeCQPSNRxlCnHjBdD23Y
exb/ItrHWTfqYtdUmHJoXfDQUJrMI/cIYWnw5Kgyp79fTI9Oa1jho6Vb5gB99ZgsXAQTfp0NgAP/
1oC8USls6ihdMc6lbo2Jr9ltmIwTMFq/jJUBEeZGI3SHaiTacQGLtkCRfhqzciRjdrWqQuKHJEQy
kDmDdcGr+SOe6iyRoOjLzaEV7HMoN5MSLDEFUY+QfwyetWjrcI+arzFzBlU+BOYVMty9hypw3XsU
rShl1ZFSU88a62+e5ji16ZvVUdIQq81LOspiLU+SXmQi+rXGj8eBKx38F7+ovyPZnHH7EtDl1n+I
D1+z3qTgmLXtaaRRGbCbyE/db9ysLcJuZVFQh2MNoVL3BijVWTHSPg/y+jp4R0fqj0Paeoz7XrFV
oyYoW3+Ynu1hRYJqGBZPzUhsiiCITaynytaRBbonoqxIpurLJUYiGa2jGkJB6HB4YcA9JPRkWtsv
bYfrCfZq20gRS9/w9wm7s3CUyl3YXAA1ehE5Z/8U1rkMvNumD2Sy8B12gjf3LpXazbGv9Lsw0t5c
CtfQvZU5Y2u+cOgxcFHmV3LQmjxRnIlLnTBrtm/+hZo764mwGdjePAuiNV1MDVomlPLxCQzDCGAo
jJoJB/Kk64B9WpKOWMbS81nSpCRg9muyxkUf1EJKly6NyzPMJd7C433o0cLaC4wjY9aMDbO0XPP3
AJeE+/ivkgdK6CsTH5KeBkicUc66sK3e17UqmzZt3e+wJqFWmJoN2aqyfSQ/R1hgcHvth8E1MTSZ
0mJGvCgcntsK5sd2LgwBxTCm6AuVTbyBzYQRxxtLsSvJ+mKru+hby98G9khB2RFr/U3Xu4JAsHtl
PUSXiYDOca2TWILm9zZYcafJhmpp+ujrKmLBqYO78Cum92f+YM9i8asMca4seVjmHaIJAb5zdsDv
OKDri0/IwF+Z8DhJkzY6HUjyAjg/ubP1kVj3QqoUzg44J3dKKJvg9sGHi9I9Nmb/vociZ/TnW93F
4aRPN6I4JoTcVYM1bWFdDa+wYfhH938U75yyNCN+ozowcLbHenfVYVk8CS7yAM4xTk9QkMoT2DP5
Zb5Aqt+C2NlaXTr2c/QnRGIHrHSNEdhoG1ZFXuRUxjov6/A0NNXs5IwAIySgG/b9Gt/DN0A8bEu6
Oc5iOMaRxS8NpdECN8BhwwSaL7++WR899nkxSgmS5I2qE2tK0rX3+Z//wluLdCNSf0Z/KJztqVpS
3SAu1LP4nE2a9IPCvKNsoqHKAFKp43munxtKhWY50ayLdgBmWDkIWsp3ro0/noziLZWyhtQc/xBb
K8DlwSTtM5EkNsEKqLxgKOQUBTCECrxnqCB/ixD0cFr4Rlkh8rTF/EY0ftbi2qcNZ8vkh6BxVqeO
oiH/bnVscdsmpdliBY0nwbGjd1f04d9ivyfrlYxfOuD9eI3IHoNLZs16p2By630MgMetGIKpPzy/
rZRAar0u+Vqn/2a2+hEBz5+c2IrMpdBIc1ifaV0ZMnqwp8J698K+3fn7buCA9g6APYbHksIF7Pfc
Hv19uKAZE3Vx4a69+d0udwq/36g5o6Bl/B2sEzYfJFi4HevfG0SKE7B1WYew4yu9CxRoVGBAUZ7u
EkM1I9mozSlcPnb0sTxJBnnZ7gNi615YB0wo/D4Yu1sasVG7KO/Cttmcn/a8J6hU/Ahdtwt7LyGa
3llsOqBwjFGsJ3meArQEmYKAqAcU+UUZcsCdgzQNk+AZAVzWqh7O/s2F67z15jZt7BWNgYOPPmP6
KC+USdwA8qOfQlV2/f4vBAfWb1gEOP/i9qvI1qZBwGvvI6eKuVjX7Y2m+krLduKcmsBgDZqp1D4B
E9tX0QCuglYOIueiUnvIYPSt14/05eZeRlJ2Dyj7aEBgs9HReIOvx6xzWOXnguH41OkM3mAIsRxg
Q1zFYJnxSN4tj4k+t20UeQ4DzrPq1PQeWstJhwoAa0yVHW92JORFv3ZR4qoM9x0ZVcYxvZh1Fq2L
db2Nw+WWF84AYjjiG9hgnBCRLzDmbhW0R47B5ogSDadkirKYpSDpUpowZOMpsu1V5QGKQ4zLK5M3
uOPX5AtXSCDxmoOWxuT8JIH9CZ4hOfL4JaJSD+zAnU8yWqxoL1XoygY/aQjS5JpGx1Mb+bfleEV0
e8ubu6btwCSi0uQrtAJyv7rue7SLrbSmyL5t4/DG2hhHD0Bu8W1VAPoAXKJYf+044Jyo1JJiYnOR
N05kD6PE2b4YJt0ozfjSty/NzaYG0GBPN/lScU8LosMnEnWqBKONvpbX/e8TIihXXouzuj8r+YN1
KFIOGgVmO2qf03ve03omCAqRbXRsjsmhIHTX0xYgBbWwgb1pXehvPgpE1ny7PsDDzeW41kXsBkxV
i9lMETzqjbQLiAD/kiV6XO9PtR80Z+3EnmT3q/NtK6myfeJrXyDEV0A9IsIxbdG8Dgfc0xFBZEEZ
WGTAQtc34V/xnoZN1dSI7O145D5IkRnzIMyebTsE7caNQqBjbq4TZ3cDBPyiLluFaPRzLxttCxan
DTrWwyJgxxh1yOtyq8npAftTRLHDAzUUMsF/SEs0HerszyxUOWRUKKbsOdSwvew9lIOreCI4/Idy
ype5kLYe5lB0JGLThzsnWW0WY889hLdt/0sX7wgdXKKX2MfOh36W8Y0z/7qSGnSge9YX2rX82mQc
aAmnioCWlSQYb7j8YizdCyo=
`pragma protect end_protected
`pragma protect begin_protected
`pragma protect version = 1
`pragma protect encrypt_agent = "XILINX"
`pragma protect encrypt_agent_info = "Xilinx Encryption Tool 2014"
`pragma protect key_keyowner = "Cadence Design Systems.", key_keyname= "cds_rsa_key", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 64)
`pragma protect key_block
B9ZpeWvBQQjY4dr8OyQgCWD6kSA8+HY9SzJj88aCfo3JohYFlKYJblw60SIQaUnjOxXx8h6ELYIM
UjD1sVmQ8A==


`pragma protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-VERIF-SIM-RSA-1", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`pragma protect key_block
iwVbhZc2P9arGEbPkPDN2Ciczyqo1Bl+qfZPC8pPG4eteDJDMYhL4//JIPliW3+60AO7KZbyirpX
isgEMka3z8ObvLYO298sjCHDgs/FZfmZsyGmSoPOb9HHtHVciE4p3TjlqyIpvkIcyPdJ4/fD49Sc
nvJ9MvdAGyLQu3dwTZE=


`pragma protect key_keyowner = "Xilinx", key_keyname= "xilinx_2014_03", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`pragma protect key_block
oMpLZGheLmkvkHecy891anqU/IxrSwqdYJi/BCqFCgNsgmImYYfizgd6jy5pHiJ60XGOPHkcnOTy
jxaGYxBI7Juc/kfJgViQFVV1aRuuXnLsEn9jAYeCNbXGjMOcxwPk3F6E5P+SRFJdfx0KMPcD/wM6
bmyeQUTBbAdhZX227QTipqzrOxkS0QaVhzCDUr2q4VKPQsqZcTtsxxafdT3X1+kJkg+J8PgudGXM
7bL6m5q4mAXKVyd0GJhD7Qi8vPhpRKok6azS8kpVpinGEW2jOl+g30xnHo34r1Y57zE7Hac3U3mE
kGglks8mYGbOgllRBqR8MUiayaf9z70qRFoHFA==


`pragma protect key_keyowner = "Synopsys", key_keyname= "SNPS-VCS-RSA-1", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`pragma protect key_block
e+nYdllhcdKHJg0r1my/ydh7lhRKOoftD3bwWM6aLfXtcw02WfQ5kb3g9y9QOMp7sTQr6BHcJLPt
ngjNHJ9dYgrGajeUJ2ATpRvbTfhC0dOu8XDWytje16mCpWOwZ/hGr04rwbOHpcTXOPGdOE/VrnEe
X5hIFArmQ6cPSEF5nr0=


`pragma protect key_keyowner = "Aldec", key_keyname= "ALDEC15_001", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`pragma protect key_block
zSjmKksidjShQsfA76nBwQ0teiFzoZZWQ+NicoSnGqsbWtnh1xC5oIQygAEkiJ7KViOh9n3kKUHn
T/7xc9+VdDMh4m77ilRe5mmwu0QDyeCK3aCjSZoU/zujjnRNCwncEiNjU+Gv2xu2Skb7GZ2pLHN/
r3bxm8sfL9KDPLKc9jA+Vo4EyJ2KkfE+MdKkuK/XVdTgh9PRlhFmAMvYUBNhWNbe+GfbAcQqFErh
Wo/ACLuJCjJUcZa4Z+vmEqQtU8uNZWUzI9IHtywU7ECvMX0j/BlC1BtXYBIYzozfRRe1iYXGiZkh
rHs7xrnQ611g57bj/SBA7p8lNIET4VbFnbxVig==


`pragma protect key_keyowner = "ATRENTA", key_keyname= "ATR-SG-2015-RSA-3", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`pragma protect key_block
Oksyn1Lpp8o9+Nend2BRJah5VMeR8XjajkNcetZzZabaL63UOeUOV3m8kWRFtG+ALxcCfCl1m3XZ
RL/RbQaq5UobujWx5eieDvAIYrWHCxmWjy1EjcD7YuPi3VynYio+STtqql+Igru+3NjtjAZATsml
313AMJlgO8hvLTBcs3+r1Qx7i+2ulipkTg7bCX1sFywvBbYGmc+T/j6RXFVM0SaznzSl0PQYxxAz
yjjhfqBNDlAfLgRFjyyKSpGR9PWx3mC7aXsYJrTwQUQmd1jlXVRh8zCaqpZhaRQNbIlT6/ISEfAx
hJHHib4bco0Yfo3fQ+I+EtzPmOJztekW5j0x/w==


`pragma protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-PREC-RSA", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`pragma protect key_block
e7rJBFw+W3/WtP38D3h42afoJJ/Rkm2HnjfaBgwtnix2ZDHEEhff6JTKVpxpDVAzVWCxMD3mpw9g
f8VxbPaquvW06md8+ZtPdIK/wJS/pek0f/Xzaw89IFVZVwrBu41bCzaXNdXLcUw0mxpOqDYHymSx
Jabuq56j0x1Ff65sNBNgh8a1oQwjdthmrOJhQyu/srmFuA7WuGAgc+M7V/5OQqooDPxfwrSBcGD3
3829Fnjrp3pdBNUkFdW6CdGw0Nq9NrVVy+O3DlTlv7wb3HYpX3j5QV10SyJi8pm1Kyc11RZupF6+
so6uZpXpLqKdKacfvNIGvf//mBBVy7p2eptc+w==


`pragma protect key_keyowner = "Synplicity", key_keyname= "SYNP05_001", key_method = "rsa"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`pragma protect key_block
MP8p1FS77Ed9Sa7LY9tsSSC89dhw/UQruLX/1dDyh/YovQ5EQema6v7tjlk3sQNwx8DgGo0uMPOY
HyVIDNp7U43rOfZoWNrw2vrAJW4XjqjbUoX5QAtynpqhy1evWKcMDqP2aYu/k6ItALLWHx9uCG87
SkrMPciwfUMzsKabSuJOsqAfJ8bsTT/ZPqg2iC5ErkGinWUzGTkpxEoqDbDzYu6nCwiWGoYerOLd
AMJEMIW6zBl5w9tJjZx1jGKUTr5+Y7B+PliG6CPNGoPDhfxd2hGwEl+X+ysB118mz1BiO1Ohm/cm
0hptT+ECsEZNFDu1nqi3uVNeHrJ8eJbUgkDmJA==


`pragma protect data_method = "AES128-CBC"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 30416)
`pragma protect data_block
dBdWYZbHDIgRBaJpuB/6u7n8Kxa19u9NXhvJIG1qdJMHGoIPhoZHzi3lPg6E8beCf+VavTWtvnm+
ZE8Q8hUrGctjWPIrLC3MBw4AR9BIz1tGmzLtMqbTcq3rRkMe4ITNA4hFTRqTNNa2LdXpZJJZ2Tvr
bO1HasEWqrqi/7xmHHE7xs9SjqigjKN2P3ETm5np2oAqBqTsRE934ULDLAq3FCw10F7XRFNqqsh7
DUOLt9qZr1syk9gkaBOOJiyzsu5dKopi6X2g5oGeuQCH5TDUdbJiYC1i7fy6bC3VVslkX/XuyFn2
IJgfB36YnjOrTRpx/dEscxzmub8oBJi/95bqmrbICBZnyNCT4o5Ae5gRqfYZwpOb6rXaos1VMg7Z
dpaMKqjUu+YU5vmCLDvzwa61roZZ2NKZFZV0AmoITdrku62BUbAbYlh3L4/SatV3sQWu/0iq8/fM
q+TJSMzvm0IVVcvvrACK9iFNxtbh4YuCdPgjmUE9TaKI64Djr3/EZVOeAlm5KX6dqe8saVKnitmw
3nMmyYmoU0sqvu2458Ve6Xu9aSpitc0U0DYUIlv/8mMEi6vO59LM4dj14uNRBiudttLZ542dc8ia
ohfzWVIJbWEIGZFUU6IbHzoVNED7s9B5dYHj6lTn4Ntj2f+3OadxdfKKrLR+yJfAPkIYKrOYBFKF
Hu2oU20ILtnYdKm+P8M3HxRh4Iucu596v8M1enbRYLjWDvWDwd7TQXRUsyIkf2aM2V2uryGgmXUB
ypTii0QEb3ynkaQD/SU5S81jP6Awtya7rTAdu5yAbhzzeADkcmRLYLstgQVgRwxNcpbtHhyoVBjh
M82DHDboGQ/K0Ul/aPZTTkOVSj8pTHUwxz2F5gu4QUWCR8CCoB6VQnImuW6qbS+nRTjV7Y7n3e6n
xMniAG2u/G+mYiDLJAo+aR70hWVKQe2E6cfmTRFCF707BroyBcNyxl+9C/1noxin7y6u8GVItZob
vSjPqPmu7xGYKS2aRjcVI1BOrGjxlNPMSLQ3EImSDupwy5tMzmUuliWv8eNimJ8Y8/A9TFZIQ7yY
rbSCVXfvdZy/ca9JJPJS1XgL3WwiGCe81gq3Xo7irQP6D0BeyMtdS22K7Ye/1/8dosHNu0j1a0xg
2YTk41HMeWB3LC79wQp9JLdEidhfVfTpyModvCGif5vPziG90dJj7paauYVd2wHnC4qAvbhl44jw
vVK4yjNHwZ5ojzMyzr+8O9fs1x7ILqWRZ+O/DWbLNg6mKxETuDIMHVKXOgHxI5YKnGv1Jh+ulqkZ
nBdM5KwSs7lfwqRHJgAmlHmA07oooyNktQ8xEfhOMdmnB55QQu3S5dqyqECFYSlApRNkdwsLxDtK
r3FgpG9+S35iVLPGBojTISfICQyfgBuO7mdUqIJQmyvKBhNszREpSUpEw10Yc6TFyBWgnFWNvdfa
QpkQQXKYF9fFVNwyIV4AxXWotZbhT8YRGbqLsoHaW5ZLTw1bEY0d63QT5R+mTKF4qZYVDLCdG2C3
vePeliiWFjBc/EftFL3KzDshiooMQt838FQk1ZSEIIDg1vUW1V0a2uKGbw2SvAMV2COW9dOMqaH1
UXZcnN+pP9Fq+/UE6VCLudQg9eOT6eaYkOjPuvpCmhTgQJk6yH4DgcFMLf1xMd6qtAliCwOCYFVI
RFeEK85zl1UrgMDopkH7eFm9LXUcnee4WwOBhHLxYNboOq232F7d8zN3GWVDACHjQ7+ckCZmKt/t
jbtflAzI+xcFI0xQDgqfmHHkbaVT8XI+5BwQwh7Q4OuH4K9GlGhSh0Vw47kPehosKT8LLIRKJJ45
Sv4XwD0xH2+8QqOwSh5Deljyz6nAOgXtOkJ5g5KGWZCWJXVfQynEHO+t8+vuWe4bLdFd01QU4dMs
Ssf7tsPOrZNNcCU8pLwcD+PikAXV6oOvzOxN7qtyN1NjmqWkW4jk6sZ8sqwlwiBOxkl9v0KGFUgK
zmCHrf+StTk5FS61FZXpGfRhSouY4qTRpWwaU1yZwqejLeHokHqNQFKeLutGwUYSaavjv1dxwwjk
lj/ji60K51fDskdzOOo9li9FQCZ3VKjOaH0R0Gmr1a8CDR16A2ngKr8aMAa8uUmMufYV8ioGiHOy
Tq2LQRZj1FDRtRvp7zQn3H4pl0KtNT7TBLoiq/0VwIOcyXrIe3Hj/FLMMQlAqL7/w1MJRpbs/3Og
yk8K/xM8a9dP/iTcJOdtRJZ0kxEjshGtVqa730PXoJspSgU1bk/l2vE2Dc0HEG0MGQDy45SBtFwg
HHboDZWuifSh1fv/XHVQLcIVcGB/C2mlLFI7HsB12994541rupMP9fgBez+13zVKvJmRZ8FhjdfP
EjeiVIthlOHPbEG53LcGpNKBXfMxQ+R1aAEmX/m/SZXxf6Jqr1+7irNc3w1EcvMdD9cIMI5tUYO/
l1JjQp+Mfgg6c265gSCqnlhgJbvKDpLeFhNm8bdSh4KoARJdTt/LyLC4gIBC1tgPqCtn4jRNyUNz
vsMfRv9aEUVY5YMhwLPegs7ieX+bgiweuc08tWgyp9h1d8mKkmfjRMwbrkhMGaGhrY8r//UUqCnX
BFVQLIyIb0CpH6JCoyBHXJ47fv704xuMnVAJhQuWXGrZ2tW+epOJw7ibSlACx7ys/uIxMoPG951k
EYtUOrWDRKhFCpPJt071eBD5HkbQFbCXnCnJJMdQBoZ03bG18URPDWfL2F5PT/gI7CO0byAg4SYo
xXsrIWd2cvkBpfahOLrCxGTP5seNEPftYPQ3YkLpcB+gYm4pb1GpsrfgozeK6VOkVWvNkoZ52Xj9
jGbeEn9QQdjiI0aqF2D+k2aJHwucLAzaMPg5/Vso1zXAR7kYP1st7XPC8Cjt3sbzj0+JMstdyhNE
5NZuJUMx/9IbEDlSVs9YJBXdjBb3LbiNErNlbfc8u8pov2fIEYP6DCK2LKWTMt5V+RyAavdpsEix
psakenQoxwO511vsVw3i5KRFAHP5K0i8l4bXm6fpmz1tO3bHdhlNiKGq7pMXYCWZisp92oHJ6mh7
9RNnBrDbp8UUE6dC4T7kzMhbX/1wnZ7JIdDK7ZIWnJa7w3srrknZopCk4BT4Al9bA9mfMIyxM8hJ
TDVIMHOqHC0yBbKSUIOFUEBDtyW+xqSD85oD/SxORlsGOUzFGXp33pEZh91mfUBFJWhA/Bx/kvZi
xuS1ZW47gCPtKWt+oGYaJvbfAEMoShnKvFoMYlPPJPRvS4cEwznFiuPp1jZymexhblf0PRO8krGI
7m3CtD2nEppbF1pSp1ebkjGWSmSUOKU/Kfw1GCz9Ipu1hsX3zotATwu0kxu/If3WoAJxoaeK0CjX
71UrKrI8zQkzENAQxLIO0i0XGeo57aCam+vYyjFLPirf6Le4S2wYDQCBxMZ3EyNqlKTk0LZeKJOz
dVSG2sXwKN53kQuFt/sT2XAnhVhG+ahwQpvXGQbDaf4ZBOAcj4HFRTSs5xiUYn66biT69gDEW8eB
NWrYHTkV7E58+k8ryTDaaUvUsqKmJn7Fyp/ebZUf5AhF4xt/iBEucFiXMk8IWUm5sQEXf4fZAonv
yVsdLR1BqnzKUWmCDfWn8Fzh804vLa40zvVKKew/878yzSDwFnVQ1eHJfhaWb6WPeO3dP9QNn5fc
JDDYQwaJexjCS+gD2y+hCO8v48M862H02WyBnLG0OEeREIE5F15gbYXANtOpMafJTNy0NRckdv+q
k4biEfiOTGmt07SkrzbmaWZC9Fe8jG7yYOT7UPTtdi1ZvfoBUWg4j+8+2v1NydWxx9URajkwnc4q
4YKA4poHWyIgMsEMQ+NUudYLrryhXD2DldjMYHFPcpgj0AJ2omW5WvBlB/e+QjnXzX5cdofa1ra8
3lAL/9iZyyssJyU0SGm7sdSsqMcSR2SQMdxb922ZL8W1MlPoay63R+WIZ3l3LYrHOC/A/8lnkxQn
nYjtlKrJBqOuW5IzxLhittbkj9XxfJSd58NfEw2cDlwmjq6Rd3bJMdfdOw6CxYo8bELUqbztK0+u
yXxLEFWBiDFoyMhANF9h08kcTA3QBKbnIx+WSkh3nRF+FIj4A/0kfNzrwQivK7gIoQzHEL94S7ks
F8iBF0+QSdFaBldt0cbJBFwSaoLSEfzb38JLVFgvkZRJeW2jLazzwUbVGg0xpVFMPl7WPDM+8qXr
8pDKW5EBhciVci1IPgnsDmc8rDIoc/9vyvysJSGNsAOZQ0eg8TWv7ZOdkWJyMUKBdwE+/8MFxycs
TbPsA3cooOURzLGY0jpsuwV1J9mx0TYon/5+ti4VKmbi238mboQSzN4ZEUEEb5IaI1TMi1ZxKfyP
WQcXeS/J7ghGFsE7AHo7JOfAA/zWqDv7G3Xs5UE398+sJOC2WUuEMPUS9xLQyeP5NogmKrUTMLqW
9YqErIycfOM7mb2YzOzxefNmzyb52RLUKdz/F9M1kg2Q9db25aQheRJCNSfb2v5Ya15DpYfyvupl
xqI57aSNUGSRgdIqmT7A1SEBtrFhOQy+u4qG9lMUg6I0C8v5hHU1eMr9iaapIs4XAd8s7/tXZKPe
hzaJU6a0Z9ECXW8DZ7G0LR8GpLqP7L1pk8CfQRRwQozSEmWeXUZUsLXe6r9bdJ2S4kIXnnHtE/gB
E00gFkQeVcy08DCPFzNovsrg70iOo0uCnL5qPJuOZ2FM2khvQCmXAJkgDORitibSCz8Ee3bDGMcN
OaTrP/xyfR/C0GPI4d1Kov194QJC/EkayJt2ulIrVhI4vED/83aju++ezf+uCJkf4sWjnIcly0a+
YBXZpHpIx16HXsQt+8oemV03+Plt+Ic+mpPDl+TV5/jxSPK8mMQIFtWK9Z26HLxdHtfzQm65G7rj
LXbw53lnVzziWcZXHqNCjJaJSZxYdIojZtMsRLvyYecPNAQruDWPhssbS7D+UjWqafioZ7Mw/Ng1
Y/4e6k/M7qRrZmHARgbwMSIZU2nw1nPzyR5ZooRV5B0wJBCy2f8pmwch2kQQKXH7QGUPdObKnsLN
patKRPh1731vWkJtVN/WZUD5m4j/et3+/erQu862AXJt4vfatPMnVtCOGWehMQakd6La7Z2zMr6Z
iWYIteoXVcxKNZF24UhlqXGz8bGA1ApZb6TDRp5+m0NBpbnV+/9XygSq2jMwmRETAsYT4/moV8TE
jGPFadxyM7+dy+oTwucip1rGX7AWI5aaw366dwTXOYVHVBe707WB7eLMR1/7BtAkJG7t4Io6NQu/
aahA2B0ejCgyozO2Gm2Z2PmTgy+HfdVfRCP8DfpMWpq3kHkBpMuCFpCR4NG8o8sUqCD7RyzINcfQ
uEQHJmVXMg51loSWN6IUc4e4Zg/fZCbszyiP3q2++pd3KHevGNaIe3OZjBa0fX+Hzo4CEiy/lGZ6
OrG7Y9+zq0N3Fjev/3fQIF5erAPEqnvzFM7Jfs6skm1ayF2fjbjrZyo8a63Vhav1hifXEtPZwk47
vYLmdAG4xfA1nFTeHY35iU/OodihoPRZ8KFp0cassCboti6GqhXCumOJObYxAP1poturdaL+waOO
crsR+230I1NF97L7YXK9R0HoOJF/ts31MHirjDo/pTNeojpvCy2nHwUFOoYaDnJBBLR42ehFCi1c
+typczt0EsKTJXSrHRM8jZCRXn266m776QrD72kcfpbwe4g7KL9NL7ezn3a/D05x9pFac21t/ZHI
8Y0PBAPrclWUuKhDg9QObk5PbYRJtuHv4ttN+dHIe3pljLeyzpyAn/zoLqwGZiKcs6w/QnR32TW/
8sZg888MKcT+vmFSAww+QnvdWSPujfJ2N3d0uXgI7Bk5NNYAc0biqgV0HZdQAFeKdK/a+TmZ4QP1
/BfR7IH5VX3dDEIhXeurPUlG1xv7m9fsPDvibhzz0RzWWxJ6ow9+839kTE1si05QvWiXSbDjQLjR
Hc8GhKz8pQTv7OAkQKNQbpSefW1FL3jDLEOhIzZyHsl0MPS4scsCehLA9eB+jkKHA15+sQTZ0BSl
5PPNs4PWJkhkWPvLAPkyNl/xgAzJs0IC4y95DdMDbvDvKYeb2E17dFvaBiVM3Auc7xVY2672upym
ylLIktErZ7+sSYGt8sAAtF5nPyxztbIyG8Ja1eEN/a2uHqNxrz+3LMb+a84vDcCQ2g4O5suPfrn4
jJVS0eMj/ybgcNuXRR3ARUAl9rK3OTRig7v2scSfzIquJ72jNq24VN8Kli6FkP7MuvlB3ACqLQM6
B0T7TsCNE7n10ZZ7Gtig79bnsLxVY5LegC6Ff2zTFLUW+Ad0fZUySghK2kyd39OFkVxaHTTcqXGu
e81ZvITX7D5Ak7CtrtOC7mtmxnA5xtX8gnTuRgdbPK3g0gOCoVPSbL+rtEhl/c/5ZbFOh8m4oy/a
KyAIPB62kIkYaAV7WXwrvWrRHihe2js9+9ciY6L6ikFoG4s4hjH80b+0IVmluGcu0mUa7fx3o04J
tMFseIJm7leHYC0DfwjXeeIB4okz/qo7/5EffTboA/dC+JGPcWQxF7NSqepOZOlC/W6x/nuOMAOm
U4/Qv/PpEHX8MWcqsf94qcmyOu4wwbnKNu/U20+v4xgvp7e/M76Zv0eu2t7fY5yc3oqUziCHjqxo
/URLZxraV7CbvlPIdFdW7TIXOjPYzUMeTINIjRx/96tTcUEoNAAINBAFLBY/2nL6ykh6vIFU/Pzp
GO8R9iw/p7emqda6qcntbLU1egWnYQxuCIQIIOrwuMqPB0t5uBdh9MsoKcR8h80rq7zwCNm4Fx15
vuTNnuvnSygtamtlJDKH7H/cL4nLwZFfkgUdFNcIcRxZs9+XPmkFZL5AacXHjm/VaSI/ZkSPg5yc
3EPQrLR5ASyANjDQI+cwiMVWYKVmvzMdhFR98S8VzoZuUFO6Y5wog5IpI0kTnMirUE5vtH+ii1Nf
NTe3T8AJDx8EKtGZA6UIDFbAbv4LTq7Q43/JjbdoCx3ZDJMtYrnu42hdi6AnTeHDkbMGmdRPtSlG
yuTZ9hjg3xEpqg3CaEgWf68RW2gWsYUSG3FAtXz4ziidFuXFBX/6x8tqBrtly3G5ZNm+UMsF5PiD
DMbB2cyYc5Gzd3zxKBN5vsO4UFvj8fooKBBD93wQatN0PZhJpXmbi0d9m7y0ZQI1l9POx+uHeJj1
JjsKBKoJN1LfCFgKfZhpxyKwRgGl29GhBSGQb3mgzlVyW9Z8CB86Bl9nD36+WG8ZhCw0SwVlgfyW
TFA8fG34DrWwzrRnKZtdaYiwJGeaH/P0FNelnZt8UYgpZoEb5SvkZFPVKVue3S6YqU0zuxk8yHNY
6vgD+8et29SjFZ3NPrhUOfI7Up1Gh7zAFXAWXSigldu9ZAA2iAieJcYDiaZaqbH3wyUZm6OFhO6e
2PIuEj3LBFe28uO6GeyfsxDveMAxiXuijsA9iDtc27voe6YOihX4dGq3+D+/njcYIsJgg69MTXGY
oXP955HcpY4/xOrJcOBRqMGjbOS+lCspf14OfU72UIpyWsOtfkQUDrG2P8mwxfSUrjuAHjZYwAyA
e3EnRSN4nHrpDnN6RzOPKpes8lIwvsrJkv767m4PD8DMl0JCxO2o4v5ExbQ8W9XODFT6Obt+Lc9u
ZSdHSbIvuOyi7W1rPRQijWMgBOmYybZXDod0S0jUqgE9xiaI6vx76Ry8LZQoSjzctSV+dfcSYVm0
JIiG3lm4jg5yfFNrzHyRwQHBSAvsWPu1f8SR3396RhEgkotToEK/YFE3gPJTdCuZn6IffiIsIMTa
Tku5yWnzo2MrK8MK5m+OcM9Rx0IZNSpQ+a71ljxyJathdnOL0uAGnpXS+dSpiVGMD/n1iZZYaf2i
9ZPd+oDcjKaQ0u37DnUkVq1LjJeiOKz82az7wDTO15JZ2FkPEL9FAB7JS1FUdERJhflVQZaZKqka
dQbu0cGRYN4mnlG+ZZtm26KCif/X4b5aCc69cwsjmPSBMwVx4HTZOqBzr5zlmrNEn8WYuZdzikpM
1qKlnY6CGaWb15bse2sgVtrNcddbJPukS09DLBQVMoh3FLgGyw+9dR5IKdN76dQ3GEoNnKobXm7a
nmu+1ieN5f/YYcTn1CLnP6Y+Rjp/1H79xSIQ7v+sYTq/rK6c4oDxX93HJujWnKVfPtc+gA1GqvU/
NQg/D0RSz2vM1nyl3opkV/YcEkQcFHHrv5ErjVOWhkly8dBisa4LAJyrWDfVOhhQ3W/rIcYD9mVQ
rgbu5/KNODoTowikWNi/k4qNWWtH3F4KYOwhMtdfSUdOtevxvrLJSCpyG2+zJocaGdLhempZ1MFd
v7tATUCAP+C28eX4Oxoyi9rmujWaHbmqBpTYLD3h783QtMqrCuYfxp5C9imuywjLLoWok/Ys7Vsz
oivm2sr8akax0k79IEItPReo/ByKGzGVjex4OzH0P8IYgN67R+UbfuScKXAj2/gsDFr2xaOPedNW
3WGbHXhd5ieapQlf46sY1x+qjZr02rfButhoLW/qc3hk+MzJfkt8z7LEB0oAJk5ffgfxdKsQ2qob
QvlD/+83x/1H9VUobmJFApb2CMvxJTyPzpkog1tcvwkmNUWguGKr2OBCafNzobUkIKgaCsnGEuL5
a4o98IJxta+pKXHxBRcLKYyv5511VdzdcTFf0zdJU9V2xfgG67j9AaT+TavfsPMuXs5Oo/6Yp8/P
AiMYWdpf2g6mTLjnGA33TW+ZsJgB5uu6jBrjmL5m2PLmkw6KYkZFzCuk2S2S/Efc5+3CzNKbSnQV
hDmJ5WwdgMWtDWaInqzU7IgkR3Igg4I/6/xJWU6M3+1+8DeEde9PTDl5z0LlSKVM66J++TYSHkF1
nM2G91AUjQRpSH5743xuNtz5skXwKQUQJ4nyh42MIOZGIN9stgyymDapUrBF6MHhifUcgrV67kgt
jpnmvO4MNa+CBHbOdb1/jHk2SdowJKSpjqxGru77VOHFAtAq7zAkhBMMzGERPYQKFiJdLU5KinV4
gm2sG6prTpWCWbIQOHDnu3lNN7oAMXfqOdnNfIqZljUgRDM0GXpWhZy62ebNCSFQ6fpkL86PX7WF
nud2PY5BD8ty+9JLTMoozbH1s6DUoa/Q7q5cz4yHQ5E5DXAyA0NnBEjjDixA86xbQzqz4P6qWTsK
8W1HumWnJktvN95oaYbaiuNzlTB4dOxhIBI/SAB+WRETByossVRuAOJU2PEQkLLX9oO+g8tOXANt
xDNoZkun5IIgzdRg8MrQm1QIDJl94EAOAOoUw6K5N5K8sIOjXbnMrY+cvLQ/4PMp50IA1R4G2lUr
eqRu/c7EY6uHhUfUkE8MwcnCn06E19YXmPfwFip2okgF0vEf3p+g2Z2zmOvLB3Bq2UvD5dsRmiU6
mJesm1ml/4uvrVBcWIFAkwk1MvGs4VqIwz+W8CRmnIKhfe3cDWpjuNOPZPFZ/G0v4yXGGvUl0d2C
iwEqMIuFUa4rSKGv8CUu8ukEDOSVKrjfMctjCdtmPU/HH/5hMBPPFkOflHmfAUcQ4gGLaMMu6iok
upqiB1gYS5Blq1H4IyTU0ID7bR3la90Z0DV37tkWE4YtOB2xmYpwqmkB40OeNDZSKdl6oQ4dE8nJ
sOehaALEaPcQPqrzjyp3OpYcvQN1M+uJ4Z7x95Z3MZ0MtCz5JY/ec9O7HbFxnA5SMR+IiZ2VSOHA
mjy2LjeYnpDSyceIyZ9EA3G+QEEF3eCEs+SzKNpW8eBBnIJ94k5UtEbEYqcjCckpBYm9qwcXxCSM
GB0LeJ9X8VSeS11tfqon3qD74GVYTrQls/wJxEbB2rFOdQ7/Avso8TGhIMhY40qEvVbc0kLANJZe
UyYk1fJCSNCbzaQhizvQ7QU6Jymp4du0U8jJRXvV/I1n/W87khfmXrGDWJkYlhOBOHHyud2y7t1z
R2xSF7xE4sGOTenT7zj7oZiVeaoz4FQ8RSjnhWQQqBeX/hpDhjtQneZlK9BxeUHmakwLHtOGq8pt
e+S8r6mEiRKebIhZc/w8Vy9AvWIjdgVCjjL+rjIDx9n+sH7uLCr9Tdm45enVR9W+H3qcu5/UvIq1
Q4X/b4qTLHnK2uvQyXgL3/dO9beh7CSrzjzlQIrjZlmQAhNiTE98zeN+CVcZBP3XIyoQRe0U6CIA
wstxuIXeUPkjJXe/hU27idQvlVtIkqOBnLWRRZ0SUlzhIu/8AK5E/srsYp9VscAO9zpzcn29HVqO
Jemltq3/whSrey+tfInTG92kidWhWiXCojMvOM2L4gyLV1d1d8zcKqLSOYqU6V0Xi/d4Ikdyorxr
QcLzpx8lYIcAhbQDGqpBKdpGb44VwDTzorstnFd7xhviDTJ5GpWUOL+Ch/KM90Fk78I1cikZFsG7
w9Q7RPBzUvPU6mZ/iUj9qOPjTI6hLIfysh3HTBnUxmTGYx1k+LqG08arUlNXqHG2mU5//TVQlvea
imJpz1+IszaEYIJBprQpBeBDzf16fqIT9DCkHAjbj6okxTw6eKyrKrJFN1oEZ/8wwCbeO2FnQ/wW
L43/DQcusi0K5fJKg8pBoPSW2VlTUmIHlESRRkyCGsKDSbZFsCFOtYPm2dBzGkBO131f3i1920O4
867aeaCBHEWWfSjnaSmfDNzDz3QFEajnQk4CWuy4M1t+D2SYUhpUiA0X7uYGoLPhZn0FA6SSv+2K
sYcxrLGU48b8LpWhmbnf4uaz0SK8XchvgMzr9S6jammNYr4v3/myf2xrgAcvv9rpp8S0stl2wOpN
UHvLmNW+7f1JVnOKhw9nzufWgXmtvgI0leN2AiQ3plN3B84xmXGXNpbnzpcMQtBlD+yj3WF5rpLK
Y5L8si23fU2Lz2C4p4CRr9V1qBP7kBCagaz0hAjQ+FzYf6lU4AhcoLmEShReMARFZSJwrsEXC76A
A1+tv0dhsp9auF0sndFrcHF1nO/n+RNWKQyNF0ZKl00Y07W796xJCC+1xat7YGWHJe49URnARgnh
J6vjz20KCvEcCnmB84PlFsCZL751LDN4g+5sSJMFHk9K/CgttGqU/a+U8houzfDPUW+pbPv7PFLY
5ilrOcRueQdp/MZeUQ2liJsWC/f0RCLVQlbveiokxauYZ7D4JnmcsYOd572o8HFv0KgNl70y+eFB
XlvShcyDlsHR9IqMXlajThbAJBtRnW2V0wZ/KfiHvWNYJ2oQUDO4cLs7Uw7r7GToOTuCAI45T11C
gx9YLdaz/Z7wwf/xBEgcuaKCBfq9yuO/jPQ8OpF3rtvVpgVpIbjME+cULYuLd568TiYAeLO5VdhY
VinNxllDERBc8+qOdlNi0IH/O8tOCzHpbMyzGzM75XKjIXF0e9WMPJmwORhFm3CSntcINVjDg4gD
17axJESuJIH6/VlmWoM7jyDe9iK7lZ7SDhRp/o1coTV39TLJylqZxTENnYctEA7scdWcFgUhq5j9
L9fh35tEj/P45rouKrwU7/R6X1K2BVzJF7hUdGBLio90fVMv06qUP2saSWYy7rS8duSItykSaJc4
juTzdGQ0tDYbRAsZeIlAsD2iZZQILrdSoN4ZZRL1rAOVopq1wJLnNg9d6XKbNduiHNytu6+9E/MM
BARaz+uZehY0faFFtgo47GcwZVMpYR4oB+F7xJyVSB3z7rGlXqjA6T+N9Wr53XGZOcnBOV4aPLcJ
3cJ1VUuI3DhnJjV9Q6AiVHt67vQhaV8ROEsEPt5nNT4Q2W35VX7yME22/qQEKSmOoj4xQkcbAVTL
RRx7wXVm41yoJuvXzOufYqbh2ZkW9scf2KWc8Hc15RhHrYKMqBufvksN0GVZKL+CYfOY/qzzLNgu
cS+EAfpi7VIQ2FvOuWSL5AcoRqTUASNhjV67JtX8yXH2HTVmWsINK2BYUSs5xfiArZspvNvztKap
oZ/f8AYEBTz5EbjfFEDl6fjkQpmjPPH5oHPXFnXDfhQHZ3kKdYOzdrmu6QvMbjJd5msYIVK6rrkJ
5uAsTlcK2ODqYMZPZKQow8DEmZ2ixPt39cl3Ew8iz9wjeRLzoHWiJyXjQ7QZz/L0xtpmNzgcO7bT
qaxkMVhrvf39BNDkWPWE3nvz2y+FylJNhe+WMuJe4hL6XNEFWRlg7EJao+MX7n+hQA5ihyeshByj
Pxhmc+QGbcdDJch4VEWTxWoOB0ZkVTkVNsmiJKk8HEHKDtzlvx3YURuWiIZiogIwIO/OIwiGdf0M
NBpeMrgT3EzIqlp+SYJUD77QUvMeN9BDS89TaeiizNXL3QSr+yWrXPaAOeq9axr/0CxvQgFWIV7H
S+vkSwP/Y0SFdccWSBAveTBFeCF6Hu3xZu19ejBUAejGcHlSFo2ecPG9Nl8TTgQQ7Bqe+LFao1N5
/ozsKnzuCqzU9QBxeCqQDaVK4hFLz+pqnJr9jg9zhwO8yQ23Ta3Xp4aox5rSpkXpUqalkJHUa77I
ApbSX29KSuD6/RX1alYtZa7zD0P7Nc3ZcUmHC8OPGLUCOMGKaTpDfp/PiTaAVr7+tlCf7v6a1qcV
0R/bI57x/n0+iSGu9EjccLoC/RmnT0yVQtVeSqfow8HMP9877L+KufEvJeNMZeDR8AhODWx34nGd
iQT4bY2gkJUUua9VJpLUSbl2uC/C9svSw1NBv8AmEeikyL3vvTFzGtlPzO1J5BGxefsbaQ1OUtsc
6bYWloUla3HoaKJG2oh5M24c0bDN+9quRk3B5dkAX+Y2Oul/MbKuAZI+AanF9btaRyKKe2c+/Z7W
qoGGWLT6F3SRg2i8U1VIAtLuRF/Q5RXy09dvq5uLXLH+l/WltdQNQYPH+69iPmqpiw549aYpmyfc
BYdq+MOMl3J0JdWTS1AD5XA2HGVOU0p57FlCigqIb6GXsmznRcdRQ6kkD64gHrhhpJ3nki82oNs0
mSAg9JmQnd4T5cmf+KhevhwCcwvtEpitQgPLFsX6Aq/OqpX9hwka6mdx8dW7OLwwNW0q5w8+QoKb
5bpUI0As5pNBQ75J3whxZ0ssr3Ctcs1TKOeletyKzuFam8u+WuSyI5fofehA3yg2UZuw3/cPm1Qg
M3XD1iw5EvocIW6XPCg2pf8f1ythk1+mrvswFiY52W6OIRBM+iW41Yy1Uc5zfv/GCVS49abUbfpN
aPC0nvwo2Lr07q9+MuGCLM9Abe4qS/ikdLYt+E1/faf3uzTejBjjToaIMI1CcDQG9a2497DLhgrY
IBQsb+GWXwOt9OnTYjeol5/S/eE6L3dFdPAwAd8tk4g7zKzyH0AYeAkc9H2b6WYEWjkUbDHf6/5d
I+UBm1XhdQopzNKPo70fqPjupmK2vIL6KIMU95mofVZwYWuYN3koBOxG9hl2RLy5iVV0b44uoG0R
4YEuGsBR/2Od/aiaUxrLvp+dbLbDBMjwWch98XBiysTZwpF6By8KVoZEixyR73xctZKk+mGzczpy
i1Ra+XU4wSWZpP9BrsHJIgtIrvWzz8Ur2Y3TE3kScp03L8B9IPm2fF0Z/QPBb56IyZAach/tJL7I
MitxBDvklxAhzqh2ioYdX0qUtKJKj5pPv10odICjx+4r3mijxD1FT4BUrxlIuMCh3E9PvdDTEs+q
ikmhai4Q314NNPF/8bmuPilrVdetQi2R73X24Rh+TdjwwT4hzWPWr0LNHTftD+TvWKJqFgEDgRPh
71IFyRtrmH6kMIJnICZTiglZD3NwQnc835mO5FWpEtUP/3dwvy2VyEor5NSHGgBYoOcM2HkOt+3F
YVDU2S7hayTNM9hzMOJXCobVjxSqGYSSWiQfQbeWMzukcw6cu+2fsowCjvhtDomO9JGeraUvSRha
Tt1YtXFCalcCArRVikb6q7YzAALVyyffY9E06kqDVR1gHD8/43ry38WY18nfmCPwfuk6GRIfKZBO
EvBB9PhvKCGt9lL867g7TYf8tXHyimj4qlzuE/INliH9QghatecqE+InNmwONSmnlWTAYrdmiOhq
cDd/aE5wWCLbay+7jsQ/SJ2AUTbdDEzwodWKRimyLbPMXm4mmautmNLEUBe+RdMK6bbt0Ka+8hji
lABwHJMGKWaB7wC8oqUXwzQwj4KVozTrJk4Xva/fXk0w8GzOpy0/WjGWJhZr+qA/BEOBdQh1McMV
iiB9yGShi0GcC8hoR8yHKDL06sNozl2Vvgg6rCPEvJ79d92rt0LDqg+aOdwlk2HSS7wt+Q/Wlwex
PT2VabJmjlbF8FU5IkJYQRnsiMevmrWUnGJO2RzIynTFXQ1P1EelPSDpXzy4guSFLH3dwl3B51+6
CRfKn1lCBPqRsh7axEizTOLaMwkdN3WCrQf4SB1SeGrReFCkRHKA4ceunKnO6iiBcdo034dqL1zc
kiYfIXfty4I07M2e80gliuU5MLs4FACgP1adpSCAj59ZLm3GgyLkDdcMftUogksNCfuZJ8sDMIJI
Pjev+D7ufER6wxaAXA0/EYCMRPyXM6Ur3Xgx2eJtEtwgRlW7MX8oqba1n4uaW1bw6hWnT7LozYLI
3lQIptkeumkFSdw90dMsuvGhbJ0a2f1Vrs0Z7kKkBEm17CX4ajM3hfbi/n6DB/V8yz9DZiOD47UI
VW+VbX7luRO2WNwXvzJBgSteIiVysUy00BKwPD4wo5A/FdgD+kI329FjpTgpjpwWUR/lPS4hsyeN
yfZGH43wslGJEM3FqHjwCYNKN8lumBnlIoYZXiaVKUHxoCNat+p0FZxd7LVACrfAbHYp0oLC9dZc
TdCfuRewO15qnX0IWkGoMEfsiMmkeGSwSnITtDTHqyYQWB2w9MJJYYhbXapgKPUI+AMcKADgZmA9
kS7zE/9dIBFGeF3lK18EJXO/Jc8CfCmncnC4K3kJrAnkgGjym+d++3fbD14FOIOeV9itSInceyMU
PuaOtVqv1Wf9YkF3iLIgujvrFp6LB1mSDvZoarTpj2BDWuhGYp+QH/I/Is1JblqVSojClHoE9u9b
htf559+Ss8JfDe5uTWBHHezwlrtwtDB0qMLimbcI3HiW9itlweDOCIdLQPN8mKgu74fMHStDIkAa
a0bCkVq0JPeR/KzyZcwVXdgIYNSZxW8HD9nVkKsngrskZdJecBySclbKs7migr5nL0/2JTY25bnp
rPFCJ/0E5c4uW9Syp8TOe8QDHECwY3N+sSotgdFhTeMo4wKf3Qm5gn30/FwVsmRETcG/IzOJkMfo
yX+GWt73wouQTIsn+3KTT/yRVYwBpQ/E+c6R6AriJOT2hkn2qQ9n8oewYetG9ib+foogPJds9OGH
/hmM499XwIKxXQOTWniypr3qrmIJb+VAgdnr0r379X1V25qKev9rBgb+9DKgzZfd/DbG8JRzX0mh
/Nb2zllqPvCifxUlp7zOfant4pJFFKxIXQZI+z8aNheJ2oRYGeNM1kix/aR35gcewcukNQvBY1hU
DZi06xuWPYXqxwPTX+vBd5eJ6l14Cvnped768moQkHrapPesIauZKiVa8ZWJaf/tRO1gJQW+HRv/
NItKBOtID5sRqqqTENXHuoTuLcvsz/2Dcfh7t0ZtDKZruDKPiMbIA1k7GsdzmLfZsZtS9C6qg7Af
+ZtLxZaEJZT1EUyumyRAGYBK1sCRCiCn2nPnhy/zl+zwBQzqhKbpgzY5nekaXpee+awyRUrKaSFk
eXZJU0ZNpMsF0b8+omgwShaLPII7yYwVGWOq98iKfwdjcgkZE/6UIyPR/CEAiFFhzuC82TjP+3+5
a2GzNLrIVvFxxfHgfeE+oNJM+ssjC63BulHxD3cVLt6IMxQLgH34zxhv8r2dXzx2RhV3opcnXF0x
UD9csmYwqpTv9L5Lx6CAlFA+sv+RuLfyA8tOPstD1dsMGuzAGz/adrUYGufTag6K5RN4+akpIWpB
EoB3QpEDBhnM0plW8J/8uowX9xsqd32G5kpQGsHc2Kf+k0OKfRmwRtP+ebY/hREbYNo6+Mum1F8z
GK9J2bJXSmdDbLiMpB91h8lj/famOg5eK4+iFtAJP97zXCj5XjStfB1B2mog1ZvzPPLIIwAAIEY5
XDEMyZrVMKeRB6Wz4oUcjJmV9b+5LtJulJkBbHyMuCJbNf81ztlvxdQxF57WKilDtqk+tknxXaKU
8JionwXmwpMpB9oXnfKVKndCsAaodkIxQ0NLThvML+19D3Z//ow4QnpVB5gMRcdAC/qWrTgB/fcf
DjNr+WtRj1NEcSjZUtnen++fDrvsg+U+h9Q0fKftEj/dPZPN7XmMiTIx5N+poWRuOrtgrF7Lbqzv
yvhl1q6QxJg3W7SJOo7/ZSwGHv5nJrRlpPj6cQktJSM8Ih0CE3o33TnVCcJF1o+sJ5qHcOGC13r9
Tq23XF7PcntSVtSItwSK5PbUryy3PbnHptEGzjcEymF+NZ9UbHt4QcVz79v1UTzsVnj0nZ59q5dw
1DEz637121jM4bw+6xewooiqRK00BxOd/7sf/QhQtqbHAwnw7ofjIqn+S6AJrxt+DmKwBW6o6H2b
Tf/K/9fiGg3bbHAUErhNDF3jnvjZlI3AUPkqlWNAENydSr4kmQTlWq9r9gvDx7DjBHl47YlV9euU
EFbYtF0+aylsBAo2DWxkCpGfPQD2Ze9J386TfQX3slghzvv2qpMnRPgQF8b/u7FEkwTDMcJz3sv5
VrZi/qqotaBBZE3Ks7H7DqcOmoKK84Q/PL1hnW7Z15zObpOqKa3RTz0F3wvN2Zny2dVhyxvZ9zlJ
WxYCKy+JsZP34PaItiYAyGE0S2vX7myXT/7babEqcpMZUpGfc2EQwF2/o5RXLGKfifA+YcMGq86R
SyAr5cLcTv3pp2caumFbHOS1T9SxKCP6xHGlG529dYzGSb+YvLyctY5Tf0dxL0yC4CfxrDIze9Cs
yF1YUuPsFYNPrWrwFWMpWugCe0oSf5/8aRUXbUXzBVXfFzLHQqtJ2ugiVs8imU6rewnk4Se/0Mbh
vg4mtdi5rYtcoFIF4Q3QCcfxYHDbV8g6RvD26LiZw+8+rLQEhGQAkXGnAjqmC7MV3lVcXLb+Ram1
QGx0pCI1s5Uq/rMc0+RtKhXv992WyMFVSLTLW8/FcE+b1JoN0k0pgpM9un4/lg74Ab8tqeJgsuVF
0Seb2yuBUp3O/mLKkRlvDETAkLJSFsyH6Dm2Hi19cnvkja5t5UzNQVPt5BjbwNTWbrmmGxhSXW/a
x4nPpgjO41ksfFkprko7kX0WFgaZmx+Ymx1a+o1ReUuiGrnLWGE2QdrxFtwYnYHvRJ4TORxEajwW
JpT4rMfL6kqO1ht2dR4ThPEr10Hl/J1u2CNg+2HP63BbrDFnS2DRdk1YZ0c03akiKfqjarZBySIW
vLwV7vRHCwo+5LcLrmaaIWNe/QwOC1udJRVCEBKUQ5Ora7vYkE1FTX6sbCmT2nYqlpqC3AJnLF+L
vcQu/huBdPEFOLK0e14LZnYaUb4MvGVgV3gGubaSvPOJ6M8q5yVyGe0TZlQNG72cy3npqC+6tgXY
bcBSsZtxpzMLYVFxXJprrIielZoY/LTqfDeZIqflikO3BpIzK1tHP/bxQJwPX/p7s9rdMl3C0RbN
jkVup+zCNccIghr5y5hP7O1WBMNb2uGJvW5ZqHDHoNiscrGL3XKvmTcYW5NUkCxYJ6uzEPQMmNhv
WTzp4kVwnE7pPgtvGYKYuoGEF0BKge6p/bbLkfKAZWk0conSkumRbSNs3RLMHZez1+i57bD5PEKw
oc76Bz0rk0ODRPELhrWyP+iQLxxLSeELfO2axC82faJN/9B8BIqUBb6gUaPiZywj3M/lny/FSmjT
YR8KUaVCzIADfapBIBHbcD8vdhA0WQxh3Z0zy8aJtsR2AwHxXGSKisH8tGEcPNqJ5/7+tTT4/D1I
bp3IjT2Ym0OffYuRdC5seGRxP1aeqITndOB1z8c7zCZLMNUOjeYqEZEK378ZcLF8MGv4u8nQ1jah
7JL6SgX2KFnK0TBkM8nz1LkOicZuiq9uJIkQZsAMkRc18TxaErJELCUyi3oNJaPbkIKFTlFiM77i
UYs1mjbxJ06oXmVrv4PYqspAWyWA6ZRTZUHHQVWjUUC46HHk7/kNa7VJABgD2cRouRi6Lsk7SYMl
RB/V9/8IqseVDODOA82vFSFF+hAlBZrq8Y3OaBUATVoRQHiW4fA9Yo4MdJzpt4OgLDes4WzOdjQy
Gml196MxUkIIc+SZSTeaLTnvY3xGy2g4isilWrjCd6hee2Y2o7wLY8jB5jLZKTV4Tcdkqv/ZPoPY
YJoHmKRtjuw3syx9sUo9Jb3FnhabHNdX+RUV1d19K6Yp0MX1D8uZa2jYsGNPIgWbzRfntzHLX6yM
At3lkQt8Enu/un3dRaY4mgS6v8FVfavbwojpSRcMBhm+vaz+aR5S0jelKPQ7mKr1zZi2M0TjpxtL
79x0NepzedYSTWyTeRFJU548+tRYDwkI/1kofQNtnc4xeWUo4N4BzQA2h8YFZeK+dPhNuPCM2Fr9
7a+gG3SajHWwRu3PPgomG6nQQ1IiLLvzOeD5W3Hg416rNmkXiV2zAWfQ8mikNJRkRew+O1NWAvV/
isSnWK8TdTmeFspH7scmoYsfopbB6XawLT9nyt2EiGLqQMyhLxFJHIM2KpQESpNKiimaRa6nBJ9H
7lRxSpp9VMqO31NNYEyPAHAUdzwxC31qLvaJ25M9Qe2ioQTIIezlkwE6uGukWJECY/A/MX1hwUt+
k9Mu9OSAUYH9lVXZ4lYoklDg3EK5qBFuNhBvWG0qWALmu+f0HQIt5/V2Ppr5r6sDeag9sLLrKjX5
RPf4rjKOY4gDNgtxgzaY3zG4WZ/8tplP5W1/1htmJ1iSyUVTBgbF6/xBaEOFOzRBla3PxL/508C5
5fog6WrtcuokzGpwM40O2RtiPMnBbjEUSa33DsEnOeTpAGXOV49OJOOCrcfa/cCDD/iAkGe9e5nX
Uc0Hc8jSxC+0M2iv0OjbqtB3VkzFKsMRE5ajZRoXspT3qo9eblk8dl1WyMehKYnpCL4dZs7Zsx3Q
8IZCYDfvXooa5URcug7Gvozc4Ox3iPqcQEXotnn7m+dCphx4YcA2/Fa+Awi/oxowWZYz3+Hm7+LS
ab1MzzZEtQeg3BJRZM8q3x6dPnWKeI1mFOCiGSBPPbvCzrECEZqxRb+b2VuVjVcGMTmPkLQsGZNp
r9LrwdYGUUkhj68lfzXZW2WA9+W++pr2c/SEnxV/cvE++iuDFMUIBpmdLJvpuhUb68HSZ56Gp3n8
k7gsfvza5TMfvPqPW7QaZLu6U5v8RC7Jj8zT5wsDV9fKocSVufOjuqjt2qRrXP8YzTZe3X4SDyDY
fzsJa3GdebpgmBYPC8GU0ah1rNqZdfnmKrGWzTwggp5SdO9KkiuwXeDJQZX7ovGDhVmX+zp2kjIi
IWVLBGEICBKo2WqKlFJYYbpZAYO5lkuoMVKZ0RuFCmgGO3WgADRsTaqMme7kS1aBrw3fhtB++yDa
IaXCjBLNlpKIWaLu5SuYRmhfAYSduZ2J6FsSMaoPsZnAe4dQ2tuZ3PXsM9NqO2ieeD9v/NwYZAcH
yRWfoqmtapTYf0zstzn3sy0/RYfSyunPc+vpp6UMOcbFnRasgZVKG4+w56rxTYg7l5fPuSC05GSX
5xZWGNZzyEytPhiP/WSzdpKr5goYQB+3nOANwWSYgknpaw/Pa6Cal3di4uZ/mbfHMWvY+jsQurGL
fAoRI49UnObIefh+rSou/VGhBNVfPvmYbkPpKHGMW5TSioMsxfrpqpW22sR322Pm/datg0KoUvAL
qe3DvbY8dpDG7MEaV3GB8tQaqhXkbAsN1z6WfF3lBGda4O3ufmvKTusz3Gp+1ZqmMf33rXYqNF9d
PgtjmPiC3OTaO/WXzchS5Cl9+sC52E2/Hi6N0+bSa6eiJWe75z7JC+2+si177o+WP0+KuCwiQZBf
QWc3RxPQif5287+Y7WqTv4zuO7VfHnI5nwKRILqB42MA25U9bNnjadhqYOLjNRK7xQl7EReT9dSV
95ZN9Pw0pZIhBIPE1wnQhvd6KCOF8k22E3INih6kcN91c7eDZEhzQV+XZTtwM82DJI4cc0OkqAko
JWra7DEQm5LBihPElO2X03UCLE53abkJrwBsRCWUZctiOiJq2Ccb+AU3XvSaNgM42+K/2cYjjLWg
MyaX3QWd3AFNBg72hNkyOAVpV+FJVe9DCQ5y8UkgOS9GMM9nTZw+GnktUGjV3VXoGQ8F2NYqwght
iDt3zbrKZrrA8hSYSCE1054HutaadNRtxE6YephgLrio9nXHpF1DIOwswINGsd7LRGYwlTeP1ZfQ
dAf53XzY/EakQ/mQbAgIHtWucvXr5cFedYQKE+mmlDHadOok7RJNE7ia/GortS7mPbAa4UsDMQSj
AX4i9yvq0REDZFeKMkZ2fY4TjO4pKbKENPEH1UUEwNzgd371FQz1kM+/m+ZZZl52E33Nj9yBrDQB
Q4tq2ktsPmafdNq7CH094UJpVsam1WF4torZSc1zS9//Z1JROTWyeVsALpmUvQ9j5QnCyHeViLCj
CpSbhowD4llDsGBCGr6K3hJn77BwPseVzudufZDSvp4GUn+/ctdwPrWa9kwQT8UJCYh20biMW5Xl
u1qpThAaWapwuLR81bkyTEJHUapALGXrygsK1N2m2vB4AL4HSKOzbGTvRfftw/M+TTx4kSYtj1iq
HaIbxkl8Z17iWURDsPSyiubwiFD3dYeZbNYO2e8mtFxi4gY1jvpdetgILMmgbncP65BnmyPMmlLD
931HIBXKpSX1mm247EIoWoIBSm3gdEUCdJEYHCjP54/mYVfoAxWigGg5K3Ql8YHU9H2yIJ2Z7uvJ
oXpSPdL++l/IXWZh+fCaCr4fW6AAozY8U/2fdmTi38+ZwpsYndNF4Nxe6TFlk0LVjN83jr3zAfBG
zBemYkIahPlFcMTBXa2M4K9LYf1IqjdJxSkkokrpVSiGiobB0yQJsaj+kcmX1IR+EYXF/h3eNfze
LHL2dFUOXXyqmeS1snRd076hUYt7XHiw7y7KjjeDTq1GagKSNl5BVPG8xE2tS1PEBifqcOmrBESG
xoQsvewfqJ4O7IJmCik2k/YMGFSMDH6OMEuiHYbNsXchtH4P6kHHlZ/ZC+SqmZFp1fIR4YuLeSgz
s+zrc+O5YaugNSBfeTsZx+mcpFDp69iElrkvAP1aubZ7qq5P5lw4h+a69MdObvEDFdvd3Ed5bSA6
eY50cQhcekAc/OtYQks8Cg6Rt7wuqoh8fj5QM9tDJsAF8d5PdqfwwCnFPy5YWs2F7g9hHor4r7uO
qLS03il/saWnklDVUibgVfHhmlyTBICsL9lDpPUSgr/6gzftPBZse3Gz71m4W7wxlNumhZWtc6EA
XdAipOYDqUFc8xI1rRnSqJwa+afpKi/OdkaPW7+RZSpNcrovYTlYBNuK2ZKSu+EmlHBVYlPsSKQD
rSpX++DH5AFFOIsvVwYXTImuZ8Qc8CfSQCQW8eLwi61ioZdubcj1rf88S0Yr8Y1Vu8UToIM0u3PS
Zg/J3Qa3+HkLqPT4hQm8aHAA1hSIfRIsPSAhf8QnKqn+bI3f5xC7QKMSwuwSeLChQmB10TRtnlNf
Y0oBCrPIdM6MDpt9JKOx6ol12Bv3OAXzoXvyXriROpiRARMzJrLiMA1FDy9FcAVF4IEQi5CORKJg
qBOQA4KEYj/ZA2CrUNds4rEopGmbg2b6EtMhYzOznh9p7Pcytgd4Ng+OysIepPyxay+kfpjclsNH
btFHL4DmBdkYTN4H/jiCO8Dpp3agpfNojf/EHMT2ig1L5VnXI1S68iVrlplkU7inSIrvQEIUWJYM
zOneLh09ocnkQaiFqQXFZ4j9162t0gd80juBWcWz4I/zHt2EcnUZS6s/B32zqodZ9W3ZnJrfNPPM
N73XO9oZrDgq9IcWfMN1IbaSztmBclhrB3BYK3gbC8bXKz0HmNoftPT+iYV5xtWnLw1+6VwdeTMH
h0JjoDzTO37HBB0DnHREpF/4ON6U5jzbyt1pS3AHo0uyNAvEbXF6RkQVesK2nn3TGlu2WWMa/9pd
fbRfqwOTN/6rn9wE/M1YSZEPI4O6Dhc+aeU/UTgy5EibKcWBIKrXZBwGevWydL0ta0+DDCSUROUi
6OMm2vO30qU3mjqSDizit5l29jNwhm2+bWPBCBylI7fkRGJNzLZ+myLHuGVLFjTDYlv69Zg1YL3c
aQ5f3YwCtz40ToKK+oeTch3W3j+xdvfNOQ48ih9DhSS+640LVcMRPxCbzPp4Ze8jwEPLsXkXzEmv
ShS/kFeiFb8K97TczglzMBPCU0/tg4sI5KOXoC5g9B7EXFawZAN8UPumBQuGoZVyZ/NgQ9ozF9ze
3qwcwjVfF7KrFxpINCZipZapyrmYy3wtrrtr+eg3NWEQCN6pdhyXorA+oXPzrauZBQ6vnncn8eO9
kCZ+TW3tKy+lXanlvjeNd1AGfQOdlh5PSCWUQnYjIXDhzwmSjnmLR2tl1yVV/wuaPDTM+h0/Sq0R
AhLsgzslAB0qVHdxCPAl6W9GaY5py+9/9BpSycaXd3ZkOXwJsxLwCVD7Kw3Uttt/jQdB4dN+H3+X
5QGPrTijatgFhBdw+EZUaw+Tc5MCVDzXKbQY799Kna35t+jwiyzHD7GDBi7zf98FjXUoqrYGe9mV
kH76oQjQOokNU3AQs7o/e8gwh1+StWkwITcUHS3pWHTst65Q6vWgQTMFCzXJmOsnIk7gnDQm8b9U
tJ/GOWCs9tIA1uX3gIJZpvkmaeH69LULyK2Vy6XvkReJkf9EO0ssRu0t8Y5HrQ+OoNy/uqIX8t9T
zEuj1AhlIZFXfCxDClI7EglokHaSe92EVQL5hEwG+yvgoG224zxVG44gF6JHMavsid0U39wNVPB9
qh+Rg0bog3ksOaLb5et3PYS4KHr5xCh/+t92WQchiKT8kEz1Z6toZSHxlOZkjXq4gu6qw1YyZzS6
/Md8RUkMKD8lF0Omm9FKZTQQpCPCBoAQvpPJsT/Z4IRH4r7N+Fw5Uq0SRLJVRAXqm6YNlt1jTvRG
qWSIVTQNFazZ0cChTIc8XWIZf1vR+5DKJBP4ekeyG4at2zztLl2dz5JmEpG1WQQi2gJH+nz0mCtC
rd2+fTp05n7F0mOUpN9/QntutVxuVsgL/XhisLPJ2MHntht4x7W7MtgqFU3FxIoVjrwc9jO0sVgT
1avX1gLdBQxv7quBquvlGzPVDXzF/4Ya5PQL2TiT0lbHnO1We2Own6UDD1IXZvXkFCbZS8vjddob
jl03MqfMOyb3DBK5GZwiGIBO6K7zQynp/JTpALn4gikx7Zznw66lTcPVpqhQexthy75XubkW2aOO
wMaR2fR2DoZzX0dHsuQfDMvd5f3VDDbj57KygKREnAz9TkPG8b+WUUnc6zLlQ4E1Pru/QinXTZJn
ru/V0zOS/LDKI8JOioiDk7h2DplEDSwNdEScyVd9ywWLYU41H3HmYdPu1IDw9nms9gCqhVICNVtK
crF3GAuXM2MINSZbewXdNrErW1YUfca6Zf73UvdJJpxtU7kN15PbVIUuGOeUDbFsbOUjvSWKFCek
H1bSjZ3lXt4aro6OUXfG4pgxUE46V6VUZpIFLNaUC+OwpsJ0J57+D9o8vhxX7EBYimX7LWsfcJMf
td0pjKkt2qRAh5WLMOGKINu8gB4uopQ1SeRYfy8juwdqkfwFCX5sNR3PFoFX2Lf1Kh02iW33D0fH
tuFzcZYOO8R6+3W3JwQjj5ceRd0PA3p+xb6DUwXkLAE2ZfQO70BSnwVZrFHaSDxE4TEx3/2z3WvI
q4rj2eM4XvXzTjF+5PlPw7qLokthq6ajmBUXfNMak9QQb1BNWe9N8X7QJMpATBEjxAoXZLTkvv7S
FB5gliTRtcAOG65Fjc35hZwuyMZuC/Kqrrh3009Fv8F0uFjE5Qe4gW5ZdodDsyVlgeJAvolNrW/A
xMcQpHBWENEKdaX21A0r4ArPDPaXFsRTds+cL5Tbkmo1Q2g6vDT9j9+9Ji+l03GwMBs66oneBhSx
MfbRTjiGEtT7kQkAzOd7G112IwgxqxBV+lKEsX8w3heZuGtp3SGX75VjDYNAvT2qxWktsmgieIxz
kfcgweyS6BeVfyq7wazkZoM0oC10FDGKt6yHO40YHJR9MZLHgxiDY/TUX5AvuMan4VmUYh74X5Tz
pA9kH6d7BtSH4X7kzp9Ss7rAlyzD3U9vTCzseJOmblTbFoCoWl7GtQCNfqWfyJtDoeSEbIBzOce3
EVB73JIN9M0lGozUygznilSBEBJfnwqjF46IPFRjL5/TZF4Twq8lvmWqfkxrgqOe/M9FgXUgVH4E
RhpIXtImq+NHSKPGZ2ngLVWxgghR4JBXGvhxbJ0WqvAWhm9XWk+9tvZovq6s4mTdc9MPSjpeuCys
EUusfMO/ewT+5xcdenDGSdIYCjYC5ajMaW04X3TLq1NjTVopnHird71jnls0trJw+Us2x+yLxzZd
AMJkHMHrdtuQFRdYJguOjBvOLIX14cIoBwG4XDJnb/N4qN6216wYIS297S996NVosf2xMs7tMRW/
s1l4NrxaUum40XIH4f6BifSE1FfqF6RwQlo5NLFfFaqToXWrbk4abCqQ6tULy5aLIcSGD+YAx/Vq
iK7DKxXXmikW8YcvWa2Q5xYopJM59u/LyIxTlfvj2gaVuc5KEnPDWpHwJlkysX2DlPQXpnxel8Ie
o8LW9Zz1UoIYXZocUilnKpGLaurb3tbcCCsjkyzyDeprR7UiiuFSz6EHWx3G7bKPR3BDnS1fjyQA
/9yXQCR7eUQO77jRtMNF3dQzKMwpzslJrrUG6OYyxSrvgnByBFiE0J5nsDyN4rCOmwTBqxkKqNRg
ahecSZHnvTA1lG7yn1zGSUbDJeXE4c2WUMOJE+2KfUC8RreSOPSAiJFw3xvloPoTElLDVh+yZC1x
2A11BSAdWrqAfqclaHQVKbEyHKQfF6k1j14bMf63f+cTZAuAW2mtWXvDWy4g7HypGZsgTIj7jgI4
wsvEJA6OPMlwvEG+Q3XOolBq+nXF6q9tYe3zRam6dQALfk6prVqpR4foILzCNtnwRByis0Lw1u4C
/MquPjIkITSyt7hPqyHcaLZTmgnwgdDiEalEh1u0ASSZQ0ZfC/xSNmF5f4TMkTYl2waI5wPFnTQw
Ju1zY3qtr94HrKwJ6IK14u/hFPkJX+qZQZ4KdTseGq2NObA3IBOM6g8K3LEWmjpSFEead/Ewq35e
DvJhkLosxpUW4R5mmyqwkXjJvw0dPvykBkG1q7aYkhPRWTJTqU0m8TFUOCZIuJhPGy3mo1yQf48/
tmANmJr294jhYrA29BJsGSX92dNuXZOlLYtOYg2UhOrR/AmYeEE9xit1cljiAalesS3AbegeOyNk
dB9XVevnugAZH7VAB+60aVHGRcIwkIw04I4dgwNAz8cP4gxlNKqrW9yw+CJda/WV5e3G3DQDxUYP
48KV9rfehE4iTlwN7P1WvIiwp5GC9jnCGGOTmNAmKPOeJiGfF0o8KqlEx6E1hJYrzvqdDBQQzHzD
aoy1Kd6V20DfseW2mfL6o7NOvvYjdcWq4/PfgZgKDRWDMb0RjU8sbBljdKZE2ldzJiANfd7jz754
1crTrEj5pw83mBKO3Jk3+vIFF/6NP4S4E7umYv7mtkW1nWkj+zI9SXuQzqlHjrDBAEhjjQiBIebD
haaL+5VtqqhsU8qEcgEnDyKGpUqLH71999tuXA55xyV1dv7bnK1hFJzpQEjLqfv2t2EY2hsmh7Hh
7LdZkBYvJeMOQNunI33vlN3cumVjF1Jr8dS+LHXxnJTpIanHwjyDt/j1oXrUw31uifMH5uNv7jTf
2Mmyluqj8DMHBC3Sy2ojYaf/LGNIsdGX6KrjvoBAi/2Wg0Z9RkXMLj5AkXEXtChaZ8lTgri8Ecgx
UqK4NA/ClGAT/3m7wzmGPFJ2zAhziQ5bj/76mez37lEEb0YMsCuI3UCPUUMQKZQ8izZPfGpcyTl0
/Nxi75B1+wJLWJQiPdas5wbtBGF7I1b93EqltxJYkOLPkuf0lQMOworzFqh0eMXkYYfsKtP3G03U
x10xaguIsPOAuET5tPqFgIZdwcao9KbOzmMPOXj6/cycsNworKHiqI/fO0nSIOdqdI+yBbhCC3rg
FpeWFJTukp80lNPh3/iGGqYQCo59Uhcdjbw17/wMz18qcMUf7hJHZJquqktKVgFoVWSoGwpneHGq
lJF6BT007KijZQMgNSXJzNkU+pz5/x75D2bhjY7jFsBzgHwxeVatMFH5NHI3gOoW+hrtBIyuj/Pb
yDXpTE/BydkNfQUV2BVx/UCsF8WGDE/YELkyk0OYtz8gCaCP72cukbFfayUULitLRH0B0YIw1sMr
XwXenw0rpxoRR7/hjzCinxDelxZ0cqLDWD03xhCwXB7BGya+6xkcXTYVga4d2SwvI1gdNbY2Wpgh
iynsAliz2viq2wMb2wO12py9VKndCeSsfYbeqP221JTh7xgaablkiSnnxYo1AIxAnBLoOrbl+kTj
1I2ySTJuJsYl8BD8xezGaOU08Zc7JCi4AuIRYKHKp9LfNFgqH+khcGvWiV7UFcwaOKRD3RvjgWs2
t5RZJYZb/4DyRvpyvJOSfw/FkrIuY9gGjnot7gOSU7fAjIWT8/FsLcYE57M+48y45EQ/DIpr79Nu
JloeMy+Ctdvlp4JduOfUVifo7MO3ifIfr0zBGX22nDBTOubM+DdzKWX6Sg//tIqngOYgBiJrI6rf
Vkt6FN+P/jTEveUEsei069b/BXB7ZSQhuzjNBxVmKhjK1HToiRMJuYhWz8HS0+z6sXBHxjs8sepF
GHNrebXjVjdxARHoD2UFYNNU/yZ5UKItRjnMvHLQffgiP/gV03asxRlKHyYHcJlAPNrsW5wwBL6x
7TdNF5Fhk9sDO4JpmiV/7ZIg1kVkwLzLSXZOnc5FzGcVVgrdmKmavAk4J3tSeYJMIFTk1TYDdCUc
YyIAuuPH7OwZZdMdUlF1KVxa5LS189Lim9oYIG+oxsxfHI7f9o8T0tDcQndluHsk/wyzq16zmM4e
jTn6N+ZnTuLo5N0Ca2W97WKWLvf4cV27gUCPuBOZpFtE189kOxyrfT/uqlikCtiItwo98lpGwdtn
bAgtqBPyIOv8WxDKBuRk+Xja/B+S3w099Z/OfNL6si5l8O5Jt8zxktpAcFt9sIaIeOomBodEsXOQ
i5CTdjMyrN1TCj/5w1zhwxJzh4vWYcNIk7jUggVfy9LNFFVfEELu4p7S1Qt+xpB3Ui9zYboTa3ha
9Fa5+b38xNs9nunspJDQfzD0bLAspFcZFxgUHIDFI0C+HD30rMfidTPR3zAdU17VlgrAZrUpyiM1
fQUtxMDW8SYF9FgadUdDjWI4xe64mF0JHDMekbazfe60LppIu+A+r8z2nz1jCHVZsDpsa4fx27Ts
fCqmiZ3s6yX6d1CmcHZHqu4oWMQK0EtkU7YH+1nuXjDm2PVYd8gC5k45uMDbjqIkDHBvYP7tD4ct
8v8vh8SOmoM1ANFNvBtwXt7MOX4VdPHjvOtil5aXjqmdgnFREXU2o+sWyiR7InJA9HG8oNRYcAtP
oZ93ROFA0AhuXrI7YFJTw7ZIk8lr9OQ/4ct7tnd67CQQe6oRIxfVzhAyONIxmdCR4Wj2b5WmOYtl
x7qnRVGahqD70atw+3Ug3ccHGsnLpZrmuEU+Sg27aAxJmB06OzHvB8Dwr0+m9CmRGyztdjxJQj6l
I4AyF8NxHetN2zT77MmUjLCAokfy7jTYYqMdQziuMcL5tO3DYxiT7jk2z3NH5mJEHXENkAonY9g9
KaIhGciQPKQ61k7xIRiUEBwQ5a9W4TQZu5vZakOOAZYC5ZM0s5ICzB6P5dlKiCFvEfqc7/bWdKv8
NZzR1nt+wj1mp3KNjc5SCtsx3SNhKbtITIyr0Fh/TC2mtCuKaFp/xJFLxviICwijYiELOZ4ycRUJ
tsx24QwC1smKXlDqLdE8w1lyVQi3Z8x6Yc4u8eo5WxeCUCwlNoJyXyjg/d1tbp1vNYK9uxPK+qhh
L5e2uMU7pPtISBHWYgMUbyRDGk1h2CR10rF3Ro6S4mw/emZykAA4zzxphy5VmWlYl9304FK7wYAq
iuMA4TSIOYRxDmCLUVUjcmmnLm/B85VteROYZGqO472Ag6C+xTGj/iEElHlojPEluCgEKwLBTd0u
Qox63/9u2kaT13TqdaqihqVYYk1Y4NVq97QD7/58ZOJ/rt/cfKF8GBdB3BempwRUMjIC5l6e7zHt
Q8mqq9DcFpKPovsTXJ+KNUOpsOIQYex2QNIVN0LQW4kS6ogS8ygNREzBndRufhg4BW4LKgH2MtAY
wYBUYQixIgDPfoASJbqI/YBG8byYgBFwXaH9caIdy/DNYhD9ZL5jR3Jv1eeqFCtQ0ZDe5cSpM3Uz
Fa3I8tEf/FxQ+CwCeDEyzu3VxRw07NcGvUPhzkIQfxsib9vJ/R36rFAcqNU7PcBXhap2p9S4EE+7
5qNRnjG795L2bfOovHWSFEVpgfNmbC8SbwJ5NNIBTk8H46UxNRFPP8qaRNElqkAPO1LGLbYOAkq+
2UUdx0vuyn7FbpRpTm2dJycKzNTx7CA3MFhFbqhF8QmTtAvMBQBO+rzgXOOdYOMglmOWLFXF4Wzx
EUYF3OAuqZ48YlLmvl+M5TsvHYYDIXKsOT10zUdFqIfW+DZOw5xBzPOOlYiq4baW26ih/zRvXF7L
CTi15xVBUZkhZjL0+y9ykyd04RBJidDjrS5QJvCujWenkqKRlPcz9yvhk0tXi2tXqeZ4bonJrasH
zgWIm9ialL5Lf2IY5KrmU+/74CKoh/M7tVnp0RvPLu1TLDpi+JyGgbNudJ9wUbuUSgV7KwJM6vgo
gsQzeCLL81SOQDi9yUs6SBI9+Hkfjei8mCF9Hm4LurPSucKs0JEWkDHI20TL5mqHDuyrDyJzn7sp
AmTQ+wb+fieK4smKg50U5PwUUUXgRVJNzUSHRePtiO0Ic1nxr6nw/1jsrjZa3Nt9DeTzwS0QI1LH
DYDsos0pgZ75rruUQpLjv1EvZ+Z3M7CJIRRYO9Fs2COB9GGf89wQ09zpbkverxWjjihyNpfXawD7
t5Ix5bsfXeiPVc/Aj7B4B+BO80SToGsurFpILIG8i13vSKxubPvtH6jLBiWal6b+mXn1bMn06Ysb
68iNYa37ooa2mT/s2uk7W5542ReEoDcJ/AEpS96+97pMGqa7EJRAkh9b+07Qfeo4fvI6QskH/gFi
pVTli7w6Ci4Po3GgWYhexy1n7ybCytmQU2QDa2a1rW0aGFZgRhkojHpqgu8DqwzgfxCdFJk4dxOS
YsdbZqDnCNgfrWAH7OKCSwbjjiU9QsSpG+8+hQhMKI/y21ZUgzTo2e3bivWHMq4syWpxohDoDV7s
AhmjuKO2vSBXLj+YBFvEy9nojdZTlU7fEbua8G1il+3L1Fd25/MrabNFHSP21CgWafflgu3SZao1
EGbkGn59+9mCuK7AGlrPZOQNlImRpcD5lIzQtC3UwLyic+LkJNd2azsYZ9St/qrgplqIBGmDGUcQ
DO7EOImRXpPqd5Q6Sleg3Enf6DlyMZwcyP6dX7T7J8GRgrmAkFwhtV94pmnNix+0FyrR8FtQiKLY
R6vIKLxqd5ZVVZbUMdbUotlTMOJKpTA5MiDgOq3Ue2PsxO+Z5ZNY0F4GPYEOTRMVtGKskejQ17TO
7Tj92bknv+YpgMWB7my1qj3tQip5mlyKBdHoQTNkbIVeIK+/IkKyH4sXc795I8lqxs2RLA33XA2n
gkFY31RAtUU/K1wRR77yFpxqTCpFKLZns9StfiiNs4QnZei6YbRNmtF2DiKXLI1q4rAtGJ7PtzrG
McX6RSpbzwl7MxZ2Qwjy2qrQIqr1NMHkd8B7tlyIP4SBG58ghNRI+AZCRNMBUPV8B5UCwrNaZSM/
ozyHT4uDvt2TzMtpKcycHoD5yhywryU2al/exoYSIoWa6DLk1vLSUXT+PEDgqkWaChJhj45DmgeH
YxJQUGoF+rfXxW+B6i4bpyANDh16D+nAvo+daEa4C8iAJLAcWqKqxrNci2TdFXjXpFRGpVABYWVg
If/nTJc0ehkHvaaoKAZD2/hGTHL40vRBnw7DovsPpaoSpkgOpmIJ33SXV59sjau9g2YhH9rC2Lg6
2VtFixegz+L5XdvLW6l+9UvYIxhJL3s/OuXNj3/HjR1cY1x/LJQvZYIFwt8GhE8MJk/QiedSJHVE
2pnwv9BV8zyyLOt6/WNW7dOQN9/qv+Ar85XsfFHgpgSQHWeaa64W6NpfOgXpEF1mT38P4eP9Ob8U
EIpHzb1GYvq6JiS+FRcB7RJ6d7aebYDJH9r/BFXiE4ldsIVGs2FgfqF3LDcBskxyFwWQ9vtCg9tT
JQkvho3hSLycBOznVYoTFvOYzB9A6Xgz9DS6AM2Ftmh8u89zC5l/bbERGjePyEkPbUx9yBKN1BL7
N6JLRPOgKIuMkd2AoUyh1Qs5JtJwIs8/vsJNrct6gORRotz6SSpo4xFrx28LFuSrYt3Pz3/m/ZOo
feGjX7T4EWPLS4WDavXP7zL3shr8jPfdy6TtshCB6ByhJY5ubbFsXrG0S1JnbMnJBMfcQMEuDbik
YzP4yuR/mWOK381dSWKd6pdsRz6LWyOYPx/8Rgdt7Ir1Nvaqx6WMmcwxBczd1C7dUC+Pfh5flNpU
DjJoJymXNsgZcvxzaINvhbPywnv/VLY08qYXxkF4jaY77VsFtnNCxI4LqiY9O+crltRxIyYB/XbO
HrSQEozB4aLx8kyax5MJy/m1nzzEaFaxpSOoChsilN5US32GiGLvLaTN/aL9yO9l+EdWQOYO1hSG
m7fc+fm9cb+vxzTgP1BGat+lTm41rcrlzHi1ZhPf0QKDQprX4EqDHVP+0Mhho0DfujmK5SmBzJf4
aDxAVrMsE1ikKI/4lpIjJYVNYJAJoSZsmd00Xg5qLVrTrqNxhe0WHGdWoq8ljbZpuGjZ1a42OUuv
VKOGMhT5FVJd3aoNbRF4z1DGhgR3fNaLDq+uetLfPBYuRzIFbRArPkfxkdZ5gEbrqycEvsH9f01F
7DUGv7BGlcZ1emJlW/PudNzPGf4+JcZegfG0eDM4qeJopgg2qyZVmHP2ZuNNRo31qtmRDOWHytPl
+siuzHGVoW1l70Y3hLltaoM4/1QE6lJfFwxIA+H0GvIEIG8J0nMYNMreyA2vpit5TdpFgMmxmozg
BZs9fT8MjVbSTdUVTF2E9SC2TASrD0ryJAMpMv0tvcKU+0XRFzYNlAn5jhSGinlcZuz5FYlSvx3c
2fBr34Dgof+eYtM5ENSGg/PlMUVW0NYp8UO2cw13vDi6FGc/2bsHYjGZHV3+8IiIx4myK6O4INqd
H+XYOVMrDLXdjtPtDgA3wVXal0ixY/FWYBJNVm+MEMMRNAfrL9nuCt0cRWJfBl/Kl+5O4IccWVEX
oHifq9/5EXsUMHc30Rm9543/S3yOhqtUFfv78zsoXr+meMHOv2glRJXxwQOOjKthu9e3IPPy8BfM
RNxazDG9mpzmpkPcKD/l/LPFnml2FLbG0l7aTwtZhJxqkBfqQITmgPKgdA5rV4CMkUOliUo7/PBq
98K/PuFheiU1B5MaQPXHM55sloHc19lYIndERFSCjjPU+nc0O9JYdpRoik3ZIsRWOoOcO+iJY4bt
+pZObwCbsthG4n1p1DrwgeKGUk7rmB8hDgHa77HnboNgiOJHQ6GkccmcJkGXZ9ZK9wMIKW81qtNW
ST6DfSugL94HI3cDsxFEsdZmwizeS7oRjD/Tg97a94IGoFOf4J35sMMN1+z4MDGbasa8VaoVA2Pc
xHHd2kwqmJzx+KPab9NAg2pqE3YfWnxpH+g35aUnsyaZ9tWEw5a2p+QfjKP/m/qX1N3xuCm28ujq
0TgTigXd6QfNVokCbnKgwCJagWEMfCdkeaO9lfbDvc3/arF+tDJUoJTBn1CalXIK2QtyjSbh9Saq
bKWS7kJfb2qDl2sNnsnKmb4TydlsXKqfvl/HnmYrG1DudPnnQliwme2TuNzO7we+kWtrGDWuwpUE
xh7q8UVnswvIilx7ER+BdUlDvarZGeNBm/KLALkUkiJAfoJEvqbR7cbeEt/QFrLq7t8wFtBtW1Ex
ymGCK+0IJ0/ofnYjf9tMFZmyEMQ0gkBynahGvRRCMKa833Dvdu5d+QrmaHyaC6SFNVylRhBT842t
VX0ZllhBBXBWx9w39MTgAhbNwNF+o8ho+1Ig1EHbsENQRq3a4LViWOGJoGRctIFOW65Zew6mNzA1
YjHJV2mOT12TydA+ZQkPQooH1Vw8HnFV3oq2TYE9cR8wHCXAToB9B0J9usi7b7FF4euSBgAp3OuL
q6l9UAF5FCn1RGQf2PiqHrBebI+6LUdETmYJ6NBATXAUccPGhUy5vI7RfjstftlYdBvgIpKtwmgy
ZpnkQb3mNm3Qp875OuIXRMQH26FlTXcBgNsmxbL6b1RtG3xiwR/319rBon/O3jnA0ThZm6uWRhYr
PxHfAN8JQPoBgm14OQGXhMFqfS1dSChawhrMOQpR6BbAzZzgCPoLG10GmwLMPzLLm9hZGyKESlwj
nPGqpNMjoR9AdDq3nMf8fP3oQkVuLba56IhEcMsVZEI2qeDZH6QRWL58j12WQSt5kyuGYUwgiZ+O
KnXqzzF4BAVc6QAkXYPrVbZCqHq8HeyZ+mYYYu2gr74+RY/Zy1J9kRZxmUckb7alnZoDFfNUEdJW
7tKnvDt+NaekE58kJFvqS6XoiCCqVEVlpfHgIhDBY1hUsFaLx40UKa4We01lmWa6JYT8Q1IRCrCI
pVC2gJ8U/UK9t9h+Rt1Gr2FEjUX31GfF1fPpj/LCbXkwyeQ92xcysmeMvn47KAq/AG8anNWZBBgk
/WMfgMToEbbVx5ylfv0DUdnsnLAOTuUWxiA04qS336uBW3SsZO7OES3Q/tI71dItlMAPjhLdZWcE
zUvGWH47u1EB/4zrDPI6oHrXEhQES8HQeBmtsNg9JeEcW0+VVGdZbwJPWgdVqSpm7f/XTDWgLMOB
Dq7d+Ot55cstDAKsmeCDCe+XiBVSimw0nOi9k+CPHEHwcEvNbO6q8Qn289YDrCTSmgFCJD68FjXn
uELN78LoXQTvmb4Loc3LR+zqSBcumw3hhxTOezR8nXHl1RrnO08Mkhq+9jvhju9VIECAHfy7SePS
me0VQuvUR0Hk3PsqwRombOMnkYVftfuEDxmRwYOMSCKh9lc2RihW0ITOi5/LRnYn5PWZmq4NXzB/
nRtH1eoxFICqIXILWon1wY54YfZ7gM0+36xvg6BYSjORQn3WMYUeLCSiingE6j0M1UproWaivHiW
L1p27ndnEe7amjd63M+/MeLeJ7fZc6RisitjN69+/rRiOrXjBPqJ26U0JyH1PLAi3A41faxB+1b2
4y8yrDeo8k2DhhO9tf9/57jeomFNGoJ4j0ivFIxM2CphjdZLRx+LU+ITAxKa0Kx4sxRRjDBJoXkM
FV2JL0IpLpVtq+zPnsZkNZnGjwYIcmYI4HSUhoiGFLkNg4YcuDwZGQ3z2ZNyiBoOXxr9r3hw/dDA
9b+/TAsNq8n932lPrv6XAa+y9o27HyGXXGNLQUknTgTvi7U5oyQjYGPr3xVJPeakn9EvvACbNZys
FDclCyjj5GIDy0hyrel0KLDjiLYgWf8FEO/p4NRaUYx0Id1rXbmbc/w7zClbo8VHxugNSebVYNob
hcGtKlcecSfYhJf1AJQhOhAI/lDt4+bY2Yoo0BXdaTomg6yH15+14H3oAoZ0dwc+srz97DOO17oS
EwOGSNvkooZTp0K5HpvQbJHgWKbrc6pQcESRuEowthhoJvGt+OPGAhYm17S9/VPUfeZeWgvSevsZ
QtxqQCTgeQ/+nvXKXqPbAZhV6zOa+avF5h+fkmBe8IcW1mIX2vYrr87W5NSVxR14TiaygPwkcPAe
HF5fOLTcYzPnNhTReBOpkzsRThzRF6o6LzQ4SoHudgwTA4a0cr9kR3KTPwpwWC1Y2wYJfUPGKQPO
sIHRZS330OGhD40yCymuYuTOlWDZGp5hMpME6DVl+WOj6hJI5FuhC2OxBGsjBPnNGkmCGIVk/GDC
hoV0uSqHNz1arFbPzt01eTTfDVEjvWK4mH2P/WQDVdNKe9A8efPPfmhnbFMb5X9H5HLe3dQuL0fZ
KFQcgtT3NRADtLcXZ1jJCdkid/WGK09E2WIivX6ycBKkcAQ0g9MxIwNTOXzhyvr9LsSww062ctHG
Ew1XNZmhyHQIRpQnmNn/wBegryYk1r/AOwcm1ux/X3AO7si3DXesdPgR1ICNqQxpq5zfWdjILgB1
nlxbR/BMFN1ne3e1qTVLkB9oiqVYGhXPTcE2shXwMltRCkQmirlx1hABeBpTrl56AL3softEQIJo
jjkasABBzO1tO0dimhkFFxz2nopSL5Uk+BCRA/BWB8jXOVdTFHNu7osKxk/B296bADKlc28TWyf/
w/fYeTy+Sk0m0rdbF20viRlTQ++uM+8Du5agUCvIIspdE/guw9FtVcZx16ul0b35Wsy6j1WkI3fQ
aqvhgBKtakc4AAyhexomNZDcZoQdBx2wD8H1KcreBUGJOk/TzDYy+tuY67go0cb8NCv0n1W32LZk
o78d0nRHO0mNk/nbSAzwq2vb0/ConcJB2OLZXSX8z5AKvJuXRomLyjjZtzQpApiG/WI2wgVXTQye
LUHHf5hw/y+VCXAsLW0H/9SAGpbFO/fWE8uZQvTpD01lXu2G2qLHyTcDFrRYyPLwQghR9TXn8Imr
aqDEHiDKMpXFFOejgzUwov6F9NDSUhBNoOwWy3oHdbJWuokt4KOQ9gkH/o2nFCECW27n7tCVLyz0
T3Qt26hbfRLWoky6mw8NaW4MWa6c6uG5BOG3z5ZRFLjGs4MriSIKACCjzSKcDlc2JRBV0MVodpSc
4L0J6oXjWChGLVRNfm2vdWCk/mQOsPxcZ8iN1SceG+AaQXP+i8Q7zLMZzA4f2708QhBWXTZrWBFW
S51wtyzEi/KtJe/hJiftUfnqEgehLtkvZXpW4AgTaJqW+upWJ3vB3EFGipMay9E94tqkKpEOztXD
/HgaIoc5smjL9obwvJvqCL2b4/aWWg2d8HQ8XtqpNa/Y6zCGn1TrB14u7o6bAJjnqdVyEX+A79a6
npF2tMSbjExvIXJmpAElLu+Ea32kXBV496P8xERrPiOcb8so+YOBppGxaoFqHcBD/RZ0jnzaLz8V
hDuYIQwI0gpR5dciltFFeHhTHaHXzwhZcYg0moG+WmE0NIo5a5ze1JoKyBnIgaRYE9CaQ3EHo4zL
xn3LqfKbMUnps2IAlI4c5LFv3oZhYEi2e7xDEubzR5iHfTXpKXvp1uGeQLp2qmBIw57GPoNssD1c
sOmkGmkYC6HfTH2u901voZMWUYyAzq6N35/nKdVRMNCdChvpTOfu+d+LDdyomMI8NKydPMwFFVwd
Nyzv58URDDDHJAJ7Lg5zioRJXg89kef3qJnwLNdr9CRlOaXVQbkYk8Pj2pGgtj3EQpqg+0V4t0gg
r2XCi/6KbxChZa8Wrkt6YpgE2KYa58syvdPF9qX8hEuxVqaNlGnXEhpIKhKWTl4cMeqXPpCXJssh
uql0CbY5CeHdJ6VwmCZf9mJ5fT2BQuK9oRQjARZ891isVYBA9ewLOsbK2u6vl7B2/VSoKHJHX/SS
8Q7i/EKAXqkrfTRi2a33Klv5lGgIKSbyqzsQY6y/MYtx4UePLbrPRZNGXIQ0zhVZykFEuy4vICf5
HxrOHbf7jf7mbqfWklqC4+xY1ZSpk85rFfb+SG5uu3Aio/HE3Bvi6F6TgK2ToDt6nLlKWWjq/WZ7
i1mkvu/IZR/41pyKy+t3QmTSvbcv5tKpuAkhn2fNQEMJPelOuOoT9dmdLJNFxQAdYZnIW5f48/uE
APcGAYDR8VbIsXliu9GKsm1PJUr1VgeL1IS2BN/xI9zp0zaID1yJWewVuFiEcg/fecRUiU2GCWa7
3hBDr7mPiSKJFwpWRoUmoF6HwOPm4MCffL9EGNCOrn3aVeRLL4GZBRhEWFxVpAFdmFyWBOMLZ0E3
699PMOPAmPENQozDPsuPad8bKIRMAz6F3oQfeEfDk7HepVq3WqVm/BAfpBuFJxon3SKkyo39pp4d
KtAlACDCJ9B6RfO9igUvFaC8N5TcjvlFEZu03NUun7ipFepaLEoQt/uDL/a4z1FvC5JaDbd/C5BX
tNCFDI1dORBQiFV4H+5Dj4GCs3CtfuOH0GiO8yb5hAJkxmCsOOXL3LRoNThLBu9We7NDj2FlI528
Nt7CHsVCnIc5rPhSB0g9MTF2+84GhHpNY1flgsYxp+Mf86dmmtNnROgJVfFME4kJ7TcpYGgQQJTN
lV5SEnGHhHqe+RKC4s8clR+L0kJQ8LisBW5UTkkYPjAmoOUaMTjEaACpl9L/1iMJojhvUteNCi16
dxwviPd7zW5TEipd5Lo6jHf4BpJ9H35B97rDN/hmnLTW6XKboR06DL5egQC0iLgIqnF62xKi73Ix
rTkBmo5kGuPmOzI1iAyvX4fBlrCUfXVkdX/oUpNjAkx6yDawlJhlchDk2mLxJiioVMkjK3VE92As
ygPOocUHfLIrjNHv32Rn5I/sal6GqcZSZQirLDhW593t5KnaIjRK07NrjPpR16pmhvfcCVbn7S5y
gK1vNyBeC7kuE5RttsWKYw3HzlY9dNAM4aQE8AqCVW+QxvJQa4djBvrpVs4CkpyW5vvwry9gHOqz
4lOWp2994atr7rTojDpPfkscSWZ9LfK1MIxKFVkUhn5/8xwIw+xQPixG9bJppyOHWeFGbDP9eW6J
L6IUrmNuDmeIEO18otXBCDeSna8Newg9zP+T2+ac2AT4+XyYCsJbo78XW4YohYE3pwhys/t0NJ90
9UVloy6laLrGvOnYXEejs5uC86fIKTjYPJZ5FYMJsXwPFOXqTXeF0TKerDrwDQP9p2noSYWl5KAb
TMGL0Q2oijzeiBTct5wYNM3C7p2z2OSNNRhh8z/3PNSSoQDhotcd+oWedfCU3j72pvIsn6eEud3G
KnI+xUl5z/pTpVebmcsoxLLjRnA68zjXNqXT7uhZJJdLo6LudLrHxYMzlkTMhAIS24ot3r+WRA+z
syQ9JKlInMs+Jm8DGumgOIFLc70vzuJtDJaMYyJakledpg1zZXZrts/5auYQCpSABdVcdlN+RP1l
G+yVkHa8o+4UIhb2cq5AuthNcTgU56KnYP5eQSLkOAmimT925nTg4MG57/5jc4P9T2ynI8cGyHfz
9qAW3ZBIbsKbMoULR5++uypSDvmAiRy/p3ddgufXonlHOMCI7/h3a3f5HyYuYwIignNVR8NjO6/u
iRaKYmRKiEpGO0WrrUFyn4G7HFd08PKQ7vpkGVhW8tXji/8gCEIbf+N1rZWEh0F0rVTpGBzklSUh
Dk2978ThaIs+vdSj9cqp+s4/nTg1VnCgk75XPHYwrgaKAie5VaGAe06qWedCxX1+F4oYuaenOXUu
OpjToB88pnfB9PBYXIH1MYeWvoleZtfMOQPs4GLVKKqHhKQ9Y2vY6x9oqU3/4f378x/RIVUPXbY+
BV82ZvFEfjdz5JY7E89lvaSg9AgGmfB0STQCYbPmoWmlP0sx0bpqE96ZathEs32x9GSV+IkMqxrB
qXoKuFIMLk6ADGbhZAx1CkWxEvchyi4v7eJE6IdLroQKU4xfbLCaWLD3HQO3w1x4fit8h5X97K/R
xg6Udm6BFqxm/FIf7Hk64EBz/Lpiaggx75+XfecQSARATMYtchUUMMFbM+FyR3+MUXxUV75nH2Df
K+1P9O1OdQrYkLP5qeD6ZvuSWgp40mF/1odGU8NUNmaMmfu67tm3X5ev+YLDiYcxv5xCyITk1ehp
LQNdPnkl2wjzdj6FaBxZmBWGjGuUWEnsZxDX5pYO/DS4ofafgxMYlcYF7Igfh8krDDW6Vmf4JjDJ
ISB/CEu08CQpuACwlUmeESTt8PnWV94Q78Lv/i7t7GPYf3kmZUy/0pV8PJN9+pKfxB3Ay/HTLqi3
GdphR4SfCKTKPb391A+bny0mYX5814/H+Zq0/vBLOVGkmDk4gF5FWT2JKE5gYihQ1SG3OBZHT/Th
HzYDhypD4n8INL2hojipqfVXh1QukLGLrPgQ1dQ9nQvLeVTc8JtwKW6Upe4dGRJho84N6U9UMmBB
51TWQY9mz/Okr+s5C8RMc/bbmitg5dp9jyhisggUnZx58ZtjIk0aW3eA/hlMWWlOoOz4meorO76m
NHepDVcNg7XtfennPbIdeMwj9+m8h1H3XpcRtCMBmH+xT0ZkBtYHxh52SVRsFqksb5qW/XhBDa13
7Oin+TXEo/Br2TTXsmV4iMeIKQAMbB9j3T27CFsLOfTxiP14/DwItxKYgm2N2nWxhtmlRWBRYQb+
JtxQ49YV7EIHJRKsUha2UO9clw8lkKGB2uGt8UAikAzjO1r9BDi0n9RD/VTl1v5IP0X/IJIvYtZF
5e9xTElTXkSZTNbf+ZDz6OxiiRkU5kIw0u6XMpAEiGm9M8YhY3+tYMxgW0yvl3rPF5EJoqTGBaaV
FCKKi7K7dTvYTAsL/9wxePXbh1euldqJekwVCGronjZjsXb4nNNRu82034zfS9Msj3ntEBH3JDbO
mtJNkC02/j/3HDyqfeVkUgOcrhixGvrkEO7EmamNXDUYm0swSlu12tJX+2py4LgQYGfFoxuDk7Rp
innppteoCM6HAZ7YBL6bFxHwNYZJwz1JP/gVcvQuRCUYk02y+XXJ/qbqRIWLzYQGncna5MphwAvF
35gW3duOgm8YpdG8v1rtf1LUTx7NyAD+pmbMCMkpmAgUSsd3O3xwevUd+TOxJAhgVhYiM09q8JgX
LdDwuZ924vQGx9WSQz3bA9Td9enRi04fmXhBssTTjCgvuvARTgYKG0FuJ990z6CO5mtnoBHBVnpJ
iPHPNax2mmM3ZyZgz/4RMgGqvLnIN4auBa6oSueXM1wPzRtH2fkO/T/hxIVeX3jdsOR3NvLMKLzD
zEKoOeJ1LeivTj1iX8wvTWwgBNXBbfW4t9mdfNx6NTA+QRvXcd/mP0JTJu7fJNtihrnS2Z9cjczG
ojjMq61JMc51OAJ6D6GiYZHPsAzG4YiD5jVWMWGbtAcJSrqAmB4i8oDvHaia0I2rEYVfZE1hYgVb
tH7xM0jx0EBumFg3gpZMwBbMPdqNVis0u+/Zp7FaQQhzRrclynlW7mzl7yO9KuDhamtldq9RQRws
ueOAoPew8WUaCQ/DytwIWGtnaoQd61a2ZNiskZh2Ou0Ya+ymPSyjYcduqsna77DR++nTCpdvW3r1
bBR50P0CbtOA8hr2NeC1viX1WBOf0+sUtfu4gNE+5LnfusMC3v2HTL2RJuL2eDBoDZhOD1yt8mL9
Rv+rwvXyS34X3wh3/1V3zB2sPJ32B8cBfx+LVg4V3cfO4EC7G02PUh8xyOf7V+k/8kA/7CU9FZLc
TGjtTqyYtuG72UERfkqOWoj6QaCEOHlRt/L09E3W7py92ZqIO++/Saz8MfeBmZj12B9P7T8Iuyc6
1hwAbezZU0yDFnHh285nJrFKtJMnwUva2gYONJAw9qVBXajNIIep8O4bRYUxc/lM451UZZOloVEO
KelHCgYYBjz5tyDtbsEtfV5K2mA3b7xDPBhdsWJ4OA5Y6ODeHy2ACtbve8LZ7qmwRCJ03Or9XkSk
PAD22bB1FoINRs08iCTyALVnY1fPCt+8/Xlqcj9o5X7HYUdbghNj2QUvX56GxWy8kMrlFt0DLBTc
wsKZ8gCYy3++dyJSm0jueJsT7VjRcPFkfBSW+JgqI9LZUgjuIpwpV3NpBcs6PZ+GnAgQdiBHSe8b
Yal54vtYAyeyeyJYjAtzU/p3r9329Pa4THnlmFuAI9fwwy3BrssQnekqLKUZSitt+y8soxG0t19z
Irzse727+h+L9tlKozc/liuFDxBeFkf5607p9RaG4YARC1wxUJ8HMkSIiII0zL4S9soTphAA5aAP
kDTO2WCFnntDfSeS5j+jUBiwZe49i35OHwGw5xrlvAxJ9ZkIVZGn9DxbXZgdhiPz/wVsumkr3ALH
aTcWtepDYrhsesi3zUUE2MCjg+FrFpDTfN4FlBf/Trxso4Gr+zMKIAJ6V+6r3mmu4KmhhCUcsDPZ
10YkkIqnvutNwDcffu63a572rF/G2VAfRZt0on+Y5yGMS1UI79tV0D2hUD0WfqTywS7aqPBLd82i
a/6KLa1heENf+giYrXU+Ek5rJ5eHuCkaFsIaXIMsB3ZykRgI+BxpdbvypO6JKaieBeGO1iIGaE92
g7oR9zjROUcXCXKLa+2di1i8+fl6p4mkDu3bfKOQ7nJxY2IAmVakKSakAsmJOuWgs9fRo0Sg/AGy
4fOLydsZCO/q/kzJ1PXbDKTikteD9b6QAFTQ+pLSmbrVIshZCMH9acCM6nGFzxhVGvbbwnDZ98/m
lPGP4XdlRPGiPycXtO9/dTbnlBUf1U6o7aGb5nyOjoT6dqb1O7+aXFw174VFJA84jrEjq2+yaAej
OqAxLxkOFnlgl4AhP9vWPqP7+dFTYxOaeNzZic5eKFNxeN8=
`pragma protect end_protected
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (weak1, weak0) GSR = GSR_int;
    assign (weak1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
