{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1718182582978 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1718182582979 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 12 11:56:22 2024 " "Processing started: Wed Jun 12 11:56:22 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1718182582979 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718182582979 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off audio_codec -c audio_codec " "Command: quartus_map --read_settings_files=on --write_settings_files=off audio_codec -c audio_codec" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718182582979 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1718182583821 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1718182583821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_codec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audio_codec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 audio_codec-main " "Found design unit 1: audio_codec-main" {  } { { "audio_codec.vhd" "" { Text "D:/RTU/FPGA/WM8731_codec/WM8731_codec/audio_codec.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718182591382 ""} { "Info" "ISGN_ENTITY_NAME" "1 audio_codec " "Found entity 1: audio_codec" {  } { { "audio_codec.vhd" "" { Text "D:/RTU/FPGA/WM8731_codec/WM8731_codec/audio_codec.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718182591382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718182591382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2c.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c-main " "Found design unit 1: i2c-main" {  } { { "i2c.vhd" "" { Text "D:/RTU/FPGA/WM8731_codec/WM8731_codec/i2c.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718182591383 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c " "Found entity 1: i2c" {  } { { "i2c.vhd" "" { Text "D:/RTU/FPGA/WM8731_codec/WM8731_codec/i2c.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718182591383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718182591383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_divider-Behavioral " "Found design unit 1: clock_divider-Behavioral" {  } { { "clock_divider.vhd" "" { Text "D:/RTU/FPGA/WM8731_codec/WM8731_codec/clock_divider.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718182591383 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.vhd" "" { Text "D:/RTU/FPGA/WM8731_codec/WM8731_codec/clock_divider.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718182591383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718182591383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/i2c_initializer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/i2c_initializer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_initializer-Behavioral " "Found design unit 1: i2c_initializer-Behavioral" {  } { { "output_files/i2c_initializer.vhd" "" { Text "D:/RTU/FPGA/WM8731_codec/WM8731_codec/output_files/i2c_initializer.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718182591385 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_initializer " "Found entity 1: i2c_initializer" {  } { { "output_files/i2c_initializer.vhd" "" { Text "D:/RTU/FPGA/WM8731_codec/WM8731_codec/output_files/i2c_initializer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718182591385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718182591385 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "audio_codec " "Elaborating entity \"audio_codec\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1718182591483 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i2c_init_done audio_codec.vhd(37) " "Verilog HDL or VHDL warning at audio_codec.vhd(37): object \"i2c_init_done\" assigned a value but never read" {  } { { "audio_codec.vhd" "" { Text "D:/RTU/FPGA/WM8731_codec/WM8731_codec/audio_codec.vhd" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1718182591506 "|audio_codec"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:u0 " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:u0\"" {  } { { "audio_codec.vhd" "u0" { Text "D:/RTU/FPGA/WM8731_codec/WM8731_codec/audio_codec.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718182591511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c i2c:WM8731 " "Elaborating entity \"i2c\" for hierarchy \"i2c:WM8731\"" {  } { { "audio_codec.vhd" "WM8731" { Text "D:/RTU/FPGA/WM8731_codec/WM8731_codec/audio_codec.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718182591529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_initializer i2c_initializer:I2C_INIT " "Elaborating entity \"i2c_initializer\" for hierarchy \"i2c_initializer:I2C_INIT\"" {  } { { "audio_codec.vhd" "I2C_INIT" { Text "D:/RTU/FPGA/WM8731_codec/WM8731_codec/audio_codec.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718182591548 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1718182592438 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1718182593374 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718182593374 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "86 " "Implemented 86 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1718182593784 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1718182593784 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1718182593784 ""} { "Info" "ICUT_CUT_TM_LCELLS" "77 " "Implemented 77 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1718182593784 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1718182593784 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4894 " "Peak virtual memory: 4894 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1718182593847 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 12 11:56:33 2024 " "Processing ended: Wed Jun 12 11:56:33 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1718182593847 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1718182593847 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1718182593847 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1718182593847 ""}
