INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/zande/Documents/universiteit/digitale electronica/digel/w6/w6.srcs/sim_1/imports/chapter5_starters/ROM_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_rom_example'
