Version 3.2 HI-TECH Software Intermediate Code
"8131 C:\Program Files (x86)\Microchip\xc8\v1.41\include\pic18f4450.h
[v _TMR0IF `Vb ~T0 @X0 0 e@32658 ]
"6406
[v _TMR0 `Vus ~T0 @X0 0 e@4054 ]
"6823
[s S291 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S291 . RBIF INT0IF TMR0IF RBIE INT0IE TMR0IE PEIE_GIEL GIE_GIEH ]
"6833
[s S292 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S292 . . INT0F T0IF . INT0E T0IE PEIE GIE ]
"6843
[s S293 :6 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S293 . . GIEL GIEH ]
"6822
[u S290 `S291 1 `S292 1 `S293 1 ]
[n S290 . . . . ]
"6849
[v _INTCONbits `VS290 ~T0 @X0 0 e@4082 ]
"2230
[v _PORTB `Vuc ~T0 @X0 0 e@3969 ]
[p mainexit ]
"6343
[s S278 :3 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S278 . T0PS PSA T0SE T0CS T08BIT TMR0ON ]
"6351
[s S279 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S279 . T0PS0 T0PS1 T0PS2 ]
"6342
[u S277 `S278 1 `S279 1 ]
[n S277 . . . ]
"6357
[v _T0CONbits `VS277 ~T0 @X0 0 e@4053 ]
"5321
[v _ADCON1 `Vuc ~T0 @X0 0 e@4033 ]
"3408
[v _TRISB `Vuc ~T0 @X0 0 e@3987 ]
[; ;htc.h: 26: extern const char __xc8_OPTIM_SPEED;
[; ;htc.h: 28: extern double __fpnormalize(double);
[; ;xc8debug.h: 14: extern void __builtin_software_breakpoint(void);
[; ;pic18f4450.h: 49: extern volatile unsigned short UFRM @ 0xF66;
"51 C:\Program Files (x86)\Microchip\xc8\v1.41\include\pic18f4450.h
[; ;pic18f4450.h: 51: asm("UFRM equ 0F66h");
[; <" UFRM equ 0F66h ;# ">
[; ;pic18f4450.h: 55: extern volatile unsigned char UFRML @ 0xF66;
"57
[; ;pic18f4450.h: 57: asm("UFRML equ 0F66h");
[; <" UFRML equ 0F66h ;# ">
[; ;pic18f4450.h: 60: typedef union {
[; ;pic18f4450.h: 61: struct {
[; ;pic18f4450.h: 62: unsigned FRM :8;
[; ;pic18f4450.h: 63: };
[; ;pic18f4450.h: 64: struct {
[; ;pic18f4450.h: 65: unsigned FRM0 :1;
[; ;pic18f4450.h: 66: unsigned FRM1 :1;
[; ;pic18f4450.h: 67: unsigned FRM2 :1;
[; ;pic18f4450.h: 68: unsigned FRM3 :1;
[; ;pic18f4450.h: 69: unsigned FRM4 :1;
[; ;pic18f4450.h: 70: unsigned FRM5 :1;
[; ;pic18f4450.h: 71: unsigned FRM6 :1;
[; ;pic18f4450.h: 72: unsigned FRM7 :1;
[; ;pic18f4450.h: 73: };
[; ;pic18f4450.h: 74: struct {
[; ;pic18f4450.h: 75: unsigned FRML :8;
[; ;pic18f4450.h: 76: };
[; ;pic18f4450.h: 77: } UFRMLbits_t;
[; ;pic18f4450.h: 78: extern volatile UFRMLbits_t UFRMLbits @ 0xF66;
[; ;pic18f4450.h: 132: extern volatile unsigned char UFRMH @ 0xF67;
"134
[; ;pic18f4450.h: 134: asm("UFRMH equ 0F67h");
[; <" UFRMH equ 0F67h ;# ">
[; ;pic18f4450.h: 137: typedef union {
[; ;pic18f4450.h: 138: struct {
[; ;pic18f4450.h: 139: unsigned FRM :3;
[; ;pic18f4450.h: 140: };
[; ;pic18f4450.h: 141: struct {
[; ;pic18f4450.h: 142: unsigned FRM8 :1;
[; ;pic18f4450.h: 143: unsigned FRM9 :1;
[; ;pic18f4450.h: 144: unsigned FRM10 :1;
[; ;pic18f4450.h: 145: };
[; ;pic18f4450.h: 146: } UFRMHbits_t;
[; ;pic18f4450.h: 147: extern volatile UFRMHbits_t UFRMHbits @ 0xF67;
[; ;pic18f4450.h: 171: extern volatile unsigned char UIR @ 0xF68;
"173
[; ;pic18f4450.h: 173: asm("UIR equ 0F68h");
[; <" UIR equ 0F68h ;# ">
[; ;pic18f4450.h: 176: typedef union {
[; ;pic18f4450.h: 177: struct {
[; ;pic18f4450.h: 178: unsigned URSTIF :1;
[; ;pic18f4450.h: 179: unsigned UERRIF :1;
[; ;pic18f4450.h: 180: unsigned ACTVIF :1;
[; ;pic18f4450.h: 181: unsigned TRNIF :1;
[; ;pic18f4450.h: 182: unsigned IDLEIF :1;
[; ;pic18f4450.h: 183: unsigned STALLIF :1;
[; ;pic18f4450.h: 184: unsigned SOFIF :1;
[; ;pic18f4450.h: 185: };
[; ;pic18f4450.h: 186: } UIRbits_t;
[; ;pic18f4450.h: 187: extern volatile UIRbits_t UIRbits @ 0xF68;
[; ;pic18f4450.h: 226: extern volatile unsigned char UIE @ 0xF69;
"228
[; ;pic18f4450.h: 228: asm("UIE equ 0F69h");
[; <" UIE equ 0F69h ;# ">
[; ;pic18f4450.h: 231: typedef union {
[; ;pic18f4450.h: 232: struct {
[; ;pic18f4450.h: 233: unsigned URSTIE :1;
[; ;pic18f4450.h: 234: unsigned UERRIE :1;
[; ;pic18f4450.h: 235: unsigned ACTVIE :1;
[; ;pic18f4450.h: 236: unsigned TRNIE :1;
[; ;pic18f4450.h: 237: unsigned IDLEIE :1;
[; ;pic18f4450.h: 238: unsigned STALLIE :1;
[; ;pic18f4450.h: 239: unsigned SOFIE :1;
[; ;pic18f4450.h: 240: };
[; ;pic18f4450.h: 241: } UIEbits_t;
[; ;pic18f4450.h: 242: extern volatile UIEbits_t UIEbits @ 0xF69;
[; ;pic18f4450.h: 281: extern volatile unsigned char UEIR @ 0xF6A;
"283
[; ;pic18f4450.h: 283: asm("UEIR equ 0F6Ah");
[; <" UEIR equ 0F6Ah ;# ">
[; ;pic18f4450.h: 286: typedef union {
[; ;pic18f4450.h: 287: struct {
[; ;pic18f4450.h: 288: unsigned PIDEF :1;
[; ;pic18f4450.h: 289: unsigned CRC5EF :1;
[; ;pic18f4450.h: 290: unsigned CRC16EF :1;
[; ;pic18f4450.h: 291: unsigned DFN8EF :1;
[; ;pic18f4450.h: 292: unsigned BTOEF :1;
[; ;pic18f4450.h: 293: unsigned :2;
[; ;pic18f4450.h: 294: unsigned BTSEF :1;
[; ;pic18f4450.h: 295: };
[; ;pic18f4450.h: 296: } UEIRbits_t;
[; ;pic18f4450.h: 297: extern volatile UEIRbits_t UEIRbits @ 0xF6A;
[; ;pic18f4450.h: 331: extern volatile unsigned char UEIE @ 0xF6B;
"333
[; ;pic18f4450.h: 333: asm("UEIE equ 0F6Bh");
[; <" UEIE equ 0F6Bh ;# ">
[; ;pic18f4450.h: 336: typedef union {
[; ;pic18f4450.h: 337: struct {
[; ;pic18f4450.h: 338: unsigned PIDEE :1;
[; ;pic18f4450.h: 339: unsigned CRC5EE :1;
[; ;pic18f4450.h: 340: unsigned CRC16EE :1;
[; ;pic18f4450.h: 341: unsigned DFN8EE :1;
[; ;pic18f4450.h: 342: unsigned BTOEE :1;
[; ;pic18f4450.h: 343: unsigned :2;
[; ;pic18f4450.h: 344: unsigned BTSEE :1;
[; ;pic18f4450.h: 345: };
[; ;pic18f4450.h: 346: } UEIEbits_t;
[; ;pic18f4450.h: 347: extern volatile UEIEbits_t UEIEbits @ 0xF6B;
[; ;pic18f4450.h: 381: extern volatile unsigned char USTAT @ 0xF6C;
"383
[; ;pic18f4450.h: 383: asm("USTAT equ 0F6Ch");
[; <" USTAT equ 0F6Ch ;# ">
[; ;pic18f4450.h: 386: typedef union {
[; ;pic18f4450.h: 387: struct {
[; ;pic18f4450.h: 388: unsigned :1;
[; ;pic18f4450.h: 389: unsigned PPBI :1;
[; ;pic18f4450.h: 390: unsigned DIR :1;
[; ;pic18f4450.h: 391: unsigned ENDP :4;
[; ;pic18f4450.h: 392: };
[; ;pic18f4450.h: 393: struct {
[; ;pic18f4450.h: 394: unsigned :3;
[; ;pic18f4450.h: 395: unsigned ENDP0 :1;
[; ;pic18f4450.h: 396: unsigned ENDP1 :1;
[; ;pic18f4450.h: 397: unsigned ENDP2 :1;
[; ;pic18f4450.h: 398: unsigned ENDP3 :1;
[; ;pic18f4450.h: 399: };
[; ;pic18f4450.h: 400: } USTATbits_t;
[; ;pic18f4450.h: 401: extern volatile USTATbits_t USTATbits @ 0xF6C;
[; ;pic18f4450.h: 440: extern volatile unsigned char UCON @ 0xF6D;
"442
[; ;pic18f4450.h: 442: asm("UCON equ 0F6Dh");
[; <" UCON equ 0F6Dh ;# ">
[; ;pic18f4450.h: 445: typedef union {
[; ;pic18f4450.h: 446: struct {
[; ;pic18f4450.h: 447: unsigned :1;
[; ;pic18f4450.h: 448: unsigned SUSPND :1;
[; ;pic18f4450.h: 449: unsigned RESUME :1;
[; ;pic18f4450.h: 450: unsigned USBEN :1;
[; ;pic18f4450.h: 451: unsigned PKTDIS :1;
[; ;pic18f4450.h: 452: unsigned SE0 :1;
[; ;pic18f4450.h: 453: unsigned PPBRST :1;
[; ;pic18f4450.h: 454: };
[; ;pic18f4450.h: 455: } UCONbits_t;
[; ;pic18f4450.h: 456: extern volatile UCONbits_t UCONbits @ 0xF6D;
[; ;pic18f4450.h: 490: extern volatile unsigned char UADDR @ 0xF6E;
"492
[; ;pic18f4450.h: 492: asm("UADDR equ 0F6Eh");
[; <" UADDR equ 0F6Eh ;# ">
[; ;pic18f4450.h: 495: typedef union {
[; ;pic18f4450.h: 496: struct {
[; ;pic18f4450.h: 497: unsigned ADDR :7;
[; ;pic18f4450.h: 498: };
[; ;pic18f4450.h: 499: struct {
[; ;pic18f4450.h: 500: unsigned ADDR0 :1;
[; ;pic18f4450.h: 501: unsigned ADDR1 :1;
[; ;pic18f4450.h: 502: unsigned ADDR2 :1;
[; ;pic18f4450.h: 503: unsigned ADDR3 :1;
[; ;pic18f4450.h: 504: unsigned ADDR4 :1;
[; ;pic18f4450.h: 505: unsigned ADDR5 :1;
[; ;pic18f4450.h: 506: unsigned ADDR6 :1;
[; ;pic18f4450.h: 507: };
[; ;pic18f4450.h: 508: } UADDRbits_t;
[; ;pic18f4450.h: 509: extern volatile UADDRbits_t UADDRbits @ 0xF6E;
[; ;pic18f4450.h: 553: extern volatile unsigned char UCFG @ 0xF6F;
"555
[; ;pic18f4450.h: 555: asm("UCFG equ 0F6Fh");
[; <" UCFG equ 0F6Fh ;# ">
[; ;pic18f4450.h: 558: typedef union {
[; ;pic18f4450.h: 559: struct {
[; ;pic18f4450.h: 560: unsigned PPB :2;
[; ;pic18f4450.h: 561: unsigned FSEN :1;
[; ;pic18f4450.h: 562: unsigned UTRDIS :1;
[; ;pic18f4450.h: 563: unsigned UPUEN :1;
[; ;pic18f4450.h: 564: unsigned :1;
[; ;pic18f4450.h: 565: unsigned UOEMON :1;
[; ;pic18f4450.h: 566: unsigned UTEYE :1;
[; ;pic18f4450.h: 567: };
[; ;pic18f4450.h: 568: struct {
[; ;pic18f4450.h: 569: unsigned PPB0 :1;
[; ;pic18f4450.h: 570: unsigned PPB1 :1;
[; ;pic18f4450.h: 571: };
[; ;pic18f4450.h: 572: struct {
[; ;pic18f4450.h: 573: unsigned UPP0 :1;
[; ;pic18f4450.h: 574: unsigned UPP1 :1;
[; ;pic18f4450.h: 575: };
[; ;pic18f4450.h: 576: } UCFGbits_t;
[; ;pic18f4450.h: 577: extern volatile UCFGbits_t UCFGbits @ 0xF6F;
[; ;pic18f4450.h: 631: extern volatile unsigned char UEP0 @ 0xF70;
"633
[; ;pic18f4450.h: 633: asm("UEP0 equ 0F70h");
[; <" UEP0 equ 0F70h ;# ">
[; ;pic18f4450.h: 636: typedef union {
[; ;pic18f4450.h: 637: struct {
[; ;pic18f4450.h: 638: unsigned EPSTALL :1;
[; ;pic18f4450.h: 639: unsigned EPINEN :1;
[; ;pic18f4450.h: 640: unsigned EPOUTEN :1;
[; ;pic18f4450.h: 641: unsigned EPCONDIS :1;
[; ;pic18f4450.h: 642: unsigned EPHSHK :1;
[; ;pic18f4450.h: 643: };
[; ;pic18f4450.h: 644: struct {
[; ;pic18f4450.h: 645: unsigned EP0STALL :1;
[; ;pic18f4450.h: 646: unsigned EP0INEN :1;
[; ;pic18f4450.h: 647: unsigned EP0OUTEN :1;
[; ;pic18f4450.h: 648: unsigned EP0CONDIS :1;
[; ;pic18f4450.h: 649: unsigned EP0HSHK :1;
[; ;pic18f4450.h: 650: };
[; ;pic18f4450.h: 651: struct {
[; ;pic18f4450.h: 652: unsigned EPSTALL0 :1;
[; ;pic18f4450.h: 653: unsigned EPINEN0 :1;
[; ;pic18f4450.h: 654: unsigned EPOUTEN0 :1;
[; ;pic18f4450.h: 655: unsigned EPCONDIS0 :1;
[; ;pic18f4450.h: 656: unsigned EPHSHK0 :1;
[; ;pic18f4450.h: 657: };
[; ;pic18f4450.h: 658: } UEP0bits_t;
[; ;pic18f4450.h: 659: extern volatile UEP0bits_t UEP0bits @ 0xF70;
[; ;pic18f4450.h: 738: extern volatile unsigned char UEP1 @ 0xF71;
"740
[; ;pic18f4450.h: 740: asm("UEP1 equ 0F71h");
[; <" UEP1 equ 0F71h ;# ">
[; ;pic18f4450.h: 743: typedef union {
[; ;pic18f4450.h: 744: struct {
[; ;pic18f4450.h: 745: unsigned EPSTALL :1;
[; ;pic18f4450.h: 746: unsigned EPINEN :1;
[; ;pic18f4450.h: 747: unsigned EPOUTEN :1;
[; ;pic18f4450.h: 748: unsigned EPCONDIS :1;
[; ;pic18f4450.h: 749: unsigned EPHSHK :1;
[; ;pic18f4450.h: 750: };
[; ;pic18f4450.h: 751: struct {
[; ;pic18f4450.h: 752: unsigned EP1STALL :1;
[; ;pic18f4450.h: 753: unsigned EP1INEN :1;
[; ;pic18f4450.h: 754: unsigned EP1OUTEN :1;
[; ;pic18f4450.h: 755: unsigned EP1CONDIS :1;
[; ;pic18f4450.h: 756: unsigned EP1HSHK :1;
[; ;pic18f4450.h: 757: };
[; ;pic18f4450.h: 758: struct {
[; ;pic18f4450.h: 759: unsigned EPSTALL1 :1;
[; ;pic18f4450.h: 760: unsigned EPINEN1 :1;
[; ;pic18f4450.h: 761: unsigned EPOUTEN1 :1;
[; ;pic18f4450.h: 762: unsigned EPCONDIS1 :1;
[; ;pic18f4450.h: 763: unsigned EPHSHK1 :1;
[; ;pic18f4450.h: 764: };
[; ;pic18f4450.h: 765: } UEP1bits_t;
[; ;pic18f4450.h: 766: extern volatile UEP1bits_t UEP1bits @ 0xF71;
[; ;pic18f4450.h: 845: extern volatile unsigned char UEP2 @ 0xF72;
"847
[; ;pic18f4450.h: 847: asm("UEP2 equ 0F72h");
[; <" UEP2 equ 0F72h ;# ">
[; ;pic18f4450.h: 850: typedef union {
[; ;pic18f4450.h: 851: struct {
[; ;pic18f4450.h: 852: unsigned EPSTALL :1;
[; ;pic18f4450.h: 853: unsigned EPINEN :1;
[; ;pic18f4450.h: 854: unsigned EPOUTEN :1;
[; ;pic18f4450.h: 855: unsigned EPCONDIS :1;
[; ;pic18f4450.h: 856: unsigned EPHSHK :1;
[; ;pic18f4450.h: 857: };
[; ;pic18f4450.h: 858: struct {
[; ;pic18f4450.h: 859: unsigned EP2STALL :1;
[; ;pic18f4450.h: 860: unsigned EP2INEN :1;
[; ;pic18f4450.h: 861: unsigned EP2OUTEN :1;
[; ;pic18f4450.h: 862: unsigned EP2CONDIS :1;
[; ;pic18f4450.h: 863: unsigned EP2HSHK :1;
[; ;pic18f4450.h: 864: };
[; ;pic18f4450.h: 865: struct {
[; ;pic18f4450.h: 866: unsigned EPSTALL2 :1;
[; ;pic18f4450.h: 867: unsigned EPINEN2 :1;
[; ;pic18f4450.h: 868: unsigned EPOUTEN2 :1;
[; ;pic18f4450.h: 869: unsigned EPCONDIS2 :1;
[; ;pic18f4450.h: 870: unsigned EPHSHK2 :1;
[; ;pic18f4450.h: 871: };
[; ;pic18f4450.h: 872: } UEP2bits_t;
[; ;pic18f4450.h: 873: extern volatile UEP2bits_t UEP2bits @ 0xF72;
[; ;pic18f4450.h: 952: extern volatile unsigned char UEP3 @ 0xF73;
"954
[; ;pic18f4450.h: 954: asm("UEP3 equ 0F73h");
[; <" UEP3 equ 0F73h ;# ">
[; ;pic18f4450.h: 957: typedef union {
[; ;pic18f4450.h: 958: struct {
[; ;pic18f4450.h: 959: unsigned EPSTALL :1;
[; ;pic18f4450.h: 960: unsigned EPINEN :1;
[; ;pic18f4450.h: 961: unsigned EPOUTEN :1;
[; ;pic18f4450.h: 962: unsigned EPCONDIS :1;
[; ;pic18f4450.h: 963: unsigned EPHSHK :1;
[; ;pic18f4450.h: 964: };
[; ;pic18f4450.h: 965: struct {
[; ;pic18f4450.h: 966: unsigned EP3STALL :1;
[; ;pic18f4450.h: 967: unsigned EP3INEN :1;
[; ;pic18f4450.h: 968: unsigned EP3OUTEN :1;
[; ;pic18f4450.h: 969: unsigned EP3CONDIS :1;
[; ;pic18f4450.h: 970: unsigned EP3HSHK :1;
[; ;pic18f4450.h: 971: };
[; ;pic18f4450.h: 972: struct {
[; ;pic18f4450.h: 973: unsigned EPSTALL3 :1;
[; ;pic18f4450.h: 974: unsigned EPINEN3 :1;
[; ;pic18f4450.h: 975: unsigned EPOUTEN3 :1;
[; ;pic18f4450.h: 976: unsigned EPCONDIS3 :1;
[; ;pic18f4450.h: 977: unsigned EPHSHK3 :1;
[; ;pic18f4450.h: 978: };
[; ;pic18f4450.h: 979: } UEP3bits_t;
[; ;pic18f4450.h: 980: extern volatile UEP3bits_t UEP3bits @ 0xF73;
[; ;pic18f4450.h: 1059: extern volatile unsigned char UEP4 @ 0xF74;
"1061
[; ;pic18f4450.h: 1061: asm("UEP4 equ 0F74h");
[; <" UEP4 equ 0F74h ;# ">
[; ;pic18f4450.h: 1064: typedef union {
[; ;pic18f4450.h: 1065: struct {
[; ;pic18f4450.h: 1066: unsigned EPSTALL :1;
[; ;pic18f4450.h: 1067: unsigned EPINEN :1;
[; ;pic18f4450.h: 1068: unsigned EPOUTEN :1;
[; ;pic18f4450.h: 1069: unsigned EPCONDIS :1;
[; ;pic18f4450.h: 1070: unsigned EPHSHK :1;
[; ;pic18f4450.h: 1071: };
[; ;pic18f4450.h: 1072: struct {
[; ;pic18f4450.h: 1073: unsigned EP4STALL :1;
[; ;pic18f4450.h: 1074: unsigned EP4INEN :1;
[; ;pic18f4450.h: 1075: unsigned EP4OUTEN :1;
[; ;pic18f4450.h: 1076: unsigned EP4CONDIS :1;
[; ;pic18f4450.h: 1077: unsigned EP4HSHK :1;
[; ;pic18f4450.h: 1078: };
[; ;pic18f4450.h: 1079: struct {
[; ;pic18f4450.h: 1080: unsigned EPSTALL4 :1;
[; ;pic18f4450.h: 1081: unsigned EPINEN4 :1;
[; ;pic18f4450.h: 1082: unsigned EPOUTEN4 :1;
[; ;pic18f4450.h: 1083: unsigned EPCONDIS4 :1;
[; ;pic18f4450.h: 1084: unsigned EPHSHK4 :1;
[; ;pic18f4450.h: 1085: };
[; ;pic18f4450.h: 1086: } UEP4bits_t;
[; ;pic18f4450.h: 1087: extern volatile UEP4bits_t UEP4bits @ 0xF74;
[; ;pic18f4450.h: 1166: extern volatile unsigned char UEP5 @ 0xF75;
"1168
[; ;pic18f4450.h: 1168: asm("UEP5 equ 0F75h");
[; <" UEP5 equ 0F75h ;# ">
[; ;pic18f4450.h: 1171: typedef union {
[; ;pic18f4450.h: 1172: struct {
[; ;pic18f4450.h: 1173: unsigned EPSTALL :1;
[; ;pic18f4450.h: 1174: unsigned EPINEN :1;
[; ;pic18f4450.h: 1175: unsigned EPOUTEN :1;
[; ;pic18f4450.h: 1176: unsigned EPCONDIS :1;
[; ;pic18f4450.h: 1177: unsigned EPHSHK :1;
[; ;pic18f4450.h: 1178: };
[; ;pic18f4450.h: 1179: struct {
[; ;pic18f4450.h: 1180: unsigned EP5STALL :1;
[; ;pic18f4450.h: 1181: unsigned EP5INEN :1;
[; ;pic18f4450.h: 1182: unsigned EP5OUTEN :1;
[; ;pic18f4450.h: 1183: unsigned EP5CONDIS :1;
[; ;pic18f4450.h: 1184: unsigned EP5HSHK :1;
[; ;pic18f4450.h: 1185: };
[; ;pic18f4450.h: 1186: struct {
[; ;pic18f4450.h: 1187: unsigned EPSTALL5 :1;
[; ;pic18f4450.h: 1188: unsigned EPINEN5 :1;
[; ;pic18f4450.h: 1189: unsigned EPOUTEN5 :1;
[; ;pic18f4450.h: 1190: unsigned EPCONDIS5 :1;
[; ;pic18f4450.h: 1191: unsigned EPHSHK5 :1;
[; ;pic18f4450.h: 1192: };
[; ;pic18f4450.h: 1193: } UEP5bits_t;
[; ;pic18f4450.h: 1194: extern volatile UEP5bits_t UEP5bits @ 0xF75;
[; ;pic18f4450.h: 1273: extern volatile unsigned char UEP6 @ 0xF76;
"1275
[; ;pic18f4450.h: 1275: asm("UEP6 equ 0F76h");
[; <" UEP6 equ 0F76h ;# ">
[; ;pic18f4450.h: 1278: typedef union {
[; ;pic18f4450.h: 1279: struct {
[; ;pic18f4450.h: 1280: unsigned EPSTALL :1;
[; ;pic18f4450.h: 1281: unsigned EPINEN :1;
[; ;pic18f4450.h: 1282: unsigned EPOUTEN :1;
[; ;pic18f4450.h: 1283: unsigned EPCONDIS :1;
[; ;pic18f4450.h: 1284: unsigned EPHSHK :1;
[; ;pic18f4450.h: 1285: };
[; ;pic18f4450.h: 1286: struct {
[; ;pic18f4450.h: 1287: unsigned EP6STALL :1;
[; ;pic18f4450.h: 1288: unsigned EP6INEN :1;
[; ;pic18f4450.h: 1289: unsigned EP6OUTEN :1;
[; ;pic18f4450.h: 1290: unsigned EP6CONDIS :1;
[; ;pic18f4450.h: 1291: unsigned EP6HSHK :1;
[; ;pic18f4450.h: 1292: };
[; ;pic18f4450.h: 1293: struct {
[; ;pic18f4450.h: 1294: unsigned EPSTALL6 :1;
[; ;pic18f4450.h: 1295: unsigned EPINEN6 :1;
[; ;pic18f4450.h: 1296: unsigned EPOUTEN6 :1;
[; ;pic18f4450.h: 1297: unsigned EPCONDIS6 :1;
[; ;pic18f4450.h: 1298: unsigned EPHSHK6 :1;
[; ;pic18f4450.h: 1299: };
[; ;pic18f4450.h: 1300: } UEP6bits_t;
[; ;pic18f4450.h: 1301: extern volatile UEP6bits_t UEP6bits @ 0xF76;
[; ;pic18f4450.h: 1380: extern volatile unsigned char UEP7 @ 0xF77;
"1382
[; ;pic18f4450.h: 1382: asm("UEP7 equ 0F77h");
[; <" UEP7 equ 0F77h ;# ">
[; ;pic18f4450.h: 1385: typedef union {
[; ;pic18f4450.h: 1386: struct {
[; ;pic18f4450.h: 1387: unsigned EPSTALL :1;
[; ;pic18f4450.h: 1388: unsigned EPINEN :1;
[; ;pic18f4450.h: 1389: unsigned EPOUTEN :1;
[; ;pic18f4450.h: 1390: unsigned EPCONDIS :1;
[; ;pic18f4450.h: 1391: unsigned EPHSHK :1;
[; ;pic18f4450.h: 1392: };
[; ;pic18f4450.h: 1393: struct {
[; ;pic18f4450.h: 1394: unsigned EP7STALL :1;
[; ;pic18f4450.h: 1395: unsigned EP7INEN :1;
[; ;pic18f4450.h: 1396: unsigned EP7OUTEN :1;
[; ;pic18f4450.h: 1397: unsigned EP7CONDIS :1;
[; ;pic18f4450.h: 1398: unsigned EP7HSHK :1;
[; ;pic18f4450.h: 1399: };
[; ;pic18f4450.h: 1400: struct {
[; ;pic18f4450.h: 1401: unsigned EPSTALL7 :1;
[; ;pic18f4450.h: 1402: unsigned EPINEN7 :1;
[; ;pic18f4450.h: 1403: unsigned EPOUTEN7 :1;
[; ;pic18f4450.h: 1404: unsigned EPCONDIS7 :1;
[; ;pic18f4450.h: 1405: unsigned EPHSHK7 :1;
[; ;pic18f4450.h: 1406: };
[; ;pic18f4450.h: 1407: } UEP7bits_t;
[; ;pic18f4450.h: 1408: extern volatile UEP7bits_t UEP7bits @ 0xF77;
[; ;pic18f4450.h: 1487: extern volatile unsigned char UEP8 @ 0xF78;
"1489
[; ;pic18f4450.h: 1489: asm("UEP8 equ 0F78h");
[; <" UEP8 equ 0F78h ;# ">
[; ;pic18f4450.h: 1492: typedef union {
[; ;pic18f4450.h: 1493: struct {
[; ;pic18f4450.h: 1494: unsigned EPSTALL :1;
[; ;pic18f4450.h: 1495: unsigned EPINEN :1;
[; ;pic18f4450.h: 1496: unsigned EPOUTEN :1;
[; ;pic18f4450.h: 1497: unsigned EPCONDIS :1;
[; ;pic18f4450.h: 1498: unsigned EPHSHK :1;
[; ;pic18f4450.h: 1499: };
[; ;pic18f4450.h: 1500: struct {
[; ;pic18f4450.h: 1501: unsigned EPSTALL8 :1;
[; ;pic18f4450.h: 1502: unsigned EPINEN8 :1;
[; ;pic18f4450.h: 1503: unsigned EPOUTEN8 :1;
[; ;pic18f4450.h: 1504: unsigned EPCONDIS8 :1;
[; ;pic18f4450.h: 1505: unsigned EPHSHK8 :1;
[; ;pic18f4450.h: 1506: };
[; ;pic18f4450.h: 1507: } UEP8bits_t;
[; ;pic18f4450.h: 1508: extern volatile UEP8bits_t UEP8bits @ 0xF78;
[; ;pic18f4450.h: 1562: extern volatile unsigned char UEP9 @ 0xF79;
"1564
[; ;pic18f4450.h: 1564: asm("UEP9 equ 0F79h");
[; <" UEP9 equ 0F79h ;# ">
[; ;pic18f4450.h: 1567: typedef union {
[; ;pic18f4450.h: 1568: struct {
[; ;pic18f4450.h: 1569: unsigned EPSTALL :1;
[; ;pic18f4450.h: 1570: unsigned EPINEN :1;
[; ;pic18f4450.h: 1571: unsigned EPOUTEN :1;
[; ;pic18f4450.h: 1572: unsigned EPCONDIS :1;
[; ;pic18f4450.h: 1573: unsigned EPHSHK :1;
[; ;pic18f4450.h: 1574: };
[; ;pic18f4450.h: 1575: struct {
[; ;pic18f4450.h: 1576: unsigned EPSTALL9 :1;
[; ;pic18f4450.h: 1577: unsigned EPINEN9 :1;
[; ;pic18f4450.h: 1578: unsigned EPOUTEN9 :1;
[; ;pic18f4450.h: 1579: unsigned EPCONDIS9 :1;
[; ;pic18f4450.h: 1580: unsigned EPHSHK9 :1;
[; ;pic18f4450.h: 1581: };
[; ;pic18f4450.h: 1582: } UEP9bits_t;
[; ;pic18f4450.h: 1583: extern volatile UEP9bits_t UEP9bits @ 0xF79;
[; ;pic18f4450.h: 1637: extern volatile unsigned char UEP10 @ 0xF7A;
"1639
[; ;pic18f4450.h: 1639: asm("UEP10 equ 0F7Ah");
[; <" UEP10 equ 0F7Ah ;# ">
[; ;pic18f4450.h: 1642: typedef union {
[; ;pic18f4450.h: 1643: struct {
[; ;pic18f4450.h: 1644: unsigned EPSTALL :1;
[; ;pic18f4450.h: 1645: unsigned EPINEN :1;
[; ;pic18f4450.h: 1646: unsigned EPOUTEN :1;
[; ;pic18f4450.h: 1647: unsigned EPCONDIS :1;
[; ;pic18f4450.h: 1648: unsigned EPHSHK :1;
[; ;pic18f4450.h: 1649: };
[; ;pic18f4450.h: 1650: struct {
[; ;pic18f4450.h: 1651: unsigned EPSTALL10 :1;
[; ;pic18f4450.h: 1652: unsigned EPINEN10 :1;
[; ;pic18f4450.h: 1653: unsigned EPOUTEN10 :1;
[; ;pic18f4450.h: 1654: unsigned EPCONDIS10 :1;
[; ;pic18f4450.h: 1655: unsigned EPHSHK10 :1;
[; ;pic18f4450.h: 1656: };
[; ;pic18f4450.h: 1657: } UEP10bits_t;
[; ;pic18f4450.h: 1658: extern volatile UEP10bits_t UEP10bits @ 0xF7A;
[; ;pic18f4450.h: 1712: extern volatile unsigned char UEP11 @ 0xF7B;
"1714
[; ;pic18f4450.h: 1714: asm("UEP11 equ 0F7Bh");
[; <" UEP11 equ 0F7Bh ;# ">
[; ;pic18f4450.h: 1717: typedef union {
[; ;pic18f4450.h: 1718: struct {
[; ;pic18f4450.h: 1719: unsigned EPSTALL :1;
[; ;pic18f4450.h: 1720: unsigned EPINEN :1;
[; ;pic18f4450.h: 1721: unsigned EPOUTEN :1;
[; ;pic18f4450.h: 1722: unsigned EPCONDIS :1;
[; ;pic18f4450.h: 1723: unsigned EPHSHK :1;
[; ;pic18f4450.h: 1724: };
[; ;pic18f4450.h: 1725: struct {
[; ;pic18f4450.h: 1726: unsigned EPSTALL11 :1;
[; ;pic18f4450.h: 1727: unsigned EPINEN11 :1;
[; ;pic18f4450.h: 1728: unsigned EPOUTEN11 :1;
[; ;pic18f4450.h: 1729: unsigned EPCONDIS11 :1;
[; ;pic18f4450.h: 1730: unsigned EPHSHK11 :1;
[; ;pic18f4450.h: 1731: };
[; ;pic18f4450.h: 1732: } UEP11bits_t;
[; ;pic18f4450.h: 1733: extern volatile UEP11bits_t UEP11bits @ 0xF7B;
[; ;pic18f4450.h: 1787: extern volatile unsigned char UEP12 @ 0xF7C;
"1789
[; ;pic18f4450.h: 1789: asm("UEP12 equ 0F7Ch");
[; <" UEP12 equ 0F7Ch ;# ">
[; ;pic18f4450.h: 1792: typedef union {
[; ;pic18f4450.h: 1793: struct {
[; ;pic18f4450.h: 1794: unsigned EPSTALL :1;
[; ;pic18f4450.h: 1795: unsigned EPINEN :1;
[; ;pic18f4450.h: 1796: unsigned EPOUTEN :1;
[; ;pic18f4450.h: 1797: unsigned EPCONDIS :1;
[; ;pic18f4450.h: 1798: unsigned EPHSHK :1;
[; ;pic18f4450.h: 1799: };
[; ;pic18f4450.h: 1800: struct {
[; ;pic18f4450.h: 1801: unsigned EPSTALL12 :1;
[; ;pic18f4450.h: 1802: unsigned EPINEN12 :1;
[; ;pic18f4450.h: 1803: unsigned EPOUTEN12 :1;
[; ;pic18f4450.h: 1804: unsigned EPCONDIS12 :1;
[; ;pic18f4450.h: 1805: unsigned EPHSHK12 :1;
[; ;pic18f4450.h: 1806: };
[; ;pic18f4450.h: 1807: } UEP12bits_t;
[; ;pic18f4450.h: 1808: extern volatile UEP12bits_t UEP12bits @ 0xF7C;
[; ;pic18f4450.h: 1862: extern volatile unsigned char UEP13 @ 0xF7D;
"1864
[; ;pic18f4450.h: 1864: asm("UEP13 equ 0F7Dh");
[; <" UEP13 equ 0F7Dh ;# ">
[; ;pic18f4450.h: 1867: typedef union {
[; ;pic18f4450.h: 1868: struct {
[; ;pic18f4450.h: 1869: unsigned EPSTALL :1;
[; ;pic18f4450.h: 1870: unsigned EPINEN :1;
[; ;pic18f4450.h: 1871: unsigned EPOUTEN :1;
[; ;pic18f4450.h: 1872: unsigned EPCONDIS :1;
[; ;pic18f4450.h: 1873: unsigned EPHSHK :1;
[; ;pic18f4450.h: 1874: };
[; ;pic18f4450.h: 1875: struct {
[; ;pic18f4450.h: 1876: unsigned EPSTALL13 :1;
[; ;pic18f4450.h: 1877: unsigned EPINEN13 :1;
[; ;pic18f4450.h: 1878: unsigned EPOUTEN13 :1;
[; ;pic18f4450.h: 1879: unsigned EPCONDIS13 :1;
[; ;pic18f4450.h: 1880: unsigned EPHSHK13 :1;
[; ;pic18f4450.h: 1881: };
[; ;pic18f4450.h: 1882: } UEP13bits_t;
[; ;pic18f4450.h: 1883: extern volatile UEP13bits_t UEP13bits @ 0xF7D;
[; ;pic18f4450.h: 1937: extern volatile unsigned char UEP14 @ 0xF7E;
"1939
[; ;pic18f4450.h: 1939: asm("UEP14 equ 0F7Eh");
[; <" UEP14 equ 0F7Eh ;# ">
[; ;pic18f4450.h: 1942: typedef union {
[; ;pic18f4450.h: 1943: struct {
[; ;pic18f4450.h: 1944: unsigned EPSTALL :1;
[; ;pic18f4450.h: 1945: unsigned EPINEN :1;
[; ;pic18f4450.h: 1946: unsigned EPOUTEN :1;
[; ;pic18f4450.h: 1947: unsigned EPCONDIS :1;
[; ;pic18f4450.h: 1948: unsigned EPHSHK :1;
[; ;pic18f4450.h: 1949: };
[; ;pic18f4450.h: 1950: struct {
[; ;pic18f4450.h: 1951: unsigned EPSTALL14 :1;
[; ;pic18f4450.h: 1952: unsigned EPINEN14 :1;
[; ;pic18f4450.h: 1953: unsigned EPOUTEN14 :1;
[; ;pic18f4450.h: 1954: unsigned EPCONDIS14 :1;
[; ;pic18f4450.h: 1955: unsigned EPHSHK14 :1;
[; ;pic18f4450.h: 1956: };
[; ;pic18f4450.h: 1957: } UEP14bits_t;
[; ;pic18f4450.h: 1958: extern volatile UEP14bits_t UEP14bits @ 0xF7E;
[; ;pic18f4450.h: 2012: extern volatile unsigned char UEP15 @ 0xF7F;
"2014
[; ;pic18f4450.h: 2014: asm("UEP15 equ 0F7Fh");
[; <" UEP15 equ 0F7Fh ;# ">
[; ;pic18f4450.h: 2017: typedef union {
[; ;pic18f4450.h: 2018: struct {
[; ;pic18f4450.h: 2019: unsigned EPSTALL :1;
[; ;pic18f4450.h: 2020: unsigned EPINEN :1;
[; ;pic18f4450.h: 2021: unsigned EPOUTEN :1;
[; ;pic18f4450.h: 2022: unsigned EPCONDIS :1;
[; ;pic18f4450.h: 2023: unsigned EPHSHK :1;
[; ;pic18f4450.h: 2024: };
[; ;pic18f4450.h: 2025: struct {
[; ;pic18f4450.h: 2026: unsigned EPSTALL15 :1;
[; ;pic18f4450.h: 2027: unsigned EPINEN15 :1;
[; ;pic18f4450.h: 2028: unsigned EPOUTEN15 :1;
[; ;pic18f4450.h: 2029: unsigned EPCONDIS15 :1;
[; ;pic18f4450.h: 2030: unsigned EPHSHK15 :1;
[; ;pic18f4450.h: 2031: };
[; ;pic18f4450.h: 2032: } UEP15bits_t;
[; ;pic18f4450.h: 2033: extern volatile UEP15bits_t UEP15bits @ 0xF7F;
[; ;pic18f4450.h: 2087: extern volatile unsigned char PORTA @ 0xF80;
"2089
[; ;pic18f4450.h: 2089: asm("PORTA equ 0F80h");
[; <" PORTA equ 0F80h ;# ">
[; ;pic18f4450.h: 2092: typedef union {
[; ;pic18f4450.h: 2093: struct {
[; ;pic18f4450.h: 2094: unsigned RA0 :1;
[; ;pic18f4450.h: 2095: unsigned RA1 :1;
[; ;pic18f4450.h: 2096: unsigned RA2 :1;
[; ;pic18f4450.h: 2097: unsigned RA3 :1;
[; ;pic18f4450.h: 2098: unsigned RA4 :1;
[; ;pic18f4450.h: 2099: unsigned RA5 :1;
[; ;pic18f4450.h: 2100: unsigned RA6 :1;
[; ;pic18f4450.h: 2101: };
[; ;pic18f4450.h: 2102: struct {
[; ;pic18f4450.h: 2103: unsigned AN0 :1;
[; ;pic18f4450.h: 2104: unsigned AN1 :1;
[; ;pic18f4450.h: 2105: unsigned AN2 :1;
[; ;pic18f4450.h: 2106: unsigned AN3 :1;
[; ;pic18f4450.h: 2107: unsigned T0CKI :1;
[; ;pic18f4450.h: 2108: unsigned AN4 :1;
[; ;pic18f4450.h: 2109: unsigned OSC2 :1;
[; ;pic18f4450.h: 2110: };
[; ;pic18f4450.h: 2111: struct {
[; ;pic18f4450.h: 2112: unsigned :2;
[; ;pic18f4450.h: 2113: unsigned VREFM :1;
[; ;pic18f4450.h: 2114: unsigned VREFP :1;
[; ;pic18f4450.h: 2115: unsigned RCV :1;
[; ;pic18f4450.h: 2116: unsigned LVDIN :1;
[; ;pic18f4450.h: 2117: };
[; ;pic18f4450.h: 2118: struct {
[; ;pic18f4450.h: 2119: unsigned :5;
[; ;pic18f4450.h: 2120: unsigned HLVDIN :1;
[; ;pic18f4450.h: 2121: };
[; ;pic18f4450.h: 2122: struct {
[; ;pic18f4450.h: 2123: unsigned ULPWUIN :1;
[; ;pic18f4450.h: 2124: };
[; ;pic18f4450.h: 2125: } PORTAbits_t;
[; ;pic18f4450.h: 2126: extern volatile PORTAbits_t PORTAbits @ 0xF80;
[; ;pic18f4450.h: 2230: extern volatile unsigned char PORTB @ 0xF81;
"2232
[; ;pic18f4450.h: 2232: asm("PORTB equ 0F81h");
[; <" PORTB equ 0F81h ;# ">
[; ;pic18f4450.h: 2235: typedef union {
[; ;pic18f4450.h: 2236: struct {
[; ;pic18f4450.h: 2237: unsigned RB0 :1;
[; ;pic18f4450.h: 2238: unsigned RB1 :1;
[; ;pic18f4450.h: 2239: unsigned RB2 :1;
[; ;pic18f4450.h: 2240: unsigned RB3 :1;
[; ;pic18f4450.h: 2241: unsigned RB4 :1;
[; ;pic18f4450.h: 2242: unsigned RB5 :1;
[; ;pic18f4450.h: 2243: unsigned RB6 :1;
[; ;pic18f4450.h: 2244: unsigned RB7 :1;
[; ;pic18f4450.h: 2245: };
[; ;pic18f4450.h: 2246: struct {
[; ;pic18f4450.h: 2247: unsigned INT0 :1;
[; ;pic18f4450.h: 2248: unsigned INT1 :1;
[; ;pic18f4450.h: 2249: unsigned INT2 :1;
[; ;pic18f4450.h: 2250: unsigned :1;
[; ;pic18f4450.h: 2251: unsigned KBI0 :1;
[; ;pic18f4450.h: 2252: unsigned KBI1 :1;
[; ;pic18f4450.h: 2253: unsigned KBI2 :1;
[; ;pic18f4450.h: 2254: unsigned KBI3 :1;
[; ;pic18f4450.h: 2255: };
[; ;pic18f4450.h: 2256: struct {
[; ;pic18f4450.h: 2257: unsigned AN12 :1;
[; ;pic18f4450.h: 2258: unsigned AN10 :1;
[; ;pic18f4450.h: 2259: unsigned AN8 :1;
[; ;pic18f4450.h: 2260: unsigned AN9 :1;
[; ;pic18f4450.h: 2261: unsigned AN11 :1;
[; ;pic18f4450.h: 2262: unsigned PGM :1;
[; ;pic18f4450.h: 2263: unsigned PGC :1;
[; ;pic18f4450.h: 2264: unsigned PGD :1;
[; ;pic18f4450.h: 2265: };
[; ;pic18f4450.h: 2266: struct {
[; ;pic18f4450.h: 2267: unsigned :2;
[; ;pic18f4450.h: 2268: unsigned VMO :1;
[; ;pic18f4450.h: 2269: unsigned VPO :1;
[; ;pic18f4450.h: 2270: };
[; ;pic18f4450.h: 2271: struct {
[; ;pic18f4450.h: 2272: unsigned :3;
[; ;pic18f4450.h: 2273: unsigned CCP2_PA2 :1;
[; ;pic18f4450.h: 2274: };
[; ;pic18f4450.h: 2275: } PORTBbits_t;
[; ;pic18f4450.h: 2276: extern volatile PORTBbits_t PORTBbits @ 0xF81;
[; ;pic18f4450.h: 2410: extern volatile unsigned char PORTC @ 0xF82;
"2412
[; ;pic18f4450.h: 2412: asm("PORTC equ 0F82h");
[; <" PORTC equ 0F82h ;# ">
[; ;pic18f4450.h: 2415: typedef union {
[; ;pic18f4450.h: 2416: struct {
[; ;pic18f4450.h: 2417: unsigned RC0 :1;
[; ;pic18f4450.h: 2418: unsigned RC1 :1;
[; ;pic18f4450.h: 2419: unsigned RC2 :1;
[; ;pic18f4450.h: 2420: unsigned :1;
[; ;pic18f4450.h: 2421: unsigned RC4 :1;
[; ;pic18f4450.h: 2422: unsigned RC5 :1;
[; ;pic18f4450.h: 2423: unsigned RC6 :1;
[; ;pic18f4450.h: 2424: unsigned RC7 :1;
[; ;pic18f4450.h: 2425: };
[; ;pic18f4450.h: 2426: struct {
[; ;pic18f4450.h: 2427: unsigned T1OSO :1;
[; ;pic18f4450.h: 2428: unsigned T1OSI :1;
[; ;pic18f4450.h: 2429: unsigned CCP1 :1;
[; ;pic18f4450.h: 2430: unsigned :3;
[; ;pic18f4450.h: 2431: unsigned TX :1;
[; ;pic18f4450.h: 2432: unsigned RX :1;
[; ;pic18f4450.h: 2433: };
[; ;pic18f4450.h: 2434: struct {
[; ;pic18f4450.h: 2435: unsigned :1;
[; ;pic18f4450.h: 2436: unsigned NOT_UOE :1;
[; ;pic18f4450.h: 2437: };
[; ;pic18f4450.h: 2438: struct {
[; ;pic18f4450.h: 2439: unsigned T1CKI :1;
[; ;pic18f4450.h: 2440: unsigned nUOE :1;
[; ;pic18f4450.h: 2441: unsigned P1A :1;
[; ;pic18f4450.h: 2442: unsigned :3;
[; ;pic18f4450.h: 2443: unsigned CK :1;
[; ;pic18f4450.h: 2444: unsigned DT :1;
[; ;pic18f4450.h: 2445: };
[; ;pic18f4450.h: 2446: struct {
[; ;pic18f4450.h: 2447: unsigned :1;
[; ;pic18f4450.h: 2448: unsigned UOE :1;
[; ;pic18f4450.h: 2449: };
[; ;pic18f4450.h: 2450: struct {
[; ;pic18f4450.h: 2451: unsigned :1;
[; ;pic18f4450.h: 2452: unsigned CCP2 :1;
[; ;pic18f4450.h: 2453: unsigned PA1 :1;
[; ;pic18f4450.h: 2454: };
[; ;pic18f4450.h: 2455: struct {
[; ;pic18f4450.h: 2456: unsigned :1;
[; ;pic18f4450.h: 2457: unsigned PA2 :1;
[; ;pic18f4450.h: 2458: };
[; ;pic18f4450.h: 2459: } PORTCbits_t;
[; ;pic18f4450.h: 2460: extern volatile PORTCbits_t PORTCbits @ 0xF82;
[; ;pic18f4450.h: 2574: extern volatile unsigned char PORTD @ 0xF83;
"2576
[; ;pic18f4450.h: 2576: asm("PORTD equ 0F83h");
[; <" PORTD equ 0F83h ;# ">
[; ;pic18f4450.h: 2579: typedef union {
[; ;pic18f4450.h: 2580: struct {
[; ;pic18f4450.h: 2581: unsigned RD0 :1;
[; ;pic18f4450.h: 2582: unsigned RD1 :1;
[; ;pic18f4450.h: 2583: unsigned RD2 :1;
[; ;pic18f4450.h: 2584: unsigned RD3 :1;
[; ;pic18f4450.h: 2585: unsigned RD4 :1;
[; ;pic18f4450.h: 2586: unsigned RD5 :1;
[; ;pic18f4450.h: 2587: unsigned RD6 :1;
[; ;pic18f4450.h: 2588: unsigned RD7 :1;
[; ;pic18f4450.h: 2589: };
[; ;pic18f4450.h: 2590: struct {
[; ;pic18f4450.h: 2591: unsigned :7;
[; ;pic18f4450.h: 2592: unsigned SS2 :1;
[; ;pic18f4450.h: 2593: };
[; ;pic18f4450.h: 2594: } PORTDbits_t;
[; ;pic18f4450.h: 2595: extern volatile PORTDbits_t PORTDbits @ 0xF83;
[; ;pic18f4450.h: 2644: extern volatile unsigned char PORTE @ 0xF84;
"2646
[; ;pic18f4450.h: 2646: asm("PORTE equ 0F84h");
[; <" PORTE equ 0F84h ;# ">
[; ;pic18f4450.h: 2649: typedef union {
[; ;pic18f4450.h: 2650: struct {
[; ;pic18f4450.h: 2651: unsigned RE0 :1;
[; ;pic18f4450.h: 2652: unsigned RE1 :1;
[; ;pic18f4450.h: 2653: unsigned RE2 :1;
[; ;pic18f4450.h: 2654: unsigned RE3 :1;
[; ;pic18f4450.h: 2655: };
[; ;pic18f4450.h: 2656: struct {
[; ;pic18f4450.h: 2657: unsigned AN5 :1;
[; ;pic18f4450.h: 2658: unsigned AN6 :1;
[; ;pic18f4450.h: 2659: unsigned AN7 :1;
[; ;pic18f4450.h: 2660: };
[; ;pic18f4450.h: 2661: struct {
[; ;pic18f4450.h: 2662: unsigned PD2 :1;
[; ;pic18f4450.h: 2663: unsigned PC2 :1;
[; ;pic18f4450.h: 2664: unsigned CCP10 :1;
[; ;pic18f4450.h: 2665: unsigned CCP9E :1;
[; ;pic18f4450.h: 2666: };
[; ;pic18f4450.h: 2667: struct {
[; ;pic18f4450.h: 2668: unsigned RDE :1;
[; ;pic18f4450.h: 2669: unsigned WRE :1;
[; ;pic18f4450.h: 2670: unsigned CS :1;
[; ;pic18f4450.h: 2671: unsigned PC3E :1;
[; ;pic18f4450.h: 2672: };
[; ;pic18f4450.h: 2673: struct {
[; ;pic18f4450.h: 2674: unsigned :2;
[; ;pic18f4450.h: 2675: unsigned PB2 :1;
[; ;pic18f4450.h: 2676: };
[; ;pic18f4450.h: 2677: } PORTEbits_t;
[; ;pic18f4450.h: 2678: extern volatile PORTEbits_t PORTEbits @ 0xF84;
[; ;pic18f4450.h: 2762: extern volatile unsigned char LATA @ 0xF89;
"2764
[; ;pic18f4450.h: 2764: asm("LATA equ 0F89h");
[; <" LATA equ 0F89h ;# ">
[; ;pic18f4450.h: 2767: typedef union {
[; ;pic18f4450.h: 2768: struct {
[; ;pic18f4450.h: 2769: unsigned LATA0 :1;
[; ;pic18f4450.h: 2770: unsigned LATA1 :1;
[; ;pic18f4450.h: 2771: unsigned LATA2 :1;
[; ;pic18f4450.h: 2772: unsigned LATA3 :1;
[; ;pic18f4450.h: 2773: unsigned LATA4 :1;
[; ;pic18f4450.h: 2774: unsigned LATA5 :1;
[; ;pic18f4450.h: 2775: unsigned LATA6 :1;
[; ;pic18f4450.h: 2776: };
[; ;pic18f4450.h: 2777: struct {
[; ;pic18f4450.h: 2778: unsigned LA0 :1;
[; ;pic18f4450.h: 2779: unsigned LA1 :1;
[; ;pic18f4450.h: 2780: unsigned LA2 :1;
[; ;pic18f4450.h: 2781: unsigned LA3 :1;
[; ;pic18f4450.h: 2782: unsigned LA4 :1;
[; ;pic18f4450.h: 2783: unsigned LA5 :1;
[; ;pic18f4450.h: 2784: unsigned LA6 :1;
[; ;pic18f4450.h: 2785: };
[; ;pic18f4450.h: 2786: } LATAbits_t;
[; ;pic18f4450.h: 2787: extern volatile LATAbits_t LATAbits @ 0xF89;
[; ;pic18f4450.h: 2861: extern volatile unsigned char LATB @ 0xF8A;
"2863
[; ;pic18f4450.h: 2863: asm("LATB equ 0F8Ah");
[; <" LATB equ 0F8Ah ;# ">
[; ;pic18f4450.h: 2866: typedef union {
[; ;pic18f4450.h: 2867: struct {
[; ;pic18f4450.h: 2868: unsigned LATB0 :1;
[; ;pic18f4450.h: 2869: unsigned LATB1 :1;
[; ;pic18f4450.h: 2870: unsigned LATB2 :1;
[; ;pic18f4450.h: 2871: unsigned LATB3 :1;
[; ;pic18f4450.h: 2872: unsigned LATB4 :1;
[; ;pic18f4450.h: 2873: unsigned LATB5 :1;
[; ;pic18f4450.h: 2874: unsigned LATB6 :1;
[; ;pic18f4450.h: 2875: unsigned LATB7 :1;
[; ;pic18f4450.h: 2876: };
[; ;pic18f4450.h: 2877: struct {
[; ;pic18f4450.h: 2878: unsigned LB0 :1;
[; ;pic18f4450.h: 2879: unsigned LB1 :1;
[; ;pic18f4450.h: 2880: unsigned LB2 :1;
[; ;pic18f4450.h: 2881: unsigned LB3 :1;
[; ;pic18f4450.h: 2882: unsigned LB4 :1;
[; ;pic18f4450.h: 2883: unsigned LB5 :1;
[; ;pic18f4450.h: 2884: unsigned LB6 :1;
[; ;pic18f4450.h: 2885: unsigned LB7 :1;
[; ;pic18f4450.h: 2886: };
[; ;pic18f4450.h: 2887: } LATBbits_t;
[; ;pic18f4450.h: 2888: extern volatile LATBbits_t LATBbits @ 0xF8A;
[; ;pic18f4450.h: 2972: extern volatile unsigned char LATC @ 0xF8B;
"2974
[; ;pic18f4450.h: 2974: asm("LATC equ 0F8Bh");
[; <" LATC equ 0F8Bh ;# ">
[; ;pic18f4450.h: 2977: typedef union {
[; ;pic18f4450.h: 2978: struct {
[; ;pic18f4450.h: 2979: unsigned LATC0 :1;
[; ;pic18f4450.h: 2980: unsigned LATC1 :1;
[; ;pic18f4450.h: 2981: unsigned LATC2 :1;
[; ;pic18f4450.h: 2982: unsigned :3;
[; ;pic18f4450.h: 2983: unsigned LATC6 :1;
[; ;pic18f4450.h: 2984: unsigned LATC7 :1;
[; ;pic18f4450.h: 2985: };
[; ;pic18f4450.h: 2986: struct {
[; ;pic18f4450.h: 2987: unsigned LC0 :1;
[; ;pic18f4450.h: 2988: unsigned LC1 :1;
[; ;pic18f4450.h: 2989: unsigned LC2 :1;
[; ;pic18f4450.h: 2990: unsigned :3;
[; ;pic18f4450.h: 2991: unsigned LC6 :1;
[; ;pic18f4450.h: 2992: unsigned LC7 :1;
[; ;pic18f4450.h: 2993: };
[; ;pic18f4450.h: 2994: } LATCbits_t;
[; ;pic18f4450.h: 2995: extern volatile LATCbits_t LATCbits @ 0xF8B;
[; ;pic18f4450.h: 3049: extern volatile unsigned char LATD @ 0xF8C;
"3051
[; ;pic18f4450.h: 3051: asm("LATD equ 0F8Ch");
[; <" LATD equ 0F8Ch ;# ">
[; ;pic18f4450.h: 3054: typedef union {
[; ;pic18f4450.h: 3055: struct {
[; ;pic18f4450.h: 3056: unsigned LATD0 :1;
[; ;pic18f4450.h: 3057: unsigned LATD1 :1;
[; ;pic18f4450.h: 3058: unsigned LATD2 :1;
[; ;pic18f4450.h: 3059: unsigned LATD3 :1;
[; ;pic18f4450.h: 3060: unsigned LATD4 :1;
[; ;pic18f4450.h: 3061: unsigned LATD5 :1;
[; ;pic18f4450.h: 3062: unsigned LATD6 :1;
[; ;pic18f4450.h: 3063: unsigned LATD7 :1;
[; ;pic18f4450.h: 3064: };
[; ;pic18f4450.h: 3065: struct {
[; ;pic18f4450.h: 3066: unsigned LD0 :1;
[; ;pic18f4450.h: 3067: unsigned LD1 :1;
[; ;pic18f4450.h: 3068: unsigned LD2 :1;
[; ;pic18f4450.h: 3069: unsigned LD3 :1;
[; ;pic18f4450.h: 3070: unsigned LD4 :1;
[; ;pic18f4450.h: 3071: unsigned LD5 :1;
[; ;pic18f4450.h: 3072: unsigned LD6 :1;
[; ;pic18f4450.h: 3073: unsigned LD7 :1;
[; ;pic18f4450.h: 3074: };
[; ;pic18f4450.h: 3075: } LATDbits_t;
[; ;pic18f4450.h: 3076: extern volatile LATDbits_t LATDbits @ 0xF8C;
[; ;pic18f4450.h: 3160: extern volatile unsigned char LATE @ 0xF8D;
"3162
[; ;pic18f4450.h: 3162: asm("LATE equ 0F8Dh");
[; <" LATE equ 0F8Dh ;# ">
[; ;pic18f4450.h: 3165: typedef union {
[; ;pic18f4450.h: 3166: struct {
[; ;pic18f4450.h: 3167: unsigned LATE0 :1;
[; ;pic18f4450.h: 3168: unsigned LATE1 :1;
[; ;pic18f4450.h: 3169: unsigned LATE2 :1;
[; ;pic18f4450.h: 3170: };
[; ;pic18f4450.h: 3171: struct {
[; ;pic18f4450.h: 3172: unsigned LE0 :1;
[; ;pic18f4450.h: 3173: unsigned LE1 :1;
[; ;pic18f4450.h: 3174: unsigned LE2 :1;
[; ;pic18f4450.h: 3175: };
[; ;pic18f4450.h: 3176: } LATEbits_t;
[; ;pic18f4450.h: 3177: extern volatile LATEbits_t LATEbits @ 0xF8D;
[; ;pic18f4450.h: 3211: extern volatile unsigned char TRISA @ 0xF92;
"3213
[; ;pic18f4450.h: 3213: asm("TRISA equ 0F92h");
[; <" TRISA equ 0F92h ;# ">
[; ;pic18f4450.h: 3216: extern volatile unsigned char DDRA @ 0xF92;
"3218
[; ;pic18f4450.h: 3218: asm("DDRA equ 0F92h");
[; <" DDRA equ 0F92h ;# ">
[; ;pic18f4450.h: 3221: typedef union {
[; ;pic18f4450.h: 3222: struct {
[; ;pic18f4450.h: 3223: unsigned TRISA0 :1;
[; ;pic18f4450.h: 3224: unsigned TRISA1 :1;
[; ;pic18f4450.h: 3225: unsigned TRISA2 :1;
[; ;pic18f4450.h: 3226: unsigned TRISA3 :1;
[; ;pic18f4450.h: 3227: unsigned TRISA4 :1;
[; ;pic18f4450.h: 3228: unsigned TRISA5 :1;
[; ;pic18f4450.h: 3229: unsigned TRISA6 :1;
[; ;pic18f4450.h: 3230: };
[; ;pic18f4450.h: 3231: struct {
[; ;pic18f4450.h: 3232: unsigned RA0 :1;
[; ;pic18f4450.h: 3233: unsigned RA1 :1;
[; ;pic18f4450.h: 3234: unsigned RA2 :1;
[; ;pic18f4450.h: 3235: unsigned RA3 :1;
[; ;pic18f4450.h: 3236: unsigned RA4 :1;
[; ;pic18f4450.h: 3237: unsigned RA5 :1;
[; ;pic18f4450.h: 3238: unsigned RA6 :1;
[; ;pic18f4450.h: 3239: };
[; ;pic18f4450.h: 3240: } TRISAbits_t;
[; ;pic18f4450.h: 3241: extern volatile TRISAbits_t TRISAbits @ 0xF92;
[; ;pic18f4450.h: 3314: typedef union {
[; ;pic18f4450.h: 3315: struct {
[; ;pic18f4450.h: 3316: unsigned TRISA0 :1;
[; ;pic18f4450.h: 3317: unsigned TRISA1 :1;
[; ;pic18f4450.h: 3318: unsigned TRISA2 :1;
[; ;pic18f4450.h: 3319: unsigned TRISA3 :1;
[; ;pic18f4450.h: 3320: unsigned TRISA4 :1;
[; ;pic18f4450.h: 3321: unsigned TRISA5 :1;
[; ;pic18f4450.h: 3322: unsigned TRISA6 :1;
[; ;pic18f4450.h: 3323: };
[; ;pic18f4450.h: 3324: struct {
[; ;pic18f4450.h: 3325: unsigned RA0 :1;
[; ;pic18f4450.h: 3326: unsigned RA1 :1;
[; ;pic18f4450.h: 3327: unsigned RA2 :1;
[; ;pic18f4450.h: 3328: unsigned RA3 :1;
[; ;pic18f4450.h: 3329: unsigned RA4 :1;
[; ;pic18f4450.h: 3330: unsigned RA5 :1;
[; ;pic18f4450.h: 3331: unsigned RA6 :1;
[; ;pic18f4450.h: 3332: };
[; ;pic18f4450.h: 3333: } DDRAbits_t;
[; ;pic18f4450.h: 3334: extern volatile DDRAbits_t DDRAbits @ 0xF92;
[; ;pic18f4450.h: 3408: extern volatile unsigned char TRISB @ 0xF93;
"3410
[; ;pic18f4450.h: 3410: asm("TRISB equ 0F93h");
[; <" TRISB equ 0F93h ;# ">
[; ;pic18f4450.h: 3413: extern volatile unsigned char DDRB @ 0xF93;
"3415
[; ;pic18f4450.h: 3415: asm("DDRB equ 0F93h");
[; <" DDRB equ 0F93h ;# ">
[; ;pic18f4450.h: 3418: typedef union {
[; ;pic18f4450.h: 3419: struct {
[; ;pic18f4450.h: 3420: unsigned TRISB0 :1;
[; ;pic18f4450.h: 3421: unsigned TRISB1 :1;
[; ;pic18f4450.h: 3422: unsigned TRISB2 :1;
[; ;pic18f4450.h: 3423: unsigned TRISB3 :1;
[; ;pic18f4450.h: 3424: unsigned TRISB4 :1;
[; ;pic18f4450.h: 3425: unsigned TRISB5 :1;
[; ;pic18f4450.h: 3426: unsigned TRISB6 :1;
[; ;pic18f4450.h: 3427: unsigned TRISB7 :1;
[; ;pic18f4450.h: 3428: };
[; ;pic18f4450.h: 3429: struct {
[; ;pic18f4450.h: 3430: unsigned RB0 :1;
[; ;pic18f4450.h: 3431: unsigned RB1 :1;
[; ;pic18f4450.h: 3432: unsigned RB2 :1;
[; ;pic18f4450.h: 3433: unsigned RB3 :1;
[; ;pic18f4450.h: 3434: unsigned RB4 :1;
[; ;pic18f4450.h: 3435: unsigned RB5 :1;
[; ;pic18f4450.h: 3436: unsigned RB6 :1;
[; ;pic18f4450.h: 3437: unsigned RB7 :1;
[; ;pic18f4450.h: 3438: };
[; ;pic18f4450.h: 3439: } TRISBbits_t;
[; ;pic18f4450.h: 3440: extern volatile TRISBbits_t TRISBbits @ 0xF93;
[; ;pic18f4450.h: 3523: typedef union {
[; ;pic18f4450.h: 3524: struct {
[; ;pic18f4450.h: 3525: unsigned TRISB0 :1;
[; ;pic18f4450.h: 3526: unsigned TRISB1 :1;
[; ;pic18f4450.h: 3527: unsigned TRISB2 :1;
[; ;pic18f4450.h: 3528: unsigned TRISB3 :1;
[; ;pic18f4450.h: 3529: unsigned TRISB4 :1;
[; ;pic18f4450.h: 3530: unsigned TRISB5 :1;
[; ;pic18f4450.h: 3531: unsigned TRISB6 :1;
[; ;pic18f4450.h: 3532: unsigned TRISB7 :1;
[; ;pic18f4450.h: 3533: };
[; ;pic18f4450.h: 3534: struct {
[; ;pic18f4450.h: 3535: unsigned RB0 :1;
[; ;pic18f4450.h: 3536: unsigned RB1 :1;
[; ;pic18f4450.h: 3537: unsigned RB2 :1;
[; ;pic18f4450.h: 3538: unsigned RB3 :1;
[; ;pic18f4450.h: 3539: unsigned RB4 :1;
[; ;pic18f4450.h: 3540: unsigned RB5 :1;
[; ;pic18f4450.h: 3541: unsigned RB6 :1;
[; ;pic18f4450.h: 3542: unsigned RB7 :1;
[; ;pic18f4450.h: 3543: };
[; ;pic18f4450.h: 3544: } DDRBbits_t;
[; ;pic18f4450.h: 3545: extern volatile DDRBbits_t DDRBbits @ 0xF93;
[; ;pic18f4450.h: 3629: extern volatile unsigned char TRISC @ 0xF94;
"3631
[; ;pic18f4450.h: 3631: asm("TRISC equ 0F94h");
[; <" TRISC equ 0F94h ;# ">
[; ;pic18f4450.h: 3634: extern volatile unsigned char DDRC @ 0xF94;
"3636
[; ;pic18f4450.h: 3636: asm("DDRC equ 0F94h");
[; <" DDRC equ 0F94h ;# ">
[; ;pic18f4450.h: 3639: typedef union {
[; ;pic18f4450.h: 3640: struct {
[; ;pic18f4450.h: 3641: unsigned TRISC0 :1;
[; ;pic18f4450.h: 3642: unsigned TRISC1 :1;
[; ;pic18f4450.h: 3643: unsigned TRISC2 :1;
[; ;pic18f4450.h: 3644: unsigned :3;
[; ;pic18f4450.h: 3645: unsigned TRISC6 :1;
[; ;pic18f4450.h: 3646: unsigned TRISC7 :1;
[; ;pic18f4450.h: 3647: };
[; ;pic18f4450.h: 3648: struct {
[; ;pic18f4450.h: 3649: unsigned RC0 :1;
[; ;pic18f4450.h: 3650: unsigned RC1 :1;
[; ;pic18f4450.h: 3651: unsigned RC2 :1;
[; ;pic18f4450.h: 3652: unsigned :3;
[; ;pic18f4450.h: 3653: unsigned RC6 :1;
[; ;pic18f4450.h: 3654: unsigned RC7 :1;
[; ;pic18f4450.h: 3655: };
[; ;pic18f4450.h: 3656: } TRISCbits_t;
[; ;pic18f4450.h: 3657: extern volatile TRISCbits_t TRISCbits @ 0xF94;
[; ;pic18f4450.h: 3710: typedef union {
[; ;pic18f4450.h: 3711: struct {
[; ;pic18f4450.h: 3712: unsigned TRISC0 :1;
[; ;pic18f4450.h: 3713: unsigned TRISC1 :1;
[; ;pic18f4450.h: 3714: unsigned TRISC2 :1;
[; ;pic18f4450.h: 3715: unsigned :3;
[; ;pic18f4450.h: 3716: unsigned TRISC6 :1;
[; ;pic18f4450.h: 3717: unsigned TRISC7 :1;
[; ;pic18f4450.h: 3718: };
[; ;pic18f4450.h: 3719: struct {
[; ;pic18f4450.h: 3720: unsigned RC0 :1;
[; ;pic18f4450.h: 3721: unsigned RC1 :1;
[; ;pic18f4450.h: 3722: unsigned RC2 :1;
[; ;pic18f4450.h: 3723: unsigned :3;
[; ;pic18f4450.h: 3724: unsigned RC6 :1;
[; ;pic18f4450.h: 3725: unsigned RC7 :1;
[; ;pic18f4450.h: 3726: };
[; ;pic18f4450.h: 3727: } DDRCbits_t;
[; ;pic18f4450.h: 3728: extern volatile DDRCbits_t DDRCbits @ 0xF94;
[; ;pic18f4450.h: 3782: extern volatile unsigned char TRISD @ 0xF95;
"3784
[; ;pic18f4450.h: 3784: asm("TRISD equ 0F95h");
[; <" TRISD equ 0F95h ;# ">
[; ;pic18f4450.h: 3787: extern volatile unsigned char DDRD @ 0xF95;
"3789
[; ;pic18f4450.h: 3789: asm("DDRD equ 0F95h");
[; <" DDRD equ 0F95h ;# ">
[; ;pic18f4450.h: 3792: typedef union {
[; ;pic18f4450.h: 3793: struct {
[; ;pic18f4450.h: 3794: unsigned TRISD0 :1;
[; ;pic18f4450.h: 3795: unsigned TRISD1 :1;
[; ;pic18f4450.h: 3796: unsigned TRISD2 :1;
[; ;pic18f4450.h: 3797: unsigned TRISD3 :1;
[; ;pic18f4450.h: 3798: unsigned TRISD4 :1;
[; ;pic18f4450.h: 3799: unsigned TRISD5 :1;
[; ;pic18f4450.h: 3800: unsigned TRISD6 :1;
[; ;pic18f4450.h: 3801: unsigned TRISD7 :1;
[; ;pic18f4450.h: 3802: };
[; ;pic18f4450.h: 3803: struct {
[; ;pic18f4450.h: 3804: unsigned RD0 :1;
[; ;pic18f4450.h: 3805: unsigned RD1 :1;
[; ;pic18f4450.h: 3806: unsigned RD2 :1;
[; ;pic18f4450.h: 3807: unsigned RD3 :1;
[; ;pic18f4450.h: 3808: unsigned RD4 :1;
[; ;pic18f4450.h: 3809: unsigned RD5 :1;
[; ;pic18f4450.h: 3810: unsigned RD6 :1;
[; ;pic18f4450.h: 3811: unsigned RD7 :1;
[; ;pic18f4450.h: 3812: };
[; ;pic18f4450.h: 3813: } TRISDbits_t;
[; ;pic18f4450.h: 3814: extern volatile TRISDbits_t TRISDbits @ 0xF95;
[; ;pic18f4450.h: 3897: typedef union {
[; ;pic18f4450.h: 3898: struct {
[; ;pic18f4450.h: 3899: unsigned TRISD0 :1;
[; ;pic18f4450.h: 3900: unsigned TRISD1 :1;
[; ;pic18f4450.h: 3901: unsigned TRISD2 :1;
[; ;pic18f4450.h: 3902: unsigned TRISD3 :1;
[; ;pic18f4450.h: 3903: unsigned TRISD4 :1;
[; ;pic18f4450.h: 3904: unsigned TRISD5 :1;
[; ;pic18f4450.h: 3905: unsigned TRISD6 :1;
[; ;pic18f4450.h: 3906: unsigned TRISD7 :1;
[; ;pic18f4450.h: 3907: };
[; ;pic18f4450.h: 3908: struct {
[; ;pic18f4450.h: 3909: unsigned RD0 :1;
[; ;pic18f4450.h: 3910: unsigned RD1 :1;
[; ;pic18f4450.h: 3911: unsigned RD2 :1;
[; ;pic18f4450.h: 3912: unsigned RD3 :1;
[; ;pic18f4450.h: 3913: unsigned RD4 :1;
[; ;pic18f4450.h: 3914: unsigned RD5 :1;
[; ;pic18f4450.h: 3915: unsigned RD6 :1;
[; ;pic18f4450.h: 3916: unsigned RD7 :1;
[; ;pic18f4450.h: 3917: };
[; ;pic18f4450.h: 3918: } DDRDbits_t;
[; ;pic18f4450.h: 3919: extern volatile DDRDbits_t DDRDbits @ 0xF95;
[; ;pic18f4450.h: 4003: extern volatile unsigned char TRISE @ 0xF96;
"4005
[; ;pic18f4450.h: 4005: asm("TRISE equ 0F96h");
[; <" TRISE equ 0F96h ;# ">
[; ;pic18f4450.h: 4008: extern volatile unsigned char DDRE @ 0xF96;
"4010
[; ;pic18f4450.h: 4010: asm("DDRE equ 0F96h");
[; <" DDRE equ 0F96h ;# ">
[; ;pic18f4450.h: 4013: typedef union {
[; ;pic18f4450.h: 4014: struct {
[; ;pic18f4450.h: 4015: unsigned TRISE0 :1;
[; ;pic18f4450.h: 4016: unsigned TRISE1 :1;
[; ;pic18f4450.h: 4017: unsigned TRISE2 :1;
[; ;pic18f4450.h: 4018: };
[; ;pic18f4450.h: 4019: struct {
[; ;pic18f4450.h: 4020: unsigned RE0 :1;
[; ;pic18f4450.h: 4021: unsigned RE1 :1;
[; ;pic18f4450.h: 4022: unsigned RE2 :1;
[; ;pic18f4450.h: 4023: };
[; ;pic18f4450.h: 4024: } TRISEbits_t;
[; ;pic18f4450.h: 4025: extern volatile TRISEbits_t TRISEbits @ 0xF96;
[; ;pic18f4450.h: 4058: typedef union {
[; ;pic18f4450.h: 4059: struct {
[; ;pic18f4450.h: 4060: unsigned TRISE0 :1;
[; ;pic18f4450.h: 4061: unsigned TRISE1 :1;
[; ;pic18f4450.h: 4062: unsigned TRISE2 :1;
[; ;pic18f4450.h: 4063: };
[; ;pic18f4450.h: 4064: struct {
[; ;pic18f4450.h: 4065: unsigned RE0 :1;
[; ;pic18f4450.h: 4066: unsigned RE1 :1;
[; ;pic18f4450.h: 4067: unsigned RE2 :1;
[; ;pic18f4450.h: 4068: };
[; ;pic18f4450.h: 4069: } DDREbits_t;
[; ;pic18f4450.h: 4070: extern volatile DDREbits_t DDREbits @ 0xF96;
[; ;pic18f4450.h: 4104: extern volatile unsigned char PIE1 @ 0xF9D;
"4106
[; ;pic18f4450.h: 4106: asm("PIE1 equ 0F9Dh");
[; <" PIE1 equ 0F9Dh ;# ">
[; ;pic18f4450.h: 4109: typedef union {
[; ;pic18f4450.h: 4110: struct {
[; ;pic18f4450.h: 4111: unsigned TMR1IE :1;
[; ;pic18f4450.h: 4112: unsigned TMR2IE :1;
[; ;pic18f4450.h: 4113: unsigned CCP1IE :1;
[; ;pic18f4450.h: 4114: unsigned :1;
[; ;pic18f4450.h: 4115: unsigned TXIE :1;
[; ;pic18f4450.h: 4116: unsigned RCIE :1;
[; ;pic18f4450.h: 4117: unsigned ADIE :1;
[; ;pic18f4450.h: 4118: };
[; ;pic18f4450.h: 4119: struct {
[; ;pic18f4450.h: 4120: unsigned :4;
[; ;pic18f4450.h: 4121: unsigned TX1IE :1;
[; ;pic18f4450.h: 4122: unsigned RC1IE :1;
[; ;pic18f4450.h: 4123: };
[; ;pic18f4450.h: 4124: } PIE1bits_t;
[; ;pic18f4450.h: 4125: extern volatile PIE1bits_t PIE1bits @ 0xF9D;
[; ;pic18f4450.h: 4169: extern volatile unsigned char PIR1 @ 0xF9E;
"4171
[; ;pic18f4450.h: 4171: asm("PIR1 equ 0F9Eh");
[; <" PIR1 equ 0F9Eh ;# ">
[; ;pic18f4450.h: 4174: typedef union {
[; ;pic18f4450.h: 4175: struct {
[; ;pic18f4450.h: 4176: unsigned TMR1IF :1;
[; ;pic18f4450.h: 4177: unsigned TMR2IF :1;
[; ;pic18f4450.h: 4178: unsigned CCP1IF :1;
[; ;pic18f4450.h: 4179: unsigned :1;
[; ;pic18f4450.h: 4180: unsigned TXIF :1;
[; ;pic18f4450.h: 4181: unsigned RCIF :1;
[; ;pic18f4450.h: 4182: unsigned ADIF :1;
[; ;pic18f4450.h: 4183: };
[; ;pic18f4450.h: 4184: struct {
[; ;pic18f4450.h: 4185: unsigned :4;
[; ;pic18f4450.h: 4186: unsigned TX1IF :1;
[; ;pic18f4450.h: 4187: unsigned RC1IF :1;
[; ;pic18f4450.h: 4188: };
[; ;pic18f4450.h: 4189: } PIR1bits_t;
[; ;pic18f4450.h: 4190: extern volatile PIR1bits_t PIR1bits @ 0xF9E;
[; ;pic18f4450.h: 4234: extern volatile unsigned char IPR1 @ 0xF9F;
"4236
[; ;pic18f4450.h: 4236: asm("IPR1 equ 0F9Fh");
[; <" IPR1 equ 0F9Fh ;# ">
[; ;pic18f4450.h: 4239: typedef union {
[; ;pic18f4450.h: 4240: struct {
[; ;pic18f4450.h: 4241: unsigned TMR1IP :1;
[; ;pic18f4450.h: 4242: unsigned TMR2IP :1;
[; ;pic18f4450.h: 4243: unsigned CCP1IP :1;
[; ;pic18f4450.h: 4244: unsigned :1;
[; ;pic18f4450.h: 4245: unsigned TXIP :1;
[; ;pic18f4450.h: 4246: unsigned RCIP :1;
[; ;pic18f4450.h: 4247: unsigned ADIP :1;
[; ;pic18f4450.h: 4248: };
[; ;pic18f4450.h: 4249: struct {
[; ;pic18f4450.h: 4250: unsigned :4;
[; ;pic18f4450.h: 4251: unsigned TX1IP :1;
[; ;pic18f4450.h: 4252: unsigned RC1IP :1;
[; ;pic18f4450.h: 4253: };
[; ;pic18f4450.h: 4254: } IPR1bits_t;
[; ;pic18f4450.h: 4255: extern volatile IPR1bits_t IPR1bits @ 0xF9F;
[; ;pic18f4450.h: 4299: extern volatile unsigned char PIE2 @ 0xFA0;
"4301
[; ;pic18f4450.h: 4301: asm("PIE2 equ 0FA0h");
[; <" PIE2 equ 0FA0h ;# ">
[; ;pic18f4450.h: 4304: typedef union {
[; ;pic18f4450.h: 4305: struct {
[; ;pic18f4450.h: 4306: unsigned :2;
[; ;pic18f4450.h: 4307: unsigned HLVDIE :1;
[; ;pic18f4450.h: 4308: unsigned :2;
[; ;pic18f4450.h: 4309: unsigned USBIE :1;
[; ;pic18f4450.h: 4310: unsigned :1;
[; ;pic18f4450.h: 4311: unsigned OSCFIE :1;
[; ;pic18f4450.h: 4312: };
[; ;pic18f4450.h: 4313: struct {
[; ;pic18f4450.h: 4314: unsigned :2;
[; ;pic18f4450.h: 4315: unsigned LVDIE :1;
[; ;pic18f4450.h: 4316: };
[; ;pic18f4450.h: 4317: } PIE2bits_t;
[; ;pic18f4450.h: 4318: extern volatile PIE2bits_t PIE2bits @ 0xFA0;
[; ;pic18f4450.h: 4342: extern volatile unsigned char PIR2 @ 0xFA1;
"4344
[; ;pic18f4450.h: 4344: asm("PIR2 equ 0FA1h");
[; <" PIR2 equ 0FA1h ;# ">
[; ;pic18f4450.h: 4347: typedef union {
[; ;pic18f4450.h: 4348: struct {
[; ;pic18f4450.h: 4349: unsigned :2;
[; ;pic18f4450.h: 4350: unsigned HLVDIF :1;
[; ;pic18f4450.h: 4351: unsigned :2;
[; ;pic18f4450.h: 4352: unsigned USBIF :1;
[; ;pic18f4450.h: 4353: unsigned :1;
[; ;pic18f4450.h: 4354: unsigned OSCFIF :1;
[; ;pic18f4450.h: 4355: };
[; ;pic18f4450.h: 4356: struct {
[; ;pic18f4450.h: 4357: unsigned :2;
[; ;pic18f4450.h: 4358: unsigned LVDIF :1;
[; ;pic18f4450.h: 4359: };
[; ;pic18f4450.h: 4360: } PIR2bits_t;
[; ;pic18f4450.h: 4361: extern volatile PIR2bits_t PIR2bits @ 0xFA1;
[; ;pic18f4450.h: 4385: extern volatile unsigned char IPR2 @ 0xFA2;
"4387
[; ;pic18f4450.h: 4387: asm("IPR2 equ 0FA2h");
[; <" IPR2 equ 0FA2h ;# ">
[; ;pic18f4450.h: 4390: typedef union {
[; ;pic18f4450.h: 4391: struct {
[; ;pic18f4450.h: 4392: unsigned :2;
[; ;pic18f4450.h: 4393: unsigned HLVDIP :1;
[; ;pic18f4450.h: 4394: unsigned :2;
[; ;pic18f4450.h: 4395: unsigned USBIP :1;
[; ;pic18f4450.h: 4396: unsigned :1;
[; ;pic18f4450.h: 4397: unsigned OSCFIP :1;
[; ;pic18f4450.h: 4398: };
[; ;pic18f4450.h: 4399: struct {
[; ;pic18f4450.h: 4400: unsigned :2;
[; ;pic18f4450.h: 4401: unsigned LVDIP :1;
[; ;pic18f4450.h: 4402: };
[; ;pic18f4450.h: 4403: } IPR2bits_t;
[; ;pic18f4450.h: 4404: extern volatile IPR2bits_t IPR2bits @ 0xFA2;
[; ;pic18f4450.h: 4428: extern volatile unsigned char EECON1 @ 0xFA6;
"4430
[; ;pic18f4450.h: 4430: asm("EECON1 equ 0FA6h");
[; <" EECON1 equ 0FA6h ;# ">
[; ;pic18f4450.h: 4433: typedef union {
[; ;pic18f4450.h: 4434: struct {
[; ;pic18f4450.h: 4435: unsigned :1;
[; ;pic18f4450.h: 4436: unsigned WR :1;
[; ;pic18f4450.h: 4437: unsigned WREN :1;
[; ;pic18f4450.h: 4438: unsigned WRERR :1;
[; ;pic18f4450.h: 4439: unsigned FREE :1;
[; ;pic18f4450.h: 4440: unsigned :1;
[; ;pic18f4450.h: 4441: unsigned CFGS :1;
[; ;pic18f4450.h: 4442: };
[; ;pic18f4450.h: 4443: struct {
[; ;pic18f4450.h: 4444: unsigned :6;
[; ;pic18f4450.h: 4445: unsigned EEFS :1;
[; ;pic18f4450.h: 4446: };
[; ;pic18f4450.h: 4447: } EECON1bits_t;
[; ;pic18f4450.h: 4448: extern volatile EECON1bits_t EECON1bits @ 0xFA6;
[; ;pic18f4450.h: 4482: extern volatile unsigned char EECON2 @ 0xFA7;
"4484
[; ;pic18f4450.h: 4484: asm("EECON2 equ 0FA7h");
[; <" EECON2 equ 0FA7h ;# ">
[; ;pic18f4450.h: 4488: extern volatile unsigned char RCSTA @ 0xFAB;
"4490
[; ;pic18f4450.h: 4490: asm("RCSTA equ 0FABh");
[; <" RCSTA equ 0FABh ;# ">
[; ;pic18f4450.h: 4493: extern volatile unsigned char RCSTA1 @ 0xFAB;
"4495
[; ;pic18f4450.h: 4495: asm("RCSTA1 equ 0FABh");
[; <" RCSTA1 equ 0FABh ;# ">
[; ;pic18f4450.h: 4498: typedef union {
[; ;pic18f4450.h: 4499: struct {
[; ;pic18f4450.h: 4500: unsigned RX9D :1;
[; ;pic18f4450.h: 4501: unsigned OERR :1;
[; ;pic18f4450.h: 4502: unsigned FERR :1;
[; ;pic18f4450.h: 4503: unsigned ADDEN :1;
[; ;pic18f4450.h: 4504: unsigned CREN :1;
[; ;pic18f4450.h: 4505: unsigned SREN :1;
[; ;pic18f4450.h: 4506: unsigned RX9 :1;
[; ;pic18f4450.h: 4507: unsigned SPEN :1;
[; ;pic18f4450.h: 4508: };
[; ;pic18f4450.h: 4509: struct {
[; ;pic18f4450.h: 4510: unsigned :3;
[; ;pic18f4450.h: 4511: unsigned ADEN :1;
[; ;pic18f4450.h: 4512: };
[; ;pic18f4450.h: 4513: struct {
[; ;pic18f4450.h: 4514: unsigned :5;
[; ;pic18f4450.h: 4515: unsigned SRENA :1;
[; ;pic18f4450.h: 4516: };
[; ;pic18f4450.h: 4517: struct {
[; ;pic18f4450.h: 4518: unsigned :6;
[; ;pic18f4450.h: 4519: unsigned RC8_9 :1;
[; ;pic18f4450.h: 4520: };
[; ;pic18f4450.h: 4521: struct {
[; ;pic18f4450.h: 4522: unsigned :6;
[; ;pic18f4450.h: 4523: unsigned RC9 :1;
[; ;pic18f4450.h: 4524: };
[; ;pic18f4450.h: 4525: struct {
[; ;pic18f4450.h: 4526: unsigned RCD8 :1;
[; ;pic18f4450.h: 4527: };
[; ;pic18f4450.h: 4528: } RCSTAbits_t;
[; ;pic18f4450.h: 4529: extern volatile RCSTAbits_t RCSTAbits @ 0xFAB;
[; ;pic18f4450.h: 4597: typedef union {
[; ;pic18f4450.h: 4598: struct {
[; ;pic18f4450.h: 4599: unsigned RX9D :1;
[; ;pic18f4450.h: 4600: unsigned OERR :1;
[; ;pic18f4450.h: 4601: unsigned FERR :1;
[; ;pic18f4450.h: 4602: unsigned ADDEN :1;
[; ;pic18f4450.h: 4603: unsigned CREN :1;
[; ;pic18f4450.h: 4604: unsigned SREN :1;
[; ;pic18f4450.h: 4605: unsigned RX9 :1;
[; ;pic18f4450.h: 4606: unsigned SPEN :1;
[; ;pic18f4450.h: 4607: };
[; ;pic18f4450.h: 4608: struct {
[; ;pic18f4450.h: 4609: unsigned :3;
[; ;pic18f4450.h: 4610: unsigned ADEN :1;
[; ;pic18f4450.h: 4611: };
[; ;pic18f4450.h: 4612: struct {
[; ;pic18f4450.h: 4613: unsigned :5;
[; ;pic18f4450.h: 4614: unsigned SRENA :1;
[; ;pic18f4450.h: 4615: };
[; ;pic18f4450.h: 4616: struct {
[; ;pic18f4450.h: 4617: unsigned :6;
[; ;pic18f4450.h: 4618: unsigned RC8_9 :1;
[; ;pic18f4450.h: 4619: };
[; ;pic18f4450.h: 4620: struct {
[; ;pic18f4450.h: 4621: unsigned :6;
[; ;pic18f4450.h: 4622: unsigned RC9 :1;
[; ;pic18f4450.h: 4623: };
[; ;pic18f4450.h: 4624: struct {
[; ;pic18f4450.h: 4625: unsigned RCD8 :1;
[; ;pic18f4450.h: 4626: };
[; ;pic18f4450.h: 4627: } RCSTA1bits_t;
[; ;pic18f4450.h: 4628: extern volatile RCSTA1bits_t RCSTA1bits @ 0xFAB;
[; ;pic18f4450.h: 4697: extern volatile unsigned char TXSTA @ 0xFAC;
"4699
[; ;pic18f4450.h: 4699: asm("TXSTA equ 0FACh");
[; <" TXSTA equ 0FACh ;# ">
[; ;pic18f4450.h: 4702: extern volatile unsigned char TXSTA1 @ 0xFAC;
"4704
[; ;pic18f4450.h: 4704: asm("TXSTA1 equ 0FACh");
[; <" TXSTA1 equ 0FACh ;# ">
[; ;pic18f4450.h: 4707: typedef union {
[; ;pic18f4450.h: 4708: struct {
[; ;pic18f4450.h: 4709: unsigned TX9D :1;
[; ;pic18f4450.h: 4710: unsigned TRMT :1;
[; ;pic18f4450.h: 4711: unsigned BRGH :1;
[; ;pic18f4450.h: 4712: unsigned SENDB :1;
[; ;pic18f4450.h: 4713: unsigned SYNC :1;
[; ;pic18f4450.h: 4714: unsigned TXEN :1;
[; ;pic18f4450.h: 4715: unsigned TX9 :1;
[; ;pic18f4450.h: 4716: unsigned CSRC :1;
[; ;pic18f4450.h: 4717: };
[; ;pic18f4450.h: 4718: struct {
[; ;pic18f4450.h: 4719: unsigned TX9D1 :1;
[; ;pic18f4450.h: 4720: unsigned TRMT1 :1;
[; ;pic18f4450.h: 4721: unsigned BRGH1 :1;
[; ;pic18f4450.h: 4722: unsigned SENDB1 :1;
[; ;pic18f4450.h: 4723: unsigned SYNC1 :1;
[; ;pic18f4450.h: 4724: unsigned TXEN1 :1;
[; ;pic18f4450.h: 4725: unsigned TX91 :1;
[; ;pic18f4450.h: 4726: unsigned CSRC1 :1;
[; ;pic18f4450.h: 4727: };
[; ;pic18f4450.h: 4728: struct {
[; ;pic18f4450.h: 4729: unsigned :6;
[; ;pic18f4450.h: 4730: unsigned TX8_9 :1;
[; ;pic18f4450.h: 4731: };
[; ;pic18f4450.h: 4732: struct {
[; ;pic18f4450.h: 4733: unsigned TXD8 :1;
[; ;pic18f4450.h: 4734: };
[; ;pic18f4450.h: 4735: } TXSTAbits_t;
[; ;pic18f4450.h: 4736: extern volatile TXSTAbits_t TXSTAbits @ 0xFAC;
[; ;pic18f4450.h: 4829: typedef union {
[; ;pic18f4450.h: 4830: struct {
[; ;pic18f4450.h: 4831: unsigned TX9D :1;
[; ;pic18f4450.h: 4832: unsigned TRMT :1;
[; ;pic18f4450.h: 4833: unsigned BRGH :1;
[; ;pic18f4450.h: 4834: unsigned SENDB :1;
[; ;pic18f4450.h: 4835: unsigned SYNC :1;
[; ;pic18f4450.h: 4836: unsigned TXEN :1;
[; ;pic18f4450.h: 4837: unsigned TX9 :1;
[; ;pic18f4450.h: 4838: unsigned CSRC :1;
[; ;pic18f4450.h: 4839: };
[; ;pic18f4450.h: 4840: struct {
[; ;pic18f4450.h: 4841: unsigned TX9D1 :1;
[; ;pic18f4450.h: 4842: unsigned TRMT1 :1;
[; ;pic18f4450.h: 4843: unsigned BRGH1 :1;
[; ;pic18f4450.h: 4844: unsigned SENDB1 :1;
[; ;pic18f4450.h: 4845: unsigned SYNC1 :1;
[; ;pic18f4450.h: 4846: unsigned TXEN1 :1;
[; ;pic18f4450.h: 4847: unsigned TX91 :1;
[; ;pic18f4450.h: 4848: unsigned CSRC1 :1;
[; ;pic18f4450.h: 4849: };
[; ;pic18f4450.h: 4850: struct {
[; ;pic18f4450.h: 4851: unsigned :6;
[; ;pic18f4450.h: 4852: unsigned TX8_9 :1;
[; ;pic18f4450.h: 4853: };
[; ;pic18f4450.h: 4854: struct {
[; ;pic18f4450.h: 4855: unsigned TXD8 :1;
[; ;pic18f4450.h: 4856: };
[; ;pic18f4450.h: 4857: } TXSTA1bits_t;
[; ;pic18f4450.h: 4858: extern volatile TXSTA1bits_t TXSTA1bits @ 0xFAC;
[; ;pic18f4450.h: 4952: extern volatile unsigned char TXREG @ 0xFAD;
"4954
[; ;pic18f4450.h: 4954: asm("TXREG equ 0FADh");
[; <" TXREG equ 0FADh ;# ">
[; ;pic18f4450.h: 4957: extern volatile unsigned char TXREG1 @ 0xFAD;
"4959
[; ;pic18f4450.h: 4959: asm("TXREG1 equ 0FADh");
[; <" TXREG1 equ 0FADh ;# ">
[; ;pic18f4450.h: 4963: extern volatile unsigned char RCREG @ 0xFAE;
"4965
[; ;pic18f4450.h: 4965: asm("RCREG equ 0FAEh");
[; <" RCREG equ 0FAEh ;# ">
[; ;pic18f4450.h: 4968: extern volatile unsigned char RCREG1 @ 0xFAE;
"4970
[; ;pic18f4450.h: 4970: asm("RCREG1 equ 0FAEh");
[; <" RCREG1 equ 0FAEh ;# ">
[; ;pic18f4450.h: 4974: extern volatile unsigned char SPBRG @ 0xFAF;
"4976
[; ;pic18f4450.h: 4976: asm("SPBRG equ 0FAFh");
[; <" SPBRG equ 0FAFh ;# ">
[; ;pic18f4450.h: 4979: extern volatile unsigned char SPBRG1 @ 0xFAF;
"4981
[; ;pic18f4450.h: 4981: asm("SPBRG1 equ 0FAFh");
[; <" SPBRG1 equ 0FAFh ;# ">
[; ;pic18f4450.h: 4985: extern volatile unsigned char SPBRGH @ 0xFB0;
"4987
[; ;pic18f4450.h: 4987: asm("SPBRGH equ 0FB0h");
[; <" SPBRGH equ 0FB0h ;# ">
[; ;pic18f4450.h: 4991: extern volatile unsigned char BAUDCON @ 0xFB8;
"4993
[; ;pic18f4450.h: 4993: asm("BAUDCON equ 0FB8h");
[; <" BAUDCON equ 0FB8h ;# ">
[; ;pic18f4450.h: 4996: extern volatile unsigned char BAUDCTL @ 0xFB8;
"4998
[; ;pic18f4450.h: 4998: asm("BAUDCTL equ 0FB8h");
[; <" BAUDCTL equ 0FB8h ;# ">
[; ;pic18f4450.h: 5001: typedef union {
[; ;pic18f4450.h: 5002: struct {
[; ;pic18f4450.h: 5003: unsigned ABDEN :1;
[; ;pic18f4450.h: 5004: unsigned WUE :1;
[; ;pic18f4450.h: 5005: unsigned :1;
[; ;pic18f4450.h: 5006: unsigned BRG16 :1;
[; ;pic18f4450.h: 5007: unsigned TXCKP :1;
[; ;pic18f4450.h: 5008: unsigned RXDTP :1;
[; ;pic18f4450.h: 5009: unsigned RCIDL :1;
[; ;pic18f4450.h: 5010: unsigned ABDOVF :1;
[; ;pic18f4450.h: 5011: };
[; ;pic18f4450.h: 5012: struct {
[; ;pic18f4450.h: 5013: unsigned :4;
[; ;pic18f4450.h: 5014: unsigned SCKP :1;
[; ;pic18f4450.h: 5015: unsigned :1;
[; ;pic18f4450.h: 5016: unsigned RCMT :1;
[; ;pic18f4450.h: 5017: };
[; ;pic18f4450.h: 5018: struct {
[; ;pic18f4450.h: 5019: unsigned :5;
[; ;pic18f4450.h: 5020: unsigned RXCKP :1;
[; ;pic18f4450.h: 5021: };
[; ;pic18f4450.h: 5022: struct {
[; ;pic18f4450.h: 5023: unsigned :1;
[; ;pic18f4450.h: 5024: unsigned W4E :1;
[; ;pic18f4450.h: 5025: };
[; ;pic18f4450.h: 5026: } BAUDCONbits_t;
[; ;pic18f4450.h: 5027: extern volatile BAUDCONbits_t BAUDCONbits @ 0xFB8;
[; ;pic18f4450.h: 5085: typedef union {
[; ;pic18f4450.h: 5086: struct {
[; ;pic18f4450.h: 5087: unsigned ABDEN :1;
[; ;pic18f4450.h: 5088: unsigned WUE :1;
[; ;pic18f4450.h: 5089: unsigned :1;
[; ;pic18f4450.h: 5090: unsigned BRG16 :1;
[; ;pic18f4450.h: 5091: unsigned TXCKP :1;
[; ;pic18f4450.h: 5092: unsigned RXDTP :1;
[; ;pic18f4450.h: 5093: unsigned RCIDL :1;
[; ;pic18f4450.h: 5094: unsigned ABDOVF :1;
[; ;pic18f4450.h: 5095: };
[; ;pic18f4450.h: 5096: struct {
[; ;pic18f4450.h: 5097: unsigned :4;
[; ;pic18f4450.h: 5098: unsigned SCKP :1;
[; ;pic18f4450.h: 5099: unsigned :1;
[; ;pic18f4450.h: 5100: unsigned RCMT :1;
[; ;pic18f4450.h: 5101: };
[; ;pic18f4450.h: 5102: struct {
[; ;pic18f4450.h: 5103: unsigned :5;
[; ;pic18f4450.h: 5104: unsigned RXCKP :1;
[; ;pic18f4450.h: 5105: };
[; ;pic18f4450.h: 5106: struct {
[; ;pic18f4450.h: 5107: unsigned :1;
[; ;pic18f4450.h: 5108: unsigned W4E :1;
[; ;pic18f4450.h: 5109: };
[; ;pic18f4450.h: 5110: } BAUDCTLbits_t;
[; ;pic18f4450.h: 5111: extern volatile BAUDCTLbits_t BAUDCTLbits @ 0xFB8;
[; ;pic18f4450.h: 5170: extern volatile unsigned char CCP1CON @ 0xFBD;
"5172
[; ;pic18f4450.h: 5172: asm("CCP1CON equ 0FBDh");
[; <" CCP1CON equ 0FBDh ;# ">
[; ;pic18f4450.h: 5175: typedef union {
[; ;pic18f4450.h: 5176: struct {
[; ;pic18f4450.h: 5177: unsigned CCP1M :4;
[; ;pic18f4450.h: 5178: unsigned DC1B :2;
[; ;pic18f4450.h: 5179: };
[; ;pic18f4450.h: 5180: struct {
[; ;pic18f4450.h: 5181: unsigned CCP1M0 :1;
[; ;pic18f4450.h: 5182: unsigned CCP1M1 :1;
[; ;pic18f4450.h: 5183: unsigned CCP1M2 :1;
[; ;pic18f4450.h: 5184: unsigned CCP1M3 :1;
[; ;pic18f4450.h: 5185: unsigned DC1B0 :1;
[; ;pic18f4450.h: 5186: unsigned DC1B1 :1;
[; ;pic18f4450.h: 5187: };
[; ;pic18f4450.h: 5188: } CCP1CONbits_t;
[; ;pic18f4450.h: 5189: extern volatile CCP1CONbits_t CCP1CONbits @ 0xFBD;
[; ;pic18f4450.h: 5233: extern volatile unsigned short CCPR1 @ 0xFBE;
"5235
[; ;pic18f4450.h: 5235: asm("CCPR1 equ 0FBEh");
[; <" CCPR1 equ 0FBEh ;# ">
[; ;pic18f4450.h: 5239: extern volatile unsigned char CCPR1L @ 0xFBE;
"5241
[; ;pic18f4450.h: 5241: asm("CCPR1L equ 0FBEh");
[; <" CCPR1L equ 0FBEh ;# ">
[; ;pic18f4450.h: 5245: extern volatile unsigned char CCPR1H @ 0xFBF;
"5247
[; ;pic18f4450.h: 5247: asm("CCPR1H equ 0FBFh");
[; <" CCPR1H equ 0FBFh ;# ">
[; ;pic18f4450.h: 5251: extern volatile unsigned char ADCON2 @ 0xFC0;
"5253
[; ;pic18f4450.h: 5253: asm("ADCON2 equ 0FC0h");
[; <" ADCON2 equ 0FC0h ;# ">
[; ;pic18f4450.h: 5256: typedef union {
[; ;pic18f4450.h: 5257: struct {
[; ;pic18f4450.h: 5258: unsigned ADCS :3;
[; ;pic18f4450.h: 5259: unsigned ACQT :3;
[; ;pic18f4450.h: 5260: unsigned :1;
[; ;pic18f4450.h: 5261: unsigned ADFM :1;
[; ;pic18f4450.h: 5262: };
[; ;pic18f4450.h: 5263: struct {
[; ;pic18f4450.h: 5264: unsigned ADCS0 :1;
[; ;pic18f4450.h: 5265: unsigned ADCS1 :1;
[; ;pic18f4450.h: 5266: unsigned ADCS2 :1;
[; ;pic18f4450.h: 5267: unsigned ACQT0 :1;
[; ;pic18f4450.h: 5268: unsigned ACQT1 :1;
[; ;pic18f4450.h: 5269: unsigned ACQT2 :1;
[; ;pic18f4450.h: 5270: };
[; ;pic18f4450.h: 5271: } ADCON2bits_t;
[; ;pic18f4450.h: 5272: extern volatile ADCON2bits_t ADCON2bits @ 0xFC0;
[; ;pic18f4450.h: 5321: extern volatile unsigned char ADCON1 @ 0xFC1;
"5323
[; ;pic18f4450.h: 5323: asm("ADCON1 equ 0FC1h");
[; <" ADCON1 equ 0FC1h ;# ">
[; ;pic18f4450.h: 5326: typedef union {
[; ;pic18f4450.h: 5327: struct {
[; ;pic18f4450.h: 5328: unsigned PCFG :4;
[; ;pic18f4450.h: 5329: unsigned VCFG :2;
[; ;pic18f4450.h: 5330: };
[; ;pic18f4450.h: 5331: struct {
[; ;pic18f4450.h: 5332: unsigned PCFG0 :1;
[; ;pic18f4450.h: 5333: unsigned PCFG1 :1;
[; ;pic18f4450.h: 5334: unsigned PCFG2 :1;
[; ;pic18f4450.h: 5335: unsigned PCFG3 :1;
[; ;pic18f4450.h: 5336: unsigned VCFG0 :1;
[; ;pic18f4450.h: 5337: unsigned VCFG1 :1;
[; ;pic18f4450.h: 5338: };
[; ;pic18f4450.h: 5339: struct {
[; ;pic18f4450.h: 5340: unsigned :3;
[; ;pic18f4450.h: 5341: unsigned CHSN3 :1;
[; ;pic18f4450.h: 5342: unsigned VCFG01 :1;
[; ;pic18f4450.h: 5343: unsigned VCFG11 :1;
[; ;pic18f4450.h: 5344: };
[; ;pic18f4450.h: 5345: } ADCON1bits_t;
[; ;pic18f4450.h: 5346: extern volatile ADCON1bits_t ADCON1bits @ 0xFC1;
[; ;pic18f4450.h: 5405: extern volatile unsigned char ADCON0 @ 0xFC2;
"5407
[; ;pic18f4450.h: 5407: asm("ADCON0 equ 0FC2h");
[; <" ADCON0 equ 0FC2h ;# ">
[; ;pic18f4450.h: 5410: typedef union {
[; ;pic18f4450.h: 5411: struct {
[; ;pic18f4450.h: 5412: unsigned :1;
[; ;pic18f4450.h: 5413: unsigned GO_NOT_DONE :1;
[; ;pic18f4450.h: 5414: };
[; ;pic18f4450.h: 5415: struct {
[; ;pic18f4450.h: 5416: unsigned ADON :1;
[; ;pic18f4450.h: 5417: unsigned GO_nDONE :1;
[; ;pic18f4450.h: 5418: unsigned CHS :4;
[; ;pic18f4450.h: 5419: };
[; ;pic18f4450.h: 5420: struct {
[; ;pic18f4450.h: 5421: unsigned :1;
[; ;pic18f4450.h: 5422: unsigned GO_DONE :1;
[; ;pic18f4450.h: 5423: unsigned CHS0 :1;
[; ;pic18f4450.h: 5424: unsigned CHS1 :1;
[; ;pic18f4450.h: 5425: unsigned CHS2 :1;
[; ;pic18f4450.h: 5426: unsigned CHS3 :1;
[; ;pic18f4450.h: 5427: };
[; ;pic18f4450.h: 5428: struct {
[; ;pic18f4450.h: 5429: unsigned :1;
[; ;pic18f4450.h: 5430: unsigned DONE :1;
[; ;pic18f4450.h: 5431: };
[; ;pic18f4450.h: 5432: struct {
[; ;pic18f4450.h: 5433: unsigned :1;
[; ;pic18f4450.h: 5434: unsigned GO :1;
[; ;pic18f4450.h: 5435: };
[; ;pic18f4450.h: 5436: struct {
[; ;pic18f4450.h: 5437: unsigned :1;
[; ;pic18f4450.h: 5438: unsigned NOT_DONE :1;
[; ;pic18f4450.h: 5439: };
[; ;pic18f4450.h: 5440: struct {
[; ;pic18f4450.h: 5441: unsigned :1;
[; ;pic18f4450.h: 5442: unsigned nDONE :1;
[; ;pic18f4450.h: 5443: };
[; ;pic18f4450.h: 5444: struct {
[; ;pic18f4450.h: 5445: unsigned :1;
[; ;pic18f4450.h: 5446: unsigned GODONE :1;
[; ;pic18f4450.h: 5447: };
[; ;pic18f4450.h: 5448: } ADCON0bits_t;
[; ;pic18f4450.h: 5449: extern volatile ADCON0bits_t ADCON0bits @ 0xFC2;
[; ;pic18f4450.h: 5523: extern volatile unsigned short ADRES @ 0xFC3;
"5525
[; ;pic18f4450.h: 5525: asm("ADRES equ 0FC3h");
[; <" ADRES equ 0FC3h ;# ">
[; ;pic18f4450.h: 5529: extern volatile unsigned char ADRESL @ 0xFC3;
"5531
[; ;pic18f4450.h: 5531: asm("ADRESL equ 0FC3h");
[; <" ADRESL equ 0FC3h ;# ">
[; ;pic18f4450.h: 5535: extern volatile unsigned char ADRESH @ 0xFC4;
"5537
[; ;pic18f4450.h: 5537: asm("ADRESH equ 0FC4h");
[; <" ADRESH equ 0FC4h ;# ">
[; ;pic18f4450.h: 5541: extern volatile unsigned char T2CON @ 0xFCA;
"5543
[; ;pic18f4450.h: 5543: asm("T2CON equ 0FCAh");
[; <" T2CON equ 0FCAh ;# ">
[; ;pic18f4450.h: 5546: typedef union {
[; ;pic18f4450.h: 5547: struct {
[; ;pic18f4450.h: 5548: unsigned T2CKPS :2;
[; ;pic18f4450.h: 5549: unsigned TMR2ON :1;
[; ;pic18f4450.h: 5550: unsigned T2OUTPS :4;
[; ;pic18f4450.h: 5551: };
[; ;pic18f4450.h: 5552: struct {
[; ;pic18f4450.h: 5553: unsigned T2CKPS0 :1;
[; ;pic18f4450.h: 5554: unsigned T2CKPS1 :1;
[; ;pic18f4450.h: 5555: unsigned :1;
[; ;pic18f4450.h: 5556: unsigned T2OUTPS0 :1;
[; ;pic18f4450.h: 5557: unsigned T2OUTPS1 :1;
[; ;pic18f4450.h: 5558: unsigned T2OUTPS2 :1;
[; ;pic18f4450.h: 5559: unsigned T2OUTPS3 :1;
[; ;pic18f4450.h: 5560: };
[; ;pic18f4450.h: 5561: } T2CONbits_t;
[; ;pic18f4450.h: 5562: extern volatile T2CONbits_t T2CONbits @ 0xFCA;
[; ;pic18f4450.h: 5611: extern volatile unsigned char PR2 @ 0xFCB;
"5613
[; ;pic18f4450.h: 5613: asm("PR2 equ 0FCBh");
[; <" PR2 equ 0FCBh ;# ">
[; ;pic18f4450.h: 5616: extern volatile unsigned char MEMCON @ 0xFCB;
"5618
[; ;pic18f4450.h: 5618: asm("MEMCON equ 0FCBh");
[; <" MEMCON equ 0FCBh ;# ">
[; ;pic18f4450.h: 5621: typedef union {
[; ;pic18f4450.h: 5622: struct {
[; ;pic18f4450.h: 5623: unsigned :7;
[; ;pic18f4450.h: 5624: unsigned EBDIS :1;
[; ;pic18f4450.h: 5625: };
[; ;pic18f4450.h: 5626: struct {
[; ;pic18f4450.h: 5627: unsigned :4;
[; ;pic18f4450.h: 5628: unsigned WAIT0 :1;
[; ;pic18f4450.h: 5629: };
[; ;pic18f4450.h: 5630: struct {
[; ;pic18f4450.h: 5631: unsigned :5;
[; ;pic18f4450.h: 5632: unsigned WAIT1 :1;
[; ;pic18f4450.h: 5633: };
[; ;pic18f4450.h: 5634: struct {
[; ;pic18f4450.h: 5635: unsigned WM0 :1;
[; ;pic18f4450.h: 5636: };
[; ;pic18f4450.h: 5637: struct {
[; ;pic18f4450.h: 5638: unsigned :1;
[; ;pic18f4450.h: 5639: unsigned WM1 :1;
[; ;pic18f4450.h: 5640: };
[; ;pic18f4450.h: 5641: } PR2bits_t;
[; ;pic18f4450.h: 5642: extern volatile PR2bits_t PR2bits @ 0xFCB;
[; ;pic18f4450.h: 5670: typedef union {
[; ;pic18f4450.h: 5671: struct {
[; ;pic18f4450.h: 5672: unsigned :7;
[; ;pic18f4450.h: 5673: unsigned EBDIS :1;
[; ;pic18f4450.h: 5674: };
[; ;pic18f4450.h: 5675: struct {
[; ;pic18f4450.h: 5676: unsigned :4;
[; ;pic18f4450.h: 5677: unsigned WAIT0 :1;
[; ;pic18f4450.h: 5678: };
[; ;pic18f4450.h: 5679: struct {
[; ;pic18f4450.h: 5680: unsigned :5;
[; ;pic18f4450.h: 5681: unsigned WAIT1 :1;
[; ;pic18f4450.h: 5682: };
[; ;pic18f4450.h: 5683: struct {
[; ;pic18f4450.h: 5684: unsigned WM0 :1;
[; ;pic18f4450.h: 5685: };
[; ;pic18f4450.h: 5686: struct {
[; ;pic18f4450.h: 5687: unsigned :1;
[; ;pic18f4450.h: 5688: unsigned WM1 :1;
[; ;pic18f4450.h: 5689: };
[; ;pic18f4450.h: 5690: } MEMCONbits_t;
[; ;pic18f4450.h: 5691: extern volatile MEMCONbits_t MEMCONbits @ 0xFCB;
[; ;pic18f4450.h: 5720: extern volatile unsigned char TMR2 @ 0xFCC;
"5722
[; ;pic18f4450.h: 5722: asm("TMR2 equ 0FCCh");
[; <" TMR2 equ 0FCCh ;# ">
[; ;pic18f4450.h: 5726: extern volatile unsigned char T1CON @ 0xFCD;
"5728
[; ;pic18f4450.h: 5728: asm("T1CON equ 0FCDh");
[; <" T1CON equ 0FCDh ;# ">
[; ;pic18f4450.h: 5731: typedef union {
[; ;pic18f4450.h: 5732: struct {
[; ;pic18f4450.h: 5733: unsigned :2;
[; ;pic18f4450.h: 5734: unsigned NOT_T1SYNC :1;
[; ;pic18f4450.h: 5735: };
[; ;pic18f4450.h: 5736: struct {
[; ;pic18f4450.h: 5737: unsigned TMR1ON :1;
[; ;pic18f4450.h: 5738: unsigned TMR1CS :1;
[; ;pic18f4450.h: 5739: unsigned nT1SYNC :1;
[; ;pic18f4450.h: 5740: unsigned T1OSCEN :1;
[; ;pic18f4450.h: 5741: unsigned T1CKPS :2;
[; ;pic18f4450.h: 5742: unsigned T1RUN :1;
[; ;pic18f4450.h: 5743: unsigned RD16 :1;
[; ;pic18f4450.h: 5744: };
[; ;pic18f4450.h: 5745: struct {
[; ;pic18f4450.h: 5746: unsigned :2;
[; ;pic18f4450.h: 5747: unsigned T1SYNC :1;
[; ;pic18f4450.h: 5748: unsigned :1;
[; ;pic18f4450.h: 5749: unsigned T1CKPS0 :1;
[; ;pic18f4450.h: 5750: unsigned T1CKPS1 :1;
[; ;pic18f4450.h: 5751: };
[; ;pic18f4450.h: 5752: struct {
[; ;pic18f4450.h: 5753: unsigned :3;
[; ;pic18f4450.h: 5754: unsigned SOSCEN :1;
[; ;pic18f4450.h: 5755: unsigned :3;
[; ;pic18f4450.h: 5756: unsigned T1RD16 :1;
[; ;pic18f4450.h: 5757: };
[; ;pic18f4450.h: 5758: } T1CONbits_t;
[; ;pic18f4450.h: 5759: extern volatile T1CONbits_t T1CONbits @ 0xFCD;
[; ;pic18f4450.h: 5828: extern volatile unsigned short TMR1 @ 0xFCE;
"5830
[; ;pic18f4450.h: 5830: asm("TMR1 equ 0FCEh");
[; <" TMR1 equ 0FCEh ;# ">
[; ;pic18f4450.h: 5834: extern volatile unsigned char TMR1L @ 0xFCE;
"5836
[; ;pic18f4450.h: 5836: asm("TMR1L equ 0FCEh");
[; <" TMR1L equ 0FCEh ;# ">
[; ;pic18f4450.h: 5840: extern volatile unsigned char TMR1H @ 0xFCF;
"5842
[; ;pic18f4450.h: 5842: asm("TMR1H equ 0FCFh");
[; <" TMR1H equ 0FCFh ;# ">
[; ;pic18f4450.h: 5846: extern volatile unsigned char RCON @ 0xFD0;
"5848
[; ;pic18f4450.h: 5848: asm("RCON equ 0FD0h");
[; <" RCON equ 0FD0h ;# ">
[; ;pic18f4450.h: 5851: typedef union {
[; ;pic18f4450.h: 5852: struct {
[; ;pic18f4450.h: 5853: unsigned NOT_BOR :1;
[; ;pic18f4450.h: 5854: };
[; ;pic18f4450.h: 5855: struct {
[; ;pic18f4450.h: 5856: unsigned :1;
[; ;pic18f4450.h: 5857: unsigned NOT_POR :1;
[; ;pic18f4450.h: 5858: };
[; ;pic18f4450.h: 5859: struct {
[; ;pic18f4450.h: 5860: unsigned :2;
[; ;pic18f4450.h: 5861: unsigned NOT_PD :1;
[; ;pic18f4450.h: 5862: };
[; ;pic18f4450.h: 5863: struct {
[; ;pic18f4450.h: 5864: unsigned :3;
[; ;pic18f4450.h: 5865: unsigned NOT_TO :1;
[; ;pic18f4450.h: 5866: };
[; ;pic18f4450.h: 5867: struct {
[; ;pic18f4450.h: 5868: unsigned :4;
[; ;pic18f4450.h: 5869: unsigned NOT_RI :1;
[; ;pic18f4450.h: 5870: };
[; ;pic18f4450.h: 5871: struct {
[; ;pic18f4450.h: 5872: unsigned nBOR :1;
[; ;pic18f4450.h: 5873: unsigned nPOR :1;
[; ;pic18f4450.h: 5874: unsigned nPD :1;
[; ;pic18f4450.h: 5875: unsigned nTO :1;
[; ;pic18f4450.h: 5876: unsigned nRI :1;
[; ;pic18f4450.h: 5877: unsigned :1;
[; ;pic18f4450.h: 5878: unsigned SBOREN :1;
[; ;pic18f4450.h: 5879: unsigned IPEN :1;
[; ;pic18f4450.h: 5880: };
[; ;pic18f4450.h: 5881: struct {
[; ;pic18f4450.h: 5882: unsigned :7;
[; ;pic18f4450.h: 5883: unsigned NOT_IPEN :1;
[; ;pic18f4450.h: 5884: };
[; ;pic18f4450.h: 5885: struct {
[; ;pic18f4450.h: 5886: unsigned BOR :1;
[; ;pic18f4450.h: 5887: unsigned POR :1;
[; ;pic18f4450.h: 5888: unsigned PD :1;
[; ;pic18f4450.h: 5889: unsigned TO :1;
[; ;pic18f4450.h: 5890: unsigned RI :1;
[; ;pic18f4450.h: 5891: unsigned :2;
[; ;pic18f4450.h: 5892: unsigned nIPEN :1;
[; ;pic18f4450.h: 5893: };
[; ;pic18f4450.h: 5894: } RCONbits_t;
[; ;pic18f4450.h: 5895: extern volatile RCONbits_t RCONbits @ 0xFD0;
[; ;pic18f4450.h: 5994: extern volatile unsigned char WDTCON @ 0xFD1;
"5996
[; ;pic18f4450.h: 5996: asm("WDTCON equ 0FD1h");
[; <" WDTCON equ 0FD1h ;# ">
[; ;pic18f4450.h: 5999: typedef union {
[; ;pic18f4450.h: 6000: struct {
[; ;pic18f4450.h: 6001: unsigned SWDTEN :1;
[; ;pic18f4450.h: 6002: };
[; ;pic18f4450.h: 6003: struct {
[; ;pic18f4450.h: 6004: unsigned SWDTE :1;
[; ;pic18f4450.h: 6005: };
[; ;pic18f4450.h: 6006: } WDTCONbits_t;
[; ;pic18f4450.h: 6007: extern volatile WDTCONbits_t WDTCONbits @ 0xFD1;
[; ;pic18f4450.h: 6021: extern volatile unsigned char HLVDCON @ 0xFD2;
"6023
[; ;pic18f4450.h: 6023: asm("HLVDCON equ 0FD2h");
[; <" HLVDCON equ 0FD2h ;# ">
[; ;pic18f4450.h: 6026: extern volatile unsigned char LVDCON @ 0xFD2;
"6028
[; ;pic18f4450.h: 6028: asm("LVDCON equ 0FD2h");
[; <" LVDCON equ 0FD2h ;# ">
[; ;pic18f4450.h: 6031: typedef union {
[; ;pic18f4450.h: 6032: struct {
[; ;pic18f4450.h: 6033: unsigned HLVDL :4;
[; ;pic18f4450.h: 6034: unsigned HLVDEN :1;
[; ;pic18f4450.h: 6035: unsigned IRVST :1;
[; ;pic18f4450.h: 6036: unsigned :1;
[; ;pic18f4450.h: 6037: unsigned VDIRMAG :1;
[; ;pic18f4450.h: 6038: };
[; ;pic18f4450.h: 6039: struct {
[; ;pic18f4450.h: 6040: unsigned HLVDL0 :1;
[; ;pic18f4450.h: 6041: unsigned HLVDL1 :1;
[; ;pic18f4450.h: 6042: unsigned HLVDL2 :1;
[; ;pic18f4450.h: 6043: unsigned HLVDL3 :1;
[; ;pic18f4450.h: 6044: };
[; ;pic18f4450.h: 6045: struct {
[; ;pic18f4450.h: 6046: unsigned LVDL0 :1;
[; ;pic18f4450.h: 6047: unsigned LVDL1 :1;
[; ;pic18f4450.h: 6048: unsigned LVDL2 :1;
[; ;pic18f4450.h: 6049: unsigned LVDL3 :1;
[; ;pic18f4450.h: 6050: unsigned LVDEN :1;
[; ;pic18f4450.h: 6051: unsigned IVRST :1;
[; ;pic18f4450.h: 6052: };
[; ;pic18f4450.h: 6053: struct {
[; ;pic18f4450.h: 6054: unsigned LVV0 :1;
[; ;pic18f4450.h: 6055: unsigned LVV1 :1;
[; ;pic18f4450.h: 6056: unsigned LVV2 :1;
[; ;pic18f4450.h: 6057: unsigned LVV3 :1;
[; ;pic18f4450.h: 6058: unsigned :1;
[; ;pic18f4450.h: 6059: unsigned BGST :1;
[; ;pic18f4450.h: 6060: };
[; ;pic18f4450.h: 6061: } HLVDCONbits_t;
[; ;pic18f4450.h: 6062: extern volatile HLVDCONbits_t HLVDCONbits @ 0xFD2;
[; ;pic18f4450.h: 6160: typedef union {
[; ;pic18f4450.h: 6161: struct {
[; ;pic18f4450.h: 6162: unsigned HLVDL :4;
[; ;pic18f4450.h: 6163: unsigned HLVDEN :1;
[; ;pic18f4450.h: 6164: unsigned IRVST :1;
[; ;pic18f4450.h: 6165: unsigned :1;
[; ;pic18f4450.h: 6166: unsigned VDIRMAG :1;
[; ;pic18f4450.h: 6167: };
[; ;pic18f4450.h: 6168: struct {
[; ;pic18f4450.h: 6169: unsigned HLVDL0 :1;
[; ;pic18f4450.h: 6170: unsigned HLVDL1 :1;
[; ;pic18f4450.h: 6171: unsigned HLVDL2 :1;
[; ;pic18f4450.h: 6172: unsigned HLVDL3 :1;
[; ;pic18f4450.h: 6173: };
[; ;pic18f4450.h: 6174: struct {
[; ;pic18f4450.h: 6175: unsigned LVDL0 :1;
[; ;pic18f4450.h: 6176: unsigned LVDL1 :1;
[; ;pic18f4450.h: 6177: unsigned LVDL2 :1;
[; ;pic18f4450.h: 6178: unsigned LVDL3 :1;
[; ;pic18f4450.h: 6179: unsigned LVDEN :1;
[; ;pic18f4450.h: 6180: unsigned IVRST :1;
[; ;pic18f4450.h: 6181: };
[; ;pic18f4450.h: 6182: struct {
[; ;pic18f4450.h: 6183: unsigned LVV0 :1;
[; ;pic18f4450.h: 6184: unsigned LVV1 :1;
[; ;pic18f4450.h: 6185: unsigned LVV2 :1;
[; ;pic18f4450.h: 6186: unsigned LVV3 :1;
[; ;pic18f4450.h: 6187: unsigned :1;
[; ;pic18f4450.h: 6188: unsigned BGST :1;
[; ;pic18f4450.h: 6189: };
[; ;pic18f4450.h: 6190: } LVDCONbits_t;
[; ;pic18f4450.h: 6191: extern volatile LVDCONbits_t LVDCONbits @ 0xFD2;
[; ;pic18f4450.h: 6290: extern volatile unsigned char OSCCON @ 0xFD3;
"6292
[; ;pic18f4450.h: 6292: asm("OSCCON equ 0FD3h");
[; <" OSCCON equ 0FD3h ;# ">
[; ;pic18f4450.h: 6295: typedef union {
[; ;pic18f4450.h: 6296: struct {
[; ;pic18f4450.h: 6297: unsigned SCS :2;
[; ;pic18f4450.h: 6298: unsigned :1;
[; ;pic18f4450.h: 6299: unsigned OSTS :1;
[; ;pic18f4450.h: 6300: unsigned :3;
[; ;pic18f4450.h: 6301: unsigned IDLEN :1;
[; ;pic18f4450.h: 6302: };
[; ;pic18f4450.h: 6303: struct {
[; ;pic18f4450.h: 6304: unsigned SCS0 :1;
[; ;pic18f4450.h: 6305: unsigned SCS1 :1;
[; ;pic18f4450.h: 6306: };
[; ;pic18f4450.h: 6307: } OSCCONbits_t;
[; ;pic18f4450.h: 6308: extern volatile OSCCONbits_t OSCCONbits @ 0xFD3;
[; ;pic18f4450.h: 6337: extern volatile unsigned char T0CON @ 0xFD5;
"6339
[; ;pic18f4450.h: 6339: asm("T0CON equ 0FD5h");
[; <" T0CON equ 0FD5h ;# ">
[; ;pic18f4450.h: 6342: typedef union {
[; ;pic18f4450.h: 6343: struct {
[; ;pic18f4450.h: 6344: unsigned T0PS :3;
[; ;pic18f4450.h: 6345: unsigned PSA :1;
[; ;pic18f4450.h: 6346: unsigned T0SE :1;
[; ;pic18f4450.h: 6347: unsigned T0CS :1;
[; ;pic18f4450.h: 6348: unsigned T08BIT :1;
[; ;pic18f4450.h: 6349: unsigned TMR0ON :1;
[; ;pic18f4450.h: 6350: };
[; ;pic18f4450.h: 6351: struct {
[; ;pic18f4450.h: 6352: unsigned T0PS0 :1;
[; ;pic18f4450.h: 6353: unsigned T0PS1 :1;
[; ;pic18f4450.h: 6354: unsigned T0PS2 :1;
[; ;pic18f4450.h: 6355: };
[; ;pic18f4450.h: 6356: } T0CONbits_t;
[; ;pic18f4450.h: 6357: extern volatile T0CONbits_t T0CONbits @ 0xFD5;
[; ;pic18f4450.h: 6406: extern volatile unsigned short TMR0 @ 0xFD6;
"6408
[; ;pic18f4450.h: 6408: asm("TMR0 equ 0FD6h");
[; <" TMR0 equ 0FD6h ;# ">
[; ;pic18f4450.h: 6412: extern volatile unsigned char TMR0L @ 0xFD6;
"6414
[; ;pic18f4450.h: 6414: asm("TMR0L equ 0FD6h");
[; <" TMR0L equ 0FD6h ;# ">
[; ;pic18f4450.h: 6418: extern volatile unsigned char TMR0H @ 0xFD7;
"6420
[; ;pic18f4450.h: 6420: asm("TMR0H equ 0FD7h");
[; <" TMR0H equ 0FD7h ;# ">
[; ;pic18f4450.h: 6424: extern volatile unsigned char STATUS @ 0xFD8;
"6426
[; ;pic18f4450.h: 6426: asm("STATUS equ 0FD8h");
[; <" STATUS equ 0FD8h ;# ">
[; ;pic18f4450.h: 6429: typedef union {
[; ;pic18f4450.h: 6430: struct {
[; ;pic18f4450.h: 6431: unsigned C :1;
[; ;pic18f4450.h: 6432: unsigned DC :1;
[; ;pic18f4450.h: 6433: unsigned Z :1;
[; ;pic18f4450.h: 6434: unsigned OV :1;
[; ;pic18f4450.h: 6435: unsigned N :1;
[; ;pic18f4450.h: 6436: };
[; ;pic18f4450.h: 6437: struct {
[; ;pic18f4450.h: 6438: unsigned CARRY :1;
[; ;pic18f4450.h: 6439: unsigned :1;
[; ;pic18f4450.h: 6440: unsigned ZERO :1;
[; ;pic18f4450.h: 6441: unsigned OVERFLOW :1;
[; ;pic18f4450.h: 6442: unsigned NEGATIVE :1;
[; ;pic18f4450.h: 6443: };
[; ;pic18f4450.h: 6444: } STATUSbits_t;
[; ;pic18f4450.h: 6445: extern volatile STATUSbits_t STATUSbits @ 0xFD8;
[; ;pic18f4450.h: 6494: extern volatile unsigned short FSR2 @ 0xFD9;
"6496
[; ;pic18f4450.h: 6496: asm("FSR2 equ 0FD9h");
[; <" FSR2 equ 0FD9h ;# ">
[; ;pic18f4450.h: 6500: extern volatile unsigned char FSR2L @ 0xFD9;
"6502
[; ;pic18f4450.h: 6502: asm("FSR2L equ 0FD9h");
[; <" FSR2L equ 0FD9h ;# ">
[; ;pic18f4450.h: 6506: extern volatile unsigned char FSR2H @ 0xFDA;
"6508
[; ;pic18f4450.h: 6508: asm("FSR2H equ 0FDAh");
[; <" FSR2H equ 0FDAh ;# ">
[; ;pic18f4450.h: 6512: extern volatile unsigned char PLUSW2 @ 0xFDB;
"6514
[; ;pic18f4450.h: 6514: asm("PLUSW2 equ 0FDBh");
[; <" PLUSW2 equ 0FDBh ;# ">
[; ;pic18f4450.h: 6518: extern volatile unsigned char PREINC2 @ 0xFDC;
"6520
[; ;pic18f4450.h: 6520: asm("PREINC2 equ 0FDCh");
[; <" PREINC2 equ 0FDCh ;# ">
[; ;pic18f4450.h: 6524: extern volatile unsigned char POSTDEC2 @ 0xFDD;
"6526
[; ;pic18f4450.h: 6526: asm("POSTDEC2 equ 0FDDh");
[; <" POSTDEC2 equ 0FDDh ;# ">
[; ;pic18f4450.h: 6530: extern volatile unsigned char POSTINC2 @ 0xFDE;
"6532
[; ;pic18f4450.h: 6532: asm("POSTINC2 equ 0FDEh");
[; <" POSTINC2 equ 0FDEh ;# ">
[; ;pic18f4450.h: 6536: extern volatile unsigned char INDF2 @ 0xFDF;
"6538
[; ;pic18f4450.h: 6538: asm("INDF2 equ 0FDFh");
[; <" INDF2 equ 0FDFh ;# ">
[; ;pic18f4450.h: 6542: extern volatile unsigned char BSR @ 0xFE0;
"6544
[; ;pic18f4450.h: 6544: asm("BSR equ 0FE0h");
[; <" BSR equ 0FE0h ;# ">
[; ;pic18f4450.h: 6548: extern volatile unsigned short FSR1 @ 0xFE1;
"6550
[; ;pic18f4450.h: 6550: asm("FSR1 equ 0FE1h");
[; <" FSR1 equ 0FE1h ;# ">
[; ;pic18f4450.h: 6554: extern volatile unsigned char FSR1L @ 0xFE1;
"6556
[; ;pic18f4450.h: 6556: asm("FSR1L equ 0FE1h");
[; <" FSR1L equ 0FE1h ;# ">
[; ;pic18f4450.h: 6560: extern volatile unsigned char FSR1H @ 0xFE2;
"6562
[; ;pic18f4450.h: 6562: asm("FSR1H equ 0FE2h");
[; <" FSR1H equ 0FE2h ;# ">
[; ;pic18f4450.h: 6566: extern volatile unsigned char PLUSW1 @ 0xFE3;
"6568
[; ;pic18f4450.h: 6568: asm("PLUSW1 equ 0FE3h");
[; <" PLUSW1 equ 0FE3h ;# ">
[; ;pic18f4450.h: 6572: extern volatile unsigned char PREINC1 @ 0xFE4;
"6574
[; ;pic18f4450.h: 6574: asm("PREINC1 equ 0FE4h");
[; <" PREINC1 equ 0FE4h ;# ">
[; ;pic18f4450.h: 6578: extern volatile unsigned char POSTDEC1 @ 0xFE5;
"6580
[; ;pic18f4450.h: 6580: asm("POSTDEC1 equ 0FE5h");
[; <" POSTDEC1 equ 0FE5h ;# ">
[; ;pic18f4450.h: 6584: extern volatile unsigned char POSTINC1 @ 0xFE6;
"6586
[; ;pic18f4450.h: 6586: asm("POSTINC1 equ 0FE6h");
[; <" POSTINC1 equ 0FE6h ;# ">
[; ;pic18f4450.h: 6590: extern volatile unsigned char INDF1 @ 0xFE7;
"6592
[; ;pic18f4450.h: 6592: asm("INDF1 equ 0FE7h");
[; <" INDF1 equ 0FE7h ;# ">
[; ;pic18f4450.h: 6596: extern volatile unsigned char WREG @ 0xFE8;
"6598
[; ;pic18f4450.h: 6598: asm("WREG equ 0FE8h");
[; <" WREG equ 0FE8h ;# ">
[; ;pic18f4450.h: 6602: extern volatile unsigned short FSR0 @ 0xFE9;
"6604
[; ;pic18f4450.h: 6604: asm("FSR0 equ 0FE9h");
[; <" FSR0 equ 0FE9h ;# ">
[; ;pic18f4450.h: 6608: extern volatile unsigned char FSR0L @ 0xFE9;
"6610
[; ;pic18f4450.h: 6610: asm("FSR0L equ 0FE9h");
[; <" FSR0L equ 0FE9h ;# ">
[; ;pic18f4450.h: 6614: extern volatile unsigned char FSR0H @ 0xFEA;
"6616
[; ;pic18f4450.h: 6616: asm("FSR0H equ 0FEAh");
[; <" FSR0H equ 0FEAh ;# ">
[; ;pic18f4450.h: 6620: extern volatile unsigned char PLUSW0 @ 0xFEB;
"6622
[; ;pic18f4450.h: 6622: asm("PLUSW0 equ 0FEBh");
[; <" PLUSW0 equ 0FEBh ;# ">
[; ;pic18f4450.h: 6626: extern volatile unsigned char PREINC0 @ 0xFEC;
"6628
[; ;pic18f4450.h: 6628: asm("PREINC0 equ 0FECh");
[; <" PREINC0 equ 0FECh ;# ">
[; ;pic18f4450.h: 6632: extern volatile unsigned char POSTDEC0 @ 0xFED;
"6634
[; ;pic18f4450.h: 6634: asm("POSTDEC0 equ 0FEDh");
[; <" POSTDEC0 equ 0FEDh ;# ">
[; ;pic18f4450.h: 6638: extern volatile unsigned char POSTINC0 @ 0xFEE;
"6640
[; ;pic18f4450.h: 6640: asm("POSTINC0 equ 0FEEh");
[; <" POSTINC0 equ 0FEEh ;# ">
[; ;pic18f4450.h: 6644: extern volatile unsigned char INDF0 @ 0xFEF;
"6646
[; ;pic18f4450.h: 6646: asm("INDF0 equ 0FEFh");
[; <" INDF0 equ 0FEFh ;# ">
[; ;pic18f4450.h: 6650: extern volatile unsigned char INTCON3 @ 0xFF0;
"6652
[; ;pic18f4450.h: 6652: asm("INTCON3 equ 0FF0h");
[; <" INTCON3 equ 0FF0h ;# ">
[; ;pic18f4450.h: 6655: typedef union {
[; ;pic18f4450.h: 6656: struct {
[; ;pic18f4450.h: 6657: unsigned INT1IF :1;
[; ;pic18f4450.h: 6658: unsigned INT2IF :1;
[; ;pic18f4450.h: 6659: unsigned :1;
[; ;pic18f4450.h: 6660: unsigned INT1IE :1;
[; ;pic18f4450.h: 6661: unsigned INT2IE :1;
[; ;pic18f4450.h: 6662: unsigned :1;
[; ;pic18f4450.h: 6663: unsigned INT1IP :1;
[; ;pic18f4450.h: 6664: unsigned INT2IP :1;
[; ;pic18f4450.h: 6665: };
[; ;pic18f4450.h: 6666: struct {
[; ;pic18f4450.h: 6667: unsigned INT1F :1;
[; ;pic18f4450.h: 6668: unsigned INT2F :1;
[; ;pic18f4450.h: 6669: unsigned :1;
[; ;pic18f4450.h: 6670: unsigned INT1E :1;
[; ;pic18f4450.h: 6671: unsigned INT2E :1;
[; ;pic18f4450.h: 6672: unsigned :1;
[; ;pic18f4450.h: 6673: unsigned INT1P :1;
[; ;pic18f4450.h: 6674: unsigned INT2P :1;
[; ;pic18f4450.h: 6675: };
[; ;pic18f4450.h: 6676: } INTCON3bits_t;
[; ;pic18f4450.h: 6677: extern volatile INTCON3bits_t INTCON3bits @ 0xFF0;
[; ;pic18f4450.h: 6741: extern volatile unsigned char INTCON2 @ 0xFF1;
"6743
[; ;pic18f4450.h: 6743: asm("INTCON2 equ 0FF1h");
[; <" INTCON2 equ 0FF1h ;# ">
[; ;pic18f4450.h: 6746: typedef union {
[; ;pic18f4450.h: 6747: struct {
[; ;pic18f4450.h: 6748: unsigned :7;
[; ;pic18f4450.h: 6749: unsigned NOT_RBPU :1;
[; ;pic18f4450.h: 6750: };
[; ;pic18f4450.h: 6751: struct {
[; ;pic18f4450.h: 6752: unsigned RBIP :1;
[; ;pic18f4450.h: 6753: unsigned :1;
[; ;pic18f4450.h: 6754: unsigned TMR0IP :1;
[; ;pic18f4450.h: 6755: unsigned :1;
[; ;pic18f4450.h: 6756: unsigned INTEDG2 :1;
[; ;pic18f4450.h: 6757: unsigned INTEDG1 :1;
[; ;pic18f4450.h: 6758: unsigned INTEDG0 :1;
[; ;pic18f4450.h: 6759: unsigned nRBPU :1;
[; ;pic18f4450.h: 6760: };
[; ;pic18f4450.h: 6761: struct {
[; ;pic18f4450.h: 6762: unsigned :2;
[; ;pic18f4450.h: 6763: unsigned T0IP :1;
[; ;pic18f4450.h: 6764: unsigned :4;
[; ;pic18f4450.h: 6765: unsigned RBPU :1;
[; ;pic18f4450.h: 6766: };
[; ;pic18f4450.h: 6767: } INTCON2bits_t;
[; ;pic18f4450.h: 6768: extern volatile INTCON2bits_t INTCON2bits @ 0xFF1;
[; ;pic18f4450.h: 6817: extern volatile unsigned char INTCON @ 0xFF2;
"6819
[; ;pic18f4450.h: 6819: asm("INTCON equ 0FF2h");
[; <" INTCON equ 0FF2h ;# ">
[; ;pic18f4450.h: 6822: typedef union {
[; ;pic18f4450.h: 6823: struct {
[; ;pic18f4450.h: 6824: unsigned RBIF :1;
[; ;pic18f4450.h: 6825: unsigned INT0IF :1;
[; ;pic18f4450.h: 6826: unsigned TMR0IF :1;
[; ;pic18f4450.h: 6827: unsigned RBIE :1;
[; ;pic18f4450.h: 6828: unsigned INT0IE :1;
[; ;pic18f4450.h: 6829: unsigned TMR0IE :1;
[; ;pic18f4450.h: 6830: unsigned PEIE_GIEL :1;
[; ;pic18f4450.h: 6831: unsigned GIE_GIEH :1;
[; ;pic18f4450.h: 6832: };
[; ;pic18f4450.h: 6833: struct {
[; ;pic18f4450.h: 6834: unsigned :1;
[; ;pic18f4450.h: 6835: unsigned INT0F :1;
[; ;pic18f4450.h: 6836: unsigned T0IF :1;
[; ;pic18f4450.h: 6837: unsigned :1;
[; ;pic18f4450.h: 6838: unsigned INT0E :1;
[; ;pic18f4450.h: 6839: unsigned T0IE :1;
[; ;pic18f4450.h: 6840: unsigned PEIE :1;
[; ;pic18f4450.h: 6841: unsigned GIE :1;
[; ;pic18f4450.h: 6842: };
[; ;pic18f4450.h: 6843: struct {
[; ;pic18f4450.h: 6844: unsigned :6;
[; ;pic18f4450.h: 6845: unsigned GIEL :1;
[; ;pic18f4450.h: 6846: unsigned GIEH :1;
[; ;pic18f4450.h: 6847: };
[; ;pic18f4450.h: 6848: } INTCONbits_t;
[; ;pic18f4450.h: 6849: extern volatile INTCONbits_t INTCONbits @ 0xFF2;
[; ;pic18f4450.h: 6933: extern volatile unsigned short PROD @ 0xFF3;
"6935
[; ;pic18f4450.h: 6935: asm("PROD equ 0FF3h");
[; <" PROD equ 0FF3h ;# ">
[; ;pic18f4450.h: 6939: extern volatile unsigned char PRODL @ 0xFF3;
"6941
[; ;pic18f4450.h: 6941: asm("PRODL equ 0FF3h");
[; <" PRODL equ 0FF3h ;# ">
[; ;pic18f4450.h: 6945: extern volatile unsigned char PRODH @ 0xFF4;
"6947
[; ;pic18f4450.h: 6947: asm("PRODH equ 0FF4h");
[; <" PRODH equ 0FF4h ;# ">
[; ;pic18f4450.h: 6951: extern volatile unsigned char TABLAT @ 0xFF5;
"6953
[; ;pic18f4450.h: 6953: asm("TABLAT equ 0FF5h");
[; <" TABLAT equ 0FF5h ;# ">
[; ;pic18f4450.h: 6958: extern volatile unsigned short long TBLPTR @ 0xFF6;
"6961
[; ;pic18f4450.h: 6961: asm("TBLPTR equ 0FF6h");
[; <" TBLPTR equ 0FF6h ;# ">
[; ;pic18f4450.h: 6965: extern volatile unsigned char TBLPTRL @ 0xFF6;
"6967
[; ;pic18f4450.h: 6967: asm("TBLPTRL equ 0FF6h");
[; <" TBLPTRL equ 0FF6h ;# ">
[; ;pic18f4450.h: 6971: extern volatile unsigned char TBLPTRH @ 0xFF7;
"6973
[; ;pic18f4450.h: 6973: asm("TBLPTRH equ 0FF7h");
[; <" TBLPTRH equ 0FF7h ;# ">
[; ;pic18f4450.h: 6977: extern volatile unsigned char TBLPTRU @ 0xFF8;
"6979
[; ;pic18f4450.h: 6979: asm("TBLPTRU equ 0FF8h");
[; <" TBLPTRU equ 0FF8h ;# ">
[; ;pic18f4450.h: 6984: extern volatile unsigned short long PCLAT @ 0xFF9;
"6987
[; ;pic18f4450.h: 6987: asm("PCLAT equ 0FF9h");
[; <" PCLAT equ 0FF9h ;# ">
[; ;pic18f4450.h: 6991: extern volatile unsigned short long PC @ 0xFF9;
"6994
[; ;pic18f4450.h: 6994: asm("PC equ 0FF9h");
[; <" PC equ 0FF9h ;# ">
[; ;pic18f4450.h: 6998: extern volatile unsigned char PCL @ 0xFF9;
"7000
[; ;pic18f4450.h: 7000: asm("PCL equ 0FF9h");
[; <" PCL equ 0FF9h ;# ">
[; ;pic18f4450.h: 7004: extern volatile unsigned char PCLATH @ 0xFFA;
"7006
[; ;pic18f4450.h: 7006: asm("PCLATH equ 0FFAh");
[; <" PCLATH equ 0FFAh ;# ">
[; ;pic18f4450.h: 7010: extern volatile unsigned char PCLATU @ 0xFFB;
"7012
[; ;pic18f4450.h: 7012: asm("PCLATU equ 0FFBh");
[; <" PCLATU equ 0FFBh ;# ">
[; ;pic18f4450.h: 7016: extern volatile unsigned char STKPTR @ 0xFFC;
"7018
[; ;pic18f4450.h: 7018: asm("STKPTR equ 0FFCh");
[; <" STKPTR equ 0FFCh ;# ">
[; ;pic18f4450.h: 7021: typedef union {
[; ;pic18f4450.h: 7022: struct {
[; ;pic18f4450.h: 7023: unsigned STKPTR :5;
[; ;pic18f4450.h: 7024: unsigned :1;
[; ;pic18f4450.h: 7025: unsigned STKUNF :1;
[; ;pic18f4450.h: 7026: unsigned STKFUL :1;
[; ;pic18f4450.h: 7027: };
[; ;pic18f4450.h: 7028: struct {
[; ;pic18f4450.h: 7029: unsigned STKPTR0 :1;
[; ;pic18f4450.h: 7030: unsigned STKPTR1 :1;
[; ;pic18f4450.h: 7031: unsigned STKPTR2 :1;
[; ;pic18f4450.h: 7032: unsigned STKPTR3 :1;
[; ;pic18f4450.h: 7033: unsigned STKPTR4 :1;
[; ;pic18f4450.h: 7034: unsigned :2;
[; ;pic18f4450.h: 7035: unsigned STKOVF :1;
[; ;pic18f4450.h: 7036: };
[; ;pic18f4450.h: 7037: } STKPTRbits_t;
[; ;pic18f4450.h: 7038: extern volatile STKPTRbits_t STKPTRbits @ 0xFFC;
[; ;pic18f4450.h: 7088: extern volatile unsigned short long TOS @ 0xFFD;
"7091
[; ;pic18f4450.h: 7091: asm("TOS equ 0FFDh");
[; <" TOS equ 0FFDh ;# ">
[; ;pic18f4450.h: 7095: extern volatile unsigned char TOSL @ 0xFFD;
"7097
[; ;pic18f4450.h: 7097: asm("TOSL equ 0FFDh");
[; <" TOSL equ 0FFDh ;# ">
[; ;pic18f4450.h: 7101: extern volatile unsigned char TOSH @ 0xFFE;
"7103
[; ;pic18f4450.h: 7103: asm("TOSH equ 0FFEh");
[; <" TOSH equ 0FFEh ;# ">
[; ;pic18f4450.h: 7107: extern volatile unsigned char TOSU @ 0xFFF;
"7109
[; ;pic18f4450.h: 7109: asm("TOSU equ 0FFFh");
[; <" TOSU equ 0FFFh ;# ">
[; ;pic18f4450.h: 7119: extern volatile __bit ABDEN @ (((unsigned) &BAUDCON)*8) + 0;
[; ;pic18f4450.h: 7121: extern volatile __bit ABDOVF @ (((unsigned) &BAUDCON)*8) + 7;
[; ;pic18f4450.h: 7123: extern volatile __bit ACQT0 @ (((unsigned) &ADCON2)*8) + 3;
[; ;pic18f4450.h: 7125: extern volatile __bit ACQT1 @ (((unsigned) &ADCON2)*8) + 4;
[; ;pic18f4450.h: 7127: extern volatile __bit ACQT2 @ (((unsigned) &ADCON2)*8) + 5;
[; ;pic18f4450.h: 7129: extern volatile __bit ACTVIE @ (((unsigned) &UIE)*8) + 2;
[; ;pic18f4450.h: 7131: extern volatile __bit ACTVIF @ (((unsigned) &UIR)*8) + 2;
[; ;pic18f4450.h: 7133: extern volatile __bit ADCS0 @ (((unsigned) &ADCON2)*8) + 0;
[; ;pic18f4450.h: 7135: extern volatile __bit ADCS1 @ (((unsigned) &ADCON2)*8) + 1;
[; ;pic18f4450.h: 7137: extern volatile __bit ADCS2 @ (((unsigned) &ADCON2)*8) + 2;
[; ;pic18f4450.h: 7139: extern volatile __bit ADDEN @ (((unsigned) &RCSTA)*8) + 3;
[; ;pic18f4450.h: 7141: extern volatile __bit ADDR0 @ (((unsigned) &UADDR)*8) + 0;
[; ;pic18f4450.h: 7143: extern volatile __bit ADDR1 @ (((unsigned) &UADDR)*8) + 1;
[; ;pic18f4450.h: 7145: extern volatile __bit ADDR2 @ (((unsigned) &UADDR)*8) + 2;
[; ;pic18f4450.h: 7147: extern volatile __bit ADDR3 @ (((unsigned) &UADDR)*8) + 3;
[; ;pic18f4450.h: 7149: extern volatile __bit ADDR4 @ (((unsigned) &UADDR)*8) + 4;
[; ;pic18f4450.h: 7151: extern volatile __bit ADDR5 @ (((unsigned) &UADDR)*8) + 5;
[; ;pic18f4450.h: 7153: extern volatile __bit ADDR6 @ (((unsigned) &UADDR)*8) + 6;
[; ;pic18f4450.h: 7155: extern volatile __bit ADEN @ (((unsigned) &RCSTA)*8) + 3;
[; ;pic18f4450.h: 7157: extern volatile __bit ADFM @ (((unsigned) &ADCON2)*8) + 7;
[; ;pic18f4450.h: 7159: extern volatile __bit ADIE @ (((unsigned) &PIE1)*8) + 6;
[; ;pic18f4450.h: 7161: extern volatile __bit ADIF @ (((unsigned) &PIR1)*8) + 6;
[; ;pic18f4450.h: 7163: extern volatile __bit ADIP @ (((unsigned) &IPR1)*8) + 6;
[; ;pic18f4450.h: 7165: extern volatile __bit ADON @ (((unsigned) &ADCON0)*8) + 0;
[; ;pic18f4450.h: 7167: extern volatile __bit AN0 @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f4450.h: 7169: extern volatile __bit AN1 @ (((unsigned) &PORTA)*8) + 1;
[; ;pic18f4450.h: 7171: extern volatile __bit AN10 @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f4450.h: 7173: extern volatile __bit AN11 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18f4450.h: 7175: extern volatile __bit AN12 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f4450.h: 7177: extern volatile __bit AN2 @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f4450.h: 7179: extern volatile __bit AN3 @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f4450.h: 7181: extern volatile __bit AN4 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f4450.h: 7183: extern volatile __bit AN5 @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f4450.h: 7185: extern volatile __bit AN6 @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f4450.h: 7187: extern volatile __bit AN7 @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f4450.h: 7189: extern volatile __bit AN8 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f4450.h: 7191: extern volatile __bit AN9 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f4450.h: 7193: extern volatile __bit BGST @ (((unsigned) &HLVDCON)*8) + 5;
[; ;pic18f4450.h: 7195: extern volatile __bit BOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f4450.h: 7197: extern volatile __bit BRG16 @ (((unsigned) &BAUDCON)*8) + 3;
[; ;pic18f4450.h: 7199: extern volatile __bit BRGH @ (((unsigned) &TXSTA)*8) + 2;
[; ;pic18f4450.h: 7201: extern volatile __bit BRGH1 @ (((unsigned) &TXSTA)*8) + 2;
[; ;pic18f4450.h: 7203: extern volatile __bit BTOEE @ (((unsigned) &UEIE)*8) + 4;
[; ;pic18f4450.h: 7205: extern volatile __bit BTOEF @ (((unsigned) &UEIR)*8) + 4;
[; ;pic18f4450.h: 7207: extern volatile __bit BTSEE @ (((unsigned) &UEIE)*8) + 7;
[; ;pic18f4450.h: 7209: extern volatile __bit BTSEF @ (((unsigned) &UEIR)*8) + 7;
[; ;pic18f4450.h: 7211: extern volatile __bit CARRY @ (((unsigned) &STATUS)*8) + 0;
[; ;pic18f4450.h: 7213: extern volatile __bit CCP1 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f4450.h: 7215: extern volatile __bit CCP10 @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f4450.h: 7217: extern volatile __bit CCP1IE @ (((unsigned) &PIE1)*8) + 2;
[; ;pic18f4450.h: 7219: extern volatile __bit CCP1IF @ (((unsigned) &PIR1)*8) + 2;
[; ;pic18f4450.h: 7221: extern volatile __bit CCP1IP @ (((unsigned) &IPR1)*8) + 2;
[; ;pic18f4450.h: 7223: extern volatile __bit CCP1M0 @ (((unsigned) &CCP1CON)*8) + 0;
[; ;pic18f4450.h: 7225: extern volatile __bit CCP1M1 @ (((unsigned) &CCP1CON)*8) + 1;
[; ;pic18f4450.h: 7227: extern volatile __bit CCP1M2 @ (((unsigned) &CCP1CON)*8) + 2;
[; ;pic18f4450.h: 7229: extern volatile __bit CCP1M3 @ (((unsigned) &CCP1CON)*8) + 3;
[; ;pic18f4450.h: 7231: extern volatile __bit CCP2 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f4450.h: 7233: extern volatile __bit CCP2_PA2 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f4450.h: 7235: extern volatile __bit CCP9E @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f4450.h: 7237: extern volatile __bit CFGS @ (((unsigned) &EECON1)*8) + 6;
[; ;pic18f4450.h: 7239: extern volatile __bit CHS0 @ (((unsigned) &ADCON0)*8) + 2;
[; ;pic18f4450.h: 7241: extern volatile __bit CHS1 @ (((unsigned) &ADCON0)*8) + 3;
[; ;pic18f4450.h: 7243: extern volatile __bit CHS2 @ (((unsigned) &ADCON0)*8) + 4;
[; ;pic18f4450.h: 7245: extern volatile __bit CHS3 @ (((unsigned) &ADCON0)*8) + 5;
[; ;pic18f4450.h: 7247: extern volatile __bit CHSN3 @ (((unsigned) &ADCON1)*8) + 3;
[; ;pic18f4450.h: 7249: extern volatile __bit CK @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f4450.h: 7251: extern volatile __bit CRC16EE @ (((unsigned) &UEIE)*8) + 2;
[; ;pic18f4450.h: 7253: extern volatile __bit CRC16EF @ (((unsigned) &UEIR)*8) + 2;
[; ;pic18f4450.h: 7255: extern volatile __bit CRC5EE @ (((unsigned) &UEIE)*8) + 1;
[; ;pic18f4450.h: 7257: extern volatile __bit CRC5EF @ (((unsigned) &UEIR)*8) + 1;
[; ;pic18f4450.h: 7259: extern volatile __bit CREN @ (((unsigned) &RCSTA)*8) + 4;
[; ;pic18f4450.h: 7261: extern volatile __bit CS @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f4450.h: 7263: extern volatile __bit CSRC @ (((unsigned) &TXSTA)*8) + 7;
[; ;pic18f4450.h: 7265: extern volatile __bit CSRC1 @ (((unsigned) &TXSTA)*8) + 7;
[; ;pic18f4450.h: 7267: extern volatile __bit DC @ (((unsigned) &STATUS)*8) + 1;
[; ;pic18f4450.h: 7269: extern volatile __bit DC1B0 @ (((unsigned) &CCP1CON)*8) + 4;
[; ;pic18f4450.h: 7271: extern volatile __bit DC1B1 @ (((unsigned) &CCP1CON)*8) + 5;
[; ;pic18f4450.h: 7273: extern volatile __bit DFN8EE @ (((unsigned) &UEIE)*8) + 3;
[; ;pic18f4450.h: 7275: extern volatile __bit DFN8EF @ (((unsigned) &UEIR)*8) + 3;
[; ;pic18f4450.h: 7277: extern volatile __bit DIR @ (((unsigned) &USTAT)*8) + 2;
[; ;pic18f4450.h: 7279: extern volatile __bit DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f4450.h: 7281: extern volatile __bit DT @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f4450.h: 7283: extern volatile __bit EBDIS @ (((unsigned) &PR2)*8) + 7;
[; ;pic18f4450.h: 7285: extern volatile __bit EEFS @ (((unsigned) &EECON1)*8) + 6;
[; ;pic18f4450.h: 7287: extern volatile __bit ENDP0 @ (((unsigned) &USTAT)*8) + 3;
[; ;pic18f4450.h: 7289: extern volatile __bit ENDP1 @ (((unsigned) &USTAT)*8) + 4;
[; ;pic18f4450.h: 7291: extern volatile __bit ENDP2 @ (((unsigned) &USTAT)*8) + 5;
[; ;pic18f4450.h: 7293: extern volatile __bit ENDP3 @ (((unsigned) &USTAT)*8) + 6;
[; ;pic18f4450.h: 7295: extern volatile __bit EP0CONDIS @ (((unsigned) &UEP0)*8) + 3;
[; ;pic18f4450.h: 7297: extern volatile __bit EP0HSHK @ (((unsigned) &UEP0)*8) + 4;
[; ;pic18f4450.h: 7299: extern volatile __bit EP0INEN @ (((unsigned) &UEP0)*8) + 1;
[; ;pic18f4450.h: 7301: extern volatile __bit EP0OUTEN @ (((unsigned) &UEP0)*8) + 2;
[; ;pic18f4450.h: 7303: extern volatile __bit EP0STALL @ (((unsigned) &UEP0)*8) + 0;
[; ;pic18f4450.h: 7305: extern volatile __bit EP1CONDIS @ (((unsigned) &UEP1)*8) + 3;
[; ;pic18f4450.h: 7307: extern volatile __bit EP1HSHK @ (((unsigned) &UEP1)*8) + 4;
[; ;pic18f4450.h: 7309: extern volatile __bit EP1INEN @ (((unsigned) &UEP1)*8) + 1;
[; ;pic18f4450.h: 7311: extern volatile __bit EP1OUTEN @ (((unsigned) &UEP1)*8) + 2;
[; ;pic18f4450.h: 7313: extern volatile __bit EP1STALL @ (((unsigned) &UEP1)*8) + 0;
[; ;pic18f4450.h: 7315: extern volatile __bit EP2CONDIS @ (((unsigned) &UEP2)*8) + 3;
[; ;pic18f4450.h: 7317: extern volatile __bit EP2HSHK @ (((unsigned) &UEP2)*8) + 4;
[; ;pic18f4450.h: 7319: extern volatile __bit EP2INEN @ (((unsigned) &UEP2)*8) + 1;
[; ;pic18f4450.h: 7321: extern volatile __bit EP2OUTEN @ (((unsigned) &UEP2)*8) + 2;
[; ;pic18f4450.h: 7323: extern volatile __bit EP2STALL @ (((unsigned) &UEP2)*8) + 0;
[; ;pic18f4450.h: 7325: extern volatile __bit EP3CONDIS @ (((unsigned) &UEP3)*8) + 3;
[; ;pic18f4450.h: 7327: extern volatile __bit EP3HSHK @ (((unsigned) &UEP3)*8) + 4;
[; ;pic18f4450.h: 7329: extern volatile __bit EP3INEN @ (((unsigned) &UEP3)*8) + 1;
[; ;pic18f4450.h: 7331: extern volatile __bit EP3OUTEN @ (((unsigned) &UEP3)*8) + 2;
[; ;pic18f4450.h: 7333: extern volatile __bit EP3STALL @ (((unsigned) &UEP3)*8) + 0;
[; ;pic18f4450.h: 7335: extern volatile __bit EP4CONDIS @ (((unsigned) &UEP4)*8) + 3;
[; ;pic18f4450.h: 7337: extern volatile __bit EP4HSHK @ (((unsigned) &UEP4)*8) + 4;
[; ;pic18f4450.h: 7339: extern volatile __bit EP4INEN @ (((unsigned) &UEP4)*8) + 1;
[; ;pic18f4450.h: 7341: extern volatile __bit EP4OUTEN @ (((unsigned) &UEP4)*8) + 2;
[; ;pic18f4450.h: 7343: extern volatile __bit EP4STALL @ (((unsigned) &UEP4)*8) + 0;
[; ;pic18f4450.h: 7345: extern volatile __bit EP5CONDIS @ (((unsigned) &UEP5)*8) + 3;
[; ;pic18f4450.h: 7347: extern volatile __bit EP5HSHK @ (((unsigned) &UEP5)*8) + 4;
[; ;pic18f4450.h: 7349: extern volatile __bit EP5INEN @ (((unsigned) &UEP5)*8) + 1;
[; ;pic18f4450.h: 7351: extern volatile __bit EP5OUTEN @ (((unsigned) &UEP5)*8) + 2;
[; ;pic18f4450.h: 7353: extern volatile __bit EP5STALL @ (((unsigned) &UEP5)*8) + 0;
[; ;pic18f4450.h: 7355: extern volatile __bit EP6CONDIS @ (((unsigned) &UEP6)*8) + 3;
[; ;pic18f4450.h: 7357: extern volatile __bit EP6HSHK @ (((unsigned) &UEP6)*8) + 4;
[; ;pic18f4450.h: 7359: extern volatile __bit EP6INEN @ (((unsigned) &UEP6)*8) + 1;
[; ;pic18f4450.h: 7361: extern volatile __bit EP6OUTEN @ (((unsigned) &UEP6)*8) + 2;
[; ;pic18f4450.h: 7363: extern volatile __bit EP6STALL @ (((unsigned) &UEP6)*8) + 0;
[; ;pic18f4450.h: 7365: extern volatile __bit EP7CONDIS @ (((unsigned) &UEP7)*8) + 3;
[; ;pic18f4450.h: 7367: extern volatile __bit EP7HSHK @ (((unsigned) &UEP7)*8) + 4;
[; ;pic18f4450.h: 7369: extern volatile __bit EP7INEN @ (((unsigned) &UEP7)*8) + 1;
[; ;pic18f4450.h: 7371: extern volatile __bit EP7OUTEN @ (((unsigned) &UEP7)*8) + 2;
[; ;pic18f4450.h: 7373: extern volatile __bit EP7STALL @ (((unsigned) &UEP7)*8) + 0;
[; ;pic18f4450.h: 7375: extern volatile __bit EPCONDIS0 @ (((unsigned) &UEP0)*8) + 3;
[; ;pic18f4450.h: 7377: extern volatile __bit EPCONDIS1 @ (((unsigned) &UEP1)*8) + 3;
[; ;pic18f4450.h: 7379: extern volatile __bit EPCONDIS10 @ (((unsigned) &UEP10)*8) + 3;
[; ;pic18f4450.h: 7381: extern volatile __bit EPCONDIS11 @ (((unsigned) &UEP11)*8) + 3;
[; ;pic18f4450.h: 7383: extern volatile __bit EPCONDIS12 @ (((unsigned) &UEP12)*8) + 3;
[; ;pic18f4450.h: 7385: extern volatile __bit EPCONDIS13 @ (((unsigned) &UEP13)*8) + 3;
[; ;pic18f4450.h: 7387: extern volatile __bit EPCONDIS14 @ (((unsigned) &UEP14)*8) + 3;
[; ;pic18f4450.h: 7389: extern volatile __bit EPCONDIS15 @ (((unsigned) &UEP15)*8) + 3;
[; ;pic18f4450.h: 7391: extern volatile __bit EPCONDIS2 @ (((unsigned) &UEP2)*8) + 3;
[; ;pic18f4450.h: 7393: extern volatile __bit EPCONDIS3 @ (((unsigned) &UEP3)*8) + 3;
[; ;pic18f4450.h: 7395: extern volatile __bit EPCONDIS4 @ (((unsigned) &UEP4)*8) + 3;
[; ;pic18f4450.h: 7397: extern volatile __bit EPCONDIS5 @ (((unsigned) &UEP5)*8) + 3;
[; ;pic18f4450.h: 7399: extern volatile __bit EPCONDIS6 @ (((unsigned) &UEP6)*8) + 3;
[; ;pic18f4450.h: 7401: extern volatile __bit EPCONDIS7 @ (((unsigned) &UEP7)*8) + 3;
[; ;pic18f4450.h: 7403: extern volatile __bit EPCONDIS8 @ (((unsigned) &UEP8)*8) + 3;
[; ;pic18f4450.h: 7405: extern volatile __bit EPCONDIS9 @ (((unsigned) &UEP9)*8) + 3;
[; ;pic18f4450.h: 7407: extern volatile __bit EPHSHK0 @ (((unsigned) &UEP0)*8) + 4;
[; ;pic18f4450.h: 7409: extern volatile __bit EPHSHK1 @ (((unsigned) &UEP1)*8) + 4;
[; ;pic18f4450.h: 7411: extern volatile __bit EPHSHK10 @ (((unsigned) &UEP10)*8) + 4;
[; ;pic18f4450.h: 7413: extern volatile __bit EPHSHK11 @ (((unsigned) &UEP11)*8) + 4;
[; ;pic18f4450.h: 7415: extern volatile __bit EPHSHK12 @ (((unsigned) &UEP12)*8) + 4;
[; ;pic18f4450.h: 7417: extern volatile __bit EPHSHK13 @ (((unsigned) &UEP13)*8) + 4;
[; ;pic18f4450.h: 7419: extern volatile __bit EPHSHK14 @ (((unsigned) &UEP14)*8) + 4;
[; ;pic18f4450.h: 7421: extern volatile __bit EPHSHK15 @ (((unsigned) &UEP15)*8) + 4;
[; ;pic18f4450.h: 7423: extern volatile __bit EPHSHK2 @ (((unsigned) &UEP2)*8) + 4;
[; ;pic18f4450.h: 7425: extern volatile __bit EPHSHK3 @ (((unsigned) &UEP3)*8) + 4;
[; ;pic18f4450.h: 7427: extern volatile __bit EPHSHK4 @ (((unsigned) &UEP4)*8) + 4;
[; ;pic18f4450.h: 7429: extern volatile __bit EPHSHK5 @ (((unsigned) &UEP5)*8) + 4;
[; ;pic18f4450.h: 7431: extern volatile __bit EPHSHK6 @ (((unsigned) &UEP6)*8) + 4;
[; ;pic18f4450.h: 7433: extern volatile __bit EPHSHK7 @ (((unsigned) &UEP7)*8) + 4;
[; ;pic18f4450.h: 7435: extern volatile __bit EPHSHK8 @ (((unsigned) &UEP8)*8) + 4;
[; ;pic18f4450.h: 7437: extern volatile __bit EPHSHK9 @ (((unsigned) &UEP9)*8) + 4;
[; ;pic18f4450.h: 7439: extern volatile __bit EPINEN0 @ (((unsigned) &UEP0)*8) + 1;
[; ;pic18f4450.h: 7441: extern volatile __bit EPINEN1 @ (((unsigned) &UEP1)*8) + 1;
[; ;pic18f4450.h: 7443: extern volatile __bit EPINEN10 @ (((unsigned) &UEP10)*8) + 1;
[; ;pic18f4450.h: 7445: extern volatile __bit EPINEN11 @ (((unsigned) &UEP11)*8) + 1;
[; ;pic18f4450.h: 7447: extern volatile __bit EPINEN12 @ (((unsigned) &UEP12)*8) + 1;
[; ;pic18f4450.h: 7449: extern volatile __bit EPINEN13 @ (((unsigned) &UEP13)*8) + 1;
[; ;pic18f4450.h: 7451: extern volatile __bit EPINEN14 @ (((unsigned) &UEP14)*8) + 1;
[; ;pic18f4450.h: 7453: extern volatile __bit EPINEN15 @ (((unsigned) &UEP15)*8) + 1;
[; ;pic18f4450.h: 7455: extern volatile __bit EPINEN2 @ (((unsigned) &UEP2)*8) + 1;
[; ;pic18f4450.h: 7457: extern volatile __bit EPINEN3 @ (((unsigned) &UEP3)*8) + 1;
[; ;pic18f4450.h: 7459: extern volatile __bit EPINEN4 @ (((unsigned) &UEP4)*8) + 1;
[; ;pic18f4450.h: 7461: extern volatile __bit EPINEN5 @ (((unsigned) &UEP5)*8) + 1;
[; ;pic18f4450.h: 7463: extern volatile __bit EPINEN6 @ (((unsigned) &UEP6)*8) + 1;
[; ;pic18f4450.h: 7465: extern volatile __bit EPINEN7 @ (((unsigned) &UEP7)*8) + 1;
[; ;pic18f4450.h: 7467: extern volatile __bit EPINEN8 @ (((unsigned) &UEP8)*8) + 1;
[; ;pic18f4450.h: 7469: extern volatile __bit EPINEN9 @ (((unsigned) &UEP9)*8) + 1;
[; ;pic18f4450.h: 7471: extern volatile __bit EPOUTEN0 @ (((unsigned) &UEP0)*8) + 2;
[; ;pic18f4450.h: 7473: extern volatile __bit EPOUTEN1 @ (((unsigned) &UEP1)*8) + 2;
[; ;pic18f4450.h: 7475: extern volatile __bit EPOUTEN10 @ (((unsigned) &UEP10)*8) + 2;
[; ;pic18f4450.h: 7477: extern volatile __bit EPOUTEN11 @ (((unsigned) &UEP11)*8) + 2;
[; ;pic18f4450.h: 7479: extern volatile __bit EPOUTEN12 @ (((unsigned) &UEP12)*8) + 2;
[; ;pic18f4450.h: 7481: extern volatile __bit EPOUTEN13 @ (((unsigned) &UEP13)*8) + 2;
[; ;pic18f4450.h: 7483: extern volatile __bit EPOUTEN14 @ (((unsigned) &UEP14)*8) + 2;
[; ;pic18f4450.h: 7485: extern volatile __bit EPOUTEN15 @ (((unsigned) &UEP15)*8) + 2;
[; ;pic18f4450.h: 7487: extern volatile __bit EPOUTEN2 @ (((unsigned) &UEP2)*8) + 2;
[; ;pic18f4450.h: 7489: extern volatile __bit EPOUTEN3 @ (((unsigned) &UEP3)*8) + 2;
[; ;pic18f4450.h: 7491: extern volatile __bit EPOUTEN4 @ (((unsigned) &UEP4)*8) + 2;
[; ;pic18f4450.h: 7493: extern volatile __bit EPOUTEN5 @ (((unsigned) &UEP5)*8) + 2;
[; ;pic18f4450.h: 7495: extern volatile __bit EPOUTEN6 @ (((unsigned) &UEP6)*8) + 2;
[; ;pic18f4450.h: 7497: extern volatile __bit EPOUTEN7 @ (((unsigned) &UEP7)*8) + 2;
[; ;pic18f4450.h: 7499: extern volatile __bit EPOUTEN8 @ (((unsigned) &UEP8)*8) + 2;
[; ;pic18f4450.h: 7501: extern volatile __bit EPOUTEN9 @ (((unsigned) &UEP9)*8) + 2;
[; ;pic18f4450.h: 7503: extern volatile __bit EPSTALL0 @ (((unsigned) &UEP0)*8) + 0;
[; ;pic18f4450.h: 7505: extern volatile __bit EPSTALL1 @ (((unsigned) &UEP1)*8) + 0;
[; ;pic18f4450.h: 7507: extern volatile __bit EPSTALL10 @ (((unsigned) &UEP10)*8) + 0;
[; ;pic18f4450.h: 7509: extern volatile __bit EPSTALL11 @ (((unsigned) &UEP11)*8) + 0;
[; ;pic18f4450.h: 7511: extern volatile __bit EPSTALL12 @ (((unsigned) &UEP12)*8) + 0;
[; ;pic18f4450.h: 7513: extern volatile __bit EPSTALL13 @ (((unsigned) &UEP13)*8) + 0;
[; ;pic18f4450.h: 7515: extern volatile __bit EPSTALL14 @ (((unsigned) &UEP14)*8) + 0;
[; ;pic18f4450.h: 7517: extern volatile __bit EPSTALL15 @ (((unsigned) &UEP15)*8) + 0;
[; ;pic18f4450.h: 7519: extern volatile __bit EPSTALL2 @ (((unsigned) &UEP2)*8) + 0;
[; ;pic18f4450.h: 7521: extern volatile __bit EPSTALL3 @ (((unsigned) &UEP3)*8) + 0;
[; ;pic18f4450.h: 7523: extern volatile __bit EPSTALL4 @ (((unsigned) &UEP4)*8) + 0;
[; ;pic18f4450.h: 7525: extern volatile __bit EPSTALL5 @ (((unsigned) &UEP5)*8) + 0;
[; ;pic18f4450.h: 7527: extern volatile __bit EPSTALL6 @ (((unsigned) &UEP6)*8) + 0;
[; ;pic18f4450.h: 7529: extern volatile __bit EPSTALL7 @ (((unsigned) &UEP7)*8) + 0;
[; ;pic18f4450.h: 7531: extern volatile __bit EPSTALL8 @ (((unsigned) &UEP8)*8) + 0;
[; ;pic18f4450.h: 7533: extern volatile __bit EPSTALL9 @ (((unsigned) &UEP9)*8) + 0;
[; ;pic18f4450.h: 7535: extern volatile __bit FERR @ (((unsigned) &RCSTA)*8) + 2;
[; ;pic18f4450.h: 7537: extern volatile __bit FREE @ (((unsigned) &EECON1)*8) + 4;
[; ;pic18f4450.h: 7539: extern volatile __bit FRM0 @ (((unsigned) &UFRML)*8) + 0;
[; ;pic18f4450.h: 7541: extern volatile __bit FRM1 @ (((unsigned) &UFRML)*8) + 1;
[; ;pic18f4450.h: 7543: extern volatile __bit FRM10 @ (((unsigned) &UFRMH)*8) + 2;
[; ;pic18f4450.h: 7545: extern volatile __bit FRM2 @ (((unsigned) &UFRML)*8) + 2;
[; ;pic18f4450.h: 7547: extern volatile __bit FRM3 @ (((unsigned) &UFRML)*8) + 3;
[; ;pic18f4450.h: 7549: extern volatile __bit FRM4 @ (((unsigned) &UFRML)*8) + 4;
[; ;pic18f4450.h: 7551: extern volatile __bit FRM5 @ (((unsigned) &UFRML)*8) + 5;
[; ;pic18f4450.h: 7553: extern volatile __bit FRM6 @ (((unsigned) &UFRML)*8) + 6;
[; ;pic18f4450.h: 7555: extern volatile __bit FRM7 @ (((unsigned) &UFRML)*8) + 7;
[; ;pic18f4450.h: 7557: extern volatile __bit FRM8 @ (((unsigned) &UFRMH)*8) + 0;
[; ;pic18f4450.h: 7559: extern volatile __bit FRM9 @ (((unsigned) &UFRMH)*8) + 1;
[; ;pic18f4450.h: 7561: extern volatile __bit FSEN @ (((unsigned) &UCFG)*8) + 2;
[; ;pic18f4450.h: 7563: extern volatile __bit GIE @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f4450.h: 7565: extern volatile __bit GIEH @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f4450.h: 7567: extern volatile __bit GIEL @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f4450.h: 7569: extern volatile __bit GIE_GIEH @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f4450.h: 7571: extern volatile __bit GO @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f4450.h: 7573: extern volatile __bit GODONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f4450.h: 7575: extern volatile __bit GO_DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f4450.h: 7577: extern volatile __bit GO_NOT_DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f4450.h: 7579: extern volatile __bit GO_nDONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f4450.h: 7581: extern volatile __bit HLVDEN @ (((unsigned) &HLVDCON)*8) + 4;
[; ;pic18f4450.h: 7583: extern volatile __bit HLVDIE @ (((unsigned) &PIE2)*8) + 2;
[; ;pic18f4450.h: 7585: extern volatile __bit HLVDIF @ (((unsigned) &PIR2)*8) + 2;
[; ;pic18f4450.h: 7587: extern volatile __bit HLVDIN @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f4450.h: 7589: extern volatile __bit HLVDIP @ (((unsigned) &IPR2)*8) + 2;
[; ;pic18f4450.h: 7591: extern volatile __bit HLVDL0 @ (((unsigned) &HLVDCON)*8) + 0;
[; ;pic18f4450.h: 7593: extern volatile __bit HLVDL1 @ (((unsigned) &HLVDCON)*8) + 1;
[; ;pic18f4450.h: 7595: extern volatile __bit HLVDL2 @ (((unsigned) &HLVDCON)*8) + 2;
[; ;pic18f4450.h: 7597: extern volatile __bit HLVDL3 @ (((unsigned) &HLVDCON)*8) + 3;
[; ;pic18f4450.h: 7599: extern volatile __bit IDLEIE @ (((unsigned) &UIE)*8) + 4;
[; ;pic18f4450.h: 7601: extern volatile __bit IDLEIF @ (((unsigned) &UIR)*8) + 4;
[; ;pic18f4450.h: 7603: extern volatile __bit IDLEN @ (((unsigned) &OSCCON)*8) + 7;
[; ;pic18f4450.h: 7605: extern volatile __bit INT0 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f4450.h: 7607: extern volatile __bit INT0E @ (((unsigned) &INTCON)*8) + 4;
[; ;pic18f4450.h: 7609: extern volatile __bit INT0F @ (((unsigned) &INTCON)*8) + 1;
[; ;pic18f4450.h: 7611: extern volatile __bit INT0IE @ (((unsigned) &INTCON)*8) + 4;
[; ;pic18f4450.h: 7613: extern volatile __bit INT0IF @ (((unsigned) &INTCON)*8) + 1;
[; ;pic18f4450.h: 7615: extern volatile __bit INT1 @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f4450.h: 7617: extern volatile __bit INT1E @ (((unsigned) &INTCON3)*8) + 3;
[; ;pic18f4450.h: 7619: extern volatile __bit INT1F @ (((unsigned) &INTCON3)*8) + 0;
[; ;pic18f4450.h: 7621: extern volatile __bit INT1IE @ (((unsigned) &INTCON3)*8) + 3;
[; ;pic18f4450.h: 7623: extern volatile __bit INT1IF @ (((unsigned) &INTCON3)*8) + 0;
[; ;pic18f4450.h: 7625: extern volatile __bit INT1IP @ (((unsigned) &INTCON3)*8) + 6;
[; ;pic18f4450.h: 7627: extern volatile __bit INT1P @ (((unsigned) &INTCON3)*8) + 6;
[; ;pic18f4450.h: 7629: extern volatile __bit INT2 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f4450.h: 7631: extern volatile __bit INT2E @ (((unsigned) &INTCON3)*8) + 4;
[; ;pic18f4450.h: 7633: extern volatile __bit INT2F @ (((unsigned) &INTCON3)*8) + 1;
[; ;pic18f4450.h: 7635: extern volatile __bit INT2IE @ (((unsigned) &INTCON3)*8) + 4;
[; ;pic18f4450.h: 7637: extern volatile __bit INT2IF @ (((unsigned) &INTCON3)*8) + 1;
[; ;pic18f4450.h: 7639: extern volatile __bit INT2IP @ (((unsigned) &INTCON3)*8) + 7;
[; ;pic18f4450.h: 7641: extern volatile __bit INT2P @ (((unsigned) &INTCON3)*8) + 7;
[; ;pic18f4450.h: 7643: extern volatile __bit INTEDG0 @ (((unsigned) &INTCON2)*8) + 6;
[; ;pic18f4450.h: 7645: extern volatile __bit INTEDG1 @ (((unsigned) &INTCON2)*8) + 5;
[; ;pic18f4450.h: 7647: extern volatile __bit INTEDG2 @ (((unsigned) &INTCON2)*8) + 4;
[; ;pic18f4450.h: 7649: extern volatile __bit IPEN @ (((unsigned) &RCON)*8) + 7;
[; ;pic18f4450.h: 7651: extern volatile __bit IRVST @ (((unsigned) &HLVDCON)*8) + 5;
[; ;pic18f4450.h: 7653: extern volatile __bit IVRST @ (((unsigned) &HLVDCON)*8) + 5;
[; ;pic18f4450.h: 7655: extern volatile __bit KBI0 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18f4450.h: 7657: extern volatile __bit KBI1 @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f4450.h: 7659: extern volatile __bit KBI2 @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f4450.h: 7661: extern volatile __bit KBI3 @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f4450.h: 7663: extern volatile __bit LA0 @ (((unsigned) &LATA)*8) + 0;
[; ;pic18f4450.h: 7665: extern volatile __bit LA1 @ (((unsigned) &LATA)*8) + 1;
[; ;pic18f4450.h: 7667: extern volatile __bit LA2 @ (((unsigned) &LATA)*8) + 2;
[; ;pic18f4450.h: 7669: extern volatile __bit LA3 @ (((unsigned) &LATA)*8) + 3;
[; ;pic18f4450.h: 7671: extern volatile __bit LA4 @ (((unsigned) &LATA)*8) + 4;
[; ;pic18f4450.h: 7673: extern volatile __bit LA5 @ (((unsigned) &LATA)*8) + 5;
[; ;pic18f4450.h: 7675: extern volatile __bit LA6 @ (((unsigned) &LATA)*8) + 6;
[; ;pic18f4450.h: 7677: extern volatile __bit LATA0 @ (((unsigned) &LATA)*8) + 0;
[; ;pic18f4450.h: 7679: extern volatile __bit LATA1 @ (((unsigned) &LATA)*8) + 1;
[; ;pic18f4450.h: 7681: extern volatile __bit LATA2 @ (((unsigned) &LATA)*8) + 2;
[; ;pic18f4450.h: 7683: extern volatile __bit LATA3 @ (((unsigned) &LATA)*8) + 3;
[; ;pic18f4450.h: 7685: extern volatile __bit LATA4 @ (((unsigned) &LATA)*8) + 4;
[; ;pic18f4450.h: 7687: extern volatile __bit LATA5 @ (((unsigned) &LATA)*8) + 5;
[; ;pic18f4450.h: 7689: extern volatile __bit LATA6 @ (((unsigned) &LATA)*8) + 6;
[; ;pic18f4450.h: 7691: extern volatile __bit LATB0 @ (((unsigned) &LATB)*8) + 0;
[; ;pic18f4450.h: 7693: extern volatile __bit LATB1 @ (((unsigned) &LATB)*8) + 1;
[; ;pic18f4450.h: 7695: extern volatile __bit LATB2 @ (((unsigned) &LATB)*8) + 2;
[; ;pic18f4450.h: 7697: extern volatile __bit LATB3 @ (((unsigned) &LATB)*8) + 3;
[; ;pic18f4450.h: 7699: extern volatile __bit LATB4 @ (((unsigned) &LATB)*8) + 4;
[; ;pic18f4450.h: 7701: extern volatile __bit LATB5 @ (((unsigned) &LATB)*8) + 5;
[; ;pic18f4450.h: 7703: extern volatile __bit LATB6 @ (((unsigned) &LATB)*8) + 6;
[; ;pic18f4450.h: 7705: extern volatile __bit LATB7 @ (((unsigned) &LATB)*8) + 7;
[; ;pic18f4450.h: 7707: extern volatile __bit LATC0 @ (((unsigned) &LATC)*8) + 0;
[; ;pic18f4450.h: 7709: extern volatile __bit LATC1 @ (((unsigned) &LATC)*8) + 1;
[; ;pic18f4450.h: 7711: extern volatile __bit LATC2 @ (((unsigned) &LATC)*8) + 2;
[; ;pic18f4450.h: 7713: extern volatile __bit LATC6 @ (((unsigned) &LATC)*8) + 6;
[; ;pic18f4450.h: 7715: extern volatile __bit LATC7 @ (((unsigned) &LATC)*8) + 7;
[; ;pic18f4450.h: 7717: extern volatile __bit LATD0 @ (((unsigned) &LATD)*8) + 0;
[; ;pic18f4450.h: 7719: extern volatile __bit LATD1 @ (((unsigned) &LATD)*8) + 1;
[; ;pic18f4450.h: 7721: extern volatile __bit LATD2 @ (((unsigned) &LATD)*8) + 2;
[; ;pic18f4450.h: 7723: extern volatile __bit LATD3 @ (((unsigned) &LATD)*8) + 3;
[; ;pic18f4450.h: 7725: extern volatile __bit LATD4 @ (((unsigned) &LATD)*8) + 4;
[; ;pic18f4450.h: 7727: extern volatile __bit LATD5 @ (((unsigned) &LATD)*8) + 5;
[; ;pic18f4450.h: 7729: extern volatile __bit LATD6 @ (((unsigned) &LATD)*8) + 6;
[; ;pic18f4450.h: 7731: extern volatile __bit LATD7 @ (((unsigned) &LATD)*8) + 7;
[; ;pic18f4450.h: 7733: extern volatile __bit LATE0 @ (((unsigned) &LATE)*8) + 0;
[; ;pic18f4450.h: 7735: extern volatile __bit LATE1 @ (((unsigned) &LATE)*8) + 1;
[; ;pic18f4450.h: 7737: extern volatile __bit LATE2 @ (((unsigned) &LATE)*8) + 2;
[; ;pic18f4450.h: 7739: extern volatile __bit LB0 @ (((unsigned) &LATB)*8) + 0;
[; ;pic18f4450.h: 7741: extern volatile __bit LB1 @ (((unsigned) &LATB)*8) + 1;
[; ;pic18f4450.h: 7743: extern volatile __bit LB2 @ (((unsigned) &LATB)*8) + 2;
[; ;pic18f4450.h: 7745: extern volatile __bit LB3 @ (((unsigned) &LATB)*8) + 3;
[; ;pic18f4450.h: 7747: extern volatile __bit LB4 @ (((unsigned) &LATB)*8) + 4;
[; ;pic18f4450.h: 7749: extern volatile __bit LB5 @ (((unsigned) &LATB)*8) + 5;
[; ;pic18f4450.h: 7751: extern volatile __bit LB6 @ (((unsigned) &LATB)*8) + 6;
[; ;pic18f4450.h: 7753: extern volatile __bit LB7 @ (((unsigned) &LATB)*8) + 7;
[; ;pic18f4450.h: 7755: extern volatile __bit LC0 @ (((unsigned) &LATC)*8) + 0;
[; ;pic18f4450.h: 7757: extern volatile __bit LC1 @ (((unsigned) &LATC)*8) + 1;
[; ;pic18f4450.h: 7759: extern volatile __bit LC2 @ (((unsigned) &LATC)*8) + 2;
[; ;pic18f4450.h: 7761: extern volatile __bit LC6 @ (((unsigned) &LATC)*8) + 6;
[; ;pic18f4450.h: 7763: extern volatile __bit LC7 @ (((unsigned) &LATC)*8) + 7;
[; ;pic18f4450.h: 7765: extern volatile __bit LD0 @ (((unsigned) &LATD)*8) + 0;
[; ;pic18f4450.h: 7767: extern volatile __bit LD1 @ (((unsigned) &LATD)*8) + 1;
[; ;pic18f4450.h: 7769: extern volatile __bit LD2 @ (((unsigned) &LATD)*8) + 2;
[; ;pic18f4450.h: 7771: extern volatile __bit LD3 @ (((unsigned) &LATD)*8) + 3;
[; ;pic18f4450.h: 7773: extern volatile __bit LD4 @ (((unsigned) &LATD)*8) + 4;
[; ;pic18f4450.h: 7775: extern volatile __bit LD5 @ (((unsigned) &LATD)*8) + 5;
[; ;pic18f4450.h: 7777: extern volatile __bit LD6 @ (((unsigned) &LATD)*8) + 6;
[; ;pic18f4450.h: 7779: extern volatile __bit LD7 @ (((unsigned) &LATD)*8) + 7;
[; ;pic18f4450.h: 7781: extern volatile __bit LE0 @ (((unsigned) &LATE)*8) + 0;
[; ;pic18f4450.h: 7783: extern volatile __bit LE1 @ (((unsigned) &LATE)*8) + 1;
[; ;pic18f4450.h: 7785: extern volatile __bit LE2 @ (((unsigned) &LATE)*8) + 2;
[; ;pic18f4450.h: 7787: extern volatile __bit LVDEN @ (((unsigned) &HLVDCON)*8) + 4;
[; ;pic18f4450.h: 7789: extern volatile __bit LVDIE @ (((unsigned) &PIE2)*8) + 2;
[; ;pic18f4450.h: 7791: extern volatile __bit LVDIF @ (((unsigned) &PIR2)*8) + 2;
[; ;pic18f4450.h: 7793: extern volatile __bit LVDIN @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f4450.h: 7795: extern volatile __bit LVDIP @ (((unsigned) &IPR2)*8) + 2;
[; ;pic18f4450.h: 7797: extern volatile __bit LVDL0 @ (((unsigned) &HLVDCON)*8) + 0;
[; ;pic18f4450.h: 7799: extern volatile __bit LVDL1 @ (((unsigned) &HLVDCON)*8) + 1;
[; ;pic18f4450.h: 7801: extern volatile __bit LVDL2 @ (((unsigned) &HLVDCON)*8) + 2;
[; ;pic18f4450.h: 7803: extern volatile __bit LVDL3 @ (((unsigned) &HLVDCON)*8) + 3;
[; ;pic18f4450.h: 7805: extern volatile __bit LVV0 @ (((unsigned) &HLVDCON)*8) + 0;
[; ;pic18f4450.h: 7807: extern volatile __bit LVV1 @ (((unsigned) &HLVDCON)*8) + 1;
[; ;pic18f4450.h: 7809: extern volatile __bit LVV2 @ (((unsigned) &HLVDCON)*8) + 2;
[; ;pic18f4450.h: 7811: extern volatile __bit LVV3 @ (((unsigned) &HLVDCON)*8) + 3;
[; ;pic18f4450.h: 7813: extern volatile __bit NEGATIVE @ (((unsigned) &STATUS)*8) + 4;
[; ;pic18f4450.h: 7815: extern volatile __bit NOT_BOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f4450.h: 7817: extern volatile __bit NOT_DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f4450.h: 7819: extern volatile __bit NOT_IPEN @ (((unsigned) &RCON)*8) + 7;
[; ;pic18f4450.h: 7821: extern volatile __bit NOT_PD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f4450.h: 7823: extern volatile __bit NOT_POR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f4450.h: 7825: extern volatile __bit NOT_RBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f4450.h: 7827: extern volatile __bit NOT_RI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f4450.h: 7829: extern volatile __bit NOT_T1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f4450.h: 7831: extern volatile __bit NOT_TO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f4450.h: 7833: extern volatile __bit NOT_UOE @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f4450.h: 7835: extern volatile __bit OERR @ (((unsigned) &RCSTA)*8) + 1;
[; ;pic18f4450.h: 7837: extern volatile __bit OSC2 @ (((unsigned) &PORTA)*8) + 6;
[; ;pic18f4450.h: 7839: extern volatile __bit OSCFIE @ (((unsigned) &PIE2)*8) + 7;
[; ;pic18f4450.h: 7841: extern volatile __bit OSCFIF @ (((unsigned) &PIR2)*8) + 7;
[; ;pic18f4450.h: 7843: extern volatile __bit OSCFIP @ (((unsigned) &IPR2)*8) + 7;
[; ;pic18f4450.h: 7845: extern volatile __bit OSTS @ (((unsigned) &OSCCON)*8) + 3;
[; ;pic18f4450.h: 7847: extern volatile __bit OV @ (((unsigned) &STATUS)*8) + 3;
[; ;pic18f4450.h: 7849: extern volatile __bit OVERFLOW @ (((unsigned) &STATUS)*8) + 3;
[; ;pic18f4450.h: 7851: extern volatile __bit P1A @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f4450.h: 7853: extern volatile __bit PA1 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f4450.h: 7855: extern volatile __bit PA2 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f4450.h: 7857: extern volatile __bit PB2 @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f4450.h: 7859: extern volatile __bit PC2 @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f4450.h: 7861: extern volatile __bit PC3E @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f4450.h: 7863: extern volatile __bit PCFG0 @ (((unsigned) &ADCON1)*8) + 0;
[; ;pic18f4450.h: 7865: extern volatile __bit PCFG1 @ (((unsigned) &ADCON1)*8) + 1;
[; ;pic18f4450.h: 7867: extern volatile __bit PCFG2 @ (((unsigned) &ADCON1)*8) + 2;
[; ;pic18f4450.h: 7869: extern volatile __bit PCFG3 @ (((unsigned) &ADCON1)*8) + 3;
[; ;pic18f4450.h: 7871: extern volatile __bit PD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f4450.h: 7873: extern volatile __bit PD2 @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f4450.h: 7875: extern volatile __bit PEIE @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f4450.h: 7877: extern volatile __bit PEIE_GIEL @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f4450.h: 7879: extern volatile __bit PGC @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f4450.h: 7881: extern volatile __bit PGD @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f4450.h: 7883: extern volatile __bit PGM @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f4450.h: 7885: extern volatile __bit PIDEE @ (((unsigned) &UEIE)*8) + 0;
[; ;pic18f4450.h: 7887: extern volatile __bit PIDEF @ (((unsigned) &UEIR)*8) + 0;
[; ;pic18f4450.h: 7889: extern volatile __bit PKTDIS @ (((unsigned) &UCON)*8) + 4;
[; ;pic18f4450.h: 7891: extern volatile __bit POR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f4450.h: 7893: extern volatile __bit PPB0 @ (((unsigned) &UCFG)*8) + 0;
[; ;pic18f4450.h: 7895: extern volatile __bit PPB1 @ (((unsigned) &UCFG)*8) + 1;
[; ;pic18f4450.h: 7897: extern volatile __bit PPBI @ (((unsigned) &USTAT)*8) + 1;
[; ;pic18f4450.h: 7899: extern volatile __bit PPBRST @ (((unsigned) &UCON)*8) + 6;
[; ;pic18f4450.h: 7901: extern volatile __bit PSA @ (((unsigned) &T0CON)*8) + 3;
[; ;pic18f4450.h: 7903: extern volatile __bit __attribute__((__deprecated__)) RA0 @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f4450.h: 7905: extern volatile __bit __attribute__((__deprecated__)) RA1 @ (((unsigned) &PORTA)*8) + 1;
[; ;pic18f4450.h: 7907: extern volatile __bit __attribute__((__deprecated__)) RA2 @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f4450.h: 7909: extern volatile __bit __attribute__((__deprecated__)) RA3 @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f4450.h: 7911: extern volatile __bit __attribute__((__deprecated__)) RA4 @ (((unsigned) &PORTA)*8) + 4;
[; ;pic18f4450.h: 7913: extern volatile __bit __attribute__((__deprecated__)) RA5 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f4450.h: 7915: extern volatile __bit __attribute__((__deprecated__)) RA6 @ (((unsigned) &PORTA)*8) + 6;
[; ;pic18f4450.h: 7917: extern volatile __bit __attribute__((__deprecated__)) RB0 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f4450.h: 7919: extern volatile __bit __attribute__((__deprecated__)) RB1 @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f4450.h: 7921: extern volatile __bit __attribute__((__deprecated__)) RB2 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f4450.h: 7923: extern volatile __bit __attribute__((__deprecated__)) RB3 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f4450.h: 7925: extern volatile __bit __attribute__((__deprecated__)) RB4 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18f4450.h: 7927: extern volatile __bit __attribute__((__deprecated__)) RB5 @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f4450.h: 7929: extern volatile __bit __attribute__((__deprecated__)) RB6 @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f4450.h: 7931: extern volatile __bit __attribute__((__deprecated__)) RB7 @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f4450.h: 7933: extern volatile __bit RBIE @ (((unsigned) &INTCON)*8) + 3;
[; ;pic18f4450.h: 7935: extern volatile __bit RBIF @ (((unsigned) &INTCON)*8) + 0;
[; ;pic18f4450.h: 7937: extern volatile __bit RBIP @ (((unsigned) &INTCON2)*8) + 0;
[; ;pic18f4450.h: 7939: extern volatile __bit RBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f4450.h: 7941: extern volatile __bit __attribute__((__deprecated__)) RC0 @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f4450.h: 7943: extern volatile __bit __attribute__((__deprecated__)) RC1 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f4450.h: 7945: extern volatile __bit RC1IE @ (((unsigned) &PIE1)*8) + 5;
[; ;pic18f4450.h: 7947: extern volatile __bit RC1IF @ (((unsigned) &PIR1)*8) + 5;
[; ;pic18f4450.h: 7949: extern volatile __bit RC1IP @ (((unsigned) &IPR1)*8) + 5;
[; ;pic18f4450.h: 7951: extern volatile __bit __attribute__((__deprecated__)) RC2 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f4450.h: 7953: extern volatile __bit RC4 @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f4450.h: 7955: extern volatile __bit RC5 @ (((unsigned) &PORTC)*8) + 5;
[; ;pic18f4450.h: 7957: extern volatile __bit __attribute__((__deprecated__)) RC6 @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f4450.h: 7959: extern volatile __bit __attribute__((__deprecated__)) RC7 @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f4450.h: 7961: extern volatile __bit RC8_9 @ (((unsigned) &RCSTA)*8) + 6;
[; ;pic18f4450.h: 7963: extern volatile __bit RC9 @ (((unsigned) &RCSTA)*8) + 6;
[; ;pic18f4450.h: 7965: extern volatile __bit RCD8 @ (((unsigned) &RCSTA)*8) + 0;
[; ;pic18f4450.h: 7967: extern volatile __bit RCIDL @ (((unsigned) &BAUDCON)*8) + 6;
[; ;pic18f4450.h: 7969: extern volatile __bit RCIE @ (((unsigned) &PIE1)*8) + 5;
[; ;pic18f4450.h: 7971: extern volatile __bit RCIF @ (((unsigned) &PIR1)*8) + 5;
[; ;pic18f4450.h: 7973: extern volatile __bit RCIP @ (((unsigned) &IPR1)*8) + 5;
[; ;pic18f4450.h: 7975: extern volatile __bit RCMT @ (((unsigned) &BAUDCON)*8) + 6;
[; ;pic18f4450.h: 7977: extern volatile __bit RCV @ (((unsigned) &PORTA)*8) + 4;
[; ;pic18f4450.h: 7979: extern volatile __bit __attribute__((__deprecated__)) RD0 @ (((unsigned) &PORTD)*8) + 0;
[; ;pic18f4450.h: 7981: extern volatile __bit __attribute__((__deprecated__)) RD1 @ (((unsigned) &PORTD)*8) + 1;
[; ;pic18f4450.h: 7983: extern volatile __bit RD16 @ (((unsigned) &T1CON)*8) + 7;
[; ;pic18f4450.h: 7985: extern volatile __bit __attribute__((__deprecated__)) RD2 @ (((unsigned) &PORTD)*8) + 2;
[; ;pic18f4450.h: 7987: extern volatile __bit __attribute__((__deprecated__)) RD3 @ (((unsigned) &PORTD)*8) + 3;
[; ;pic18f4450.h: 7989: extern volatile __bit __attribute__((__deprecated__)) RD4 @ (((unsigned) &PORTD)*8) + 4;
[; ;pic18f4450.h: 7991: extern volatile __bit __attribute__((__deprecated__)) RD5 @ (((unsigned) &PORTD)*8) + 5;
[; ;pic18f4450.h: 7993: extern volatile __bit __attribute__((__deprecated__)) RD6 @ (((unsigned) &PORTD)*8) + 6;
[; ;pic18f4450.h: 7995: extern volatile __bit __attribute__((__deprecated__)) RD7 @ (((unsigned) &PORTD)*8) + 7;
[; ;pic18f4450.h: 7997: extern volatile __bit RDE @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f4450.h: 7999: extern volatile __bit __attribute__((__deprecated__)) RE0 @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f4450.h: 8001: extern volatile __bit __attribute__((__deprecated__)) RE1 @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f4450.h: 8003: extern volatile __bit __attribute__((__deprecated__)) RE2 @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f4450.h: 8005: extern volatile __bit RE3 @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f4450.h: 8007: extern volatile __bit RESUME @ (((unsigned) &UCON)*8) + 2;
[; ;pic18f4450.h: 8009: extern volatile __bit RI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f4450.h: 8011: extern volatile __bit RX @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f4450.h: 8013: extern volatile __bit RX9 @ (((unsigned) &RCSTA)*8) + 6;
[; ;pic18f4450.h: 8015: extern volatile __bit RX9D @ (((unsigned) &RCSTA)*8) + 0;
[; ;pic18f4450.h: 8017: extern volatile __bit RXCKP @ (((unsigned) &BAUDCON)*8) + 5;
[; ;pic18f4450.h: 8019: extern volatile __bit RXDTP @ (((unsigned) &BAUDCON)*8) + 5;
[; ;pic18f4450.h: 8021: extern volatile __bit SBOREN @ (((unsigned) &RCON)*8) + 6;
[; ;pic18f4450.h: 8023: extern volatile __bit SCKP @ (((unsigned) &BAUDCON)*8) + 4;
[; ;pic18f4450.h: 8025: extern volatile __bit SCS0 @ (((unsigned) &OSCCON)*8) + 0;
[; ;pic18f4450.h: 8027: extern volatile __bit SCS1 @ (((unsigned) &OSCCON)*8) + 1;
[; ;pic18f4450.h: 8029: extern volatile __bit SE0 @ (((unsigned) &UCON)*8) + 5;
[; ;pic18f4450.h: 8031: extern volatile __bit SENDB @ (((unsigned) &TXSTA)*8) + 3;
[; ;pic18f4450.h: 8033: extern volatile __bit SENDB1 @ (((unsigned) &TXSTA)*8) + 3;
[; ;pic18f4450.h: 8035: extern volatile __bit SOFIE @ (((unsigned) &UIE)*8) + 6;
[; ;pic18f4450.h: 8037: extern volatile __bit SOFIF @ (((unsigned) &UIR)*8) + 6;
[; ;pic18f4450.h: 8039: extern volatile __bit SOSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic18f4450.h: 8041: extern volatile __bit SPEN @ (((unsigned) &RCSTA)*8) + 7;
[; ;pic18f4450.h: 8043: extern volatile __bit SREN @ (((unsigned) &RCSTA)*8) + 5;
[; ;pic18f4450.h: 8045: extern volatile __bit SRENA @ (((unsigned) &RCSTA)*8) + 5;
[; ;pic18f4450.h: 8047: extern volatile __bit SS2 @ (((unsigned) &PORTD)*8) + 7;
[; ;pic18f4450.h: 8049: extern volatile __bit STALLIE @ (((unsigned) &UIE)*8) + 5;
[; ;pic18f4450.h: 8051: extern volatile __bit STALLIF @ (((unsigned) &UIR)*8) + 5;
[; ;pic18f4450.h: 8053: extern volatile __bit STKFUL @ (((unsigned) &STKPTR)*8) + 7;
[; ;pic18f4450.h: 8055: extern volatile __bit STKOVF @ (((unsigned) &STKPTR)*8) + 7;
[; ;pic18f4450.h: 8057: extern volatile __bit STKPTR0 @ (((unsigned) &STKPTR)*8) + 0;
[; ;pic18f4450.h: 8059: extern volatile __bit STKPTR1 @ (((unsigned) &STKPTR)*8) + 1;
[; ;pic18f4450.h: 8061: extern volatile __bit STKPTR2 @ (((unsigned) &STKPTR)*8) + 2;
[; ;pic18f4450.h: 8063: extern volatile __bit STKPTR3 @ (((unsigned) &STKPTR)*8) + 3;
[; ;pic18f4450.h: 8065: extern volatile __bit STKPTR4 @ (((unsigned) &STKPTR)*8) + 4;
[; ;pic18f4450.h: 8067: extern volatile __bit STKUNF @ (((unsigned) &STKPTR)*8) + 6;
[; ;pic18f4450.h: 8069: extern volatile __bit SUSPND @ (((unsigned) &UCON)*8) + 1;
[; ;pic18f4450.h: 8071: extern volatile __bit SWDTE @ (((unsigned) &WDTCON)*8) + 0;
[; ;pic18f4450.h: 8073: extern volatile __bit SWDTEN @ (((unsigned) &WDTCON)*8) + 0;
[; ;pic18f4450.h: 8075: extern volatile __bit SYNC @ (((unsigned) &TXSTA)*8) + 4;
[; ;pic18f4450.h: 8077: extern volatile __bit SYNC1 @ (((unsigned) &TXSTA)*8) + 4;
[; ;pic18f4450.h: 8079: extern volatile __bit T08BIT @ (((unsigned) &T0CON)*8) + 6;
[; ;pic18f4450.h: 8081: extern volatile __bit T0CKI @ (((unsigned) &PORTA)*8) + 4;
[; ;pic18f4450.h: 8083: extern volatile __bit T0CS @ (((unsigned) &T0CON)*8) + 5;
[; ;pic18f4450.h: 8085: extern volatile __bit T0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic18f4450.h: 8087: extern volatile __bit T0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic18f4450.h: 8089: extern volatile __bit T0IP @ (((unsigned) &INTCON2)*8) + 2;
[; ;pic18f4450.h: 8091: extern volatile __bit T0PS0 @ (((unsigned) &T0CON)*8) + 0;
[; ;pic18f4450.h: 8093: extern volatile __bit T0PS1 @ (((unsigned) &T0CON)*8) + 1;
[; ;pic18f4450.h: 8095: extern volatile __bit T0PS2 @ (((unsigned) &T0CON)*8) + 2;
[; ;pic18f4450.h: 8097: extern volatile __bit T0SE @ (((unsigned) &T0CON)*8) + 4;
[; ;pic18f4450.h: 8099: extern volatile __bit T1CKI @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f4450.h: 8101: extern volatile __bit T1CKPS0 @ (((unsigned) &T1CON)*8) + 4;
[; ;pic18f4450.h: 8103: extern volatile __bit T1CKPS1 @ (((unsigned) &T1CON)*8) + 5;
[; ;pic18f4450.h: 8105: extern volatile __bit T1OSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic18f4450.h: 8107: extern volatile __bit T1OSI @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f4450.h: 8109: extern volatile __bit T1OSO @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f4450.h: 8111: extern volatile __bit T1RD16 @ (((unsigned) &T1CON)*8) + 7;
[; ;pic18f4450.h: 8113: extern volatile __bit T1RUN @ (((unsigned) &T1CON)*8) + 6;
[; ;pic18f4450.h: 8115: extern volatile __bit T1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f4450.h: 8117: extern volatile __bit T2CKPS0 @ (((unsigned) &T2CON)*8) + 0;
[; ;pic18f4450.h: 8119: extern volatile __bit T2CKPS1 @ (((unsigned) &T2CON)*8) + 1;
[; ;pic18f4450.h: 8121: extern volatile __bit T2OUTPS0 @ (((unsigned) &T2CON)*8) + 3;
[; ;pic18f4450.h: 8123: extern volatile __bit T2OUTPS1 @ (((unsigned) &T2CON)*8) + 4;
[; ;pic18f4450.h: 8125: extern volatile __bit T2OUTPS2 @ (((unsigned) &T2CON)*8) + 5;
[; ;pic18f4450.h: 8127: extern volatile __bit T2OUTPS3 @ (((unsigned) &T2CON)*8) + 6;
[; ;pic18f4450.h: 8129: extern volatile __bit TMR0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic18f4450.h: 8131: extern volatile __bit TMR0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic18f4450.h: 8133: extern volatile __bit TMR0IP @ (((unsigned) &INTCON2)*8) + 2;
[; ;pic18f4450.h: 8135: extern volatile __bit TMR0ON @ (((unsigned) &T0CON)*8) + 7;
[; ;pic18f4450.h: 8137: extern volatile __bit TMR1CS @ (((unsigned) &T1CON)*8) + 1;
[; ;pic18f4450.h: 8139: extern volatile __bit TMR1IE @ (((unsigned) &PIE1)*8) + 0;
[; ;pic18f4450.h: 8141: extern volatile __bit TMR1IF @ (((unsigned) &PIR1)*8) + 0;
[; ;pic18f4450.h: 8143: extern volatile __bit TMR1IP @ (((unsigned) &IPR1)*8) + 0;
[; ;pic18f4450.h: 8145: extern volatile __bit TMR1ON @ (((unsigned) &T1CON)*8) + 0;
[; ;pic18f4450.h: 8147: extern volatile __bit TMR2IE @ (((unsigned) &PIE1)*8) + 1;
[; ;pic18f4450.h: 8149: extern volatile __bit TMR2IF @ (((unsigned) &PIR1)*8) + 1;
[; ;pic18f4450.h: 8151: extern volatile __bit TMR2IP @ (((unsigned) &IPR1)*8) + 1;
[; ;pic18f4450.h: 8153: extern volatile __bit TMR2ON @ (((unsigned) &T2CON)*8) + 2;
[; ;pic18f4450.h: 8155: extern volatile __bit TO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f4450.h: 8157: extern volatile __bit TRISA0 @ (((unsigned) &TRISA)*8) + 0;
[; ;pic18f4450.h: 8159: extern volatile __bit TRISA1 @ (((unsigned) &TRISA)*8) + 1;
[; ;pic18f4450.h: 8161: extern volatile __bit TRISA2 @ (((unsigned) &TRISA)*8) + 2;
[; ;pic18f4450.h: 8163: extern volatile __bit TRISA3 @ (((unsigned) &TRISA)*8) + 3;
[; ;pic18f4450.h: 8165: extern volatile __bit TRISA4 @ (((unsigned) &TRISA)*8) + 4;
[; ;pic18f4450.h: 8167: extern volatile __bit TRISA5 @ (((unsigned) &TRISA)*8) + 5;
[; ;pic18f4450.h: 8169: extern volatile __bit TRISA6 @ (((unsigned) &TRISA)*8) + 6;
[; ;pic18f4450.h: 8171: extern volatile __bit TRISB0 @ (((unsigned) &TRISB)*8) + 0;
[; ;pic18f4450.h: 8173: extern volatile __bit TRISB1 @ (((unsigned) &TRISB)*8) + 1;
[; ;pic18f4450.h: 8175: extern volatile __bit TRISB2 @ (((unsigned) &TRISB)*8) + 2;
[; ;pic18f4450.h: 8177: extern volatile __bit TRISB3 @ (((unsigned) &TRISB)*8) + 3;
[; ;pic18f4450.h: 8179: extern volatile __bit TRISB4 @ (((unsigned) &TRISB)*8) + 4;
[; ;pic18f4450.h: 8181: extern volatile __bit TRISB5 @ (((unsigned) &TRISB)*8) + 5;
[; ;pic18f4450.h: 8183: extern volatile __bit TRISB6 @ (((unsigned) &TRISB)*8) + 6;
[; ;pic18f4450.h: 8185: extern volatile __bit TRISB7 @ (((unsigned) &TRISB)*8) + 7;
[; ;pic18f4450.h: 8187: extern volatile __bit TRISC0 @ (((unsigned) &TRISC)*8) + 0;
[; ;pic18f4450.h: 8189: extern volatile __bit TRISC1 @ (((unsigned) &TRISC)*8) + 1;
[; ;pic18f4450.h: 8191: extern volatile __bit TRISC2 @ (((unsigned) &TRISC)*8) + 2;
[; ;pic18f4450.h: 8193: extern volatile __bit TRISC6 @ (((unsigned) &TRISC)*8) + 6;
[; ;pic18f4450.h: 8195: extern volatile __bit TRISC7 @ (((unsigned) &TRISC)*8) + 7;
[; ;pic18f4450.h: 8197: extern volatile __bit TRISD0 @ (((unsigned) &TRISD)*8) + 0;
[; ;pic18f4450.h: 8199: extern volatile __bit TRISD1 @ (((unsigned) &TRISD)*8) + 1;
[; ;pic18f4450.h: 8201: extern volatile __bit TRISD2 @ (((unsigned) &TRISD)*8) + 2;
[; ;pic18f4450.h: 8203: extern volatile __bit TRISD3 @ (((unsigned) &TRISD)*8) + 3;
[; ;pic18f4450.h: 8205: extern volatile __bit TRISD4 @ (((unsigned) &TRISD)*8) + 4;
[; ;pic18f4450.h: 8207: extern volatile __bit TRISD5 @ (((unsigned) &TRISD)*8) + 5;
[; ;pic18f4450.h: 8209: extern volatile __bit TRISD6 @ (((unsigned) &TRISD)*8) + 6;
[; ;pic18f4450.h: 8211: extern volatile __bit TRISD7 @ (((unsigned) &TRISD)*8) + 7;
[; ;pic18f4450.h: 8213: extern volatile __bit TRISE0 @ (((unsigned) &TRISE)*8) + 0;
[; ;pic18f4450.h: 8215: extern volatile __bit TRISE1 @ (((unsigned) &TRISE)*8) + 1;
[; ;pic18f4450.h: 8217: extern volatile __bit TRISE2 @ (((unsigned) &TRISE)*8) + 2;
[; ;pic18f4450.h: 8219: extern volatile __bit TRMT @ (((unsigned) &TXSTA)*8) + 1;
[; ;pic18f4450.h: 8221: extern volatile __bit TRMT1 @ (((unsigned) &TXSTA)*8) + 1;
[; ;pic18f4450.h: 8223: extern volatile __bit TRNIE @ (((unsigned) &UIE)*8) + 3;
[; ;pic18f4450.h: 8225: extern volatile __bit TRNIF @ (((unsigned) &UIR)*8) + 3;
[; ;pic18f4450.h: 8227: extern volatile __bit TX @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f4450.h: 8229: extern volatile __bit TX1IE @ (((unsigned) &PIE1)*8) + 4;
[; ;pic18f4450.h: 8231: extern volatile __bit TX1IF @ (((unsigned) &PIR1)*8) + 4;
[; ;pic18f4450.h: 8233: extern volatile __bit TX1IP @ (((unsigned) &IPR1)*8) + 4;
[; ;pic18f4450.h: 8235: extern volatile __bit TX8_9 @ (((unsigned) &TXSTA)*8) + 6;
[; ;pic18f4450.h: 8237: extern volatile __bit TX9 @ (((unsigned) &TXSTA)*8) + 6;
[; ;pic18f4450.h: 8239: extern volatile __bit TX91 @ (((unsigned) &TXSTA)*8) + 6;
[; ;pic18f4450.h: 8241: extern volatile __bit TX9D @ (((unsigned) &TXSTA)*8) + 0;
[; ;pic18f4450.h: 8243: extern volatile __bit TX9D1 @ (((unsigned) &TXSTA)*8) + 0;
[; ;pic18f4450.h: 8245: extern volatile __bit TXCKP @ (((unsigned) &BAUDCON)*8) + 4;
[; ;pic18f4450.h: 8247: extern volatile __bit TXD8 @ (((unsigned) &TXSTA)*8) + 0;
[; ;pic18f4450.h: 8249: extern volatile __bit TXEN @ (((unsigned) &TXSTA)*8) + 5;
[; ;pic18f4450.h: 8251: extern volatile __bit TXEN1 @ (((unsigned) &TXSTA)*8) + 5;
[; ;pic18f4450.h: 8253: extern volatile __bit TXIE @ (((unsigned) &PIE1)*8) + 4;
[; ;pic18f4450.h: 8255: extern volatile __bit TXIF @ (((unsigned) &PIR1)*8) + 4;
[; ;pic18f4450.h: 8257: extern volatile __bit TXIP @ (((unsigned) &IPR1)*8) + 4;
[; ;pic18f4450.h: 8259: extern volatile __bit UERRIE @ (((unsigned) &UIE)*8) + 1;
[; ;pic18f4450.h: 8261: extern volatile __bit UERRIF @ (((unsigned) &UIR)*8) + 1;
[; ;pic18f4450.h: 8263: extern volatile __bit ULPWUIN @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f4450.h: 8265: extern volatile __bit UOE @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f4450.h: 8267: extern volatile __bit UOEMON @ (((unsigned) &UCFG)*8) + 6;
[; ;pic18f4450.h: 8269: extern volatile __bit UPP0 @ (((unsigned) &UCFG)*8) + 0;
[; ;pic18f4450.h: 8271: extern volatile __bit UPP1 @ (((unsigned) &UCFG)*8) + 1;
[; ;pic18f4450.h: 8273: extern volatile __bit UPUEN @ (((unsigned) &UCFG)*8) + 4;
[; ;pic18f4450.h: 8275: extern volatile __bit URSTIE @ (((unsigned) &UIE)*8) + 0;
[; ;pic18f4450.h: 8277: extern volatile __bit URSTIF @ (((unsigned) &UIR)*8) + 0;
[; ;pic18f4450.h: 8279: extern volatile __bit USBEN @ (((unsigned) &UCON)*8) + 3;
[; ;pic18f4450.h: 8281: extern volatile __bit USBIE @ (((unsigned) &PIE2)*8) + 5;
[; ;pic18f4450.h: 8283: extern volatile __bit USBIF @ (((unsigned) &PIR2)*8) + 5;
[; ;pic18f4450.h: 8285: extern volatile __bit USBIP @ (((unsigned) &IPR2)*8) + 5;
[; ;pic18f4450.h: 8287: extern volatile __bit UTEYE @ (((unsigned) &UCFG)*8) + 7;
[; ;pic18f4450.h: 8289: extern volatile __bit UTRDIS @ (((unsigned) &UCFG)*8) + 3;
[; ;pic18f4450.h: 8291: extern volatile __bit VCFG0 @ (((unsigned) &ADCON1)*8) + 4;
[; ;pic18f4450.h: 8293: extern volatile __bit VCFG01 @ (((unsigned) &ADCON1)*8) + 4;
[; ;pic18f4450.h: 8295: extern volatile __bit VCFG1 @ (((unsigned) &ADCON1)*8) + 5;
[; ;pic18f4450.h: 8297: extern volatile __bit VCFG11 @ (((unsigned) &ADCON1)*8) + 5;
[; ;pic18f4450.h: 8299: extern volatile __bit VDIRMAG @ (((unsigned) &HLVDCON)*8) + 7;
[; ;pic18f4450.h: 8301: extern volatile __bit VMO @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f4450.h: 8303: extern volatile __bit VPO @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f4450.h: 8305: extern volatile __bit VREFM @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f4450.h: 8307: extern volatile __bit VREFP @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f4450.h: 8309: extern volatile __bit W4E @ (((unsigned) &BAUDCON)*8) + 1;
[; ;pic18f4450.h: 8311: extern volatile __bit WAIT0 @ (((unsigned) &PR2)*8) + 4;
[; ;pic18f4450.h: 8313: extern volatile __bit WAIT1 @ (((unsigned) &PR2)*8) + 5;
[; ;pic18f4450.h: 8315: extern volatile __bit WM0 @ (((unsigned) &PR2)*8) + 0;
[; ;pic18f4450.h: 8317: extern volatile __bit WM1 @ (((unsigned) &PR2)*8) + 1;
[; ;pic18f4450.h: 8319: extern volatile __bit WR @ (((unsigned) &EECON1)*8) + 1;
[; ;pic18f4450.h: 8321: extern volatile __bit WRE @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f4450.h: 8323: extern volatile __bit WREN @ (((unsigned) &EECON1)*8) + 2;
[; ;pic18f4450.h: 8325: extern volatile __bit WRERR @ (((unsigned) &EECON1)*8) + 3;
[; ;pic18f4450.h: 8327: extern volatile __bit WUE @ (((unsigned) &BAUDCON)*8) + 1;
[; ;pic18f4450.h: 8329: extern volatile __bit ZERO @ (((unsigned) &STATUS)*8) + 2;
[; ;pic18f4450.h: 8331: extern volatile __bit nBOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f4450.h: 8333: extern volatile __bit nDONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f4450.h: 8335: extern volatile __bit nIPEN @ (((unsigned) &RCON)*8) + 7;
[; ;pic18f4450.h: 8337: extern volatile __bit nPD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f4450.h: 8339: extern volatile __bit nPOR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f4450.h: 8341: extern volatile __bit nRBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f4450.h: 8343: extern volatile __bit nRI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f4450.h: 8345: extern volatile __bit nT1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f4450.h: 8347: extern volatile __bit nTO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f4450.h: 8349: extern volatile __bit nUOE @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18.h: 18: __attribute__((__unsupported__("The " "flash_write" " routine is no longer supported. Please use the MPLAB X MCC."))) void flash_write(const unsigned char *, unsigned int, __far unsigned char *);
[; ;pic18.h: 19: __attribute__((__unsupported__("The " "EraseFlash" " routine is no longer supported. Please use the MPLAB X MCC."))) void EraseFlash(unsigned long startaddr, unsigned long endaddr);
[; ;pic18.h: 43: extern void __nop(void);
[; ;pic18.h: 135: __attribute__((__unsupported__("The " "Read_b_eep" " routine is no longer supported. Please use the MPLAB X MCC."))) unsigned char Read_b_eep(unsigned int badd);
[; ;pic18.h: 136: __attribute__((__unsupported__("The " "Busy_eep" " routine is no longer supported. Please use the MPLAB X MCC."))) void Busy_eep(void);
[; ;pic18.h: 137: __attribute__((__unsupported__("The " "Write_b_eep" " routine is no longer supported. Please use the MPLAB X MCC."))) void Write_b_eep(unsigned int badd, unsigned char bdat);
[; ;pic18.h: 161: extern __nonreentrant void _delay(unsigned long);
[; ;pic18.h: 163: extern __nonreentrant void _delaywdt(unsigned long);
[; ;pic18.h: 165: extern __nonreentrant void _delay3(unsigned char);
"10 main.c
[p x PBADEN=OFF ]
"14
[v _x `i ~T0 @X0 1 e ]
[i _x
-> 0 `i
]
[; ;main.c: 14: int x = 0;
"16
[v _display `Cuc ~T0 @X0 -> 10 `i e ]
[i _display
:U ..
"17
-> -> 63 `i `uc
"18
-> -> 6 `i `uc
"19
-> -> 91 `i `uc
"20
-> -> 79 `i `uc
"21
-> -> 102 `i `uc
"22
-> -> 109 `i `uc
"23
-> -> 125 `i `uc
"24
-> -> 7 `i `uc
"25
-> -> 127 `i `uc
"26
-> -> 111 `i `uc
..
]
[; ;main.c: 16: char const display[10] = {
[; ;main.c: 17: 0x3F,
[; ;main.c: 18: 0x06,
[; ;main.c: 19: 0x5B,
[; ;main.c: 20: 0x4F,
[; ;main.c: 21: 0x66,
[; ;main.c: 22: 0x6D,
[; ;main.c: 23: 0x7D,
[; ;main.c: 24: 0x07,
[; ;main.c: 25: 0x7F,
[; ;main.c: 26: 0x6F,
[; ;main.c: 27: };
[v F3076 `(v ~T0 @X0 1 tf ]
"29
[v _pic_isr `ILF3076 ~T0 @X0 1 e ]
{
[; ;main.c: 29: void interrupt low_priority pic_isr(void){
[e :U _pic_isr ]
[f ]
[; ;main.c: 30: if(TMR0IF){
"30
[e $ ! _TMR0IF 298  ]
{
[; ;main.c: 31: TMR0 = 0;
"31
[e = _TMR0 -> -> 0 `i `us ]
[; ;main.c: 32: INTCONbits.TMR0IF = 0;
"32
[e = . . _INTCONbits 0 2 -> -> 0 `i `uc ]
[; ;main.c: 33: if(x < 10){
"33
[e $ ! < _x -> 10 `i 299  ]
{
[; ;main.c: 34: PORTB = display[x];
"34
[e = _PORTB *U + &U _display * -> -> _x `ui `ux -> -> # *U &U _display `ui `ux ]
[; ;main.c: 35: x++;
"35
[e ++ _x -> 1 `i ]
[; ;main.c: 36: if(x == 10) x = 0;
"36
[e $ ! == _x -> 10 `i 300  ]
[e = _x -> 0 `i ]
[e :U 300 ]
"38
}
[e :U 299 ]
"39
}
[e :U 298 ]
[; ;main.c: 38: }
[; ;main.c: 39: }
[; ;main.c: 40: }
"40
[e :UE 297 ]
}
"43
[v _main `(v ~T0 @X0 1 ef ]
{
[; ;main.c: 43: void main(void){
[e :U _main ]
[f ]
[; ;main.c: 44: T0CONbits.TMR0ON = 0;
"44
[e = . . _T0CONbits 0 5 -> -> 0 `i `uc ]
[; ;main.c: 45: INTCONbits.TMR0IE = 1;
"45
[e = . . _INTCONbits 0 5 -> -> 1 `i `uc ]
[; ;main.c: 47: INTCONbits.TMR0IF = 0;
"47
[e = . . _INTCONbits 0 2 -> -> 0 `i `uc ]
[; ;main.c: 49: T0CONbits.T08BIT = 0;
"49
[e = . . _T0CONbits 0 4 -> -> 0 `i `uc ]
[; ;main.c: 50: T0CONbits.PSA = 0;
"50
[e = . . _T0CONbits 0 1 -> -> 0 `i `uc ]
[; ;main.c: 51: T0CONbits.T0PS0 = 1;
"51
[e = . . _T0CONbits 1 0 -> -> 1 `i `uc ]
[; ;main.c: 52: T0CONbits.T0PS1 = 1;
"52
[e = . . _T0CONbits 1 1 -> -> 1 `i `uc ]
[; ;main.c: 53: T0CONbits.T0PS2 = 0;
"53
[e = . . _T0CONbits 1 2 -> -> 0 `i `uc ]
[; ;main.c: 55: T0CONbits.T0CS = 0;
"55
[e = . . _T0CONbits 0 3 -> -> 0 `i `uc ]
[; ;main.c: 56: TMR0 = 0;
"56
[e = _TMR0 -> -> 0 `i `us ]
[; ;main.c: 58: T0CONbits.TMR0ON = 1;
"58
[e = . . _T0CONbits 0 5 -> -> 1 `i `uc ]
[; ;main.c: 60: INTCONbits.GIEH = 1;
"60
[e = . . _INTCONbits 2 2 -> -> 1 `i `uc ]
[; ;main.c: 61: INTCONbits.GIEL = 1;
"61
[e = . . _INTCONbits 2 1 -> -> 1 `i `uc ]
[; ;main.c: 67: ADCON1 = 0x0F;
"67
[e = _ADCON1 -> -> 15 `i `uc ]
[; ;main.c: 68: TRISB = 0x00;
"68
[e = _TRISB -> -> 0 `i `uc ]
[; ;main.c: 70: while(1){
"70
[e :U 303 ]
{
"72
}
[e :U 302 ]
"70
[e $U 303  ]
[e :U 304 ]
[; ;main.c: 72: }
[; ;main.c: 73: return;
"73
[e $UE 301  ]
[; ;main.c: 74: }
"74
[e :UE 301 ]
}
