

================================================================
== Vivado HLS Report for 'add'
================================================================
* Date:           Mon Mar 23 14:48:20 2020

* Version:        2016.3 (Build 1682563 on Mon Oct 10 19:41:59 MDT 2016)
* Project:        adder
* Solution:       adder_perph
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.08|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1008|  1008|  1009|  1009|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  1006|  1006|         8|          1|          1|  1000|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 10
* Pipeline: 1
  Pipeline-0: II = 1, D = 8, States = { 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	10  / (exitcond)
	3  / (!exitcond)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	2  / true
10 --> 
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: StgValue_11 (16)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %inStream_V_data_V), !map !55

ST_1: StgValue_12 (17)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i4* %inStream_V_keep_V), !map !59

ST_1: StgValue_13 (18)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i4* %inStream_V_strb_V), !map !63

ST_1: StgValue_14 (19)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i2* %inStream_V_user_V), !map !67

ST_1: StgValue_15 (20)  [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i1* %inStream_V_last_V), !map !71

ST_1: StgValue_16 (21)  [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i5* %inStream_V_id_V), !map !75

ST_1: StgValue_17 (22)  [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i6* %inStream_V_dest_V), !map !79

ST_1: StgValue_18 (23)  [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(i32* %outStream_V_data_V), !map !83

ST_1: StgValue_19 (24)  [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecBitsMap(i4* %outStream_V_keep_V), !map !87

ST_1: StgValue_20 (25)  [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecBitsMap(i4* %outStream_V_strb_V), !map !91

ST_1: StgValue_21 (26)  [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecBitsMap(i2* %outStream_V_user_V), !map !95

ST_1: StgValue_22 (27)  [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecBitsMap(i1* %outStream_V_last_V), !map !99

ST_1: StgValue_23 (28)  [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecBitsMap(i5* %outStream_V_id_V), !map !103

ST_1: StgValue_24 (29)  [1/1] 0.00ns
:13  call void (...)* @_ssdm_op_SpecBitsMap(i6* %outStream_V_dest_V), !map !107

ST_1: StgValue_25 (30)  [1/1] 0.00ns
:14  call void (...)* @_ssdm_op_SpecBitsMap(i32 %gain), !map !111

ST_1: StgValue_26 (31)  [1/1] 0.00ns
:15  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @add_str) nounwind

ST_1: gain_read (32)  [1/1] 1.00ns
:16  %gain_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %gain)

ST_1: StgValue_28 (33)  [1/1] 0.00ns  loc: add.cpp:10
:17  call void (...)* @_ssdm_op_SpecInterface(i32* %outStream_V_data_V, i4* %outStream_V_keep_V, i4* %outStream_V_strb_V, i2* %outStream_V_user_V, i1* %outStream_V_last_V, i5* %outStream_V_id_V, i6* %outStream_V_dest_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_1: StgValue_29 (34)  [1/1] 0.00ns  loc: add.cpp:11
:18  call void (...)* @_ssdm_op_SpecInterface(i32* %inStream_V_data_V, i4* %inStream_V_keep_V, i4* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_1: StgValue_30 (35)  [1/1] 0.00ns  loc: add.cpp:12
:19  call void (...)* @_ssdm_op_SpecInterface(i32 %gain, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [9 x i8]* @p_str4, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_1: StgValue_31 (36)  [1/1] 0.00ns  loc: add.cpp:13
:20  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [9 x i8]* @p_str4, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_1: StgValue_32 (37)  [1/1] 1.57ns  loc: add.cpp:16
:21  br label %1


 <State 2>: 3.44ns
ST_2: idx (39)  [1/1] 0.00ns
:0  %idx = phi i10 [ 0, %0 ], [ %idx_1, %2 ]

ST_2: exitcond (40)  [1/1] 2.07ns  loc: add.cpp:16
:1  %exitcond = icmp eq i10 %idx, -24

ST_2: idx_1 (41)  [1/1] 1.84ns  loc: add.cpp:16
:2  %idx_1 = add i10 %idx, 1

ST_2: StgValue_36 (42)  [1/1] 0.00ns  loc: add.cpp:16
:3  br i1 %exitcond, label %3, label %2

ST_2: empty_2 (47)  [2/2] 0.00ns  loc: add.cpp:20
:3  %empty_2 = call { i32, i4, i4, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %inStream_V_data_V, i4* %inStream_V_keep_V, i4* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V)


 <State 3>: 6.08ns
ST_3: empty_2 (47)  [1/2] 0.00ns  loc: add.cpp:20
:3  %empty_2 = call { i32, i4, i4, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %inStream_V_data_V, i4* %inStream_V_keep_V, i4* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V)

ST_3: tmp_data_V (48)  [1/1] 0.00ns  loc: add.cpp:20
:4  %tmp_data_V = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_2, 0

ST_3: tmp_keep_V (49)  [1/1] 0.00ns  loc: add.cpp:20
:5  %tmp_keep_V = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_2, 1

ST_3: tmp_strb_V (50)  [1/1] 0.00ns  loc: add.cpp:20
:6  %tmp_strb_V = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_2, 2

ST_3: tmp_user_V (51)  [1/1] 0.00ns  loc: add.cpp:20
:7  %tmp_user_V = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_2, 3

ST_3: tmp_last_V (52)  [1/1] 0.00ns  loc: add.cpp:20
:8  %tmp_last_V = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_2, 4

ST_3: tmp_id_V (53)  [1/1] 0.00ns  loc: add.cpp:20
:9  %tmp_id_V = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_2, 5

ST_3: tmp_dest_V (54)  [1/1] 0.00ns  loc: add.cpp:20
:10  %tmp_dest_V = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_2, 6

ST_3: tmp_data_V_1 (55)  [6/6] 6.08ns  loc: add.cpp:23
:11  %tmp_data_V_1 = mul i32 %tmp_data_V, %gain_read


 <State 4>: 6.08ns
ST_4: tmp_data_V_1 (55)  [5/6] 6.08ns  loc: add.cpp:23
:11  %tmp_data_V_1 = mul i32 %tmp_data_V, %gain_read


 <State 5>: 6.08ns
ST_5: tmp_data_V_1 (55)  [4/6] 6.08ns  loc: add.cpp:23
:11  %tmp_data_V_1 = mul i32 %tmp_data_V, %gain_read


 <State 6>: 6.08ns
ST_6: tmp_data_V_1 (55)  [3/6] 6.08ns  loc: add.cpp:23
:11  %tmp_data_V_1 = mul i32 %tmp_data_V, %gain_read


 <State 7>: 6.08ns
ST_7: tmp_data_V_1 (55)  [2/6] 6.08ns  loc: add.cpp:23
:11  %tmp_data_V_1 = mul i32 %tmp_data_V, %gain_read


 <State 8>: 6.08ns
ST_8: tmp_data_V_1 (55)  [1/6] 6.08ns  loc: add.cpp:23
:11  %tmp_data_V_1 = mul i32 %tmp_data_V, %gain_read

ST_8: StgValue_52 (56)  [2/2] 0.00ns  loc: add.cpp:34
:12  call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %outStream_V_data_V, i4* %outStream_V_keep_V, i4* %outStream_V_strb_V, i2* %outStream_V_user_V, i1* %outStream_V_last_V, i5* %outStream_V_id_V, i6* %outStream_V_dest_V, i32 %tmp_data_V_1, i4 %tmp_keep_V, i4 %tmp_strb_V, i2 %tmp_user_V, i1 %tmp_last_V, i5 %tmp_id_V, i6 %tmp_dest_V)


 <State 9>: 0.00ns
ST_9: empty (44)  [1/1] 0.00ns
:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1000, i64 1000, i64 1000)

ST_9: tmp (45)  [1/1] 0.00ns  loc: add.cpp:17
:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

ST_9: StgValue_55 (46)  [1/1] 0.00ns  loc: add.cpp:18
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

ST_9: StgValue_56 (56)  [1/2] 0.00ns  loc: add.cpp:34
:12  call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %outStream_V_data_V, i4* %outStream_V_keep_V, i4* %outStream_V_strb_V, i2* %outStream_V_user_V, i1* %outStream_V_last_V, i5* %outStream_V_id_V, i6* %outStream_V_dest_V, i32 %tmp_data_V_1, i4 %tmp_keep_V, i4 %tmp_strb_V, i2 %tmp_user_V, i1 %tmp_last_V, i5 %tmp_id_V, i6 %tmp_dest_V)

ST_9: empty_3 (57)  [1/1] 0.00ns  loc: add.cpp:36
:13  %empty_3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp)

ST_9: StgValue_58 (58)  [1/1] 0.00ns  loc: add.cpp:16
:14  br label %1


 <State 10>: 0.00ns
ST_10: StgValue_59 (60)  [1/1] 0.00ns  loc: add.cpp:38
:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inStream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ gain]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_11  (specbitsmap      ) [ 00000000000]
StgValue_12  (specbitsmap      ) [ 00000000000]
StgValue_13  (specbitsmap      ) [ 00000000000]
StgValue_14  (specbitsmap      ) [ 00000000000]
StgValue_15  (specbitsmap      ) [ 00000000000]
StgValue_16  (specbitsmap      ) [ 00000000000]
StgValue_17  (specbitsmap      ) [ 00000000000]
StgValue_18  (specbitsmap      ) [ 00000000000]
StgValue_19  (specbitsmap      ) [ 00000000000]
StgValue_20  (specbitsmap      ) [ 00000000000]
StgValue_21  (specbitsmap      ) [ 00000000000]
StgValue_22  (specbitsmap      ) [ 00000000000]
StgValue_23  (specbitsmap      ) [ 00000000000]
StgValue_24  (specbitsmap      ) [ 00000000000]
StgValue_25  (specbitsmap      ) [ 00000000000]
StgValue_26  (spectopmodule    ) [ 00000000000]
gain_read    (read             ) [ 00111111110]
StgValue_28  (specinterface    ) [ 00000000000]
StgValue_29  (specinterface    ) [ 00000000000]
StgValue_30  (specinterface    ) [ 00000000000]
StgValue_31  (specinterface    ) [ 00000000000]
StgValue_32  (br               ) [ 01111111110]
idx          (phi              ) [ 00100000000]
exitcond     (icmp             ) [ 00111111110]
idx_1        (add              ) [ 01111111110]
StgValue_36  (br               ) [ 00000000000]
empty_2      (read             ) [ 00000000000]
tmp_data_V   (extractvalue     ) [ 00101111100]
tmp_keep_V   (extractvalue     ) [ 00101111110]
tmp_strb_V   (extractvalue     ) [ 00101111110]
tmp_user_V   (extractvalue     ) [ 00101111110]
tmp_last_V   (extractvalue     ) [ 00101111110]
tmp_id_V     (extractvalue     ) [ 00101111110]
tmp_dest_V   (extractvalue     ) [ 00101111110]
tmp_data_V_1 (mul              ) [ 00100000010]
empty        (speclooptripcount) [ 00000000000]
tmp          (specregionbegin  ) [ 00000000000]
StgValue_55  (specpipeline     ) [ 00000000000]
StgValue_56  (write            ) [ 00000000000]
empty_3      (specregionend    ) [ 00000000000]
StgValue_58  (br               ) [ 01111111110]
StgValue_59  (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inStream_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inStream_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="inStream_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="inStream_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="inStream_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="inStream_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="inStream_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="outStream_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="outStream_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="outStream_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="outStream_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="outStream_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="outStream_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="outStream_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="gain">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gain"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="gain_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gain_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="54" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="0" index="2" bw="4" slack="0"/>
<pin id="88" dir="0" index="3" bw="4" slack="0"/>
<pin id="89" dir="0" index="4" bw="2" slack="0"/>
<pin id="90" dir="0" index="5" bw="1" slack="0"/>
<pin id="91" dir="0" index="6" bw="5" slack="0"/>
<pin id="92" dir="0" index="7" bw="6" slack="0"/>
<pin id="93" dir="1" index="8" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_2/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_write_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="0" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="0" index="2" bw="4" slack="0"/>
<pin id="106" dir="0" index="3" bw="4" slack="0"/>
<pin id="107" dir="0" index="4" bw="2" slack="0"/>
<pin id="108" dir="0" index="5" bw="1" slack="0"/>
<pin id="109" dir="0" index="6" bw="5" slack="0"/>
<pin id="110" dir="0" index="7" bw="6" slack="0"/>
<pin id="111" dir="0" index="8" bw="32" slack="0"/>
<pin id="112" dir="0" index="9" bw="4" slack="5"/>
<pin id="113" dir="0" index="10" bw="4" slack="5"/>
<pin id="114" dir="0" index="11" bw="2" slack="5"/>
<pin id="115" dir="0" index="12" bw="1" slack="5"/>
<pin id="116" dir="0" index="13" bw="5" slack="5"/>
<pin id="117" dir="0" index="14" bw="6" slack="5"/>
<pin id="118" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_52/8 "/>
</bind>
</comp>

<comp id="127" class="1005" name="idx_reg_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="10" slack="1"/>
<pin id="129" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="idx (phireg) "/>
</bind>
</comp>

<comp id="131" class="1004" name="idx_phi_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="1" slack="1"/>
<pin id="133" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="134" dir="0" index="2" bw="10" slack="0"/>
<pin id="135" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="136" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="idx/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="exitcond_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="10" slack="0"/>
<pin id="140" dir="0" index="1" bw="6" slack="0"/>
<pin id="141" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="idx_1_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="10" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="idx_1/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="tmp_data_V_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="54" slack="0"/>
<pin id="152" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/3 "/>
</bind>
</comp>

<comp id="154" class="1004" name="tmp_keep_V_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="54" slack="0"/>
<pin id="156" dir="1" index="1" bw="4" slack="5"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_keep_V/3 "/>
</bind>
</comp>

<comp id="158" class="1004" name="tmp_strb_V_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="54" slack="0"/>
<pin id="160" dir="1" index="1" bw="4" slack="5"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_strb_V/3 "/>
</bind>
</comp>

<comp id="162" class="1004" name="tmp_user_V_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="54" slack="0"/>
<pin id="164" dir="1" index="1" bw="2" slack="5"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_user_V/3 "/>
</bind>
</comp>

<comp id="166" class="1004" name="tmp_last_V_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="54" slack="0"/>
<pin id="168" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V/3 "/>
</bind>
</comp>

<comp id="170" class="1004" name="tmp_id_V_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="54" slack="0"/>
<pin id="172" dir="1" index="1" bw="5" slack="5"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_id_V/3 "/>
</bind>
</comp>

<comp id="174" class="1004" name="tmp_dest_V_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="54" slack="0"/>
<pin id="176" dir="1" index="1" bw="6" slack="5"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_dest_V/3 "/>
</bind>
</comp>

<comp id="178" class="1004" name="grp_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="2"/>
<pin id="181" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_data_V_1/3 "/>
</bind>
</comp>

<comp id="184" class="1005" name="gain_read_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="2"/>
<pin id="186" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="gain_read "/>
</bind>
</comp>

<comp id="189" class="1005" name="exitcond_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="1"/>
<pin id="191" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="193" class="1005" name="idx_1_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="10" slack="0"/>
<pin id="195" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="idx_1 "/>
</bind>
</comp>

<comp id="198" class="1005" name="tmp_data_V_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="1"/>
<pin id="200" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V "/>
</bind>
</comp>

<comp id="203" class="1005" name="tmp_keep_V_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="4" slack="5"/>
<pin id="205" dir="1" index="1" bw="4" slack="5"/>
</pin_list>
<bind>
<opset="tmp_keep_V "/>
</bind>
</comp>

<comp id="208" class="1005" name="tmp_strb_V_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="4" slack="5"/>
<pin id="210" dir="1" index="1" bw="4" slack="5"/>
</pin_list>
<bind>
<opset="tmp_strb_V "/>
</bind>
</comp>

<comp id="213" class="1005" name="tmp_user_V_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="2" slack="5"/>
<pin id="215" dir="1" index="1" bw="2" slack="5"/>
</pin_list>
<bind>
<opset="tmp_user_V "/>
</bind>
</comp>

<comp id="218" class="1005" name="tmp_last_V_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="5"/>
<pin id="220" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="223" class="1005" name="tmp_id_V_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="5" slack="5"/>
<pin id="225" dir="1" index="1" bw="5" slack="5"/>
</pin_list>
<bind>
<opset="tmp_id_V "/>
</bind>
</comp>

<comp id="228" class="1005" name="tmp_dest_V_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="6" slack="5"/>
<pin id="230" dir="1" index="1" bw="6" slack="5"/>
</pin_list>
<bind>
<opset="tmp_dest_V "/>
</bind>
</comp>

<comp id="233" class="1005" name="tmp_data_V_1_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="1"/>
<pin id="235" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="82"><net_src comp="36" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="28" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="94"><net_src comp="60" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="95"><net_src comp="0" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="96"><net_src comp="2" pin="0"/><net_sink comp="84" pin=2"/></net>

<net id="97"><net_src comp="4" pin="0"/><net_sink comp="84" pin=3"/></net>

<net id="98"><net_src comp="6" pin="0"/><net_sink comp="84" pin=4"/></net>

<net id="99"><net_src comp="8" pin="0"/><net_sink comp="84" pin=5"/></net>

<net id="100"><net_src comp="10" pin="0"/><net_sink comp="84" pin=6"/></net>

<net id="101"><net_src comp="12" pin="0"/><net_sink comp="84" pin=7"/></net>

<net id="119"><net_src comp="62" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="120"><net_src comp="14" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="121"><net_src comp="16" pin="0"/><net_sink comp="102" pin=2"/></net>

<net id="122"><net_src comp="18" pin="0"/><net_sink comp="102" pin=3"/></net>

<net id="123"><net_src comp="20" pin="0"/><net_sink comp="102" pin=4"/></net>

<net id="124"><net_src comp="22" pin="0"/><net_sink comp="102" pin=5"/></net>

<net id="125"><net_src comp="24" pin="0"/><net_sink comp="102" pin=6"/></net>

<net id="126"><net_src comp="26" pin="0"/><net_sink comp="102" pin=7"/></net>

<net id="130"><net_src comp="54" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="137"><net_src comp="127" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="142"><net_src comp="131" pin="4"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="56" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="131" pin="4"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="58" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="153"><net_src comp="84" pin="8"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="84" pin="8"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="84" pin="8"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="84" pin="8"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="84" pin="8"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="84" pin="8"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="84" pin="8"/><net_sink comp="174" pin=0"/></net>

<net id="182"><net_src comp="178" pin="2"/><net_sink comp="102" pin=8"/></net>

<net id="183"><net_src comp="150" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="187"><net_src comp="78" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="188"><net_src comp="184" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="192"><net_src comp="138" pin="2"/><net_sink comp="189" pin=0"/></net>

<net id="196"><net_src comp="144" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="193" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="201"><net_src comp="150" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="206"><net_src comp="154" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="102" pin=9"/></net>

<net id="211"><net_src comp="158" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="102" pin=10"/></net>

<net id="216"><net_src comp="162" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="102" pin=11"/></net>

<net id="221"><net_src comp="166" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="102" pin=12"/></net>

<net id="226"><net_src comp="170" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="227"><net_src comp="223" pin="1"/><net_sink comp="102" pin=13"/></net>

<net id="231"><net_src comp="174" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="102" pin=14"/></net>

<net id="236"><net_src comp="178" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="102" pin=8"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outStream_V_data_V | {9 }
	Port: outStream_V_keep_V | {9 }
	Port: outStream_V_strb_V | {9 }
	Port: outStream_V_user_V | {9 }
	Port: outStream_V_last_V | {9 }
	Port: outStream_V_id_V | {9 }
	Port: outStream_V_dest_V | {9 }
 - Input state : 
	Port: add : inStream_V_data_V | {2 }
	Port: add : inStream_V_keep_V | {2 }
	Port: add : inStream_V_strb_V | {2 }
	Port: add : inStream_V_user_V | {2 }
	Port: add : inStream_V_last_V | {2 }
	Port: add : inStream_V_id_V | {2 }
	Port: add : inStream_V_dest_V | {2 }
	Port: add : gain | {1 }
  - Chain level:
	State 1
	State 2
		exitcond : 1
		idx_1 : 1
		StgValue_36 : 2
	State 3
		tmp_data_V_1 : 1
	State 4
	State 5
	State 6
	State 7
	State 8
		StgValue_52 : 1
	State 9
		empty_3 : 1
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|    add   |     idx_1_fu_144     |    0    |    0    |    10   |
|----------|----------------------|---------|---------|---------|
|   icmp   |    exitcond_fu_138   |    0    |    0    |    4    |
|----------|----------------------|---------|---------|---------|
|    mul   |      grp_fu_178      |    4    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   read   | gain_read_read_fu_78 |    0    |    0    |    0    |
|          |    grp_read_fu_84    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   write  |   grp_write_fu_102   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   tmp_data_V_fu_150  |    0    |    0    |    0    |
|          |   tmp_keep_V_fu_154  |    0    |    0    |    0    |
|          |   tmp_strb_V_fu_158  |    0    |    0    |    0    |
|extractvalue|   tmp_user_V_fu_162  |    0    |    0    |    0    |
|          |   tmp_last_V_fu_166  |    0    |    0    |    0    |
|          |    tmp_id_V_fu_170   |    0    |    0    |    0    |
|          |   tmp_dest_V_fu_174  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    4    |    0    |    14   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|  exitcond_reg_189  |    1   |
|  gain_read_reg_184 |   32   |
|    idx_1_reg_193   |   10   |
|     idx_reg_127    |   10   |
|tmp_data_V_1_reg_233|   32   |
| tmp_data_V_reg_198 |   32   |
| tmp_dest_V_reg_228 |    6   |
|  tmp_id_V_reg_223  |    5   |
| tmp_keep_V_reg_203 |    4   |
| tmp_last_V_reg_218 |    1   |
| tmp_strb_V_reg_208 |    4   |
| tmp_user_V_reg_213 |    2   |
+--------------------+--------+
|        Total       |   139  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_102 |  p8  |   2  |  32  |   64   ||    32   |
|    grp_fu_178    |  p0  |   2  |  32  |   64   ||    32   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   128  ||  3.142  ||    64   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    -   |    0   |   14   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   64   |
|  Register |    -   |    -   |   139  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |    3   |   139  |   78   |
+-----------+--------+--------+--------+--------+
