

================================================================
== Vitis HLS Report for 'fn1'
================================================================
* Date:           Fri Apr 16 16:09:16 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        project_tmp
* Solution:       solution_tmp (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.297 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       90|       90|  0.900 us|  0.900 us|   91|   91|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 91
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.52>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%p_6_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_6"   --->   Operation 92 'read' 'p_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (2.77ns)   --->   "%icmp_ln21 = icmp_eq  i64 %p_6_read, i64 0" [dfg_199.c:21]   --->   Operation 93 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (3.52ns)   --->   "%add_ln23 = add i64 %p_6_read, i64 34948" [dfg_199.c:23]   --->   Operation 94 'add' 'add_ln23' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 6.28>
ST_2 : Operation 95 [6/6] (6.28ns)   --->   "%conv = sitodp i64 %add_ln23" [dfg_199.c:22]   --->   Operation 95 'sitodp' 'conv' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.28>
ST_3 : Operation 96 [5/6] (6.28ns)   --->   "%conv = sitodp i64 %add_ln23" [dfg_199.c:22]   --->   Operation 96 'sitodp' 'conv' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.28>
ST_4 : Operation 97 [4/6] (6.28ns)   --->   "%conv = sitodp i64 %add_ln23" [dfg_199.c:22]   --->   Operation 97 'sitodp' 'conv' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.28>
ST_5 : Operation 98 [3/6] (6.28ns)   --->   "%conv = sitodp i64 %add_ln23" [dfg_199.c:22]   --->   Operation 98 'sitodp' 'conv' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.28>
ST_6 : Operation 99 [2/6] (6.28ns)   --->   "%conv = sitodp i64 %add_ln23" [dfg_199.c:22]   --->   Operation 99 'sitodp' 'conv' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.28>
ST_7 : Operation 100 [1/6] (6.28ns)   --->   "%conv = sitodp i64 %add_ln23" [dfg_199.c:22]   --->   Operation 100 'sitodp' 'conv' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.29>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%p_9_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_9"   --->   Operation 101 'read' 'p_9_read' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (2.55ns)   --->   "%sub_ln16 = sub i32 0, i32 %p_9_read" [dfg_199.c:16]   --->   Operation 102 'sub' 'sub_ln16' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 103 [7/7] (7.29ns)   --->   "%add = dadd i64 %conv, i64 471" [dfg_199.c:23]   --->   Operation 103 'dadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.29>
ST_9 : Operation 104 [1/1] (0.00ns)   --->   "%sext_ln16 = sext i32 %sub_ln16" [dfg_199.c:16]   --->   Operation 104 'sext' 'sext_ln16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 105 [6/6] (6.28ns)   --->   "%v = uitodp i64 %sext_ln16" [dfg_199.c:16]   --->   Operation 105 'uitodp' 'v' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 106 [6/7] (7.29ns)   --->   "%add = dadd i64 %conv, i64 471" [dfg_199.c:23]   --->   Operation 106 'dadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.29>
ST_10 : Operation 107 [5/6] (6.28ns)   --->   "%v = uitodp i64 %sext_ln16" [dfg_199.c:16]   --->   Operation 107 'uitodp' 'v' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 108 [5/7] (7.29ns)   --->   "%add = dadd i64 %conv, i64 471" [dfg_199.c:23]   --->   Operation 108 'dadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.29>
ST_11 : Operation 109 [4/6] (6.28ns)   --->   "%v = uitodp i64 %sext_ln16" [dfg_199.c:16]   --->   Operation 109 'uitodp' 'v' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 110 [4/7] (7.29ns)   --->   "%add = dadd i64 %conv, i64 471" [dfg_199.c:23]   --->   Operation 110 'dadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.29>
ST_12 : Operation 111 [3/6] (6.28ns)   --->   "%v = uitodp i64 %sext_ln16" [dfg_199.c:16]   --->   Operation 111 'uitodp' 'v' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 112 [3/7] (7.29ns)   --->   "%add = dadd i64 %conv, i64 471" [dfg_199.c:23]   --->   Operation 112 'dadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.29>
ST_13 : Operation 113 [2/6] (6.28ns)   --->   "%v = uitodp i64 %sext_ln16" [dfg_199.c:16]   --->   Operation 113 'uitodp' 'v' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 114 [2/7] (7.29ns)   --->   "%add = dadd i64 %conv, i64 471" [dfg_199.c:23]   --->   Operation 114 'dadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.29>
ST_14 : Operation 115 [1/6] (6.28ns)   --->   "%v = uitodp i64 %sext_ln16" [dfg_199.c:16]   --->   Operation 115 'uitodp' 'v' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 116 [1/7] (7.29ns)   --->   "%add = dadd i64 %conv, i64 471" [dfg_199.c:23]   --->   Operation 116 'dadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 5.54>
ST_15 : Operation 117 [1/1] (0.00ns)   --->   "%bitcast_ln21 = bitcast i64 %v" [dfg_199.c:21]   --->   Operation 117 'bitcast' 'bitcast_ln21' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 118 [1/1] (0.99ns)   --->   "%xor_ln21 = xor i64 %bitcast_ln21, i64 9223372036854775808" [dfg_199.c:21]   --->   Operation 118 'xor' 'xor_ln21' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 119 [1/1] (0.00ns)   --->   "%bitcast_ln21_1 = bitcast i64 %xor_ln21" [dfg_199.c:21]   --->   Operation 119 'bitcast' 'bitcast_ln21_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 120 [59/59] (4.55ns)   --->   "%div = ddiv i64 %bitcast_ln21_1, i64 %add" [dfg_199.c:21]   --->   Operation 120 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 4.55>
ST_16 : Operation 121 [58/59] (4.55ns)   --->   "%div = ddiv i64 %bitcast_ln21_1, i64 %add" [dfg_199.c:21]   --->   Operation 121 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 4.55>
ST_17 : Operation 122 [57/59] (4.55ns)   --->   "%div = ddiv i64 %bitcast_ln21_1, i64 %add" [dfg_199.c:21]   --->   Operation 122 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 4.55>
ST_18 : Operation 123 [56/59] (4.55ns)   --->   "%div = ddiv i64 %bitcast_ln21_1, i64 %add" [dfg_199.c:21]   --->   Operation 123 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 4.55>
ST_19 : Operation 124 [55/59] (4.55ns)   --->   "%div = ddiv i64 %bitcast_ln21_1, i64 %add" [dfg_199.c:21]   --->   Operation 124 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 4.55>
ST_20 : Operation 125 [54/59] (4.55ns)   --->   "%div = ddiv i64 %bitcast_ln21_1, i64 %add" [dfg_199.c:21]   --->   Operation 125 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 4.55>
ST_21 : Operation 126 [53/59] (4.55ns)   --->   "%div = ddiv i64 %bitcast_ln21_1, i64 %add" [dfg_199.c:21]   --->   Operation 126 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 4.55>
ST_22 : Operation 127 [52/59] (4.55ns)   --->   "%div = ddiv i64 %bitcast_ln21_1, i64 %add" [dfg_199.c:21]   --->   Operation 127 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 4.55>
ST_23 : Operation 128 [51/59] (4.55ns)   --->   "%div = ddiv i64 %bitcast_ln21_1, i64 %add" [dfg_199.c:21]   --->   Operation 128 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 4.55>
ST_24 : Operation 129 [50/59] (4.55ns)   --->   "%div = ddiv i64 %bitcast_ln21_1, i64 %add" [dfg_199.c:21]   --->   Operation 129 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 4.55>
ST_25 : Operation 130 [49/59] (4.55ns)   --->   "%div = ddiv i64 %bitcast_ln21_1, i64 %add" [dfg_199.c:21]   --->   Operation 130 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 4.55>
ST_26 : Operation 131 [48/59] (4.55ns)   --->   "%div = ddiv i64 %bitcast_ln21_1, i64 %add" [dfg_199.c:21]   --->   Operation 131 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 4.55>
ST_27 : Operation 132 [47/59] (4.55ns)   --->   "%div = ddiv i64 %bitcast_ln21_1, i64 %add" [dfg_199.c:21]   --->   Operation 132 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 4.55>
ST_28 : Operation 133 [46/59] (4.55ns)   --->   "%div = ddiv i64 %bitcast_ln21_1, i64 %add" [dfg_199.c:21]   --->   Operation 133 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 4.55>
ST_29 : Operation 134 [45/59] (4.55ns)   --->   "%div = ddiv i64 %bitcast_ln21_1, i64 %add" [dfg_199.c:21]   --->   Operation 134 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 4.55>
ST_30 : Operation 135 [44/59] (4.55ns)   --->   "%div = ddiv i64 %bitcast_ln21_1, i64 %add" [dfg_199.c:21]   --->   Operation 135 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 4.55>
ST_31 : Operation 136 [43/59] (4.55ns)   --->   "%div = ddiv i64 %bitcast_ln21_1, i64 %add" [dfg_199.c:21]   --->   Operation 136 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 4.55>
ST_32 : Operation 137 [42/59] (4.55ns)   --->   "%div = ddiv i64 %bitcast_ln21_1, i64 %add" [dfg_199.c:21]   --->   Operation 137 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 4.55>
ST_33 : Operation 138 [41/59] (4.55ns)   --->   "%div = ddiv i64 %bitcast_ln21_1, i64 %add" [dfg_199.c:21]   --->   Operation 138 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 4.55>
ST_34 : Operation 139 [40/59] (4.55ns)   --->   "%div = ddiv i64 %bitcast_ln21_1, i64 %add" [dfg_199.c:21]   --->   Operation 139 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 4.55>
ST_35 : Operation 140 [39/59] (4.55ns)   --->   "%div = ddiv i64 %bitcast_ln21_1, i64 %add" [dfg_199.c:21]   --->   Operation 140 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 4.55>
ST_36 : Operation 141 [38/59] (4.55ns)   --->   "%div = ddiv i64 %bitcast_ln21_1, i64 %add" [dfg_199.c:21]   --->   Operation 141 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 4.55>
ST_37 : Operation 142 [37/59] (4.55ns)   --->   "%div = ddiv i64 %bitcast_ln21_1, i64 %add" [dfg_199.c:21]   --->   Operation 142 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 4.55>
ST_38 : Operation 143 [36/59] (4.55ns)   --->   "%div = ddiv i64 %bitcast_ln21_1, i64 %add" [dfg_199.c:21]   --->   Operation 143 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 4.55>
ST_39 : Operation 144 [35/59] (4.55ns)   --->   "%div = ddiv i64 %bitcast_ln21_1, i64 %add" [dfg_199.c:21]   --->   Operation 144 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 4.55>
ST_40 : Operation 145 [34/59] (4.55ns)   --->   "%div = ddiv i64 %bitcast_ln21_1, i64 %add" [dfg_199.c:21]   --->   Operation 145 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 4.55>
ST_41 : Operation 146 [33/59] (4.55ns)   --->   "%div = ddiv i64 %bitcast_ln21_1, i64 %add" [dfg_199.c:21]   --->   Operation 146 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 4.55>
ST_42 : Operation 147 [32/59] (4.55ns)   --->   "%div = ddiv i64 %bitcast_ln21_1, i64 %add" [dfg_199.c:21]   --->   Operation 147 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 4.55>
ST_43 : Operation 148 [31/59] (4.55ns)   --->   "%div = ddiv i64 %bitcast_ln21_1, i64 %add" [dfg_199.c:21]   --->   Operation 148 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 4.55>
ST_44 : Operation 149 [30/59] (4.55ns)   --->   "%div = ddiv i64 %bitcast_ln21_1, i64 %add" [dfg_199.c:21]   --->   Operation 149 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 4.55>
ST_45 : Operation 150 [29/59] (4.55ns)   --->   "%div = ddiv i64 %bitcast_ln21_1, i64 %add" [dfg_199.c:21]   --->   Operation 150 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 4.55>
ST_46 : Operation 151 [28/59] (4.55ns)   --->   "%div = ddiv i64 %bitcast_ln21_1, i64 %add" [dfg_199.c:21]   --->   Operation 151 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 4.55>
ST_47 : Operation 152 [27/59] (4.55ns)   --->   "%div = ddiv i64 %bitcast_ln21_1, i64 %add" [dfg_199.c:21]   --->   Operation 152 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 4.55>
ST_48 : Operation 153 [26/59] (4.55ns)   --->   "%div = ddiv i64 %bitcast_ln21_1, i64 %add" [dfg_199.c:21]   --->   Operation 153 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 4.55>
ST_49 : Operation 154 [25/59] (4.55ns)   --->   "%div = ddiv i64 %bitcast_ln21_1, i64 %add" [dfg_199.c:21]   --->   Operation 154 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 4.55>
ST_50 : Operation 155 [24/59] (4.55ns)   --->   "%div = ddiv i64 %bitcast_ln21_1, i64 %add" [dfg_199.c:21]   --->   Operation 155 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 4.55>
ST_51 : Operation 156 [23/59] (4.55ns)   --->   "%div = ddiv i64 %bitcast_ln21_1, i64 %add" [dfg_199.c:21]   --->   Operation 156 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 4.55>
ST_52 : Operation 157 [22/59] (4.55ns)   --->   "%div = ddiv i64 %bitcast_ln21_1, i64 %add" [dfg_199.c:21]   --->   Operation 157 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 4.55>
ST_53 : Operation 158 [21/59] (4.55ns)   --->   "%div = ddiv i64 %bitcast_ln21_1, i64 %add" [dfg_199.c:21]   --->   Operation 158 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 4.55>
ST_54 : Operation 159 [20/59] (4.55ns)   --->   "%div = ddiv i64 %bitcast_ln21_1, i64 %add" [dfg_199.c:21]   --->   Operation 159 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 4.55>
ST_55 : Operation 160 [19/59] (4.55ns)   --->   "%div = ddiv i64 %bitcast_ln21_1, i64 %add" [dfg_199.c:21]   --->   Operation 160 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 4.55>
ST_56 : Operation 161 [18/59] (4.55ns)   --->   "%div = ddiv i64 %bitcast_ln21_1, i64 %add" [dfg_199.c:21]   --->   Operation 161 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 4.55>
ST_57 : Operation 162 [17/59] (4.55ns)   --->   "%div = ddiv i64 %bitcast_ln21_1, i64 %add" [dfg_199.c:21]   --->   Operation 162 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 4.55>
ST_58 : Operation 163 [16/59] (4.55ns)   --->   "%div = ddiv i64 %bitcast_ln21_1, i64 %add" [dfg_199.c:21]   --->   Operation 163 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 4.55>
ST_59 : Operation 164 [15/59] (4.55ns)   --->   "%div = ddiv i64 %bitcast_ln21_1, i64 %add" [dfg_199.c:21]   --->   Operation 164 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 4.55>
ST_60 : Operation 165 [14/59] (4.55ns)   --->   "%div = ddiv i64 %bitcast_ln21_1, i64 %add" [dfg_199.c:21]   --->   Operation 165 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 4.55>
ST_61 : Operation 166 [13/59] (4.55ns)   --->   "%div = ddiv i64 %bitcast_ln21_1, i64 %add" [dfg_199.c:21]   --->   Operation 166 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 4.55>
ST_62 : Operation 167 [12/59] (4.55ns)   --->   "%div = ddiv i64 %bitcast_ln21_1, i64 %add" [dfg_199.c:21]   --->   Operation 167 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 4.55>
ST_63 : Operation 168 [11/59] (4.55ns)   --->   "%div = ddiv i64 %bitcast_ln21_1, i64 %add" [dfg_199.c:21]   --->   Operation 168 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 4.55>
ST_64 : Operation 169 [10/59] (4.55ns)   --->   "%div = ddiv i64 %bitcast_ln21_1, i64 %add" [dfg_199.c:21]   --->   Operation 169 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 4.55>
ST_65 : Operation 170 [9/59] (4.55ns)   --->   "%div = ddiv i64 %bitcast_ln21_1, i64 %add" [dfg_199.c:21]   --->   Operation 170 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 4.55>
ST_66 : Operation 171 [8/59] (4.55ns)   --->   "%div = ddiv i64 %bitcast_ln21_1, i64 %add" [dfg_199.c:21]   --->   Operation 171 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 4.55>
ST_67 : Operation 172 [7/59] (4.55ns)   --->   "%div = ddiv i64 %bitcast_ln21_1, i64 %add" [dfg_199.c:21]   --->   Operation 172 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 4.55>
ST_68 : Operation 173 [6/59] (4.55ns)   --->   "%div = ddiv i64 %bitcast_ln21_1, i64 %add" [dfg_199.c:21]   --->   Operation 173 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 4.55>
ST_69 : Operation 174 [5/59] (4.55ns)   --->   "%div = ddiv i64 %bitcast_ln21_1, i64 %add" [dfg_199.c:21]   --->   Operation 174 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 4.55>
ST_70 : Operation 175 [4/59] (4.55ns)   --->   "%div = ddiv i64 %bitcast_ln21_1, i64 %add" [dfg_199.c:21]   --->   Operation 175 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 4.55>
ST_71 : Operation 176 [3/59] (4.55ns)   --->   "%div = ddiv i64 %bitcast_ln21_1, i64 %add" [dfg_199.c:21]   --->   Operation 176 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 4.55>
ST_72 : Operation 177 [2/59] (4.55ns)   --->   "%div = ddiv i64 %bitcast_ln21_1, i64 %add" [dfg_199.c:21]   --->   Operation 177 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 4.55>
ST_73 : Operation 178 [1/59] (4.55ns)   --->   "%div = ddiv i64 %bitcast_ln21_1, i64 %add" [dfg_199.c:21]   --->   Operation 178 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 7.29>
ST_74 : Operation 179 [7/7] (7.29ns)   --->   "%dc = dadd i64 %div, i64 1.54615e+76" [dfg_199.c:23]   --->   Operation 179 'dadd' 'dc' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 7.29>
ST_75 : Operation 180 [6/7] (7.29ns)   --->   "%dc = dadd i64 %div, i64 1.54615e+76" [dfg_199.c:23]   --->   Operation 180 'dadd' 'dc' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 7.29>
ST_76 : Operation 181 [5/7] (7.29ns)   --->   "%dc = dadd i64 %div, i64 1.54615e+76" [dfg_199.c:23]   --->   Operation 181 'dadd' 'dc' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 7.29>
ST_77 : Operation 182 [4/7] (7.29ns)   --->   "%dc = dadd i64 %div, i64 1.54615e+76" [dfg_199.c:23]   --->   Operation 182 'dadd' 'dc' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 7.29>
ST_78 : Operation 183 [3/7] (7.29ns)   --->   "%dc = dadd i64 %div, i64 1.54615e+76" [dfg_199.c:23]   --->   Operation 183 'dadd' 'dc' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 7.29>
ST_79 : Operation 184 [2/7] (7.29ns)   --->   "%dc = dadd i64 %div, i64 1.54615e+76" [dfg_199.c:23]   --->   Operation 184 'dadd' 'dc' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 7.29>
ST_80 : Operation 185 [1/1] (0.00ns)   --->   "%p_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p"   --->   Operation 185 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 186 [1/1] (3.52ns)   --->   "%add_ln20 = add i64 %p_read, i64 15330" [dfg_199.c:20]   --->   Operation 186 'add' 'add_ln20' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i1 %icmp_ln21" [dfg_199.c:21]   --->   Operation 187 'zext' 'zext_ln21' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 188 [1/1] (3.52ns)   --->   "%add_ln21 = add i64 %zext_ln21, i64 %p_read" [dfg_199.c:21]   --->   Operation 188 'add' 'add_ln21' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 189 [1/7] (7.29ns)   --->   "%dc = dadd i64 %div, i64 1.54615e+76" [dfg_199.c:23]   --->   Operation 189 'dadd' 'dc' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 190 [1/1] (0.00ns)   --->   "%data_V = bitcast i64 %dc" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:483]   --->   Operation 190 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 191 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V, i32 52, i32 62"   --->   Operation 191 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 192 [1/1] (0.00ns)   --->   "%tmp_3 = trunc i64 %data_V"   --->   Operation 192 'trunc' 'tmp_3' <Predicate = true> <Delay = 0.00>

State 81 <SV = 80> <Delay = 6.94>
ST_81 : Operation 193 [1/1] (0.00ns)   --->   "%p_4_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_4"   --->   Operation 193 'read' 'p_4_read' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 194 [1/1] (0.00ns)   --->   "%empty = trunc i64 %p_4_read"   --->   Operation 194 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 195 [1/1] (1.78ns)   --->   "%sub_ln20 = sub i5 0, i5 %empty" [dfg_199.c:20]   --->   Operation 195 'sub' 'sub_ln20' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i5 %sub_ln20" [dfg_199.c:20]   --->   Operation 196 'zext' 'zext_ln20' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 197 [1/1] (4.59ns)   --->   "%shl_ln20 = shl i64 %add_ln20, i64 %zext_ln20" [dfg_199.c:20]   --->   Operation 197 'shl' 'shl_ln20' <Predicate = true> <Delay = 4.59> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 198 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %tmp_3, i1 0"   --->   Operation 198 'bitconcatenate' 'mantissa' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln68 = zext i54 %mantissa" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:68]   --->   Operation 199 'zext' 'zext_ln68' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln510 = zext i11 %tmp_2" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510]   --->   Operation 200 'zext' 'zext_ln510' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 201 [1/1] (1.63ns)   --->   "%add_ln510 = add i12 %zext_ln510, i12 3073" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510]   --->   Operation 201 'add' 'add_ln510' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 202 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln510, i32 11"   --->   Operation 202 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 203 [1/1] (1.63ns)   --->   "%sub_ln1311 = sub i11 1023, i11 %tmp_2"   --->   Operation 203 'sub' 'sub_ln1311' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 204 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i11 %sub_ln1311"   --->   Operation 204 'sext' 'sext_ln1311' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 205 [1/1] (0.69ns)   --->   "%ush = select i1 %isNeg, i12 %sext_ln1311, i12 %add_ln510"   --->   Operation 205 'select' 'ush' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 206 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i_cast_cast_cast = sext i12 %ush"   --->   Operation 206 'sext' 'sh_prom_i_i_i_i_i_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 207 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i_cast_cast_cast"   --->   Operation 207 'zext' 'sh_prom_i_i_i_i_i_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V = lshr i169 %zext_ln68, i169 %sh_prom_i_i_i_i_i_cast_cast_cast_cast"   --->   Operation 208 'lshr' 'r_V' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V_1 = shl i169 %zext_ln68, i169 %sh_prom_i_i_i_i_i_cast_cast_cast_cast"   --->   Operation 209 'shl' 'r_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i169.i32, i169 %r_V, i32 53"   --->   Operation 210 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%zext_ln662 = zext i1 %tmp"   --->   Operation 211 'zext' 'zext_ln662' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_1 = partselect i64 @_ssdm_op_PartSelect.i64.i169.i32.i32, i169 %r_V_1, i32 53, i32 116"   --->   Operation 212 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 213 [1/1] (4.61ns) (out node of the LUT)   --->   "%val = select i1 %isNeg, i64 %zext_ln662, i64 %tmp_1"   --->   Operation 213 'select' 'val' <Predicate = true> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 82 <SV = 81> <Delay = 6.97>
ST_82 : Operation 214 [5/5] (6.97ns)   --->   "%mul_ln21 = mul i64 %shl_ln20, i64 %val" [dfg_199.c:21]   --->   Operation 214 'mul' 'mul_ln21' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 6.97>
ST_83 : Operation 215 [4/5] (6.97ns)   --->   "%mul_ln21 = mul i64 %shl_ln20, i64 %val" [dfg_199.c:21]   --->   Operation 215 'mul' 'mul_ln21' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 6.97>
ST_84 : Operation 216 [3/5] (6.97ns)   --->   "%mul_ln21 = mul i64 %shl_ln20, i64 %val" [dfg_199.c:21]   --->   Operation 216 'mul' 'mul_ln21' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 6.97>
ST_85 : Operation 217 [2/5] (6.97ns)   --->   "%mul_ln21 = mul i64 %shl_ln20, i64 %val" [dfg_199.c:21]   --->   Operation 217 'mul' 'mul_ln21' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 6.97>
ST_86 : Operation 218 [1/5] (6.97ns)   --->   "%mul_ln21 = mul i64 %shl_ln20, i64 %val" [dfg_199.c:21]   --->   Operation 218 'mul' 'mul_ln21' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 6.97>
ST_87 : Operation 219 [5/5] (6.97ns)   --->   "%result = mul i64 %mul_ln21, i64 %add_ln21" [dfg_199.c:21]   --->   Operation 219 'mul' 'result' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 6.97>
ST_88 : Operation 220 [4/5] (6.97ns)   --->   "%result = mul i64 %mul_ln21, i64 %add_ln21" [dfg_199.c:21]   --->   Operation 220 'mul' 'result' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 6.97>
ST_89 : Operation 221 [3/5] (6.97ns)   --->   "%result = mul i64 %mul_ln21, i64 %add_ln21" [dfg_199.c:21]   --->   Operation 221 'mul' 'result' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 6.97>
ST_90 : Operation 222 [2/5] (6.97ns)   --->   "%result = mul i64 %mul_ln21, i64 %add_ln21" [dfg_199.c:21]   --->   Operation 222 'mul' 'result' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 6.97>
ST_91 : Operation 223 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 0"   --->   Operation 223 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 224 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 224 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 225 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %p"   --->   Operation 225 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 226 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %p, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 226 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 227 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %p_4"   --->   Operation 227 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 228 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %p_4, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 228 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 229 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %p_6"   --->   Operation 229 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 230 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %p_6, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 230 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 231 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %p_9"   --->   Operation 231 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 232 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_9, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 232 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 233 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %p_11"   --->   Operation 233 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 234 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %p_11, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 234 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 235 [1/5] (6.97ns)   --->   "%result = mul i64 %mul_ln21, i64 %add_ln21" [dfg_199.c:21]   --->   Operation 235 'mul' 'result' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 236 [1/1] (0.00ns)   --->   "%ret_ln24 = ret i64 %result" [dfg_199.c:24]   --->   Operation 236 'ret' 'ret_ln24' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.52ns
The critical path consists of the following:
	wire read on port 'p_6' [7]  (0 ns)
	'add' operation ('add_ln23', dfg_199.c:23) [36]  (3.52 ns)

 <State 2>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('conv', dfg_199.c:22) [37]  (6.28 ns)

 <State 3>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('conv', dfg_199.c:22) [37]  (6.28 ns)

 <State 4>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('conv', dfg_199.c:22) [37]  (6.28 ns)

 <State 5>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('conv', dfg_199.c:22) [37]  (6.28 ns)

 <State 6>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('conv', dfg_199.c:22) [37]  (6.28 ns)

 <State 7>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('conv', dfg_199.c:22) [37]  (6.28 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('add', dfg_199.c:23) [38]  (7.3 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('add', dfg_199.c:23) [38]  (7.3 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('add', dfg_199.c:23) [38]  (7.3 ns)

 <State 11>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('add', dfg_199.c:23) [38]  (7.3 ns)

 <State 12>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('add', dfg_199.c:23) [38]  (7.3 ns)

 <State 13>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('add', dfg_199.c:23) [38]  (7.3 ns)

 <State 14>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('add', dfg_199.c:23) [38]  (7.3 ns)

 <State 15>: 5.54ns
The critical path consists of the following:
	'xor' operation ('xor_ln21', dfg_199.c:21) [34]  (0.99 ns)
	'ddiv' operation ('div', dfg_199.c:21) [39]  (4.55 ns)

 <State 16>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:21) [39]  (4.55 ns)

 <State 17>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:21) [39]  (4.55 ns)

 <State 18>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:21) [39]  (4.55 ns)

 <State 19>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:21) [39]  (4.55 ns)

 <State 20>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:21) [39]  (4.55 ns)

 <State 21>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:21) [39]  (4.55 ns)

 <State 22>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:21) [39]  (4.55 ns)

 <State 23>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:21) [39]  (4.55 ns)

 <State 24>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:21) [39]  (4.55 ns)

 <State 25>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:21) [39]  (4.55 ns)

 <State 26>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:21) [39]  (4.55 ns)

 <State 27>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:21) [39]  (4.55 ns)

 <State 28>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:21) [39]  (4.55 ns)

 <State 29>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:21) [39]  (4.55 ns)

 <State 30>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:21) [39]  (4.55 ns)

 <State 31>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:21) [39]  (4.55 ns)

 <State 32>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:21) [39]  (4.55 ns)

 <State 33>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:21) [39]  (4.55 ns)

 <State 34>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:21) [39]  (4.55 ns)

 <State 35>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:21) [39]  (4.55 ns)

 <State 36>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:21) [39]  (4.55 ns)

 <State 37>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:21) [39]  (4.55 ns)

 <State 38>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:21) [39]  (4.55 ns)

 <State 39>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:21) [39]  (4.55 ns)

 <State 40>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:21) [39]  (4.55 ns)

 <State 41>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:21) [39]  (4.55 ns)

 <State 42>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:21) [39]  (4.55 ns)

 <State 43>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:21) [39]  (4.55 ns)

 <State 44>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:21) [39]  (4.55 ns)

 <State 45>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:21) [39]  (4.55 ns)

 <State 46>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:21) [39]  (4.55 ns)

 <State 47>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:21) [39]  (4.55 ns)

 <State 48>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:21) [39]  (4.55 ns)

 <State 49>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:21) [39]  (4.55 ns)

 <State 50>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:21) [39]  (4.55 ns)

 <State 51>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:21) [39]  (4.55 ns)

 <State 52>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:21) [39]  (4.55 ns)

 <State 53>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:21) [39]  (4.55 ns)

 <State 54>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:21) [39]  (4.55 ns)

 <State 55>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:21) [39]  (4.55 ns)

 <State 56>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:21) [39]  (4.55 ns)

 <State 57>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:21) [39]  (4.55 ns)

 <State 58>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:21) [39]  (4.55 ns)

 <State 59>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:21) [39]  (4.55 ns)

 <State 60>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:21) [39]  (4.55 ns)

 <State 61>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:21) [39]  (4.55 ns)

 <State 62>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:21) [39]  (4.55 ns)

 <State 63>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:21) [39]  (4.55 ns)

 <State 64>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:21) [39]  (4.55 ns)

 <State 65>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:21) [39]  (4.55 ns)

 <State 66>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:21) [39]  (4.55 ns)

 <State 67>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:21) [39]  (4.55 ns)

 <State 68>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:21) [39]  (4.55 ns)

 <State 69>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:21) [39]  (4.55 ns)

 <State 70>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:21) [39]  (4.55 ns)

 <State 71>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:21) [39]  (4.55 ns)

 <State 72>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:21) [39]  (4.55 ns)

 <State 73>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:21) [39]  (4.55 ns)

 <State 74>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('x', dfg_199.c:23) [40]  (7.3 ns)

 <State 75>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('x', dfg_199.c:23) [40]  (7.3 ns)

 <State 76>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('x', dfg_199.c:23) [40]  (7.3 ns)

 <State 77>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('x', dfg_199.c:23) [40]  (7.3 ns)

 <State 78>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('x', dfg_199.c:23) [40]  (7.3 ns)

 <State 79>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('x', dfg_199.c:23) [40]  (7.3 ns)

 <State 80>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('x', dfg_199.c:23) [40]  (7.3 ns)

 <State 81>: 6.95ns
The critical path consists of the following:
	'add' operation ('sh', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510) [47]  (1.64 ns)
	'select' operation ('ush') [51]  (0.697 ns)
	'lshr' operation ('r.V') [54]  (0 ns)
	'select' operation ('val') [59]  (4.61 ns)

 <State 82>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln21', dfg_199.c:21) [60]  (6.98 ns)

 <State 83>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln21', dfg_199.c:21) [60]  (6.98 ns)

 <State 84>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln21', dfg_199.c:21) [60]  (6.98 ns)

 <State 85>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln21', dfg_199.c:21) [60]  (6.98 ns)

 <State 86>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln21', dfg_199.c:21) [60]  (6.98 ns)

 <State 87>: 6.98ns
The critical path consists of the following:
	'mul' operation ('result', dfg_199.c:21) [61]  (6.98 ns)

 <State 88>: 6.98ns
The critical path consists of the following:
	'mul' operation ('result', dfg_199.c:21) [61]  (6.98 ns)

 <State 89>: 6.98ns
The critical path consists of the following:
	'mul' operation ('result', dfg_199.c:21) [61]  (6.98 ns)

 <State 90>: 6.98ns
The critical path consists of the following:
	'mul' operation ('result', dfg_199.c:21) [61]  (6.98 ns)

 <State 91>: 6.98ns
The critical path consists of the following:
	'mul' operation ('result', dfg_199.c:21) [61]  (6.98 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
