[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/ContAssignConst/slpp_all/surelog.log.

AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/ContAssignConst/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<271> s<270> l<10:1> el<8:5>
n<module> u<2> t<Module_keyword> p<107> s<3> l<10:1> el<10:7>
n<static_size_casting> u<3> t<StringConst> p<107> s<106> l<10:8> el<10:27>
n<> u<4> t<PortDir_Out> p<18> s<17> l<11:6> el<11:12>
n<> u<5> t<NetType_Wire> p<17> s<16> l<11:13> el<11:17>
n<7> u<6> t<IntConst> p<7> l<11:20> el<11:21>
n<> u<7> t<Primary_literal> p<8> c<6> l<11:20> el<11:21>
n<> u<8> t<Constant_primary> p<9> c<7> l<11:20> el<11:21>
n<> u<9> t<Constant_expression> p<14> c<8> s<13> l<11:20> el<11:21>
n<0> u<10> t<IntConst> p<11> l<11:22> el<11:23>
n<> u<11> t<Primary_literal> p<12> c<10> l<11:22> el<11:23>
n<> u<12> t<Constant_primary> p<13> c<11> l<11:22> el<11:23>
n<> u<13> t<Constant_expression> p<14> c<12> l<11:22> el<11:23>
n<> u<14> t<Constant_range> p<15> c<9> l<11:20> el<11:23>
n<> u<15> t<Packed_dimension> p<16> c<14> l<11:18> el<11:24>
n<> u<16> t<Data_type_or_implicit> p<17> c<15> l<11:18> el<11:24>
n<> u<17> t<Net_port_type> p<18> c<5> l<11:13> el<11:24>
n<> u<18> t<Net_port_header> p<20> c<4> s<19> l<11:6> el<11:24>
n<out1> u<19> t<StringConst> p<20> l<11:25> el<11:29>
n<> u<20> t<Ansi_port_declaration> p<106> c<18> s<37> l<11:6> el<11:29>
n<> u<21> t<PortDir_Out> p<35> s<34> l<12:6> el<12:12>
n<> u<22> t<NetType_Wire> p<34> s<33> l<12:13> el<12:17>
n<7> u<23> t<IntConst> p<24> l<12:20> el<12:21>
n<> u<24> t<Primary_literal> p<25> c<23> l<12:20> el<12:21>
n<> u<25> t<Constant_primary> p<26> c<24> l<12:20> el<12:21>
n<> u<26> t<Constant_expression> p<31> c<25> s<30> l<12:20> el<12:21>
n<0> u<27> t<IntConst> p<28> l<12:22> el<12:23>
n<> u<28> t<Primary_literal> p<29> c<27> l<12:22> el<12:23>
n<> u<29> t<Constant_primary> p<30> c<28> l<12:22> el<12:23>
n<> u<30> t<Constant_expression> p<31> c<29> l<12:22> el<12:23>
n<> u<31> t<Constant_range> p<32> c<26> l<12:20> el<12:23>
n<> u<32> t<Packed_dimension> p<33> c<31> l<12:18> el<12:24>
n<> u<33> t<Data_type_or_implicit> p<34> c<32> l<12:18> el<12:24>
n<> u<34> t<Net_port_type> p<35> c<22> l<12:13> el<12:24>
n<> u<35> t<Net_port_header> p<37> c<21> s<36> l<12:6> el<12:24>
n<out2> u<36> t<StringConst> p<37> l<12:25> el<12:29>
n<> u<37> t<Ansi_port_declaration> p<106> c<35> s<54> l<12:6> el<12:29>
n<> u<38> t<PortDir_Out> p<52> s<51> l<13:6> el<13:12>
n<> u<39> t<NetType_Wire> p<51> s<50> l<13:13> el<13:17>
n<15> u<40> t<IntConst> p<41> l<13:19> el<13:21>
n<> u<41> t<Primary_literal> p<42> c<40> l<13:19> el<13:21>
n<> u<42> t<Constant_primary> p<43> c<41> l<13:19> el<13:21>
n<> u<43> t<Constant_expression> p<48> c<42> s<47> l<13:19> el<13:21>
n<0> u<44> t<IntConst> p<45> l<13:22> el<13:23>
n<> u<45> t<Primary_literal> p<46> c<44> l<13:22> el<13:23>
n<> u<46> t<Constant_primary> p<47> c<45> l<13:22> el<13:23>
n<> u<47> t<Constant_expression> p<48> c<46> l<13:22> el<13:23>
n<> u<48> t<Constant_range> p<49> c<43> l<13:19> el<13:23>
n<> u<49> t<Packed_dimension> p<50> c<48> l<13:18> el<13:24>
n<> u<50> t<Data_type_or_implicit> p<51> c<49> l<13:18> el<13:24>
n<> u<51> t<Net_port_type> p<52> c<39> l<13:13> el<13:24>
n<> u<52> t<Net_port_header> p<54> c<38> s<53> l<13:6> el<13:24>
n<out3> u<53> t<StringConst> p<54> l<13:25> el<13:29>
n<> u<54> t<Ansi_port_declaration> p<106> c<52> s<71> l<13:6> el<13:29>
n<> u<55> t<PortDir_Out> p<69> s<68> l<14:5> el<14:11>
n<> u<56> t<NetType_Wire> p<68> s<67> l<14:12> el<14:16>
n<15> u<57> t<IntConst> p<58> l<14:18> el<14:20>
n<> u<58> t<Primary_literal> p<59> c<57> l<14:18> el<14:20>
n<> u<59> t<Constant_primary> p<60> c<58> l<14:18> el<14:20>
n<> u<60> t<Constant_expression> p<65> c<59> s<64> l<14:18> el<14:20>
n<0> u<61> t<IntConst> p<62> l<14:21> el<14:22>
n<> u<62> t<Primary_literal> p<63> c<61> l<14:21> el<14:22>
n<> u<63> t<Constant_primary> p<64> c<62> l<14:21> el<14:22>
n<> u<64> t<Constant_expression> p<65> c<63> l<14:21> el<14:22>
n<> u<65> t<Constant_range> p<66> c<60> l<14:18> el<14:22>
n<> u<66> t<Packed_dimension> p<67> c<65> l<14:17> el<14:23>
n<> u<67> t<Data_type_or_implicit> p<68> c<66> l<14:17> el<14:23>
n<> u<68> t<Net_port_type> p<69> c<56> l<14:12> el<14:23>
n<> u<69> t<Net_port_header> p<71> c<55> s<70> l<14:5> el<14:23>
n<out4> u<70> t<StringConst> p<71> l<14:24> el<14:28>
n<> u<71> t<Ansi_port_declaration> p<106> c<69> s<88> l<14:5> el<14:28>
n<> u<72> t<PortDir_Out> p<86> s<85> l<15:6> el<15:12>
n<> u<73> t<NetType_Wire> p<85> s<84> l<15:13> el<15:17>
n<15> u<74> t<IntConst> p<75> l<15:19> el<15:21>
n<> u<75> t<Primary_literal> p<76> c<74> l<15:19> el<15:21>
n<> u<76> t<Constant_primary> p<77> c<75> l<15:19> el<15:21>
n<> u<77> t<Constant_expression> p<82> c<76> s<81> l<15:19> el<15:21>
n<0> u<78> t<IntConst> p<79> l<15:22> el<15:23>
n<> u<79> t<Primary_literal> p<80> c<78> l<15:22> el<15:23>
n<> u<80> t<Constant_primary> p<81> c<79> l<15:22> el<15:23>
n<> u<81> t<Constant_expression> p<82> c<80> l<15:22> el<15:23>
n<> u<82> t<Constant_range> p<83> c<77> l<15:19> el<15:23>
n<> u<83> t<Packed_dimension> p<84> c<82> l<15:18> el<15:24>
n<> u<84> t<Data_type_or_implicit> p<85> c<83> l<15:18> el<15:24>
n<> u<85> t<Net_port_type> p<86> c<73> l<15:13> el<15:24>
n<> u<86> t<Net_port_header> p<88> c<72> s<87> l<15:6> el<15:24>
n<out5> u<87> t<StringConst> p<88> l<15:25> el<15:29>
n<> u<88> t<Ansi_port_declaration> p<106> c<86> s<105> l<15:6> el<15:29>
n<> u<89> t<PortDir_Out> p<103> s<102> l<16:5> el<16:11>
n<> u<90> t<NetType_Wire> p<102> s<101> l<16:12> el<16:16>
n<15> u<91> t<IntConst> p<92> l<16:18> el<16:20>
n<> u<92> t<Primary_literal> p<93> c<91> l<16:18> el<16:20>
n<> u<93> t<Constant_primary> p<94> c<92> l<16:18> el<16:20>
n<> u<94> t<Constant_expression> p<99> c<93> s<98> l<16:18> el<16:20>
n<0> u<95> t<IntConst> p<96> l<16:21> el<16:22>
n<> u<96> t<Primary_literal> p<97> c<95> l<16:21> el<16:22>
n<> u<97> t<Constant_primary> p<98> c<96> l<16:21> el<16:22>
n<> u<98> t<Constant_expression> p<99> c<97> l<16:21> el<16:22>
n<> u<99> t<Constant_range> p<100> c<94> l<16:18> el<16:22>
n<> u<100> t<Packed_dimension> p<101> c<99> l<16:17> el<16:23>
n<> u<101> t<Data_type_or_implicit> p<102> c<100> l<16:17> el<16:23>
n<> u<102> t<Net_port_type> p<103> c<90> l<16:12> el<16:23>
n<> u<103> t<Net_port_header> p<105> c<89> s<104> l<16:5> el<16:23>
n<out6> u<104> t<StringConst> p<105> l<16:24> el<16:28>
n<> u<105> t<Ansi_port_declaration> p<106> c<103> l<16:5> el<16:28>
n<> u<106> t<List_of_port_declarations> p<107> c<20> l<10:28> el<17:2>
n<> u<107> t<Module_ansi_header> p<268> c<2> s<128> l<10:1> el<17:3>
n<out1> u<108> t<StringConst> p<109> l<20:10> el<20:14>
n<> u<109> t<Ps_or_hierarchical_identifier> p<112> c<108> s<111> l<20:10> el<20:14>
n<> u<110> t<Constant_bit_select> p<111> l<20:15> el<20:15>
n<> u<111> t<Constant_select> p<112> c<110> l<20:15> el<20:15>
n<> u<112> t<Net_lvalue> p<123> c<109> s<122> l<20:10> el<20:14>
n<1> u<113> t<IntConst> p<114> l<20:17> el<20:18>
n<> u<114> t<Primary_literal> p<115> c<113> l<20:17> el<20:18>
n<> u<115> t<Primary> p<116> c<114> l<20:17> el<20:18>
n<> u<116> t<Expression> p<122> c<115> s<121> l<20:17> el<20:18>
n<15> u<117> t<IntConst> p<118> l<20:22> el<20:24>
n<> u<118> t<Primary_literal> p<119> c<117> l<20:22> el<20:24>
n<> u<119> t<Primary> p<120> c<118> l<20:22> el<20:24>
n<> u<120> t<Expression> p<122> c<119> l<20:22> el<20:24>
n<> u<121> t<BinOp_ShiftLeft> p<122> s<120> l<20:19> el<20:21>
n<> u<122> t<Expression> p<123> c<116> l<20:17> el<20:24>
n<> u<123> t<Net_assignment> p<124> c<112> l<20:10> el<20:24>
n<> u<124> t<List_of_net_assignments> p<125> c<123> l<20:10> el<20:24>
n<> u<125> t<Continuous_assign> p<126> c<124> l<20:3> el<20:25>
n<> u<126> t<Module_common_item> p<127> c<125> l<20:3> el<20:25>
n<> u<127> t<Module_or_generate_item> p<128> c<126> l<20:3> el<20:25>
n<> u<128> t<Non_port_module_item> p<268> c<127> s<155> l<20:3> el<20:25>
n<out2> u<129> t<StringConst> p<130> l<21:10> el<21:14>
n<> u<130> t<Ps_or_hierarchical_identifier> p<133> c<129> s<132> l<21:10> el<21:14>
n<> u<131> t<Constant_bit_select> p<132> l<21:15> el<21:15>
n<> u<132> t<Constant_select> p<133> c<131> l<21:15> el<21:15>
n<> u<133> t<Net_lvalue> p<150> c<130> s<149> l<21:10> el<21:14>
n<8> u<134> t<IntConst> p<135> l<21:17> el<21:18>
n<> u<135> t<Primary_literal> p<136> c<134> l<21:17> el<21:18>
n<> u<136> t<Casting_type> p<147> c<135> s<146> l<21:17> el<21:18>
n<1> u<137> t<IntConst> p<138> l<21:20> el<21:21>
n<> u<138> t<Primary_literal> p<139> c<137> l<21:20> el<21:21>
n<> u<139> t<Primary> p<140> c<138> l<21:20> el<21:21>
n<> u<140> t<Expression> p<146> c<139> s<145> l<21:20> el<21:21>
n<15> u<141> t<IntConst> p<142> l<21:25> el<21:27>
n<> u<142> t<Primary_literal> p<143> c<141> l<21:25> el<21:27>
n<> u<143> t<Primary> p<144> c<142> l<21:25> el<21:27>
n<> u<144> t<Expression> p<146> c<143> l<21:25> el<21:27>
n<> u<145> t<BinOp_ShiftLeft> p<146> s<144> l<21:22> el<21:24>
n<> u<146> t<Expression> p<147> c<140> l<21:20> el<21:27>
n<> u<147> t<Cast> p<148> c<136> l<21:17> el<21:28>
n<> u<148> t<Primary> p<149> c<147> l<21:17> el<21:28>
n<> u<149> t<Expression> p<150> c<148> l<21:17> el<21:28>
n<> u<150> t<Net_assignment> p<151> c<133> l<21:10> el<21:28>
n<> u<151> t<List_of_net_assignments> p<152> c<150> l<21:10> el<21:28>
n<> u<152> t<Continuous_assign> p<153> c<151> l<21:3> el<21:29>
n<> u<153> t<Module_common_item> p<154> c<152> l<21:3> el<21:29>
n<> u<154> t<Module_or_generate_item> p<155> c<153> l<21:3> el<21:29>
n<> u<155> t<Non_port_module_item> p<268> c<154> s<176> l<21:3> el<21:29>
n<out3> u<156> t<StringConst> p<157> l<24:10> el<24:14>
n<> u<157> t<Ps_or_hierarchical_identifier> p<160> c<156> s<159> l<24:10> el<24:14>
n<> u<158> t<Constant_bit_select> p<159> l<24:15> el<24:15>
n<> u<159> t<Constant_select> p<160> c<158> l<24:15> el<24:15>
n<> u<160> t<Net_lvalue> p<171> c<157> s<170> l<24:10> el<24:14>
n<1> u<161> t<IntConst> p<162> l<24:17> el<24:18>
n<> u<162> t<Primary_literal> p<163> c<161> l<24:17> el<24:18>
n<> u<163> t<Primary> p<164> c<162> l<24:17> el<24:18>
n<> u<164> t<Expression> p<170> c<163> s<169> l<24:17> el<24:18>
n<15> u<165> t<IntConst> p<166> l<24:22> el<24:24>
n<> u<166> t<Primary_literal> p<167> c<165> l<24:22> el<24:24>
n<> u<167> t<Primary> p<168> c<166> l<24:22> el<24:24>
n<> u<168> t<Expression> p<170> c<167> l<24:22> el<24:24>
n<> u<169> t<BinOp_ShiftLeft> p<170> s<168> l<24:19> el<24:21>
n<> u<170> t<Expression> p<171> c<164> l<24:17> el<24:24>
n<> u<171> t<Net_assignment> p<172> c<160> l<24:10> el<24:24>
n<> u<172> t<List_of_net_assignments> p<173> c<171> l<24:10> el<24:24>
n<> u<173> t<Continuous_assign> p<174> c<172> l<24:3> el<24:25>
n<> u<174> t<Module_common_item> p<175> c<173> l<24:3> el<24:25>
n<> u<175> t<Module_or_generate_item> p<176> c<174> l<24:3> el<24:25>
n<> u<176> t<Non_port_module_item> p<268> c<175> s<203> l<24:3> el<24:25>
n<out4> u<177> t<StringConst> p<178> l<25:10> el<25:14>
n<> u<178> t<Ps_or_hierarchical_identifier> p<181> c<177> s<180> l<25:10> el<25:14>
n<> u<179> t<Constant_bit_select> p<180> l<25:15> el<25:15>
n<> u<180> t<Constant_select> p<181> c<179> l<25:15> el<25:15>
n<> u<181> t<Net_lvalue> p<198> c<178> s<197> l<25:10> el<25:14>
n<8> u<182> t<IntConst> p<183> l<25:17> el<25:18>
n<> u<183> t<Primary_literal> p<184> c<182> l<25:17> el<25:18>
n<> u<184> t<Casting_type> p<195> c<183> s<194> l<25:17> el<25:18>
n<1> u<185> t<IntConst> p<186> l<25:20> el<25:21>
n<> u<186> t<Primary_literal> p<187> c<185> l<25:20> el<25:21>
n<> u<187> t<Primary> p<188> c<186> l<25:20> el<25:21>
n<> u<188> t<Expression> p<194> c<187> s<193> l<25:20> el<25:21>
n<15> u<189> t<IntConst> p<190> l<25:25> el<25:27>
n<> u<190> t<Primary_literal> p<191> c<189> l<25:25> el<25:27>
n<> u<191> t<Primary> p<192> c<190> l<25:25> el<25:27>
n<> u<192> t<Expression> p<194> c<191> l<25:25> el<25:27>
n<> u<193> t<BinOp_ShiftLeft> p<194> s<192> l<25:22> el<25:24>
n<> u<194> t<Expression> p<195> c<188> l<25:20> el<25:27>
n<> u<195> t<Cast> p<196> c<184> l<25:17> el<25:28>
n<> u<196> t<Primary> p<197> c<195> l<25:17> el<25:28>
n<> u<197> t<Expression> p<198> c<196> l<25:17> el<25:28>
n<> u<198> t<Net_assignment> p<199> c<181> l<25:10> el<25:28>
n<> u<199> t<List_of_net_assignments> p<200> c<198> l<25:10> el<25:28>
n<> u<200> t<Continuous_assign> p<201> c<199> l<25:3> el<25:29>
n<> u<201> t<Module_common_item> p<202> c<200> l<25:3> el<25:29>
n<> u<202> t<Module_or_generate_item> p<203> c<201> l<25:3> el<25:29>
n<> u<203> t<Non_port_module_item> p<268> c<202> s<236> l<25:3> el<25:29>
n<out5> u<204> t<StringConst> p<205> l<26:10> el<26:14>
n<> u<205> t<Ps_or_hierarchical_identifier> p<208> c<204> s<207> l<26:10> el<26:14>
n<> u<206> t<Constant_bit_select> p<207> l<26:15> el<26:15>
n<> u<207> t<Constant_select> p<208> c<206> l<26:15> el<26:15>
n<> u<208> t<Net_lvalue> p<231> c<205> s<230> l<26:10> el<26:14>
n<16> u<209> t<IntConst> p<210> l<26:17> el<26:19>
n<> u<210> t<Primary_literal> p<211> c<209> l<26:17> el<26:19>
n<> u<211> t<Casting_type> p<228> c<210> s<227> l<26:17> el<26:19>
n<8> u<212> t<IntConst> p<213> l<26:21> el<26:22>
n<> u<213> t<Primary_literal> p<214> c<212> l<26:21> el<26:22>
n<> u<214> t<Casting_type> p<225> c<213> s<224> l<26:21> el<26:22>
n<1> u<215> t<IntConst> p<216> l<26:24> el<26:25>
n<> u<216> t<Primary_literal> p<217> c<215> l<26:24> el<26:25>
n<> u<217> t<Primary> p<218> c<216> l<26:24> el<26:25>
n<> u<218> t<Expression> p<224> c<217> s<223> l<26:24> el<26:25>
n<15> u<219> t<IntConst> p<220> l<26:29> el<26:31>
n<> u<220> t<Primary_literal> p<221> c<219> l<26:29> el<26:31>
n<> u<221> t<Primary> p<222> c<220> l<26:29> el<26:31>
n<> u<222> t<Expression> p<224> c<221> l<26:29> el<26:31>
n<> u<223> t<BinOp_ShiftLeft> p<224> s<222> l<26:26> el<26:28>
n<> u<224> t<Expression> p<225> c<218> l<26:24> el<26:31>
n<> u<225> t<Cast> p<226> c<214> l<26:21> el<26:32>
n<> u<226> t<Primary> p<227> c<225> l<26:21> el<26:32>
n<> u<227> t<Expression> p<228> c<226> l<26:21> el<26:32>
n<> u<228> t<Cast> p<229> c<211> l<26:17> el<26:33>
n<> u<229> t<Primary> p<230> c<228> l<26:17> el<26:33>
n<> u<230> t<Expression> p<231> c<229> l<26:17> el<26:33>
n<> u<231> t<Net_assignment> p<232> c<208> l<26:10> el<26:33>
n<> u<232> t<List_of_net_assignments> p<233> c<231> l<26:10> el<26:33>
n<> u<233> t<Continuous_assign> p<234> c<232> l<26:3> el<26:34>
n<> u<234> t<Module_common_item> p<235> c<233> l<26:3> el<26:34>
n<> u<235> t<Module_or_generate_item> p<236> c<234> l<26:3> el<26:34>
n<> u<236> t<Non_port_module_item> p<268> c<235> s<265> l<26:3> el<26:34>
n<out6> u<237> t<StringConst> p<238> l<27:10> el<27:14>
n<> u<238> t<Ps_or_hierarchical_identifier> p<241> c<237> s<240> l<27:10> el<27:14>
n<> u<239> t<Constant_bit_select> p<240> l<27:15> el<27:15>
n<> u<240> t<Constant_select> p<241> c<239> l<27:15> el<27:15>
n<> u<241> t<Net_lvalue> p<260> c<238> s<259> l<27:10> el<27:14>
n<8> u<242> t<IntConst> p<243> l<27:18> el<27:19>
n<> u<243> t<Primary_literal> p<244> c<242> l<27:18> el<27:19>
n<> u<244> t<Primary> p<245> c<243> l<27:18> el<27:19>
n<> u<245> t<Expression> p<257> c<244> s<256> l<27:18> el<27:19>
n<2> u<246> t<IntConst> p<247> l<27:20> el<27:21>
n<> u<247> t<Primary_literal> p<248> c<246> l<27:20> el<27:21>
n<> u<248> t<Casting_type> p<253> c<247> s<252> l<27:20> el<27:21>
n<> u<249> t<Number_1Tickb1> p<250> l<27:23> el<27:27>
n<> u<250> t<Primary_literal> p<251> c<249> l<27:23> el<27:27>
n<> u<251> t<Primary> p<252> c<250> l<27:23> el<27:27>
n<> u<252> t<Expression> p<253> c<251> l<27:23> el<27:27>
n<> u<253> t<Cast> p<254> c<248> l<27:20> el<27:28>
n<> u<254> t<Primary> p<255> c<253> l<27:20> el<27:28>
n<> u<255> t<Expression> p<256> c<254> l<27:20> el<27:28>
n<> u<256> t<Concatenation> p<257> c<255> l<27:19> el<27:29>
n<> u<257> t<Multiple_concatenation> p<258> c<245> l<27:17> el<27:30>
n<> u<258> t<Primary> p<259> c<257> l<27:17> el<27:30>
n<> u<259> t<Expression> p<260> c<258> l<27:17> el<27:30>
n<> u<260> t<Net_assignment> p<261> c<241> l<27:10> el<27:30>
n<> u<261> t<List_of_net_assignments> p<262> c<260> l<27:10> el<27:30>
n<> u<262> t<Continuous_assign> p<263> c<261> l<27:3> el<27:31>
n<> u<263> t<Module_common_item> p<264> c<262> l<27:3> el<27:31>
n<> u<264> t<Module_or_generate_item> p<265> c<263> l<27:3> el<27:31>
n<> u<265> t<Non_port_module_item> p<268> c<264> s<267> l<27:3> el<27:31>
n<static_size_casting> u<266> t<StringConst> p<268> l<29:13> el<29:32>
n<> u<267> t<ENDMODULE> p<268> s<266> l<29:1> el<29:10>
n<> u<268> t<Module_declaration> p<269> c<107> l<10:1> el<29:32>
n<> u<269> t<Description> p<270> c<268> l<10:1> el<29:32>
n<> u<270> t<Source_text> p<271> c<269> l<10:1> el<29:32>
n<> u<271> t<Top_level_rule> c<1> l<10:1> el<29:32>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/ContAssignConst/dut.sv:10:1: No timescale set for "static_size_casting".

[INF:CP0300] Compilation...

[INF:CP0303] ${SURELOG_DIR}/tests/ContAssignConst/dut.sv:10:1: Compile module "work@static_size_casting".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] ${SURELOG_DIR}/tests/ContAssignConst/dut.sv:10:1: Top level module "work@static_size_casting".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
constant                                              89
cont_assign                                           12
design                                                 1
int_typespec                                           1
integer_typespec                                      10
logic_net                                             12
logic_typespec                                        18
module_inst                                            4
operation                                             24
port                                                  12
range                                                 24
ref_obj                                               24
ref_typespec                                          29
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...

=== UHDM Object Stats Begin (Elaborated Model) ===
constant                                              89
cont_assign                                           18
design                                                 1
int_typespec                                           1
integer_typespec                                      10
logic_net                                             12
logic_typespec                                        18
module_inst                                            4
operation                                             24
port                                                  18
range                                                 24
ref_obj                                               36
ref_typespec                                          35
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/ContAssignConst/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/ContAssignConst/slpp_all/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/ContAssignConst/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@static_size_casting)
|vpiElaborated:1
|vpiName:work@static_size_casting
|uhdmallModules:
\_module_inst: work@static_size_casting (work@static_size_casting), file:${SURELOG_DIR}/tests/ContAssignConst/dut.sv, line:10:1, endln:29:32
  |vpiParent:
  \_design: (work@static_size_casting)
  |vpiFullName:work@static_size_casting
  |vpiDefName:work@static_size_casting
  |vpiNet:
  \_logic_net: (work@static_size_casting.out1), line:11:25, endln:11:29
    |vpiParent:
    \_module_inst: work@static_size_casting (work@static_size_casting), file:${SURELOG_DIR}/tests/ContAssignConst/dut.sv, line:10:1, endln:29:32
    |vpiName:out1
    |vpiFullName:work@static_size_casting.out1
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@static_size_casting.out2), line:12:25, endln:12:29
    |vpiParent:
    \_module_inst: work@static_size_casting (work@static_size_casting), file:${SURELOG_DIR}/tests/ContAssignConst/dut.sv, line:10:1, endln:29:32
    |vpiName:out2
    |vpiFullName:work@static_size_casting.out2
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@static_size_casting.out3), line:13:25, endln:13:29
    |vpiParent:
    \_module_inst: work@static_size_casting (work@static_size_casting), file:${SURELOG_DIR}/tests/ContAssignConst/dut.sv, line:10:1, endln:29:32
    |vpiName:out3
    |vpiFullName:work@static_size_casting.out3
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@static_size_casting.out4), line:14:24, endln:14:28
    |vpiParent:
    \_module_inst: work@static_size_casting (work@static_size_casting), file:${SURELOG_DIR}/tests/ContAssignConst/dut.sv, line:10:1, endln:29:32
    |vpiName:out4
    |vpiFullName:work@static_size_casting.out4
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@static_size_casting.out5), line:15:25, endln:15:29
    |vpiParent:
    \_module_inst: work@static_size_casting (work@static_size_casting), file:${SURELOG_DIR}/tests/ContAssignConst/dut.sv, line:10:1, endln:29:32
    |vpiName:out5
    |vpiFullName:work@static_size_casting.out5
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@static_size_casting.out6), line:16:24, endln:16:28
    |vpiParent:
    \_module_inst: work@static_size_casting (work@static_size_casting), file:${SURELOG_DIR}/tests/ContAssignConst/dut.sv, line:10:1, endln:29:32
    |vpiName:out6
    |vpiFullName:work@static_size_casting.out6
    |vpiNetType:1
  |vpiPort:
  \_port: (out1), line:11:25, endln:11:29
    |vpiParent:
    \_module_inst: work@static_size_casting (work@static_size_casting), file:${SURELOG_DIR}/tests/ContAssignConst/dut.sv, line:10:1, endln:29:32
    |vpiName:out1
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@static_size_casting.out1.out1), line:11:25, endln:11:29
      |vpiParent:
      \_port: (out1), line:11:25, endln:11:29
      |vpiName:out1
      |vpiFullName:work@static_size_casting.out1.out1
      |vpiActual:
      \_logic_net: (work@static_size_casting.out1), line:11:25, endln:11:29
    |vpiTypedef:
    \_ref_typespec: (work@static_size_casting.out1)
      |vpiParent:
      \_port: (out1), line:11:25, endln:11:29
      |vpiFullName:work@static_size_casting.out1
      |vpiActual:
      \_logic_typespec: , line:11:13, endln:11:24
  |vpiPort:
  \_port: (out2), line:12:25, endln:12:29
    |vpiParent:
    \_module_inst: work@static_size_casting (work@static_size_casting), file:${SURELOG_DIR}/tests/ContAssignConst/dut.sv, line:10:1, endln:29:32
    |vpiName:out2
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@static_size_casting.out2.out2), line:12:25, endln:12:29
      |vpiParent:
      \_port: (out2), line:12:25, endln:12:29
      |vpiName:out2
      |vpiFullName:work@static_size_casting.out2.out2
      |vpiActual:
      \_logic_net: (work@static_size_casting.out2), line:12:25, endln:12:29
    |vpiTypedef:
    \_ref_typespec: (work@static_size_casting.out2)
      |vpiParent:
      \_port: (out2), line:12:25, endln:12:29
      |vpiFullName:work@static_size_casting.out2
      |vpiActual:
      \_logic_typespec: , line:12:13, endln:12:24
  |vpiPort:
  \_port: (out3), line:13:25, endln:13:29
    |vpiParent:
    \_module_inst: work@static_size_casting (work@static_size_casting), file:${SURELOG_DIR}/tests/ContAssignConst/dut.sv, line:10:1, endln:29:32
    |vpiName:out3
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@static_size_casting.out3.out3), line:13:25, endln:13:29
      |vpiParent:
      \_port: (out3), line:13:25, endln:13:29
      |vpiName:out3
      |vpiFullName:work@static_size_casting.out3.out3
      |vpiActual:
      \_logic_net: (work@static_size_casting.out3), line:13:25, endln:13:29
    |vpiTypedef:
    \_ref_typespec: (work@static_size_casting.out3)
      |vpiParent:
      \_port: (out3), line:13:25, endln:13:29
      |vpiFullName:work@static_size_casting.out3
      |vpiActual:
      \_logic_typespec: , line:13:13, endln:13:24
  |vpiPort:
  \_port: (out4), line:14:24, endln:14:28
    |vpiParent:
    \_module_inst: work@static_size_casting (work@static_size_casting), file:${SURELOG_DIR}/tests/ContAssignConst/dut.sv, line:10:1, endln:29:32
    |vpiName:out4
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@static_size_casting.out4.out4), line:14:24, endln:14:28
      |vpiParent:
      \_port: (out4), line:14:24, endln:14:28
      |vpiName:out4
      |vpiFullName:work@static_size_casting.out4.out4
      |vpiActual:
      \_logic_net: (work@static_size_casting.out4), line:14:24, endln:14:28
    |vpiTypedef:
    \_ref_typespec: (work@static_size_casting.out4)
      |vpiParent:
      \_port: (out4), line:14:24, endln:14:28
      |vpiFullName:work@static_size_casting.out4
      |vpiActual:
      \_logic_typespec: , line:14:12, endln:14:23
  |vpiPort:
  \_port: (out5), line:15:25, endln:15:29
    |vpiParent:
    \_module_inst: work@static_size_casting (work@static_size_casting), file:${SURELOG_DIR}/tests/ContAssignConst/dut.sv, line:10:1, endln:29:32
    |vpiName:out5
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@static_size_casting.out5.out5), line:15:25, endln:15:29
      |vpiParent:
      \_port: (out5), line:15:25, endln:15:29
      |vpiName:out5
      |vpiFullName:work@static_size_casting.out5.out5
      |vpiActual:
      \_logic_net: (work@static_size_casting.out5), line:15:25, endln:15:29
    |vpiTypedef:
    \_ref_typespec: (work@static_size_casting.out5)
      |vpiParent:
      \_port: (out5), line:15:25, endln:15:29
      |vpiFullName:work@static_size_casting.out5
      |vpiActual:
      \_logic_typespec: , line:15:13, endln:15:24
  |vpiPort:
  \_port: (out6), line:16:24, endln:16:28
    |vpiParent:
    \_module_inst: work@static_size_casting (work@static_size_casting), file:${SURELOG_DIR}/tests/ContAssignConst/dut.sv, line:10:1, endln:29:32
    |vpiName:out6
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@static_size_casting.out6.out6), line:16:24, endln:16:28
      |vpiParent:
      \_port: (out6), line:16:24, endln:16:28
      |vpiName:out6
      |vpiFullName:work@static_size_casting.out6.out6
      |vpiActual:
      \_logic_net: (work@static_size_casting.out6), line:16:24, endln:16:28
    |vpiTypedef:
    \_ref_typespec: (work@static_size_casting.out6)
      |vpiParent:
      \_port: (out6), line:16:24, endln:16:28
      |vpiFullName:work@static_size_casting.out6
      |vpiActual:
      \_logic_typespec: , line:16:12, endln:16:23
  |vpiContAssign:
  \_cont_assign: , line:20:10, endln:20:24
    |vpiParent:
    \_module_inst: work@static_size_casting (work@static_size_casting), file:${SURELOG_DIR}/tests/ContAssignConst/dut.sv, line:10:1, endln:29:32
    |vpiRhs:
    \_operation: , line:20:17, endln:20:24
      |vpiParent:
      \_cont_assign: , line:20:10, endln:20:24
      |vpiOpType:22
      |vpiOperand:
      \_constant: , line:20:17, endln:20:18
        |vpiParent:
        \_operation: , line:20:17, endln:20:24
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:20:22, endln:20:24
        |vpiParent:
        \_operation: , line:20:17, endln:20:24
        |vpiDecompile:15
        |vpiSize:64
        |UINT:15
        |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (work@static_size_casting.out1), line:20:10, endln:20:14
      |vpiParent:
      \_cont_assign: , line:20:10, endln:20:24
      |vpiName:out1
      |vpiFullName:work@static_size_casting.out1
      |vpiActual:
      \_logic_net: (work@static_size_casting.out1), line:11:25, endln:11:29
  |vpiContAssign:
  \_cont_assign: , line:21:10, endln:21:28
    |vpiParent:
    \_module_inst: work@static_size_casting (work@static_size_casting), file:${SURELOG_DIR}/tests/ContAssignConst/dut.sv, line:10:1, endln:29:32
    |vpiRhs:
    \_operation: , line:21:17, endln:21:28
      |vpiParent:
      \_cont_assign: , line:21:10, endln:21:28
      |vpiTypespec:
      \_ref_typespec: (work@static_size_casting)
        |vpiParent:
        \_operation: , line:21:17, endln:21:28
        |vpiFullName:work@static_size_casting
        |vpiActual:
        \_integer_typespec: , line:21:17, endln:21:18
      |vpiOpType:67
      |vpiOperand:
      \_operation: , line:21:20, endln:21:27
        |vpiParent:
        \_operation: , line:21:17, endln:21:28
        |vpiOpType:22
        |vpiOperand:
        \_constant: , line:21:20, endln:21:21
          |vpiParent:
          \_operation: , line:21:20, endln:21:27
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiOperand:
        \_constant: , line:21:25, endln:21:27
          |vpiParent:
          \_operation: , line:21:20, endln:21:27
          |vpiDecompile:15
          |vpiSize:64
          |UINT:15
          |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (work@static_size_casting.out2), line:21:10, endln:21:14
      |vpiParent:
      \_cont_assign: , line:21:10, endln:21:28
      |vpiName:out2
      |vpiFullName:work@static_size_casting.out2
      |vpiActual:
      \_logic_net: (work@static_size_casting.out2), line:12:25, endln:12:29
  |vpiContAssign:
  \_cont_assign: , line:24:10, endln:24:24
    |vpiParent:
    \_module_inst: work@static_size_casting (work@static_size_casting), file:${SURELOG_DIR}/tests/ContAssignConst/dut.sv, line:10:1, endln:29:32
    |vpiRhs:
    \_operation: , line:24:17, endln:24:24
      |vpiParent:
      \_cont_assign: , line:24:10, endln:24:24
      |vpiOpType:22
      |vpiOperand:
      \_constant: , line:24:17, endln:24:18
        |vpiParent:
        \_operation: , line:24:17, endln:24:24
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:24:22, endln:24:24
        |vpiParent:
        \_operation: , line:24:17, endln:24:24
        |vpiDecompile:15
        |vpiSize:64
        |UINT:15
        |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (work@static_size_casting.out3), line:24:10, endln:24:14
      |vpiParent:
      \_cont_assign: , line:24:10, endln:24:24
      |vpiName:out3
      |vpiFullName:work@static_size_casting.out3
      |vpiActual:
      \_logic_net: (work@static_size_casting.out3), line:13:25, endln:13:29
  |vpiContAssign:
  \_cont_assign: , line:25:10, endln:25:28
    |vpiParent:
    \_module_inst: work@static_size_casting (work@static_size_casting), file:${SURELOG_DIR}/tests/ContAssignConst/dut.sv, line:10:1, endln:29:32
    |vpiRhs:
    \_operation: , line:25:17, endln:25:28
      |vpiParent:
      \_cont_assign: , line:25:10, endln:25:28
      |vpiTypespec:
      \_ref_typespec: (work@static_size_casting)
        |vpiParent:
        \_operation: , line:25:17, endln:25:28
        |vpiFullName:work@static_size_casting
        |vpiActual:
        \_integer_typespec: , line:25:17, endln:25:18
      |vpiOpType:67
      |vpiOperand:
      \_operation: , line:25:20, endln:25:27
        |vpiParent:
        \_operation: , line:25:17, endln:25:28
        |vpiOpType:22
        |vpiOperand:
        \_constant: , line:25:20, endln:25:21
          |vpiParent:
          \_operation: , line:25:20, endln:25:27
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiOperand:
        \_constant: , line:25:25, endln:25:27
          |vpiParent:
          \_operation: , line:25:20, endln:25:27
          |vpiDecompile:15
          |vpiSize:64
          |UINT:15
          |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (work@static_size_casting.out4), line:25:10, endln:25:14
      |vpiParent:
      \_cont_assign: , line:25:10, endln:25:28
      |vpiName:out4
      |vpiFullName:work@static_size_casting.out4
      |vpiActual:
      \_logic_net: (work@static_size_casting.out4), line:14:24, endln:14:28
  |vpiContAssign:
  \_cont_assign: , line:26:10, endln:26:33
    |vpiParent:
    \_module_inst: work@static_size_casting (work@static_size_casting), file:${SURELOG_DIR}/tests/ContAssignConst/dut.sv, line:10:1, endln:29:32
    |vpiRhs:
    \_operation: , line:26:17, endln:26:33
      |vpiParent:
      \_cont_assign: , line:26:10, endln:26:33
      |vpiTypespec:
      \_ref_typespec: (work@static_size_casting)
        |vpiParent:
        \_operation: , line:26:17, endln:26:33
        |vpiFullName:work@static_size_casting
        |vpiActual:
        \_integer_typespec: , line:26:17, endln:26:19
      |vpiOpType:67
      |vpiOperand:
      \_operation: , line:26:21, endln:26:32
        |vpiParent:
        \_operation: , line:26:17, endln:26:33
        |vpiTypespec:
        \_ref_typespec: (work@static_size_casting)
          |vpiParent:
          \_operation: , line:26:21, endln:26:32
          |vpiFullName:work@static_size_casting
          |vpiActual:
          \_integer_typespec: , line:26:21, endln:26:22
        |vpiOpType:67
        |vpiOperand:
        \_operation: , line:26:24, endln:26:31
          |vpiParent:
          \_operation: , line:26:21, endln:26:32
          |vpiOpType:22
          |vpiOperand:
          \_constant: , line:26:24, endln:26:25
            |vpiParent:
            \_operation: , line:26:24, endln:26:31
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
          |vpiOperand:
          \_constant: , line:26:29, endln:26:31
            |vpiParent:
            \_operation: , line:26:24, endln:26:31
            |vpiDecompile:15
            |vpiSize:64
            |UINT:15
            |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (work@static_size_casting.out5), line:26:10, endln:26:14
      |vpiParent:
      \_cont_assign: , line:26:10, endln:26:33
      |vpiName:out5
      |vpiFullName:work@static_size_casting.out5
      |vpiActual:
      \_logic_net: (work@static_size_casting.out5), line:15:25, endln:15:29
  |vpiContAssign:
  \_cont_assign: , line:27:10, endln:27:30
    |vpiParent:
    \_module_inst: work@static_size_casting (work@static_size_casting), file:${SURELOG_DIR}/tests/ContAssignConst/dut.sv, line:10:1, endln:29:32
    |vpiRhs:
    \_operation: , line:27:17, endln:27:30
      |vpiParent:
      \_cont_assign: , line:27:10, endln:27:30
      |vpiOpType:34
      |vpiOperand:
      \_constant: , line:27:18, endln:27:19
        |vpiDecompile:8
        |vpiSize:64
        |UINT:8
        |vpiConstType:9
      |vpiOperand:
      \_operation: , line:27:19, endln:27:29
        |vpiParent:
        \_operation: , line:27:17, endln:27:30
        |vpiOpType:33
        |vpiOperand:
        \_operation: , line:27:20, endln:27:28
          |vpiParent:
          \_operation: , line:27:19, endln:27:29
          |vpiTypespec:
          \_ref_typespec: (work@static_size_casting)
            |vpiParent:
            \_operation: , line:27:20, endln:27:28
            |vpiFullName:work@static_size_casting
            |vpiActual:
            \_integer_typespec: , line:27:20, endln:27:21
          |vpiOpType:67
          |vpiOperand:
          \_constant: , line:27:23, endln:27:27
            |vpiParent:
            \_operation: , line:27:20, endln:27:28
            |vpiDecompile:1'b1
            |vpiSize:1
            |BIN:1
            |vpiConstType:3
    |vpiLhs:
    \_ref_obj: (work@static_size_casting.out6), line:27:10, endln:27:14
      |vpiParent:
      \_cont_assign: , line:27:10, endln:27:30
      |vpiName:out6
      |vpiFullName:work@static_size_casting.out6
      |vpiActual:
      \_logic_net: (work@static_size_casting.out6), line:16:24, endln:16:28
  |vpiEndLabel:static_size_casting
|uhdmtopModules:
\_module_inst: work@static_size_casting (work@static_size_casting), file:${SURELOG_DIR}/tests/ContAssignConst/dut.sv, line:10:1, endln:29:32
  |vpiName:work@static_size_casting
  |vpiDefName:work@static_size_casting
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@static_size_casting.out1), line:11:25, endln:11:29
    |vpiParent:
    \_module_inst: work@static_size_casting (work@static_size_casting), file:${SURELOG_DIR}/tests/ContAssignConst/dut.sv, line:10:1, endln:29:32
    |vpiTypespec:
    \_ref_typespec: (work@static_size_casting.out1)
      |vpiParent:
      \_logic_net: (work@static_size_casting.out1), line:11:25, endln:11:29
      |vpiFullName:work@static_size_casting.out1
      |vpiActual:
      \_logic_typespec: , line:11:13, endln:11:24
    |vpiName:out1
    |vpiFullName:work@static_size_casting.out1
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@static_size_casting.out2), line:12:25, endln:12:29
    |vpiParent:
    \_module_inst: work@static_size_casting (work@static_size_casting), file:${SURELOG_DIR}/tests/ContAssignConst/dut.sv, line:10:1, endln:29:32
    |vpiTypespec:
    \_ref_typespec: (work@static_size_casting.out2)
      |vpiParent:
      \_logic_net: (work@static_size_casting.out2), line:12:25, endln:12:29
      |vpiFullName:work@static_size_casting.out2
      |vpiActual:
      \_logic_typespec: , line:12:13, endln:12:24
    |vpiName:out2
    |vpiFullName:work@static_size_casting.out2
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@static_size_casting.out3), line:13:25, endln:13:29
    |vpiParent:
    \_module_inst: work@static_size_casting (work@static_size_casting), file:${SURELOG_DIR}/tests/ContAssignConst/dut.sv, line:10:1, endln:29:32
    |vpiTypespec:
    \_ref_typespec: (work@static_size_casting.out3)
      |vpiParent:
      \_logic_net: (work@static_size_casting.out3), line:13:25, endln:13:29
      |vpiFullName:work@static_size_casting.out3
      |vpiActual:
      \_logic_typespec: , line:13:13, endln:13:24
    |vpiName:out3
    |vpiFullName:work@static_size_casting.out3
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@static_size_casting.out4), line:14:24, endln:14:28
    |vpiParent:
    \_module_inst: work@static_size_casting (work@static_size_casting), file:${SURELOG_DIR}/tests/ContAssignConst/dut.sv, line:10:1, endln:29:32
    |vpiTypespec:
    \_ref_typespec: (work@static_size_casting.out4)
      |vpiParent:
      \_logic_net: (work@static_size_casting.out4), line:14:24, endln:14:28
      |vpiFullName:work@static_size_casting.out4
      |vpiActual:
      \_logic_typespec: , line:14:12, endln:14:23
    |vpiName:out4
    |vpiFullName:work@static_size_casting.out4
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@static_size_casting.out5), line:15:25, endln:15:29
    |vpiParent:
    \_module_inst: work@static_size_casting (work@static_size_casting), file:${SURELOG_DIR}/tests/ContAssignConst/dut.sv, line:10:1, endln:29:32
    |vpiTypespec:
    \_ref_typespec: (work@static_size_casting.out5)
      |vpiParent:
      \_logic_net: (work@static_size_casting.out5), line:15:25, endln:15:29
      |vpiFullName:work@static_size_casting.out5
      |vpiActual:
      \_logic_typespec: , line:15:13, endln:15:24
    |vpiName:out5
    |vpiFullName:work@static_size_casting.out5
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@static_size_casting.out6), line:16:24, endln:16:28
    |vpiParent:
    \_module_inst: work@static_size_casting (work@static_size_casting), file:${SURELOG_DIR}/tests/ContAssignConst/dut.sv, line:10:1, endln:29:32
    |vpiTypespec:
    \_ref_typespec: (work@static_size_casting.out6)
      |vpiParent:
      \_logic_net: (work@static_size_casting.out6), line:16:24, endln:16:28
      |vpiFullName:work@static_size_casting.out6
      |vpiActual:
      \_logic_typespec: , line:16:12, endln:16:23
    |vpiName:out6
    |vpiFullName:work@static_size_casting.out6
    |vpiNetType:1
  |vpiTopModule:1
  |vpiPort:
  \_port: (out1), line:11:25, endln:11:29
    |vpiParent:
    \_module_inst: work@static_size_casting (work@static_size_casting), file:${SURELOG_DIR}/tests/ContAssignConst/dut.sv, line:10:1, endln:29:32
    |vpiName:out1
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@static_size_casting.out1), line:11:25, endln:11:29
      |vpiParent:
      \_port: (out1), line:11:25, endln:11:29
      |vpiName:out1
      |vpiFullName:work@static_size_casting.out1
      |vpiActual:
      \_logic_net: (work@static_size_casting.out1), line:11:25, endln:11:29
    |vpiTypedef:
    \_ref_typespec: (work@static_size_casting.out1)
      |vpiParent:
      \_port: (out1), line:11:25, endln:11:29
      |vpiFullName:work@static_size_casting.out1
      |vpiActual:
      \_logic_typespec: , line:11:13, endln:11:24
    |vpiInstance:
    \_module_inst: work@static_size_casting (work@static_size_casting), file:${SURELOG_DIR}/tests/ContAssignConst/dut.sv, line:10:1, endln:29:32
  |vpiPort:
  \_port: (out2), line:12:25, endln:12:29
    |vpiParent:
    \_module_inst: work@static_size_casting (work@static_size_casting), file:${SURELOG_DIR}/tests/ContAssignConst/dut.sv, line:10:1, endln:29:32
    |vpiName:out2
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@static_size_casting.out2), line:12:25, endln:12:29
      |vpiParent:
      \_port: (out2), line:12:25, endln:12:29
      |vpiName:out2
      |vpiFullName:work@static_size_casting.out2
      |vpiActual:
      \_logic_net: (work@static_size_casting.out2), line:12:25, endln:12:29
    |vpiTypedef:
    \_ref_typespec: (work@static_size_casting.out2)
      |vpiParent:
      \_port: (out2), line:12:25, endln:12:29
      |vpiFullName:work@static_size_casting.out2
      |vpiActual:
      \_logic_typespec: , line:12:13, endln:12:24
    |vpiInstance:
    \_module_inst: work@static_size_casting (work@static_size_casting), file:${SURELOG_DIR}/tests/ContAssignConst/dut.sv, line:10:1, endln:29:32
  |vpiPort:
  \_port: (out3), line:13:25, endln:13:29
    |vpiParent:
    \_module_inst: work@static_size_casting (work@static_size_casting), file:${SURELOG_DIR}/tests/ContAssignConst/dut.sv, line:10:1, endln:29:32
    |vpiName:out3
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@static_size_casting.out3), line:13:25, endln:13:29
      |vpiParent:
      \_port: (out3), line:13:25, endln:13:29
      |vpiName:out3
      |vpiFullName:work@static_size_casting.out3
      |vpiActual:
      \_logic_net: (work@static_size_casting.out3), line:13:25, endln:13:29
    |vpiTypedef:
    \_ref_typespec: (work@static_size_casting.out3)
      |vpiParent:
      \_port: (out3), line:13:25, endln:13:29
      |vpiFullName:work@static_size_casting.out3
      |vpiActual:
      \_logic_typespec: , line:13:13, endln:13:24
    |vpiInstance:
    \_module_inst: work@static_size_casting (work@static_size_casting), file:${SURELOG_DIR}/tests/ContAssignConst/dut.sv, line:10:1, endln:29:32
  |vpiPort:
  \_port: (out4), line:14:24, endln:14:28
    |vpiParent:
    \_module_inst: work@static_size_casting (work@static_size_casting), file:${SURELOG_DIR}/tests/ContAssignConst/dut.sv, line:10:1, endln:29:32
    |vpiName:out4
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@static_size_casting.out4), line:14:24, endln:14:28
      |vpiParent:
      \_port: (out4), line:14:24, endln:14:28
      |vpiName:out4
      |vpiFullName:work@static_size_casting.out4
      |vpiActual:
      \_logic_net: (work@static_size_casting.out4), line:14:24, endln:14:28
    |vpiTypedef:
    \_ref_typespec: (work@static_size_casting.out4)
      |vpiParent:
      \_port: (out4), line:14:24, endln:14:28
      |vpiFullName:work@static_size_casting.out4
      |vpiActual:
      \_logic_typespec: , line:14:12, endln:14:23
    |vpiInstance:
    \_module_inst: work@static_size_casting (work@static_size_casting), file:${SURELOG_DIR}/tests/ContAssignConst/dut.sv, line:10:1, endln:29:32
  |vpiPort:
  \_port: (out5), line:15:25, endln:15:29
    |vpiParent:
    \_module_inst: work@static_size_casting (work@static_size_casting), file:${SURELOG_DIR}/tests/ContAssignConst/dut.sv, line:10:1, endln:29:32
    |vpiName:out5
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@static_size_casting.out5), line:15:25, endln:15:29
      |vpiParent:
      \_port: (out5), line:15:25, endln:15:29
      |vpiName:out5
      |vpiFullName:work@static_size_casting.out5
      |vpiActual:
      \_logic_net: (work@static_size_casting.out5), line:15:25, endln:15:29
    |vpiTypedef:
    \_ref_typespec: (work@static_size_casting.out5)
      |vpiParent:
      \_port: (out5), line:15:25, endln:15:29
      |vpiFullName:work@static_size_casting.out5
      |vpiActual:
      \_logic_typespec: , line:15:13, endln:15:24
    |vpiInstance:
    \_module_inst: work@static_size_casting (work@static_size_casting), file:${SURELOG_DIR}/tests/ContAssignConst/dut.sv, line:10:1, endln:29:32
  |vpiPort:
  \_port: (out6), line:16:24, endln:16:28
    |vpiParent:
    \_module_inst: work@static_size_casting (work@static_size_casting), file:${SURELOG_DIR}/tests/ContAssignConst/dut.sv, line:10:1, endln:29:32
    |vpiName:out6
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@static_size_casting.out6), line:16:24, endln:16:28
      |vpiParent:
      \_port: (out6), line:16:24, endln:16:28
      |vpiName:out6
      |vpiFullName:work@static_size_casting.out6
      |vpiActual:
      \_logic_net: (work@static_size_casting.out6), line:16:24, endln:16:28
    |vpiTypedef:
    \_ref_typespec: (work@static_size_casting.out6)
      |vpiParent:
      \_port: (out6), line:16:24, endln:16:28
      |vpiFullName:work@static_size_casting.out6
      |vpiActual:
      \_logic_typespec: , line:16:12, endln:16:23
    |vpiInstance:
    \_module_inst: work@static_size_casting (work@static_size_casting), file:${SURELOG_DIR}/tests/ContAssignConst/dut.sv, line:10:1, endln:29:32
  |vpiContAssign:
  \_cont_assign: , line:20:10, endln:20:24
    |vpiParent:
    \_module_inst: work@static_size_casting (work@static_size_casting), file:${SURELOG_DIR}/tests/ContAssignConst/dut.sv, line:10:1, endln:29:32
    |vpiRhs:
    \_constant: 
      |vpiDecompile:0
      |vpiSize:8
      |UINT:0
      |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (work@static_size_casting.out1), line:20:10, endln:20:14
      |vpiParent:
      \_cont_assign: , line:20:10, endln:20:24
      |vpiName:out1
      |vpiFullName:work@static_size_casting.out1
      |vpiActual:
      \_logic_net: (work@static_size_casting.out1), line:11:25, endln:11:29
  |vpiContAssign:
  \_cont_assign: , line:21:10, endln:21:28
    |vpiParent:
    \_module_inst: work@static_size_casting (work@static_size_casting), file:${SURELOG_DIR}/tests/ContAssignConst/dut.sv, line:10:1, endln:29:32
    |vpiRhs:
    \_constant: 
      |vpiDecompile:0
      |vpiSize:8
      |UINT:0
      |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (work@static_size_casting.out2), line:21:10, endln:21:14
      |vpiParent:
      \_cont_assign: , line:21:10, endln:21:28
      |vpiName:out2
      |vpiFullName:work@static_size_casting.out2
      |vpiActual:
      \_logic_net: (work@static_size_casting.out2), line:12:25, endln:12:29
  |vpiContAssign:
  \_cont_assign: , line:24:10, endln:24:24
    |vpiParent:
    \_module_inst: work@static_size_casting (work@static_size_casting), file:${SURELOG_DIR}/tests/ContAssignConst/dut.sv, line:10:1, endln:29:32
    |vpiRhs:
    \_constant: 
      |vpiDecompile:32768
      |vpiSize:16
      |UINT:32768
      |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (work@static_size_casting.out3), line:24:10, endln:24:14
      |vpiParent:
      \_cont_assign: , line:24:10, endln:24:24
      |vpiName:out3
      |vpiFullName:work@static_size_casting.out3
      |vpiActual:
      \_logic_net: (work@static_size_casting.out3), line:13:25, endln:13:29
  |vpiContAssign:
  \_cont_assign: , line:25:10, endln:25:28
    |vpiParent:
    \_module_inst: work@static_size_casting (work@static_size_casting), file:${SURELOG_DIR}/tests/ContAssignConst/dut.sv, line:10:1, endln:29:32
    |vpiRhs:
    \_constant: 
      |vpiDecompile:0
      |vpiSize:16
      |UINT:0
      |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (work@static_size_casting.out4), line:25:10, endln:25:14
      |vpiParent:
      \_cont_assign: , line:25:10, endln:25:28
      |vpiName:out4
      |vpiFullName:work@static_size_casting.out4
      |vpiActual:
      \_logic_net: (work@static_size_casting.out4), line:14:24, endln:14:28
  |vpiContAssign:
  \_cont_assign: , line:26:10, endln:26:33
    |vpiParent:
    \_module_inst: work@static_size_casting (work@static_size_casting), file:${SURELOG_DIR}/tests/ContAssignConst/dut.sv, line:10:1, endln:29:32
    |vpiRhs:
    \_constant: 
      |vpiDecompile:0
      |vpiSize:16
      |UINT:0
      |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (work@static_size_casting.out5), line:26:10, endln:26:14
      |vpiParent:
      \_cont_assign: , line:26:10, endln:26:33
      |vpiName:out5
      |vpiFullName:work@static_size_casting.out5
      |vpiActual:
      \_logic_net: (work@static_size_casting.out5), line:15:25, endln:15:29
  |vpiContAssign:
  \_cont_assign: , line:27:10, endln:27:30
    |vpiParent:
    \_module_inst: work@static_size_casting (work@static_size_casting), file:${SURELOG_DIR}/tests/ContAssignConst/dut.sv, line:10:1, endln:29:32
    |vpiRhs:
    \_constant: 
      |vpiDecompile:0101010101010101
      |vpiSize:16
      |BIN:0101010101010101
      |vpiTypespec:
      \_ref_typespec: 
        |vpiParent:
        \_constant: 
        |vpiActual:
        \_int_typespec: 
      |vpiConstType:3
    |vpiLhs:
    \_ref_obj: (work@static_size_casting.out6), line:27:10, endln:27:14
      |vpiParent:
      \_cont_assign: , line:27:10, endln:27:30
      |vpiName:out6
      |vpiFullName:work@static_size_casting.out6
      |vpiActual:
      \_logic_net: (work@static_size_casting.out6), line:16:24, endln:16:28
\_weaklyReferenced:
\_integer_typespec: , line:21:17, endln:21:18
  |INT:8
\_integer_typespec: , line:25:17, endln:25:18
  |INT:8
\_integer_typespec: , line:26:21, endln:26:22
  |INT:8
\_integer_typespec: , line:26:17, endln:26:19
  |INT:16
\_integer_typespec: , line:27:20, endln:27:21
  |INT:2
\_logic_typespec: , line:11:13, endln:11:24
  |vpiRange:
  \_range: , line:11:18, endln:11:24
    |vpiParent:
    \_logic_typespec: , line:11:13, endln:11:24
    |vpiLeftRange:
    \_constant: , line:11:20, endln:11:21
      |vpiParent:
      \_range: , line:11:18, endln:11:24
      |vpiDecompile:7
      |vpiSize:64
      |UINT:7
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:11:22, endln:11:23
      |vpiParent:
      \_range: , line:11:18, endln:11:24
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:12:13, endln:12:24
  |vpiRange:
  \_range: , line:12:18, endln:12:24
    |vpiParent:
    \_logic_typespec: , line:12:13, endln:12:24
    |vpiLeftRange:
    \_constant: , line:12:20, endln:12:21
      |vpiParent:
      \_range: , line:12:18, endln:12:24
      |vpiDecompile:7
      |vpiSize:64
      |UINT:7
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:12:22, endln:12:23
      |vpiParent:
      \_range: , line:12:18, endln:12:24
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:13:13, endln:13:24
  |vpiRange:
  \_range: , line:13:18, endln:13:24
    |vpiParent:
    \_logic_typespec: , line:13:13, endln:13:24
    |vpiLeftRange:
    \_constant: , line:13:19, endln:13:21
      |vpiParent:
      \_range: , line:13:18, endln:13:24
      |vpiDecompile:15
      |vpiSize:64
      |UINT:15
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:13:22, endln:13:23
      |vpiParent:
      \_range: , line:13:18, endln:13:24
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:14:12, endln:14:23
  |vpiRange:
  \_range: , line:14:17, endln:14:23
    |vpiParent:
    \_logic_typespec: , line:14:12, endln:14:23
    |vpiLeftRange:
    \_constant: , line:14:18, endln:14:20
      |vpiParent:
      \_range: , line:14:17, endln:14:23
      |vpiDecompile:15
      |vpiSize:64
      |UINT:15
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:14:21, endln:14:22
      |vpiParent:
      \_range: , line:14:17, endln:14:23
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:15:13, endln:15:24
  |vpiRange:
  \_range: , line:15:18, endln:15:24
    |vpiParent:
    \_logic_typespec: , line:15:13, endln:15:24
    |vpiLeftRange:
    \_constant: , line:15:19, endln:15:21
      |vpiParent:
      \_range: , line:15:18, endln:15:24
      |vpiDecompile:15
      |vpiSize:64
      |UINT:15
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:15:22, endln:15:23
      |vpiParent:
      \_range: , line:15:18, endln:15:24
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:16:12, endln:16:23
  |vpiRange:
  \_range: , line:16:17, endln:16:23
    |vpiParent:
    \_logic_typespec: , line:16:12, endln:16:23
    |vpiLeftRange:
    \_constant: , line:16:18, endln:16:20
      |vpiParent:
      \_range: , line:16:17, endln:16:23
      |vpiDecompile:15
      |vpiSize:64
      |UINT:15
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:16:21, endln:16:22
      |vpiParent:
      \_range: , line:16:17, endln:16:23
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:11:13, endln:11:24
  |vpiRange:
  \_range: , line:11:18, endln:11:24
    |vpiParent:
    \_logic_typespec: , line:11:13, endln:11:24
    |vpiLeftRange:
    \_constant: , line:11:20, endln:11:21
      |vpiParent:
      \_range: , line:11:18, endln:11:24
      |vpiDecompile:7
      |vpiSize:64
      |UINT:7
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:11:22, endln:11:23
      |vpiParent:
      \_range: , line:11:18, endln:11:24
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:12:13, endln:12:24
  |vpiRange:
  \_range: , line:12:18, endln:12:24
    |vpiParent:
    \_logic_typespec: , line:12:13, endln:12:24
    |vpiLeftRange:
    \_constant: , line:12:20, endln:12:21
      |vpiParent:
      \_range: , line:12:18, endln:12:24
      |vpiDecompile:7
      |vpiSize:64
      |UINT:7
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:12:22, endln:12:23
      |vpiParent:
      \_range: , line:12:18, endln:12:24
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:13:13, endln:13:24
  |vpiRange:
  \_range: , line:13:18, endln:13:24
    |vpiParent:
    \_logic_typespec: , line:13:13, endln:13:24
    |vpiLeftRange:
    \_constant: , line:13:19, endln:13:21
      |vpiParent:
      \_range: , line:13:18, endln:13:24
      |vpiDecompile:15
      |vpiSize:64
      |UINT:15
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:13:22, endln:13:23
      |vpiParent:
      \_range: , line:13:18, endln:13:24
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:14:12, endln:14:23
  |vpiRange:
  \_range: , line:14:17, endln:14:23
    |vpiParent:
    \_logic_typespec: , line:14:12, endln:14:23
    |vpiLeftRange:
    \_constant: , line:14:18, endln:14:20
      |vpiParent:
      \_range: , line:14:17, endln:14:23
      |vpiDecompile:15
      |vpiSize:64
      |UINT:15
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:14:21, endln:14:22
      |vpiParent:
      \_range: , line:14:17, endln:14:23
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:15:13, endln:15:24
  |vpiRange:
  \_range: , line:15:18, endln:15:24
    |vpiParent:
    \_logic_typespec: , line:15:13, endln:15:24
    |vpiLeftRange:
    \_constant: , line:15:19, endln:15:21
      |vpiParent:
      \_range: , line:15:18, endln:15:24
      |vpiDecompile:15
      |vpiSize:64
      |UINT:15
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:15:22, endln:15:23
      |vpiParent:
      \_range: , line:15:18, endln:15:24
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:16:12, endln:16:23
  |vpiRange:
  \_range: , line:16:17, endln:16:23
    |vpiParent:
    \_logic_typespec: , line:16:12, endln:16:23
    |vpiLeftRange:
    \_constant: , line:16:18, endln:16:20
      |vpiParent:
      \_range: , line:16:17, endln:16:23
      |vpiDecompile:15
      |vpiSize:64
      |UINT:15
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:16:21, endln:16:22
      |vpiParent:
      \_range: , line:16:17, endln:16:23
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:11:13, endln:11:24
  |vpiRange:
  \_range: , line:11:18, endln:11:24
    |vpiParent:
    \_logic_typespec: , line:11:13, endln:11:24
    |vpiLeftRange:
    \_constant: , line:11:20, endln:11:21
      |vpiParent:
      \_range: , line:11:18, endln:11:24
      |vpiDecompile:7
      |vpiSize:64
      |UINT:7
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:11:22, endln:11:23
      |vpiParent:
      \_range: , line:11:18, endln:11:24
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:12:13, endln:12:24
  |vpiRange:
  \_range: , line:12:18, endln:12:24
    |vpiParent:
    \_logic_typespec: , line:12:13, endln:12:24
    |vpiLeftRange:
    \_constant: , line:12:20, endln:12:21
      |vpiParent:
      \_range: , line:12:18, endln:12:24
      |vpiDecompile:7
      |vpiSize:64
      |UINT:7
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:12:22, endln:12:23
      |vpiParent:
      \_range: , line:12:18, endln:12:24
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:13:13, endln:13:24
  |vpiRange:
  \_range: , line:13:18, endln:13:24
    |vpiParent:
    \_logic_typespec: , line:13:13, endln:13:24
    |vpiLeftRange:
    \_constant: , line:13:19, endln:13:21
      |vpiParent:
      \_range: , line:13:18, endln:13:24
      |vpiDecompile:15
      |vpiSize:64
      |UINT:15
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:13:22, endln:13:23
      |vpiParent:
      \_range: , line:13:18, endln:13:24
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:14:12, endln:14:23
  |vpiRange:
  \_range: , line:14:17, endln:14:23
    |vpiParent:
    \_logic_typespec: , line:14:12, endln:14:23
    |vpiLeftRange:
    \_constant: , line:14:18, endln:14:20
      |vpiParent:
      \_range: , line:14:17, endln:14:23
      |vpiDecompile:15
      |vpiSize:64
      |UINT:15
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:14:21, endln:14:22
      |vpiParent:
      \_range: , line:14:17, endln:14:23
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:15:13, endln:15:24
  |vpiRange:
  \_range: , line:15:18, endln:15:24
    |vpiParent:
    \_logic_typespec: , line:15:13, endln:15:24
    |vpiLeftRange:
    \_constant: , line:15:19, endln:15:21
      |vpiParent:
      \_range: , line:15:18, endln:15:24
      |vpiDecompile:15
      |vpiSize:64
      |UINT:15
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:15:22, endln:15:23
      |vpiParent:
      \_range: , line:15:18, endln:15:24
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:16:12, endln:16:23
  |vpiRange:
  \_range: , line:16:17, endln:16:23
    |vpiParent:
    \_logic_typespec: , line:16:12, endln:16:23
    |vpiLeftRange:
    \_constant: , line:16:18, endln:16:20
      |vpiParent:
      \_range: , line:16:17, endln:16:23
      |vpiDecompile:15
      |vpiSize:64
      |UINT:15
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:16:21, endln:16:22
      |vpiParent:
      \_range: , line:16:17, endln:16:23
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_int_typespec: 
  |UINT:2
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/ContAssignConst/dut.sv | ${SURELOG_DIR}/build/regression/ContAssignConst/roundtrip/dut_000.sv | 20 | 29 |