{
    "name": "simodense",
    "folder": "simodense",
    "sim_files": [
        "Benchmarks/simple_vector_add/custom.v",
        "RTL_and_simulation/caches.v",
        "RTL_and_simulation/cpu.v",
        "RTL_and_simulation/custom.v",
        "RTL_and_simulation/system.v",
        "RTL_and_simulation/testbench.v"
    ],
    "files": [
        "FPGA_Implementation_AXI_peripheral/MAXI_ip.v",
        "FPGA_Implementation_AXI_peripheral/MAXI_ip_doublewidth.v",
        "FPGA_Implementation_AXI_peripheral/SAXI_ip.v",
        "FPGA_Implementation_AXI_peripheral/caches.v",
        "FPGA_Implementation_AXI_peripheral/cpu.v",
        "FPGA_Implementation_AXI_peripheral/custom.v",
        "FPGA_Implementation_AXI_peripheral/system.v"
    ],
    "include_dirs": [],
    "repository": "https://github.com/pphilippos/simodense",
    "top_module": "",
    "extra_flags": [],
    "language_version": "2005",
    "modules": [
        {
            "module": "C3_custom_SIMD_instruction",
            "file": "Benchmarks/simple_vector_add/custom.v"
        },
        {
            "module": "MAXI_ip",
            "file": "FPGA_Implementation_AXI_peripheral/MAXI_ip.v"
        },
        {
            "module": "MAXI_ip_doublewidth",
            "file": "FPGA_Implementation_AXI_peripheral/MAXI_ip_doublewidth.v"
        },
        {
            "module": "SAXI_ip",
            "file": "FPGA_Implementation_AXI_peripheral/SAXI_ip.v"
        },
        {
            "module": "IL1Cache",
            "file": "FPGA_Implementation_AXI_peripheral/caches.v"
        },
        {
            "module": "module",
            "file": "FPGA_Implementation_AXI_peripheral/caches.v"
        },
        {
            "module": "DL2cache",
            "file": "FPGA_Implementation_AXI_peripheral/caches.v"
        },
        {
            "module": "DL2cacheU",
            "file": "FPGA_Implementation_AXI_peripheral/caches.v"
        },
        {
            "module": "IDecoder",
            "file": "FPGA_Implementation_AXI_peripheral/cpu.v"
        },
        {
            "module": "ALUint",
            "file": "FPGA_Implementation_AXI_peripheral/cpu.v"
        },
        {
            "module": "ALUintM",
            "file": "FPGA_Implementation_AXI_peripheral/cpu.v"
        },
        {
            "module": "ALUbranch",
            "file": "FPGA_Implementation_AXI_peripheral/cpu.v"
        },
        {
            "module": "PClogic",
            "file": "FPGA_Implementation_AXI_peripheral/cpu.v"
        },
        {
            "module": "Core",
            "file": "FPGA_Implementation_AXI_peripheral/cpu.v"
        },
        {
            "module": "Merger2x8x32bit",
            "file": "FPGA_Implementation_AXI_peripheral/custom.v"
        },
        {
            "module": "smodule8",
            "file": "FPGA_Implementation_AXI_peripheral/custom.v"
        },
        {
            "module": "smodule9",
            "file": "FPGA_Implementation_AXI_peripheral/custom.v"
        },
        {
            "module": "smodule10",
            "file": "FPGA_Implementation_AXI_peripheral/custom.v"
        },
        {
            "module": "smodule11",
            "file": "FPGA_Implementation_AXI_peripheral/custom.v"
        },
        {
            "module": "smodule16",
            "file": "FPGA_Implementation_AXI_peripheral/custom.v"
        },
        {
            "module": "smodule17",
            "file": "FPGA_Implementation_AXI_peripheral/custom.v"
        },
        {
            "module": "smodule18",
            "file": "FPGA_Implementation_AXI_peripheral/custom.v"
        },
        {
            "module": "smodule19",
            "file": "FPGA_Implementation_AXI_peripheral/custom.v"
        },
        {
            "module": "smodule20",
            "file": "FPGA_Implementation_AXI_peripheral/custom.v"
        },
        {
            "module": "smodule21",
            "file": "FPGA_Implementation_AXI_peripheral/custom.v"
        },
        {
            "module": "smodule28",
            "file": "FPGA_Implementation_AXI_peripheral/custom.v"
        },
        {
            "module": "smodule29",
            "file": "FPGA_Implementation_AXI_peripheral/custom.v"
        },
        {
            "module": "smodule30",
            "file": "FPGA_Implementation_AXI_peripheral/custom.v"
        },
        {
            "module": "smodule38",
            "file": "FPGA_Implementation_AXI_peripheral/custom.v"
        },
        {
            "module": "Sorter1x8x32bit",
            "file": "FPGA_Implementation_AXI_peripheral/custom.v"
        },
        {
            "module": "smodule8",
            "file": "FPGA_Implementation_AXI_peripheral/custom.v"
        },
        {
            "module": "smodule10",
            "file": "FPGA_Implementation_AXI_peripheral/custom.v"
        },
        {
            "module": "smodule11",
            "file": "FPGA_Implementation_AXI_peripheral/custom.v"
        },
        {
            "module": "smodule13",
            "file": "FPGA_Implementation_AXI_peripheral/custom.v"
        },
        {
            "module": "smodule18",
            "file": "FPGA_Implementation_AXI_peripheral/custom.v"
        },
        {
            "module": "smodule19",
            "file": "FPGA_Implementation_AXI_peripheral/custom.v"
        },
        {
            "module": "smodule22",
            "file": "FPGA_Implementation_AXI_peripheral/custom.v"
        },
        {
            "module": "smodule23",
            "file": "FPGA_Implementation_AXI_peripheral/custom.v"
        },
        {
            "module": "smodule24",
            "file": "FPGA_Implementation_AXI_peripheral/custom.v"
        },
        {
            "module": "smodule28",
            "file": "FPGA_Implementation_AXI_peripheral/custom.v"
        },
        {
            "module": "CAS_unit",
            "file": "FPGA_Implementation_AXI_peripheral/custom.v"
        },
        {
            "module": "SR_module",
            "file": "FPGA_Implementation_AXI_peripheral/custom.v"
        },
        {
            "module": "module",
            "file": "FPGA_Implementation_AXI_peripheral/custom.v"
        },
        {
            "module": "addm0",
            "file": "FPGA_Implementation_AXI_peripheral/custom.v"
        },
        {
            "module": "addm1",
            "file": "FPGA_Implementation_AXI_peripheral/custom.v"
        },
        {
            "module": "addm2",
            "file": "FPGA_Implementation_AXI_peripheral/custom.v"
        },
        {
            "module": "addm3",
            "file": "FPGA_Implementation_AXI_peripheral/custom.v"
        },
        {
            "module": "addm4",
            "file": "FPGA_Implementation_AXI_peripheral/custom.v"
        },
        {
            "module": "addm5",
            "file": "FPGA_Implementation_AXI_peripheral/custom.v"
        },
        {
            "module": "addm6",
            "file": "FPGA_Implementation_AXI_peripheral/custom.v"
        },
        {
            "module": "addm7",
            "file": "FPGA_Implementation_AXI_peripheral/custom.v"
        },
        {
            "module": "addm8",
            "file": "FPGA_Implementation_AXI_peripheral/custom.v"
        },
        {
            "module": "addm9",
            "file": "FPGA_Implementation_AXI_peripheral/custom.v"
        },
        {
            "module": "addm10",
            "file": "FPGA_Implementation_AXI_peripheral/custom.v"
        },
        {
            "module": "addm11",
            "file": "FPGA_Implementation_AXI_peripheral/custom.v"
        },
        {
            "module": "addm12",
            "file": "FPGA_Implementation_AXI_peripheral/custom.v"
        },
        {
            "module": "addm13",
            "file": "FPGA_Implementation_AXI_peripheral/custom.v"
        },
        {
            "module": "addm14",
            "file": "FPGA_Implementation_AXI_peripheral/custom.v"
        },
        {
            "module": "addm15",
            "file": "FPGA_Implementation_AXI_peripheral/custom.v"
        },
        {
            "module": "addm16",
            "file": "FPGA_Implementation_AXI_peripheral/custom.v"
        },
        {
            "module": "addm17",
            "file": "FPGA_Implementation_AXI_peripheral/custom.v"
        },
        {
            "module": "addm18",
            "file": "FPGA_Implementation_AXI_peripheral/custom.v"
        },
        {
            "module": "addm19",
            "file": "FPGA_Implementation_AXI_peripheral/custom.v"
        },
        {
            "module": "addm20",
            "file": "FPGA_Implementation_AXI_peripheral/custom.v"
        },
        {
            "module": "addm21",
            "file": "FPGA_Implementation_AXI_peripheral/custom.v"
        },
        {
            "module": "addm22",
            "file": "FPGA_Implementation_AXI_peripheral/custom.v"
        },
        {
            "module": "addm23",
            "file": "FPGA_Implementation_AXI_peripheral/custom.v"
        },
        {
            "module": "addm24",
            "file": "FPGA_Implementation_AXI_peripheral/custom.v"
        },
        {
            "module": "addm25",
            "file": "FPGA_Implementation_AXI_peripheral/custom.v"
        },
        {
            "module": "addm26",
            "file": "FPGA_Implementation_AXI_peripheral/custom.v"
        },
        {
            "module": "addm27",
            "file": "FPGA_Implementation_AXI_peripheral/custom.v"
        },
        {
            "module": "addm28",
            "file": "FPGA_Implementation_AXI_peripheral/custom.v"
        },
        {
            "module": "addm29",
            "file": "FPGA_Implementation_AXI_peripheral/custom.v"
        },
        {
            "module": "addm30",
            "file": "FPGA_Implementation_AXI_peripheral/custom.v"
        },
        {
            "module": "addm31",
            "file": "FPGA_Implementation_AXI_peripheral/custom.v"
        },
        {
            "module": "ADD_module",
            "file": "FPGA_Implementation_AXI_peripheral/custom.v"
        },
        {
            "module": "System",
            "file": "FPGA_Implementation_AXI_peripheral/system.v"
        },
        {
            "module": "IL1Cache",
            "file": "RTL_and_simulation/caches.v"
        },
        {
            "module": "DL1cache",
            "file": "RTL_and_simulation/caches.v"
        },
        {
            "module": "DL2cache",
            "file": "RTL_and_simulation/caches.v"
        },
        {
            "module": "DL2cacheU",
            "file": "RTL_and_simulation/caches.v"
        },
        {
            "module": "IDecoder",
            "file": "RTL_and_simulation/cpu.v"
        },
        {
            "module": "ALUint",
            "file": "RTL_and_simulation/cpu.v"
        },
        {
            "module": "ALUintM",
            "file": "RTL_and_simulation/cpu.v"
        },
        {
            "module": "ALUbranch",
            "file": "RTL_and_simulation/cpu.v"
        },
        {
            "module": "PClogic",
            "file": "RTL_and_simulation/cpu.v"
        },
        {
            "module": "Core",
            "file": "RTL_and_simulation/cpu.v"
        },
        {
            "module": "C3_custom_SIMD_instruction",
            "file": "RTL_and_simulation/custom.v"
        },
        {
            "module": "Merger2x8x32bit",
            "file": "RTL_and_simulation/custom.v"
        },
        {
            "module": "smodule8",
            "file": "RTL_and_simulation/custom.v"
        },
        {
            "module": "smodule9",
            "file": "RTL_and_simulation/custom.v"
        },
        {
            "module": "smodule10",
            "file": "RTL_and_simulation/custom.v"
        },
        {
            "module": "smodule11",
            "file": "RTL_and_simulation/custom.v"
        },
        {
            "module": "smodule16",
            "file": "RTL_and_simulation/custom.v"
        },
        {
            "module": "smodule17",
            "file": "RTL_and_simulation/custom.v"
        },
        {
            "module": "smodule18",
            "file": "RTL_and_simulation/custom.v"
        },
        {
            "module": "smodule19",
            "file": "RTL_and_simulation/custom.v"
        },
        {
            "module": "smodule20",
            "file": "RTL_and_simulation/custom.v"
        },
        {
            "module": "smodule21",
            "file": "RTL_and_simulation/custom.v"
        },
        {
            "module": "smodule28",
            "file": "RTL_and_simulation/custom.v"
        },
        {
            "module": "smodule29",
            "file": "RTL_and_simulation/custom.v"
        },
        {
            "module": "smodule30",
            "file": "RTL_and_simulation/custom.v"
        },
        {
            "module": "smodule38",
            "file": "RTL_and_simulation/custom.v"
        },
        {
            "module": "Sorter1x8x32bit",
            "file": "RTL_and_simulation/custom.v"
        },
        {
            "module": "smodule8",
            "file": "RTL_and_simulation/custom.v"
        },
        {
            "module": "smodule10",
            "file": "RTL_and_simulation/custom.v"
        },
        {
            "module": "smodule11",
            "file": "RTL_and_simulation/custom.v"
        },
        {
            "module": "smodule13",
            "file": "RTL_and_simulation/custom.v"
        },
        {
            "module": "smodule18",
            "file": "RTL_and_simulation/custom.v"
        },
        {
            "module": "smodule19",
            "file": "RTL_and_simulation/custom.v"
        },
        {
            "module": "smodule22",
            "file": "RTL_and_simulation/custom.v"
        },
        {
            "module": "smodule23",
            "file": "RTL_and_simulation/custom.v"
        },
        {
            "module": "smodule24",
            "file": "RTL_and_simulation/custom.v"
        },
        {
            "module": "smodule28",
            "file": "RTL_and_simulation/custom.v"
        },
        {
            "module": "CAS_unit",
            "file": "RTL_and_simulation/custom.v"
        },
        {
            "module": "SR_module",
            "file": "RTL_and_simulation/custom.v"
        },
        {
            "module": "PrefixSum1x8x32bit",
            "file": "RTL_and_simulation/custom.v"
        },
        {
            "module": "addm0",
            "file": "RTL_and_simulation/custom.v"
        },
        {
            "module": "addm1",
            "file": "RTL_and_simulation/custom.v"
        },
        {
            "module": "addm2",
            "file": "RTL_and_simulation/custom.v"
        },
        {
            "module": "addm3",
            "file": "RTL_and_simulation/custom.v"
        },
        {
            "module": "addm4",
            "file": "RTL_and_simulation/custom.v"
        },
        {
            "module": "addm5",
            "file": "RTL_and_simulation/custom.v"
        },
        {
            "module": "addm6",
            "file": "RTL_and_simulation/custom.v"
        },
        {
            "module": "addm7",
            "file": "RTL_and_simulation/custom.v"
        },
        {
            "module": "addm8",
            "file": "RTL_and_simulation/custom.v"
        },
        {
            "module": "addm9",
            "file": "RTL_and_simulation/custom.v"
        },
        {
            "module": "addm10",
            "file": "RTL_and_simulation/custom.v"
        },
        {
            "module": "addm11",
            "file": "RTL_and_simulation/custom.v"
        },
        {
            "module": "addm12",
            "file": "RTL_and_simulation/custom.v"
        },
        {
            "module": "addm13",
            "file": "RTL_and_simulation/custom.v"
        },
        {
            "module": "addm14",
            "file": "RTL_and_simulation/custom.v"
        },
        {
            "module": "addm15",
            "file": "RTL_and_simulation/custom.v"
        },
        {
            "module": "addm16",
            "file": "RTL_and_simulation/custom.v"
        },
        {
            "module": "addm17",
            "file": "RTL_and_simulation/custom.v"
        },
        {
            "module": "addm18",
            "file": "RTL_and_simulation/custom.v"
        },
        {
            "module": "addm19",
            "file": "RTL_and_simulation/custom.v"
        },
        {
            "module": "addm20",
            "file": "RTL_and_simulation/custom.v"
        },
        {
            "module": "addm21",
            "file": "RTL_and_simulation/custom.v"
        },
        {
            "module": "addm22",
            "file": "RTL_and_simulation/custom.v"
        },
        {
            "module": "addm23",
            "file": "RTL_and_simulation/custom.v"
        },
        {
            "module": "addm24",
            "file": "RTL_and_simulation/custom.v"
        },
        {
            "module": "addm25",
            "file": "RTL_and_simulation/custom.v"
        },
        {
            "module": "addm26",
            "file": "RTL_and_simulation/custom.v"
        },
        {
            "module": "addm27",
            "file": "RTL_and_simulation/custom.v"
        },
        {
            "module": "addm28",
            "file": "RTL_and_simulation/custom.v"
        },
        {
            "module": "addm29",
            "file": "RTL_and_simulation/custom.v"
        },
        {
            "module": "addm30",
            "file": "RTL_and_simulation/custom.v"
        },
        {
            "module": "addm31",
            "file": "RTL_and_simulation/custom.v"
        },
        {
            "module": "used",
            "file": "RTL_and_simulation/custom.v"
        },
        {
            "module": "ADD_module",
            "file": "RTL_and_simulation/custom.v"
        },
        {
            "module": "System",
            "file": "RTL_and_simulation/system.v"
        },
        {
            "module": "represents",
            "file": "RTL_and_simulation/testbench.v"
        },
        {
            "module": "Memory",
            "file": "RTL_and_simulation/testbench.v"
        },
        {
            "module": "Top_Level",
            "file": "RTL_and_simulation/testbench.v"
        }
    ],
    "module_graph": {
        "C3_custom_SIMD_instruction": [
            "IDecoder",
            "IDecoder"
        ],
        "MAXI_ip": [],
        "MAXI_ip_doublewidth": [],
        "SAXI_ip": [
            "SAXI_ip"
        ],
        "IL1Cache": [
            "System",
            "System"
        ],
        "module": [
            "IL1Cache",
            "IL1Cache",
            "IL1Cache",
            "IDecoder",
            "Merger2x8x32bit",
            "Merger2x8x32bit",
            "Merger2x8x32bit",
            "Merger2x8x32bit",
            "IL1Cache",
            "IL1Cache",
            "IL1Cache",
            "IDecoder",
            "C3_custom_SIMD_instruction",
            "C3_custom_SIMD_instruction",
            "represents"
        ],
        "DL2cache": [
            "IL1Cache",
            "IL1Cache"
        ],
        "DL2cacheU": [
            "System",
            "System"
        ],
        "IDecoder": [
            "IDecoder",
            "IDecoder"
        ],
        "ALUint": [
            "IDecoder",
            "IDecoder"
        ],
        "ALUintM": [
            "IDecoder",
            "IDecoder"
        ],
        "ALUbranch": [
            "IDecoder",
            "IDecoder"
        ],
        "PClogic": [
            "IDecoder",
            "IDecoder"
        ],
        "Core": [
            "System",
            "System"
        ],
        "Merger2x8x32bit": [],
        "smodule8": [],
        "smodule9": [],
        "smodule10": [],
        "smodule11": [],
        "smodule16": [],
        "smodule17": [],
        "smodule18": [],
        "smodule19": [],
        "smodule20": [],
        "smodule21": [],
        "smodule28": [],
        "smodule29": [],
        "smodule30": [],
        "smodule38": [],
        "Sorter1x8x32bit": [],
        "smodule13": [],
        "smodule22": [],
        "smodule23": [],
        "smodule24": [],
        "CAS_unit": [
            "Merger2x8x32bit",
            "Merger2x8x32bit",
            "Merger2x8x32bit",
            "Merger2x8x32bit",
            "Merger2x8x32bit",
            "Merger2x8x32bit",
            "Merger2x8x32bit",
            "Merger2x8x32bit",
            "Merger2x8x32bit",
            "Merger2x8x32bit",
            "Merger2x8x32bit",
            "Merger2x8x32bit",
            "Merger2x8x32bit",
            "Merger2x8x32bit",
            "Merger2x8x32bit",
            "Merger2x8x32bit",
            "Merger2x8x32bit",
            "Merger2x8x32bit",
            "Merger2x8x32bit",
            "Merger2x8x32bit",
            "Merger2x8x32bit",
            "Merger2x8x32bit",
            "Merger2x8x32bit",
            "Merger2x8x32bit",
            "Merger2x8x32bit",
            "Merger2x8x32bit",
            "Merger2x8x32bit",
            "Merger2x8x32bit",
            "Merger2x8x32bit",
            "Merger2x8x32bit",
            "Merger2x8x32bit",
            "Merger2x8x32bit",
            "Merger2x8x32bit",
            "Merger2x8x32bit",
            "Merger2x8x32bit",
            "Merger2x8x32bit",
            "Merger2x8x32bit",
            "Merger2x8x32bit",
            "Merger2x8x32bit",
            "Merger2x8x32bit",
            "Merger2x8x32bit",
            "Merger2x8x32bit",
            "C3_custom_SIMD_instruction",
            "C3_custom_SIMD_instruction",
            "C3_custom_SIMD_instruction",
            "C3_custom_SIMD_instruction",
            "C3_custom_SIMD_instruction",
            "C3_custom_SIMD_instruction",
            "C3_custom_SIMD_instruction",
            "C3_custom_SIMD_instruction",
            "C3_custom_SIMD_instruction",
            "C3_custom_SIMD_instruction",
            "C3_custom_SIMD_instruction",
            "C3_custom_SIMD_instruction",
            "C3_custom_SIMD_instruction",
            "C3_custom_SIMD_instruction",
            "C3_custom_SIMD_instruction",
            "C3_custom_SIMD_instruction",
            "C3_custom_SIMD_instruction",
            "C3_custom_SIMD_instruction",
            "C3_custom_SIMD_instruction",
            "C3_custom_SIMD_instruction",
            "C3_custom_SIMD_instruction",
            "C3_custom_SIMD_instruction",
            "C3_custom_SIMD_instruction",
            "C3_custom_SIMD_instruction",
            "C3_custom_SIMD_instruction",
            "C3_custom_SIMD_instruction",
            "C3_custom_SIMD_instruction",
            "C3_custom_SIMD_instruction",
            "C3_custom_SIMD_instruction",
            "C3_custom_SIMD_instruction",
            "C3_custom_SIMD_instruction",
            "C3_custom_SIMD_instruction",
            "C3_custom_SIMD_instruction",
            "C3_custom_SIMD_instruction",
            "C3_custom_SIMD_instruction",
            "C3_custom_SIMD_instruction",
            "C3_custom_SIMD_instruction",
            "C3_custom_SIMD_instruction",
            "C3_custom_SIMD_instruction",
            "C3_custom_SIMD_instruction",
            "C3_custom_SIMD_instruction",
            "C3_custom_SIMD_instruction"
        ],
        "SR_module": [
            "Merger2x8x32bit",
            "Merger2x8x32bit",
            "Merger2x8x32bit",
            "Merger2x8x32bit",
            "Merger2x8x32bit",
            "Merger2x8x32bit",
            "Merger2x8x32bit",
            "Merger2x8x32bit",
            "Merger2x8x32bit",
            "Merger2x8x32bit",
            "Merger2x8x32bit",
            "Merger2x8x32bit",
            "Merger2x8x32bit",
            "Merger2x8x32bit",
            "Merger2x8x32bit",
            "Merger2x8x32bit",
            "Merger2x8x32bit",
            "Merger2x8x32bit",
            "Merger2x8x32bit",
            "Merger2x8x32bit",
            "Merger2x8x32bit",
            "Merger2x8x32bit",
            "Merger2x8x32bit",
            "Merger2x8x32bit",
            "Merger2x8x32bit",
            "Merger2x8x32bit",
            "Merger2x8x32bit",
            "Merger2x8x32bit",
            "Merger2x8x32bit",
            "Merger2x8x32bit",
            "C3_custom_SIMD_instruction",
            "C3_custom_SIMD_instruction",
            "C3_custom_SIMD_instruction",
            "C3_custom_SIMD_instruction",
            "C3_custom_SIMD_instruction",
            "C3_custom_SIMD_instruction",
            "C3_custom_SIMD_instruction",
            "C3_custom_SIMD_instruction",
            "C3_custom_SIMD_instruction",
            "C3_custom_SIMD_instruction",
            "C3_custom_SIMD_instruction",
            "C3_custom_SIMD_instruction",
            "C3_custom_SIMD_instruction",
            "C3_custom_SIMD_instruction",
            "C3_custom_SIMD_instruction",
            "C3_custom_SIMD_instruction",
            "C3_custom_SIMD_instruction",
            "C3_custom_SIMD_instruction",
            "C3_custom_SIMD_instruction",
            "C3_custom_SIMD_instruction",
            "C3_custom_SIMD_instruction",
            "C3_custom_SIMD_instruction",
            "C3_custom_SIMD_instruction",
            "C3_custom_SIMD_instruction",
            "C3_custom_SIMD_instruction",
            "C3_custom_SIMD_instruction",
            "C3_custom_SIMD_instruction",
            "C3_custom_SIMD_instruction",
            "C3_custom_SIMD_instruction",
            "C3_custom_SIMD_instruction"
        ],
        "addm0": [],
        "addm1": [],
        "addm2": [],
        "addm3": [],
        "addm4": [],
        "addm5": [],
        "addm6": [],
        "addm7": [],
        "addm8": [],
        "addm9": [],
        "addm10": [],
        "addm11": [],
        "addm12": [],
        "addm13": [],
        "addm14": [],
        "addm15": [],
        "addm16": [],
        "addm17": [],
        "addm18": [],
        "addm19": [],
        "addm20": [],
        "addm21": [],
        "addm22": [],
        "addm23": [],
        "addm24": [],
        "addm25": [],
        "addm26": [],
        "addm27": [],
        "addm28": [],
        "addm29": [],
        "addm30": [],
        "addm31": [],
        "ADD_module": [
            "Merger2x8x32bit",
            "Merger2x8x32bit",
            "Merger2x8x32bit",
            "Merger2x8x32bit",
            "Merger2x8x32bit",
            "Merger2x8x32bit",
            "Merger2x8x32bit",
            "Merger2x8x32bit",
            "Merger2x8x32bit",
            "Merger2x8x32bit",
            "Merger2x8x32bit",
            "Merger2x8x32bit",
            "Merger2x8x32bit",
            "Merger2x8x32bit",
            "Merger2x8x32bit",
            "Merger2x8x32bit",
            "Merger2x8x32bit",
            "Merger2x8x32bit",
            "Merger2x8x32bit",
            "Merger2x8x32bit",
            "Merger2x8x32bit",
            "Merger2x8x32bit",
            "Merger2x8x32bit",
            "Merger2x8x32bit",
            "Merger2x8x32bit",
            "C3_custom_SIMD_instruction",
            "C3_custom_SIMD_instruction",
            "C3_custom_SIMD_instruction",
            "C3_custom_SIMD_instruction",
            "C3_custom_SIMD_instruction",
            "C3_custom_SIMD_instruction",
            "C3_custom_SIMD_instruction",
            "C3_custom_SIMD_instruction",
            "C3_custom_SIMD_instruction",
            "C3_custom_SIMD_instruction",
            "C3_custom_SIMD_instruction",
            "C3_custom_SIMD_instruction",
            "C3_custom_SIMD_instruction",
            "C3_custom_SIMD_instruction",
            "C3_custom_SIMD_instruction",
            "C3_custom_SIMD_instruction",
            "C3_custom_SIMD_instruction",
            "C3_custom_SIMD_instruction",
            "C3_custom_SIMD_instruction",
            "C3_custom_SIMD_instruction",
            "C3_custom_SIMD_instruction",
            "C3_custom_SIMD_instruction",
            "C3_custom_SIMD_instruction",
            "C3_custom_SIMD_instruction",
            "C3_custom_SIMD_instruction"
        ],
        "System": [
            "represents"
        ],
        "DL1cache": [
            "System",
            "System"
        ],
        "PrefixSum1x8x32bit": [
            "IDecoder",
            "IDecoder"
        ],
        "used": [
            "IDecoder",
            "IDecoder"
        ],
        "represents": [],
        "Memory": [
            "represents"
        ],
        "Top_Level": []
    },
    "module_graph_inverse": {
        "C3_custom_SIMD_instruction": [
            "CAS_unit",
            "CAS_unit",
            "CAS_unit",
            "CAS_unit",
            "CAS_unit",
            "CAS_unit",
            "CAS_unit",
            "SR_module",
            "SR_module",
            "SR_module",
            "SR_module",
            "CAS_unit",
            "CAS_unit",
            "CAS_unit",
            "CAS_unit",
            "SR_module",
            "SR_module",
            "SR_module",
            "SR_module",
            "SR_module",
            "SR_module",
            "CAS_unit",
            "CAS_unit",
            "CAS_unit",
            "CAS_unit",
            "CAS_unit",
            "CAS_unit",
            "SR_module",
            "SR_module",
            "SR_module",
            "CAS_unit",
            "CAS_unit",
            "CAS_unit",
            "CAS_unit",
            "CAS_unit",
            "CAS_unit",
            "CAS_unit",
            "SR_module",
            "module",
            "CAS_unit",
            "CAS_unit",
            "CAS_unit",
            "CAS_unit",
            "CAS_unit",
            "CAS_unit",
            "CAS_unit",
            "SR_module",
            "CAS_unit",
            "SR_module",
            "SR_module",
            "CAS_unit",
            "SR_module",
            "CAS_unit",
            "CAS_unit",
            "CAS_unit",
            "CAS_unit",
            "SR_module",
            "SR_module",
            "CAS_unit",
            "CAS_unit",
            "SR_module",
            "SR_module",
            "SR_module",
            "CAS_unit",
            "CAS_unit",
            "CAS_unit",
            "SR_module",
            "ADD_module",
            "ADD_module",
            "ADD_module",
            "ADD_module",
            "ADD_module",
            "ADD_module",
            "ADD_module",
            "SR_module",
            "SR_module",
            "ADD_module",
            "ADD_module",
            "ADD_module",
            "ADD_module",
            "ADD_module",
            "ADD_module",
            "SR_module",
            "SR_module",
            "SR_module",
            "SR_module",
            "ADD_module",
            "ADD_module",
            "ADD_module",
            "ADD_module",
            "ADD_module",
            "ADD_module",
            "ADD_module",
            "ADD_module",
            "ADD_module",
            "ADD_module",
            "ADD_module",
            "ADD_module",
            "module"
        ],
        "MAXI_ip": [],
        "MAXI_ip_doublewidth": [],
        "SAXI_ip": [
            "SAXI_ip"
        ],
        "IL1Cache": [
            "module",
            "module",
            "module",
            "DL2cache",
            "module",
            "module",
            "module",
            "DL2cache"
        ],
        "module": [],
        "DL2cache": [],
        "DL2cacheU": [],
        "IDecoder": [
            "module",
            "PClogic",
            "IDecoder",
            "ALUint",
            "ALUbranch",
            "ALUintM",
            "used",
            "PrefixSum1x8x32bit",
            "C3_custom_SIMD_instruction",
            "module",
            "PClogic",
            "IDecoder",
            "ALUint",
            "ALUbranch",
            "ALUintM",
            "used",
            "PrefixSum1x8x32bit",
            "C3_custom_SIMD_instruction"
        ],
        "ALUint": [],
        "ALUintM": [],
        "ALUbranch": [],
        "PClogic": [],
        "Core": [],
        "Merger2x8x32bit": [
            "CAS_unit",
            "CAS_unit",
            "CAS_unit",
            "CAS_unit",
            "CAS_unit",
            "CAS_unit",
            "CAS_unit",
            "SR_module",
            "SR_module",
            "SR_module",
            "SR_module",
            "CAS_unit",
            "CAS_unit",
            "CAS_unit",
            "CAS_unit",
            "SR_module",
            "SR_module",
            "SR_module",
            "SR_module",
            "SR_module",
            "SR_module",
            "CAS_unit",
            "CAS_unit",
            "CAS_unit",
            "CAS_unit",
            "CAS_unit",
            "CAS_unit",
            "SR_module",
            "SR_module",
            "SR_module",
            "CAS_unit",
            "CAS_unit",
            "CAS_unit",
            "CAS_unit",
            "CAS_unit",
            "CAS_unit",
            "CAS_unit",
            "SR_module",
            "module",
            "CAS_unit",
            "CAS_unit",
            "CAS_unit",
            "CAS_unit",
            "CAS_unit",
            "CAS_unit",
            "CAS_unit",
            "SR_module",
            "CAS_unit",
            "SR_module",
            "SR_module",
            "CAS_unit",
            "SR_module",
            "CAS_unit",
            "CAS_unit",
            "CAS_unit",
            "CAS_unit",
            "SR_module",
            "SR_module",
            "CAS_unit",
            "CAS_unit",
            "SR_module",
            "SR_module",
            "SR_module",
            "CAS_unit",
            "CAS_unit",
            "CAS_unit",
            "SR_module",
            "module",
            "module",
            "ADD_module",
            "ADD_module",
            "ADD_module",
            "ADD_module",
            "ADD_module",
            "ADD_module",
            "ADD_module",
            "SR_module",
            "SR_module",
            "ADD_module",
            "ADD_module",
            "ADD_module",
            "ADD_module",
            "ADD_module",
            "ADD_module",
            "SR_module",
            "SR_module",
            "SR_module",
            "SR_module",
            "ADD_module",
            "ADD_module",
            "ADD_module",
            "ADD_module",
            "ADD_module",
            "ADD_module",
            "ADD_module",
            "ADD_module",
            "ADD_module",
            "ADD_module",
            "ADD_module",
            "ADD_module",
            "module"
        ],
        "smodule8": [],
        "smodule9": [],
        "smodule10": [],
        "smodule11": [],
        "smodule16": [],
        "smodule17": [],
        "smodule18": [],
        "smodule19": [],
        "smodule20": [],
        "smodule21": [],
        "smodule28": [],
        "smodule29": [],
        "smodule30": [],
        "smodule38": [],
        "Sorter1x8x32bit": [],
        "smodule13": [],
        "smodule22": [],
        "smodule23": [],
        "smodule24": [],
        "CAS_unit": [],
        "SR_module": [],
        "addm0": [],
        "addm1": [],
        "addm2": [],
        "addm3": [],
        "addm4": [],
        "addm5": [],
        "addm6": [],
        "addm7": [],
        "addm8": [],
        "addm9": [],
        "addm10": [],
        "addm11": [],
        "addm12": [],
        "addm13": [],
        "addm14": [],
        "addm15": [],
        "addm16": [],
        "addm17": [],
        "addm18": [],
        "addm19": [],
        "addm20": [],
        "addm21": [],
        "addm22": [],
        "addm23": [],
        "addm24": [],
        "addm25": [],
        "addm26": [],
        "addm27": [],
        "addm28": [],
        "addm29": [],
        "addm30": [],
        "addm31": [],
        "ADD_module": [],
        "System": [
            "IL1Cache",
            "DL1cache",
            "DL2cacheU",
            "Core",
            "IL1Cache",
            "DL1cache",
            "DL2cacheU",
            "Core"
        ],
        "DL1cache": [],
        "PrefixSum1x8x32bit": [],
        "used": [],
        "represents": [
            "module",
            "System",
            "Memory"
        ],
        "Memory": [],
        "Top_Level": []
    },
    "non_tb_files": [
        "FPGA_Implementation_AXI_peripheral/MAXI_ip.v",
        "FPGA_Implementation_AXI_peripheral/MAXI_ip_doublewidth.v",
        "FPGA_Implementation_AXI_peripheral/SAXI_ip.v",
        "FPGA_Implementation_AXI_peripheral/caches.v",
        "FPGA_Implementation_AXI_peripheral/cpu.v",
        "FPGA_Implementation_AXI_peripheral/custom.v",
        "FPGA_Implementation_AXI_peripheral/system.v"
    ]
}