{"blog_authors_duong-van.md":"BRKub0oS","blog_index.md":"n5IiJ3Yu","blog_posts_uvm-module-access.md":"DnT_vcmy","extras_references.md":"BylKTH3s","extras_site-info.md":"qDOWD7ZW","index.md":"D6ofYaQ0","notes_definitions-and-concepts_circuit-and-system-perspective-notes.md":"Do4L9yJ4","notes_definitions-and-concepts_index.md":"BOSo3qjB","notes_intro.md":"B0brZlNl","notes_protocol_fifo_interface.md":"CvoIbhc8","notes_systemverilog_index.md":"CSF0XKI-","notes_systemverilog_language-features-note.md":"CqJRqL5O","notes_systemverilog_systemverilog-oop-for-uvm.md":"Cc4kpI74","notes_uvm_advanced-uvm_architecturing-a-uvm-testbench.md":"Dxm8pHJL","notes_uvm_advanced-uvm_how-tlm-works.md":"jh4OToa5","notes_uvm_advanced-uvm_index.md":"Cc5nmO4m","notes_uvm_advanced-uvm_layered-sequences.md":"c8mqZM9A","notes_uvm_advanced-uvm_modeling-transactions.md":"16VaGaB6","notes_uvm_advanced-uvm_register-based-testing.md":"BVC3ZXac","notes_uvm_advanced-uvm_setting-up-the-register-layer.md":"Q7aO6vkm","notes_uvm_advanced-uvm_the-proper-care-and-feeding-of-sequences.md":"CsOZf_6a","notes_uvm_advanced-uvm_understanding-the-factory-and-configuration.md":"D2iwhM9H","notes_uvm_advanced-uvm_using-the-register-layer.md":"BbxWmmEo","notes_uvm_advanced-uvm_writing-and-managing-tests.md":"Cq3gF5PF","notes_uvm_index.md":"D21hsUCx"}
