<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Fri Mar 29 14:43:26 2024" VIVADOVERSION="2023.2">

  <SYSTEMINFO ARCH="artix7" DEVICE="7a35t" NAME="design_1" PACKAGE="cpg236" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="I" NAME="clk" SIGIS="undef" SIGNAME="External_Ports_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="reg_file_0" PORT="clk"/>
        <CONNECTION INSTANCE="pc" PORT="clk"/>
        <CONNECTION INSTANCE="if_ds_register" PORT="clk"/>
        <CONNECTION INSTANCE="md_func_reg" PORT="clk"/>
        <CONNECTION INSTANCE="load_input_reg" PORT="clk"/>
        <CONNECTION INSTANCE="store_input_reg" PORT="clk"/>
        <CONNECTION INSTANCE="store_immediate_reg" PORT="clk"/>
        <CONNECTION INSTANCE="alu_input_reg" PORT="clk"/>
        <CONNECTION INSTANCE="alu_op_reg" PORT="clk"/>
        <CONNECTION INSTANCE="alu_func_reg" PORT="clk"/>
        <CONNECTION INSTANCE="md_input_reg" PORT="clk"/>
        <CONNECTION INSTANCE="md_op_reg" PORT="clk"/>
        <CONNECTION INSTANCE="data_mem_0" PORT="clk"/>
        <CONNECTION INSTANCE="load_output_ram" PORT="clk"/>
        <CONNECTION INSTANCE="alu_output_ram" PORT="clk"/>
        <CONNECTION INSTANCE="fpu_output_ram" PORT="clk"/>
        <CONNECTION INSTANCE="last_pc" PORT="clk"/>
        <CONNECTION INSTANCE="precise_state" PORT="clk"/>
        <CONNECTION INSTANCE="is_stage_controller" PORT="clk"/>
        <CONNECTION INSTANCE="ex_stage_controller" PORT="clk"/>
        <CONNECTION INSTANCE="cm_stage_controller" PORT="clk"/>
        <CONNECTION INSTANCE="rt_stage_controller_0" PORT="clk"/>
        <CONNECTION INSTANCE="tags_and_ready_0" PORT="clk"/>
        <CONNECTION INSTANCE="rs_table_0" PORT="clk"/>
        <CONNECTION INSTANCE="reorder_buffer_0" PORT="clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="zero" SIGIS="undef" SIGNAME="External_Ports_zero">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pc" PORT="rst"/>
        <CONNECTION INSTANCE="precise_state" PORT="rst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="zeros8" RIGHT="0" SIGIS="undef"/>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="1" FULLNAME="/add4_0" HWVERSION="1.0" INSTANCE="add4_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="add4" VLNV="xilinx.com:module_ref:add4:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="width" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_add4_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="in0" RIGHT="0" SIGIS="undef" SIGNAME="pc_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pc" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="o" RIGHT="0" SIGIS="undef" SIGNAME="add4_0_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pc_branch_mux" PORT="in0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/add4_1" HWVERSION="1.0" INSTANCE="add4_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="add4" VLNV="xilinx.com:module_ref:add4:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="width" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_add4_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="in0" RIGHT="0" SIGIS="undef" SIGNAME="precise_state_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="precise_state" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="o" RIGHT="0" SIGIS="undef" SIGNAME="add4_1_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps_branch_mux" PORT="in0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/adder_0" HWVERSION="1.0" INSTANCE="adder_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="adder" VLNV="xilinx.com:module_ref:adder:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="width" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_adder_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="in0" RIGHT="0" SIGIS="undef" SIGNAME="inputA_0_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="inputA_0" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="in1" RIGHT="0" SIGIS="undef" SIGNAME="inputB_0_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="inputB_0" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="o" RIGHT="0" SIGIS="undef" SIGNAME="adder_0_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_mem_0" PORT="read_address"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/adder_1" HWVERSION="1.0" INSTANCE="adder_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="adder" VLNV="xilinx.com:module_ref:adder:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="width" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_adder_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="in0" RIGHT="0" SIGIS="undef" SIGNAME="inputA_1_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="inputA_1" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="in1" RIGHT="0" SIGIS="undef" SIGNAME="store_immediate_reg_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="store_immediate_reg" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="o" RIGHT="0" SIGIS="undef" SIGNAME="adder_1_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_mem_0" PORT="write_address"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/adder_2" HWVERSION="1.0" INSTANCE="adder_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="adder" VLNV="xilinx.com:module_ref:adder:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="width" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_adder_2_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="in0" RIGHT="0" SIGIS="undef" SIGNAME="precise_state_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="precise_state" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="in1" RIGHT="0" SIGIS="undef" SIGNAME="reorder_buffer_0_regfile_write_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reorder_buffer_0" PORT="regfile_write_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="o" RIGHT="0" SIGIS="undef" SIGNAME="adder_2_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps_branch_mux" PORT="in1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/alu0_0" HWVERSION="1.0" INSTANCE="alu0_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="alu0" VLNV="xilinx.com:module_ref:alu0:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_alu0_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="5" NAME="func" RIGHT="0" SIGIS="undef" SIGNAME="alu_func_reg_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="alu_func_reg" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="in0" RIGHT="0" SIGIS="undef" SIGNAME="inputA_2_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="inputA_2" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="in1" RIGHT="0" SIGIS="undef" SIGNAME="inputB_2_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="inputB_2" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="o" RIGHT="0" SIGIS="undef" SIGNAME="alu0_0_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="alu_output_ram" PORT="ex_write_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="op" RIGHT="0" SIGIS="undef" SIGNAME="alu_op_reg_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="alu_op_reg" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/alu_func_reg" HWVERSION="1.0" INSTANCE="alu_func_reg" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="reg0" VLNV="xilinx.com:module_ref:reg0:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="size" VALUE="6"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_reg0_0_7"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="5" NAME="D" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_7_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlslice_7" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="Q" RIGHT="0" SIGIS="undef" SIGNAME="alu_func_reg_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="alu0_0" PORT="func"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="en" SIGIS="undef" SIGNAME="mux4_0_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux4_0" PORT="out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="reorder_buffer_0_branch_pc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reorder_buffer_0" PORT="branch_pc"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/alu_input_reg" HWVERSION="1.0" INSTANCE="alu_input_reg" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="reg0" VLNV="xilinx.com:module_ref:reg0:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="size" VALUE="64"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_reg0_0_5"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="63" NAME="D" RIGHT="0" SIGIS="undef" SIGNAME="reorder_buffer_0_is_vals">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reorder_buffer_0" PORT="is_vals"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="Q" RIGHT="0" SIGIS="undef" SIGNAME="alu_input_reg_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="inputA_2" PORT="Din"/>
            <CONNECTION INSTANCE="inputB_2" PORT="Din"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="en" SIGIS="undef" SIGNAME="mux4_0_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux4_0" PORT="out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="reorder_buffer_0_branch_pc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reorder_buffer_0" PORT="branch_pc"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/alu_op_reg" HWVERSION="1.0" INSTANCE="alu_op_reg" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="reg0" VLNV="xilinx.com:module_ref:reg0:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="size" VALUE="6"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_reg0_0_6"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="5" NAME="D" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_6_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlslice_6" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="Q" RIGHT="0" SIGIS="undef" SIGNAME="alu_op_reg_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="alu0_0" PORT="op"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="en" SIGIS="undef" SIGNAME="mux4_0_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux4_0" PORT="out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="reorder_buffer_0_branch_pc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reorder_buffer_0" PORT="branch_pc"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/alu_output_ram" HWVERSION="1.0" INSTANCE="alu_output_ram" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="OutputRAM" VLNV="xilinx.com:module_ref:OutputRAM:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_OutputRAM_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="cm_read_addr" RIGHT="0" SIGIS="undef" SIGNAME="cm_stage_controller_ready_select">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cm_stage_controller" PORT="ready_select"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="cm_read_data" RIGHT="0" SIGIS="undef" SIGNAME="alu_output_ram_cm_read_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_1" PORT="in0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="ex_write_addr" RIGHT="0" SIGIS="undef" SIGNAME="ex_stage_controller_ready_select">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ex_stage_controller" PORT="ready_select"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="ex_write_data" RIGHT="0" SIGIS="undef" SIGNAME="alu0_0_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="alu0_0" PORT="o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ex_write_en" SIGIS="undef" SIGNAME="mux4_1_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux4_1" PORT="out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="reorder_buffer_0_branch_pc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reorder_buffer_0" PORT="branch_pc"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/cdb_0" HWVERSION="1.0" INSTANCE="cdb_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="cdb" VLNV="xilinx.com:module_ref:cdb:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_cdb_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="2" NAME="cdb_tag_in" RIGHT="0" SIGIS="undef" SIGNAME="reorder_buffer_0_cdb_tag_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reorder_buffer_0" PORT="cdb_tag_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="cdb_tag_out" RIGHT="0" SIGIS="undef" SIGNAME="cdb_0_cdb_tag_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reorder_buffer_0" PORT="cdb_tag_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="cdb_val_in" RIGHT="0" SIGIS="undef" SIGNAME="mux_2_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_2" PORT="o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="cdb_val_out" RIGHT="0" SIGIS="undef" SIGNAME="cdb_0_cdb_val_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reorder_buffer_0" PORT="cdb_val_in"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="3" FULLNAME="/cm_sel_0" HWVERSION="1.0" INSTANCE="cm_sel_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_FROM" VALUE="0"/>
        <PARAMETER NAME="DIN_TO" VALUE="0"/>
        <PARAMETER NAME="DIN_WIDTH" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_cm_sel_1_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="1" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="reorder_buffer_0_select_fu_cm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reorder_buffer_0" PORT="select_fu_cm"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="cm_sel_0_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_0" PORT="sel"/>
            <CONNECTION INSTANCE="mux_1" PORT="sel"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="3" FULLNAME="/cm_sel_1" HWVERSION="1.0" INSTANCE="cm_sel_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_FROM" VALUE="1"/>
        <PARAMETER NAME="DIN_TO" VALUE="1"/>
        <PARAMETER NAME="DIN_WIDTH" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_xlslice_8_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="1" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="reorder_buffer_0_select_fu_cm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reorder_buffer_0" PORT="select_fu_cm"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="cm_sel_1_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_2" PORT="sel"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/cm_stage_controller" HWVERSION="1.0" INSTANCE="cm_stage_controller" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="stage_controller" VLNV="xilinx.com:module_ref:stage_controller:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_stage_controller_2_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="7" NAME="clear_bits" RIGHT="0" SIGIS="undef" SIGNAME="reorder_buffer_0_clear_controllers">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reorder_buffer_0" PORT="clear_controllers"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="next_stage_ready_bits" RIGHT="0" SIGIS="undef" SIGNAME="rt_stage_controller_0_ready_bits">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rt_stage_controller_0" PORT="ready_bits"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ready_bits" RIGHT="0" SIGIS="undef" SIGNAME="cm_stage_controller_ready_bits">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ex_stage_controller" PORT="next_stage_ready_bits"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ready_en" SIGIS="undef" SIGNAME="cm_stage_controller_ready_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tags_and_ready_0" PORT="write_cm_en"/>
            <CONNECTION INSTANCE="reorder_buffer_0" PORT="complete_en"/>
            <CONNECTION INSTANCE="reorder_buffer_0" PORT="cdb_en_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ready_select" RIGHT="0" SIGIS="undef" SIGNAME="cm_stage_controller_ready_select">
          <CONNECTIONS>
            <CONNECTION INSTANCE="load_output_ram" PORT="cm_read_addr"/>
            <CONNECTION INSTANCE="alu_output_ram" PORT="cm_read_addr"/>
            <CONNECTION INSTANCE="fpu_output_ram" PORT="cm_read_addr"/>
            <CONNECTION INSTANCE="reorder_buffer_0" PORT="complete_src"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="reorder_buffer_0_branch_pc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reorder_buffer_0" PORT="branch_pc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="shift_amt" RIGHT="0" SIGIS="undef" SIGNAME="reorder_buffer_0_h">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reorder_buffer_0" PORT="h"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="write_bits" RIGHT="0" SIGIS="undef" SIGNAME="ex_stage_controller_write_next_stage">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ex_stage_controller" PORT="write_next_stage"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="write_next_stage" RIGHT="0" SIGIS="undef" SIGNAME="cm_stage_controller_write_next_stage">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rt_stage_controller_0" PORT="write_bits"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/data_mem_0" HWVERSION="1.0" INSTANCE="data_mem_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="data_mem" VLNV="xilinx.com:module_ref:data_mem:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_data_mem_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="read_address" RIGHT="0" SIGIS="undef" SIGNAME="adder_0_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adder_0" PORT="o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="read_data" RIGHT="0" SIGIS="undef" SIGNAME="data_mem_0_read_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="load_output_ram" PORT="ex_write_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="write_address" RIGHT="0" SIGIS="undef" SIGNAME="adder_1_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adder_1" PORT="o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="write_data" RIGHT="0" SIGIS="undef" SIGNAME="inputB_1_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="inputB_1" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="write_en" SIGIS="undef" SIGNAME="mux4_1_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux4_1" PORT="out1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/ex_stage_controller" HWVERSION="1.0" INSTANCE="ex_stage_controller" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="stage_controller" VLNV="xilinx.com:module_ref:stage_controller:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_stage_controller_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="7" NAME="clear_bits" RIGHT="0" SIGIS="undef" SIGNAME="reorder_buffer_0_clear_controllers">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reorder_buffer_0" PORT="clear_controllers"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="next_stage_ready_bits" RIGHT="0" SIGIS="undef" SIGNAME="cm_stage_controller_ready_bits">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cm_stage_controller" PORT="ready_bits"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ready_bits" RIGHT="0" SIGIS="undef" SIGNAME="ex_stage_controller_ready_bits">
          <CONNECTIONS>
            <CONNECTION INSTANCE="is_stage_controller" PORT="next_stage_ready_bits"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ready_en" SIGIS="undef" SIGNAME="ex_stage_controller_ready_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reorder_buffer_0" PORT="ex_en_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ready_select" RIGHT="0" SIGIS="undef" SIGNAME="ex_stage_controller_ready_select">
          <CONNECTIONS>
            <CONNECTION INSTANCE="load_output_ram" PORT="ex_write_addr"/>
            <CONNECTION INSTANCE="alu_output_ram" PORT="ex_write_addr"/>
            <CONNECTION INSTANCE="fpu_output_ram" PORT="ex_write_addr"/>
            <CONNECTION INSTANCE="reorder_buffer_0" PORT="ex_src"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="reorder_buffer_0_branch_pc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reorder_buffer_0" PORT="branch_pc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="shift_amt" RIGHT="0" SIGIS="undef" SIGNAME="reorder_buffer_0_h">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reorder_buffer_0" PORT="h"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="write_bits" RIGHT="0" SIGIS="undef" SIGNAME="is_stage_controller_write_next_stage">
          <CONNECTIONS>
            <CONNECTION INSTANCE="is_stage_controller" PORT="write_next_stage"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="write_next_stage" RIGHT="0" SIGIS="undef" SIGNAME="ex_stage_controller_write_next_stage">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cm_stage_controller" PORT="write_bits"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/fpu_output_ram" HWVERSION="1.0" INSTANCE="fpu_output_ram" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="OutputRAM" VLNV="xilinx.com:module_ref:OutputRAM:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_OutputRAM_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="cm_read_addr" RIGHT="0" SIGIS="undef" SIGNAME="cm_stage_controller_ready_select">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cm_stage_controller" PORT="ready_select"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="cm_read_data" RIGHT="0" SIGIS="undef" SIGNAME="fpu_output_ram_cm_read_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_1" PORT="in1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="ex_write_addr" RIGHT="0" SIGIS="undef" SIGNAME="ex_stage_controller_ready_select">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ex_stage_controller" PORT="ready_select"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="ex_write_data" RIGHT="0" SIGIS="undef" SIGNAME="mult_div_0_l">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mult_div_0" PORT="l"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ex_write_en" SIGIS="undef" SIGNAME="mux4_1_out3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux4_1" PORT="out3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="reorder_buffer_0_branch_pc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reorder_buffer_0" PORT="branch_pc"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/if_ds_register" HWVERSION="1.0" INSTANCE="if_ds_register" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="reg0" VLNV="xilinx.com:module_ref:reg0:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="size" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_reg0_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="D" RIGHT="0" SIGIS="undef" SIGNAME="instr_translator_0_out_inst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="instr_translator_0" PORT="out_inst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="Q" RIGHT="0" SIGIS="undef" SIGNAME="if_ds_register_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlslice_2" PORT="Din"/>
            <CONNECTION INSTANCE="xlslice_3" PORT="Din"/>
            <CONNECTION INSTANCE="xlslice_4" PORT="Din"/>
            <CONNECTION INSTANCE="xlslice_1" PORT="Din"/>
            <CONNECTION INSTANCE="rs_table_0" PORT="ds_instruction"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="en" SIGIS="undef" SIGNAME="rs_table_0_load_rob">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rs_table_0" PORT="load_rob"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="reorder_buffer_0_branch_pc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reorder_buffer_0" PORT="branch_pc"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="3" FULLNAME="/inputA_0" HWVERSION="1.0" INSTANCE="inputA_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_FROM" VALUE="63"/>
        <PARAMETER NAME="DIN_TO" VALUE="32"/>
        <PARAMETER NAME="DIN_WIDTH" VALUE="64"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_xlslice_5_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="32"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="63" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="load_input_reg_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="load_input_reg" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="inputA_0_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adder_0" PORT="in0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="3" FULLNAME="/inputA_1" HWVERSION="1.0" INSTANCE="inputA_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_FROM" VALUE="63"/>
        <PARAMETER NAME="DIN_TO" VALUE="32"/>
        <PARAMETER NAME="DIN_WIDTH" VALUE="64"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_inputA_0_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="32"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="63" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="store_input_reg_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="store_input_reg" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="inputA_1_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adder_1" PORT="in0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="3" FULLNAME="/inputA_2" HWVERSION="1.0" INSTANCE="inputA_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_FROM" VALUE="63"/>
        <PARAMETER NAME="DIN_TO" VALUE="32"/>
        <PARAMETER NAME="DIN_WIDTH" VALUE="64"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_inputA_0_1"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="32"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="63" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="alu_input_reg_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="alu_input_reg" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="inputA_2_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="alu0_0" PORT="in0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="3" FULLNAME="/inputA_3" HWVERSION="1.0" INSTANCE="inputA_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_FROM" VALUE="63"/>
        <PARAMETER NAME="DIN_TO" VALUE="32"/>
        <PARAMETER NAME="DIN_WIDTH" VALUE="64"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_inputA_0_2"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="32"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="63" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="md_input_reg_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="md_input_reg" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="inputA_3_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mult_div_0" PORT="in0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="3" FULLNAME="/inputB_0" HWVERSION="1.0" INSTANCE="inputB_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_FROM" VALUE="31"/>
        <PARAMETER NAME="DIN_TO" VALUE="0"/>
        <PARAMETER NAME="DIN_WIDTH" VALUE="64"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_inputA_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="32"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="63" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="load_input_reg_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="load_input_reg" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="inputB_0_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adder_0" PORT="in1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="3" FULLNAME="/inputB_1" HWVERSION="1.0" INSTANCE="inputB_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_FROM" VALUE="31"/>
        <PARAMETER NAME="DIN_TO" VALUE="0"/>
        <PARAMETER NAME="DIN_WIDTH" VALUE="64"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_inputB_0_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="32"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="63" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="store_input_reg_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="store_input_reg" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="inputB_1_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_mem_0" PORT="write_data"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="3" FULLNAME="/inputB_2" HWVERSION="1.0" INSTANCE="inputB_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_FROM" VALUE="31"/>
        <PARAMETER NAME="DIN_TO" VALUE="0"/>
        <PARAMETER NAME="DIN_WIDTH" VALUE="64"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_inputB_0_1"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="32"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="63" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="alu_input_reg_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="alu_input_reg" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="inputB_2_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="alu0_0" PORT="in1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="3" FULLNAME="/inputB_3" HWVERSION="1.0" INSTANCE="inputB_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_FROM" VALUE="31"/>
        <PARAMETER NAME="DIN_TO" VALUE="0"/>
        <PARAMETER NAME="DIN_WIDTH" VALUE="64"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_inputB_0_2"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="32"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="63" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="md_input_reg_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="md_input_reg" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="inputB_3_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mult_div_0" PORT="in1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/inst_mem_0" HWVERSION="1.0" INSTANCE="inst_mem_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="inst_mem" VLNV="xilinx.com:module_ref:inst_mem:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="address_bits" VALUE="10"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_inst_mem_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="9" NAME="address" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_0_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlslice_0" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="out_val" RIGHT="0" SIGIS="undef" SIGNAME="inst_mem_0_out_val">
          <CONNECTIONS>
            <CONNECTION INSTANCE="instr_translator_0" PORT="in_inst"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/instr_translator_0" HWVERSION="1.0" INSTANCE="instr_translator_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="instr_translator" VLNV="xilinx.com:module_ref:instr_translator:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_instr_translator_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="in_inst" RIGHT="0" SIGIS="undef" SIGNAME="inst_mem_0_out_val">
          <CONNECTIONS>
            <CONNECTION INSTANCE="inst_mem_0" PORT="out_val"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="out_inst" RIGHT="0" SIGIS="undef" SIGNAME="instr_translator_0_out_inst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="if_ds_register" PORT="D"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/is_stage_controller" HWVERSION="1.0" INSTANCE="is_stage_controller" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="stage_controller" VLNV="xilinx.com:module_ref:stage_controller:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_stage_controller_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="7" NAME="clear_bits" RIGHT="0" SIGIS="undef" SIGNAME="reorder_buffer_0_clear_controllers">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reorder_buffer_0" PORT="clear_controllers"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="next_stage_ready_bits" RIGHT="0" SIGIS="undef" SIGNAME="ex_stage_controller_ready_bits">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ex_stage_controller" PORT="ready_bits"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ready_bits" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ready_en" SIGIS="undef" SIGNAME="is_stage_controller_ready_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux4_0" PORT="i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ready_select" RIGHT="0" SIGIS="undef" SIGNAME="is_stage_controller_ready_select">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reorder_buffer_0" PORT="is_src"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="reorder_buffer_0_branch_pc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reorder_buffer_0" PORT="branch_pc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="shift_amt" RIGHT="0" SIGIS="undef" SIGNAME="reorder_buffer_0_h">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reorder_buffer_0" PORT="h"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="write_bits" RIGHT="0" SIGIS="undef" SIGNAME="reorder_buffer_0_is_write">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reorder_buffer_0" PORT="is_write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="write_next_stage" RIGHT="0" SIGIS="undef" SIGNAME="is_stage_controller_write_next_stage">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ex_stage_controller" PORT="write_bits"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/last_pc" HWVERSION="1.0" INSTANCE="last_pc" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="reg0" VLNV="xilinx.com:module_ref:reg0:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="size" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_reg0_0_11"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="D" RIGHT="0" SIGIS="undef" SIGNAME="pc_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pc" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="Q" RIGHT="0" SIGIS="undef" SIGNAME="last_pc_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reorder_buffer_0" PORT="init_write_pc"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="en" SIGIS="undef" SIGNAME="rs_table_0_load_rob">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rs_table_0" PORT="load_rob"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="reorder_buffer_0_branch_pc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reorder_buffer_0" PORT="branch_pc"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/load_input_reg" HWVERSION="1.0" INSTANCE="load_input_reg" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="reg0" VLNV="xilinx.com:module_ref:reg0:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="size" VALUE="64"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_reg0_0_2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="63" NAME="D" RIGHT="0" SIGIS="undef" SIGNAME="reorder_buffer_0_is_vals">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reorder_buffer_0" PORT="is_vals"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="Q" RIGHT="0" SIGIS="undef" SIGNAME="load_input_reg_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="inputA_0" PORT="Din"/>
            <CONNECTION INSTANCE="inputB_0" PORT="Din"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="en" SIGIS="undef" SIGNAME="mux4_0_out0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux4_0" PORT="out0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="reorder_buffer_0_branch_pc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reorder_buffer_0" PORT="branch_pc"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/load_output_ram" HWVERSION="1.0" INSTANCE="load_output_ram" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="OutputRAM" VLNV="xilinx.com:module_ref:OutputRAM:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_OutputRAM_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="cm_read_addr" RIGHT="0" SIGIS="undef" SIGNAME="cm_stage_controller_ready_select">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cm_stage_controller" PORT="ready_select"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="cm_read_data" RIGHT="0" SIGIS="undef" SIGNAME="load_output_ram_cm_read_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_0" PORT="in0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="ex_write_addr" RIGHT="0" SIGIS="undef" SIGNAME="ex_stage_controller_ready_select">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ex_stage_controller" PORT="ready_select"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="ex_write_data" RIGHT="0" SIGIS="undef" SIGNAME="data_mem_0_read_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_mem_0" PORT="read_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ex_write_en" SIGIS="undef" SIGNAME="mux4_1_out0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux4_1" PORT="out0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="reorder_buffer_0_branch_pc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reorder_buffer_0" PORT="branch_pc"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/md_func_reg" HWVERSION="1.0" INSTANCE="md_func_reg" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="reg0" VLNV="xilinx.com:module_ref:reg0:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="size" VALUE="6"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_reg0_0_10"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="5" NAME="D" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_7_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlslice_7" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="Q" RIGHT="0" SIGIS="undef" SIGNAME="md_func_reg_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mult_div_0" PORT="func"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="en" SIGIS="undef" SIGNAME="mux4_0_out3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux4_0" PORT="out3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="reorder_buffer_0_branch_pc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reorder_buffer_0" PORT="branch_pc"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/md_input_reg" HWVERSION="1.0" INSTANCE="md_input_reg" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="reg0" VLNV="xilinx.com:module_ref:reg0:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="size" VALUE="64"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_reg0_0_8"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="63" NAME="D" RIGHT="0" SIGIS="undef" SIGNAME="reorder_buffer_0_is_vals">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reorder_buffer_0" PORT="is_vals"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="Q" RIGHT="0" SIGIS="undef" SIGNAME="md_input_reg_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="inputB_3" PORT="Din"/>
            <CONNECTION INSTANCE="inputA_3" PORT="Din"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="en" SIGIS="undef" SIGNAME="mux4_0_out3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux4_0" PORT="out3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="reorder_buffer_0_branch_pc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reorder_buffer_0" PORT="branch_pc"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/md_op_reg" HWVERSION="1.0" INSTANCE="md_op_reg" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="reg0" VLNV="xilinx.com:module_ref:reg0:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="size" VALUE="6"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_reg0_0_9"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="5" NAME="D" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_6_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlslice_6" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="Q" RIGHT="0" SIGIS="undef" SIGNAME="md_op_reg_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mult_div_0" PORT="op"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="en" SIGIS="undef" SIGNAME="mux4_0_out3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux4_0" PORT="out3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="reorder_buffer_0_branch_pc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reorder_buffer_0" PORT="branch_pc"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mult_div_0" HWVERSION="1.0" INSTANCE="mult_div_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="mult_div" VLNV="xilinx.com:module_ref:mult_div:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_mult_div_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="5" NAME="func" RIGHT="0" SIGIS="undef" SIGNAME="md_func_reg_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="md_func_reg" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="h" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="in0" RIGHT="0" SIGIS="undef" SIGNAME="inputA_3_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="inputA_3" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="in1" RIGHT="0" SIGIS="undef" SIGNAME="inputB_3_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="inputB_3" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="l" RIGHT="0" SIGIS="undef" SIGNAME="mult_div_0_l">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fpu_output_ram" PORT="ex_write_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="op" RIGHT="0" SIGIS="undef" SIGNAME="md_op_reg_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="md_op_reg" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mux4_0" HWVERSION="1.0" INSTANCE="mux4_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="mux4" VLNV="xilinx.com:module_ref:mux4:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="width" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_mux4_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="i" RIGHT="0" SIGIS="undef" SIGNAME="is_stage_controller_ready_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="is_stage_controller" PORT="ready_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="out0" RIGHT="0" SIGIS="undef" SIGNAME="mux4_0_out0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="load_input_reg" PORT="en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="out1" RIGHT="0" SIGIS="undef" SIGNAME="mux4_0_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="store_input_reg" PORT="en"/>
            <CONNECTION INSTANCE="store_immediate_reg" PORT="en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="out2" RIGHT="0" SIGIS="undef" SIGNAME="mux4_0_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="alu_input_reg" PORT="en"/>
            <CONNECTION INSTANCE="alu_op_reg" PORT="en"/>
            <CONNECTION INSTANCE="alu_func_reg" PORT="en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="out3" RIGHT="0" SIGIS="undef" SIGNAME="mux4_0_out3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="md_func_reg" PORT="en"/>
            <CONNECTION INSTANCE="md_input_reg" PORT="en"/>
            <CONNECTION INSTANCE="md_op_reg" PORT="en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="sel" RIGHT="0" SIGIS="undef" SIGNAME="reorder_buffer_0_select_fu_is">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reorder_buffer_0" PORT="select_fu_is"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mux4_1" HWVERSION="1.0" INSTANCE="mux4_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="mux4" VLNV="xilinx.com:module_ref:mux4:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="width" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_mux4_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="i" RIGHT="0" SIGIS="undef" SIGNAME="reorder_buffer_0_ex_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reorder_buffer_0" PORT="ex_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="out0" RIGHT="0" SIGIS="undef" SIGNAME="mux4_1_out0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="load_output_ram" PORT="ex_write_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="out1" RIGHT="0" SIGIS="undef" SIGNAME="mux4_1_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_mem_0" PORT="write_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="out2" RIGHT="0" SIGIS="undef" SIGNAME="mux4_1_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="alu_output_ram" PORT="ex_write_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="out3" RIGHT="0" SIGIS="undef" SIGNAME="mux4_1_out3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fpu_output_ram" PORT="ex_write_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="sel" RIGHT="0" SIGIS="undef" SIGNAME="reorder_buffer_0_select_fu_ex">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reorder_buffer_0" PORT="select_fu_ex"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mux_0" HWVERSION="1.0" INSTANCE="mux_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="mux" VLNV="xilinx.com:module_ref:mux:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="width" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_mux_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="in0" RIGHT="0" SIGIS="undef" SIGNAME="load_output_ram_cm_read_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="load_output_ram" PORT="cm_read_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="in1" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="o" RIGHT="0" SIGIS="undef" SIGNAME="mux_0_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_2" PORT="in0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sel" SIGIS="undef" SIGNAME="cm_sel_0_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cm_sel_0" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mux_1" HWVERSION="1.0" INSTANCE="mux_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="mux" VLNV="xilinx.com:module_ref:mux:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="width" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_mux_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="in0" RIGHT="0" SIGIS="undef" SIGNAME="alu_output_ram_cm_read_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="alu_output_ram" PORT="cm_read_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="in1" RIGHT="0" SIGIS="undef" SIGNAME="fpu_output_ram_cm_read_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fpu_output_ram" PORT="cm_read_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="o" RIGHT="0" SIGIS="undef" SIGNAME="mux_1_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_2" PORT="in1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sel" SIGIS="undef" SIGNAME="cm_sel_0_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cm_sel_0" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mux_2" HWVERSION="1.0" INSTANCE="mux_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="mux" VLNV="xilinx.com:module_ref:mux:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="width" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_mux_2_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="in0" RIGHT="0" SIGIS="undef" SIGNAME="mux_0_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_0" PORT="o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="in1" RIGHT="0" SIGIS="undef" SIGNAME="mux_1_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_1" PORT="o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="o" RIGHT="0" SIGIS="undef" SIGNAME="mux_2_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cdb_0" PORT="cdb_val_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sel" SIGIS="undef" SIGNAME="cm_sel_1_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cm_sel_1" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/pc" HWVERSION="1.0" INSTANCE="pc" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="reg0" VLNV="xilinx.com:module_ref:reg0:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="size" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_reg0_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="D" RIGHT="0" SIGIS="undef" SIGNAME="pc_jump_mux_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pc_jump_mux" PORT="o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="Q" RIGHT="0" SIGIS="undef" SIGNAME="pc_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlslice_0" PORT="Din"/>
            <CONNECTION INSTANCE="add4_0" PORT="in0"/>
            <CONNECTION INSTANCE="last_pc" PORT="D"/>
            <CONNECTION INSTANCE="reorder_buffer_0" PORT="pc_4"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="en" SIGIS="undef" SIGNAME="rs_table_0_load_rob">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rs_table_0" PORT="load_rob"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_zero">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="zero"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/pc_branch_mux" HWVERSION="1.0" INSTANCE="pc_branch_mux" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="mux" VLNV="xilinx.com:module_ref:mux:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="width" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_mux_4_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="in0" RIGHT="0" SIGIS="undef" SIGNAME="add4_0_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="add4_0" PORT="o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="in1" RIGHT="0" SIGIS="undef" SIGNAME="ps_branch_mux_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps_branch_mux" PORT="o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="o" RIGHT="0" SIGIS="undef" SIGNAME="pc_branch_mux_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pc_jump_mux" PORT="in0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sel" SIGIS="undef" SIGNAME="reorder_buffer_0_branch_pc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reorder_buffer_0" PORT="branch_pc"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/pc_jump_mux" HWVERSION="1.0" INSTANCE="pc_jump_mux" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="mux" VLNV="xilinx.com:module_ref:mux:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="width" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_mux_3_2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="in0" RIGHT="0" SIGIS="undef" SIGNAME="pc_branch_mux_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pc_branch_mux" PORT="o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="in1" RIGHT="0" SIGIS="undef" SIGNAME="reorder_buffer_0_jump_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reorder_buffer_0" PORT="jump_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="o" RIGHT="0" SIGIS="undef" SIGNAME="pc_jump_mux_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pc" PORT="D"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sel" SIGIS="undef" SIGNAME="reorder_buffer_0_jump_pc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reorder_buffer_0" PORT="jump_pc"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/precise_state" HWVERSION="1.0" INSTANCE="precise_state" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="reg0" VLNV="xilinx.com:module_ref:reg0:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="size" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_reg0_0_12"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="D" RIGHT="0" SIGIS="undef" SIGNAME="ps_jump_mux_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps_jump_mux" PORT="o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="Q" RIGHT="0" SIGIS="undef" SIGNAME="precise_state_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="add4_1" PORT="in0"/>
            <CONNECTION INSTANCE="adder_2" PORT="in0"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="en" SIGIS="undef" SIGNAME="rt_stage_controller_0_ready_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rt_stage_controller_0" PORT="ready_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_zero">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="zero"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/ps_branch_mux" HWVERSION="1.0" INSTANCE="ps_branch_mux" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="mux" VLNV="xilinx.com:module_ref:mux:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="width" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_mux_3_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="in0" RIGHT="0" SIGIS="undef" SIGNAME="add4_1_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="add4_1" PORT="o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="in1" RIGHT="0" SIGIS="undef" SIGNAME="adder_2_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adder_2" PORT="o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="o" RIGHT="0" SIGIS="undef" SIGNAME="ps_branch_mux_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pc_branch_mux" PORT="in1"/>
            <CONNECTION INSTANCE="ps_jump_mux" PORT="in0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sel" SIGIS="undef" SIGNAME="reorder_buffer_0_branch_pc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reorder_buffer_0" PORT="branch_pc"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/ps_jump_mux" HWVERSION="1.0" INSTANCE="ps_jump_mux" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="mux" VLNV="xilinx.com:module_ref:mux:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="width" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_mux_3_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="in0" RIGHT="0" SIGIS="undef" SIGNAME="ps_branch_mux_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps_branch_mux" PORT="o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="in1" RIGHT="0" SIGIS="undef" SIGNAME="reorder_buffer_0_jump_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reorder_buffer_0" PORT="jump_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="o" RIGHT="0" SIGIS="undef" SIGNAME="ps_jump_mux_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="precise_state" PORT="D"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sel" SIGIS="undef" SIGNAME="reorder_buffer_0_jump_pc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reorder_buffer_0" PORT="jump_pc"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/reg_file_0" HWVERSION="1.0" INSTANCE="reg_file_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="reg_file" VLNV="xilinx.com:module_ref:reg_file:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_reg_file_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="read_addr_1" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_2_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlslice_2" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="read_addr_2" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_3_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlslice_3" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="read_out_1" RIGHT="0" SIGIS="undef" SIGNAME="reg_file_0_read_out_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reorder_buffer_0" PORT="reg_val_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="read_out_2" RIGHT="0" SIGIS="undef" SIGNAME="reg_file_0_read_out_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reorder_buffer_0" PORT="reg_val_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="write_addr" RIGHT="0" SIGIS="undef" SIGNAME="reorder_buffer_0_regfile_write_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reorder_buffer_0" PORT="regfile_write_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="write_data" RIGHT="0" SIGIS="undef" SIGNAME="reorder_buffer_0_regfile_write_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reorder_buffer_0" PORT="regfile_write_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="write_enable" SIGIS="undef" SIGNAME="reorder_buffer_0_regfile_write_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reorder_buffer_0" PORT="regfile_write_en"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/reorder_buffer_0" HWVERSION="1.0" INSTANCE="reorder_buffer_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="reorder_buffer" VLNV="xilinx.com:module_ref:reorder_buffer:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_reorder_buffer_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="branch_pc" SIGIS="undef" SIGNAME="reorder_buffer_0_branch_pc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps_branch_mux" PORT="sel"/>
            <CONNECTION INSTANCE="pc_branch_mux" PORT="sel"/>
            <CONNECTION INSTANCE="if_ds_register" PORT="rst"/>
            <CONNECTION INSTANCE="last_pc" PORT="rst"/>
            <CONNECTION INSTANCE="tags_and_ready_0" PORT="rst"/>
            <CONNECTION INSTANCE="load_input_reg" PORT="rst"/>
            <CONNECTION INSTANCE="store_input_reg" PORT="rst"/>
            <CONNECTION INSTANCE="store_immediate_reg" PORT="rst"/>
            <CONNECTION INSTANCE="alu_input_reg" PORT="rst"/>
            <CONNECTION INSTANCE="alu_func_reg" PORT="rst"/>
            <CONNECTION INSTANCE="alu_op_reg" PORT="rst"/>
            <CONNECTION INSTANCE="md_input_reg" PORT="rst"/>
            <CONNECTION INSTANCE="md_op_reg" PORT="rst"/>
            <CONNECTION INSTANCE="md_func_reg" PORT="rst"/>
            <CONNECTION INSTANCE="load_output_ram" PORT="rst"/>
            <CONNECTION INSTANCE="alu_output_ram" PORT="rst"/>
            <CONNECTION INSTANCE="fpu_output_ram" PORT="rst"/>
            <CONNECTION INSTANCE="rt_stage_controller_0" PORT="rst"/>
            <CONNECTION INSTANCE="cm_stage_controller" PORT="rst"/>
            <CONNECTION INSTANCE="ex_stage_controller" PORT="rst"/>
            <CONNECTION INSTANCE="is_stage_controller" PORT="rst"/>
            <CONNECTION INSTANCE="reorder_buffer_0" PORT="clear"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="branch_write_en" SIGIS="undef" SIGNAME="rs_table_0_isbranch">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rs_table_0" PORT="isbranch"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="cdb_en_in" SIGIS="undef" SIGNAME="cm_stage_controller_ready_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cm_stage_controller" PORT="ready_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="cdb_tag_in" RIGHT="0" SIGIS="undef" SIGNAME="cdb_0_cdb_tag_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cdb_0" PORT="cdb_tag_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="cdb_tag_out" RIGHT="0" SIGIS="undef" SIGNAME="reorder_buffer_0_cdb_tag_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cdb_0" PORT="cdb_tag_in"/>
            <CONNECTION INSTANCE="tags_and_ready_0" PORT="write_cm_src"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="cdb_val_in" RIGHT="0" SIGIS="undef" SIGNAME="cdb_0_cdb_val_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cdb_0" PORT="cdb_val_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clear" SIGIS="undef" SIGNAME="reorder_buffer_0_branch_pc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reorder_buffer_0" PORT="branch_pc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="clear_controllers" RIGHT="0" SIGIS="undef" SIGNAME="reorder_buffer_0_clear_controllers">
          <CONNECTIONS>
            <CONNECTION INSTANCE="is_stage_controller" PORT="clear_bits"/>
            <CONNECTION INSTANCE="ex_stage_controller" PORT="clear_bits"/>
            <CONNECTION INSTANCE="cm_stage_controller" PORT="clear_bits"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="complete_en" SIGIS="undef" SIGNAME="cm_stage_controller_ready_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cm_stage_controller" PORT="ready_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="complete_src" RIGHT="0" SIGIS="undef" SIGNAME="cm_stage_controller_ready_select">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cm_stage_controller" PORT="ready_select"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ex_en" SIGIS="undef" SIGNAME="reorder_buffer_0_ex_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux4_1" PORT="i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ex_en_in" SIGIS="undef" SIGNAME="ex_stage_controller_ready_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ex_stage_controller" PORT="ready_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="ex_src" RIGHT="0" SIGIS="undef" SIGNAME="ex_stage_controller_ready_select">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ex_stage_controller" PORT="ready_select"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="fu_needed" RIGHT="0" SIGIS="undef" SIGNAME="rs_table_0_fu_needed">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rs_table_0" PORT="fu_needed"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="h" RIGHT="0" SIGIS="undef" SIGNAME="reorder_buffer_0_h">
          <CONNECTIONS>
            <CONNECTION INSTANCE="is_stage_controller" PORT="shift_amt"/>
            <CONNECTION INSTANCE="ex_stage_controller" PORT="shift_amt"/>
            <CONNECTION INSTANCE="cm_stage_controller" PORT="shift_amt"/>
            <CONNECTION INSTANCE="rt_stage_controller_0" PORT="head"/>
            <CONNECTION INSTANCE="rs_table_0" PORT="rob_head"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="immediate" RIGHT="0" SIGIS="undef" SIGNAME="sign_extend_0_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sign_extend_0" PORT="o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in_rob_1" SIGIS="undef" SIGNAME="tags_and_ready_0_in_rob_out_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tags_and_ready_0" PORT="in_rob_out_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in_rob_2" SIGIS="undef" SIGNAME="tags_and_ready_0_in_rob_out_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tags_and_ready_0" PORT="in_rob_out_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="init_write_addr" RIGHT="0" SIGIS="undef" SIGNAME="rs_table_0_rob_write_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rs_table_0" PORT="rob_write_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="init_write_en" SIGIS="undef" SIGNAME="rs_table_0_load_rob">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rs_table_0" PORT="load_rob"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="init_write_inst" RIGHT="0" SIGIS="undef" SIGNAME="rs_table_0_rob_write_inst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rs_table_0" PORT="rob_write_inst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="init_write_outreg" RIGHT="0" SIGIS="undef" SIGNAME="rs_table_0_rob_write_outreg">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rs_table_0" PORT="rob_write_outreg"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="init_write_pc" RIGHT="0" SIGIS="undef" SIGNAME="last_pc_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="last_pc" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="is_instr" RIGHT="0" SIGIS="undef" SIGNAME="reorder_buffer_0_is_instr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlslice_5" PORT="Din"/>
            <CONNECTION INSTANCE="xlslice_6" PORT="Din"/>
            <CONNECTION INSTANCE="xlslice_7" PORT="Din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="is_src" RIGHT="0" SIGIS="undef" SIGNAME="is_stage_controller_ready_select">
          <CONNECTIONS>
            <CONNECTION INSTANCE="is_stage_controller" PORT="ready_select"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="is_vals" RIGHT="0" SIGIS="undef" SIGNAME="reorder_buffer_0_is_vals">
          <CONNECTIONS>
            <CONNECTION INSTANCE="load_input_reg" PORT="D"/>
            <CONNECTION INSTANCE="store_input_reg" PORT="D"/>
            <CONNECTION INSTANCE="alu_input_reg" PORT="D"/>
            <CONNECTION INSTANCE="md_input_reg" PORT="D"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="is_write" RIGHT="0" SIGIS="undef" SIGNAME="reorder_buffer_0_is_write">
          <CONNECTIONS>
            <CONNECTION INSTANCE="is_stage_controller" PORT="write_bits"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="jump_addr" RIGHT="0" SIGIS="undef" SIGNAME="reorder_buffer_0_jump_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps_jump_mux" PORT="in1"/>
            <CONNECTION INSTANCE="pc_jump_mux" PORT="in1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="jump_immediate" RIGHT="0" SIGIS="undef" SIGNAME="unsigned_extend_0_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="unsigned_extend_0" PORT="o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="jump_pc" SIGIS="undef" SIGNAME="reorder_buffer_0_jump_pc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pc_jump_mux" PORT="sel"/>
            <CONNECTION INSTANCE="ps_jump_mux" PORT="sel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="jump_reg" SIGIS="undef" SIGNAME="rs_table_0_isjr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rs_table_0" PORT="isjr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="jump_write_en" SIGIS="undef" SIGNAME="rs_table_0_isjump">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rs_table_0" PORT="isjump"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="pc_4" RIGHT="0" SIGIS="undef" SIGNAME="pc_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pc" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="reg_val_1" RIGHT="0" SIGIS="undef" SIGNAME="reg_file_0_read_out_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_file_0" PORT="read_out_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="reg_val_2" RIGHT="0" SIGIS="undef" SIGNAME="reg_file_0_read_out_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_file_0" PORT="read_out_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="regfile_write_addr" RIGHT="0" SIGIS="undef" SIGNAME="reorder_buffer_0_regfile_write_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_file_0" PORT="write_addr"/>
            <CONNECTION INSTANCE="tags_and_ready_0" PORT="write_rt_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="regfile_write_data" RIGHT="0" SIGIS="undef" SIGNAME="reorder_buffer_0_regfile_write_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_file_0" PORT="write_data"/>
            <CONNECTION INSTANCE="adder_2" PORT="in1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="regfile_write_en" SIGIS="undef" SIGNAME="reorder_buffer_0_regfile_write_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_file_0" PORT="write_enable"/>
            <CONNECTION INSTANCE="tags_and_ready_0" PORT="write_rt_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="retire_en" SIGIS="undef" SIGNAME="rt_stage_controller_0_ready_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rt_stage_controller_0" PORT="ready_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="retire_src_in" RIGHT="0" SIGIS="undef" SIGNAME="rt_stage_controller_0_ready_select">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rt_stage_controller_0" PORT="ready_select"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="retire_src_out" RIGHT="0" SIGIS="undef" SIGNAME="reorder_buffer_0_retire_src_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tags_and_ready_0" PORT="write_rt_src"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="rs_table_free" RIGHT="0" SIGIS="undef" SIGNAME="reorder_buffer_0_rs_table_free">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rs_table_0" PORT="clear_busybit"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="rs_table_free_en" SIGIS="undef" SIGNAME="reorder_buffer_0_rs_table_free_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rs_table_0" PORT="clear_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="rt_clear_controller" RIGHT="0" SIGIS="undef" SIGNAME="reorder_buffer_0_rt_clear_controller">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rt_stage_controller_0" PORT="clear_bits"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="select_fu_cm" RIGHT="0" SIGIS="undef" SIGNAME="reorder_buffer_0_select_fu_cm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cm_sel_1" PORT="Din"/>
            <CONNECTION INSTANCE="cm_sel_0" PORT="Din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="select_fu_ex" RIGHT="0" SIGIS="undef" SIGNAME="reorder_buffer_0_select_fu_ex">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux4_1" PORT="sel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="select_fu_is" RIGHT="0" SIGIS="undef" SIGNAME="reorder_buffer_0_select_fu_is">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux4_0" PORT="sel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="t" RIGHT="0" SIGIS="undef" SIGNAME="reorder_buffer_0_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rs_table_0" PORT="rob_tail"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="tag_1" RIGHT="0" SIGIS="undef" SIGNAME="tags_and_ready_0_tag_out_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tags_and_ready_0" PORT="tag_out_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="tag_2" RIGHT="0" SIGIS="undef" SIGNAME="tags_and_ready_0_tag_out_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tags_and_ready_0" PORT="tag_out_2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/rs_table_0" HWVERSION="1.0" INSTANCE="rs_table_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="rs_table" VLNV="xilinx.com:module_ref:rs_table:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_rs_table_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="1" NAME="clear_busybit" RIGHT="0" SIGIS="undef" SIGNAME="reorder_buffer_0_rs_table_free">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reorder_buffer_0" PORT="rs_table_free"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clear_en" SIGIS="undef" SIGNAME="reorder_buffer_0_rs_table_free_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reorder_buffer_0" PORT="rs_table_free_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="ds_instruction" RIGHT="0" SIGIS="undef" SIGNAME="if_ds_register_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="if_ds_register" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="fu_needed" RIGHT="0" SIGIS="undef" SIGNAME="rs_table_0_fu_needed">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reorder_buffer_0" PORT="fu_needed"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="isbranch" SIGIS="undef" SIGNAME="rs_table_0_isbranch">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reorder_buffer_0" PORT="branch_write_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="isjr" SIGIS="undef" SIGNAME="rs_table_0_isjr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reorder_buffer_0" PORT="jump_reg"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="isjump" SIGIS="undef" SIGNAME="rs_table_0_isjump">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reorder_buffer_0" PORT="jump_write_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="load_rob" SIGIS="undef" SIGNAME="rs_table_0_load_rob">
          <CONNECTIONS>
            <CONNECTION INSTANCE="if_ds_register" PORT="en"/>
            <CONNECTION INSTANCE="pc" PORT="en"/>
            <CONNECTION INSTANCE="last_pc" PORT="en"/>
            <CONNECTION INSTANCE="tags_and_ready_0" PORT="write_tag_en"/>
            <CONNECTION INSTANCE="reorder_buffer_0" PORT="init_write_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="rob_head" RIGHT="0" SIGIS="undef" SIGNAME="reorder_buffer_0_h">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reorder_buffer_0" PORT="h"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="rob_tail" RIGHT="0" SIGIS="undef" SIGNAME="reorder_buffer_0_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reorder_buffer_0" PORT="t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="rob_write_addr" RIGHT="0" SIGIS="undef" SIGNAME="rs_table_0_rob_write_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tags_and_ready_0" PORT="write_tag_data"/>
            <CONNECTION INSTANCE="reorder_buffer_0" PORT="init_write_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="rob_write_inst" RIGHT="0" SIGIS="undef" SIGNAME="rs_table_0_rob_write_inst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reorder_buffer_0" PORT="init_write_inst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="rob_write_outreg" RIGHT="0" SIGIS="undef" SIGNAME="rs_table_0_rob_write_outreg">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tags_and_ready_0" PORT="write_tag_addr"/>
            <CONNECTION INSTANCE="reorder_buffer_0" PORT="init_write_outreg"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="stall" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/rt_stage_controller_0" HWVERSION="1.0" INSTANCE="rt_stage_controller_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="rt_stage_controller" VLNV="xilinx.com:module_ref:rt_stage_controller:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_rt_stage_controller_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="7" NAME="clear_bits" RIGHT="0" SIGIS="undef" SIGNAME="reorder_buffer_0_rt_clear_controller">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reorder_buffer_0" PORT="rt_clear_controller"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="head" RIGHT="0" SIGIS="undef" SIGNAME="reorder_buffer_0_h">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reorder_buffer_0" PORT="h"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ready_bits" RIGHT="0" SIGIS="undef" SIGNAME="rt_stage_controller_0_ready_bits">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cm_stage_controller" PORT="next_stage_ready_bits"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ready_en" SIGIS="undef" SIGNAME="rt_stage_controller_0_ready_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="precise_state" PORT="en"/>
            <CONNECTION INSTANCE="reorder_buffer_0" PORT="retire_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ready_select" RIGHT="0" SIGIS="undef" SIGNAME="rt_stage_controller_0_ready_select">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reorder_buffer_0" PORT="retire_src_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="reorder_buffer_0_branch_pc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reorder_buffer_0" PORT="branch_pc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="write_bits" RIGHT="0" SIGIS="undef" SIGNAME="cm_stage_controller_write_next_stage">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cm_stage_controller" PORT="write_next_stage"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/sign_extend_0" HWVERSION="1.0" INSTANCE="sign_extend_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="sign_extend" VLNV="xilinx.com:module_ref:sign_extend:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_sign_extend_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="15" NAME="i" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_4_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlslice_4" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="o" RIGHT="0" SIGIS="undef" SIGNAME="sign_extend_0_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reorder_buffer_0" PORT="immediate"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/sign_extend_1" HWVERSION="1.0" INSTANCE="sign_extend_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="sign_extend" VLNV="xilinx.com:module_ref:sign_extend:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_sign_extend_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="15" NAME="i" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_5_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlslice_5" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="o" RIGHT="0" SIGIS="undef" SIGNAME="sign_extend_1_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="store_immediate_reg" PORT="D"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/store_immediate_reg" HWVERSION="1.0" INSTANCE="store_immediate_reg" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="reg0" VLNV="xilinx.com:module_ref:reg0:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="size" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_reg0_0_4"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="D" RIGHT="0" SIGIS="undef" SIGNAME="sign_extend_1_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sign_extend_1" PORT="o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="Q" RIGHT="0" SIGIS="undef" SIGNAME="store_immediate_reg_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adder_1" PORT="in1"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="en" SIGIS="undef" SIGNAME="mux4_0_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux4_0" PORT="out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="reorder_buffer_0_branch_pc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reorder_buffer_0" PORT="branch_pc"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/store_input_reg" HWVERSION="1.0" INSTANCE="store_input_reg" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="reg0" VLNV="xilinx.com:module_ref:reg0:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="size" VALUE="64"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_reg0_0_3"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="63" NAME="D" RIGHT="0" SIGIS="undef" SIGNAME="reorder_buffer_0_is_vals">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reorder_buffer_0" PORT="is_vals"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="Q" RIGHT="0" SIGIS="undef" SIGNAME="store_input_reg_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="inputA_1" PORT="Din"/>
            <CONNECTION INSTANCE="inputB_1" PORT="Din"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="en" SIGIS="undef" SIGNAME="mux4_0_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux4_0" PORT="out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="reorder_buffer_0_branch_pc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reorder_buffer_0" PORT="branch_pc"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/tags_and_ready_0" HWVERSION="1.0" INSTANCE="tags_and_ready_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="tags_and_ready" VLNV="xilinx.com:module_ref:tags_and_ready:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_tags_and_ready_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in_rob_out_1" SIGIS="undef" SIGNAME="tags_and_ready_0_in_rob_out_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reorder_buffer_0" PORT="in_rob_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in_rob_out_2" SIGIS="undef" SIGNAME="tags_and_ready_0_in_rob_out_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reorder_buffer_0" PORT="in_rob_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="read_addr_1" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_2_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlslice_2" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="read_addr_2" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_3_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlslice_3" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="reorder_buffer_0_branch_pc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reorder_buffer_0" PORT="branch_pc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="tag_out_1" RIGHT="0" SIGIS="undef" SIGNAME="tags_and_ready_0_tag_out_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reorder_buffer_0" PORT="tag_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="tag_out_2" RIGHT="0" SIGIS="undef" SIGNAME="tags_and_ready_0_tag_out_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reorder_buffer_0" PORT="tag_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="write_cm_en" SIGIS="undef" SIGNAME="cm_stage_controller_ready_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cm_stage_controller" PORT="ready_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="write_cm_src" RIGHT="0" SIGIS="undef" SIGNAME="reorder_buffer_0_cdb_tag_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reorder_buffer_0" PORT="cdb_tag_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="write_rt_addr" RIGHT="0" SIGIS="undef" SIGNAME="reorder_buffer_0_regfile_write_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reorder_buffer_0" PORT="regfile_write_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="write_rt_en" SIGIS="undef" SIGNAME="reorder_buffer_0_regfile_write_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reorder_buffer_0" PORT="regfile_write_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="write_rt_src" RIGHT="0" SIGIS="undef" SIGNAME="reorder_buffer_0_retire_src_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reorder_buffer_0" PORT="retire_src_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="write_tag_addr" RIGHT="0" SIGIS="undef" SIGNAME="rs_table_0_rob_write_outreg">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rs_table_0" PORT="rob_write_outreg"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="write_tag_data" RIGHT="0" SIGIS="undef" SIGNAME="rs_table_0_rob_write_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rs_table_0" PORT="rob_write_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="write_tag_en" SIGIS="undef" SIGNAME="rs_table_0_load_rob">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rs_table_0" PORT="load_rob"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/unsigned_extend_0" HWVERSION="1.0" INSTANCE="unsigned_extend_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="unsigned_extend" VLNV="xilinx.com:module_ref:unsigned_extend:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_unsigned_extend_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="25" NAME="i" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_1_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlslice_1" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="o" RIGHT="0" SIGIS="undef" SIGNAME="unsigned_extend_0_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reorder_buffer_0" PORT="jump_immediate"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="3" FULLNAME="/xlslice_0" HWVERSION="1.0" INSTANCE="xlslice_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_FROM" VALUE="9"/>
        <PARAMETER NAME="DIN_TO" VALUE="0"/>
        <PARAMETER NAME="DIN_WIDTH" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_xlslice_0_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="10"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="pc_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pc" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="9" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_0_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="inst_mem_0" PORT="address"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="3" FULLNAME="/xlslice_1" HWVERSION="1.0" INSTANCE="xlslice_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_FROM" VALUE="25"/>
        <PARAMETER NAME="DIN_TO" VALUE="0"/>
        <PARAMETER NAME="DIN_WIDTH" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_xlslice_1_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="26"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="if_ds_register_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="if_ds_register" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="25" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_1_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="unsigned_extend_0" PORT="i"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="3" FULLNAME="/xlslice_2" HWVERSION="1.0" INSTANCE="xlslice_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_FROM" VALUE="25"/>
        <PARAMETER NAME="DIN_TO" VALUE="21"/>
        <PARAMETER NAME="DIN_WIDTH" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_xlslice_2_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="5"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="if_ds_register_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="if_ds_register" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_2_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_file_0" PORT="read_addr_1"/>
            <CONNECTION INSTANCE="tags_and_ready_0" PORT="read_addr_1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="3" FULLNAME="/xlslice_3" HWVERSION="1.0" INSTANCE="xlslice_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_FROM" VALUE="20"/>
        <PARAMETER NAME="DIN_TO" VALUE="16"/>
        <PARAMETER NAME="DIN_WIDTH" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_xlslice_3_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="5"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="if_ds_register_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="if_ds_register" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_3_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_file_0" PORT="read_addr_2"/>
            <CONNECTION INSTANCE="tags_and_ready_0" PORT="read_addr_2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="3" FULLNAME="/xlslice_4" HWVERSION="1.0" INSTANCE="xlslice_4" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_FROM" VALUE="15"/>
        <PARAMETER NAME="DIN_TO" VALUE="0"/>
        <PARAMETER NAME="DIN_WIDTH" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_xlslice_4_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="16"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="if_ds_register_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="if_ds_register" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_4_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sign_extend_0" PORT="i"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="3" FULLNAME="/xlslice_5" HWVERSION="1.0" INSTANCE="xlslice_5" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_FROM" VALUE="15"/>
        <PARAMETER NAME="DIN_TO" VALUE="0"/>
        <PARAMETER NAME="DIN_WIDTH" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_xlslice_5_1"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="16"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="reorder_buffer_0_is_instr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reorder_buffer_0" PORT="is_instr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_5_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sign_extend_1" PORT="i"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="3" FULLNAME="/xlslice_6" HWVERSION="1.0" INSTANCE="xlslice_6" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_FROM" VALUE="31"/>
        <PARAMETER NAME="DIN_TO" VALUE="26"/>
        <PARAMETER NAME="DIN_WIDTH" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_xlslice_6_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="6"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="reorder_buffer_0_is_instr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reorder_buffer_0" PORT="is_instr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_6_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="alu_op_reg" PORT="D"/>
            <CONNECTION INSTANCE="md_op_reg" PORT="D"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="3" FULLNAME="/xlslice_7" HWVERSION="1.0" INSTANCE="xlslice_7" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_FROM" VALUE="5"/>
        <PARAMETER NAME="DIN_TO" VALUE="0"/>
        <PARAMETER NAME="DIN_WIDTH" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_xlslice_7_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="6"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="reorder_buffer_0_is_instr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reorder_buffer_0" PORT="is_instr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_7_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="md_func_reg" PORT="D"/>
            <CONNECTION INSTANCE="alu_func_reg" PORT="D"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
