begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/*-  * Copyright (c) 2013 Ian Lepore<ian@freebsd.org>  * All rights reserved.  *  * Redistribution and use in source and binary forms, with or without  * modification, are permitted provided that the following conditions  * are met:  * 1. Redistributions of source code must retain the above copyright  *    notice, this list of conditions and the following disclaimer.  * 2. Redistributions in binary form must reproduce the above copyright  *    notice, this list of conditions and the following disclaimer in the  *    documentation and/or other materials provided with the distribution.  *  * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND  * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE  * ARE DISCLAIMED.  IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT  * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY  * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF  * SUCH DAMAGE.  */
end_comment

begin_include
include|#
directive|include
file|<sys/cdefs.h>
end_include

begin_expr_stmt
name|__FBSDID
argument_list|(
literal|"$FreeBSD$"
argument_list|)
expr_stmt|;
end_expr_stmt

begin_comment
comment|/*  * Clocks and power control driver for Freescale i.MX6 family of SoCs.  */
end_comment

begin_include
include|#
directive|include
file|<sys/param.h>
end_include

begin_include
include|#
directive|include
file|<sys/systm.h>
end_include

begin_include
include|#
directive|include
file|<sys/kernel.h>
end_include

begin_include
include|#
directive|include
file|<sys/module.h>
end_include

begin_include
include|#
directive|include
file|<sys/bus.h>
end_include

begin_include
include|#
directive|include
file|<sys/rman.h>
end_include

begin_include
include|#
directive|include
file|<dev/ofw/ofw_bus.h>
end_include

begin_include
include|#
directive|include
file|<dev/ofw/ofw_bus_subr.h>
end_include

begin_include
include|#
directive|include
file|<machine/bus.h>
end_include

begin_include
include|#
directive|include
file|<arm/freescale/imx/imx6_anatopreg.h>
end_include

begin_include
include|#
directive|include
file|<arm/freescale/imx/imx6_anatopvar.h>
end_include

begin_include
include|#
directive|include
file|<arm/freescale/imx/imx6_ccmreg.h>
end_include

begin_include
include|#
directive|include
file|<arm/freescale/imx/imx_machdep.h>
end_include

begin_include
include|#
directive|include
file|<arm/freescale/imx/imx_ccmvar.h>
end_include

begin_ifndef
ifndef|#
directive|ifndef
name|CCGR_CLK_MODE_ALWAYS
end_ifndef

begin_define
define|#
directive|define
name|CCGR_CLK_MODE_OFF
value|0
end_define

begin_define
define|#
directive|define
name|CCGR_CLK_MODE_RUNMODE
value|1
end_define

begin_define
define|#
directive|define
name|CCGR_CLK_MODE_ALWAYS
value|3
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_struct
struct|struct
name|ccm_softc
block|{
name|device_t
name|dev
decl_stmt|;
name|struct
name|resource
modifier|*
name|mem_res
decl_stmt|;
block|}
struct|;
end_struct

begin_decl_stmt
specifier|static
name|struct
name|ccm_softc
modifier|*
name|ccm_sc
decl_stmt|;
end_decl_stmt

begin_function
specifier|static
specifier|inline
name|uint32_t
name|RD4
parameter_list|(
name|struct
name|ccm_softc
modifier|*
name|sc
parameter_list|,
name|bus_size_t
name|off
parameter_list|)
block|{
return|return
operator|(
name|bus_read_4
argument_list|(
name|sc
operator|->
name|mem_res
argument_list|,
name|off
argument_list|)
operator|)
return|;
block|}
end_function

begin_function
specifier|static
specifier|inline
name|void
name|WR4
parameter_list|(
name|struct
name|ccm_softc
modifier|*
name|sc
parameter_list|,
name|bus_size_t
name|off
parameter_list|,
name|uint32_t
name|val
parameter_list|)
block|{
name|bus_write_4
argument_list|(
name|sc
operator|->
name|mem_res
argument_list|,
name|off
argument_list|,
name|val
argument_list|)
expr_stmt|;
block|}
end_function

begin_comment
comment|/*  * Until we have a fully functional ccm driver which implements the fdt_clock  * interface, use the age-old workaround of unconditionally enabling the clocks  * for devices we might need to use.  The SoC defaults to most clocks enabled,  * but the rom boot code and u-boot disable a few of them.  We turn on only  * what's needed to run the chip plus devices we have drivers for, and turn off  * devices we don't yet have drivers for.  (Note that USB is not turned on here  * because that is one we do when the driver asks for it.)  */
end_comment

begin_function
specifier|static
name|void
name|ccm_init_gates
parameter_list|(
name|struct
name|ccm_softc
modifier|*
name|sc
parameter_list|)
block|{
name|uint32_t
name|reg
decl_stmt|;
comment|/* ahpbdma, aipstz 1& 2 buses */
name|reg
operator|=
name|CCGR0_AIPS_TZ1
operator||
name|CCGR0_AIPS_TZ2
operator||
name|CCGR0_ABPHDMA
expr_stmt|;
name|WR4
argument_list|(
name|sc
argument_list|,
name|CCM_CCGR0
argument_list|,
name|reg
argument_list|)
expr_stmt|;
comment|/* enet, epit, gpt */
name|reg
operator|=
name|CCGR1_ENET
operator||
name|CCGR1_EPIT1
operator||
name|CCGR1_GPT
expr_stmt|;
name|WR4
argument_list|(
name|sc
argument_list|,
name|CCM_CCGR1
argument_list|,
name|reg
argument_list|)
expr_stmt|;
comment|/* ipmux& ipsync (bridges), iomux, i2c */
name|reg
operator|=
name|CCGR2_I2C1
operator||
name|CCGR2_I2C2
operator||
name|CCGR2_I2C3
operator||
name|CCGR2_IIM
operator||
name|CCGR2_IOMUX_IPT
operator||
name|CCGR2_IPMUX1
operator||
name|CCGR2_IPMUX2
operator||
name|CCGR2_IPMUX3
operator||
name|CCGR2_IPSYNC_IP2APB_TZASC1
operator||
name|CCGR2_IPSYNC_IP2APB_TZASC2
operator||
name|CCGR2_IPSYNC_VDOA
expr_stmt|;
name|WR4
argument_list|(
name|sc
argument_list|,
name|CCM_CCGR2
argument_list|,
name|reg
argument_list|)
expr_stmt|;
comment|/* DDR memory controller */
name|reg
operator|=
name|CCGR3_OCRAM
operator||
name|CCGR3_MMDC_CORE_IPG
operator||
name|CCGR3_MMDC_CORE_ACLK_FAST
operator||
name|CCGR3_CG11
operator||
name|CCGR3_CG13
expr_stmt|;
name|WR4
argument_list|(
name|sc
argument_list|,
name|CCM_CCGR3
argument_list|,
name|reg
argument_list|)
expr_stmt|;
comment|/* pl301 bus crossbar */
name|reg
operator|=
name|CCGR4_PL301_MX6QFAST1_S133
operator||
name|CCGR4_PL301_MX6QPER1_BCH
operator||
name|CCGR4_PL301_MX6QPER2_MAIN
expr_stmt|;
name|WR4
argument_list|(
name|sc
argument_list|,
name|CCM_CCGR4
argument_list|,
name|reg
argument_list|)
expr_stmt|;
comment|/* uarts, ssi, sdma */
name|reg
operator|=
name|CCGR5_SDMA
operator||
name|CCGR5_SSI1
operator||
name|CCGR5_SSI2
operator||
name|CCGR5_SSI3
operator||
name|CCGR5_UART
operator||
name|CCGR5_UART_SERIAL
expr_stmt|;
name|WR4
argument_list|(
name|sc
argument_list|,
name|CCM_CCGR5
argument_list|,
name|reg
argument_list|)
expr_stmt|;
comment|/* usdhc 1-4, usboh3 */
name|reg
operator|=
name|CCGR6_USBOH3
operator||
name|CCGR6_USDHC1
operator||
name|CCGR6_USDHC2
operator||
name|CCGR6_USDHC3
operator||
name|CCGR6_USDHC4
expr_stmt|;
name|WR4
argument_list|(
name|sc
argument_list|,
name|CCM_CCGR6
argument_list|,
name|reg
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|int
name|ccm_detach
parameter_list|(
name|device_t
name|dev
parameter_list|)
block|{
name|struct
name|ccm_softc
modifier|*
name|sc
decl_stmt|;
name|sc
operator|=
name|device_get_softc
argument_list|(
name|dev
argument_list|)
expr_stmt|;
if|if
condition|(
name|sc
operator|->
name|mem_res
operator|!=
name|NULL
condition|)
name|bus_release_resource
argument_list|(
name|dev
argument_list|,
name|SYS_RES_MEMORY
argument_list|,
literal|0
argument_list|,
name|sc
operator|->
name|mem_res
argument_list|)
expr_stmt|;
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|ccm_attach
parameter_list|(
name|device_t
name|dev
parameter_list|)
block|{
name|struct
name|ccm_softc
modifier|*
name|sc
decl_stmt|;
name|int
name|err
decl_stmt|,
name|rid
decl_stmt|;
name|uint32_t
name|reg
decl_stmt|;
name|sc
operator|=
name|device_get_softc
argument_list|(
name|dev
argument_list|)
expr_stmt|;
name|err
operator|=
literal|0
expr_stmt|;
comment|/* Allocate bus_space resources. */
name|rid
operator|=
literal|0
expr_stmt|;
name|sc
operator|->
name|mem_res
operator|=
name|bus_alloc_resource_any
argument_list|(
name|dev
argument_list|,
name|SYS_RES_MEMORY
argument_list|,
operator|&
name|rid
argument_list|,
name|RF_ACTIVE
argument_list|)
expr_stmt|;
if|if
condition|(
name|sc
operator|->
name|mem_res
operator|==
name|NULL
condition|)
block|{
name|device_printf
argument_list|(
name|dev
argument_list|,
literal|"Cannot allocate memory resources\n"
argument_list|)
expr_stmt|;
name|err
operator|=
name|ENXIO
expr_stmt|;
goto|goto
name|out
goto|;
block|}
name|ccm_sc
operator|=
name|sc
expr_stmt|;
comment|/* 	 * Configure the Low Power Mode setting to leave the ARM core power on 	 * when a WFI instruction is executed.  This lets the MPCore timers and 	 * GIC continue to run, which is helpful when the only thing that can 	 * wake you up is an MPCore Private Timer interrupt delivered via GIC. 	 * 	 * XXX Based on the docs, setting CCM_CGPR_INT_MEM_CLK_LPM shouldn't be 	 * required when the LPM bits are set to LPM_RUN.  But experimentally 	 * I've experienced a fairly rare lockup when not setting it.  I was 	 * unable to prove conclusively that the lockup was related to power 	 * management or that this definitively fixes it.  Revisit this. 	 */
name|reg
operator|=
name|RD4
argument_list|(
name|sc
argument_list|,
name|CCM_CGPR
argument_list|)
expr_stmt|;
name|reg
operator||=
name|CCM_CGPR_INT_MEM_CLK_LPM
expr_stmt|;
name|WR4
argument_list|(
name|sc
argument_list|,
name|CCM_CGPR
argument_list|,
name|reg
argument_list|)
expr_stmt|;
name|reg
operator|=
name|RD4
argument_list|(
name|sc
argument_list|,
name|CCM_CLPCR
argument_list|)
expr_stmt|;
name|reg
operator|=
operator|(
name|reg
operator|&
operator|~
name|CCM_CLPCR_LPM_MASK
operator|)
operator||
name|CCM_CLPCR_LPM_RUN
expr_stmt|;
name|WR4
argument_list|(
name|sc
argument_list|,
name|CCM_CLPCR
argument_list|,
name|reg
argument_list|)
expr_stmt|;
name|ccm_init_gates
argument_list|(
name|sc
argument_list|)
expr_stmt|;
name|err
operator|=
literal|0
expr_stmt|;
name|out
label|:
if|if
condition|(
name|err
operator|!=
literal|0
condition|)
name|ccm_detach
argument_list|(
name|dev
argument_list|)
expr_stmt|;
return|return
operator|(
name|err
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|ccm_probe
parameter_list|(
name|device_t
name|dev
parameter_list|)
block|{
if|if
condition|(
operator|!
name|ofw_bus_status_okay
argument_list|(
name|dev
argument_list|)
condition|)
return|return
operator|(
name|ENXIO
operator|)
return|;
if|if
condition|(
name|ofw_bus_is_compatible
argument_list|(
name|dev
argument_list|,
literal|"fsl,imx6q-ccm"
argument_list|)
operator|==
literal|0
condition|)
return|return
operator|(
name|ENXIO
operator|)
return|;
name|device_set_desc
argument_list|(
name|dev
argument_list|,
literal|"Freescale i.MX6 Clock Control Module"
argument_list|)
expr_stmt|;
return|return
operator|(
name|BUS_PROBE_DEFAULT
operator|)
return|;
block|}
end_function

begin_function
name|void
name|imx_ccm_ssi_configure
parameter_list|(
name|device_t
name|_ssidev
parameter_list|)
block|{
name|struct
name|ccm_softc
modifier|*
name|sc
decl_stmt|;
name|uint32_t
name|reg
decl_stmt|;
name|sc
operator|=
name|ccm_sc
expr_stmt|;
comment|/* 	 * Select PLL4 (Audio PLL) clock multiplexer as source. 	 * PLL output frequency = Fref * (DIV_SELECT + NUM/DENOM). 	 */
name|reg
operator|=
name|RD4
argument_list|(
name|sc
argument_list|,
name|CCM_CSCMR1
argument_list|)
expr_stmt|;
name|reg
operator|&=
operator|~
operator|(
name|SSI_CLK_SEL_M
operator|<<
name|SSI1_CLK_SEL_S
operator|)
expr_stmt|;
name|reg
operator||=
operator|(
name|SSI_CLK_SEL_PLL4
operator|<<
name|SSI1_CLK_SEL_S
operator|)
expr_stmt|;
name|reg
operator|&=
operator|~
operator|(
name|SSI_CLK_SEL_M
operator|<<
name|SSI2_CLK_SEL_S
operator|)
expr_stmt|;
name|reg
operator||=
operator|(
name|SSI_CLK_SEL_PLL4
operator|<<
name|SSI2_CLK_SEL_S
operator|)
expr_stmt|;
name|reg
operator|&=
operator|~
operator|(
name|SSI_CLK_SEL_M
operator|<<
name|SSI3_CLK_SEL_S
operator|)
expr_stmt|;
name|reg
operator||=
operator|(
name|SSI_CLK_SEL_PLL4
operator|<<
name|SSI3_CLK_SEL_S
operator|)
expr_stmt|;
name|WR4
argument_list|(
name|sc
argument_list|,
name|CCM_CSCMR1
argument_list|,
name|reg
argument_list|)
expr_stmt|;
comment|/* 	 * Ensure we have set hardware-default values 	 * for pre and post dividers. 	 */
comment|/* SSI1 and SSI3 */
name|reg
operator|=
name|RD4
argument_list|(
name|sc
argument_list|,
name|CCM_CS1CDR
argument_list|)
expr_stmt|;
comment|/* Divide by 2 */
name|reg
operator|&=
operator|~
operator|(
name|SSI_CLK_PODF_MASK
operator|<<
name|SSI1_CLK_PODF_SHIFT
operator|)
expr_stmt|;
name|reg
operator|&=
operator|~
operator|(
name|SSI_CLK_PODF_MASK
operator|<<
name|SSI3_CLK_PODF_SHIFT
operator|)
expr_stmt|;
name|reg
operator||=
operator|(
literal|0x1
operator|<<
name|SSI1_CLK_PODF_SHIFT
operator|)
expr_stmt|;
name|reg
operator||=
operator|(
literal|0x1
operator|<<
name|SSI3_CLK_PODF_SHIFT
operator|)
expr_stmt|;
comment|/* Divide by 4 */
name|reg
operator|&=
operator|~
operator|(
name|SSI_CLK_PRED_MASK
operator|<<
name|SSI1_CLK_PRED_SHIFT
operator|)
expr_stmt|;
name|reg
operator|&=
operator|~
operator|(
name|SSI_CLK_PRED_MASK
operator|<<
name|SSI3_CLK_PRED_SHIFT
operator|)
expr_stmt|;
name|reg
operator||=
operator|(
literal|0x3
operator|<<
name|SSI1_CLK_PRED_SHIFT
operator|)
expr_stmt|;
name|reg
operator||=
operator|(
literal|0x3
operator|<<
name|SSI3_CLK_PRED_SHIFT
operator|)
expr_stmt|;
name|WR4
argument_list|(
name|sc
argument_list|,
name|CCM_CS1CDR
argument_list|,
name|reg
argument_list|)
expr_stmt|;
comment|/* SSI2 */
name|reg
operator|=
name|RD4
argument_list|(
name|sc
argument_list|,
name|CCM_CS2CDR
argument_list|)
expr_stmt|;
comment|/* Divide by 2 */
name|reg
operator|&=
operator|~
operator|(
name|SSI_CLK_PODF_MASK
operator|<<
name|SSI2_CLK_PODF_SHIFT
operator|)
expr_stmt|;
name|reg
operator||=
operator|(
literal|0x1
operator|<<
name|SSI2_CLK_PODF_SHIFT
operator|)
expr_stmt|;
comment|/* Divide by 4 */
name|reg
operator|&=
operator|~
operator|(
name|SSI_CLK_PRED_MASK
operator|<<
name|SSI2_CLK_PRED_SHIFT
operator|)
expr_stmt|;
name|reg
operator||=
operator|(
literal|0x3
operator|<<
name|SSI2_CLK_PRED_SHIFT
operator|)
expr_stmt|;
name|WR4
argument_list|(
name|sc
argument_list|,
name|CCM_CS2CDR
argument_list|,
name|reg
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
name|void
name|imx_ccm_usb_enable
parameter_list|(
name|device_t
name|_usbdev
parameter_list|)
block|{
comment|/* 	 * For imx6, the USBOH3 clock gate is bits 0-1 of CCGR6, so no need for 	 * shifting and masking here, just set the low-order two bits to ALWAYS. 	 */
name|WR4
argument_list|(
name|ccm_sc
argument_list|,
name|CCM_CCGR6
argument_list|,
name|RD4
argument_list|(
name|ccm_sc
argument_list|,
name|CCM_CCGR6
argument_list|)
operator||
name|CCGR_CLK_MODE_ALWAYS
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
name|void
name|imx_ccm_usbphy_enable
parameter_list|(
name|device_t
name|_phydev
parameter_list|)
block|{
comment|/*          * XXX Which unit?          * Right now it's not clear how to figure from fdt data which phy unit          * we're supposed to operate on.  Until this is worked out, just enable          * both PHYs.          */
if|#
directive|if
literal|0
block|int phy_num, regoff;  	phy_num = 0;
comment|/* XXX */
block|switch (phy_num) { 	case 0: 		regoff = 0; 		break; 	case 1: 		regoff = 0x10; 		break; 	default: 		device_printf(ccm_sc->dev, "Bad PHY number %u,\n",  		    phy_num); 		return; 	}  	imx6_anatop_write_4(IMX6_ANALOG_CCM_PLL_USB1 + regoff,  	    IMX6_ANALOG_CCM_PLL_USB_ENABLE |  	    IMX6_ANALOG_CCM_PLL_USB_POWER | 	    IMX6_ANALOG_CCM_PLL_USB_EN_USB_CLKS);
else|#
directive|else
name|imx6_anatop_write_4
argument_list|(
name|IMX6_ANALOG_CCM_PLL_USB1
operator|+
literal|0
argument_list|,
name|IMX6_ANALOG_CCM_PLL_USB_ENABLE
operator||
name|IMX6_ANALOG_CCM_PLL_USB_POWER
operator||
name|IMX6_ANALOG_CCM_PLL_USB_EN_USB_CLKS
argument_list|)
expr_stmt|;
name|imx6_anatop_write_4
argument_list|(
name|IMX6_ANALOG_CCM_PLL_USB1
operator|+
literal|0x10
argument_list|,
name|IMX6_ANALOG_CCM_PLL_USB_ENABLE
operator||
name|IMX6_ANALOG_CCM_PLL_USB_POWER
operator||
name|IMX6_ANALOG_CCM_PLL_USB_EN_USB_CLKS
argument_list|)
expr_stmt|;
endif|#
directive|endif
block|}
end_function

begin_function
name|int
name|imx6_ccm_sata_enable
parameter_list|(
name|void
parameter_list|)
block|{
name|uint32_t
name|v
decl_stmt|;
name|int
name|timeout
decl_stmt|;
comment|/* Un-gate the sata controller. */
name|WR4
argument_list|(
name|ccm_sc
argument_list|,
name|CCM_CCGR5
argument_list|,
name|RD4
argument_list|(
name|ccm_sc
argument_list|,
name|CCM_CCGR5
argument_list|)
operator||
name|CCGR5_SATA
argument_list|)
expr_stmt|;
comment|/* Power up the PLL that feeds ENET/SATA/PCI phys, wait for lock. */
name|v
operator|=
name|RD4
argument_list|(
name|ccm_sc
argument_list|,
name|CCM_ANALOG_PLL_ENET
argument_list|)
expr_stmt|;
name|v
operator|&=
operator|~
name|CCM_ANALOG_PLL_ENET_POWERDOWN
expr_stmt|;
name|WR4
argument_list|(
name|ccm_sc
argument_list|,
name|CCM_ANALOG_PLL_ENET
argument_list|,
name|v
argument_list|)
expr_stmt|;
for|for
control|(
name|timeout
operator|=
literal|100000
init|;
name|timeout
operator|>
literal|0
condition|;
name|timeout
operator|--
control|)
block|{
if|if
condition|(
name|RD4
argument_list|(
name|ccm_sc
argument_list|,
name|CCM_ANALOG_PLL_ENET
argument_list|)
operator|&
name|CCM_ANALOG_PLL_ENET_LOCK
condition|)
block|{
break|break;
block|}
block|}
if|if
condition|(
name|timeout
operator|<=
literal|0
condition|)
block|{
return|return
name|ETIMEDOUT
return|;
block|}
comment|/* Enable the PLL, and enable its 100mhz output. */
name|v
operator||=
name|CCM_ANALOG_PLL_ENET_ENABLE
expr_stmt|;
name|v
operator|&=
operator|~
name|CCM_ANALOG_PLL_ENET_BYPASS
expr_stmt|;
name|WR4
argument_list|(
name|ccm_sc
argument_list|,
name|CCM_ANALOG_PLL_ENET
argument_list|,
name|v
argument_list|)
expr_stmt|;
name|v
operator||=
name|CCM_ANALOG_PLL_ENET_ENABLE_100M
expr_stmt|;
name|WR4
argument_list|(
name|ccm_sc
argument_list|,
name|CCM_ANALOG_PLL_ENET
argument_list|,
name|v
argument_list|)
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_function
name|uint32_t
name|imx_ccm_ipg_hz
parameter_list|(
name|void
parameter_list|)
block|{
return|return
operator|(
literal|66000000
operator|)
return|;
block|}
end_function

begin_function
name|uint32_t
name|imx_ccm_perclk_hz
parameter_list|(
name|void
parameter_list|)
block|{
return|return
operator|(
literal|66000000
operator|)
return|;
block|}
end_function

begin_function
name|uint32_t
name|imx_ccm_sdhci_hz
parameter_list|(
name|void
parameter_list|)
block|{
return|return
operator|(
literal|200000000
operator|)
return|;
block|}
end_function

begin_function
name|uint32_t
name|imx_ccm_uart_hz
parameter_list|(
name|void
parameter_list|)
block|{
return|return
operator|(
literal|80000000
operator|)
return|;
block|}
end_function

begin_function
name|uint32_t
name|imx_ccm_ahb_hz
parameter_list|(
name|void
parameter_list|)
block|{
return|return
operator|(
literal|132000000
operator|)
return|;
block|}
end_function

begin_function
name|void
name|imx_ccm_ipu_enable
parameter_list|(
name|int
name|ipu
parameter_list|)
block|{
name|struct
name|ccm_softc
modifier|*
name|sc
decl_stmt|;
name|uint32_t
name|reg
decl_stmt|;
name|sc
operator|=
name|ccm_sc
expr_stmt|;
name|reg
operator|=
name|RD4
argument_list|(
name|sc
argument_list|,
name|CCM_CCGR3
argument_list|)
expr_stmt|;
if|if
condition|(
name|ipu
operator|==
literal|1
condition|)
name|reg
operator||=
name|CCGR3_IPU1_IPU
operator||
name|CCGR3_IPU1_DI0
expr_stmt|;
else|else
name|reg
operator||=
name|CCGR3_IPU2_IPU
operator||
name|CCGR3_IPU2_DI0
expr_stmt|;
name|WR4
argument_list|(
name|sc
argument_list|,
name|CCM_CCGR3
argument_list|,
name|reg
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
name|void
name|imx_ccm_hdmi_enable
parameter_list|(
name|void
parameter_list|)
block|{
name|struct
name|ccm_softc
modifier|*
name|sc
decl_stmt|;
name|uint32_t
name|reg
decl_stmt|;
name|sc
operator|=
name|ccm_sc
expr_stmt|;
name|reg
operator|=
name|RD4
argument_list|(
name|sc
argument_list|,
name|CCM_CCGR2
argument_list|)
expr_stmt|;
name|reg
operator||=
name|CCGR2_HDMI_TX
operator||
name|CCGR2_HDMI_TX_ISFR
expr_stmt|;
name|WR4
argument_list|(
name|sc
argument_list|,
name|CCM_CCGR2
argument_list|,
name|reg
argument_list|)
expr_stmt|;
comment|/* Set HDMI clock to 280MHz */
name|reg
operator|=
name|RD4
argument_list|(
name|sc
argument_list|,
name|CCM_CHSCCDR
argument_list|)
expr_stmt|;
name|reg
operator|&=
operator|~
operator|(
name|CHSCCDR_IPU1_DI0_PRE_CLK_SEL_MASK
operator||
name|CHSCCDR_IPU1_DI0_PODF_MASK
operator||
name|CHSCCDR_IPU1_DI0_CLK_SEL_MASK
operator|)
expr_stmt|;
name|reg
operator||=
operator|(
name|CHSCCDR_PODF_DIVIDE_BY_3
operator|<<
name|CHSCCDR_IPU1_DI0_PODF_SHIFT
operator|)
expr_stmt|;
name|reg
operator||=
operator|(
name|CHSCCDR_IPU_PRE_CLK_540M_PFD
operator|<<
name|CHSCCDR_IPU1_DI0_PRE_CLK_SEL_SHIFT
operator|)
expr_stmt|;
name|WR4
argument_list|(
name|sc
argument_list|,
name|CCM_CHSCCDR
argument_list|,
name|reg
argument_list|)
expr_stmt|;
name|reg
operator||=
operator|(
name|CHSCCDR_CLK_SEL_LDB_DI0
operator|<<
name|CHSCCDR_IPU1_DI0_CLK_SEL_SHIFT
operator|)
expr_stmt|;
name|WR4
argument_list|(
name|sc
argument_list|,
name|CCM_CHSCCDR
argument_list|,
name|reg
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
name|uint32_t
name|imx_ccm_get_cacrr
parameter_list|(
name|void
parameter_list|)
block|{
return|return
operator|(
name|RD4
argument_list|(
name|ccm_sc
argument_list|,
name|CCM_CACCR
argument_list|)
operator|)
return|;
block|}
end_function

begin_function
name|void
name|imx_ccm_set_cacrr
parameter_list|(
name|uint32_t
name|divisor
parameter_list|)
block|{
name|WR4
argument_list|(
name|ccm_sc
argument_list|,
name|CCM_CACCR
argument_list|,
name|divisor
argument_list|)
expr_stmt|;
block|}
end_function

begin_decl_stmt
specifier|static
name|device_method_t
name|ccm_methods
index|[]
init|=
block|{
comment|/* Device interface */
name|DEVMETHOD
argument_list|(
name|device_probe
argument_list|,
name|ccm_probe
argument_list|)
block|,
name|DEVMETHOD
argument_list|(
name|device_attach
argument_list|,
name|ccm_attach
argument_list|)
block|,
name|DEVMETHOD
argument_list|(
name|device_detach
argument_list|,
name|ccm_detach
argument_list|)
block|,
name|DEVMETHOD_END
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|driver_t
name|ccm_driver
init|=
block|{
literal|"ccm"
block|,
name|ccm_methods
block|,
expr|sizeof
operator|(
expr|struct
name|ccm_softc
operator|)
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|devclass_t
name|ccm_devclass
decl_stmt|;
end_decl_stmt

begin_expr_stmt
name|EARLY_DRIVER_MODULE
argument_list|(
name|ccm
argument_list|,
name|simplebus
argument_list|,
name|ccm_driver
argument_list|,
name|ccm_devclass
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
name|BUS_PASS_CPU
operator|+
name|BUS_PASS_ORDER_EARLY
argument_list|)
expr_stmt|;
end_expr_stmt

end_unit

