{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1447702969897 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1447702969898 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 16 14:42:48 2015 " "Processing started: Mon Nov 16 14:42:48 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1447702969898 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1447702969898 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off g24_possibility_table -c g24_possibility_table " "Command: quartus_map --read_settings_files=on --write_settings_files=off g24_possibility_table -c g24_possibility_table" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1447702969898 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1447702970277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g24_possibility_table.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g24_possibility_table.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g24_possibility_table-behavior " "Found design unit 1: g24_possibility_table-behavior" {  } { { "g24_possibility_table.vhd" "" { Text "P:/323/lab3/possibilities/g24_possibility_table.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447702970805 ""} { "Info" "ISGN_ENTITY_NAME" "1 g24_possibility_table " "Found entity 1: g24_possibility_table" {  } { { "g24_possibility_table.vhd" "" { Text "P:/323/lab3/possibilities/g24_possibility_table.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447702970805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447702970805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file color_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 color_counter-behavior " "Found design unit 1: color_counter-behavior" {  } { { "color_counter.vhd" "" { Text "P:/323/lab3/possibilities/color_counter.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447702970818 ""} { "Info" "ISGN_ENTITY_NAME" "1 color_counter " "Found entity 1: color_counter" {  } { { "color_counter.vhd" "" { Text "P:/323/lab3/possibilities/color_counter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447702970818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447702970818 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "g24_possibility_table " "Elaborating entity \"g24_possibility_table\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1447702971061 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "g24_possibility_table.vhd(16) " "VHDL Subtype or Type Declaration warning at g24_possibility_table.vhd(16): subtype or type has null range" {  } { { "g24_possibility_table.vhd" "" { Text "P:/323/lab3/possibilities/g24_possibility_table.vhd" 16 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1447702971204 "|g24_possibility_table"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "TM_OUT g24_possibility_table.vhd(11) " "VHDL Signal Declaration warning at g24_possibility_table.vhd(11): used implicit default value for signal \"TM_OUT\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "g24_possibility_table.vhd" "" { Text "P:/323/lab3/possibilities/g24_possibility_table.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1447702971206 "|g24_possibility_table"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Table_Memory g24_possibility_table.vhd(16) " "Verilog HDL or VHDL warning at g24_possibility_table.vhd(16): object \"Table_Memory\" assigned a value but never read" {  } { { "g24_possibility_table.vhd" "" { Text "P:/323/lab3/possibilities/g24_possibility_table.vhd" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1447702971208 "|g24_possibility_table"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "g24_possibility_table.vhd(63) " "VHDL warning at g24_possibility_table.vhd(63): ignored assignment of value to null range" {  } { { "g24_possibility_table.vhd" "" { Text "P:/323/lab3/possibilities/g24_possibility_table.vhd" 63 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Quartus II" 0 -1 1447702971209 "|g24_possibility_table"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_counter color_counter:color_counter0 " "Elaborating entity \"color_counter\" for hierarchy \"color_counter:color_counter0\"" {  } { { "g24_possibility_table.vhd" "color_counter0" { Text "P:/323/lab3/possibilities/g24_possibility_table.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447702971889 ""}
{ "Error" "EVRFX_VHDL_INCOMPLETE_CASE" "color_counter.vhd(30) " "VHDL Case Statement error at color_counter.vhd(30): Case Statement choices must cover all possible values of expression" {  } { { "color_counter.vhd" "" { Text "P:/323/lab3/possibilities/color_counter.vhd" 30 0 0 } }  } 0 10313 "VHDL Case Statement error at %1!s!: Case Statement choices must cover all possible values of expression" 0 0 "Quartus II" 0 -1 1447702971890 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "color_counter:color_counter0 " "Can't elaborate user hierarchy \"color_counter:color_counter0\"" {  } { { "g24_possibility_table.vhd" "color_counter0" { Text "P:/323/lab3/possibilities/g24_possibility_table.vhd" 67 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1447702971904 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "486 " "Peak virtual memory: 486 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1447702972194 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 16 14:42:52 2015 " "Processing ended: Mon Nov 16 14:42:52 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1447702972194 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1447702972194 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1447702972194 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1447702972194 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 4 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 4 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1447702973009 ""}
