$date
  Thu Feb 14 23:57:16 2019
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$var reg 7 ! inputs[0:6] $end
$var reg 2 " outputs[0:1] $end
$var reg 1 # c_outs $end
$scope module uut $end
$var reg 3 $ alu_s[0:2] $end
$var reg 2 % alu_i[0:1] $end
$var reg 2 & alu_j[0:1] $end
$var reg 2 ' alu_out[0:1] $end
$var reg 1 ( alu_c_out $end
$var reg 8 ) demux0_res[0:7] $end
$var reg 8 * demux1_res[0:7] $end
$var reg 8 + demux2_res[0:7] $end
$var reg 8 , demux3_res[0:7] $end
$var reg 4 - demux_to_op_0[0:3] $end
$var reg 4 . demux_to_op_1[0:3] $end
$var reg 4 / demux_to_op_2[0:3] $end
$var reg 4 0 demux_to_op_3[0:3] $end
$var reg 4 1 demux_to_op_4[0:3] $end
$var reg 4 2 demux_to_op_5[0:3] $end
$var reg 4 3 demux_to_op_6[0:3] $end
$var reg 4 4 demux_to_op_7[0:3] $end
$var reg 2 5 op0_out[0:1] $end
$var reg 2 6 op1_out[0:1] $end
$var reg 2 7 op2_out[0:1] $end
$var reg 2 8 op3_out[0:1] $end
$var reg 2 9 op4_out[0:1] $end
$var reg 2 : op5_out[0:1] $end
$var reg 2 ; op6_out[0:1] $end
$var reg 2 < op7_out[0:1] $end
$var reg 1 = op0_c_out $end
$var reg 1 > op1_c_out $end
$var reg 1 ? op2_c_out $end
$var reg 1 @ op3_c_out $end
$var reg 1 A op4_c_out $end
$var reg 1 B op5_c_out $end
$var reg 1 C op6_c_out $end
$var reg 1 D op7_c_out $end
$var reg 8 E op_to_mux_0[0:7] $end
$var reg 8 F op_to_mux_1[0:7] $end
$var reg 8 G op_to_mux_2[0:7] $end
$scope module demux0 $end
$var reg 3 H s[0:2] $end
$var reg 1 I i $end
$var reg 8 J o[0:7] $end
$upscope $end
$scope module demux1 $end
$var reg 3 K s[0:2] $end
$var reg 1 L i $end
$var reg 8 M o[0:7] $end
$upscope $end
$scope module demux2 $end
$var reg 3 N s[0:2] $end
$var reg 1 O i $end
$var reg 8 P o[0:7] $end
$upscope $end
$scope module demux3 $end
$var reg 3 Q s[0:2] $end
$var reg 1 R i $end
$var reg 8 S o[0:7] $end
$upscope $end
$scope module demux_to_op0 $end
$var reg 1 T a $end
$var reg 1 U b $end
$var reg 1 V c $end
$var reg 1 W d $end
$var reg 4 X o[0:3] $end
$upscope $end
$scope module demux_to_op1 $end
$var reg 1 Y a $end
$var reg 1 Z b $end
$var reg 1 [ c $end
$var reg 1 \ d $end
$var reg 4 ] o[0:3] $end
$upscope $end
$scope module demux_to_op2 $end
$var reg 1 ^ a $end
$var reg 1 _ b $end
$var reg 1 ` c $end
$var reg 1 a d $end
$var reg 4 b o[0:3] $end
$upscope $end
$scope module demux_to_op3 $end
$var reg 1 c a $end
$var reg 1 d b $end
$var reg 1 e c $end
$var reg 1 f d $end
$var reg 4 g o[0:3] $end
$upscope $end
$scope module demux_to_op4 $end
$var reg 1 h a $end
$var reg 1 i b $end
$var reg 1 j c $end
$var reg 1 k d $end
$var reg 4 l o[0:3] $end
$upscope $end
$scope module demux_to_op5 $end
$var reg 1 m a $end
$var reg 1 n b $end
$var reg 1 o c $end
$var reg 1 p d $end
$var reg 4 q o[0:3] $end
$upscope $end
$scope module demux_to_op6 $end
$var reg 1 r a $end
$var reg 1 s b $end
$var reg 1 t c $end
$var reg 1 u d $end
$var reg 4 v o[0:3] $end
$upscope $end
$scope module demux_to_op7 $end
$var reg 1 w a $end
$var reg 1 x b $end
$var reg 1 y c $end
$var reg 1 z d $end
$var reg 4 { o[0:3] $end
$upscope $end
$scope module add $end
$var reg 2 | a[0:1] $end
$var reg 2 } b[0:1] $end
$var reg 2 !" o[0:1] $end
$var reg 1 "" c_out_2 $end
$var reg 1 #" c_out_1 $end
$var reg 1 $" no_c_in $end
$scope module add0 $end
$var reg 1 %" a $end
$var reg 1 &" b $end
$var reg 1 '" c_in $end
$var reg 1 (" o $end
$var reg 1 )" c_out $end
$var reg 1 *" sum_1 $end
$upscope $end
$scope module add1 $end
$var reg 1 +" a $end
$var reg 1 ," b $end
$var reg 1 -" c_in $end
$var reg 1 ." o $end
$var reg 1 /" c_out $end
$var reg 1 0" sum_1 $end
$upscope $end
$upscope $end
$scope module sub_1c $end
$var reg 2 1" a[0:1] $end
$var reg 2 2" b[0:1] $end
$var reg 2 3" o[0:1] $end
$var reg 1 4" c_out_2 $end
$var reg 2 5" complement[0:1] $end
$scope module comp $end
$var reg 2 6" a[0:1] $end
$var reg 2 7" o[0:1] $end
$upscope $end
$scope module sub0 $end
$var reg 2 8" a[0:1] $end
$var reg 2 9" b[0:1] $end
$var reg 2 :" o[0:1] $end
$var reg 1 ;" c_out_2 $end
$var reg 1 <" c_out_1 $end
$var reg 1 =" no_c_in $end
$scope module add0 $end
$var reg 1 >" a $end
$var reg 1 ?" b $end
$var reg 1 @" c_in $end
$var reg 1 A" o $end
$var reg 1 B" c_out $end
$var reg 1 C" sum_1 $end
$upscope $end
$scope module add1 $end
$var reg 1 D" a $end
$var reg 1 E" b $end
$var reg 1 F" c_in $end
$var reg 1 G" o $end
$var reg 1 H" c_out $end
$var reg 1 I" sum_1 $end
$upscope $end
$upscope $end
$upscope $end
$scope module sub_2c $end
$var reg 2 J" a[0:1] $end
$var reg 2 K" b[0:1] $end
$var reg 2 L" o[0:1] $end
$var reg 1 M" c_out_2 $end
$var reg 2 N" complement[0:1] $end
$scope module comp $end
$var reg 2 O" a[0:1] $end
$var reg 2 P" o[0:1] $end
$upscope $end
$scope module sub0 $end
$var reg 2 Q" a[0:1] $end
$var reg 2 R" b[0:1] $end
$var reg 2 S" o[0:1] $end
$var reg 1 T" c_out_2 $end
$var reg 1 U" c_out_1 $end
$var reg 1 V" no_c_in $end
$scope module add0 $end
$var reg 1 W" a $end
$var reg 1 X" b $end
$var reg 1 Y" c_in $end
$var reg 1 Z" o $end
$var reg 1 [" c_out $end
$var reg 1 \" sum_1 $end
$upscope $end
$scope module add1 $end
$var reg 1 ]" a $end
$var reg 1 ^" b $end
$var reg 1 _" c_in $end
$var reg 1 `" o $end
$var reg 1 a" c_out $end
$var reg 1 b" sum_1 $end
$upscope $end
$upscope $end
$upscope $end
$scope module inc $end
$var reg 2 c" a[0:1] $end
$var reg 2 d" b[0:1] $end
$var reg 2 e" o[0:1] $end
$var reg 1 f" c_out $end
$scope module inc $end
$var reg 2 g" a[0:1] $end
$var reg 2 h" o[0:1] $end
$upscope $end
$upscope $end
$scope module op_to_mux0 $end
$var reg 1 i" a $end
$var reg 1 j" b $end
$var reg 1 k" c $end
$var reg 1 l" d $end
$var reg 1 m" e $end
$var reg 1 n" f $end
$var reg 1 o" g $end
$var reg 1 p" h $end
$var reg 8 q" o[0:7] $end
$upscope $end
$scope module op_to_mux1 $end
$var reg 1 r" a $end
$var reg 1 s" b $end
$var reg 1 t" c $end
$var reg 1 u" d $end
$var reg 1 v" e $end
$var reg 1 w" f $end
$var reg 1 x" g $end
$var reg 1 y" h $end
$var reg 8 z" o[0:7] $end
$upscope $end
$scope module op_to_mux2 $end
$var reg 1 {" a $end
$var reg 1 |" b $end
$var reg 1 }" c $end
$var reg 1 !# d $end
$var reg 1 "# e $end
$var reg 1 ## f $end
$var reg 1 $# g $end
$var reg 1 %# h $end
$var reg 8 &# o[0:7] $end
$upscope $end
$scope module mux0 $end
$var reg 3 '# s[0:2] $end
$var reg 8 (# i[0:7] $end
$var reg 1 )# o $end
$var reg 8 *# outs[0:7] $end
$upscope $end
$scope module mux1 $end
$var reg 3 +# s[0:2] $end
$var reg 8 ,# i[0:7] $end
$var reg 1 -# o $end
$var reg 8 .# outs[0:7] $end
$upscope $end
$scope module mux2 $end
$var reg 3 /# s[0:2] $end
$var reg 8 0# i[0:7] $end
$var reg 1 1# o $end
$var reg 8 2# outs[0:7] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b1000000 !
b00 "
0#
b100 $
b00 %
b00 &
b00 '
0(
b00000000 )
b00000000 *
b00000000 +
b00000000 ,
b0000 -
b0000 .
b0000 /
b0000 0
b0000 1
b0000 2
b0000 3
b0000 4
b00 5
b00 6
b00 7
b00 8
b00 9
b11 :
b00 ;
b00 <
0=
0>
0?
0@
0A
0B
0C
0D
b00000100 E
b00000100 F
b00000000 G
b100 H
0I
b00000000 J
b100 K
0L
b00000000 M
b100 N
0O
b00000000 P
b100 Q
0R
b00000000 S
0T
0U
0V
0W
b0000 X
0Y
0Z
0[
0\
b0000 ]
0^
0_
0`
0a
b0000 b
0c
0d
0e
0f
b0000 g
0h
0i
0j
0k
b0000 l
0m
0n
0o
0p
b0000 q
0r
0s
0t
0u
b0000 v
0w
0x
0y
0z
b0000 {
b00 |
b00 }
b00 !"
0""
0#"
0$"
0%"
0&"
0'"
0("
0)"
U*"
0+"
0,"
0-"
0."
0/"
U0"
b00 1"
b00 2"
b11 3"
04"
b11 5"
b00 6"
b11 7"
b00 8"
b11 9"
b11 :"
0;"
0<"
0="
0>"
1?"
0@"
1A"
0B"
UC"
0D"
1E"
0F"
1G"
0H"
UI"
b00 J"
b00 K"
b00 L"
0M"
b00 N"
b00 O"
b00 P"
b00 Q"
b00 R"
b00 S"
0T"
0U"
0V"
0W"
0X"
0Y"
0Z"
0["
U\"
0]"
0^"
0_"
0`"
0a"
Ub"
b00 c"
b00 d"
b00 e"
0f"
b00 g"
b00 h"
0i"
0j"
0k"
0l"
0m"
1n"
0o"
0p"
b00000100 q"
0r"
0s"
0t"
0u"
0v"
1w"
0x"
0y"
b00000100 z"
0{"
0|"
0}"
0!#
0"#
0##
0$#
0%#
b00000000 &#
b100 '#
b00000100 (#
0)#
b00000000 *#
b100 +#
b00000100 ,#
0-#
b00000000 .#
b100 /#
b00000000 0#
01#
b00000000 2#
#10000000
b1000001 !
b01 "
b01 &
b01 '
b00001000 ,
b0001 1
b01 9
b00001100 F
1R
b00001000 S
1k
b0001 l
b01 }
b01 !"
1&"
1("
1v"
b00001100 z"
b00001100 ,#
1-#
b00001000 .#
#20000000
b1000010 !
b10 "
b10 &
b10 '
b00001000 +
b00000000 ,
b0010 1
b10 9
b00001100 E
b00000100 F
1O
b00001000 P
0R
b00000000 S
1j
0k
b0010 l
b10 }
b10 !"
0&"
0("
1,"
1."
1m"
b00001100 q"
0v"
b00000100 z"
b00001100 (#
1)#
b00001000 *#
b00000100 ,#
0-#
b00000000 .#
#30000000
b1000011 !
b11 "
b11 &
b11 '
b00001000 ,
b0011 1
b11 9
b00001100 F
1R
b00001000 S
1k
b0011 l
b11 }
b11 !"
1&"
1("
1v"
b00001100 z"
b00001100 ,#
1-#
b00001000 .#
#40000000
b1000100 !
b01 "
b01 %
b00 &
b01 '
b00001000 *
b00000000 +
b00000000 ,
b0100 1
b01 9
b00000100 E
1L
b00001000 M
0O
b00000000 P
0R
b00000000 S
1i
0j
0k
b0100 l
b01 |
b00 }
b01 !"
1%"
0&"
0,"
0."
0m"
b00000100 q"
b00000100 (#
0)#
b00000000 *#
#50000000
b1000101 !
b10 "
b01 &
b10 '
b00001000 ,
b0101 1
b10 9
b00001100 E
b00000100 F
1R
b00001000 S
1k
b0101 l
b01 }
b10 !"
1#"
1&"
0("
1)"
1-"
1."
1m"
b00001100 q"
0v"
b00000100 z"
b00001100 (#
1)#
b00001000 *#
b00000100 ,#
0-#
b00000000 .#
#60000000
b1000110 !
b11 "
0#
b10 &
b11 '
0(
b00001000 +
b00000000 ,
b0110 1
b11 9
0A
b00001100 E
b00001100 F
b00000000 G
1O
b00001000 P
0R
b00000000 S
1j
0k
b0110 l
b10 }
b11 !"
0""
0#"
0&"
1("
0)"
1,"
0-"
1."
0/"
1m"
b00001100 q"
1v"
b00001100 z"
0"#
b00000000 &#
b00001100 (#
1)#
b00001000 *#
b00001100 ,#
1-#
b00001000 .#
b00000000 0#
01#
b00000000 2#
#70000000
b1000111 !
b00 "
1#
b11 &
b00 '
1(
b00001000 ,
b0111 1
b00 9
1A
b00000100 E
b00000100 F
b00001000 G
1R
b00001000 S
1k
b0111 l
b11 }
b00 !"
1""
1#"
1&"
0("
1)"
1-"
0."
1/"
0m"
b00000100 q"
0v"
b00000100 z"
1"#
b00001000 &#
b00000100 (#
0)#
b00000000 *#
b00000100 ,#
0-#
b00000000 .#
b00001000 0#
11#
b00001000 2#
#80000000
b1001000 !
b10 "
0#
b10 %
b00 &
b10 '
0(
b00001000 )
b00000000 *
b00000000 +
b00000000 ,
b1000 1
b10 9
0A
b00001100 E
b00000000 G
1I
b00001000 J
0L
b00000000 M
0O
b00000000 P
0R
b00000000 S
1h
0i
0j
0k
b1000 l
b10 |
b00 }
b10 !"
0""
0#"
0%"
0&"
0)"
1+"
0,"
0-"
1."
0/"
1m"
b00001100 q"
0"#
b00000000 &#
b00001100 (#
1)#
b00001000 *#
b00000000 0#
01#
b00000000 2#
#90000000
b1001001 !
b11 "
b01 &
b11 '
b00001000 ,
b1001 1
b11 9
b00001100 F
1R
b00001000 S
1k
b1001 l
b01 }
b11 !"
1&"
1("
1v"
b00001100 z"
b00001100 ,#
1-#
b00001000 .#
#100000000
b1001010 !
b00 "
1#
b10 &
b00 '
1(
b00001000 +
b00000000 ,
b1010 1
b00 9
1A
b00000100 E
b00000100 F
b00001000 G
1O
b00001000 P
0R
b00000000 S
1j
0k
b1010 l
b10 }
b00 !"
1""
0&"
0("
1,"
0."
1/"
0m"
b00000100 q"
0v"
b00000100 z"
1"#
b00001000 &#
b00000100 (#
0)#
b00000000 *#
b00000100 ,#
0-#
b00000000 .#
b00001000 0#
11#
b00001000 2#
#110000000
b1001011 !
b01 "
b11 &
b01 '
b00001000 ,
b1011 1
b01 9
b00001100 F
1R
b00001000 S
1k
b1011 l
b11 }
b01 !"
1&"
1("
1v"
b00001100 z"
b00001100 ,#
1-#
b00001000 .#
#120000000
b1001100 !
b11 "
0#
b11 %
b00 &
b11 '
0(
b00001000 *
b00000000 +
b00000000 ,
b1100 1
b11 9
0A
b00001100 E
b00000000 G
1L
b00001000 M
0O
b00000000 P
0R
b00000000 S
1i
0j
0k
b1100 l
b11 |
b00 }
b11 !"
0""
1%"
0&"
0,"
1."
0/"
1m"
b00001100 q"
0"#
b00000000 &#
b00001100 (#
1)#
b00001000 *#
b00000000 0#
01#
b00000000 2#
#130000000
b1001101 !
b00 "
1#
b01 &
b00 '
1(
b00001000 ,
b1101 1
b00 9
1A
b00000100 E
b00000100 F
b00001000 G
1R
b00001000 S
1k
b1101 l
b01 }
b00 !"
1""
1#"
1&"
0("
1)"
1-"
0."
1/"
0m"
b00000100 q"
0v"
b00000100 z"
1"#
b00001000 &#
b00000100 (#
0)#
b00000000 *#
b00000100 ,#
0-#
b00000000 .#
b00001000 0#
11#
b00001000 2#
#140000000
b1001110 !
b01 "
b10 &
b01 '
b00001000 +
b00000000 ,
b1110 1
b01 9
b00000100 E
b00001100 F
1O
b00001000 P
0R
b00000000 S
1j
0k
b1110 l
b10 }
b01 !"
0#"
0&"
1("
0)"
1,"
0-"
0."
0m"
b00000100 q"
1v"
b00001100 z"
b00000100 (#
0)#
b00000000 *#
b00001100 ,#
1-#
b00001000 .#
#150000000
b1001111 !
b10 "
b11 &
b10 '
b00001000 ,
b1111 1
b10 9
b00001100 E
b00000100 F
1R
b00001000 S
1k
b1111 l
b11 }
b10 !"
1#"
1&"
0("
1)"
1-"
1."
1m"
b00001100 q"
0v"
b00000100 z"
b00001100 (#
1)#
b00001000 *#
b00000100 ,#
0-#
b00000000 .#
#160000000
