
BOKAKA.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000091f0  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000194  080092b0  080092b0  0000a2b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009444  08009444  0000b17c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08009444  08009444  0000a444  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800944c  0800944c  0000b17c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800944c  0800944c  0000a44c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009450  08009450  0000a450  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000017c  20000000  08009454  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001334  2000017c  080095d0  0000b17c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200014b0  080095d0  0000b4b0  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000b17c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00018537  00000000  00000000  0000b1a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003ca9  00000000  00000000  000236db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001560  00000000  00000000  00027388  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000106e  00000000  00000000  000288e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000182f2  00000000  00000000  00029956  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001ca99  00000000  00000000  00041c48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00086d8e  00000000  00000000  0005e6e1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e546f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004c60  00000000  00000000  000e54b4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000078  00000000  00000000  000ea114  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000017c 	.word	0x2000017c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08009298 	.word	0x08009298

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000180 	.word	0x20000180
 8000104:	08009298 	.word	0x08009298

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	@ 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			@ (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			@ (mov r8, r8)

08000220 <__aeabi_uldivmod>:
 8000220:	2b00      	cmp	r3, #0
 8000222:	d111      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000224:	2a00      	cmp	r2, #0
 8000226:	d10f      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000228:	2900      	cmp	r1, #0
 800022a:	d100      	bne.n	800022e <__aeabi_uldivmod+0xe>
 800022c:	2800      	cmp	r0, #0
 800022e:	d002      	beq.n	8000236 <__aeabi_uldivmod+0x16>
 8000230:	2100      	movs	r1, #0
 8000232:	43c9      	mvns	r1, r1
 8000234:	0008      	movs	r0, r1
 8000236:	b407      	push	{r0, r1, r2}
 8000238:	4802      	ldr	r0, [pc, #8]	@ (8000244 <__aeabi_uldivmod+0x24>)
 800023a:	a102      	add	r1, pc, #8	@ (adr r1, 8000244 <__aeabi_uldivmod+0x24>)
 800023c:	1840      	adds	r0, r0, r1
 800023e:	9002      	str	r0, [sp, #8]
 8000240:	bd03      	pop	{r0, r1, pc}
 8000242:	46c0      	nop			@ (mov r8, r8)
 8000244:	ffffffd9 	.word	0xffffffd9
 8000248:	b403      	push	{r0, r1}
 800024a:	4668      	mov	r0, sp
 800024c:	b501      	push	{r0, lr}
 800024e:	9802      	ldr	r0, [sp, #8]
 8000250:	f000 f806 	bl	8000260 <__udivmoddi4>
 8000254:	9b01      	ldr	r3, [sp, #4]
 8000256:	469e      	mov	lr, r3
 8000258:	b002      	add	sp, #8
 800025a:	bc0c      	pop	{r2, r3}
 800025c:	4770      	bx	lr
 800025e:	46c0      	nop			@ (mov r8, r8)

08000260 <__udivmoddi4>:
 8000260:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000262:	4657      	mov	r7, sl
 8000264:	464e      	mov	r6, r9
 8000266:	4645      	mov	r5, r8
 8000268:	46de      	mov	lr, fp
 800026a:	b5e0      	push	{r5, r6, r7, lr}
 800026c:	0004      	movs	r4, r0
 800026e:	000d      	movs	r5, r1
 8000270:	4692      	mov	sl, r2
 8000272:	4699      	mov	r9, r3
 8000274:	b083      	sub	sp, #12
 8000276:	428b      	cmp	r3, r1
 8000278:	d830      	bhi.n	80002dc <__udivmoddi4+0x7c>
 800027a:	d02d      	beq.n	80002d8 <__udivmoddi4+0x78>
 800027c:	4649      	mov	r1, r9
 800027e:	4650      	mov	r0, sl
 8000280:	f000 f8ba 	bl	80003f8 <__clzdi2>
 8000284:	0029      	movs	r1, r5
 8000286:	0006      	movs	r6, r0
 8000288:	0020      	movs	r0, r4
 800028a:	f000 f8b5 	bl	80003f8 <__clzdi2>
 800028e:	1a33      	subs	r3, r6, r0
 8000290:	4698      	mov	r8, r3
 8000292:	3b20      	subs	r3, #32
 8000294:	d434      	bmi.n	8000300 <__udivmoddi4+0xa0>
 8000296:	469b      	mov	fp, r3
 8000298:	4653      	mov	r3, sl
 800029a:	465a      	mov	r2, fp
 800029c:	4093      	lsls	r3, r2
 800029e:	4642      	mov	r2, r8
 80002a0:	001f      	movs	r7, r3
 80002a2:	4653      	mov	r3, sl
 80002a4:	4093      	lsls	r3, r2
 80002a6:	001e      	movs	r6, r3
 80002a8:	42af      	cmp	r7, r5
 80002aa:	d83b      	bhi.n	8000324 <__udivmoddi4+0xc4>
 80002ac:	42af      	cmp	r7, r5
 80002ae:	d100      	bne.n	80002b2 <__udivmoddi4+0x52>
 80002b0:	e079      	b.n	80003a6 <__udivmoddi4+0x146>
 80002b2:	465b      	mov	r3, fp
 80002b4:	1ba4      	subs	r4, r4, r6
 80002b6:	41bd      	sbcs	r5, r7
 80002b8:	2b00      	cmp	r3, #0
 80002ba:	da00      	bge.n	80002be <__udivmoddi4+0x5e>
 80002bc:	e076      	b.n	80003ac <__udivmoddi4+0x14c>
 80002be:	2200      	movs	r2, #0
 80002c0:	2300      	movs	r3, #0
 80002c2:	9200      	str	r2, [sp, #0]
 80002c4:	9301      	str	r3, [sp, #4]
 80002c6:	2301      	movs	r3, #1
 80002c8:	465a      	mov	r2, fp
 80002ca:	4093      	lsls	r3, r2
 80002cc:	9301      	str	r3, [sp, #4]
 80002ce:	2301      	movs	r3, #1
 80002d0:	4642      	mov	r2, r8
 80002d2:	4093      	lsls	r3, r2
 80002d4:	9300      	str	r3, [sp, #0]
 80002d6:	e029      	b.n	800032c <__udivmoddi4+0xcc>
 80002d8:	4282      	cmp	r2, r0
 80002da:	d9cf      	bls.n	800027c <__udivmoddi4+0x1c>
 80002dc:	2200      	movs	r2, #0
 80002de:	2300      	movs	r3, #0
 80002e0:	9200      	str	r2, [sp, #0]
 80002e2:	9301      	str	r3, [sp, #4]
 80002e4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80002e6:	2b00      	cmp	r3, #0
 80002e8:	d001      	beq.n	80002ee <__udivmoddi4+0x8e>
 80002ea:	601c      	str	r4, [r3, #0]
 80002ec:	605d      	str	r5, [r3, #4]
 80002ee:	9800      	ldr	r0, [sp, #0]
 80002f0:	9901      	ldr	r1, [sp, #4]
 80002f2:	b003      	add	sp, #12
 80002f4:	bcf0      	pop	{r4, r5, r6, r7}
 80002f6:	46bb      	mov	fp, r7
 80002f8:	46b2      	mov	sl, r6
 80002fa:	46a9      	mov	r9, r5
 80002fc:	46a0      	mov	r8, r4
 80002fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000300:	4642      	mov	r2, r8
 8000302:	469b      	mov	fp, r3
 8000304:	2320      	movs	r3, #32
 8000306:	1a9b      	subs	r3, r3, r2
 8000308:	4652      	mov	r2, sl
 800030a:	40da      	lsrs	r2, r3
 800030c:	4641      	mov	r1, r8
 800030e:	0013      	movs	r3, r2
 8000310:	464a      	mov	r2, r9
 8000312:	408a      	lsls	r2, r1
 8000314:	0017      	movs	r7, r2
 8000316:	4642      	mov	r2, r8
 8000318:	431f      	orrs	r7, r3
 800031a:	4653      	mov	r3, sl
 800031c:	4093      	lsls	r3, r2
 800031e:	001e      	movs	r6, r3
 8000320:	42af      	cmp	r7, r5
 8000322:	d9c3      	bls.n	80002ac <__udivmoddi4+0x4c>
 8000324:	2200      	movs	r2, #0
 8000326:	2300      	movs	r3, #0
 8000328:	9200      	str	r2, [sp, #0]
 800032a:	9301      	str	r3, [sp, #4]
 800032c:	4643      	mov	r3, r8
 800032e:	2b00      	cmp	r3, #0
 8000330:	d0d8      	beq.n	80002e4 <__udivmoddi4+0x84>
 8000332:	07fb      	lsls	r3, r7, #31
 8000334:	0872      	lsrs	r2, r6, #1
 8000336:	431a      	orrs	r2, r3
 8000338:	4646      	mov	r6, r8
 800033a:	087b      	lsrs	r3, r7, #1
 800033c:	e00e      	b.n	800035c <__udivmoddi4+0xfc>
 800033e:	42ab      	cmp	r3, r5
 8000340:	d101      	bne.n	8000346 <__udivmoddi4+0xe6>
 8000342:	42a2      	cmp	r2, r4
 8000344:	d80c      	bhi.n	8000360 <__udivmoddi4+0x100>
 8000346:	1aa4      	subs	r4, r4, r2
 8000348:	419d      	sbcs	r5, r3
 800034a:	2001      	movs	r0, #1
 800034c:	1924      	adds	r4, r4, r4
 800034e:	416d      	adcs	r5, r5
 8000350:	2100      	movs	r1, #0
 8000352:	3e01      	subs	r6, #1
 8000354:	1824      	adds	r4, r4, r0
 8000356:	414d      	adcs	r5, r1
 8000358:	2e00      	cmp	r6, #0
 800035a:	d006      	beq.n	800036a <__udivmoddi4+0x10a>
 800035c:	42ab      	cmp	r3, r5
 800035e:	d9ee      	bls.n	800033e <__udivmoddi4+0xde>
 8000360:	3e01      	subs	r6, #1
 8000362:	1924      	adds	r4, r4, r4
 8000364:	416d      	adcs	r5, r5
 8000366:	2e00      	cmp	r6, #0
 8000368:	d1f8      	bne.n	800035c <__udivmoddi4+0xfc>
 800036a:	9800      	ldr	r0, [sp, #0]
 800036c:	9901      	ldr	r1, [sp, #4]
 800036e:	465b      	mov	r3, fp
 8000370:	1900      	adds	r0, r0, r4
 8000372:	4169      	adcs	r1, r5
 8000374:	2b00      	cmp	r3, #0
 8000376:	db24      	blt.n	80003c2 <__udivmoddi4+0x162>
 8000378:	002b      	movs	r3, r5
 800037a:	465a      	mov	r2, fp
 800037c:	4644      	mov	r4, r8
 800037e:	40d3      	lsrs	r3, r2
 8000380:	002a      	movs	r2, r5
 8000382:	40e2      	lsrs	r2, r4
 8000384:	001c      	movs	r4, r3
 8000386:	465b      	mov	r3, fp
 8000388:	0015      	movs	r5, r2
 800038a:	2b00      	cmp	r3, #0
 800038c:	db2a      	blt.n	80003e4 <__udivmoddi4+0x184>
 800038e:	0026      	movs	r6, r4
 8000390:	409e      	lsls	r6, r3
 8000392:	0033      	movs	r3, r6
 8000394:	0026      	movs	r6, r4
 8000396:	4647      	mov	r7, r8
 8000398:	40be      	lsls	r6, r7
 800039a:	0032      	movs	r2, r6
 800039c:	1a80      	subs	r0, r0, r2
 800039e:	4199      	sbcs	r1, r3
 80003a0:	9000      	str	r0, [sp, #0]
 80003a2:	9101      	str	r1, [sp, #4]
 80003a4:	e79e      	b.n	80002e4 <__udivmoddi4+0x84>
 80003a6:	42a3      	cmp	r3, r4
 80003a8:	d8bc      	bhi.n	8000324 <__udivmoddi4+0xc4>
 80003aa:	e782      	b.n	80002b2 <__udivmoddi4+0x52>
 80003ac:	4642      	mov	r2, r8
 80003ae:	2320      	movs	r3, #32
 80003b0:	2100      	movs	r1, #0
 80003b2:	1a9b      	subs	r3, r3, r2
 80003b4:	2200      	movs	r2, #0
 80003b6:	9100      	str	r1, [sp, #0]
 80003b8:	9201      	str	r2, [sp, #4]
 80003ba:	2201      	movs	r2, #1
 80003bc:	40da      	lsrs	r2, r3
 80003be:	9201      	str	r2, [sp, #4]
 80003c0:	e785      	b.n	80002ce <__udivmoddi4+0x6e>
 80003c2:	4642      	mov	r2, r8
 80003c4:	2320      	movs	r3, #32
 80003c6:	1a9b      	subs	r3, r3, r2
 80003c8:	002a      	movs	r2, r5
 80003ca:	4646      	mov	r6, r8
 80003cc:	409a      	lsls	r2, r3
 80003ce:	0023      	movs	r3, r4
 80003d0:	40f3      	lsrs	r3, r6
 80003d2:	4644      	mov	r4, r8
 80003d4:	4313      	orrs	r3, r2
 80003d6:	002a      	movs	r2, r5
 80003d8:	40e2      	lsrs	r2, r4
 80003da:	001c      	movs	r4, r3
 80003dc:	465b      	mov	r3, fp
 80003de:	0015      	movs	r5, r2
 80003e0:	2b00      	cmp	r3, #0
 80003e2:	dad4      	bge.n	800038e <__udivmoddi4+0x12e>
 80003e4:	4642      	mov	r2, r8
 80003e6:	002f      	movs	r7, r5
 80003e8:	2320      	movs	r3, #32
 80003ea:	0026      	movs	r6, r4
 80003ec:	4097      	lsls	r7, r2
 80003ee:	1a9b      	subs	r3, r3, r2
 80003f0:	40de      	lsrs	r6, r3
 80003f2:	003b      	movs	r3, r7
 80003f4:	4333      	orrs	r3, r6
 80003f6:	e7cd      	b.n	8000394 <__udivmoddi4+0x134>

080003f8 <__clzdi2>:
 80003f8:	b510      	push	{r4, lr}
 80003fa:	2900      	cmp	r1, #0
 80003fc:	d103      	bne.n	8000406 <__clzdi2+0xe>
 80003fe:	f000 f807 	bl	8000410 <__clzsi2>
 8000402:	3020      	adds	r0, #32
 8000404:	e002      	b.n	800040c <__clzdi2+0x14>
 8000406:	0008      	movs	r0, r1
 8000408:	f000 f802 	bl	8000410 <__clzsi2>
 800040c:	bd10      	pop	{r4, pc}
 800040e:	46c0      	nop			@ (mov r8, r8)

08000410 <__clzsi2>:
 8000410:	211c      	movs	r1, #28
 8000412:	2301      	movs	r3, #1
 8000414:	041b      	lsls	r3, r3, #16
 8000416:	4298      	cmp	r0, r3
 8000418:	d301      	bcc.n	800041e <__clzsi2+0xe>
 800041a:	0c00      	lsrs	r0, r0, #16
 800041c:	3910      	subs	r1, #16
 800041e:	0a1b      	lsrs	r3, r3, #8
 8000420:	4298      	cmp	r0, r3
 8000422:	d301      	bcc.n	8000428 <__clzsi2+0x18>
 8000424:	0a00      	lsrs	r0, r0, #8
 8000426:	3908      	subs	r1, #8
 8000428:	091b      	lsrs	r3, r3, #4
 800042a:	4298      	cmp	r0, r3
 800042c:	d301      	bcc.n	8000432 <__clzsi2+0x22>
 800042e:	0900      	lsrs	r0, r0, #4
 8000430:	3904      	subs	r1, #4
 8000432:	a202      	add	r2, pc, #8	@ (adr r2, 800043c <__clzsi2+0x2c>)
 8000434:	5c10      	ldrb	r0, [r2, r0]
 8000436:	1840      	adds	r0, r0, r1
 8000438:	4770      	bx	lr
 800043a:	46c0      	nop			@ (mov r8, r8)
 800043c:	02020304 	.word	0x02020304
 8000440:	01010101 	.word	0x01010101
	...

0800044c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800044c:	b580      	push	{r7, lr}
 800044e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000450:	f000 fbb2 	bl	8000bb8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000454:	f000 f810 	bl	8000478 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000458:	f000 f98a 	bl	8000770 <MX_GPIO_Init>
  MX_CRC_Init();
 800045c:	f000 f87e 	bl	800055c <MX_CRC_Init>
  MX_RNG_Init();
 8000460:	f000 f8e0 	bl	8000624 <MX_RNG_Init>
  MX_I2C1_Init();
 8000464:	f000 f89e 	bl	80005a4 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8000468:	f000 f952 	bl	8000710 <MX_USART1_UART_Init>
  MX_USB_DEVICE_Init();
 800046c:	f008 f9e2 	bl	8008834 <MX_USB_DEVICE_Init>
  MX_TIM22_Init();
 8000470:	f000 f8ec 	bl	800064c <MX_TIM22_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000474:	46c0      	nop			@ (mov r8, r8)
 8000476:	e7fd      	b.n	8000474 <main+0x28>

08000478 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000478:	b590      	push	{r4, r7, lr}
 800047a:	b09d      	sub	sp, #116	@ 0x74
 800047c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800047e:	2438      	movs	r4, #56	@ 0x38
 8000480:	193b      	adds	r3, r7, r4
 8000482:	0018      	movs	r0, r3
 8000484:	2338      	movs	r3, #56	@ 0x38
 8000486:	001a      	movs	r2, r3
 8000488:	2100      	movs	r1, #0
 800048a:	f008 fed9 	bl	8009240 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800048e:	2324      	movs	r3, #36	@ 0x24
 8000490:	18fb      	adds	r3, r7, r3
 8000492:	0018      	movs	r0, r3
 8000494:	2314      	movs	r3, #20
 8000496:	001a      	movs	r2, r3
 8000498:	2100      	movs	r1, #0
 800049a:	f008 fed1 	bl	8009240 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800049e:	003b      	movs	r3, r7
 80004a0:	0018      	movs	r0, r3
 80004a2:	2324      	movs	r3, #36	@ 0x24
 80004a4:	001a      	movs	r2, r3
 80004a6:	2100      	movs	r1, #0
 80004a8:	f008 feca 	bl	8009240 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80004ac:	4b29      	ldr	r3, [pc, #164]	@ (8000554 <SystemClock_Config+0xdc>)
 80004ae:	681b      	ldr	r3, [r3, #0]
 80004b0:	4a29      	ldr	r2, [pc, #164]	@ (8000558 <SystemClock_Config+0xe0>)
 80004b2:	401a      	ands	r2, r3
 80004b4:	4b27      	ldr	r3, [pc, #156]	@ (8000554 <SystemClock_Config+0xdc>)
 80004b6:	2180      	movs	r1, #128	@ 0x80
 80004b8:	0109      	lsls	r1, r1, #4
 80004ba:	430a      	orrs	r2, r1
 80004bc:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI48;
 80004be:	0021      	movs	r1, r4
 80004c0:	187b      	adds	r3, r7, r1
 80004c2:	2222      	movs	r2, #34	@ 0x22
 80004c4:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80004c6:	187b      	adds	r3, r7, r1
 80004c8:	2201      	movs	r2, #1
 80004ca:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80004cc:	187b      	adds	r3, r7, r1
 80004ce:	2210      	movs	r2, #16
 80004d0:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 80004d2:	187b      	adds	r3, r7, r1
 80004d4:	2201      	movs	r2, #1
 80004d6:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80004d8:	187b      	adds	r3, r7, r1
 80004da:	2200      	movs	r2, #0
 80004dc:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80004de:	187b      	adds	r3, r7, r1
 80004e0:	0018      	movs	r0, r3
 80004e2:	f002 feb1 	bl	8003248 <HAL_RCC_OscConfig>
 80004e6:	1e03      	subs	r3, r0, #0
 80004e8:	d001      	beq.n	80004ee <SystemClock_Config+0x76>
  {
    Error_Handler();
 80004ea:	f000 f9d9 	bl	80008a0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80004ee:	2124      	movs	r1, #36	@ 0x24
 80004f0:	187b      	adds	r3, r7, r1
 80004f2:	220f      	movs	r2, #15
 80004f4:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80004f6:	187b      	adds	r3, r7, r1
 80004f8:	2201      	movs	r2, #1
 80004fa:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80004fc:	187b      	adds	r3, r7, r1
 80004fe:	2200      	movs	r2, #0
 8000500:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000502:	187b      	adds	r3, r7, r1
 8000504:	2200      	movs	r2, #0
 8000506:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000508:	187b      	adds	r3, r7, r1
 800050a:	2200      	movs	r2, #0
 800050c:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800050e:	187b      	adds	r3, r7, r1
 8000510:	2100      	movs	r1, #0
 8000512:	0018      	movs	r0, r3
 8000514:	f003 fa5c 	bl	80039d0 <HAL_RCC_ClockConfig>
 8000518:	1e03      	subs	r3, r0, #0
 800051a:	d001      	beq.n	8000520 <SystemClock_Config+0xa8>
  {
    Error_Handler();
 800051c:	f000 f9c0 	bl	80008a0 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_I2C1
 8000520:	003b      	movs	r3, r7
 8000522:	2249      	movs	r2, #73	@ 0x49
 8000524:	601a      	str	r2, [r3, #0]
                              |RCC_PERIPHCLK_USB;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8000526:	003b      	movs	r3, r7
 8000528:	2200      	movs	r2, #0
 800052a:	60da      	str	r2, [r3, #12]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800052c:	003b      	movs	r3, r7
 800052e:	2200      	movs	r2, #0
 8000530:	619a      	str	r2, [r3, #24]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 8000532:	003b      	movs	r3, r7
 8000534:	2280      	movs	r2, #128	@ 0x80
 8000536:	04d2      	lsls	r2, r2, #19
 8000538:	621a      	str	r2, [r3, #32]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800053a:	003b      	movs	r3, r7
 800053c:	0018      	movs	r0, r3
 800053e:	f003 fc4b 	bl	8003dd8 <HAL_RCCEx_PeriphCLKConfig>
 8000542:	1e03      	subs	r3, r0, #0
 8000544:	d001      	beq.n	800054a <SystemClock_Config+0xd2>
  {
    Error_Handler();
 8000546:	f000 f9ab 	bl	80008a0 <Error_Handler>
  }
}
 800054a:	46c0      	nop			@ (mov r8, r8)
 800054c:	46bd      	mov	sp, r7
 800054e:	b01d      	add	sp, #116	@ 0x74
 8000550:	bd90      	pop	{r4, r7, pc}
 8000552:	46c0      	nop			@ (mov r8, r8)
 8000554:	40007000 	.word	0x40007000
 8000558:	ffffe7ff 	.word	0xffffe7ff

0800055c <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 800055c:	b580      	push	{r7, lr}
 800055e:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8000560:	4b0e      	ldr	r3, [pc, #56]	@ (800059c <MX_CRC_Init+0x40>)
 8000562:	4a0f      	ldr	r2, [pc, #60]	@ (80005a0 <MX_CRC_Init+0x44>)
 8000564:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 8000566:	4b0d      	ldr	r3, [pc, #52]	@ (800059c <MX_CRC_Init+0x40>)
 8000568:	2200      	movs	r2, #0
 800056a:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 800056c:	4b0b      	ldr	r3, [pc, #44]	@ (800059c <MX_CRC_Init+0x40>)
 800056e:	2200      	movs	r2, #0
 8000570:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 8000572:	4b0a      	ldr	r3, [pc, #40]	@ (800059c <MX_CRC_Init+0x40>)
 8000574:	2200      	movs	r2, #0
 8000576:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 8000578:	4b08      	ldr	r3, [pc, #32]	@ (800059c <MX_CRC_Init+0x40>)
 800057a:	2200      	movs	r2, #0
 800057c:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 800057e:	4b07      	ldr	r3, [pc, #28]	@ (800059c <MX_CRC_Init+0x40>)
 8000580:	2201      	movs	r2, #1
 8000582:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8000584:	4b05      	ldr	r3, [pc, #20]	@ (800059c <MX_CRC_Init+0x40>)
 8000586:	0018      	movs	r0, r3
 8000588:	f000 fc64 	bl	8000e54 <HAL_CRC_Init>
 800058c:	1e03      	subs	r3, r0, #0
 800058e:	d001      	beq.n	8000594 <MX_CRC_Init+0x38>
  {
    Error_Handler();
 8000590:	f000 f986 	bl	80008a0 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8000594:	46c0      	nop			@ (mov r8, r8)
 8000596:	46bd      	mov	sp, r7
 8000598:	bd80      	pop	{r7, pc}
 800059a:	46c0      	nop			@ (mov r8, r8)
 800059c:	20000198 	.word	0x20000198
 80005a0:	40023000 	.word	0x40023000

080005a4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80005a4:	b580      	push	{r7, lr}
 80005a6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80005a8:	4b1b      	ldr	r3, [pc, #108]	@ (8000618 <MX_I2C1_Init+0x74>)
 80005aa:	4a1c      	ldr	r2, [pc, #112]	@ (800061c <MX_I2C1_Init+0x78>)
 80005ac:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00503D58;
 80005ae:	4b1a      	ldr	r3, [pc, #104]	@ (8000618 <MX_I2C1_Init+0x74>)
 80005b0:	4a1b      	ldr	r2, [pc, #108]	@ (8000620 <MX_I2C1_Init+0x7c>)
 80005b2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80005b4:	4b18      	ldr	r3, [pc, #96]	@ (8000618 <MX_I2C1_Init+0x74>)
 80005b6:	2200      	movs	r2, #0
 80005b8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80005ba:	4b17      	ldr	r3, [pc, #92]	@ (8000618 <MX_I2C1_Init+0x74>)
 80005bc:	2201      	movs	r2, #1
 80005be:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80005c0:	4b15      	ldr	r3, [pc, #84]	@ (8000618 <MX_I2C1_Init+0x74>)
 80005c2:	2200      	movs	r2, #0
 80005c4:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80005c6:	4b14      	ldr	r3, [pc, #80]	@ (8000618 <MX_I2C1_Init+0x74>)
 80005c8:	2200      	movs	r2, #0
 80005ca:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80005cc:	4b12      	ldr	r3, [pc, #72]	@ (8000618 <MX_I2C1_Init+0x74>)
 80005ce:	2200      	movs	r2, #0
 80005d0:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80005d2:	4b11      	ldr	r3, [pc, #68]	@ (8000618 <MX_I2C1_Init+0x74>)
 80005d4:	2200      	movs	r2, #0
 80005d6:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80005d8:	4b0f      	ldr	r3, [pc, #60]	@ (8000618 <MX_I2C1_Init+0x74>)
 80005da:	2200      	movs	r2, #0
 80005dc:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80005de:	4b0e      	ldr	r3, [pc, #56]	@ (8000618 <MX_I2C1_Init+0x74>)
 80005e0:	0018      	movs	r0, r3
 80005e2:	f000 fea7 	bl	8001334 <HAL_I2C_Init>
 80005e6:	1e03      	subs	r3, r0, #0
 80005e8:	d001      	beq.n	80005ee <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80005ea:	f000 f959 	bl	80008a0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80005ee:	4b0a      	ldr	r3, [pc, #40]	@ (8000618 <MX_I2C1_Init+0x74>)
 80005f0:	2100      	movs	r1, #0
 80005f2:	0018      	movs	r0, r3
 80005f4:	f000 ff44 	bl	8001480 <HAL_I2CEx_ConfigAnalogFilter>
 80005f8:	1e03      	subs	r3, r0, #0
 80005fa:	d001      	beq.n	8000600 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80005fc:	f000 f950 	bl	80008a0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000600:	4b05      	ldr	r3, [pc, #20]	@ (8000618 <MX_I2C1_Init+0x74>)
 8000602:	2100      	movs	r1, #0
 8000604:	0018      	movs	r0, r3
 8000606:	f000 ff87 	bl	8001518 <HAL_I2CEx_ConfigDigitalFilter>
 800060a:	1e03      	subs	r3, r0, #0
 800060c:	d001      	beq.n	8000612 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800060e:	f000 f947 	bl	80008a0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000612:	46c0      	nop			@ (mov r8, r8)
 8000614:	46bd      	mov	sp, r7
 8000616:	bd80      	pop	{r7, pc}
 8000618:	200001bc 	.word	0x200001bc
 800061c:	40005400 	.word	0x40005400
 8000620:	00503d58 	.word	0x00503d58

08000624 <MX_RNG_Init>:
  * @brief RNG Initialization Function
  * @param None
  * @retval None
  */
static void MX_RNG_Init(void)
{
 8000624:	b580      	push	{r7, lr}
 8000626:	af00      	add	r7, sp, #0
  /* USER CODE END RNG_Init 0 */

  /* USER CODE BEGIN RNG_Init 1 */

  /* USER CODE END RNG_Init 1 */
  hrng.Instance = RNG;
 8000628:	4b06      	ldr	r3, [pc, #24]	@ (8000644 <MX_RNG_Init+0x20>)
 800062a:	4a07      	ldr	r2, [pc, #28]	@ (8000648 <MX_RNG_Init+0x24>)
 800062c:	601a      	str	r2, [r3, #0]
  if (HAL_RNG_Init(&hrng) != HAL_OK)
 800062e:	4b05      	ldr	r3, [pc, #20]	@ (8000644 <MX_RNG_Init+0x20>)
 8000630:	0018      	movs	r0, r3
 8000632:	f003 fd5f 	bl	80040f4 <HAL_RNG_Init>
 8000636:	1e03      	subs	r3, r0, #0
 8000638:	d001      	beq.n	800063e <MX_RNG_Init+0x1a>
  {
    Error_Handler();
 800063a:	f000 f931 	bl	80008a0 <Error_Handler>
  }
  /* USER CODE BEGIN RNG_Init 2 */

  /* USER CODE END RNG_Init 2 */

}
 800063e:	46c0      	nop			@ (mov r8, r8)
 8000640:	46bd      	mov	sp, r7
 8000642:	bd80      	pop	{r7, pc}
 8000644:	20000210 	.word	0x20000210
 8000648:	40025000 	.word	0x40025000

0800064c <MX_TIM22_Init>:
  * @brief TIM22 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM22_Init(void)
{
 800064c:	b580      	push	{r7, lr}
 800064e:	b086      	sub	sp, #24
 8000650:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM22_Init 0 */

  /* USER CODE END TIM22_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000652:	2310      	movs	r3, #16
 8000654:	18fb      	adds	r3, r7, r3
 8000656:	0018      	movs	r0, r3
 8000658:	2308      	movs	r3, #8
 800065a:	001a      	movs	r2, r3
 800065c:	2100      	movs	r1, #0
 800065e:	f008 fdef 	bl	8009240 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000662:	003b      	movs	r3, r7
 8000664:	0018      	movs	r0, r3
 8000666:	2310      	movs	r3, #16
 8000668:	001a      	movs	r2, r3
 800066a:	2100      	movs	r1, #0
 800066c:	f008 fde8 	bl	8009240 <memset>

  /* USER CODE BEGIN TIM22_Init 1 */

  /* USER CODE END TIM22_Init 1 */
  htim22.Instance = TIM22;
 8000670:	4b24      	ldr	r3, [pc, #144]	@ (8000704 <MX_TIM22_Init+0xb8>)
 8000672:	4a25      	ldr	r2, [pc, #148]	@ (8000708 <MX_TIM22_Init+0xbc>)
 8000674:	601a      	str	r2, [r3, #0]
  htim22.Init.Prescaler = 0;
 8000676:	4b23      	ldr	r3, [pc, #140]	@ (8000704 <MX_TIM22_Init+0xb8>)
 8000678:	2200      	movs	r2, #0
 800067a:	605a      	str	r2, [r3, #4]
  htim22.Init.CounterMode = TIM_COUNTERMODE_UP;
 800067c:	4b21      	ldr	r3, [pc, #132]	@ (8000704 <MX_TIM22_Init+0xb8>)
 800067e:	2200      	movs	r2, #0
 8000680:	609a      	str	r2, [r3, #8]
  htim22.Init.Period = 65535;
 8000682:	4b20      	ldr	r3, [pc, #128]	@ (8000704 <MX_TIM22_Init+0xb8>)
 8000684:	4a21      	ldr	r2, [pc, #132]	@ (800070c <MX_TIM22_Init+0xc0>)
 8000686:	60da      	str	r2, [r3, #12]
  htim22.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000688:	4b1e      	ldr	r3, [pc, #120]	@ (8000704 <MX_TIM22_Init+0xb8>)
 800068a:	2200      	movs	r2, #0
 800068c:	611a      	str	r2, [r3, #16]
  htim22.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800068e:	4b1d      	ldr	r3, [pc, #116]	@ (8000704 <MX_TIM22_Init+0xb8>)
 8000690:	2200      	movs	r2, #0
 8000692:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_PWM_Init(&htim22) != HAL_OK)
 8000694:	4b1b      	ldr	r3, [pc, #108]	@ (8000704 <MX_TIM22_Init+0xb8>)
 8000696:	0018      	movs	r0, r3
 8000698:	f003 fd57 	bl	800414a <HAL_TIM_PWM_Init>
 800069c:	1e03      	subs	r3, r0, #0
 800069e:	d001      	beq.n	80006a4 <MX_TIM22_Init+0x58>
  {
    Error_Handler();
 80006a0:	f000 f8fe 	bl	80008a0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80006a4:	2110      	movs	r1, #16
 80006a6:	187b      	adds	r3, r7, r1
 80006a8:	2200      	movs	r2, #0
 80006aa:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80006ac:	187b      	adds	r3, r7, r1
 80006ae:	2200      	movs	r2, #0
 80006b0:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim22, &sMasterConfig) != HAL_OK)
 80006b2:	187a      	adds	r2, r7, r1
 80006b4:	4b13      	ldr	r3, [pc, #76]	@ (8000704 <MX_TIM22_Init+0xb8>)
 80006b6:	0011      	movs	r1, r2
 80006b8:	0018      	movs	r0, r3
 80006ba:	f003 ffab 	bl	8004614 <HAL_TIMEx_MasterConfigSynchronization>
 80006be:	1e03      	subs	r3, r0, #0
 80006c0:	d001      	beq.n	80006c6 <MX_TIM22_Init+0x7a>
  {
    Error_Handler();
 80006c2:	f000 f8ed 	bl	80008a0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80006c6:	003b      	movs	r3, r7
 80006c8:	2260      	movs	r2, #96	@ 0x60
 80006ca:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 80006cc:	003b      	movs	r3, r7
 80006ce:	2200      	movs	r2, #0
 80006d0:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80006d2:	003b      	movs	r3, r7
 80006d4:	2200      	movs	r2, #0
 80006d6:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80006d8:	003b      	movs	r3, r7
 80006da:	2200      	movs	r2, #0
 80006dc:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_PWM_ConfigChannel(&htim22, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80006de:	0039      	movs	r1, r7
 80006e0:	4b08      	ldr	r3, [pc, #32]	@ (8000704 <MX_TIM22_Init+0xb8>)
 80006e2:	2200      	movs	r2, #0
 80006e4:	0018      	movs	r0, r3
 80006e6:	f003 fd71 	bl	80041cc <HAL_TIM_PWM_ConfigChannel>
 80006ea:	1e03      	subs	r3, r0, #0
 80006ec:	d001      	beq.n	80006f2 <MX_TIM22_Init+0xa6>
  {
    Error_Handler();
 80006ee:	f000 f8d7 	bl	80008a0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM22_Init 2 */

  /* USER CODE END TIM22_Init 2 */
  HAL_TIM_MspPostInit(&htim22);
 80006f2:	4b04      	ldr	r3, [pc, #16]	@ (8000704 <MX_TIM22_Init+0xb8>)
 80006f4:	0018      	movs	r0, r3
 80006f6:	f000 f989 	bl	8000a0c <HAL_TIM_MspPostInit>

}
 80006fa:	46c0      	nop			@ (mov r8, r8)
 80006fc:	46bd      	mov	sp, r7
 80006fe:	b006      	add	sp, #24
 8000700:	bd80      	pop	{r7, pc}
 8000702:	46c0      	nop			@ (mov r8, r8)
 8000704:	20000220 	.word	0x20000220
 8000708:	40011400 	.word	0x40011400
 800070c:	0000ffff 	.word	0x0000ffff

08000710 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000710:	b580      	push	{r7, lr}
 8000712:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000714:	4b14      	ldr	r3, [pc, #80]	@ (8000768 <MX_USART1_UART_Init+0x58>)
 8000716:	4a15      	ldr	r2, [pc, #84]	@ (800076c <MX_USART1_UART_Init+0x5c>)
 8000718:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800071a:	4b13      	ldr	r3, [pc, #76]	@ (8000768 <MX_USART1_UART_Init+0x58>)
 800071c:	22e1      	movs	r2, #225	@ 0xe1
 800071e:	0252      	lsls	r2, r2, #9
 8000720:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000722:	4b11      	ldr	r3, [pc, #68]	@ (8000768 <MX_USART1_UART_Init+0x58>)
 8000724:	2200      	movs	r2, #0
 8000726:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000728:	4b0f      	ldr	r3, [pc, #60]	@ (8000768 <MX_USART1_UART_Init+0x58>)
 800072a:	2200      	movs	r2, #0
 800072c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800072e:	4b0e      	ldr	r3, [pc, #56]	@ (8000768 <MX_USART1_UART_Init+0x58>)
 8000730:	2200      	movs	r2, #0
 8000732:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000734:	4b0c      	ldr	r3, [pc, #48]	@ (8000768 <MX_USART1_UART_Init+0x58>)
 8000736:	220c      	movs	r2, #12
 8000738:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800073a:	4b0b      	ldr	r3, [pc, #44]	@ (8000768 <MX_USART1_UART_Init+0x58>)
 800073c:	2200      	movs	r2, #0
 800073e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000740:	4b09      	ldr	r3, [pc, #36]	@ (8000768 <MX_USART1_UART_Init+0x58>)
 8000742:	2200      	movs	r2, #0
 8000744:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000746:	4b08      	ldr	r3, [pc, #32]	@ (8000768 <MX_USART1_UART_Init+0x58>)
 8000748:	2200      	movs	r2, #0
 800074a:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800074c:	4b06      	ldr	r3, [pc, #24]	@ (8000768 <MX_USART1_UART_Init+0x58>)
 800074e:	2200      	movs	r2, #0
 8000750:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000752:	4b05      	ldr	r3, [pc, #20]	@ (8000768 <MX_USART1_UART_Init+0x58>)
 8000754:	0018      	movs	r0, r3
 8000756:	f003 ffb5 	bl	80046c4 <HAL_UART_Init>
 800075a:	1e03      	subs	r3, r0, #0
 800075c:	d001      	beq.n	8000762 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 800075e:	f000 f89f 	bl	80008a0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000762:	46c0      	nop			@ (mov r8, r8)
 8000764:	46bd      	mov	sp, r7
 8000766:	bd80      	pop	{r7, pc}
 8000768:	20000260 	.word	0x20000260
 800076c:	40013800 	.word	0x40013800

08000770 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000770:	b590      	push	{r4, r7, lr}
 8000772:	b089      	sub	sp, #36	@ 0x24
 8000774:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000776:	240c      	movs	r4, #12
 8000778:	193b      	adds	r3, r7, r4
 800077a:	0018      	movs	r0, r3
 800077c:	2314      	movs	r3, #20
 800077e:	001a      	movs	r2, r3
 8000780:	2100      	movs	r1, #0
 8000782:	f008 fd5d 	bl	8009240 <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000786:	4b44      	ldr	r3, [pc, #272]	@ (8000898 <MX_GPIO_Init+0x128>)
 8000788:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800078a:	4b43      	ldr	r3, [pc, #268]	@ (8000898 <MX_GPIO_Init+0x128>)
 800078c:	2101      	movs	r1, #1
 800078e:	430a      	orrs	r2, r1
 8000790:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000792:	4b41      	ldr	r3, [pc, #260]	@ (8000898 <MX_GPIO_Init+0x128>)
 8000794:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000796:	2201      	movs	r2, #1
 8000798:	4013      	ands	r3, r2
 800079a:	60bb      	str	r3, [r7, #8]
 800079c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800079e:	4b3e      	ldr	r3, [pc, #248]	@ (8000898 <MX_GPIO_Init+0x128>)
 80007a0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80007a2:	4b3d      	ldr	r3, [pc, #244]	@ (8000898 <MX_GPIO_Init+0x128>)
 80007a4:	2102      	movs	r1, #2
 80007a6:	430a      	orrs	r2, r1
 80007a8:	62da      	str	r2, [r3, #44]	@ 0x2c
 80007aa:	4b3b      	ldr	r3, [pc, #236]	@ (8000898 <MX_GPIO_Init+0x128>)
 80007ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80007ae:	2202      	movs	r2, #2
 80007b0:	4013      	ands	r3, r2
 80007b2:	607b      	str	r3, [r7, #4]
 80007b4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, USR_LED_Pin|LED_EN_Pin, GPIO_PIN_RESET);
 80007b6:	23a0      	movs	r3, #160	@ 0xa0
 80007b8:	05db      	lsls	r3, r3, #23
 80007ba:	2200      	movs	r2, #0
 80007bc:	21a0      	movs	r1, #160	@ 0xa0
 80007be:	0018      	movs	r0, r3
 80007c0:	f000 fd9a 	bl	80012f8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(TAP_IO_GPIO_Port, TAP_IO_Pin, GPIO_PIN_SET);
 80007c4:	4b35      	ldr	r3, [pc, #212]	@ (800089c <MX_GPIO_Init+0x12c>)
 80007c6:	2201      	movs	r2, #1
 80007c8:	2101      	movs	r1, #1
 80007ca:	0018      	movs	r0, r3
 80007cc:	f000 fd94 	bl	80012f8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DEBUG_LED_GPIO_Port, DEBUG_LED_Pin, GPIO_PIN_RESET);
 80007d0:	4b32      	ldr	r3, [pc, #200]	@ (800089c <MX_GPIO_Init+0x12c>)
 80007d2:	2200      	movs	r2, #0
 80007d4:	2102      	movs	r1, #2
 80007d6:	0018      	movs	r0, r3
 80007d8:	f000 fd8e 	bl	80012f8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : TAP_WAKE_Pin */
  GPIO_InitStruct.Pin = TAP_WAKE_Pin;
 80007dc:	193b      	adds	r3, r7, r4
 80007de:	2202      	movs	r2, #2
 80007e0:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80007e2:	193b      	adds	r3, r7, r4
 80007e4:	2284      	movs	r2, #132	@ 0x84
 80007e6:	0392      	lsls	r2, r2, #14
 80007e8:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007ea:	193b      	adds	r3, r7, r4
 80007ec:	2200      	movs	r2, #0
 80007ee:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(TAP_WAKE_GPIO_Port, &GPIO_InitStruct);
 80007f0:	193a      	adds	r2, r7, r4
 80007f2:	23a0      	movs	r3, #160	@ 0xa0
 80007f4:	05db      	lsls	r3, r3, #23
 80007f6:	0011      	movs	r1, r2
 80007f8:	0018      	movs	r0, r3
 80007fa:	f000 fc07 	bl	800100c <HAL_GPIO_Init>

  /*Configure GPIO pins : USR_LED_Pin LED_EN_Pin */
  GPIO_InitStruct.Pin = USR_LED_Pin|LED_EN_Pin;
 80007fe:	193b      	adds	r3, r7, r4
 8000800:	22a0      	movs	r2, #160	@ 0xa0
 8000802:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000804:	193b      	adds	r3, r7, r4
 8000806:	2201      	movs	r2, #1
 8000808:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800080a:	193b      	adds	r3, r7, r4
 800080c:	2200      	movs	r2, #0
 800080e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000810:	193b      	adds	r3, r7, r4
 8000812:	2200      	movs	r2, #0
 8000814:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000816:	193a      	adds	r2, r7, r4
 8000818:	23a0      	movs	r3, #160	@ 0xa0
 800081a:	05db      	lsls	r3, r3, #23
 800081c:	0011      	movs	r1, r2
 800081e:	0018      	movs	r0, r3
 8000820:	f000 fbf4 	bl	800100c <HAL_GPIO_Init>

  /*Configure GPIO pin : TAP_IO_Pin */
  GPIO_InitStruct.Pin = TAP_IO_Pin;
 8000824:	193b      	adds	r3, r7, r4
 8000826:	2201      	movs	r2, #1
 8000828:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 800082a:	193b      	adds	r3, r7, r4
 800082c:	2211      	movs	r2, #17
 800082e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000830:	193b      	adds	r3, r7, r4
 8000832:	2200      	movs	r2, #0
 8000834:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000836:	193b      	adds	r3, r7, r4
 8000838:	2200      	movs	r2, #0
 800083a:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(TAP_IO_GPIO_Port, &GPIO_InitStruct);
 800083c:	193b      	adds	r3, r7, r4
 800083e:	4a17      	ldr	r2, [pc, #92]	@ (800089c <MX_GPIO_Init+0x12c>)
 8000840:	0019      	movs	r1, r3
 8000842:	0010      	movs	r0, r2
 8000844:	f000 fbe2 	bl	800100c <HAL_GPIO_Init>

  /*Configure GPIO pin : DEBUG_LED_Pin */
  GPIO_InitStruct.Pin = DEBUG_LED_Pin;
 8000848:	193b      	adds	r3, r7, r4
 800084a:	2202      	movs	r2, #2
 800084c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800084e:	193b      	adds	r3, r7, r4
 8000850:	2201      	movs	r2, #1
 8000852:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000854:	193b      	adds	r3, r7, r4
 8000856:	2200      	movs	r2, #0
 8000858:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800085a:	193b      	adds	r3, r7, r4
 800085c:	2200      	movs	r2, #0
 800085e:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(DEBUG_LED_GPIO_Port, &GPIO_InitStruct);
 8000860:	193b      	adds	r3, r7, r4
 8000862:	4a0e      	ldr	r2, [pc, #56]	@ (800089c <MX_GPIO_Init+0x12c>)
 8000864:	0019      	movs	r1, r3
 8000866:	0010      	movs	r0, r2
 8000868:	f000 fbd0 	bl	800100c <HAL_GPIO_Init>

  /*Configure GPIO pins : USR_BTN0_Pin USR_BTN1_Pin */
  GPIO_InitStruct.Pin = USR_BTN0_Pin|USR_BTN1_Pin;
 800086c:	0021      	movs	r1, r4
 800086e:	187b      	adds	r3, r7, r1
 8000870:	22c0      	movs	r2, #192	@ 0xc0
 8000872:	01d2      	lsls	r2, r2, #7
 8000874:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000876:	187b      	adds	r3, r7, r1
 8000878:	2200      	movs	r2, #0
 800087a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800087c:	187b      	adds	r3, r7, r1
 800087e:	2201      	movs	r2, #1
 8000880:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000882:	187b      	adds	r3, r7, r1
 8000884:	4a05      	ldr	r2, [pc, #20]	@ (800089c <MX_GPIO_Init+0x12c>)
 8000886:	0019      	movs	r1, r3
 8000888:	0010      	movs	r0, r2
 800088a:	f000 fbbf 	bl	800100c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800088e:	46c0      	nop			@ (mov r8, r8)
 8000890:	46bd      	mov	sp, r7
 8000892:	b009      	add	sp, #36	@ 0x24
 8000894:	bd90      	pop	{r4, r7, pc}
 8000896:	46c0      	nop			@ (mov r8, r8)
 8000898:	40021000 	.word	0x40021000
 800089c:	50000400 	.word	0x50000400

080008a0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80008a0:	b580      	push	{r7, lr}
 80008a2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80008a4:	b672      	cpsid	i
}
 80008a6:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80008a8:	46c0      	nop			@ (mov r8, r8)
 80008aa:	e7fd      	b.n	80008a8 <Error_Handler+0x8>

080008ac <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80008ac:	b580      	push	{r7, lr}
 80008ae:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80008b0:	4b07      	ldr	r3, [pc, #28]	@ (80008d0 <HAL_MspInit+0x24>)
 80008b2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80008b4:	4b06      	ldr	r3, [pc, #24]	@ (80008d0 <HAL_MspInit+0x24>)
 80008b6:	2101      	movs	r1, #1
 80008b8:	430a      	orrs	r2, r1
 80008ba:	635a      	str	r2, [r3, #52]	@ 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 80008bc:	4b04      	ldr	r3, [pc, #16]	@ (80008d0 <HAL_MspInit+0x24>)
 80008be:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80008c0:	4b03      	ldr	r3, [pc, #12]	@ (80008d0 <HAL_MspInit+0x24>)
 80008c2:	2180      	movs	r1, #128	@ 0x80
 80008c4:	0549      	lsls	r1, r1, #21
 80008c6:	430a      	orrs	r2, r1
 80008c8:	639a      	str	r2, [r3, #56]	@ 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80008ca:	46c0      	nop			@ (mov r8, r8)
 80008cc:	46bd      	mov	sp, r7
 80008ce:	bd80      	pop	{r7, pc}
 80008d0:	40021000 	.word	0x40021000

080008d4 <HAL_CRC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcrc: CRC handle pointer
  * @retval None
  */
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 80008d4:	b580      	push	{r7, lr}
 80008d6:	b084      	sub	sp, #16
 80008d8:	af00      	add	r7, sp, #0
 80008da:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 80008dc:	687b      	ldr	r3, [r7, #4]
 80008de:	681b      	ldr	r3, [r3, #0]
 80008e0:	4a0a      	ldr	r2, [pc, #40]	@ (800090c <HAL_CRC_MspInit+0x38>)
 80008e2:	4293      	cmp	r3, r2
 80008e4:	d10d      	bne.n	8000902 <HAL_CRC_MspInit+0x2e>
  {
    /* USER CODE BEGIN CRC_MspInit 0 */

    /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 80008e6:	4b0a      	ldr	r3, [pc, #40]	@ (8000910 <HAL_CRC_MspInit+0x3c>)
 80008e8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80008ea:	4b09      	ldr	r3, [pc, #36]	@ (8000910 <HAL_CRC_MspInit+0x3c>)
 80008ec:	2180      	movs	r1, #128	@ 0x80
 80008ee:	0149      	lsls	r1, r1, #5
 80008f0:	430a      	orrs	r2, r1
 80008f2:	631a      	str	r2, [r3, #48]	@ 0x30
 80008f4:	4b06      	ldr	r3, [pc, #24]	@ (8000910 <HAL_CRC_MspInit+0x3c>)
 80008f6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80008f8:	2380      	movs	r3, #128	@ 0x80
 80008fa:	015b      	lsls	r3, r3, #5
 80008fc:	4013      	ands	r3, r2
 80008fe:	60fb      	str	r3, [r7, #12]
 8000900:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END CRC_MspInit 1 */

  }

}
 8000902:	46c0      	nop			@ (mov r8, r8)
 8000904:	46bd      	mov	sp, r7
 8000906:	b004      	add	sp, #16
 8000908:	bd80      	pop	{r7, pc}
 800090a:	46c0      	nop			@ (mov r8, r8)
 800090c:	40023000 	.word	0x40023000
 8000910:	40021000 	.word	0x40021000

08000914 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000914:	b590      	push	{r4, r7, lr}
 8000916:	b089      	sub	sp, #36	@ 0x24
 8000918:	af00      	add	r7, sp, #0
 800091a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800091c:	240c      	movs	r4, #12
 800091e:	193b      	adds	r3, r7, r4
 8000920:	0018      	movs	r0, r3
 8000922:	2314      	movs	r3, #20
 8000924:	001a      	movs	r2, r3
 8000926:	2100      	movs	r1, #0
 8000928:	f008 fc8a 	bl	8009240 <memset>
  if(hi2c->Instance==I2C1)
 800092c:	687b      	ldr	r3, [r7, #4]
 800092e:	681b      	ldr	r3, [r3, #0]
 8000930:	4a17      	ldr	r2, [pc, #92]	@ (8000990 <HAL_I2C_MspInit+0x7c>)
 8000932:	4293      	cmp	r3, r2
 8000934:	d128      	bne.n	8000988 <HAL_I2C_MspInit+0x74>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000936:	4b17      	ldr	r3, [pc, #92]	@ (8000994 <HAL_I2C_MspInit+0x80>)
 8000938:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800093a:	4b16      	ldr	r3, [pc, #88]	@ (8000994 <HAL_I2C_MspInit+0x80>)
 800093c:	2102      	movs	r1, #2
 800093e:	430a      	orrs	r2, r1
 8000940:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000942:	4b14      	ldr	r3, [pc, #80]	@ (8000994 <HAL_I2C_MspInit+0x80>)
 8000944:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000946:	2202      	movs	r2, #2
 8000948:	4013      	ands	r3, r2
 800094a:	60bb      	str	r3, [r7, #8]
 800094c:	68bb      	ldr	r3, [r7, #8]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800094e:	0021      	movs	r1, r4
 8000950:	187b      	adds	r3, r7, r1
 8000952:	22c0      	movs	r2, #192	@ 0xc0
 8000954:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000956:	187b      	adds	r3, r7, r1
 8000958:	2212      	movs	r2, #18
 800095a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800095c:	187b      	adds	r3, r7, r1
 800095e:	2200      	movs	r2, #0
 8000960:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000962:	187b      	adds	r3, r7, r1
 8000964:	2203      	movs	r2, #3
 8000966:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 8000968:	187b      	adds	r3, r7, r1
 800096a:	2201      	movs	r2, #1
 800096c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800096e:	187b      	adds	r3, r7, r1
 8000970:	4a09      	ldr	r2, [pc, #36]	@ (8000998 <HAL_I2C_MspInit+0x84>)
 8000972:	0019      	movs	r1, r3
 8000974:	0010      	movs	r0, r2
 8000976:	f000 fb49 	bl	800100c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800097a:	4b06      	ldr	r3, [pc, #24]	@ (8000994 <HAL_I2C_MspInit+0x80>)
 800097c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800097e:	4b05      	ldr	r3, [pc, #20]	@ (8000994 <HAL_I2C_MspInit+0x80>)
 8000980:	2180      	movs	r1, #128	@ 0x80
 8000982:	0389      	lsls	r1, r1, #14
 8000984:	430a      	orrs	r2, r1
 8000986:	639a      	str	r2, [r3, #56]	@ 0x38

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8000988:	46c0      	nop			@ (mov r8, r8)
 800098a:	46bd      	mov	sp, r7
 800098c:	b009      	add	sp, #36	@ 0x24
 800098e:	bd90      	pop	{r4, r7, pc}
 8000990:	40005400 	.word	0x40005400
 8000994:	40021000 	.word	0x40021000
 8000998:	50000400 	.word	0x50000400

0800099c <HAL_RNG_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrng: RNG handle pointer
  * @retval None
  */
void HAL_RNG_MspInit(RNG_HandleTypeDef* hrng)
{
 800099c:	b580      	push	{r7, lr}
 800099e:	b084      	sub	sp, #16
 80009a0:	af00      	add	r7, sp, #0
 80009a2:	6078      	str	r0, [r7, #4]
  if(hrng->Instance==RNG)
 80009a4:	687b      	ldr	r3, [r7, #4]
 80009a6:	681b      	ldr	r3, [r3, #0]
 80009a8:	4a0a      	ldr	r2, [pc, #40]	@ (80009d4 <HAL_RNG_MspInit+0x38>)
 80009aa:	4293      	cmp	r3, r2
 80009ac:	d10d      	bne.n	80009ca <HAL_RNG_MspInit+0x2e>
  {
    /* USER CODE BEGIN RNG_MspInit 0 */

    /* USER CODE END RNG_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RNG_CLK_ENABLE();
 80009ae:	4b0a      	ldr	r3, [pc, #40]	@ (80009d8 <HAL_RNG_MspInit+0x3c>)
 80009b0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80009b2:	4b09      	ldr	r3, [pc, #36]	@ (80009d8 <HAL_RNG_MspInit+0x3c>)
 80009b4:	2180      	movs	r1, #128	@ 0x80
 80009b6:	0349      	lsls	r1, r1, #13
 80009b8:	430a      	orrs	r2, r1
 80009ba:	631a      	str	r2, [r3, #48]	@ 0x30
 80009bc:	4b06      	ldr	r3, [pc, #24]	@ (80009d8 <HAL_RNG_MspInit+0x3c>)
 80009be:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80009c0:	2380      	movs	r3, #128	@ 0x80
 80009c2:	035b      	lsls	r3, r3, #13
 80009c4:	4013      	ands	r3, r2
 80009c6:	60fb      	str	r3, [r7, #12]
 80009c8:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END RNG_MspInit 1 */

  }

}
 80009ca:	46c0      	nop			@ (mov r8, r8)
 80009cc:	46bd      	mov	sp, r7
 80009ce:	b004      	add	sp, #16
 80009d0:	bd80      	pop	{r7, pc}
 80009d2:	46c0      	nop			@ (mov r8, r8)
 80009d4:	40025000 	.word	0x40025000
 80009d8:	40021000 	.word	0x40021000

080009dc <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80009dc:	b580      	push	{r7, lr}
 80009de:	b082      	sub	sp, #8
 80009e0:	af00      	add	r7, sp, #0
 80009e2:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM22)
 80009e4:	687b      	ldr	r3, [r7, #4]
 80009e6:	681b      	ldr	r3, [r3, #0]
 80009e8:	4a06      	ldr	r2, [pc, #24]	@ (8000a04 <HAL_TIM_PWM_MspInit+0x28>)
 80009ea:	4293      	cmp	r3, r2
 80009ec:	d105      	bne.n	80009fa <HAL_TIM_PWM_MspInit+0x1e>
  {
    /* USER CODE BEGIN TIM22_MspInit 0 */

    /* USER CODE END TIM22_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM22_CLK_ENABLE();
 80009ee:	4b06      	ldr	r3, [pc, #24]	@ (8000a08 <HAL_TIM_PWM_MspInit+0x2c>)
 80009f0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80009f2:	4b05      	ldr	r3, [pc, #20]	@ (8000a08 <HAL_TIM_PWM_MspInit+0x2c>)
 80009f4:	2120      	movs	r1, #32
 80009f6:	430a      	orrs	r2, r1
 80009f8:	635a      	str	r2, [r3, #52]	@ 0x34

    /* USER CODE END TIM22_MspInit 1 */

  }

}
 80009fa:	46c0      	nop			@ (mov r8, r8)
 80009fc:	46bd      	mov	sp, r7
 80009fe:	b002      	add	sp, #8
 8000a00:	bd80      	pop	{r7, pc}
 8000a02:	46c0      	nop			@ (mov r8, r8)
 8000a04:	40011400 	.word	0x40011400
 8000a08:	40021000 	.word	0x40021000

08000a0c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000a0c:	b590      	push	{r4, r7, lr}
 8000a0e:	b089      	sub	sp, #36	@ 0x24
 8000a10:	af00      	add	r7, sp, #0
 8000a12:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a14:	240c      	movs	r4, #12
 8000a16:	193b      	adds	r3, r7, r4
 8000a18:	0018      	movs	r0, r3
 8000a1a:	2314      	movs	r3, #20
 8000a1c:	001a      	movs	r2, r3
 8000a1e:	2100      	movs	r1, #0
 8000a20:	f008 fc0e 	bl	8009240 <memset>
  if(htim->Instance==TIM22)
 8000a24:	687b      	ldr	r3, [r7, #4]
 8000a26:	681b      	ldr	r3, [r3, #0]
 8000a28:	4a14      	ldr	r2, [pc, #80]	@ (8000a7c <HAL_TIM_MspPostInit+0x70>)
 8000a2a:	4293      	cmp	r3, r2
 8000a2c:	d122      	bne.n	8000a74 <HAL_TIM_MspPostInit+0x68>
  {
    /* USER CODE BEGIN TIM22_MspPostInit 0 */

    /* USER CODE END TIM22_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a2e:	4b14      	ldr	r3, [pc, #80]	@ (8000a80 <HAL_TIM_MspPostInit+0x74>)
 8000a30:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000a32:	4b13      	ldr	r3, [pc, #76]	@ (8000a80 <HAL_TIM_MspPostInit+0x74>)
 8000a34:	2101      	movs	r1, #1
 8000a36:	430a      	orrs	r2, r1
 8000a38:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000a3a:	4b11      	ldr	r3, [pc, #68]	@ (8000a80 <HAL_TIM_MspPostInit+0x74>)
 8000a3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000a3e:	2201      	movs	r2, #1
 8000a40:	4013      	ands	r3, r2
 8000a42:	60bb      	str	r3, [r7, #8]
 8000a44:	68bb      	ldr	r3, [r7, #8]
    /**TIM22 GPIO Configuration
    PA6     ------> TIM22_CH1
    */
    GPIO_InitStruct.Pin = BUZZ_PWM_Pin;
 8000a46:	0021      	movs	r1, r4
 8000a48:	187b      	adds	r3, r7, r1
 8000a4a:	2240      	movs	r2, #64	@ 0x40
 8000a4c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a4e:	187b      	adds	r3, r7, r1
 8000a50:	2202      	movs	r2, #2
 8000a52:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a54:	187b      	adds	r3, r7, r1
 8000a56:	2200      	movs	r2, #0
 8000a58:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a5a:	187b      	adds	r3, r7, r1
 8000a5c:	2200      	movs	r2, #0
 8000a5e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF5_TIM22;
 8000a60:	187b      	adds	r3, r7, r1
 8000a62:	2205      	movs	r2, #5
 8000a64:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(BUZZ_PWM_GPIO_Port, &GPIO_InitStruct);
 8000a66:	187a      	adds	r2, r7, r1
 8000a68:	23a0      	movs	r3, #160	@ 0xa0
 8000a6a:	05db      	lsls	r3, r3, #23
 8000a6c:	0011      	movs	r1, r2
 8000a6e:	0018      	movs	r0, r3
 8000a70:	f000 facc 	bl	800100c <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM22_MspPostInit 1 */

    /* USER CODE END TIM22_MspPostInit 1 */
  }

}
 8000a74:	46c0      	nop			@ (mov r8, r8)
 8000a76:	46bd      	mov	sp, r7
 8000a78:	b009      	add	sp, #36	@ 0x24
 8000a7a:	bd90      	pop	{r4, r7, pc}
 8000a7c:	40011400 	.word	0x40011400
 8000a80:	40021000 	.word	0x40021000

08000a84 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000a84:	b590      	push	{r4, r7, lr}
 8000a86:	b089      	sub	sp, #36	@ 0x24
 8000a88:	af00      	add	r7, sp, #0
 8000a8a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a8c:	240c      	movs	r4, #12
 8000a8e:	193b      	adds	r3, r7, r4
 8000a90:	0018      	movs	r0, r3
 8000a92:	2314      	movs	r3, #20
 8000a94:	001a      	movs	r2, r3
 8000a96:	2100      	movs	r1, #0
 8000a98:	f008 fbd2 	bl	8009240 <memset>
  if(huart->Instance==USART1)
 8000a9c:	687b      	ldr	r3, [r7, #4]
 8000a9e:	681b      	ldr	r3, [r3, #0]
 8000aa0:	4a18      	ldr	r2, [pc, #96]	@ (8000b04 <HAL_UART_MspInit+0x80>)
 8000aa2:	4293      	cmp	r3, r2
 8000aa4:	d12a      	bne.n	8000afc <HAL_UART_MspInit+0x78>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000aa6:	4b18      	ldr	r3, [pc, #96]	@ (8000b08 <HAL_UART_MspInit+0x84>)
 8000aa8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000aaa:	4b17      	ldr	r3, [pc, #92]	@ (8000b08 <HAL_UART_MspInit+0x84>)
 8000aac:	2180      	movs	r1, #128	@ 0x80
 8000aae:	01c9      	lsls	r1, r1, #7
 8000ab0:	430a      	orrs	r2, r1
 8000ab2:	635a      	str	r2, [r3, #52]	@ 0x34

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ab4:	4b14      	ldr	r3, [pc, #80]	@ (8000b08 <HAL_UART_MspInit+0x84>)
 8000ab6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000ab8:	4b13      	ldr	r3, [pc, #76]	@ (8000b08 <HAL_UART_MspInit+0x84>)
 8000aba:	2101      	movs	r1, #1
 8000abc:	430a      	orrs	r2, r1
 8000abe:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000ac0:	4b11      	ldr	r3, [pc, #68]	@ (8000b08 <HAL_UART_MspInit+0x84>)
 8000ac2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000ac4:	2201      	movs	r2, #1
 8000ac6:	4013      	ands	r3, r2
 8000ac8:	60bb      	str	r3, [r7, #8]
 8000aca:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000acc:	193b      	adds	r3, r7, r4
 8000ace:	22c0      	movs	r2, #192	@ 0xc0
 8000ad0:	00d2      	lsls	r2, r2, #3
 8000ad2:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ad4:	0021      	movs	r1, r4
 8000ad6:	187b      	adds	r3, r7, r1
 8000ad8:	2202      	movs	r2, #2
 8000ada:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000adc:	187b      	adds	r3, r7, r1
 8000ade:	2200      	movs	r2, #0
 8000ae0:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ae2:	187b      	adds	r3, r7, r1
 8000ae4:	2203      	movs	r2, #3
 8000ae6:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 8000ae8:	187b      	adds	r3, r7, r1
 8000aea:	2204      	movs	r2, #4
 8000aec:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000aee:	187a      	adds	r2, r7, r1
 8000af0:	23a0      	movs	r3, #160	@ 0xa0
 8000af2:	05db      	lsls	r3, r3, #23
 8000af4:	0011      	movs	r1, r2
 8000af6:	0018      	movs	r0, r3
 8000af8:	f000 fa88 	bl	800100c <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8000afc:	46c0      	nop			@ (mov r8, r8)
 8000afe:	46bd      	mov	sp, r7
 8000b00:	b009      	add	sp, #36	@ 0x24
 8000b02:	bd90      	pop	{r4, r7, pc}
 8000b04:	40013800 	.word	0x40013800
 8000b08:	40021000 	.word	0x40021000

08000b0c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b0c:	b580      	push	{r7, lr}
 8000b0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000b10:	46c0      	nop			@ (mov r8, r8)
 8000b12:	e7fd      	b.n	8000b10 <NMI_Handler+0x4>

08000b14 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b14:	b580      	push	{r7, lr}
 8000b16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b18:	46c0      	nop			@ (mov r8, r8)
 8000b1a:	e7fd      	b.n	8000b18 <HardFault_Handler+0x4>

08000b1c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b1c:	b580      	push	{r7, lr}
 8000b1e:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000b20:	46c0      	nop			@ (mov r8, r8)
 8000b22:	46bd      	mov	sp, r7
 8000b24:	bd80      	pop	{r7, pc}

08000b26 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000b26:	b580      	push	{r7, lr}
 8000b28:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000b2a:	46c0      	nop			@ (mov r8, r8)
 8000b2c:	46bd      	mov	sp, r7
 8000b2e:	bd80      	pop	{r7, pc}

08000b30 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b30:	b580      	push	{r7, lr}
 8000b32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b34:	f000 f894 	bl	8000c60 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b38:	46c0      	nop			@ (mov r8, r8)
 8000b3a:	46bd      	mov	sp, r7
 8000b3c:	bd80      	pop	{r7, pc}
	...

08000b40 <USB_IRQHandler>:

/**
  * @brief This function handles USB event interrupt / USB wake-up interrupt through EXTI line 18.
  */
void USB_IRQHandler(void)
{
 8000b40:	b580      	push	{r7, lr}
 8000b42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_IRQn 0 */

  /* USER CODE END USB_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8000b44:	4b03      	ldr	r3, [pc, #12]	@ (8000b54 <USB_IRQHandler+0x14>)
 8000b46:	0018      	movs	r0, r3
 8000b48:	f000 fe4c 	bl	80017e4 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_IRQn 1 */

  /* USER CODE END USB_IRQn 1 */
}
 8000b4c:	46c0      	nop			@ (mov r8, r8)
 8000b4e:	46bd      	mov	sp, r7
 8000b50:	bd80      	pop	{r7, pc}
 8000b52:	46c0      	nop			@ (mov r8, r8)
 8000b54:	20000fb4 	.word	0x20000fb4

08000b58 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000b58:	b580      	push	{r7, lr}
 8000b5a:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000b5c:	46c0      	nop			@ (mov r8, r8)
 8000b5e:	46bd      	mov	sp, r7
 8000b60:	bd80      	pop	{r7, pc}
	...

08000b64 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   r0, =_estack
 8000b64:	480d      	ldr	r0, [pc, #52]	@ (8000b9c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000b66:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000b68:	f7ff fff6 	bl	8000b58 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000b6c:	480c      	ldr	r0, [pc, #48]	@ (8000ba0 <LoopForever+0x6>)
  ldr r1, =_edata
 8000b6e:	490d      	ldr	r1, [pc, #52]	@ (8000ba4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000b70:	4a0d      	ldr	r2, [pc, #52]	@ (8000ba8 <LoopForever+0xe>)
  movs r3, #0
 8000b72:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000b74:	e002      	b.n	8000b7c <LoopCopyDataInit>

08000b76 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b76:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b78:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b7a:	3304      	adds	r3, #4

08000b7c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b7c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b7e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b80:	d3f9      	bcc.n	8000b76 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b82:	4a0a      	ldr	r2, [pc, #40]	@ (8000bac <LoopForever+0x12>)
  ldr r4, =_ebss
 8000b84:	4c0a      	ldr	r4, [pc, #40]	@ (8000bb0 <LoopForever+0x16>)
  movs r3, #0
 8000b86:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b88:	e001      	b.n	8000b8e <LoopFillZerobss>

08000b8a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b8a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b8c:	3204      	adds	r2, #4

08000b8e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b8e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b90:	d3fb      	bcc.n	8000b8a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000b92:	f008 fb5d 	bl	8009250 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000b96:	f7ff fc59 	bl	800044c <main>

08000b9a <LoopForever>:

LoopForever:
    b LoopForever
 8000b9a:	e7fe      	b.n	8000b9a <LoopForever>
  ldr   r0, =_estack
 8000b9c:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8000ba0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000ba4:	2000017c 	.word	0x2000017c
  ldr r2, =_sidata
 8000ba8:	08009454 	.word	0x08009454
  ldr r2, =_sbss
 8000bac:	2000017c 	.word	0x2000017c
  ldr r4, =_ebss
 8000bb0:	200014b0 	.word	0x200014b0

08000bb4 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000bb4:	e7fe      	b.n	8000bb4 <ADC1_COMP_IRQHandler>
	...

08000bb8 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000bb8:	b580      	push	{r7, lr}
 8000bba:	b082      	sub	sp, #8
 8000bbc:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000bbe:	1dfb      	adds	r3, r7, #7
 8000bc0:	2200      	movs	r2, #0
 8000bc2:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8000bc4:	4b0b      	ldr	r3, [pc, #44]	@ (8000bf4 <HAL_Init+0x3c>)
 8000bc6:	681a      	ldr	r2, [r3, #0]
 8000bc8:	4b0a      	ldr	r3, [pc, #40]	@ (8000bf4 <HAL_Init+0x3c>)
 8000bca:	2140      	movs	r1, #64	@ 0x40
 8000bcc:	430a      	orrs	r2, r1
 8000bce:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000bd0:	2003      	movs	r0, #3
 8000bd2:	f000 f811 	bl	8000bf8 <HAL_InitTick>
 8000bd6:	1e03      	subs	r3, r0, #0
 8000bd8:	d003      	beq.n	8000be2 <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8000bda:	1dfb      	adds	r3, r7, #7
 8000bdc:	2201      	movs	r2, #1
 8000bde:	701a      	strb	r2, [r3, #0]
 8000be0:	e001      	b.n	8000be6 <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000be2:	f7ff fe63 	bl	80008ac <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000be6:	1dfb      	adds	r3, r7, #7
 8000be8:	781b      	ldrb	r3, [r3, #0]
}
 8000bea:	0018      	movs	r0, r3
 8000bec:	46bd      	mov	sp, r7
 8000bee:	b002      	add	sp, #8
 8000bf0:	bd80      	pop	{r7, pc}
 8000bf2:	46c0      	nop			@ (mov r8, r8)
 8000bf4:	40022000 	.word	0x40022000

08000bf8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000bf8:	b590      	push	{r4, r7, lr}
 8000bfa:	b083      	sub	sp, #12
 8000bfc:	af00      	add	r7, sp, #0
 8000bfe:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000c00:	4b14      	ldr	r3, [pc, #80]	@ (8000c54 <HAL_InitTick+0x5c>)
 8000c02:	681c      	ldr	r4, [r3, #0]
 8000c04:	4b14      	ldr	r3, [pc, #80]	@ (8000c58 <HAL_InitTick+0x60>)
 8000c06:	781b      	ldrb	r3, [r3, #0]
 8000c08:	0019      	movs	r1, r3
 8000c0a:	23fa      	movs	r3, #250	@ 0xfa
 8000c0c:	0098      	lsls	r0, r3, #2
 8000c0e:	f7ff fa7b 	bl	8000108 <__udivsi3>
 8000c12:	0003      	movs	r3, r0
 8000c14:	0019      	movs	r1, r3
 8000c16:	0020      	movs	r0, r4
 8000c18:	f7ff fa76 	bl	8000108 <__udivsi3>
 8000c1c:	0003      	movs	r3, r0
 8000c1e:	0018      	movs	r0, r3
 8000c20:	f000 f90b 	bl	8000e3a <HAL_SYSTICK_Config>
 8000c24:	1e03      	subs	r3, r0, #0
 8000c26:	d001      	beq.n	8000c2c <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000c28:	2301      	movs	r3, #1
 8000c2a:	e00f      	b.n	8000c4c <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	2b03      	cmp	r3, #3
 8000c30:	d80b      	bhi.n	8000c4a <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000c32:	6879      	ldr	r1, [r7, #4]
 8000c34:	2301      	movs	r3, #1
 8000c36:	425b      	negs	r3, r3
 8000c38:	2200      	movs	r2, #0
 8000c3a:	0018      	movs	r0, r3
 8000c3c:	f000 f8d8 	bl	8000df0 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000c40:	4b06      	ldr	r3, [pc, #24]	@ (8000c5c <HAL_InitTick+0x64>)
 8000c42:	687a      	ldr	r2, [r7, #4]
 8000c44:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000c46:	2300      	movs	r3, #0
 8000c48:	e000      	b.n	8000c4c <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000c4a:	2301      	movs	r3, #1
}
 8000c4c:	0018      	movs	r0, r3
 8000c4e:	46bd      	mov	sp, r7
 8000c50:	b003      	add	sp, #12
 8000c52:	bd90      	pop	{r4, r7, pc}
 8000c54:	20000000 	.word	0x20000000
 8000c58:	20000008 	.word	0x20000008
 8000c5c:	20000004 	.word	0x20000004

08000c60 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c60:	b580      	push	{r7, lr}
 8000c62:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000c64:	4b05      	ldr	r3, [pc, #20]	@ (8000c7c <HAL_IncTick+0x1c>)
 8000c66:	781b      	ldrb	r3, [r3, #0]
 8000c68:	001a      	movs	r2, r3
 8000c6a:	4b05      	ldr	r3, [pc, #20]	@ (8000c80 <HAL_IncTick+0x20>)
 8000c6c:	681b      	ldr	r3, [r3, #0]
 8000c6e:	18d2      	adds	r2, r2, r3
 8000c70:	4b03      	ldr	r3, [pc, #12]	@ (8000c80 <HAL_IncTick+0x20>)
 8000c72:	601a      	str	r2, [r3, #0]
}
 8000c74:	46c0      	nop			@ (mov r8, r8)
 8000c76:	46bd      	mov	sp, r7
 8000c78:	bd80      	pop	{r7, pc}
 8000c7a:	46c0      	nop			@ (mov r8, r8)
 8000c7c:	20000008 	.word	0x20000008
 8000c80:	200002e8 	.word	0x200002e8

08000c84 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000c84:	b580      	push	{r7, lr}
 8000c86:	af00      	add	r7, sp, #0
  return uwTick;
 8000c88:	4b02      	ldr	r3, [pc, #8]	@ (8000c94 <HAL_GetTick+0x10>)
 8000c8a:	681b      	ldr	r3, [r3, #0]
}
 8000c8c:	0018      	movs	r0, r3
 8000c8e:	46bd      	mov	sp, r7
 8000c90:	bd80      	pop	{r7, pc}
 8000c92:	46c0      	nop			@ (mov r8, r8)
 8000c94:	200002e8 	.word	0x200002e8

08000c98 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c98:	b580      	push	{r7, lr}
 8000c9a:	b082      	sub	sp, #8
 8000c9c:	af00      	add	r7, sp, #0
 8000c9e:	0002      	movs	r2, r0
 8000ca0:	1dfb      	adds	r3, r7, #7
 8000ca2:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000ca4:	1dfb      	adds	r3, r7, #7
 8000ca6:	781b      	ldrb	r3, [r3, #0]
 8000ca8:	2b7f      	cmp	r3, #127	@ 0x7f
 8000caa:	d809      	bhi.n	8000cc0 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000cac:	1dfb      	adds	r3, r7, #7
 8000cae:	781b      	ldrb	r3, [r3, #0]
 8000cb0:	001a      	movs	r2, r3
 8000cb2:	231f      	movs	r3, #31
 8000cb4:	401a      	ands	r2, r3
 8000cb6:	4b04      	ldr	r3, [pc, #16]	@ (8000cc8 <__NVIC_EnableIRQ+0x30>)
 8000cb8:	2101      	movs	r1, #1
 8000cba:	4091      	lsls	r1, r2
 8000cbc:	000a      	movs	r2, r1
 8000cbe:	601a      	str	r2, [r3, #0]
  }
}
 8000cc0:	46c0      	nop			@ (mov r8, r8)
 8000cc2:	46bd      	mov	sp, r7
 8000cc4:	b002      	add	sp, #8
 8000cc6:	bd80      	pop	{r7, pc}
 8000cc8:	e000e100 	.word	0xe000e100

08000ccc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000ccc:	b590      	push	{r4, r7, lr}
 8000cce:	b083      	sub	sp, #12
 8000cd0:	af00      	add	r7, sp, #0
 8000cd2:	0002      	movs	r2, r0
 8000cd4:	6039      	str	r1, [r7, #0]
 8000cd6:	1dfb      	adds	r3, r7, #7
 8000cd8:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000cda:	1dfb      	adds	r3, r7, #7
 8000cdc:	781b      	ldrb	r3, [r3, #0]
 8000cde:	2b7f      	cmp	r3, #127	@ 0x7f
 8000ce0:	d828      	bhi.n	8000d34 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000ce2:	4a2f      	ldr	r2, [pc, #188]	@ (8000da0 <__NVIC_SetPriority+0xd4>)
 8000ce4:	1dfb      	adds	r3, r7, #7
 8000ce6:	781b      	ldrb	r3, [r3, #0]
 8000ce8:	b25b      	sxtb	r3, r3
 8000cea:	089b      	lsrs	r3, r3, #2
 8000cec:	33c0      	adds	r3, #192	@ 0xc0
 8000cee:	009b      	lsls	r3, r3, #2
 8000cf0:	589b      	ldr	r3, [r3, r2]
 8000cf2:	1dfa      	adds	r2, r7, #7
 8000cf4:	7812      	ldrb	r2, [r2, #0]
 8000cf6:	0011      	movs	r1, r2
 8000cf8:	2203      	movs	r2, #3
 8000cfa:	400a      	ands	r2, r1
 8000cfc:	00d2      	lsls	r2, r2, #3
 8000cfe:	21ff      	movs	r1, #255	@ 0xff
 8000d00:	4091      	lsls	r1, r2
 8000d02:	000a      	movs	r2, r1
 8000d04:	43d2      	mvns	r2, r2
 8000d06:	401a      	ands	r2, r3
 8000d08:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000d0a:	683b      	ldr	r3, [r7, #0]
 8000d0c:	019b      	lsls	r3, r3, #6
 8000d0e:	22ff      	movs	r2, #255	@ 0xff
 8000d10:	401a      	ands	r2, r3
 8000d12:	1dfb      	adds	r3, r7, #7
 8000d14:	781b      	ldrb	r3, [r3, #0]
 8000d16:	0018      	movs	r0, r3
 8000d18:	2303      	movs	r3, #3
 8000d1a:	4003      	ands	r3, r0
 8000d1c:	00db      	lsls	r3, r3, #3
 8000d1e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000d20:	481f      	ldr	r0, [pc, #124]	@ (8000da0 <__NVIC_SetPriority+0xd4>)
 8000d22:	1dfb      	adds	r3, r7, #7
 8000d24:	781b      	ldrb	r3, [r3, #0]
 8000d26:	b25b      	sxtb	r3, r3
 8000d28:	089b      	lsrs	r3, r3, #2
 8000d2a:	430a      	orrs	r2, r1
 8000d2c:	33c0      	adds	r3, #192	@ 0xc0
 8000d2e:	009b      	lsls	r3, r3, #2
 8000d30:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000d32:	e031      	b.n	8000d98 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000d34:	4a1b      	ldr	r2, [pc, #108]	@ (8000da4 <__NVIC_SetPriority+0xd8>)
 8000d36:	1dfb      	adds	r3, r7, #7
 8000d38:	781b      	ldrb	r3, [r3, #0]
 8000d3a:	0019      	movs	r1, r3
 8000d3c:	230f      	movs	r3, #15
 8000d3e:	400b      	ands	r3, r1
 8000d40:	3b08      	subs	r3, #8
 8000d42:	089b      	lsrs	r3, r3, #2
 8000d44:	3306      	adds	r3, #6
 8000d46:	009b      	lsls	r3, r3, #2
 8000d48:	18d3      	adds	r3, r2, r3
 8000d4a:	3304      	adds	r3, #4
 8000d4c:	681b      	ldr	r3, [r3, #0]
 8000d4e:	1dfa      	adds	r2, r7, #7
 8000d50:	7812      	ldrb	r2, [r2, #0]
 8000d52:	0011      	movs	r1, r2
 8000d54:	2203      	movs	r2, #3
 8000d56:	400a      	ands	r2, r1
 8000d58:	00d2      	lsls	r2, r2, #3
 8000d5a:	21ff      	movs	r1, #255	@ 0xff
 8000d5c:	4091      	lsls	r1, r2
 8000d5e:	000a      	movs	r2, r1
 8000d60:	43d2      	mvns	r2, r2
 8000d62:	401a      	ands	r2, r3
 8000d64:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000d66:	683b      	ldr	r3, [r7, #0]
 8000d68:	019b      	lsls	r3, r3, #6
 8000d6a:	22ff      	movs	r2, #255	@ 0xff
 8000d6c:	401a      	ands	r2, r3
 8000d6e:	1dfb      	adds	r3, r7, #7
 8000d70:	781b      	ldrb	r3, [r3, #0]
 8000d72:	0018      	movs	r0, r3
 8000d74:	2303      	movs	r3, #3
 8000d76:	4003      	ands	r3, r0
 8000d78:	00db      	lsls	r3, r3, #3
 8000d7a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000d7c:	4809      	ldr	r0, [pc, #36]	@ (8000da4 <__NVIC_SetPriority+0xd8>)
 8000d7e:	1dfb      	adds	r3, r7, #7
 8000d80:	781b      	ldrb	r3, [r3, #0]
 8000d82:	001c      	movs	r4, r3
 8000d84:	230f      	movs	r3, #15
 8000d86:	4023      	ands	r3, r4
 8000d88:	3b08      	subs	r3, #8
 8000d8a:	089b      	lsrs	r3, r3, #2
 8000d8c:	430a      	orrs	r2, r1
 8000d8e:	3306      	adds	r3, #6
 8000d90:	009b      	lsls	r3, r3, #2
 8000d92:	18c3      	adds	r3, r0, r3
 8000d94:	3304      	adds	r3, #4
 8000d96:	601a      	str	r2, [r3, #0]
}
 8000d98:	46c0      	nop			@ (mov r8, r8)
 8000d9a:	46bd      	mov	sp, r7
 8000d9c:	b003      	add	sp, #12
 8000d9e:	bd90      	pop	{r4, r7, pc}
 8000da0:	e000e100 	.word	0xe000e100
 8000da4:	e000ed00 	.word	0xe000ed00

08000da8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000da8:	b580      	push	{r7, lr}
 8000daa:	b082      	sub	sp, #8
 8000dac:	af00      	add	r7, sp, #0
 8000dae:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	1e5a      	subs	r2, r3, #1
 8000db4:	2380      	movs	r3, #128	@ 0x80
 8000db6:	045b      	lsls	r3, r3, #17
 8000db8:	429a      	cmp	r2, r3
 8000dba:	d301      	bcc.n	8000dc0 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000dbc:	2301      	movs	r3, #1
 8000dbe:	e010      	b.n	8000de2 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000dc0:	4b0a      	ldr	r3, [pc, #40]	@ (8000dec <SysTick_Config+0x44>)
 8000dc2:	687a      	ldr	r2, [r7, #4]
 8000dc4:	3a01      	subs	r2, #1
 8000dc6:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000dc8:	2301      	movs	r3, #1
 8000dca:	425b      	negs	r3, r3
 8000dcc:	2103      	movs	r1, #3
 8000dce:	0018      	movs	r0, r3
 8000dd0:	f7ff ff7c 	bl	8000ccc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000dd4:	4b05      	ldr	r3, [pc, #20]	@ (8000dec <SysTick_Config+0x44>)
 8000dd6:	2200      	movs	r2, #0
 8000dd8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000dda:	4b04      	ldr	r3, [pc, #16]	@ (8000dec <SysTick_Config+0x44>)
 8000ddc:	2207      	movs	r2, #7
 8000dde:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000de0:	2300      	movs	r3, #0
}
 8000de2:	0018      	movs	r0, r3
 8000de4:	46bd      	mov	sp, r7
 8000de6:	b002      	add	sp, #8
 8000de8:	bd80      	pop	{r7, pc}
 8000dea:	46c0      	nop			@ (mov r8, r8)
 8000dec:	e000e010 	.word	0xe000e010

08000df0 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000df0:	b580      	push	{r7, lr}
 8000df2:	b084      	sub	sp, #16
 8000df4:	af00      	add	r7, sp, #0
 8000df6:	60b9      	str	r1, [r7, #8]
 8000df8:	607a      	str	r2, [r7, #4]
 8000dfa:	210f      	movs	r1, #15
 8000dfc:	187b      	adds	r3, r7, r1
 8000dfe:	1c02      	adds	r2, r0, #0
 8000e00:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000e02:	68ba      	ldr	r2, [r7, #8]
 8000e04:	187b      	adds	r3, r7, r1
 8000e06:	781b      	ldrb	r3, [r3, #0]
 8000e08:	b25b      	sxtb	r3, r3
 8000e0a:	0011      	movs	r1, r2
 8000e0c:	0018      	movs	r0, r3
 8000e0e:	f7ff ff5d 	bl	8000ccc <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

}
 8000e12:	46c0      	nop			@ (mov r8, r8)
 8000e14:	46bd      	mov	sp, r7
 8000e16:	b004      	add	sp, #16
 8000e18:	bd80      	pop	{r7, pc}

08000e1a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e1a:	b580      	push	{r7, lr}
 8000e1c:	b082      	sub	sp, #8
 8000e1e:	af00      	add	r7, sp, #0
 8000e20:	0002      	movs	r2, r0
 8000e22:	1dfb      	adds	r3, r7, #7
 8000e24:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000e26:	1dfb      	adds	r3, r7, #7
 8000e28:	781b      	ldrb	r3, [r3, #0]
 8000e2a:	b25b      	sxtb	r3, r3
 8000e2c:	0018      	movs	r0, r3
 8000e2e:	f7ff ff33 	bl	8000c98 <__NVIC_EnableIRQ>
}
 8000e32:	46c0      	nop			@ (mov r8, r8)
 8000e34:	46bd      	mov	sp, r7
 8000e36:	b002      	add	sp, #8
 8000e38:	bd80      	pop	{r7, pc}

08000e3a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000e3a:	b580      	push	{r7, lr}
 8000e3c:	b082      	sub	sp, #8
 8000e3e:	af00      	add	r7, sp, #0
 8000e40:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	0018      	movs	r0, r3
 8000e46:	f7ff ffaf 	bl	8000da8 <SysTick_Config>
 8000e4a:	0003      	movs	r3, r0
}
 8000e4c:	0018      	movs	r0, r3
 8000e4e:	46bd      	mov	sp, r7
 8000e50:	b002      	add	sp, #8
 8000e52:	bd80      	pop	{r7, pc}

08000e54 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8000e54:	b580      	push	{r7, lr}
 8000e56:	b082      	sub	sp, #8
 8000e58:	af00      	add	r7, sp, #0
 8000e5a:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	2b00      	cmp	r3, #0
 8000e60:	d101      	bne.n	8000e66 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8000e62:	2301      	movs	r3, #1
 8000e64:	e056      	b.n	8000f14 <HAL_CRC_Init+0xc0>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	7f5b      	ldrb	r3, [r3, #29]
 8000e6a:	b2db      	uxtb	r3, r3
 8000e6c:	2b00      	cmp	r3, #0
 8000e6e:	d106      	bne.n	8000e7e <HAL_CRC_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	2200      	movs	r2, #0
 8000e74:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	0018      	movs	r0, r3
 8000e7a:	f7ff fd2b 	bl	80008d4 <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	2202      	movs	r2, #2
 8000e82:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	791b      	ldrb	r3, [r3, #4]
 8000e88:	2b00      	cmp	r3, #0
 8000e8a:	d10c      	bne.n	8000ea6 <HAL_CRC_Init+0x52>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	681b      	ldr	r3, [r3, #0]
 8000e90:	4a22      	ldr	r2, [pc, #136]	@ (8000f1c <HAL_CRC_Init+0xc8>)
 8000e92:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	681b      	ldr	r3, [r3, #0]
 8000e98:	689a      	ldr	r2, [r3, #8]
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	681b      	ldr	r3, [r3, #0]
 8000e9e:	2118      	movs	r1, #24
 8000ea0:	438a      	bics	r2, r1
 8000ea2:	609a      	str	r2, [r3, #8]
 8000ea4:	e00b      	b.n	8000ebe <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	6899      	ldr	r1, [r3, #8]
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	68da      	ldr	r2, [r3, #12]
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	0018      	movs	r0, r3
 8000eb2:	f000 f835 	bl	8000f20 <HAL_CRCEx_Polynomial_Set>
 8000eb6:	1e03      	subs	r3, r0, #0
 8000eb8:	d001      	beq.n	8000ebe <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 8000eba:	2301      	movs	r3, #1
 8000ebc:	e02a      	b.n	8000f14 <HAL_CRC_Init+0xc0>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	795b      	ldrb	r3, [r3, #5]
 8000ec2:	2b00      	cmp	r3, #0
 8000ec4:	d105      	bne.n	8000ed2 <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	681b      	ldr	r3, [r3, #0]
 8000eca:	2201      	movs	r2, #1
 8000ecc:	4252      	negs	r2, r2
 8000ece:	611a      	str	r2, [r3, #16]
 8000ed0:	e004      	b.n	8000edc <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	681b      	ldr	r3, [r3, #0]
 8000ed6:	687a      	ldr	r2, [r7, #4]
 8000ed8:	6912      	ldr	r2, [r2, #16]
 8000eda:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	681b      	ldr	r3, [r3, #0]
 8000ee0:	689b      	ldr	r3, [r3, #8]
 8000ee2:	2260      	movs	r2, #96	@ 0x60
 8000ee4:	4393      	bics	r3, r2
 8000ee6:	0019      	movs	r1, r3
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	695a      	ldr	r2, [r3, #20]
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	681b      	ldr	r3, [r3, #0]
 8000ef0:	430a      	orrs	r2, r1
 8000ef2:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	681b      	ldr	r3, [r3, #0]
 8000ef8:	689b      	ldr	r3, [r3, #8]
 8000efa:	2280      	movs	r2, #128	@ 0x80
 8000efc:	4393      	bics	r3, r2
 8000efe:	0019      	movs	r1, r3
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	699a      	ldr	r2, [r3, #24]
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	681b      	ldr	r3, [r3, #0]
 8000f08:	430a      	orrs	r2, r1
 8000f0a:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	2201      	movs	r2, #1
 8000f10:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 8000f12:	2300      	movs	r3, #0
}
 8000f14:	0018      	movs	r0, r3
 8000f16:	46bd      	mov	sp, r7
 8000f18:	b002      	add	sp, #8
 8000f1a:	bd80      	pop	{r7, pc}
 8000f1c:	04c11db7 	.word	0x04c11db7

08000f20 <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 8000f20:	b580      	push	{r7, lr}
 8000f22:	b086      	sub	sp, #24
 8000f24:	af00      	add	r7, sp, #0
 8000f26:	60f8      	str	r0, [r7, #12]
 8000f28:	60b9      	str	r1, [r7, #8]
 8000f2a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000f2c:	2117      	movs	r1, #23
 8000f2e:	187b      	adds	r3, r7, r1
 8000f30:	2200      	movs	r2, #0
 8000f32:	701a      	strb	r2, [r3, #0]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 8000f34:	231f      	movs	r3, #31
 8000f36:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_CRC_POL_LENGTH(PolyLength));

  /* Ensure that the generating polynomial is odd */
  if ((Pol & (uint32_t)(0x1U)) ==  0U)
 8000f38:	68bb      	ldr	r3, [r7, #8]
 8000f3a:	2201      	movs	r2, #1
 8000f3c:	4013      	ands	r3, r2
 8000f3e:	d103      	bne.n	8000f48 <HAL_CRCEx_Polynomial_Set+0x28>
  {
    status =  HAL_ERROR;
 8000f40:	187b      	adds	r3, r7, r1
 8000f42:	2201      	movs	r2, #1
 8000f44:	701a      	strb	r2, [r3, #0]
 8000f46:	e045      	b.n	8000fd4 <HAL_CRCEx_Polynomial_Set+0xb4>
     * definition. HAL_ERROR is reported if Pol degree is
     * larger than that indicated by PolyLength.
     * Look for MSB position: msb will contain the degree of
     *  the second to the largest polynomial member. E.g., for
     *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
    while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 8000f48:	46c0      	nop			@ (mov r8, r8)
 8000f4a:	693b      	ldr	r3, [r7, #16]
 8000f4c:	1e5a      	subs	r2, r3, #1
 8000f4e:	613a      	str	r2, [r7, #16]
 8000f50:	2b00      	cmp	r3, #0
 8000f52:	d008      	beq.n	8000f66 <HAL_CRCEx_Polynomial_Set+0x46>
 8000f54:	693b      	ldr	r3, [r7, #16]
 8000f56:	221f      	movs	r2, #31
 8000f58:	4013      	ands	r3, r2
 8000f5a:	68ba      	ldr	r2, [r7, #8]
 8000f5c:	40da      	lsrs	r2, r3
 8000f5e:	0013      	movs	r3, r2
 8000f60:	2201      	movs	r2, #1
 8000f62:	4013      	ands	r3, r2
 8000f64:	d0f1      	beq.n	8000f4a <HAL_CRCEx_Polynomial_Set+0x2a>
    {
    }

    switch (PolyLength)
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	2b18      	cmp	r3, #24
 8000f6a:	d00f      	beq.n	8000f8c <HAL_CRCEx_Polynomial_Set+0x6c>
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	2b18      	cmp	r3, #24
 8000f70:	d824      	bhi.n	8000fbc <HAL_CRCEx_Polynomial_Set+0x9c>
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	2b10      	cmp	r3, #16
 8000f76:	d011      	beq.n	8000f9c <HAL_CRCEx_Polynomial_Set+0x7c>
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	2b10      	cmp	r3, #16
 8000f7c:	d81e      	bhi.n	8000fbc <HAL_CRCEx_Polynomial_Set+0x9c>
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	2b00      	cmp	r3, #0
 8000f82:	d020      	beq.n	8000fc6 <HAL_CRCEx_Polynomial_Set+0xa6>
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	2b08      	cmp	r3, #8
 8000f88:	d010      	beq.n	8000fac <HAL_CRCEx_Polynomial_Set+0x8c>
 8000f8a:	e017      	b.n	8000fbc <HAL_CRCEx_Polynomial_Set+0x9c>
    {

      case CRC_POLYLENGTH_7B:
        if (msb >= HAL_CRC_LENGTH_7B)
 8000f8c:	693b      	ldr	r3, [r7, #16]
 8000f8e:	2b06      	cmp	r3, #6
 8000f90:	d91b      	bls.n	8000fca <HAL_CRCEx_Polynomial_Set+0xaa>
        {
          status =   HAL_ERROR;
 8000f92:	2317      	movs	r3, #23
 8000f94:	18fb      	adds	r3, r7, r3
 8000f96:	2201      	movs	r2, #1
 8000f98:	701a      	strb	r2, [r3, #0]
        }
        break;
 8000f9a:	e016      	b.n	8000fca <HAL_CRCEx_Polynomial_Set+0xaa>
      case CRC_POLYLENGTH_8B:
        if (msb >= HAL_CRC_LENGTH_8B)
 8000f9c:	693b      	ldr	r3, [r7, #16]
 8000f9e:	2b07      	cmp	r3, #7
 8000fa0:	d915      	bls.n	8000fce <HAL_CRCEx_Polynomial_Set+0xae>
        {
          status =   HAL_ERROR;
 8000fa2:	2317      	movs	r3, #23
 8000fa4:	18fb      	adds	r3, r7, r3
 8000fa6:	2201      	movs	r2, #1
 8000fa8:	701a      	strb	r2, [r3, #0]
        }
        break;
 8000faa:	e010      	b.n	8000fce <HAL_CRCEx_Polynomial_Set+0xae>
      case CRC_POLYLENGTH_16B:
        if (msb >= HAL_CRC_LENGTH_16B)
 8000fac:	693b      	ldr	r3, [r7, #16]
 8000fae:	2b0f      	cmp	r3, #15
 8000fb0:	d90f      	bls.n	8000fd2 <HAL_CRCEx_Polynomial_Set+0xb2>
        {
          status =   HAL_ERROR;
 8000fb2:	2317      	movs	r3, #23
 8000fb4:	18fb      	adds	r3, r7, r3
 8000fb6:	2201      	movs	r2, #1
 8000fb8:	701a      	strb	r2, [r3, #0]
        }
        break;
 8000fba:	e00a      	b.n	8000fd2 <HAL_CRCEx_Polynomial_Set+0xb2>

      case CRC_POLYLENGTH_32B:
        /* no polynomial definition vs. polynomial length issue possible */
        break;
      default:
        status =  HAL_ERROR;
 8000fbc:	2317      	movs	r3, #23
 8000fbe:	18fb      	adds	r3, r7, r3
 8000fc0:	2201      	movs	r2, #1
 8000fc2:	701a      	strb	r2, [r3, #0]
        break;
 8000fc4:	e006      	b.n	8000fd4 <HAL_CRCEx_Polynomial_Set+0xb4>
        break;
 8000fc6:	46c0      	nop			@ (mov r8, r8)
 8000fc8:	e004      	b.n	8000fd4 <HAL_CRCEx_Polynomial_Set+0xb4>
        break;
 8000fca:	46c0      	nop			@ (mov r8, r8)
 8000fcc:	e002      	b.n	8000fd4 <HAL_CRCEx_Polynomial_Set+0xb4>
        break;
 8000fce:	46c0      	nop			@ (mov r8, r8)
 8000fd0:	e000      	b.n	8000fd4 <HAL_CRCEx_Polynomial_Set+0xb4>
        break;
 8000fd2:	46c0      	nop			@ (mov r8, r8)
    }
  }
  if (status == HAL_OK)
 8000fd4:	2317      	movs	r3, #23
 8000fd6:	18fb      	adds	r3, r7, r3
 8000fd8:	781b      	ldrb	r3, [r3, #0]
 8000fda:	2b00      	cmp	r3, #0
 8000fdc:	d10e      	bne.n	8000ffc <HAL_CRCEx_Polynomial_Set+0xdc>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 8000fde:	68fb      	ldr	r3, [r7, #12]
 8000fe0:	681b      	ldr	r3, [r3, #0]
 8000fe2:	68ba      	ldr	r2, [r7, #8]
 8000fe4:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 8000fe6:	68fb      	ldr	r3, [r7, #12]
 8000fe8:	681b      	ldr	r3, [r3, #0]
 8000fea:	689b      	ldr	r3, [r3, #8]
 8000fec:	2218      	movs	r2, #24
 8000fee:	4393      	bics	r3, r2
 8000ff0:	0019      	movs	r1, r3
 8000ff2:	68fb      	ldr	r3, [r7, #12]
 8000ff4:	681b      	ldr	r3, [r3, #0]
 8000ff6:	687a      	ldr	r2, [r7, #4]
 8000ff8:	430a      	orrs	r2, r1
 8000ffa:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 8000ffc:	2317      	movs	r3, #23
 8000ffe:	18fb      	adds	r3, r7, r3
 8001000:	781b      	ldrb	r3, [r3, #0]
}
 8001002:	0018      	movs	r0, r3
 8001004:	46bd      	mov	sp, r7
 8001006:	b006      	add	sp, #24
 8001008:	bd80      	pop	{r7, pc}
	...

0800100c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800100c:	b580      	push	{r7, lr}
 800100e:	b086      	sub	sp, #24
 8001010:	af00      	add	r7, sp, #0
 8001012:	6078      	str	r0, [r7, #4]
 8001014:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001016:	2300      	movs	r3, #0
 8001018:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800101a:	2300      	movs	r3, #0
 800101c:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 800101e:	2300      	movs	r3, #0
 8001020:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8001022:	e14f      	b.n	80012c4 <HAL_GPIO_Init+0x2b8>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8001024:	683b      	ldr	r3, [r7, #0]
 8001026:	681b      	ldr	r3, [r3, #0]
 8001028:	2101      	movs	r1, #1
 800102a:	697a      	ldr	r2, [r7, #20]
 800102c:	4091      	lsls	r1, r2
 800102e:	000a      	movs	r2, r1
 8001030:	4013      	ands	r3, r2
 8001032:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8001034:	68fb      	ldr	r3, [r7, #12]
 8001036:	2b00      	cmp	r3, #0
 8001038:	d100      	bne.n	800103c <HAL_GPIO_Init+0x30>
 800103a:	e140      	b.n	80012be <HAL_GPIO_Init+0x2b2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800103c:	683b      	ldr	r3, [r7, #0]
 800103e:	685b      	ldr	r3, [r3, #4]
 8001040:	2203      	movs	r2, #3
 8001042:	4013      	ands	r3, r2
 8001044:	2b01      	cmp	r3, #1
 8001046:	d005      	beq.n	8001054 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001048:	683b      	ldr	r3, [r7, #0]
 800104a:	685b      	ldr	r3, [r3, #4]
 800104c:	2203      	movs	r2, #3
 800104e:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001050:	2b02      	cmp	r3, #2
 8001052:	d130      	bne.n	80010b6 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	689b      	ldr	r3, [r3, #8]
 8001058:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 800105a:	697b      	ldr	r3, [r7, #20]
 800105c:	005b      	lsls	r3, r3, #1
 800105e:	2203      	movs	r2, #3
 8001060:	409a      	lsls	r2, r3
 8001062:	0013      	movs	r3, r2
 8001064:	43da      	mvns	r2, r3
 8001066:	693b      	ldr	r3, [r7, #16]
 8001068:	4013      	ands	r3, r2
 800106a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800106c:	683b      	ldr	r3, [r7, #0]
 800106e:	68da      	ldr	r2, [r3, #12]
 8001070:	697b      	ldr	r3, [r7, #20]
 8001072:	005b      	lsls	r3, r3, #1
 8001074:	409a      	lsls	r2, r3
 8001076:	0013      	movs	r3, r2
 8001078:	693a      	ldr	r2, [r7, #16]
 800107a:	4313      	orrs	r3, r2
 800107c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	693a      	ldr	r2, [r7, #16]
 8001082:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	685b      	ldr	r3, [r3, #4]
 8001088:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800108a:	2201      	movs	r2, #1
 800108c:	697b      	ldr	r3, [r7, #20]
 800108e:	409a      	lsls	r2, r3
 8001090:	0013      	movs	r3, r2
 8001092:	43da      	mvns	r2, r3
 8001094:	693b      	ldr	r3, [r7, #16]
 8001096:	4013      	ands	r3, r2
 8001098:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800109a:	683b      	ldr	r3, [r7, #0]
 800109c:	685b      	ldr	r3, [r3, #4]
 800109e:	091b      	lsrs	r3, r3, #4
 80010a0:	2201      	movs	r2, #1
 80010a2:	401a      	ands	r2, r3
 80010a4:	697b      	ldr	r3, [r7, #20]
 80010a6:	409a      	lsls	r2, r3
 80010a8:	0013      	movs	r3, r2
 80010aa:	693a      	ldr	r2, [r7, #16]
 80010ac:	4313      	orrs	r3, r2
 80010ae:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	693a      	ldr	r2, [r7, #16]
 80010b4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80010b6:	683b      	ldr	r3, [r7, #0]
 80010b8:	685b      	ldr	r3, [r3, #4]
 80010ba:	2203      	movs	r2, #3
 80010bc:	4013      	ands	r3, r2
 80010be:	2b03      	cmp	r3, #3
 80010c0:	d017      	beq.n	80010f2 <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	68db      	ldr	r3, [r3, #12]
 80010c6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80010c8:	697b      	ldr	r3, [r7, #20]
 80010ca:	005b      	lsls	r3, r3, #1
 80010cc:	2203      	movs	r2, #3
 80010ce:	409a      	lsls	r2, r3
 80010d0:	0013      	movs	r3, r2
 80010d2:	43da      	mvns	r2, r3
 80010d4:	693b      	ldr	r3, [r7, #16]
 80010d6:	4013      	ands	r3, r2
 80010d8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80010da:	683b      	ldr	r3, [r7, #0]
 80010dc:	689a      	ldr	r2, [r3, #8]
 80010de:	697b      	ldr	r3, [r7, #20]
 80010e0:	005b      	lsls	r3, r3, #1
 80010e2:	409a      	lsls	r2, r3
 80010e4:	0013      	movs	r3, r2
 80010e6:	693a      	ldr	r2, [r7, #16]
 80010e8:	4313      	orrs	r3, r2
 80010ea:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	693a      	ldr	r2, [r7, #16]
 80010f0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80010f2:	683b      	ldr	r3, [r7, #0]
 80010f4:	685b      	ldr	r3, [r3, #4]
 80010f6:	2203      	movs	r2, #3
 80010f8:	4013      	ands	r3, r2
 80010fa:	2b02      	cmp	r3, #2
 80010fc:	d123      	bne.n	8001146 <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80010fe:	697b      	ldr	r3, [r7, #20]
 8001100:	08da      	lsrs	r2, r3, #3
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	3208      	adds	r2, #8
 8001106:	0092      	lsls	r2, r2, #2
 8001108:	58d3      	ldr	r3, [r2, r3]
 800110a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 800110c:	697b      	ldr	r3, [r7, #20]
 800110e:	2207      	movs	r2, #7
 8001110:	4013      	ands	r3, r2
 8001112:	009b      	lsls	r3, r3, #2
 8001114:	220f      	movs	r2, #15
 8001116:	409a      	lsls	r2, r3
 8001118:	0013      	movs	r3, r2
 800111a:	43da      	mvns	r2, r3
 800111c:	693b      	ldr	r3, [r7, #16]
 800111e:	4013      	ands	r3, r2
 8001120:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8001122:	683b      	ldr	r3, [r7, #0]
 8001124:	691a      	ldr	r2, [r3, #16]
 8001126:	697b      	ldr	r3, [r7, #20]
 8001128:	2107      	movs	r1, #7
 800112a:	400b      	ands	r3, r1
 800112c:	009b      	lsls	r3, r3, #2
 800112e:	409a      	lsls	r2, r3
 8001130:	0013      	movs	r3, r2
 8001132:	693a      	ldr	r2, [r7, #16]
 8001134:	4313      	orrs	r3, r2
 8001136:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8001138:	697b      	ldr	r3, [r7, #20]
 800113a:	08da      	lsrs	r2, r3, #3
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	3208      	adds	r2, #8
 8001140:	0092      	lsls	r2, r2, #2
 8001142:	6939      	ldr	r1, [r7, #16]
 8001144:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800114c:	697b      	ldr	r3, [r7, #20]
 800114e:	005b      	lsls	r3, r3, #1
 8001150:	2203      	movs	r2, #3
 8001152:	409a      	lsls	r2, r3
 8001154:	0013      	movs	r3, r2
 8001156:	43da      	mvns	r2, r3
 8001158:	693b      	ldr	r3, [r7, #16]
 800115a:	4013      	ands	r3, r2
 800115c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800115e:	683b      	ldr	r3, [r7, #0]
 8001160:	685b      	ldr	r3, [r3, #4]
 8001162:	2203      	movs	r2, #3
 8001164:	401a      	ands	r2, r3
 8001166:	697b      	ldr	r3, [r7, #20]
 8001168:	005b      	lsls	r3, r3, #1
 800116a:	409a      	lsls	r2, r3
 800116c:	0013      	movs	r3, r2
 800116e:	693a      	ldr	r2, [r7, #16]
 8001170:	4313      	orrs	r3, r2
 8001172:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	693a      	ldr	r2, [r7, #16]
 8001178:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800117a:	683b      	ldr	r3, [r7, #0]
 800117c:	685a      	ldr	r2, [r3, #4]
 800117e:	23c0      	movs	r3, #192	@ 0xc0
 8001180:	029b      	lsls	r3, r3, #10
 8001182:	4013      	ands	r3, r2
 8001184:	d100      	bne.n	8001188 <HAL_GPIO_Init+0x17c>
 8001186:	e09a      	b.n	80012be <HAL_GPIO_Init+0x2b2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001188:	4b54      	ldr	r3, [pc, #336]	@ (80012dc <HAL_GPIO_Init+0x2d0>)
 800118a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800118c:	4b53      	ldr	r3, [pc, #332]	@ (80012dc <HAL_GPIO_Init+0x2d0>)
 800118e:	2101      	movs	r1, #1
 8001190:	430a      	orrs	r2, r1
 8001192:	635a      	str	r2, [r3, #52]	@ 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 8001194:	4a52      	ldr	r2, [pc, #328]	@ (80012e0 <HAL_GPIO_Init+0x2d4>)
 8001196:	697b      	ldr	r3, [r7, #20]
 8001198:	089b      	lsrs	r3, r3, #2
 800119a:	3302      	adds	r3, #2
 800119c:	009b      	lsls	r3, r3, #2
 800119e:	589b      	ldr	r3, [r3, r2]
 80011a0:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 80011a2:	697b      	ldr	r3, [r7, #20]
 80011a4:	2203      	movs	r2, #3
 80011a6:	4013      	ands	r3, r2
 80011a8:	009b      	lsls	r3, r3, #2
 80011aa:	220f      	movs	r2, #15
 80011ac:	409a      	lsls	r2, r3
 80011ae:	0013      	movs	r3, r2
 80011b0:	43da      	mvns	r2, r3
 80011b2:	693b      	ldr	r3, [r7, #16]
 80011b4:	4013      	ands	r3, r2
 80011b6:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 80011b8:	687a      	ldr	r2, [r7, #4]
 80011ba:	23a0      	movs	r3, #160	@ 0xa0
 80011bc:	05db      	lsls	r3, r3, #23
 80011be:	429a      	cmp	r2, r3
 80011c0:	d019      	beq.n	80011f6 <HAL_GPIO_Init+0x1ea>
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	4a47      	ldr	r2, [pc, #284]	@ (80012e4 <HAL_GPIO_Init+0x2d8>)
 80011c6:	4293      	cmp	r3, r2
 80011c8:	d013      	beq.n	80011f2 <HAL_GPIO_Init+0x1e6>
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	4a46      	ldr	r2, [pc, #280]	@ (80012e8 <HAL_GPIO_Init+0x2dc>)
 80011ce:	4293      	cmp	r3, r2
 80011d0:	d00d      	beq.n	80011ee <HAL_GPIO_Init+0x1e2>
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	4a45      	ldr	r2, [pc, #276]	@ (80012ec <HAL_GPIO_Init+0x2e0>)
 80011d6:	4293      	cmp	r3, r2
 80011d8:	d007      	beq.n	80011ea <HAL_GPIO_Init+0x1de>
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	4a44      	ldr	r2, [pc, #272]	@ (80012f0 <HAL_GPIO_Init+0x2e4>)
 80011de:	4293      	cmp	r3, r2
 80011e0:	d101      	bne.n	80011e6 <HAL_GPIO_Init+0x1da>
 80011e2:	2305      	movs	r3, #5
 80011e4:	e008      	b.n	80011f8 <HAL_GPIO_Init+0x1ec>
 80011e6:	2306      	movs	r3, #6
 80011e8:	e006      	b.n	80011f8 <HAL_GPIO_Init+0x1ec>
 80011ea:	2303      	movs	r3, #3
 80011ec:	e004      	b.n	80011f8 <HAL_GPIO_Init+0x1ec>
 80011ee:	2302      	movs	r3, #2
 80011f0:	e002      	b.n	80011f8 <HAL_GPIO_Init+0x1ec>
 80011f2:	2301      	movs	r3, #1
 80011f4:	e000      	b.n	80011f8 <HAL_GPIO_Init+0x1ec>
 80011f6:	2300      	movs	r3, #0
 80011f8:	697a      	ldr	r2, [r7, #20]
 80011fa:	2103      	movs	r1, #3
 80011fc:	400a      	ands	r2, r1
 80011fe:	0092      	lsls	r2, r2, #2
 8001200:	4093      	lsls	r3, r2
 8001202:	693a      	ldr	r2, [r7, #16]
 8001204:	4313      	orrs	r3, r2
 8001206:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001208:	4935      	ldr	r1, [pc, #212]	@ (80012e0 <HAL_GPIO_Init+0x2d4>)
 800120a:	697b      	ldr	r3, [r7, #20]
 800120c:	089b      	lsrs	r3, r3, #2
 800120e:	3302      	adds	r3, #2
 8001210:	009b      	lsls	r3, r3, #2
 8001212:	693a      	ldr	r2, [r7, #16]
 8001214:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001216:	4b37      	ldr	r3, [pc, #220]	@ (80012f4 <HAL_GPIO_Init+0x2e8>)
 8001218:	689b      	ldr	r3, [r3, #8]
 800121a:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800121c:	68fb      	ldr	r3, [r7, #12]
 800121e:	43da      	mvns	r2, r3
 8001220:	693b      	ldr	r3, [r7, #16]
 8001222:	4013      	ands	r3, r2
 8001224:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001226:	683b      	ldr	r3, [r7, #0]
 8001228:	685a      	ldr	r2, [r3, #4]
 800122a:	2380      	movs	r3, #128	@ 0x80
 800122c:	035b      	lsls	r3, r3, #13
 800122e:	4013      	ands	r3, r2
 8001230:	d003      	beq.n	800123a <HAL_GPIO_Init+0x22e>
        {
          temp |= iocurrent;
 8001232:	693a      	ldr	r2, [r7, #16]
 8001234:	68fb      	ldr	r3, [r7, #12]
 8001236:	4313      	orrs	r3, r2
 8001238:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800123a:	4b2e      	ldr	r3, [pc, #184]	@ (80012f4 <HAL_GPIO_Init+0x2e8>)
 800123c:	693a      	ldr	r2, [r7, #16]
 800123e:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8001240:	4b2c      	ldr	r3, [pc, #176]	@ (80012f4 <HAL_GPIO_Init+0x2e8>)
 8001242:	68db      	ldr	r3, [r3, #12]
 8001244:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001246:	68fb      	ldr	r3, [r7, #12]
 8001248:	43da      	mvns	r2, r3
 800124a:	693b      	ldr	r3, [r7, #16]
 800124c:	4013      	ands	r3, r2
 800124e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001250:	683b      	ldr	r3, [r7, #0]
 8001252:	685a      	ldr	r2, [r3, #4]
 8001254:	2380      	movs	r3, #128	@ 0x80
 8001256:	039b      	lsls	r3, r3, #14
 8001258:	4013      	ands	r3, r2
 800125a:	d003      	beq.n	8001264 <HAL_GPIO_Init+0x258>
        {
          temp |= iocurrent;
 800125c:	693a      	ldr	r2, [r7, #16]
 800125e:	68fb      	ldr	r3, [r7, #12]
 8001260:	4313      	orrs	r3, r2
 8001262:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001264:	4b23      	ldr	r3, [pc, #140]	@ (80012f4 <HAL_GPIO_Init+0x2e8>)
 8001266:	693a      	ldr	r2, [r7, #16]
 8001268:	60da      	str	r2, [r3, #12]

        temp = EXTI->EMR;
 800126a:	4b22      	ldr	r3, [pc, #136]	@ (80012f4 <HAL_GPIO_Init+0x2e8>)
 800126c:	685b      	ldr	r3, [r3, #4]
 800126e:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001270:	68fb      	ldr	r3, [r7, #12]
 8001272:	43da      	mvns	r2, r3
 8001274:	693b      	ldr	r3, [r7, #16]
 8001276:	4013      	ands	r3, r2
 8001278:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800127a:	683b      	ldr	r3, [r7, #0]
 800127c:	685a      	ldr	r2, [r3, #4]
 800127e:	2380      	movs	r3, #128	@ 0x80
 8001280:	029b      	lsls	r3, r3, #10
 8001282:	4013      	ands	r3, r2
 8001284:	d003      	beq.n	800128e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8001286:	693a      	ldr	r2, [r7, #16]
 8001288:	68fb      	ldr	r3, [r7, #12]
 800128a:	4313      	orrs	r3, r2
 800128c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800128e:	4b19      	ldr	r3, [pc, #100]	@ (80012f4 <HAL_GPIO_Init+0x2e8>)
 8001290:	693a      	ldr	r2, [r7, #16]
 8001292:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001294:	4b17      	ldr	r3, [pc, #92]	@ (80012f4 <HAL_GPIO_Init+0x2e8>)
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800129a:	68fb      	ldr	r3, [r7, #12]
 800129c:	43da      	mvns	r2, r3
 800129e:	693b      	ldr	r3, [r7, #16]
 80012a0:	4013      	ands	r3, r2
 80012a2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80012a4:	683b      	ldr	r3, [r7, #0]
 80012a6:	685a      	ldr	r2, [r3, #4]
 80012a8:	2380      	movs	r3, #128	@ 0x80
 80012aa:	025b      	lsls	r3, r3, #9
 80012ac:	4013      	ands	r3, r2
 80012ae:	d003      	beq.n	80012b8 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80012b0:	693a      	ldr	r2, [r7, #16]
 80012b2:	68fb      	ldr	r3, [r7, #12]
 80012b4:	4313      	orrs	r3, r2
 80012b6:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80012b8:	4b0e      	ldr	r3, [pc, #56]	@ (80012f4 <HAL_GPIO_Init+0x2e8>)
 80012ba:	693a      	ldr	r2, [r7, #16]
 80012bc:	601a      	str	r2, [r3, #0]
      }
    }
    position++;
 80012be:	697b      	ldr	r3, [r7, #20]
 80012c0:	3301      	adds	r3, #1
 80012c2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 80012c4:	683b      	ldr	r3, [r7, #0]
 80012c6:	681a      	ldr	r2, [r3, #0]
 80012c8:	697b      	ldr	r3, [r7, #20]
 80012ca:	40da      	lsrs	r2, r3
 80012cc:	1e13      	subs	r3, r2, #0
 80012ce:	d000      	beq.n	80012d2 <HAL_GPIO_Init+0x2c6>
 80012d0:	e6a8      	b.n	8001024 <HAL_GPIO_Init+0x18>
  }
}
 80012d2:	46c0      	nop			@ (mov r8, r8)
 80012d4:	46c0      	nop			@ (mov r8, r8)
 80012d6:	46bd      	mov	sp, r7
 80012d8:	b006      	add	sp, #24
 80012da:	bd80      	pop	{r7, pc}
 80012dc:	40021000 	.word	0x40021000
 80012e0:	40010000 	.word	0x40010000
 80012e4:	50000400 	.word	0x50000400
 80012e8:	50000800 	.word	0x50000800
 80012ec:	50000c00 	.word	0x50000c00
 80012f0:	50001c00 	.word	0x50001c00
 80012f4:	40010400 	.word	0x40010400

080012f8 <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80012f8:	b580      	push	{r7, lr}
 80012fa:	b082      	sub	sp, #8
 80012fc:	af00      	add	r7, sp, #0
 80012fe:	6078      	str	r0, [r7, #4]
 8001300:	0008      	movs	r0, r1
 8001302:	0011      	movs	r1, r2
 8001304:	1cbb      	adds	r3, r7, #2
 8001306:	1c02      	adds	r2, r0, #0
 8001308:	801a      	strh	r2, [r3, #0]
 800130a:	1c7b      	adds	r3, r7, #1
 800130c:	1c0a      	adds	r2, r1, #0
 800130e:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001310:	1c7b      	adds	r3, r7, #1
 8001312:	781b      	ldrb	r3, [r3, #0]
 8001314:	2b00      	cmp	r3, #0
 8001316:	d004      	beq.n	8001322 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001318:	1cbb      	adds	r3, r7, #2
 800131a:	881a      	ldrh	r2, [r3, #0]
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8001320:	e003      	b.n	800132a <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 8001322:	1cbb      	adds	r3, r7, #2
 8001324:	881a      	ldrh	r2, [r3, #0]
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800132a:	46c0      	nop			@ (mov r8, r8)
 800132c:	46bd      	mov	sp, r7
 800132e:	b002      	add	sp, #8
 8001330:	bd80      	pop	{r7, pc}
	...

08001334 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001334:	b580      	push	{r7, lr}
 8001336:	b082      	sub	sp, #8
 8001338:	af00      	add	r7, sp, #0
 800133a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	2b00      	cmp	r3, #0
 8001340:	d101      	bne.n	8001346 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001342:	2301      	movs	r3, #1
 8001344:	e08f      	b.n	8001466 <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	2241      	movs	r2, #65	@ 0x41
 800134a:	5c9b      	ldrb	r3, [r3, r2]
 800134c:	b2db      	uxtb	r3, r3
 800134e:	2b00      	cmp	r3, #0
 8001350:	d107      	bne.n	8001362 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	2240      	movs	r2, #64	@ 0x40
 8001356:	2100      	movs	r1, #0
 8001358:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	0018      	movs	r0, r3
 800135e:	f7ff fad9 	bl	8000914 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	2241      	movs	r2, #65	@ 0x41
 8001366:	2124      	movs	r1, #36	@ 0x24
 8001368:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	681a      	ldr	r2, [r3, #0]
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	2101      	movs	r1, #1
 8001376:	438a      	bics	r2, r1
 8001378:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	685a      	ldr	r2, [r3, #4]
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	493b      	ldr	r1, [pc, #236]	@ (8001470 <HAL_I2C_Init+0x13c>)
 8001384:	400a      	ands	r2, r1
 8001386:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	689a      	ldr	r2, [r3, #8]
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	4938      	ldr	r1, [pc, #224]	@ (8001474 <HAL_I2C_Init+0x140>)
 8001394:	400a      	ands	r2, r1
 8001396:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	68db      	ldr	r3, [r3, #12]
 800139c:	2b01      	cmp	r3, #1
 800139e:	d108      	bne.n	80013b2 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	689a      	ldr	r2, [r3, #8]
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	2180      	movs	r1, #128	@ 0x80
 80013aa:	0209      	lsls	r1, r1, #8
 80013ac:	430a      	orrs	r2, r1
 80013ae:	609a      	str	r2, [r3, #8]
 80013b0:	e007      	b.n	80013c2 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	689a      	ldr	r2, [r3, #8]
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	2184      	movs	r1, #132	@ 0x84
 80013bc:	0209      	lsls	r1, r1, #8
 80013be:	430a      	orrs	r2, r1
 80013c0:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	68db      	ldr	r3, [r3, #12]
 80013c6:	2b02      	cmp	r3, #2
 80013c8:	d109      	bne.n	80013de <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	685a      	ldr	r2, [r3, #4]
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	2180      	movs	r1, #128	@ 0x80
 80013d6:	0109      	lsls	r1, r1, #4
 80013d8:	430a      	orrs	r2, r1
 80013da:	605a      	str	r2, [r3, #4]
 80013dc:	e007      	b.n	80013ee <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	685a      	ldr	r2, [r3, #4]
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	4923      	ldr	r1, [pc, #140]	@ (8001478 <HAL_I2C_Init+0x144>)
 80013ea:	400a      	ands	r2, r1
 80013ec:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	685a      	ldr	r2, [r3, #4]
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	4920      	ldr	r1, [pc, #128]	@ (800147c <HAL_I2C_Init+0x148>)
 80013fa:	430a      	orrs	r2, r1
 80013fc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	68da      	ldr	r2, [r3, #12]
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	491a      	ldr	r1, [pc, #104]	@ (8001474 <HAL_I2C_Init+0x140>)
 800140a:	400a      	ands	r2, r1
 800140c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	691a      	ldr	r2, [r3, #16]
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	695b      	ldr	r3, [r3, #20]
 8001416:	431a      	orrs	r2, r3
 8001418:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	699b      	ldr	r3, [r3, #24]
 800141e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	430a      	orrs	r2, r1
 8001426:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	69d9      	ldr	r1, [r3, #28]
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	6a1a      	ldr	r2, [r3, #32]
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	430a      	orrs	r2, r1
 8001436:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	681a      	ldr	r2, [r3, #0]
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	2101      	movs	r1, #1
 8001444:	430a      	orrs	r2, r1
 8001446:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	2200      	movs	r2, #0
 800144c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	2241      	movs	r2, #65	@ 0x41
 8001452:	2120      	movs	r1, #32
 8001454:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	2200      	movs	r2, #0
 800145a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	2242      	movs	r2, #66	@ 0x42
 8001460:	2100      	movs	r1, #0
 8001462:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001464:	2300      	movs	r3, #0
}
 8001466:	0018      	movs	r0, r3
 8001468:	46bd      	mov	sp, r7
 800146a:	b002      	add	sp, #8
 800146c:	bd80      	pop	{r7, pc}
 800146e:	46c0      	nop			@ (mov r8, r8)
 8001470:	f0ffffff 	.word	0xf0ffffff
 8001474:	ffff7fff 	.word	0xffff7fff
 8001478:	fffff7ff 	.word	0xfffff7ff
 800147c:	02008000 	.word	0x02008000

08001480 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8001480:	b580      	push	{r7, lr}
 8001482:	b082      	sub	sp, #8
 8001484:	af00      	add	r7, sp, #0
 8001486:	6078      	str	r0, [r7, #4]
 8001488:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	2241      	movs	r2, #65	@ 0x41
 800148e:	5c9b      	ldrb	r3, [r3, r2]
 8001490:	b2db      	uxtb	r3, r3
 8001492:	2b20      	cmp	r3, #32
 8001494:	d138      	bne.n	8001508 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	2240      	movs	r2, #64	@ 0x40
 800149a:	5c9b      	ldrb	r3, [r3, r2]
 800149c:	2b01      	cmp	r3, #1
 800149e:	d101      	bne.n	80014a4 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80014a0:	2302      	movs	r3, #2
 80014a2:	e032      	b.n	800150a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	2240      	movs	r2, #64	@ 0x40
 80014a8:	2101      	movs	r1, #1
 80014aa:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	2241      	movs	r2, #65	@ 0x41
 80014b0:	2124      	movs	r1, #36	@ 0x24
 80014b2:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	681a      	ldr	r2, [r3, #0]
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	2101      	movs	r1, #1
 80014c0:	438a      	bics	r2, r1
 80014c2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	681a      	ldr	r2, [r3, #0]
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	4911      	ldr	r1, [pc, #68]	@ (8001514 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 80014d0:	400a      	ands	r2, r1
 80014d2:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	6819      	ldr	r1, [r3, #0]
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	683a      	ldr	r2, [r7, #0]
 80014e0:	430a      	orrs	r2, r1
 80014e2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	681a      	ldr	r2, [r3, #0]
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	2101      	movs	r1, #1
 80014f0:	430a      	orrs	r2, r1
 80014f2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	2241      	movs	r2, #65	@ 0x41
 80014f8:	2120      	movs	r1, #32
 80014fa:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	2240      	movs	r2, #64	@ 0x40
 8001500:	2100      	movs	r1, #0
 8001502:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001504:	2300      	movs	r3, #0
 8001506:	e000      	b.n	800150a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8001508:	2302      	movs	r3, #2
  }
}
 800150a:	0018      	movs	r0, r3
 800150c:	46bd      	mov	sp, r7
 800150e:	b002      	add	sp, #8
 8001510:	bd80      	pop	{r7, pc}
 8001512:	46c0      	nop			@ (mov r8, r8)
 8001514:	ffffefff 	.word	0xffffefff

08001518 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8001518:	b580      	push	{r7, lr}
 800151a:	b084      	sub	sp, #16
 800151c:	af00      	add	r7, sp, #0
 800151e:	6078      	str	r0, [r7, #4]
 8001520:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	2241      	movs	r2, #65	@ 0x41
 8001526:	5c9b      	ldrb	r3, [r3, r2]
 8001528:	b2db      	uxtb	r3, r3
 800152a:	2b20      	cmp	r3, #32
 800152c:	d139      	bne.n	80015a2 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	2240      	movs	r2, #64	@ 0x40
 8001532:	5c9b      	ldrb	r3, [r3, r2]
 8001534:	2b01      	cmp	r3, #1
 8001536:	d101      	bne.n	800153c <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8001538:	2302      	movs	r3, #2
 800153a:	e033      	b.n	80015a4 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	2240      	movs	r2, #64	@ 0x40
 8001540:	2101      	movs	r1, #1
 8001542:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	2241      	movs	r2, #65	@ 0x41
 8001548:	2124      	movs	r1, #36	@ 0x24
 800154a:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	681a      	ldr	r2, [r3, #0]
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	2101      	movs	r1, #1
 8001558:	438a      	bics	r2, r1
 800155a:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8001564:	68fb      	ldr	r3, [r7, #12]
 8001566:	4a11      	ldr	r2, [pc, #68]	@ (80015ac <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8001568:	4013      	ands	r3, r2
 800156a:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800156c:	683b      	ldr	r3, [r7, #0]
 800156e:	021b      	lsls	r3, r3, #8
 8001570:	68fa      	ldr	r2, [r7, #12]
 8001572:	4313      	orrs	r3, r2
 8001574:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	68fa      	ldr	r2, [r7, #12]
 800157c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	681a      	ldr	r2, [r3, #0]
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	2101      	movs	r1, #1
 800158a:	430a      	orrs	r2, r1
 800158c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	2241      	movs	r2, #65	@ 0x41
 8001592:	2120      	movs	r1, #32
 8001594:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	2240      	movs	r2, #64	@ 0x40
 800159a:	2100      	movs	r1, #0
 800159c:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800159e:	2300      	movs	r3, #0
 80015a0:	e000      	b.n	80015a4 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80015a2:	2302      	movs	r3, #2
  }
}
 80015a4:	0018      	movs	r0, r3
 80015a6:	46bd      	mov	sp, r7
 80015a8:	b004      	add	sp, #16
 80015aa:	bd80      	pop	{r7, pc}
 80015ac:	fffff0ff 	.word	0xfffff0ff

080015b0 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80015b0:	b590      	push	{r4, r7, lr}
 80015b2:	b085      	sub	sp, #20
 80015b4:	af00      	add	r7, sp, #0
 80015b6:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d101      	bne.n	80015c2 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80015be:	2301      	movs	r3, #1
 80015c0:	e0e4      	b.n	800178c <HAL_PCD_Init+0x1dc>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	4a73      	ldr	r2, [pc, #460]	@ (8001794 <HAL_PCD_Init+0x1e4>)
 80015c6:	5c9b      	ldrb	r3, [r3, r2]
 80015c8:	b2db      	uxtb	r3, r3
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d108      	bne.n	80015e0 <HAL_PCD_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80015ce:	687a      	ldr	r2, [r7, #4]
 80015d0:	23a4      	movs	r3, #164	@ 0xa4
 80015d2:	009b      	lsls	r3, r3, #2
 80015d4:	2100      	movs	r1, #0
 80015d6:	54d1      	strb	r1, [r2, r3]

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	0018      	movs	r0, r3
 80015dc:	f007 fadc 	bl	8008b98 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	4a6c      	ldr	r2, [pc, #432]	@ (8001794 <HAL_PCD_Init+0x1e4>)
 80015e4:	2103      	movs	r1, #3
 80015e6:	5499      	strb	r1, [r3, r2]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	0018      	movs	r0, r3
 80015ee:	f003 fd87 	bl	8005100 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80015f2:	230f      	movs	r3, #15
 80015f4:	18fb      	adds	r3, r7, r3
 80015f6:	2200      	movs	r2, #0
 80015f8:	701a      	strb	r2, [r3, #0]
 80015fa:	e047      	b.n	800168c <HAL_PCD_Init+0xdc>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80015fc:	200f      	movs	r0, #15
 80015fe:	183b      	adds	r3, r7, r0
 8001600:	781a      	ldrb	r2, [r3, #0]
 8001602:	6879      	ldr	r1, [r7, #4]
 8001604:	0013      	movs	r3, r2
 8001606:	009b      	lsls	r3, r3, #2
 8001608:	189b      	adds	r3, r3, r2
 800160a:	00db      	lsls	r3, r3, #3
 800160c:	18cb      	adds	r3, r1, r3
 800160e:	3311      	adds	r3, #17
 8001610:	2201      	movs	r2, #1
 8001612:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8001614:	183b      	adds	r3, r7, r0
 8001616:	781a      	ldrb	r2, [r3, #0]
 8001618:	6879      	ldr	r1, [r7, #4]
 800161a:	0013      	movs	r3, r2
 800161c:	009b      	lsls	r3, r3, #2
 800161e:	189b      	adds	r3, r3, r2
 8001620:	00db      	lsls	r3, r3, #3
 8001622:	18cb      	adds	r3, r1, r3
 8001624:	3310      	adds	r3, #16
 8001626:	183a      	adds	r2, r7, r0
 8001628:	7812      	ldrb	r2, [r2, #0]
 800162a:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800162c:	183b      	adds	r3, r7, r0
 800162e:	781a      	ldrb	r2, [r3, #0]
 8001630:	6879      	ldr	r1, [r7, #4]
 8001632:	0013      	movs	r3, r2
 8001634:	009b      	lsls	r3, r3, #2
 8001636:	189b      	adds	r3, r3, r2
 8001638:	00db      	lsls	r3, r3, #3
 800163a:	18cb      	adds	r3, r1, r3
 800163c:	3313      	adds	r3, #19
 800163e:	2200      	movs	r2, #0
 8001640:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8001642:	183b      	adds	r3, r7, r0
 8001644:	781a      	ldrb	r2, [r3, #0]
 8001646:	6879      	ldr	r1, [r7, #4]
 8001648:	0013      	movs	r3, r2
 800164a:	009b      	lsls	r3, r3, #2
 800164c:	189b      	adds	r3, r3, r2
 800164e:	00db      	lsls	r3, r3, #3
 8001650:	18cb      	adds	r3, r1, r3
 8001652:	3320      	adds	r3, #32
 8001654:	2200      	movs	r2, #0
 8001656:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8001658:	183b      	adds	r3, r7, r0
 800165a:	781a      	ldrb	r2, [r3, #0]
 800165c:	6879      	ldr	r1, [r7, #4]
 800165e:	0013      	movs	r3, r2
 8001660:	009b      	lsls	r3, r3, #2
 8001662:	189b      	adds	r3, r3, r2
 8001664:	00db      	lsls	r3, r3, #3
 8001666:	18cb      	adds	r3, r1, r3
 8001668:	3324      	adds	r3, #36	@ 0x24
 800166a:	2200      	movs	r2, #0
 800166c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800166e:	183b      	adds	r3, r7, r0
 8001670:	781b      	ldrb	r3, [r3, #0]
 8001672:	6879      	ldr	r1, [r7, #4]
 8001674:	1c5a      	adds	r2, r3, #1
 8001676:	0013      	movs	r3, r2
 8001678:	009b      	lsls	r3, r3, #2
 800167a:	189b      	adds	r3, r3, r2
 800167c:	00db      	lsls	r3, r3, #3
 800167e:	2200      	movs	r2, #0
 8001680:	505a      	str	r2, [r3, r1]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001682:	183b      	adds	r3, r7, r0
 8001684:	781a      	ldrb	r2, [r3, #0]
 8001686:	183b      	adds	r3, r7, r0
 8001688:	3201      	adds	r2, #1
 800168a:	701a      	strb	r2, [r3, #0]
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	791b      	ldrb	r3, [r3, #4]
 8001690:	210f      	movs	r1, #15
 8001692:	187a      	adds	r2, r7, r1
 8001694:	7812      	ldrb	r2, [r2, #0]
 8001696:	429a      	cmp	r2, r3
 8001698:	d3b0      	bcc.n	80015fc <HAL_PCD_Init+0x4c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800169a:	187b      	adds	r3, r7, r1
 800169c:	2200      	movs	r2, #0
 800169e:	701a      	strb	r2, [r3, #0]
 80016a0:	e056      	b.n	8001750 <HAL_PCD_Init+0x1a0>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80016a2:	240f      	movs	r4, #15
 80016a4:	193b      	adds	r3, r7, r4
 80016a6:	781a      	ldrb	r2, [r3, #0]
 80016a8:	6878      	ldr	r0, [r7, #4]
 80016aa:	2352      	movs	r3, #82	@ 0x52
 80016ac:	33ff      	adds	r3, #255	@ 0xff
 80016ae:	0019      	movs	r1, r3
 80016b0:	0013      	movs	r3, r2
 80016b2:	009b      	lsls	r3, r3, #2
 80016b4:	189b      	adds	r3, r3, r2
 80016b6:	00db      	lsls	r3, r3, #3
 80016b8:	18c3      	adds	r3, r0, r3
 80016ba:	185b      	adds	r3, r3, r1
 80016bc:	2200      	movs	r2, #0
 80016be:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80016c0:	193b      	adds	r3, r7, r4
 80016c2:	781a      	ldrb	r2, [r3, #0]
 80016c4:	6878      	ldr	r0, [r7, #4]
 80016c6:	23a8      	movs	r3, #168	@ 0xa8
 80016c8:	0059      	lsls	r1, r3, #1
 80016ca:	0013      	movs	r3, r2
 80016cc:	009b      	lsls	r3, r3, #2
 80016ce:	189b      	adds	r3, r3, r2
 80016d0:	00db      	lsls	r3, r3, #3
 80016d2:	18c3      	adds	r3, r0, r3
 80016d4:	185b      	adds	r3, r3, r1
 80016d6:	193a      	adds	r2, r7, r4
 80016d8:	7812      	ldrb	r2, [r2, #0]
 80016da:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80016dc:	193b      	adds	r3, r7, r4
 80016de:	781a      	ldrb	r2, [r3, #0]
 80016e0:	6878      	ldr	r0, [r7, #4]
 80016e2:	2354      	movs	r3, #84	@ 0x54
 80016e4:	33ff      	adds	r3, #255	@ 0xff
 80016e6:	0019      	movs	r1, r3
 80016e8:	0013      	movs	r3, r2
 80016ea:	009b      	lsls	r3, r3, #2
 80016ec:	189b      	adds	r3, r3, r2
 80016ee:	00db      	lsls	r3, r3, #3
 80016f0:	18c3      	adds	r3, r0, r3
 80016f2:	185b      	adds	r3, r3, r1
 80016f4:	2200      	movs	r2, #0
 80016f6:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80016f8:	193b      	adds	r3, r7, r4
 80016fa:	781a      	ldrb	r2, [r3, #0]
 80016fc:	6878      	ldr	r0, [r7, #4]
 80016fe:	23b0      	movs	r3, #176	@ 0xb0
 8001700:	0059      	lsls	r1, r3, #1
 8001702:	0013      	movs	r3, r2
 8001704:	009b      	lsls	r3, r3, #2
 8001706:	189b      	adds	r3, r3, r2
 8001708:	00db      	lsls	r3, r3, #3
 800170a:	18c3      	adds	r3, r0, r3
 800170c:	185b      	adds	r3, r3, r1
 800170e:	2200      	movs	r2, #0
 8001710:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8001712:	193b      	adds	r3, r7, r4
 8001714:	781a      	ldrb	r2, [r3, #0]
 8001716:	6878      	ldr	r0, [r7, #4]
 8001718:	23b2      	movs	r3, #178	@ 0xb2
 800171a:	0059      	lsls	r1, r3, #1
 800171c:	0013      	movs	r3, r2
 800171e:	009b      	lsls	r3, r3, #2
 8001720:	189b      	adds	r3, r3, r2
 8001722:	00db      	lsls	r3, r3, #3
 8001724:	18c3      	adds	r3, r0, r3
 8001726:	185b      	adds	r3, r3, r1
 8001728:	2200      	movs	r2, #0
 800172a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800172c:	193b      	adds	r3, r7, r4
 800172e:	781a      	ldrb	r2, [r3, #0]
 8001730:	6878      	ldr	r0, [r7, #4]
 8001732:	23b4      	movs	r3, #180	@ 0xb4
 8001734:	0059      	lsls	r1, r3, #1
 8001736:	0013      	movs	r3, r2
 8001738:	009b      	lsls	r3, r3, #2
 800173a:	189b      	adds	r3, r3, r2
 800173c:	00db      	lsls	r3, r3, #3
 800173e:	18c3      	adds	r3, r0, r3
 8001740:	185b      	adds	r3, r3, r1
 8001742:	2200      	movs	r2, #0
 8001744:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001746:	193b      	adds	r3, r7, r4
 8001748:	781a      	ldrb	r2, [r3, #0]
 800174a:	193b      	adds	r3, r7, r4
 800174c:	3201      	adds	r2, #1
 800174e:	701a      	strb	r2, [r3, #0]
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	791b      	ldrb	r3, [r3, #4]
 8001754:	220f      	movs	r2, #15
 8001756:	18ba      	adds	r2, r7, r2
 8001758:	7812      	ldrb	r2, [r2, #0]
 800175a:	429a      	cmp	r2, r3
 800175c:	d3a1      	bcc.n	80016a2 <HAL_PCD_Init+0xf2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	6818      	ldr	r0, [r3, #0]
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	6859      	ldr	r1, [r3, #4]
 8001766:	689a      	ldr	r2, [r3, #8]
 8001768:	f003 fce4 	bl	8005134 <USB_DevInit>

  hpcd->USB_Address = 0U;
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	2200      	movs	r2, #0
 8001770:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	4a07      	ldr	r2, [pc, #28]	@ (8001794 <HAL_PCD_Init+0x1e4>)
 8001776:	2101      	movs	r1, #1
 8001778:	5499      	strb	r1, [r3, r2]

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	7a9b      	ldrb	r3, [r3, #10]
 800177e:	2b01      	cmp	r3, #1
 8001780:	d103      	bne.n	800178a <HAL_PCD_Init+0x1da>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	0018      	movs	r0, r3
 8001786:	f001 fd29 	bl	80031dc <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 800178a:	2300      	movs	r3, #0
}
 800178c:	0018      	movs	r0, r3
 800178e:	46bd      	mov	sp, r7
 8001790:	b005      	add	sp, #20
 8001792:	bd90      	pop	{r4, r7, pc}
 8001794:	00000291 	.word	0x00000291

08001798 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8001798:	b580      	push	{r7, lr}
 800179a:	b082      	sub	sp, #8
 800179c:	af00      	add	r7, sp, #0
 800179e:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 80017a0:	687a      	ldr	r2, [r7, #4]
 80017a2:	23a4      	movs	r3, #164	@ 0xa4
 80017a4:	009b      	lsls	r3, r3, #2
 80017a6:	5cd3      	ldrb	r3, [r2, r3]
 80017a8:	2b01      	cmp	r3, #1
 80017aa:	d101      	bne.n	80017b0 <HAL_PCD_Start+0x18>
 80017ac:	2302      	movs	r3, #2
 80017ae:	e014      	b.n	80017da <HAL_PCD_Start+0x42>
 80017b0:	687a      	ldr	r2, [r7, #4]
 80017b2:	23a4      	movs	r3, #164	@ 0xa4
 80017b4:	009b      	lsls	r3, r3, #2
 80017b6:	2101      	movs	r1, #1
 80017b8:	54d1      	strb	r1, [r2, r3]
  __HAL_PCD_ENABLE(hpcd);
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	0018      	movs	r0, r3
 80017c0:	f003 fc88 	bl	80050d4 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	0018      	movs	r0, r3
 80017ca:	f005 fa5f 	bl	8006c8c <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80017ce:	687a      	ldr	r2, [r7, #4]
 80017d0:	23a4      	movs	r3, #164	@ 0xa4
 80017d2:	009b      	lsls	r3, r3, #2
 80017d4:	2100      	movs	r1, #0
 80017d6:	54d1      	strb	r1, [r2, r3]

  return HAL_OK;
 80017d8:	2300      	movs	r3, #0
}
 80017da:	0018      	movs	r0, r3
 80017dc:	46bd      	mov	sp, r7
 80017de:	b002      	add	sp, #8
 80017e0:	bd80      	pop	{r7, pc}
	...

080017e4 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80017e4:	b580      	push	{r7, lr}
 80017e6:	b084      	sub	sp, #16
 80017e8:	af00      	add	r7, sp, #0
 80017ea:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	0018      	movs	r0, r3
 80017f2:	f005 fa61 	bl	8006cb8 <USB_ReadInterrupts>
 80017f6:	0003      	movs	r3, r0
 80017f8:	60fb      	str	r3, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 80017fa:	68fa      	ldr	r2, [r7, #12]
 80017fc:	2380      	movs	r3, #128	@ 0x80
 80017fe:	021b      	lsls	r3, r3, #8
 8001800:	4013      	ands	r3, r2
 8001802:	d004      	beq.n	800180e <HAL_PCD_IRQHandler+0x2a>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	0018      	movs	r0, r3
 8001808:	f000 fb62 	bl	8001ed0 <PCD_EP_ISR_Handler>

    return;
 800180c:	e11d      	b.n	8001a4a <HAL_PCD_IRQHandler+0x266>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 800180e:	68fa      	ldr	r2, [r7, #12]
 8001810:	2380      	movs	r3, #128	@ 0x80
 8001812:	00db      	lsls	r3, r3, #3
 8001814:	4013      	ands	r3, r2
 8001816:	d015      	beq.n	8001844 <HAL_PCD_IRQHandler+0x60>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	2244      	movs	r2, #68	@ 0x44
 800181e:	5a9b      	ldrh	r3, [r3, r2]
 8001820:	b29a      	uxth	r2, r3
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	498a      	ldr	r1, [pc, #552]	@ (8001a50 <HAL_PCD_IRQHandler+0x26c>)
 8001828:	400a      	ands	r2, r1
 800182a:	b291      	uxth	r1, r2
 800182c:	2244      	movs	r2, #68	@ 0x44
 800182e:	5299      	strh	r1, [r3, r2]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	0018      	movs	r0, r3
 8001834:	f007 fa33 	bl	8008c9e <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	2100      	movs	r1, #0
 800183c:	0018      	movs	r0, r3
 800183e:	f000 f915 	bl	8001a6c <HAL_PCD_SetAddress>

    return;
 8001842:	e102      	b.n	8001a4a <HAL_PCD_IRQHandler+0x266>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 8001844:	68fa      	ldr	r2, [r7, #12]
 8001846:	2380      	movs	r3, #128	@ 0x80
 8001848:	01db      	lsls	r3, r3, #7
 800184a:	4013      	ands	r3, r2
 800184c:	d00c      	beq.n	8001868 <HAL_PCD_IRQHandler+0x84>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	2244      	movs	r2, #68	@ 0x44
 8001854:	5a9b      	ldrh	r3, [r3, r2]
 8001856:	b29a      	uxth	r2, r3
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	497d      	ldr	r1, [pc, #500]	@ (8001a54 <HAL_PCD_IRQHandler+0x270>)
 800185e:	400a      	ands	r2, r1
 8001860:	b291      	uxth	r1, r2
 8001862:	2244      	movs	r2, #68	@ 0x44
 8001864:	5299      	strh	r1, [r3, r2]

    return;
 8001866:	e0f0      	b.n	8001a4a <HAL_PCD_IRQHandler+0x266>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 8001868:	68fa      	ldr	r2, [r7, #12]
 800186a:	2380      	movs	r3, #128	@ 0x80
 800186c:	019b      	lsls	r3, r3, #6
 800186e:	4013      	ands	r3, r2
 8001870:	d00c      	beq.n	800188c <HAL_PCD_IRQHandler+0xa8>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	2244      	movs	r2, #68	@ 0x44
 8001878:	5a9b      	ldrh	r3, [r3, r2]
 800187a:	b29a      	uxth	r2, r3
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	4975      	ldr	r1, [pc, #468]	@ (8001a58 <HAL_PCD_IRQHandler+0x274>)
 8001882:	400a      	ands	r2, r1
 8001884:	b291      	uxth	r1, r2
 8001886:	2244      	movs	r2, #68	@ 0x44
 8001888:	5299      	strh	r1, [r3, r2]

    return;
 800188a:	e0de      	b.n	8001a4a <HAL_PCD_IRQHandler+0x266>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 800188c:	68fa      	ldr	r2, [r7, #12]
 800188e:	2380      	movs	r3, #128	@ 0x80
 8001890:	015b      	lsls	r3, r3, #5
 8001892:	4013      	ands	r3, r2
 8001894:	d038      	beq.n	8001908 <HAL_PCD_IRQHandler+0x124>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	2240      	movs	r2, #64	@ 0x40
 800189c:	5a9b      	ldrh	r3, [r3, r2]
 800189e:	b29a      	uxth	r2, r3
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	2104      	movs	r1, #4
 80018a6:	438a      	bics	r2, r1
 80018a8:	b291      	uxth	r1, r2
 80018aa:	2240      	movs	r2, #64	@ 0x40
 80018ac:	5299      	strh	r1, [r3, r2]
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	2240      	movs	r2, #64	@ 0x40
 80018b4:	5a9b      	ldrh	r3, [r3, r2]
 80018b6:	b29a      	uxth	r2, r3
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	2108      	movs	r1, #8
 80018be:	438a      	bics	r2, r1
 80018c0:	b291      	uxth	r1, r2
 80018c2:	2240      	movs	r2, #64	@ 0x40
 80018c4:	5299      	strh	r1, [r3, r2]

    if (hpcd->LPM_State == LPM_L1)
 80018c6:	687a      	ldr	r2, [r7, #4]
 80018c8:	23b2      	movs	r3, #178	@ 0xb2
 80018ca:	009b      	lsls	r3, r3, #2
 80018cc:	5cd3      	ldrb	r3, [r2, r3]
 80018ce:	2b01      	cmp	r3, #1
 80018d0:	d109      	bne.n	80018e6 <HAL_PCD_IRQHandler+0x102>
    {
      hpcd->LPM_State = LPM_L0;
 80018d2:	687a      	ldr	r2, [r7, #4]
 80018d4:	23b2      	movs	r3, #178	@ 0xb2
 80018d6:	009b      	lsls	r3, r3, #2
 80018d8:	2100      	movs	r1, #0
 80018da:	54d1      	strb	r1, [r2, r3]
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	2100      	movs	r1, #0
 80018e0:	0018      	movs	r0, r3
 80018e2:	f001 fca5 	bl	8003230 <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	0018      	movs	r0, r3
 80018ea:	f007 fa19 	bl	8008d20 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	2244      	movs	r2, #68	@ 0x44
 80018f4:	5a9b      	ldrh	r3, [r3, r2]
 80018f6:	b29a      	uxth	r2, r3
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	4957      	ldr	r1, [pc, #348]	@ (8001a5c <HAL_PCD_IRQHandler+0x278>)
 80018fe:	400a      	ands	r2, r1
 8001900:	b291      	uxth	r1, r2
 8001902:	2244      	movs	r2, #68	@ 0x44
 8001904:	5299      	strh	r1, [r3, r2]

    return;
 8001906:	e0a0      	b.n	8001a4a <HAL_PCD_IRQHandler+0x266>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8001908:	68fa      	ldr	r2, [r7, #12]
 800190a:	2380      	movs	r3, #128	@ 0x80
 800190c:	011b      	lsls	r3, r3, #4
 800190e:	4013      	ands	r3, r2
 8001910:	d028      	beq.n	8001964 <HAL_PCD_IRQHandler+0x180>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	2240      	movs	r2, #64	@ 0x40
 8001918:	5a9b      	ldrh	r3, [r3, r2]
 800191a:	b29a      	uxth	r2, r3
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	2108      	movs	r1, #8
 8001922:	430a      	orrs	r2, r1
 8001924:	b291      	uxth	r1, r2
 8001926:	2240      	movs	r2, #64	@ 0x40
 8001928:	5299      	strh	r1, [r3, r2]

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	2244      	movs	r2, #68	@ 0x44
 8001930:	5a9b      	ldrh	r3, [r3, r2]
 8001932:	b29a      	uxth	r2, r3
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	4949      	ldr	r1, [pc, #292]	@ (8001a60 <HAL_PCD_IRQHandler+0x27c>)
 800193a:	400a      	ands	r2, r1
 800193c:	b291      	uxth	r1, r2
 800193e:	2244      	movs	r2, #68	@ 0x44
 8001940:	5299      	strh	r1, [r3, r2]

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	2240      	movs	r2, #64	@ 0x40
 8001948:	5a9b      	ldrh	r3, [r3, r2]
 800194a:	b29a      	uxth	r2, r3
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	2104      	movs	r1, #4
 8001952:	430a      	orrs	r2, r1
 8001954:	b291      	uxth	r1, r2
 8001956:	2240      	movs	r2, #64	@ 0x40
 8001958:	5299      	strh	r1, [r3, r2]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	0018      	movs	r0, r3
 800195e:	f007 f9c3 	bl	8008ce8 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8001962:	e072      	b.n	8001a4a <HAL_PCD_IRQHandler+0x266>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 8001964:	68fb      	ldr	r3, [r7, #12]
 8001966:	2280      	movs	r2, #128	@ 0x80
 8001968:	4013      	ands	r3, r2
 800196a:	d046      	beq.n	80019fa <HAL_PCD_IRQHandler+0x216>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	2244      	movs	r2, #68	@ 0x44
 8001972:	5a9b      	ldrh	r3, [r3, r2]
 8001974:	b29a      	uxth	r2, r3
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	2180      	movs	r1, #128	@ 0x80
 800197c:	438a      	bics	r2, r1
 800197e:	b291      	uxth	r1, r2
 8001980:	2244      	movs	r2, #68	@ 0x44
 8001982:	5299      	strh	r1, [r3, r2]
    if (hpcd->LPM_State == LPM_L0)
 8001984:	687a      	ldr	r2, [r7, #4]
 8001986:	23b2      	movs	r3, #178	@ 0xb2
 8001988:	009b      	lsls	r3, r3, #2
 800198a:	5cd3      	ldrb	r3, [r2, r3]
 800198c:	2b00      	cmp	r3, #0
 800198e:	d12f      	bne.n	80019f0 <HAL_PCD_IRQHandler+0x20c>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	2240      	movs	r2, #64	@ 0x40
 8001996:	5a9b      	ldrh	r3, [r3, r2]
 8001998:	b29a      	uxth	r2, r3
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	2104      	movs	r1, #4
 80019a0:	430a      	orrs	r2, r1
 80019a2:	b291      	uxth	r1, r2
 80019a4:	2240      	movs	r2, #64	@ 0x40
 80019a6:	5299      	strh	r1, [r3, r2]
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	2240      	movs	r2, #64	@ 0x40
 80019ae:	5a9b      	ldrh	r3, [r3, r2]
 80019b0:	b29a      	uxth	r2, r3
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	2108      	movs	r1, #8
 80019b8:	430a      	orrs	r2, r1
 80019ba:	b291      	uxth	r1, r2
 80019bc:	2240      	movs	r2, #64	@ 0x40
 80019be:	5299      	strh	r1, [r3, r2]

      hpcd->LPM_State = LPM_L1;
 80019c0:	687a      	ldr	r2, [r7, #4]
 80019c2:	23b2      	movs	r3, #178	@ 0xb2
 80019c4:	009b      	lsls	r3, r3, #2
 80019c6:	2101      	movs	r1, #1
 80019c8:	54d1      	strb	r1, [r2, r3]
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	2254      	movs	r2, #84	@ 0x54
 80019d0:	5a9b      	ldrh	r3, [r3, r2]
 80019d2:	b29b      	uxth	r3, r3
 80019d4:	089b      	lsrs	r3, r3, #2
 80019d6:	223c      	movs	r2, #60	@ 0x3c
 80019d8:	4013      	ands	r3, r2
 80019da:	0019      	movs	r1, r3
 80019dc:	687a      	ldr	r2, [r7, #4]
 80019de:	23b3      	movs	r3, #179	@ 0xb3
 80019e0:	009b      	lsls	r3, r3, #2
 80019e2:	50d1      	str	r1, [r2, r3]
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	2101      	movs	r1, #1
 80019e8:	0018      	movs	r0, r3
 80019ea:	f001 fc21 	bl	8003230 <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 80019ee:	e02c      	b.n	8001a4a <HAL_PCD_IRQHandler+0x266>
      HAL_PCD_SuspendCallback(hpcd);
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	0018      	movs	r0, r3
 80019f4:	f007 f978 	bl	8008ce8 <HAL_PCD_SuspendCallback>
    return;
 80019f8:	e027      	b.n	8001a4a <HAL_PCD_IRQHandler+0x266>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 80019fa:	68fa      	ldr	r2, [r7, #12]
 80019fc:	2380      	movs	r3, #128	@ 0x80
 80019fe:	009b      	lsls	r3, r3, #2
 8001a00:	4013      	ands	r3, r2
 8001a02:	d010      	beq.n	8001a26 <HAL_PCD_IRQHandler+0x242>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	2244      	movs	r2, #68	@ 0x44
 8001a0a:	5a9b      	ldrh	r3, [r3, r2]
 8001a0c:	b29a      	uxth	r2, r3
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	4914      	ldr	r1, [pc, #80]	@ (8001a64 <HAL_PCD_IRQHandler+0x280>)
 8001a14:	400a      	ands	r2, r1
 8001a16:	b291      	uxth	r1, r2
 8001a18:	2244      	movs	r2, #68	@ 0x44
 8001a1a:	5299      	strh	r1, [r3, r2]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	0018      	movs	r0, r3
 8001a20:	f007 f92e 	bl	8008c80 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8001a24:	e011      	b.n	8001a4a <HAL_PCD_IRQHandler+0x266>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 8001a26:	68fa      	ldr	r2, [r7, #12]
 8001a28:	2380      	movs	r3, #128	@ 0x80
 8001a2a:	005b      	lsls	r3, r3, #1
 8001a2c:	4013      	ands	r3, r2
 8001a2e:	d00c      	beq.n	8001a4a <HAL_PCD_IRQHandler+0x266>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	2244      	movs	r2, #68	@ 0x44
 8001a36:	5a9b      	ldrh	r3, [r3, r2]
 8001a38:	b29a      	uxth	r2, r3
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	490a      	ldr	r1, [pc, #40]	@ (8001a68 <HAL_PCD_IRQHandler+0x284>)
 8001a40:	400a      	ands	r2, r1
 8001a42:	b291      	uxth	r1, r2
 8001a44:	2244      	movs	r2, #68	@ 0x44
 8001a46:	5299      	strh	r1, [r3, r2]

    return;
 8001a48:	46c0      	nop			@ (mov r8, r8)
  }
}
 8001a4a:	46bd      	mov	sp, r7
 8001a4c:	b004      	add	sp, #16
 8001a4e:	bd80      	pop	{r7, pc}
 8001a50:	fffffbff 	.word	0xfffffbff
 8001a54:	ffffbfff 	.word	0xffffbfff
 8001a58:	ffffdfff 	.word	0xffffdfff
 8001a5c:	ffffefff 	.word	0xffffefff
 8001a60:	fffff7ff 	.word	0xfffff7ff
 8001a64:	fffffdff 	.word	0xfffffdff
 8001a68:	fffffeff 	.word	0xfffffeff

08001a6c <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8001a6c:	b580      	push	{r7, lr}
 8001a6e:	b082      	sub	sp, #8
 8001a70:	af00      	add	r7, sp, #0
 8001a72:	6078      	str	r0, [r7, #4]
 8001a74:	000a      	movs	r2, r1
 8001a76:	1cfb      	adds	r3, r7, #3
 8001a78:	701a      	strb	r2, [r3, #0]
  __HAL_LOCK(hpcd);
 8001a7a:	687a      	ldr	r2, [r7, #4]
 8001a7c:	23a4      	movs	r3, #164	@ 0xa4
 8001a7e:	009b      	lsls	r3, r3, #2
 8001a80:	5cd3      	ldrb	r3, [r2, r3]
 8001a82:	2b01      	cmp	r3, #1
 8001a84:	d101      	bne.n	8001a8a <HAL_PCD_SetAddress+0x1e>
 8001a86:	2302      	movs	r3, #2
 8001a88:	e016      	b.n	8001ab8 <HAL_PCD_SetAddress+0x4c>
 8001a8a:	687a      	ldr	r2, [r7, #4]
 8001a8c:	23a4      	movs	r3, #164	@ 0xa4
 8001a8e:	009b      	lsls	r3, r3, #2
 8001a90:	2101      	movs	r1, #1
 8001a92:	54d1      	strb	r1, [r2, r3]
  hpcd->USB_Address = address;
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	1cfa      	adds	r2, r7, #3
 8001a98:	7812      	ldrb	r2, [r2, #0]
 8001a9a:	731a      	strb	r2, [r3, #12]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	681a      	ldr	r2, [r3, #0]
 8001aa0:	1cfb      	adds	r3, r7, #3
 8001aa2:	781b      	ldrb	r3, [r3, #0]
 8001aa4:	0019      	movs	r1, r3
 8001aa6:	0010      	movs	r0, r2
 8001aa8:	f005 f8dc 	bl	8006c64 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8001aac:	687a      	ldr	r2, [r7, #4]
 8001aae:	23a4      	movs	r3, #164	@ 0xa4
 8001ab0:	009b      	lsls	r3, r3, #2
 8001ab2:	2100      	movs	r1, #0
 8001ab4:	54d1      	strb	r1, [r2, r3]

  return HAL_OK;
 8001ab6:	2300      	movs	r3, #0
}
 8001ab8:	0018      	movs	r0, r3
 8001aba:	46bd      	mov	sp, r7
 8001abc:	b002      	add	sp, #8
 8001abe:	bd80      	pop	{r7, pc}

08001ac0 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8001ac0:	b590      	push	{r4, r7, lr}
 8001ac2:	b085      	sub	sp, #20
 8001ac4:	af00      	add	r7, sp, #0
 8001ac6:	6078      	str	r0, [r7, #4]
 8001ac8:	000c      	movs	r4, r1
 8001aca:	0010      	movs	r0, r2
 8001acc:	0019      	movs	r1, r3
 8001ace:	1cfb      	adds	r3, r7, #3
 8001ad0:	1c22      	adds	r2, r4, #0
 8001ad2:	701a      	strb	r2, [r3, #0]
 8001ad4:	003b      	movs	r3, r7
 8001ad6:	1c02      	adds	r2, r0, #0
 8001ad8:	801a      	strh	r2, [r3, #0]
 8001ada:	1cbb      	adds	r3, r7, #2
 8001adc:	1c0a      	adds	r2, r1, #0
 8001ade:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 8001ae0:	230b      	movs	r3, #11
 8001ae2:	18fb      	adds	r3, r7, r3
 8001ae4:	2200      	movs	r2, #0
 8001ae6:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8001ae8:	1cfb      	adds	r3, r7, #3
 8001aea:	781b      	ldrb	r3, [r3, #0]
 8001aec:	b25b      	sxtb	r3, r3
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	da0f      	bge.n	8001b12 <HAL_PCD_EP_Open+0x52>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001af2:	1cfb      	adds	r3, r7, #3
 8001af4:	781b      	ldrb	r3, [r3, #0]
 8001af6:	2207      	movs	r2, #7
 8001af8:	401a      	ands	r2, r3
 8001afa:	0013      	movs	r3, r2
 8001afc:	009b      	lsls	r3, r3, #2
 8001afe:	189b      	adds	r3, r3, r2
 8001b00:	00db      	lsls	r3, r3, #3
 8001b02:	3310      	adds	r3, #16
 8001b04:	687a      	ldr	r2, [r7, #4]
 8001b06:	18d3      	adds	r3, r2, r3
 8001b08:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001b0a:	68fb      	ldr	r3, [r7, #12]
 8001b0c:	2201      	movs	r2, #1
 8001b0e:	705a      	strb	r2, [r3, #1]
 8001b10:	e00f      	b.n	8001b32 <HAL_PCD_EP_Open+0x72>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001b12:	1cfb      	adds	r3, r7, #3
 8001b14:	781b      	ldrb	r3, [r3, #0]
 8001b16:	2207      	movs	r2, #7
 8001b18:	401a      	ands	r2, r3
 8001b1a:	0013      	movs	r3, r2
 8001b1c:	009b      	lsls	r3, r3, #2
 8001b1e:	189b      	adds	r3, r3, r2
 8001b20:	00db      	lsls	r3, r3, #3
 8001b22:	3351      	adds	r3, #81	@ 0x51
 8001b24:	33ff      	adds	r3, #255	@ 0xff
 8001b26:	687a      	ldr	r2, [r7, #4]
 8001b28:	18d3      	adds	r3, r2, r3
 8001b2a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001b2c:	68fb      	ldr	r3, [r7, #12]
 8001b2e:	2200      	movs	r2, #0
 8001b30:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8001b32:	1cfb      	adds	r3, r7, #3
 8001b34:	781b      	ldrb	r3, [r3, #0]
 8001b36:	2207      	movs	r2, #7
 8001b38:	4013      	ands	r3, r2
 8001b3a:	b2da      	uxtb	r2, r3
 8001b3c:	68fb      	ldr	r3, [r7, #12]
 8001b3e:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8001b40:	003b      	movs	r3, r7
 8001b42:	881b      	ldrh	r3, [r3, #0]
 8001b44:	055b      	lsls	r3, r3, #21
 8001b46:	0d5a      	lsrs	r2, r3, #21
 8001b48:	68fb      	ldr	r3, [r7, #12]
 8001b4a:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8001b4c:	68fb      	ldr	r3, [r7, #12]
 8001b4e:	1cba      	adds	r2, r7, #2
 8001b50:	7812      	ldrb	r2, [r2, #0]
 8001b52:	70da      	strb	r2, [r3, #3]

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8001b54:	1cbb      	adds	r3, r7, #2
 8001b56:	781b      	ldrb	r3, [r3, #0]
 8001b58:	2b02      	cmp	r3, #2
 8001b5a:	d102      	bne.n	8001b62 <HAL_PCD_EP_Open+0xa2>
  {
    ep->data_pid_start = 0U;
 8001b5c:	68fb      	ldr	r3, [r7, #12]
 8001b5e:	2200      	movs	r2, #0
 8001b60:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8001b62:	687a      	ldr	r2, [r7, #4]
 8001b64:	23a4      	movs	r3, #164	@ 0xa4
 8001b66:	009b      	lsls	r3, r3, #2
 8001b68:	5cd3      	ldrb	r3, [r2, r3]
 8001b6a:	2b01      	cmp	r3, #1
 8001b6c:	d101      	bne.n	8001b72 <HAL_PCD_EP_Open+0xb2>
 8001b6e:	2302      	movs	r3, #2
 8001b70:	e013      	b.n	8001b9a <HAL_PCD_EP_Open+0xda>
 8001b72:	687a      	ldr	r2, [r7, #4]
 8001b74:	23a4      	movs	r3, #164	@ 0xa4
 8001b76:	009b      	lsls	r3, r3, #2
 8001b78:	2101      	movs	r1, #1
 8001b7a:	54d1      	strb	r1, [r2, r3]
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	68fa      	ldr	r2, [r7, #12]
 8001b82:	0011      	movs	r1, r2
 8001b84:	0018      	movs	r0, r3
 8001b86:	f003 faf1 	bl	800516c <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8001b8a:	687a      	ldr	r2, [r7, #4]
 8001b8c:	23a4      	movs	r3, #164	@ 0xa4
 8001b8e:	009b      	lsls	r3, r3, #2
 8001b90:	2100      	movs	r1, #0
 8001b92:	54d1      	strb	r1, [r2, r3]

  return ret;
 8001b94:	230b      	movs	r3, #11
 8001b96:	18fb      	adds	r3, r7, r3
 8001b98:	781b      	ldrb	r3, [r3, #0]
}
 8001b9a:	0018      	movs	r0, r3
 8001b9c:	46bd      	mov	sp, r7
 8001b9e:	b005      	add	sp, #20
 8001ba0:	bd90      	pop	{r4, r7, pc}

08001ba2 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001ba2:	b580      	push	{r7, lr}
 8001ba4:	b084      	sub	sp, #16
 8001ba6:	af00      	add	r7, sp, #0
 8001ba8:	6078      	str	r0, [r7, #4]
 8001baa:	000a      	movs	r2, r1
 8001bac:	1cfb      	adds	r3, r7, #3
 8001bae:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8001bb0:	1cfb      	adds	r3, r7, #3
 8001bb2:	781b      	ldrb	r3, [r3, #0]
 8001bb4:	b25b      	sxtb	r3, r3
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	da0f      	bge.n	8001bda <HAL_PCD_EP_Close+0x38>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001bba:	1cfb      	adds	r3, r7, #3
 8001bbc:	781b      	ldrb	r3, [r3, #0]
 8001bbe:	2207      	movs	r2, #7
 8001bc0:	401a      	ands	r2, r3
 8001bc2:	0013      	movs	r3, r2
 8001bc4:	009b      	lsls	r3, r3, #2
 8001bc6:	189b      	adds	r3, r3, r2
 8001bc8:	00db      	lsls	r3, r3, #3
 8001bca:	3310      	adds	r3, #16
 8001bcc:	687a      	ldr	r2, [r7, #4]
 8001bce:	18d3      	adds	r3, r2, r3
 8001bd0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001bd2:	68fb      	ldr	r3, [r7, #12]
 8001bd4:	2201      	movs	r2, #1
 8001bd6:	705a      	strb	r2, [r3, #1]
 8001bd8:	e00f      	b.n	8001bfa <HAL_PCD_EP_Close+0x58>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001bda:	1cfb      	adds	r3, r7, #3
 8001bdc:	781b      	ldrb	r3, [r3, #0]
 8001bde:	2207      	movs	r2, #7
 8001be0:	401a      	ands	r2, r3
 8001be2:	0013      	movs	r3, r2
 8001be4:	009b      	lsls	r3, r3, #2
 8001be6:	189b      	adds	r3, r3, r2
 8001be8:	00db      	lsls	r3, r3, #3
 8001bea:	3351      	adds	r3, #81	@ 0x51
 8001bec:	33ff      	adds	r3, #255	@ 0xff
 8001bee:	687a      	ldr	r2, [r7, #4]
 8001bf0:	18d3      	adds	r3, r2, r3
 8001bf2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001bf4:	68fb      	ldr	r3, [r7, #12]
 8001bf6:	2200      	movs	r2, #0
 8001bf8:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8001bfa:	1cfb      	adds	r3, r7, #3
 8001bfc:	781b      	ldrb	r3, [r3, #0]
 8001bfe:	2207      	movs	r2, #7
 8001c00:	4013      	ands	r3, r2
 8001c02:	b2da      	uxtb	r2, r3
 8001c04:	68fb      	ldr	r3, [r7, #12]
 8001c06:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8001c08:	687a      	ldr	r2, [r7, #4]
 8001c0a:	23a4      	movs	r3, #164	@ 0xa4
 8001c0c:	009b      	lsls	r3, r3, #2
 8001c0e:	5cd3      	ldrb	r3, [r2, r3]
 8001c10:	2b01      	cmp	r3, #1
 8001c12:	d101      	bne.n	8001c18 <HAL_PCD_EP_Close+0x76>
 8001c14:	2302      	movs	r3, #2
 8001c16:	e011      	b.n	8001c3c <HAL_PCD_EP_Close+0x9a>
 8001c18:	687a      	ldr	r2, [r7, #4]
 8001c1a:	23a4      	movs	r3, #164	@ 0xa4
 8001c1c:	009b      	lsls	r3, r3, #2
 8001c1e:	2101      	movs	r1, #1
 8001c20:	54d1      	strb	r1, [r2, r3]
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	68fa      	ldr	r2, [r7, #12]
 8001c28:	0011      	movs	r1, r2
 8001c2a:	0018      	movs	r0, r3
 8001c2c:	f003 ff72 	bl	8005b14 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8001c30:	687a      	ldr	r2, [r7, #4]
 8001c32:	23a4      	movs	r3, #164	@ 0xa4
 8001c34:	009b      	lsls	r3, r3, #2
 8001c36:	2100      	movs	r1, #0
 8001c38:	54d1      	strb	r1, [r2, r3]
  return HAL_OK;
 8001c3a:	2300      	movs	r3, #0
}
 8001c3c:	0018      	movs	r0, r3
 8001c3e:	46bd      	mov	sp, r7
 8001c40:	b004      	add	sp, #16
 8001c42:	bd80      	pop	{r7, pc}

08001c44 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8001c44:	b580      	push	{r7, lr}
 8001c46:	b086      	sub	sp, #24
 8001c48:	af00      	add	r7, sp, #0
 8001c4a:	60f8      	str	r0, [r7, #12]
 8001c4c:	607a      	str	r2, [r7, #4]
 8001c4e:	603b      	str	r3, [r7, #0]
 8001c50:	200b      	movs	r0, #11
 8001c52:	183b      	adds	r3, r7, r0
 8001c54:	1c0a      	adds	r2, r1, #0
 8001c56:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001c58:	0001      	movs	r1, r0
 8001c5a:	187b      	adds	r3, r7, r1
 8001c5c:	781b      	ldrb	r3, [r3, #0]
 8001c5e:	2207      	movs	r2, #7
 8001c60:	401a      	ands	r2, r3
 8001c62:	0013      	movs	r3, r2
 8001c64:	009b      	lsls	r3, r3, #2
 8001c66:	189b      	adds	r3, r3, r2
 8001c68:	00db      	lsls	r3, r3, #3
 8001c6a:	3351      	adds	r3, #81	@ 0x51
 8001c6c:	33ff      	adds	r3, #255	@ 0xff
 8001c6e:	68fa      	ldr	r2, [r7, #12]
 8001c70:	18d3      	adds	r3, r2, r3
 8001c72:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8001c74:	697b      	ldr	r3, [r7, #20]
 8001c76:	687a      	ldr	r2, [r7, #4]
 8001c78:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8001c7a:	697b      	ldr	r3, [r7, #20]
 8001c7c:	683a      	ldr	r2, [r7, #0]
 8001c7e:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8001c80:	697b      	ldr	r3, [r7, #20]
 8001c82:	2200      	movs	r2, #0
 8001c84:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8001c86:	697b      	ldr	r3, [r7, #20]
 8001c88:	2200      	movs	r2, #0
 8001c8a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001c8c:	187b      	adds	r3, r7, r1
 8001c8e:	781b      	ldrb	r3, [r3, #0]
 8001c90:	2207      	movs	r2, #7
 8001c92:	4013      	ands	r3, r2
 8001c94:	b2da      	uxtb	r2, r3
 8001c96:	697b      	ldr	r3, [r7, #20]
 8001c98:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8001c9a:	68fb      	ldr	r3, [r7, #12]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	697a      	ldr	r2, [r7, #20]
 8001ca0:	0011      	movs	r1, r2
 8001ca2:	0018      	movs	r0, r3
 8001ca4:	f004 f8f6 	bl	8005e94 <USB_EPStartXfer>

  return HAL_OK;
 8001ca8:	2300      	movs	r3, #0
}
 8001caa:	0018      	movs	r0, r3
 8001cac:	46bd      	mov	sp, r7
 8001cae:	b006      	add	sp, #24
 8001cb0:	bd80      	pop	{r7, pc}

08001cb2 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8001cb2:	b580      	push	{r7, lr}
 8001cb4:	b082      	sub	sp, #8
 8001cb6:	af00      	add	r7, sp, #0
 8001cb8:	6078      	str	r0, [r7, #4]
 8001cba:	000a      	movs	r2, r1
 8001cbc:	1cfb      	adds	r3, r7, #3
 8001cbe:	701a      	strb	r2, [r3, #0]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8001cc0:	1cfb      	adds	r3, r7, #3
 8001cc2:	781b      	ldrb	r3, [r3, #0]
 8001cc4:	2207      	movs	r2, #7
 8001cc6:	401a      	ands	r2, r3
 8001cc8:	6878      	ldr	r0, [r7, #4]
 8001cca:	23b6      	movs	r3, #182	@ 0xb6
 8001ccc:	0059      	lsls	r1, r3, #1
 8001cce:	0013      	movs	r3, r2
 8001cd0:	009b      	lsls	r3, r3, #2
 8001cd2:	189b      	adds	r3, r3, r2
 8001cd4:	00db      	lsls	r3, r3, #3
 8001cd6:	18c3      	adds	r3, r0, r3
 8001cd8:	185b      	adds	r3, r3, r1
 8001cda:	681b      	ldr	r3, [r3, #0]
}
 8001cdc:	0018      	movs	r0, r3
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	b002      	add	sp, #8
 8001ce2:	bd80      	pop	{r7, pc}

08001ce4 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8001ce4:	b580      	push	{r7, lr}
 8001ce6:	b086      	sub	sp, #24
 8001ce8:	af00      	add	r7, sp, #0
 8001cea:	60f8      	str	r0, [r7, #12]
 8001cec:	607a      	str	r2, [r7, #4]
 8001cee:	603b      	str	r3, [r7, #0]
 8001cf0:	200b      	movs	r0, #11
 8001cf2:	183b      	adds	r3, r7, r0
 8001cf4:	1c0a      	adds	r2, r1, #0
 8001cf6:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001cf8:	183b      	adds	r3, r7, r0
 8001cfa:	781b      	ldrb	r3, [r3, #0]
 8001cfc:	2207      	movs	r2, #7
 8001cfe:	401a      	ands	r2, r3
 8001d00:	0013      	movs	r3, r2
 8001d02:	009b      	lsls	r3, r3, #2
 8001d04:	189b      	adds	r3, r3, r2
 8001d06:	00db      	lsls	r3, r3, #3
 8001d08:	3310      	adds	r3, #16
 8001d0a:	68fa      	ldr	r2, [r7, #12]
 8001d0c:	18d3      	adds	r3, r2, r3
 8001d0e:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8001d10:	697b      	ldr	r3, [r7, #20]
 8001d12:	687a      	ldr	r2, [r7, #4]
 8001d14:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8001d16:	697b      	ldr	r3, [r7, #20]
 8001d18:	683a      	ldr	r2, [r7, #0]
 8001d1a:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 8001d1c:	697b      	ldr	r3, [r7, #20]
 8001d1e:	2224      	movs	r2, #36	@ 0x24
 8001d20:	2101      	movs	r1, #1
 8001d22:	5499      	strb	r1, [r3, r2]
  ep->xfer_len_db = len;
 8001d24:	697b      	ldr	r3, [r7, #20]
 8001d26:	683a      	ldr	r2, [r7, #0]
 8001d28:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 8001d2a:	697b      	ldr	r3, [r7, #20]
 8001d2c:	2200      	movs	r2, #0
 8001d2e:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8001d30:	697b      	ldr	r3, [r7, #20]
 8001d32:	2201      	movs	r2, #1
 8001d34:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001d36:	183b      	adds	r3, r7, r0
 8001d38:	781b      	ldrb	r3, [r3, #0]
 8001d3a:	2207      	movs	r2, #7
 8001d3c:	4013      	ands	r3, r2
 8001d3e:	b2da      	uxtb	r2, r3
 8001d40:	697b      	ldr	r3, [r7, #20]
 8001d42:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8001d44:	68fb      	ldr	r3, [r7, #12]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	697a      	ldr	r2, [r7, #20]
 8001d4a:	0011      	movs	r1, r2
 8001d4c:	0018      	movs	r0, r3
 8001d4e:	f004 f8a1 	bl	8005e94 <USB_EPStartXfer>

  return HAL_OK;
 8001d52:	2300      	movs	r3, #0
}
 8001d54:	0018      	movs	r0, r3
 8001d56:	46bd      	mov	sp, r7
 8001d58:	b006      	add	sp, #24
 8001d5a:	bd80      	pop	{r7, pc}

08001d5c <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001d5c:	b580      	push	{r7, lr}
 8001d5e:	b084      	sub	sp, #16
 8001d60:	af00      	add	r7, sp, #0
 8001d62:	6078      	str	r0, [r7, #4]
 8001d64:	000a      	movs	r2, r1
 8001d66:	1cfb      	adds	r3, r7, #3
 8001d68:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8001d6a:	1cfb      	adds	r3, r7, #3
 8001d6c:	781b      	ldrb	r3, [r3, #0]
 8001d6e:	2207      	movs	r2, #7
 8001d70:	4013      	ands	r3, r2
 8001d72:	687a      	ldr	r2, [r7, #4]
 8001d74:	7912      	ldrb	r2, [r2, #4]
 8001d76:	4293      	cmp	r3, r2
 8001d78:	d901      	bls.n	8001d7e <HAL_PCD_EP_SetStall+0x22>
  {
    return HAL_ERROR;
 8001d7a:	2301      	movs	r3, #1
 8001d7c:	e046      	b.n	8001e0c <HAL_PCD_EP_SetStall+0xb0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8001d7e:	1cfb      	adds	r3, r7, #3
 8001d80:	781b      	ldrb	r3, [r3, #0]
 8001d82:	b25b      	sxtb	r3, r3
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	da0f      	bge.n	8001da8 <HAL_PCD_EP_SetStall+0x4c>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001d88:	1cfb      	adds	r3, r7, #3
 8001d8a:	781b      	ldrb	r3, [r3, #0]
 8001d8c:	2207      	movs	r2, #7
 8001d8e:	401a      	ands	r2, r3
 8001d90:	0013      	movs	r3, r2
 8001d92:	009b      	lsls	r3, r3, #2
 8001d94:	189b      	adds	r3, r3, r2
 8001d96:	00db      	lsls	r3, r3, #3
 8001d98:	3310      	adds	r3, #16
 8001d9a:	687a      	ldr	r2, [r7, #4]
 8001d9c:	18d3      	adds	r3, r2, r3
 8001d9e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001da0:	68fb      	ldr	r3, [r7, #12]
 8001da2:	2201      	movs	r2, #1
 8001da4:	705a      	strb	r2, [r3, #1]
 8001da6:	e00d      	b.n	8001dc4 <HAL_PCD_EP_SetStall+0x68>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8001da8:	1cfb      	adds	r3, r7, #3
 8001daa:	781a      	ldrb	r2, [r3, #0]
 8001dac:	0013      	movs	r3, r2
 8001dae:	009b      	lsls	r3, r3, #2
 8001db0:	189b      	adds	r3, r3, r2
 8001db2:	00db      	lsls	r3, r3, #3
 8001db4:	3351      	adds	r3, #81	@ 0x51
 8001db6:	33ff      	adds	r3, #255	@ 0xff
 8001db8:	687a      	ldr	r2, [r7, #4]
 8001dba:	18d3      	adds	r3, r2, r3
 8001dbc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001dbe:	68fb      	ldr	r3, [r7, #12]
 8001dc0:	2200      	movs	r2, #0
 8001dc2:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8001dc4:	68fb      	ldr	r3, [r7, #12]
 8001dc6:	2201      	movs	r2, #1
 8001dc8:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001dca:	1cfb      	adds	r3, r7, #3
 8001dcc:	781b      	ldrb	r3, [r3, #0]
 8001dce:	2207      	movs	r2, #7
 8001dd0:	4013      	ands	r3, r2
 8001dd2:	b2da      	uxtb	r2, r3
 8001dd4:	68fb      	ldr	r3, [r7, #12]
 8001dd6:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8001dd8:	687a      	ldr	r2, [r7, #4]
 8001dda:	23a4      	movs	r3, #164	@ 0xa4
 8001ddc:	009b      	lsls	r3, r3, #2
 8001dde:	5cd3      	ldrb	r3, [r2, r3]
 8001de0:	2b01      	cmp	r3, #1
 8001de2:	d101      	bne.n	8001de8 <HAL_PCD_EP_SetStall+0x8c>
 8001de4:	2302      	movs	r3, #2
 8001de6:	e011      	b.n	8001e0c <HAL_PCD_EP_SetStall+0xb0>
 8001de8:	687a      	ldr	r2, [r7, #4]
 8001dea:	23a4      	movs	r3, #164	@ 0xa4
 8001dec:	009b      	lsls	r3, r3, #2
 8001dee:	2101      	movs	r1, #1
 8001df0:	54d1      	strb	r1, [r2, r3]

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	68fa      	ldr	r2, [r7, #12]
 8001df8:	0011      	movs	r1, r2
 8001dfa:	0018      	movs	r0, r3
 8001dfc:	f004 fe36 	bl	8006a6c <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 8001e00:	687a      	ldr	r2, [r7, #4]
 8001e02:	23a4      	movs	r3, #164	@ 0xa4
 8001e04:	009b      	lsls	r3, r3, #2
 8001e06:	2100      	movs	r1, #0
 8001e08:	54d1      	strb	r1, [r2, r3]

  return HAL_OK;
 8001e0a:	2300      	movs	r3, #0
}
 8001e0c:	0018      	movs	r0, r3
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	b004      	add	sp, #16
 8001e12:	bd80      	pop	{r7, pc}

08001e14 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001e14:	b580      	push	{r7, lr}
 8001e16:	b084      	sub	sp, #16
 8001e18:	af00      	add	r7, sp, #0
 8001e1a:	6078      	str	r0, [r7, #4]
 8001e1c:	000a      	movs	r2, r1
 8001e1e:	1cfb      	adds	r3, r7, #3
 8001e20:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8001e22:	1cfb      	adds	r3, r7, #3
 8001e24:	781b      	ldrb	r3, [r3, #0]
 8001e26:	220f      	movs	r2, #15
 8001e28:	4013      	ands	r3, r2
 8001e2a:	687a      	ldr	r2, [r7, #4]
 8001e2c:	7912      	ldrb	r2, [r2, #4]
 8001e2e:	4293      	cmp	r3, r2
 8001e30:	d901      	bls.n	8001e36 <HAL_PCD_EP_ClrStall+0x22>
  {
    return HAL_ERROR;
 8001e32:	2301      	movs	r3, #1
 8001e34:	e048      	b.n	8001ec8 <HAL_PCD_EP_ClrStall+0xb4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8001e36:	1cfb      	adds	r3, r7, #3
 8001e38:	781b      	ldrb	r3, [r3, #0]
 8001e3a:	b25b      	sxtb	r3, r3
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	da0f      	bge.n	8001e60 <HAL_PCD_EP_ClrStall+0x4c>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001e40:	1cfb      	adds	r3, r7, #3
 8001e42:	781b      	ldrb	r3, [r3, #0]
 8001e44:	2207      	movs	r2, #7
 8001e46:	401a      	ands	r2, r3
 8001e48:	0013      	movs	r3, r2
 8001e4a:	009b      	lsls	r3, r3, #2
 8001e4c:	189b      	adds	r3, r3, r2
 8001e4e:	00db      	lsls	r3, r3, #3
 8001e50:	3310      	adds	r3, #16
 8001e52:	687a      	ldr	r2, [r7, #4]
 8001e54:	18d3      	adds	r3, r2, r3
 8001e56:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001e58:	68fb      	ldr	r3, [r7, #12]
 8001e5a:	2201      	movs	r2, #1
 8001e5c:	705a      	strb	r2, [r3, #1]
 8001e5e:	e00f      	b.n	8001e80 <HAL_PCD_EP_ClrStall+0x6c>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001e60:	1cfb      	adds	r3, r7, #3
 8001e62:	781b      	ldrb	r3, [r3, #0]
 8001e64:	2207      	movs	r2, #7
 8001e66:	401a      	ands	r2, r3
 8001e68:	0013      	movs	r3, r2
 8001e6a:	009b      	lsls	r3, r3, #2
 8001e6c:	189b      	adds	r3, r3, r2
 8001e6e:	00db      	lsls	r3, r3, #3
 8001e70:	3351      	adds	r3, #81	@ 0x51
 8001e72:	33ff      	adds	r3, #255	@ 0xff
 8001e74:	687a      	ldr	r2, [r7, #4]
 8001e76:	18d3      	adds	r3, r2, r3
 8001e78:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001e7a:	68fb      	ldr	r3, [r7, #12]
 8001e7c:	2200      	movs	r2, #0
 8001e7e:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8001e80:	68fb      	ldr	r3, [r7, #12]
 8001e82:	2200      	movs	r2, #0
 8001e84:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001e86:	1cfb      	adds	r3, r7, #3
 8001e88:	781b      	ldrb	r3, [r3, #0]
 8001e8a:	2207      	movs	r2, #7
 8001e8c:	4013      	ands	r3, r2
 8001e8e:	b2da      	uxtb	r2, r3
 8001e90:	68fb      	ldr	r3, [r7, #12]
 8001e92:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8001e94:	687a      	ldr	r2, [r7, #4]
 8001e96:	23a4      	movs	r3, #164	@ 0xa4
 8001e98:	009b      	lsls	r3, r3, #2
 8001e9a:	5cd3      	ldrb	r3, [r2, r3]
 8001e9c:	2b01      	cmp	r3, #1
 8001e9e:	d101      	bne.n	8001ea4 <HAL_PCD_EP_ClrStall+0x90>
 8001ea0:	2302      	movs	r3, #2
 8001ea2:	e011      	b.n	8001ec8 <HAL_PCD_EP_ClrStall+0xb4>
 8001ea4:	687a      	ldr	r2, [r7, #4]
 8001ea6:	23a4      	movs	r3, #164	@ 0xa4
 8001ea8:	009b      	lsls	r3, r3, #2
 8001eaa:	2101      	movs	r1, #1
 8001eac:	54d1      	strb	r1, [r2, r3]
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	68fa      	ldr	r2, [r7, #12]
 8001eb4:	0011      	movs	r1, r2
 8001eb6:	0018      	movs	r0, r3
 8001eb8:	f004 fe28 	bl	8006b0c <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8001ebc:	687a      	ldr	r2, [r7, #4]
 8001ebe:	23a4      	movs	r3, #164	@ 0xa4
 8001ec0:	009b      	lsls	r3, r3, #2
 8001ec2:	2100      	movs	r1, #0
 8001ec4:	54d1      	strb	r1, [r2, r3]

  return HAL_OK;
 8001ec6:	2300      	movs	r3, #0
}
 8001ec8:	0018      	movs	r0, r3
 8001eca:	46bd      	mov	sp, r7
 8001ecc:	b004      	add	sp, #16
 8001ece:	bd80      	pop	{r7, pc}

08001ed0 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8001ed0:	b5b0      	push	{r4, r5, r7, lr}
 8001ed2:	b094      	sub	sp, #80	@ 0x50
 8001ed4:	af00      	add	r7, sp, #0
 8001ed6:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8001ed8:	f000 fbbf 	bl	800265a <PCD_EP_ISR_Handler+0x78a>
  {
    wIstr = hpcd->Instance->ISTR;
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	681a      	ldr	r2, [r3, #0]
 8001ee0:	2042      	movs	r0, #66	@ 0x42
 8001ee2:	183b      	adds	r3, r7, r0
 8001ee4:	2144      	movs	r1, #68	@ 0x44
 8001ee6:	5a52      	ldrh	r2, [r2, r1]
 8001ee8:	801a      	strh	r2, [r3, #0]

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8001eea:	183b      	adds	r3, r7, r0
 8001eec:	881b      	ldrh	r3, [r3, #0]
 8001eee:	b2da      	uxtb	r2, r3
 8001ef0:	2441      	movs	r4, #65	@ 0x41
 8001ef2:	193b      	adds	r3, r7, r4
 8001ef4:	210f      	movs	r1, #15
 8001ef6:	400a      	ands	r2, r1
 8001ef8:	701a      	strb	r2, [r3, #0]

    if (epindex == 0U)
 8001efa:	193b      	adds	r3, r7, r4
 8001efc:	781b      	ldrb	r3, [r3, #0]
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d000      	beq.n	8001f04 <PCD_EP_ISR_Handler+0x34>
 8001f02:	e151      	b.n	80021a8 <PCD_EP_ISR_Handler+0x2d8>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8001f04:	183b      	adds	r3, r7, r0
 8001f06:	881b      	ldrh	r3, [r3, #0]
 8001f08:	2210      	movs	r2, #16
 8001f0a:	4013      	ands	r3, r2
 8001f0c:	d14f      	bne.n	8001fae <PCD_EP_ISR_Handler+0xde>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	881b      	ldrh	r3, [r3, #0]
 8001f14:	b29a      	uxth	r2, r3
 8001f16:	200a      	movs	r0, #10
 8001f18:	183b      	adds	r3, r7, r0
 8001f1a:	49dd      	ldr	r1, [pc, #884]	@ (8002290 <PCD_EP_ISR_Handler+0x3c0>)
 8001f1c:	400a      	ands	r2, r1
 8001f1e:	801a      	strh	r2, [r3, #0]
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	183a      	adds	r2, r7, r0
 8001f26:	8812      	ldrh	r2, [r2, #0]
 8001f28:	49da      	ldr	r1, [pc, #872]	@ (8002294 <PCD_EP_ISR_Handler+0x3c4>)
 8001f2a:	430a      	orrs	r2, r1
 8001f2c:	b292      	uxth	r2, r2
 8001f2e:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->IN_ep[0];
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	3310      	adds	r3, #16
 8001f34:	64bb      	str	r3, [r7, #72]	@ 0x48

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	2250      	movs	r2, #80	@ 0x50
 8001f3c:	5a9b      	ldrh	r3, [r3, r2]
 8001f3e:	b29b      	uxth	r3, r3
 8001f40:	001a      	movs	r2, r3
 8001f42:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001f44:	781b      	ldrb	r3, [r3, #0]
 8001f46:	00db      	lsls	r3, r3, #3
 8001f48:	18d2      	adds	r2, r2, r3
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	18d3      	adds	r3, r2, r3
 8001f50:	4ad1      	ldr	r2, [pc, #836]	@ (8002298 <PCD_EP_ISR_Handler+0x3c8>)
 8001f52:	4694      	mov	ip, r2
 8001f54:	4463      	add	r3, ip
 8001f56:	881b      	ldrh	r3, [r3, #0]
 8001f58:	059b      	lsls	r3, r3, #22
 8001f5a:	0d9a      	lsrs	r2, r3, #22
 8001f5c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001f5e:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8001f60:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001f62:	695a      	ldr	r2, [r3, #20]
 8001f64:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001f66:	69db      	ldr	r3, [r3, #28]
 8001f68:	18d2      	adds	r2, r2, r3
 8001f6a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001f6c:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	2100      	movs	r1, #0
 8001f72:	0018      	movs	r0, r3
 8001f74:	f006 fe66 	bl	8008c44 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	7b1b      	ldrb	r3, [r3, #12]
 8001f7c:	b2db      	uxtb	r3, r3
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d100      	bne.n	8001f84 <PCD_EP_ISR_Handler+0xb4>
 8001f82:	e36a      	b.n	800265a <PCD_EP_ISR_Handler+0x78a>
 8001f84:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001f86:	699b      	ldr	r3, [r3, #24]
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d000      	beq.n	8001f8e <PCD_EP_ISR_Handler+0xbe>
 8001f8c:	e365      	b.n	800265a <PCD_EP_ISR_Handler+0x78a>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	7b1b      	ldrb	r3, [r3, #12]
 8001f92:	b2db      	uxtb	r3, r3
 8001f94:	2280      	movs	r2, #128	@ 0x80
 8001f96:	4252      	negs	r2, r2
 8001f98:	4313      	orrs	r3, r2
 8001f9a:	b2da      	uxtb	r2, r3
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	0011      	movs	r1, r2
 8001fa2:	224c      	movs	r2, #76	@ 0x4c
 8001fa4:	5299      	strh	r1, [r3, r2]
          hpcd->USB_Address = 0U;
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	2200      	movs	r2, #0
 8001faa:	731a      	strb	r2, [r3, #12]
 8001fac:	e355      	b.n	800265a <PCD_EP_ISR_Handler+0x78a>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	3351      	adds	r3, #81	@ 0x51
 8001fb2:	33ff      	adds	r3, #255	@ 0xff
 8001fb4:	64bb      	str	r3, [r7, #72]	@ 0x48
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681a      	ldr	r2, [r3, #0]
 8001fba:	213e      	movs	r1, #62	@ 0x3e
 8001fbc:	187b      	adds	r3, r7, r1
 8001fbe:	8812      	ldrh	r2, [r2, #0]
 8001fc0:	801a      	strh	r2, [r3, #0]

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8001fc2:	187b      	adds	r3, r7, r1
 8001fc4:	881a      	ldrh	r2, [r3, #0]
 8001fc6:	2380      	movs	r3, #128	@ 0x80
 8001fc8:	011b      	lsls	r3, r3, #4
 8001fca:	4013      	ands	r3, r2
 8001fcc:	d100      	bne.n	8001fd0 <PCD_EP_ISR_Handler+0x100>
 8001fce:	e07d      	b.n	80020cc <PCD_EP_ISR_Handler+0x1fc>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	2250      	movs	r2, #80	@ 0x50
 8001fd6:	5a9b      	ldrh	r3, [r3, r2]
 8001fd8:	b29b      	uxth	r3, r3
 8001fda:	001a      	movs	r2, r3
 8001fdc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001fde:	781b      	ldrb	r3, [r3, #0]
 8001fe0:	00db      	lsls	r3, r3, #3
 8001fe2:	18d2      	adds	r2, r2, r3
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	18d3      	adds	r3, r2, r3
 8001fea:	4aac      	ldr	r2, [pc, #688]	@ (800229c <PCD_EP_ISR_Handler+0x3cc>)
 8001fec:	4694      	mov	ip, r2
 8001fee:	4463      	add	r3, ip
 8001ff0:	881b      	ldrh	r3, [r3, #0]
 8001ff2:	059b      	lsls	r3, r3, #22
 8001ff4:	0d9a      	lsrs	r2, r3, #22
 8001ff6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001ff8:	61da      	str	r2, [r3, #28]

          if (ep->xfer_count != 8U)
 8001ffa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001ffc:	69db      	ldr	r3, [r3, #28]
 8001ffe:	2b08      	cmp	r3, #8
 8002000:	d041      	beq.n	8002086 <PCD_EP_ISR_Handler+0x1b6>
          {
            /* Set Stall condition for EP0 IN/OUT */
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_STALL);
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	881b      	ldrh	r3, [r3, #0]
 8002008:	b29a      	uxth	r2, r3
 800200a:	2010      	movs	r0, #16
 800200c:	183b      	adds	r3, r7, r0
 800200e:	49a4      	ldr	r1, [pc, #656]	@ (80022a0 <PCD_EP_ISR_Handler+0x3d0>)
 8002010:	400a      	ands	r2, r1
 8002012:	801a      	strh	r2, [r3, #0]
 8002014:	183b      	adds	r3, r7, r0
 8002016:	183a      	adds	r2, r7, r0
 8002018:	8812      	ldrh	r2, [r2, #0]
 800201a:	2180      	movs	r1, #128	@ 0x80
 800201c:	0149      	lsls	r1, r1, #5
 800201e:	404a      	eors	r2, r1
 8002020:	801a      	strh	r2, [r3, #0]
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	183a      	adds	r2, r7, r0
 8002028:	8812      	ldrh	r2, [r2, #0]
 800202a:	499e      	ldr	r1, [pc, #632]	@ (80022a4 <PCD_EP_ISR_Handler+0x3d4>)
 800202c:	430a      	orrs	r2, r1
 800202e:	b292      	uxth	r2, r2
 8002030:	801a      	strh	r2, [r3, #0]
            PCD_SET_EP_TX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_TX_STALL);
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	881b      	ldrh	r3, [r3, #0]
 8002038:	b29a      	uxth	r2, r3
 800203a:	200e      	movs	r0, #14
 800203c:	183b      	adds	r3, r7, r0
 800203e:	499a      	ldr	r1, [pc, #616]	@ (80022a8 <PCD_EP_ISR_Handler+0x3d8>)
 8002040:	400a      	ands	r2, r1
 8002042:	801a      	strh	r2, [r3, #0]
 8002044:	183b      	adds	r3, r7, r0
 8002046:	183a      	adds	r2, r7, r0
 8002048:	8812      	ldrh	r2, [r2, #0]
 800204a:	2110      	movs	r1, #16
 800204c:	404a      	eors	r2, r1
 800204e:	801a      	strh	r2, [r3, #0]
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	183a      	adds	r2, r7, r0
 8002056:	8812      	ldrh	r2, [r2, #0]
 8002058:	4992      	ldr	r1, [pc, #584]	@ (80022a4 <PCD_EP_ISR_Handler+0x3d4>)
 800205a:	430a      	orrs	r2, r1
 800205c:	b292      	uxth	r2, r2
 800205e:	801a      	strh	r2, [r3, #0]

            /* SETUP bit kept frozen while CTR_RX = 1 */
            PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	881b      	ldrh	r3, [r3, #0]
 8002066:	b29a      	uxth	r2, r3
 8002068:	200c      	movs	r0, #12
 800206a:	183b      	adds	r3, r7, r0
 800206c:	498f      	ldr	r1, [pc, #572]	@ (80022ac <PCD_EP_ISR_Handler+0x3dc>)
 800206e:	400a      	ands	r2, r1
 8002070:	801a      	strh	r2, [r3, #0]
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	183a      	adds	r2, r7, r0
 8002078:	8812      	ldrh	r2, [r2, #0]
 800207a:	2180      	movs	r1, #128	@ 0x80
 800207c:	430a      	orrs	r2, r1
 800207e:	b292      	uxth	r2, r2
 8002080:	801a      	strh	r2, [r3, #0]

            return HAL_OK;
 8002082:	2300      	movs	r3, #0
 8002084:	e2f4      	b.n	8002670 <PCD_EP_ISR_Handler+0x7a0>
          }

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	6818      	ldr	r0, [r3, #0]
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	22a6      	movs	r2, #166	@ 0xa6
 800208e:	0092      	lsls	r2, r2, #2
 8002090:	1899      	adds	r1, r3, r2
 8002092:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002094:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8002096:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002098:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 800209a:	b29b      	uxth	r3, r3
 800209c:	f004 fe64 	bl	8006d68 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	881b      	ldrh	r3, [r3, #0]
 80020a6:	b29a      	uxth	r2, r3
 80020a8:	2012      	movs	r0, #18
 80020aa:	183b      	adds	r3, r7, r0
 80020ac:	497f      	ldr	r1, [pc, #508]	@ (80022ac <PCD_EP_ISR_Handler+0x3dc>)
 80020ae:	400a      	ands	r2, r1
 80020b0:	801a      	strh	r2, [r3, #0]
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	183a      	adds	r2, r7, r0
 80020b8:	8812      	ldrh	r2, [r2, #0]
 80020ba:	2180      	movs	r1, #128	@ 0x80
 80020bc:	430a      	orrs	r2, r1
 80020be:	b292      	uxth	r2, r2
 80020c0:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	0018      	movs	r0, r3
 80020c6:	f006 fd87 	bl	8008bd8 <HAL_PCD_SetupStageCallback>
 80020ca:	e2c6      	b.n	800265a <PCD_EP_ISR_Handler+0x78a>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 80020cc:	233e      	movs	r3, #62	@ 0x3e
 80020ce:	18fb      	adds	r3, r7, r3
 80020d0:	2200      	movs	r2, #0
 80020d2:	5e9b      	ldrsh	r3, [r3, r2]
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	db00      	blt.n	80020da <PCD_EP_ISR_Handler+0x20a>
 80020d8:	e2bf      	b.n	800265a <PCD_EP_ISR_Handler+0x78a>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	881b      	ldrh	r3, [r3, #0]
 80020e0:	b29a      	uxth	r2, r3
 80020e2:	2016      	movs	r0, #22
 80020e4:	183b      	adds	r3, r7, r0
 80020e6:	4971      	ldr	r1, [pc, #452]	@ (80022ac <PCD_EP_ISR_Handler+0x3dc>)
 80020e8:	400a      	ands	r2, r1
 80020ea:	801a      	strh	r2, [r3, #0]
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	183a      	adds	r2, r7, r0
 80020f2:	8812      	ldrh	r2, [r2, #0]
 80020f4:	2180      	movs	r1, #128	@ 0x80
 80020f6:	430a      	orrs	r2, r1
 80020f8:	b292      	uxth	r2, r2
 80020fa:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	2250      	movs	r2, #80	@ 0x50
 8002102:	5a9b      	ldrh	r3, [r3, r2]
 8002104:	b29b      	uxth	r3, r3
 8002106:	001a      	movs	r2, r3
 8002108:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800210a:	781b      	ldrb	r3, [r3, #0]
 800210c:	00db      	lsls	r3, r3, #3
 800210e:	18d2      	adds	r2, r2, r3
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	18d3      	adds	r3, r2, r3
 8002116:	4a61      	ldr	r2, [pc, #388]	@ (800229c <PCD_EP_ISR_Handler+0x3cc>)
 8002118:	4694      	mov	ip, r2
 800211a:	4463      	add	r3, ip
 800211c:	881b      	ldrh	r3, [r3, #0]
 800211e:	059b      	lsls	r3, r3, #22
 8002120:	0d9a      	lsrs	r2, r3, #22
 8002122:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002124:	61da      	str	r2, [r3, #28]

          if (ep->xfer_count == 0U)
 8002126:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002128:	69db      	ldr	r3, [r3, #28]
 800212a:	2b00      	cmp	r3, #0
 800212c:	d11f      	bne.n	800216e <PCD_EP_ISR_Handler+0x29e>
          {
            /* Status phase re-arm for next setup */
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	881b      	ldrh	r3, [r3, #0]
 8002134:	b29a      	uxth	r2, r3
 8002136:	2014      	movs	r0, #20
 8002138:	183b      	adds	r3, r7, r0
 800213a:	4959      	ldr	r1, [pc, #356]	@ (80022a0 <PCD_EP_ISR_Handler+0x3d0>)
 800213c:	400a      	ands	r2, r1
 800213e:	801a      	strh	r2, [r3, #0]
 8002140:	183b      	adds	r3, r7, r0
 8002142:	183a      	adds	r2, r7, r0
 8002144:	8812      	ldrh	r2, [r2, #0]
 8002146:	2180      	movs	r1, #128	@ 0x80
 8002148:	0149      	lsls	r1, r1, #5
 800214a:	404a      	eors	r2, r1
 800214c:	801a      	strh	r2, [r3, #0]
 800214e:	183b      	adds	r3, r7, r0
 8002150:	183a      	adds	r2, r7, r0
 8002152:	8812      	ldrh	r2, [r2, #0]
 8002154:	2180      	movs	r1, #128	@ 0x80
 8002156:	0189      	lsls	r1, r1, #6
 8002158:	404a      	eors	r2, r1
 800215a:	801a      	strh	r2, [r3, #0]
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	183a      	adds	r2, r7, r0
 8002162:	8812      	ldrh	r2, [r2, #0]
 8002164:	494f      	ldr	r1, [pc, #316]	@ (80022a4 <PCD_EP_ISR_Handler+0x3d4>)
 8002166:	430a      	orrs	r2, r1
 8002168:	b292      	uxth	r2, r2
 800216a:	801a      	strh	r2, [r3, #0]
 800216c:	e275      	b.n	800265a <PCD_EP_ISR_Handler+0x78a>
          }
          else
          {
            if (ep->xfer_buff != 0U)
 800216e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002170:	695b      	ldr	r3, [r3, #20]
 8002172:	2b00      	cmp	r3, #0
 8002174:	d100      	bne.n	8002178 <PCD_EP_ISR_Handler+0x2a8>
 8002176:	e270      	b.n	800265a <PCD_EP_ISR_Handler+0x78a>
            {
              USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	6818      	ldr	r0, [r3, #0]
 800217c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800217e:	6959      	ldr	r1, [r3, #20]
 8002180:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002182:	88da      	ldrh	r2, [r3, #6]
                          ep->pmaadress, (uint16_t)ep->xfer_count);  /* max 64bytes */
 8002184:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002186:	69db      	ldr	r3, [r3, #28]
              USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8002188:	b29b      	uxth	r3, r3
 800218a:	f004 fded 	bl	8006d68 <USB_ReadPMA>

              ep->xfer_buff += ep->xfer_count;
 800218e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002190:	695a      	ldr	r2, [r3, #20]
 8002192:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002194:	69db      	ldr	r3, [r3, #28]
 8002196:	18d2      	adds	r2, r2, r3
 8002198:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800219a:	615a      	str	r2, [r3, #20]

              /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataOutStageCallback(hpcd, 0U);
#else
              HAL_PCD_DataOutStageCallback(hpcd, 0U);
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	2100      	movs	r1, #0
 80021a0:	0018      	movs	r0, r3
 80021a2:	f006 fd2e 	bl	8008c02 <HAL_PCD_DataOutStageCallback>
 80021a6:	e258      	b.n	800265a <PCD_EP_ISR_Handler+0x78a>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	001a      	movs	r2, r3
 80021ae:	2041      	movs	r0, #65	@ 0x41
 80021b0:	183b      	adds	r3, r7, r0
 80021b2:	781b      	ldrb	r3, [r3, #0]
 80021b4:	009b      	lsls	r3, r3, #2
 80021b6:	18d2      	adds	r2, r2, r3
 80021b8:	213e      	movs	r1, #62	@ 0x3e
 80021ba:	187b      	adds	r3, r7, r1
 80021bc:	8812      	ldrh	r2, [r2, #0]
 80021be:	801a      	strh	r2, [r3, #0]

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 80021c0:	187b      	adds	r3, r7, r1
 80021c2:	2200      	movs	r2, #0
 80021c4:	5e9b      	ldrsh	r3, [r3, r2]
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	db00      	blt.n	80021cc <PCD_EP_ISR_Handler+0x2fc>
 80021ca:	e10c      	b.n	80023e6 <PCD_EP_ISR_Handler+0x516>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	001a      	movs	r2, r3
 80021d2:	183b      	adds	r3, r7, r0
 80021d4:	781b      	ldrb	r3, [r3, #0]
 80021d6:	009b      	lsls	r3, r3, #2
 80021d8:	18d3      	adds	r3, r2, r3
 80021da:	881b      	ldrh	r3, [r3, #0]
 80021dc:	b29a      	uxth	r2, r3
 80021de:	2446      	movs	r4, #70	@ 0x46
 80021e0:	193b      	adds	r3, r7, r4
 80021e2:	4932      	ldr	r1, [pc, #200]	@ (80022ac <PCD_EP_ISR_Handler+0x3dc>)
 80021e4:	400a      	ands	r2, r1
 80021e6:	801a      	strh	r2, [r3, #0]
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	001a      	movs	r2, r3
 80021ee:	183b      	adds	r3, r7, r0
 80021f0:	781b      	ldrb	r3, [r3, #0]
 80021f2:	009b      	lsls	r3, r3, #2
 80021f4:	18d3      	adds	r3, r2, r3
 80021f6:	193a      	adds	r2, r7, r4
 80021f8:	8812      	ldrh	r2, [r2, #0]
 80021fa:	2180      	movs	r1, #128	@ 0x80
 80021fc:	430a      	orrs	r2, r1
 80021fe:	b292      	uxth	r2, r2
 8002200:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8002202:	183b      	adds	r3, r7, r0
 8002204:	781a      	ldrb	r2, [r3, #0]
 8002206:	0013      	movs	r3, r2
 8002208:	009b      	lsls	r3, r3, #2
 800220a:	189b      	adds	r3, r3, r2
 800220c:	00db      	lsls	r3, r3, #3
 800220e:	3351      	adds	r3, #81	@ 0x51
 8002210:	33ff      	adds	r3, #255	@ 0xff
 8002212:	687a      	ldr	r2, [r7, #4]
 8002214:	18d3      	adds	r3, r2, r3
 8002216:	64bb      	str	r3, [r7, #72]	@ 0x48

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8002218:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800221a:	7b1b      	ldrb	r3, [r3, #12]
 800221c:	2b00      	cmp	r3, #0
 800221e:	d125      	bne.n	800226c <PCD_EP_ISR_Handler+0x39c>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	2250      	movs	r2, #80	@ 0x50
 8002226:	5a9b      	ldrh	r3, [r3, r2]
 8002228:	b29b      	uxth	r3, r3
 800222a:	001a      	movs	r2, r3
 800222c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800222e:	781b      	ldrb	r3, [r3, #0]
 8002230:	00db      	lsls	r3, r3, #3
 8002232:	18d2      	adds	r2, r2, r3
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	18d3      	adds	r3, r2, r3
 800223a:	4a18      	ldr	r2, [pc, #96]	@ (800229c <PCD_EP_ISR_Handler+0x3cc>)
 800223c:	4694      	mov	ip, r2
 800223e:	4463      	add	r3, ip
 8002240:	881a      	ldrh	r2, [r3, #0]
 8002242:	244e      	movs	r4, #78	@ 0x4e
 8002244:	193b      	adds	r3, r7, r4
 8002246:	0592      	lsls	r2, r2, #22
 8002248:	0d92      	lsrs	r2, r2, #22
 800224a:	801a      	strh	r2, [r3, #0]

          if (count != 0U)
 800224c:	193b      	adds	r3, r7, r4
 800224e:	881b      	ldrh	r3, [r3, #0]
 8002250:	2b00      	cmp	r3, #0
 8002252:	d100      	bne.n	8002256 <PCD_EP_ISR_Handler+0x386>
 8002254:	e09e      	b.n	8002394 <PCD_EP_ISR_Handler+0x4c4>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	6818      	ldr	r0, [r3, #0]
 800225a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800225c:	6959      	ldr	r1, [r3, #20]
 800225e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002260:	88da      	ldrh	r2, [r3, #6]
 8002262:	193b      	adds	r3, r7, r4
 8002264:	881b      	ldrh	r3, [r3, #0]
 8002266:	f004 fd7f 	bl	8006d68 <USB_ReadPMA>
 800226a:	e093      	b.n	8002394 <PCD_EP_ISR_Handler+0x4c4>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 800226c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800226e:	78db      	ldrb	r3, [r3, #3]
 8002270:	2b02      	cmp	r3, #2
 8002272:	d11d      	bne.n	80022b0 <PCD_EP_ISR_Handler+0x3e0>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 8002274:	234e      	movs	r3, #78	@ 0x4e
 8002276:	18fc      	adds	r4, r7, r3
 8002278:	233e      	movs	r3, #62	@ 0x3e
 800227a:	18fb      	adds	r3, r7, r3
 800227c:	881a      	ldrh	r2, [r3, #0]
 800227e:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	0018      	movs	r0, r3
 8002284:	f000 f9f8 	bl	8002678 <HAL_PCD_EP_DB_Receive>
 8002288:	0003      	movs	r3, r0
 800228a:	8023      	strh	r3, [r4, #0]
 800228c:	e082      	b.n	8002394 <PCD_EP_ISR_Handler+0x4c4>
 800228e:	46c0      	nop			@ (mov r8, r8)
 8002290:	ffff8f0f 	.word	0xffff8f0f
 8002294:	ffff8000 	.word	0xffff8000
 8002298:	00000402 	.word	0x00000402
 800229c:	00000406 	.word	0x00000406
 80022a0:	ffffbf8f 	.word	0xffffbf8f
 80022a4:	ffff8080 	.word	0xffff8080
 80022a8:	ffff8fbf 	.word	0xffff8fbf
 80022ac:	00000f8f 	.word	0x00000f8f
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	001a      	movs	r2, r3
 80022b6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80022b8:	781b      	ldrb	r3, [r3, #0]
 80022ba:	009b      	lsls	r3, r3, #2
 80022bc:	18d3      	adds	r3, r2, r3
 80022be:	881b      	ldrh	r3, [r3, #0]
 80022c0:	b29a      	uxth	r2, r3
 80022c2:	2044      	movs	r0, #68	@ 0x44
 80022c4:	183b      	adds	r3, r7, r0
 80022c6:	49cf      	ldr	r1, [pc, #828]	@ (8002604 <PCD_EP_ISR_Handler+0x734>)
 80022c8:	400a      	ands	r2, r1
 80022ca:	801a      	strh	r2, [r3, #0]
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	001a      	movs	r2, r3
 80022d2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80022d4:	781b      	ldrb	r3, [r3, #0]
 80022d6:	009b      	lsls	r3, r3, #2
 80022d8:	18d3      	adds	r3, r2, r3
 80022da:	183a      	adds	r2, r7, r0
 80022dc:	8812      	ldrh	r2, [r2, #0]
 80022de:	49ca      	ldr	r1, [pc, #808]	@ (8002608 <PCD_EP_ISR_Handler+0x738>)
 80022e0:	430a      	orrs	r2, r1
 80022e2:	b292      	uxth	r2, r2
 80022e4:	801a      	strh	r2, [r3, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	001a      	movs	r2, r3
 80022ec:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80022ee:	781b      	ldrb	r3, [r3, #0]
 80022f0:	009b      	lsls	r3, r3, #2
 80022f2:	18d3      	adds	r3, r2, r3
 80022f4:	881b      	ldrh	r3, [r3, #0]
 80022f6:	b29b      	uxth	r3, r3
 80022f8:	001a      	movs	r2, r3
 80022fa:	2380      	movs	r3, #128	@ 0x80
 80022fc:	01db      	lsls	r3, r3, #7
 80022fe:	4013      	ands	r3, r2
 8002300:	d024      	beq.n	800234c <PCD_EP_ISR_Handler+0x47c>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	2250      	movs	r2, #80	@ 0x50
 8002308:	5a9b      	ldrh	r3, [r3, r2]
 800230a:	b29b      	uxth	r3, r3
 800230c:	001a      	movs	r2, r3
 800230e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002310:	781b      	ldrb	r3, [r3, #0]
 8002312:	00db      	lsls	r3, r3, #3
 8002314:	18d2      	adds	r2, r2, r3
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	18d3      	adds	r3, r2, r3
 800231c:	4abb      	ldr	r2, [pc, #748]	@ (800260c <PCD_EP_ISR_Handler+0x73c>)
 800231e:	4694      	mov	ip, r2
 8002320:	4463      	add	r3, ip
 8002322:	881a      	ldrh	r2, [r3, #0]
 8002324:	244e      	movs	r4, #78	@ 0x4e
 8002326:	193b      	adds	r3, r7, r4
 8002328:	0592      	lsls	r2, r2, #22
 800232a:	0d92      	lsrs	r2, r2, #22
 800232c:	801a      	strh	r2, [r3, #0]

              if (count != 0U)
 800232e:	193b      	adds	r3, r7, r4
 8002330:	881b      	ldrh	r3, [r3, #0]
 8002332:	2b00      	cmp	r3, #0
 8002334:	d02e      	beq.n	8002394 <PCD_EP_ISR_Handler+0x4c4>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	6818      	ldr	r0, [r3, #0]
 800233a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800233c:	6959      	ldr	r1, [r3, #20]
 800233e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002340:	891a      	ldrh	r2, [r3, #8]
 8002342:	193b      	adds	r3, r7, r4
 8002344:	881b      	ldrh	r3, [r3, #0]
 8002346:	f004 fd0f 	bl	8006d68 <USB_ReadPMA>
 800234a:	e023      	b.n	8002394 <PCD_EP_ISR_Handler+0x4c4>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	2250      	movs	r2, #80	@ 0x50
 8002352:	5a9b      	ldrh	r3, [r3, r2]
 8002354:	b29b      	uxth	r3, r3
 8002356:	001a      	movs	r2, r3
 8002358:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800235a:	781b      	ldrb	r3, [r3, #0]
 800235c:	00db      	lsls	r3, r3, #3
 800235e:	18d2      	adds	r2, r2, r3
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	18d3      	adds	r3, r2, r3
 8002366:	4aaa      	ldr	r2, [pc, #680]	@ (8002610 <PCD_EP_ISR_Handler+0x740>)
 8002368:	4694      	mov	ip, r2
 800236a:	4463      	add	r3, ip
 800236c:	881a      	ldrh	r2, [r3, #0]
 800236e:	244e      	movs	r4, #78	@ 0x4e
 8002370:	193b      	adds	r3, r7, r4
 8002372:	0592      	lsls	r2, r2, #22
 8002374:	0d92      	lsrs	r2, r2, #22
 8002376:	801a      	strh	r2, [r3, #0]

              if (count != 0U)
 8002378:	193b      	adds	r3, r7, r4
 800237a:	881b      	ldrh	r3, [r3, #0]
 800237c:	2b00      	cmp	r3, #0
 800237e:	d009      	beq.n	8002394 <PCD_EP_ISR_Handler+0x4c4>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	6818      	ldr	r0, [r3, #0]
 8002384:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002386:	6959      	ldr	r1, [r3, #20]
 8002388:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800238a:	895a      	ldrh	r2, [r3, #10]
 800238c:	193b      	adds	r3, r7, r4
 800238e:	881b      	ldrh	r3, [r3, #0]
 8002390:	f004 fcea 	bl	8006d68 <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 8002394:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002396:	69da      	ldr	r2, [r3, #28]
 8002398:	214e      	movs	r1, #78	@ 0x4e
 800239a:	187b      	adds	r3, r7, r1
 800239c:	881b      	ldrh	r3, [r3, #0]
 800239e:	18d2      	adds	r2, r2, r3
 80023a0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80023a2:	61da      	str	r2, [r3, #28]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 80023a4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80023a6:	699b      	ldr	r3, [r3, #24]
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d005      	beq.n	80023b8 <PCD_EP_ISR_Handler+0x4e8>
 80023ac:	187b      	adds	r3, r7, r1
 80023ae:	881a      	ldrh	r2, [r3, #0]
 80023b0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80023b2:	691b      	ldr	r3, [r3, #16]
 80023b4:	429a      	cmp	r2, r3
 80023b6:	d207      	bcs.n	80023c8 <PCD_EP_ISR_Handler+0x4f8>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 80023b8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80023ba:	781a      	ldrb	r2, [r3, #0]
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	0011      	movs	r1, r2
 80023c0:	0018      	movs	r0, r3
 80023c2:	f006 fc1e 	bl	8008c02 <HAL_PCD_DataOutStageCallback>
 80023c6:	e00e      	b.n	80023e6 <PCD_EP_ISR_Handler+0x516>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
           ep->xfer_buff += count;
 80023c8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80023ca:	695a      	ldr	r2, [r3, #20]
 80023cc:	234e      	movs	r3, #78	@ 0x4e
 80023ce:	18fb      	adds	r3, r7, r3
 80023d0:	881b      	ldrh	r3, [r3, #0]
 80023d2:	18d2      	adds	r2, r2, r3
 80023d4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80023d6:	615a      	str	r2, [r3, #20]
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80023de:	0011      	movs	r1, r2
 80023e0:	0018      	movs	r0, r3
 80023e2:	f003 fd57 	bl	8005e94 <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 80023e6:	243e      	movs	r4, #62	@ 0x3e
 80023e8:	193b      	adds	r3, r7, r4
 80023ea:	881b      	ldrh	r3, [r3, #0]
 80023ec:	2280      	movs	r2, #128	@ 0x80
 80023ee:	4013      	ands	r3, r2
 80023f0:	d100      	bne.n	80023f4 <PCD_EP_ISR_Handler+0x524>
 80023f2:	e132      	b.n	800265a <PCD_EP_ISR_Handler+0x78a>
      {
        ep = &hpcd->IN_ep[epindex];
 80023f4:	2041      	movs	r0, #65	@ 0x41
 80023f6:	183b      	adds	r3, r7, r0
 80023f8:	781a      	ldrb	r2, [r3, #0]
 80023fa:	0013      	movs	r3, r2
 80023fc:	009b      	lsls	r3, r3, #2
 80023fe:	189b      	adds	r3, r3, r2
 8002400:	00db      	lsls	r3, r3, #3
 8002402:	3310      	adds	r3, #16
 8002404:	687a      	ldr	r2, [r7, #4]
 8002406:	18d3      	adds	r3, r2, r3
 8002408:	64bb      	str	r3, [r7, #72]	@ 0x48

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	001a      	movs	r2, r3
 8002410:	183b      	adds	r3, r7, r0
 8002412:	781b      	ldrb	r3, [r3, #0]
 8002414:	009b      	lsls	r3, r3, #2
 8002416:	18d3      	adds	r3, r2, r3
 8002418:	881b      	ldrh	r3, [r3, #0]
 800241a:	b29a      	uxth	r2, r3
 800241c:	253c      	movs	r5, #60	@ 0x3c
 800241e:	197b      	adds	r3, r7, r5
 8002420:	497c      	ldr	r1, [pc, #496]	@ (8002614 <PCD_EP_ISR_Handler+0x744>)
 8002422:	400a      	ands	r2, r1
 8002424:	801a      	strh	r2, [r3, #0]
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	001a      	movs	r2, r3
 800242c:	183b      	adds	r3, r7, r0
 800242e:	781b      	ldrb	r3, [r3, #0]
 8002430:	009b      	lsls	r3, r3, #2
 8002432:	18d3      	adds	r3, r2, r3
 8002434:	197a      	adds	r2, r7, r5
 8002436:	8812      	ldrh	r2, [r2, #0]
 8002438:	4977      	ldr	r1, [pc, #476]	@ (8002618 <PCD_EP_ISR_Handler+0x748>)
 800243a:	430a      	orrs	r2, r1
 800243c:	b292      	uxth	r2, r2
 800243e:	801a      	strh	r2, [r3, #0]

        if (ep->type == EP_TYPE_ISOC)
 8002440:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002442:	78db      	ldrb	r3, [r3, #3]
 8002444:	2b01      	cmp	r3, #1
 8002446:	d000      	beq.n	800244a <PCD_EP_ISR_Handler+0x57a>
 8002448:	e0a1      	b.n	800258e <PCD_EP_ISR_Handler+0x6be>
        {
          ep->xfer_len = 0U;
 800244a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800244c:	2200      	movs	r2, #0
 800244e:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 8002450:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002452:	7b1b      	ldrb	r3, [r3, #12]
 8002454:	2b00      	cmp	r3, #0
 8002456:	d100      	bne.n	800245a <PCD_EP_ISR_Handler+0x58a>
 8002458:	e091      	b.n	800257e <PCD_EP_ISR_Handler+0x6ae>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800245a:	193b      	adds	r3, r7, r4
 800245c:	881b      	ldrh	r3, [r3, #0]
 800245e:	2240      	movs	r2, #64	@ 0x40
 8002460:	4013      	ands	r3, r2
 8002462:	d046      	beq.n	80024f2 <PCD_EP_ISR_Handler+0x622>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002464:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002466:	785b      	ldrb	r3, [r3, #1]
 8002468:	2b00      	cmp	r3, #0
 800246a:	d125      	bne.n	80024b8 <PCD_EP_ISR_Handler+0x5e8>
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	61fb      	str	r3, [r7, #28]
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	2250      	movs	r2, #80	@ 0x50
 8002478:	5a9b      	ldrh	r3, [r3, r2]
 800247a:	b29b      	uxth	r3, r3
 800247c:	001a      	movs	r2, r3
 800247e:	69fb      	ldr	r3, [r7, #28]
 8002480:	189b      	adds	r3, r3, r2
 8002482:	61fb      	str	r3, [r7, #28]
 8002484:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002486:	781b      	ldrb	r3, [r3, #0]
 8002488:	00da      	lsls	r2, r3, #3
 800248a:	69fb      	ldr	r3, [r7, #28]
 800248c:	18d3      	adds	r3, r2, r3
 800248e:	4a5f      	ldr	r2, [pc, #380]	@ (800260c <PCD_EP_ISR_Handler+0x73c>)
 8002490:	4694      	mov	ip, r2
 8002492:	4463      	add	r3, ip
 8002494:	61bb      	str	r3, [r7, #24]
 8002496:	69bb      	ldr	r3, [r7, #24]
 8002498:	881b      	ldrh	r3, [r3, #0]
 800249a:	b29b      	uxth	r3, r3
 800249c:	059b      	lsls	r3, r3, #22
 800249e:	0d9b      	lsrs	r3, r3, #22
 80024a0:	b29a      	uxth	r2, r3
 80024a2:	69bb      	ldr	r3, [r7, #24]
 80024a4:	801a      	strh	r2, [r3, #0]
 80024a6:	69bb      	ldr	r3, [r7, #24]
 80024a8:	881b      	ldrh	r3, [r3, #0]
 80024aa:	b29b      	uxth	r3, r3
 80024ac:	4a5a      	ldr	r2, [pc, #360]	@ (8002618 <PCD_EP_ISR_Handler+0x748>)
 80024ae:	4313      	orrs	r3, r2
 80024b0:	b29a      	uxth	r2, r3
 80024b2:	69bb      	ldr	r3, [r7, #24]
 80024b4:	801a      	strh	r2, [r3, #0]
 80024b6:	e062      	b.n	800257e <PCD_EP_ISR_Handler+0x6ae>
 80024b8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80024ba:	785b      	ldrb	r3, [r3, #1]
 80024bc:	2b01      	cmp	r3, #1
 80024be:	d15e      	bne.n	800257e <PCD_EP_ISR_Handler+0x6ae>
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	627b      	str	r3, [r7, #36]	@ 0x24
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	2250      	movs	r2, #80	@ 0x50
 80024cc:	5a9b      	ldrh	r3, [r3, r2]
 80024ce:	b29b      	uxth	r3, r3
 80024d0:	001a      	movs	r2, r3
 80024d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024d4:	189b      	adds	r3, r3, r2
 80024d6:	627b      	str	r3, [r7, #36]	@ 0x24
 80024d8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80024da:	781b      	ldrb	r3, [r3, #0]
 80024dc:	00da      	lsls	r2, r3, #3
 80024de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024e0:	18d3      	adds	r3, r2, r3
 80024e2:	4a4a      	ldr	r2, [pc, #296]	@ (800260c <PCD_EP_ISR_Handler+0x73c>)
 80024e4:	4694      	mov	ip, r2
 80024e6:	4463      	add	r3, ip
 80024e8:	623b      	str	r3, [r7, #32]
 80024ea:	6a3b      	ldr	r3, [r7, #32]
 80024ec:	2200      	movs	r2, #0
 80024ee:	801a      	strh	r2, [r3, #0]
 80024f0:	e045      	b.n	800257e <PCD_EP_ISR_Handler+0x6ae>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	637b      	str	r3, [r7, #52]	@ 0x34
 80024f8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80024fa:	785b      	ldrb	r3, [r3, #1]
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d125      	bne.n	800254c <PCD_EP_ISR_Handler+0x67c>
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	2250      	movs	r2, #80	@ 0x50
 800250c:	5a9b      	ldrh	r3, [r3, r2]
 800250e:	b29b      	uxth	r3, r3
 8002510:	001a      	movs	r2, r3
 8002512:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002514:	189b      	adds	r3, r3, r2
 8002516:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002518:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800251a:	781b      	ldrb	r3, [r3, #0]
 800251c:	00da      	lsls	r2, r3, #3
 800251e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002520:	18d3      	adds	r3, r2, r3
 8002522:	4a3b      	ldr	r2, [pc, #236]	@ (8002610 <PCD_EP_ISR_Handler+0x740>)
 8002524:	4694      	mov	ip, r2
 8002526:	4463      	add	r3, ip
 8002528:	62bb      	str	r3, [r7, #40]	@ 0x28
 800252a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800252c:	881b      	ldrh	r3, [r3, #0]
 800252e:	b29b      	uxth	r3, r3
 8002530:	059b      	lsls	r3, r3, #22
 8002532:	0d9b      	lsrs	r3, r3, #22
 8002534:	b29a      	uxth	r2, r3
 8002536:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002538:	801a      	strh	r2, [r3, #0]
 800253a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800253c:	881b      	ldrh	r3, [r3, #0]
 800253e:	b29b      	uxth	r3, r3
 8002540:	4a35      	ldr	r2, [pc, #212]	@ (8002618 <PCD_EP_ISR_Handler+0x748>)
 8002542:	4313      	orrs	r3, r2
 8002544:	b29a      	uxth	r2, r3
 8002546:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002548:	801a      	strh	r2, [r3, #0]
 800254a:	e018      	b.n	800257e <PCD_EP_ISR_Handler+0x6ae>
 800254c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800254e:	785b      	ldrb	r3, [r3, #1]
 8002550:	2b01      	cmp	r3, #1
 8002552:	d114      	bne.n	800257e <PCD_EP_ISR_Handler+0x6ae>
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	2250      	movs	r2, #80	@ 0x50
 800255a:	5a9b      	ldrh	r3, [r3, r2]
 800255c:	b29b      	uxth	r3, r3
 800255e:	001a      	movs	r2, r3
 8002560:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002562:	189b      	adds	r3, r3, r2
 8002564:	637b      	str	r3, [r7, #52]	@ 0x34
 8002566:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002568:	781b      	ldrb	r3, [r3, #0]
 800256a:	00da      	lsls	r2, r3, #3
 800256c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800256e:	18d3      	adds	r3, r2, r3
 8002570:	4a27      	ldr	r2, [pc, #156]	@ (8002610 <PCD_EP_ISR_Handler+0x740>)
 8002572:	4694      	mov	ip, r2
 8002574:	4463      	add	r3, ip
 8002576:	633b      	str	r3, [r7, #48]	@ 0x30
 8002578:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800257a:	2200      	movs	r2, #0
 800257c:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800257e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002580:	781a      	ldrb	r2, [r3, #0]
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	0011      	movs	r1, r2
 8002586:	0018      	movs	r0, r3
 8002588:	f006 fb5c 	bl	8008c44 <HAL_PCD_DataInStageCallback>
 800258c:	e065      	b.n	800265a <PCD_EP_ISR_Handler+0x78a>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 800258e:	233e      	movs	r3, #62	@ 0x3e
 8002590:	18fb      	adds	r3, r7, r3
 8002592:	881a      	ldrh	r2, [r3, #0]
 8002594:	2380      	movs	r3, #128	@ 0x80
 8002596:	005b      	lsls	r3, r3, #1
 8002598:	4013      	ands	r3, r2
 800259a:	d156      	bne.n	800264a <PCD_EP_ISR_Handler+0x77a>
          {
            /* Multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	2250      	movs	r2, #80	@ 0x50
 80025a2:	5a9b      	ldrh	r3, [r3, r2]
 80025a4:	b29b      	uxth	r3, r3
 80025a6:	001a      	movs	r2, r3
 80025a8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80025aa:	781b      	ldrb	r3, [r3, #0]
 80025ac:	00db      	lsls	r3, r3, #3
 80025ae:	18d2      	adds	r2, r2, r3
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	18d3      	adds	r3, r2, r3
 80025b6:	4a15      	ldr	r2, [pc, #84]	@ (800260c <PCD_EP_ISR_Handler+0x73c>)
 80025b8:	4694      	mov	ip, r2
 80025ba:	4463      	add	r3, ip
 80025bc:	881a      	ldrh	r2, [r3, #0]
 80025be:	213a      	movs	r1, #58	@ 0x3a
 80025c0:	187b      	adds	r3, r7, r1
 80025c2:	0592      	lsls	r2, r2, #22
 80025c4:	0d92      	lsrs	r2, r2, #22
 80025c6:	801a      	strh	r2, [r3, #0]

            if (ep->xfer_len > TxPctSize)
 80025c8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80025ca:	699a      	ldr	r2, [r3, #24]
 80025cc:	187b      	adds	r3, r7, r1
 80025ce:	881b      	ldrh	r3, [r3, #0]
 80025d0:	429a      	cmp	r2, r3
 80025d2:	d907      	bls.n	80025e4 <PCD_EP_ISR_Handler+0x714>
            {
              ep->xfer_len -= TxPctSize;
 80025d4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80025d6:	699a      	ldr	r2, [r3, #24]
 80025d8:	187b      	adds	r3, r7, r1
 80025da:	881b      	ldrh	r3, [r3, #0]
 80025dc:	1ad2      	subs	r2, r2, r3
 80025de:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80025e0:	619a      	str	r2, [r3, #24]
 80025e2:	e002      	b.n	80025ea <PCD_EP_ISR_Handler+0x71a>
            }
            else
            {
              ep->xfer_len = 0U;
 80025e4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80025e6:	2200      	movs	r2, #0
 80025e8:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 80025ea:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80025ec:	699b      	ldr	r3, [r3, #24]
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d114      	bne.n	800261c <PCD_EP_ISR_Handler+0x74c>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80025f2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80025f4:	781a      	ldrb	r2, [r3, #0]
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	0011      	movs	r1, r2
 80025fa:	0018      	movs	r0, r3
 80025fc:	f006 fb22 	bl	8008c44 <HAL_PCD_DataInStageCallback>
 8002600:	e02b      	b.n	800265a <PCD_EP_ISR_Handler+0x78a>
 8002602:	46c0      	nop			@ (mov r8, r8)
 8002604:	ffff8f8f 	.word	0xffff8f8f
 8002608:	ffff80c0 	.word	0xffff80c0
 800260c:	00000402 	.word	0x00000402
 8002610:	00000406 	.word	0x00000406
 8002614:	ffff8f0f 	.word	0xffff8f0f
 8002618:	ffff8000 	.word	0xffff8000
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 800261c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800261e:	695a      	ldr	r2, [r3, #20]
 8002620:	213a      	movs	r1, #58	@ 0x3a
 8002622:	187b      	adds	r3, r7, r1
 8002624:	881b      	ldrh	r3, [r3, #0]
 8002626:	18d2      	adds	r2, r2, r3
 8002628:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800262a:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 800262c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800262e:	69da      	ldr	r2, [r3, #28]
 8002630:	187b      	adds	r3, r7, r1
 8002632:	881b      	ldrh	r3, [r3, #0]
 8002634:	18d2      	adds	r2, r2, r3
 8002636:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002638:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002640:	0011      	movs	r1, r2
 8002642:	0018      	movs	r0, r3
 8002644:	f003 fc26 	bl	8005e94 <USB_EPStartXfer>
 8002648:	e007      	b.n	800265a <PCD_EP_ISR_Handler+0x78a>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 800264a:	233e      	movs	r3, #62	@ 0x3e
 800264c:	18fb      	adds	r3, r7, r3
 800264e:	881a      	ldrh	r2, [r3, #0]
 8002650:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	0018      	movs	r0, r3
 8002656:	f000 f92b 	bl	80028b0 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	2244      	movs	r2, #68	@ 0x44
 8002660:	5a9b      	ldrh	r3, [r3, r2]
 8002662:	b29b      	uxth	r3, r3
 8002664:	b21b      	sxth	r3, r3
 8002666:	2b00      	cmp	r3, #0
 8002668:	da01      	bge.n	800266e <PCD_EP_ISR_Handler+0x79e>
 800266a:	f7ff fc37 	bl	8001edc <PCD_EP_ISR_Handler+0xc>
        }
      }
    }
  }

  return HAL_OK;
 800266e:	2300      	movs	r3, #0
}
 8002670:	0018      	movs	r0, r3
 8002672:	46bd      	mov	sp, r7
 8002674:	b014      	add	sp, #80	@ 0x50
 8002676:	bdb0      	pop	{r4, r5, r7, pc}

08002678 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8002678:	b590      	push	{r4, r7, lr}
 800267a:	b089      	sub	sp, #36	@ 0x24
 800267c:	af00      	add	r7, sp, #0
 800267e:	60f8      	str	r0, [r7, #12]
 8002680:	60b9      	str	r1, [r7, #8]
 8002682:	1dbb      	adds	r3, r7, #6
 8002684:	801a      	strh	r2, [r3, #0]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8002686:	1dbb      	adds	r3, r7, #6
 8002688:	881a      	ldrh	r2, [r3, #0]
 800268a:	2380      	movs	r3, #128	@ 0x80
 800268c:	01db      	lsls	r3, r3, #7
 800268e:	4013      	ands	r3, r2
 8002690:	d100      	bne.n	8002694 <HAL_PCD_EP_DB_Receive+0x1c>
 8002692:	e07d      	b.n	8002790 <HAL_PCD_EP_DB_Receive+0x118>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	2250      	movs	r2, #80	@ 0x50
 800269a:	5a9b      	ldrh	r3, [r3, r2]
 800269c:	b29b      	uxth	r3, r3
 800269e:	001a      	movs	r2, r3
 80026a0:	68bb      	ldr	r3, [r7, #8]
 80026a2:	781b      	ldrb	r3, [r3, #0]
 80026a4:	00db      	lsls	r3, r3, #3
 80026a6:	18d2      	adds	r2, r2, r3
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	18d3      	adds	r3, r2, r3
 80026ae:	4a7a      	ldr	r2, [pc, #488]	@ (8002898 <HAL_PCD_EP_DB_Receive+0x220>)
 80026b0:	4694      	mov	ip, r2
 80026b2:	4463      	add	r3, ip
 80026b4:	881a      	ldrh	r2, [r3, #0]
 80026b6:	211a      	movs	r1, #26
 80026b8:	187b      	adds	r3, r7, r1
 80026ba:	0592      	lsls	r2, r2, #22
 80026bc:	0d92      	lsrs	r2, r2, #22
 80026be:	801a      	strh	r2, [r3, #0]

    if (ep->xfer_len >= count)
 80026c0:	68bb      	ldr	r3, [r7, #8]
 80026c2:	699a      	ldr	r2, [r3, #24]
 80026c4:	187b      	adds	r3, r7, r1
 80026c6:	881b      	ldrh	r3, [r3, #0]
 80026c8:	429a      	cmp	r2, r3
 80026ca:	d307      	bcc.n	80026dc <HAL_PCD_EP_DB_Receive+0x64>
    {
      ep->xfer_len -= count;
 80026cc:	68bb      	ldr	r3, [r7, #8]
 80026ce:	699a      	ldr	r2, [r3, #24]
 80026d0:	187b      	adds	r3, r7, r1
 80026d2:	881b      	ldrh	r3, [r3, #0]
 80026d4:	1ad2      	subs	r2, r2, r3
 80026d6:	68bb      	ldr	r3, [r7, #8]
 80026d8:	619a      	str	r2, [r3, #24]
 80026da:	e002      	b.n	80026e2 <HAL_PCD_EP_DB_Receive+0x6a>
    }
    else
    {
      ep->xfer_len = 0U;
 80026dc:	68bb      	ldr	r3, [r7, #8]
 80026de:	2200      	movs	r2, #0
 80026e0:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 80026e2:	68bb      	ldr	r3, [r7, #8]
 80026e4:	699b      	ldr	r3, [r3, #24]
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d121      	bne.n	800272e <HAL_PCD_EP_DB_Receive+0xb6>
    {
      /* Set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	001a      	movs	r2, r3
 80026f0:	68bb      	ldr	r3, [r7, #8]
 80026f2:	781b      	ldrb	r3, [r3, #0]
 80026f4:	009b      	lsls	r3, r3, #2
 80026f6:	18d3      	adds	r3, r2, r3
 80026f8:	881b      	ldrh	r3, [r3, #0]
 80026fa:	b29a      	uxth	r2, r3
 80026fc:	2018      	movs	r0, #24
 80026fe:	183b      	adds	r3, r7, r0
 8002700:	4966      	ldr	r1, [pc, #408]	@ (800289c <HAL_PCD_EP_DB_Receive+0x224>)
 8002702:	400a      	ands	r2, r1
 8002704:	801a      	strh	r2, [r3, #0]
 8002706:	183b      	adds	r3, r7, r0
 8002708:	183a      	adds	r2, r7, r0
 800270a:	8812      	ldrh	r2, [r2, #0]
 800270c:	2180      	movs	r1, #128	@ 0x80
 800270e:	0189      	lsls	r1, r1, #6
 8002710:	404a      	eors	r2, r1
 8002712:	801a      	strh	r2, [r3, #0]
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	001a      	movs	r2, r3
 800271a:	68bb      	ldr	r3, [r7, #8]
 800271c:	781b      	ldrb	r3, [r3, #0]
 800271e:	009b      	lsls	r3, r3, #2
 8002720:	18d3      	adds	r3, r2, r3
 8002722:	183a      	adds	r2, r7, r0
 8002724:	8812      	ldrh	r2, [r2, #0]
 8002726:	495e      	ldr	r1, [pc, #376]	@ (80028a0 <HAL_PCD_EP_DB_Receive+0x228>)
 8002728:	430a      	orrs	r2, r1
 800272a:	b292      	uxth	r2, r2
 800272c:	801a      	strh	r2, [r3, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800272e:	1dbb      	adds	r3, r7, #6
 8002730:	881b      	ldrh	r3, [r3, #0]
 8002732:	2240      	movs	r2, #64	@ 0x40
 8002734:	4013      	ands	r3, r2
 8002736:	d01a      	beq.n	800276e <HAL_PCD_EP_DB_Receive+0xf6>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	001a      	movs	r2, r3
 800273e:	68bb      	ldr	r3, [r7, #8]
 8002740:	781b      	ldrb	r3, [r3, #0]
 8002742:	009b      	lsls	r3, r3, #2
 8002744:	18d3      	adds	r3, r2, r3
 8002746:	881b      	ldrh	r3, [r3, #0]
 8002748:	b29a      	uxth	r2, r3
 800274a:	2016      	movs	r0, #22
 800274c:	183b      	adds	r3, r7, r0
 800274e:	4955      	ldr	r1, [pc, #340]	@ (80028a4 <HAL_PCD_EP_DB_Receive+0x22c>)
 8002750:	400a      	ands	r2, r1
 8002752:	801a      	strh	r2, [r3, #0]
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	001a      	movs	r2, r3
 800275a:	68bb      	ldr	r3, [r7, #8]
 800275c:	781b      	ldrb	r3, [r3, #0]
 800275e:	009b      	lsls	r3, r3, #2
 8002760:	18d3      	adds	r3, r2, r3
 8002762:	183a      	adds	r2, r7, r0
 8002764:	8812      	ldrh	r2, [r2, #0]
 8002766:	4950      	ldr	r1, [pc, #320]	@ (80028a8 <HAL_PCD_EP_DB_Receive+0x230>)
 8002768:	430a      	orrs	r2, r1
 800276a:	b292      	uxth	r2, r2
 800276c:	801a      	strh	r2, [r3, #0]
    }

    if (count != 0U)
 800276e:	241a      	movs	r4, #26
 8002770:	193b      	adds	r3, r7, r4
 8002772:	881b      	ldrh	r3, [r3, #0]
 8002774:	2b00      	cmp	r3, #0
 8002776:	d100      	bne.n	800277a <HAL_PCD_EP_DB_Receive+0x102>
 8002778:	e086      	b.n	8002888 <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	6818      	ldr	r0, [r3, #0]
 800277e:	68bb      	ldr	r3, [r7, #8]
 8002780:	6959      	ldr	r1, [r3, #20]
 8002782:	68bb      	ldr	r3, [r7, #8]
 8002784:	891a      	ldrh	r2, [r3, #8]
 8002786:	193b      	adds	r3, r7, r4
 8002788:	881b      	ldrh	r3, [r3, #0]
 800278a:	f004 faed 	bl	8006d68 <USB_ReadPMA>
 800278e:	e07b      	b.n	8002888 <HAL_PCD_EP_DB_Receive+0x210>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	2250      	movs	r2, #80	@ 0x50
 8002796:	5a9b      	ldrh	r3, [r3, r2]
 8002798:	b29b      	uxth	r3, r3
 800279a:	001a      	movs	r2, r3
 800279c:	68bb      	ldr	r3, [r7, #8]
 800279e:	781b      	ldrb	r3, [r3, #0]
 80027a0:	00db      	lsls	r3, r3, #3
 80027a2:	18d2      	adds	r2, r2, r3
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	18d3      	adds	r3, r2, r3
 80027aa:	4a40      	ldr	r2, [pc, #256]	@ (80028ac <HAL_PCD_EP_DB_Receive+0x234>)
 80027ac:	4694      	mov	ip, r2
 80027ae:	4463      	add	r3, ip
 80027b0:	881a      	ldrh	r2, [r3, #0]
 80027b2:	211a      	movs	r1, #26
 80027b4:	187b      	adds	r3, r7, r1
 80027b6:	0592      	lsls	r2, r2, #22
 80027b8:	0d92      	lsrs	r2, r2, #22
 80027ba:	801a      	strh	r2, [r3, #0]

    if (ep->xfer_len >= count)
 80027bc:	68bb      	ldr	r3, [r7, #8]
 80027be:	699a      	ldr	r2, [r3, #24]
 80027c0:	187b      	adds	r3, r7, r1
 80027c2:	881b      	ldrh	r3, [r3, #0]
 80027c4:	429a      	cmp	r2, r3
 80027c6:	d307      	bcc.n	80027d8 <HAL_PCD_EP_DB_Receive+0x160>
    {
      ep->xfer_len -= count;
 80027c8:	68bb      	ldr	r3, [r7, #8]
 80027ca:	699a      	ldr	r2, [r3, #24]
 80027cc:	187b      	adds	r3, r7, r1
 80027ce:	881b      	ldrh	r3, [r3, #0]
 80027d0:	1ad2      	subs	r2, r2, r3
 80027d2:	68bb      	ldr	r3, [r7, #8]
 80027d4:	619a      	str	r2, [r3, #24]
 80027d6:	e002      	b.n	80027de <HAL_PCD_EP_DB_Receive+0x166>
    }
    else
    {
      ep->xfer_len = 0U;
 80027d8:	68bb      	ldr	r3, [r7, #8]
 80027da:	2200      	movs	r2, #0
 80027dc:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 80027de:	68bb      	ldr	r3, [r7, #8]
 80027e0:	699b      	ldr	r3, [r3, #24]
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d121      	bne.n	800282a <HAL_PCD_EP_DB_Receive+0x1b2>
    {
      /* Set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	001a      	movs	r2, r3
 80027ec:	68bb      	ldr	r3, [r7, #8]
 80027ee:	781b      	ldrb	r3, [r3, #0]
 80027f0:	009b      	lsls	r3, r3, #2
 80027f2:	18d3      	adds	r3, r2, r3
 80027f4:	881b      	ldrh	r3, [r3, #0]
 80027f6:	b29a      	uxth	r2, r3
 80027f8:	201e      	movs	r0, #30
 80027fa:	183b      	adds	r3, r7, r0
 80027fc:	4927      	ldr	r1, [pc, #156]	@ (800289c <HAL_PCD_EP_DB_Receive+0x224>)
 80027fe:	400a      	ands	r2, r1
 8002800:	801a      	strh	r2, [r3, #0]
 8002802:	183b      	adds	r3, r7, r0
 8002804:	183a      	adds	r2, r7, r0
 8002806:	8812      	ldrh	r2, [r2, #0]
 8002808:	2180      	movs	r1, #128	@ 0x80
 800280a:	0189      	lsls	r1, r1, #6
 800280c:	404a      	eors	r2, r1
 800280e:	801a      	strh	r2, [r3, #0]
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	001a      	movs	r2, r3
 8002816:	68bb      	ldr	r3, [r7, #8]
 8002818:	781b      	ldrb	r3, [r3, #0]
 800281a:	009b      	lsls	r3, r3, #2
 800281c:	18d3      	adds	r3, r2, r3
 800281e:	183a      	adds	r2, r7, r0
 8002820:	8812      	ldrh	r2, [r2, #0]
 8002822:	491f      	ldr	r1, [pc, #124]	@ (80028a0 <HAL_PCD_EP_DB_Receive+0x228>)
 8002824:	430a      	orrs	r2, r1
 8002826:	b292      	uxth	r2, r2
 8002828:	801a      	strh	r2, [r3, #0]
    }

    /* Need to FreeUser Buffer */
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 800282a:	1dbb      	adds	r3, r7, #6
 800282c:	881b      	ldrh	r3, [r3, #0]
 800282e:	2240      	movs	r2, #64	@ 0x40
 8002830:	4013      	ands	r3, r2
 8002832:	d11a      	bne.n	800286a <HAL_PCD_EP_DB_Receive+0x1f2>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	001a      	movs	r2, r3
 800283a:	68bb      	ldr	r3, [r7, #8]
 800283c:	781b      	ldrb	r3, [r3, #0]
 800283e:	009b      	lsls	r3, r3, #2
 8002840:	18d3      	adds	r3, r2, r3
 8002842:	881b      	ldrh	r3, [r3, #0]
 8002844:	b29a      	uxth	r2, r3
 8002846:	201c      	movs	r0, #28
 8002848:	183b      	adds	r3, r7, r0
 800284a:	4916      	ldr	r1, [pc, #88]	@ (80028a4 <HAL_PCD_EP_DB_Receive+0x22c>)
 800284c:	400a      	ands	r2, r1
 800284e:	801a      	strh	r2, [r3, #0]
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	001a      	movs	r2, r3
 8002856:	68bb      	ldr	r3, [r7, #8]
 8002858:	781b      	ldrb	r3, [r3, #0]
 800285a:	009b      	lsls	r3, r3, #2
 800285c:	18d3      	adds	r3, r2, r3
 800285e:	183a      	adds	r2, r7, r0
 8002860:	8812      	ldrh	r2, [r2, #0]
 8002862:	4911      	ldr	r1, [pc, #68]	@ (80028a8 <HAL_PCD_EP_DB_Receive+0x230>)
 8002864:	430a      	orrs	r2, r1
 8002866:	b292      	uxth	r2, r2
 8002868:	801a      	strh	r2, [r3, #0]
    }

    if (count != 0U)
 800286a:	241a      	movs	r4, #26
 800286c:	193b      	adds	r3, r7, r4
 800286e:	881b      	ldrh	r3, [r3, #0]
 8002870:	2b00      	cmp	r3, #0
 8002872:	d009      	beq.n	8002888 <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	6818      	ldr	r0, [r3, #0]
 8002878:	68bb      	ldr	r3, [r7, #8]
 800287a:	6959      	ldr	r1, [r3, #20]
 800287c:	68bb      	ldr	r3, [r7, #8]
 800287e:	895a      	ldrh	r2, [r3, #10]
 8002880:	193b      	adds	r3, r7, r4
 8002882:	881b      	ldrh	r3, [r3, #0]
 8002884:	f004 fa70 	bl	8006d68 <USB_ReadPMA>
    }
  }

  return count;
 8002888:	231a      	movs	r3, #26
 800288a:	18fb      	adds	r3, r7, r3
 800288c:	881b      	ldrh	r3, [r3, #0]
}
 800288e:	0018      	movs	r0, r3
 8002890:	46bd      	mov	sp, r7
 8002892:	b009      	add	sp, #36	@ 0x24
 8002894:	bd90      	pop	{r4, r7, pc}
 8002896:	46c0      	nop			@ (mov r8, r8)
 8002898:	00000402 	.word	0x00000402
 800289c:	ffffbf8f 	.word	0xffffbf8f
 80028a0:	ffff8080 	.word	0xffff8080
 80028a4:	ffff8f8f 	.word	0xffff8f8f
 80028a8:	ffff80c0 	.word	0xffff80c0
 80028ac:	00000406 	.word	0x00000406

080028b0 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 80028b0:	b580      	push	{r7, lr}
 80028b2:	b0a6      	sub	sp, #152	@ 0x98
 80028b4:	af00      	add	r7, sp, #0
 80028b6:	60f8      	str	r0, [r7, #12]
 80028b8:	60b9      	str	r1, [r7, #8]
 80028ba:	1dbb      	adds	r3, r7, #6
 80028bc:	801a      	strh	r2, [r3, #0]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80028be:	1dbb      	adds	r3, r7, #6
 80028c0:	881b      	ldrh	r3, [r3, #0]
 80028c2:	2240      	movs	r2, #64	@ 0x40
 80028c4:	4013      	ands	r3, r2
 80028c6:	d100      	bne.n	80028ca <HAL_PCD_EP_DB_Transmit+0x1a>
 80028c8:	e1f9      	b.n	8002cbe <HAL_PCD_EP_DB_Transmit+0x40e>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	2250      	movs	r2, #80	@ 0x50
 80028d0:	5a9b      	ldrh	r3, [r3, r2]
 80028d2:	b29b      	uxth	r3, r3
 80028d4:	001a      	movs	r2, r3
 80028d6:	68bb      	ldr	r3, [r7, #8]
 80028d8:	781b      	ldrb	r3, [r3, #0]
 80028da:	00db      	lsls	r3, r3, #3
 80028dc:	18d2      	adds	r2, r2, r3
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	18d3      	adds	r3, r2, r3
 80028e4:	4ace      	ldr	r2, [pc, #824]	@ (8002c20 <HAL_PCD_EP_DB_Transmit+0x370>)
 80028e6:	4694      	mov	ip, r2
 80028e8:	4463      	add	r3, ip
 80028ea:	881a      	ldrh	r2, [r3, #0]
 80028ec:	2196      	movs	r1, #150	@ 0x96
 80028ee:	187b      	adds	r3, r7, r1
 80028f0:	0592      	lsls	r2, r2, #22
 80028f2:	0d92      	lsrs	r2, r2, #22
 80028f4:	801a      	strh	r2, [r3, #0]

    if (ep->xfer_len > TxPctSize)
 80028f6:	68bb      	ldr	r3, [r7, #8]
 80028f8:	699a      	ldr	r2, [r3, #24]
 80028fa:	187b      	adds	r3, r7, r1
 80028fc:	881b      	ldrh	r3, [r3, #0]
 80028fe:	429a      	cmp	r2, r3
 8002900:	d907      	bls.n	8002912 <HAL_PCD_EP_DB_Transmit+0x62>
    {
      ep->xfer_len -= TxPctSize;
 8002902:	68bb      	ldr	r3, [r7, #8]
 8002904:	699a      	ldr	r2, [r3, #24]
 8002906:	187b      	adds	r3, r7, r1
 8002908:	881b      	ldrh	r3, [r3, #0]
 800290a:	1ad2      	subs	r2, r2, r3
 800290c:	68bb      	ldr	r3, [r7, #8]
 800290e:	619a      	str	r2, [r3, #24]
 8002910:	e002      	b.n	8002918 <HAL_PCD_EP_DB_Transmit+0x68>
    }
    else
    {
      ep->xfer_len = 0U;
 8002912:	68bb      	ldr	r3, [r7, #8]
 8002914:	2200      	movs	r2, #0
 8002916:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8002918:	68bb      	ldr	r3, [r7, #8]
 800291a:	699b      	ldr	r3, [r3, #24]
 800291c:	2b00      	cmp	r3, #0
 800291e:	d000      	beq.n	8002922 <HAL_PCD_EP_DB_Transmit+0x72>
 8002920:	e0da      	b.n	8002ad8 <HAL_PCD_EP_DB_Transmit+0x228>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002922:	68bb      	ldr	r3, [r7, #8]
 8002924:	785b      	ldrb	r3, [r3, #1]
 8002926:	2b00      	cmp	r3, #0
 8002928:	d125      	bne.n	8002976 <HAL_PCD_EP_DB_Transmit+0xc6>
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	633b      	str	r3, [r7, #48]	@ 0x30
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	2250      	movs	r2, #80	@ 0x50
 8002936:	5a9b      	ldrh	r3, [r3, r2]
 8002938:	b29b      	uxth	r3, r3
 800293a:	001a      	movs	r2, r3
 800293c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800293e:	189b      	adds	r3, r3, r2
 8002940:	633b      	str	r3, [r7, #48]	@ 0x30
 8002942:	68bb      	ldr	r3, [r7, #8]
 8002944:	781b      	ldrb	r3, [r3, #0]
 8002946:	00da      	lsls	r2, r3, #3
 8002948:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800294a:	18d3      	adds	r3, r2, r3
 800294c:	4ab4      	ldr	r2, [pc, #720]	@ (8002c20 <HAL_PCD_EP_DB_Transmit+0x370>)
 800294e:	4694      	mov	ip, r2
 8002950:	4463      	add	r3, ip
 8002952:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002954:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002956:	881b      	ldrh	r3, [r3, #0]
 8002958:	b29b      	uxth	r3, r3
 800295a:	059b      	lsls	r3, r3, #22
 800295c:	0d9b      	lsrs	r3, r3, #22
 800295e:	b29a      	uxth	r2, r3
 8002960:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002962:	801a      	strh	r2, [r3, #0]
 8002964:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002966:	881b      	ldrh	r3, [r3, #0]
 8002968:	b29b      	uxth	r3, r3
 800296a:	4aae      	ldr	r2, [pc, #696]	@ (8002c24 <HAL_PCD_EP_DB_Transmit+0x374>)
 800296c:	4313      	orrs	r3, r2
 800296e:	b29a      	uxth	r2, r3
 8002970:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002972:	801a      	strh	r2, [r3, #0]
 8002974:	e01b      	b.n	80029ae <HAL_PCD_EP_DB_Transmit+0xfe>
 8002976:	68bb      	ldr	r3, [r7, #8]
 8002978:	785b      	ldrb	r3, [r3, #1]
 800297a:	2b01      	cmp	r3, #1
 800297c:	d117      	bne.n	80029ae <HAL_PCD_EP_DB_Transmit+0xfe>
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	2250      	movs	r2, #80	@ 0x50
 800298a:	5a9b      	ldrh	r3, [r3, r2]
 800298c:	b29b      	uxth	r3, r3
 800298e:	001a      	movs	r2, r3
 8002990:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002992:	189b      	adds	r3, r3, r2
 8002994:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002996:	68bb      	ldr	r3, [r7, #8]
 8002998:	781b      	ldrb	r3, [r3, #0]
 800299a:	00da      	lsls	r2, r3, #3
 800299c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800299e:	18d3      	adds	r3, r2, r3
 80029a0:	4a9f      	ldr	r2, [pc, #636]	@ (8002c20 <HAL_PCD_EP_DB_Transmit+0x370>)
 80029a2:	4694      	mov	ip, r2
 80029a4:	4463      	add	r3, ip
 80029a6:	637b      	str	r3, [r7, #52]	@ 0x34
 80029a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80029aa:	2200      	movs	r2, #0
 80029ac:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	62bb      	str	r3, [r7, #40]	@ 0x28
 80029b4:	68bb      	ldr	r3, [r7, #8]
 80029b6:	785b      	ldrb	r3, [r3, #1]
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d125      	bne.n	8002a08 <HAL_PCD_EP_DB_Transmit+0x158>
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	623b      	str	r3, [r7, #32]
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	2250      	movs	r2, #80	@ 0x50
 80029c8:	5a9b      	ldrh	r3, [r3, r2]
 80029ca:	b29b      	uxth	r3, r3
 80029cc:	001a      	movs	r2, r3
 80029ce:	6a3b      	ldr	r3, [r7, #32]
 80029d0:	189b      	adds	r3, r3, r2
 80029d2:	623b      	str	r3, [r7, #32]
 80029d4:	68bb      	ldr	r3, [r7, #8]
 80029d6:	781b      	ldrb	r3, [r3, #0]
 80029d8:	00da      	lsls	r2, r3, #3
 80029da:	6a3b      	ldr	r3, [r7, #32]
 80029dc:	18d3      	adds	r3, r2, r3
 80029de:	4a92      	ldr	r2, [pc, #584]	@ (8002c28 <HAL_PCD_EP_DB_Transmit+0x378>)
 80029e0:	4694      	mov	ip, r2
 80029e2:	4463      	add	r3, ip
 80029e4:	61fb      	str	r3, [r7, #28]
 80029e6:	69fb      	ldr	r3, [r7, #28]
 80029e8:	881b      	ldrh	r3, [r3, #0]
 80029ea:	b29b      	uxth	r3, r3
 80029ec:	059b      	lsls	r3, r3, #22
 80029ee:	0d9b      	lsrs	r3, r3, #22
 80029f0:	b29a      	uxth	r2, r3
 80029f2:	69fb      	ldr	r3, [r7, #28]
 80029f4:	801a      	strh	r2, [r3, #0]
 80029f6:	69fb      	ldr	r3, [r7, #28]
 80029f8:	881b      	ldrh	r3, [r3, #0]
 80029fa:	b29b      	uxth	r3, r3
 80029fc:	4a89      	ldr	r2, [pc, #548]	@ (8002c24 <HAL_PCD_EP_DB_Transmit+0x374>)
 80029fe:	4313      	orrs	r3, r2
 8002a00:	b29a      	uxth	r2, r3
 8002a02:	69fb      	ldr	r3, [r7, #28]
 8002a04:	801a      	strh	r2, [r3, #0]
 8002a06:	e018      	b.n	8002a3a <HAL_PCD_EP_DB_Transmit+0x18a>
 8002a08:	68bb      	ldr	r3, [r7, #8]
 8002a0a:	785b      	ldrb	r3, [r3, #1]
 8002a0c:	2b01      	cmp	r3, #1
 8002a0e:	d114      	bne.n	8002a3a <HAL_PCD_EP_DB_Transmit+0x18a>
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	2250      	movs	r2, #80	@ 0x50
 8002a16:	5a9b      	ldrh	r3, [r3, r2]
 8002a18:	b29b      	uxth	r3, r3
 8002a1a:	001a      	movs	r2, r3
 8002a1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002a1e:	189b      	adds	r3, r3, r2
 8002a20:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002a22:	68bb      	ldr	r3, [r7, #8]
 8002a24:	781b      	ldrb	r3, [r3, #0]
 8002a26:	00da      	lsls	r2, r3, #3
 8002a28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002a2a:	18d3      	adds	r3, r2, r3
 8002a2c:	4a7e      	ldr	r2, [pc, #504]	@ (8002c28 <HAL_PCD_EP_DB_Transmit+0x378>)
 8002a2e:	4694      	mov	ip, r2
 8002a30:	4463      	add	r3, ip
 8002a32:	627b      	str	r3, [r7, #36]	@ 0x24
 8002a34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a36:	2200      	movs	r2, #0
 8002a38:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 8002a3a:	68bb      	ldr	r3, [r7, #8]
 8002a3c:	78db      	ldrb	r3, [r3, #3]
 8002a3e:	2b02      	cmp	r3, #2
 8002a40:	d120      	bne.n	8002a84 <HAL_PCD_EP_DB_Transmit+0x1d4>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	001a      	movs	r2, r3
 8002a48:	68bb      	ldr	r3, [r7, #8]
 8002a4a:	781b      	ldrb	r3, [r3, #0]
 8002a4c:	009b      	lsls	r3, r3, #2
 8002a4e:	18d3      	adds	r3, r2, r3
 8002a50:	881b      	ldrh	r3, [r3, #0]
 8002a52:	b29a      	uxth	r2, r3
 8002a54:	201a      	movs	r0, #26
 8002a56:	183b      	adds	r3, r7, r0
 8002a58:	4974      	ldr	r1, [pc, #464]	@ (8002c2c <HAL_PCD_EP_DB_Transmit+0x37c>)
 8002a5a:	400a      	ands	r2, r1
 8002a5c:	801a      	strh	r2, [r3, #0]
 8002a5e:	183b      	adds	r3, r7, r0
 8002a60:	183a      	adds	r2, r7, r0
 8002a62:	8812      	ldrh	r2, [r2, #0]
 8002a64:	2120      	movs	r1, #32
 8002a66:	404a      	eors	r2, r1
 8002a68:	801a      	strh	r2, [r3, #0]
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	001a      	movs	r2, r3
 8002a70:	68bb      	ldr	r3, [r7, #8]
 8002a72:	781b      	ldrb	r3, [r3, #0]
 8002a74:	009b      	lsls	r3, r3, #2
 8002a76:	18d3      	adds	r3, r2, r3
 8002a78:	183a      	adds	r2, r7, r0
 8002a7a:	8812      	ldrh	r2, [r2, #0]
 8002a7c:	496c      	ldr	r1, [pc, #432]	@ (8002c30 <HAL_PCD_EP_DB_Transmit+0x380>)
 8002a7e:	430a      	orrs	r2, r1
 8002a80:	b292      	uxth	r2, r2
 8002a82:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8002a84:	68bb      	ldr	r3, [r7, #8]
 8002a86:	781a      	ldrb	r2, [r3, #0]
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	0011      	movs	r1, r2
 8002a8c:	0018      	movs	r0, r3
 8002a8e:	f006 f8d9 	bl	8008c44 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8002a92:	1dbb      	adds	r3, r7, #6
 8002a94:	881a      	ldrh	r2, [r3, #0]
 8002a96:	2380      	movs	r3, #128	@ 0x80
 8002a98:	01db      	lsls	r3, r3, #7
 8002a9a:	4013      	ands	r3, r2
 8002a9c:	d01a      	beq.n	8002ad4 <HAL_PCD_EP_DB_Transmit+0x224>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	001a      	movs	r2, r3
 8002aa4:	68bb      	ldr	r3, [r7, #8]
 8002aa6:	781b      	ldrb	r3, [r3, #0]
 8002aa8:	009b      	lsls	r3, r3, #2
 8002aaa:	18d3      	adds	r3, r2, r3
 8002aac:	881b      	ldrh	r3, [r3, #0]
 8002aae:	b29a      	uxth	r2, r3
 8002ab0:	2018      	movs	r0, #24
 8002ab2:	183b      	adds	r3, r7, r0
 8002ab4:	495f      	ldr	r1, [pc, #380]	@ (8002c34 <HAL_PCD_EP_DB_Transmit+0x384>)
 8002ab6:	400a      	ands	r2, r1
 8002ab8:	801a      	strh	r2, [r3, #0]
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	001a      	movs	r2, r3
 8002ac0:	68bb      	ldr	r3, [r7, #8]
 8002ac2:	781b      	ldrb	r3, [r3, #0]
 8002ac4:	009b      	lsls	r3, r3, #2
 8002ac6:	18d3      	adds	r3, r2, r3
 8002ac8:	183a      	adds	r2, r7, r0
 8002aca:	8812      	ldrh	r2, [r2, #0]
 8002acc:	495a      	ldr	r1, [pc, #360]	@ (8002c38 <HAL_PCD_EP_DB_Transmit+0x388>)
 8002ace:	430a      	orrs	r2, r1
 8002ad0:	b292      	uxth	r2, r2
 8002ad2:	801a      	strh	r2, [r3, #0]
      }

      return HAL_OK;
 8002ad4:	2300      	movs	r3, #0
 8002ad6:	e327      	b.n	8003128 <HAL_PCD_EP_DB_Transmit+0x878>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8002ad8:	1dbb      	adds	r3, r7, #6
 8002ada:	881a      	ldrh	r2, [r3, #0]
 8002adc:	2380      	movs	r3, #128	@ 0x80
 8002ade:	01db      	lsls	r3, r3, #7
 8002ae0:	4013      	ands	r3, r2
 8002ae2:	d01a      	beq.n	8002b1a <HAL_PCD_EP_DB_Transmit+0x26a>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	001a      	movs	r2, r3
 8002aea:	68bb      	ldr	r3, [r7, #8]
 8002aec:	781b      	ldrb	r3, [r3, #0]
 8002aee:	009b      	lsls	r3, r3, #2
 8002af0:	18d3      	adds	r3, r2, r3
 8002af2:	881b      	ldrh	r3, [r3, #0]
 8002af4:	b29a      	uxth	r2, r3
 8002af6:	204e      	movs	r0, #78	@ 0x4e
 8002af8:	183b      	adds	r3, r7, r0
 8002afa:	494e      	ldr	r1, [pc, #312]	@ (8002c34 <HAL_PCD_EP_DB_Transmit+0x384>)
 8002afc:	400a      	ands	r2, r1
 8002afe:	801a      	strh	r2, [r3, #0]
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	001a      	movs	r2, r3
 8002b06:	68bb      	ldr	r3, [r7, #8]
 8002b08:	781b      	ldrb	r3, [r3, #0]
 8002b0a:	009b      	lsls	r3, r3, #2
 8002b0c:	18d3      	adds	r3, r2, r3
 8002b0e:	183a      	adds	r2, r7, r0
 8002b10:	8812      	ldrh	r2, [r2, #0]
 8002b12:	4949      	ldr	r1, [pc, #292]	@ (8002c38 <HAL_PCD_EP_DB_Transmit+0x388>)
 8002b14:	430a      	orrs	r2, r1
 8002b16:	b292      	uxth	r2, r2
 8002b18:	801a      	strh	r2, [r3, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8002b1a:	68bb      	ldr	r3, [r7, #8]
 8002b1c:	2224      	movs	r2, #36	@ 0x24
 8002b1e:	5c9b      	ldrb	r3, [r3, r2]
 8002b20:	2b01      	cmp	r3, #1
 8002b22:	d000      	beq.n	8002b26 <HAL_PCD_EP_DB_Transmit+0x276>
 8002b24:	e2d8      	b.n	80030d8 <HAL_PCD_EP_DB_Transmit+0x828>
      {
        ep->xfer_buff += TxPctSize;
 8002b26:	68bb      	ldr	r3, [r7, #8]
 8002b28:	695a      	ldr	r2, [r3, #20]
 8002b2a:	2196      	movs	r1, #150	@ 0x96
 8002b2c:	187b      	adds	r3, r7, r1
 8002b2e:	881b      	ldrh	r3, [r3, #0]
 8002b30:	18d2      	adds	r2, r2, r3
 8002b32:	68bb      	ldr	r3, [r7, #8]
 8002b34:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8002b36:	68bb      	ldr	r3, [r7, #8]
 8002b38:	69da      	ldr	r2, [r3, #28]
 8002b3a:	187b      	adds	r3, r7, r1
 8002b3c:	881b      	ldrh	r3, [r3, #0]
 8002b3e:	18d2      	adds	r2, r2, r3
 8002b40:	68bb      	ldr	r3, [r7, #8]
 8002b42:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8002b44:	68bb      	ldr	r3, [r7, #8]
 8002b46:	6a1a      	ldr	r2, [r3, #32]
 8002b48:	68bb      	ldr	r3, [r7, #8]
 8002b4a:	691b      	ldr	r3, [r3, #16]
 8002b4c:	429a      	cmp	r2, r3
 8002b4e:	d309      	bcc.n	8002b64 <HAL_PCD_EP_DB_Transmit+0x2b4>
        {
          len = ep->maxpacket;
 8002b50:	68bb      	ldr	r3, [r7, #8]
 8002b52:	691b      	ldr	r3, [r3, #16]
 8002b54:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 8002b56:	68bb      	ldr	r3, [r7, #8]
 8002b58:	6a1a      	ldr	r2, [r3, #32]
 8002b5a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002b5c:	1ad2      	subs	r2, r2, r3
 8002b5e:	68bb      	ldr	r3, [r7, #8]
 8002b60:	621a      	str	r2, [r3, #32]
 8002b62:	e016      	b.n	8002b92 <HAL_PCD_EP_DB_Transmit+0x2e2>
        }
        else if (ep->xfer_len_db == 0U)
 8002b64:	68bb      	ldr	r3, [r7, #8]
 8002b66:	6a1b      	ldr	r3, [r3, #32]
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d108      	bne.n	8002b7e <HAL_PCD_EP_DB_Transmit+0x2ce>
        {
          len = TxPctSize;
 8002b6c:	2396      	movs	r3, #150	@ 0x96
 8002b6e:	18fb      	adds	r3, r7, r3
 8002b70:	881b      	ldrh	r3, [r3, #0]
 8002b72:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 8002b74:	68bb      	ldr	r3, [r7, #8]
 8002b76:	2224      	movs	r2, #36	@ 0x24
 8002b78:	2100      	movs	r1, #0
 8002b7a:	5499      	strb	r1, [r3, r2]
 8002b7c:	e009      	b.n	8002b92 <HAL_PCD_EP_DB_Transmit+0x2e2>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 8002b7e:	68bb      	ldr	r3, [r7, #8]
 8002b80:	2224      	movs	r2, #36	@ 0x24
 8002b82:	2100      	movs	r1, #0
 8002b84:	5499      	strb	r1, [r3, r2]
          len = ep->xfer_len_db;
 8002b86:	68bb      	ldr	r3, [r7, #8]
 8002b88:	6a1b      	ldr	r3, [r3, #32]
 8002b8a:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 8002b8c:	68bb      	ldr	r3, [r7, #8]
 8002b8e:	2200      	movs	r2, #0
 8002b90:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer0 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8002b92:	68bb      	ldr	r3, [r7, #8]
 8002b94:	785b      	ldrb	r3, [r3, #1]
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d169      	bne.n	8002c6e <HAL_PCD_EP_DB_Transmit+0x3be>
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	643b      	str	r3, [r7, #64]	@ 0x40
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	2250      	movs	r2, #80	@ 0x50
 8002ba6:	5a9b      	ldrh	r3, [r3, r2]
 8002ba8:	b29b      	uxth	r3, r3
 8002baa:	001a      	movs	r2, r3
 8002bac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002bae:	189b      	adds	r3, r3, r2
 8002bb0:	643b      	str	r3, [r7, #64]	@ 0x40
 8002bb2:	68bb      	ldr	r3, [r7, #8]
 8002bb4:	781b      	ldrb	r3, [r3, #0]
 8002bb6:	00da      	lsls	r2, r3, #3
 8002bb8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002bba:	18d3      	adds	r3, r2, r3
 8002bbc:	4a18      	ldr	r2, [pc, #96]	@ (8002c20 <HAL_PCD_EP_DB_Transmit+0x370>)
 8002bbe:	4694      	mov	ip, r2
 8002bc0:	4463      	add	r3, ip
 8002bc2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002bc4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002bc6:	881b      	ldrh	r3, [r3, #0]
 8002bc8:	b29b      	uxth	r3, r3
 8002bca:	059b      	lsls	r3, r3, #22
 8002bcc:	0d9b      	lsrs	r3, r3, #22
 8002bce:	b29a      	uxth	r2, r3
 8002bd0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002bd2:	801a      	strh	r2, [r3, #0]
 8002bd4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d108      	bne.n	8002bec <HAL_PCD_EP_DB_Transmit+0x33c>
 8002bda:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002bdc:	881b      	ldrh	r3, [r3, #0]
 8002bde:	b29b      	uxth	r3, r3
 8002be0:	4a10      	ldr	r2, [pc, #64]	@ (8002c24 <HAL_PCD_EP_DB_Transmit+0x374>)
 8002be2:	4313      	orrs	r3, r2
 8002be4:	b29a      	uxth	r2, r3
 8002be6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002be8:	801a      	strh	r2, [r3, #0]
 8002bea:	e05d      	b.n	8002ca8 <HAL_PCD_EP_DB_Transmit+0x3f8>
 8002bec:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002bee:	2b3e      	cmp	r3, #62	@ 0x3e
 8002bf0:	d824      	bhi.n	8002c3c <HAL_PCD_EP_DB_Transmit+0x38c>
 8002bf2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002bf4:	085b      	lsrs	r3, r3, #1
 8002bf6:	653b      	str	r3, [r7, #80]	@ 0x50
 8002bf8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002bfa:	2201      	movs	r2, #1
 8002bfc:	4013      	ands	r3, r2
 8002bfe:	d002      	beq.n	8002c06 <HAL_PCD_EP_DB_Transmit+0x356>
 8002c00:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002c02:	3301      	adds	r3, #1
 8002c04:	653b      	str	r3, [r7, #80]	@ 0x50
 8002c06:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002c08:	881b      	ldrh	r3, [r3, #0]
 8002c0a:	b29a      	uxth	r2, r3
 8002c0c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002c0e:	b29b      	uxth	r3, r3
 8002c10:	029b      	lsls	r3, r3, #10
 8002c12:	b29b      	uxth	r3, r3
 8002c14:	4313      	orrs	r3, r2
 8002c16:	b29a      	uxth	r2, r3
 8002c18:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002c1a:	801a      	strh	r2, [r3, #0]
 8002c1c:	e044      	b.n	8002ca8 <HAL_PCD_EP_DB_Transmit+0x3f8>
 8002c1e:	46c0      	nop			@ (mov r8, r8)
 8002c20:	00000402 	.word	0x00000402
 8002c24:	ffff8000 	.word	0xffff8000
 8002c28:	00000406 	.word	0x00000406
 8002c2c:	ffff8fbf 	.word	0xffff8fbf
 8002c30:	ffff8080 	.word	0xffff8080
 8002c34:	ffff8f8f 	.word	0xffff8f8f
 8002c38:	ffffc080 	.word	0xffffc080
 8002c3c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002c3e:	095b      	lsrs	r3, r3, #5
 8002c40:	653b      	str	r3, [r7, #80]	@ 0x50
 8002c42:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002c44:	221f      	movs	r2, #31
 8002c46:	4013      	ands	r3, r2
 8002c48:	d102      	bne.n	8002c50 <HAL_PCD_EP_DB_Transmit+0x3a0>
 8002c4a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002c4c:	3b01      	subs	r3, #1
 8002c4e:	653b      	str	r3, [r7, #80]	@ 0x50
 8002c50:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002c52:	881b      	ldrh	r3, [r3, #0]
 8002c54:	b29a      	uxth	r2, r3
 8002c56:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002c58:	b29b      	uxth	r3, r3
 8002c5a:	029b      	lsls	r3, r3, #10
 8002c5c:	b29b      	uxth	r3, r3
 8002c5e:	4313      	orrs	r3, r2
 8002c60:	b29b      	uxth	r3, r3
 8002c62:	4ace      	ldr	r2, [pc, #824]	@ (8002f9c <HAL_PCD_EP_DB_Transmit+0x6ec>)
 8002c64:	4313      	orrs	r3, r2
 8002c66:	b29a      	uxth	r2, r3
 8002c68:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002c6a:	801a      	strh	r2, [r3, #0]
 8002c6c:	e01c      	b.n	8002ca8 <HAL_PCD_EP_DB_Transmit+0x3f8>
 8002c6e:	68bb      	ldr	r3, [r7, #8]
 8002c70:	785b      	ldrb	r3, [r3, #1]
 8002c72:	2b01      	cmp	r3, #1
 8002c74:	d118      	bne.n	8002ca8 <HAL_PCD_EP_DB_Transmit+0x3f8>
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	2250      	movs	r2, #80	@ 0x50
 8002c82:	5a9b      	ldrh	r3, [r3, r2]
 8002c84:	b29b      	uxth	r3, r3
 8002c86:	001a      	movs	r2, r3
 8002c88:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002c8a:	189b      	adds	r3, r3, r2
 8002c8c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002c8e:	68bb      	ldr	r3, [r7, #8]
 8002c90:	781b      	ldrb	r3, [r3, #0]
 8002c92:	00da      	lsls	r2, r3, #3
 8002c94:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002c96:	18d3      	adds	r3, r2, r3
 8002c98:	4ac1      	ldr	r2, [pc, #772]	@ (8002fa0 <HAL_PCD_EP_DB_Transmit+0x6f0>)
 8002c9a:	4694      	mov	ip, r2
 8002c9c:	4463      	add	r3, ip
 8002c9e:	647b      	str	r3, [r7, #68]	@ 0x44
 8002ca0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002ca2:	b29a      	uxth	r2, r3
 8002ca4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002ca6:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	6818      	ldr	r0, [r3, #0]
 8002cac:	68bb      	ldr	r3, [r7, #8]
 8002cae:	6959      	ldr	r1, [r3, #20]
 8002cb0:	68bb      	ldr	r3, [r7, #8]
 8002cb2:	891a      	ldrh	r2, [r3, #8]
 8002cb4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002cb6:	b29b      	uxth	r3, r3
 8002cb8:	f004 f80c 	bl	8006cd4 <USB_WritePMA>
 8002cbc:	e20c      	b.n	80030d8 <HAL_PCD_EP_DB_Transmit+0x828>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	2250      	movs	r2, #80	@ 0x50
 8002cc4:	5a9b      	ldrh	r3, [r3, r2]
 8002cc6:	b29b      	uxth	r3, r3
 8002cc8:	001a      	movs	r2, r3
 8002cca:	68bb      	ldr	r3, [r7, #8]
 8002ccc:	781b      	ldrb	r3, [r3, #0]
 8002cce:	00db      	lsls	r3, r3, #3
 8002cd0:	18d2      	adds	r2, r2, r3
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	18d3      	adds	r3, r2, r3
 8002cd8:	4ab2      	ldr	r2, [pc, #712]	@ (8002fa4 <HAL_PCD_EP_DB_Transmit+0x6f4>)
 8002cda:	4694      	mov	ip, r2
 8002cdc:	4463      	add	r3, ip
 8002cde:	881a      	ldrh	r2, [r3, #0]
 8002ce0:	2196      	movs	r1, #150	@ 0x96
 8002ce2:	187b      	adds	r3, r7, r1
 8002ce4:	0592      	lsls	r2, r2, #22
 8002ce6:	0d92      	lsrs	r2, r2, #22
 8002ce8:	801a      	strh	r2, [r3, #0]

    if (ep->xfer_len >= TxPctSize)
 8002cea:	68bb      	ldr	r3, [r7, #8]
 8002cec:	699a      	ldr	r2, [r3, #24]
 8002cee:	187b      	adds	r3, r7, r1
 8002cf0:	881b      	ldrh	r3, [r3, #0]
 8002cf2:	429a      	cmp	r2, r3
 8002cf4:	d307      	bcc.n	8002d06 <HAL_PCD_EP_DB_Transmit+0x456>
    {
      ep->xfer_len -= TxPctSize;
 8002cf6:	68bb      	ldr	r3, [r7, #8]
 8002cf8:	699a      	ldr	r2, [r3, #24]
 8002cfa:	187b      	adds	r3, r7, r1
 8002cfc:	881b      	ldrh	r3, [r3, #0]
 8002cfe:	1ad2      	subs	r2, r2, r3
 8002d00:	68bb      	ldr	r3, [r7, #8]
 8002d02:	619a      	str	r2, [r3, #24]
 8002d04:	e002      	b.n	8002d0c <HAL_PCD_EP_DB_Transmit+0x45c>
    }
    else
    {
      ep->xfer_len = 0U;
 8002d06:	68bb      	ldr	r3, [r7, #8]
 8002d08:	2200      	movs	r2, #0
 8002d0a:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8002d0c:	68bb      	ldr	r3, [r7, #8]
 8002d0e:	699b      	ldr	r3, [r3, #24]
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d000      	beq.n	8002d16 <HAL_PCD_EP_DB_Transmit+0x466>
 8002d14:	e0ee      	b.n	8002ef4 <HAL_PCD_EP_DB_Transmit+0x644>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002d16:	68bb      	ldr	r3, [r7, #8]
 8002d18:	785b      	ldrb	r3, [r3, #1]
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d125      	bne.n	8002d6a <HAL_PCD_EP_DB_Transmit+0x4ba>
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	677b      	str	r3, [r7, #116]	@ 0x74
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	2250      	movs	r2, #80	@ 0x50
 8002d2a:	5a9b      	ldrh	r3, [r3, r2]
 8002d2c:	b29b      	uxth	r3, r3
 8002d2e:	001a      	movs	r2, r3
 8002d30:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002d32:	189b      	adds	r3, r3, r2
 8002d34:	677b      	str	r3, [r7, #116]	@ 0x74
 8002d36:	68bb      	ldr	r3, [r7, #8]
 8002d38:	781b      	ldrb	r3, [r3, #0]
 8002d3a:	00da      	lsls	r2, r3, #3
 8002d3c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002d3e:	18d3      	adds	r3, r2, r3
 8002d40:	4a97      	ldr	r2, [pc, #604]	@ (8002fa0 <HAL_PCD_EP_DB_Transmit+0x6f0>)
 8002d42:	4694      	mov	ip, r2
 8002d44:	4463      	add	r3, ip
 8002d46:	673b      	str	r3, [r7, #112]	@ 0x70
 8002d48:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002d4a:	881b      	ldrh	r3, [r3, #0]
 8002d4c:	b29b      	uxth	r3, r3
 8002d4e:	059b      	lsls	r3, r3, #22
 8002d50:	0d9b      	lsrs	r3, r3, #22
 8002d52:	b29a      	uxth	r2, r3
 8002d54:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002d56:	801a      	strh	r2, [r3, #0]
 8002d58:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002d5a:	881b      	ldrh	r3, [r3, #0]
 8002d5c:	b29b      	uxth	r3, r3
 8002d5e:	4a8f      	ldr	r2, [pc, #572]	@ (8002f9c <HAL_PCD_EP_DB_Transmit+0x6ec>)
 8002d60:	4313      	orrs	r3, r2
 8002d62:	b29a      	uxth	r2, r3
 8002d64:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002d66:	801a      	strh	r2, [r3, #0]
 8002d68:	e01b      	b.n	8002da2 <HAL_PCD_EP_DB_Transmit+0x4f2>
 8002d6a:	68bb      	ldr	r3, [r7, #8]
 8002d6c:	785b      	ldrb	r3, [r3, #1]
 8002d6e:	2b01      	cmp	r3, #1
 8002d70:	d117      	bne.n	8002da2 <HAL_PCD_EP_DB_Transmit+0x4f2>
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	2250      	movs	r2, #80	@ 0x50
 8002d7e:	5a9b      	ldrh	r3, [r3, r2]
 8002d80:	b29b      	uxth	r3, r3
 8002d82:	001a      	movs	r2, r3
 8002d84:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002d86:	189b      	adds	r3, r3, r2
 8002d88:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8002d8a:	68bb      	ldr	r3, [r7, #8]
 8002d8c:	781b      	ldrb	r3, [r3, #0]
 8002d8e:	00da      	lsls	r2, r3, #3
 8002d90:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002d92:	18d3      	adds	r3, r2, r3
 8002d94:	4a82      	ldr	r2, [pc, #520]	@ (8002fa0 <HAL_PCD_EP_DB_Transmit+0x6f0>)
 8002d96:	4694      	mov	ip, r2
 8002d98:	4463      	add	r3, ip
 8002d9a:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002d9c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002d9e:	2200      	movs	r2, #0
 8002da0:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	2284      	movs	r2, #132	@ 0x84
 8002da8:	18ba      	adds	r2, r7, r2
 8002daa:	6013      	str	r3, [r2, #0]
 8002dac:	68bb      	ldr	r3, [r7, #8]
 8002dae:	785b      	ldrb	r3, [r3, #1]
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d130      	bne.n	8002e16 <HAL_PCD_EP_DB_Transmit+0x566>
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	218c      	movs	r1, #140	@ 0x8c
 8002dba:	187a      	adds	r2, r7, r1
 8002dbc:	6013      	str	r3, [r2, #0]
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	2250      	movs	r2, #80	@ 0x50
 8002dc4:	5a9b      	ldrh	r3, [r3, r2]
 8002dc6:	b29b      	uxth	r3, r3
 8002dc8:	001a      	movs	r2, r3
 8002dca:	187b      	adds	r3, r7, r1
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	189b      	adds	r3, r3, r2
 8002dd0:	187a      	adds	r2, r7, r1
 8002dd2:	6013      	str	r3, [r2, #0]
 8002dd4:	68bb      	ldr	r3, [r7, #8]
 8002dd6:	781b      	ldrb	r3, [r3, #0]
 8002dd8:	00da      	lsls	r2, r3, #3
 8002dda:	187b      	adds	r3, r7, r1
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	18d3      	adds	r3, r2, r3
 8002de0:	4a70      	ldr	r2, [pc, #448]	@ (8002fa4 <HAL_PCD_EP_DB_Transmit+0x6f4>)
 8002de2:	4694      	mov	ip, r2
 8002de4:	4463      	add	r3, ip
 8002de6:	2188      	movs	r1, #136	@ 0x88
 8002de8:	187a      	adds	r2, r7, r1
 8002dea:	6013      	str	r3, [r2, #0]
 8002dec:	187b      	adds	r3, r7, r1
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	881b      	ldrh	r3, [r3, #0]
 8002df2:	b29b      	uxth	r3, r3
 8002df4:	059b      	lsls	r3, r3, #22
 8002df6:	0d9b      	lsrs	r3, r3, #22
 8002df8:	b29a      	uxth	r2, r3
 8002dfa:	187b      	adds	r3, r7, r1
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	801a      	strh	r2, [r3, #0]
 8002e00:	187b      	adds	r3, r7, r1
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	881b      	ldrh	r3, [r3, #0]
 8002e06:	b29b      	uxth	r3, r3
 8002e08:	4a64      	ldr	r2, [pc, #400]	@ (8002f9c <HAL_PCD_EP_DB_Transmit+0x6ec>)
 8002e0a:	4313      	orrs	r3, r2
 8002e0c:	b29a      	uxth	r2, r3
 8002e0e:	187b      	adds	r3, r7, r1
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	801a      	strh	r2, [r3, #0]
 8002e14:	e01f      	b.n	8002e56 <HAL_PCD_EP_DB_Transmit+0x5a6>
 8002e16:	68bb      	ldr	r3, [r7, #8]
 8002e18:	785b      	ldrb	r3, [r3, #1]
 8002e1a:	2b01      	cmp	r3, #1
 8002e1c:	d11b      	bne.n	8002e56 <HAL_PCD_EP_DB_Transmit+0x5a6>
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	2250      	movs	r2, #80	@ 0x50
 8002e24:	5a9b      	ldrh	r3, [r3, r2]
 8002e26:	b29b      	uxth	r3, r3
 8002e28:	001a      	movs	r2, r3
 8002e2a:	2184      	movs	r1, #132	@ 0x84
 8002e2c:	187b      	adds	r3, r7, r1
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	189b      	adds	r3, r3, r2
 8002e32:	187a      	adds	r2, r7, r1
 8002e34:	6013      	str	r3, [r2, #0]
 8002e36:	68bb      	ldr	r3, [r7, #8]
 8002e38:	781b      	ldrb	r3, [r3, #0]
 8002e3a:	00da      	lsls	r2, r3, #3
 8002e3c:	187b      	adds	r3, r7, r1
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	18d3      	adds	r3, r2, r3
 8002e42:	4a58      	ldr	r2, [pc, #352]	@ (8002fa4 <HAL_PCD_EP_DB_Transmit+0x6f4>)
 8002e44:	4694      	mov	ip, r2
 8002e46:	4463      	add	r3, ip
 8002e48:	2280      	movs	r2, #128	@ 0x80
 8002e4a:	18b9      	adds	r1, r7, r2
 8002e4c:	600b      	str	r3, [r1, #0]
 8002e4e:	18bb      	adds	r3, r7, r2
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	2200      	movs	r2, #0
 8002e54:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 8002e56:	68bb      	ldr	r3, [r7, #8]
 8002e58:	78db      	ldrb	r3, [r3, #3]
 8002e5a:	2b02      	cmp	r3, #2
 8002e5c:	d120      	bne.n	8002ea0 <HAL_PCD_EP_DB_Transmit+0x5f0>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	001a      	movs	r2, r3
 8002e64:	68bb      	ldr	r3, [r7, #8]
 8002e66:	781b      	ldrb	r3, [r3, #0]
 8002e68:	009b      	lsls	r3, r3, #2
 8002e6a:	18d3      	adds	r3, r2, r3
 8002e6c:	881b      	ldrh	r3, [r3, #0]
 8002e6e:	b29a      	uxth	r2, r3
 8002e70:	2094      	movs	r0, #148	@ 0x94
 8002e72:	183b      	adds	r3, r7, r0
 8002e74:	494c      	ldr	r1, [pc, #304]	@ (8002fa8 <HAL_PCD_EP_DB_Transmit+0x6f8>)
 8002e76:	400a      	ands	r2, r1
 8002e78:	801a      	strh	r2, [r3, #0]
 8002e7a:	183b      	adds	r3, r7, r0
 8002e7c:	183a      	adds	r2, r7, r0
 8002e7e:	8812      	ldrh	r2, [r2, #0]
 8002e80:	2120      	movs	r1, #32
 8002e82:	404a      	eors	r2, r1
 8002e84:	801a      	strh	r2, [r3, #0]
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	001a      	movs	r2, r3
 8002e8c:	68bb      	ldr	r3, [r7, #8]
 8002e8e:	781b      	ldrb	r3, [r3, #0]
 8002e90:	009b      	lsls	r3, r3, #2
 8002e92:	18d3      	adds	r3, r2, r3
 8002e94:	183a      	adds	r2, r7, r0
 8002e96:	8812      	ldrh	r2, [r2, #0]
 8002e98:	4944      	ldr	r1, [pc, #272]	@ (8002fac <HAL_PCD_EP_DB_Transmit+0x6fc>)
 8002e9a:	430a      	orrs	r2, r1
 8002e9c:	b292      	uxth	r2, r2
 8002e9e:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8002ea0:	68bb      	ldr	r3, [r7, #8]
 8002ea2:	781a      	ldrb	r2, [r3, #0]
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	0011      	movs	r1, r2
 8002ea8:	0018      	movs	r0, r3
 8002eaa:	f005 fecb 	bl	8008c44 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8002eae:	1dbb      	adds	r3, r7, #6
 8002eb0:	881a      	ldrh	r2, [r3, #0]
 8002eb2:	2380      	movs	r3, #128	@ 0x80
 8002eb4:	01db      	lsls	r3, r3, #7
 8002eb6:	4013      	ands	r3, r2
 8002eb8:	d11a      	bne.n	8002ef0 <HAL_PCD_EP_DB_Transmit+0x640>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	001a      	movs	r2, r3
 8002ec0:	68bb      	ldr	r3, [r7, #8]
 8002ec2:	781b      	ldrb	r3, [r3, #0]
 8002ec4:	009b      	lsls	r3, r3, #2
 8002ec6:	18d3      	adds	r3, r2, r3
 8002ec8:	881b      	ldrh	r3, [r3, #0]
 8002eca:	b29a      	uxth	r2, r3
 8002ecc:	2092      	movs	r0, #146	@ 0x92
 8002ece:	183b      	adds	r3, r7, r0
 8002ed0:	4937      	ldr	r1, [pc, #220]	@ (8002fb0 <HAL_PCD_EP_DB_Transmit+0x700>)
 8002ed2:	400a      	ands	r2, r1
 8002ed4:	801a      	strh	r2, [r3, #0]
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	001a      	movs	r2, r3
 8002edc:	68bb      	ldr	r3, [r7, #8]
 8002ede:	781b      	ldrb	r3, [r3, #0]
 8002ee0:	009b      	lsls	r3, r3, #2
 8002ee2:	18d3      	adds	r3, r2, r3
 8002ee4:	183a      	adds	r2, r7, r0
 8002ee6:	8812      	ldrh	r2, [r2, #0]
 8002ee8:	4932      	ldr	r1, [pc, #200]	@ (8002fb4 <HAL_PCD_EP_DB_Transmit+0x704>)
 8002eea:	430a      	orrs	r2, r1
 8002eec:	b292      	uxth	r2, r2
 8002eee:	801a      	strh	r2, [r3, #0]
      }

      return HAL_OK;
 8002ef0:	2300      	movs	r3, #0
 8002ef2:	e119      	b.n	8003128 <HAL_PCD_EP_DB_Transmit+0x878>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8002ef4:	1dbb      	adds	r3, r7, #6
 8002ef6:	881a      	ldrh	r2, [r3, #0]
 8002ef8:	2380      	movs	r3, #128	@ 0x80
 8002efa:	01db      	lsls	r3, r3, #7
 8002efc:	4013      	ands	r3, r2
 8002efe:	d11a      	bne.n	8002f36 <HAL_PCD_EP_DB_Transmit+0x686>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	001a      	movs	r2, r3
 8002f06:	68bb      	ldr	r3, [r7, #8]
 8002f08:	781b      	ldrb	r3, [r3, #0]
 8002f0a:	009b      	lsls	r3, r3, #2
 8002f0c:	18d3      	adds	r3, r2, r3
 8002f0e:	881b      	ldrh	r3, [r3, #0]
 8002f10:	b29a      	uxth	r2, r3
 8002f12:	2056      	movs	r0, #86	@ 0x56
 8002f14:	183b      	adds	r3, r7, r0
 8002f16:	4926      	ldr	r1, [pc, #152]	@ (8002fb0 <HAL_PCD_EP_DB_Transmit+0x700>)
 8002f18:	400a      	ands	r2, r1
 8002f1a:	801a      	strh	r2, [r3, #0]
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	001a      	movs	r2, r3
 8002f22:	68bb      	ldr	r3, [r7, #8]
 8002f24:	781b      	ldrb	r3, [r3, #0]
 8002f26:	009b      	lsls	r3, r3, #2
 8002f28:	18d3      	adds	r3, r2, r3
 8002f2a:	183a      	adds	r2, r7, r0
 8002f2c:	8812      	ldrh	r2, [r2, #0]
 8002f2e:	4921      	ldr	r1, [pc, #132]	@ (8002fb4 <HAL_PCD_EP_DB_Transmit+0x704>)
 8002f30:	430a      	orrs	r2, r1
 8002f32:	b292      	uxth	r2, r2
 8002f34:	801a      	strh	r2, [r3, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8002f36:	68bb      	ldr	r3, [r7, #8]
 8002f38:	2224      	movs	r2, #36	@ 0x24
 8002f3a:	5c9b      	ldrb	r3, [r3, r2]
 8002f3c:	2b01      	cmp	r3, #1
 8002f3e:	d000      	beq.n	8002f42 <HAL_PCD_EP_DB_Transmit+0x692>
 8002f40:	e0ca      	b.n	80030d8 <HAL_PCD_EP_DB_Transmit+0x828>
      {
        ep->xfer_buff += TxPctSize;
 8002f42:	68bb      	ldr	r3, [r7, #8]
 8002f44:	695a      	ldr	r2, [r3, #20]
 8002f46:	2196      	movs	r1, #150	@ 0x96
 8002f48:	187b      	adds	r3, r7, r1
 8002f4a:	881b      	ldrh	r3, [r3, #0]
 8002f4c:	18d2      	adds	r2, r2, r3
 8002f4e:	68bb      	ldr	r3, [r7, #8]
 8002f50:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8002f52:	68bb      	ldr	r3, [r7, #8]
 8002f54:	69da      	ldr	r2, [r3, #28]
 8002f56:	187b      	adds	r3, r7, r1
 8002f58:	881b      	ldrh	r3, [r3, #0]
 8002f5a:	18d2      	adds	r2, r2, r3
 8002f5c:	68bb      	ldr	r3, [r7, #8]
 8002f5e:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8002f60:	68bb      	ldr	r3, [r7, #8]
 8002f62:	6a1a      	ldr	r2, [r3, #32]
 8002f64:	68bb      	ldr	r3, [r7, #8]
 8002f66:	691b      	ldr	r3, [r3, #16]
 8002f68:	429a      	cmp	r2, r3
 8002f6a:	d309      	bcc.n	8002f80 <HAL_PCD_EP_DB_Transmit+0x6d0>
        {
          len = ep->maxpacket;
 8002f6c:	68bb      	ldr	r3, [r7, #8]
 8002f6e:	691b      	ldr	r3, [r3, #16]
 8002f70:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 8002f72:	68bb      	ldr	r3, [r7, #8]
 8002f74:	6a1a      	ldr	r2, [r3, #32]
 8002f76:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002f78:	1ad2      	subs	r2, r2, r3
 8002f7a:	68bb      	ldr	r3, [r7, #8]
 8002f7c:	621a      	str	r2, [r3, #32]
 8002f7e:	e025      	b.n	8002fcc <HAL_PCD_EP_DB_Transmit+0x71c>
        }
        else if (ep->xfer_len_db == 0U)
 8002f80:	68bb      	ldr	r3, [r7, #8]
 8002f82:	6a1b      	ldr	r3, [r3, #32]
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d117      	bne.n	8002fb8 <HAL_PCD_EP_DB_Transmit+0x708>
        {
          len = TxPctSize;
 8002f88:	2396      	movs	r3, #150	@ 0x96
 8002f8a:	18fb      	adds	r3, r7, r3
 8002f8c:	881b      	ldrh	r3, [r3, #0]
 8002f8e:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 8002f90:	68bb      	ldr	r3, [r7, #8]
 8002f92:	2224      	movs	r2, #36	@ 0x24
 8002f94:	2100      	movs	r1, #0
 8002f96:	5499      	strb	r1, [r3, r2]
 8002f98:	e018      	b.n	8002fcc <HAL_PCD_EP_DB_Transmit+0x71c>
 8002f9a:	46c0      	nop			@ (mov r8, r8)
 8002f9c:	ffff8000 	.word	0xffff8000
 8002fa0:	00000402 	.word	0x00000402
 8002fa4:	00000406 	.word	0x00000406
 8002fa8:	ffff8fbf 	.word	0xffff8fbf
 8002fac:	ffff8080 	.word	0xffff8080
 8002fb0:	ffff8f8f 	.word	0xffff8f8f
 8002fb4:	ffffc080 	.word	0xffffc080
        }
        else
        {
          len = ep->xfer_len_db;
 8002fb8:	68bb      	ldr	r3, [r7, #8]
 8002fba:	6a1b      	ldr	r3, [r3, #32]
 8002fbc:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 8002fbe:	68bb      	ldr	r3, [r7, #8]
 8002fc0:	2200      	movs	r2, #0
 8002fc2:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8002fc4:	68bb      	ldr	r3, [r7, #8]
 8002fc6:	2224      	movs	r2, #36	@ 0x24
 8002fc8:	2100      	movs	r1, #0
 8002fca:	5499      	strb	r1, [r3, r2]
        }

        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002fd2:	68bb      	ldr	r3, [r7, #8]
 8002fd4:	785b      	ldrb	r3, [r3, #1]
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d15a      	bne.n	8003090 <HAL_PCD_EP_DB_Transmit+0x7e0>
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	2250      	movs	r2, #80	@ 0x50
 8002fe6:	5a9b      	ldrh	r3, [r3, r2]
 8002fe8:	b29b      	uxth	r3, r3
 8002fea:	001a      	movs	r2, r3
 8002fec:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002fee:	189b      	adds	r3, r3, r2
 8002ff0:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002ff2:	68bb      	ldr	r3, [r7, #8]
 8002ff4:	781b      	ldrb	r3, [r3, #0]
 8002ff6:	00da      	lsls	r2, r3, #3
 8002ff8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002ffa:	18d3      	adds	r3, r2, r3
 8002ffc:	4a4c      	ldr	r2, [pc, #304]	@ (8003130 <HAL_PCD_EP_DB_Transmit+0x880>)
 8002ffe:	4694      	mov	ip, r2
 8003000:	4463      	add	r3, ip
 8003002:	667b      	str	r3, [r7, #100]	@ 0x64
 8003004:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003006:	881b      	ldrh	r3, [r3, #0]
 8003008:	b29b      	uxth	r3, r3
 800300a:	059b      	lsls	r3, r3, #22
 800300c:	0d9b      	lsrs	r3, r3, #22
 800300e:	b29a      	uxth	r2, r3
 8003010:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003012:	801a      	strh	r2, [r3, #0]
 8003014:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003016:	2b00      	cmp	r3, #0
 8003018:	d108      	bne.n	800302c <HAL_PCD_EP_DB_Transmit+0x77c>
 800301a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800301c:	881b      	ldrh	r3, [r3, #0]
 800301e:	b29b      	uxth	r3, r3
 8003020:	4a44      	ldr	r2, [pc, #272]	@ (8003134 <HAL_PCD_EP_DB_Transmit+0x884>)
 8003022:	4313      	orrs	r3, r2
 8003024:	b29a      	uxth	r2, r3
 8003026:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003028:	801a      	strh	r2, [r3, #0]
 800302a:	e04b      	b.n	80030c4 <HAL_PCD_EP_DB_Transmit+0x814>
 800302c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800302e:	2b3e      	cmp	r3, #62	@ 0x3e
 8003030:	d815      	bhi.n	800305e <HAL_PCD_EP_DB_Transmit+0x7ae>
 8003032:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003034:	085b      	lsrs	r3, r3, #1
 8003036:	663b      	str	r3, [r7, #96]	@ 0x60
 8003038:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800303a:	2201      	movs	r2, #1
 800303c:	4013      	ands	r3, r2
 800303e:	d002      	beq.n	8003046 <HAL_PCD_EP_DB_Transmit+0x796>
 8003040:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003042:	3301      	adds	r3, #1
 8003044:	663b      	str	r3, [r7, #96]	@ 0x60
 8003046:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003048:	881b      	ldrh	r3, [r3, #0]
 800304a:	b29a      	uxth	r2, r3
 800304c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800304e:	b29b      	uxth	r3, r3
 8003050:	029b      	lsls	r3, r3, #10
 8003052:	b29b      	uxth	r3, r3
 8003054:	4313      	orrs	r3, r2
 8003056:	b29a      	uxth	r2, r3
 8003058:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800305a:	801a      	strh	r2, [r3, #0]
 800305c:	e032      	b.n	80030c4 <HAL_PCD_EP_DB_Transmit+0x814>
 800305e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003060:	095b      	lsrs	r3, r3, #5
 8003062:	663b      	str	r3, [r7, #96]	@ 0x60
 8003064:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003066:	221f      	movs	r2, #31
 8003068:	4013      	ands	r3, r2
 800306a:	d102      	bne.n	8003072 <HAL_PCD_EP_DB_Transmit+0x7c2>
 800306c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800306e:	3b01      	subs	r3, #1
 8003070:	663b      	str	r3, [r7, #96]	@ 0x60
 8003072:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003074:	881b      	ldrh	r3, [r3, #0]
 8003076:	b29a      	uxth	r2, r3
 8003078:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800307a:	b29b      	uxth	r3, r3
 800307c:	029b      	lsls	r3, r3, #10
 800307e:	b29b      	uxth	r3, r3
 8003080:	4313      	orrs	r3, r2
 8003082:	b29b      	uxth	r3, r3
 8003084:	4a2b      	ldr	r2, [pc, #172]	@ (8003134 <HAL_PCD_EP_DB_Transmit+0x884>)
 8003086:	4313      	orrs	r3, r2
 8003088:	b29a      	uxth	r2, r3
 800308a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800308c:	801a      	strh	r2, [r3, #0]
 800308e:	e019      	b.n	80030c4 <HAL_PCD_EP_DB_Transmit+0x814>
 8003090:	68bb      	ldr	r3, [r7, #8]
 8003092:	785b      	ldrb	r3, [r3, #1]
 8003094:	2b01      	cmp	r3, #1
 8003096:	d115      	bne.n	80030c4 <HAL_PCD_EP_DB_Transmit+0x814>
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	2250      	movs	r2, #80	@ 0x50
 800309e:	5a9b      	ldrh	r3, [r3, r2]
 80030a0:	b29b      	uxth	r3, r3
 80030a2:	001a      	movs	r2, r3
 80030a4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80030a6:	189b      	adds	r3, r3, r2
 80030a8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80030aa:	68bb      	ldr	r3, [r7, #8]
 80030ac:	781b      	ldrb	r3, [r3, #0]
 80030ae:	00da      	lsls	r2, r3, #3
 80030b0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80030b2:	18d3      	adds	r3, r2, r3
 80030b4:	4a1e      	ldr	r2, [pc, #120]	@ (8003130 <HAL_PCD_EP_DB_Transmit+0x880>)
 80030b6:	4694      	mov	ip, r2
 80030b8:	4463      	add	r3, ip
 80030ba:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80030bc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80030be:	b29a      	uxth	r2, r3
 80030c0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80030c2:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	6818      	ldr	r0, [r3, #0]
 80030c8:	68bb      	ldr	r3, [r7, #8]
 80030ca:	6959      	ldr	r1, [r3, #20]
 80030cc:	68bb      	ldr	r3, [r7, #8]
 80030ce:	895a      	ldrh	r2, [r3, #10]
 80030d0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80030d2:	b29b      	uxth	r3, r3
 80030d4:	f003 fdfe 	bl	8006cd4 <USB_WritePMA>
      }
    }
  }

  /* Enable endpoint IN */
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	001a      	movs	r2, r3
 80030de:	68bb      	ldr	r3, [r7, #8]
 80030e0:	781b      	ldrb	r3, [r3, #0]
 80030e2:	009b      	lsls	r3, r3, #2
 80030e4:	18d3      	adds	r3, r2, r3
 80030e6:	881b      	ldrh	r3, [r3, #0]
 80030e8:	b29a      	uxth	r2, r3
 80030ea:	2016      	movs	r0, #22
 80030ec:	183b      	adds	r3, r7, r0
 80030ee:	4912      	ldr	r1, [pc, #72]	@ (8003138 <HAL_PCD_EP_DB_Transmit+0x888>)
 80030f0:	400a      	ands	r2, r1
 80030f2:	801a      	strh	r2, [r3, #0]
 80030f4:	183b      	adds	r3, r7, r0
 80030f6:	183a      	adds	r2, r7, r0
 80030f8:	8812      	ldrh	r2, [r2, #0]
 80030fa:	2110      	movs	r1, #16
 80030fc:	404a      	eors	r2, r1
 80030fe:	801a      	strh	r2, [r3, #0]
 8003100:	183b      	adds	r3, r7, r0
 8003102:	183a      	adds	r2, r7, r0
 8003104:	8812      	ldrh	r2, [r2, #0]
 8003106:	2120      	movs	r1, #32
 8003108:	404a      	eors	r2, r1
 800310a:	801a      	strh	r2, [r3, #0]
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	001a      	movs	r2, r3
 8003112:	68bb      	ldr	r3, [r7, #8]
 8003114:	781b      	ldrb	r3, [r3, #0]
 8003116:	009b      	lsls	r3, r3, #2
 8003118:	18d3      	adds	r3, r2, r3
 800311a:	183a      	adds	r2, r7, r0
 800311c:	8812      	ldrh	r2, [r2, #0]
 800311e:	4907      	ldr	r1, [pc, #28]	@ (800313c <HAL_PCD_EP_DB_Transmit+0x88c>)
 8003120:	430a      	orrs	r2, r1
 8003122:	b292      	uxth	r2, r2
 8003124:	801a      	strh	r2, [r3, #0]

  return HAL_OK;
 8003126:	2300      	movs	r3, #0
}
 8003128:	0018      	movs	r0, r3
 800312a:	46bd      	mov	sp, r7
 800312c:	b026      	add	sp, #152	@ 0x98
 800312e:	bd80      	pop	{r7, pc}
 8003130:	00000406 	.word	0x00000406
 8003134:	ffff8000 	.word	0xffff8000
 8003138:	ffff8fbf 	.word	0xffff8fbf
 800313c:	ffff8080 	.word	0xffff8080

08003140 <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 8003140:	b590      	push	{r4, r7, lr}
 8003142:	b087      	sub	sp, #28
 8003144:	af00      	add	r7, sp, #0
 8003146:	60f8      	str	r0, [r7, #12]
 8003148:	0008      	movs	r0, r1
 800314a:	0011      	movs	r1, r2
 800314c:	607b      	str	r3, [r7, #4]
 800314e:	240a      	movs	r4, #10
 8003150:	193b      	adds	r3, r7, r4
 8003152:	1c02      	adds	r2, r0, #0
 8003154:	801a      	strh	r2, [r3, #0]
 8003156:	2308      	movs	r3, #8
 8003158:	18fb      	adds	r3, r7, r3
 800315a:	1c0a      	adds	r2, r1, #0
 800315c:	801a      	strh	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 800315e:	0021      	movs	r1, r4
 8003160:	187b      	adds	r3, r7, r1
 8003162:	881b      	ldrh	r3, [r3, #0]
 8003164:	2280      	movs	r2, #128	@ 0x80
 8003166:	4013      	ands	r3, r2
 8003168:	b29b      	uxth	r3, r3
 800316a:	2b00      	cmp	r3, #0
 800316c:	d00c      	beq.n	8003188 <HAL_PCDEx_PMAConfig+0x48>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800316e:	187b      	adds	r3, r7, r1
 8003170:	881b      	ldrh	r3, [r3, #0]
 8003172:	2207      	movs	r2, #7
 8003174:	401a      	ands	r2, r3
 8003176:	0013      	movs	r3, r2
 8003178:	009b      	lsls	r3, r3, #2
 800317a:	189b      	adds	r3, r3, r2
 800317c:	00db      	lsls	r3, r3, #3
 800317e:	3310      	adds	r3, #16
 8003180:	68fa      	ldr	r2, [r7, #12]
 8003182:	18d3      	adds	r3, r2, r3
 8003184:	617b      	str	r3, [r7, #20]
 8003186:	e00b      	b.n	80031a0 <HAL_PCDEx_PMAConfig+0x60>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8003188:	230a      	movs	r3, #10
 800318a:	18fb      	adds	r3, r7, r3
 800318c:	881a      	ldrh	r2, [r3, #0]
 800318e:	0013      	movs	r3, r2
 8003190:	009b      	lsls	r3, r3, #2
 8003192:	189b      	adds	r3, r3, r2
 8003194:	00db      	lsls	r3, r3, #3
 8003196:	3351      	adds	r3, #81	@ 0x51
 8003198:	33ff      	adds	r3, #255	@ 0xff
 800319a:	68fa      	ldr	r2, [r7, #12]
 800319c:	18d3      	adds	r3, r2, r3
 800319e:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 80031a0:	2308      	movs	r3, #8
 80031a2:	18fb      	adds	r3, r7, r3
 80031a4:	881b      	ldrh	r3, [r3, #0]
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d107      	bne.n	80031ba <HAL_PCDEx_PMAConfig+0x7a>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 80031aa:	697b      	ldr	r3, [r7, #20]
 80031ac:	2200      	movs	r2, #0
 80031ae:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	b29a      	uxth	r2, r3
 80031b4:	697b      	ldr	r3, [r7, #20]
 80031b6:	80da      	strh	r2, [r3, #6]
 80031b8:	e00b      	b.n	80031d2 <HAL_PCDEx_PMAConfig+0x92>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 80031ba:	697b      	ldr	r3, [r7, #20]
 80031bc:	2201      	movs	r2, #1
 80031be:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	b29a      	uxth	r2, r3
 80031c4:	697b      	ldr	r3, [r7, #20]
 80031c6:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	0c1b      	lsrs	r3, r3, #16
 80031cc:	b29a      	uxth	r2, r3
 80031ce:	697b      	ldr	r3, [r7, #20]
 80031d0:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 80031d2:	2300      	movs	r3, #0
}
 80031d4:	0018      	movs	r0, r3
 80031d6:	46bd      	mov	sp, r7
 80031d8:	b007      	add	sp, #28
 80031da:	bd90      	pop	{r4, r7, pc}

080031dc <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80031dc:	b580      	push	{r7, lr}
 80031de:	b084      	sub	sp, #16
 80031e0:	af00      	add	r7, sp, #0
 80031e2:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 80031ea:	687a      	ldr	r2, [r7, #4]
 80031ec:	23b4      	movs	r3, #180	@ 0xb4
 80031ee:	009b      	lsls	r3, r3, #2
 80031f0:	2101      	movs	r1, #1
 80031f2:	50d1      	str	r1, [r2, r3]
  hpcd->LPM_State = LPM_L0;
 80031f4:	687a      	ldr	r2, [r7, #4]
 80031f6:	23b2      	movs	r3, #178	@ 0xb2
 80031f8:	009b      	lsls	r3, r3, #2
 80031fa:	2100      	movs	r1, #0
 80031fc:	54d1      	strb	r1, [r2, r3]

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	2254      	movs	r2, #84	@ 0x54
 8003202:	5a9b      	ldrh	r3, [r3, r2]
 8003204:	b29b      	uxth	r3, r3
 8003206:	2201      	movs	r2, #1
 8003208:	4313      	orrs	r3, r2
 800320a:	b299      	uxth	r1, r3
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	2254      	movs	r2, #84	@ 0x54
 8003210:	5299      	strh	r1, [r3, r2]
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	2254      	movs	r2, #84	@ 0x54
 8003216:	5a9b      	ldrh	r3, [r3, r2]
 8003218:	b29b      	uxth	r3, r3
 800321a:	2202      	movs	r2, #2
 800321c:	4313      	orrs	r3, r2
 800321e:	b299      	uxth	r1, r3
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	2254      	movs	r2, #84	@ 0x54
 8003224:	5299      	strh	r1, [r3, r2]

  return HAL_OK;
 8003226:	2300      	movs	r3, #0
}
 8003228:	0018      	movs	r0, r3
 800322a:	46bd      	mov	sp, r7
 800322c:	b004      	add	sp, #16
 800322e:	bd80      	pop	{r7, pc}

08003230 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8003230:	b580      	push	{r7, lr}
 8003232:	b082      	sub	sp, #8
 8003234:	af00      	add	r7, sp, #0
 8003236:	6078      	str	r0, [r7, #4]
 8003238:	000a      	movs	r2, r1
 800323a:	1cfb      	adds	r3, r7, #3
 800323c:	701a      	strb	r2, [r3, #0]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 800323e:	46c0      	nop			@ (mov r8, r8)
 8003240:	46bd      	mov	sp, r7
 8003242:	b002      	add	sp, #8
 8003244:	bd80      	pop	{r7, pc}
	...

08003248 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003248:	b5b0      	push	{r4, r5, r7, lr}
 800324a:	b08a      	sub	sp, #40	@ 0x28
 800324c:	af00      	add	r7, sp, #0
 800324e:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	2b00      	cmp	r3, #0
 8003254:	d102      	bne.n	800325c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8003256:	2301      	movs	r3, #1
 8003258:	f000 fbaf 	bl	80039ba <HAL_RCC_OscConfig+0x772>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800325c:	4bcf      	ldr	r3, [pc, #828]	@ (800359c <HAL_RCC_OscConfig+0x354>)
 800325e:	68db      	ldr	r3, [r3, #12]
 8003260:	220c      	movs	r2, #12
 8003262:	4013      	ands	r3, r2
 8003264:	623b      	str	r3, [r7, #32]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003266:	4bcd      	ldr	r3, [pc, #820]	@ (800359c <HAL_RCC_OscConfig+0x354>)
 8003268:	68da      	ldr	r2, [r3, #12]
 800326a:	2380      	movs	r3, #128	@ 0x80
 800326c:	025b      	lsls	r3, r3, #9
 800326e:	4013      	ands	r3, r2
 8003270:	61fb      	str	r3, [r7, #28]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	2201      	movs	r2, #1
 8003278:	4013      	ands	r3, r2
 800327a:	d100      	bne.n	800327e <HAL_RCC_OscConfig+0x36>
 800327c:	e07e      	b.n	800337c <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 800327e:	6a3b      	ldr	r3, [r7, #32]
 8003280:	2b08      	cmp	r3, #8
 8003282:	d007      	beq.n	8003294 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003284:	6a3b      	ldr	r3, [r7, #32]
 8003286:	2b0c      	cmp	r3, #12
 8003288:	d112      	bne.n	80032b0 <HAL_RCC_OscConfig+0x68>
 800328a:	69fa      	ldr	r2, [r7, #28]
 800328c:	2380      	movs	r3, #128	@ 0x80
 800328e:	025b      	lsls	r3, r3, #9
 8003290:	429a      	cmp	r2, r3
 8003292:	d10d      	bne.n	80032b0 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003294:	4bc1      	ldr	r3, [pc, #772]	@ (800359c <HAL_RCC_OscConfig+0x354>)
 8003296:	681a      	ldr	r2, [r3, #0]
 8003298:	2380      	movs	r3, #128	@ 0x80
 800329a:	029b      	lsls	r3, r3, #10
 800329c:	4013      	ands	r3, r2
 800329e:	d100      	bne.n	80032a2 <HAL_RCC_OscConfig+0x5a>
 80032a0:	e06b      	b.n	800337a <HAL_RCC_OscConfig+0x132>
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	685b      	ldr	r3, [r3, #4]
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d167      	bne.n	800337a <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 80032aa:	2301      	movs	r3, #1
 80032ac:	f000 fb85 	bl	80039ba <HAL_RCC_OscConfig+0x772>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	685a      	ldr	r2, [r3, #4]
 80032b4:	2380      	movs	r3, #128	@ 0x80
 80032b6:	025b      	lsls	r3, r3, #9
 80032b8:	429a      	cmp	r2, r3
 80032ba:	d107      	bne.n	80032cc <HAL_RCC_OscConfig+0x84>
 80032bc:	4bb7      	ldr	r3, [pc, #732]	@ (800359c <HAL_RCC_OscConfig+0x354>)
 80032be:	681a      	ldr	r2, [r3, #0]
 80032c0:	4bb6      	ldr	r3, [pc, #728]	@ (800359c <HAL_RCC_OscConfig+0x354>)
 80032c2:	2180      	movs	r1, #128	@ 0x80
 80032c4:	0249      	lsls	r1, r1, #9
 80032c6:	430a      	orrs	r2, r1
 80032c8:	601a      	str	r2, [r3, #0]
 80032ca:	e027      	b.n	800331c <HAL_RCC_OscConfig+0xd4>
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	685a      	ldr	r2, [r3, #4]
 80032d0:	23a0      	movs	r3, #160	@ 0xa0
 80032d2:	02db      	lsls	r3, r3, #11
 80032d4:	429a      	cmp	r2, r3
 80032d6:	d10e      	bne.n	80032f6 <HAL_RCC_OscConfig+0xae>
 80032d8:	4bb0      	ldr	r3, [pc, #704]	@ (800359c <HAL_RCC_OscConfig+0x354>)
 80032da:	681a      	ldr	r2, [r3, #0]
 80032dc:	4baf      	ldr	r3, [pc, #700]	@ (800359c <HAL_RCC_OscConfig+0x354>)
 80032de:	2180      	movs	r1, #128	@ 0x80
 80032e0:	02c9      	lsls	r1, r1, #11
 80032e2:	430a      	orrs	r2, r1
 80032e4:	601a      	str	r2, [r3, #0]
 80032e6:	4bad      	ldr	r3, [pc, #692]	@ (800359c <HAL_RCC_OscConfig+0x354>)
 80032e8:	681a      	ldr	r2, [r3, #0]
 80032ea:	4bac      	ldr	r3, [pc, #688]	@ (800359c <HAL_RCC_OscConfig+0x354>)
 80032ec:	2180      	movs	r1, #128	@ 0x80
 80032ee:	0249      	lsls	r1, r1, #9
 80032f0:	430a      	orrs	r2, r1
 80032f2:	601a      	str	r2, [r3, #0]
 80032f4:	e012      	b.n	800331c <HAL_RCC_OscConfig+0xd4>
 80032f6:	4ba9      	ldr	r3, [pc, #676]	@ (800359c <HAL_RCC_OscConfig+0x354>)
 80032f8:	681a      	ldr	r2, [r3, #0]
 80032fa:	4ba8      	ldr	r3, [pc, #672]	@ (800359c <HAL_RCC_OscConfig+0x354>)
 80032fc:	49a8      	ldr	r1, [pc, #672]	@ (80035a0 <HAL_RCC_OscConfig+0x358>)
 80032fe:	400a      	ands	r2, r1
 8003300:	601a      	str	r2, [r3, #0]
 8003302:	4ba6      	ldr	r3, [pc, #664]	@ (800359c <HAL_RCC_OscConfig+0x354>)
 8003304:	681a      	ldr	r2, [r3, #0]
 8003306:	2380      	movs	r3, #128	@ 0x80
 8003308:	025b      	lsls	r3, r3, #9
 800330a:	4013      	ands	r3, r2
 800330c:	60fb      	str	r3, [r7, #12]
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	4ba2      	ldr	r3, [pc, #648]	@ (800359c <HAL_RCC_OscConfig+0x354>)
 8003312:	681a      	ldr	r2, [r3, #0]
 8003314:	4ba1      	ldr	r3, [pc, #644]	@ (800359c <HAL_RCC_OscConfig+0x354>)
 8003316:	49a3      	ldr	r1, [pc, #652]	@ (80035a4 <HAL_RCC_OscConfig+0x35c>)
 8003318:	400a      	ands	r2, r1
 800331a:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	685b      	ldr	r3, [r3, #4]
 8003320:	2b00      	cmp	r3, #0
 8003322:	d015      	beq.n	8003350 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003324:	f7fd fcae 	bl	8000c84 <HAL_GetTick>
 8003328:	0003      	movs	r3, r0
 800332a:	61bb      	str	r3, [r7, #24]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800332c:	e009      	b.n	8003342 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800332e:	f7fd fca9 	bl	8000c84 <HAL_GetTick>
 8003332:	0002      	movs	r2, r0
 8003334:	69bb      	ldr	r3, [r7, #24]
 8003336:	1ad3      	subs	r3, r2, r3
 8003338:	2b64      	cmp	r3, #100	@ 0x64
 800333a:	d902      	bls.n	8003342 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800333c:	2303      	movs	r3, #3
 800333e:	f000 fb3c 	bl	80039ba <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003342:	4b96      	ldr	r3, [pc, #600]	@ (800359c <HAL_RCC_OscConfig+0x354>)
 8003344:	681a      	ldr	r2, [r3, #0]
 8003346:	2380      	movs	r3, #128	@ 0x80
 8003348:	029b      	lsls	r3, r3, #10
 800334a:	4013      	ands	r3, r2
 800334c:	d0ef      	beq.n	800332e <HAL_RCC_OscConfig+0xe6>
 800334e:	e015      	b.n	800337c <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003350:	f7fd fc98 	bl	8000c84 <HAL_GetTick>
 8003354:	0003      	movs	r3, r0
 8003356:	61bb      	str	r3, [r7, #24]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003358:	e008      	b.n	800336c <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800335a:	f7fd fc93 	bl	8000c84 <HAL_GetTick>
 800335e:	0002      	movs	r2, r0
 8003360:	69bb      	ldr	r3, [r7, #24]
 8003362:	1ad3      	subs	r3, r2, r3
 8003364:	2b64      	cmp	r3, #100	@ 0x64
 8003366:	d901      	bls.n	800336c <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 8003368:	2303      	movs	r3, #3
 800336a:	e326      	b.n	80039ba <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800336c:	4b8b      	ldr	r3, [pc, #556]	@ (800359c <HAL_RCC_OscConfig+0x354>)
 800336e:	681a      	ldr	r2, [r3, #0]
 8003370:	2380      	movs	r3, #128	@ 0x80
 8003372:	029b      	lsls	r3, r3, #10
 8003374:	4013      	ands	r3, r2
 8003376:	d1f0      	bne.n	800335a <HAL_RCC_OscConfig+0x112>
 8003378:	e000      	b.n	800337c <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800337a:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	2202      	movs	r2, #2
 8003382:	4013      	ands	r3, r2
 8003384:	d100      	bne.n	8003388 <HAL_RCC_OscConfig+0x140>
 8003386:	e08b      	b.n	80034a0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	68db      	ldr	r3, [r3, #12]
 800338c:	617b      	str	r3, [r7, #20]
      hsi_state &= ~RCC_CR_HSIOUTEN;
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 800338e:	6a3b      	ldr	r3, [r7, #32]
 8003390:	2b04      	cmp	r3, #4
 8003392:	d005      	beq.n	80033a0 <HAL_RCC_OscConfig+0x158>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003394:	6a3b      	ldr	r3, [r7, #32]
 8003396:	2b0c      	cmp	r3, #12
 8003398:	d13e      	bne.n	8003418 <HAL_RCC_OscConfig+0x1d0>
 800339a:	69fb      	ldr	r3, [r7, #28]
 800339c:	2b00      	cmp	r3, #0
 800339e:	d13b      	bne.n	8003418 <HAL_RCC_OscConfig+0x1d0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 80033a0:	4b7e      	ldr	r3, [pc, #504]	@ (800359c <HAL_RCC_OscConfig+0x354>)
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	2204      	movs	r2, #4
 80033a6:	4013      	ands	r3, r2
 80033a8:	d004      	beq.n	80033b4 <HAL_RCC_OscConfig+0x16c>
 80033aa:	697b      	ldr	r3, [r7, #20]
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d101      	bne.n	80033b4 <HAL_RCC_OscConfig+0x16c>
      {
        return HAL_ERROR;
 80033b0:	2301      	movs	r3, #1
 80033b2:	e302      	b.n	80039ba <HAL_RCC_OscConfig+0x772>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80033b4:	4b79      	ldr	r3, [pc, #484]	@ (800359c <HAL_RCC_OscConfig+0x354>)
 80033b6:	685b      	ldr	r3, [r3, #4]
 80033b8:	4a7b      	ldr	r2, [pc, #492]	@ (80035a8 <HAL_RCC_OscConfig+0x360>)
 80033ba:	4013      	ands	r3, r2
 80033bc:	0019      	movs	r1, r3
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	691b      	ldr	r3, [r3, #16]
 80033c2:	021a      	lsls	r2, r3, #8
 80033c4:	4b75      	ldr	r3, [pc, #468]	@ (800359c <HAL_RCC_OscConfig+0x354>)
 80033c6:	430a      	orrs	r2, r1
 80033c8:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 80033ca:	4b74      	ldr	r3, [pc, #464]	@ (800359c <HAL_RCC_OscConfig+0x354>)
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	2209      	movs	r2, #9
 80033d0:	4393      	bics	r3, r2
 80033d2:	0019      	movs	r1, r3
 80033d4:	4b71      	ldr	r3, [pc, #452]	@ (800359c <HAL_RCC_OscConfig+0x354>)
 80033d6:	697a      	ldr	r2, [r7, #20]
 80033d8:	430a      	orrs	r2, r1
 80033da:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80033dc:	f000 fc40 	bl	8003c60 <HAL_RCC_GetSysClockFreq>
 80033e0:	0001      	movs	r1, r0
 80033e2:	4b6e      	ldr	r3, [pc, #440]	@ (800359c <HAL_RCC_OscConfig+0x354>)
 80033e4:	68db      	ldr	r3, [r3, #12]
 80033e6:	091b      	lsrs	r3, r3, #4
 80033e8:	220f      	movs	r2, #15
 80033ea:	4013      	ands	r3, r2
 80033ec:	4a6f      	ldr	r2, [pc, #444]	@ (80035ac <HAL_RCC_OscConfig+0x364>)
 80033ee:	5cd3      	ldrb	r3, [r2, r3]
 80033f0:	000a      	movs	r2, r1
 80033f2:	40da      	lsrs	r2, r3
 80033f4:	4b6e      	ldr	r3, [pc, #440]	@ (80035b0 <HAL_RCC_OscConfig+0x368>)
 80033f6:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 80033f8:	4b6e      	ldr	r3, [pc, #440]	@ (80035b4 <HAL_RCC_OscConfig+0x36c>)
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	2513      	movs	r5, #19
 80033fe:	197c      	adds	r4, r7, r5
 8003400:	0018      	movs	r0, r3
 8003402:	f7fd fbf9 	bl	8000bf8 <HAL_InitTick>
 8003406:	0003      	movs	r3, r0
 8003408:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 800340a:	197b      	adds	r3, r7, r5
 800340c:	781b      	ldrb	r3, [r3, #0]
 800340e:	2b00      	cmp	r3, #0
 8003410:	d046      	beq.n	80034a0 <HAL_RCC_OscConfig+0x258>
      {
        return status;
 8003412:	197b      	adds	r3, r7, r5
 8003414:	781b      	ldrb	r3, [r3, #0]
 8003416:	e2d0      	b.n	80039ba <HAL_RCC_OscConfig+0x772>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 8003418:	697b      	ldr	r3, [r7, #20]
 800341a:	2b00      	cmp	r3, #0
 800341c:	d027      	beq.n	800346e <HAL_RCC_OscConfig+0x226>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 800341e:	4b5f      	ldr	r3, [pc, #380]	@ (800359c <HAL_RCC_OscConfig+0x354>)
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	2209      	movs	r2, #9
 8003424:	4393      	bics	r3, r2
 8003426:	0019      	movs	r1, r3
 8003428:	4b5c      	ldr	r3, [pc, #368]	@ (800359c <HAL_RCC_OscConfig+0x354>)
 800342a:	697a      	ldr	r2, [r7, #20]
 800342c:	430a      	orrs	r2, r1
 800342e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003430:	f7fd fc28 	bl	8000c84 <HAL_GetTick>
 8003434:	0003      	movs	r3, r0
 8003436:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003438:	e008      	b.n	800344c <HAL_RCC_OscConfig+0x204>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800343a:	f7fd fc23 	bl	8000c84 <HAL_GetTick>
 800343e:	0002      	movs	r2, r0
 8003440:	69bb      	ldr	r3, [r7, #24]
 8003442:	1ad3      	subs	r3, r2, r3
 8003444:	2b02      	cmp	r3, #2
 8003446:	d901      	bls.n	800344c <HAL_RCC_OscConfig+0x204>
          {
            return HAL_TIMEOUT;
 8003448:	2303      	movs	r3, #3
 800344a:	e2b6      	b.n	80039ba <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800344c:	4b53      	ldr	r3, [pc, #332]	@ (800359c <HAL_RCC_OscConfig+0x354>)
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	2204      	movs	r2, #4
 8003452:	4013      	ands	r3, r2
 8003454:	d0f1      	beq.n	800343a <HAL_RCC_OscConfig+0x1f2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003456:	4b51      	ldr	r3, [pc, #324]	@ (800359c <HAL_RCC_OscConfig+0x354>)
 8003458:	685b      	ldr	r3, [r3, #4]
 800345a:	4a53      	ldr	r2, [pc, #332]	@ (80035a8 <HAL_RCC_OscConfig+0x360>)
 800345c:	4013      	ands	r3, r2
 800345e:	0019      	movs	r1, r3
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	691b      	ldr	r3, [r3, #16]
 8003464:	021a      	lsls	r2, r3, #8
 8003466:	4b4d      	ldr	r3, [pc, #308]	@ (800359c <HAL_RCC_OscConfig+0x354>)
 8003468:	430a      	orrs	r2, r1
 800346a:	605a      	str	r2, [r3, #4]
 800346c:	e018      	b.n	80034a0 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800346e:	4b4b      	ldr	r3, [pc, #300]	@ (800359c <HAL_RCC_OscConfig+0x354>)
 8003470:	681a      	ldr	r2, [r3, #0]
 8003472:	4b4a      	ldr	r3, [pc, #296]	@ (800359c <HAL_RCC_OscConfig+0x354>)
 8003474:	2101      	movs	r1, #1
 8003476:	438a      	bics	r2, r1
 8003478:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800347a:	f7fd fc03 	bl	8000c84 <HAL_GetTick>
 800347e:	0003      	movs	r3, r0
 8003480:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003482:	e008      	b.n	8003496 <HAL_RCC_OscConfig+0x24e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003484:	f7fd fbfe 	bl	8000c84 <HAL_GetTick>
 8003488:	0002      	movs	r2, r0
 800348a:	69bb      	ldr	r3, [r7, #24]
 800348c:	1ad3      	subs	r3, r2, r3
 800348e:	2b02      	cmp	r3, #2
 8003490:	d901      	bls.n	8003496 <HAL_RCC_OscConfig+0x24e>
          {
            return HAL_TIMEOUT;
 8003492:	2303      	movs	r3, #3
 8003494:	e291      	b.n	80039ba <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003496:	4b41      	ldr	r3, [pc, #260]	@ (800359c <HAL_RCC_OscConfig+0x354>)
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	2204      	movs	r2, #4
 800349c:	4013      	ands	r3, r2
 800349e:	d1f1      	bne.n	8003484 <HAL_RCC_OscConfig+0x23c>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	2210      	movs	r2, #16
 80034a6:	4013      	ands	r3, r2
 80034a8:	d100      	bne.n	80034ac <HAL_RCC_OscConfig+0x264>
 80034aa:	e0a1      	b.n	80035f0 <HAL_RCC_OscConfig+0x3a8>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80034ac:	6a3b      	ldr	r3, [r7, #32]
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d140      	bne.n	8003534 <HAL_RCC_OscConfig+0x2ec>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80034b2:	4b3a      	ldr	r3, [pc, #232]	@ (800359c <HAL_RCC_OscConfig+0x354>)
 80034b4:	681a      	ldr	r2, [r3, #0]
 80034b6:	2380      	movs	r3, #128	@ 0x80
 80034b8:	009b      	lsls	r3, r3, #2
 80034ba:	4013      	ands	r3, r2
 80034bc:	d005      	beq.n	80034ca <HAL_RCC_OscConfig+0x282>
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	69db      	ldr	r3, [r3, #28]
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d101      	bne.n	80034ca <HAL_RCC_OscConfig+0x282>
      {
        return HAL_ERROR;
 80034c6:	2301      	movs	r3, #1
 80034c8:	e277      	b.n	80039ba <HAL_RCC_OscConfig+0x772>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80034ca:	4b34      	ldr	r3, [pc, #208]	@ (800359c <HAL_RCC_OscConfig+0x354>)
 80034cc:	685b      	ldr	r3, [r3, #4]
 80034ce:	4a3a      	ldr	r2, [pc, #232]	@ (80035b8 <HAL_RCC_OscConfig+0x370>)
 80034d0:	4013      	ands	r3, r2
 80034d2:	0019      	movs	r1, r3
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80034d8:	4b30      	ldr	r3, [pc, #192]	@ (800359c <HAL_RCC_OscConfig+0x354>)
 80034da:	430a      	orrs	r2, r1
 80034dc:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80034de:	4b2f      	ldr	r3, [pc, #188]	@ (800359c <HAL_RCC_OscConfig+0x354>)
 80034e0:	685b      	ldr	r3, [r3, #4]
 80034e2:	021b      	lsls	r3, r3, #8
 80034e4:	0a19      	lsrs	r1, r3, #8
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	6a1b      	ldr	r3, [r3, #32]
 80034ea:	061a      	lsls	r2, r3, #24
 80034ec:	4b2b      	ldr	r3, [pc, #172]	@ (800359c <HAL_RCC_OscConfig+0x354>)
 80034ee:	430a      	orrs	r2, r1
 80034f0:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034f6:	0b5b      	lsrs	r3, r3, #13
 80034f8:	3301      	adds	r3, #1
 80034fa:	2280      	movs	r2, #128	@ 0x80
 80034fc:	0212      	lsls	r2, r2, #8
 80034fe:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8003500:	4b26      	ldr	r3, [pc, #152]	@ (800359c <HAL_RCC_OscConfig+0x354>)
 8003502:	68db      	ldr	r3, [r3, #12]
 8003504:	091b      	lsrs	r3, r3, #4
 8003506:	210f      	movs	r1, #15
 8003508:	400b      	ands	r3, r1
 800350a:	4928      	ldr	r1, [pc, #160]	@ (80035ac <HAL_RCC_OscConfig+0x364>)
 800350c:	5ccb      	ldrb	r3, [r1, r3]
 800350e:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8003510:	4b27      	ldr	r3, [pc, #156]	@ (80035b0 <HAL_RCC_OscConfig+0x368>)
 8003512:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 8003514:	4b27      	ldr	r3, [pc, #156]	@ (80035b4 <HAL_RCC_OscConfig+0x36c>)
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	2513      	movs	r5, #19
 800351a:	197c      	adds	r4, r7, r5
 800351c:	0018      	movs	r0, r3
 800351e:	f7fd fb6b 	bl	8000bf8 <HAL_InitTick>
 8003522:	0003      	movs	r3, r0
 8003524:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8003526:	197b      	adds	r3, r7, r5
 8003528:	781b      	ldrb	r3, [r3, #0]
 800352a:	2b00      	cmp	r3, #0
 800352c:	d060      	beq.n	80035f0 <HAL_RCC_OscConfig+0x3a8>
        {
          return status;
 800352e:	197b      	adds	r3, r7, r5
 8003530:	781b      	ldrb	r3, [r3, #0]
 8003532:	e242      	b.n	80039ba <HAL_RCC_OscConfig+0x772>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	69db      	ldr	r3, [r3, #28]
 8003538:	2b00      	cmp	r3, #0
 800353a:	d03f      	beq.n	80035bc <HAL_RCC_OscConfig+0x374>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800353c:	4b17      	ldr	r3, [pc, #92]	@ (800359c <HAL_RCC_OscConfig+0x354>)
 800353e:	681a      	ldr	r2, [r3, #0]
 8003540:	4b16      	ldr	r3, [pc, #88]	@ (800359c <HAL_RCC_OscConfig+0x354>)
 8003542:	2180      	movs	r1, #128	@ 0x80
 8003544:	0049      	lsls	r1, r1, #1
 8003546:	430a      	orrs	r2, r1
 8003548:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800354a:	f7fd fb9b 	bl	8000c84 <HAL_GetTick>
 800354e:	0003      	movs	r3, r0
 8003550:	61bb      	str	r3, [r7, #24]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8003552:	e008      	b.n	8003566 <HAL_RCC_OscConfig+0x31e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003554:	f7fd fb96 	bl	8000c84 <HAL_GetTick>
 8003558:	0002      	movs	r2, r0
 800355a:	69bb      	ldr	r3, [r7, #24]
 800355c:	1ad3      	subs	r3, r2, r3
 800355e:	2b02      	cmp	r3, #2
 8003560:	d901      	bls.n	8003566 <HAL_RCC_OscConfig+0x31e>
          {
            return HAL_TIMEOUT;
 8003562:	2303      	movs	r3, #3
 8003564:	e229      	b.n	80039ba <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8003566:	4b0d      	ldr	r3, [pc, #52]	@ (800359c <HAL_RCC_OscConfig+0x354>)
 8003568:	681a      	ldr	r2, [r3, #0]
 800356a:	2380      	movs	r3, #128	@ 0x80
 800356c:	009b      	lsls	r3, r3, #2
 800356e:	4013      	ands	r3, r2
 8003570:	d0f0      	beq.n	8003554 <HAL_RCC_OscConfig+0x30c>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003572:	4b0a      	ldr	r3, [pc, #40]	@ (800359c <HAL_RCC_OscConfig+0x354>)
 8003574:	685b      	ldr	r3, [r3, #4]
 8003576:	4a10      	ldr	r2, [pc, #64]	@ (80035b8 <HAL_RCC_OscConfig+0x370>)
 8003578:	4013      	ands	r3, r2
 800357a:	0019      	movs	r1, r3
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003580:	4b06      	ldr	r3, [pc, #24]	@ (800359c <HAL_RCC_OscConfig+0x354>)
 8003582:	430a      	orrs	r2, r1
 8003584:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003586:	4b05      	ldr	r3, [pc, #20]	@ (800359c <HAL_RCC_OscConfig+0x354>)
 8003588:	685b      	ldr	r3, [r3, #4]
 800358a:	021b      	lsls	r3, r3, #8
 800358c:	0a19      	lsrs	r1, r3, #8
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	6a1b      	ldr	r3, [r3, #32]
 8003592:	061a      	lsls	r2, r3, #24
 8003594:	4b01      	ldr	r3, [pc, #4]	@ (800359c <HAL_RCC_OscConfig+0x354>)
 8003596:	430a      	orrs	r2, r1
 8003598:	605a      	str	r2, [r3, #4]
 800359a:	e029      	b.n	80035f0 <HAL_RCC_OscConfig+0x3a8>
 800359c:	40021000 	.word	0x40021000
 80035a0:	fffeffff 	.word	0xfffeffff
 80035a4:	fffbffff 	.word	0xfffbffff
 80035a8:	ffffe0ff 	.word	0xffffe0ff
 80035ac:	080092e8 	.word	0x080092e8
 80035b0:	20000000 	.word	0x20000000
 80035b4:	20000004 	.word	0x20000004
 80035b8:	ffff1fff 	.word	0xffff1fff
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80035bc:	4bbd      	ldr	r3, [pc, #756]	@ (80038b4 <HAL_RCC_OscConfig+0x66c>)
 80035be:	681a      	ldr	r2, [r3, #0]
 80035c0:	4bbc      	ldr	r3, [pc, #752]	@ (80038b4 <HAL_RCC_OscConfig+0x66c>)
 80035c2:	49bd      	ldr	r1, [pc, #756]	@ (80038b8 <HAL_RCC_OscConfig+0x670>)
 80035c4:	400a      	ands	r2, r1
 80035c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035c8:	f7fd fb5c 	bl	8000c84 <HAL_GetTick>
 80035cc:	0003      	movs	r3, r0
 80035ce:	61bb      	str	r3, [r7, #24]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80035d0:	e008      	b.n	80035e4 <HAL_RCC_OscConfig+0x39c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80035d2:	f7fd fb57 	bl	8000c84 <HAL_GetTick>
 80035d6:	0002      	movs	r2, r0
 80035d8:	69bb      	ldr	r3, [r7, #24]
 80035da:	1ad3      	subs	r3, r2, r3
 80035dc:	2b02      	cmp	r3, #2
 80035de:	d901      	bls.n	80035e4 <HAL_RCC_OscConfig+0x39c>
          {
            return HAL_TIMEOUT;
 80035e0:	2303      	movs	r3, #3
 80035e2:	e1ea      	b.n	80039ba <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80035e4:	4bb3      	ldr	r3, [pc, #716]	@ (80038b4 <HAL_RCC_OscConfig+0x66c>)
 80035e6:	681a      	ldr	r2, [r3, #0]
 80035e8:	2380      	movs	r3, #128	@ 0x80
 80035ea:	009b      	lsls	r3, r3, #2
 80035ec:	4013      	ands	r3, r2
 80035ee:	d1f0      	bne.n	80035d2 <HAL_RCC_OscConfig+0x38a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	2208      	movs	r2, #8
 80035f6:	4013      	ands	r3, r2
 80035f8:	d036      	beq.n	8003668 <HAL_RCC_OscConfig+0x420>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	695b      	ldr	r3, [r3, #20]
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d019      	beq.n	8003636 <HAL_RCC_OscConfig+0x3ee>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003602:	4bac      	ldr	r3, [pc, #688]	@ (80038b4 <HAL_RCC_OscConfig+0x66c>)
 8003604:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003606:	4bab      	ldr	r3, [pc, #684]	@ (80038b4 <HAL_RCC_OscConfig+0x66c>)
 8003608:	2101      	movs	r1, #1
 800360a:	430a      	orrs	r2, r1
 800360c:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800360e:	f7fd fb39 	bl	8000c84 <HAL_GetTick>
 8003612:	0003      	movs	r3, r0
 8003614:	61bb      	str	r3, [r7, #24]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003616:	e008      	b.n	800362a <HAL_RCC_OscConfig+0x3e2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003618:	f7fd fb34 	bl	8000c84 <HAL_GetTick>
 800361c:	0002      	movs	r2, r0
 800361e:	69bb      	ldr	r3, [r7, #24]
 8003620:	1ad3      	subs	r3, r2, r3
 8003622:	2b02      	cmp	r3, #2
 8003624:	d901      	bls.n	800362a <HAL_RCC_OscConfig+0x3e2>
        {
          return HAL_TIMEOUT;
 8003626:	2303      	movs	r3, #3
 8003628:	e1c7      	b.n	80039ba <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800362a:	4ba2      	ldr	r3, [pc, #648]	@ (80038b4 <HAL_RCC_OscConfig+0x66c>)
 800362c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800362e:	2202      	movs	r2, #2
 8003630:	4013      	ands	r3, r2
 8003632:	d0f1      	beq.n	8003618 <HAL_RCC_OscConfig+0x3d0>
 8003634:	e018      	b.n	8003668 <HAL_RCC_OscConfig+0x420>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003636:	4b9f      	ldr	r3, [pc, #636]	@ (80038b4 <HAL_RCC_OscConfig+0x66c>)
 8003638:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800363a:	4b9e      	ldr	r3, [pc, #632]	@ (80038b4 <HAL_RCC_OscConfig+0x66c>)
 800363c:	2101      	movs	r1, #1
 800363e:	438a      	bics	r2, r1
 8003640:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003642:	f7fd fb1f 	bl	8000c84 <HAL_GetTick>
 8003646:	0003      	movs	r3, r0
 8003648:	61bb      	str	r3, [r7, #24]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800364a:	e008      	b.n	800365e <HAL_RCC_OscConfig+0x416>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800364c:	f7fd fb1a 	bl	8000c84 <HAL_GetTick>
 8003650:	0002      	movs	r2, r0
 8003652:	69bb      	ldr	r3, [r7, #24]
 8003654:	1ad3      	subs	r3, r2, r3
 8003656:	2b02      	cmp	r3, #2
 8003658:	d901      	bls.n	800365e <HAL_RCC_OscConfig+0x416>
        {
          return HAL_TIMEOUT;
 800365a:	2303      	movs	r3, #3
 800365c:	e1ad      	b.n	80039ba <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800365e:	4b95      	ldr	r3, [pc, #596]	@ (80038b4 <HAL_RCC_OscConfig+0x66c>)
 8003660:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003662:	2202      	movs	r2, #2
 8003664:	4013      	ands	r3, r2
 8003666:	d1f1      	bne.n	800364c <HAL_RCC_OscConfig+0x404>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	2204      	movs	r2, #4
 800366e:	4013      	ands	r3, r2
 8003670:	d100      	bne.n	8003674 <HAL_RCC_OscConfig+0x42c>
 8003672:	e0ae      	b.n	80037d2 <HAL_RCC_OscConfig+0x58a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003674:	2027      	movs	r0, #39	@ 0x27
 8003676:	183b      	adds	r3, r7, r0
 8003678:	2200      	movs	r2, #0
 800367a:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800367c:	4b8d      	ldr	r3, [pc, #564]	@ (80038b4 <HAL_RCC_OscConfig+0x66c>)
 800367e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003680:	2380      	movs	r3, #128	@ 0x80
 8003682:	055b      	lsls	r3, r3, #21
 8003684:	4013      	ands	r3, r2
 8003686:	d109      	bne.n	800369c <HAL_RCC_OscConfig+0x454>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003688:	4b8a      	ldr	r3, [pc, #552]	@ (80038b4 <HAL_RCC_OscConfig+0x66c>)
 800368a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800368c:	4b89      	ldr	r3, [pc, #548]	@ (80038b4 <HAL_RCC_OscConfig+0x66c>)
 800368e:	2180      	movs	r1, #128	@ 0x80
 8003690:	0549      	lsls	r1, r1, #21
 8003692:	430a      	orrs	r2, r1
 8003694:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 8003696:	183b      	adds	r3, r7, r0
 8003698:	2201      	movs	r2, #1
 800369a:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800369c:	4b87      	ldr	r3, [pc, #540]	@ (80038bc <HAL_RCC_OscConfig+0x674>)
 800369e:	681a      	ldr	r2, [r3, #0]
 80036a0:	2380      	movs	r3, #128	@ 0x80
 80036a2:	005b      	lsls	r3, r3, #1
 80036a4:	4013      	ands	r3, r2
 80036a6:	d11a      	bne.n	80036de <HAL_RCC_OscConfig+0x496>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80036a8:	4b84      	ldr	r3, [pc, #528]	@ (80038bc <HAL_RCC_OscConfig+0x674>)
 80036aa:	681a      	ldr	r2, [r3, #0]
 80036ac:	4b83      	ldr	r3, [pc, #524]	@ (80038bc <HAL_RCC_OscConfig+0x674>)
 80036ae:	2180      	movs	r1, #128	@ 0x80
 80036b0:	0049      	lsls	r1, r1, #1
 80036b2:	430a      	orrs	r2, r1
 80036b4:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80036b6:	f7fd fae5 	bl	8000c84 <HAL_GetTick>
 80036ba:	0003      	movs	r3, r0
 80036bc:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80036be:	e008      	b.n	80036d2 <HAL_RCC_OscConfig+0x48a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80036c0:	f7fd fae0 	bl	8000c84 <HAL_GetTick>
 80036c4:	0002      	movs	r2, r0
 80036c6:	69bb      	ldr	r3, [r7, #24]
 80036c8:	1ad3      	subs	r3, r2, r3
 80036ca:	2b64      	cmp	r3, #100	@ 0x64
 80036cc:	d901      	bls.n	80036d2 <HAL_RCC_OscConfig+0x48a>
        {
          return HAL_TIMEOUT;
 80036ce:	2303      	movs	r3, #3
 80036d0:	e173      	b.n	80039ba <HAL_RCC_OscConfig+0x772>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80036d2:	4b7a      	ldr	r3, [pc, #488]	@ (80038bc <HAL_RCC_OscConfig+0x674>)
 80036d4:	681a      	ldr	r2, [r3, #0]
 80036d6:	2380      	movs	r3, #128	@ 0x80
 80036d8:	005b      	lsls	r3, r3, #1
 80036da:	4013      	ands	r3, r2
 80036dc:	d0f0      	beq.n	80036c0 <HAL_RCC_OscConfig+0x478>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	689a      	ldr	r2, [r3, #8]
 80036e2:	2380      	movs	r3, #128	@ 0x80
 80036e4:	005b      	lsls	r3, r3, #1
 80036e6:	429a      	cmp	r2, r3
 80036e8:	d107      	bne.n	80036fa <HAL_RCC_OscConfig+0x4b2>
 80036ea:	4b72      	ldr	r3, [pc, #456]	@ (80038b4 <HAL_RCC_OscConfig+0x66c>)
 80036ec:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80036ee:	4b71      	ldr	r3, [pc, #452]	@ (80038b4 <HAL_RCC_OscConfig+0x66c>)
 80036f0:	2180      	movs	r1, #128	@ 0x80
 80036f2:	0049      	lsls	r1, r1, #1
 80036f4:	430a      	orrs	r2, r1
 80036f6:	651a      	str	r2, [r3, #80]	@ 0x50
 80036f8:	e031      	b.n	800375e <HAL_RCC_OscConfig+0x516>
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	689b      	ldr	r3, [r3, #8]
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d10c      	bne.n	800371c <HAL_RCC_OscConfig+0x4d4>
 8003702:	4b6c      	ldr	r3, [pc, #432]	@ (80038b4 <HAL_RCC_OscConfig+0x66c>)
 8003704:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003706:	4b6b      	ldr	r3, [pc, #428]	@ (80038b4 <HAL_RCC_OscConfig+0x66c>)
 8003708:	496b      	ldr	r1, [pc, #428]	@ (80038b8 <HAL_RCC_OscConfig+0x670>)
 800370a:	400a      	ands	r2, r1
 800370c:	651a      	str	r2, [r3, #80]	@ 0x50
 800370e:	4b69      	ldr	r3, [pc, #420]	@ (80038b4 <HAL_RCC_OscConfig+0x66c>)
 8003710:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003712:	4b68      	ldr	r3, [pc, #416]	@ (80038b4 <HAL_RCC_OscConfig+0x66c>)
 8003714:	496a      	ldr	r1, [pc, #424]	@ (80038c0 <HAL_RCC_OscConfig+0x678>)
 8003716:	400a      	ands	r2, r1
 8003718:	651a      	str	r2, [r3, #80]	@ 0x50
 800371a:	e020      	b.n	800375e <HAL_RCC_OscConfig+0x516>
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	689a      	ldr	r2, [r3, #8]
 8003720:	23a0      	movs	r3, #160	@ 0xa0
 8003722:	00db      	lsls	r3, r3, #3
 8003724:	429a      	cmp	r2, r3
 8003726:	d10e      	bne.n	8003746 <HAL_RCC_OscConfig+0x4fe>
 8003728:	4b62      	ldr	r3, [pc, #392]	@ (80038b4 <HAL_RCC_OscConfig+0x66c>)
 800372a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800372c:	4b61      	ldr	r3, [pc, #388]	@ (80038b4 <HAL_RCC_OscConfig+0x66c>)
 800372e:	2180      	movs	r1, #128	@ 0x80
 8003730:	00c9      	lsls	r1, r1, #3
 8003732:	430a      	orrs	r2, r1
 8003734:	651a      	str	r2, [r3, #80]	@ 0x50
 8003736:	4b5f      	ldr	r3, [pc, #380]	@ (80038b4 <HAL_RCC_OscConfig+0x66c>)
 8003738:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800373a:	4b5e      	ldr	r3, [pc, #376]	@ (80038b4 <HAL_RCC_OscConfig+0x66c>)
 800373c:	2180      	movs	r1, #128	@ 0x80
 800373e:	0049      	lsls	r1, r1, #1
 8003740:	430a      	orrs	r2, r1
 8003742:	651a      	str	r2, [r3, #80]	@ 0x50
 8003744:	e00b      	b.n	800375e <HAL_RCC_OscConfig+0x516>
 8003746:	4b5b      	ldr	r3, [pc, #364]	@ (80038b4 <HAL_RCC_OscConfig+0x66c>)
 8003748:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800374a:	4b5a      	ldr	r3, [pc, #360]	@ (80038b4 <HAL_RCC_OscConfig+0x66c>)
 800374c:	495a      	ldr	r1, [pc, #360]	@ (80038b8 <HAL_RCC_OscConfig+0x670>)
 800374e:	400a      	ands	r2, r1
 8003750:	651a      	str	r2, [r3, #80]	@ 0x50
 8003752:	4b58      	ldr	r3, [pc, #352]	@ (80038b4 <HAL_RCC_OscConfig+0x66c>)
 8003754:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003756:	4b57      	ldr	r3, [pc, #348]	@ (80038b4 <HAL_RCC_OscConfig+0x66c>)
 8003758:	4959      	ldr	r1, [pc, #356]	@ (80038c0 <HAL_RCC_OscConfig+0x678>)
 800375a:	400a      	ands	r2, r1
 800375c:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	689b      	ldr	r3, [r3, #8]
 8003762:	2b00      	cmp	r3, #0
 8003764:	d015      	beq.n	8003792 <HAL_RCC_OscConfig+0x54a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003766:	f7fd fa8d 	bl	8000c84 <HAL_GetTick>
 800376a:	0003      	movs	r3, r0
 800376c:	61bb      	str	r3, [r7, #24]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800376e:	e009      	b.n	8003784 <HAL_RCC_OscConfig+0x53c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003770:	f7fd fa88 	bl	8000c84 <HAL_GetTick>
 8003774:	0002      	movs	r2, r0
 8003776:	69bb      	ldr	r3, [r7, #24]
 8003778:	1ad3      	subs	r3, r2, r3
 800377a:	4a52      	ldr	r2, [pc, #328]	@ (80038c4 <HAL_RCC_OscConfig+0x67c>)
 800377c:	4293      	cmp	r3, r2
 800377e:	d901      	bls.n	8003784 <HAL_RCC_OscConfig+0x53c>
        {
          return HAL_TIMEOUT;
 8003780:	2303      	movs	r3, #3
 8003782:	e11a      	b.n	80039ba <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003784:	4b4b      	ldr	r3, [pc, #300]	@ (80038b4 <HAL_RCC_OscConfig+0x66c>)
 8003786:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003788:	2380      	movs	r3, #128	@ 0x80
 800378a:	009b      	lsls	r3, r3, #2
 800378c:	4013      	ands	r3, r2
 800378e:	d0ef      	beq.n	8003770 <HAL_RCC_OscConfig+0x528>
 8003790:	e014      	b.n	80037bc <HAL_RCC_OscConfig+0x574>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003792:	f7fd fa77 	bl	8000c84 <HAL_GetTick>
 8003796:	0003      	movs	r3, r0
 8003798:	61bb      	str	r3, [r7, #24]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800379a:	e009      	b.n	80037b0 <HAL_RCC_OscConfig+0x568>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800379c:	f7fd fa72 	bl	8000c84 <HAL_GetTick>
 80037a0:	0002      	movs	r2, r0
 80037a2:	69bb      	ldr	r3, [r7, #24]
 80037a4:	1ad3      	subs	r3, r2, r3
 80037a6:	4a47      	ldr	r2, [pc, #284]	@ (80038c4 <HAL_RCC_OscConfig+0x67c>)
 80037a8:	4293      	cmp	r3, r2
 80037aa:	d901      	bls.n	80037b0 <HAL_RCC_OscConfig+0x568>
        {
          return HAL_TIMEOUT;
 80037ac:	2303      	movs	r3, #3
 80037ae:	e104      	b.n	80039ba <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80037b0:	4b40      	ldr	r3, [pc, #256]	@ (80038b4 <HAL_RCC_OscConfig+0x66c>)
 80037b2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80037b4:	2380      	movs	r3, #128	@ 0x80
 80037b6:	009b      	lsls	r3, r3, #2
 80037b8:	4013      	ands	r3, r2
 80037ba:	d1ef      	bne.n	800379c <HAL_RCC_OscConfig+0x554>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80037bc:	2327      	movs	r3, #39	@ 0x27
 80037be:	18fb      	adds	r3, r7, r3
 80037c0:	781b      	ldrb	r3, [r3, #0]
 80037c2:	2b01      	cmp	r3, #1
 80037c4:	d105      	bne.n	80037d2 <HAL_RCC_OscConfig+0x58a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80037c6:	4b3b      	ldr	r3, [pc, #236]	@ (80038b4 <HAL_RCC_OscConfig+0x66c>)
 80037c8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80037ca:	4b3a      	ldr	r3, [pc, #232]	@ (80038b4 <HAL_RCC_OscConfig+0x66c>)
 80037cc:	493e      	ldr	r1, [pc, #248]	@ (80038c8 <HAL_RCC_OscConfig+0x680>)
 80037ce:	400a      	ands	r2, r1
 80037d0:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	2220      	movs	r2, #32
 80037d8:	4013      	ands	r3, r2
 80037da:	d049      	beq.n	8003870 <HAL_RCC_OscConfig+0x628>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	699b      	ldr	r3, [r3, #24]
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d026      	beq.n	8003832 <HAL_RCC_OscConfig+0x5ea>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 80037e4:	4b33      	ldr	r3, [pc, #204]	@ (80038b4 <HAL_RCC_OscConfig+0x66c>)
 80037e6:	689a      	ldr	r2, [r3, #8]
 80037e8:	4b32      	ldr	r3, [pc, #200]	@ (80038b4 <HAL_RCC_OscConfig+0x66c>)
 80037ea:	2101      	movs	r1, #1
 80037ec:	430a      	orrs	r2, r1
 80037ee:	609a      	str	r2, [r3, #8]
 80037f0:	4b30      	ldr	r3, [pc, #192]	@ (80038b4 <HAL_RCC_OscConfig+0x66c>)
 80037f2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80037f4:	4b2f      	ldr	r3, [pc, #188]	@ (80038b4 <HAL_RCC_OscConfig+0x66c>)
 80037f6:	2101      	movs	r1, #1
 80037f8:	430a      	orrs	r2, r1
 80037fa:	635a      	str	r2, [r3, #52]	@ 0x34
 80037fc:	4b33      	ldr	r3, [pc, #204]	@ (80038cc <HAL_RCC_OscConfig+0x684>)
 80037fe:	6a1a      	ldr	r2, [r3, #32]
 8003800:	4b32      	ldr	r3, [pc, #200]	@ (80038cc <HAL_RCC_OscConfig+0x684>)
 8003802:	2180      	movs	r1, #128	@ 0x80
 8003804:	0189      	lsls	r1, r1, #6
 8003806:	430a      	orrs	r2, r1
 8003808:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800380a:	f7fd fa3b 	bl	8000c84 <HAL_GetTick>
 800380e:	0003      	movs	r3, r0
 8003810:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8003812:	e008      	b.n	8003826 <HAL_RCC_OscConfig+0x5de>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003814:	f7fd fa36 	bl	8000c84 <HAL_GetTick>
 8003818:	0002      	movs	r2, r0
 800381a:	69bb      	ldr	r3, [r7, #24]
 800381c:	1ad3      	subs	r3, r2, r3
 800381e:	2b02      	cmp	r3, #2
 8003820:	d901      	bls.n	8003826 <HAL_RCC_OscConfig+0x5de>
          {
            return HAL_TIMEOUT;
 8003822:	2303      	movs	r3, #3
 8003824:	e0c9      	b.n	80039ba <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8003826:	4b23      	ldr	r3, [pc, #140]	@ (80038b4 <HAL_RCC_OscConfig+0x66c>)
 8003828:	689b      	ldr	r3, [r3, #8]
 800382a:	2202      	movs	r2, #2
 800382c:	4013      	ands	r3, r2
 800382e:	d0f1      	beq.n	8003814 <HAL_RCC_OscConfig+0x5cc>
 8003830:	e01e      	b.n	8003870 <HAL_RCC_OscConfig+0x628>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8003832:	4b20      	ldr	r3, [pc, #128]	@ (80038b4 <HAL_RCC_OscConfig+0x66c>)
 8003834:	689a      	ldr	r2, [r3, #8]
 8003836:	4b1f      	ldr	r3, [pc, #124]	@ (80038b4 <HAL_RCC_OscConfig+0x66c>)
 8003838:	2101      	movs	r1, #1
 800383a:	438a      	bics	r2, r1
 800383c:	609a      	str	r2, [r3, #8]
 800383e:	4b23      	ldr	r3, [pc, #140]	@ (80038cc <HAL_RCC_OscConfig+0x684>)
 8003840:	6a1a      	ldr	r2, [r3, #32]
 8003842:	4b22      	ldr	r3, [pc, #136]	@ (80038cc <HAL_RCC_OscConfig+0x684>)
 8003844:	4922      	ldr	r1, [pc, #136]	@ (80038d0 <HAL_RCC_OscConfig+0x688>)
 8003846:	400a      	ands	r2, r1
 8003848:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800384a:	f7fd fa1b 	bl	8000c84 <HAL_GetTick>
 800384e:	0003      	movs	r3, r0
 8003850:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8003852:	e008      	b.n	8003866 <HAL_RCC_OscConfig+0x61e>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003854:	f7fd fa16 	bl	8000c84 <HAL_GetTick>
 8003858:	0002      	movs	r2, r0
 800385a:	69bb      	ldr	r3, [r7, #24]
 800385c:	1ad3      	subs	r3, r2, r3
 800385e:	2b02      	cmp	r3, #2
 8003860:	d901      	bls.n	8003866 <HAL_RCC_OscConfig+0x61e>
          {
            return HAL_TIMEOUT;
 8003862:	2303      	movs	r3, #3
 8003864:	e0a9      	b.n	80039ba <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8003866:	4b13      	ldr	r3, [pc, #76]	@ (80038b4 <HAL_RCC_OscConfig+0x66c>)
 8003868:	689b      	ldr	r3, [r3, #8]
 800386a:	2202      	movs	r2, #2
 800386c:	4013      	ands	r3, r2
 800386e:	d1f1      	bne.n	8003854 <HAL_RCC_OscConfig+0x60c>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003874:	2b00      	cmp	r3, #0
 8003876:	d100      	bne.n	800387a <HAL_RCC_OscConfig+0x632>
 8003878:	e09e      	b.n	80039b8 <HAL_RCC_OscConfig+0x770>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800387a:	6a3b      	ldr	r3, [r7, #32]
 800387c:	2b0c      	cmp	r3, #12
 800387e:	d100      	bne.n	8003882 <HAL_RCC_OscConfig+0x63a>
 8003880:	e077      	b.n	8003972 <HAL_RCC_OscConfig+0x72a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003886:	2b02      	cmp	r3, #2
 8003888:	d158      	bne.n	800393c <HAL_RCC_OscConfig+0x6f4>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800388a:	4b0a      	ldr	r3, [pc, #40]	@ (80038b4 <HAL_RCC_OscConfig+0x66c>)
 800388c:	681a      	ldr	r2, [r3, #0]
 800388e:	4b09      	ldr	r3, [pc, #36]	@ (80038b4 <HAL_RCC_OscConfig+0x66c>)
 8003890:	4910      	ldr	r1, [pc, #64]	@ (80038d4 <HAL_RCC_OscConfig+0x68c>)
 8003892:	400a      	ands	r2, r1
 8003894:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003896:	f7fd f9f5 	bl	8000c84 <HAL_GetTick>
 800389a:	0003      	movs	r3, r0
 800389c:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800389e:	e01b      	b.n	80038d8 <HAL_RCC_OscConfig+0x690>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80038a0:	f7fd f9f0 	bl	8000c84 <HAL_GetTick>
 80038a4:	0002      	movs	r2, r0
 80038a6:	69bb      	ldr	r3, [r7, #24]
 80038a8:	1ad3      	subs	r3, r2, r3
 80038aa:	2b02      	cmp	r3, #2
 80038ac:	d914      	bls.n	80038d8 <HAL_RCC_OscConfig+0x690>
          {
            return HAL_TIMEOUT;
 80038ae:	2303      	movs	r3, #3
 80038b0:	e083      	b.n	80039ba <HAL_RCC_OscConfig+0x772>
 80038b2:	46c0      	nop			@ (mov r8, r8)
 80038b4:	40021000 	.word	0x40021000
 80038b8:	fffffeff 	.word	0xfffffeff
 80038bc:	40007000 	.word	0x40007000
 80038c0:	fffffbff 	.word	0xfffffbff
 80038c4:	00001388 	.word	0x00001388
 80038c8:	efffffff 	.word	0xefffffff
 80038cc:	40010000 	.word	0x40010000
 80038d0:	ffffdfff 	.word	0xffffdfff
 80038d4:	feffffff 	.word	0xfeffffff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80038d8:	4b3a      	ldr	r3, [pc, #232]	@ (80039c4 <HAL_RCC_OscConfig+0x77c>)
 80038da:	681a      	ldr	r2, [r3, #0]
 80038dc:	2380      	movs	r3, #128	@ 0x80
 80038de:	049b      	lsls	r3, r3, #18
 80038e0:	4013      	ands	r3, r2
 80038e2:	d1dd      	bne.n	80038a0 <HAL_RCC_OscConfig+0x658>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80038e4:	4b37      	ldr	r3, [pc, #220]	@ (80039c4 <HAL_RCC_OscConfig+0x77c>)
 80038e6:	68db      	ldr	r3, [r3, #12]
 80038e8:	4a37      	ldr	r2, [pc, #220]	@ (80039c8 <HAL_RCC_OscConfig+0x780>)
 80038ea:	4013      	ands	r3, r2
 80038ec:	0019      	movs	r1, r3
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038f6:	431a      	orrs	r2, r3
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80038fc:	431a      	orrs	r2, r3
 80038fe:	4b31      	ldr	r3, [pc, #196]	@ (80039c4 <HAL_RCC_OscConfig+0x77c>)
 8003900:	430a      	orrs	r2, r1
 8003902:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003904:	4b2f      	ldr	r3, [pc, #188]	@ (80039c4 <HAL_RCC_OscConfig+0x77c>)
 8003906:	681a      	ldr	r2, [r3, #0]
 8003908:	4b2e      	ldr	r3, [pc, #184]	@ (80039c4 <HAL_RCC_OscConfig+0x77c>)
 800390a:	2180      	movs	r1, #128	@ 0x80
 800390c:	0449      	lsls	r1, r1, #17
 800390e:	430a      	orrs	r2, r1
 8003910:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003912:	f7fd f9b7 	bl	8000c84 <HAL_GetTick>
 8003916:	0003      	movs	r3, r0
 8003918:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 800391a:	e008      	b.n	800392e <HAL_RCC_OscConfig+0x6e6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800391c:	f7fd f9b2 	bl	8000c84 <HAL_GetTick>
 8003920:	0002      	movs	r2, r0
 8003922:	69bb      	ldr	r3, [r7, #24]
 8003924:	1ad3      	subs	r3, r2, r3
 8003926:	2b02      	cmp	r3, #2
 8003928:	d901      	bls.n	800392e <HAL_RCC_OscConfig+0x6e6>
          {
            return HAL_TIMEOUT;
 800392a:	2303      	movs	r3, #3
 800392c:	e045      	b.n	80039ba <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 800392e:	4b25      	ldr	r3, [pc, #148]	@ (80039c4 <HAL_RCC_OscConfig+0x77c>)
 8003930:	681a      	ldr	r2, [r3, #0]
 8003932:	2380      	movs	r3, #128	@ 0x80
 8003934:	049b      	lsls	r3, r3, #18
 8003936:	4013      	ands	r3, r2
 8003938:	d0f0      	beq.n	800391c <HAL_RCC_OscConfig+0x6d4>
 800393a:	e03d      	b.n	80039b8 <HAL_RCC_OscConfig+0x770>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800393c:	4b21      	ldr	r3, [pc, #132]	@ (80039c4 <HAL_RCC_OscConfig+0x77c>)
 800393e:	681a      	ldr	r2, [r3, #0]
 8003940:	4b20      	ldr	r3, [pc, #128]	@ (80039c4 <HAL_RCC_OscConfig+0x77c>)
 8003942:	4922      	ldr	r1, [pc, #136]	@ (80039cc <HAL_RCC_OscConfig+0x784>)
 8003944:	400a      	ands	r2, r1
 8003946:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003948:	f7fd f99c 	bl	8000c84 <HAL_GetTick>
 800394c:	0003      	movs	r3, r0
 800394e:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8003950:	e008      	b.n	8003964 <HAL_RCC_OscConfig+0x71c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003952:	f7fd f997 	bl	8000c84 <HAL_GetTick>
 8003956:	0002      	movs	r2, r0
 8003958:	69bb      	ldr	r3, [r7, #24]
 800395a:	1ad3      	subs	r3, r2, r3
 800395c:	2b02      	cmp	r3, #2
 800395e:	d901      	bls.n	8003964 <HAL_RCC_OscConfig+0x71c>
          {
            return HAL_TIMEOUT;
 8003960:	2303      	movs	r3, #3
 8003962:	e02a      	b.n	80039ba <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8003964:	4b17      	ldr	r3, [pc, #92]	@ (80039c4 <HAL_RCC_OscConfig+0x77c>)
 8003966:	681a      	ldr	r2, [r3, #0]
 8003968:	2380      	movs	r3, #128	@ 0x80
 800396a:	049b      	lsls	r3, r3, #18
 800396c:	4013      	ands	r3, r2
 800396e:	d1f0      	bne.n	8003952 <HAL_RCC_OscConfig+0x70a>
 8003970:	e022      	b.n	80039b8 <HAL_RCC_OscConfig+0x770>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003976:	2b01      	cmp	r3, #1
 8003978:	d101      	bne.n	800397e <HAL_RCC_OscConfig+0x736>
      {
        return HAL_ERROR;
 800397a:	2301      	movs	r3, #1
 800397c:	e01d      	b.n	80039ba <HAL_RCC_OscConfig+0x772>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800397e:	4b11      	ldr	r3, [pc, #68]	@ (80039c4 <HAL_RCC_OscConfig+0x77c>)
 8003980:	68db      	ldr	r3, [r3, #12]
 8003982:	61fb      	str	r3, [r7, #28]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003984:	69fa      	ldr	r2, [r7, #28]
 8003986:	2380      	movs	r3, #128	@ 0x80
 8003988:	025b      	lsls	r3, r3, #9
 800398a:	401a      	ands	r2, r3
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003990:	429a      	cmp	r2, r3
 8003992:	d10f      	bne.n	80039b4 <HAL_RCC_OscConfig+0x76c>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8003994:	69fa      	ldr	r2, [r7, #28]
 8003996:	23f0      	movs	r3, #240	@ 0xf0
 8003998:	039b      	lsls	r3, r3, #14
 800399a:	401a      	ands	r2, r3
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80039a0:	429a      	cmp	r2, r3
 80039a2:	d107      	bne.n	80039b4 <HAL_RCC_OscConfig+0x76c>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 80039a4:	69fa      	ldr	r2, [r7, #28]
 80039a6:	23c0      	movs	r3, #192	@ 0xc0
 80039a8:	041b      	lsls	r3, r3, #16
 80039aa:	401a      	ands	r2, r3
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80039b0:	429a      	cmp	r2, r3
 80039b2:	d001      	beq.n	80039b8 <HAL_RCC_OscConfig+0x770>
        {
          return HAL_ERROR;
 80039b4:	2301      	movs	r3, #1
 80039b6:	e000      	b.n	80039ba <HAL_RCC_OscConfig+0x772>
        }
      }
    }
  }
  return HAL_OK;
 80039b8:	2300      	movs	r3, #0
}
 80039ba:	0018      	movs	r0, r3
 80039bc:	46bd      	mov	sp, r7
 80039be:	b00a      	add	sp, #40	@ 0x28
 80039c0:	bdb0      	pop	{r4, r5, r7, pc}
 80039c2:	46c0      	nop			@ (mov r8, r8)
 80039c4:	40021000 	.word	0x40021000
 80039c8:	ff02ffff 	.word	0xff02ffff
 80039cc:	feffffff 	.word	0xfeffffff

080039d0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80039d0:	b5b0      	push	{r4, r5, r7, lr}
 80039d2:	b084      	sub	sp, #16
 80039d4:	af00      	add	r7, sp, #0
 80039d6:	6078      	str	r0, [r7, #4]
 80039d8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d101      	bne.n	80039e4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80039e0:	2301      	movs	r3, #1
 80039e2:	e128      	b.n	8003c36 <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80039e4:	4b96      	ldr	r3, [pc, #600]	@ (8003c40 <HAL_RCC_ClockConfig+0x270>)
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	2201      	movs	r2, #1
 80039ea:	4013      	ands	r3, r2
 80039ec:	683a      	ldr	r2, [r7, #0]
 80039ee:	429a      	cmp	r2, r3
 80039f0:	d91e      	bls.n	8003a30 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80039f2:	4b93      	ldr	r3, [pc, #588]	@ (8003c40 <HAL_RCC_ClockConfig+0x270>)
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	2201      	movs	r2, #1
 80039f8:	4393      	bics	r3, r2
 80039fa:	0019      	movs	r1, r3
 80039fc:	4b90      	ldr	r3, [pc, #576]	@ (8003c40 <HAL_RCC_ClockConfig+0x270>)
 80039fe:	683a      	ldr	r2, [r7, #0]
 8003a00:	430a      	orrs	r2, r1
 8003a02:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003a04:	f7fd f93e 	bl	8000c84 <HAL_GetTick>
 8003a08:	0003      	movs	r3, r0
 8003a0a:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a0c:	e009      	b.n	8003a22 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003a0e:	f7fd f939 	bl	8000c84 <HAL_GetTick>
 8003a12:	0002      	movs	r2, r0
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	1ad3      	subs	r3, r2, r3
 8003a18:	4a8a      	ldr	r2, [pc, #552]	@ (8003c44 <HAL_RCC_ClockConfig+0x274>)
 8003a1a:	4293      	cmp	r3, r2
 8003a1c:	d901      	bls.n	8003a22 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8003a1e:	2303      	movs	r3, #3
 8003a20:	e109      	b.n	8003c36 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a22:	4b87      	ldr	r3, [pc, #540]	@ (8003c40 <HAL_RCC_ClockConfig+0x270>)
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	2201      	movs	r2, #1
 8003a28:	4013      	ands	r3, r2
 8003a2a:	683a      	ldr	r2, [r7, #0]
 8003a2c:	429a      	cmp	r2, r3
 8003a2e:	d1ee      	bne.n	8003a0e <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	2202      	movs	r2, #2
 8003a36:	4013      	ands	r3, r2
 8003a38:	d009      	beq.n	8003a4e <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003a3a:	4b83      	ldr	r3, [pc, #524]	@ (8003c48 <HAL_RCC_ClockConfig+0x278>)
 8003a3c:	68db      	ldr	r3, [r3, #12]
 8003a3e:	22f0      	movs	r2, #240	@ 0xf0
 8003a40:	4393      	bics	r3, r2
 8003a42:	0019      	movs	r1, r3
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	689a      	ldr	r2, [r3, #8]
 8003a48:	4b7f      	ldr	r3, [pc, #508]	@ (8003c48 <HAL_RCC_ClockConfig+0x278>)
 8003a4a:	430a      	orrs	r2, r1
 8003a4c:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	2201      	movs	r2, #1
 8003a54:	4013      	ands	r3, r2
 8003a56:	d100      	bne.n	8003a5a <HAL_RCC_ClockConfig+0x8a>
 8003a58:	e089      	b.n	8003b6e <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	685b      	ldr	r3, [r3, #4]
 8003a5e:	2b02      	cmp	r3, #2
 8003a60:	d107      	bne.n	8003a72 <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003a62:	4b79      	ldr	r3, [pc, #484]	@ (8003c48 <HAL_RCC_ClockConfig+0x278>)
 8003a64:	681a      	ldr	r2, [r3, #0]
 8003a66:	2380      	movs	r3, #128	@ 0x80
 8003a68:	029b      	lsls	r3, r3, #10
 8003a6a:	4013      	ands	r3, r2
 8003a6c:	d120      	bne.n	8003ab0 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8003a6e:	2301      	movs	r3, #1
 8003a70:	e0e1      	b.n	8003c36 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	685b      	ldr	r3, [r3, #4]
 8003a76:	2b03      	cmp	r3, #3
 8003a78:	d107      	bne.n	8003a8a <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003a7a:	4b73      	ldr	r3, [pc, #460]	@ (8003c48 <HAL_RCC_ClockConfig+0x278>)
 8003a7c:	681a      	ldr	r2, [r3, #0]
 8003a7e:	2380      	movs	r3, #128	@ 0x80
 8003a80:	049b      	lsls	r3, r3, #18
 8003a82:	4013      	ands	r3, r2
 8003a84:	d114      	bne.n	8003ab0 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8003a86:	2301      	movs	r3, #1
 8003a88:	e0d5      	b.n	8003c36 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	685b      	ldr	r3, [r3, #4]
 8003a8e:	2b01      	cmp	r3, #1
 8003a90:	d106      	bne.n	8003aa0 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003a92:	4b6d      	ldr	r3, [pc, #436]	@ (8003c48 <HAL_RCC_ClockConfig+0x278>)
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	2204      	movs	r2, #4
 8003a98:	4013      	ands	r3, r2
 8003a9a:	d109      	bne.n	8003ab0 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8003a9c:	2301      	movs	r3, #1
 8003a9e:	e0ca      	b.n	8003c36 <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8003aa0:	4b69      	ldr	r3, [pc, #420]	@ (8003c48 <HAL_RCC_ClockConfig+0x278>)
 8003aa2:	681a      	ldr	r2, [r3, #0]
 8003aa4:	2380      	movs	r3, #128	@ 0x80
 8003aa6:	009b      	lsls	r3, r3, #2
 8003aa8:	4013      	ands	r3, r2
 8003aaa:	d101      	bne.n	8003ab0 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8003aac:	2301      	movs	r3, #1
 8003aae:	e0c2      	b.n	8003c36 <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003ab0:	4b65      	ldr	r3, [pc, #404]	@ (8003c48 <HAL_RCC_ClockConfig+0x278>)
 8003ab2:	68db      	ldr	r3, [r3, #12]
 8003ab4:	2203      	movs	r2, #3
 8003ab6:	4393      	bics	r3, r2
 8003ab8:	0019      	movs	r1, r3
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	685a      	ldr	r2, [r3, #4]
 8003abe:	4b62      	ldr	r3, [pc, #392]	@ (8003c48 <HAL_RCC_ClockConfig+0x278>)
 8003ac0:	430a      	orrs	r2, r1
 8003ac2:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003ac4:	f7fd f8de 	bl	8000c84 <HAL_GetTick>
 8003ac8:	0003      	movs	r3, r0
 8003aca:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	685b      	ldr	r3, [r3, #4]
 8003ad0:	2b02      	cmp	r3, #2
 8003ad2:	d111      	bne.n	8003af8 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8003ad4:	e009      	b.n	8003aea <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003ad6:	f7fd f8d5 	bl	8000c84 <HAL_GetTick>
 8003ada:	0002      	movs	r2, r0
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	1ad3      	subs	r3, r2, r3
 8003ae0:	4a58      	ldr	r2, [pc, #352]	@ (8003c44 <HAL_RCC_ClockConfig+0x274>)
 8003ae2:	4293      	cmp	r3, r2
 8003ae4:	d901      	bls.n	8003aea <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 8003ae6:	2303      	movs	r3, #3
 8003ae8:	e0a5      	b.n	8003c36 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8003aea:	4b57      	ldr	r3, [pc, #348]	@ (8003c48 <HAL_RCC_ClockConfig+0x278>)
 8003aec:	68db      	ldr	r3, [r3, #12]
 8003aee:	220c      	movs	r2, #12
 8003af0:	4013      	ands	r3, r2
 8003af2:	2b08      	cmp	r3, #8
 8003af4:	d1ef      	bne.n	8003ad6 <HAL_RCC_ClockConfig+0x106>
 8003af6:	e03a      	b.n	8003b6e <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	685b      	ldr	r3, [r3, #4]
 8003afc:	2b03      	cmp	r3, #3
 8003afe:	d111      	bne.n	8003b24 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003b00:	e009      	b.n	8003b16 <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003b02:	f7fd f8bf 	bl	8000c84 <HAL_GetTick>
 8003b06:	0002      	movs	r2, r0
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	1ad3      	subs	r3, r2, r3
 8003b0c:	4a4d      	ldr	r2, [pc, #308]	@ (8003c44 <HAL_RCC_ClockConfig+0x274>)
 8003b0e:	4293      	cmp	r3, r2
 8003b10:	d901      	bls.n	8003b16 <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 8003b12:	2303      	movs	r3, #3
 8003b14:	e08f      	b.n	8003c36 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003b16:	4b4c      	ldr	r3, [pc, #304]	@ (8003c48 <HAL_RCC_ClockConfig+0x278>)
 8003b18:	68db      	ldr	r3, [r3, #12]
 8003b1a:	220c      	movs	r2, #12
 8003b1c:	4013      	ands	r3, r2
 8003b1e:	2b0c      	cmp	r3, #12
 8003b20:	d1ef      	bne.n	8003b02 <HAL_RCC_ClockConfig+0x132>
 8003b22:	e024      	b.n	8003b6e <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	685b      	ldr	r3, [r3, #4]
 8003b28:	2b01      	cmp	r3, #1
 8003b2a:	d11b      	bne.n	8003b64 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8003b2c:	e009      	b.n	8003b42 <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003b2e:	f7fd f8a9 	bl	8000c84 <HAL_GetTick>
 8003b32:	0002      	movs	r2, r0
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	1ad3      	subs	r3, r2, r3
 8003b38:	4a42      	ldr	r2, [pc, #264]	@ (8003c44 <HAL_RCC_ClockConfig+0x274>)
 8003b3a:	4293      	cmp	r3, r2
 8003b3c:	d901      	bls.n	8003b42 <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 8003b3e:	2303      	movs	r3, #3
 8003b40:	e079      	b.n	8003c36 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8003b42:	4b41      	ldr	r3, [pc, #260]	@ (8003c48 <HAL_RCC_ClockConfig+0x278>)
 8003b44:	68db      	ldr	r3, [r3, #12]
 8003b46:	220c      	movs	r2, #12
 8003b48:	4013      	ands	r3, r2
 8003b4a:	2b04      	cmp	r3, #4
 8003b4c:	d1ef      	bne.n	8003b2e <HAL_RCC_ClockConfig+0x15e>
 8003b4e:	e00e      	b.n	8003b6e <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003b50:	f7fd f898 	bl	8000c84 <HAL_GetTick>
 8003b54:	0002      	movs	r2, r0
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	1ad3      	subs	r3, r2, r3
 8003b5a:	4a3a      	ldr	r2, [pc, #232]	@ (8003c44 <HAL_RCC_ClockConfig+0x274>)
 8003b5c:	4293      	cmp	r3, r2
 8003b5e:	d901      	bls.n	8003b64 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 8003b60:	2303      	movs	r3, #3
 8003b62:	e068      	b.n	8003c36 <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8003b64:	4b38      	ldr	r3, [pc, #224]	@ (8003c48 <HAL_RCC_ClockConfig+0x278>)
 8003b66:	68db      	ldr	r3, [r3, #12]
 8003b68:	220c      	movs	r2, #12
 8003b6a:	4013      	ands	r3, r2
 8003b6c:	d1f0      	bne.n	8003b50 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003b6e:	4b34      	ldr	r3, [pc, #208]	@ (8003c40 <HAL_RCC_ClockConfig+0x270>)
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	2201      	movs	r2, #1
 8003b74:	4013      	ands	r3, r2
 8003b76:	683a      	ldr	r2, [r7, #0]
 8003b78:	429a      	cmp	r2, r3
 8003b7a:	d21e      	bcs.n	8003bba <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b7c:	4b30      	ldr	r3, [pc, #192]	@ (8003c40 <HAL_RCC_ClockConfig+0x270>)
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	2201      	movs	r2, #1
 8003b82:	4393      	bics	r3, r2
 8003b84:	0019      	movs	r1, r3
 8003b86:	4b2e      	ldr	r3, [pc, #184]	@ (8003c40 <HAL_RCC_ClockConfig+0x270>)
 8003b88:	683a      	ldr	r2, [r7, #0]
 8003b8a:	430a      	orrs	r2, r1
 8003b8c:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003b8e:	f7fd f879 	bl	8000c84 <HAL_GetTick>
 8003b92:	0003      	movs	r3, r0
 8003b94:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b96:	e009      	b.n	8003bac <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003b98:	f7fd f874 	bl	8000c84 <HAL_GetTick>
 8003b9c:	0002      	movs	r2, r0
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	1ad3      	subs	r3, r2, r3
 8003ba2:	4a28      	ldr	r2, [pc, #160]	@ (8003c44 <HAL_RCC_ClockConfig+0x274>)
 8003ba4:	4293      	cmp	r3, r2
 8003ba6:	d901      	bls.n	8003bac <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 8003ba8:	2303      	movs	r3, #3
 8003baa:	e044      	b.n	8003c36 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003bac:	4b24      	ldr	r3, [pc, #144]	@ (8003c40 <HAL_RCC_ClockConfig+0x270>)
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	2201      	movs	r2, #1
 8003bb2:	4013      	ands	r3, r2
 8003bb4:	683a      	ldr	r2, [r7, #0]
 8003bb6:	429a      	cmp	r2, r3
 8003bb8:	d1ee      	bne.n	8003b98 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	2204      	movs	r2, #4
 8003bc0:	4013      	ands	r3, r2
 8003bc2:	d009      	beq.n	8003bd8 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003bc4:	4b20      	ldr	r3, [pc, #128]	@ (8003c48 <HAL_RCC_ClockConfig+0x278>)
 8003bc6:	68db      	ldr	r3, [r3, #12]
 8003bc8:	4a20      	ldr	r2, [pc, #128]	@ (8003c4c <HAL_RCC_ClockConfig+0x27c>)
 8003bca:	4013      	ands	r3, r2
 8003bcc:	0019      	movs	r1, r3
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	68da      	ldr	r2, [r3, #12]
 8003bd2:	4b1d      	ldr	r3, [pc, #116]	@ (8003c48 <HAL_RCC_ClockConfig+0x278>)
 8003bd4:	430a      	orrs	r2, r1
 8003bd6:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	2208      	movs	r2, #8
 8003bde:	4013      	ands	r3, r2
 8003be0:	d00a      	beq.n	8003bf8 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003be2:	4b19      	ldr	r3, [pc, #100]	@ (8003c48 <HAL_RCC_ClockConfig+0x278>)
 8003be4:	68db      	ldr	r3, [r3, #12]
 8003be6:	4a1a      	ldr	r2, [pc, #104]	@ (8003c50 <HAL_RCC_ClockConfig+0x280>)
 8003be8:	4013      	ands	r3, r2
 8003bea:	0019      	movs	r1, r3
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	691b      	ldr	r3, [r3, #16]
 8003bf0:	00da      	lsls	r2, r3, #3
 8003bf2:	4b15      	ldr	r3, [pc, #84]	@ (8003c48 <HAL_RCC_ClockConfig+0x278>)
 8003bf4:	430a      	orrs	r2, r1
 8003bf6:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003bf8:	f000 f832 	bl	8003c60 <HAL_RCC_GetSysClockFreq>
 8003bfc:	0001      	movs	r1, r0
 8003bfe:	4b12      	ldr	r3, [pc, #72]	@ (8003c48 <HAL_RCC_ClockConfig+0x278>)
 8003c00:	68db      	ldr	r3, [r3, #12]
 8003c02:	091b      	lsrs	r3, r3, #4
 8003c04:	220f      	movs	r2, #15
 8003c06:	4013      	ands	r3, r2
 8003c08:	4a12      	ldr	r2, [pc, #72]	@ (8003c54 <HAL_RCC_ClockConfig+0x284>)
 8003c0a:	5cd3      	ldrb	r3, [r2, r3]
 8003c0c:	000a      	movs	r2, r1
 8003c0e:	40da      	lsrs	r2, r3
 8003c10:	4b11      	ldr	r3, [pc, #68]	@ (8003c58 <HAL_RCC_ClockConfig+0x288>)
 8003c12:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003c14:	4b11      	ldr	r3, [pc, #68]	@ (8003c5c <HAL_RCC_ClockConfig+0x28c>)
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	250b      	movs	r5, #11
 8003c1a:	197c      	adds	r4, r7, r5
 8003c1c:	0018      	movs	r0, r3
 8003c1e:	f7fc ffeb 	bl	8000bf8 <HAL_InitTick>
 8003c22:	0003      	movs	r3, r0
 8003c24:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 8003c26:	197b      	adds	r3, r7, r5
 8003c28:	781b      	ldrb	r3, [r3, #0]
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d002      	beq.n	8003c34 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 8003c2e:	197b      	adds	r3, r7, r5
 8003c30:	781b      	ldrb	r3, [r3, #0]
 8003c32:	e000      	b.n	8003c36 <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 8003c34:	2300      	movs	r3, #0
}
 8003c36:	0018      	movs	r0, r3
 8003c38:	46bd      	mov	sp, r7
 8003c3a:	b004      	add	sp, #16
 8003c3c:	bdb0      	pop	{r4, r5, r7, pc}
 8003c3e:	46c0      	nop			@ (mov r8, r8)
 8003c40:	40022000 	.word	0x40022000
 8003c44:	00001388 	.word	0x00001388
 8003c48:	40021000 	.word	0x40021000
 8003c4c:	fffff8ff 	.word	0xfffff8ff
 8003c50:	ffffc7ff 	.word	0xffffc7ff
 8003c54:	080092e8 	.word	0x080092e8
 8003c58:	20000000 	.word	0x20000000
 8003c5c:	20000004 	.word	0x20000004

08003c60 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003c60:	b580      	push	{r7, lr}
 8003c62:	b086      	sub	sp, #24
 8003c64:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8003c66:	4b3c      	ldr	r3, [pc, #240]	@ (8003d58 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003c68:	68db      	ldr	r3, [r3, #12]
 8003c6a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	220c      	movs	r2, #12
 8003c70:	4013      	ands	r3, r2
 8003c72:	2b0c      	cmp	r3, #12
 8003c74:	d013      	beq.n	8003c9e <HAL_RCC_GetSysClockFreq+0x3e>
 8003c76:	d85c      	bhi.n	8003d32 <HAL_RCC_GetSysClockFreq+0xd2>
 8003c78:	2b04      	cmp	r3, #4
 8003c7a:	d002      	beq.n	8003c82 <HAL_RCC_GetSysClockFreq+0x22>
 8003c7c:	2b08      	cmp	r3, #8
 8003c7e:	d00b      	beq.n	8003c98 <HAL_RCC_GetSysClockFreq+0x38>
 8003c80:	e057      	b.n	8003d32 <HAL_RCC_GetSysClockFreq+0xd2>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8003c82:	4b35      	ldr	r3, [pc, #212]	@ (8003d58 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	2210      	movs	r2, #16
 8003c88:	4013      	ands	r3, r2
 8003c8a:	d002      	beq.n	8003c92 <HAL_RCC_GetSysClockFreq+0x32>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8003c8c:	4b33      	ldr	r3, [pc, #204]	@ (8003d5c <HAL_RCC_GetSysClockFreq+0xfc>)
 8003c8e:	613b      	str	r3, [r7, #16]
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 8003c90:	e05d      	b.n	8003d4e <HAL_RCC_GetSysClockFreq+0xee>
        sysclockfreq =  HSI_VALUE;
 8003c92:	4b33      	ldr	r3, [pc, #204]	@ (8003d60 <HAL_RCC_GetSysClockFreq+0x100>)
 8003c94:	613b      	str	r3, [r7, #16]
      break;
 8003c96:	e05a      	b.n	8003d4e <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003c98:	4b32      	ldr	r3, [pc, #200]	@ (8003d64 <HAL_RCC_GetSysClockFreq+0x104>)
 8003c9a:	613b      	str	r3, [r7, #16]
      break;
 8003c9c:	e057      	b.n	8003d4e <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	0c9b      	lsrs	r3, r3, #18
 8003ca2:	220f      	movs	r2, #15
 8003ca4:	4013      	ands	r3, r2
 8003ca6:	4a30      	ldr	r2, [pc, #192]	@ (8003d68 <HAL_RCC_GetSysClockFreq+0x108>)
 8003ca8:	5cd3      	ldrb	r3, [r2, r3]
 8003caa:	60bb      	str	r3, [r7, #8]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	0d9b      	lsrs	r3, r3, #22
 8003cb0:	2203      	movs	r2, #3
 8003cb2:	4013      	ands	r3, r2
 8003cb4:	3301      	adds	r3, #1
 8003cb6:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003cb8:	4b27      	ldr	r3, [pc, #156]	@ (8003d58 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003cba:	68da      	ldr	r2, [r3, #12]
 8003cbc:	2380      	movs	r3, #128	@ 0x80
 8003cbe:	025b      	lsls	r3, r3, #9
 8003cc0:	4013      	ands	r3, r2
 8003cc2:	d00f      	beq.n	8003ce4 <HAL_RCC_GetSysClockFreq+0x84>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((HSE_VALUE * pllm) / plld);
 8003cc4:	68b9      	ldr	r1, [r7, #8]
 8003cc6:	000a      	movs	r2, r1
 8003cc8:	0152      	lsls	r2, r2, #5
 8003cca:	1a52      	subs	r2, r2, r1
 8003ccc:	0193      	lsls	r3, r2, #6
 8003cce:	1a9b      	subs	r3, r3, r2
 8003cd0:	00db      	lsls	r3, r3, #3
 8003cd2:	185b      	adds	r3, r3, r1
 8003cd4:	025b      	lsls	r3, r3, #9
 8003cd6:	6879      	ldr	r1, [r7, #4]
 8003cd8:	0018      	movs	r0, r3
 8003cda:	f7fc fa15 	bl	8000108 <__udivsi3>
 8003cde:	0003      	movs	r3, r0
 8003ce0:	617b      	str	r3, [r7, #20]
 8003ce2:	e023      	b.n	8003d2c <HAL_RCC_GetSysClockFreq+0xcc>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8003ce4:	4b1c      	ldr	r3, [pc, #112]	@ (8003d58 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	2210      	movs	r2, #16
 8003cea:	4013      	ands	r3, r2
 8003cec:	d00f      	beq.n	8003d0e <HAL_RCC_GetSysClockFreq+0xae>
        {
          pllvco = (uint32_t)((((HSI_VALUE >> 2)) * pllm) / plld);
 8003cee:	68b9      	ldr	r1, [r7, #8]
 8003cf0:	000a      	movs	r2, r1
 8003cf2:	0152      	lsls	r2, r2, #5
 8003cf4:	1a52      	subs	r2, r2, r1
 8003cf6:	0193      	lsls	r3, r2, #6
 8003cf8:	1a9b      	subs	r3, r3, r2
 8003cfa:	00db      	lsls	r3, r3, #3
 8003cfc:	185b      	adds	r3, r3, r1
 8003cfe:	021b      	lsls	r3, r3, #8
 8003d00:	6879      	ldr	r1, [r7, #4]
 8003d02:	0018      	movs	r0, r3
 8003d04:	f7fc fa00 	bl	8000108 <__udivsi3>
 8003d08:	0003      	movs	r3, r0
 8003d0a:	617b      	str	r3, [r7, #20]
 8003d0c:	e00e      	b.n	8003d2c <HAL_RCC_GetSysClockFreq+0xcc>
        }
        else
        {
         pllvco = (uint32_t)((HSI_VALUE * pllm) / plld);
 8003d0e:	68b9      	ldr	r1, [r7, #8]
 8003d10:	000a      	movs	r2, r1
 8003d12:	0152      	lsls	r2, r2, #5
 8003d14:	1a52      	subs	r2, r2, r1
 8003d16:	0193      	lsls	r3, r2, #6
 8003d18:	1a9b      	subs	r3, r3, r2
 8003d1a:	00db      	lsls	r3, r3, #3
 8003d1c:	185b      	adds	r3, r3, r1
 8003d1e:	029b      	lsls	r3, r3, #10
 8003d20:	6879      	ldr	r1, [r7, #4]
 8003d22:	0018      	movs	r0, r3
 8003d24:	f7fc f9f0 	bl	8000108 <__udivsi3>
 8003d28:	0003      	movs	r3, r0
 8003d2a:	617b      	str	r3, [r7, #20]
        }
      }
      sysclockfreq = pllvco;
 8003d2c:	697b      	ldr	r3, [r7, #20]
 8003d2e:	613b      	str	r3, [r7, #16]
      break;
 8003d30:	e00d      	b.n	8003d4e <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8003d32:	4b09      	ldr	r3, [pc, #36]	@ (8003d58 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003d34:	685b      	ldr	r3, [r3, #4]
 8003d36:	0b5b      	lsrs	r3, r3, #13
 8003d38:	2207      	movs	r2, #7
 8003d3a:	4013      	ands	r3, r2
 8003d3c:	603b      	str	r3, [r7, #0]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8003d3e:	683b      	ldr	r3, [r7, #0]
 8003d40:	3301      	adds	r3, #1
 8003d42:	2280      	movs	r2, #128	@ 0x80
 8003d44:	0212      	lsls	r2, r2, #8
 8003d46:	409a      	lsls	r2, r3
 8003d48:	0013      	movs	r3, r2
 8003d4a:	613b      	str	r3, [r7, #16]
      break;
 8003d4c:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 8003d4e:	693b      	ldr	r3, [r7, #16]
}
 8003d50:	0018      	movs	r0, r3
 8003d52:	46bd      	mov	sp, r7
 8003d54:	b006      	add	sp, #24
 8003d56:	bd80      	pop	{r7, pc}
 8003d58:	40021000 	.word	0x40021000
 8003d5c:	003d0900 	.word	0x003d0900
 8003d60:	00f42400 	.word	0x00f42400
 8003d64:	007a1200 	.word	0x007a1200
 8003d68:	08009300 	.word	0x08009300

08003d6c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003d6c:	b580      	push	{r7, lr}
 8003d6e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003d70:	4b02      	ldr	r3, [pc, #8]	@ (8003d7c <HAL_RCC_GetHCLKFreq+0x10>)
 8003d72:	681b      	ldr	r3, [r3, #0]
}
 8003d74:	0018      	movs	r0, r3
 8003d76:	46bd      	mov	sp, r7
 8003d78:	bd80      	pop	{r7, pc}
 8003d7a:	46c0      	nop			@ (mov r8, r8)
 8003d7c:	20000000 	.word	0x20000000

08003d80 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003d80:	b580      	push	{r7, lr}
 8003d82:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003d84:	f7ff fff2 	bl	8003d6c <HAL_RCC_GetHCLKFreq>
 8003d88:	0001      	movs	r1, r0
 8003d8a:	4b06      	ldr	r3, [pc, #24]	@ (8003da4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003d8c:	68db      	ldr	r3, [r3, #12]
 8003d8e:	0a1b      	lsrs	r3, r3, #8
 8003d90:	2207      	movs	r2, #7
 8003d92:	4013      	ands	r3, r2
 8003d94:	4a04      	ldr	r2, [pc, #16]	@ (8003da8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003d96:	5cd3      	ldrb	r3, [r2, r3]
 8003d98:	40d9      	lsrs	r1, r3
 8003d9a:	000b      	movs	r3, r1
}
 8003d9c:	0018      	movs	r0, r3
 8003d9e:	46bd      	mov	sp, r7
 8003da0:	bd80      	pop	{r7, pc}
 8003da2:	46c0      	nop			@ (mov r8, r8)
 8003da4:	40021000 	.word	0x40021000
 8003da8:	080092f8 	.word	0x080092f8

08003dac <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003dac:	b580      	push	{r7, lr}
 8003dae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003db0:	f7ff ffdc 	bl	8003d6c <HAL_RCC_GetHCLKFreq>
 8003db4:	0001      	movs	r1, r0
 8003db6:	4b06      	ldr	r3, [pc, #24]	@ (8003dd0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003db8:	68db      	ldr	r3, [r3, #12]
 8003dba:	0adb      	lsrs	r3, r3, #11
 8003dbc:	2207      	movs	r2, #7
 8003dbe:	4013      	ands	r3, r2
 8003dc0:	4a04      	ldr	r2, [pc, #16]	@ (8003dd4 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003dc2:	5cd3      	ldrb	r3, [r2, r3]
 8003dc4:	40d9      	lsrs	r1, r3
 8003dc6:	000b      	movs	r3, r1
}
 8003dc8:	0018      	movs	r0, r3
 8003dca:	46bd      	mov	sp, r7
 8003dcc:	bd80      	pop	{r7, pc}
 8003dce:	46c0      	nop			@ (mov r8, r8)
 8003dd0:	40021000 	.word	0x40021000
 8003dd4:	080092f8 	.word	0x080092f8

08003dd8 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003dd8:	b580      	push	{r7, lr}
 8003dda:	b086      	sub	sp, #24
 8003ddc:	af00      	add	r7, sp, #0
 8003dde:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 8003de0:	2317      	movs	r3, #23
 8003de2:	18fb      	adds	r3, r7, r3
 8003de4:	2200      	movs	r2, #0
 8003de6:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	2220      	movs	r2, #32
 8003dee:	4013      	ands	r3, r2
 8003df0:	d106      	bne.n	8003e00 <HAL_RCCEx_PeriphCLKConfig+0x28>
#if defined(LCD)
   || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681a      	ldr	r2, [r3, #0]
 8003df6:	2380      	movs	r3, #128	@ 0x80
 8003df8:	011b      	lsls	r3, r3, #4
 8003dfa:	4013      	ands	r3, r2
 8003dfc:	d100      	bne.n	8003e00 <HAL_RCCEx_PeriphCLKConfig+0x28>
 8003dfe:	e104      	b.n	800400a <HAL_RCCEx_PeriphCLKConfig+0x232>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003e00:	4bb1      	ldr	r3, [pc, #708]	@ (80040c8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003e02:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003e04:	2380      	movs	r3, #128	@ 0x80
 8003e06:	055b      	lsls	r3, r3, #21
 8003e08:	4013      	ands	r3, r2
 8003e0a:	d10a      	bne.n	8003e22 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003e0c:	4bae      	ldr	r3, [pc, #696]	@ (80040c8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003e0e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003e10:	4bad      	ldr	r3, [pc, #692]	@ (80040c8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003e12:	2180      	movs	r1, #128	@ 0x80
 8003e14:	0549      	lsls	r1, r1, #21
 8003e16:	430a      	orrs	r2, r1
 8003e18:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 8003e1a:	2317      	movs	r3, #23
 8003e1c:	18fb      	adds	r3, r7, r3
 8003e1e:	2201      	movs	r2, #1
 8003e20:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e22:	4baa      	ldr	r3, [pc, #680]	@ (80040cc <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003e24:	681a      	ldr	r2, [r3, #0]
 8003e26:	2380      	movs	r3, #128	@ 0x80
 8003e28:	005b      	lsls	r3, r3, #1
 8003e2a:	4013      	ands	r3, r2
 8003e2c:	d11a      	bne.n	8003e64 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003e2e:	4ba7      	ldr	r3, [pc, #668]	@ (80040cc <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003e30:	681a      	ldr	r2, [r3, #0]
 8003e32:	4ba6      	ldr	r3, [pc, #664]	@ (80040cc <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003e34:	2180      	movs	r1, #128	@ 0x80
 8003e36:	0049      	lsls	r1, r1, #1
 8003e38:	430a      	orrs	r2, r1
 8003e3a:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003e3c:	f7fc ff22 	bl	8000c84 <HAL_GetTick>
 8003e40:	0003      	movs	r3, r0
 8003e42:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e44:	e008      	b.n	8003e58 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003e46:	f7fc ff1d 	bl	8000c84 <HAL_GetTick>
 8003e4a:	0002      	movs	r2, r0
 8003e4c:	693b      	ldr	r3, [r7, #16]
 8003e4e:	1ad3      	subs	r3, r2, r3
 8003e50:	2b64      	cmp	r3, #100	@ 0x64
 8003e52:	d901      	bls.n	8003e58 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8003e54:	2303      	movs	r3, #3
 8003e56:	e133      	b.n	80040c0 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e58:	4b9c      	ldr	r3, [pc, #624]	@ (80040cc <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003e5a:	681a      	ldr	r2, [r3, #0]
 8003e5c:	2380      	movs	r3, #128	@ 0x80
 8003e5e:	005b      	lsls	r3, r3, #1
 8003e60:	4013      	ands	r3, r2
 8003e62:	d0f0      	beq.n	8003e46 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8003e64:	4b98      	ldr	r3, [pc, #608]	@ (80040c8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003e66:	681a      	ldr	r2, [r3, #0]
 8003e68:	23c0      	movs	r3, #192	@ 0xc0
 8003e6a:	039b      	lsls	r3, r3, #14
 8003e6c:	4013      	ands	r3, r2
 8003e6e:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	685a      	ldr	r2, [r3, #4]
 8003e74:	23c0      	movs	r3, #192	@ 0xc0
 8003e76:	039b      	lsls	r3, r3, #14
 8003e78:	4013      	ands	r3, r2
 8003e7a:	68fa      	ldr	r2, [r7, #12]
 8003e7c:	429a      	cmp	r2, r3
 8003e7e:	d107      	bne.n	8003e90 <HAL_RCCEx_PeriphCLKConfig+0xb8>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	689a      	ldr	r2, [r3, #8]
 8003e84:	23c0      	movs	r3, #192	@ 0xc0
 8003e86:	039b      	lsls	r3, r3, #14
 8003e88:	4013      	ands	r3, r2
 8003e8a:	68fa      	ldr	r2, [r7, #12]
 8003e8c:	429a      	cmp	r2, r3
 8003e8e:	d013      	beq.n	8003eb8 <HAL_RCCEx_PeriphCLKConfig+0xe0>
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	685a      	ldr	r2, [r3, #4]
 8003e94:	23c0      	movs	r3, #192	@ 0xc0
 8003e96:	029b      	lsls	r3, r3, #10
 8003e98:	401a      	ands	r2, r3
 8003e9a:	23c0      	movs	r3, #192	@ 0xc0
 8003e9c:	029b      	lsls	r3, r3, #10
 8003e9e:	429a      	cmp	r2, r3
 8003ea0:	d10a      	bne.n	8003eb8 <HAL_RCCEx_PeriphCLKConfig+0xe0>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8003ea2:	4b89      	ldr	r3, [pc, #548]	@ (80040c8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003ea4:	681a      	ldr	r2, [r3, #0]
 8003ea6:	2380      	movs	r3, #128	@ 0x80
 8003ea8:	029b      	lsls	r3, r3, #10
 8003eaa:	401a      	ands	r2, r3
 8003eac:	2380      	movs	r3, #128	@ 0x80
 8003eae:	029b      	lsls	r3, r3, #10
 8003eb0:	429a      	cmp	r2, r3
 8003eb2:	d101      	bne.n	8003eb8 <HAL_RCCEx_PeriphCLKConfig+0xe0>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 8003eb4:	2301      	movs	r3, #1
 8003eb6:	e103      	b.n	80040c0 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8003eb8:	4b83      	ldr	r3, [pc, #524]	@ (80040c8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003eba:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003ebc:	23c0      	movs	r3, #192	@ 0xc0
 8003ebe:	029b      	lsls	r3, r3, #10
 8003ec0:	4013      	ands	r3, r2
 8003ec2:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d049      	beq.n	8003f5e <HAL_RCCEx_PeriphCLKConfig+0x186>
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	685a      	ldr	r2, [r3, #4]
 8003ece:	23c0      	movs	r3, #192	@ 0xc0
 8003ed0:	029b      	lsls	r3, r3, #10
 8003ed2:	4013      	ands	r3, r2
 8003ed4:	68fa      	ldr	r2, [r7, #12]
 8003ed6:	429a      	cmp	r2, r3
 8003ed8:	d004      	beq.n	8003ee4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	2220      	movs	r2, #32
 8003ee0:	4013      	ands	r3, r2
 8003ee2:	d10d      	bne.n	8003f00 <HAL_RCCEx_PeriphCLKConfig+0x128>
#if defined(LCD)
      || ((temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CSR_RTCSEL)) \
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	689a      	ldr	r2, [r3, #8]
 8003ee8:	23c0      	movs	r3, #192	@ 0xc0
 8003eea:	029b      	lsls	r3, r3, #10
 8003eec:	4013      	ands	r3, r2
 8003eee:	68fa      	ldr	r2, [r7, #12]
 8003ef0:	429a      	cmp	r2, r3
 8003ef2:	d034      	beq.n	8003f5e <HAL_RCCEx_PeriphCLKConfig+0x186>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681a      	ldr	r2, [r3, #0]
 8003ef8:	2380      	movs	r3, #128	@ 0x80
 8003efa:	011b      	lsls	r3, r3, #4
 8003efc:	4013      	ands	r3, r2
 8003efe:	d02e      	beq.n	8003f5e <HAL_RCCEx_PeriphCLKConfig+0x186>
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8003f00:	4b71      	ldr	r3, [pc, #452]	@ (80040c8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003f02:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003f04:	4a72      	ldr	r2, [pc, #456]	@ (80040d0 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8003f06:	4013      	ands	r3, r2
 8003f08:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003f0a:	4b6f      	ldr	r3, [pc, #444]	@ (80040c8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003f0c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003f0e:	4b6e      	ldr	r3, [pc, #440]	@ (80040c8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003f10:	2180      	movs	r1, #128	@ 0x80
 8003f12:	0309      	lsls	r1, r1, #12
 8003f14:	430a      	orrs	r2, r1
 8003f16:	651a      	str	r2, [r3, #80]	@ 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003f18:	4b6b      	ldr	r3, [pc, #428]	@ (80040c8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003f1a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003f1c:	4b6a      	ldr	r3, [pc, #424]	@ (80040c8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003f1e:	496d      	ldr	r1, [pc, #436]	@ (80040d4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8003f20:	400a      	ands	r2, r1
 8003f22:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8003f24:	4b68      	ldr	r3, [pc, #416]	@ (80040c8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003f26:	68fa      	ldr	r2, [r7, #12]
 8003f28:	651a      	str	r2, [r3, #80]	@ 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8003f2a:	68fa      	ldr	r2, [r7, #12]
 8003f2c:	2380      	movs	r3, #128	@ 0x80
 8003f2e:	005b      	lsls	r3, r3, #1
 8003f30:	4013      	ands	r3, r2
 8003f32:	d014      	beq.n	8003f5e <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f34:	f7fc fea6 	bl	8000c84 <HAL_GetTick>
 8003f38:	0003      	movs	r3, r0
 8003f3a:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003f3c:	e009      	b.n	8003f52 <HAL_RCCEx_PeriphCLKConfig+0x17a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003f3e:	f7fc fea1 	bl	8000c84 <HAL_GetTick>
 8003f42:	0002      	movs	r2, r0
 8003f44:	693b      	ldr	r3, [r7, #16]
 8003f46:	1ad3      	subs	r3, r2, r3
 8003f48:	4a63      	ldr	r2, [pc, #396]	@ (80040d8 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8003f4a:	4293      	cmp	r3, r2
 8003f4c:	d901      	bls.n	8003f52 <HAL_RCCEx_PeriphCLKConfig+0x17a>
          {
            return HAL_TIMEOUT;
 8003f4e:	2303      	movs	r3, #3
 8003f50:	e0b6      	b.n	80040c0 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003f52:	4b5d      	ldr	r3, [pc, #372]	@ (80040c8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003f54:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003f56:	2380      	movs	r3, #128	@ 0x80
 8003f58:	009b      	lsls	r3, r3, #2
 8003f5a:	4013      	ands	r3, r2
 8003f5c:	d0ef      	beq.n	8003f3e <HAL_RCCEx_PeriphCLKConfig+0x166>
          }
        }
      }
    }
#if defined(LCD)
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681a      	ldr	r2, [r3, #0]
 8003f62:	2380      	movs	r3, #128	@ 0x80
 8003f64:	011b      	lsls	r3, r3, #4
 8003f66:	4013      	ands	r3, r2
 8003f68:	d01f      	beq.n	8003faa <HAL_RCCEx_PeriphCLKConfig+0x1d2>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	689a      	ldr	r2, [r3, #8]
 8003f6e:	23c0      	movs	r3, #192	@ 0xc0
 8003f70:	029b      	lsls	r3, r3, #10
 8003f72:	401a      	ands	r2, r3
 8003f74:	23c0      	movs	r3, #192	@ 0xc0
 8003f76:	029b      	lsls	r3, r3, #10
 8003f78:	429a      	cmp	r2, r3
 8003f7a:	d10c      	bne.n	8003f96 <HAL_RCCEx_PeriphCLKConfig+0x1be>
 8003f7c:	4b52      	ldr	r3, [pc, #328]	@ (80040c8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	4a56      	ldr	r2, [pc, #344]	@ (80040dc <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8003f82:	4013      	ands	r3, r2
 8003f84:	0019      	movs	r1, r3
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	689a      	ldr	r2, [r3, #8]
 8003f8a:	23c0      	movs	r3, #192	@ 0xc0
 8003f8c:	039b      	lsls	r3, r3, #14
 8003f8e:	401a      	ands	r2, r3
 8003f90:	4b4d      	ldr	r3, [pc, #308]	@ (80040c8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003f92:	430a      	orrs	r2, r1
 8003f94:	601a      	str	r2, [r3, #0]
 8003f96:	4b4c      	ldr	r3, [pc, #304]	@ (80040c8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003f98:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	689a      	ldr	r2, [r3, #8]
 8003f9e:	23c0      	movs	r3, #192	@ 0xc0
 8003fa0:	029b      	lsls	r3, r3, #10
 8003fa2:	401a      	ands	r2, r3
 8003fa4:	4b48      	ldr	r3, [pc, #288]	@ (80040c8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003fa6:	430a      	orrs	r2, r1
 8003fa8:	651a      	str	r2, [r3, #80]	@ 0x50
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	2220      	movs	r2, #32
 8003fb0:	4013      	ands	r3, r2
 8003fb2:	d01f      	beq.n	8003ff4 <HAL_RCCEx_PeriphCLKConfig+0x21c>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	685a      	ldr	r2, [r3, #4]
 8003fb8:	23c0      	movs	r3, #192	@ 0xc0
 8003fba:	029b      	lsls	r3, r3, #10
 8003fbc:	401a      	ands	r2, r3
 8003fbe:	23c0      	movs	r3, #192	@ 0xc0
 8003fc0:	029b      	lsls	r3, r3, #10
 8003fc2:	429a      	cmp	r2, r3
 8003fc4:	d10c      	bne.n	8003fe0 <HAL_RCCEx_PeriphCLKConfig+0x208>
 8003fc6:	4b40      	ldr	r3, [pc, #256]	@ (80040c8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	4a44      	ldr	r2, [pc, #272]	@ (80040dc <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8003fcc:	4013      	ands	r3, r2
 8003fce:	0019      	movs	r1, r3
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	685a      	ldr	r2, [r3, #4]
 8003fd4:	23c0      	movs	r3, #192	@ 0xc0
 8003fd6:	039b      	lsls	r3, r3, #14
 8003fd8:	401a      	ands	r2, r3
 8003fda:	4b3b      	ldr	r3, [pc, #236]	@ (80040c8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003fdc:	430a      	orrs	r2, r1
 8003fde:	601a      	str	r2, [r3, #0]
 8003fe0:	4b39      	ldr	r3, [pc, #228]	@ (80040c8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003fe2:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	685a      	ldr	r2, [r3, #4]
 8003fe8:	23c0      	movs	r3, #192	@ 0xc0
 8003fea:	029b      	lsls	r3, r3, #10
 8003fec:	401a      	ands	r2, r3
 8003fee:	4b36      	ldr	r3, [pc, #216]	@ (80040c8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003ff0:	430a      	orrs	r2, r1
 8003ff2:	651a      	str	r2, [r3, #80]	@ 0x50
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003ff4:	2317      	movs	r3, #23
 8003ff6:	18fb      	adds	r3, r7, r3
 8003ff8:	781b      	ldrb	r3, [r3, #0]
 8003ffa:	2b01      	cmp	r3, #1
 8003ffc:	d105      	bne.n	800400a <HAL_RCCEx_PeriphCLKConfig+0x232>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003ffe:	4b32      	ldr	r3, [pc, #200]	@ (80040c8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8004000:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004002:	4b31      	ldr	r3, [pc, #196]	@ (80040c8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8004004:	4936      	ldr	r1, [pc, #216]	@ (80040e0 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8004006:	400a      	ands	r2, r1
 8004008:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	2201      	movs	r2, #1
 8004010:	4013      	ands	r3, r2
 8004012:	d009      	beq.n	8004028 <HAL_RCCEx_PeriphCLKConfig+0x250>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004014:	4b2c      	ldr	r3, [pc, #176]	@ (80040c8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8004016:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004018:	2203      	movs	r2, #3
 800401a:	4393      	bics	r3, r2
 800401c:	0019      	movs	r1, r3
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	68da      	ldr	r2, [r3, #12]
 8004022:	4b29      	ldr	r3, [pc, #164]	@ (80040c8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8004024:	430a      	orrs	r2, r1
 8004026:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	2202      	movs	r2, #2
 800402e:	4013      	ands	r3, r2
 8004030:	d009      	beq.n	8004046 <HAL_RCCEx_PeriphCLKConfig+0x26e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004032:	4b25      	ldr	r3, [pc, #148]	@ (80040c8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8004034:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004036:	220c      	movs	r2, #12
 8004038:	4393      	bics	r3, r2
 800403a:	0019      	movs	r1, r3
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	691a      	ldr	r2, [r3, #16]
 8004040:	4b21      	ldr	r3, [pc, #132]	@ (80040c8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8004042:	430a      	orrs	r2, r1
 8004044:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	2204      	movs	r2, #4
 800404c:	4013      	ands	r3, r2
 800404e:	d009      	beq.n	8004064 <HAL_RCCEx_PeriphCLKConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004050:	4b1d      	ldr	r3, [pc, #116]	@ (80040c8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8004052:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004054:	4a23      	ldr	r2, [pc, #140]	@ (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x30c>)
 8004056:	4013      	ands	r3, r2
 8004058:	0019      	movs	r1, r3
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	695a      	ldr	r2, [r3, #20]
 800405e:	4b1a      	ldr	r3, [pc, #104]	@ (80040c8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8004060:	430a      	orrs	r2, r1
 8004062:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	2208      	movs	r2, #8
 800406a:	4013      	ands	r3, r2
 800406c:	d009      	beq.n	8004082 <HAL_RCCEx_PeriphCLKConfig+0x2aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800406e:	4b16      	ldr	r3, [pc, #88]	@ (80040c8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8004070:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004072:	4a1d      	ldr	r2, [pc, #116]	@ (80040e8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8004074:	4013      	ands	r3, r2
 8004076:	0019      	movs	r1, r3
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	699a      	ldr	r2, [r3, #24]
 800407c:	4b12      	ldr	r3, [pc, #72]	@ (80040c8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800407e:	430a      	orrs	r2, r1
 8004080:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	2240      	movs	r2, #64	@ 0x40
 8004088:	4013      	ands	r3, r2
 800408a:	d009      	beq.n	80040a0 <HAL_RCCEx_PeriphCLKConfig+0x2c8>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800408c:	4b0e      	ldr	r3, [pc, #56]	@ (80040c8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800408e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004090:	4a16      	ldr	r2, [pc, #88]	@ (80040ec <HAL_RCCEx_PeriphCLKConfig+0x314>)
 8004092:	4013      	ands	r3, r2
 8004094:	0019      	movs	r1, r3
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	6a1a      	ldr	r2, [r3, #32]
 800409a:	4b0b      	ldr	r3, [pc, #44]	@ (80040c8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800409c:	430a      	orrs	r2, r1
 800409e:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	2280      	movs	r2, #128	@ 0x80
 80040a6:	4013      	ands	r3, r2
 80040a8:	d009      	beq.n	80040be <HAL_RCCEx_PeriphCLKConfig+0x2e6>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 80040aa:	4b07      	ldr	r3, [pc, #28]	@ (80040c8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80040ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80040ae:	4a10      	ldr	r2, [pc, #64]	@ (80040f0 <HAL_RCCEx_PeriphCLKConfig+0x318>)
 80040b0:	4013      	ands	r3, r2
 80040b2:	0019      	movs	r1, r3
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	69da      	ldr	r2, [r3, #28]
 80040b8:	4b03      	ldr	r3, [pc, #12]	@ (80040c8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80040ba:	430a      	orrs	r2, r1
 80040bc:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 80040be:	2300      	movs	r3, #0
}
 80040c0:	0018      	movs	r0, r3
 80040c2:	46bd      	mov	sp, r7
 80040c4:	b006      	add	sp, #24
 80040c6:	bd80      	pop	{r7, pc}
 80040c8:	40021000 	.word	0x40021000
 80040cc:	40007000 	.word	0x40007000
 80040d0:	fffcffff 	.word	0xfffcffff
 80040d4:	fff7ffff 	.word	0xfff7ffff
 80040d8:	00001388 	.word	0x00001388
 80040dc:	ffcfffff 	.word	0xffcfffff
 80040e0:	efffffff 	.word	0xefffffff
 80040e4:	fffff3ff 	.word	0xfffff3ff
 80040e8:	ffffcfff 	.word	0xffffcfff
 80040ec:	fbffffff 	.word	0xfbffffff
 80040f0:	fff3ffff 	.word	0xfff3ffff

080040f4 <HAL_RNG_Init>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng)
{
 80040f4:	b580      	push	{r7, lr}
 80040f6:	b082      	sub	sp, #8
 80040f8:	af00      	add	r7, sp, #0
 80040fa:	6078      	str	r0, [r7, #4]
  /* Check the RNG handle allocation */
  if (hrng == NULL)
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d101      	bne.n	8004106 <HAL_RNG_Init+0x12>
  {
    return HAL_ERROR;
 8004102:	2301      	movs	r3, #1
 8004104:	e01d      	b.n	8004142 <HAL_RNG_Init+0x4e>

    /* Init the low level hardware */
    hrng->MspInitCallback(hrng);
  }
#else
  if (hrng->State == HAL_RNG_STATE_RESET)
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	795b      	ldrb	r3, [r3, #5]
 800410a:	b2db      	uxtb	r3, r3
 800410c:	2b00      	cmp	r3, #0
 800410e:	d106      	bne.n	800411e <HAL_RNG_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hrng->Lock = HAL_UNLOCKED;
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	2200      	movs	r2, #0
 8004114:	711a      	strb	r2, [r3, #4]

    /* Init the low level hardware */
    HAL_RNG_MspInit(hrng);
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	0018      	movs	r0, r3
 800411a:	f7fc fc3f 	bl	800099c <HAL_RNG_MspInit>
  }
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

  /* Change RNG peripheral state */
  hrng->State = HAL_RNG_STATE_BUSY;
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	2202      	movs	r2, #2
 8004122:	715a      	strb	r2, [r3, #5]


  /* Enable the RNG Peripheral */
  __HAL_RNG_ENABLE(hrng);
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	681a      	ldr	r2, [r3, #0]
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	2104      	movs	r1, #4
 8004130:	430a      	orrs	r2, r1
 8004132:	601a      	str	r2, [r3, #0]

  /* Initialize the RNG state */
  hrng->State = HAL_RNG_STATE_READY;
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	2201      	movs	r2, #1
 8004138:	715a      	strb	r2, [r3, #5]

  /* Initialise the error code */
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	2200      	movs	r2, #0
 800413e:	609a      	str	r2, [r3, #8]

  /* Return function status */
  return HAL_OK;
 8004140:	2300      	movs	r3, #0
}
 8004142:	0018      	movs	r0, r3
 8004144:	46bd      	mov	sp, r7
 8004146:	b002      	add	sp, #8
 8004148:	bd80      	pop	{r7, pc}

0800414a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800414a:	b580      	push	{r7, lr}
 800414c:	b082      	sub	sp, #8
 800414e:	af00      	add	r7, sp, #0
 8004150:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	2b00      	cmp	r3, #0
 8004156:	d101      	bne.n	800415c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004158:	2301      	movs	r3, #1
 800415a:	e032      	b.n	80041c2 <HAL_TIM_PWM_Init+0x78>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	2239      	movs	r2, #57	@ 0x39
 8004160:	5c9b      	ldrb	r3, [r3, r2]
 8004162:	b2db      	uxtb	r3, r3
 8004164:	2b00      	cmp	r3, #0
 8004166:	d107      	bne.n	8004178 <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	2238      	movs	r2, #56	@ 0x38
 800416c:	2100      	movs	r1, #0
 800416e:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	0018      	movs	r0, r3
 8004174:	f7fc fc32 	bl	80009dc <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	2239      	movs	r2, #57	@ 0x39
 800417c:	2102      	movs	r1, #2
 800417e:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681a      	ldr	r2, [r3, #0]
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	3304      	adds	r3, #4
 8004188:	0019      	movs	r1, r3
 800418a:	0010      	movs	r0, r2
 800418c:	f000 f8e4 	bl	8004358 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	223e      	movs	r2, #62	@ 0x3e
 8004194:	2101      	movs	r1, #1
 8004196:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	223a      	movs	r2, #58	@ 0x3a
 800419c:	2101      	movs	r1, #1
 800419e:	5499      	strb	r1, [r3, r2]
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	223b      	movs	r2, #59	@ 0x3b
 80041a4:	2101      	movs	r1, #1
 80041a6:	5499      	strb	r1, [r3, r2]
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	223c      	movs	r2, #60	@ 0x3c
 80041ac:	2101      	movs	r1, #1
 80041ae:	5499      	strb	r1, [r3, r2]
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	223d      	movs	r2, #61	@ 0x3d
 80041b4:	2101      	movs	r1, #1
 80041b6:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	2239      	movs	r2, #57	@ 0x39
 80041bc:	2101      	movs	r1, #1
 80041be:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80041c0:	2300      	movs	r3, #0
}
 80041c2:	0018      	movs	r0, r3
 80041c4:	46bd      	mov	sp, r7
 80041c6:	b002      	add	sp, #8
 80041c8:	bd80      	pop	{r7, pc}
	...

080041cc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80041cc:	b580      	push	{r7, lr}
 80041ce:	b086      	sub	sp, #24
 80041d0:	af00      	add	r7, sp, #0
 80041d2:	60f8      	str	r0, [r7, #12]
 80041d4:	60b9      	str	r1, [r7, #8]
 80041d6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80041d8:	2317      	movs	r3, #23
 80041da:	18fb      	adds	r3, r7, r3
 80041dc:	2200      	movs	r2, #0
 80041de:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	2238      	movs	r2, #56	@ 0x38
 80041e4:	5c9b      	ldrb	r3, [r3, r2]
 80041e6:	2b01      	cmp	r3, #1
 80041e8:	d101      	bne.n	80041ee <HAL_TIM_PWM_ConfigChannel+0x22>
 80041ea:	2302      	movs	r3, #2
 80041ec:	e0ad      	b.n	800434a <HAL_TIM_PWM_ConfigChannel+0x17e>
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	2238      	movs	r2, #56	@ 0x38
 80041f2:	2101      	movs	r1, #1
 80041f4:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	2b0c      	cmp	r3, #12
 80041fa:	d100      	bne.n	80041fe <HAL_TIM_PWM_ConfigChannel+0x32>
 80041fc:	e076      	b.n	80042ec <HAL_TIM_PWM_ConfigChannel+0x120>
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	2b0c      	cmp	r3, #12
 8004202:	d900      	bls.n	8004206 <HAL_TIM_PWM_ConfigChannel+0x3a>
 8004204:	e095      	b.n	8004332 <HAL_TIM_PWM_ConfigChannel+0x166>
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	2b08      	cmp	r3, #8
 800420a:	d04e      	beq.n	80042aa <HAL_TIM_PWM_ConfigChannel+0xde>
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	2b08      	cmp	r3, #8
 8004210:	d900      	bls.n	8004214 <HAL_TIM_PWM_ConfigChannel+0x48>
 8004212:	e08e      	b.n	8004332 <HAL_TIM_PWM_ConfigChannel+0x166>
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	2b00      	cmp	r3, #0
 8004218:	d003      	beq.n	8004222 <HAL_TIM_PWM_ConfigChannel+0x56>
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	2b04      	cmp	r3, #4
 800421e:	d021      	beq.n	8004264 <HAL_TIM_PWM_ConfigChannel+0x98>
 8004220:	e087      	b.n	8004332 <HAL_TIM_PWM_ConfigChannel+0x166>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	68ba      	ldr	r2, [r7, #8]
 8004228:	0011      	movs	r1, r2
 800422a:	0018      	movs	r0, r3
 800422c:	f000 f8ee 	bl	800440c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	699a      	ldr	r2, [r3, #24]
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	2108      	movs	r1, #8
 800423c:	430a      	orrs	r2, r1
 800423e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	699a      	ldr	r2, [r3, #24]
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	2104      	movs	r1, #4
 800424c:	438a      	bics	r2, r1
 800424e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	6999      	ldr	r1, [r3, #24]
 8004256:	68bb      	ldr	r3, [r7, #8]
 8004258:	68da      	ldr	r2, [r3, #12]
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	430a      	orrs	r2, r1
 8004260:	619a      	str	r2, [r3, #24]
      break;
 8004262:	e06b      	b.n	800433c <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	68ba      	ldr	r2, [r7, #8]
 800426a:	0011      	movs	r1, r2
 800426c:	0018      	movs	r0, r3
 800426e:	f000 f909 	bl	8004484 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	699a      	ldr	r2, [r3, #24]
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	2180      	movs	r1, #128	@ 0x80
 800427e:	0109      	lsls	r1, r1, #4
 8004280:	430a      	orrs	r2, r1
 8004282:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	699a      	ldr	r2, [r3, #24]
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	4931      	ldr	r1, [pc, #196]	@ (8004354 <HAL_TIM_PWM_ConfigChannel+0x188>)
 8004290:	400a      	ands	r2, r1
 8004292:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	6999      	ldr	r1, [r3, #24]
 800429a:	68bb      	ldr	r3, [r7, #8]
 800429c:	68db      	ldr	r3, [r3, #12]
 800429e:	021a      	lsls	r2, r3, #8
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	430a      	orrs	r2, r1
 80042a6:	619a      	str	r2, [r3, #24]
      break;
 80042a8:	e048      	b.n	800433c <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	68ba      	ldr	r2, [r7, #8]
 80042b0:	0011      	movs	r1, r2
 80042b2:	0018      	movs	r0, r3
 80042b4:	f000 f928 	bl	8004508 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	69da      	ldr	r2, [r3, #28]
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	2108      	movs	r1, #8
 80042c4:	430a      	orrs	r2, r1
 80042c6:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	69da      	ldr	r2, [r3, #28]
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	2104      	movs	r1, #4
 80042d4:	438a      	bics	r2, r1
 80042d6:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	69d9      	ldr	r1, [r3, #28]
 80042de:	68bb      	ldr	r3, [r7, #8]
 80042e0:	68da      	ldr	r2, [r3, #12]
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	430a      	orrs	r2, r1
 80042e8:	61da      	str	r2, [r3, #28]
      break;
 80042ea:	e027      	b.n	800433c <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	68ba      	ldr	r2, [r7, #8]
 80042f2:	0011      	movs	r1, r2
 80042f4:	0018      	movs	r0, r3
 80042f6:	f000 f947 	bl	8004588 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	69da      	ldr	r2, [r3, #28]
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	2180      	movs	r1, #128	@ 0x80
 8004306:	0109      	lsls	r1, r1, #4
 8004308:	430a      	orrs	r2, r1
 800430a:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	69da      	ldr	r2, [r3, #28]
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	490f      	ldr	r1, [pc, #60]	@ (8004354 <HAL_TIM_PWM_ConfigChannel+0x188>)
 8004318:	400a      	ands	r2, r1
 800431a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	69d9      	ldr	r1, [r3, #28]
 8004322:	68bb      	ldr	r3, [r7, #8]
 8004324:	68db      	ldr	r3, [r3, #12]
 8004326:	021a      	lsls	r2, r3, #8
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	430a      	orrs	r2, r1
 800432e:	61da      	str	r2, [r3, #28]
      break;
 8004330:	e004      	b.n	800433c <HAL_TIM_PWM_ConfigChannel+0x170>
    }

    default:
      status = HAL_ERROR;
 8004332:	2317      	movs	r3, #23
 8004334:	18fb      	adds	r3, r7, r3
 8004336:	2201      	movs	r2, #1
 8004338:	701a      	strb	r2, [r3, #0]
      break;
 800433a:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	2238      	movs	r2, #56	@ 0x38
 8004340:	2100      	movs	r1, #0
 8004342:	5499      	strb	r1, [r3, r2]

  return status;
 8004344:	2317      	movs	r3, #23
 8004346:	18fb      	adds	r3, r7, r3
 8004348:	781b      	ldrb	r3, [r3, #0]
}
 800434a:	0018      	movs	r0, r3
 800434c:	46bd      	mov	sp, r7
 800434e:	b006      	add	sp, #24
 8004350:	bd80      	pop	{r7, pc}
 8004352:	46c0      	nop			@ (mov r8, r8)
 8004354:	fffffbff 	.word	0xfffffbff

08004358 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
static void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004358:	b580      	push	{r7, lr}
 800435a:	b084      	sub	sp, #16
 800435c:	af00      	add	r7, sp, #0
 800435e:	6078      	str	r0, [r7, #4]
 8004360:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004368:	687a      	ldr	r2, [r7, #4]
 800436a:	2380      	movs	r3, #128	@ 0x80
 800436c:	05db      	lsls	r3, r3, #23
 800436e:	429a      	cmp	r2, r3
 8004370:	d007      	beq.n	8004382 <TIM_Base_SetConfig+0x2a>
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	4a22      	ldr	r2, [pc, #136]	@ (8004400 <TIM_Base_SetConfig+0xa8>)
 8004376:	4293      	cmp	r3, r2
 8004378:	d003      	beq.n	8004382 <TIM_Base_SetConfig+0x2a>
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	4a21      	ldr	r2, [pc, #132]	@ (8004404 <TIM_Base_SetConfig+0xac>)
 800437e:	4293      	cmp	r3, r2
 8004380:	d108      	bne.n	8004394 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	2270      	movs	r2, #112	@ 0x70
 8004386:	4393      	bics	r3, r2
 8004388:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800438a:	683b      	ldr	r3, [r7, #0]
 800438c:	685b      	ldr	r3, [r3, #4]
 800438e:	68fa      	ldr	r2, [r7, #12]
 8004390:	4313      	orrs	r3, r2
 8004392:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004394:	687a      	ldr	r2, [r7, #4]
 8004396:	2380      	movs	r3, #128	@ 0x80
 8004398:	05db      	lsls	r3, r3, #23
 800439a:	429a      	cmp	r2, r3
 800439c:	d007      	beq.n	80043ae <TIM_Base_SetConfig+0x56>
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	4a17      	ldr	r2, [pc, #92]	@ (8004400 <TIM_Base_SetConfig+0xa8>)
 80043a2:	4293      	cmp	r3, r2
 80043a4:	d003      	beq.n	80043ae <TIM_Base_SetConfig+0x56>
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	4a16      	ldr	r2, [pc, #88]	@ (8004404 <TIM_Base_SetConfig+0xac>)
 80043aa:	4293      	cmp	r3, r2
 80043ac:	d108      	bne.n	80043c0 <TIM_Base_SetConfig+0x68>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	4a15      	ldr	r2, [pc, #84]	@ (8004408 <TIM_Base_SetConfig+0xb0>)
 80043b2:	4013      	ands	r3, r2
 80043b4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80043b6:	683b      	ldr	r3, [r7, #0]
 80043b8:	68db      	ldr	r3, [r3, #12]
 80043ba:	68fa      	ldr	r2, [r7, #12]
 80043bc:	4313      	orrs	r3, r2
 80043be:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	2280      	movs	r2, #128	@ 0x80
 80043c4:	4393      	bics	r3, r2
 80043c6:	001a      	movs	r2, r3
 80043c8:	683b      	ldr	r3, [r7, #0]
 80043ca:	691b      	ldr	r3, [r3, #16]
 80043cc:	4313      	orrs	r3, r2
 80043ce:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80043d0:	683b      	ldr	r3, [r7, #0]
 80043d2:	689a      	ldr	r2, [r3, #8]
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80043d8:	683b      	ldr	r3, [r7, #0]
 80043da:	681a      	ldr	r2, [r3, #0]
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	2204      	movs	r2, #4
 80043e6:	431a      	orrs	r2, r3
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	2201      	movs	r2, #1
 80043f0:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	68fa      	ldr	r2, [r7, #12]
 80043f6:	601a      	str	r2, [r3, #0]
}
 80043f8:	46c0      	nop			@ (mov r8, r8)
 80043fa:	46bd      	mov	sp, r7
 80043fc:	b004      	add	sp, #16
 80043fe:	bd80      	pop	{r7, pc}
 8004400:	40010800 	.word	0x40010800
 8004404:	40011400 	.word	0x40011400
 8004408:	fffffcff 	.word	0xfffffcff

0800440c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800440c:	b580      	push	{r7, lr}
 800440e:	b086      	sub	sp, #24
 8004410:	af00      	add	r7, sp, #0
 8004412:	6078      	str	r0, [r7, #4]
 8004414:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	6a1b      	ldr	r3, [r3, #32]
 800441a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	6a1b      	ldr	r3, [r3, #32]
 8004420:	2201      	movs	r2, #1
 8004422:	4393      	bics	r3, r2
 8004424:	001a      	movs	r2, r3
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	685b      	ldr	r3, [r3, #4]
 800442e:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	699b      	ldr	r3, [r3, #24]
 8004434:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	2270      	movs	r2, #112	@ 0x70
 800443a:	4393      	bics	r3, r2
 800443c:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	2203      	movs	r2, #3
 8004442:	4393      	bics	r3, r2
 8004444:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004446:	683b      	ldr	r3, [r7, #0]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	68fa      	ldr	r2, [r7, #12]
 800444c:	4313      	orrs	r3, r2
 800444e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004450:	697b      	ldr	r3, [r7, #20]
 8004452:	2202      	movs	r2, #2
 8004454:	4393      	bics	r3, r2
 8004456:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004458:	683b      	ldr	r3, [r7, #0]
 800445a:	689b      	ldr	r3, [r3, #8]
 800445c:	697a      	ldr	r2, [r7, #20]
 800445e:	4313      	orrs	r3, r2
 8004460:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	693a      	ldr	r2, [r7, #16]
 8004466:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	68fa      	ldr	r2, [r7, #12]
 800446c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800446e:	683b      	ldr	r3, [r7, #0]
 8004470:	685a      	ldr	r2, [r3, #4]
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	697a      	ldr	r2, [r7, #20]
 800447a:	621a      	str	r2, [r3, #32]
}
 800447c:	46c0      	nop			@ (mov r8, r8)
 800447e:	46bd      	mov	sp, r7
 8004480:	b006      	add	sp, #24
 8004482:	bd80      	pop	{r7, pc}

08004484 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004484:	b580      	push	{r7, lr}
 8004486:	b086      	sub	sp, #24
 8004488:	af00      	add	r7, sp, #0
 800448a:	6078      	str	r0, [r7, #4]
 800448c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	6a1b      	ldr	r3, [r3, #32]
 8004492:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	6a1b      	ldr	r3, [r3, #32]
 8004498:	2210      	movs	r2, #16
 800449a:	4393      	bics	r3, r2
 800449c:	001a      	movs	r2, r3
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	685b      	ldr	r3, [r3, #4]
 80044a6:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	699b      	ldr	r3, [r3, #24]
 80044ac:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	4a13      	ldr	r2, [pc, #76]	@ (8004500 <TIM_OC2_SetConfig+0x7c>)
 80044b2:	4013      	ands	r3, r2
 80044b4:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	4a12      	ldr	r2, [pc, #72]	@ (8004504 <TIM_OC2_SetConfig+0x80>)
 80044ba:	4013      	ands	r3, r2
 80044bc:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80044be:	683b      	ldr	r3, [r7, #0]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	021b      	lsls	r3, r3, #8
 80044c4:	68fa      	ldr	r2, [r7, #12]
 80044c6:	4313      	orrs	r3, r2
 80044c8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80044ca:	697b      	ldr	r3, [r7, #20]
 80044cc:	2220      	movs	r2, #32
 80044ce:	4393      	bics	r3, r2
 80044d0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80044d2:	683b      	ldr	r3, [r7, #0]
 80044d4:	689b      	ldr	r3, [r3, #8]
 80044d6:	011b      	lsls	r3, r3, #4
 80044d8:	697a      	ldr	r2, [r7, #20]
 80044da:	4313      	orrs	r3, r2
 80044dc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	693a      	ldr	r2, [r7, #16]
 80044e2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	68fa      	ldr	r2, [r7, #12]
 80044e8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80044ea:	683b      	ldr	r3, [r7, #0]
 80044ec:	685a      	ldr	r2, [r3, #4]
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	697a      	ldr	r2, [r7, #20]
 80044f6:	621a      	str	r2, [r3, #32]
}
 80044f8:	46c0      	nop			@ (mov r8, r8)
 80044fa:	46bd      	mov	sp, r7
 80044fc:	b006      	add	sp, #24
 80044fe:	bd80      	pop	{r7, pc}
 8004500:	ffff8fff 	.word	0xffff8fff
 8004504:	fffffcff 	.word	0xfffffcff

08004508 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004508:	b580      	push	{r7, lr}
 800450a:	b086      	sub	sp, #24
 800450c:	af00      	add	r7, sp, #0
 800450e:	6078      	str	r0, [r7, #4]
 8004510:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	6a1b      	ldr	r3, [r3, #32]
 8004516:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	6a1b      	ldr	r3, [r3, #32]
 800451c:	4a18      	ldr	r2, [pc, #96]	@ (8004580 <TIM_OC3_SetConfig+0x78>)
 800451e:	401a      	ands	r2, r3
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	685b      	ldr	r3, [r3, #4]
 8004528:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	69db      	ldr	r3, [r3, #28]
 800452e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	2270      	movs	r2, #112	@ 0x70
 8004534:	4393      	bics	r3, r2
 8004536:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	2203      	movs	r2, #3
 800453c:	4393      	bics	r3, r2
 800453e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004540:	683b      	ldr	r3, [r7, #0]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	68fa      	ldr	r2, [r7, #12]
 8004546:	4313      	orrs	r3, r2
 8004548:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800454a:	697b      	ldr	r3, [r7, #20]
 800454c:	4a0d      	ldr	r2, [pc, #52]	@ (8004584 <TIM_OC3_SetConfig+0x7c>)
 800454e:	4013      	ands	r3, r2
 8004550:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004552:	683b      	ldr	r3, [r7, #0]
 8004554:	689b      	ldr	r3, [r3, #8]
 8004556:	021b      	lsls	r3, r3, #8
 8004558:	697a      	ldr	r2, [r7, #20]
 800455a:	4313      	orrs	r3, r2
 800455c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	693a      	ldr	r2, [r7, #16]
 8004562:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	68fa      	ldr	r2, [r7, #12]
 8004568:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800456a:	683b      	ldr	r3, [r7, #0]
 800456c:	685a      	ldr	r2, [r3, #4]
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	697a      	ldr	r2, [r7, #20]
 8004576:	621a      	str	r2, [r3, #32]
}
 8004578:	46c0      	nop			@ (mov r8, r8)
 800457a:	46bd      	mov	sp, r7
 800457c:	b006      	add	sp, #24
 800457e:	bd80      	pop	{r7, pc}
 8004580:	fffffeff 	.word	0xfffffeff
 8004584:	fffffdff 	.word	0xfffffdff

08004588 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004588:	b580      	push	{r7, lr}
 800458a:	b086      	sub	sp, #24
 800458c:	af00      	add	r7, sp, #0
 800458e:	6078      	str	r0, [r7, #4]
 8004590:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	6a1b      	ldr	r3, [r3, #32]
 8004596:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	6a1b      	ldr	r3, [r3, #32]
 800459c:	4a19      	ldr	r2, [pc, #100]	@ (8004604 <TIM_OC4_SetConfig+0x7c>)
 800459e:	401a      	ands	r2, r3
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	685b      	ldr	r3, [r3, #4]
 80045a8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	69db      	ldr	r3, [r3, #28]
 80045ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	4a15      	ldr	r2, [pc, #84]	@ (8004608 <TIM_OC4_SetConfig+0x80>)
 80045b4:	4013      	ands	r3, r2
 80045b6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	4a14      	ldr	r2, [pc, #80]	@ (800460c <TIM_OC4_SetConfig+0x84>)
 80045bc:	4013      	ands	r3, r2
 80045be:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80045c0:	683b      	ldr	r3, [r7, #0]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	021b      	lsls	r3, r3, #8
 80045c6:	68fa      	ldr	r2, [r7, #12]
 80045c8:	4313      	orrs	r3, r2
 80045ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80045cc:	697b      	ldr	r3, [r7, #20]
 80045ce:	4a10      	ldr	r2, [pc, #64]	@ (8004610 <TIM_OC4_SetConfig+0x88>)
 80045d0:	4013      	ands	r3, r2
 80045d2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80045d4:	683b      	ldr	r3, [r7, #0]
 80045d6:	689b      	ldr	r3, [r3, #8]
 80045d8:	031b      	lsls	r3, r3, #12
 80045da:	697a      	ldr	r2, [r7, #20]
 80045dc:	4313      	orrs	r3, r2
 80045de:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	693a      	ldr	r2, [r7, #16]
 80045e4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	68fa      	ldr	r2, [r7, #12]
 80045ea:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80045ec:	683b      	ldr	r3, [r7, #0]
 80045ee:	685a      	ldr	r2, [r3, #4]
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	697a      	ldr	r2, [r7, #20]
 80045f8:	621a      	str	r2, [r3, #32]
}
 80045fa:	46c0      	nop			@ (mov r8, r8)
 80045fc:	46bd      	mov	sp, r7
 80045fe:	b006      	add	sp, #24
 8004600:	bd80      	pop	{r7, pc}
 8004602:	46c0      	nop			@ (mov r8, r8)
 8004604:	ffffefff 	.word	0xffffefff
 8004608:	ffff8fff 	.word	0xffff8fff
 800460c:	fffffcff 	.word	0xfffffcff
 8004610:	ffffdfff 	.word	0xffffdfff

08004614 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004614:	b580      	push	{r7, lr}
 8004616:	b084      	sub	sp, #16
 8004618:	af00      	add	r7, sp, #0
 800461a:	6078      	str	r0, [r7, #4]
 800461c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	2238      	movs	r2, #56	@ 0x38
 8004622:	5c9b      	ldrb	r3, [r3, r2]
 8004624:	2b01      	cmp	r3, #1
 8004626:	d101      	bne.n	800462c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004628:	2302      	movs	r3, #2
 800462a:	e042      	b.n	80046b2 <HAL_TIMEx_MasterConfigSynchronization+0x9e>
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	2238      	movs	r2, #56	@ 0x38
 8004630:	2101      	movs	r1, #1
 8004632:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	2239      	movs	r2, #57	@ 0x39
 8004638:	2102      	movs	r1, #2
 800463a:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	685b      	ldr	r3, [r3, #4]
 8004642:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	689b      	ldr	r3, [r3, #8]
 800464a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	2270      	movs	r2, #112	@ 0x70
 8004650:	4393      	bics	r3, r2
 8004652:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004654:	683b      	ldr	r3, [r7, #0]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	68fa      	ldr	r2, [r7, #12]
 800465a:	4313      	orrs	r3, r2
 800465c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	68fa      	ldr	r2, [r7, #12]
 8004664:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	681a      	ldr	r2, [r3, #0]
 800466a:	2380      	movs	r3, #128	@ 0x80
 800466c:	05db      	lsls	r3, r3, #23
 800466e:	429a      	cmp	r2, r3
 8004670:	d009      	beq.n	8004686 <HAL_TIMEx_MasterConfigSynchronization+0x72>
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	4a11      	ldr	r2, [pc, #68]	@ (80046bc <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8004678:	4293      	cmp	r3, r2
 800467a:	d004      	beq.n	8004686 <HAL_TIMEx_MasterConfigSynchronization+0x72>
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	4a0f      	ldr	r2, [pc, #60]	@ (80046c0 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8004682:	4293      	cmp	r3, r2
 8004684:	d10c      	bne.n	80046a0 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004686:	68bb      	ldr	r3, [r7, #8]
 8004688:	2280      	movs	r2, #128	@ 0x80
 800468a:	4393      	bics	r3, r2
 800468c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800468e:	683b      	ldr	r3, [r7, #0]
 8004690:	685b      	ldr	r3, [r3, #4]
 8004692:	68ba      	ldr	r2, [r7, #8]
 8004694:	4313      	orrs	r3, r2
 8004696:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	68ba      	ldr	r2, [r7, #8]
 800469e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	2239      	movs	r2, #57	@ 0x39
 80046a4:	2101      	movs	r1, #1
 80046a6:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	2238      	movs	r2, #56	@ 0x38
 80046ac:	2100      	movs	r1, #0
 80046ae:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80046b0:	2300      	movs	r3, #0
}
 80046b2:	0018      	movs	r0, r3
 80046b4:	46bd      	mov	sp, r7
 80046b6:	b004      	add	sp, #16
 80046b8:	bd80      	pop	{r7, pc}
 80046ba:	46c0      	nop			@ (mov r8, r8)
 80046bc:	40010800 	.word	0x40010800
 80046c0:	40011400 	.word	0x40011400

080046c4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80046c4:	b580      	push	{r7, lr}
 80046c6:	b082      	sub	sp, #8
 80046c8:	af00      	add	r7, sp, #0
 80046ca:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d101      	bne.n	80046d6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80046d2:	2301      	movs	r3, #1
 80046d4:	e044      	b.n	8004760 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d107      	bne.n	80046ee <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	2278      	movs	r2, #120	@ 0x78
 80046e2:	2100      	movs	r1, #0
 80046e4:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	0018      	movs	r0, r3
 80046ea:	f7fc f9cb 	bl	8000a84 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	2224      	movs	r2, #36	@ 0x24
 80046f2:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	681a      	ldr	r2, [r3, #0]
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	2101      	movs	r1, #1
 8004700:	438a      	bics	r2, r1
 8004702:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004708:	2b00      	cmp	r3, #0
 800470a:	d003      	beq.n	8004714 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	0018      	movs	r0, r3
 8004710:	f000 fab0 	bl	8004c74 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	0018      	movs	r0, r3
 8004718:	f000 f828 	bl	800476c <UART_SetConfig>
 800471c:	0003      	movs	r3, r0
 800471e:	2b01      	cmp	r3, #1
 8004720:	d101      	bne.n	8004726 <HAL_UART_Init+0x62>
  {
    return HAL_ERROR;
 8004722:	2301      	movs	r3, #1
 8004724:	e01c      	b.n	8004760 <HAL_UART_Init+0x9c>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	685a      	ldr	r2, [r3, #4]
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	490d      	ldr	r1, [pc, #52]	@ (8004768 <HAL_UART_Init+0xa4>)
 8004732:	400a      	ands	r2, r1
 8004734:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	689a      	ldr	r2, [r3, #8]
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	212a      	movs	r1, #42	@ 0x2a
 8004742:	438a      	bics	r2, r1
 8004744:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	681a      	ldr	r2, [r3, #0]
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	2101      	movs	r1, #1
 8004752:	430a      	orrs	r2, r1
 8004754:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	0018      	movs	r0, r3
 800475a:	f000 fb3f 	bl	8004ddc <UART_CheckIdleState>
 800475e:	0003      	movs	r3, r0
}
 8004760:	0018      	movs	r0, r3
 8004762:	46bd      	mov	sp, r7
 8004764:	b002      	add	sp, #8
 8004766:	bd80      	pop	{r7, pc}
 8004768:	ffffb7ff 	.word	0xffffb7ff

0800476c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800476c:	b5b0      	push	{r4, r5, r7, lr}
 800476e:	b08e      	sub	sp, #56	@ 0x38
 8004770:	af00      	add	r7, sp, #0
 8004772:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004774:	231a      	movs	r3, #26
 8004776:	2218      	movs	r2, #24
 8004778:	189b      	adds	r3, r3, r2
 800477a:	19db      	adds	r3, r3, r7
 800477c:	2200      	movs	r2, #0
 800477e:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004780:	69fb      	ldr	r3, [r7, #28]
 8004782:	689a      	ldr	r2, [r3, #8]
 8004784:	69fb      	ldr	r3, [r7, #28]
 8004786:	691b      	ldr	r3, [r3, #16]
 8004788:	431a      	orrs	r2, r3
 800478a:	69fb      	ldr	r3, [r7, #28]
 800478c:	695b      	ldr	r3, [r3, #20]
 800478e:	431a      	orrs	r2, r3
 8004790:	69fb      	ldr	r3, [r7, #28]
 8004792:	69db      	ldr	r3, [r3, #28]
 8004794:	4313      	orrs	r3, r2
 8004796:	637b      	str	r3, [r7, #52]	@ 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004798:	69fb      	ldr	r3, [r7, #28]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	4ac6      	ldr	r2, [pc, #792]	@ (8004ab8 <UART_SetConfig+0x34c>)
 80047a0:	4013      	ands	r3, r2
 80047a2:	0019      	movs	r1, r3
 80047a4:	69fb      	ldr	r3, [r7, #28]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80047aa:	430a      	orrs	r2, r1
 80047ac:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80047ae:	69fb      	ldr	r3, [r7, #28]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	685b      	ldr	r3, [r3, #4]
 80047b4:	4ac1      	ldr	r2, [pc, #772]	@ (8004abc <UART_SetConfig+0x350>)
 80047b6:	4013      	ands	r3, r2
 80047b8:	0019      	movs	r1, r3
 80047ba:	69fb      	ldr	r3, [r7, #28]
 80047bc:	68da      	ldr	r2, [r3, #12]
 80047be:	69fb      	ldr	r3, [r7, #28]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	430a      	orrs	r2, r1
 80047c4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80047c6:	69fb      	ldr	r3, [r7, #28]
 80047c8:	699b      	ldr	r3, [r3, #24]
 80047ca:	637b      	str	r3, [r7, #52]	@ 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80047cc:	69fb      	ldr	r3, [r7, #28]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	4abb      	ldr	r2, [pc, #748]	@ (8004ac0 <UART_SetConfig+0x354>)
 80047d2:	4293      	cmp	r3, r2
 80047d4:	d004      	beq.n	80047e0 <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80047d6:	69fb      	ldr	r3, [r7, #28]
 80047d8:	6a1b      	ldr	r3, [r3, #32]
 80047da:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80047dc:	4313      	orrs	r3, r2
 80047de:	637b      	str	r3, [r7, #52]	@ 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80047e0:	69fb      	ldr	r3, [r7, #28]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	689b      	ldr	r3, [r3, #8]
 80047e6:	4ab7      	ldr	r2, [pc, #732]	@ (8004ac4 <UART_SetConfig+0x358>)
 80047e8:	4013      	ands	r3, r2
 80047ea:	0019      	movs	r1, r3
 80047ec:	69fb      	ldr	r3, [r7, #28]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80047f2:	430a      	orrs	r2, r1
 80047f4:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80047f6:	69fb      	ldr	r3, [r7, #28]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	4ab3      	ldr	r2, [pc, #716]	@ (8004ac8 <UART_SetConfig+0x35c>)
 80047fc:	4293      	cmp	r3, r2
 80047fe:	d131      	bne.n	8004864 <UART_SetConfig+0xf8>
 8004800:	4bb2      	ldr	r3, [pc, #712]	@ (8004acc <UART_SetConfig+0x360>)
 8004802:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004804:	2203      	movs	r2, #3
 8004806:	4013      	ands	r3, r2
 8004808:	2b03      	cmp	r3, #3
 800480a:	d01d      	beq.n	8004848 <UART_SetConfig+0xdc>
 800480c:	d823      	bhi.n	8004856 <UART_SetConfig+0xea>
 800480e:	2b02      	cmp	r3, #2
 8004810:	d00c      	beq.n	800482c <UART_SetConfig+0xc0>
 8004812:	d820      	bhi.n	8004856 <UART_SetConfig+0xea>
 8004814:	2b00      	cmp	r3, #0
 8004816:	d002      	beq.n	800481e <UART_SetConfig+0xb2>
 8004818:	2b01      	cmp	r3, #1
 800481a:	d00e      	beq.n	800483a <UART_SetConfig+0xce>
 800481c:	e01b      	b.n	8004856 <UART_SetConfig+0xea>
 800481e:	231b      	movs	r3, #27
 8004820:	2218      	movs	r2, #24
 8004822:	189b      	adds	r3, r3, r2
 8004824:	19db      	adds	r3, r3, r7
 8004826:	2201      	movs	r2, #1
 8004828:	701a      	strb	r2, [r3, #0]
 800482a:	e09c      	b.n	8004966 <UART_SetConfig+0x1fa>
 800482c:	231b      	movs	r3, #27
 800482e:	2218      	movs	r2, #24
 8004830:	189b      	adds	r3, r3, r2
 8004832:	19db      	adds	r3, r3, r7
 8004834:	2202      	movs	r2, #2
 8004836:	701a      	strb	r2, [r3, #0]
 8004838:	e095      	b.n	8004966 <UART_SetConfig+0x1fa>
 800483a:	231b      	movs	r3, #27
 800483c:	2218      	movs	r2, #24
 800483e:	189b      	adds	r3, r3, r2
 8004840:	19db      	adds	r3, r3, r7
 8004842:	2204      	movs	r2, #4
 8004844:	701a      	strb	r2, [r3, #0]
 8004846:	e08e      	b.n	8004966 <UART_SetConfig+0x1fa>
 8004848:	231b      	movs	r3, #27
 800484a:	2218      	movs	r2, #24
 800484c:	189b      	adds	r3, r3, r2
 800484e:	19db      	adds	r3, r3, r7
 8004850:	2208      	movs	r2, #8
 8004852:	701a      	strb	r2, [r3, #0]
 8004854:	e087      	b.n	8004966 <UART_SetConfig+0x1fa>
 8004856:	231b      	movs	r3, #27
 8004858:	2218      	movs	r2, #24
 800485a:	189b      	adds	r3, r3, r2
 800485c:	19db      	adds	r3, r3, r7
 800485e:	2210      	movs	r2, #16
 8004860:	701a      	strb	r2, [r3, #0]
 8004862:	e080      	b.n	8004966 <UART_SetConfig+0x1fa>
 8004864:	69fb      	ldr	r3, [r7, #28]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	4a99      	ldr	r2, [pc, #612]	@ (8004ad0 <UART_SetConfig+0x364>)
 800486a:	4293      	cmp	r3, r2
 800486c:	d131      	bne.n	80048d2 <UART_SetConfig+0x166>
 800486e:	4b97      	ldr	r3, [pc, #604]	@ (8004acc <UART_SetConfig+0x360>)
 8004870:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004872:	220c      	movs	r2, #12
 8004874:	4013      	ands	r3, r2
 8004876:	2b0c      	cmp	r3, #12
 8004878:	d01d      	beq.n	80048b6 <UART_SetConfig+0x14a>
 800487a:	d823      	bhi.n	80048c4 <UART_SetConfig+0x158>
 800487c:	2b08      	cmp	r3, #8
 800487e:	d00c      	beq.n	800489a <UART_SetConfig+0x12e>
 8004880:	d820      	bhi.n	80048c4 <UART_SetConfig+0x158>
 8004882:	2b00      	cmp	r3, #0
 8004884:	d002      	beq.n	800488c <UART_SetConfig+0x120>
 8004886:	2b04      	cmp	r3, #4
 8004888:	d00e      	beq.n	80048a8 <UART_SetConfig+0x13c>
 800488a:	e01b      	b.n	80048c4 <UART_SetConfig+0x158>
 800488c:	231b      	movs	r3, #27
 800488e:	2218      	movs	r2, #24
 8004890:	189b      	adds	r3, r3, r2
 8004892:	19db      	adds	r3, r3, r7
 8004894:	2200      	movs	r2, #0
 8004896:	701a      	strb	r2, [r3, #0]
 8004898:	e065      	b.n	8004966 <UART_SetConfig+0x1fa>
 800489a:	231b      	movs	r3, #27
 800489c:	2218      	movs	r2, #24
 800489e:	189b      	adds	r3, r3, r2
 80048a0:	19db      	adds	r3, r3, r7
 80048a2:	2202      	movs	r2, #2
 80048a4:	701a      	strb	r2, [r3, #0]
 80048a6:	e05e      	b.n	8004966 <UART_SetConfig+0x1fa>
 80048a8:	231b      	movs	r3, #27
 80048aa:	2218      	movs	r2, #24
 80048ac:	189b      	adds	r3, r3, r2
 80048ae:	19db      	adds	r3, r3, r7
 80048b0:	2204      	movs	r2, #4
 80048b2:	701a      	strb	r2, [r3, #0]
 80048b4:	e057      	b.n	8004966 <UART_SetConfig+0x1fa>
 80048b6:	231b      	movs	r3, #27
 80048b8:	2218      	movs	r2, #24
 80048ba:	189b      	adds	r3, r3, r2
 80048bc:	19db      	adds	r3, r3, r7
 80048be:	2208      	movs	r2, #8
 80048c0:	701a      	strb	r2, [r3, #0]
 80048c2:	e050      	b.n	8004966 <UART_SetConfig+0x1fa>
 80048c4:	231b      	movs	r3, #27
 80048c6:	2218      	movs	r2, #24
 80048c8:	189b      	adds	r3, r3, r2
 80048ca:	19db      	adds	r3, r3, r7
 80048cc:	2210      	movs	r2, #16
 80048ce:	701a      	strb	r2, [r3, #0]
 80048d0:	e049      	b.n	8004966 <UART_SetConfig+0x1fa>
 80048d2:	69fb      	ldr	r3, [r7, #28]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	4a7a      	ldr	r2, [pc, #488]	@ (8004ac0 <UART_SetConfig+0x354>)
 80048d8:	4293      	cmp	r3, r2
 80048da:	d13e      	bne.n	800495a <UART_SetConfig+0x1ee>
 80048dc:	4b7b      	ldr	r3, [pc, #492]	@ (8004acc <UART_SetConfig+0x360>)
 80048de:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80048e0:	23c0      	movs	r3, #192	@ 0xc0
 80048e2:	011b      	lsls	r3, r3, #4
 80048e4:	4013      	ands	r3, r2
 80048e6:	22c0      	movs	r2, #192	@ 0xc0
 80048e8:	0112      	lsls	r2, r2, #4
 80048ea:	4293      	cmp	r3, r2
 80048ec:	d027      	beq.n	800493e <UART_SetConfig+0x1d2>
 80048ee:	22c0      	movs	r2, #192	@ 0xc0
 80048f0:	0112      	lsls	r2, r2, #4
 80048f2:	4293      	cmp	r3, r2
 80048f4:	d82a      	bhi.n	800494c <UART_SetConfig+0x1e0>
 80048f6:	2280      	movs	r2, #128	@ 0x80
 80048f8:	0112      	lsls	r2, r2, #4
 80048fa:	4293      	cmp	r3, r2
 80048fc:	d011      	beq.n	8004922 <UART_SetConfig+0x1b6>
 80048fe:	2280      	movs	r2, #128	@ 0x80
 8004900:	0112      	lsls	r2, r2, #4
 8004902:	4293      	cmp	r3, r2
 8004904:	d822      	bhi.n	800494c <UART_SetConfig+0x1e0>
 8004906:	2b00      	cmp	r3, #0
 8004908:	d004      	beq.n	8004914 <UART_SetConfig+0x1a8>
 800490a:	2280      	movs	r2, #128	@ 0x80
 800490c:	00d2      	lsls	r2, r2, #3
 800490e:	4293      	cmp	r3, r2
 8004910:	d00e      	beq.n	8004930 <UART_SetConfig+0x1c4>
 8004912:	e01b      	b.n	800494c <UART_SetConfig+0x1e0>
 8004914:	231b      	movs	r3, #27
 8004916:	2218      	movs	r2, #24
 8004918:	189b      	adds	r3, r3, r2
 800491a:	19db      	adds	r3, r3, r7
 800491c:	2200      	movs	r2, #0
 800491e:	701a      	strb	r2, [r3, #0]
 8004920:	e021      	b.n	8004966 <UART_SetConfig+0x1fa>
 8004922:	231b      	movs	r3, #27
 8004924:	2218      	movs	r2, #24
 8004926:	189b      	adds	r3, r3, r2
 8004928:	19db      	adds	r3, r3, r7
 800492a:	2202      	movs	r2, #2
 800492c:	701a      	strb	r2, [r3, #0]
 800492e:	e01a      	b.n	8004966 <UART_SetConfig+0x1fa>
 8004930:	231b      	movs	r3, #27
 8004932:	2218      	movs	r2, #24
 8004934:	189b      	adds	r3, r3, r2
 8004936:	19db      	adds	r3, r3, r7
 8004938:	2204      	movs	r2, #4
 800493a:	701a      	strb	r2, [r3, #0]
 800493c:	e013      	b.n	8004966 <UART_SetConfig+0x1fa>
 800493e:	231b      	movs	r3, #27
 8004940:	2218      	movs	r2, #24
 8004942:	189b      	adds	r3, r3, r2
 8004944:	19db      	adds	r3, r3, r7
 8004946:	2208      	movs	r2, #8
 8004948:	701a      	strb	r2, [r3, #0]
 800494a:	e00c      	b.n	8004966 <UART_SetConfig+0x1fa>
 800494c:	231b      	movs	r3, #27
 800494e:	2218      	movs	r2, #24
 8004950:	189b      	adds	r3, r3, r2
 8004952:	19db      	adds	r3, r3, r7
 8004954:	2210      	movs	r2, #16
 8004956:	701a      	strb	r2, [r3, #0]
 8004958:	e005      	b.n	8004966 <UART_SetConfig+0x1fa>
 800495a:	231b      	movs	r3, #27
 800495c:	2218      	movs	r2, #24
 800495e:	189b      	adds	r3, r3, r2
 8004960:	19db      	adds	r3, r3, r7
 8004962:	2210      	movs	r2, #16
 8004964:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004966:	69fb      	ldr	r3, [r7, #28]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	4a55      	ldr	r2, [pc, #340]	@ (8004ac0 <UART_SetConfig+0x354>)
 800496c:	4293      	cmp	r3, r2
 800496e:	d000      	beq.n	8004972 <UART_SetConfig+0x206>
 8004970:	e084      	b.n	8004a7c <UART_SetConfig+0x310>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004972:	231b      	movs	r3, #27
 8004974:	2218      	movs	r2, #24
 8004976:	189b      	adds	r3, r3, r2
 8004978:	19db      	adds	r3, r3, r7
 800497a:	781b      	ldrb	r3, [r3, #0]
 800497c:	2b08      	cmp	r3, #8
 800497e:	d01d      	beq.n	80049bc <UART_SetConfig+0x250>
 8004980:	dc20      	bgt.n	80049c4 <UART_SetConfig+0x258>
 8004982:	2b04      	cmp	r3, #4
 8004984:	d015      	beq.n	80049b2 <UART_SetConfig+0x246>
 8004986:	dc1d      	bgt.n	80049c4 <UART_SetConfig+0x258>
 8004988:	2b00      	cmp	r3, #0
 800498a:	d002      	beq.n	8004992 <UART_SetConfig+0x226>
 800498c:	2b02      	cmp	r3, #2
 800498e:	d005      	beq.n	800499c <UART_SetConfig+0x230>
 8004990:	e018      	b.n	80049c4 <UART_SetConfig+0x258>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004992:	f7ff f9f5 	bl	8003d80 <HAL_RCC_GetPCLK1Freq>
 8004996:	0003      	movs	r3, r0
 8004998:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800499a:	e01c      	b.n	80049d6 <UART_SetConfig+0x26a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800499c:	4b4b      	ldr	r3, [pc, #300]	@ (8004acc <UART_SetConfig+0x360>)
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	2210      	movs	r2, #16
 80049a2:	4013      	ands	r3, r2
 80049a4:	d002      	beq.n	80049ac <UART_SetConfig+0x240>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 80049a6:	4b4b      	ldr	r3, [pc, #300]	@ (8004ad4 <UART_SetConfig+0x368>)
 80049a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80049aa:	e014      	b.n	80049d6 <UART_SetConfig+0x26a>
          pclk = (uint32_t) HSI_VALUE;
 80049ac:	4b4a      	ldr	r3, [pc, #296]	@ (8004ad8 <UART_SetConfig+0x36c>)
 80049ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80049b0:	e011      	b.n	80049d6 <UART_SetConfig+0x26a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80049b2:	f7ff f955 	bl	8003c60 <HAL_RCC_GetSysClockFreq>
 80049b6:	0003      	movs	r3, r0
 80049b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80049ba:	e00c      	b.n	80049d6 <UART_SetConfig+0x26a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80049bc:	2380      	movs	r3, #128	@ 0x80
 80049be:	021b      	lsls	r3, r3, #8
 80049c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80049c2:	e008      	b.n	80049d6 <UART_SetConfig+0x26a>
      default:
        pclk = 0U;
 80049c4:	2300      	movs	r3, #0
 80049c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 80049c8:	231a      	movs	r3, #26
 80049ca:	2218      	movs	r2, #24
 80049cc:	189b      	adds	r3, r3, r2
 80049ce:	19db      	adds	r3, r3, r7
 80049d0:	2201      	movs	r2, #1
 80049d2:	701a      	strb	r2, [r3, #0]
        break;
 80049d4:	46c0      	nop			@ (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80049d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d100      	bne.n	80049de <UART_SetConfig+0x272>
 80049dc:	e132      	b.n	8004c44 <UART_SetConfig+0x4d8>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80049de:	69fb      	ldr	r3, [r7, #28]
 80049e0:	685a      	ldr	r2, [r3, #4]
 80049e2:	0013      	movs	r3, r2
 80049e4:	005b      	lsls	r3, r3, #1
 80049e6:	189b      	adds	r3, r3, r2
 80049e8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80049ea:	429a      	cmp	r2, r3
 80049ec:	d305      	bcc.n	80049fa <UART_SetConfig+0x28e>
          (pclk > (4096U * huart->Init.BaudRate)))
 80049ee:	69fb      	ldr	r3, [r7, #28]
 80049f0:	685b      	ldr	r3, [r3, #4]
 80049f2:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80049f4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80049f6:	429a      	cmp	r2, r3
 80049f8:	d906      	bls.n	8004a08 <UART_SetConfig+0x29c>
      {
        ret = HAL_ERROR;
 80049fa:	231a      	movs	r3, #26
 80049fc:	2218      	movs	r2, #24
 80049fe:	189b      	adds	r3, r3, r2
 8004a00:	19db      	adds	r3, r3, r7
 8004a02:	2201      	movs	r2, #1
 8004a04:	701a      	strb	r2, [r3, #0]
 8004a06:	e11d      	b.n	8004c44 <UART_SetConfig+0x4d8>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8004a08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004a0a:	613b      	str	r3, [r7, #16]
 8004a0c:	2300      	movs	r3, #0
 8004a0e:	617b      	str	r3, [r7, #20]
 8004a10:	6939      	ldr	r1, [r7, #16]
 8004a12:	697a      	ldr	r2, [r7, #20]
 8004a14:	000b      	movs	r3, r1
 8004a16:	0e1b      	lsrs	r3, r3, #24
 8004a18:	0010      	movs	r0, r2
 8004a1a:	0205      	lsls	r5, r0, #8
 8004a1c:	431d      	orrs	r5, r3
 8004a1e:	000b      	movs	r3, r1
 8004a20:	021c      	lsls	r4, r3, #8
 8004a22:	69fb      	ldr	r3, [r7, #28]
 8004a24:	685b      	ldr	r3, [r3, #4]
 8004a26:	085b      	lsrs	r3, r3, #1
 8004a28:	60bb      	str	r3, [r7, #8]
 8004a2a:	2300      	movs	r3, #0
 8004a2c:	60fb      	str	r3, [r7, #12]
 8004a2e:	68b8      	ldr	r0, [r7, #8]
 8004a30:	68f9      	ldr	r1, [r7, #12]
 8004a32:	1900      	adds	r0, r0, r4
 8004a34:	4169      	adcs	r1, r5
 8004a36:	69fb      	ldr	r3, [r7, #28]
 8004a38:	685b      	ldr	r3, [r3, #4]
 8004a3a:	603b      	str	r3, [r7, #0]
 8004a3c:	2300      	movs	r3, #0
 8004a3e:	607b      	str	r3, [r7, #4]
 8004a40:	683a      	ldr	r2, [r7, #0]
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	f7fb fbec 	bl	8000220 <__aeabi_uldivmod>
 8004a48:	0002      	movs	r2, r0
 8004a4a:	000b      	movs	r3, r1
 8004a4c:	0013      	movs	r3, r2
 8004a4e:	62bb      	str	r3, [r7, #40]	@ 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004a50:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004a52:	23c0      	movs	r3, #192	@ 0xc0
 8004a54:	009b      	lsls	r3, r3, #2
 8004a56:	429a      	cmp	r2, r3
 8004a58:	d309      	bcc.n	8004a6e <UART_SetConfig+0x302>
 8004a5a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004a5c:	2380      	movs	r3, #128	@ 0x80
 8004a5e:	035b      	lsls	r3, r3, #13
 8004a60:	429a      	cmp	r2, r3
 8004a62:	d204      	bcs.n	8004a6e <UART_SetConfig+0x302>
        {
          huart->Instance->BRR = usartdiv;
 8004a64:	69fb      	ldr	r3, [r7, #28]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004a6a:	60da      	str	r2, [r3, #12]
 8004a6c:	e0ea      	b.n	8004c44 <UART_SetConfig+0x4d8>
        }
        else
        {
          ret = HAL_ERROR;
 8004a6e:	231a      	movs	r3, #26
 8004a70:	2218      	movs	r2, #24
 8004a72:	189b      	adds	r3, r3, r2
 8004a74:	19db      	adds	r3, r3, r7
 8004a76:	2201      	movs	r2, #1
 8004a78:	701a      	strb	r2, [r3, #0]
 8004a7a:	e0e3      	b.n	8004c44 <UART_SetConfig+0x4d8>
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004a7c:	69fb      	ldr	r3, [r7, #28]
 8004a7e:	69da      	ldr	r2, [r3, #28]
 8004a80:	2380      	movs	r3, #128	@ 0x80
 8004a82:	021b      	lsls	r3, r3, #8
 8004a84:	429a      	cmp	r2, r3
 8004a86:	d000      	beq.n	8004a8a <UART_SetConfig+0x31e>
 8004a88:	e085      	b.n	8004b96 <UART_SetConfig+0x42a>
  {
    switch (clocksource)
 8004a8a:	231b      	movs	r3, #27
 8004a8c:	2218      	movs	r2, #24
 8004a8e:	189b      	adds	r3, r3, r2
 8004a90:	19db      	adds	r3, r3, r7
 8004a92:	781b      	ldrb	r3, [r3, #0]
 8004a94:	2b08      	cmp	r3, #8
 8004a96:	d837      	bhi.n	8004b08 <UART_SetConfig+0x39c>
 8004a98:	009a      	lsls	r2, r3, #2
 8004a9a:	4b10      	ldr	r3, [pc, #64]	@ (8004adc <UART_SetConfig+0x370>)
 8004a9c:	18d3      	adds	r3, r2, r3
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004aa2:	f7ff f96d 	bl	8003d80 <HAL_RCC_GetPCLK1Freq>
 8004aa6:	0003      	movs	r3, r0
 8004aa8:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004aaa:	e036      	b.n	8004b1a <UART_SetConfig+0x3ae>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004aac:	f7ff f97e 	bl	8003dac <HAL_RCC_GetPCLK2Freq>
 8004ab0:	0003      	movs	r3, r0
 8004ab2:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004ab4:	e031      	b.n	8004b1a <UART_SetConfig+0x3ae>
 8004ab6:	46c0      	nop			@ (mov r8, r8)
 8004ab8:	efff69f3 	.word	0xefff69f3
 8004abc:	ffffcfff 	.word	0xffffcfff
 8004ac0:	40004800 	.word	0x40004800
 8004ac4:	fffff4ff 	.word	0xfffff4ff
 8004ac8:	40013800 	.word	0x40013800
 8004acc:	40021000 	.word	0x40021000
 8004ad0:	40004400 	.word	0x40004400
 8004ad4:	003d0900 	.word	0x003d0900
 8004ad8:	00f42400 	.word	0x00f42400
 8004adc:	0800930c 	.word	0x0800930c
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004ae0:	4b60      	ldr	r3, [pc, #384]	@ (8004c64 <UART_SetConfig+0x4f8>)
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	2210      	movs	r2, #16
 8004ae6:	4013      	ands	r3, r2
 8004ae8:	d002      	beq.n	8004af0 <UART_SetConfig+0x384>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8004aea:	4b5f      	ldr	r3, [pc, #380]	@ (8004c68 <UART_SetConfig+0x4fc>)
 8004aec:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8004aee:	e014      	b.n	8004b1a <UART_SetConfig+0x3ae>
          pclk = (uint32_t) HSI_VALUE;
 8004af0:	4b5e      	ldr	r3, [pc, #376]	@ (8004c6c <UART_SetConfig+0x500>)
 8004af2:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004af4:	e011      	b.n	8004b1a <UART_SetConfig+0x3ae>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004af6:	f7ff f8b3 	bl	8003c60 <HAL_RCC_GetSysClockFreq>
 8004afa:	0003      	movs	r3, r0
 8004afc:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004afe:	e00c      	b.n	8004b1a <UART_SetConfig+0x3ae>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004b00:	2380      	movs	r3, #128	@ 0x80
 8004b02:	021b      	lsls	r3, r3, #8
 8004b04:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004b06:	e008      	b.n	8004b1a <UART_SetConfig+0x3ae>
      default:
        pclk = 0U;
 8004b08:	2300      	movs	r3, #0
 8004b0a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 8004b0c:	231a      	movs	r3, #26
 8004b0e:	2218      	movs	r2, #24
 8004b10:	189b      	adds	r3, r3, r2
 8004b12:	19db      	adds	r3, r3, r7
 8004b14:	2201      	movs	r2, #1
 8004b16:	701a      	strb	r2, [r3, #0]
        break;
 8004b18:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004b1a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d100      	bne.n	8004b22 <UART_SetConfig+0x3b6>
 8004b20:	e090      	b.n	8004c44 <UART_SetConfig+0x4d8>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004b22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004b24:	005a      	lsls	r2, r3, #1
 8004b26:	69fb      	ldr	r3, [r7, #28]
 8004b28:	685b      	ldr	r3, [r3, #4]
 8004b2a:	085b      	lsrs	r3, r3, #1
 8004b2c:	18d2      	adds	r2, r2, r3
 8004b2e:	69fb      	ldr	r3, [r7, #28]
 8004b30:	685b      	ldr	r3, [r3, #4]
 8004b32:	0019      	movs	r1, r3
 8004b34:	0010      	movs	r0, r2
 8004b36:	f7fb fae7 	bl	8000108 <__udivsi3>
 8004b3a:	0003      	movs	r3, r0
 8004b3c:	62bb      	str	r3, [r7, #40]	@ 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004b3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b40:	2b0f      	cmp	r3, #15
 8004b42:	d921      	bls.n	8004b88 <UART_SetConfig+0x41c>
 8004b44:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004b46:	2380      	movs	r3, #128	@ 0x80
 8004b48:	025b      	lsls	r3, r3, #9
 8004b4a:	429a      	cmp	r2, r3
 8004b4c:	d21c      	bcs.n	8004b88 <UART_SetConfig+0x41c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004b4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b50:	b29a      	uxth	r2, r3
 8004b52:	200e      	movs	r0, #14
 8004b54:	2418      	movs	r4, #24
 8004b56:	1903      	adds	r3, r0, r4
 8004b58:	19db      	adds	r3, r3, r7
 8004b5a:	210f      	movs	r1, #15
 8004b5c:	438a      	bics	r2, r1
 8004b5e:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004b60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b62:	085b      	lsrs	r3, r3, #1
 8004b64:	b29b      	uxth	r3, r3
 8004b66:	2207      	movs	r2, #7
 8004b68:	4013      	ands	r3, r2
 8004b6a:	b299      	uxth	r1, r3
 8004b6c:	1903      	adds	r3, r0, r4
 8004b6e:	19db      	adds	r3, r3, r7
 8004b70:	1902      	adds	r2, r0, r4
 8004b72:	19d2      	adds	r2, r2, r7
 8004b74:	8812      	ldrh	r2, [r2, #0]
 8004b76:	430a      	orrs	r2, r1
 8004b78:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8004b7a:	69fb      	ldr	r3, [r7, #28]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	1902      	adds	r2, r0, r4
 8004b80:	19d2      	adds	r2, r2, r7
 8004b82:	8812      	ldrh	r2, [r2, #0]
 8004b84:	60da      	str	r2, [r3, #12]
 8004b86:	e05d      	b.n	8004c44 <UART_SetConfig+0x4d8>
      }
      else
      {
        ret = HAL_ERROR;
 8004b88:	231a      	movs	r3, #26
 8004b8a:	2218      	movs	r2, #24
 8004b8c:	189b      	adds	r3, r3, r2
 8004b8e:	19db      	adds	r3, r3, r7
 8004b90:	2201      	movs	r2, #1
 8004b92:	701a      	strb	r2, [r3, #0]
 8004b94:	e056      	b.n	8004c44 <UART_SetConfig+0x4d8>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004b96:	231b      	movs	r3, #27
 8004b98:	2218      	movs	r2, #24
 8004b9a:	189b      	adds	r3, r3, r2
 8004b9c:	19db      	adds	r3, r3, r7
 8004b9e:	781b      	ldrb	r3, [r3, #0]
 8004ba0:	2b08      	cmp	r3, #8
 8004ba2:	d822      	bhi.n	8004bea <UART_SetConfig+0x47e>
 8004ba4:	009a      	lsls	r2, r3, #2
 8004ba6:	4b32      	ldr	r3, [pc, #200]	@ (8004c70 <UART_SetConfig+0x504>)
 8004ba8:	18d3      	adds	r3, r2, r3
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004bae:	f7ff f8e7 	bl	8003d80 <HAL_RCC_GetPCLK1Freq>
 8004bb2:	0003      	movs	r3, r0
 8004bb4:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004bb6:	e021      	b.n	8004bfc <UART_SetConfig+0x490>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004bb8:	f7ff f8f8 	bl	8003dac <HAL_RCC_GetPCLK2Freq>
 8004bbc:	0003      	movs	r3, r0
 8004bbe:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004bc0:	e01c      	b.n	8004bfc <UART_SetConfig+0x490>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004bc2:	4b28      	ldr	r3, [pc, #160]	@ (8004c64 <UART_SetConfig+0x4f8>)
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	2210      	movs	r2, #16
 8004bc8:	4013      	ands	r3, r2
 8004bca:	d002      	beq.n	8004bd2 <UART_SetConfig+0x466>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8004bcc:	4b26      	ldr	r3, [pc, #152]	@ (8004c68 <UART_SetConfig+0x4fc>)
 8004bce:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8004bd0:	e014      	b.n	8004bfc <UART_SetConfig+0x490>
          pclk = (uint32_t) HSI_VALUE;
 8004bd2:	4b26      	ldr	r3, [pc, #152]	@ (8004c6c <UART_SetConfig+0x500>)
 8004bd4:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004bd6:	e011      	b.n	8004bfc <UART_SetConfig+0x490>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004bd8:	f7ff f842 	bl	8003c60 <HAL_RCC_GetSysClockFreq>
 8004bdc:	0003      	movs	r3, r0
 8004bde:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004be0:	e00c      	b.n	8004bfc <UART_SetConfig+0x490>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004be2:	2380      	movs	r3, #128	@ 0x80
 8004be4:	021b      	lsls	r3, r3, #8
 8004be6:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004be8:	e008      	b.n	8004bfc <UART_SetConfig+0x490>
      default:
        pclk = 0U;
 8004bea:	2300      	movs	r3, #0
 8004bec:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 8004bee:	231a      	movs	r3, #26
 8004bf0:	2218      	movs	r2, #24
 8004bf2:	189b      	adds	r3, r3, r2
 8004bf4:	19db      	adds	r3, r3, r7
 8004bf6:	2201      	movs	r2, #1
 8004bf8:	701a      	strb	r2, [r3, #0]
        break;
 8004bfa:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8004bfc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d020      	beq.n	8004c44 <UART_SetConfig+0x4d8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004c02:	69fb      	ldr	r3, [r7, #28]
 8004c04:	685b      	ldr	r3, [r3, #4]
 8004c06:	085a      	lsrs	r2, r3, #1
 8004c08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004c0a:	18d2      	adds	r2, r2, r3
 8004c0c:	69fb      	ldr	r3, [r7, #28]
 8004c0e:	685b      	ldr	r3, [r3, #4]
 8004c10:	0019      	movs	r1, r3
 8004c12:	0010      	movs	r0, r2
 8004c14:	f7fb fa78 	bl	8000108 <__udivsi3>
 8004c18:	0003      	movs	r3, r0
 8004c1a:	62bb      	str	r3, [r7, #40]	@ 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004c1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c1e:	2b0f      	cmp	r3, #15
 8004c20:	d90a      	bls.n	8004c38 <UART_SetConfig+0x4cc>
 8004c22:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004c24:	2380      	movs	r3, #128	@ 0x80
 8004c26:	025b      	lsls	r3, r3, #9
 8004c28:	429a      	cmp	r2, r3
 8004c2a:	d205      	bcs.n	8004c38 <UART_SetConfig+0x4cc>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004c2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c2e:	b29a      	uxth	r2, r3
 8004c30:	69fb      	ldr	r3, [r7, #28]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	60da      	str	r2, [r3, #12]
 8004c36:	e005      	b.n	8004c44 <UART_SetConfig+0x4d8>
      }
      else
      {
        ret = HAL_ERROR;
 8004c38:	231a      	movs	r3, #26
 8004c3a:	2218      	movs	r2, #24
 8004c3c:	189b      	adds	r3, r3, r2
 8004c3e:	19db      	adds	r3, r3, r7
 8004c40:	2201      	movs	r2, #1
 8004c42:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004c44:	69fb      	ldr	r3, [r7, #28]
 8004c46:	2200      	movs	r2, #0
 8004c48:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8004c4a:	69fb      	ldr	r3, [r7, #28]
 8004c4c:	2200      	movs	r2, #0
 8004c4e:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8004c50:	231a      	movs	r3, #26
 8004c52:	2218      	movs	r2, #24
 8004c54:	189b      	adds	r3, r3, r2
 8004c56:	19db      	adds	r3, r3, r7
 8004c58:	781b      	ldrb	r3, [r3, #0]
}
 8004c5a:	0018      	movs	r0, r3
 8004c5c:	46bd      	mov	sp, r7
 8004c5e:	b00e      	add	sp, #56	@ 0x38
 8004c60:	bdb0      	pop	{r4, r5, r7, pc}
 8004c62:	46c0      	nop			@ (mov r8, r8)
 8004c64:	40021000 	.word	0x40021000
 8004c68:	003d0900 	.word	0x003d0900
 8004c6c:	00f42400 	.word	0x00f42400
 8004c70:	08009330 	.word	0x08009330

08004c74 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004c74:	b580      	push	{r7, lr}
 8004c76:	b082      	sub	sp, #8
 8004c78:	af00      	add	r7, sp, #0
 8004c7a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c80:	2208      	movs	r2, #8
 8004c82:	4013      	ands	r3, r2
 8004c84:	d00b      	beq.n	8004c9e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	685b      	ldr	r3, [r3, #4]
 8004c8c:	4a4a      	ldr	r2, [pc, #296]	@ (8004db8 <UART_AdvFeatureConfig+0x144>)
 8004c8e:	4013      	ands	r3, r2
 8004c90:	0019      	movs	r1, r3
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	430a      	orrs	r2, r1
 8004c9c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ca2:	2201      	movs	r2, #1
 8004ca4:	4013      	ands	r3, r2
 8004ca6:	d00b      	beq.n	8004cc0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	685b      	ldr	r3, [r3, #4]
 8004cae:	4a43      	ldr	r2, [pc, #268]	@ (8004dbc <UART_AdvFeatureConfig+0x148>)
 8004cb0:	4013      	ands	r3, r2
 8004cb2:	0019      	movs	r1, r3
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	430a      	orrs	r2, r1
 8004cbe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cc4:	2202      	movs	r2, #2
 8004cc6:	4013      	ands	r3, r2
 8004cc8:	d00b      	beq.n	8004ce2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	685b      	ldr	r3, [r3, #4]
 8004cd0:	4a3b      	ldr	r2, [pc, #236]	@ (8004dc0 <UART_AdvFeatureConfig+0x14c>)
 8004cd2:	4013      	ands	r3, r2
 8004cd4:	0019      	movs	r1, r3
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	430a      	orrs	r2, r1
 8004ce0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ce6:	2204      	movs	r2, #4
 8004ce8:	4013      	ands	r3, r2
 8004cea:	d00b      	beq.n	8004d04 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	685b      	ldr	r3, [r3, #4]
 8004cf2:	4a34      	ldr	r2, [pc, #208]	@ (8004dc4 <UART_AdvFeatureConfig+0x150>)
 8004cf4:	4013      	ands	r3, r2
 8004cf6:	0019      	movs	r1, r3
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	430a      	orrs	r2, r1
 8004d02:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d08:	2210      	movs	r2, #16
 8004d0a:	4013      	ands	r3, r2
 8004d0c:	d00b      	beq.n	8004d26 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	689b      	ldr	r3, [r3, #8]
 8004d14:	4a2c      	ldr	r2, [pc, #176]	@ (8004dc8 <UART_AdvFeatureConfig+0x154>)
 8004d16:	4013      	ands	r3, r2
 8004d18:	0019      	movs	r1, r3
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	430a      	orrs	r2, r1
 8004d24:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d2a:	2220      	movs	r2, #32
 8004d2c:	4013      	ands	r3, r2
 8004d2e:	d00b      	beq.n	8004d48 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	689b      	ldr	r3, [r3, #8]
 8004d36:	4a25      	ldr	r2, [pc, #148]	@ (8004dcc <UART_AdvFeatureConfig+0x158>)
 8004d38:	4013      	ands	r3, r2
 8004d3a:	0019      	movs	r1, r3
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	430a      	orrs	r2, r1
 8004d46:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d4c:	2240      	movs	r2, #64	@ 0x40
 8004d4e:	4013      	ands	r3, r2
 8004d50:	d01d      	beq.n	8004d8e <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	685b      	ldr	r3, [r3, #4]
 8004d58:	4a1d      	ldr	r2, [pc, #116]	@ (8004dd0 <UART_AdvFeatureConfig+0x15c>)
 8004d5a:	4013      	ands	r3, r2
 8004d5c:	0019      	movs	r1, r3
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	430a      	orrs	r2, r1
 8004d68:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004d6e:	2380      	movs	r3, #128	@ 0x80
 8004d70:	035b      	lsls	r3, r3, #13
 8004d72:	429a      	cmp	r2, r3
 8004d74:	d10b      	bne.n	8004d8e <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	685b      	ldr	r3, [r3, #4]
 8004d7c:	4a15      	ldr	r2, [pc, #84]	@ (8004dd4 <UART_AdvFeatureConfig+0x160>)
 8004d7e:	4013      	ands	r3, r2
 8004d80:	0019      	movs	r1, r3
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	430a      	orrs	r2, r1
 8004d8c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d92:	2280      	movs	r2, #128	@ 0x80
 8004d94:	4013      	ands	r3, r2
 8004d96:	d00b      	beq.n	8004db0 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	685b      	ldr	r3, [r3, #4]
 8004d9e:	4a0e      	ldr	r2, [pc, #56]	@ (8004dd8 <UART_AdvFeatureConfig+0x164>)
 8004da0:	4013      	ands	r3, r2
 8004da2:	0019      	movs	r1, r3
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	430a      	orrs	r2, r1
 8004dae:	605a      	str	r2, [r3, #4]
  }
}
 8004db0:	46c0      	nop			@ (mov r8, r8)
 8004db2:	46bd      	mov	sp, r7
 8004db4:	b002      	add	sp, #8
 8004db6:	bd80      	pop	{r7, pc}
 8004db8:	ffff7fff 	.word	0xffff7fff
 8004dbc:	fffdffff 	.word	0xfffdffff
 8004dc0:	fffeffff 	.word	0xfffeffff
 8004dc4:	fffbffff 	.word	0xfffbffff
 8004dc8:	ffffefff 	.word	0xffffefff
 8004dcc:	ffffdfff 	.word	0xffffdfff
 8004dd0:	ffefffff 	.word	0xffefffff
 8004dd4:	ff9fffff 	.word	0xff9fffff
 8004dd8:	fff7ffff 	.word	0xfff7ffff

08004ddc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004ddc:	b580      	push	{r7, lr}
 8004dde:	b092      	sub	sp, #72	@ 0x48
 8004de0:	af02      	add	r7, sp, #8
 8004de2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	2284      	movs	r2, #132	@ 0x84
 8004de8:	2100      	movs	r1, #0
 8004dea:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004dec:	f7fb ff4a 	bl	8000c84 <HAL_GetTick>
 8004df0:	0003      	movs	r3, r0
 8004df2:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	2208      	movs	r2, #8
 8004dfc:	4013      	ands	r3, r2
 8004dfe:	2b08      	cmp	r3, #8
 8004e00:	d12c      	bne.n	8004e5c <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004e02:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004e04:	2280      	movs	r2, #128	@ 0x80
 8004e06:	0391      	lsls	r1, r2, #14
 8004e08:	6878      	ldr	r0, [r7, #4]
 8004e0a:	4a46      	ldr	r2, [pc, #280]	@ (8004f24 <UART_CheckIdleState+0x148>)
 8004e0c:	9200      	str	r2, [sp, #0]
 8004e0e:	2200      	movs	r2, #0
 8004e10:	f000 f88c 	bl	8004f2c <UART_WaitOnFlagUntilTimeout>
 8004e14:	1e03      	subs	r3, r0, #0
 8004e16:	d021      	beq.n	8004e5c <UART_CheckIdleState+0x80>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004e18:	f3ef 8310 	mrs	r3, PRIMASK
 8004e1c:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8004e1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8004e20:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004e22:	2301      	movs	r3, #1
 8004e24:	62bb      	str	r3, [r7, #40]	@ 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004e26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e28:	f383 8810 	msr	PRIMASK, r3
}
 8004e2c:	46c0      	nop			@ (mov r8, r8)
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	681a      	ldr	r2, [r3, #0]
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	2180      	movs	r1, #128	@ 0x80
 8004e3a:	438a      	bics	r2, r1
 8004e3c:	601a      	str	r2, [r3, #0]
 8004e3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e40:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004e42:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004e44:	f383 8810 	msr	PRIMASK, r3
}
 8004e48:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	2220      	movs	r2, #32
 8004e4e:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	2278      	movs	r2, #120	@ 0x78
 8004e54:	2100      	movs	r1, #0
 8004e56:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004e58:	2303      	movs	r3, #3
 8004e5a:	e05f      	b.n	8004f1c <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	2204      	movs	r2, #4
 8004e64:	4013      	ands	r3, r2
 8004e66:	2b04      	cmp	r3, #4
 8004e68:	d146      	bne.n	8004ef8 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004e6a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004e6c:	2280      	movs	r2, #128	@ 0x80
 8004e6e:	03d1      	lsls	r1, r2, #15
 8004e70:	6878      	ldr	r0, [r7, #4]
 8004e72:	4a2c      	ldr	r2, [pc, #176]	@ (8004f24 <UART_CheckIdleState+0x148>)
 8004e74:	9200      	str	r2, [sp, #0]
 8004e76:	2200      	movs	r2, #0
 8004e78:	f000 f858 	bl	8004f2c <UART_WaitOnFlagUntilTimeout>
 8004e7c:	1e03      	subs	r3, r0, #0
 8004e7e:	d03b      	beq.n	8004ef8 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004e80:	f3ef 8310 	mrs	r3, PRIMASK
 8004e84:	60fb      	str	r3, [r7, #12]
  return(result);
 8004e86:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004e88:	637b      	str	r3, [r7, #52]	@ 0x34
 8004e8a:	2301      	movs	r3, #1
 8004e8c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004e8e:	693b      	ldr	r3, [r7, #16]
 8004e90:	f383 8810 	msr	PRIMASK, r3
}
 8004e94:	46c0      	nop			@ (mov r8, r8)
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	681a      	ldr	r2, [r3, #0]
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	4921      	ldr	r1, [pc, #132]	@ (8004f28 <UART_CheckIdleState+0x14c>)
 8004ea2:	400a      	ands	r2, r1
 8004ea4:	601a      	str	r2, [r3, #0]
 8004ea6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004ea8:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004eaa:	697b      	ldr	r3, [r7, #20]
 8004eac:	f383 8810 	msr	PRIMASK, r3
}
 8004eb0:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004eb2:	f3ef 8310 	mrs	r3, PRIMASK
 8004eb6:	61bb      	str	r3, [r7, #24]
  return(result);
 8004eb8:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004eba:	633b      	str	r3, [r7, #48]	@ 0x30
 8004ebc:	2301      	movs	r3, #1
 8004ebe:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004ec0:	69fb      	ldr	r3, [r7, #28]
 8004ec2:	f383 8810 	msr	PRIMASK, r3
}
 8004ec6:	46c0      	nop			@ (mov r8, r8)
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	689a      	ldr	r2, [r3, #8]
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	2101      	movs	r1, #1
 8004ed4:	438a      	bics	r2, r1
 8004ed6:	609a      	str	r2, [r3, #8]
 8004ed8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004eda:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004edc:	6a3b      	ldr	r3, [r7, #32]
 8004ede:	f383 8810 	msr	PRIMASK, r3
}
 8004ee2:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	2280      	movs	r2, #128	@ 0x80
 8004ee8:	2120      	movs	r1, #32
 8004eea:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	2278      	movs	r2, #120	@ 0x78
 8004ef0:	2100      	movs	r1, #0
 8004ef2:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004ef4:	2303      	movs	r3, #3
 8004ef6:	e011      	b.n	8004f1c <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	2220      	movs	r2, #32
 8004efc:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	2280      	movs	r2, #128	@ 0x80
 8004f02:	2120      	movs	r1, #32
 8004f04:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	2200      	movs	r2, #0
 8004f0a:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	2200      	movs	r2, #0
 8004f10:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	2278      	movs	r2, #120	@ 0x78
 8004f16:	2100      	movs	r1, #0
 8004f18:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004f1a:	2300      	movs	r3, #0
}
 8004f1c:	0018      	movs	r0, r3
 8004f1e:	46bd      	mov	sp, r7
 8004f20:	b010      	add	sp, #64	@ 0x40
 8004f22:	bd80      	pop	{r7, pc}
 8004f24:	01ffffff 	.word	0x01ffffff
 8004f28:	fffffedf 	.word	0xfffffedf

08004f2c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004f2c:	b580      	push	{r7, lr}
 8004f2e:	b084      	sub	sp, #16
 8004f30:	af00      	add	r7, sp, #0
 8004f32:	60f8      	str	r0, [r7, #12]
 8004f34:	60b9      	str	r1, [r7, #8]
 8004f36:	603b      	str	r3, [r7, #0]
 8004f38:	1dfb      	adds	r3, r7, #7
 8004f3a:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004f3c:	e051      	b.n	8004fe2 <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004f3e:	69bb      	ldr	r3, [r7, #24]
 8004f40:	3301      	adds	r3, #1
 8004f42:	d04e      	beq.n	8004fe2 <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004f44:	f7fb fe9e 	bl	8000c84 <HAL_GetTick>
 8004f48:	0002      	movs	r2, r0
 8004f4a:	683b      	ldr	r3, [r7, #0]
 8004f4c:	1ad3      	subs	r3, r2, r3
 8004f4e:	69ba      	ldr	r2, [r7, #24]
 8004f50:	429a      	cmp	r2, r3
 8004f52:	d302      	bcc.n	8004f5a <UART_WaitOnFlagUntilTimeout+0x2e>
 8004f54:	69bb      	ldr	r3, [r7, #24]
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d101      	bne.n	8004f5e <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8004f5a:	2303      	movs	r3, #3
 8004f5c:	e051      	b.n	8005002 <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	2204      	movs	r2, #4
 8004f66:	4013      	ands	r3, r2
 8004f68:	d03b      	beq.n	8004fe2 <UART_WaitOnFlagUntilTimeout+0xb6>
 8004f6a:	68bb      	ldr	r3, [r7, #8]
 8004f6c:	2b80      	cmp	r3, #128	@ 0x80
 8004f6e:	d038      	beq.n	8004fe2 <UART_WaitOnFlagUntilTimeout+0xb6>
 8004f70:	68bb      	ldr	r3, [r7, #8]
 8004f72:	2b40      	cmp	r3, #64	@ 0x40
 8004f74:	d035      	beq.n	8004fe2 <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	69db      	ldr	r3, [r3, #28]
 8004f7c:	2208      	movs	r2, #8
 8004f7e:	4013      	ands	r3, r2
 8004f80:	2b08      	cmp	r3, #8
 8004f82:	d111      	bne.n	8004fa8 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	2208      	movs	r2, #8
 8004f8a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	0018      	movs	r0, r3
 8004f90:	f000 f83c 	bl	800500c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	2284      	movs	r2, #132	@ 0x84
 8004f98:	2108      	movs	r1, #8
 8004f9a:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	2278      	movs	r2, #120	@ 0x78
 8004fa0:	2100      	movs	r1, #0
 8004fa2:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8004fa4:	2301      	movs	r3, #1
 8004fa6:	e02c      	b.n	8005002 <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	69da      	ldr	r2, [r3, #28]
 8004fae:	2380      	movs	r3, #128	@ 0x80
 8004fb0:	011b      	lsls	r3, r3, #4
 8004fb2:	401a      	ands	r2, r3
 8004fb4:	2380      	movs	r3, #128	@ 0x80
 8004fb6:	011b      	lsls	r3, r3, #4
 8004fb8:	429a      	cmp	r2, r3
 8004fba:	d112      	bne.n	8004fe2 <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	2280      	movs	r2, #128	@ 0x80
 8004fc2:	0112      	lsls	r2, r2, #4
 8004fc4:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	0018      	movs	r0, r3
 8004fca:	f000 f81f 	bl	800500c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	2284      	movs	r2, #132	@ 0x84
 8004fd2:	2120      	movs	r1, #32
 8004fd4:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	2278      	movs	r2, #120	@ 0x78
 8004fda:	2100      	movs	r1, #0
 8004fdc:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8004fde:	2303      	movs	r3, #3
 8004fe0:	e00f      	b.n	8005002 <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	69db      	ldr	r3, [r3, #28]
 8004fe8:	68ba      	ldr	r2, [r7, #8]
 8004fea:	4013      	ands	r3, r2
 8004fec:	68ba      	ldr	r2, [r7, #8]
 8004fee:	1ad3      	subs	r3, r2, r3
 8004ff0:	425a      	negs	r2, r3
 8004ff2:	4153      	adcs	r3, r2
 8004ff4:	b2db      	uxtb	r3, r3
 8004ff6:	001a      	movs	r2, r3
 8004ff8:	1dfb      	adds	r3, r7, #7
 8004ffa:	781b      	ldrb	r3, [r3, #0]
 8004ffc:	429a      	cmp	r2, r3
 8004ffe:	d09e      	beq.n	8004f3e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005000:	2300      	movs	r3, #0
}
 8005002:	0018      	movs	r0, r3
 8005004:	46bd      	mov	sp, r7
 8005006:	b004      	add	sp, #16
 8005008:	bd80      	pop	{r7, pc}
	...

0800500c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800500c:	b580      	push	{r7, lr}
 800500e:	b08e      	sub	sp, #56	@ 0x38
 8005010:	af00      	add	r7, sp, #0
 8005012:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005014:	f3ef 8310 	mrs	r3, PRIMASK
 8005018:	617b      	str	r3, [r7, #20]
  return(result);
 800501a:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800501c:	637b      	str	r3, [r7, #52]	@ 0x34
 800501e:	2301      	movs	r3, #1
 8005020:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005022:	69bb      	ldr	r3, [r7, #24]
 8005024:	f383 8810 	msr	PRIMASK, r3
}
 8005028:	46c0      	nop			@ (mov r8, r8)
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	681a      	ldr	r2, [r3, #0]
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	4926      	ldr	r1, [pc, #152]	@ (80050d0 <UART_EndRxTransfer+0xc4>)
 8005036:	400a      	ands	r2, r1
 8005038:	601a      	str	r2, [r3, #0]
 800503a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800503c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800503e:	69fb      	ldr	r3, [r7, #28]
 8005040:	f383 8810 	msr	PRIMASK, r3
}
 8005044:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005046:	f3ef 8310 	mrs	r3, PRIMASK
 800504a:	623b      	str	r3, [r7, #32]
  return(result);
 800504c:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800504e:	633b      	str	r3, [r7, #48]	@ 0x30
 8005050:	2301      	movs	r3, #1
 8005052:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005054:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005056:	f383 8810 	msr	PRIMASK, r3
}
 800505a:	46c0      	nop			@ (mov r8, r8)
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	689a      	ldr	r2, [r3, #8]
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	2101      	movs	r1, #1
 8005068:	438a      	bics	r2, r1
 800506a:	609a      	str	r2, [r3, #8]
 800506c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800506e:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005070:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005072:	f383 8810 	msr	PRIMASK, r3
}
 8005076:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800507c:	2b01      	cmp	r3, #1
 800507e:	d118      	bne.n	80050b2 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005080:	f3ef 8310 	mrs	r3, PRIMASK
 8005084:	60bb      	str	r3, [r7, #8]
  return(result);
 8005086:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005088:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800508a:	2301      	movs	r3, #1
 800508c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	f383 8810 	msr	PRIMASK, r3
}
 8005094:	46c0      	nop			@ (mov r8, r8)
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	681a      	ldr	r2, [r3, #0]
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	2110      	movs	r1, #16
 80050a2:	438a      	bics	r2, r1
 80050a4:	601a      	str	r2, [r3, #0]
 80050a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80050a8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80050aa:	693b      	ldr	r3, [r7, #16]
 80050ac:	f383 8810 	msr	PRIMASK, r3
}
 80050b0:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	2280      	movs	r2, #128	@ 0x80
 80050b6:	2120      	movs	r1, #32
 80050b8:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	2200      	movs	r2, #0
 80050be:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	2200      	movs	r2, #0
 80050c4:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80050c6:	46c0      	nop			@ (mov r8, r8)
 80050c8:	46bd      	mov	sp, r7
 80050ca:	b00e      	add	sp, #56	@ 0x38
 80050cc:	bd80      	pop	{r7, pc}
 80050ce:	46c0      	nop			@ (mov r8, r8)
 80050d0:	fffffedf 	.word	0xfffffedf

080050d4 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 80050d4:	b580      	push	{r7, lr}
 80050d6:	b084      	sub	sp, #16
 80050d8:	af00      	add	r7, sp, #0
 80050da:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	2244      	movs	r2, #68	@ 0x44
 80050e0:	2100      	movs	r1, #0
 80050e2:	5299      	strh	r1, [r3, r2]

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 80050e4:	4b05      	ldr	r3, [pc, #20]	@ (80050fc <USB_EnableGlobalInt+0x28>)
 80050e6:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	b299      	uxth	r1, r3
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	2240      	movs	r2, #64	@ 0x40
 80050f0:	5299      	strh	r1, [r3, r2]

  return HAL_OK;
 80050f2:	2300      	movs	r3, #0
}
 80050f4:	0018      	movs	r0, r3
 80050f6:	46bd      	mov	sp, r7
 80050f8:	b004      	add	sp, #16
 80050fa:	bd80      	pop	{r7, pc}
 80050fc:	0000bf80 	.word	0x0000bf80

08005100 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8005100:	b580      	push	{r7, lr}
 8005102:	b084      	sub	sp, #16
 8005104:	af00      	add	r7, sp, #0
 8005106:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8005108:	4b09      	ldr	r3, [pc, #36]	@ (8005130 <USB_DisableGlobalInt+0x30>)
 800510a:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	2240      	movs	r2, #64	@ 0x40
 8005110:	5a9b      	ldrh	r3, [r3, r2]
 8005112:	b29b      	uxth	r3, r3
 8005114:	68fa      	ldr	r2, [r7, #12]
 8005116:	b292      	uxth	r2, r2
 8005118:	43d2      	mvns	r2, r2
 800511a:	b292      	uxth	r2, r2
 800511c:	4013      	ands	r3, r2
 800511e:	b299      	uxth	r1, r3
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	2240      	movs	r2, #64	@ 0x40
 8005124:	5299      	strh	r1, [r3, r2]

  return HAL_OK;
 8005126:	2300      	movs	r3, #0
}
 8005128:	0018      	movs	r0, r3
 800512a:	46bd      	mov	sp, r7
 800512c:	b004      	add	sp, #16
 800512e:	bd80      	pop	{r7, pc}
 8005130:	0000bf80 	.word	0x0000bf80

08005134 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8005134:	b580      	push	{r7, lr}
 8005136:	b084      	sub	sp, #16
 8005138:	af00      	add	r7, sp, #0
 800513a:	60f8      	str	r0, [r7, #12]
 800513c:	1d3b      	adds	r3, r7, #4
 800513e:	6019      	str	r1, [r3, #0]
 8005140:	605a      	str	r2, [r3, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	2240      	movs	r2, #64	@ 0x40
 8005146:	2101      	movs	r1, #1
 8005148:	5299      	strh	r1, [r3, r2]

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	2240      	movs	r2, #64	@ 0x40
 800514e:	2100      	movs	r1, #0
 8005150:	5299      	strh	r1, [r3, r2]

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	2244      	movs	r2, #68	@ 0x44
 8005156:	2100      	movs	r1, #0
 8005158:	5299      	strh	r1, [r3, r2]

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	2250      	movs	r2, #80	@ 0x50
 800515e:	2100      	movs	r1, #0
 8005160:	5299      	strh	r1, [r3, r2]

  return HAL_OK;
 8005162:	2300      	movs	r3, #0
}
 8005164:	0018      	movs	r0, r3
 8005166:	46bd      	mov	sp, r7
 8005168:	b004      	add	sp, #16
 800516a:	bd80      	pop	{r7, pc}

0800516c <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800516c:	b580      	push	{r7, lr}
 800516e:	b0a6      	sub	sp, #152	@ 0x98
 8005170:	af00      	add	r7, sp, #0
 8005172:	6078      	str	r0, [r7, #4]
 8005174:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 8005176:	2397      	movs	r3, #151	@ 0x97
 8005178:	18fb      	adds	r3, r7, r3
 800517a:	2200      	movs	r2, #0
 800517c:	701a      	strb	r2, [r3, #0]
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 800517e:	687a      	ldr	r2, [r7, #4]
 8005180:	683b      	ldr	r3, [r7, #0]
 8005182:	781b      	ldrb	r3, [r3, #0]
 8005184:	009b      	lsls	r3, r3, #2
 8005186:	18d3      	adds	r3, r2, r3
 8005188:	881b      	ldrh	r3, [r3, #0]
 800518a:	b29a      	uxth	r2, r3
 800518c:	2394      	movs	r3, #148	@ 0x94
 800518e:	18fb      	adds	r3, r7, r3
 8005190:	49a5      	ldr	r1, [pc, #660]	@ (8005428 <USB_ActivateEndpoint+0x2bc>)
 8005192:	400a      	ands	r2, r1
 8005194:	801a      	strh	r2, [r3, #0]

  /* initialize Endpoint */
  switch (ep->type)
 8005196:	683b      	ldr	r3, [r7, #0]
 8005198:	78db      	ldrb	r3, [r3, #3]
 800519a:	2b03      	cmp	r3, #3
 800519c:	d017      	beq.n	80051ce <USB_ActivateEndpoint+0x62>
 800519e:	dc28      	bgt.n	80051f2 <USB_ActivateEndpoint+0x86>
 80051a0:	2b02      	cmp	r3, #2
 80051a2:	d00e      	beq.n	80051c2 <USB_ActivateEndpoint+0x56>
 80051a4:	dc25      	bgt.n	80051f2 <USB_ActivateEndpoint+0x86>
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d002      	beq.n	80051b0 <USB_ActivateEndpoint+0x44>
 80051aa:	2b01      	cmp	r3, #1
 80051ac:	d018      	beq.n	80051e0 <USB_ActivateEndpoint+0x74>
 80051ae:	e020      	b.n	80051f2 <USB_ActivateEndpoint+0x86>
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 80051b0:	2294      	movs	r2, #148	@ 0x94
 80051b2:	18bb      	adds	r3, r7, r2
 80051b4:	18ba      	adds	r2, r7, r2
 80051b6:	8812      	ldrh	r2, [r2, #0]
 80051b8:	2180      	movs	r1, #128	@ 0x80
 80051ba:	0089      	lsls	r1, r1, #2
 80051bc:	430a      	orrs	r2, r1
 80051be:	801a      	strh	r2, [r3, #0]
      break;
 80051c0:	e01c      	b.n	80051fc <USB_ActivateEndpoint+0x90>

    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
 80051c2:	2294      	movs	r2, #148	@ 0x94
 80051c4:	18bb      	adds	r3, r7, r2
 80051c6:	18ba      	adds	r2, r7, r2
 80051c8:	8812      	ldrh	r2, [r2, #0]
 80051ca:	801a      	strh	r2, [r3, #0]
      break;
 80051cc:	e016      	b.n	80051fc <USB_ActivateEndpoint+0x90>

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 80051ce:	2294      	movs	r2, #148	@ 0x94
 80051d0:	18bb      	adds	r3, r7, r2
 80051d2:	18ba      	adds	r2, r7, r2
 80051d4:	8812      	ldrh	r2, [r2, #0]
 80051d6:	21c0      	movs	r1, #192	@ 0xc0
 80051d8:	00c9      	lsls	r1, r1, #3
 80051da:	430a      	orrs	r2, r1
 80051dc:	801a      	strh	r2, [r3, #0]
      break;
 80051de:	e00d      	b.n	80051fc <USB_ActivateEndpoint+0x90>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 80051e0:	2294      	movs	r2, #148	@ 0x94
 80051e2:	18bb      	adds	r3, r7, r2
 80051e4:	18ba      	adds	r2, r7, r2
 80051e6:	8812      	ldrh	r2, [r2, #0]
 80051e8:	2180      	movs	r1, #128	@ 0x80
 80051ea:	00c9      	lsls	r1, r1, #3
 80051ec:	430a      	orrs	r2, r1
 80051ee:	801a      	strh	r2, [r3, #0]
      break;
 80051f0:	e004      	b.n	80051fc <USB_ActivateEndpoint+0x90>

    default:
      ret = HAL_ERROR;
 80051f2:	2397      	movs	r3, #151	@ 0x97
 80051f4:	18fb      	adds	r3, r7, r3
 80051f6:	2201      	movs	r2, #1
 80051f8:	701a      	strb	r2, [r3, #0]
      break;
 80051fa:	46c0      	nop			@ (mov r8, r8)
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 80051fc:	687a      	ldr	r2, [r7, #4]
 80051fe:	683b      	ldr	r3, [r7, #0]
 8005200:	781b      	ldrb	r3, [r3, #0]
 8005202:	009b      	lsls	r3, r3, #2
 8005204:	18d3      	adds	r3, r2, r3
 8005206:	2294      	movs	r2, #148	@ 0x94
 8005208:	18ba      	adds	r2, r7, r2
 800520a:	8812      	ldrh	r2, [r2, #0]
 800520c:	4987      	ldr	r1, [pc, #540]	@ (800542c <USB_ActivateEndpoint+0x2c0>)
 800520e:	430a      	orrs	r2, r1
 8005210:	b292      	uxth	r2, r2
 8005212:	801a      	strh	r2, [r3, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8005214:	687a      	ldr	r2, [r7, #4]
 8005216:	683b      	ldr	r3, [r7, #0]
 8005218:	781b      	ldrb	r3, [r3, #0]
 800521a:	009b      	lsls	r3, r3, #2
 800521c:	18d3      	adds	r3, r2, r3
 800521e:	881b      	ldrh	r3, [r3, #0]
 8005220:	b29b      	uxth	r3, r3
 8005222:	b21b      	sxth	r3, r3
 8005224:	4a82      	ldr	r2, [pc, #520]	@ (8005430 <USB_ActivateEndpoint+0x2c4>)
 8005226:	4013      	ands	r3, r2
 8005228:	b21a      	sxth	r2, r3
 800522a:	683b      	ldr	r3, [r7, #0]
 800522c:	781b      	ldrb	r3, [r3, #0]
 800522e:	b21b      	sxth	r3, r3
 8005230:	4313      	orrs	r3, r2
 8005232:	b21a      	sxth	r2, r3
 8005234:	2186      	movs	r1, #134	@ 0x86
 8005236:	187b      	adds	r3, r7, r1
 8005238:	801a      	strh	r2, [r3, #0]
 800523a:	687a      	ldr	r2, [r7, #4]
 800523c:	683b      	ldr	r3, [r7, #0]
 800523e:	781b      	ldrb	r3, [r3, #0]
 8005240:	009b      	lsls	r3, r3, #2
 8005242:	18d3      	adds	r3, r2, r3
 8005244:	187a      	adds	r2, r7, r1
 8005246:	8812      	ldrh	r2, [r2, #0]
 8005248:	4978      	ldr	r1, [pc, #480]	@ (800542c <USB_ActivateEndpoint+0x2c0>)
 800524a:	430a      	orrs	r2, r1
 800524c:	b292      	uxth	r2, r2
 800524e:	801a      	strh	r2, [r3, #0]

  if (ep->doublebuffer == 0U)
 8005250:	683b      	ldr	r3, [r7, #0]
 8005252:	7b1b      	ldrb	r3, [r3, #12]
 8005254:	2b00      	cmp	r3, #0
 8005256:	d000      	beq.n	800525a <USB_ActivateEndpoint+0xee>
 8005258:	e185      	b.n	8005566 <USB_ActivateEndpoint+0x3fa>
  {
    if (ep->is_in != 0U)
 800525a:	683b      	ldr	r3, [r7, #0]
 800525c:	785b      	ldrb	r3, [r3, #1]
 800525e:	2b00      	cmp	r3, #0
 8005260:	d100      	bne.n	8005264 <USB_ActivateEndpoint+0xf8>
 8005262:	e07c      	b.n	800535e <USB_ActivateEndpoint+0x1f2>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	61bb      	str	r3, [r7, #24]
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	2250      	movs	r2, #80	@ 0x50
 800526c:	5a9b      	ldrh	r3, [r3, r2]
 800526e:	b29b      	uxth	r3, r3
 8005270:	001a      	movs	r2, r3
 8005272:	69bb      	ldr	r3, [r7, #24]
 8005274:	189b      	adds	r3, r3, r2
 8005276:	61bb      	str	r3, [r7, #24]
 8005278:	683b      	ldr	r3, [r7, #0]
 800527a:	781b      	ldrb	r3, [r3, #0]
 800527c:	00da      	lsls	r2, r3, #3
 800527e:	69bb      	ldr	r3, [r7, #24]
 8005280:	18d3      	adds	r3, r2, r3
 8005282:	2280      	movs	r2, #128	@ 0x80
 8005284:	00d2      	lsls	r2, r2, #3
 8005286:	4694      	mov	ip, r2
 8005288:	4463      	add	r3, ip
 800528a:	617b      	str	r3, [r7, #20]
 800528c:	683b      	ldr	r3, [r7, #0]
 800528e:	88db      	ldrh	r3, [r3, #6]
 8005290:	085b      	lsrs	r3, r3, #1
 8005292:	b29b      	uxth	r3, r3
 8005294:	18db      	adds	r3, r3, r3
 8005296:	b29a      	uxth	r2, r3
 8005298:	697b      	ldr	r3, [r7, #20]
 800529a:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800529c:	687a      	ldr	r2, [r7, #4]
 800529e:	683b      	ldr	r3, [r7, #0]
 80052a0:	781b      	ldrb	r3, [r3, #0]
 80052a2:	009b      	lsls	r3, r3, #2
 80052a4:	18d2      	adds	r2, r2, r3
 80052a6:	2112      	movs	r1, #18
 80052a8:	187b      	adds	r3, r7, r1
 80052aa:	8812      	ldrh	r2, [r2, #0]
 80052ac:	801a      	strh	r2, [r3, #0]
 80052ae:	187b      	adds	r3, r7, r1
 80052b0:	881b      	ldrh	r3, [r3, #0]
 80052b2:	2240      	movs	r2, #64	@ 0x40
 80052b4:	4013      	ands	r3, r2
 80052b6:	d016      	beq.n	80052e6 <USB_ActivateEndpoint+0x17a>
 80052b8:	687a      	ldr	r2, [r7, #4]
 80052ba:	683b      	ldr	r3, [r7, #0]
 80052bc:	781b      	ldrb	r3, [r3, #0]
 80052be:	009b      	lsls	r3, r3, #2
 80052c0:	18d3      	adds	r3, r2, r3
 80052c2:	881b      	ldrh	r3, [r3, #0]
 80052c4:	b29a      	uxth	r2, r3
 80052c6:	2010      	movs	r0, #16
 80052c8:	183b      	adds	r3, r7, r0
 80052ca:	4959      	ldr	r1, [pc, #356]	@ (8005430 <USB_ActivateEndpoint+0x2c4>)
 80052cc:	400a      	ands	r2, r1
 80052ce:	801a      	strh	r2, [r3, #0]
 80052d0:	687a      	ldr	r2, [r7, #4]
 80052d2:	683b      	ldr	r3, [r7, #0]
 80052d4:	781b      	ldrb	r3, [r3, #0]
 80052d6:	009b      	lsls	r3, r3, #2
 80052d8:	18d3      	adds	r3, r2, r3
 80052da:	183a      	adds	r2, r7, r0
 80052dc:	8812      	ldrh	r2, [r2, #0]
 80052de:	4955      	ldr	r1, [pc, #340]	@ (8005434 <USB_ActivateEndpoint+0x2c8>)
 80052e0:	430a      	orrs	r2, r1
 80052e2:	b292      	uxth	r2, r2
 80052e4:	801a      	strh	r2, [r3, #0]

      if (ep->type != EP_TYPE_ISOC)
 80052e6:	683b      	ldr	r3, [r7, #0]
 80052e8:	78db      	ldrb	r3, [r3, #3]
 80052ea:	2b01      	cmp	r3, #1
 80052ec:	d01e      	beq.n	800532c <USB_ActivateEndpoint+0x1c0>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80052ee:	687a      	ldr	r2, [r7, #4]
 80052f0:	683b      	ldr	r3, [r7, #0]
 80052f2:	781b      	ldrb	r3, [r3, #0]
 80052f4:	009b      	lsls	r3, r3, #2
 80052f6:	18d3      	adds	r3, r2, r3
 80052f8:	881b      	ldrh	r3, [r3, #0]
 80052fa:	b29a      	uxth	r2, r3
 80052fc:	200c      	movs	r0, #12
 80052fe:	183b      	adds	r3, r7, r0
 8005300:	494d      	ldr	r1, [pc, #308]	@ (8005438 <USB_ActivateEndpoint+0x2cc>)
 8005302:	400a      	ands	r2, r1
 8005304:	801a      	strh	r2, [r3, #0]
 8005306:	183b      	adds	r3, r7, r0
 8005308:	183a      	adds	r2, r7, r0
 800530a:	8812      	ldrh	r2, [r2, #0]
 800530c:	2120      	movs	r1, #32
 800530e:	404a      	eors	r2, r1
 8005310:	801a      	strh	r2, [r3, #0]
 8005312:	687a      	ldr	r2, [r7, #4]
 8005314:	683b      	ldr	r3, [r7, #0]
 8005316:	781b      	ldrb	r3, [r3, #0]
 8005318:	009b      	lsls	r3, r3, #2
 800531a:	18d3      	adds	r3, r2, r3
 800531c:	183a      	adds	r2, r7, r0
 800531e:	8812      	ldrh	r2, [r2, #0]
 8005320:	4942      	ldr	r1, [pc, #264]	@ (800542c <USB_ActivateEndpoint+0x2c0>)
 8005322:	430a      	orrs	r2, r1
 8005324:	b292      	uxth	r2, r2
 8005326:	801a      	strh	r2, [r3, #0]
 8005328:	f000 fbdb 	bl	8005ae2 <USB_ActivateEndpoint+0x976>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800532c:	687a      	ldr	r2, [r7, #4]
 800532e:	683b      	ldr	r3, [r7, #0]
 8005330:	781b      	ldrb	r3, [r3, #0]
 8005332:	009b      	lsls	r3, r3, #2
 8005334:	18d3      	adds	r3, r2, r3
 8005336:	881b      	ldrh	r3, [r3, #0]
 8005338:	b29a      	uxth	r2, r3
 800533a:	200e      	movs	r0, #14
 800533c:	183b      	adds	r3, r7, r0
 800533e:	493e      	ldr	r1, [pc, #248]	@ (8005438 <USB_ActivateEndpoint+0x2cc>)
 8005340:	400a      	ands	r2, r1
 8005342:	801a      	strh	r2, [r3, #0]
 8005344:	687a      	ldr	r2, [r7, #4]
 8005346:	683b      	ldr	r3, [r7, #0]
 8005348:	781b      	ldrb	r3, [r3, #0]
 800534a:	009b      	lsls	r3, r3, #2
 800534c:	18d3      	adds	r3, r2, r3
 800534e:	183a      	adds	r2, r7, r0
 8005350:	8812      	ldrh	r2, [r2, #0]
 8005352:	4936      	ldr	r1, [pc, #216]	@ (800542c <USB_ActivateEndpoint+0x2c0>)
 8005354:	430a      	orrs	r2, r1
 8005356:	b292      	uxth	r2, r2
 8005358:	801a      	strh	r2, [r3, #0]
 800535a:	f000 fbc2 	bl	8005ae2 <USB_ActivateEndpoint+0x976>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	633b      	str	r3, [r7, #48]	@ 0x30
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	2250      	movs	r2, #80	@ 0x50
 8005366:	5a9b      	ldrh	r3, [r3, r2]
 8005368:	b29b      	uxth	r3, r3
 800536a:	001a      	movs	r2, r3
 800536c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800536e:	189b      	adds	r3, r3, r2
 8005370:	633b      	str	r3, [r7, #48]	@ 0x30
 8005372:	683b      	ldr	r3, [r7, #0]
 8005374:	781b      	ldrb	r3, [r3, #0]
 8005376:	00da      	lsls	r2, r3, #3
 8005378:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800537a:	18d3      	adds	r3, r2, r3
 800537c:	4a2f      	ldr	r2, [pc, #188]	@ (800543c <USB_ActivateEndpoint+0x2d0>)
 800537e:	4694      	mov	ip, r2
 8005380:	4463      	add	r3, ip
 8005382:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005384:	683b      	ldr	r3, [r7, #0]
 8005386:	88db      	ldrh	r3, [r3, #6]
 8005388:	085b      	lsrs	r3, r3, #1
 800538a:	b29b      	uxth	r3, r3
 800538c:	18db      	adds	r3, r3, r3
 800538e:	b29a      	uxth	r2, r3
 8005390:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005392:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	2250      	movs	r2, #80	@ 0x50
 800539c:	5a9b      	ldrh	r3, [r3, r2]
 800539e:	b29b      	uxth	r3, r3
 80053a0:	001a      	movs	r2, r3
 80053a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80053a4:	189b      	adds	r3, r3, r2
 80053a6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80053a8:	683b      	ldr	r3, [r7, #0]
 80053aa:	781b      	ldrb	r3, [r3, #0]
 80053ac:	00da      	lsls	r2, r3, #3
 80053ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80053b0:	18d3      	adds	r3, r2, r3
 80053b2:	4a23      	ldr	r2, [pc, #140]	@ (8005440 <USB_ActivateEndpoint+0x2d4>)
 80053b4:	4694      	mov	ip, r2
 80053b6:	4463      	add	r3, ip
 80053b8:	627b      	str	r3, [r7, #36]	@ 0x24
 80053ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053bc:	881b      	ldrh	r3, [r3, #0]
 80053be:	b29b      	uxth	r3, r3
 80053c0:	059b      	lsls	r3, r3, #22
 80053c2:	0d9b      	lsrs	r3, r3, #22
 80053c4:	b29a      	uxth	r2, r3
 80053c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053c8:	801a      	strh	r2, [r3, #0]
 80053ca:	683b      	ldr	r3, [r7, #0]
 80053cc:	691b      	ldr	r3, [r3, #16]
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d108      	bne.n	80053e4 <USB_ActivateEndpoint+0x278>
 80053d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053d4:	881b      	ldrh	r3, [r3, #0]
 80053d6:	b29b      	uxth	r3, r3
 80053d8:	4a1a      	ldr	r2, [pc, #104]	@ (8005444 <USB_ActivateEndpoint+0x2d8>)
 80053da:	4313      	orrs	r3, r2
 80053dc:	b29a      	uxth	r2, r3
 80053de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053e0:	801a      	strh	r2, [r3, #0]
 80053e2:	e051      	b.n	8005488 <USB_ActivateEndpoint+0x31c>
 80053e4:	683b      	ldr	r3, [r7, #0]
 80053e6:	691b      	ldr	r3, [r3, #16]
 80053e8:	2b3e      	cmp	r3, #62	@ 0x3e
 80053ea:	d82d      	bhi.n	8005448 <USB_ActivateEndpoint+0x2dc>
 80053ec:	683b      	ldr	r3, [r7, #0]
 80053ee:	691b      	ldr	r3, [r3, #16]
 80053f0:	085b      	lsrs	r3, r3, #1
 80053f2:	2190      	movs	r1, #144	@ 0x90
 80053f4:	187a      	adds	r2, r7, r1
 80053f6:	6013      	str	r3, [r2, #0]
 80053f8:	683b      	ldr	r3, [r7, #0]
 80053fa:	691b      	ldr	r3, [r3, #16]
 80053fc:	2201      	movs	r2, #1
 80053fe:	4013      	ands	r3, r2
 8005400:	d004      	beq.n	800540c <USB_ActivateEndpoint+0x2a0>
 8005402:	187b      	adds	r3, r7, r1
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	3301      	adds	r3, #1
 8005408:	187a      	adds	r2, r7, r1
 800540a:	6013      	str	r3, [r2, #0]
 800540c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800540e:	881b      	ldrh	r3, [r3, #0]
 8005410:	b29a      	uxth	r2, r3
 8005412:	2390      	movs	r3, #144	@ 0x90
 8005414:	18fb      	adds	r3, r7, r3
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	b29b      	uxth	r3, r3
 800541a:	029b      	lsls	r3, r3, #10
 800541c:	b29b      	uxth	r3, r3
 800541e:	4313      	orrs	r3, r2
 8005420:	b29a      	uxth	r2, r3
 8005422:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005424:	801a      	strh	r2, [r3, #0]
 8005426:	e02f      	b.n	8005488 <USB_ActivateEndpoint+0x31c>
 8005428:	ffff898f 	.word	0xffff898f
 800542c:	ffff8080 	.word	0xffff8080
 8005430:	ffff8f8f 	.word	0xffff8f8f
 8005434:	ffff80c0 	.word	0xffff80c0
 8005438:	ffff8fbf 	.word	0xffff8fbf
 800543c:	00000404 	.word	0x00000404
 8005440:	00000406 	.word	0x00000406
 8005444:	ffff8000 	.word	0xffff8000
 8005448:	683b      	ldr	r3, [r7, #0]
 800544a:	691b      	ldr	r3, [r3, #16]
 800544c:	095b      	lsrs	r3, r3, #5
 800544e:	2190      	movs	r1, #144	@ 0x90
 8005450:	187a      	adds	r2, r7, r1
 8005452:	6013      	str	r3, [r2, #0]
 8005454:	683b      	ldr	r3, [r7, #0]
 8005456:	691b      	ldr	r3, [r3, #16]
 8005458:	221f      	movs	r2, #31
 800545a:	4013      	ands	r3, r2
 800545c:	d104      	bne.n	8005468 <USB_ActivateEndpoint+0x2fc>
 800545e:	187b      	adds	r3, r7, r1
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	3b01      	subs	r3, #1
 8005464:	187a      	adds	r2, r7, r1
 8005466:	6013      	str	r3, [r2, #0]
 8005468:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800546a:	881b      	ldrh	r3, [r3, #0]
 800546c:	b29a      	uxth	r2, r3
 800546e:	2390      	movs	r3, #144	@ 0x90
 8005470:	18fb      	adds	r3, r7, r3
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	b29b      	uxth	r3, r3
 8005476:	029b      	lsls	r3, r3, #10
 8005478:	b29b      	uxth	r3, r3
 800547a:	4313      	orrs	r3, r2
 800547c:	b29b      	uxth	r3, r3
 800547e:	4acf      	ldr	r2, [pc, #828]	@ (80057bc <USB_ActivateEndpoint+0x650>)
 8005480:	4313      	orrs	r3, r2
 8005482:	b29a      	uxth	r2, r3
 8005484:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005486:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8005488:	687a      	ldr	r2, [r7, #4]
 800548a:	683b      	ldr	r3, [r7, #0]
 800548c:	781b      	ldrb	r3, [r3, #0]
 800548e:	009b      	lsls	r3, r3, #2
 8005490:	18d2      	adds	r2, r2, r3
 8005492:	2122      	movs	r1, #34	@ 0x22
 8005494:	187b      	adds	r3, r7, r1
 8005496:	8812      	ldrh	r2, [r2, #0]
 8005498:	801a      	strh	r2, [r3, #0]
 800549a:	187b      	adds	r3, r7, r1
 800549c:	881a      	ldrh	r2, [r3, #0]
 800549e:	2380      	movs	r3, #128	@ 0x80
 80054a0:	01db      	lsls	r3, r3, #7
 80054a2:	4013      	ands	r3, r2
 80054a4:	d016      	beq.n	80054d4 <USB_ActivateEndpoint+0x368>
 80054a6:	687a      	ldr	r2, [r7, #4]
 80054a8:	683b      	ldr	r3, [r7, #0]
 80054aa:	781b      	ldrb	r3, [r3, #0]
 80054ac:	009b      	lsls	r3, r3, #2
 80054ae:	18d3      	adds	r3, r2, r3
 80054b0:	881b      	ldrh	r3, [r3, #0]
 80054b2:	b29a      	uxth	r2, r3
 80054b4:	2020      	movs	r0, #32
 80054b6:	183b      	adds	r3, r7, r0
 80054b8:	49c1      	ldr	r1, [pc, #772]	@ (80057c0 <USB_ActivateEndpoint+0x654>)
 80054ba:	400a      	ands	r2, r1
 80054bc:	801a      	strh	r2, [r3, #0]
 80054be:	687a      	ldr	r2, [r7, #4]
 80054c0:	683b      	ldr	r3, [r7, #0]
 80054c2:	781b      	ldrb	r3, [r3, #0]
 80054c4:	009b      	lsls	r3, r3, #2
 80054c6:	18d3      	adds	r3, r2, r3
 80054c8:	183a      	adds	r2, r7, r0
 80054ca:	8812      	ldrh	r2, [r2, #0]
 80054cc:	49bd      	ldr	r1, [pc, #756]	@ (80057c4 <USB_ActivateEndpoint+0x658>)
 80054ce:	430a      	orrs	r2, r1
 80054d0:	b292      	uxth	r2, r2
 80054d2:	801a      	strh	r2, [r3, #0]

      if (ep->num == 0U)
 80054d4:	683b      	ldr	r3, [r7, #0]
 80054d6:	781b      	ldrb	r3, [r3, #0]
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d125      	bne.n	8005528 <USB_ActivateEndpoint+0x3bc>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80054dc:	687a      	ldr	r2, [r7, #4]
 80054de:	683b      	ldr	r3, [r7, #0]
 80054e0:	781b      	ldrb	r3, [r3, #0]
 80054e2:	009b      	lsls	r3, r3, #2
 80054e4:	18d3      	adds	r3, r2, r3
 80054e6:	881b      	ldrh	r3, [r3, #0]
 80054e8:	b29a      	uxth	r2, r3
 80054ea:	201c      	movs	r0, #28
 80054ec:	183b      	adds	r3, r7, r0
 80054ee:	49b6      	ldr	r1, [pc, #728]	@ (80057c8 <USB_ActivateEndpoint+0x65c>)
 80054f0:	400a      	ands	r2, r1
 80054f2:	801a      	strh	r2, [r3, #0]
 80054f4:	183b      	adds	r3, r7, r0
 80054f6:	183a      	adds	r2, r7, r0
 80054f8:	8812      	ldrh	r2, [r2, #0]
 80054fa:	2180      	movs	r1, #128	@ 0x80
 80054fc:	0149      	lsls	r1, r1, #5
 80054fe:	404a      	eors	r2, r1
 8005500:	801a      	strh	r2, [r3, #0]
 8005502:	183b      	adds	r3, r7, r0
 8005504:	183a      	adds	r2, r7, r0
 8005506:	8812      	ldrh	r2, [r2, #0]
 8005508:	2180      	movs	r1, #128	@ 0x80
 800550a:	0189      	lsls	r1, r1, #6
 800550c:	404a      	eors	r2, r1
 800550e:	801a      	strh	r2, [r3, #0]
 8005510:	687a      	ldr	r2, [r7, #4]
 8005512:	683b      	ldr	r3, [r7, #0]
 8005514:	781b      	ldrb	r3, [r3, #0]
 8005516:	009b      	lsls	r3, r3, #2
 8005518:	18d3      	adds	r3, r2, r3
 800551a:	183a      	adds	r2, r7, r0
 800551c:	8812      	ldrh	r2, [r2, #0]
 800551e:	49ab      	ldr	r1, [pc, #684]	@ (80057cc <USB_ActivateEndpoint+0x660>)
 8005520:	430a      	orrs	r2, r1
 8005522:	b292      	uxth	r2, r2
 8005524:	801a      	strh	r2, [r3, #0]
 8005526:	e2dc      	b.n	8005ae2 <USB_ActivateEndpoint+0x976>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 8005528:	687a      	ldr	r2, [r7, #4]
 800552a:	683b      	ldr	r3, [r7, #0]
 800552c:	781b      	ldrb	r3, [r3, #0]
 800552e:	009b      	lsls	r3, r3, #2
 8005530:	18d3      	adds	r3, r2, r3
 8005532:	881b      	ldrh	r3, [r3, #0]
 8005534:	b29a      	uxth	r2, r3
 8005536:	201e      	movs	r0, #30
 8005538:	183b      	adds	r3, r7, r0
 800553a:	49a3      	ldr	r1, [pc, #652]	@ (80057c8 <USB_ActivateEndpoint+0x65c>)
 800553c:	400a      	ands	r2, r1
 800553e:	801a      	strh	r2, [r3, #0]
 8005540:	183b      	adds	r3, r7, r0
 8005542:	183a      	adds	r2, r7, r0
 8005544:	8812      	ldrh	r2, [r2, #0]
 8005546:	2180      	movs	r1, #128	@ 0x80
 8005548:	0189      	lsls	r1, r1, #6
 800554a:	404a      	eors	r2, r1
 800554c:	801a      	strh	r2, [r3, #0]
 800554e:	687a      	ldr	r2, [r7, #4]
 8005550:	683b      	ldr	r3, [r7, #0]
 8005552:	781b      	ldrb	r3, [r3, #0]
 8005554:	009b      	lsls	r3, r3, #2
 8005556:	18d3      	adds	r3, r2, r3
 8005558:	183a      	adds	r2, r7, r0
 800555a:	8812      	ldrh	r2, [r2, #0]
 800555c:	499b      	ldr	r1, [pc, #620]	@ (80057cc <USB_ActivateEndpoint+0x660>)
 800555e:	430a      	orrs	r2, r1
 8005560:	b292      	uxth	r2, r2
 8005562:	801a      	strh	r2, [r3, #0]
 8005564:	e2bd      	b.n	8005ae2 <USB_ActivateEndpoint+0x976>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 8005566:	683b      	ldr	r3, [r7, #0]
 8005568:	78db      	ldrb	r3, [r3, #3]
 800556a:	2b02      	cmp	r3, #2
 800556c:	d117      	bne.n	800559e <USB_ActivateEndpoint+0x432>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800556e:	687a      	ldr	r2, [r7, #4]
 8005570:	683b      	ldr	r3, [r7, #0]
 8005572:	781b      	ldrb	r3, [r3, #0]
 8005574:	009b      	lsls	r3, r3, #2
 8005576:	18d3      	adds	r3, r2, r3
 8005578:	881b      	ldrh	r3, [r3, #0]
 800557a:	b29a      	uxth	r2, r3
 800557c:	2082      	movs	r0, #130	@ 0x82
 800557e:	183b      	adds	r3, r7, r0
 8005580:	498f      	ldr	r1, [pc, #572]	@ (80057c0 <USB_ActivateEndpoint+0x654>)
 8005582:	400a      	ands	r2, r1
 8005584:	801a      	strh	r2, [r3, #0]
 8005586:	687a      	ldr	r2, [r7, #4]
 8005588:	683b      	ldr	r3, [r7, #0]
 800558a:	781b      	ldrb	r3, [r3, #0]
 800558c:	009b      	lsls	r3, r3, #2
 800558e:	18d3      	adds	r3, r2, r3
 8005590:	183a      	adds	r2, r7, r0
 8005592:	8812      	ldrh	r2, [r2, #0]
 8005594:	498e      	ldr	r1, [pc, #568]	@ (80057d0 <USB_ActivateEndpoint+0x664>)
 8005596:	430a      	orrs	r2, r1
 8005598:	b292      	uxth	r2, r2
 800559a:	801a      	strh	r2, [r3, #0]
 800559c:	e016      	b.n	80055cc <USB_ActivateEndpoint+0x460>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 800559e:	687a      	ldr	r2, [r7, #4]
 80055a0:	683b      	ldr	r3, [r7, #0]
 80055a2:	781b      	ldrb	r3, [r3, #0]
 80055a4:	009b      	lsls	r3, r3, #2
 80055a6:	18d3      	adds	r3, r2, r3
 80055a8:	881b      	ldrh	r3, [r3, #0]
 80055aa:	b29a      	uxth	r2, r3
 80055ac:	2084      	movs	r0, #132	@ 0x84
 80055ae:	183b      	adds	r3, r7, r0
 80055b0:	4988      	ldr	r1, [pc, #544]	@ (80057d4 <USB_ActivateEndpoint+0x668>)
 80055b2:	400a      	ands	r2, r1
 80055b4:	801a      	strh	r2, [r3, #0]
 80055b6:	687a      	ldr	r2, [r7, #4]
 80055b8:	683b      	ldr	r3, [r7, #0]
 80055ba:	781b      	ldrb	r3, [r3, #0]
 80055bc:	009b      	lsls	r3, r3, #2
 80055be:	18d3      	adds	r3, r2, r3
 80055c0:	183a      	adds	r2, r7, r0
 80055c2:	8812      	ldrh	r2, [r2, #0]
 80055c4:	4981      	ldr	r1, [pc, #516]	@ (80057cc <USB_ActivateEndpoint+0x660>)
 80055c6:	430a      	orrs	r2, r1
 80055c8:	b292      	uxth	r2, r2
 80055ca:	801a      	strh	r2, [r3, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	2250      	movs	r2, #80	@ 0x50
 80055d4:	5a9b      	ldrh	r3, [r3, r2]
 80055d6:	b29b      	uxth	r3, r3
 80055d8:	001a      	movs	r2, r3
 80055da:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80055dc:	189b      	adds	r3, r3, r2
 80055de:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80055e0:	683b      	ldr	r3, [r7, #0]
 80055e2:	781b      	ldrb	r3, [r3, #0]
 80055e4:	00da      	lsls	r2, r3, #3
 80055e6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80055e8:	18d3      	adds	r3, r2, r3
 80055ea:	2280      	movs	r2, #128	@ 0x80
 80055ec:	00d2      	lsls	r2, r2, #3
 80055ee:	4694      	mov	ip, r2
 80055f0:	4463      	add	r3, ip
 80055f2:	67bb      	str	r3, [r7, #120]	@ 0x78
 80055f4:	683b      	ldr	r3, [r7, #0]
 80055f6:	891b      	ldrh	r3, [r3, #8]
 80055f8:	085b      	lsrs	r3, r3, #1
 80055fa:	b29b      	uxth	r3, r3
 80055fc:	18db      	adds	r3, r3, r3
 80055fe:	b29a      	uxth	r2, r3
 8005600:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005602:	801a      	strh	r2, [r3, #0]
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	677b      	str	r3, [r7, #116]	@ 0x74
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	2250      	movs	r2, #80	@ 0x50
 800560c:	5a9b      	ldrh	r3, [r3, r2]
 800560e:	b29b      	uxth	r3, r3
 8005610:	001a      	movs	r2, r3
 8005612:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005614:	189b      	adds	r3, r3, r2
 8005616:	677b      	str	r3, [r7, #116]	@ 0x74
 8005618:	683b      	ldr	r3, [r7, #0]
 800561a:	781b      	ldrb	r3, [r3, #0]
 800561c:	00da      	lsls	r2, r3, #3
 800561e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005620:	18d3      	adds	r3, r2, r3
 8005622:	4a6d      	ldr	r2, [pc, #436]	@ (80057d8 <USB_ActivateEndpoint+0x66c>)
 8005624:	4694      	mov	ip, r2
 8005626:	4463      	add	r3, ip
 8005628:	673b      	str	r3, [r7, #112]	@ 0x70
 800562a:	683b      	ldr	r3, [r7, #0]
 800562c:	895b      	ldrh	r3, [r3, #10]
 800562e:	085b      	lsrs	r3, r3, #1
 8005630:	b29b      	uxth	r3, r3
 8005632:	18db      	adds	r3, r3, r3
 8005634:	b29a      	uxth	r2, r3
 8005636:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005638:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 800563a:	683b      	ldr	r3, [r7, #0]
 800563c:	785b      	ldrb	r3, [r3, #1]
 800563e:	2b00      	cmp	r3, #0
 8005640:	d000      	beq.n	8005644 <USB_ActivateEndpoint+0x4d8>
 8005642:	e1b3      	b.n	80059ac <USB_ActivateEndpoint+0x840>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8005644:	687a      	ldr	r2, [r7, #4]
 8005646:	683b      	ldr	r3, [r7, #0]
 8005648:	781b      	ldrb	r3, [r3, #0]
 800564a:	009b      	lsls	r3, r3, #2
 800564c:	18d2      	adds	r2, r2, r3
 800564e:	2160      	movs	r1, #96	@ 0x60
 8005650:	187b      	adds	r3, r7, r1
 8005652:	8812      	ldrh	r2, [r2, #0]
 8005654:	801a      	strh	r2, [r3, #0]
 8005656:	187b      	adds	r3, r7, r1
 8005658:	881a      	ldrh	r2, [r3, #0]
 800565a:	2380      	movs	r3, #128	@ 0x80
 800565c:	01db      	lsls	r3, r3, #7
 800565e:	4013      	ands	r3, r2
 8005660:	d016      	beq.n	8005690 <USB_ActivateEndpoint+0x524>
 8005662:	687a      	ldr	r2, [r7, #4]
 8005664:	683b      	ldr	r3, [r7, #0]
 8005666:	781b      	ldrb	r3, [r3, #0]
 8005668:	009b      	lsls	r3, r3, #2
 800566a:	18d3      	adds	r3, r2, r3
 800566c:	881b      	ldrh	r3, [r3, #0]
 800566e:	b29a      	uxth	r2, r3
 8005670:	205e      	movs	r0, #94	@ 0x5e
 8005672:	183b      	adds	r3, r7, r0
 8005674:	4952      	ldr	r1, [pc, #328]	@ (80057c0 <USB_ActivateEndpoint+0x654>)
 8005676:	400a      	ands	r2, r1
 8005678:	801a      	strh	r2, [r3, #0]
 800567a:	687a      	ldr	r2, [r7, #4]
 800567c:	683b      	ldr	r3, [r7, #0]
 800567e:	781b      	ldrb	r3, [r3, #0]
 8005680:	009b      	lsls	r3, r3, #2
 8005682:	18d3      	adds	r3, r2, r3
 8005684:	183a      	adds	r2, r7, r0
 8005686:	8812      	ldrh	r2, [r2, #0]
 8005688:	494e      	ldr	r1, [pc, #312]	@ (80057c4 <USB_ActivateEndpoint+0x658>)
 800568a:	430a      	orrs	r2, r1
 800568c:	b292      	uxth	r2, r2
 800568e:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005690:	687a      	ldr	r2, [r7, #4]
 8005692:	683b      	ldr	r3, [r7, #0]
 8005694:	781b      	ldrb	r3, [r3, #0]
 8005696:	009b      	lsls	r3, r3, #2
 8005698:	18d2      	adds	r2, r2, r3
 800569a:	215c      	movs	r1, #92	@ 0x5c
 800569c:	187b      	adds	r3, r7, r1
 800569e:	8812      	ldrh	r2, [r2, #0]
 80056a0:	801a      	strh	r2, [r3, #0]
 80056a2:	187b      	adds	r3, r7, r1
 80056a4:	881b      	ldrh	r3, [r3, #0]
 80056a6:	2240      	movs	r2, #64	@ 0x40
 80056a8:	4013      	ands	r3, r2
 80056aa:	d016      	beq.n	80056da <USB_ActivateEndpoint+0x56e>
 80056ac:	687a      	ldr	r2, [r7, #4]
 80056ae:	683b      	ldr	r3, [r7, #0]
 80056b0:	781b      	ldrb	r3, [r3, #0]
 80056b2:	009b      	lsls	r3, r3, #2
 80056b4:	18d3      	adds	r3, r2, r3
 80056b6:	881b      	ldrh	r3, [r3, #0]
 80056b8:	b29a      	uxth	r2, r3
 80056ba:	205a      	movs	r0, #90	@ 0x5a
 80056bc:	183b      	adds	r3, r7, r0
 80056be:	4940      	ldr	r1, [pc, #256]	@ (80057c0 <USB_ActivateEndpoint+0x654>)
 80056c0:	400a      	ands	r2, r1
 80056c2:	801a      	strh	r2, [r3, #0]
 80056c4:	687a      	ldr	r2, [r7, #4]
 80056c6:	683b      	ldr	r3, [r7, #0]
 80056c8:	781b      	ldrb	r3, [r3, #0]
 80056ca:	009b      	lsls	r3, r3, #2
 80056cc:	18d3      	adds	r3, r2, r3
 80056ce:	183a      	adds	r2, r7, r0
 80056d0:	8812      	ldrh	r2, [r2, #0]
 80056d2:	4942      	ldr	r1, [pc, #264]	@ (80057dc <USB_ActivateEndpoint+0x670>)
 80056d4:	430a      	orrs	r2, r1
 80056d6:	b292      	uxth	r2, r2
 80056d8:	801a      	strh	r2, [r3, #0]

      /* Set endpoint RX count */
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 80056da:	683b      	ldr	r3, [r7, #0]
 80056dc:	785b      	ldrb	r3, [r3, #1]
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d000      	beq.n	80056e4 <USB_ActivateEndpoint+0x578>
 80056e2:	e07f      	b.n	80057e4 <USB_ActivateEndpoint+0x678>
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	2250      	movs	r2, #80	@ 0x50
 80056ec:	5a9b      	ldrh	r3, [r3, r2]
 80056ee:	b29b      	uxth	r3, r3
 80056f0:	001a      	movs	r2, r3
 80056f2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80056f4:	189b      	adds	r3, r3, r2
 80056f6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80056f8:	683b      	ldr	r3, [r7, #0]
 80056fa:	781b      	ldrb	r3, [r3, #0]
 80056fc:	00da      	lsls	r2, r3, #3
 80056fe:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005700:	18d3      	adds	r3, r2, r3
 8005702:	4a37      	ldr	r2, [pc, #220]	@ (80057e0 <USB_ActivateEndpoint+0x674>)
 8005704:	4694      	mov	ip, r2
 8005706:	4463      	add	r3, ip
 8005708:	64bb      	str	r3, [r7, #72]	@ 0x48
 800570a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800570c:	881b      	ldrh	r3, [r3, #0]
 800570e:	b29b      	uxth	r3, r3
 8005710:	059b      	lsls	r3, r3, #22
 8005712:	0d9b      	lsrs	r3, r3, #22
 8005714:	b29a      	uxth	r2, r3
 8005716:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005718:	801a      	strh	r2, [r3, #0]
 800571a:	683b      	ldr	r3, [r7, #0]
 800571c:	691b      	ldr	r3, [r3, #16]
 800571e:	2b00      	cmp	r3, #0
 8005720:	d108      	bne.n	8005734 <USB_ActivateEndpoint+0x5c8>
 8005722:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005724:	881b      	ldrh	r3, [r3, #0]
 8005726:	b29b      	uxth	r3, r3
 8005728:	4a24      	ldr	r2, [pc, #144]	@ (80057bc <USB_ActivateEndpoint+0x650>)
 800572a:	4313      	orrs	r3, r2
 800572c:	b29a      	uxth	r2, r3
 800572e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005730:	801a      	strh	r2, [r3, #0]
 8005732:	e073      	b.n	800581c <USB_ActivateEndpoint+0x6b0>
 8005734:	683b      	ldr	r3, [r7, #0]
 8005736:	691b      	ldr	r3, [r3, #16]
 8005738:	2b3e      	cmp	r3, #62	@ 0x3e
 800573a:	d81d      	bhi.n	8005778 <USB_ActivateEndpoint+0x60c>
 800573c:	683b      	ldr	r3, [r7, #0]
 800573e:	691b      	ldr	r3, [r3, #16]
 8005740:	085b      	lsrs	r3, r3, #1
 8005742:	218c      	movs	r1, #140	@ 0x8c
 8005744:	187a      	adds	r2, r7, r1
 8005746:	6013      	str	r3, [r2, #0]
 8005748:	683b      	ldr	r3, [r7, #0]
 800574a:	691b      	ldr	r3, [r3, #16]
 800574c:	2201      	movs	r2, #1
 800574e:	4013      	ands	r3, r2
 8005750:	d004      	beq.n	800575c <USB_ActivateEndpoint+0x5f0>
 8005752:	187b      	adds	r3, r7, r1
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	3301      	adds	r3, #1
 8005758:	187a      	adds	r2, r7, r1
 800575a:	6013      	str	r3, [r2, #0]
 800575c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800575e:	881b      	ldrh	r3, [r3, #0]
 8005760:	b29a      	uxth	r2, r3
 8005762:	238c      	movs	r3, #140	@ 0x8c
 8005764:	18fb      	adds	r3, r7, r3
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	b29b      	uxth	r3, r3
 800576a:	029b      	lsls	r3, r3, #10
 800576c:	b29b      	uxth	r3, r3
 800576e:	4313      	orrs	r3, r2
 8005770:	b29a      	uxth	r2, r3
 8005772:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005774:	801a      	strh	r2, [r3, #0]
 8005776:	e051      	b.n	800581c <USB_ActivateEndpoint+0x6b0>
 8005778:	683b      	ldr	r3, [r7, #0]
 800577a:	691b      	ldr	r3, [r3, #16]
 800577c:	095b      	lsrs	r3, r3, #5
 800577e:	218c      	movs	r1, #140	@ 0x8c
 8005780:	187a      	adds	r2, r7, r1
 8005782:	6013      	str	r3, [r2, #0]
 8005784:	683b      	ldr	r3, [r7, #0]
 8005786:	691b      	ldr	r3, [r3, #16]
 8005788:	221f      	movs	r2, #31
 800578a:	4013      	ands	r3, r2
 800578c:	d104      	bne.n	8005798 <USB_ActivateEndpoint+0x62c>
 800578e:	187b      	adds	r3, r7, r1
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	3b01      	subs	r3, #1
 8005794:	187a      	adds	r2, r7, r1
 8005796:	6013      	str	r3, [r2, #0]
 8005798:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800579a:	881b      	ldrh	r3, [r3, #0]
 800579c:	b29a      	uxth	r2, r3
 800579e:	238c      	movs	r3, #140	@ 0x8c
 80057a0:	18fb      	adds	r3, r7, r3
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	b29b      	uxth	r3, r3
 80057a6:	029b      	lsls	r3, r3, #10
 80057a8:	b29b      	uxth	r3, r3
 80057aa:	4313      	orrs	r3, r2
 80057ac:	b29b      	uxth	r3, r3
 80057ae:	4a03      	ldr	r2, [pc, #12]	@ (80057bc <USB_ActivateEndpoint+0x650>)
 80057b0:	4313      	orrs	r3, r2
 80057b2:	b29a      	uxth	r2, r3
 80057b4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80057b6:	801a      	strh	r2, [r3, #0]
 80057b8:	e030      	b.n	800581c <USB_ActivateEndpoint+0x6b0>
 80057ba:	46c0      	nop			@ (mov r8, r8)
 80057bc:	ffff8000 	.word	0xffff8000
 80057c0:	ffff8f8f 	.word	0xffff8f8f
 80057c4:	ffffc080 	.word	0xffffc080
 80057c8:	ffffbf8f 	.word	0xffffbf8f
 80057cc:	ffff8080 	.word	0xffff8080
 80057d0:	ffff8180 	.word	0xffff8180
 80057d4:	ffff8e8f 	.word	0xffff8e8f
 80057d8:	00000404 	.word	0x00000404
 80057dc:	ffff80c0 	.word	0xffff80c0
 80057e0:	00000402 	.word	0x00000402
 80057e4:	683b      	ldr	r3, [r7, #0]
 80057e6:	785b      	ldrb	r3, [r3, #1]
 80057e8:	2b01      	cmp	r3, #1
 80057ea:	d117      	bne.n	800581c <USB_ActivateEndpoint+0x6b0>
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	657b      	str	r3, [r7, #84]	@ 0x54
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	2250      	movs	r2, #80	@ 0x50
 80057f4:	5a9b      	ldrh	r3, [r3, r2]
 80057f6:	b29b      	uxth	r3, r3
 80057f8:	001a      	movs	r2, r3
 80057fa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80057fc:	189b      	adds	r3, r3, r2
 80057fe:	657b      	str	r3, [r7, #84]	@ 0x54
 8005800:	683b      	ldr	r3, [r7, #0]
 8005802:	781b      	ldrb	r3, [r3, #0]
 8005804:	00da      	lsls	r2, r3, #3
 8005806:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005808:	18d3      	adds	r3, r2, r3
 800580a:	4ab9      	ldr	r2, [pc, #740]	@ (8005af0 <USB_ActivateEndpoint+0x984>)
 800580c:	4694      	mov	ip, r2
 800580e:	4463      	add	r3, ip
 8005810:	653b      	str	r3, [r7, #80]	@ 0x50
 8005812:	683b      	ldr	r3, [r7, #0]
 8005814:	691b      	ldr	r3, [r3, #16]
 8005816:	b29a      	uxth	r2, r3
 8005818:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800581a:	801a      	strh	r2, [r3, #0]
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	647b      	str	r3, [r7, #68]	@ 0x44
 8005820:	683b      	ldr	r3, [r7, #0]
 8005822:	785b      	ldrb	r3, [r3, #1]
 8005824:	2b00      	cmp	r3, #0
 8005826:	d16a      	bne.n	80058fe <USB_ActivateEndpoint+0x792>
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	2250      	movs	r2, #80	@ 0x50
 8005830:	5a9b      	ldrh	r3, [r3, r2]
 8005832:	b29b      	uxth	r3, r3
 8005834:	001a      	movs	r2, r3
 8005836:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005838:	189b      	adds	r3, r3, r2
 800583a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800583c:	683b      	ldr	r3, [r7, #0]
 800583e:	781b      	ldrb	r3, [r3, #0]
 8005840:	00da      	lsls	r2, r3, #3
 8005842:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005844:	18d3      	adds	r3, r2, r3
 8005846:	4aab      	ldr	r2, [pc, #684]	@ (8005af4 <USB_ActivateEndpoint+0x988>)
 8005848:	4694      	mov	ip, r2
 800584a:	4463      	add	r3, ip
 800584c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800584e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005850:	881b      	ldrh	r3, [r3, #0]
 8005852:	b29b      	uxth	r3, r3
 8005854:	059b      	lsls	r3, r3, #22
 8005856:	0d9b      	lsrs	r3, r3, #22
 8005858:	b29a      	uxth	r2, r3
 800585a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800585c:	801a      	strh	r2, [r3, #0]
 800585e:	683b      	ldr	r3, [r7, #0]
 8005860:	691b      	ldr	r3, [r3, #16]
 8005862:	2b00      	cmp	r3, #0
 8005864:	d108      	bne.n	8005878 <USB_ActivateEndpoint+0x70c>
 8005866:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005868:	881b      	ldrh	r3, [r3, #0]
 800586a:	b29b      	uxth	r3, r3
 800586c:	4aa2      	ldr	r2, [pc, #648]	@ (8005af8 <USB_ActivateEndpoint+0x98c>)
 800586e:	4313      	orrs	r3, r2
 8005870:	b29a      	uxth	r2, r3
 8005872:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005874:	801a      	strh	r2, [r3, #0]
 8005876:	e05c      	b.n	8005932 <USB_ActivateEndpoint+0x7c6>
 8005878:	683b      	ldr	r3, [r7, #0]
 800587a:	691b      	ldr	r3, [r3, #16]
 800587c:	2b3e      	cmp	r3, #62	@ 0x3e
 800587e:	d81d      	bhi.n	80058bc <USB_ActivateEndpoint+0x750>
 8005880:	683b      	ldr	r3, [r7, #0]
 8005882:	691b      	ldr	r3, [r3, #16]
 8005884:	085b      	lsrs	r3, r3, #1
 8005886:	2188      	movs	r1, #136	@ 0x88
 8005888:	187a      	adds	r2, r7, r1
 800588a:	6013      	str	r3, [r2, #0]
 800588c:	683b      	ldr	r3, [r7, #0]
 800588e:	691b      	ldr	r3, [r3, #16]
 8005890:	2201      	movs	r2, #1
 8005892:	4013      	ands	r3, r2
 8005894:	d004      	beq.n	80058a0 <USB_ActivateEndpoint+0x734>
 8005896:	187b      	adds	r3, r7, r1
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	3301      	adds	r3, #1
 800589c:	187a      	adds	r2, r7, r1
 800589e:	6013      	str	r3, [r2, #0]
 80058a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80058a2:	881b      	ldrh	r3, [r3, #0]
 80058a4:	b29a      	uxth	r2, r3
 80058a6:	2388      	movs	r3, #136	@ 0x88
 80058a8:	18fb      	adds	r3, r7, r3
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	b29b      	uxth	r3, r3
 80058ae:	029b      	lsls	r3, r3, #10
 80058b0:	b29b      	uxth	r3, r3
 80058b2:	4313      	orrs	r3, r2
 80058b4:	b29a      	uxth	r2, r3
 80058b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80058b8:	801a      	strh	r2, [r3, #0]
 80058ba:	e03a      	b.n	8005932 <USB_ActivateEndpoint+0x7c6>
 80058bc:	683b      	ldr	r3, [r7, #0]
 80058be:	691b      	ldr	r3, [r3, #16]
 80058c0:	095b      	lsrs	r3, r3, #5
 80058c2:	2188      	movs	r1, #136	@ 0x88
 80058c4:	187a      	adds	r2, r7, r1
 80058c6:	6013      	str	r3, [r2, #0]
 80058c8:	683b      	ldr	r3, [r7, #0]
 80058ca:	691b      	ldr	r3, [r3, #16]
 80058cc:	221f      	movs	r2, #31
 80058ce:	4013      	ands	r3, r2
 80058d0:	d104      	bne.n	80058dc <USB_ActivateEndpoint+0x770>
 80058d2:	187b      	adds	r3, r7, r1
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	3b01      	subs	r3, #1
 80058d8:	187a      	adds	r2, r7, r1
 80058da:	6013      	str	r3, [r2, #0]
 80058dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80058de:	881b      	ldrh	r3, [r3, #0]
 80058e0:	b29a      	uxth	r2, r3
 80058e2:	2388      	movs	r3, #136	@ 0x88
 80058e4:	18fb      	adds	r3, r7, r3
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	b29b      	uxth	r3, r3
 80058ea:	029b      	lsls	r3, r3, #10
 80058ec:	b29b      	uxth	r3, r3
 80058ee:	4313      	orrs	r3, r2
 80058f0:	b29b      	uxth	r3, r3
 80058f2:	4a81      	ldr	r2, [pc, #516]	@ (8005af8 <USB_ActivateEndpoint+0x98c>)
 80058f4:	4313      	orrs	r3, r2
 80058f6:	b29a      	uxth	r2, r3
 80058f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80058fa:	801a      	strh	r2, [r3, #0]
 80058fc:	e019      	b.n	8005932 <USB_ActivateEndpoint+0x7c6>
 80058fe:	683b      	ldr	r3, [r7, #0]
 8005900:	785b      	ldrb	r3, [r3, #1]
 8005902:	2b01      	cmp	r3, #1
 8005904:	d115      	bne.n	8005932 <USB_ActivateEndpoint+0x7c6>
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	2250      	movs	r2, #80	@ 0x50
 800590a:	5a9b      	ldrh	r3, [r3, r2]
 800590c:	b29b      	uxth	r3, r3
 800590e:	001a      	movs	r2, r3
 8005910:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005912:	189b      	adds	r3, r3, r2
 8005914:	647b      	str	r3, [r7, #68]	@ 0x44
 8005916:	683b      	ldr	r3, [r7, #0]
 8005918:	781b      	ldrb	r3, [r3, #0]
 800591a:	00da      	lsls	r2, r3, #3
 800591c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800591e:	18d3      	adds	r3, r2, r3
 8005920:	4a74      	ldr	r2, [pc, #464]	@ (8005af4 <USB_ActivateEndpoint+0x988>)
 8005922:	4694      	mov	ip, r2
 8005924:	4463      	add	r3, ip
 8005926:	643b      	str	r3, [r7, #64]	@ 0x40
 8005928:	683b      	ldr	r3, [r7, #0]
 800592a:	691b      	ldr	r3, [r3, #16]
 800592c:	b29a      	uxth	r2, r3
 800592e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005930:	801a      	strh	r2, [r3, #0]

      /* Set endpoint RX to valid state */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8005932:	687a      	ldr	r2, [r7, #4]
 8005934:	683b      	ldr	r3, [r7, #0]
 8005936:	781b      	ldrb	r3, [r3, #0]
 8005938:	009b      	lsls	r3, r3, #2
 800593a:	18d3      	adds	r3, r2, r3
 800593c:	881b      	ldrh	r3, [r3, #0]
 800593e:	b29a      	uxth	r2, r3
 8005940:	2036      	movs	r0, #54	@ 0x36
 8005942:	183b      	adds	r3, r7, r0
 8005944:	496d      	ldr	r1, [pc, #436]	@ (8005afc <USB_ActivateEndpoint+0x990>)
 8005946:	400a      	ands	r2, r1
 8005948:	801a      	strh	r2, [r3, #0]
 800594a:	183b      	adds	r3, r7, r0
 800594c:	183a      	adds	r2, r7, r0
 800594e:	8812      	ldrh	r2, [r2, #0]
 8005950:	2180      	movs	r1, #128	@ 0x80
 8005952:	0149      	lsls	r1, r1, #5
 8005954:	404a      	eors	r2, r1
 8005956:	801a      	strh	r2, [r3, #0]
 8005958:	183b      	adds	r3, r7, r0
 800595a:	183a      	adds	r2, r7, r0
 800595c:	8812      	ldrh	r2, [r2, #0]
 800595e:	2180      	movs	r1, #128	@ 0x80
 8005960:	0189      	lsls	r1, r1, #6
 8005962:	404a      	eors	r2, r1
 8005964:	801a      	strh	r2, [r3, #0]
 8005966:	687a      	ldr	r2, [r7, #4]
 8005968:	683b      	ldr	r3, [r7, #0]
 800596a:	781b      	ldrb	r3, [r3, #0]
 800596c:	009b      	lsls	r3, r3, #2
 800596e:	18d3      	adds	r3, r2, r3
 8005970:	183a      	adds	r2, r7, r0
 8005972:	8812      	ldrh	r2, [r2, #0]
 8005974:	4962      	ldr	r1, [pc, #392]	@ (8005b00 <USB_ActivateEndpoint+0x994>)
 8005976:	430a      	orrs	r2, r1
 8005978:	b292      	uxth	r2, r2
 800597a:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800597c:	687a      	ldr	r2, [r7, #4]
 800597e:	683b      	ldr	r3, [r7, #0]
 8005980:	781b      	ldrb	r3, [r3, #0]
 8005982:	009b      	lsls	r3, r3, #2
 8005984:	18d3      	adds	r3, r2, r3
 8005986:	881b      	ldrh	r3, [r3, #0]
 8005988:	b29a      	uxth	r2, r3
 800598a:	2034      	movs	r0, #52	@ 0x34
 800598c:	183b      	adds	r3, r7, r0
 800598e:	495d      	ldr	r1, [pc, #372]	@ (8005b04 <USB_ActivateEndpoint+0x998>)
 8005990:	400a      	ands	r2, r1
 8005992:	801a      	strh	r2, [r3, #0]
 8005994:	687a      	ldr	r2, [r7, #4]
 8005996:	683b      	ldr	r3, [r7, #0]
 8005998:	781b      	ldrb	r3, [r3, #0]
 800599a:	009b      	lsls	r3, r3, #2
 800599c:	18d3      	adds	r3, r2, r3
 800599e:	183a      	adds	r2, r7, r0
 80059a0:	8812      	ldrh	r2, [r2, #0]
 80059a2:	4957      	ldr	r1, [pc, #348]	@ (8005b00 <USB_ActivateEndpoint+0x994>)
 80059a4:	430a      	orrs	r2, r1
 80059a6:	b292      	uxth	r2, r2
 80059a8:	801a      	strh	r2, [r3, #0]
 80059aa:	e09a      	b.n	8005ae2 <USB_ActivateEndpoint+0x976>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80059ac:	687a      	ldr	r2, [r7, #4]
 80059ae:	683b      	ldr	r3, [r7, #0]
 80059b0:	781b      	ldrb	r3, [r3, #0]
 80059b2:	009b      	lsls	r3, r3, #2
 80059b4:	18d2      	adds	r2, r2, r3
 80059b6:	216e      	movs	r1, #110	@ 0x6e
 80059b8:	187b      	adds	r3, r7, r1
 80059ba:	8812      	ldrh	r2, [r2, #0]
 80059bc:	801a      	strh	r2, [r3, #0]
 80059be:	187b      	adds	r3, r7, r1
 80059c0:	881a      	ldrh	r2, [r3, #0]
 80059c2:	2380      	movs	r3, #128	@ 0x80
 80059c4:	01db      	lsls	r3, r3, #7
 80059c6:	4013      	ands	r3, r2
 80059c8:	d016      	beq.n	80059f8 <USB_ActivateEndpoint+0x88c>
 80059ca:	687a      	ldr	r2, [r7, #4]
 80059cc:	683b      	ldr	r3, [r7, #0]
 80059ce:	781b      	ldrb	r3, [r3, #0]
 80059d0:	009b      	lsls	r3, r3, #2
 80059d2:	18d3      	adds	r3, r2, r3
 80059d4:	881b      	ldrh	r3, [r3, #0]
 80059d6:	b29a      	uxth	r2, r3
 80059d8:	206c      	movs	r0, #108	@ 0x6c
 80059da:	183b      	adds	r3, r7, r0
 80059dc:	494a      	ldr	r1, [pc, #296]	@ (8005b08 <USB_ActivateEndpoint+0x99c>)
 80059de:	400a      	ands	r2, r1
 80059e0:	801a      	strh	r2, [r3, #0]
 80059e2:	687a      	ldr	r2, [r7, #4]
 80059e4:	683b      	ldr	r3, [r7, #0]
 80059e6:	781b      	ldrb	r3, [r3, #0]
 80059e8:	009b      	lsls	r3, r3, #2
 80059ea:	18d3      	adds	r3, r2, r3
 80059ec:	183a      	adds	r2, r7, r0
 80059ee:	8812      	ldrh	r2, [r2, #0]
 80059f0:	4946      	ldr	r1, [pc, #280]	@ (8005b0c <USB_ActivateEndpoint+0x9a0>)
 80059f2:	430a      	orrs	r2, r1
 80059f4:	b292      	uxth	r2, r2
 80059f6:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80059f8:	687a      	ldr	r2, [r7, #4]
 80059fa:	683b      	ldr	r3, [r7, #0]
 80059fc:	781b      	ldrb	r3, [r3, #0]
 80059fe:	009b      	lsls	r3, r3, #2
 8005a00:	18d2      	adds	r2, r2, r3
 8005a02:	216a      	movs	r1, #106	@ 0x6a
 8005a04:	187b      	adds	r3, r7, r1
 8005a06:	8812      	ldrh	r2, [r2, #0]
 8005a08:	801a      	strh	r2, [r3, #0]
 8005a0a:	187b      	adds	r3, r7, r1
 8005a0c:	881b      	ldrh	r3, [r3, #0]
 8005a0e:	2240      	movs	r2, #64	@ 0x40
 8005a10:	4013      	ands	r3, r2
 8005a12:	d016      	beq.n	8005a42 <USB_ActivateEndpoint+0x8d6>
 8005a14:	687a      	ldr	r2, [r7, #4]
 8005a16:	683b      	ldr	r3, [r7, #0]
 8005a18:	781b      	ldrb	r3, [r3, #0]
 8005a1a:	009b      	lsls	r3, r3, #2
 8005a1c:	18d3      	adds	r3, r2, r3
 8005a1e:	881b      	ldrh	r3, [r3, #0]
 8005a20:	b29a      	uxth	r2, r3
 8005a22:	2068      	movs	r0, #104	@ 0x68
 8005a24:	183b      	adds	r3, r7, r0
 8005a26:	4938      	ldr	r1, [pc, #224]	@ (8005b08 <USB_ActivateEndpoint+0x99c>)
 8005a28:	400a      	ands	r2, r1
 8005a2a:	801a      	strh	r2, [r3, #0]
 8005a2c:	687a      	ldr	r2, [r7, #4]
 8005a2e:	683b      	ldr	r3, [r7, #0]
 8005a30:	781b      	ldrb	r3, [r3, #0]
 8005a32:	009b      	lsls	r3, r3, #2
 8005a34:	18d3      	adds	r3, r2, r3
 8005a36:	183a      	adds	r2, r7, r0
 8005a38:	8812      	ldrh	r2, [r2, #0]
 8005a3a:	4935      	ldr	r1, [pc, #212]	@ (8005b10 <USB_ActivateEndpoint+0x9a4>)
 8005a3c:	430a      	orrs	r2, r1
 8005a3e:	b292      	uxth	r2, r2
 8005a40:	801a      	strh	r2, [r3, #0]

      if (ep->type != EP_TYPE_ISOC)
 8005a42:	683b      	ldr	r3, [r7, #0]
 8005a44:	78db      	ldrb	r3, [r3, #3]
 8005a46:	2b01      	cmp	r3, #1
 8005a48:	d01d      	beq.n	8005a86 <USB_ActivateEndpoint+0x91a>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8005a4a:	687a      	ldr	r2, [r7, #4]
 8005a4c:	683b      	ldr	r3, [r7, #0]
 8005a4e:	781b      	ldrb	r3, [r3, #0]
 8005a50:	009b      	lsls	r3, r3, #2
 8005a52:	18d3      	adds	r3, r2, r3
 8005a54:	881b      	ldrh	r3, [r3, #0]
 8005a56:	b29a      	uxth	r2, r3
 8005a58:	2064      	movs	r0, #100	@ 0x64
 8005a5a:	183b      	adds	r3, r7, r0
 8005a5c:	4929      	ldr	r1, [pc, #164]	@ (8005b04 <USB_ActivateEndpoint+0x998>)
 8005a5e:	400a      	ands	r2, r1
 8005a60:	801a      	strh	r2, [r3, #0]
 8005a62:	183b      	adds	r3, r7, r0
 8005a64:	183a      	adds	r2, r7, r0
 8005a66:	8812      	ldrh	r2, [r2, #0]
 8005a68:	2120      	movs	r1, #32
 8005a6a:	404a      	eors	r2, r1
 8005a6c:	801a      	strh	r2, [r3, #0]
 8005a6e:	687a      	ldr	r2, [r7, #4]
 8005a70:	683b      	ldr	r3, [r7, #0]
 8005a72:	781b      	ldrb	r3, [r3, #0]
 8005a74:	009b      	lsls	r3, r3, #2
 8005a76:	18d3      	adds	r3, r2, r3
 8005a78:	183a      	adds	r2, r7, r0
 8005a7a:	8812      	ldrh	r2, [r2, #0]
 8005a7c:	4920      	ldr	r1, [pc, #128]	@ (8005b00 <USB_ActivateEndpoint+0x994>)
 8005a7e:	430a      	orrs	r2, r1
 8005a80:	b292      	uxth	r2, r2
 8005a82:	801a      	strh	r2, [r3, #0]
 8005a84:	e016      	b.n	8005ab4 <USB_ActivateEndpoint+0x948>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8005a86:	687a      	ldr	r2, [r7, #4]
 8005a88:	683b      	ldr	r3, [r7, #0]
 8005a8a:	781b      	ldrb	r3, [r3, #0]
 8005a8c:	009b      	lsls	r3, r3, #2
 8005a8e:	18d3      	adds	r3, r2, r3
 8005a90:	881b      	ldrh	r3, [r3, #0]
 8005a92:	b29a      	uxth	r2, r3
 8005a94:	2066      	movs	r0, #102	@ 0x66
 8005a96:	183b      	adds	r3, r7, r0
 8005a98:	491a      	ldr	r1, [pc, #104]	@ (8005b04 <USB_ActivateEndpoint+0x998>)
 8005a9a:	400a      	ands	r2, r1
 8005a9c:	801a      	strh	r2, [r3, #0]
 8005a9e:	687a      	ldr	r2, [r7, #4]
 8005aa0:	683b      	ldr	r3, [r7, #0]
 8005aa2:	781b      	ldrb	r3, [r3, #0]
 8005aa4:	009b      	lsls	r3, r3, #2
 8005aa6:	18d3      	adds	r3, r2, r3
 8005aa8:	183a      	adds	r2, r7, r0
 8005aaa:	8812      	ldrh	r2, [r2, #0]
 8005aac:	4914      	ldr	r1, [pc, #80]	@ (8005b00 <USB_ActivateEndpoint+0x994>)
 8005aae:	430a      	orrs	r2, r1
 8005ab0:	b292      	uxth	r2, r2
 8005ab2:	801a      	strh	r2, [r3, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8005ab4:	687a      	ldr	r2, [r7, #4]
 8005ab6:	683b      	ldr	r3, [r7, #0]
 8005ab8:	781b      	ldrb	r3, [r3, #0]
 8005aba:	009b      	lsls	r3, r3, #2
 8005abc:	18d3      	adds	r3, r2, r3
 8005abe:	881b      	ldrh	r3, [r3, #0]
 8005ac0:	b29a      	uxth	r2, r3
 8005ac2:	2062      	movs	r0, #98	@ 0x62
 8005ac4:	183b      	adds	r3, r7, r0
 8005ac6:	490d      	ldr	r1, [pc, #52]	@ (8005afc <USB_ActivateEndpoint+0x990>)
 8005ac8:	400a      	ands	r2, r1
 8005aca:	801a      	strh	r2, [r3, #0]
 8005acc:	687a      	ldr	r2, [r7, #4]
 8005ace:	683b      	ldr	r3, [r7, #0]
 8005ad0:	781b      	ldrb	r3, [r3, #0]
 8005ad2:	009b      	lsls	r3, r3, #2
 8005ad4:	18d3      	adds	r3, r2, r3
 8005ad6:	183a      	adds	r2, r7, r0
 8005ad8:	8812      	ldrh	r2, [r2, #0]
 8005ada:	4909      	ldr	r1, [pc, #36]	@ (8005b00 <USB_ActivateEndpoint+0x994>)
 8005adc:	430a      	orrs	r2, r1
 8005ade:	b292      	uxth	r2, r2
 8005ae0:	801a      	strh	r2, [r3, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 8005ae2:	2397      	movs	r3, #151	@ 0x97
 8005ae4:	18fb      	adds	r3, r7, r3
 8005ae6:	781b      	ldrb	r3, [r3, #0]
}
 8005ae8:	0018      	movs	r0, r3
 8005aea:	46bd      	mov	sp, r7
 8005aec:	b026      	add	sp, #152	@ 0x98
 8005aee:	bd80      	pop	{r7, pc}
 8005af0:	00000402 	.word	0x00000402
 8005af4:	00000406 	.word	0x00000406
 8005af8:	ffff8000 	.word	0xffff8000
 8005afc:	ffffbf8f 	.word	0xffffbf8f
 8005b00:	ffff8080 	.word	0xffff8080
 8005b04:	ffff8fbf 	.word	0xffff8fbf
 8005b08:	ffff8f8f 	.word	0xffff8f8f
 8005b0c:	ffffc080 	.word	0xffffc080
 8005b10:	ffff80c0 	.word	0xffff80c0

08005b14 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8005b14:	b580      	push	{r7, lr}
 8005b16:	b08c      	sub	sp, #48	@ 0x30
 8005b18:	af00      	add	r7, sp, #0
 8005b1a:	6078      	str	r0, [r7, #4]
 8005b1c:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8005b1e:	683b      	ldr	r3, [r7, #0]
 8005b20:	7b1b      	ldrb	r3, [r3, #12]
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	d000      	beq.n	8005b28 <USB_DeactivateEndpoint+0x14>
 8005b26:	e07e      	b.n	8005c26 <USB_DeactivateEndpoint+0x112>
  {
    if (ep->is_in != 0U)
 8005b28:	683b      	ldr	r3, [r7, #0]
 8005b2a:	785b      	ldrb	r3, [r3, #1]
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	d03c      	beq.n	8005baa <USB_DeactivateEndpoint+0x96>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005b30:	687a      	ldr	r2, [r7, #4]
 8005b32:	683b      	ldr	r3, [r7, #0]
 8005b34:	781b      	ldrb	r3, [r3, #0]
 8005b36:	009b      	lsls	r3, r3, #2
 8005b38:	18d2      	adds	r2, r2, r3
 8005b3a:	210c      	movs	r1, #12
 8005b3c:	187b      	adds	r3, r7, r1
 8005b3e:	8812      	ldrh	r2, [r2, #0]
 8005b40:	801a      	strh	r2, [r3, #0]
 8005b42:	187b      	adds	r3, r7, r1
 8005b44:	881b      	ldrh	r3, [r3, #0]
 8005b46:	2240      	movs	r2, #64	@ 0x40
 8005b48:	4013      	ands	r3, r2
 8005b4a:	d016      	beq.n	8005b7a <USB_DeactivateEndpoint+0x66>
 8005b4c:	687a      	ldr	r2, [r7, #4]
 8005b4e:	683b      	ldr	r3, [r7, #0]
 8005b50:	781b      	ldrb	r3, [r3, #0]
 8005b52:	009b      	lsls	r3, r3, #2
 8005b54:	18d3      	adds	r3, r2, r3
 8005b56:	881b      	ldrh	r3, [r3, #0]
 8005b58:	b29a      	uxth	r2, r3
 8005b5a:	200a      	movs	r0, #10
 8005b5c:	183b      	adds	r3, r7, r0
 8005b5e:	49c7      	ldr	r1, [pc, #796]	@ (8005e7c <USB_DeactivateEndpoint+0x368>)
 8005b60:	400a      	ands	r2, r1
 8005b62:	801a      	strh	r2, [r3, #0]
 8005b64:	687a      	ldr	r2, [r7, #4]
 8005b66:	683b      	ldr	r3, [r7, #0]
 8005b68:	781b      	ldrb	r3, [r3, #0]
 8005b6a:	009b      	lsls	r3, r3, #2
 8005b6c:	18d3      	adds	r3, r2, r3
 8005b6e:	183a      	adds	r2, r7, r0
 8005b70:	8812      	ldrh	r2, [r2, #0]
 8005b72:	49c3      	ldr	r1, [pc, #780]	@ (8005e80 <USB_DeactivateEndpoint+0x36c>)
 8005b74:	430a      	orrs	r2, r1
 8005b76:	b292      	uxth	r2, r2
 8005b78:	801a      	strh	r2, [r3, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8005b7a:	687a      	ldr	r2, [r7, #4]
 8005b7c:	683b      	ldr	r3, [r7, #0]
 8005b7e:	781b      	ldrb	r3, [r3, #0]
 8005b80:	009b      	lsls	r3, r3, #2
 8005b82:	18d3      	adds	r3, r2, r3
 8005b84:	881b      	ldrh	r3, [r3, #0]
 8005b86:	b29a      	uxth	r2, r3
 8005b88:	2008      	movs	r0, #8
 8005b8a:	183b      	adds	r3, r7, r0
 8005b8c:	49bd      	ldr	r1, [pc, #756]	@ (8005e84 <USB_DeactivateEndpoint+0x370>)
 8005b8e:	400a      	ands	r2, r1
 8005b90:	801a      	strh	r2, [r3, #0]
 8005b92:	687a      	ldr	r2, [r7, #4]
 8005b94:	683b      	ldr	r3, [r7, #0]
 8005b96:	781b      	ldrb	r3, [r3, #0]
 8005b98:	009b      	lsls	r3, r3, #2
 8005b9a:	18d3      	adds	r3, r2, r3
 8005b9c:	183a      	adds	r2, r7, r0
 8005b9e:	8812      	ldrh	r2, [r2, #0]
 8005ba0:	49b9      	ldr	r1, [pc, #740]	@ (8005e88 <USB_DeactivateEndpoint+0x374>)
 8005ba2:	430a      	orrs	r2, r1
 8005ba4:	b292      	uxth	r2, r2
 8005ba6:	801a      	strh	r2, [r3, #0]
 8005ba8:	e163      	b.n	8005e72 <USB_DeactivateEndpoint+0x35e>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8005baa:	687a      	ldr	r2, [r7, #4]
 8005bac:	683b      	ldr	r3, [r7, #0]
 8005bae:	781b      	ldrb	r3, [r3, #0]
 8005bb0:	009b      	lsls	r3, r3, #2
 8005bb2:	18d2      	adds	r2, r2, r3
 8005bb4:	2112      	movs	r1, #18
 8005bb6:	187b      	adds	r3, r7, r1
 8005bb8:	8812      	ldrh	r2, [r2, #0]
 8005bba:	801a      	strh	r2, [r3, #0]
 8005bbc:	187b      	adds	r3, r7, r1
 8005bbe:	881a      	ldrh	r2, [r3, #0]
 8005bc0:	2380      	movs	r3, #128	@ 0x80
 8005bc2:	01db      	lsls	r3, r3, #7
 8005bc4:	4013      	ands	r3, r2
 8005bc6:	d016      	beq.n	8005bf6 <USB_DeactivateEndpoint+0xe2>
 8005bc8:	687a      	ldr	r2, [r7, #4]
 8005bca:	683b      	ldr	r3, [r7, #0]
 8005bcc:	781b      	ldrb	r3, [r3, #0]
 8005bce:	009b      	lsls	r3, r3, #2
 8005bd0:	18d3      	adds	r3, r2, r3
 8005bd2:	881b      	ldrh	r3, [r3, #0]
 8005bd4:	b29a      	uxth	r2, r3
 8005bd6:	2010      	movs	r0, #16
 8005bd8:	183b      	adds	r3, r7, r0
 8005bda:	49a8      	ldr	r1, [pc, #672]	@ (8005e7c <USB_DeactivateEndpoint+0x368>)
 8005bdc:	400a      	ands	r2, r1
 8005bde:	801a      	strh	r2, [r3, #0]
 8005be0:	687a      	ldr	r2, [r7, #4]
 8005be2:	683b      	ldr	r3, [r7, #0]
 8005be4:	781b      	ldrb	r3, [r3, #0]
 8005be6:	009b      	lsls	r3, r3, #2
 8005be8:	18d3      	adds	r3, r2, r3
 8005bea:	183a      	adds	r2, r7, r0
 8005bec:	8812      	ldrh	r2, [r2, #0]
 8005bee:	49a7      	ldr	r1, [pc, #668]	@ (8005e8c <USB_DeactivateEndpoint+0x378>)
 8005bf0:	430a      	orrs	r2, r1
 8005bf2:	b292      	uxth	r2, r2
 8005bf4:	801a      	strh	r2, [r3, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8005bf6:	687a      	ldr	r2, [r7, #4]
 8005bf8:	683b      	ldr	r3, [r7, #0]
 8005bfa:	781b      	ldrb	r3, [r3, #0]
 8005bfc:	009b      	lsls	r3, r3, #2
 8005bfe:	18d3      	adds	r3, r2, r3
 8005c00:	881b      	ldrh	r3, [r3, #0]
 8005c02:	b29a      	uxth	r2, r3
 8005c04:	200e      	movs	r0, #14
 8005c06:	183b      	adds	r3, r7, r0
 8005c08:	49a1      	ldr	r1, [pc, #644]	@ (8005e90 <USB_DeactivateEndpoint+0x37c>)
 8005c0a:	400a      	ands	r2, r1
 8005c0c:	801a      	strh	r2, [r3, #0]
 8005c0e:	687a      	ldr	r2, [r7, #4]
 8005c10:	683b      	ldr	r3, [r7, #0]
 8005c12:	781b      	ldrb	r3, [r3, #0]
 8005c14:	009b      	lsls	r3, r3, #2
 8005c16:	18d3      	adds	r3, r2, r3
 8005c18:	183a      	adds	r2, r7, r0
 8005c1a:	8812      	ldrh	r2, [r2, #0]
 8005c1c:	499a      	ldr	r1, [pc, #616]	@ (8005e88 <USB_DeactivateEndpoint+0x374>)
 8005c1e:	430a      	orrs	r2, r1
 8005c20:	b292      	uxth	r2, r2
 8005c22:	801a      	strh	r2, [r3, #0]
 8005c24:	e125      	b.n	8005e72 <USB_DeactivateEndpoint+0x35e>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 8005c26:	683b      	ldr	r3, [r7, #0]
 8005c28:	785b      	ldrb	r3, [r3, #1]
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	d000      	beq.n	8005c30 <USB_DeactivateEndpoint+0x11c>
 8005c2e:	e090      	b.n	8005d52 <USB_DeactivateEndpoint+0x23e>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8005c30:	687a      	ldr	r2, [r7, #4]
 8005c32:	683b      	ldr	r3, [r7, #0]
 8005c34:	781b      	ldrb	r3, [r3, #0]
 8005c36:	009b      	lsls	r3, r3, #2
 8005c38:	18d2      	adds	r2, r2, r3
 8005c3a:	2120      	movs	r1, #32
 8005c3c:	187b      	adds	r3, r7, r1
 8005c3e:	8812      	ldrh	r2, [r2, #0]
 8005c40:	801a      	strh	r2, [r3, #0]
 8005c42:	187b      	adds	r3, r7, r1
 8005c44:	881a      	ldrh	r2, [r3, #0]
 8005c46:	2380      	movs	r3, #128	@ 0x80
 8005c48:	01db      	lsls	r3, r3, #7
 8005c4a:	4013      	ands	r3, r2
 8005c4c:	d016      	beq.n	8005c7c <USB_DeactivateEndpoint+0x168>
 8005c4e:	687a      	ldr	r2, [r7, #4]
 8005c50:	683b      	ldr	r3, [r7, #0]
 8005c52:	781b      	ldrb	r3, [r3, #0]
 8005c54:	009b      	lsls	r3, r3, #2
 8005c56:	18d3      	adds	r3, r2, r3
 8005c58:	881b      	ldrh	r3, [r3, #0]
 8005c5a:	b29a      	uxth	r2, r3
 8005c5c:	201e      	movs	r0, #30
 8005c5e:	183b      	adds	r3, r7, r0
 8005c60:	4986      	ldr	r1, [pc, #536]	@ (8005e7c <USB_DeactivateEndpoint+0x368>)
 8005c62:	400a      	ands	r2, r1
 8005c64:	801a      	strh	r2, [r3, #0]
 8005c66:	687a      	ldr	r2, [r7, #4]
 8005c68:	683b      	ldr	r3, [r7, #0]
 8005c6a:	781b      	ldrb	r3, [r3, #0]
 8005c6c:	009b      	lsls	r3, r3, #2
 8005c6e:	18d3      	adds	r3, r2, r3
 8005c70:	183a      	adds	r2, r7, r0
 8005c72:	8812      	ldrh	r2, [r2, #0]
 8005c74:	4985      	ldr	r1, [pc, #532]	@ (8005e8c <USB_DeactivateEndpoint+0x378>)
 8005c76:	430a      	orrs	r2, r1
 8005c78:	b292      	uxth	r2, r2
 8005c7a:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005c7c:	687a      	ldr	r2, [r7, #4]
 8005c7e:	683b      	ldr	r3, [r7, #0]
 8005c80:	781b      	ldrb	r3, [r3, #0]
 8005c82:	009b      	lsls	r3, r3, #2
 8005c84:	18d2      	adds	r2, r2, r3
 8005c86:	211c      	movs	r1, #28
 8005c88:	187b      	adds	r3, r7, r1
 8005c8a:	8812      	ldrh	r2, [r2, #0]
 8005c8c:	801a      	strh	r2, [r3, #0]
 8005c8e:	187b      	adds	r3, r7, r1
 8005c90:	881b      	ldrh	r3, [r3, #0]
 8005c92:	2240      	movs	r2, #64	@ 0x40
 8005c94:	4013      	ands	r3, r2
 8005c96:	d016      	beq.n	8005cc6 <USB_DeactivateEndpoint+0x1b2>
 8005c98:	687a      	ldr	r2, [r7, #4]
 8005c9a:	683b      	ldr	r3, [r7, #0]
 8005c9c:	781b      	ldrb	r3, [r3, #0]
 8005c9e:	009b      	lsls	r3, r3, #2
 8005ca0:	18d3      	adds	r3, r2, r3
 8005ca2:	881b      	ldrh	r3, [r3, #0]
 8005ca4:	b29a      	uxth	r2, r3
 8005ca6:	201a      	movs	r0, #26
 8005ca8:	183b      	adds	r3, r7, r0
 8005caa:	4974      	ldr	r1, [pc, #464]	@ (8005e7c <USB_DeactivateEndpoint+0x368>)
 8005cac:	400a      	ands	r2, r1
 8005cae:	801a      	strh	r2, [r3, #0]
 8005cb0:	687a      	ldr	r2, [r7, #4]
 8005cb2:	683b      	ldr	r3, [r7, #0]
 8005cb4:	781b      	ldrb	r3, [r3, #0]
 8005cb6:	009b      	lsls	r3, r3, #2
 8005cb8:	18d3      	adds	r3, r2, r3
 8005cba:	183a      	adds	r2, r7, r0
 8005cbc:	8812      	ldrh	r2, [r2, #0]
 8005cbe:	4970      	ldr	r1, [pc, #448]	@ (8005e80 <USB_DeactivateEndpoint+0x36c>)
 8005cc0:	430a      	orrs	r2, r1
 8005cc2:	b292      	uxth	r2, r2
 8005cc4:	801a      	strh	r2, [r3, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 8005cc6:	687a      	ldr	r2, [r7, #4]
 8005cc8:	683b      	ldr	r3, [r7, #0]
 8005cca:	781b      	ldrb	r3, [r3, #0]
 8005ccc:	009b      	lsls	r3, r3, #2
 8005cce:	18d3      	adds	r3, r2, r3
 8005cd0:	881b      	ldrh	r3, [r3, #0]
 8005cd2:	b29a      	uxth	r2, r3
 8005cd4:	2018      	movs	r0, #24
 8005cd6:	183b      	adds	r3, r7, r0
 8005cd8:	4968      	ldr	r1, [pc, #416]	@ (8005e7c <USB_DeactivateEndpoint+0x368>)
 8005cda:	400a      	ands	r2, r1
 8005cdc:	801a      	strh	r2, [r3, #0]
 8005cde:	687a      	ldr	r2, [r7, #4]
 8005ce0:	683b      	ldr	r3, [r7, #0]
 8005ce2:	781b      	ldrb	r3, [r3, #0]
 8005ce4:	009b      	lsls	r3, r3, #2
 8005ce6:	18d3      	adds	r3, r2, r3
 8005ce8:	183a      	adds	r2, r7, r0
 8005cea:	8812      	ldrh	r2, [r2, #0]
 8005cec:	4964      	ldr	r1, [pc, #400]	@ (8005e80 <USB_DeactivateEndpoint+0x36c>)
 8005cee:	430a      	orrs	r2, r1
 8005cf0:	b292      	uxth	r2, r2
 8005cf2:	801a      	strh	r2, [r3, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8005cf4:	687a      	ldr	r2, [r7, #4]
 8005cf6:	683b      	ldr	r3, [r7, #0]
 8005cf8:	781b      	ldrb	r3, [r3, #0]
 8005cfa:	009b      	lsls	r3, r3, #2
 8005cfc:	18d3      	adds	r3, r2, r3
 8005cfe:	881b      	ldrh	r3, [r3, #0]
 8005d00:	b29a      	uxth	r2, r3
 8005d02:	2016      	movs	r0, #22
 8005d04:	183b      	adds	r3, r7, r0
 8005d06:	4962      	ldr	r1, [pc, #392]	@ (8005e90 <USB_DeactivateEndpoint+0x37c>)
 8005d08:	400a      	ands	r2, r1
 8005d0a:	801a      	strh	r2, [r3, #0]
 8005d0c:	687a      	ldr	r2, [r7, #4]
 8005d0e:	683b      	ldr	r3, [r7, #0]
 8005d10:	781b      	ldrb	r3, [r3, #0]
 8005d12:	009b      	lsls	r3, r3, #2
 8005d14:	18d3      	adds	r3, r2, r3
 8005d16:	183a      	adds	r2, r7, r0
 8005d18:	8812      	ldrh	r2, [r2, #0]
 8005d1a:	495b      	ldr	r1, [pc, #364]	@ (8005e88 <USB_DeactivateEndpoint+0x374>)
 8005d1c:	430a      	orrs	r2, r1
 8005d1e:	b292      	uxth	r2, r2
 8005d20:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8005d22:	687a      	ldr	r2, [r7, #4]
 8005d24:	683b      	ldr	r3, [r7, #0]
 8005d26:	781b      	ldrb	r3, [r3, #0]
 8005d28:	009b      	lsls	r3, r3, #2
 8005d2a:	18d3      	adds	r3, r2, r3
 8005d2c:	881b      	ldrh	r3, [r3, #0]
 8005d2e:	b29a      	uxth	r2, r3
 8005d30:	2014      	movs	r0, #20
 8005d32:	183b      	adds	r3, r7, r0
 8005d34:	4953      	ldr	r1, [pc, #332]	@ (8005e84 <USB_DeactivateEndpoint+0x370>)
 8005d36:	400a      	ands	r2, r1
 8005d38:	801a      	strh	r2, [r3, #0]
 8005d3a:	687a      	ldr	r2, [r7, #4]
 8005d3c:	683b      	ldr	r3, [r7, #0]
 8005d3e:	781b      	ldrb	r3, [r3, #0]
 8005d40:	009b      	lsls	r3, r3, #2
 8005d42:	18d3      	adds	r3, r2, r3
 8005d44:	183a      	adds	r2, r7, r0
 8005d46:	8812      	ldrh	r2, [r2, #0]
 8005d48:	494f      	ldr	r1, [pc, #316]	@ (8005e88 <USB_DeactivateEndpoint+0x374>)
 8005d4a:	430a      	orrs	r2, r1
 8005d4c:	b292      	uxth	r2, r2
 8005d4e:	801a      	strh	r2, [r3, #0]
 8005d50:	e08f      	b.n	8005e72 <USB_DeactivateEndpoint+0x35e>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8005d52:	687a      	ldr	r2, [r7, #4]
 8005d54:	683b      	ldr	r3, [r7, #0]
 8005d56:	781b      	ldrb	r3, [r3, #0]
 8005d58:	009b      	lsls	r3, r3, #2
 8005d5a:	18d2      	adds	r2, r2, r3
 8005d5c:	212e      	movs	r1, #46	@ 0x2e
 8005d5e:	187b      	adds	r3, r7, r1
 8005d60:	8812      	ldrh	r2, [r2, #0]
 8005d62:	801a      	strh	r2, [r3, #0]
 8005d64:	187b      	adds	r3, r7, r1
 8005d66:	881a      	ldrh	r2, [r3, #0]
 8005d68:	2380      	movs	r3, #128	@ 0x80
 8005d6a:	01db      	lsls	r3, r3, #7
 8005d6c:	4013      	ands	r3, r2
 8005d6e:	d016      	beq.n	8005d9e <USB_DeactivateEndpoint+0x28a>
 8005d70:	687a      	ldr	r2, [r7, #4]
 8005d72:	683b      	ldr	r3, [r7, #0]
 8005d74:	781b      	ldrb	r3, [r3, #0]
 8005d76:	009b      	lsls	r3, r3, #2
 8005d78:	18d3      	adds	r3, r2, r3
 8005d7a:	881b      	ldrh	r3, [r3, #0]
 8005d7c:	b29a      	uxth	r2, r3
 8005d7e:	202c      	movs	r0, #44	@ 0x2c
 8005d80:	183b      	adds	r3, r7, r0
 8005d82:	493e      	ldr	r1, [pc, #248]	@ (8005e7c <USB_DeactivateEndpoint+0x368>)
 8005d84:	400a      	ands	r2, r1
 8005d86:	801a      	strh	r2, [r3, #0]
 8005d88:	687a      	ldr	r2, [r7, #4]
 8005d8a:	683b      	ldr	r3, [r7, #0]
 8005d8c:	781b      	ldrb	r3, [r3, #0]
 8005d8e:	009b      	lsls	r3, r3, #2
 8005d90:	18d3      	adds	r3, r2, r3
 8005d92:	183a      	adds	r2, r7, r0
 8005d94:	8812      	ldrh	r2, [r2, #0]
 8005d96:	493d      	ldr	r1, [pc, #244]	@ (8005e8c <USB_DeactivateEndpoint+0x378>)
 8005d98:	430a      	orrs	r2, r1
 8005d9a:	b292      	uxth	r2, r2
 8005d9c:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005d9e:	687a      	ldr	r2, [r7, #4]
 8005da0:	683b      	ldr	r3, [r7, #0]
 8005da2:	781b      	ldrb	r3, [r3, #0]
 8005da4:	009b      	lsls	r3, r3, #2
 8005da6:	18d2      	adds	r2, r2, r3
 8005da8:	212a      	movs	r1, #42	@ 0x2a
 8005daa:	187b      	adds	r3, r7, r1
 8005dac:	8812      	ldrh	r2, [r2, #0]
 8005dae:	801a      	strh	r2, [r3, #0]
 8005db0:	187b      	adds	r3, r7, r1
 8005db2:	881b      	ldrh	r3, [r3, #0]
 8005db4:	2240      	movs	r2, #64	@ 0x40
 8005db6:	4013      	ands	r3, r2
 8005db8:	d016      	beq.n	8005de8 <USB_DeactivateEndpoint+0x2d4>
 8005dba:	687a      	ldr	r2, [r7, #4]
 8005dbc:	683b      	ldr	r3, [r7, #0]
 8005dbe:	781b      	ldrb	r3, [r3, #0]
 8005dc0:	009b      	lsls	r3, r3, #2
 8005dc2:	18d3      	adds	r3, r2, r3
 8005dc4:	881b      	ldrh	r3, [r3, #0]
 8005dc6:	b29a      	uxth	r2, r3
 8005dc8:	2028      	movs	r0, #40	@ 0x28
 8005dca:	183b      	adds	r3, r7, r0
 8005dcc:	492b      	ldr	r1, [pc, #172]	@ (8005e7c <USB_DeactivateEndpoint+0x368>)
 8005dce:	400a      	ands	r2, r1
 8005dd0:	801a      	strh	r2, [r3, #0]
 8005dd2:	687a      	ldr	r2, [r7, #4]
 8005dd4:	683b      	ldr	r3, [r7, #0]
 8005dd6:	781b      	ldrb	r3, [r3, #0]
 8005dd8:	009b      	lsls	r3, r3, #2
 8005dda:	18d3      	adds	r3, r2, r3
 8005ddc:	183a      	adds	r2, r7, r0
 8005dde:	8812      	ldrh	r2, [r2, #0]
 8005de0:	4927      	ldr	r1, [pc, #156]	@ (8005e80 <USB_DeactivateEndpoint+0x36c>)
 8005de2:	430a      	orrs	r2, r1
 8005de4:	b292      	uxth	r2, r2
 8005de6:	801a      	strh	r2, [r3, #0]
      PCD_RX_DTOG(USBx, ep->num);
 8005de8:	687a      	ldr	r2, [r7, #4]
 8005dea:	683b      	ldr	r3, [r7, #0]
 8005dec:	781b      	ldrb	r3, [r3, #0]
 8005dee:	009b      	lsls	r3, r3, #2
 8005df0:	18d3      	adds	r3, r2, r3
 8005df2:	881b      	ldrh	r3, [r3, #0]
 8005df4:	b29a      	uxth	r2, r3
 8005df6:	2026      	movs	r0, #38	@ 0x26
 8005df8:	183b      	adds	r3, r7, r0
 8005dfa:	4920      	ldr	r1, [pc, #128]	@ (8005e7c <USB_DeactivateEndpoint+0x368>)
 8005dfc:	400a      	ands	r2, r1
 8005dfe:	801a      	strh	r2, [r3, #0]
 8005e00:	687a      	ldr	r2, [r7, #4]
 8005e02:	683b      	ldr	r3, [r7, #0]
 8005e04:	781b      	ldrb	r3, [r3, #0]
 8005e06:	009b      	lsls	r3, r3, #2
 8005e08:	18d3      	adds	r3, r2, r3
 8005e0a:	183a      	adds	r2, r7, r0
 8005e0c:	8812      	ldrh	r2, [r2, #0]
 8005e0e:	491f      	ldr	r1, [pc, #124]	@ (8005e8c <USB_DeactivateEndpoint+0x378>)
 8005e10:	430a      	orrs	r2, r1
 8005e12:	b292      	uxth	r2, r2
 8005e14:	801a      	strh	r2, [r3, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8005e16:	687a      	ldr	r2, [r7, #4]
 8005e18:	683b      	ldr	r3, [r7, #0]
 8005e1a:	781b      	ldrb	r3, [r3, #0]
 8005e1c:	009b      	lsls	r3, r3, #2
 8005e1e:	18d3      	adds	r3, r2, r3
 8005e20:	881b      	ldrh	r3, [r3, #0]
 8005e22:	b29a      	uxth	r2, r3
 8005e24:	2024      	movs	r0, #36	@ 0x24
 8005e26:	183b      	adds	r3, r7, r0
 8005e28:	4916      	ldr	r1, [pc, #88]	@ (8005e84 <USB_DeactivateEndpoint+0x370>)
 8005e2a:	400a      	ands	r2, r1
 8005e2c:	801a      	strh	r2, [r3, #0]
 8005e2e:	687a      	ldr	r2, [r7, #4]
 8005e30:	683b      	ldr	r3, [r7, #0]
 8005e32:	781b      	ldrb	r3, [r3, #0]
 8005e34:	009b      	lsls	r3, r3, #2
 8005e36:	18d3      	adds	r3, r2, r3
 8005e38:	183a      	adds	r2, r7, r0
 8005e3a:	8812      	ldrh	r2, [r2, #0]
 8005e3c:	4912      	ldr	r1, [pc, #72]	@ (8005e88 <USB_DeactivateEndpoint+0x374>)
 8005e3e:	430a      	orrs	r2, r1
 8005e40:	b292      	uxth	r2, r2
 8005e42:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8005e44:	687a      	ldr	r2, [r7, #4]
 8005e46:	683b      	ldr	r3, [r7, #0]
 8005e48:	781b      	ldrb	r3, [r3, #0]
 8005e4a:	009b      	lsls	r3, r3, #2
 8005e4c:	18d3      	adds	r3, r2, r3
 8005e4e:	881b      	ldrh	r3, [r3, #0]
 8005e50:	b29a      	uxth	r2, r3
 8005e52:	2022      	movs	r0, #34	@ 0x22
 8005e54:	183b      	adds	r3, r7, r0
 8005e56:	490e      	ldr	r1, [pc, #56]	@ (8005e90 <USB_DeactivateEndpoint+0x37c>)
 8005e58:	400a      	ands	r2, r1
 8005e5a:	801a      	strh	r2, [r3, #0]
 8005e5c:	687a      	ldr	r2, [r7, #4]
 8005e5e:	683b      	ldr	r3, [r7, #0]
 8005e60:	781b      	ldrb	r3, [r3, #0]
 8005e62:	009b      	lsls	r3, r3, #2
 8005e64:	18d3      	adds	r3, r2, r3
 8005e66:	183a      	adds	r2, r7, r0
 8005e68:	8812      	ldrh	r2, [r2, #0]
 8005e6a:	4907      	ldr	r1, [pc, #28]	@ (8005e88 <USB_DeactivateEndpoint+0x374>)
 8005e6c:	430a      	orrs	r2, r1
 8005e6e:	b292      	uxth	r2, r2
 8005e70:	801a      	strh	r2, [r3, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8005e72:	2300      	movs	r3, #0
}
 8005e74:	0018      	movs	r0, r3
 8005e76:	46bd      	mov	sp, r7
 8005e78:	b00c      	add	sp, #48	@ 0x30
 8005e7a:	bd80      	pop	{r7, pc}
 8005e7c:	ffff8f8f 	.word	0xffff8f8f
 8005e80:	ffff80c0 	.word	0xffff80c0
 8005e84:	ffff8fbf 	.word	0xffff8fbf
 8005e88:	ffff8080 	.word	0xffff8080
 8005e8c:	ffffc080 	.word	0xffffc080
 8005e90:	ffffbf8f 	.word	0xffffbf8f

08005e94 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8005e94:	b5b0      	push	{r4, r5, r7, lr}
 8005e96:	b0ac      	sub	sp, #176	@ 0xb0
 8005e98:	af00      	add	r7, sp, #0
 8005e9a:	6078      	str	r0, [r7, #4]
 8005e9c:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 8005e9e:	683b      	ldr	r3, [r7, #0]
 8005ea0:	785b      	ldrb	r3, [r3, #1]
 8005ea2:	2b01      	cmp	r3, #1
 8005ea4:	d001      	beq.n	8005eaa <USB_EPStartXfer+0x16>
 8005ea6:	f000 fd07 	bl	80068b8 <USB_EPStartXfer+0xa24>
  {
    /* Multi packet transfer */
    if (ep->xfer_len > ep->maxpacket)
 8005eaa:	683b      	ldr	r3, [r7, #0]
 8005eac:	699a      	ldr	r2, [r3, #24]
 8005eae:	683b      	ldr	r3, [r7, #0]
 8005eb0:	691b      	ldr	r3, [r3, #16]
 8005eb2:	429a      	cmp	r2, r3
 8005eb4:	d905      	bls.n	8005ec2 <USB_EPStartXfer+0x2e>
    {
      len = ep->maxpacket;
 8005eb6:	683b      	ldr	r3, [r7, #0]
 8005eb8:	691b      	ldr	r3, [r3, #16]
 8005eba:	22ac      	movs	r2, #172	@ 0xac
 8005ebc:	18ba      	adds	r2, r7, r2
 8005ebe:	6013      	str	r3, [r2, #0]
 8005ec0:	e004      	b.n	8005ecc <USB_EPStartXfer+0x38>
    }
    else
    {
      len = ep->xfer_len;
 8005ec2:	683b      	ldr	r3, [r7, #0]
 8005ec4:	699b      	ldr	r3, [r3, #24]
 8005ec6:	22ac      	movs	r2, #172	@ 0xac
 8005ec8:	18ba      	adds	r2, r7, r2
 8005eca:	6013      	str	r3, [r2, #0]
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 8005ecc:	683b      	ldr	r3, [r7, #0]
 8005ece:	7b1b      	ldrb	r3, [r3, #12]
 8005ed0:	2b00      	cmp	r3, #0
 8005ed2:	d124      	bne.n	8005f1e <USB_EPStartXfer+0x8a>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8005ed4:	683b      	ldr	r3, [r7, #0]
 8005ed6:	6959      	ldr	r1, [r3, #20]
 8005ed8:	683b      	ldr	r3, [r7, #0]
 8005eda:	88da      	ldrh	r2, [r3, #6]
 8005edc:	24ac      	movs	r4, #172	@ 0xac
 8005ede:	193b      	adds	r3, r7, r4
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	b29b      	uxth	r3, r3
 8005ee4:	6878      	ldr	r0, [r7, #4]
 8005ee6:	f000 fef5 	bl	8006cd4 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	613b      	str	r3, [r7, #16]
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	2250      	movs	r2, #80	@ 0x50
 8005ef2:	5a9b      	ldrh	r3, [r3, r2]
 8005ef4:	b29b      	uxth	r3, r3
 8005ef6:	001a      	movs	r2, r3
 8005ef8:	693b      	ldr	r3, [r7, #16]
 8005efa:	189b      	adds	r3, r3, r2
 8005efc:	613b      	str	r3, [r7, #16]
 8005efe:	683b      	ldr	r3, [r7, #0]
 8005f00:	781b      	ldrb	r3, [r3, #0]
 8005f02:	00da      	lsls	r2, r3, #3
 8005f04:	693b      	ldr	r3, [r7, #16]
 8005f06:	18d3      	adds	r3, r2, r3
 8005f08:	4acf      	ldr	r2, [pc, #828]	@ (8006248 <USB_EPStartXfer+0x3b4>)
 8005f0a:	4694      	mov	ip, r2
 8005f0c:	4463      	add	r3, ip
 8005f0e:	60fb      	str	r3, [r7, #12]
 8005f10:	193b      	adds	r3, r7, r4
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	b29a      	uxth	r2, r3
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	801a      	strh	r2, [r3, #0]
 8005f1a:	f000 fca9 	bl	8006870 <USB_EPStartXfer+0x9dc>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 8005f1e:	683b      	ldr	r3, [r7, #0]
 8005f20:	78db      	ldrb	r3, [r3, #3]
 8005f22:	2b02      	cmp	r3, #2
 8005f24:	d000      	beq.n	8005f28 <USB_EPStartXfer+0x94>
 8005f26:	e347      	b.n	80065b8 <USB_EPStartXfer+0x724>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 8005f28:	683b      	ldr	r3, [r7, #0]
 8005f2a:	6a1a      	ldr	r2, [r3, #32]
 8005f2c:	683b      	ldr	r3, [r7, #0]
 8005f2e:	691b      	ldr	r3, [r3, #16]
 8005f30:	429a      	cmp	r2, r3
 8005f32:	d800      	bhi.n	8005f36 <USB_EPStartXfer+0xa2>
 8005f34:	e2f0      	b.n	8006518 <USB_EPStartXfer+0x684>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8005f36:	687a      	ldr	r2, [r7, #4]
 8005f38:	683b      	ldr	r3, [r7, #0]
 8005f3a:	781b      	ldrb	r3, [r3, #0]
 8005f3c:	009b      	lsls	r3, r3, #2
 8005f3e:	18d3      	adds	r3, r2, r3
 8005f40:	881b      	ldrh	r3, [r3, #0]
 8005f42:	b29a      	uxth	r2, r3
 8005f44:	2056      	movs	r0, #86	@ 0x56
 8005f46:	183b      	adds	r3, r7, r0
 8005f48:	49c0      	ldr	r1, [pc, #768]	@ (800624c <USB_EPStartXfer+0x3b8>)
 8005f4a:	400a      	ands	r2, r1
 8005f4c:	801a      	strh	r2, [r3, #0]
 8005f4e:	687a      	ldr	r2, [r7, #4]
 8005f50:	683b      	ldr	r3, [r7, #0]
 8005f52:	781b      	ldrb	r3, [r3, #0]
 8005f54:	009b      	lsls	r3, r3, #2
 8005f56:	18d3      	adds	r3, r2, r3
 8005f58:	183a      	adds	r2, r7, r0
 8005f5a:	8812      	ldrh	r2, [r2, #0]
 8005f5c:	49bc      	ldr	r1, [pc, #752]	@ (8006250 <USB_EPStartXfer+0x3bc>)
 8005f5e:	430a      	orrs	r2, r1
 8005f60:	b292      	uxth	r2, r2
 8005f62:	801a      	strh	r2, [r3, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 8005f64:	683b      	ldr	r3, [r7, #0]
 8005f66:	6a1a      	ldr	r2, [r3, #32]
 8005f68:	21ac      	movs	r1, #172	@ 0xac
 8005f6a:	187b      	adds	r3, r7, r1
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	1ad2      	subs	r2, r2, r3
 8005f70:	683b      	ldr	r3, [r7, #0]
 8005f72:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8005f74:	687a      	ldr	r2, [r7, #4]
 8005f76:	683b      	ldr	r3, [r7, #0]
 8005f78:	781b      	ldrb	r3, [r3, #0]
 8005f7a:	009b      	lsls	r3, r3, #2
 8005f7c:	18d3      	adds	r3, r2, r3
 8005f7e:	881b      	ldrh	r3, [r3, #0]
 8005f80:	b29b      	uxth	r3, r3
 8005f82:	001a      	movs	r2, r3
 8005f84:	2340      	movs	r3, #64	@ 0x40
 8005f86:	4013      	ands	r3, r2
 8005f88:	d100      	bne.n	8005f8c <USB_EPStartXfer+0xf8>
 8005f8a:	e167      	b.n	800625c <USB_EPStartXfer+0x3c8>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	633b      	str	r3, [r7, #48]	@ 0x30
 8005f90:	683b      	ldr	r3, [r7, #0]
 8005f92:	785b      	ldrb	r3, [r3, #1]
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	d16c      	bne.n	8006072 <USB_EPStartXfer+0x1de>
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	2250      	movs	r2, #80	@ 0x50
 8005fa0:	5a9b      	ldrh	r3, [r3, r2]
 8005fa2:	b29b      	uxth	r3, r3
 8005fa4:	001a      	movs	r2, r3
 8005fa6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005fa8:	189b      	adds	r3, r3, r2
 8005faa:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005fac:	683b      	ldr	r3, [r7, #0]
 8005fae:	781b      	ldrb	r3, [r3, #0]
 8005fb0:	00da      	lsls	r2, r3, #3
 8005fb2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005fb4:	18d3      	adds	r3, r2, r3
 8005fb6:	4aa7      	ldr	r2, [pc, #668]	@ (8006254 <USB_EPStartXfer+0x3c0>)
 8005fb8:	4694      	mov	ip, r2
 8005fba:	4463      	add	r3, ip
 8005fbc:	627b      	str	r3, [r7, #36]	@ 0x24
 8005fbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fc0:	881b      	ldrh	r3, [r3, #0]
 8005fc2:	b29b      	uxth	r3, r3
 8005fc4:	059b      	lsls	r3, r3, #22
 8005fc6:	0d9b      	lsrs	r3, r3, #22
 8005fc8:	b29a      	uxth	r2, r3
 8005fca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fcc:	801a      	strh	r2, [r3, #0]
 8005fce:	187b      	adds	r3, r7, r1
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	d108      	bne.n	8005fe8 <USB_EPStartXfer+0x154>
 8005fd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fd8:	881b      	ldrh	r3, [r3, #0]
 8005fda:	b29b      	uxth	r3, r3
 8005fdc:	4a9e      	ldr	r2, [pc, #632]	@ (8006258 <USB_EPStartXfer+0x3c4>)
 8005fde:	4313      	orrs	r3, r2
 8005fe0:	b29a      	uxth	r2, r3
 8005fe2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fe4:	801a      	strh	r2, [r3, #0]
 8005fe6:	e05f      	b.n	80060a8 <USB_EPStartXfer+0x214>
 8005fe8:	22ac      	movs	r2, #172	@ 0xac
 8005fea:	18bb      	adds	r3, r7, r2
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	2b3e      	cmp	r3, #62	@ 0x3e
 8005ff0:	d81d      	bhi.n	800602e <USB_EPStartXfer+0x19a>
 8005ff2:	18bb      	adds	r3, r7, r2
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	085b      	lsrs	r3, r3, #1
 8005ff8:	21a8      	movs	r1, #168	@ 0xa8
 8005ffa:	1878      	adds	r0, r7, r1
 8005ffc:	6003      	str	r3, [r0, #0]
 8005ffe:	18bb      	adds	r3, r7, r2
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	2201      	movs	r2, #1
 8006004:	4013      	ands	r3, r2
 8006006:	d004      	beq.n	8006012 <USB_EPStartXfer+0x17e>
 8006008:	187b      	adds	r3, r7, r1
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	3301      	adds	r3, #1
 800600e:	187a      	adds	r2, r7, r1
 8006010:	6013      	str	r3, [r2, #0]
 8006012:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006014:	881b      	ldrh	r3, [r3, #0]
 8006016:	b29a      	uxth	r2, r3
 8006018:	23a8      	movs	r3, #168	@ 0xa8
 800601a:	18fb      	adds	r3, r7, r3
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	b29b      	uxth	r3, r3
 8006020:	029b      	lsls	r3, r3, #10
 8006022:	b29b      	uxth	r3, r3
 8006024:	4313      	orrs	r3, r2
 8006026:	b29a      	uxth	r2, r3
 8006028:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800602a:	801a      	strh	r2, [r3, #0]
 800602c:	e03c      	b.n	80060a8 <USB_EPStartXfer+0x214>
 800602e:	22ac      	movs	r2, #172	@ 0xac
 8006030:	18bb      	adds	r3, r7, r2
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	095b      	lsrs	r3, r3, #5
 8006036:	21a8      	movs	r1, #168	@ 0xa8
 8006038:	1878      	adds	r0, r7, r1
 800603a:	6003      	str	r3, [r0, #0]
 800603c:	18bb      	adds	r3, r7, r2
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	221f      	movs	r2, #31
 8006042:	4013      	ands	r3, r2
 8006044:	d104      	bne.n	8006050 <USB_EPStartXfer+0x1bc>
 8006046:	187b      	adds	r3, r7, r1
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	3b01      	subs	r3, #1
 800604c:	187a      	adds	r2, r7, r1
 800604e:	6013      	str	r3, [r2, #0]
 8006050:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006052:	881b      	ldrh	r3, [r3, #0]
 8006054:	b29a      	uxth	r2, r3
 8006056:	23a8      	movs	r3, #168	@ 0xa8
 8006058:	18fb      	adds	r3, r7, r3
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	b29b      	uxth	r3, r3
 800605e:	029b      	lsls	r3, r3, #10
 8006060:	b29b      	uxth	r3, r3
 8006062:	4313      	orrs	r3, r2
 8006064:	b29b      	uxth	r3, r3
 8006066:	4a7c      	ldr	r2, [pc, #496]	@ (8006258 <USB_EPStartXfer+0x3c4>)
 8006068:	4313      	orrs	r3, r2
 800606a:	b29a      	uxth	r2, r3
 800606c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800606e:	801a      	strh	r2, [r3, #0]
 8006070:	e01a      	b.n	80060a8 <USB_EPStartXfer+0x214>
 8006072:	683b      	ldr	r3, [r7, #0]
 8006074:	785b      	ldrb	r3, [r3, #1]
 8006076:	2b01      	cmp	r3, #1
 8006078:	d116      	bne.n	80060a8 <USB_EPStartXfer+0x214>
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	2250      	movs	r2, #80	@ 0x50
 800607e:	5a9b      	ldrh	r3, [r3, r2]
 8006080:	b29b      	uxth	r3, r3
 8006082:	001a      	movs	r2, r3
 8006084:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006086:	189b      	adds	r3, r3, r2
 8006088:	633b      	str	r3, [r7, #48]	@ 0x30
 800608a:	683b      	ldr	r3, [r7, #0]
 800608c:	781b      	ldrb	r3, [r3, #0]
 800608e:	00da      	lsls	r2, r3, #3
 8006090:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006092:	18d3      	adds	r3, r2, r3
 8006094:	4a6f      	ldr	r2, [pc, #444]	@ (8006254 <USB_EPStartXfer+0x3c0>)
 8006096:	4694      	mov	ip, r2
 8006098:	4463      	add	r3, ip
 800609a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800609c:	23ac      	movs	r3, #172	@ 0xac
 800609e:	18fb      	adds	r3, r7, r3
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	b29a      	uxth	r2, r3
 80060a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80060a6:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 80060a8:	2076      	movs	r0, #118	@ 0x76
 80060aa:	183b      	adds	r3, r7, r0
 80060ac:	683a      	ldr	r2, [r7, #0]
 80060ae:	8952      	ldrh	r2, [r2, #10]
 80060b0:	801a      	strh	r2, [r3, #0]

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80060b2:	683b      	ldr	r3, [r7, #0]
 80060b4:	6959      	ldr	r1, [r3, #20]
 80060b6:	25ac      	movs	r5, #172	@ 0xac
 80060b8:	197b      	adds	r3, r7, r5
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	b29c      	uxth	r4, r3
 80060be:	183b      	adds	r3, r7, r0
 80060c0:	881a      	ldrh	r2, [r3, #0]
 80060c2:	6878      	ldr	r0, [r7, #4]
 80060c4:	0023      	movs	r3, r4
 80060c6:	f000 fe05 	bl	8006cd4 <USB_WritePMA>
            ep->xfer_buff += len;
 80060ca:	683b      	ldr	r3, [r7, #0]
 80060cc:	695a      	ldr	r2, [r3, #20]
 80060ce:	197b      	adds	r3, r7, r5
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	18d2      	adds	r2, r2, r3
 80060d4:	683b      	ldr	r3, [r7, #0]
 80060d6:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 80060d8:	683b      	ldr	r3, [r7, #0]
 80060da:	6a1a      	ldr	r2, [r3, #32]
 80060dc:	683b      	ldr	r3, [r7, #0]
 80060de:	691b      	ldr	r3, [r3, #16]
 80060e0:	429a      	cmp	r2, r3
 80060e2:	d907      	bls.n	80060f4 <USB_EPStartXfer+0x260>
            {
              ep->xfer_len_db -= len;
 80060e4:	683b      	ldr	r3, [r7, #0]
 80060e6:	6a1a      	ldr	r2, [r3, #32]
 80060e8:	197b      	adds	r3, r7, r5
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	1ad2      	subs	r2, r2, r3
 80060ee:	683b      	ldr	r3, [r7, #0]
 80060f0:	621a      	str	r2, [r3, #32]
 80060f2:	e007      	b.n	8006104 <USB_EPStartXfer+0x270>
            }
            else
            {
              len = ep->xfer_len_db;
 80060f4:	683b      	ldr	r3, [r7, #0]
 80060f6:	6a1b      	ldr	r3, [r3, #32]
 80060f8:	22ac      	movs	r2, #172	@ 0xac
 80060fa:	18ba      	adds	r2, r7, r2
 80060fc:	6013      	str	r3, [r2, #0]
              ep->xfer_len_db = 0U;
 80060fe:	683b      	ldr	r3, [r7, #0]
 8006100:	2200      	movs	r2, #0
 8006102:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8006104:	683b      	ldr	r3, [r7, #0]
 8006106:	785b      	ldrb	r3, [r3, #1]
 8006108:	2b00      	cmp	r3, #0
 800610a:	d16d      	bne.n	80061e8 <USB_EPStartXfer+0x354>
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	61bb      	str	r3, [r7, #24]
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	2250      	movs	r2, #80	@ 0x50
 8006114:	5a9b      	ldrh	r3, [r3, r2]
 8006116:	b29b      	uxth	r3, r3
 8006118:	001a      	movs	r2, r3
 800611a:	69bb      	ldr	r3, [r7, #24]
 800611c:	189b      	adds	r3, r3, r2
 800611e:	61bb      	str	r3, [r7, #24]
 8006120:	683b      	ldr	r3, [r7, #0]
 8006122:	781b      	ldrb	r3, [r3, #0]
 8006124:	00da      	lsls	r2, r3, #3
 8006126:	69bb      	ldr	r3, [r7, #24]
 8006128:	18d3      	adds	r3, r2, r3
 800612a:	4a47      	ldr	r2, [pc, #284]	@ (8006248 <USB_EPStartXfer+0x3b4>)
 800612c:	4694      	mov	ip, r2
 800612e:	4463      	add	r3, ip
 8006130:	617b      	str	r3, [r7, #20]
 8006132:	697b      	ldr	r3, [r7, #20]
 8006134:	881b      	ldrh	r3, [r3, #0]
 8006136:	b29b      	uxth	r3, r3
 8006138:	059b      	lsls	r3, r3, #22
 800613a:	0d9b      	lsrs	r3, r3, #22
 800613c:	b29a      	uxth	r2, r3
 800613e:	697b      	ldr	r3, [r7, #20]
 8006140:	801a      	strh	r2, [r3, #0]
 8006142:	23ac      	movs	r3, #172	@ 0xac
 8006144:	18fb      	adds	r3, r7, r3
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	2b00      	cmp	r3, #0
 800614a:	d108      	bne.n	800615e <USB_EPStartXfer+0x2ca>
 800614c:	697b      	ldr	r3, [r7, #20]
 800614e:	881b      	ldrh	r3, [r3, #0]
 8006150:	b29b      	uxth	r3, r3
 8006152:	4a41      	ldr	r2, [pc, #260]	@ (8006258 <USB_EPStartXfer+0x3c4>)
 8006154:	4313      	orrs	r3, r2
 8006156:	b29a      	uxth	r2, r3
 8006158:	697b      	ldr	r3, [r7, #20]
 800615a:	801a      	strh	r2, [r3, #0]
 800615c:	e061      	b.n	8006222 <USB_EPStartXfer+0x38e>
 800615e:	22ac      	movs	r2, #172	@ 0xac
 8006160:	18bb      	adds	r3, r7, r2
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	2b3e      	cmp	r3, #62	@ 0x3e
 8006166:	d81d      	bhi.n	80061a4 <USB_EPStartXfer+0x310>
 8006168:	18bb      	adds	r3, r7, r2
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	085b      	lsrs	r3, r3, #1
 800616e:	21a4      	movs	r1, #164	@ 0xa4
 8006170:	1878      	adds	r0, r7, r1
 8006172:	6003      	str	r3, [r0, #0]
 8006174:	18bb      	adds	r3, r7, r2
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	2201      	movs	r2, #1
 800617a:	4013      	ands	r3, r2
 800617c:	d004      	beq.n	8006188 <USB_EPStartXfer+0x2f4>
 800617e:	187b      	adds	r3, r7, r1
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	3301      	adds	r3, #1
 8006184:	187a      	adds	r2, r7, r1
 8006186:	6013      	str	r3, [r2, #0]
 8006188:	697b      	ldr	r3, [r7, #20]
 800618a:	881b      	ldrh	r3, [r3, #0]
 800618c:	b29a      	uxth	r2, r3
 800618e:	23a4      	movs	r3, #164	@ 0xa4
 8006190:	18fb      	adds	r3, r7, r3
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	b29b      	uxth	r3, r3
 8006196:	029b      	lsls	r3, r3, #10
 8006198:	b29b      	uxth	r3, r3
 800619a:	4313      	orrs	r3, r2
 800619c:	b29a      	uxth	r2, r3
 800619e:	697b      	ldr	r3, [r7, #20]
 80061a0:	801a      	strh	r2, [r3, #0]
 80061a2:	e03e      	b.n	8006222 <USB_EPStartXfer+0x38e>
 80061a4:	22ac      	movs	r2, #172	@ 0xac
 80061a6:	18bb      	adds	r3, r7, r2
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	095b      	lsrs	r3, r3, #5
 80061ac:	21a4      	movs	r1, #164	@ 0xa4
 80061ae:	1878      	adds	r0, r7, r1
 80061b0:	6003      	str	r3, [r0, #0]
 80061b2:	18bb      	adds	r3, r7, r2
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	221f      	movs	r2, #31
 80061b8:	4013      	ands	r3, r2
 80061ba:	d104      	bne.n	80061c6 <USB_EPStartXfer+0x332>
 80061bc:	187b      	adds	r3, r7, r1
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	3b01      	subs	r3, #1
 80061c2:	187a      	adds	r2, r7, r1
 80061c4:	6013      	str	r3, [r2, #0]
 80061c6:	697b      	ldr	r3, [r7, #20]
 80061c8:	881b      	ldrh	r3, [r3, #0]
 80061ca:	b29a      	uxth	r2, r3
 80061cc:	23a4      	movs	r3, #164	@ 0xa4
 80061ce:	18fb      	adds	r3, r7, r3
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	b29b      	uxth	r3, r3
 80061d4:	029b      	lsls	r3, r3, #10
 80061d6:	b29b      	uxth	r3, r3
 80061d8:	4313      	orrs	r3, r2
 80061da:	b29b      	uxth	r3, r3
 80061dc:	4a1e      	ldr	r2, [pc, #120]	@ (8006258 <USB_EPStartXfer+0x3c4>)
 80061de:	4313      	orrs	r3, r2
 80061e0:	b29a      	uxth	r2, r3
 80061e2:	697b      	ldr	r3, [r7, #20]
 80061e4:	801a      	strh	r2, [r3, #0]
 80061e6:	e01c      	b.n	8006222 <USB_EPStartXfer+0x38e>
 80061e8:	683b      	ldr	r3, [r7, #0]
 80061ea:	785b      	ldrb	r3, [r3, #1]
 80061ec:	2b01      	cmp	r3, #1
 80061ee:	d118      	bne.n	8006222 <USB_EPStartXfer+0x38e>
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	623b      	str	r3, [r7, #32]
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	2250      	movs	r2, #80	@ 0x50
 80061f8:	5a9b      	ldrh	r3, [r3, r2]
 80061fa:	b29b      	uxth	r3, r3
 80061fc:	001a      	movs	r2, r3
 80061fe:	6a3b      	ldr	r3, [r7, #32]
 8006200:	189b      	adds	r3, r3, r2
 8006202:	623b      	str	r3, [r7, #32]
 8006204:	683b      	ldr	r3, [r7, #0]
 8006206:	781b      	ldrb	r3, [r3, #0]
 8006208:	00da      	lsls	r2, r3, #3
 800620a:	6a3b      	ldr	r3, [r7, #32]
 800620c:	18d3      	adds	r3, r2, r3
 800620e:	4a0e      	ldr	r2, [pc, #56]	@ (8006248 <USB_EPStartXfer+0x3b4>)
 8006210:	4694      	mov	ip, r2
 8006212:	4463      	add	r3, ip
 8006214:	61fb      	str	r3, [r7, #28]
 8006216:	23ac      	movs	r3, #172	@ 0xac
 8006218:	18fb      	adds	r3, r7, r3
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	b29a      	uxth	r2, r3
 800621e:	69fb      	ldr	r3, [r7, #28]
 8006220:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8006222:	2076      	movs	r0, #118	@ 0x76
 8006224:	183b      	adds	r3, r7, r0
 8006226:	683a      	ldr	r2, [r7, #0]
 8006228:	8912      	ldrh	r2, [r2, #8]
 800622a:	801a      	strh	r2, [r3, #0]

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800622c:	683b      	ldr	r3, [r7, #0]
 800622e:	6959      	ldr	r1, [r3, #20]
 8006230:	23ac      	movs	r3, #172	@ 0xac
 8006232:	18fb      	adds	r3, r7, r3
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	b29c      	uxth	r4, r3
 8006238:	183b      	adds	r3, r7, r0
 800623a:	881a      	ldrh	r2, [r3, #0]
 800623c:	6878      	ldr	r0, [r7, #4]
 800623e:	0023      	movs	r3, r4
 8006240:	f000 fd48 	bl	8006cd4 <USB_WritePMA>
 8006244:	e314      	b.n	8006870 <USB_EPStartXfer+0x9dc>
 8006246:	46c0      	nop			@ (mov r8, r8)
 8006248:	00000402 	.word	0x00000402
 800624c:	ffff8f8f 	.word	0xffff8f8f
 8006250:	ffff8180 	.word	0xffff8180
 8006254:	00000406 	.word	0x00000406
 8006258:	ffff8000 	.word	0xffff8000
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800625c:	683b      	ldr	r3, [r7, #0]
 800625e:	785b      	ldrb	r3, [r3, #1]
 8006260:	2b00      	cmp	r3, #0
 8006262:	d16d      	bne.n	8006340 <USB_EPStartXfer+0x4ac>
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	2250      	movs	r2, #80	@ 0x50
 800626c:	5a9b      	ldrh	r3, [r3, r2]
 800626e:	b29b      	uxth	r3, r3
 8006270:	001a      	movs	r2, r3
 8006272:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006274:	189b      	adds	r3, r3, r2
 8006276:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006278:	683b      	ldr	r3, [r7, #0]
 800627a:	781b      	ldrb	r3, [r3, #0]
 800627c:	00da      	lsls	r2, r3, #3
 800627e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006280:	18d3      	adds	r3, r2, r3
 8006282:	4ac8      	ldr	r2, [pc, #800]	@ (80065a4 <USB_EPStartXfer+0x710>)
 8006284:	4694      	mov	ip, r2
 8006286:	4463      	add	r3, ip
 8006288:	647b      	str	r3, [r7, #68]	@ 0x44
 800628a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800628c:	881b      	ldrh	r3, [r3, #0]
 800628e:	b29b      	uxth	r3, r3
 8006290:	059b      	lsls	r3, r3, #22
 8006292:	0d9b      	lsrs	r3, r3, #22
 8006294:	b29a      	uxth	r2, r3
 8006296:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006298:	801a      	strh	r2, [r3, #0]
 800629a:	23ac      	movs	r3, #172	@ 0xac
 800629c:	18fb      	adds	r3, r7, r3
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	d108      	bne.n	80062b6 <USB_EPStartXfer+0x422>
 80062a4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80062a6:	881b      	ldrh	r3, [r3, #0]
 80062a8:	b29b      	uxth	r3, r3
 80062aa:	4abf      	ldr	r2, [pc, #764]	@ (80065a8 <USB_EPStartXfer+0x714>)
 80062ac:	4313      	orrs	r3, r2
 80062ae:	b29a      	uxth	r2, r3
 80062b0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80062b2:	801a      	strh	r2, [r3, #0]
 80062b4:	e061      	b.n	800637a <USB_EPStartXfer+0x4e6>
 80062b6:	22ac      	movs	r2, #172	@ 0xac
 80062b8:	18bb      	adds	r3, r7, r2
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	2b3e      	cmp	r3, #62	@ 0x3e
 80062be:	d81d      	bhi.n	80062fc <USB_EPStartXfer+0x468>
 80062c0:	18bb      	adds	r3, r7, r2
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	085b      	lsrs	r3, r3, #1
 80062c6:	21a0      	movs	r1, #160	@ 0xa0
 80062c8:	1878      	adds	r0, r7, r1
 80062ca:	6003      	str	r3, [r0, #0]
 80062cc:	18bb      	adds	r3, r7, r2
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	2201      	movs	r2, #1
 80062d2:	4013      	ands	r3, r2
 80062d4:	d004      	beq.n	80062e0 <USB_EPStartXfer+0x44c>
 80062d6:	187b      	adds	r3, r7, r1
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	3301      	adds	r3, #1
 80062dc:	187a      	adds	r2, r7, r1
 80062de:	6013      	str	r3, [r2, #0]
 80062e0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80062e2:	881b      	ldrh	r3, [r3, #0]
 80062e4:	b29a      	uxth	r2, r3
 80062e6:	23a0      	movs	r3, #160	@ 0xa0
 80062e8:	18fb      	adds	r3, r7, r3
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	b29b      	uxth	r3, r3
 80062ee:	029b      	lsls	r3, r3, #10
 80062f0:	b29b      	uxth	r3, r3
 80062f2:	4313      	orrs	r3, r2
 80062f4:	b29a      	uxth	r2, r3
 80062f6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80062f8:	801a      	strh	r2, [r3, #0]
 80062fa:	e03e      	b.n	800637a <USB_EPStartXfer+0x4e6>
 80062fc:	22ac      	movs	r2, #172	@ 0xac
 80062fe:	18bb      	adds	r3, r7, r2
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	095b      	lsrs	r3, r3, #5
 8006304:	21a0      	movs	r1, #160	@ 0xa0
 8006306:	1878      	adds	r0, r7, r1
 8006308:	6003      	str	r3, [r0, #0]
 800630a:	18bb      	adds	r3, r7, r2
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	221f      	movs	r2, #31
 8006310:	4013      	ands	r3, r2
 8006312:	d104      	bne.n	800631e <USB_EPStartXfer+0x48a>
 8006314:	187b      	adds	r3, r7, r1
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	3b01      	subs	r3, #1
 800631a:	187a      	adds	r2, r7, r1
 800631c:	6013      	str	r3, [r2, #0]
 800631e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006320:	881b      	ldrh	r3, [r3, #0]
 8006322:	b29a      	uxth	r2, r3
 8006324:	23a0      	movs	r3, #160	@ 0xa0
 8006326:	18fb      	adds	r3, r7, r3
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	b29b      	uxth	r3, r3
 800632c:	029b      	lsls	r3, r3, #10
 800632e:	b29b      	uxth	r3, r3
 8006330:	4313      	orrs	r3, r2
 8006332:	b29b      	uxth	r3, r3
 8006334:	4a9c      	ldr	r2, [pc, #624]	@ (80065a8 <USB_EPStartXfer+0x714>)
 8006336:	4313      	orrs	r3, r2
 8006338:	b29a      	uxth	r2, r3
 800633a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800633c:	801a      	strh	r2, [r3, #0]
 800633e:	e01c      	b.n	800637a <USB_EPStartXfer+0x4e6>
 8006340:	683b      	ldr	r3, [r7, #0]
 8006342:	785b      	ldrb	r3, [r3, #1]
 8006344:	2b01      	cmp	r3, #1
 8006346:	d118      	bne.n	800637a <USB_EPStartXfer+0x4e6>
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	653b      	str	r3, [r7, #80]	@ 0x50
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	2250      	movs	r2, #80	@ 0x50
 8006350:	5a9b      	ldrh	r3, [r3, r2]
 8006352:	b29b      	uxth	r3, r3
 8006354:	001a      	movs	r2, r3
 8006356:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006358:	189b      	adds	r3, r3, r2
 800635a:	653b      	str	r3, [r7, #80]	@ 0x50
 800635c:	683b      	ldr	r3, [r7, #0]
 800635e:	781b      	ldrb	r3, [r3, #0]
 8006360:	00da      	lsls	r2, r3, #3
 8006362:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006364:	18d3      	adds	r3, r2, r3
 8006366:	4a8f      	ldr	r2, [pc, #572]	@ (80065a4 <USB_EPStartXfer+0x710>)
 8006368:	4694      	mov	ip, r2
 800636a:	4463      	add	r3, ip
 800636c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800636e:	23ac      	movs	r3, #172	@ 0xac
 8006370:	18fb      	adds	r3, r7, r3
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	b29a      	uxth	r2, r3
 8006376:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006378:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800637a:	2076      	movs	r0, #118	@ 0x76
 800637c:	183b      	adds	r3, r7, r0
 800637e:	683a      	ldr	r2, [r7, #0]
 8006380:	8912      	ldrh	r2, [r2, #8]
 8006382:	801a      	strh	r2, [r3, #0]

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8006384:	683b      	ldr	r3, [r7, #0]
 8006386:	6959      	ldr	r1, [r3, #20]
 8006388:	25ac      	movs	r5, #172	@ 0xac
 800638a:	197b      	adds	r3, r7, r5
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	b29c      	uxth	r4, r3
 8006390:	183b      	adds	r3, r7, r0
 8006392:	881a      	ldrh	r2, [r3, #0]
 8006394:	6878      	ldr	r0, [r7, #4]
 8006396:	0023      	movs	r3, r4
 8006398:	f000 fc9c 	bl	8006cd4 <USB_WritePMA>
            ep->xfer_buff += len;
 800639c:	683b      	ldr	r3, [r7, #0]
 800639e:	695a      	ldr	r2, [r3, #20]
 80063a0:	197b      	adds	r3, r7, r5
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	18d2      	adds	r2, r2, r3
 80063a6:	683b      	ldr	r3, [r7, #0]
 80063a8:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 80063aa:	683b      	ldr	r3, [r7, #0]
 80063ac:	6a1a      	ldr	r2, [r3, #32]
 80063ae:	683b      	ldr	r3, [r7, #0]
 80063b0:	691b      	ldr	r3, [r3, #16]
 80063b2:	429a      	cmp	r2, r3
 80063b4:	d907      	bls.n	80063c6 <USB_EPStartXfer+0x532>
            {
              ep->xfer_len_db -= len;
 80063b6:	683b      	ldr	r3, [r7, #0]
 80063b8:	6a1a      	ldr	r2, [r3, #32]
 80063ba:	197b      	adds	r3, r7, r5
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	1ad2      	subs	r2, r2, r3
 80063c0:	683b      	ldr	r3, [r7, #0]
 80063c2:	621a      	str	r2, [r3, #32]
 80063c4:	e007      	b.n	80063d6 <USB_EPStartXfer+0x542>
            }
            else
            {
              len = ep->xfer_len_db;
 80063c6:	683b      	ldr	r3, [r7, #0]
 80063c8:	6a1b      	ldr	r3, [r3, #32]
 80063ca:	22ac      	movs	r2, #172	@ 0xac
 80063cc:	18ba      	adds	r2, r7, r2
 80063ce:	6013      	str	r3, [r2, #0]
              ep->xfer_len_db = 0U;
 80063d0:	683b      	ldr	r3, [r7, #0]
 80063d2:	2200      	movs	r2, #0
 80063d4:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	643b      	str	r3, [r7, #64]	@ 0x40
 80063da:	683b      	ldr	r3, [r7, #0]
 80063dc:	785b      	ldrb	r3, [r3, #1]
 80063de:	2b00      	cmp	r3, #0
 80063e0:	d16d      	bne.n	80064be <USB_EPStartXfer+0x62a>
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	63bb      	str	r3, [r7, #56]	@ 0x38
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	2250      	movs	r2, #80	@ 0x50
 80063ea:	5a9b      	ldrh	r3, [r3, r2]
 80063ec:	b29b      	uxth	r3, r3
 80063ee:	001a      	movs	r2, r3
 80063f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80063f2:	189b      	adds	r3, r3, r2
 80063f4:	63bb      	str	r3, [r7, #56]	@ 0x38
 80063f6:	683b      	ldr	r3, [r7, #0]
 80063f8:	781b      	ldrb	r3, [r3, #0]
 80063fa:	00da      	lsls	r2, r3, #3
 80063fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80063fe:	18d3      	adds	r3, r2, r3
 8006400:	4a6a      	ldr	r2, [pc, #424]	@ (80065ac <USB_EPStartXfer+0x718>)
 8006402:	4694      	mov	ip, r2
 8006404:	4463      	add	r3, ip
 8006406:	637b      	str	r3, [r7, #52]	@ 0x34
 8006408:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800640a:	881b      	ldrh	r3, [r3, #0]
 800640c:	b29b      	uxth	r3, r3
 800640e:	059b      	lsls	r3, r3, #22
 8006410:	0d9b      	lsrs	r3, r3, #22
 8006412:	b29a      	uxth	r2, r3
 8006414:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006416:	801a      	strh	r2, [r3, #0]
 8006418:	23ac      	movs	r3, #172	@ 0xac
 800641a:	18fb      	adds	r3, r7, r3
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	2b00      	cmp	r3, #0
 8006420:	d108      	bne.n	8006434 <USB_EPStartXfer+0x5a0>
 8006422:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006424:	881b      	ldrh	r3, [r3, #0]
 8006426:	b29b      	uxth	r3, r3
 8006428:	4a5f      	ldr	r2, [pc, #380]	@ (80065a8 <USB_EPStartXfer+0x714>)
 800642a:	4313      	orrs	r3, r2
 800642c:	b29a      	uxth	r2, r3
 800642e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006430:	801a      	strh	r2, [r3, #0]
 8006432:	e05f      	b.n	80064f4 <USB_EPStartXfer+0x660>
 8006434:	22ac      	movs	r2, #172	@ 0xac
 8006436:	18bb      	adds	r3, r7, r2
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	2b3e      	cmp	r3, #62	@ 0x3e
 800643c:	d81d      	bhi.n	800647a <USB_EPStartXfer+0x5e6>
 800643e:	18bb      	adds	r3, r7, r2
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	085b      	lsrs	r3, r3, #1
 8006444:	219c      	movs	r1, #156	@ 0x9c
 8006446:	1878      	adds	r0, r7, r1
 8006448:	6003      	str	r3, [r0, #0]
 800644a:	18bb      	adds	r3, r7, r2
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	2201      	movs	r2, #1
 8006450:	4013      	ands	r3, r2
 8006452:	d004      	beq.n	800645e <USB_EPStartXfer+0x5ca>
 8006454:	187b      	adds	r3, r7, r1
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	3301      	adds	r3, #1
 800645a:	187a      	adds	r2, r7, r1
 800645c:	6013      	str	r3, [r2, #0]
 800645e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006460:	881b      	ldrh	r3, [r3, #0]
 8006462:	b29a      	uxth	r2, r3
 8006464:	239c      	movs	r3, #156	@ 0x9c
 8006466:	18fb      	adds	r3, r7, r3
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	b29b      	uxth	r3, r3
 800646c:	029b      	lsls	r3, r3, #10
 800646e:	b29b      	uxth	r3, r3
 8006470:	4313      	orrs	r3, r2
 8006472:	b29a      	uxth	r2, r3
 8006474:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006476:	801a      	strh	r2, [r3, #0]
 8006478:	e03c      	b.n	80064f4 <USB_EPStartXfer+0x660>
 800647a:	22ac      	movs	r2, #172	@ 0xac
 800647c:	18bb      	adds	r3, r7, r2
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	095b      	lsrs	r3, r3, #5
 8006482:	219c      	movs	r1, #156	@ 0x9c
 8006484:	1878      	adds	r0, r7, r1
 8006486:	6003      	str	r3, [r0, #0]
 8006488:	18bb      	adds	r3, r7, r2
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	221f      	movs	r2, #31
 800648e:	4013      	ands	r3, r2
 8006490:	d104      	bne.n	800649c <USB_EPStartXfer+0x608>
 8006492:	187b      	adds	r3, r7, r1
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	3b01      	subs	r3, #1
 8006498:	187a      	adds	r2, r7, r1
 800649a:	6013      	str	r3, [r2, #0]
 800649c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800649e:	881b      	ldrh	r3, [r3, #0]
 80064a0:	b29a      	uxth	r2, r3
 80064a2:	239c      	movs	r3, #156	@ 0x9c
 80064a4:	18fb      	adds	r3, r7, r3
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	b29b      	uxth	r3, r3
 80064aa:	029b      	lsls	r3, r3, #10
 80064ac:	b29b      	uxth	r3, r3
 80064ae:	4313      	orrs	r3, r2
 80064b0:	b29b      	uxth	r3, r3
 80064b2:	4a3d      	ldr	r2, [pc, #244]	@ (80065a8 <USB_EPStartXfer+0x714>)
 80064b4:	4313      	orrs	r3, r2
 80064b6:	b29a      	uxth	r2, r3
 80064b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80064ba:	801a      	strh	r2, [r3, #0]
 80064bc:	e01a      	b.n	80064f4 <USB_EPStartXfer+0x660>
 80064be:	683b      	ldr	r3, [r7, #0]
 80064c0:	785b      	ldrb	r3, [r3, #1]
 80064c2:	2b01      	cmp	r3, #1
 80064c4:	d116      	bne.n	80064f4 <USB_EPStartXfer+0x660>
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	2250      	movs	r2, #80	@ 0x50
 80064ca:	5a9b      	ldrh	r3, [r3, r2]
 80064cc:	b29b      	uxth	r3, r3
 80064ce:	001a      	movs	r2, r3
 80064d0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80064d2:	189b      	adds	r3, r3, r2
 80064d4:	643b      	str	r3, [r7, #64]	@ 0x40
 80064d6:	683b      	ldr	r3, [r7, #0]
 80064d8:	781b      	ldrb	r3, [r3, #0]
 80064da:	00da      	lsls	r2, r3, #3
 80064dc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80064de:	18d3      	adds	r3, r2, r3
 80064e0:	4a32      	ldr	r2, [pc, #200]	@ (80065ac <USB_EPStartXfer+0x718>)
 80064e2:	4694      	mov	ip, r2
 80064e4:	4463      	add	r3, ip
 80064e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80064e8:	23ac      	movs	r3, #172	@ 0xac
 80064ea:	18fb      	adds	r3, r7, r3
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	b29a      	uxth	r2, r3
 80064f0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80064f2:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 80064f4:	2076      	movs	r0, #118	@ 0x76
 80064f6:	183b      	adds	r3, r7, r0
 80064f8:	683a      	ldr	r2, [r7, #0]
 80064fa:	8952      	ldrh	r2, [r2, #10]
 80064fc:	801a      	strh	r2, [r3, #0]

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80064fe:	683b      	ldr	r3, [r7, #0]
 8006500:	6959      	ldr	r1, [r3, #20]
 8006502:	23ac      	movs	r3, #172	@ 0xac
 8006504:	18fb      	adds	r3, r7, r3
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	b29c      	uxth	r4, r3
 800650a:	183b      	adds	r3, r7, r0
 800650c:	881a      	ldrh	r2, [r3, #0]
 800650e:	6878      	ldr	r0, [r7, #4]
 8006510:	0023      	movs	r3, r4
 8006512:	f000 fbdf 	bl	8006cd4 <USB_WritePMA>
 8006516:	e1ab      	b.n	8006870 <USB_EPStartXfer+0x9dc>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 8006518:	683b      	ldr	r3, [r7, #0]
 800651a:	6a1b      	ldr	r3, [r3, #32]
 800651c:	20ac      	movs	r0, #172	@ 0xac
 800651e:	183a      	adds	r2, r7, r0
 8006520:	6013      	str	r3, [r2, #0]

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 8006522:	687a      	ldr	r2, [r7, #4]
 8006524:	683b      	ldr	r3, [r7, #0]
 8006526:	781b      	ldrb	r3, [r3, #0]
 8006528:	009b      	lsls	r3, r3, #2
 800652a:	18d3      	adds	r3, r2, r3
 800652c:	881b      	ldrh	r3, [r3, #0]
 800652e:	b29a      	uxth	r2, r3
 8006530:	2462      	movs	r4, #98	@ 0x62
 8006532:	193b      	adds	r3, r7, r4
 8006534:	491e      	ldr	r1, [pc, #120]	@ (80065b0 <USB_EPStartXfer+0x71c>)
 8006536:	400a      	ands	r2, r1
 8006538:	801a      	strh	r2, [r3, #0]
 800653a:	687a      	ldr	r2, [r7, #4]
 800653c:	683b      	ldr	r3, [r7, #0]
 800653e:	781b      	ldrb	r3, [r3, #0]
 8006540:	009b      	lsls	r3, r3, #2
 8006542:	18d3      	adds	r3, r2, r3
 8006544:	193a      	adds	r2, r7, r4
 8006546:	8812      	ldrh	r2, [r2, #0]
 8006548:	491a      	ldr	r1, [pc, #104]	@ (80065b4 <USB_EPStartXfer+0x720>)
 800654a:	430a      	orrs	r2, r1
 800654c:	b292      	uxth	r2, r2
 800654e:	801a      	strh	r2, [r3, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	2250      	movs	r2, #80	@ 0x50
 8006558:	5a9b      	ldrh	r3, [r3, r2]
 800655a:	b29b      	uxth	r3, r3
 800655c:	001a      	movs	r2, r3
 800655e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006560:	189b      	adds	r3, r3, r2
 8006562:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006564:	683b      	ldr	r3, [r7, #0]
 8006566:	781b      	ldrb	r3, [r3, #0]
 8006568:	00da      	lsls	r2, r3, #3
 800656a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800656c:	18d3      	adds	r3, r2, r3
 800656e:	4a0d      	ldr	r2, [pc, #52]	@ (80065a4 <USB_EPStartXfer+0x710>)
 8006570:	4694      	mov	ip, r2
 8006572:	4463      	add	r3, ip
 8006574:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006576:	183b      	adds	r3, r7, r0
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	b29a      	uxth	r2, r3
 800657c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800657e:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8006580:	2576      	movs	r5, #118	@ 0x76
 8006582:	197b      	adds	r3, r7, r5
 8006584:	683a      	ldr	r2, [r7, #0]
 8006586:	8912      	ldrh	r2, [r2, #8]
 8006588:	801a      	strh	r2, [r3, #0]

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800658a:	683b      	ldr	r3, [r7, #0]
 800658c:	6959      	ldr	r1, [r3, #20]
 800658e:	183b      	adds	r3, r7, r0
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	b29c      	uxth	r4, r3
 8006594:	197b      	adds	r3, r7, r5
 8006596:	881a      	ldrh	r2, [r3, #0]
 8006598:	6878      	ldr	r0, [r7, #4]
 800659a:	0023      	movs	r3, r4
 800659c:	f000 fb9a 	bl	8006cd4 <USB_WritePMA>
 80065a0:	e166      	b.n	8006870 <USB_EPStartXfer+0x9dc>
 80065a2:	46c0      	nop			@ (mov r8, r8)
 80065a4:	00000402 	.word	0x00000402
 80065a8:	ffff8000 	.word	0xffff8000
 80065ac:	00000406 	.word	0x00000406
 80065b0:	ffff8e8f 	.word	0xffff8e8f
 80065b4:	ffff8080 	.word	0xffff8080
        }
      }
      else /* Manage isochronous double buffer IN mode */
      {
        /* Each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 80065b8:	683b      	ldr	r3, [r7, #0]
 80065ba:	6a1a      	ldr	r2, [r3, #32]
 80065bc:	21ac      	movs	r1, #172	@ 0xac
 80065be:	187b      	adds	r3, r7, r1
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	1ad2      	subs	r2, r2, r3
 80065c4:	683b      	ldr	r3, [r7, #0]
 80065c6:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 80065c8:	687a      	ldr	r2, [r7, #4]
 80065ca:	683b      	ldr	r3, [r7, #0]
 80065cc:	781b      	ldrb	r3, [r3, #0]
 80065ce:	009b      	lsls	r3, r3, #2
 80065d0:	18d3      	adds	r3, r2, r3
 80065d2:	881b      	ldrh	r3, [r3, #0]
 80065d4:	b29b      	uxth	r3, r3
 80065d6:	001a      	movs	r2, r3
 80065d8:	2340      	movs	r3, #64	@ 0x40
 80065da:	4013      	ands	r3, r2
 80065dc:	d100      	bne.n	80065e0 <USB_EPStartXfer+0x74c>
 80065de:	e09f      	b.n	8006720 <USB_EPStartXfer+0x88c>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	673b      	str	r3, [r7, #112]	@ 0x70
 80065e4:	683b      	ldr	r3, [r7, #0]
 80065e6:	785b      	ldrb	r3, [r3, #1]
 80065e8:	2b00      	cmp	r3, #0
 80065ea:	d16c      	bne.n	80066c6 <USB_EPStartXfer+0x832>
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	66bb      	str	r3, [r7, #104]	@ 0x68
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	2250      	movs	r2, #80	@ 0x50
 80065f4:	5a9b      	ldrh	r3, [r3, r2]
 80065f6:	b29b      	uxth	r3, r3
 80065f8:	001a      	movs	r2, r3
 80065fa:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80065fc:	189b      	adds	r3, r3, r2
 80065fe:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006600:	683b      	ldr	r3, [r7, #0]
 8006602:	781b      	ldrb	r3, [r3, #0]
 8006604:	00da      	lsls	r2, r3, #3
 8006606:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006608:	18d3      	adds	r3, r2, r3
 800660a:	4ad2      	ldr	r2, [pc, #840]	@ (8006954 <USB_EPStartXfer+0xac0>)
 800660c:	4694      	mov	ip, r2
 800660e:	4463      	add	r3, ip
 8006610:	667b      	str	r3, [r7, #100]	@ 0x64
 8006612:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006614:	881b      	ldrh	r3, [r3, #0]
 8006616:	b29b      	uxth	r3, r3
 8006618:	059b      	lsls	r3, r3, #22
 800661a:	0d9b      	lsrs	r3, r3, #22
 800661c:	b29a      	uxth	r2, r3
 800661e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006620:	801a      	strh	r2, [r3, #0]
 8006622:	187b      	adds	r3, r7, r1
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	2b00      	cmp	r3, #0
 8006628:	d108      	bne.n	800663c <USB_EPStartXfer+0x7a8>
 800662a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800662c:	881b      	ldrh	r3, [r3, #0]
 800662e:	b29b      	uxth	r3, r3
 8006630:	4ac9      	ldr	r2, [pc, #804]	@ (8006958 <USB_EPStartXfer+0xac4>)
 8006632:	4313      	orrs	r3, r2
 8006634:	b29a      	uxth	r2, r3
 8006636:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006638:	801a      	strh	r2, [r3, #0]
 800663a:	e05f      	b.n	80066fc <USB_EPStartXfer+0x868>
 800663c:	22ac      	movs	r2, #172	@ 0xac
 800663e:	18bb      	adds	r3, r7, r2
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	2b3e      	cmp	r3, #62	@ 0x3e
 8006644:	d81d      	bhi.n	8006682 <USB_EPStartXfer+0x7ee>
 8006646:	18bb      	adds	r3, r7, r2
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	085b      	lsrs	r3, r3, #1
 800664c:	2198      	movs	r1, #152	@ 0x98
 800664e:	1878      	adds	r0, r7, r1
 8006650:	6003      	str	r3, [r0, #0]
 8006652:	18bb      	adds	r3, r7, r2
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	2201      	movs	r2, #1
 8006658:	4013      	ands	r3, r2
 800665a:	d004      	beq.n	8006666 <USB_EPStartXfer+0x7d2>
 800665c:	187b      	adds	r3, r7, r1
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	3301      	adds	r3, #1
 8006662:	187a      	adds	r2, r7, r1
 8006664:	6013      	str	r3, [r2, #0]
 8006666:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006668:	881b      	ldrh	r3, [r3, #0]
 800666a:	b29a      	uxth	r2, r3
 800666c:	2398      	movs	r3, #152	@ 0x98
 800666e:	18fb      	adds	r3, r7, r3
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	b29b      	uxth	r3, r3
 8006674:	029b      	lsls	r3, r3, #10
 8006676:	b29b      	uxth	r3, r3
 8006678:	4313      	orrs	r3, r2
 800667a:	b29a      	uxth	r2, r3
 800667c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800667e:	801a      	strh	r2, [r3, #0]
 8006680:	e03c      	b.n	80066fc <USB_EPStartXfer+0x868>
 8006682:	22ac      	movs	r2, #172	@ 0xac
 8006684:	18bb      	adds	r3, r7, r2
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	095b      	lsrs	r3, r3, #5
 800668a:	2198      	movs	r1, #152	@ 0x98
 800668c:	1878      	adds	r0, r7, r1
 800668e:	6003      	str	r3, [r0, #0]
 8006690:	18bb      	adds	r3, r7, r2
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	221f      	movs	r2, #31
 8006696:	4013      	ands	r3, r2
 8006698:	d104      	bne.n	80066a4 <USB_EPStartXfer+0x810>
 800669a:	187b      	adds	r3, r7, r1
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	3b01      	subs	r3, #1
 80066a0:	187a      	adds	r2, r7, r1
 80066a2:	6013      	str	r3, [r2, #0]
 80066a4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80066a6:	881b      	ldrh	r3, [r3, #0]
 80066a8:	b29a      	uxth	r2, r3
 80066aa:	2398      	movs	r3, #152	@ 0x98
 80066ac:	18fb      	adds	r3, r7, r3
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	b29b      	uxth	r3, r3
 80066b2:	029b      	lsls	r3, r3, #10
 80066b4:	b29b      	uxth	r3, r3
 80066b6:	4313      	orrs	r3, r2
 80066b8:	b29b      	uxth	r3, r3
 80066ba:	4aa7      	ldr	r2, [pc, #668]	@ (8006958 <USB_EPStartXfer+0xac4>)
 80066bc:	4313      	orrs	r3, r2
 80066be:	b29a      	uxth	r2, r3
 80066c0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80066c2:	801a      	strh	r2, [r3, #0]
 80066c4:	e01a      	b.n	80066fc <USB_EPStartXfer+0x868>
 80066c6:	683b      	ldr	r3, [r7, #0]
 80066c8:	785b      	ldrb	r3, [r3, #1]
 80066ca:	2b01      	cmp	r3, #1
 80066cc:	d116      	bne.n	80066fc <USB_EPStartXfer+0x868>
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	2250      	movs	r2, #80	@ 0x50
 80066d2:	5a9b      	ldrh	r3, [r3, r2]
 80066d4:	b29b      	uxth	r3, r3
 80066d6:	001a      	movs	r2, r3
 80066d8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80066da:	189b      	adds	r3, r3, r2
 80066dc:	673b      	str	r3, [r7, #112]	@ 0x70
 80066de:	683b      	ldr	r3, [r7, #0]
 80066e0:	781b      	ldrb	r3, [r3, #0]
 80066e2:	00da      	lsls	r2, r3, #3
 80066e4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80066e6:	18d3      	adds	r3, r2, r3
 80066e8:	4a9a      	ldr	r2, [pc, #616]	@ (8006954 <USB_EPStartXfer+0xac0>)
 80066ea:	4694      	mov	ip, r2
 80066ec:	4463      	add	r3, ip
 80066ee:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80066f0:	23ac      	movs	r3, #172	@ 0xac
 80066f2:	18fb      	adds	r3, r7, r3
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	b29a      	uxth	r2, r3
 80066f8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80066fa:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 80066fc:	2076      	movs	r0, #118	@ 0x76
 80066fe:	183b      	adds	r3, r7, r0
 8006700:	683a      	ldr	r2, [r7, #0]
 8006702:	8952      	ldrh	r2, [r2, #10]
 8006704:	801a      	strh	r2, [r3, #0]

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8006706:	683b      	ldr	r3, [r7, #0]
 8006708:	6959      	ldr	r1, [r3, #20]
 800670a:	23ac      	movs	r3, #172	@ 0xac
 800670c:	18fb      	adds	r3, r7, r3
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	b29c      	uxth	r4, r3
 8006712:	183b      	adds	r3, r7, r0
 8006714:	881a      	ldrh	r2, [r3, #0]
 8006716:	6878      	ldr	r0, [r7, #4]
 8006718:	0023      	movs	r3, r4
 800671a:	f000 fadb 	bl	8006cd4 <USB_WritePMA>
 800671e:	e0a7      	b.n	8006870 <USB_EPStartXfer+0x9dc>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8006720:	683b      	ldr	r3, [r7, #0]
 8006722:	785b      	ldrb	r3, [r3, #1]
 8006724:	2b00      	cmp	r3, #0
 8006726:	d16d      	bne.n	8006804 <USB_EPStartXfer+0x970>
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	2250      	movs	r2, #80	@ 0x50
 8006730:	5a9b      	ldrh	r3, [r3, r2]
 8006732:	b29b      	uxth	r3, r3
 8006734:	001a      	movs	r2, r3
 8006736:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8006738:	189b      	adds	r3, r3, r2
 800673a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800673c:	683b      	ldr	r3, [r7, #0]
 800673e:	781b      	ldrb	r3, [r3, #0]
 8006740:	00da      	lsls	r2, r3, #3
 8006742:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8006744:	18d3      	adds	r3, r2, r3
 8006746:	4a85      	ldr	r2, [pc, #532]	@ (800695c <USB_EPStartXfer+0xac8>)
 8006748:	4694      	mov	ip, r2
 800674a:	4463      	add	r3, ip
 800674c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800674e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006750:	881b      	ldrh	r3, [r3, #0]
 8006752:	b29b      	uxth	r3, r3
 8006754:	059b      	lsls	r3, r3, #22
 8006756:	0d9b      	lsrs	r3, r3, #22
 8006758:	b29a      	uxth	r2, r3
 800675a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800675c:	801a      	strh	r2, [r3, #0]
 800675e:	23ac      	movs	r3, #172	@ 0xac
 8006760:	18fb      	adds	r3, r7, r3
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	2b00      	cmp	r3, #0
 8006766:	d108      	bne.n	800677a <USB_EPStartXfer+0x8e6>
 8006768:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800676a:	881b      	ldrh	r3, [r3, #0]
 800676c:	b29b      	uxth	r3, r3
 800676e:	4a7a      	ldr	r2, [pc, #488]	@ (8006958 <USB_EPStartXfer+0xac4>)
 8006770:	4313      	orrs	r3, r2
 8006772:	b29a      	uxth	r2, r3
 8006774:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006776:	801a      	strh	r2, [r3, #0]
 8006778:	e069      	b.n	800684e <USB_EPStartXfer+0x9ba>
 800677a:	22ac      	movs	r2, #172	@ 0xac
 800677c:	18bb      	adds	r3, r7, r2
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	2b3e      	cmp	r3, #62	@ 0x3e
 8006782:	d81d      	bhi.n	80067c0 <USB_EPStartXfer+0x92c>
 8006784:	18bb      	adds	r3, r7, r2
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	085b      	lsrs	r3, r3, #1
 800678a:	2194      	movs	r1, #148	@ 0x94
 800678c:	1878      	adds	r0, r7, r1
 800678e:	6003      	str	r3, [r0, #0]
 8006790:	18bb      	adds	r3, r7, r2
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	2201      	movs	r2, #1
 8006796:	4013      	ands	r3, r2
 8006798:	d004      	beq.n	80067a4 <USB_EPStartXfer+0x910>
 800679a:	187b      	adds	r3, r7, r1
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	3301      	adds	r3, #1
 80067a0:	187a      	adds	r2, r7, r1
 80067a2:	6013      	str	r3, [r2, #0]
 80067a4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80067a6:	881b      	ldrh	r3, [r3, #0]
 80067a8:	b29a      	uxth	r2, r3
 80067aa:	2394      	movs	r3, #148	@ 0x94
 80067ac:	18fb      	adds	r3, r7, r3
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	b29b      	uxth	r3, r3
 80067b2:	029b      	lsls	r3, r3, #10
 80067b4:	b29b      	uxth	r3, r3
 80067b6:	4313      	orrs	r3, r2
 80067b8:	b29a      	uxth	r2, r3
 80067ba:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80067bc:	801a      	strh	r2, [r3, #0]
 80067be:	e046      	b.n	800684e <USB_EPStartXfer+0x9ba>
 80067c0:	22ac      	movs	r2, #172	@ 0xac
 80067c2:	18bb      	adds	r3, r7, r2
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	095b      	lsrs	r3, r3, #5
 80067c8:	2194      	movs	r1, #148	@ 0x94
 80067ca:	1878      	adds	r0, r7, r1
 80067cc:	6003      	str	r3, [r0, #0]
 80067ce:	18bb      	adds	r3, r7, r2
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	221f      	movs	r2, #31
 80067d4:	4013      	ands	r3, r2
 80067d6:	d104      	bne.n	80067e2 <USB_EPStartXfer+0x94e>
 80067d8:	187b      	adds	r3, r7, r1
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	3b01      	subs	r3, #1
 80067de:	187a      	adds	r2, r7, r1
 80067e0:	6013      	str	r3, [r2, #0]
 80067e2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80067e4:	881b      	ldrh	r3, [r3, #0]
 80067e6:	b29a      	uxth	r2, r3
 80067e8:	2394      	movs	r3, #148	@ 0x94
 80067ea:	18fb      	adds	r3, r7, r3
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	b29b      	uxth	r3, r3
 80067f0:	029b      	lsls	r3, r3, #10
 80067f2:	b29b      	uxth	r3, r3
 80067f4:	4313      	orrs	r3, r2
 80067f6:	b29b      	uxth	r3, r3
 80067f8:	4a57      	ldr	r2, [pc, #348]	@ (8006958 <USB_EPStartXfer+0xac4>)
 80067fa:	4313      	orrs	r3, r2
 80067fc:	b29a      	uxth	r2, r3
 80067fe:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006800:	801a      	strh	r2, [r3, #0]
 8006802:	e024      	b.n	800684e <USB_EPStartXfer+0x9ba>
 8006804:	683b      	ldr	r3, [r7, #0]
 8006806:	785b      	ldrb	r3, [r3, #1]
 8006808:	2b01      	cmp	r3, #1
 800680a:	d120      	bne.n	800684e <USB_EPStartXfer+0x9ba>
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	2184      	movs	r1, #132	@ 0x84
 8006810:	187a      	adds	r2, r7, r1
 8006812:	6013      	str	r3, [r2, #0]
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	2250      	movs	r2, #80	@ 0x50
 8006818:	5a9b      	ldrh	r3, [r3, r2]
 800681a:	b29b      	uxth	r3, r3
 800681c:	001a      	movs	r2, r3
 800681e:	187b      	adds	r3, r7, r1
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	189b      	adds	r3, r3, r2
 8006824:	187a      	adds	r2, r7, r1
 8006826:	6013      	str	r3, [r2, #0]
 8006828:	683b      	ldr	r3, [r7, #0]
 800682a:	781b      	ldrb	r3, [r3, #0]
 800682c:	00da      	lsls	r2, r3, #3
 800682e:	187b      	adds	r3, r7, r1
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	18d3      	adds	r3, r2, r3
 8006834:	4a49      	ldr	r2, [pc, #292]	@ (800695c <USB_EPStartXfer+0xac8>)
 8006836:	4694      	mov	ip, r2
 8006838:	4463      	add	r3, ip
 800683a:	2180      	movs	r1, #128	@ 0x80
 800683c:	187a      	adds	r2, r7, r1
 800683e:	6013      	str	r3, [r2, #0]
 8006840:	23ac      	movs	r3, #172	@ 0xac
 8006842:	18fb      	adds	r3, r7, r3
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	b29a      	uxth	r2, r3
 8006848:	187b      	adds	r3, r7, r1
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800684e:	2076      	movs	r0, #118	@ 0x76
 8006850:	183b      	adds	r3, r7, r0
 8006852:	683a      	ldr	r2, [r7, #0]
 8006854:	8912      	ldrh	r2, [r2, #8]
 8006856:	801a      	strh	r2, [r3, #0]

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8006858:	683b      	ldr	r3, [r7, #0]
 800685a:	6959      	ldr	r1, [r3, #20]
 800685c:	23ac      	movs	r3, #172	@ 0xac
 800685e:	18fb      	adds	r3, r7, r3
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	b29c      	uxth	r4, r3
 8006864:	183b      	adds	r3, r7, r0
 8006866:	881a      	ldrh	r2, [r3, #0]
 8006868:	6878      	ldr	r0, [r7, #4]
 800686a:	0023      	movs	r3, r4
 800686c:	f000 fa32 	bl	8006cd4 <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8006870:	687a      	ldr	r2, [r7, #4]
 8006872:	683b      	ldr	r3, [r7, #0]
 8006874:	781b      	ldrb	r3, [r3, #0]
 8006876:	009b      	lsls	r3, r3, #2
 8006878:	18d3      	adds	r3, r2, r3
 800687a:	881b      	ldrh	r3, [r3, #0]
 800687c:	b29a      	uxth	r2, r3
 800687e:	200a      	movs	r0, #10
 8006880:	183b      	adds	r3, r7, r0
 8006882:	4937      	ldr	r1, [pc, #220]	@ (8006960 <USB_EPStartXfer+0xacc>)
 8006884:	400a      	ands	r2, r1
 8006886:	801a      	strh	r2, [r3, #0]
 8006888:	183b      	adds	r3, r7, r0
 800688a:	183a      	adds	r2, r7, r0
 800688c:	8812      	ldrh	r2, [r2, #0]
 800688e:	2110      	movs	r1, #16
 8006890:	404a      	eors	r2, r1
 8006892:	801a      	strh	r2, [r3, #0]
 8006894:	183b      	adds	r3, r7, r0
 8006896:	183a      	adds	r2, r7, r0
 8006898:	8812      	ldrh	r2, [r2, #0]
 800689a:	2120      	movs	r1, #32
 800689c:	404a      	eors	r2, r1
 800689e:	801a      	strh	r2, [r3, #0]
 80068a0:	687a      	ldr	r2, [r7, #4]
 80068a2:	683b      	ldr	r3, [r7, #0]
 80068a4:	781b      	ldrb	r3, [r3, #0]
 80068a6:	009b      	lsls	r3, r3, #2
 80068a8:	18d3      	adds	r3, r2, r3
 80068aa:	183a      	adds	r2, r7, r0
 80068ac:	8812      	ldrh	r2, [r2, #0]
 80068ae:	492d      	ldr	r1, [pc, #180]	@ (8006964 <USB_EPStartXfer+0xad0>)
 80068b0:	430a      	orrs	r2, r1
 80068b2:	b292      	uxth	r2, r2
 80068b4:	801a      	strh	r2, [r3, #0]
 80068b6:	e0cc      	b.n	8006a52 <USB_EPStartXfer+0xbbe>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 80068b8:	683b      	ldr	r3, [r7, #0]
 80068ba:	7b1b      	ldrb	r3, [r3, #12]
 80068bc:	2b00      	cmp	r3, #0
 80068be:	d159      	bne.n	8006974 <USB_EPStartXfer+0xae0>
    {
      if ((ep->xfer_len == 0U) && (ep->type == EP_TYPE_CTRL))
 80068c0:	683b      	ldr	r3, [r7, #0]
 80068c2:	699b      	ldr	r3, [r3, #24]
 80068c4:	2b00      	cmp	r3, #0
 80068c6:	d11b      	bne.n	8006900 <USB_EPStartXfer+0xa6c>
 80068c8:	683b      	ldr	r3, [r7, #0]
 80068ca:	78db      	ldrb	r3, [r3, #3]
 80068cc:	2b00      	cmp	r3, #0
 80068ce:	d117      	bne.n	8006900 <USB_EPStartXfer+0xa6c>
      {
        /* This is a status out stage set the OUT_STATUS */
        PCD_SET_OUT_STATUS(USBx, ep->num);
 80068d0:	687a      	ldr	r2, [r7, #4]
 80068d2:	683b      	ldr	r3, [r7, #0]
 80068d4:	781b      	ldrb	r3, [r3, #0]
 80068d6:	009b      	lsls	r3, r3, #2
 80068d8:	18d3      	adds	r3, r2, r3
 80068da:	881b      	ldrh	r3, [r3, #0]
 80068dc:	b29a      	uxth	r2, r3
 80068de:	208e      	movs	r0, #142	@ 0x8e
 80068e0:	183b      	adds	r3, r7, r0
 80068e2:	4921      	ldr	r1, [pc, #132]	@ (8006968 <USB_EPStartXfer+0xad4>)
 80068e4:	400a      	ands	r2, r1
 80068e6:	801a      	strh	r2, [r3, #0]
 80068e8:	687a      	ldr	r2, [r7, #4]
 80068ea:	683b      	ldr	r3, [r7, #0]
 80068ec:	781b      	ldrb	r3, [r3, #0]
 80068ee:	009b      	lsls	r3, r3, #2
 80068f0:	18d3      	adds	r3, r2, r3
 80068f2:	183a      	adds	r2, r7, r0
 80068f4:	8812      	ldrh	r2, [r2, #0]
 80068f6:	491d      	ldr	r1, [pc, #116]	@ (800696c <USB_EPStartXfer+0xad8>)
 80068f8:	430a      	orrs	r2, r1
 80068fa:	b292      	uxth	r2, r2
 80068fc:	801a      	strh	r2, [r3, #0]
 80068fe:	e016      	b.n	800692e <USB_EPStartXfer+0xa9a>
      }
      else
      {
        PCD_CLEAR_OUT_STATUS(USBx, ep->num);
 8006900:	687a      	ldr	r2, [r7, #4]
 8006902:	683b      	ldr	r3, [r7, #0]
 8006904:	781b      	ldrb	r3, [r3, #0]
 8006906:	009b      	lsls	r3, r3, #2
 8006908:	18d3      	adds	r3, r2, r3
 800690a:	881b      	ldrh	r3, [r3, #0]
 800690c:	b29a      	uxth	r2, r3
 800690e:	208c      	movs	r0, #140	@ 0x8c
 8006910:	183b      	adds	r3, r7, r0
 8006912:	4917      	ldr	r1, [pc, #92]	@ (8006970 <USB_EPStartXfer+0xadc>)
 8006914:	400a      	ands	r2, r1
 8006916:	801a      	strh	r2, [r3, #0]
 8006918:	687a      	ldr	r2, [r7, #4]
 800691a:	683b      	ldr	r3, [r7, #0]
 800691c:	781b      	ldrb	r3, [r3, #0]
 800691e:	009b      	lsls	r3, r3, #2
 8006920:	18d3      	adds	r3, r2, r3
 8006922:	183a      	adds	r2, r7, r0
 8006924:	8812      	ldrh	r2, [r2, #0]
 8006926:	490f      	ldr	r1, [pc, #60]	@ (8006964 <USB_EPStartXfer+0xad0>)
 8006928:	430a      	orrs	r2, r1
 800692a:	b292      	uxth	r2, r2
 800692c:	801a      	strh	r2, [r3, #0]
      }

      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 800692e:	683b      	ldr	r3, [r7, #0]
 8006930:	699a      	ldr	r2, [r3, #24]
 8006932:	683b      	ldr	r3, [r7, #0]
 8006934:	691b      	ldr	r3, [r3, #16]
 8006936:	429a      	cmp	r2, r3
 8006938:	d907      	bls.n	800694a <USB_EPStartXfer+0xab6>
      {
        ep->xfer_len -= ep->maxpacket;
 800693a:	683b      	ldr	r3, [r7, #0]
 800693c:	699a      	ldr	r2, [r3, #24]
 800693e:	683b      	ldr	r3, [r7, #0]
 8006940:	691b      	ldr	r3, [r3, #16]
 8006942:	1ad2      	subs	r2, r2, r3
 8006944:	683b      	ldr	r3, [r7, #0]
 8006946:	619a      	str	r2, [r3, #24]
 8006948:	e05e      	b.n	8006a08 <USB_EPStartXfer+0xb74>
      }
      else
      {
        ep->xfer_len = 0U;
 800694a:	683b      	ldr	r3, [r7, #0]
 800694c:	2200      	movs	r2, #0
 800694e:	619a      	str	r2, [r3, #24]
 8006950:	e05a      	b.n	8006a08 <USB_EPStartXfer+0xb74>
 8006952:	46c0      	nop			@ (mov r8, r8)
 8006954:	00000406 	.word	0x00000406
 8006958:	ffff8000 	.word	0xffff8000
 800695c:	00000402 	.word	0x00000402
 8006960:	ffff8fbf 	.word	0xffff8fbf
 8006964:	ffff8080 	.word	0xffff8080
 8006968:	ffff8f8f 	.word	0xffff8f8f
 800696c:	ffff8180 	.word	0xffff8180
 8006970:	ffff8e8f 	.word	0xffff8e8f
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 8006974:	683b      	ldr	r3, [r7, #0]
 8006976:	78db      	ldrb	r3, [r3, #3]
 8006978:	2b02      	cmp	r3, #2
 800697a:	d13b      	bne.n	80069f4 <USB_EPStartXfer+0xb60>
      {
        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 800697c:	683b      	ldr	r3, [r7, #0]
 800697e:	69db      	ldr	r3, [r3, #28]
 8006980:	2b00      	cmp	r3, #0
 8006982:	d041      	beq.n	8006a08 <USB_EPStartXfer+0xb74>
        {
          /* Update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 8006984:	687a      	ldr	r2, [r7, #4]
 8006986:	683b      	ldr	r3, [r7, #0]
 8006988:	781b      	ldrb	r3, [r3, #0]
 800698a:	009b      	lsls	r3, r3, #2
 800698c:	18d2      	adds	r2, r2, r3
 800698e:	2192      	movs	r1, #146	@ 0x92
 8006990:	187b      	adds	r3, r7, r1
 8006992:	8812      	ldrh	r2, [r2, #0]
 8006994:	801a      	strh	r2, [r3, #0]

          /* Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8006996:	187b      	adds	r3, r7, r1
 8006998:	881a      	ldrh	r2, [r3, #0]
 800699a:	2380      	movs	r3, #128	@ 0x80
 800699c:	01db      	lsls	r3, r3, #7
 800699e:	4013      	ands	r3, r2
 80069a0:	d004      	beq.n	80069ac <USB_EPStartXfer+0xb18>
 80069a2:	187b      	adds	r3, r7, r1
 80069a4:	881b      	ldrh	r3, [r3, #0]
 80069a6:	2240      	movs	r2, #64	@ 0x40
 80069a8:	4013      	ands	r3, r2
 80069aa:	d10b      	bne.n	80069c4 <USB_EPStartXfer+0xb30>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 80069ac:	2192      	movs	r1, #146	@ 0x92
 80069ae:	187b      	adds	r3, r7, r1
 80069b0:	881a      	ldrh	r2, [r3, #0]
 80069b2:	2380      	movs	r3, #128	@ 0x80
 80069b4:	01db      	lsls	r3, r3, #7
 80069b6:	4013      	ands	r3, r2
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 80069b8:	d126      	bne.n	8006a08 <USB_EPStartXfer+0xb74>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 80069ba:	187b      	adds	r3, r7, r1
 80069bc:	881b      	ldrh	r3, [r3, #0]
 80069be:	2240      	movs	r2, #64	@ 0x40
 80069c0:	4013      	ands	r3, r2
 80069c2:	d121      	bne.n	8006a08 <USB_EPStartXfer+0xb74>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 80069c4:	687a      	ldr	r2, [r7, #4]
 80069c6:	683b      	ldr	r3, [r7, #0]
 80069c8:	781b      	ldrb	r3, [r3, #0]
 80069ca:	009b      	lsls	r3, r3, #2
 80069cc:	18d3      	adds	r3, r2, r3
 80069ce:	881b      	ldrh	r3, [r3, #0]
 80069d0:	b29a      	uxth	r2, r3
 80069d2:	2090      	movs	r0, #144	@ 0x90
 80069d4:	183b      	adds	r3, r7, r0
 80069d6:	4921      	ldr	r1, [pc, #132]	@ (8006a5c <USB_EPStartXfer+0xbc8>)
 80069d8:	400a      	ands	r2, r1
 80069da:	801a      	strh	r2, [r3, #0]
 80069dc:	687a      	ldr	r2, [r7, #4]
 80069de:	683b      	ldr	r3, [r7, #0]
 80069e0:	781b      	ldrb	r3, [r3, #0]
 80069e2:	009b      	lsls	r3, r3, #2
 80069e4:	18d3      	adds	r3, r2, r3
 80069e6:	183a      	adds	r2, r7, r0
 80069e8:	8812      	ldrh	r2, [r2, #0]
 80069ea:	491d      	ldr	r1, [pc, #116]	@ (8006a60 <USB_EPStartXfer+0xbcc>)
 80069ec:	430a      	orrs	r2, r1
 80069ee:	b292      	uxth	r2, r2
 80069f0:	801a      	strh	r2, [r3, #0]
 80069f2:	e009      	b.n	8006a08 <USB_EPStartXfer+0xb74>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 80069f4:	683b      	ldr	r3, [r7, #0]
 80069f6:	78db      	ldrb	r3, [r3, #3]
 80069f8:	2b01      	cmp	r3, #1
 80069fa:	d103      	bne.n	8006a04 <USB_EPStartXfer+0xb70>
      {
        /* Only single packet transfer supported in FS */
        ep->xfer_len = 0U;
 80069fc:	683b      	ldr	r3, [r7, #0]
 80069fe:	2200      	movs	r2, #0
 8006a00:	619a      	str	r2, [r3, #24]
 8006a02:	e001      	b.n	8006a08 <USB_EPStartXfer+0xb74>
      }
      else
      {
        return HAL_ERROR;
 8006a04:	2301      	movs	r3, #1
 8006a06:	e025      	b.n	8006a54 <USB_EPStartXfer+0xbc0>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8006a08:	687a      	ldr	r2, [r7, #4]
 8006a0a:	683b      	ldr	r3, [r7, #0]
 8006a0c:	781b      	ldrb	r3, [r3, #0]
 8006a0e:	009b      	lsls	r3, r3, #2
 8006a10:	18d3      	adds	r3, r2, r3
 8006a12:	881b      	ldrh	r3, [r3, #0]
 8006a14:	b29a      	uxth	r2, r3
 8006a16:	208a      	movs	r0, #138	@ 0x8a
 8006a18:	183b      	adds	r3, r7, r0
 8006a1a:	4912      	ldr	r1, [pc, #72]	@ (8006a64 <USB_EPStartXfer+0xbd0>)
 8006a1c:	400a      	ands	r2, r1
 8006a1e:	801a      	strh	r2, [r3, #0]
 8006a20:	183b      	adds	r3, r7, r0
 8006a22:	183a      	adds	r2, r7, r0
 8006a24:	8812      	ldrh	r2, [r2, #0]
 8006a26:	2180      	movs	r1, #128	@ 0x80
 8006a28:	0149      	lsls	r1, r1, #5
 8006a2a:	404a      	eors	r2, r1
 8006a2c:	801a      	strh	r2, [r3, #0]
 8006a2e:	183b      	adds	r3, r7, r0
 8006a30:	183a      	adds	r2, r7, r0
 8006a32:	8812      	ldrh	r2, [r2, #0]
 8006a34:	2180      	movs	r1, #128	@ 0x80
 8006a36:	0189      	lsls	r1, r1, #6
 8006a38:	404a      	eors	r2, r1
 8006a3a:	801a      	strh	r2, [r3, #0]
 8006a3c:	687a      	ldr	r2, [r7, #4]
 8006a3e:	683b      	ldr	r3, [r7, #0]
 8006a40:	781b      	ldrb	r3, [r3, #0]
 8006a42:	009b      	lsls	r3, r3, #2
 8006a44:	18d3      	adds	r3, r2, r3
 8006a46:	183a      	adds	r2, r7, r0
 8006a48:	8812      	ldrh	r2, [r2, #0]
 8006a4a:	4907      	ldr	r1, [pc, #28]	@ (8006a68 <USB_EPStartXfer+0xbd4>)
 8006a4c:	430a      	orrs	r2, r1
 8006a4e:	b292      	uxth	r2, r2
 8006a50:	801a      	strh	r2, [r3, #0]
  }

  return HAL_OK;
 8006a52:	2300      	movs	r3, #0
}
 8006a54:	0018      	movs	r0, r3
 8006a56:	46bd      	mov	sp, r7
 8006a58:	b02c      	add	sp, #176	@ 0xb0
 8006a5a:	bdb0      	pop	{r4, r5, r7, pc}
 8006a5c:	ffff8f8f 	.word	0xffff8f8f
 8006a60:	ffff80c0 	.word	0xffff80c0
 8006a64:	ffffbf8f 	.word	0xffffbf8f
 8006a68:	ffff8080 	.word	0xffff8080

08006a6c <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8006a6c:	b580      	push	{r7, lr}
 8006a6e:	b084      	sub	sp, #16
 8006a70:	af00      	add	r7, sp, #0
 8006a72:	6078      	str	r0, [r7, #4]
 8006a74:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8006a76:	683b      	ldr	r3, [r7, #0]
 8006a78:	785b      	ldrb	r3, [r3, #1]
 8006a7a:	2b00      	cmp	r3, #0
 8006a7c:	d01d      	beq.n	8006aba <USB_EPSetStall+0x4e>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8006a7e:	687a      	ldr	r2, [r7, #4]
 8006a80:	683b      	ldr	r3, [r7, #0]
 8006a82:	781b      	ldrb	r3, [r3, #0]
 8006a84:	009b      	lsls	r3, r3, #2
 8006a86:	18d3      	adds	r3, r2, r3
 8006a88:	881b      	ldrh	r3, [r3, #0]
 8006a8a:	b29a      	uxth	r2, r3
 8006a8c:	200c      	movs	r0, #12
 8006a8e:	183b      	adds	r3, r7, r0
 8006a90:	491b      	ldr	r1, [pc, #108]	@ (8006b00 <USB_EPSetStall+0x94>)
 8006a92:	400a      	ands	r2, r1
 8006a94:	801a      	strh	r2, [r3, #0]
 8006a96:	183b      	adds	r3, r7, r0
 8006a98:	183a      	adds	r2, r7, r0
 8006a9a:	8812      	ldrh	r2, [r2, #0]
 8006a9c:	2110      	movs	r1, #16
 8006a9e:	404a      	eors	r2, r1
 8006aa0:	801a      	strh	r2, [r3, #0]
 8006aa2:	687a      	ldr	r2, [r7, #4]
 8006aa4:	683b      	ldr	r3, [r7, #0]
 8006aa6:	781b      	ldrb	r3, [r3, #0]
 8006aa8:	009b      	lsls	r3, r3, #2
 8006aaa:	18d3      	adds	r3, r2, r3
 8006aac:	183a      	adds	r2, r7, r0
 8006aae:	8812      	ldrh	r2, [r2, #0]
 8006ab0:	4914      	ldr	r1, [pc, #80]	@ (8006b04 <USB_EPSetStall+0x98>)
 8006ab2:	430a      	orrs	r2, r1
 8006ab4:	b292      	uxth	r2, r2
 8006ab6:	801a      	strh	r2, [r3, #0]
 8006ab8:	e01d      	b.n	8006af6 <USB_EPSetStall+0x8a>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8006aba:	687a      	ldr	r2, [r7, #4]
 8006abc:	683b      	ldr	r3, [r7, #0]
 8006abe:	781b      	ldrb	r3, [r3, #0]
 8006ac0:	009b      	lsls	r3, r3, #2
 8006ac2:	18d3      	adds	r3, r2, r3
 8006ac4:	881b      	ldrh	r3, [r3, #0]
 8006ac6:	b29a      	uxth	r2, r3
 8006ac8:	200e      	movs	r0, #14
 8006aca:	183b      	adds	r3, r7, r0
 8006acc:	490e      	ldr	r1, [pc, #56]	@ (8006b08 <USB_EPSetStall+0x9c>)
 8006ace:	400a      	ands	r2, r1
 8006ad0:	801a      	strh	r2, [r3, #0]
 8006ad2:	183b      	adds	r3, r7, r0
 8006ad4:	183a      	adds	r2, r7, r0
 8006ad6:	8812      	ldrh	r2, [r2, #0]
 8006ad8:	2180      	movs	r1, #128	@ 0x80
 8006ada:	0149      	lsls	r1, r1, #5
 8006adc:	404a      	eors	r2, r1
 8006ade:	801a      	strh	r2, [r3, #0]
 8006ae0:	687a      	ldr	r2, [r7, #4]
 8006ae2:	683b      	ldr	r3, [r7, #0]
 8006ae4:	781b      	ldrb	r3, [r3, #0]
 8006ae6:	009b      	lsls	r3, r3, #2
 8006ae8:	18d3      	adds	r3, r2, r3
 8006aea:	183a      	adds	r2, r7, r0
 8006aec:	8812      	ldrh	r2, [r2, #0]
 8006aee:	4905      	ldr	r1, [pc, #20]	@ (8006b04 <USB_EPSetStall+0x98>)
 8006af0:	430a      	orrs	r2, r1
 8006af2:	b292      	uxth	r2, r2
 8006af4:	801a      	strh	r2, [r3, #0]
  }

  return HAL_OK;
 8006af6:	2300      	movs	r3, #0
}
 8006af8:	0018      	movs	r0, r3
 8006afa:	46bd      	mov	sp, r7
 8006afc:	b004      	add	sp, #16
 8006afe:	bd80      	pop	{r7, pc}
 8006b00:	ffff8fbf 	.word	0xffff8fbf
 8006b04:	ffff8080 	.word	0xffff8080
 8006b08:	ffffbf8f 	.word	0xffffbf8f

08006b0c <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8006b0c:	b580      	push	{r7, lr}
 8006b0e:	b086      	sub	sp, #24
 8006b10:	af00      	add	r7, sp, #0
 8006b12:	6078      	str	r0, [r7, #4]
 8006b14:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8006b16:	683b      	ldr	r3, [r7, #0]
 8006b18:	785b      	ldrb	r3, [r3, #1]
 8006b1a:	2b00      	cmp	r3, #0
 8006b1c:	d046      	beq.n	8006bac <USB_EPClearStall+0xa0>
  {
    PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006b1e:	687a      	ldr	r2, [r7, #4]
 8006b20:	683b      	ldr	r3, [r7, #0]
 8006b22:	781b      	ldrb	r3, [r3, #0]
 8006b24:	009b      	lsls	r3, r3, #2
 8006b26:	18d2      	adds	r2, r2, r3
 8006b28:	2110      	movs	r1, #16
 8006b2a:	187b      	adds	r3, r7, r1
 8006b2c:	8812      	ldrh	r2, [r2, #0]
 8006b2e:	801a      	strh	r2, [r3, #0]
 8006b30:	187b      	adds	r3, r7, r1
 8006b32:	881b      	ldrh	r3, [r3, #0]
 8006b34:	2240      	movs	r2, #64	@ 0x40
 8006b36:	4013      	ands	r3, r2
 8006b38:	d016      	beq.n	8006b68 <USB_EPClearStall+0x5c>
 8006b3a:	687a      	ldr	r2, [r7, #4]
 8006b3c:	683b      	ldr	r3, [r7, #0]
 8006b3e:	781b      	ldrb	r3, [r3, #0]
 8006b40:	009b      	lsls	r3, r3, #2
 8006b42:	18d3      	adds	r3, r2, r3
 8006b44:	881b      	ldrh	r3, [r3, #0]
 8006b46:	b29a      	uxth	r2, r3
 8006b48:	200e      	movs	r0, #14
 8006b4a:	183b      	adds	r3, r7, r0
 8006b4c:	493f      	ldr	r1, [pc, #252]	@ (8006c4c <USB_EPClearStall+0x140>)
 8006b4e:	400a      	ands	r2, r1
 8006b50:	801a      	strh	r2, [r3, #0]
 8006b52:	687a      	ldr	r2, [r7, #4]
 8006b54:	683b      	ldr	r3, [r7, #0]
 8006b56:	781b      	ldrb	r3, [r3, #0]
 8006b58:	009b      	lsls	r3, r3, #2
 8006b5a:	18d3      	adds	r3, r2, r3
 8006b5c:	183a      	adds	r2, r7, r0
 8006b5e:	8812      	ldrh	r2, [r2, #0]
 8006b60:	493b      	ldr	r1, [pc, #236]	@ (8006c50 <USB_EPClearStall+0x144>)
 8006b62:	430a      	orrs	r2, r1
 8006b64:	b292      	uxth	r2, r2
 8006b66:	801a      	strh	r2, [r3, #0]

    if (ep->type != EP_TYPE_ISOC)
 8006b68:	683b      	ldr	r3, [r7, #0]
 8006b6a:	78db      	ldrb	r3, [r3, #3]
 8006b6c:	2b01      	cmp	r3, #1
 8006b6e:	d068      	beq.n	8006c42 <USB_EPClearStall+0x136>
    {
      /* Configure NAK status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8006b70:	687a      	ldr	r2, [r7, #4]
 8006b72:	683b      	ldr	r3, [r7, #0]
 8006b74:	781b      	ldrb	r3, [r3, #0]
 8006b76:	009b      	lsls	r3, r3, #2
 8006b78:	18d3      	adds	r3, r2, r3
 8006b7a:	881b      	ldrh	r3, [r3, #0]
 8006b7c:	b29a      	uxth	r2, r3
 8006b7e:	200c      	movs	r0, #12
 8006b80:	183b      	adds	r3, r7, r0
 8006b82:	4934      	ldr	r1, [pc, #208]	@ (8006c54 <USB_EPClearStall+0x148>)
 8006b84:	400a      	ands	r2, r1
 8006b86:	801a      	strh	r2, [r3, #0]
 8006b88:	183b      	adds	r3, r7, r0
 8006b8a:	183a      	adds	r2, r7, r0
 8006b8c:	8812      	ldrh	r2, [r2, #0]
 8006b8e:	2120      	movs	r1, #32
 8006b90:	404a      	eors	r2, r1
 8006b92:	801a      	strh	r2, [r3, #0]
 8006b94:	687a      	ldr	r2, [r7, #4]
 8006b96:	683b      	ldr	r3, [r7, #0]
 8006b98:	781b      	ldrb	r3, [r3, #0]
 8006b9a:	009b      	lsls	r3, r3, #2
 8006b9c:	18d3      	adds	r3, r2, r3
 8006b9e:	183a      	adds	r2, r7, r0
 8006ba0:	8812      	ldrh	r2, [r2, #0]
 8006ba2:	492d      	ldr	r1, [pc, #180]	@ (8006c58 <USB_EPClearStall+0x14c>)
 8006ba4:	430a      	orrs	r2, r1
 8006ba6:	b292      	uxth	r2, r2
 8006ba8:	801a      	strh	r2, [r3, #0]
 8006baa:	e04a      	b.n	8006c42 <USB_EPClearStall+0x136>
    }
  }
  else
  {
    PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006bac:	687a      	ldr	r2, [r7, #4]
 8006bae:	683b      	ldr	r3, [r7, #0]
 8006bb0:	781b      	ldrb	r3, [r3, #0]
 8006bb2:	009b      	lsls	r3, r3, #2
 8006bb4:	18d2      	adds	r2, r2, r3
 8006bb6:	2116      	movs	r1, #22
 8006bb8:	187b      	adds	r3, r7, r1
 8006bba:	8812      	ldrh	r2, [r2, #0]
 8006bbc:	801a      	strh	r2, [r3, #0]
 8006bbe:	187b      	adds	r3, r7, r1
 8006bc0:	881a      	ldrh	r2, [r3, #0]
 8006bc2:	2380      	movs	r3, #128	@ 0x80
 8006bc4:	01db      	lsls	r3, r3, #7
 8006bc6:	4013      	ands	r3, r2
 8006bc8:	d016      	beq.n	8006bf8 <USB_EPClearStall+0xec>
 8006bca:	687a      	ldr	r2, [r7, #4]
 8006bcc:	683b      	ldr	r3, [r7, #0]
 8006bce:	781b      	ldrb	r3, [r3, #0]
 8006bd0:	009b      	lsls	r3, r3, #2
 8006bd2:	18d3      	adds	r3, r2, r3
 8006bd4:	881b      	ldrh	r3, [r3, #0]
 8006bd6:	b29a      	uxth	r2, r3
 8006bd8:	2014      	movs	r0, #20
 8006bda:	183b      	adds	r3, r7, r0
 8006bdc:	491b      	ldr	r1, [pc, #108]	@ (8006c4c <USB_EPClearStall+0x140>)
 8006bde:	400a      	ands	r2, r1
 8006be0:	801a      	strh	r2, [r3, #0]
 8006be2:	687a      	ldr	r2, [r7, #4]
 8006be4:	683b      	ldr	r3, [r7, #0]
 8006be6:	781b      	ldrb	r3, [r3, #0]
 8006be8:	009b      	lsls	r3, r3, #2
 8006bea:	18d3      	adds	r3, r2, r3
 8006bec:	183a      	adds	r2, r7, r0
 8006bee:	8812      	ldrh	r2, [r2, #0]
 8006bf0:	491a      	ldr	r1, [pc, #104]	@ (8006c5c <USB_EPClearStall+0x150>)
 8006bf2:	430a      	orrs	r2, r1
 8006bf4:	b292      	uxth	r2, r2
 8006bf6:	801a      	strh	r2, [r3, #0]

    /* Configure VALID status for the Endpoint */
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8006bf8:	687a      	ldr	r2, [r7, #4]
 8006bfa:	683b      	ldr	r3, [r7, #0]
 8006bfc:	781b      	ldrb	r3, [r3, #0]
 8006bfe:	009b      	lsls	r3, r3, #2
 8006c00:	18d3      	adds	r3, r2, r3
 8006c02:	881b      	ldrh	r3, [r3, #0]
 8006c04:	b29a      	uxth	r2, r3
 8006c06:	2012      	movs	r0, #18
 8006c08:	183b      	adds	r3, r7, r0
 8006c0a:	4915      	ldr	r1, [pc, #84]	@ (8006c60 <USB_EPClearStall+0x154>)
 8006c0c:	400a      	ands	r2, r1
 8006c0e:	801a      	strh	r2, [r3, #0]
 8006c10:	183b      	adds	r3, r7, r0
 8006c12:	183a      	adds	r2, r7, r0
 8006c14:	8812      	ldrh	r2, [r2, #0]
 8006c16:	2180      	movs	r1, #128	@ 0x80
 8006c18:	0149      	lsls	r1, r1, #5
 8006c1a:	404a      	eors	r2, r1
 8006c1c:	801a      	strh	r2, [r3, #0]
 8006c1e:	183b      	adds	r3, r7, r0
 8006c20:	183a      	adds	r2, r7, r0
 8006c22:	8812      	ldrh	r2, [r2, #0]
 8006c24:	2180      	movs	r1, #128	@ 0x80
 8006c26:	0189      	lsls	r1, r1, #6
 8006c28:	404a      	eors	r2, r1
 8006c2a:	801a      	strh	r2, [r3, #0]
 8006c2c:	687a      	ldr	r2, [r7, #4]
 8006c2e:	683b      	ldr	r3, [r7, #0]
 8006c30:	781b      	ldrb	r3, [r3, #0]
 8006c32:	009b      	lsls	r3, r3, #2
 8006c34:	18d3      	adds	r3, r2, r3
 8006c36:	183a      	adds	r2, r7, r0
 8006c38:	8812      	ldrh	r2, [r2, #0]
 8006c3a:	4907      	ldr	r1, [pc, #28]	@ (8006c58 <USB_EPClearStall+0x14c>)
 8006c3c:	430a      	orrs	r2, r1
 8006c3e:	b292      	uxth	r2, r2
 8006c40:	801a      	strh	r2, [r3, #0]
  }

  return HAL_OK;
 8006c42:	2300      	movs	r3, #0
}
 8006c44:	0018      	movs	r0, r3
 8006c46:	46bd      	mov	sp, r7
 8006c48:	b006      	add	sp, #24
 8006c4a:	bd80      	pop	{r7, pc}
 8006c4c:	ffff8f8f 	.word	0xffff8f8f
 8006c50:	ffff80c0 	.word	0xffff80c0
 8006c54:	ffff8fbf 	.word	0xffff8fbf
 8006c58:	ffff8080 	.word	0xffff8080
 8006c5c:	ffffc080 	.word	0xffffc080
 8006c60:	ffffbf8f 	.word	0xffffbf8f

08006c64 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 8006c64:	b580      	push	{r7, lr}
 8006c66:	b082      	sub	sp, #8
 8006c68:	af00      	add	r7, sp, #0
 8006c6a:	6078      	str	r0, [r7, #4]
 8006c6c:	000a      	movs	r2, r1
 8006c6e:	1cfb      	adds	r3, r7, #3
 8006c70:	701a      	strb	r2, [r3, #0]
  if (address == 0U)
 8006c72:	1cfb      	adds	r3, r7, #3
 8006c74:	781b      	ldrb	r3, [r3, #0]
 8006c76:	2b00      	cmp	r3, #0
 8006c78:	d103      	bne.n	8006c82 <USB_SetDevAddress+0x1e>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	224c      	movs	r2, #76	@ 0x4c
 8006c7e:	2180      	movs	r1, #128	@ 0x80
 8006c80:	5299      	strh	r1, [r3, r2]
  }

  return HAL_OK;
 8006c82:	2300      	movs	r3, #0
}
 8006c84:	0018      	movs	r0, r3
 8006c86:	46bd      	mov	sp, r7
 8006c88:	b002      	add	sp, #8
 8006c8a:	bd80      	pop	{r7, pc}

08006c8c <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 8006c8c:	b580      	push	{r7, lr}
 8006c8e:	b082      	sub	sp, #8
 8006c90:	af00      	add	r7, sp, #0
 8006c92:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	2258      	movs	r2, #88	@ 0x58
 8006c98:	5a9b      	ldrh	r3, [r3, r2]
 8006c9a:	b29b      	uxth	r3, r3
 8006c9c:	4a05      	ldr	r2, [pc, #20]	@ (8006cb4 <USB_DevConnect+0x28>)
 8006c9e:	4313      	orrs	r3, r2
 8006ca0:	b299      	uxth	r1, r3
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	2258      	movs	r2, #88	@ 0x58
 8006ca6:	5299      	strh	r1, [r3, r2]

  return HAL_OK;
 8006ca8:	2300      	movs	r3, #0
}
 8006caa:	0018      	movs	r0, r3
 8006cac:	46bd      	mov	sp, r7
 8006cae:	b002      	add	sp, #8
 8006cb0:	bd80      	pop	{r7, pc}
 8006cb2:	46c0      	nop			@ (mov r8, r8)
 8006cb4:	ffff8000 	.word	0xffff8000

08006cb8 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 8006cb8:	b580      	push	{r7, lr}
 8006cba:	b084      	sub	sp, #16
 8006cbc:	af00      	add	r7, sp, #0
 8006cbe:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	2244      	movs	r2, #68	@ 0x44
 8006cc4:	5a9b      	ldrh	r3, [r3, r2]
 8006cc6:	b29b      	uxth	r3, r3
 8006cc8:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 8006cca:	68fb      	ldr	r3, [r7, #12]
}
 8006ccc:	0018      	movs	r0, r3
 8006cce:	46bd      	mov	sp, r7
 8006cd0:	b004      	add	sp, #16
 8006cd2:	bd80      	pop	{r7, pc}

08006cd4 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8006cd4:	b580      	push	{r7, lr}
 8006cd6:	b08a      	sub	sp, #40	@ 0x28
 8006cd8:	af00      	add	r7, sp, #0
 8006cda:	60f8      	str	r0, [r7, #12]
 8006cdc:	60b9      	str	r1, [r7, #8]
 8006cde:	0019      	movs	r1, r3
 8006ce0:	1dbb      	adds	r3, r7, #6
 8006ce2:	801a      	strh	r2, [r3, #0]
 8006ce4:	1d3b      	adds	r3, r7, #4
 8006ce6:	1c0a      	adds	r2, r1, #0
 8006ce8:	801a      	strh	r2, [r3, #0]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8006cea:	1d3b      	adds	r3, r7, #4
 8006cec:	881b      	ldrh	r3, [r3, #0]
 8006cee:	3301      	adds	r3, #1
 8006cf0:	085b      	lsrs	r3, r3, #1
 8006cf2:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8006cf8:	68bb      	ldr	r3, [r7, #8]
 8006cfa:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8006cfc:	1dbb      	adds	r3, r7, #6
 8006cfe:	881a      	ldrh	r2, [r3, #0]
 8006d00:	697b      	ldr	r3, [r7, #20]
 8006d02:	18d3      	adds	r3, r2, r3
 8006d04:	2280      	movs	r2, #128	@ 0x80
 8006d06:	00d2      	lsls	r2, r2, #3
 8006d08:	4694      	mov	ip, r2
 8006d0a:	4463      	add	r3, ip
 8006d0c:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 8006d0e:	69bb      	ldr	r3, [r7, #24]
 8006d10:	627b      	str	r3, [r7, #36]	@ 0x24
 8006d12:	e021      	b.n	8006d58 <USB_WritePMA+0x84>
  {
    WrVal = pBuf[0];
 8006d14:	69fb      	ldr	r3, [r7, #28]
 8006d16:	781a      	ldrb	r2, [r3, #0]
 8006d18:	2112      	movs	r1, #18
 8006d1a:	187b      	adds	r3, r7, r1
 8006d1c:	801a      	strh	r2, [r3, #0]
    WrVal |= (uint16_t)pBuf[1] << 8;
 8006d1e:	69fb      	ldr	r3, [r7, #28]
 8006d20:	3301      	adds	r3, #1
 8006d22:	781b      	ldrb	r3, [r3, #0]
 8006d24:	b21b      	sxth	r3, r3
 8006d26:	021b      	lsls	r3, r3, #8
 8006d28:	b21a      	sxth	r2, r3
 8006d2a:	187b      	adds	r3, r7, r1
 8006d2c:	2000      	movs	r0, #0
 8006d2e:	5e1b      	ldrsh	r3, [r3, r0]
 8006d30:	4313      	orrs	r3, r2
 8006d32:	b21a      	sxth	r2, r3
 8006d34:	187b      	adds	r3, r7, r1
 8006d36:	801a      	strh	r2, [r3, #0]
    *pdwVal = (WrVal & 0xFFFFU);
 8006d38:	6a3b      	ldr	r3, [r7, #32]
 8006d3a:	187a      	adds	r2, r7, r1
 8006d3c:	8812      	ldrh	r2, [r2, #0]
 8006d3e:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 8006d40:	6a3b      	ldr	r3, [r7, #32]
 8006d42:	3302      	adds	r3, #2
 8006d44:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
 8006d46:	69fb      	ldr	r3, [r7, #28]
 8006d48:	3301      	adds	r3, #1
 8006d4a:	61fb      	str	r3, [r7, #28]
    pBuf++;
 8006d4c:	69fb      	ldr	r3, [r7, #28]
 8006d4e:	3301      	adds	r3, #1
 8006d50:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 8006d52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d54:	3b01      	subs	r3, #1
 8006d56:	627b      	str	r3, [r7, #36]	@ 0x24
 8006d58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d5a:	2b00      	cmp	r3, #0
 8006d5c:	d1da      	bne.n	8006d14 <USB_WritePMA+0x40>
  }
}
 8006d5e:	46c0      	nop			@ (mov r8, r8)
 8006d60:	46c0      	nop			@ (mov r8, r8)
 8006d62:	46bd      	mov	sp, r7
 8006d64:	b00a      	add	sp, #40	@ 0x28
 8006d66:	bd80      	pop	{r7, pc}

08006d68 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8006d68:	b580      	push	{r7, lr}
 8006d6a:	b08a      	sub	sp, #40	@ 0x28
 8006d6c:	af00      	add	r7, sp, #0
 8006d6e:	60f8      	str	r0, [r7, #12]
 8006d70:	60b9      	str	r1, [r7, #8]
 8006d72:	0019      	movs	r1, r3
 8006d74:	1dbb      	adds	r3, r7, #6
 8006d76:	801a      	strh	r2, [r3, #0]
 8006d78:	1d3b      	adds	r3, r7, #4
 8006d7a:	1c0a      	adds	r2, r1, #0
 8006d7c:	801a      	strh	r2, [r3, #0]
  uint32_t n = (uint32_t)wNBytes >> 1;
 8006d7e:	1d3b      	adds	r3, r7, #4
 8006d80:	881b      	ldrh	r3, [r3, #0]
 8006d82:	085b      	lsrs	r3, r3, #1
 8006d84:	b29b      	uxth	r3, r3
 8006d86:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8006d88:	68fb      	ldr	r3, [r7, #12]
 8006d8a:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8006d8c:	68bb      	ldr	r3, [r7, #8]
 8006d8e:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8006d90:	1dbb      	adds	r3, r7, #6
 8006d92:	881a      	ldrh	r2, [r3, #0]
 8006d94:	697b      	ldr	r3, [r7, #20]
 8006d96:	18d3      	adds	r3, r2, r3
 8006d98:	2280      	movs	r2, #128	@ 0x80
 8006d9a:	00d2      	lsls	r2, r2, #3
 8006d9c:	4694      	mov	ip, r2
 8006d9e:	4463      	add	r3, ip
 8006da0:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 8006da2:	69bb      	ldr	r3, [r7, #24]
 8006da4:	627b      	str	r3, [r7, #36]	@ 0x24
 8006da6:	e018      	b.n	8006dda <USB_ReadPMA+0x72>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 8006da8:	6a3b      	ldr	r3, [r7, #32]
 8006daa:	881b      	ldrh	r3, [r3, #0]
 8006dac:	b29b      	uxth	r3, r3
 8006dae:	613b      	str	r3, [r7, #16]
    pdwVal++;
 8006db0:	6a3b      	ldr	r3, [r7, #32]
 8006db2:	3302      	adds	r3, #2
 8006db4:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8006db6:	693b      	ldr	r3, [r7, #16]
 8006db8:	b2da      	uxtb	r2, r3
 8006dba:	69fb      	ldr	r3, [r7, #28]
 8006dbc:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8006dbe:	69fb      	ldr	r3, [r7, #28]
 8006dc0:	3301      	adds	r3, #1
 8006dc2:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 8006dc4:	693b      	ldr	r3, [r7, #16]
 8006dc6:	0a1b      	lsrs	r3, r3, #8
 8006dc8:	b2da      	uxtb	r2, r3
 8006dca:	69fb      	ldr	r3, [r7, #28]
 8006dcc:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8006dce:	69fb      	ldr	r3, [r7, #28]
 8006dd0:	3301      	adds	r3, #1
 8006dd2:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 8006dd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006dd6:	3b01      	subs	r3, #1
 8006dd8:	627b      	str	r3, [r7, #36]	@ 0x24
 8006dda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ddc:	2b00      	cmp	r3, #0
 8006dde:	d1e3      	bne.n	8006da8 <USB_ReadPMA+0x40>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 8006de0:	1d3b      	adds	r3, r7, #4
 8006de2:	881b      	ldrh	r3, [r3, #0]
 8006de4:	2201      	movs	r2, #1
 8006de6:	4013      	ands	r3, r2
 8006de8:	b29b      	uxth	r3, r3
 8006dea:	2b00      	cmp	r3, #0
 8006dec:	d007      	beq.n	8006dfe <USB_ReadPMA+0x96>
  {
    RdVal = *pdwVal;
 8006dee:	6a3b      	ldr	r3, [r7, #32]
 8006df0:	881b      	ldrh	r3, [r3, #0]
 8006df2:	b29b      	uxth	r3, r3
 8006df4:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8006df6:	693b      	ldr	r3, [r7, #16]
 8006df8:	b2da      	uxtb	r2, r3
 8006dfa:	69fb      	ldr	r3, [r7, #28]
 8006dfc:	701a      	strb	r2, [r3, #0]
  }
}
 8006dfe:	46c0      	nop			@ (mov r8, r8)
 8006e00:	46bd      	mov	sp, r7
 8006e02:	b00a      	add	sp, #40	@ 0x28
 8006e04:	bd80      	pop	{r7, pc}

08006e06 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006e06:	b580      	push	{r7, lr}
 8006e08:	b084      	sub	sp, #16
 8006e0a:	af00      	add	r7, sp, #0
 8006e0c:	6078      	str	r0, [r7, #4]
 8006e0e:	000a      	movs	r2, r1
 8006e10:	1cfb      	adds	r3, r7, #3
 8006e12:	701a      	strb	r2, [r3, #0]
  uint8_t ret = 0U;
 8006e14:	230f      	movs	r3, #15
 8006e16:	18fb      	adds	r3, r7, r3
 8006e18:	2200      	movs	r2, #0
 8006e1a:	701a      	strb	r2, [r3, #0]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	7c1b      	ldrb	r3, [r3, #16]
 8006e20:	2b00      	cmp	r3, #0
 8006e22:	d116      	bne.n	8006e52 <USBD_CDC_Init+0x4c>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8006e24:	2380      	movs	r3, #128	@ 0x80
 8006e26:	009b      	lsls	r3, r3, #2
 8006e28:	6878      	ldr	r0, [r7, #4]
 8006e2a:	2202      	movs	r2, #2
 8006e2c:	2181      	movs	r1, #129	@ 0x81
 8006e2e:	f002 f81e 	bl	8008e6e <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	2201      	movs	r2, #1
 8006e36:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8006e38:	2380      	movs	r3, #128	@ 0x80
 8006e3a:	009b      	lsls	r3, r3, #2
 8006e3c:	6878      	ldr	r0, [r7, #4]
 8006e3e:	2202      	movs	r2, #2
 8006e40:	2101      	movs	r1, #1
 8006e42:	f002 f814 	bl	8008e6e <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8006e46:	687a      	ldr	r2, [r7, #4]
 8006e48:	23b6      	movs	r3, #182	@ 0xb6
 8006e4a:	005b      	lsls	r3, r3, #1
 8006e4c:	2101      	movs	r1, #1
 8006e4e:	50d1      	str	r1, [r2, r3]
 8006e50:	e013      	b.n	8006e7a <USBD_CDC_Init+0x74>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8006e52:	6878      	ldr	r0, [r7, #4]
 8006e54:	2340      	movs	r3, #64	@ 0x40
 8006e56:	2202      	movs	r2, #2
 8006e58:	2181      	movs	r1, #129	@ 0x81
 8006e5a:	f002 f808 	bl	8008e6e <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	2201      	movs	r2, #1
 8006e62:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8006e64:	6878      	ldr	r0, [r7, #4]
 8006e66:	2340      	movs	r3, #64	@ 0x40
 8006e68:	2202      	movs	r2, #2
 8006e6a:	2101      	movs	r1, #1
 8006e6c:	f001 ffff 	bl	8008e6e <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8006e70:	687a      	ldr	r2, [r7, #4]
 8006e72:	23b6      	movs	r3, #182	@ 0xb6
 8006e74:	005b      	lsls	r3, r3, #1
 8006e76:	2101      	movs	r1, #1
 8006e78:	50d1      	str	r1, [r2, r3]
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8006e7a:	6878      	ldr	r0, [r7, #4]
 8006e7c:	2308      	movs	r3, #8
 8006e7e:	2203      	movs	r2, #3
 8006e80:	2182      	movs	r1, #130	@ 0x82
 8006e82:	f001 fff4 	bl	8008e6e <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	2201      	movs	r2, #1
 8006e8a:	641a      	str	r2, [r3, #64]	@ 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8006e8c:	2387      	movs	r3, #135	@ 0x87
 8006e8e:	009b      	lsls	r3, r3, #2
 8006e90:	0018      	movs	r0, r3
 8006e92:	f002 f983 	bl	800919c <USBD_static_malloc>
 8006e96:	0001      	movs	r1, r0
 8006e98:	687a      	ldr	r2, [r7, #4]
 8006e9a:	23ae      	movs	r3, #174	@ 0xae
 8006e9c:	009b      	lsls	r3, r3, #2
 8006e9e:	50d1      	str	r1, [r2, r3]

  if (pdev->pClassData == NULL)
 8006ea0:	687a      	ldr	r2, [r7, #4]
 8006ea2:	23ae      	movs	r3, #174	@ 0xae
 8006ea4:	009b      	lsls	r3, r3, #2
 8006ea6:	58d3      	ldr	r3, [r2, r3]
 8006ea8:	2b00      	cmp	r3, #0
 8006eaa:	d104      	bne.n	8006eb6 <USBD_CDC_Init+0xb0>
  {
    ret = 1U;
 8006eac:	230f      	movs	r3, #15
 8006eae:	18fb      	adds	r3, r7, r3
 8006eb0:	2201      	movs	r2, #1
 8006eb2:	701a      	strb	r2, [r3, #0]
 8006eb4:	e02c      	b.n	8006f10 <USBD_CDC_Init+0x10a>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8006eb6:	687a      	ldr	r2, [r7, #4]
 8006eb8:	23ae      	movs	r3, #174	@ 0xae
 8006eba:	009b      	lsls	r3, r3, #2
 8006ebc:	58d3      	ldr	r3, [r2, r3]
 8006ebe:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8006ec0:	687a      	ldr	r2, [r7, #4]
 8006ec2:	23af      	movs	r3, #175	@ 0xaf
 8006ec4:	009b      	lsls	r3, r3, #2
 8006ec6:	58d3      	ldr	r3, [r2, r3]
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 8006ecc:	68ba      	ldr	r2, [r7, #8]
 8006ece:	2385      	movs	r3, #133	@ 0x85
 8006ed0:	009b      	lsls	r3, r3, #2
 8006ed2:	2100      	movs	r1, #0
 8006ed4:	50d1      	str	r1, [r2, r3]
    hcdc->RxState = 0U;
 8006ed6:	68ba      	ldr	r2, [r7, #8]
 8006ed8:	2386      	movs	r3, #134	@ 0x86
 8006eda:	009b      	lsls	r3, r3, #2
 8006edc:	2100      	movs	r1, #0
 8006ede:	50d1      	str	r1, [r2, r3]

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	7c1b      	ldrb	r3, [r3, #16]
 8006ee4:	2b00      	cmp	r3, #0
 8006ee6:	d10a      	bne.n	8006efe <USBD_CDC_Init+0xf8>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8006ee8:	68ba      	ldr	r2, [r7, #8]
 8006eea:	2381      	movs	r3, #129	@ 0x81
 8006eec:	009b      	lsls	r3, r3, #2
 8006eee:	58d2      	ldr	r2, [r2, r3]
 8006ef0:	2380      	movs	r3, #128	@ 0x80
 8006ef2:	009b      	lsls	r3, r3, #2
 8006ef4:	6878      	ldr	r0, [r7, #4]
 8006ef6:	2101      	movs	r1, #1
 8006ef8:	f002 f903 	bl	8009102 <USBD_LL_PrepareReceive>
 8006efc:	e008      	b.n	8006f10 <USBD_CDC_Init+0x10a>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8006efe:	68ba      	ldr	r2, [r7, #8]
 8006f00:	2381      	movs	r3, #129	@ 0x81
 8006f02:	009b      	lsls	r3, r3, #2
 8006f04:	58d2      	ldr	r2, [r2, r3]
 8006f06:	6878      	ldr	r0, [r7, #4]
 8006f08:	2340      	movs	r3, #64	@ 0x40
 8006f0a:	2101      	movs	r1, #1
 8006f0c:	f002 f8f9 	bl	8009102 <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 8006f10:	230f      	movs	r3, #15
 8006f12:	18fb      	adds	r3, r7, r3
 8006f14:	781b      	ldrb	r3, [r3, #0]
}
 8006f16:	0018      	movs	r0, r3
 8006f18:	46bd      	mov	sp, r7
 8006f1a:	b004      	add	sp, #16
 8006f1c:	bd80      	pop	{r7, pc}

08006f1e <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006f1e:	b580      	push	{r7, lr}
 8006f20:	b084      	sub	sp, #16
 8006f22:	af00      	add	r7, sp, #0
 8006f24:	6078      	str	r0, [r7, #4]
 8006f26:	000a      	movs	r2, r1
 8006f28:	1cfb      	adds	r3, r7, #3
 8006f2a:	701a      	strb	r2, [r3, #0]
  uint8_t ret = 0U;
 8006f2c:	230f      	movs	r3, #15
 8006f2e:	18fb      	adds	r3, r7, r3
 8006f30:	2200      	movs	r2, #0
 8006f32:	701a      	strb	r2, [r3, #0]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	2181      	movs	r1, #129	@ 0x81
 8006f38:	0018      	movs	r0, r3
 8006f3a:	f001 ffcf 	bl	8008edc <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	2200      	movs	r2, #0
 8006f42:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	2101      	movs	r1, #1
 8006f48:	0018      	movs	r0, r3
 8006f4a:	f001 ffc7 	bl	8008edc <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8006f4e:	687a      	ldr	r2, [r7, #4]
 8006f50:	23b6      	movs	r3, #182	@ 0xb6
 8006f52:	005b      	lsls	r3, r3, #1
 8006f54:	2100      	movs	r1, #0
 8006f56:	50d1      	str	r1, [r2, r3]

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	2182      	movs	r1, #130	@ 0x82
 8006f5c:	0018      	movs	r0, r3
 8006f5e:	f001 ffbd 	bl	8008edc <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	2200      	movs	r2, #0
 8006f66:	641a      	str	r2, [r3, #64]	@ 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 8006f68:	687a      	ldr	r2, [r7, #4]
 8006f6a:	23ae      	movs	r3, #174	@ 0xae
 8006f6c:	009b      	lsls	r3, r3, #2
 8006f6e:	58d3      	ldr	r3, [r2, r3]
 8006f70:	2b00      	cmp	r3, #0
 8006f72:	d011      	beq.n	8006f98 <USBD_CDC_DeInit+0x7a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8006f74:	687a      	ldr	r2, [r7, #4]
 8006f76:	23af      	movs	r3, #175	@ 0xaf
 8006f78:	009b      	lsls	r3, r3, #2
 8006f7a:	58d3      	ldr	r3, [r2, r3]
 8006f7c:	685b      	ldr	r3, [r3, #4]
 8006f7e:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 8006f80:	687a      	ldr	r2, [r7, #4]
 8006f82:	23ae      	movs	r3, #174	@ 0xae
 8006f84:	009b      	lsls	r3, r3, #2
 8006f86:	58d3      	ldr	r3, [r2, r3]
 8006f88:	0018      	movs	r0, r3
 8006f8a:	f002 f913 	bl	80091b4 <USBD_static_free>
    pdev->pClassData = NULL;
 8006f8e:	687a      	ldr	r2, [r7, #4]
 8006f90:	23ae      	movs	r3, #174	@ 0xae
 8006f92:	009b      	lsls	r3, r3, #2
 8006f94:	2100      	movs	r1, #0
 8006f96:	50d1      	str	r1, [r2, r3]
  }

  return ret;
 8006f98:	230f      	movs	r3, #15
 8006f9a:	18fb      	adds	r3, r7, r3
 8006f9c:	781b      	ldrb	r3, [r3, #0]
}
 8006f9e:	0018      	movs	r0, r3
 8006fa0:	46bd      	mov	sp, r7
 8006fa2:	b004      	add	sp, #16
 8006fa4:	bd80      	pop	{r7, pc}
	...

08006fa8 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 8006fa8:	b580      	push	{r7, lr}
 8006faa:	b086      	sub	sp, #24
 8006fac:	af00      	add	r7, sp, #0
 8006fae:	6078      	str	r0, [r7, #4]
 8006fb0:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8006fb2:	687a      	ldr	r2, [r7, #4]
 8006fb4:	23ae      	movs	r3, #174	@ 0xae
 8006fb6:	009b      	lsls	r3, r3, #2
 8006fb8:	58d3      	ldr	r3, [r2, r3]
 8006fba:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 8006fbc:	230f      	movs	r3, #15
 8006fbe:	18fb      	adds	r3, r7, r3
 8006fc0:	2200      	movs	r2, #0
 8006fc2:	701a      	strb	r2, [r3, #0]
  uint16_t status_info = 0U;
 8006fc4:	230c      	movs	r3, #12
 8006fc6:	18fb      	adds	r3, r7, r3
 8006fc8:	2200      	movs	r2, #0
 8006fca:	801a      	strh	r2, [r3, #0]
  uint8_t ret = USBD_OK;
 8006fcc:	2317      	movs	r3, #23
 8006fce:	18fb      	adds	r3, r7, r3
 8006fd0:	2200      	movs	r2, #0
 8006fd2:	701a      	strb	r2, [r3, #0]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006fd4:	683b      	ldr	r3, [r7, #0]
 8006fd6:	781b      	ldrb	r3, [r3, #0]
 8006fd8:	001a      	movs	r2, r3
 8006fda:	2360      	movs	r3, #96	@ 0x60
 8006fdc:	4013      	ands	r3, r2
 8006fde:	d03d      	beq.n	800705c <USBD_CDC_Setup+0xb4>
 8006fe0:	2b20      	cmp	r3, #32
 8006fe2:	d000      	beq.n	8006fe6 <USBD_CDC_Setup+0x3e>
 8006fe4:	e094      	b.n	8007110 <USBD_CDC_Setup+0x168>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 8006fe6:	683b      	ldr	r3, [r7, #0]
 8006fe8:	88db      	ldrh	r3, [r3, #6]
 8006fea:	2b00      	cmp	r3, #0
 8006fec:	d02b      	beq.n	8007046 <USBD_CDC_Setup+0x9e>
      {
        if (req->bmRequest & 0x80U)
 8006fee:	683b      	ldr	r3, [r7, #0]
 8006ff0:	781b      	ldrb	r3, [r3, #0]
 8006ff2:	b25b      	sxtb	r3, r3
 8006ff4:	2b00      	cmp	r3, #0
 8006ff6:	da12      	bge.n	800701e <USBD_CDC_Setup+0x76>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8006ff8:	687a      	ldr	r2, [r7, #4]
 8006ffa:	23af      	movs	r3, #175	@ 0xaf
 8006ffc:	009b      	lsls	r3, r3, #2
 8006ffe:	58d3      	ldr	r3, [r2, r3]
 8007000:	689b      	ldr	r3, [r3, #8]
 8007002:	683a      	ldr	r2, [r7, #0]
 8007004:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 8007006:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8007008:	683a      	ldr	r2, [r7, #0]
 800700a:	88d2      	ldrh	r2, [r2, #6]
 800700c:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 800700e:	6939      	ldr	r1, [r7, #16]
 8007010:	683b      	ldr	r3, [r7, #0]
 8007012:	88da      	ldrh	r2, [r3, #6]
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	0018      	movs	r0, r3
 8007018:	f001 fb79 	bl	800870e <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 800701c:	e083      	b.n	8007126 <USBD_CDC_Setup+0x17e>
          hcdc->CmdOpCode = req->bRequest;
 800701e:	683b      	ldr	r3, [r7, #0]
 8007020:	7859      	ldrb	r1, [r3, #1]
 8007022:	693a      	ldr	r2, [r7, #16]
 8007024:	2380      	movs	r3, #128	@ 0x80
 8007026:	009b      	lsls	r3, r3, #2
 8007028:	54d1      	strb	r1, [r2, r3]
          hcdc->CmdLength = (uint8_t)req->wLength;
 800702a:	683b      	ldr	r3, [r7, #0]
 800702c:	88db      	ldrh	r3, [r3, #6]
 800702e:	b2d9      	uxtb	r1, r3
 8007030:	693b      	ldr	r3, [r7, #16]
 8007032:	4a40      	ldr	r2, [pc, #256]	@ (8007134 <USBD_CDC_Setup+0x18c>)
 8007034:	5499      	strb	r1, [r3, r2]
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8007036:	6939      	ldr	r1, [r7, #16]
 8007038:	683b      	ldr	r3, [r7, #0]
 800703a:	88da      	ldrh	r2, [r3, #6]
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	0018      	movs	r0, r3
 8007040:	f001 fb98 	bl	8008774 <USBD_CtlPrepareRx>
      break;
 8007044:	e06f      	b.n	8007126 <USBD_CDC_Setup+0x17e>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8007046:	687a      	ldr	r2, [r7, #4]
 8007048:	23af      	movs	r3, #175	@ 0xaf
 800704a:	009b      	lsls	r3, r3, #2
 800704c:	58d3      	ldr	r3, [r2, r3]
 800704e:	689b      	ldr	r3, [r3, #8]
 8007050:	683a      	ldr	r2, [r7, #0]
 8007052:	7850      	ldrb	r0, [r2, #1]
 8007054:	6839      	ldr	r1, [r7, #0]
 8007056:	2200      	movs	r2, #0
 8007058:	4798      	blx	r3
      break;
 800705a:	e064      	b.n	8007126 <USBD_CDC_Setup+0x17e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800705c:	683b      	ldr	r3, [r7, #0]
 800705e:	785b      	ldrb	r3, [r3, #1]
 8007060:	2b0b      	cmp	r3, #11
 8007062:	d037      	beq.n	80070d4 <USBD_CDC_Setup+0x12c>
 8007064:	dc47      	bgt.n	80070f6 <USBD_CDC_Setup+0x14e>
 8007066:	2b00      	cmp	r3, #0
 8007068:	d002      	beq.n	8007070 <USBD_CDC_Setup+0xc8>
 800706a:	2b0a      	cmp	r3, #10
 800706c:	d019      	beq.n	80070a2 <USBD_CDC_Setup+0xfa>
 800706e:	e042      	b.n	80070f6 <USBD_CDC_Setup+0x14e>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007070:	687a      	ldr	r2, [r7, #4]
 8007072:	23a7      	movs	r3, #167	@ 0xa7
 8007074:	009b      	lsls	r3, r3, #2
 8007076:	5cd3      	ldrb	r3, [r2, r3]
 8007078:	2b03      	cmp	r3, #3
 800707a:	d107      	bne.n	800708c <USBD_CDC_Setup+0xe4>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 800707c:	230c      	movs	r3, #12
 800707e:	18f9      	adds	r1, r7, r3
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	2202      	movs	r2, #2
 8007084:	0018      	movs	r0, r3
 8007086:	f001 fb42 	bl	800870e <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800708a:	e040      	b.n	800710e <USBD_CDC_Setup+0x166>
            USBD_CtlError(pdev, req);
 800708c:	683a      	ldr	r2, [r7, #0]
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	0011      	movs	r1, r2
 8007092:	0018      	movs	r0, r3
 8007094:	f001 fabd 	bl	8008612 <USBD_CtlError>
            ret = USBD_FAIL;
 8007098:	2317      	movs	r3, #23
 800709a:	18fb      	adds	r3, r7, r3
 800709c:	2202      	movs	r2, #2
 800709e:	701a      	strb	r2, [r3, #0]
          break;
 80070a0:	e035      	b.n	800710e <USBD_CDC_Setup+0x166>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80070a2:	687a      	ldr	r2, [r7, #4]
 80070a4:	23a7      	movs	r3, #167	@ 0xa7
 80070a6:	009b      	lsls	r3, r3, #2
 80070a8:	5cd3      	ldrb	r3, [r2, r3]
 80070aa:	2b03      	cmp	r3, #3
 80070ac:	d107      	bne.n	80070be <USBD_CDC_Setup+0x116>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 80070ae:	230f      	movs	r3, #15
 80070b0:	18f9      	adds	r1, r7, r3
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	2201      	movs	r2, #1
 80070b6:	0018      	movs	r0, r3
 80070b8:	f001 fb29 	bl	800870e <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80070bc:	e027      	b.n	800710e <USBD_CDC_Setup+0x166>
            USBD_CtlError(pdev, req);
 80070be:	683a      	ldr	r2, [r7, #0]
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	0011      	movs	r1, r2
 80070c4:	0018      	movs	r0, r3
 80070c6:	f001 faa4 	bl	8008612 <USBD_CtlError>
            ret = USBD_FAIL;
 80070ca:	2317      	movs	r3, #23
 80070cc:	18fb      	adds	r3, r7, r3
 80070ce:	2202      	movs	r2, #2
 80070d0:	701a      	strb	r2, [r3, #0]
          break;
 80070d2:	e01c      	b.n	800710e <USBD_CDC_Setup+0x166>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 80070d4:	687a      	ldr	r2, [r7, #4]
 80070d6:	23a7      	movs	r3, #167	@ 0xa7
 80070d8:	009b      	lsls	r3, r3, #2
 80070da:	5cd3      	ldrb	r3, [r2, r3]
 80070dc:	2b03      	cmp	r3, #3
 80070de:	d015      	beq.n	800710c <USBD_CDC_Setup+0x164>
          {
            USBD_CtlError(pdev, req);
 80070e0:	683a      	ldr	r2, [r7, #0]
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	0011      	movs	r1, r2
 80070e6:	0018      	movs	r0, r3
 80070e8:	f001 fa93 	bl	8008612 <USBD_CtlError>
            ret = USBD_FAIL;
 80070ec:	2317      	movs	r3, #23
 80070ee:	18fb      	adds	r3, r7, r3
 80070f0:	2202      	movs	r2, #2
 80070f2:	701a      	strb	r2, [r3, #0]
          }
          break;
 80070f4:	e00a      	b.n	800710c <USBD_CDC_Setup+0x164>

        default:
          USBD_CtlError(pdev, req);
 80070f6:	683a      	ldr	r2, [r7, #0]
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	0011      	movs	r1, r2
 80070fc:	0018      	movs	r0, r3
 80070fe:	f001 fa88 	bl	8008612 <USBD_CtlError>
          ret = USBD_FAIL;
 8007102:	2317      	movs	r3, #23
 8007104:	18fb      	adds	r3, r7, r3
 8007106:	2202      	movs	r2, #2
 8007108:	701a      	strb	r2, [r3, #0]
          break;
 800710a:	e000      	b.n	800710e <USBD_CDC_Setup+0x166>
          break;
 800710c:	46c0      	nop			@ (mov r8, r8)
      }
      break;
 800710e:	e00a      	b.n	8007126 <USBD_CDC_Setup+0x17e>

    default:
      USBD_CtlError(pdev, req);
 8007110:	683a      	ldr	r2, [r7, #0]
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	0011      	movs	r1, r2
 8007116:	0018      	movs	r0, r3
 8007118:	f001 fa7b 	bl	8008612 <USBD_CtlError>
      ret = USBD_FAIL;
 800711c:	2317      	movs	r3, #23
 800711e:	18fb      	adds	r3, r7, r3
 8007120:	2202      	movs	r2, #2
 8007122:	701a      	strb	r2, [r3, #0]
      break;
 8007124:	46c0      	nop			@ (mov r8, r8)
  }

  return ret;
 8007126:	2317      	movs	r3, #23
 8007128:	18fb      	adds	r3, r7, r3
 800712a:	781b      	ldrb	r3, [r3, #0]
}
 800712c:	0018      	movs	r0, r3
 800712e:	46bd      	mov	sp, r7
 8007130:	b006      	add	sp, #24
 8007132:	bd80      	pop	{r7, pc}
 8007134:	00000201 	.word	0x00000201

08007138 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8007138:	b580      	push	{r7, lr}
 800713a:	b084      	sub	sp, #16
 800713c:	af00      	add	r7, sp, #0
 800713e:	6078      	str	r0, [r7, #4]
 8007140:	000a      	movs	r2, r1
 8007142:	1cfb      	adds	r3, r7, #3
 8007144:	701a      	strb	r2, [r3, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8007146:	687a      	ldr	r2, [r7, #4]
 8007148:	23ae      	movs	r3, #174	@ 0xae
 800714a:	009b      	lsls	r3, r3, #2
 800714c:	58d3      	ldr	r3, [r2, r3]
 800714e:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8007150:	687a      	ldr	r2, [r7, #4]
 8007152:	23b0      	movs	r3, #176	@ 0xb0
 8007154:	009b      	lsls	r3, r3, #2
 8007156:	58d3      	ldr	r3, [r2, r3]
 8007158:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 800715a:	687a      	ldr	r2, [r7, #4]
 800715c:	23ae      	movs	r3, #174	@ 0xae
 800715e:	009b      	lsls	r3, r3, #2
 8007160:	58d3      	ldr	r3, [r2, r3]
 8007162:	2b00      	cmp	r3, #0
 8007164:	d03e      	beq.n	80071e4 <USBD_CDC_DataIn+0xac>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8007166:	1cfb      	adds	r3, r7, #3
 8007168:	781a      	ldrb	r2, [r3, #0]
 800716a:	6879      	ldr	r1, [r7, #4]
 800716c:	0013      	movs	r3, r2
 800716e:	009b      	lsls	r3, r3, #2
 8007170:	189b      	adds	r3, r3, r2
 8007172:	009b      	lsls	r3, r3, #2
 8007174:	18cb      	adds	r3, r1, r3
 8007176:	331c      	adds	r3, #28
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	2b00      	cmp	r3, #0
 800717c:	d02b      	beq.n	80071d6 <USBD_CDC_DataIn+0x9e>
 800717e:	1cfb      	adds	r3, r7, #3
 8007180:	781a      	ldrb	r2, [r3, #0]
 8007182:	6879      	ldr	r1, [r7, #4]
 8007184:	0013      	movs	r3, r2
 8007186:	009b      	lsls	r3, r3, #2
 8007188:	189b      	adds	r3, r3, r2
 800718a:	009b      	lsls	r3, r3, #2
 800718c:	18cb      	adds	r3, r1, r3
 800718e:	331c      	adds	r3, #28
 8007190:	6818      	ldr	r0, [r3, #0]
 8007192:	1cfb      	adds	r3, r7, #3
 8007194:	781a      	ldrb	r2, [r3, #0]
 8007196:	68b9      	ldr	r1, [r7, #8]
 8007198:	0013      	movs	r3, r2
 800719a:	009b      	lsls	r3, r3, #2
 800719c:	189b      	adds	r3, r3, r2
 800719e:	00db      	lsls	r3, r3, #3
 80071a0:	18cb      	adds	r3, r1, r3
 80071a2:	3320      	adds	r3, #32
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	0019      	movs	r1, r3
 80071a8:	f7f9 f834 	bl	8000214 <__aeabi_uidivmod>
 80071ac:	1e0b      	subs	r3, r1, #0
 80071ae:	d112      	bne.n	80071d6 <USBD_CDC_DataIn+0x9e>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 80071b0:	1cfb      	adds	r3, r7, #3
 80071b2:	781a      	ldrb	r2, [r3, #0]
 80071b4:	6879      	ldr	r1, [r7, #4]
 80071b6:	0013      	movs	r3, r2
 80071b8:	009b      	lsls	r3, r3, #2
 80071ba:	189b      	adds	r3, r3, r2
 80071bc:	009b      	lsls	r3, r3, #2
 80071be:	18cb      	adds	r3, r1, r3
 80071c0:	331c      	adds	r3, #28
 80071c2:	2200      	movs	r2, #0
 80071c4:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 80071c6:	1cfb      	adds	r3, r7, #3
 80071c8:	7819      	ldrb	r1, [r3, #0]
 80071ca:	6878      	ldr	r0, [r7, #4]
 80071cc:	2300      	movs	r3, #0
 80071ce:	2200      	movs	r2, #0
 80071d0:	f001 ff60 	bl	8009094 <USBD_LL_Transmit>
 80071d4:	e004      	b.n	80071e0 <USBD_CDC_DataIn+0xa8>
    }
    else
    {
      hcdc->TxState = 0U;
 80071d6:	68fa      	ldr	r2, [r7, #12]
 80071d8:	2385      	movs	r3, #133	@ 0x85
 80071da:	009b      	lsls	r3, r3, #2
 80071dc:	2100      	movs	r1, #0
 80071de:	50d1      	str	r1, [r2, r3]
    }
    return USBD_OK;
 80071e0:	2300      	movs	r3, #0
 80071e2:	e000      	b.n	80071e6 <USBD_CDC_DataIn+0xae>
  }
  else
  {
    return USBD_FAIL;
 80071e4:	2302      	movs	r3, #2
  }
}
 80071e6:	0018      	movs	r0, r3
 80071e8:	46bd      	mov	sp, r7
 80071ea:	b004      	add	sp, #16
 80071ec:	bd80      	pop	{r7, pc}

080071ee <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80071ee:	b580      	push	{r7, lr}
 80071f0:	b084      	sub	sp, #16
 80071f2:	af00      	add	r7, sp, #0
 80071f4:	6078      	str	r0, [r7, #4]
 80071f6:	000a      	movs	r2, r1
 80071f8:	1cfb      	adds	r3, r7, #3
 80071fa:	701a      	strb	r2, [r3, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80071fc:	687a      	ldr	r2, [r7, #4]
 80071fe:	23ae      	movs	r3, #174	@ 0xae
 8007200:	009b      	lsls	r3, r3, #2
 8007202:	58d3      	ldr	r3, [r2, r3]
 8007204:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8007206:	1cfb      	adds	r3, r7, #3
 8007208:	781a      	ldrb	r2, [r3, #0]
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	0011      	movs	r1, r2
 800720e:	0018      	movs	r0, r3
 8007210:	f001 ffae 	bl	8009170 <USBD_LL_GetRxDataSize>
 8007214:	0001      	movs	r1, r0
 8007216:	68fa      	ldr	r2, [r7, #12]
 8007218:	2383      	movs	r3, #131	@ 0x83
 800721a:	009b      	lsls	r3, r3, #2
 800721c:	50d1      	str	r1, [r2, r3]

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 800721e:	687a      	ldr	r2, [r7, #4]
 8007220:	23ae      	movs	r3, #174	@ 0xae
 8007222:	009b      	lsls	r3, r3, #2
 8007224:	58d3      	ldr	r3, [r2, r3]
 8007226:	2b00      	cmp	r3, #0
 8007228:	d011      	beq.n	800724e <USBD_CDC_DataOut+0x60>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800722a:	687a      	ldr	r2, [r7, #4]
 800722c:	23af      	movs	r3, #175	@ 0xaf
 800722e:	009b      	lsls	r3, r3, #2
 8007230:	58d3      	ldr	r3, [r2, r3]
 8007232:	68da      	ldr	r2, [r3, #12]
 8007234:	68f9      	ldr	r1, [r7, #12]
 8007236:	2381      	movs	r3, #129	@ 0x81
 8007238:	009b      	lsls	r3, r3, #2
 800723a:	58c8      	ldr	r0, [r1, r3]
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	2183      	movs	r1, #131	@ 0x83
 8007240:	0089      	lsls	r1, r1, #2
 8007242:	468c      	mov	ip, r1
 8007244:	4463      	add	r3, ip
 8007246:	0019      	movs	r1, r3
 8007248:	4790      	blx	r2

    return USBD_OK;
 800724a:	2300      	movs	r3, #0
 800724c:	e000      	b.n	8007250 <USBD_CDC_DataOut+0x62>
  }
  else
  {
    return USBD_FAIL;
 800724e:	2302      	movs	r3, #2
  }
}
 8007250:	0018      	movs	r0, r3
 8007252:	46bd      	mov	sp, r7
 8007254:	b004      	add	sp, #16
 8007256:	bd80      	pop	{r7, pc}

08007258 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8007258:	b590      	push	{r4, r7, lr}
 800725a:	b085      	sub	sp, #20
 800725c:	af00      	add	r7, sp, #0
 800725e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007260:	687a      	ldr	r2, [r7, #4]
 8007262:	23ae      	movs	r3, #174	@ 0xae
 8007264:	009b      	lsls	r3, r3, #2
 8007266:	58d3      	ldr	r3, [r2, r3]
 8007268:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800726a:	687a      	ldr	r2, [r7, #4]
 800726c:	23af      	movs	r3, #175	@ 0xaf
 800726e:	009b      	lsls	r3, r3, #2
 8007270:	58d3      	ldr	r3, [r2, r3]
 8007272:	2b00      	cmp	r3, #0
 8007274:	d018      	beq.n	80072a8 <USBD_CDC_EP0_RxReady+0x50>
 8007276:	68fa      	ldr	r2, [r7, #12]
 8007278:	2380      	movs	r3, #128	@ 0x80
 800727a:	009b      	lsls	r3, r3, #2
 800727c:	5cd3      	ldrb	r3, [r2, r3]
 800727e:	2bff      	cmp	r3, #255	@ 0xff
 8007280:	d012      	beq.n	80072a8 <USBD_CDC_EP0_RxReady+0x50>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8007282:	687a      	ldr	r2, [r7, #4]
 8007284:	23af      	movs	r3, #175	@ 0xaf
 8007286:	009b      	lsls	r3, r3, #2
 8007288:	58d3      	ldr	r3, [r2, r3]
 800728a:	689b      	ldr	r3, [r3, #8]
 800728c:	68f9      	ldr	r1, [r7, #12]
 800728e:	2280      	movs	r2, #128	@ 0x80
 8007290:	0092      	lsls	r2, r2, #2
 8007292:	5c88      	ldrb	r0, [r1, r2]
                                                      (uint8_t *)(void *)hcdc->data,
 8007294:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 8007296:	68fa      	ldr	r2, [r7, #12]
 8007298:	4c06      	ldr	r4, [pc, #24]	@ (80072b4 <USBD_CDC_EP0_RxReady+0x5c>)
 800729a:	5d12      	ldrb	r2, [r2, r4]
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800729c:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800729e:	68fa      	ldr	r2, [r7, #12]
 80072a0:	2380      	movs	r3, #128	@ 0x80
 80072a2:	009b      	lsls	r3, r3, #2
 80072a4:	21ff      	movs	r1, #255	@ 0xff
 80072a6:	54d1      	strb	r1, [r2, r3]

  }
  return USBD_OK;
 80072a8:	2300      	movs	r3, #0
}
 80072aa:	0018      	movs	r0, r3
 80072ac:	46bd      	mov	sp, r7
 80072ae:	b005      	add	sp, #20
 80072b0:	bd90      	pop	{r4, r7, pc}
 80072b2:	46c0      	nop			@ (mov r8, r8)
 80072b4:	00000201 	.word	0x00000201

080072b8 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 80072b8:	b580      	push	{r7, lr}
 80072ba:	b082      	sub	sp, #8
 80072bc:	af00      	add	r7, sp, #0
 80072be:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	2243      	movs	r2, #67	@ 0x43
 80072c4:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 80072c6:	4b02      	ldr	r3, [pc, #8]	@ (80072d0 <USBD_CDC_GetFSCfgDesc+0x18>)
}
 80072c8:	0018      	movs	r0, r3
 80072ca:	46bd      	mov	sp, r7
 80072cc:	b002      	add	sp, #8
 80072ce:	bd80      	pop	{r7, pc}
 80072d0:	20000094 	.word	0x20000094

080072d4 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 80072d4:	b580      	push	{r7, lr}
 80072d6:	b082      	sub	sp, #8
 80072d8:	af00      	add	r7, sp, #0
 80072da:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	2243      	movs	r2, #67	@ 0x43
 80072e0:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 80072e2:	4b02      	ldr	r3, [pc, #8]	@ (80072ec <USBD_CDC_GetHSCfgDesc+0x18>)
}
 80072e4:	0018      	movs	r0, r3
 80072e6:	46bd      	mov	sp, r7
 80072e8:	b002      	add	sp, #8
 80072ea:	bd80      	pop	{r7, pc}
 80072ec:	20000050 	.word	0x20000050

080072f0 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 80072f0:	b580      	push	{r7, lr}
 80072f2:	b082      	sub	sp, #8
 80072f4:	af00      	add	r7, sp, #0
 80072f6:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	2243      	movs	r2, #67	@ 0x43
 80072fc:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 80072fe:	4b02      	ldr	r3, [pc, #8]	@ (8007308 <USBD_CDC_GetOtherSpeedCfgDesc+0x18>)
}
 8007300:	0018      	movs	r0, r3
 8007302:	46bd      	mov	sp, r7
 8007304:	b002      	add	sp, #8
 8007306:	bd80      	pop	{r7, pc}
 8007308:	200000d8 	.word	0x200000d8

0800730c <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800730c:	b580      	push	{r7, lr}
 800730e:	b082      	sub	sp, #8
 8007310:	af00      	add	r7, sp, #0
 8007312:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	220a      	movs	r2, #10
 8007318:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 800731a:	4b02      	ldr	r3, [pc, #8]	@ (8007324 <USBD_CDC_GetDeviceQualifierDescriptor+0x18>)
}
 800731c:	0018      	movs	r0, r3
 800731e:	46bd      	mov	sp, r7
 8007320:	b002      	add	sp, #8
 8007322:	bd80      	pop	{r7, pc}
 8007324:	2000000c 	.word	0x2000000c

08007328 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 8007328:	b580      	push	{r7, lr}
 800732a:	b084      	sub	sp, #16
 800732c:	af00      	add	r7, sp, #0
 800732e:	6078      	str	r0, [r7, #4]
 8007330:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 8007332:	200f      	movs	r0, #15
 8007334:	183b      	adds	r3, r7, r0
 8007336:	2202      	movs	r2, #2
 8007338:	701a      	strb	r2, [r3, #0]

  if (fops != NULL)
 800733a:	683b      	ldr	r3, [r7, #0]
 800733c:	2b00      	cmp	r3, #0
 800733e:	d007      	beq.n	8007350 <USBD_CDC_RegisterInterface+0x28>
  {
    pdev->pUserData = fops;
 8007340:	687a      	ldr	r2, [r7, #4]
 8007342:	23af      	movs	r3, #175	@ 0xaf
 8007344:	009b      	lsls	r3, r3, #2
 8007346:	6839      	ldr	r1, [r7, #0]
 8007348:	50d1      	str	r1, [r2, r3]
    ret = USBD_OK;
 800734a:	183b      	adds	r3, r7, r0
 800734c:	2200      	movs	r2, #0
 800734e:	701a      	strb	r2, [r3, #0]
  }

  return ret;
 8007350:	230f      	movs	r3, #15
 8007352:	18fb      	adds	r3, r7, r3
 8007354:	781b      	ldrb	r3, [r3, #0]
}
 8007356:	0018      	movs	r0, r3
 8007358:	46bd      	mov	sp, r7
 800735a:	b004      	add	sp, #16
 800735c:	bd80      	pop	{r7, pc}

0800735e <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 800735e:	b580      	push	{r7, lr}
 8007360:	b086      	sub	sp, #24
 8007362:	af00      	add	r7, sp, #0
 8007364:	60f8      	str	r0, [r7, #12]
 8007366:	60b9      	str	r1, [r7, #8]
 8007368:	1dbb      	adds	r3, r7, #6
 800736a:	801a      	strh	r2, [r3, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800736c:	68fa      	ldr	r2, [r7, #12]
 800736e:	23ae      	movs	r3, #174	@ 0xae
 8007370:	009b      	lsls	r3, r3, #2
 8007372:	58d3      	ldr	r3, [r2, r3]
 8007374:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 8007376:	697a      	ldr	r2, [r7, #20]
 8007378:	2382      	movs	r3, #130	@ 0x82
 800737a:	009b      	lsls	r3, r3, #2
 800737c:	68b9      	ldr	r1, [r7, #8]
 800737e:	50d1      	str	r1, [r2, r3]
  hcdc->TxLength = length;
 8007380:	1dbb      	adds	r3, r7, #6
 8007382:	8819      	ldrh	r1, [r3, #0]
 8007384:	697a      	ldr	r2, [r7, #20]
 8007386:	2384      	movs	r3, #132	@ 0x84
 8007388:	009b      	lsls	r3, r3, #2
 800738a:	50d1      	str	r1, [r2, r3]

  return USBD_OK;
 800738c:	2300      	movs	r3, #0
}
 800738e:	0018      	movs	r0, r3
 8007390:	46bd      	mov	sp, r7
 8007392:	b006      	add	sp, #24
 8007394:	bd80      	pop	{r7, pc}

08007396 <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 8007396:	b580      	push	{r7, lr}
 8007398:	b084      	sub	sp, #16
 800739a:	af00      	add	r7, sp, #0
 800739c:	6078      	str	r0, [r7, #4]
 800739e:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80073a0:	687a      	ldr	r2, [r7, #4]
 80073a2:	23ae      	movs	r3, #174	@ 0xae
 80073a4:	009b      	lsls	r3, r3, #2
 80073a6:	58d3      	ldr	r3, [r2, r3]
 80073a8:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 80073aa:	68fa      	ldr	r2, [r7, #12]
 80073ac:	2381      	movs	r3, #129	@ 0x81
 80073ae:	009b      	lsls	r3, r3, #2
 80073b0:	6839      	ldr	r1, [r7, #0]
 80073b2:	50d1      	str	r1, [r2, r3]

  return USBD_OK;
 80073b4:	2300      	movs	r3, #0
}
 80073b6:	0018      	movs	r0, r3
 80073b8:	46bd      	mov	sp, r7
 80073ba:	b004      	add	sp, #16
 80073bc:	bd80      	pop	{r7, pc}

080073be <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 80073be:	b580      	push	{r7, lr}
 80073c0:	b084      	sub	sp, #16
 80073c2:	af00      	add	r7, sp, #0
 80073c4:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80073c6:	687a      	ldr	r2, [r7, #4]
 80073c8:	23ae      	movs	r3, #174	@ 0xae
 80073ca:	009b      	lsls	r3, r3, #2
 80073cc:	58d3      	ldr	r3, [r2, r3]
 80073ce:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 80073d0:	687a      	ldr	r2, [r7, #4]
 80073d2:	23ae      	movs	r3, #174	@ 0xae
 80073d4:	009b      	lsls	r3, r3, #2
 80073d6:	58d3      	ldr	r3, [r2, r3]
 80073d8:	2b00      	cmp	r3, #0
 80073da:	d019      	beq.n	8007410 <USBD_CDC_ReceivePacket+0x52>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	7c1b      	ldrb	r3, [r3, #16]
 80073e0:	2b00      	cmp	r3, #0
 80073e2:	d10a      	bne.n	80073fa <USBD_CDC_ReceivePacket+0x3c>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 80073e4:	68fa      	ldr	r2, [r7, #12]
 80073e6:	2381      	movs	r3, #129	@ 0x81
 80073e8:	009b      	lsls	r3, r3, #2
 80073ea:	58d2      	ldr	r2, [r2, r3]
 80073ec:	2380      	movs	r3, #128	@ 0x80
 80073ee:	009b      	lsls	r3, r3, #2
 80073f0:	6878      	ldr	r0, [r7, #4]
 80073f2:	2101      	movs	r1, #1
 80073f4:	f001 fe85 	bl	8009102 <USBD_LL_PrepareReceive>
 80073f8:	e008      	b.n	800740c <USBD_CDC_ReceivePacket+0x4e>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 80073fa:	68fa      	ldr	r2, [r7, #12]
 80073fc:	2381      	movs	r3, #129	@ 0x81
 80073fe:	009b      	lsls	r3, r3, #2
 8007400:	58d2      	ldr	r2, [r2, r3]
 8007402:	6878      	ldr	r0, [r7, #4]
 8007404:	2340      	movs	r3, #64	@ 0x40
 8007406:	2101      	movs	r1, #1
 8007408:	f001 fe7b 	bl	8009102 <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 800740c:	2300      	movs	r3, #0
 800740e:	e000      	b.n	8007412 <USBD_CDC_ReceivePacket+0x54>
  }
  else
  {
    return USBD_FAIL;
 8007410:	2302      	movs	r3, #2
  }
}
 8007412:	0018      	movs	r0, r3
 8007414:	46bd      	mov	sp, r7
 8007416:	b004      	add	sp, #16
 8007418:	bd80      	pop	{r7, pc}

0800741a <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800741a:	b580      	push	{r7, lr}
 800741c:	b084      	sub	sp, #16
 800741e:	af00      	add	r7, sp, #0
 8007420:	60f8      	str	r0, [r7, #12]
 8007422:	60b9      	str	r1, [r7, #8]
 8007424:	1dfb      	adds	r3, r7, #7
 8007426:	701a      	strb	r2, [r3, #0]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8007428:	68fb      	ldr	r3, [r7, #12]
 800742a:	2b00      	cmp	r3, #0
 800742c:	d101      	bne.n	8007432 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800742e:	2302      	movs	r3, #2
 8007430:	e020      	b.n	8007474 <USBD_Init+0x5a>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 8007432:	68fa      	ldr	r2, [r7, #12]
 8007434:	23ad      	movs	r3, #173	@ 0xad
 8007436:	009b      	lsls	r3, r3, #2
 8007438:	58d3      	ldr	r3, [r2, r3]
 800743a:	2b00      	cmp	r3, #0
 800743c:	d004      	beq.n	8007448 <USBD_Init+0x2e>
  {
    pdev->pClass = NULL;
 800743e:	68fa      	ldr	r2, [r7, #12]
 8007440:	23ad      	movs	r3, #173	@ 0xad
 8007442:	009b      	lsls	r3, r3, #2
 8007444:	2100      	movs	r1, #0
 8007446:	50d1      	str	r1, [r2, r3]
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8007448:	68bb      	ldr	r3, [r7, #8]
 800744a:	2b00      	cmp	r3, #0
 800744c:	d004      	beq.n	8007458 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800744e:	68fa      	ldr	r2, [r7, #12]
 8007450:	23ac      	movs	r3, #172	@ 0xac
 8007452:	009b      	lsls	r3, r3, #2
 8007454:	68b9      	ldr	r1, [r7, #8]
 8007456:	50d1      	str	r1, [r2, r3]
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007458:	68fa      	ldr	r2, [r7, #12]
 800745a:	23a7      	movs	r3, #167	@ 0xa7
 800745c:	009b      	lsls	r3, r3, #2
 800745e:	2101      	movs	r1, #1
 8007460:	54d1      	strb	r1, [r2, r3]
  pdev->id = id;
 8007462:	68fb      	ldr	r3, [r7, #12]
 8007464:	1dfa      	adds	r2, r7, #7
 8007466:	7812      	ldrb	r2, [r2, #0]
 8007468:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 800746a:	68fb      	ldr	r3, [r7, #12]
 800746c:	0018      	movs	r0, r3
 800746e:	f001 fc75 	bl	8008d5c <USBD_LL_Init>

  return USBD_OK;
 8007472:	2300      	movs	r3, #0
}
 8007474:	0018      	movs	r0, r3
 8007476:	46bd      	mov	sp, r7
 8007478:	b004      	add	sp, #16
 800747a:	bd80      	pop	{r7, pc}

0800747c <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800747c:	b580      	push	{r7, lr}
 800747e:	b084      	sub	sp, #16
 8007480:	af00      	add	r7, sp, #0
 8007482:	6078      	str	r0, [r7, #4]
 8007484:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 8007486:	200f      	movs	r0, #15
 8007488:	183b      	adds	r3, r7, r0
 800748a:	2200      	movs	r2, #0
 800748c:	701a      	strb	r2, [r3, #0]
  if (pclass != NULL)
 800748e:	683b      	ldr	r3, [r7, #0]
 8007490:	2b00      	cmp	r3, #0
 8007492:	d008      	beq.n	80074a6 <USBD_RegisterClass+0x2a>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 8007494:	687a      	ldr	r2, [r7, #4]
 8007496:	23ad      	movs	r3, #173	@ 0xad
 8007498:	009b      	lsls	r3, r3, #2
 800749a:	6839      	ldr	r1, [r7, #0]
 800749c:	50d1      	str	r1, [r2, r3]
    status = USBD_OK;
 800749e:	183b      	adds	r3, r7, r0
 80074a0:	2200      	movs	r2, #0
 80074a2:	701a      	strb	r2, [r3, #0]
 80074a4:	e003      	b.n	80074ae <USBD_RegisterClass+0x32>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 80074a6:	230f      	movs	r3, #15
 80074a8:	18fb      	adds	r3, r7, r3
 80074aa:	2202      	movs	r2, #2
 80074ac:	701a      	strb	r2, [r3, #0]
  }

  return status;
 80074ae:	230f      	movs	r3, #15
 80074b0:	18fb      	adds	r3, r7, r3
 80074b2:	781b      	ldrb	r3, [r3, #0]
}
 80074b4:	0018      	movs	r0, r3
 80074b6:	46bd      	mov	sp, r7
 80074b8:	b004      	add	sp, #16
 80074ba:	bd80      	pop	{r7, pc}

080074bc <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 80074bc:	b580      	push	{r7, lr}
 80074be:	b082      	sub	sp, #8
 80074c0:	af00      	add	r7, sp, #0
 80074c2:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	0018      	movs	r0, r3
 80074c8:	f001 fcac 	bl	8008e24 <USBD_LL_Start>

  return USBD_OK;
 80074cc:	2300      	movs	r3, #0
}
 80074ce:	0018      	movs	r0, r3
 80074d0:	46bd      	mov	sp, r7
 80074d2:	b002      	add	sp, #8
 80074d4:	bd80      	pop	{r7, pc}

080074d6 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 80074d6:	b580      	push	{r7, lr}
 80074d8:	b082      	sub	sp, #8
 80074da:	af00      	add	r7, sp, #0
 80074dc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80074de:	2300      	movs	r3, #0
}
 80074e0:	0018      	movs	r0, r3
 80074e2:	46bd      	mov	sp, r7
 80074e4:	b002      	add	sp, #8
 80074e6:	bd80      	pop	{r7, pc}

080074e8 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 80074e8:	b590      	push	{r4, r7, lr}
 80074ea:	b085      	sub	sp, #20
 80074ec:	af00      	add	r7, sp, #0
 80074ee:	6078      	str	r0, [r7, #4]
 80074f0:	000a      	movs	r2, r1
 80074f2:	1cfb      	adds	r3, r7, #3
 80074f4:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef ret = USBD_FAIL;
 80074f6:	240f      	movs	r4, #15
 80074f8:	193b      	adds	r3, r7, r4
 80074fa:	2202      	movs	r2, #2
 80074fc:	701a      	strb	r2, [r3, #0]

  if (pdev->pClass != NULL)
 80074fe:	687a      	ldr	r2, [r7, #4]
 8007500:	23ad      	movs	r3, #173	@ 0xad
 8007502:	009b      	lsls	r3, r3, #2
 8007504:	58d3      	ldr	r3, [r2, r3]
 8007506:	2b00      	cmp	r3, #0
 8007508:	d00e      	beq.n	8007528 <USBD_SetClassConfig+0x40>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 800750a:	687a      	ldr	r2, [r7, #4]
 800750c:	23ad      	movs	r3, #173	@ 0xad
 800750e:	009b      	lsls	r3, r3, #2
 8007510:	58d3      	ldr	r3, [r2, r3]
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	1cfa      	adds	r2, r7, #3
 8007516:	7811      	ldrb	r1, [r2, #0]
 8007518:	687a      	ldr	r2, [r7, #4]
 800751a:	0010      	movs	r0, r2
 800751c:	4798      	blx	r3
 800751e:	1e03      	subs	r3, r0, #0
 8007520:	d102      	bne.n	8007528 <USBD_SetClassConfig+0x40>
    {
      ret = USBD_OK;
 8007522:	193b      	adds	r3, r7, r4
 8007524:	2200      	movs	r2, #0
 8007526:	701a      	strb	r2, [r3, #0]
    }
  }

  return ret;
 8007528:	230f      	movs	r3, #15
 800752a:	18fb      	adds	r3, r7, r3
 800752c:	781b      	ldrb	r3, [r3, #0]
}
 800752e:	0018      	movs	r0, r3
 8007530:	46bd      	mov	sp, r7
 8007532:	b005      	add	sp, #20
 8007534:	bd90      	pop	{r4, r7, pc}

08007536 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8007536:	b580      	push	{r7, lr}
 8007538:	b082      	sub	sp, #8
 800753a:	af00      	add	r7, sp, #0
 800753c:	6078      	str	r0, [r7, #4]
 800753e:	000a      	movs	r2, r1
 8007540:	1cfb      	adds	r3, r7, #3
 8007542:	701a      	strb	r2, [r3, #0]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 8007544:	687a      	ldr	r2, [r7, #4]
 8007546:	23ad      	movs	r3, #173	@ 0xad
 8007548:	009b      	lsls	r3, r3, #2
 800754a:	58d3      	ldr	r3, [r2, r3]
 800754c:	685b      	ldr	r3, [r3, #4]
 800754e:	1cfa      	adds	r2, r7, #3
 8007550:	7811      	ldrb	r1, [r2, #0]
 8007552:	687a      	ldr	r2, [r7, #4]
 8007554:	0010      	movs	r0, r2
 8007556:	4798      	blx	r3

  return USBD_OK;
 8007558:	2300      	movs	r3, #0
}
 800755a:	0018      	movs	r0, r3
 800755c:	46bd      	mov	sp, r7
 800755e:	b002      	add	sp, #8
 8007560:	bd80      	pop	{r7, pc}
	...

08007564 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8007564:	b580      	push	{r7, lr}
 8007566:	b082      	sub	sp, #8
 8007568:	af00      	add	r7, sp, #0
 800756a:	6078      	str	r0, [r7, #4]
 800756c:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	22aa      	movs	r2, #170	@ 0xaa
 8007572:	0092      	lsls	r2, r2, #2
 8007574:	4694      	mov	ip, r2
 8007576:	4463      	add	r3, ip
 8007578:	683a      	ldr	r2, [r7, #0]
 800757a:	0011      	movs	r1, r2
 800757c:	0018      	movs	r0, r3
 800757e:	f001 f810 	bl	80085a2 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8007582:	687a      	ldr	r2, [r7, #4]
 8007584:	23a5      	movs	r3, #165	@ 0xa5
 8007586:	009b      	lsls	r3, r3, #2
 8007588:	2101      	movs	r1, #1
 800758a:	50d1      	str	r1, [r2, r3]

  pdev->ep0_data_len = pdev->request.wLength;
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	4a23      	ldr	r2, [pc, #140]	@ (800761c <USBD_LL_SetupStage+0xb8>)
 8007590:	5a9b      	ldrh	r3, [r3, r2]
 8007592:	0019      	movs	r1, r3
 8007594:	687a      	ldr	r2, [r7, #4]
 8007596:	23a6      	movs	r3, #166	@ 0xa6
 8007598:	009b      	lsls	r3, r3, #2
 800759a:	50d1      	str	r1, [r2, r3]

  switch (pdev->request.bmRequest & 0x1FU)
 800759c:	687a      	ldr	r2, [r7, #4]
 800759e:	23aa      	movs	r3, #170	@ 0xaa
 80075a0:	009b      	lsls	r3, r3, #2
 80075a2:	5cd3      	ldrb	r3, [r2, r3]
 80075a4:	001a      	movs	r2, r3
 80075a6:	231f      	movs	r3, #31
 80075a8:	4013      	ands	r3, r2
 80075aa:	2b02      	cmp	r3, #2
 80075ac:	d019      	beq.n	80075e2 <USBD_LL_SetupStage+0x7e>
 80075ae:	d822      	bhi.n	80075f6 <USBD_LL_SetupStage+0x92>
 80075b0:	2b00      	cmp	r3, #0
 80075b2:	d002      	beq.n	80075ba <USBD_LL_SetupStage+0x56>
 80075b4:	2b01      	cmp	r3, #1
 80075b6:	d00a      	beq.n	80075ce <USBD_LL_SetupStage+0x6a>
 80075b8:	e01d      	b.n	80075f6 <USBD_LL_SetupStage+0x92>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	22aa      	movs	r2, #170	@ 0xaa
 80075be:	0092      	lsls	r2, r2, #2
 80075c0:	189a      	adds	r2, r3, r2
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	0011      	movs	r1, r2
 80075c6:	0018      	movs	r0, r3
 80075c8:	f000 fa10 	bl	80079ec <USBD_StdDevReq>
      break;
 80075cc:	e020      	b.n	8007610 <USBD_LL_SetupStage+0xac>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	22aa      	movs	r2, #170	@ 0xaa
 80075d2:	0092      	lsls	r2, r2, #2
 80075d4:	189a      	adds	r2, r3, r2
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	0011      	movs	r1, r2
 80075da:	0018      	movs	r0, r3
 80075dc:	f000 fa78 	bl	8007ad0 <USBD_StdItfReq>
      break;
 80075e0:	e016      	b.n	8007610 <USBD_LL_SetupStage+0xac>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	22aa      	movs	r2, #170	@ 0xaa
 80075e6:	0092      	lsls	r2, r2, #2
 80075e8:	189a      	adds	r2, r3, r2
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	0011      	movs	r1, r2
 80075ee:	0018      	movs	r0, r3
 80075f0:	f000 fac5 	bl	8007b7e <USBD_StdEPReq>
      break;
 80075f4:	e00c      	b.n	8007610 <USBD_LL_SetupStage+0xac>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 80075f6:	687a      	ldr	r2, [r7, #4]
 80075f8:	23aa      	movs	r3, #170	@ 0xaa
 80075fa:	009b      	lsls	r3, r3, #2
 80075fc:	5cd3      	ldrb	r3, [r2, r3]
 80075fe:	227f      	movs	r2, #127	@ 0x7f
 8007600:	4393      	bics	r3, r2
 8007602:	b2da      	uxtb	r2, r3
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	0011      	movs	r1, r2
 8007608:	0018      	movs	r0, r3
 800760a:	f001 fc92 	bl	8008f32 <USBD_LL_StallEP>
      break;
 800760e:	46c0      	nop			@ (mov r8, r8)
  }

  return USBD_OK;
 8007610:	2300      	movs	r3, #0
}
 8007612:	0018      	movs	r0, r3
 8007614:	46bd      	mov	sp, r7
 8007616:	b002      	add	sp, #8
 8007618:	bd80      	pop	{r7, pc}
 800761a:	46c0      	nop			@ (mov r8, r8)
 800761c:	000002ae 	.word	0x000002ae

08007620 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8007620:	b580      	push	{r7, lr}
 8007622:	b086      	sub	sp, #24
 8007624:	af00      	add	r7, sp, #0
 8007626:	60f8      	str	r0, [r7, #12]
 8007628:	607a      	str	r2, [r7, #4]
 800762a:	200b      	movs	r0, #11
 800762c:	183b      	adds	r3, r7, r0
 800762e:	1c0a      	adds	r2, r1, #0
 8007630:	701a      	strb	r2, [r3, #0]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8007632:	183b      	adds	r3, r7, r0
 8007634:	781b      	ldrb	r3, [r3, #0]
 8007636:	2b00      	cmp	r3, #0
 8007638:	d154      	bne.n	80076e4 <USBD_LL_DataOutStage+0xc4>
  {
    pep = &pdev->ep_out[0];
 800763a:	68fb      	ldr	r3, [r7, #12]
 800763c:	3355      	adds	r3, #85	@ 0x55
 800763e:	33ff      	adds	r3, #255	@ 0xff
 8007640:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8007642:	68fa      	ldr	r2, [r7, #12]
 8007644:	23a5      	movs	r3, #165	@ 0xa5
 8007646:	009b      	lsls	r3, r3, #2
 8007648:	58d3      	ldr	r3, [r2, r3]
 800764a:	2b03      	cmp	r3, #3
 800764c:	d139      	bne.n	80076c2 <USBD_LL_DataOutStage+0xa2>
    {
      if (pep->rem_length > pep->maxpacket)
 800764e:	697b      	ldr	r3, [r7, #20]
 8007650:	68da      	ldr	r2, [r3, #12]
 8007652:	697b      	ldr	r3, [r7, #20]
 8007654:	691b      	ldr	r3, [r3, #16]
 8007656:	429a      	cmp	r2, r3
 8007658:	d919      	bls.n	800768e <USBD_LL_DataOutStage+0x6e>
      {
        pep->rem_length -= pep->maxpacket;
 800765a:	697b      	ldr	r3, [r7, #20]
 800765c:	68da      	ldr	r2, [r3, #12]
 800765e:	697b      	ldr	r3, [r7, #20]
 8007660:	691b      	ldr	r3, [r3, #16]
 8007662:	1ad2      	subs	r2, r2, r3
 8007664:	697b      	ldr	r3, [r7, #20]
 8007666:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8007668:	697b      	ldr	r3, [r7, #20]
 800766a:	68da      	ldr	r2, [r3, #12]
 800766c:	697b      	ldr	r3, [r7, #20]
 800766e:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8007670:	429a      	cmp	r2, r3
 8007672:	d203      	bcs.n	800767c <USBD_LL_DataOutStage+0x5c>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8007674:	697b      	ldr	r3, [r7, #20]
 8007676:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 8007678:	b29b      	uxth	r3, r3
 800767a:	e002      	b.n	8007682 <USBD_LL_DataOutStage+0x62>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800767c:	697b      	ldr	r3, [r7, #20]
 800767e:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8007680:	b29b      	uxth	r3, r3
 8007682:	6879      	ldr	r1, [r7, #4]
 8007684:	68f8      	ldr	r0, [r7, #12]
 8007686:	001a      	movs	r2, r3
 8007688:	f001 f898 	bl	80087bc <USBD_CtlContinueRx>
 800768c:	e045      	b.n	800771a <USBD_LL_DataOutStage+0xfa>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800768e:	68fa      	ldr	r2, [r7, #12]
 8007690:	23ad      	movs	r3, #173	@ 0xad
 8007692:	009b      	lsls	r3, r3, #2
 8007694:	58d3      	ldr	r3, [r2, r3]
 8007696:	691b      	ldr	r3, [r3, #16]
 8007698:	2b00      	cmp	r3, #0
 800769a:	d00d      	beq.n	80076b8 <USBD_LL_DataOutStage+0x98>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 800769c:	68fa      	ldr	r2, [r7, #12]
 800769e:	23a7      	movs	r3, #167	@ 0xa7
 80076a0:	009b      	lsls	r3, r3, #2
 80076a2:	5cd3      	ldrb	r3, [r2, r3]
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 80076a4:	2b03      	cmp	r3, #3
 80076a6:	d107      	bne.n	80076b8 <USBD_LL_DataOutStage+0x98>
        {
          pdev->pClass->EP0_RxReady(pdev);
 80076a8:	68fa      	ldr	r2, [r7, #12]
 80076aa:	23ad      	movs	r3, #173	@ 0xad
 80076ac:	009b      	lsls	r3, r3, #2
 80076ae:	58d3      	ldr	r3, [r2, r3]
 80076b0:	691b      	ldr	r3, [r3, #16]
 80076b2:	68fa      	ldr	r2, [r7, #12]
 80076b4:	0010      	movs	r0, r2
 80076b6:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 80076b8:	68fb      	ldr	r3, [r7, #12]
 80076ba:	0018      	movs	r0, r3
 80076bc:	f001 f891 	bl	80087e2 <USBD_CtlSendStatus>
 80076c0:	e02b      	b.n	800771a <USBD_LL_DataOutStage+0xfa>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 80076c2:	68fa      	ldr	r2, [r7, #12]
 80076c4:	23a5      	movs	r3, #165	@ 0xa5
 80076c6:	009b      	lsls	r3, r3, #2
 80076c8:	58d3      	ldr	r3, [r2, r3]
 80076ca:	2b05      	cmp	r3, #5
 80076cc:	d125      	bne.n	800771a <USBD_LL_DataOutStage+0xfa>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 80076ce:	68fa      	ldr	r2, [r7, #12]
 80076d0:	23a5      	movs	r3, #165	@ 0xa5
 80076d2:	009b      	lsls	r3, r3, #2
 80076d4:	2100      	movs	r1, #0
 80076d6:	50d1      	str	r1, [r2, r3]
        USBD_LL_StallEP(pdev, 0U);
 80076d8:	68fb      	ldr	r3, [r7, #12]
 80076da:	2100      	movs	r1, #0
 80076dc:	0018      	movs	r0, r3
 80076de:	f001 fc28 	bl	8008f32 <USBD_LL_StallEP>
 80076e2:	e01a      	b.n	800771a <USBD_LL_DataOutStage+0xfa>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 80076e4:	68fa      	ldr	r2, [r7, #12]
 80076e6:	23ad      	movs	r3, #173	@ 0xad
 80076e8:	009b      	lsls	r3, r3, #2
 80076ea:	58d3      	ldr	r3, [r2, r3]
 80076ec:	699b      	ldr	r3, [r3, #24]
 80076ee:	2b00      	cmp	r3, #0
 80076f0:	d011      	beq.n	8007716 <USBD_LL_DataOutStage+0xf6>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 80076f2:	68fa      	ldr	r2, [r7, #12]
 80076f4:	23a7      	movs	r3, #167	@ 0xa7
 80076f6:	009b      	lsls	r3, r3, #2
 80076f8:	5cd3      	ldrb	r3, [r2, r3]
  else if ((pdev->pClass->DataOut != NULL) &&
 80076fa:	2b03      	cmp	r3, #3
 80076fc:	d10b      	bne.n	8007716 <USBD_LL_DataOutStage+0xf6>
  {
    pdev->pClass->DataOut(pdev, epnum);
 80076fe:	68fa      	ldr	r2, [r7, #12]
 8007700:	23ad      	movs	r3, #173	@ 0xad
 8007702:	009b      	lsls	r3, r3, #2
 8007704:	58d3      	ldr	r3, [r2, r3]
 8007706:	699b      	ldr	r3, [r3, #24]
 8007708:	220b      	movs	r2, #11
 800770a:	18ba      	adds	r2, r7, r2
 800770c:	7811      	ldrb	r1, [r2, #0]
 800770e:	68fa      	ldr	r2, [r7, #12]
 8007710:	0010      	movs	r0, r2
 8007712:	4798      	blx	r3
 8007714:	e001      	b.n	800771a <USBD_LL_DataOutStage+0xfa>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8007716:	2302      	movs	r3, #2
 8007718:	e000      	b.n	800771c <USBD_LL_DataOutStage+0xfc>
  }

  return USBD_OK;
 800771a:	2300      	movs	r3, #0
}
 800771c:	0018      	movs	r0, r3
 800771e:	46bd      	mov	sp, r7
 8007720:	b006      	add	sp, #24
 8007722:	bd80      	pop	{r7, pc}

08007724 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8007724:	b580      	push	{r7, lr}
 8007726:	b086      	sub	sp, #24
 8007728:	af00      	add	r7, sp, #0
 800772a:	60f8      	str	r0, [r7, #12]
 800772c:	607a      	str	r2, [r7, #4]
 800772e:	200b      	movs	r0, #11
 8007730:	183b      	adds	r3, r7, r0
 8007732:	1c0a      	adds	r2, r1, #0
 8007734:	701a      	strb	r2, [r3, #0]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8007736:	183b      	adds	r3, r7, r0
 8007738:	781b      	ldrb	r3, [r3, #0]
 800773a:	2b00      	cmp	r3, #0
 800773c:	d000      	beq.n	8007740 <USBD_LL_DataInStage+0x1c>
 800773e:	e08e      	b.n	800785e <USBD_LL_DataInStage+0x13a>
  {
    pep = &pdev->ep_in[0];
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	3314      	adds	r3, #20
 8007744:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8007746:	68fa      	ldr	r2, [r7, #12]
 8007748:	23a5      	movs	r3, #165	@ 0xa5
 800774a:	009b      	lsls	r3, r3, #2
 800774c:	58d3      	ldr	r3, [r2, r3]
 800774e:	2b02      	cmp	r3, #2
 8007750:	d164      	bne.n	800781c <USBD_LL_DataInStage+0xf8>
    {
      if (pep->rem_length > pep->maxpacket)
 8007752:	697b      	ldr	r3, [r7, #20]
 8007754:	68da      	ldr	r2, [r3, #12]
 8007756:	697b      	ldr	r3, [r7, #20]
 8007758:	691b      	ldr	r3, [r3, #16]
 800775a:	429a      	cmp	r2, r3
 800775c:	d915      	bls.n	800778a <USBD_LL_DataInStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 800775e:	697b      	ldr	r3, [r7, #20]
 8007760:	68da      	ldr	r2, [r3, #12]
 8007762:	697b      	ldr	r3, [r7, #20]
 8007764:	691b      	ldr	r3, [r3, #16]
 8007766:	1ad2      	subs	r2, r2, r3
 8007768:	697b      	ldr	r3, [r7, #20]
 800776a:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 800776c:	697b      	ldr	r3, [r7, #20]
 800776e:	68db      	ldr	r3, [r3, #12]
 8007770:	b29a      	uxth	r2, r3
 8007772:	6879      	ldr	r1, [r7, #4]
 8007774:	68fb      	ldr	r3, [r7, #12]
 8007776:	0018      	movs	r0, r3
 8007778:	f000 ffe9 	bl	800874e <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800777c:	68f8      	ldr	r0, [r7, #12]
 800777e:	2300      	movs	r3, #0
 8007780:	2200      	movs	r2, #0
 8007782:	2100      	movs	r1, #0
 8007784:	f001 fcbd 	bl	8009102 <USBD_LL_PrepareReceive>
 8007788:	e059      	b.n	800783e <USBD_LL_DataInStage+0x11a>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800778a:	697b      	ldr	r3, [r7, #20]
 800778c:	689a      	ldr	r2, [r3, #8]
 800778e:	697b      	ldr	r3, [r7, #20]
 8007790:	691b      	ldr	r3, [r3, #16]
 8007792:	0019      	movs	r1, r3
 8007794:	0010      	movs	r0, r2
 8007796:	f7f8 fd3d 	bl	8000214 <__aeabi_uidivmod>
 800779a:	1e0b      	subs	r3, r1, #0
 800779c:	d11f      	bne.n	80077de <USBD_LL_DataInStage+0xba>
            (pep->total_length >= pep->maxpacket) &&
 800779e:	697b      	ldr	r3, [r7, #20]
 80077a0:	689a      	ldr	r2, [r3, #8]
 80077a2:	697b      	ldr	r3, [r7, #20]
 80077a4:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 80077a6:	429a      	cmp	r2, r3
 80077a8:	d319      	bcc.n	80077de <USBD_LL_DataInStage+0xba>
            (pep->total_length < pdev->ep0_data_len))
 80077aa:	697b      	ldr	r3, [r7, #20]
 80077ac:	689a      	ldr	r2, [r3, #8]
 80077ae:	68f9      	ldr	r1, [r7, #12]
 80077b0:	23a6      	movs	r3, #166	@ 0xa6
 80077b2:	009b      	lsls	r3, r3, #2
 80077b4:	58cb      	ldr	r3, [r1, r3]
            (pep->total_length >= pep->maxpacket) &&
 80077b6:	429a      	cmp	r2, r3
 80077b8:	d211      	bcs.n	80077de <USBD_LL_DataInStage+0xba>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 80077ba:	68fb      	ldr	r3, [r7, #12]
 80077bc:	2200      	movs	r2, #0
 80077be:	2100      	movs	r1, #0
 80077c0:	0018      	movs	r0, r3
 80077c2:	f000 ffc4 	bl	800874e <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 80077c6:	68fa      	ldr	r2, [r7, #12]
 80077c8:	23a6      	movs	r3, #166	@ 0xa6
 80077ca:	009b      	lsls	r3, r3, #2
 80077cc:	2100      	movs	r1, #0
 80077ce:	50d1      	str	r1, [r2, r3]

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80077d0:	68f8      	ldr	r0, [r7, #12]
 80077d2:	2300      	movs	r3, #0
 80077d4:	2200      	movs	r2, #0
 80077d6:	2100      	movs	r1, #0
 80077d8:	f001 fc93 	bl	8009102 <USBD_LL_PrepareReceive>
 80077dc:	e02f      	b.n	800783e <USBD_LL_DataInStage+0x11a>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 80077de:	68fa      	ldr	r2, [r7, #12]
 80077e0:	23ad      	movs	r3, #173	@ 0xad
 80077e2:	009b      	lsls	r3, r3, #2
 80077e4:	58d3      	ldr	r3, [r2, r3]
 80077e6:	68db      	ldr	r3, [r3, #12]
 80077e8:	2b00      	cmp	r3, #0
 80077ea:	d00d      	beq.n	8007808 <USBD_LL_DataInStage+0xe4>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 80077ec:	68fa      	ldr	r2, [r7, #12]
 80077ee:	23a7      	movs	r3, #167	@ 0xa7
 80077f0:	009b      	lsls	r3, r3, #2
 80077f2:	5cd3      	ldrb	r3, [r2, r3]
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 80077f4:	2b03      	cmp	r3, #3
 80077f6:	d107      	bne.n	8007808 <USBD_LL_DataInStage+0xe4>
          {
            pdev->pClass->EP0_TxSent(pdev);
 80077f8:	68fa      	ldr	r2, [r7, #12]
 80077fa:	23ad      	movs	r3, #173	@ 0xad
 80077fc:	009b      	lsls	r3, r3, #2
 80077fe:	58d3      	ldr	r3, [r2, r3]
 8007800:	68db      	ldr	r3, [r3, #12]
 8007802:	68fa      	ldr	r2, [r7, #12]
 8007804:	0010      	movs	r0, r2
 8007806:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 8007808:	68fb      	ldr	r3, [r7, #12]
 800780a:	2180      	movs	r1, #128	@ 0x80
 800780c:	0018      	movs	r0, r3
 800780e:	f001 fb90 	bl	8008f32 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 8007812:	68fb      	ldr	r3, [r7, #12]
 8007814:	0018      	movs	r0, r3
 8007816:	f000 fff8 	bl	800880a <USBD_CtlReceiveStatus>
 800781a:	e010      	b.n	800783e <USBD_LL_DataInStage+0x11a>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800781c:	68fa      	ldr	r2, [r7, #12]
 800781e:	23a5      	movs	r3, #165	@ 0xa5
 8007820:	009b      	lsls	r3, r3, #2
 8007822:	58d3      	ldr	r3, [r2, r3]
 8007824:	2b04      	cmp	r3, #4
 8007826:	d005      	beq.n	8007834 <USBD_LL_DataInStage+0x110>
          (pdev->ep0_state == USBD_EP0_IDLE))
 8007828:	68fa      	ldr	r2, [r7, #12]
 800782a:	23a5      	movs	r3, #165	@ 0xa5
 800782c:	009b      	lsls	r3, r3, #2
 800782e:	58d3      	ldr	r3, [r2, r3]
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8007830:	2b00      	cmp	r3, #0
 8007832:	d104      	bne.n	800783e <USBD_LL_DataInStage+0x11a>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 8007834:	68fb      	ldr	r3, [r7, #12]
 8007836:	2180      	movs	r1, #128	@ 0x80
 8007838:	0018      	movs	r0, r3
 800783a:	f001 fb7a 	bl	8008f32 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 800783e:	68fa      	ldr	r2, [r7, #12]
 8007840:	23a8      	movs	r3, #168	@ 0xa8
 8007842:	009b      	lsls	r3, r3, #2
 8007844:	5cd3      	ldrb	r3, [r2, r3]
 8007846:	2b01      	cmp	r3, #1
 8007848:	d124      	bne.n	8007894 <USBD_LL_DataInStage+0x170>
    {
      USBD_RunTestMode(pdev);
 800784a:	68fb      	ldr	r3, [r7, #12]
 800784c:	0018      	movs	r0, r3
 800784e:	f7ff fe42 	bl	80074d6 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8007852:	68fa      	ldr	r2, [r7, #12]
 8007854:	23a8      	movs	r3, #168	@ 0xa8
 8007856:	009b      	lsls	r3, r3, #2
 8007858:	2100      	movs	r1, #0
 800785a:	54d1      	strb	r1, [r2, r3]
 800785c:	e01a      	b.n	8007894 <USBD_LL_DataInStage+0x170>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 800785e:	68fa      	ldr	r2, [r7, #12]
 8007860:	23ad      	movs	r3, #173	@ 0xad
 8007862:	009b      	lsls	r3, r3, #2
 8007864:	58d3      	ldr	r3, [r2, r3]
 8007866:	695b      	ldr	r3, [r3, #20]
 8007868:	2b00      	cmp	r3, #0
 800786a:	d011      	beq.n	8007890 <USBD_LL_DataInStage+0x16c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800786c:	68fa      	ldr	r2, [r7, #12]
 800786e:	23a7      	movs	r3, #167	@ 0xa7
 8007870:	009b      	lsls	r3, r3, #2
 8007872:	5cd3      	ldrb	r3, [r2, r3]
  else if ((pdev->pClass->DataIn != NULL) &&
 8007874:	2b03      	cmp	r3, #3
 8007876:	d10b      	bne.n	8007890 <USBD_LL_DataInStage+0x16c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 8007878:	68fa      	ldr	r2, [r7, #12]
 800787a:	23ad      	movs	r3, #173	@ 0xad
 800787c:	009b      	lsls	r3, r3, #2
 800787e:	58d3      	ldr	r3, [r2, r3]
 8007880:	695b      	ldr	r3, [r3, #20]
 8007882:	220b      	movs	r2, #11
 8007884:	18ba      	adds	r2, r7, r2
 8007886:	7811      	ldrb	r1, [r2, #0]
 8007888:	68fa      	ldr	r2, [r7, #12]
 800788a:	0010      	movs	r0, r2
 800788c:	4798      	blx	r3
 800788e:	e001      	b.n	8007894 <USBD_LL_DataInStage+0x170>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8007890:	2302      	movs	r3, #2
 8007892:	e000      	b.n	8007896 <USBD_LL_DataInStage+0x172>
  }

  return USBD_OK;
 8007894:	2300      	movs	r3, #0
}
 8007896:	0018      	movs	r0, r3
 8007898:	46bd      	mov	sp, r7
 800789a:	b006      	add	sp, #24
 800789c:	bd80      	pop	{r7, pc}

0800789e <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800789e:	b580      	push	{r7, lr}
 80078a0:	b082      	sub	sp, #8
 80078a2:	af00      	add	r7, sp, #0
 80078a4:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80078a6:	6878      	ldr	r0, [r7, #4]
 80078a8:	2340      	movs	r3, #64	@ 0x40
 80078aa:	2200      	movs	r2, #0
 80078ac:	2100      	movs	r1, #0
 80078ae:	f001 fade 	bl	8008e6e <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 80078b2:	687a      	ldr	r2, [r7, #4]
 80078b4:	23ac      	movs	r3, #172	@ 0xac
 80078b6:	005b      	lsls	r3, r3, #1
 80078b8:	2101      	movs	r1, #1
 80078ba:	50d1      	str	r1, [r2, r3]

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 80078bc:	687a      	ldr	r2, [r7, #4]
 80078be:	23b2      	movs	r3, #178	@ 0xb2
 80078c0:	005b      	lsls	r3, r3, #1
 80078c2:	2140      	movs	r1, #64	@ 0x40
 80078c4:	50d1      	str	r1, [r2, r3]

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80078c6:	6878      	ldr	r0, [r7, #4]
 80078c8:	2340      	movs	r3, #64	@ 0x40
 80078ca:	2200      	movs	r2, #0
 80078cc:	2180      	movs	r1, #128	@ 0x80
 80078ce:	f001 face 	bl	8008e6e <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	2201      	movs	r2, #1
 80078d6:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	2240      	movs	r2, #64	@ 0x40
 80078dc:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80078de:	687a      	ldr	r2, [r7, #4]
 80078e0:	23a7      	movs	r3, #167	@ 0xa7
 80078e2:	009b      	lsls	r3, r3, #2
 80078e4:	2101      	movs	r1, #1
 80078e6:	54d1      	strb	r1, [r2, r3]
  pdev->ep0_state = USBD_EP0_IDLE;
 80078e8:	687a      	ldr	r2, [r7, #4]
 80078ea:	23a5      	movs	r3, #165	@ 0xa5
 80078ec:	009b      	lsls	r3, r3, #2
 80078ee:	2100      	movs	r1, #0
 80078f0:	50d1      	str	r1, [r2, r3]
  pdev->dev_config = 0U;
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	2200      	movs	r2, #0
 80078f6:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 80078f8:	687a      	ldr	r2, [r7, #4]
 80078fa:	23a9      	movs	r3, #169	@ 0xa9
 80078fc:	009b      	lsls	r3, r3, #2
 80078fe:	2100      	movs	r1, #0
 8007900:	50d1      	str	r1, [r2, r3]

  if (pdev->pClassData)
 8007902:	687a      	ldr	r2, [r7, #4]
 8007904:	23ae      	movs	r3, #174	@ 0xae
 8007906:	009b      	lsls	r3, r3, #2
 8007908:	58d3      	ldr	r3, [r2, r3]
 800790a:	2b00      	cmp	r3, #0
 800790c:	d00a      	beq.n	8007924 <USBD_LL_Reset+0x86>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800790e:	687a      	ldr	r2, [r7, #4]
 8007910:	23ad      	movs	r3, #173	@ 0xad
 8007912:	009b      	lsls	r3, r3, #2
 8007914:	58d3      	ldr	r3, [r2, r3]
 8007916:	685a      	ldr	r2, [r3, #4]
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	685b      	ldr	r3, [r3, #4]
 800791c:	b2d9      	uxtb	r1, r3
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	0018      	movs	r0, r3
 8007922:	4790      	blx	r2
  }

  return USBD_OK;
 8007924:	2300      	movs	r3, #0
}
 8007926:	0018      	movs	r0, r3
 8007928:	46bd      	mov	sp, r7
 800792a:	b002      	add	sp, #8
 800792c:	bd80      	pop	{r7, pc}

0800792e <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800792e:	b580      	push	{r7, lr}
 8007930:	b082      	sub	sp, #8
 8007932:	af00      	add	r7, sp, #0
 8007934:	6078      	str	r0, [r7, #4]
 8007936:	000a      	movs	r2, r1
 8007938:	1cfb      	adds	r3, r7, #3
 800793a:	701a      	strb	r2, [r3, #0]
  pdev->dev_speed = speed;
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	1cfa      	adds	r2, r7, #3
 8007940:	7812      	ldrb	r2, [r2, #0]
 8007942:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8007944:	2300      	movs	r3, #0
}
 8007946:	0018      	movs	r0, r3
 8007948:	46bd      	mov	sp, r7
 800794a:	b002      	add	sp, #8
 800794c:	bd80      	pop	{r7, pc}
	...

08007950 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8007950:	b580      	push	{r7, lr}
 8007952:	b082      	sub	sp, #8
 8007954:	af00      	add	r7, sp, #0
 8007956:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 8007958:	687a      	ldr	r2, [r7, #4]
 800795a:	23a7      	movs	r3, #167	@ 0xa7
 800795c:	009b      	lsls	r3, r3, #2
 800795e:	5cd1      	ldrb	r1, [r2, r3]
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	4a06      	ldr	r2, [pc, #24]	@ (800797c <USBD_LL_Suspend+0x2c>)
 8007964:	5499      	strb	r1, [r3, r2]
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 8007966:	687a      	ldr	r2, [r7, #4]
 8007968:	23a7      	movs	r3, #167	@ 0xa7
 800796a:	009b      	lsls	r3, r3, #2
 800796c:	2104      	movs	r1, #4
 800796e:	54d1      	strb	r1, [r2, r3]

  return USBD_OK;
 8007970:	2300      	movs	r3, #0
}
 8007972:	0018      	movs	r0, r3
 8007974:	46bd      	mov	sp, r7
 8007976:	b002      	add	sp, #8
 8007978:	bd80      	pop	{r7, pc}
 800797a:	46c0      	nop			@ (mov r8, r8)
 800797c:	0000029d 	.word	0x0000029d

08007980 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8007980:	b580      	push	{r7, lr}
 8007982:	b082      	sub	sp, #8
 8007984:	af00      	add	r7, sp, #0
 8007986:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8007988:	687a      	ldr	r2, [r7, #4]
 800798a:	23a7      	movs	r3, #167	@ 0xa7
 800798c:	009b      	lsls	r3, r3, #2
 800798e:	5cd3      	ldrb	r3, [r2, r3]
 8007990:	2b04      	cmp	r3, #4
 8007992:	d106      	bne.n	80079a2 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	4a05      	ldr	r2, [pc, #20]	@ (80079ac <USBD_LL_Resume+0x2c>)
 8007998:	5c99      	ldrb	r1, [r3, r2]
 800799a:	687a      	ldr	r2, [r7, #4]
 800799c:	23a7      	movs	r3, #167	@ 0xa7
 800799e:	009b      	lsls	r3, r3, #2
 80079a0:	54d1      	strb	r1, [r2, r3]
  }

  return USBD_OK;
 80079a2:	2300      	movs	r3, #0
}
 80079a4:	0018      	movs	r0, r3
 80079a6:	46bd      	mov	sp, r7
 80079a8:	b002      	add	sp, #8
 80079aa:	bd80      	pop	{r7, pc}
 80079ac:	0000029d 	.word	0x0000029d

080079b0 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 80079b0:	b580      	push	{r7, lr}
 80079b2:	b082      	sub	sp, #8
 80079b4:	af00      	add	r7, sp, #0
 80079b6:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80079b8:	687a      	ldr	r2, [r7, #4]
 80079ba:	23a7      	movs	r3, #167	@ 0xa7
 80079bc:	009b      	lsls	r3, r3, #2
 80079be:	5cd3      	ldrb	r3, [r2, r3]
 80079c0:	2b03      	cmp	r3, #3
 80079c2:	d10e      	bne.n	80079e2 <USBD_LL_SOF+0x32>
  {
    if (pdev->pClass->SOF != NULL)
 80079c4:	687a      	ldr	r2, [r7, #4]
 80079c6:	23ad      	movs	r3, #173	@ 0xad
 80079c8:	009b      	lsls	r3, r3, #2
 80079ca:	58d3      	ldr	r3, [r2, r3]
 80079cc:	69db      	ldr	r3, [r3, #28]
 80079ce:	2b00      	cmp	r3, #0
 80079d0:	d007      	beq.n	80079e2 <USBD_LL_SOF+0x32>
    {
      pdev->pClass->SOF(pdev);
 80079d2:	687a      	ldr	r2, [r7, #4]
 80079d4:	23ad      	movs	r3, #173	@ 0xad
 80079d6:	009b      	lsls	r3, r3, #2
 80079d8:	58d3      	ldr	r3, [r2, r3]
 80079da:	69db      	ldr	r3, [r3, #28]
 80079dc:	687a      	ldr	r2, [r7, #4]
 80079de:	0010      	movs	r0, r2
 80079e0:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80079e2:	2300      	movs	r3, #0
}
 80079e4:	0018      	movs	r0, r3
 80079e6:	46bd      	mov	sp, r7
 80079e8:	b002      	add	sp, #8
 80079ea:	bd80      	pop	{r7, pc}

080079ec <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 80079ec:	b580      	push	{r7, lr}
 80079ee:	b084      	sub	sp, #16
 80079f0:	af00      	add	r7, sp, #0
 80079f2:	6078      	str	r0, [r7, #4]
 80079f4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80079f6:	230f      	movs	r3, #15
 80079f8:	18fb      	adds	r3, r7, r3
 80079fa:	2200      	movs	r2, #0
 80079fc:	701a      	strb	r2, [r3, #0]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80079fe:	683b      	ldr	r3, [r7, #0]
 8007a00:	781b      	ldrb	r3, [r3, #0]
 8007a02:	001a      	movs	r2, r3
 8007a04:	2360      	movs	r3, #96	@ 0x60
 8007a06:	4013      	ands	r3, r2
 8007a08:	2b40      	cmp	r3, #64	@ 0x40
 8007a0a:	d004      	beq.n	8007a16 <USBD_StdDevReq+0x2a>
 8007a0c:	d84f      	bhi.n	8007aae <USBD_StdDevReq+0xc2>
 8007a0e:	2b00      	cmp	r3, #0
 8007a10:	d00b      	beq.n	8007a2a <USBD_StdDevReq+0x3e>
 8007a12:	2b20      	cmp	r3, #32
 8007a14:	d14b      	bne.n	8007aae <USBD_StdDevReq+0xc2>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 8007a16:	687a      	ldr	r2, [r7, #4]
 8007a18:	23ad      	movs	r3, #173	@ 0xad
 8007a1a:	009b      	lsls	r3, r3, #2
 8007a1c:	58d3      	ldr	r3, [r2, r3]
 8007a1e:	689b      	ldr	r3, [r3, #8]
 8007a20:	6839      	ldr	r1, [r7, #0]
 8007a22:	687a      	ldr	r2, [r7, #4]
 8007a24:	0010      	movs	r0, r2
 8007a26:	4798      	blx	r3
      break;
 8007a28:	e048      	b.n	8007abc <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007a2a:	683b      	ldr	r3, [r7, #0]
 8007a2c:	785b      	ldrb	r3, [r3, #1]
 8007a2e:	2b09      	cmp	r3, #9
 8007a30:	d835      	bhi.n	8007a9e <USBD_StdDevReq+0xb2>
 8007a32:	009a      	lsls	r2, r3, #2
 8007a34:	4b25      	ldr	r3, [pc, #148]	@ (8007acc <USBD_StdDevReq+0xe0>)
 8007a36:	18d3      	adds	r3, r2, r3
 8007a38:	681b      	ldr	r3, [r3, #0]
 8007a3a:	469f      	mov	pc, r3
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8007a3c:	683a      	ldr	r2, [r7, #0]
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	0011      	movs	r1, r2
 8007a42:	0018      	movs	r0, r3
 8007a44:	f000 fa52 	bl	8007eec <USBD_GetDescriptor>
          break;
 8007a48:	e030      	b.n	8007aac <USBD_StdDevReq+0xc0>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8007a4a:	683a      	ldr	r2, [r7, #0]
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	0011      	movs	r1, r2
 8007a50:	0018      	movs	r0, r3
 8007a52:	f000 fbfd 	bl	8008250 <USBD_SetAddress>
          break;
 8007a56:	e029      	b.n	8007aac <USBD_StdDevReq+0xc0>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 8007a58:	683a      	ldr	r2, [r7, #0]
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	0011      	movs	r1, r2
 8007a5e:	0018      	movs	r0, r3
 8007a60:	f000 fc4a 	bl	80082f8 <USBD_SetConfig>
          break;
 8007a64:	e022      	b.n	8007aac <USBD_StdDevReq+0xc0>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8007a66:	683a      	ldr	r2, [r7, #0]
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	0011      	movs	r1, r2
 8007a6c:	0018      	movs	r0, r3
 8007a6e:	f000 fce7 	bl	8008440 <USBD_GetConfig>
          break;
 8007a72:	e01b      	b.n	8007aac <USBD_StdDevReq+0xc0>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8007a74:	683a      	ldr	r2, [r7, #0]
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	0011      	movs	r1, r2
 8007a7a:	0018      	movs	r0, r3
 8007a7c:	f000 fd1b 	bl	80084b6 <USBD_GetStatus>
          break;
 8007a80:	e014      	b.n	8007aac <USBD_StdDevReq+0xc0>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8007a82:	683a      	ldr	r2, [r7, #0]
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	0011      	movs	r1, r2
 8007a88:	0018      	movs	r0, r3
 8007a8a:	f000 fd4e 	bl	800852a <USBD_SetFeature>
          break;
 8007a8e:	e00d      	b.n	8007aac <USBD_StdDevReq+0xc0>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8007a90:	683a      	ldr	r2, [r7, #0]
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	0011      	movs	r1, r2
 8007a96:	0018      	movs	r0, r3
 8007a98:	f000 fd5d 	bl	8008556 <USBD_ClrFeature>
          break;
 8007a9c:	e006      	b.n	8007aac <USBD_StdDevReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8007a9e:	683a      	ldr	r2, [r7, #0]
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	0011      	movs	r1, r2
 8007aa4:	0018      	movs	r0, r3
 8007aa6:	f000 fdb4 	bl	8008612 <USBD_CtlError>
          break;
 8007aaa:	46c0      	nop			@ (mov r8, r8)
      }
      break;
 8007aac:	e006      	b.n	8007abc <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 8007aae:	683a      	ldr	r2, [r7, #0]
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	0011      	movs	r1, r2
 8007ab4:	0018      	movs	r0, r3
 8007ab6:	f000 fdac 	bl	8008612 <USBD_CtlError>
      break;
 8007aba:	46c0      	nop			@ (mov r8, r8)
  }

  return ret;
 8007abc:	230f      	movs	r3, #15
 8007abe:	18fb      	adds	r3, r7, r3
 8007ac0:	781b      	ldrb	r3, [r3, #0]
}
 8007ac2:	0018      	movs	r0, r3
 8007ac4:	46bd      	mov	sp, r7
 8007ac6:	b004      	add	sp, #16
 8007ac8:	bd80      	pop	{r7, pc}
 8007aca:	46c0      	nop			@ (mov r8, r8)
 8007acc:	08009354 	.word	0x08009354

08007ad0 <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 8007ad0:	b5b0      	push	{r4, r5, r7, lr}
 8007ad2:	b084      	sub	sp, #16
 8007ad4:	af00      	add	r7, sp, #0
 8007ad6:	6078      	str	r0, [r7, #4]
 8007ad8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8007ada:	230f      	movs	r3, #15
 8007adc:	18fb      	adds	r3, r7, r3
 8007ade:	2200      	movs	r2, #0
 8007ae0:	701a      	strb	r2, [r3, #0]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007ae2:	683b      	ldr	r3, [r7, #0]
 8007ae4:	781b      	ldrb	r3, [r3, #0]
 8007ae6:	001a      	movs	r2, r3
 8007ae8:	2360      	movs	r3, #96	@ 0x60
 8007aea:	4013      	ands	r3, r2
 8007aec:	2b40      	cmp	r3, #64	@ 0x40
 8007aee:	d004      	beq.n	8007afa <USBD_StdItfReq+0x2a>
 8007af0:	d839      	bhi.n	8007b66 <USBD_StdItfReq+0x96>
 8007af2:	2b00      	cmp	r3, #0
 8007af4:	d001      	beq.n	8007afa <USBD_StdItfReq+0x2a>
 8007af6:	2b20      	cmp	r3, #32
 8007af8:	d135      	bne.n	8007b66 <USBD_StdItfReq+0x96>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8007afa:	687a      	ldr	r2, [r7, #4]
 8007afc:	23a7      	movs	r3, #167	@ 0xa7
 8007afe:	009b      	lsls	r3, r3, #2
 8007b00:	5cd3      	ldrb	r3, [r2, r3]
 8007b02:	3b01      	subs	r3, #1
 8007b04:	2b02      	cmp	r3, #2
 8007b06:	d825      	bhi.n	8007b54 <USBD_StdItfReq+0x84>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8007b08:	683b      	ldr	r3, [r7, #0]
 8007b0a:	889b      	ldrh	r3, [r3, #4]
 8007b0c:	b2db      	uxtb	r3, r3
 8007b0e:	2b01      	cmp	r3, #1
 8007b10:	d819      	bhi.n	8007b46 <USBD_StdItfReq+0x76>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8007b12:	687a      	ldr	r2, [r7, #4]
 8007b14:	23ad      	movs	r3, #173	@ 0xad
 8007b16:	009b      	lsls	r3, r3, #2
 8007b18:	58d3      	ldr	r3, [r2, r3]
 8007b1a:	689b      	ldr	r3, [r3, #8]
 8007b1c:	250f      	movs	r5, #15
 8007b1e:	197c      	adds	r4, r7, r5
 8007b20:	6839      	ldr	r1, [r7, #0]
 8007b22:	687a      	ldr	r2, [r7, #4]
 8007b24:	0010      	movs	r0, r2
 8007b26:	4798      	blx	r3
 8007b28:	0003      	movs	r3, r0
 8007b2a:	7023      	strb	r3, [r4, #0]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8007b2c:	683b      	ldr	r3, [r7, #0]
 8007b2e:	88db      	ldrh	r3, [r3, #6]
 8007b30:	2b00      	cmp	r3, #0
 8007b32:	d116      	bne.n	8007b62 <USBD_StdItfReq+0x92>
 8007b34:	197b      	adds	r3, r7, r5
 8007b36:	781b      	ldrb	r3, [r3, #0]
 8007b38:	2b00      	cmp	r3, #0
 8007b3a:	d112      	bne.n	8007b62 <USBD_StdItfReq+0x92>
            {
              USBD_CtlSendStatus(pdev);
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	0018      	movs	r0, r3
 8007b40:	f000 fe4f 	bl	80087e2 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8007b44:	e00d      	b.n	8007b62 <USBD_StdItfReq+0x92>
            USBD_CtlError(pdev, req);
 8007b46:	683a      	ldr	r2, [r7, #0]
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	0011      	movs	r1, r2
 8007b4c:	0018      	movs	r0, r3
 8007b4e:	f000 fd60 	bl	8008612 <USBD_CtlError>
          break;
 8007b52:	e006      	b.n	8007b62 <USBD_StdItfReq+0x92>

        default:
          USBD_CtlError(pdev, req);
 8007b54:	683a      	ldr	r2, [r7, #0]
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	0011      	movs	r1, r2
 8007b5a:	0018      	movs	r0, r3
 8007b5c:	f000 fd59 	bl	8008612 <USBD_CtlError>
          break;
 8007b60:	e000      	b.n	8007b64 <USBD_StdItfReq+0x94>
          break;
 8007b62:	46c0      	nop			@ (mov r8, r8)
      }
      break;
 8007b64:	e006      	b.n	8007b74 <USBD_StdItfReq+0xa4>

    default:
      USBD_CtlError(pdev, req);
 8007b66:	683a      	ldr	r2, [r7, #0]
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	0011      	movs	r1, r2
 8007b6c:	0018      	movs	r0, r3
 8007b6e:	f000 fd50 	bl	8008612 <USBD_CtlError>
      break;
 8007b72:	46c0      	nop			@ (mov r8, r8)
  }

  return USBD_OK;
 8007b74:	2300      	movs	r3, #0
}
 8007b76:	0018      	movs	r0, r3
 8007b78:	46bd      	mov	sp, r7
 8007b7a:	b004      	add	sp, #16
 8007b7c:	bdb0      	pop	{r4, r5, r7, pc}

08007b7e <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 8007b7e:	b5b0      	push	{r4, r5, r7, lr}
 8007b80:	b084      	sub	sp, #16
 8007b82:	af00      	add	r7, sp, #0
 8007b84:	6078      	str	r0, [r7, #4]
 8007b86:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8007b88:	230f      	movs	r3, #15
 8007b8a:	18fb      	adds	r3, r7, r3
 8007b8c:	2200      	movs	r2, #0
 8007b8e:	701a      	strb	r2, [r3, #0]
  ep_addr  = LOBYTE(req->wIndex);
 8007b90:	683b      	ldr	r3, [r7, #0]
 8007b92:	889a      	ldrh	r2, [r3, #4]
 8007b94:	230e      	movs	r3, #14
 8007b96:	18fb      	adds	r3, r7, r3
 8007b98:	701a      	strb	r2, [r3, #0]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007b9a:	683b      	ldr	r3, [r7, #0]
 8007b9c:	781b      	ldrb	r3, [r3, #0]
 8007b9e:	001a      	movs	r2, r3
 8007ba0:	2360      	movs	r3, #96	@ 0x60
 8007ba2:	4013      	ands	r3, r2
 8007ba4:	2b40      	cmp	r3, #64	@ 0x40
 8007ba6:	d006      	beq.n	8007bb6 <USBD_StdEPReq+0x38>
 8007ba8:	d900      	bls.n	8007bac <USBD_StdEPReq+0x2e>
 8007baa:	e190      	b.n	8007ece <USBD_StdEPReq+0x350>
 8007bac:	2b00      	cmp	r3, #0
 8007bae:	d00c      	beq.n	8007bca <USBD_StdEPReq+0x4c>
 8007bb0:	2b20      	cmp	r3, #32
 8007bb2:	d000      	beq.n	8007bb6 <USBD_StdEPReq+0x38>
 8007bb4:	e18b      	b.n	8007ece <USBD_StdEPReq+0x350>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 8007bb6:	687a      	ldr	r2, [r7, #4]
 8007bb8:	23ad      	movs	r3, #173	@ 0xad
 8007bba:	009b      	lsls	r3, r3, #2
 8007bbc:	58d3      	ldr	r3, [r2, r3]
 8007bbe:	689b      	ldr	r3, [r3, #8]
 8007bc0:	6839      	ldr	r1, [r7, #0]
 8007bc2:	687a      	ldr	r2, [r7, #4]
 8007bc4:	0010      	movs	r0, r2
 8007bc6:	4798      	blx	r3
      break;
 8007bc8:	e188      	b.n	8007edc <USBD_StdEPReq+0x35e>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 8007bca:	683b      	ldr	r3, [r7, #0]
 8007bcc:	781b      	ldrb	r3, [r3, #0]
 8007bce:	001a      	movs	r2, r3
 8007bd0:	2360      	movs	r3, #96	@ 0x60
 8007bd2:	4013      	ands	r3, r2
 8007bd4:	2b20      	cmp	r3, #32
 8007bd6:	d10f      	bne.n	8007bf8 <USBD_StdEPReq+0x7a>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8007bd8:	687a      	ldr	r2, [r7, #4]
 8007bda:	23ad      	movs	r3, #173	@ 0xad
 8007bdc:	009b      	lsls	r3, r3, #2
 8007bde:	58d3      	ldr	r3, [r2, r3]
 8007be0:	689b      	ldr	r3, [r3, #8]
 8007be2:	250f      	movs	r5, #15
 8007be4:	197c      	adds	r4, r7, r5
 8007be6:	6839      	ldr	r1, [r7, #0]
 8007be8:	687a      	ldr	r2, [r7, #4]
 8007bea:	0010      	movs	r0, r2
 8007bec:	4798      	blx	r3
 8007bee:	0003      	movs	r3, r0
 8007bf0:	7023      	strb	r3, [r4, #0]

        return ret;
 8007bf2:	197b      	adds	r3, r7, r5
 8007bf4:	781b      	ldrb	r3, [r3, #0]
 8007bf6:	e174      	b.n	8007ee2 <USBD_StdEPReq+0x364>
      }

      switch (req->bRequest)
 8007bf8:	683b      	ldr	r3, [r7, #0]
 8007bfa:	785b      	ldrb	r3, [r3, #1]
 8007bfc:	2b03      	cmp	r3, #3
 8007bfe:	d007      	beq.n	8007c10 <USBD_StdEPReq+0x92>
 8007c00:	dd00      	ble.n	8007c04 <USBD_StdEPReq+0x86>
 8007c02:	e15c      	b.n	8007ebe <USBD_StdEPReq+0x340>
 8007c04:	2b00      	cmp	r3, #0
 8007c06:	d100      	bne.n	8007c0a <USBD_StdEPReq+0x8c>
 8007c08:	e092      	b.n	8007d30 <USBD_StdEPReq+0x1b2>
 8007c0a:	2b01      	cmp	r3, #1
 8007c0c:	d04b      	beq.n	8007ca6 <USBD_StdEPReq+0x128>
 8007c0e:	e156      	b.n	8007ebe <USBD_StdEPReq+0x340>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8007c10:	687a      	ldr	r2, [r7, #4]
 8007c12:	23a7      	movs	r3, #167	@ 0xa7
 8007c14:	009b      	lsls	r3, r3, #2
 8007c16:	5cd3      	ldrb	r3, [r2, r3]
 8007c18:	2b02      	cmp	r3, #2
 8007c1a:	d002      	beq.n	8007c22 <USBD_StdEPReq+0xa4>
 8007c1c:	2b03      	cmp	r3, #3
 8007c1e:	d01d      	beq.n	8007c5c <USBD_StdEPReq+0xde>
 8007c20:	e039      	b.n	8007c96 <USBD_StdEPReq+0x118>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007c22:	220e      	movs	r2, #14
 8007c24:	18bb      	adds	r3, r7, r2
 8007c26:	781b      	ldrb	r3, [r3, #0]
 8007c28:	2b00      	cmp	r3, #0
 8007c2a:	d010      	beq.n	8007c4e <USBD_StdEPReq+0xd0>
 8007c2c:	18bb      	adds	r3, r7, r2
 8007c2e:	781b      	ldrb	r3, [r3, #0]
 8007c30:	2b80      	cmp	r3, #128	@ 0x80
 8007c32:	d00c      	beq.n	8007c4e <USBD_StdEPReq+0xd0>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 8007c34:	18bb      	adds	r3, r7, r2
 8007c36:	781a      	ldrb	r2, [r3, #0]
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	0011      	movs	r1, r2
 8007c3c:	0018      	movs	r0, r3
 8007c3e:	f001 f978 	bl	8008f32 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	2180      	movs	r1, #128	@ 0x80
 8007c46:	0018      	movs	r0, r3
 8007c48:	f001 f973 	bl	8008f32 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8007c4c:	e02a      	b.n	8007ca4 <USBD_StdEPReq+0x126>
                USBD_CtlError(pdev, req);
 8007c4e:	683a      	ldr	r2, [r7, #0]
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	0011      	movs	r1, r2
 8007c54:	0018      	movs	r0, r3
 8007c56:	f000 fcdc 	bl	8008612 <USBD_CtlError>
              break;
 8007c5a:	e023      	b.n	8007ca4 <USBD_StdEPReq+0x126>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8007c5c:	683b      	ldr	r3, [r7, #0]
 8007c5e:	885b      	ldrh	r3, [r3, #2]
 8007c60:	2b00      	cmp	r3, #0
 8007c62:	d113      	bne.n	8007c8c <USBD_StdEPReq+0x10e>
              {
                if ((ep_addr != 0x00U) &&
 8007c64:	220e      	movs	r2, #14
 8007c66:	18bb      	adds	r3, r7, r2
 8007c68:	781b      	ldrb	r3, [r3, #0]
 8007c6a:	2b00      	cmp	r3, #0
 8007c6c:	d00e      	beq.n	8007c8c <USBD_StdEPReq+0x10e>
 8007c6e:	18bb      	adds	r3, r7, r2
 8007c70:	781b      	ldrb	r3, [r3, #0]
 8007c72:	2b80      	cmp	r3, #128	@ 0x80
 8007c74:	d00a      	beq.n	8007c8c <USBD_StdEPReq+0x10e>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8007c76:	683b      	ldr	r3, [r7, #0]
 8007c78:	88db      	ldrh	r3, [r3, #6]
 8007c7a:	2b00      	cmp	r3, #0
 8007c7c:	d106      	bne.n	8007c8c <USBD_StdEPReq+0x10e>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 8007c7e:	18bb      	adds	r3, r7, r2
 8007c80:	781a      	ldrb	r2, [r3, #0]
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	0011      	movs	r1, r2
 8007c86:	0018      	movs	r0, r3
 8007c88:	f001 f953 	bl	8008f32 <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	0018      	movs	r0, r3
 8007c90:	f000 fda7 	bl	80087e2 <USBD_CtlSendStatus>

              break;
 8007c94:	e006      	b.n	8007ca4 <USBD_StdEPReq+0x126>

            default:
              USBD_CtlError(pdev, req);
 8007c96:	683a      	ldr	r2, [r7, #0]
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	0011      	movs	r1, r2
 8007c9c:	0018      	movs	r0, r3
 8007c9e:	f000 fcb8 	bl	8008612 <USBD_CtlError>
              break;
 8007ca2:	46c0      	nop			@ (mov r8, r8)
          }
          break;
 8007ca4:	e112      	b.n	8007ecc <USBD_StdEPReq+0x34e>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8007ca6:	687a      	ldr	r2, [r7, #4]
 8007ca8:	23a7      	movs	r3, #167	@ 0xa7
 8007caa:	009b      	lsls	r3, r3, #2
 8007cac:	5cd3      	ldrb	r3, [r2, r3]
 8007cae:	2b02      	cmp	r3, #2
 8007cb0:	d002      	beq.n	8007cb8 <USBD_StdEPReq+0x13a>
 8007cb2:	2b03      	cmp	r3, #3
 8007cb4:	d01d      	beq.n	8007cf2 <USBD_StdEPReq+0x174>
 8007cb6:	e032      	b.n	8007d1e <USBD_StdEPReq+0x1a0>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007cb8:	220e      	movs	r2, #14
 8007cba:	18bb      	adds	r3, r7, r2
 8007cbc:	781b      	ldrb	r3, [r3, #0]
 8007cbe:	2b00      	cmp	r3, #0
 8007cc0:	d010      	beq.n	8007ce4 <USBD_StdEPReq+0x166>
 8007cc2:	18bb      	adds	r3, r7, r2
 8007cc4:	781b      	ldrb	r3, [r3, #0]
 8007cc6:	2b80      	cmp	r3, #128	@ 0x80
 8007cc8:	d00c      	beq.n	8007ce4 <USBD_StdEPReq+0x166>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 8007cca:	18bb      	adds	r3, r7, r2
 8007ccc:	781a      	ldrb	r2, [r3, #0]
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	0011      	movs	r1, r2
 8007cd2:	0018      	movs	r0, r3
 8007cd4:	f001 f92d 	bl	8008f32 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	2180      	movs	r1, #128	@ 0x80
 8007cdc:	0018      	movs	r0, r3
 8007cde:	f001 f928 	bl	8008f32 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8007ce2:	e024      	b.n	8007d2e <USBD_StdEPReq+0x1b0>
                USBD_CtlError(pdev, req);
 8007ce4:	683a      	ldr	r2, [r7, #0]
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	0011      	movs	r1, r2
 8007cea:	0018      	movs	r0, r3
 8007cec:	f000 fc91 	bl	8008612 <USBD_CtlError>
              break;
 8007cf0:	e01d      	b.n	8007d2e <USBD_StdEPReq+0x1b0>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8007cf2:	683b      	ldr	r3, [r7, #0]
 8007cf4:	885b      	ldrh	r3, [r3, #2]
 8007cf6:	2b00      	cmp	r3, #0
 8007cf8:	d118      	bne.n	8007d2c <USBD_StdEPReq+0x1ae>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8007cfa:	210e      	movs	r1, #14
 8007cfc:	187b      	adds	r3, r7, r1
 8007cfe:	781b      	ldrb	r3, [r3, #0]
 8007d00:	227f      	movs	r2, #127	@ 0x7f
 8007d02:	4013      	ands	r3, r2
 8007d04:	d006      	beq.n	8007d14 <USBD_StdEPReq+0x196>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 8007d06:	187b      	adds	r3, r7, r1
 8007d08:	781a      	ldrb	r2, [r3, #0]
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	0011      	movs	r1, r2
 8007d0e:	0018      	movs	r0, r3
 8007d10:	f001 f93a 	bl	8008f88 <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	0018      	movs	r0, r3
 8007d18:	f000 fd63 	bl	80087e2 <USBD_CtlSendStatus>
              }
              break;
 8007d1c:	e006      	b.n	8007d2c <USBD_StdEPReq+0x1ae>

            default:
              USBD_CtlError(pdev, req);
 8007d1e:	683a      	ldr	r2, [r7, #0]
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	0011      	movs	r1, r2
 8007d24:	0018      	movs	r0, r3
 8007d26:	f000 fc74 	bl	8008612 <USBD_CtlError>
              break;
 8007d2a:	e000      	b.n	8007d2e <USBD_StdEPReq+0x1b0>
              break;
 8007d2c:	46c0      	nop			@ (mov r8, r8)
          }
          break;
 8007d2e:	e0cd      	b.n	8007ecc <USBD_StdEPReq+0x34e>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8007d30:	687a      	ldr	r2, [r7, #4]
 8007d32:	23a7      	movs	r3, #167	@ 0xa7
 8007d34:	009b      	lsls	r3, r3, #2
 8007d36:	5cd3      	ldrb	r3, [r2, r3]
 8007d38:	2b02      	cmp	r3, #2
 8007d3a:	d002      	beq.n	8007d42 <USBD_StdEPReq+0x1c4>
 8007d3c:	2b03      	cmp	r3, #3
 8007d3e:	d03c      	beq.n	8007dba <USBD_StdEPReq+0x23c>
 8007d40:	e0b5      	b.n	8007eae <USBD_StdEPReq+0x330>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007d42:	220e      	movs	r2, #14
 8007d44:	18bb      	adds	r3, r7, r2
 8007d46:	781b      	ldrb	r3, [r3, #0]
 8007d48:	2b00      	cmp	r3, #0
 8007d4a:	d00a      	beq.n	8007d62 <USBD_StdEPReq+0x1e4>
 8007d4c:	18bb      	adds	r3, r7, r2
 8007d4e:	781b      	ldrb	r3, [r3, #0]
 8007d50:	2b80      	cmp	r3, #128	@ 0x80
 8007d52:	d006      	beq.n	8007d62 <USBD_StdEPReq+0x1e4>
              {
                USBD_CtlError(pdev, req);
 8007d54:	683a      	ldr	r2, [r7, #0]
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	0011      	movs	r1, r2
 8007d5a:	0018      	movs	r0, r3
 8007d5c:	f000 fc59 	bl	8008612 <USBD_CtlError>
                break;
 8007d60:	e0ac      	b.n	8007ebc <USBD_StdEPReq+0x33e>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007d62:	220e      	movs	r2, #14
 8007d64:	18bb      	adds	r3, r7, r2
 8007d66:	781b      	ldrb	r3, [r3, #0]
 8007d68:	b25b      	sxtb	r3, r3
 8007d6a:	2b00      	cmp	r3, #0
 8007d6c:	da0c      	bge.n	8007d88 <USBD_StdEPReq+0x20a>
 8007d6e:	18bb      	adds	r3, r7, r2
 8007d70:	781b      	ldrb	r3, [r3, #0]
 8007d72:	227f      	movs	r2, #127	@ 0x7f
 8007d74:	401a      	ands	r2, r3
 8007d76:	0013      	movs	r3, r2
 8007d78:	009b      	lsls	r3, r3, #2
 8007d7a:	189b      	adds	r3, r3, r2
 8007d7c:	009b      	lsls	r3, r3, #2
 8007d7e:	3310      	adds	r3, #16
 8007d80:	687a      	ldr	r2, [r7, #4]
 8007d82:	18d3      	adds	r3, r2, r3
 8007d84:	3304      	adds	r3, #4
 8007d86:	e00d      	b.n	8007da4 <USBD_StdEPReq+0x226>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8007d88:	230e      	movs	r3, #14
 8007d8a:	18fb      	adds	r3, r7, r3
 8007d8c:	781b      	ldrb	r3, [r3, #0]
 8007d8e:	227f      	movs	r2, #127	@ 0x7f
 8007d90:	401a      	ands	r2, r3
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007d92:	0013      	movs	r3, r2
 8007d94:	009b      	lsls	r3, r3, #2
 8007d96:	189b      	adds	r3, r3, r2
 8007d98:	009b      	lsls	r3, r3, #2
 8007d9a:	3351      	adds	r3, #81	@ 0x51
 8007d9c:	33ff      	adds	r3, #255	@ 0xff
 8007d9e:	687a      	ldr	r2, [r7, #4]
 8007da0:	18d3      	adds	r3, r2, r3
 8007da2:	3304      	adds	r3, #4
 8007da4:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8007da6:	68bb      	ldr	r3, [r7, #8]
 8007da8:	2200      	movs	r2, #0
 8007daa:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8007dac:	68b9      	ldr	r1, [r7, #8]
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	2202      	movs	r2, #2
 8007db2:	0018      	movs	r0, r3
 8007db4:	f000 fcab 	bl	800870e <USBD_CtlSendData>
              break;
 8007db8:	e080      	b.n	8007ebc <USBD_StdEPReq+0x33e>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8007dba:	220e      	movs	r2, #14
 8007dbc:	18bb      	adds	r3, r7, r2
 8007dbe:	781b      	ldrb	r3, [r3, #0]
 8007dc0:	b25b      	sxtb	r3, r3
 8007dc2:	2b00      	cmp	r3, #0
 8007dc4:	da14      	bge.n	8007df0 <USBD_StdEPReq+0x272>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8007dc6:	18bb      	adds	r3, r7, r2
 8007dc8:	781b      	ldrb	r3, [r3, #0]
 8007dca:	220f      	movs	r2, #15
 8007dcc:	401a      	ands	r2, r3
 8007dce:	6879      	ldr	r1, [r7, #4]
 8007dd0:	0013      	movs	r3, r2
 8007dd2:	009b      	lsls	r3, r3, #2
 8007dd4:	189b      	adds	r3, r3, r2
 8007dd6:	009b      	lsls	r3, r3, #2
 8007dd8:	18cb      	adds	r3, r1, r3
 8007dda:	3318      	adds	r3, #24
 8007ddc:	681b      	ldr	r3, [r3, #0]
 8007dde:	2b00      	cmp	r3, #0
 8007de0:	d11e      	bne.n	8007e20 <USBD_StdEPReq+0x2a2>
                {
                  USBD_CtlError(pdev, req);
 8007de2:	683a      	ldr	r2, [r7, #0]
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	0011      	movs	r1, r2
 8007de8:	0018      	movs	r0, r3
 8007dea:	f000 fc12 	bl	8008612 <USBD_CtlError>
                  break;
 8007dee:	e065      	b.n	8007ebc <USBD_StdEPReq+0x33e>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8007df0:	230e      	movs	r3, #14
 8007df2:	18fb      	adds	r3, r7, r3
 8007df4:	781b      	ldrb	r3, [r3, #0]
 8007df6:	220f      	movs	r2, #15
 8007df8:	401a      	ands	r2, r3
 8007dfa:	6878      	ldr	r0, [r7, #4]
 8007dfc:	23ac      	movs	r3, #172	@ 0xac
 8007dfe:	0059      	lsls	r1, r3, #1
 8007e00:	0013      	movs	r3, r2
 8007e02:	009b      	lsls	r3, r3, #2
 8007e04:	189b      	adds	r3, r3, r2
 8007e06:	009b      	lsls	r3, r3, #2
 8007e08:	18c3      	adds	r3, r0, r3
 8007e0a:	185b      	adds	r3, r3, r1
 8007e0c:	681b      	ldr	r3, [r3, #0]
 8007e0e:	2b00      	cmp	r3, #0
 8007e10:	d106      	bne.n	8007e20 <USBD_StdEPReq+0x2a2>
                {
                  USBD_CtlError(pdev, req);
 8007e12:	683a      	ldr	r2, [r7, #0]
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	0011      	movs	r1, r2
 8007e18:	0018      	movs	r0, r3
 8007e1a:	f000 fbfa 	bl	8008612 <USBD_CtlError>
                  break;
 8007e1e:	e04d      	b.n	8007ebc <USBD_StdEPReq+0x33e>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007e20:	220e      	movs	r2, #14
 8007e22:	18bb      	adds	r3, r7, r2
 8007e24:	781b      	ldrb	r3, [r3, #0]
 8007e26:	b25b      	sxtb	r3, r3
 8007e28:	2b00      	cmp	r3, #0
 8007e2a:	da0c      	bge.n	8007e46 <USBD_StdEPReq+0x2c8>
 8007e2c:	18bb      	adds	r3, r7, r2
 8007e2e:	781b      	ldrb	r3, [r3, #0]
 8007e30:	227f      	movs	r2, #127	@ 0x7f
 8007e32:	401a      	ands	r2, r3
 8007e34:	0013      	movs	r3, r2
 8007e36:	009b      	lsls	r3, r3, #2
 8007e38:	189b      	adds	r3, r3, r2
 8007e3a:	009b      	lsls	r3, r3, #2
 8007e3c:	3310      	adds	r3, #16
 8007e3e:	687a      	ldr	r2, [r7, #4]
 8007e40:	18d3      	adds	r3, r2, r3
 8007e42:	3304      	adds	r3, #4
 8007e44:	e00d      	b.n	8007e62 <USBD_StdEPReq+0x2e4>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8007e46:	230e      	movs	r3, #14
 8007e48:	18fb      	adds	r3, r7, r3
 8007e4a:	781b      	ldrb	r3, [r3, #0]
 8007e4c:	227f      	movs	r2, #127	@ 0x7f
 8007e4e:	401a      	ands	r2, r3
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007e50:	0013      	movs	r3, r2
 8007e52:	009b      	lsls	r3, r3, #2
 8007e54:	189b      	adds	r3, r3, r2
 8007e56:	009b      	lsls	r3, r3, #2
 8007e58:	3351      	adds	r3, #81	@ 0x51
 8007e5a:	33ff      	adds	r3, #255	@ 0xff
 8007e5c:	687a      	ldr	r2, [r7, #4]
 8007e5e:	18d3      	adds	r3, r2, r3
 8007e60:	3304      	adds	r3, #4
 8007e62:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8007e64:	220e      	movs	r2, #14
 8007e66:	18bb      	adds	r3, r7, r2
 8007e68:	781b      	ldrb	r3, [r3, #0]
 8007e6a:	2b00      	cmp	r3, #0
 8007e6c:	d003      	beq.n	8007e76 <USBD_StdEPReq+0x2f8>
 8007e6e:	18bb      	adds	r3, r7, r2
 8007e70:	781b      	ldrb	r3, [r3, #0]
 8007e72:	2b80      	cmp	r3, #128	@ 0x80
 8007e74:	d103      	bne.n	8007e7e <USBD_StdEPReq+0x300>
              {
                pep->status = 0x0000U;
 8007e76:	68bb      	ldr	r3, [r7, #8]
 8007e78:	2200      	movs	r2, #0
 8007e7a:	601a      	str	r2, [r3, #0]
 8007e7c:	e010      	b.n	8007ea0 <USBD_StdEPReq+0x322>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 8007e7e:	230e      	movs	r3, #14
 8007e80:	18fb      	adds	r3, r7, r3
 8007e82:	781a      	ldrb	r2, [r3, #0]
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	0011      	movs	r1, r2
 8007e88:	0018      	movs	r0, r3
 8007e8a:	f001 f8a8 	bl	8008fde <USBD_LL_IsStallEP>
 8007e8e:	1e03      	subs	r3, r0, #0
 8007e90:	d003      	beq.n	8007e9a <USBD_StdEPReq+0x31c>
              {
                pep->status = 0x0001U;
 8007e92:	68bb      	ldr	r3, [r7, #8]
 8007e94:	2201      	movs	r2, #1
 8007e96:	601a      	str	r2, [r3, #0]
 8007e98:	e002      	b.n	8007ea0 <USBD_StdEPReq+0x322>
              }
              else
              {
                pep->status = 0x0000U;
 8007e9a:	68bb      	ldr	r3, [r7, #8]
 8007e9c:	2200      	movs	r2, #0
 8007e9e:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8007ea0:	68b9      	ldr	r1, [r7, #8]
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	2202      	movs	r2, #2
 8007ea6:	0018      	movs	r0, r3
 8007ea8:	f000 fc31 	bl	800870e <USBD_CtlSendData>
              break;
 8007eac:	e006      	b.n	8007ebc <USBD_StdEPReq+0x33e>

            default:
              USBD_CtlError(pdev, req);
 8007eae:	683a      	ldr	r2, [r7, #0]
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	0011      	movs	r1, r2
 8007eb4:	0018      	movs	r0, r3
 8007eb6:	f000 fbac 	bl	8008612 <USBD_CtlError>
              break;
 8007eba:	46c0      	nop			@ (mov r8, r8)
          }
          break;
 8007ebc:	e006      	b.n	8007ecc <USBD_StdEPReq+0x34e>

        default:
          USBD_CtlError(pdev, req);
 8007ebe:	683a      	ldr	r2, [r7, #0]
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	0011      	movs	r1, r2
 8007ec4:	0018      	movs	r0, r3
 8007ec6:	f000 fba4 	bl	8008612 <USBD_CtlError>
          break;
 8007eca:	46c0      	nop			@ (mov r8, r8)
      }
      break;
 8007ecc:	e006      	b.n	8007edc <USBD_StdEPReq+0x35e>

    default:
      USBD_CtlError(pdev, req);
 8007ece:	683a      	ldr	r2, [r7, #0]
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	0011      	movs	r1, r2
 8007ed4:	0018      	movs	r0, r3
 8007ed6:	f000 fb9c 	bl	8008612 <USBD_CtlError>
      break;
 8007eda:	46c0      	nop			@ (mov r8, r8)
  }

  return ret;
 8007edc:	230f      	movs	r3, #15
 8007ede:	18fb      	adds	r3, r7, r3
 8007ee0:	781b      	ldrb	r3, [r3, #0]
}
 8007ee2:	0018      	movs	r0, r3
 8007ee4:	46bd      	mov	sp, r7
 8007ee6:	b004      	add	sp, #16
 8007ee8:	bdb0      	pop	{r4, r5, r7, pc}
	...

08007eec <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 8007eec:	b580      	push	{r7, lr}
 8007eee:	b084      	sub	sp, #16
 8007ef0:	af00      	add	r7, sp, #0
 8007ef2:	6078      	str	r0, [r7, #4]
 8007ef4:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8007ef6:	2308      	movs	r3, #8
 8007ef8:	18fb      	adds	r3, r7, r3
 8007efa:	2200      	movs	r2, #0
 8007efc:	801a      	strh	r2, [r3, #0]
  uint8_t *pbuf = NULL;
 8007efe:	2300      	movs	r3, #0
 8007f00:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8007f02:	230b      	movs	r3, #11
 8007f04:	18fb      	adds	r3, r7, r3
 8007f06:	2200      	movs	r2, #0
 8007f08:	701a      	strb	r2, [r3, #0]

  switch (req->wValue >> 8)
 8007f0a:	683b      	ldr	r3, [r7, #0]
 8007f0c:	885b      	ldrh	r3, [r3, #2]
 8007f0e:	0a1b      	lsrs	r3, r3, #8
 8007f10:	b29b      	uxth	r3, r3
 8007f12:	2b07      	cmp	r3, #7
 8007f14:	d900      	bls.n	8007f18 <USBD_GetDescriptor+0x2c>
 8007f16:	e159      	b.n	80081cc <USBD_GetDescriptor+0x2e0>
 8007f18:	009a      	lsls	r2, r3, #2
 8007f1a:	4bcb      	ldr	r3, [pc, #812]	@ (8008248 <USBD_GetDescriptor+0x35c>)
 8007f1c:	18d3      	adds	r3, r2, r3
 8007f1e:	681b      	ldr	r3, [r3, #0]
 8007f20:	469f      	mov	pc, r3
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8007f22:	687a      	ldr	r2, [r7, #4]
 8007f24:	23ac      	movs	r3, #172	@ 0xac
 8007f26:	009b      	lsls	r3, r3, #2
 8007f28:	58d3      	ldr	r3, [r2, r3]
 8007f2a:	681b      	ldr	r3, [r3, #0]
 8007f2c:	687a      	ldr	r2, [r7, #4]
 8007f2e:	7c12      	ldrb	r2, [r2, #16]
 8007f30:	2108      	movs	r1, #8
 8007f32:	1879      	adds	r1, r7, r1
 8007f34:	0010      	movs	r0, r2
 8007f36:	4798      	blx	r3
 8007f38:	0003      	movs	r3, r0
 8007f3a:	60fb      	str	r3, [r7, #12]
      break;
 8007f3c:	e153      	b.n	80081e6 <USBD_GetDescriptor+0x2fa>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	7c1b      	ldrb	r3, [r3, #16]
 8007f42:	2b00      	cmp	r3, #0
 8007f44:	d10f      	bne.n	8007f66 <USBD_GetDescriptor+0x7a>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8007f46:	687a      	ldr	r2, [r7, #4]
 8007f48:	23ad      	movs	r3, #173	@ 0xad
 8007f4a:	009b      	lsls	r3, r3, #2
 8007f4c:	58d3      	ldr	r3, [r2, r3]
 8007f4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f50:	2208      	movs	r2, #8
 8007f52:	18ba      	adds	r2, r7, r2
 8007f54:	0010      	movs	r0, r2
 8007f56:	4798      	blx	r3
 8007f58:	0003      	movs	r3, r0
 8007f5a:	60fb      	str	r3, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8007f5c:	68fb      	ldr	r3, [r7, #12]
 8007f5e:	3301      	adds	r3, #1
 8007f60:	2202      	movs	r2, #2
 8007f62:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8007f64:	e13f      	b.n	80081e6 <USBD_GetDescriptor+0x2fa>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8007f66:	687a      	ldr	r2, [r7, #4]
 8007f68:	23ad      	movs	r3, #173	@ 0xad
 8007f6a:	009b      	lsls	r3, r3, #2
 8007f6c:	58d3      	ldr	r3, [r2, r3]
 8007f6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f70:	2208      	movs	r2, #8
 8007f72:	18ba      	adds	r2, r7, r2
 8007f74:	0010      	movs	r0, r2
 8007f76:	4798      	blx	r3
 8007f78:	0003      	movs	r3, r0
 8007f7a:	60fb      	str	r3, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8007f7c:	68fb      	ldr	r3, [r7, #12]
 8007f7e:	3301      	adds	r3, #1
 8007f80:	2202      	movs	r2, #2
 8007f82:	701a      	strb	r2, [r3, #0]
      break;
 8007f84:	e12f      	b.n	80081e6 <USBD_GetDescriptor+0x2fa>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8007f86:	683b      	ldr	r3, [r7, #0]
 8007f88:	885b      	ldrh	r3, [r3, #2]
 8007f8a:	b2db      	uxtb	r3, r3
 8007f8c:	2b05      	cmp	r3, #5
 8007f8e:	d900      	bls.n	8007f92 <USBD_GetDescriptor+0xa6>
 8007f90:	e0d0      	b.n	8008134 <USBD_GetDescriptor+0x248>
 8007f92:	009a      	lsls	r2, r3, #2
 8007f94:	4bad      	ldr	r3, [pc, #692]	@ (800824c <USBD_GetDescriptor+0x360>)
 8007f96:	18d3      	adds	r3, r2, r3
 8007f98:	681b      	ldr	r3, [r3, #0]
 8007f9a:	469f      	mov	pc, r3
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8007f9c:	687a      	ldr	r2, [r7, #4]
 8007f9e:	23ac      	movs	r3, #172	@ 0xac
 8007fa0:	009b      	lsls	r3, r3, #2
 8007fa2:	58d3      	ldr	r3, [r2, r3]
 8007fa4:	685b      	ldr	r3, [r3, #4]
 8007fa6:	2b00      	cmp	r3, #0
 8007fa8:	d00d      	beq.n	8007fc6 <USBD_GetDescriptor+0xda>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8007faa:	687a      	ldr	r2, [r7, #4]
 8007fac:	23ac      	movs	r3, #172	@ 0xac
 8007fae:	009b      	lsls	r3, r3, #2
 8007fb0:	58d3      	ldr	r3, [r2, r3]
 8007fb2:	685b      	ldr	r3, [r3, #4]
 8007fb4:	687a      	ldr	r2, [r7, #4]
 8007fb6:	7c12      	ldrb	r2, [r2, #16]
 8007fb8:	2108      	movs	r1, #8
 8007fba:	1879      	adds	r1, r7, r1
 8007fbc:	0010      	movs	r0, r2
 8007fbe:	4798      	blx	r3
 8007fc0:	0003      	movs	r3, r0
 8007fc2:	60fb      	str	r3, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007fc4:	e0c3      	b.n	800814e <USBD_GetDescriptor+0x262>
            USBD_CtlError(pdev, req);
 8007fc6:	683a      	ldr	r2, [r7, #0]
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	0011      	movs	r1, r2
 8007fcc:	0018      	movs	r0, r3
 8007fce:	f000 fb20 	bl	8008612 <USBD_CtlError>
            err++;
 8007fd2:	210b      	movs	r1, #11
 8007fd4:	187b      	adds	r3, r7, r1
 8007fd6:	781a      	ldrb	r2, [r3, #0]
 8007fd8:	187b      	adds	r3, r7, r1
 8007fda:	3201      	adds	r2, #1
 8007fdc:	701a      	strb	r2, [r3, #0]
          break;
 8007fde:	e0b6      	b.n	800814e <USBD_GetDescriptor+0x262>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8007fe0:	687a      	ldr	r2, [r7, #4]
 8007fe2:	23ac      	movs	r3, #172	@ 0xac
 8007fe4:	009b      	lsls	r3, r3, #2
 8007fe6:	58d3      	ldr	r3, [r2, r3]
 8007fe8:	689b      	ldr	r3, [r3, #8]
 8007fea:	2b00      	cmp	r3, #0
 8007fec:	d00d      	beq.n	800800a <USBD_GetDescriptor+0x11e>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8007fee:	687a      	ldr	r2, [r7, #4]
 8007ff0:	23ac      	movs	r3, #172	@ 0xac
 8007ff2:	009b      	lsls	r3, r3, #2
 8007ff4:	58d3      	ldr	r3, [r2, r3]
 8007ff6:	689b      	ldr	r3, [r3, #8]
 8007ff8:	687a      	ldr	r2, [r7, #4]
 8007ffa:	7c12      	ldrb	r2, [r2, #16]
 8007ffc:	2108      	movs	r1, #8
 8007ffe:	1879      	adds	r1, r7, r1
 8008000:	0010      	movs	r0, r2
 8008002:	4798      	blx	r3
 8008004:	0003      	movs	r3, r0
 8008006:	60fb      	str	r3, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008008:	e0a1      	b.n	800814e <USBD_GetDescriptor+0x262>
            USBD_CtlError(pdev, req);
 800800a:	683a      	ldr	r2, [r7, #0]
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	0011      	movs	r1, r2
 8008010:	0018      	movs	r0, r3
 8008012:	f000 fafe 	bl	8008612 <USBD_CtlError>
            err++;
 8008016:	210b      	movs	r1, #11
 8008018:	187b      	adds	r3, r7, r1
 800801a:	781a      	ldrb	r2, [r3, #0]
 800801c:	187b      	adds	r3, r7, r1
 800801e:	3201      	adds	r2, #1
 8008020:	701a      	strb	r2, [r3, #0]
          break;
 8008022:	e094      	b.n	800814e <USBD_GetDescriptor+0x262>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8008024:	687a      	ldr	r2, [r7, #4]
 8008026:	23ac      	movs	r3, #172	@ 0xac
 8008028:	009b      	lsls	r3, r3, #2
 800802a:	58d3      	ldr	r3, [r2, r3]
 800802c:	68db      	ldr	r3, [r3, #12]
 800802e:	2b00      	cmp	r3, #0
 8008030:	d00d      	beq.n	800804e <USBD_GetDescriptor+0x162>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8008032:	687a      	ldr	r2, [r7, #4]
 8008034:	23ac      	movs	r3, #172	@ 0xac
 8008036:	009b      	lsls	r3, r3, #2
 8008038:	58d3      	ldr	r3, [r2, r3]
 800803a:	68db      	ldr	r3, [r3, #12]
 800803c:	687a      	ldr	r2, [r7, #4]
 800803e:	7c12      	ldrb	r2, [r2, #16]
 8008040:	2108      	movs	r1, #8
 8008042:	1879      	adds	r1, r7, r1
 8008044:	0010      	movs	r0, r2
 8008046:	4798      	blx	r3
 8008048:	0003      	movs	r3, r0
 800804a:	60fb      	str	r3, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800804c:	e07f      	b.n	800814e <USBD_GetDescriptor+0x262>
            USBD_CtlError(pdev, req);
 800804e:	683a      	ldr	r2, [r7, #0]
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	0011      	movs	r1, r2
 8008054:	0018      	movs	r0, r3
 8008056:	f000 fadc 	bl	8008612 <USBD_CtlError>
            err++;
 800805a:	210b      	movs	r1, #11
 800805c:	187b      	adds	r3, r7, r1
 800805e:	781a      	ldrb	r2, [r3, #0]
 8008060:	187b      	adds	r3, r7, r1
 8008062:	3201      	adds	r2, #1
 8008064:	701a      	strb	r2, [r3, #0]
          break;
 8008066:	e072      	b.n	800814e <USBD_GetDescriptor+0x262>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8008068:	687a      	ldr	r2, [r7, #4]
 800806a:	23ac      	movs	r3, #172	@ 0xac
 800806c:	009b      	lsls	r3, r3, #2
 800806e:	58d3      	ldr	r3, [r2, r3]
 8008070:	691b      	ldr	r3, [r3, #16]
 8008072:	2b00      	cmp	r3, #0
 8008074:	d00d      	beq.n	8008092 <USBD_GetDescriptor+0x1a6>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8008076:	687a      	ldr	r2, [r7, #4]
 8008078:	23ac      	movs	r3, #172	@ 0xac
 800807a:	009b      	lsls	r3, r3, #2
 800807c:	58d3      	ldr	r3, [r2, r3]
 800807e:	691b      	ldr	r3, [r3, #16]
 8008080:	687a      	ldr	r2, [r7, #4]
 8008082:	7c12      	ldrb	r2, [r2, #16]
 8008084:	2108      	movs	r1, #8
 8008086:	1879      	adds	r1, r7, r1
 8008088:	0010      	movs	r0, r2
 800808a:	4798      	blx	r3
 800808c:	0003      	movs	r3, r0
 800808e:	60fb      	str	r3, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008090:	e05d      	b.n	800814e <USBD_GetDescriptor+0x262>
            USBD_CtlError(pdev, req);
 8008092:	683a      	ldr	r2, [r7, #0]
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	0011      	movs	r1, r2
 8008098:	0018      	movs	r0, r3
 800809a:	f000 faba 	bl	8008612 <USBD_CtlError>
            err++;
 800809e:	210b      	movs	r1, #11
 80080a0:	187b      	adds	r3, r7, r1
 80080a2:	781a      	ldrb	r2, [r3, #0]
 80080a4:	187b      	adds	r3, r7, r1
 80080a6:	3201      	adds	r2, #1
 80080a8:	701a      	strb	r2, [r3, #0]
          break;
 80080aa:	e050      	b.n	800814e <USBD_GetDescriptor+0x262>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 80080ac:	687a      	ldr	r2, [r7, #4]
 80080ae:	23ac      	movs	r3, #172	@ 0xac
 80080b0:	009b      	lsls	r3, r3, #2
 80080b2:	58d3      	ldr	r3, [r2, r3]
 80080b4:	695b      	ldr	r3, [r3, #20]
 80080b6:	2b00      	cmp	r3, #0
 80080b8:	d00d      	beq.n	80080d6 <USBD_GetDescriptor+0x1ea>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 80080ba:	687a      	ldr	r2, [r7, #4]
 80080bc:	23ac      	movs	r3, #172	@ 0xac
 80080be:	009b      	lsls	r3, r3, #2
 80080c0:	58d3      	ldr	r3, [r2, r3]
 80080c2:	695b      	ldr	r3, [r3, #20]
 80080c4:	687a      	ldr	r2, [r7, #4]
 80080c6:	7c12      	ldrb	r2, [r2, #16]
 80080c8:	2108      	movs	r1, #8
 80080ca:	1879      	adds	r1, r7, r1
 80080cc:	0010      	movs	r0, r2
 80080ce:	4798      	blx	r3
 80080d0:	0003      	movs	r3, r0
 80080d2:	60fb      	str	r3, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80080d4:	e03b      	b.n	800814e <USBD_GetDescriptor+0x262>
            USBD_CtlError(pdev, req);
 80080d6:	683a      	ldr	r2, [r7, #0]
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	0011      	movs	r1, r2
 80080dc:	0018      	movs	r0, r3
 80080de:	f000 fa98 	bl	8008612 <USBD_CtlError>
            err++;
 80080e2:	210b      	movs	r1, #11
 80080e4:	187b      	adds	r3, r7, r1
 80080e6:	781a      	ldrb	r2, [r3, #0]
 80080e8:	187b      	adds	r3, r7, r1
 80080ea:	3201      	adds	r2, #1
 80080ec:	701a      	strb	r2, [r3, #0]
          break;
 80080ee:	e02e      	b.n	800814e <USBD_GetDescriptor+0x262>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 80080f0:	687a      	ldr	r2, [r7, #4]
 80080f2:	23ac      	movs	r3, #172	@ 0xac
 80080f4:	009b      	lsls	r3, r3, #2
 80080f6:	58d3      	ldr	r3, [r2, r3]
 80080f8:	699b      	ldr	r3, [r3, #24]
 80080fa:	2b00      	cmp	r3, #0
 80080fc:	d00d      	beq.n	800811a <USBD_GetDescriptor+0x22e>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 80080fe:	687a      	ldr	r2, [r7, #4]
 8008100:	23ac      	movs	r3, #172	@ 0xac
 8008102:	009b      	lsls	r3, r3, #2
 8008104:	58d3      	ldr	r3, [r2, r3]
 8008106:	699b      	ldr	r3, [r3, #24]
 8008108:	687a      	ldr	r2, [r7, #4]
 800810a:	7c12      	ldrb	r2, [r2, #16]
 800810c:	2108      	movs	r1, #8
 800810e:	1879      	adds	r1, r7, r1
 8008110:	0010      	movs	r0, r2
 8008112:	4798      	blx	r3
 8008114:	0003      	movs	r3, r0
 8008116:	60fb      	str	r3, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008118:	e019      	b.n	800814e <USBD_GetDescriptor+0x262>
            USBD_CtlError(pdev, req);
 800811a:	683a      	ldr	r2, [r7, #0]
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	0011      	movs	r1, r2
 8008120:	0018      	movs	r0, r3
 8008122:	f000 fa76 	bl	8008612 <USBD_CtlError>
            err++;
 8008126:	210b      	movs	r1, #11
 8008128:	187b      	adds	r3, r7, r1
 800812a:	781a      	ldrb	r2, [r3, #0]
 800812c:	187b      	adds	r3, r7, r1
 800812e:	3201      	adds	r2, #1
 8008130:	701a      	strb	r2, [r3, #0]
          break;
 8008132:	e00c      	b.n	800814e <USBD_GetDescriptor+0x262>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 8008134:	683a      	ldr	r2, [r7, #0]
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	0011      	movs	r1, r2
 800813a:	0018      	movs	r0, r3
 800813c:	f000 fa69 	bl	8008612 <USBD_CtlError>
          err++;
 8008140:	210b      	movs	r1, #11
 8008142:	187b      	adds	r3, r7, r1
 8008144:	781a      	ldrb	r2, [r3, #0]
 8008146:	187b      	adds	r3, r7, r1
 8008148:	3201      	adds	r2, #1
 800814a:	701a      	strb	r2, [r3, #0]
#endif
      }
      break;
 800814c:	e04b      	b.n	80081e6 <USBD_GetDescriptor+0x2fa>
 800814e:	e04a      	b.n	80081e6 <USBD_GetDescriptor+0x2fa>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	7c1b      	ldrb	r3, [r3, #16]
 8008154:	2b00      	cmp	r3, #0
 8008156:	d10b      	bne.n	8008170 <USBD_GetDescriptor+0x284>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8008158:	687a      	ldr	r2, [r7, #4]
 800815a:	23ad      	movs	r3, #173	@ 0xad
 800815c:	009b      	lsls	r3, r3, #2
 800815e:	58d3      	ldr	r3, [r2, r3]
 8008160:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008162:	2208      	movs	r2, #8
 8008164:	18ba      	adds	r2, r7, r2
 8008166:	0010      	movs	r0, r2
 8008168:	4798      	blx	r3
 800816a:	0003      	movs	r3, r0
 800816c:	60fb      	str	r3, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800816e:	e03a      	b.n	80081e6 <USBD_GetDescriptor+0x2fa>
        USBD_CtlError(pdev, req);
 8008170:	683a      	ldr	r2, [r7, #0]
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	0011      	movs	r1, r2
 8008176:	0018      	movs	r0, r3
 8008178:	f000 fa4b 	bl	8008612 <USBD_CtlError>
        err++;
 800817c:	210b      	movs	r1, #11
 800817e:	187b      	adds	r3, r7, r1
 8008180:	781a      	ldrb	r2, [r3, #0]
 8008182:	187b      	adds	r3, r7, r1
 8008184:	3201      	adds	r2, #1
 8008186:	701a      	strb	r2, [r3, #0]
      break;
 8008188:	e02d      	b.n	80081e6 <USBD_GetDescriptor+0x2fa>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	7c1b      	ldrb	r3, [r3, #16]
 800818e:	2b00      	cmp	r3, #0
 8008190:	d10f      	bne.n	80081b2 <USBD_GetDescriptor+0x2c6>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8008192:	687a      	ldr	r2, [r7, #4]
 8008194:	23ad      	movs	r3, #173	@ 0xad
 8008196:	009b      	lsls	r3, r3, #2
 8008198:	58d3      	ldr	r3, [r2, r3]
 800819a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800819c:	2208      	movs	r2, #8
 800819e:	18ba      	adds	r2, r7, r2
 80081a0:	0010      	movs	r0, r2
 80081a2:	4798      	blx	r3
 80081a4:	0003      	movs	r3, r0
 80081a6:	60fb      	str	r3, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 80081a8:	68fb      	ldr	r3, [r7, #12]
 80081aa:	3301      	adds	r3, #1
 80081ac:	2207      	movs	r2, #7
 80081ae:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80081b0:	e019      	b.n	80081e6 <USBD_GetDescriptor+0x2fa>
        USBD_CtlError(pdev, req);
 80081b2:	683a      	ldr	r2, [r7, #0]
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	0011      	movs	r1, r2
 80081b8:	0018      	movs	r0, r3
 80081ba:	f000 fa2a 	bl	8008612 <USBD_CtlError>
        err++;
 80081be:	210b      	movs	r1, #11
 80081c0:	187b      	adds	r3, r7, r1
 80081c2:	781a      	ldrb	r2, [r3, #0]
 80081c4:	187b      	adds	r3, r7, r1
 80081c6:	3201      	adds	r2, #1
 80081c8:	701a      	strb	r2, [r3, #0]
      break;
 80081ca:	e00c      	b.n	80081e6 <USBD_GetDescriptor+0x2fa>

    default:
      USBD_CtlError(pdev, req);
 80081cc:	683a      	ldr	r2, [r7, #0]
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	0011      	movs	r1, r2
 80081d2:	0018      	movs	r0, r3
 80081d4:	f000 fa1d 	bl	8008612 <USBD_CtlError>
      err++;
 80081d8:	210b      	movs	r1, #11
 80081da:	187b      	adds	r3, r7, r1
 80081dc:	781a      	ldrb	r2, [r3, #0]
 80081de:	187b      	adds	r3, r7, r1
 80081e0:	3201      	adds	r2, #1
 80081e2:	701a      	strb	r2, [r3, #0]
      break;
 80081e4:	46c0      	nop			@ (mov r8, r8)
  }

  if (err != 0U)
 80081e6:	230b      	movs	r3, #11
 80081e8:	18fb      	adds	r3, r7, r3
 80081ea:	781b      	ldrb	r3, [r3, #0]
 80081ec:	2b00      	cmp	r3, #0
 80081ee:	d127      	bne.n	8008240 <USBD_GetDescriptor+0x354>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 80081f0:	2108      	movs	r1, #8
 80081f2:	187b      	adds	r3, r7, r1
 80081f4:	881b      	ldrh	r3, [r3, #0]
 80081f6:	2b00      	cmp	r3, #0
 80081f8:	d019      	beq.n	800822e <USBD_GetDescriptor+0x342>
 80081fa:	683b      	ldr	r3, [r7, #0]
 80081fc:	88db      	ldrh	r3, [r3, #6]
 80081fe:	2b00      	cmp	r3, #0
 8008200:	d015      	beq.n	800822e <USBD_GetDescriptor+0x342>
    {
      len = MIN(len, req->wLength);
 8008202:	683b      	ldr	r3, [r7, #0]
 8008204:	88da      	ldrh	r2, [r3, #6]
 8008206:	187b      	adds	r3, r7, r1
 8008208:	881b      	ldrh	r3, [r3, #0]
 800820a:	1c18      	adds	r0, r3, #0
 800820c:	1c11      	adds	r1, r2, #0
 800820e:	b28a      	uxth	r2, r1
 8008210:	b283      	uxth	r3, r0
 8008212:	429a      	cmp	r2, r3
 8008214:	d900      	bls.n	8008218 <USBD_GetDescriptor+0x32c>
 8008216:	1c01      	adds	r1, r0, #0
 8008218:	b28a      	uxth	r2, r1
 800821a:	2108      	movs	r1, #8
 800821c:	187b      	adds	r3, r7, r1
 800821e:	801a      	strh	r2, [r3, #0]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8008220:	187b      	adds	r3, r7, r1
 8008222:	881a      	ldrh	r2, [r3, #0]
 8008224:	68f9      	ldr	r1, [r7, #12]
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	0018      	movs	r0, r3
 800822a:	f000 fa70 	bl	800870e <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 800822e:	683b      	ldr	r3, [r7, #0]
 8008230:	88db      	ldrh	r3, [r3, #6]
 8008232:	2b00      	cmp	r3, #0
 8008234:	d105      	bne.n	8008242 <USBD_GetDescriptor+0x356>
    {
      (void)USBD_CtlSendStatus(pdev);
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	0018      	movs	r0, r3
 800823a:	f000 fad2 	bl	80087e2 <USBD_CtlSendStatus>
 800823e:	e000      	b.n	8008242 <USBD_GetDescriptor+0x356>
    return;
 8008240:	46c0      	nop			@ (mov r8, r8)
    }
  }
}
 8008242:	46bd      	mov	sp, r7
 8008244:	b004      	add	sp, #16
 8008246:	bd80      	pop	{r7, pc}
 8008248:	0800937c 	.word	0x0800937c
 800824c:	0800939c 	.word	0x0800939c

08008250 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8008250:	b590      	push	{r4, r7, lr}
 8008252:	b085      	sub	sp, #20
 8008254:	af00      	add	r7, sp, #0
 8008256:	6078      	str	r0, [r7, #4]
 8008258:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800825a:	683b      	ldr	r3, [r7, #0]
 800825c:	889b      	ldrh	r3, [r3, #4]
 800825e:	2b00      	cmp	r3, #0
 8008260:	d13d      	bne.n	80082de <USBD_SetAddress+0x8e>
 8008262:	683b      	ldr	r3, [r7, #0]
 8008264:	88db      	ldrh	r3, [r3, #6]
 8008266:	2b00      	cmp	r3, #0
 8008268:	d139      	bne.n	80082de <USBD_SetAddress+0x8e>
 800826a:	683b      	ldr	r3, [r7, #0]
 800826c:	885b      	ldrh	r3, [r3, #2]
 800826e:	2b7f      	cmp	r3, #127	@ 0x7f
 8008270:	d835      	bhi.n	80082de <USBD_SetAddress+0x8e>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8008272:	683b      	ldr	r3, [r7, #0]
 8008274:	885b      	ldrh	r3, [r3, #2]
 8008276:	b2da      	uxtb	r2, r3
 8008278:	230f      	movs	r3, #15
 800827a:	18fb      	adds	r3, r7, r3
 800827c:	217f      	movs	r1, #127	@ 0x7f
 800827e:	400a      	ands	r2, r1
 8008280:	701a      	strb	r2, [r3, #0]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008282:	687a      	ldr	r2, [r7, #4]
 8008284:	23a7      	movs	r3, #167	@ 0xa7
 8008286:	009b      	lsls	r3, r3, #2
 8008288:	5cd3      	ldrb	r3, [r2, r3]
 800828a:	2b03      	cmp	r3, #3
 800828c:	d106      	bne.n	800829c <USBD_SetAddress+0x4c>
    {
      USBD_CtlError(pdev, req);
 800828e:	683a      	ldr	r2, [r7, #0]
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	0011      	movs	r1, r2
 8008294:	0018      	movs	r0, r3
 8008296:	f000 f9bc 	bl	8008612 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800829a:	e027      	b.n	80082ec <USBD_SetAddress+0x9c>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	240f      	movs	r4, #15
 80082a0:	193a      	adds	r2, r7, r4
 80082a2:	4914      	ldr	r1, [pc, #80]	@ (80082f4 <USBD_SetAddress+0xa4>)
 80082a4:	7812      	ldrb	r2, [r2, #0]
 80082a6:	545a      	strb	r2, [r3, r1]
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 80082a8:	193b      	adds	r3, r7, r4
 80082aa:	781a      	ldrb	r2, [r3, #0]
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	0011      	movs	r1, r2
 80082b0:	0018      	movs	r0, r3
 80082b2:	f000 fec4 	bl	800903e <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	0018      	movs	r0, r3
 80082ba:	f000 fa92 	bl	80087e2 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 80082be:	193b      	adds	r3, r7, r4
 80082c0:	781b      	ldrb	r3, [r3, #0]
 80082c2:	2b00      	cmp	r3, #0
 80082c4:	d005      	beq.n	80082d2 <USBD_SetAddress+0x82>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80082c6:	687a      	ldr	r2, [r7, #4]
 80082c8:	23a7      	movs	r3, #167	@ 0xa7
 80082ca:	009b      	lsls	r3, r3, #2
 80082cc:	2102      	movs	r1, #2
 80082ce:	54d1      	strb	r1, [r2, r3]
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80082d0:	e00c      	b.n	80082ec <USBD_SetAddress+0x9c>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 80082d2:	687a      	ldr	r2, [r7, #4]
 80082d4:	23a7      	movs	r3, #167	@ 0xa7
 80082d6:	009b      	lsls	r3, r3, #2
 80082d8:	2101      	movs	r1, #1
 80082da:	54d1      	strb	r1, [r2, r3]
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80082dc:	e006      	b.n	80082ec <USBD_SetAddress+0x9c>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 80082de:	683a      	ldr	r2, [r7, #0]
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	0011      	movs	r1, r2
 80082e4:	0018      	movs	r0, r3
 80082e6:	f000 f994 	bl	8008612 <USBD_CtlError>
  }
}
 80082ea:	46c0      	nop			@ (mov r8, r8)
 80082ec:	46c0      	nop			@ (mov r8, r8)
 80082ee:	46bd      	mov	sp, r7
 80082f0:	b005      	add	sp, #20
 80082f2:	bd90      	pop	{r4, r7, pc}
 80082f4:	0000029e 	.word	0x0000029e

080082f8 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80082f8:	b580      	push	{r7, lr}
 80082fa:	b082      	sub	sp, #8
 80082fc:	af00      	add	r7, sp, #0
 80082fe:	6078      	str	r0, [r7, #4]
 8008300:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8008302:	683b      	ldr	r3, [r7, #0]
 8008304:	885b      	ldrh	r3, [r3, #2]
 8008306:	b2da      	uxtb	r2, r3
 8008308:	4b4c      	ldr	r3, [pc, #304]	@ (800843c <USBD_SetConfig+0x144>)
 800830a:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800830c:	4b4b      	ldr	r3, [pc, #300]	@ (800843c <USBD_SetConfig+0x144>)
 800830e:	781b      	ldrb	r3, [r3, #0]
 8008310:	2b01      	cmp	r3, #1
 8008312:	d906      	bls.n	8008322 <USBD_SetConfig+0x2a>
  {
    USBD_CtlError(pdev, req);
 8008314:	683a      	ldr	r2, [r7, #0]
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	0011      	movs	r1, r2
 800831a:	0018      	movs	r0, r3
 800831c:	f000 f979 	bl	8008612 <USBD_CtlError>
 8008320:	e088      	b.n	8008434 <USBD_SetConfig+0x13c>
  }
  else
  {
    switch (pdev->dev_state)
 8008322:	687a      	ldr	r2, [r7, #4]
 8008324:	23a7      	movs	r3, #167	@ 0xa7
 8008326:	009b      	lsls	r3, r3, #2
 8008328:	5cd3      	ldrb	r3, [r2, r3]
 800832a:	2b02      	cmp	r3, #2
 800832c:	d002      	beq.n	8008334 <USBD_SetConfig+0x3c>
 800832e:	2b03      	cmp	r3, #3
 8008330:	d029      	beq.n	8008386 <USBD_SetConfig+0x8e>
 8008332:	e071      	b.n	8008418 <USBD_SetConfig+0x120>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 8008334:	4b41      	ldr	r3, [pc, #260]	@ (800843c <USBD_SetConfig+0x144>)
 8008336:	781b      	ldrb	r3, [r3, #0]
 8008338:	2b00      	cmp	r3, #0
 800833a:	d01f      	beq.n	800837c <USBD_SetConfig+0x84>
        {
          pdev->dev_config = cfgidx;
 800833c:	4b3f      	ldr	r3, [pc, #252]	@ (800843c <USBD_SetConfig+0x144>)
 800833e:	781b      	ldrb	r3, [r3, #0]
 8008340:	001a      	movs	r2, r3
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8008346:	687a      	ldr	r2, [r7, #4]
 8008348:	23a7      	movs	r3, #167	@ 0xa7
 800834a:	009b      	lsls	r3, r3, #2
 800834c:	2103      	movs	r1, #3
 800834e:	54d1      	strb	r1, [r2, r3]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8008350:	4b3a      	ldr	r3, [pc, #232]	@ (800843c <USBD_SetConfig+0x144>)
 8008352:	781a      	ldrb	r2, [r3, #0]
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	0011      	movs	r1, r2
 8008358:	0018      	movs	r0, r3
 800835a:	f7ff f8c5 	bl	80074e8 <USBD_SetClassConfig>
 800835e:	0003      	movs	r3, r0
 8008360:	2b02      	cmp	r3, #2
 8008362:	d106      	bne.n	8008372 <USBD_SetConfig+0x7a>
          {
            USBD_CtlError(pdev, req);
 8008364:	683a      	ldr	r2, [r7, #0]
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	0011      	movs	r1, r2
 800836a:	0018      	movs	r0, r3
 800836c:	f000 f951 	bl	8008612 <USBD_CtlError>
            return;
 8008370:	e060      	b.n	8008434 <USBD_SetConfig+0x13c>
          }
          USBD_CtlSendStatus(pdev);
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	0018      	movs	r0, r3
 8008376:	f000 fa34 	bl	80087e2 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800837a:	e05b      	b.n	8008434 <USBD_SetConfig+0x13c>
          USBD_CtlSendStatus(pdev);
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	0018      	movs	r0, r3
 8008380:	f000 fa2f 	bl	80087e2 <USBD_CtlSendStatus>
        break;
 8008384:	e056      	b.n	8008434 <USBD_SetConfig+0x13c>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 8008386:	4b2d      	ldr	r3, [pc, #180]	@ (800843c <USBD_SetConfig+0x144>)
 8008388:	781b      	ldrb	r3, [r3, #0]
 800838a:	2b00      	cmp	r3, #0
 800838c:	d115      	bne.n	80083ba <USBD_SetConfig+0xc2>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800838e:	687a      	ldr	r2, [r7, #4]
 8008390:	23a7      	movs	r3, #167	@ 0xa7
 8008392:	009b      	lsls	r3, r3, #2
 8008394:	2102      	movs	r1, #2
 8008396:	54d1      	strb	r1, [r2, r3]
          pdev->dev_config = cfgidx;
 8008398:	4b28      	ldr	r3, [pc, #160]	@ (800843c <USBD_SetConfig+0x144>)
 800839a:	781b      	ldrb	r3, [r3, #0]
 800839c:	001a      	movs	r2, r3
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 80083a2:	4b26      	ldr	r3, [pc, #152]	@ (800843c <USBD_SetConfig+0x144>)
 80083a4:	781a      	ldrb	r2, [r3, #0]
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	0011      	movs	r1, r2
 80083aa:	0018      	movs	r0, r3
 80083ac:	f7ff f8c3 	bl	8007536 <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	0018      	movs	r0, r3
 80083b4:	f000 fa15 	bl	80087e2 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 80083b8:	e03c      	b.n	8008434 <USBD_SetConfig+0x13c>
        else if (cfgidx != pdev->dev_config)
 80083ba:	4b20      	ldr	r3, [pc, #128]	@ (800843c <USBD_SetConfig+0x144>)
 80083bc:	781b      	ldrb	r3, [r3, #0]
 80083be:	001a      	movs	r2, r3
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	685b      	ldr	r3, [r3, #4]
 80083c4:	429a      	cmp	r2, r3
 80083c6:	d022      	beq.n	800840e <USBD_SetConfig+0x116>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	685b      	ldr	r3, [r3, #4]
 80083cc:	b2da      	uxtb	r2, r3
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	0011      	movs	r1, r2
 80083d2:	0018      	movs	r0, r3
 80083d4:	f7ff f8af 	bl	8007536 <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 80083d8:	4b18      	ldr	r3, [pc, #96]	@ (800843c <USBD_SetConfig+0x144>)
 80083da:	781b      	ldrb	r3, [r3, #0]
 80083dc:	001a      	movs	r2, r3
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 80083e2:	4b16      	ldr	r3, [pc, #88]	@ (800843c <USBD_SetConfig+0x144>)
 80083e4:	781a      	ldrb	r2, [r3, #0]
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	0011      	movs	r1, r2
 80083ea:	0018      	movs	r0, r3
 80083ec:	f7ff f87c 	bl	80074e8 <USBD_SetClassConfig>
 80083f0:	0003      	movs	r3, r0
 80083f2:	2b02      	cmp	r3, #2
 80083f4:	d106      	bne.n	8008404 <USBD_SetConfig+0x10c>
            USBD_CtlError(pdev, req);
 80083f6:	683a      	ldr	r2, [r7, #0]
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	0011      	movs	r1, r2
 80083fc:	0018      	movs	r0, r3
 80083fe:	f000 f908 	bl	8008612 <USBD_CtlError>
            return;
 8008402:	e017      	b.n	8008434 <USBD_SetConfig+0x13c>
          USBD_CtlSendStatus(pdev);
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	0018      	movs	r0, r3
 8008408:	f000 f9eb 	bl	80087e2 <USBD_CtlSendStatus>
        break;
 800840c:	e012      	b.n	8008434 <USBD_SetConfig+0x13c>
          USBD_CtlSendStatus(pdev);
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	0018      	movs	r0, r3
 8008412:	f000 f9e6 	bl	80087e2 <USBD_CtlSendStatus>
        break;
 8008416:	e00d      	b.n	8008434 <USBD_SetConfig+0x13c>

      default:
        USBD_CtlError(pdev, req);
 8008418:	683a      	ldr	r2, [r7, #0]
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	0011      	movs	r1, r2
 800841e:	0018      	movs	r0, r3
 8008420:	f000 f8f7 	bl	8008612 <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 8008424:	4b05      	ldr	r3, [pc, #20]	@ (800843c <USBD_SetConfig+0x144>)
 8008426:	781a      	ldrb	r2, [r3, #0]
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	0011      	movs	r1, r2
 800842c:	0018      	movs	r0, r3
 800842e:	f7ff f882 	bl	8007536 <USBD_ClrClassConfig>
        break;
 8008432:	46c0      	nop			@ (mov r8, r8)
    }
  }
}
 8008434:	46bd      	mov	sp, r7
 8008436:	b002      	add	sp, #8
 8008438:	bd80      	pop	{r7, pc}
 800843a:	46c0      	nop			@ (mov r8, r8)
 800843c:	200002ec 	.word	0x200002ec

08008440 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008440:	b580      	push	{r7, lr}
 8008442:	b082      	sub	sp, #8
 8008444:	af00      	add	r7, sp, #0
 8008446:	6078      	str	r0, [r7, #4]
 8008448:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800844a:	683b      	ldr	r3, [r7, #0]
 800844c:	88db      	ldrh	r3, [r3, #6]
 800844e:	2b01      	cmp	r3, #1
 8008450:	d006      	beq.n	8008460 <USBD_GetConfig+0x20>
  {
    USBD_CtlError(pdev, req);
 8008452:	683a      	ldr	r2, [r7, #0]
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	0011      	movs	r1, r2
 8008458:	0018      	movs	r0, r3
 800845a:	f000 f8da 	bl	8008612 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800845e:	e026      	b.n	80084ae <USBD_GetConfig+0x6e>
    switch (pdev->dev_state)
 8008460:	687a      	ldr	r2, [r7, #4]
 8008462:	23a7      	movs	r3, #167	@ 0xa7
 8008464:	009b      	lsls	r3, r3, #2
 8008466:	5cd3      	ldrb	r3, [r2, r3]
 8008468:	2b02      	cmp	r3, #2
 800846a:	dc02      	bgt.n	8008472 <USBD_GetConfig+0x32>
 800846c:	2b00      	cmp	r3, #0
 800846e:	dc03      	bgt.n	8008478 <USBD_GetConfig+0x38>
 8008470:	e016      	b.n	80084a0 <USBD_GetConfig+0x60>
 8008472:	2b03      	cmp	r3, #3
 8008474:	d00c      	beq.n	8008490 <USBD_GetConfig+0x50>
 8008476:	e013      	b.n	80084a0 <USBD_GetConfig+0x60>
        pdev->dev_default_config = 0U;
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	2200      	movs	r2, #0
 800847c:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	3308      	adds	r3, #8
 8008482:	0019      	movs	r1, r3
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	2201      	movs	r2, #1
 8008488:	0018      	movs	r0, r3
 800848a:	f000 f940 	bl	800870e <USBD_CtlSendData>
        break;
 800848e:	e00e      	b.n	80084ae <USBD_GetConfig+0x6e>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	1d19      	adds	r1, r3, #4
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	2201      	movs	r2, #1
 8008498:	0018      	movs	r0, r3
 800849a:	f000 f938 	bl	800870e <USBD_CtlSendData>
        break;
 800849e:	e006      	b.n	80084ae <USBD_GetConfig+0x6e>
        USBD_CtlError(pdev, req);
 80084a0:	683a      	ldr	r2, [r7, #0]
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	0011      	movs	r1, r2
 80084a6:	0018      	movs	r0, r3
 80084a8:	f000 f8b3 	bl	8008612 <USBD_CtlError>
        break;
 80084ac:	46c0      	nop			@ (mov r8, r8)
}
 80084ae:	46c0      	nop			@ (mov r8, r8)
 80084b0:	46bd      	mov	sp, r7
 80084b2:	b002      	add	sp, #8
 80084b4:	bd80      	pop	{r7, pc}

080084b6 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80084b6:	b580      	push	{r7, lr}
 80084b8:	b082      	sub	sp, #8
 80084ba:	af00      	add	r7, sp, #0
 80084bc:	6078      	str	r0, [r7, #4]
 80084be:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80084c0:	687a      	ldr	r2, [r7, #4]
 80084c2:	23a7      	movs	r3, #167	@ 0xa7
 80084c4:	009b      	lsls	r3, r3, #2
 80084c6:	5cd3      	ldrb	r3, [r2, r3]
 80084c8:	3b01      	subs	r3, #1
 80084ca:	2b02      	cmp	r3, #2
 80084cc:	d822      	bhi.n	8008514 <USBD_GetStatus+0x5e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 80084ce:	683b      	ldr	r3, [r7, #0]
 80084d0:	88db      	ldrh	r3, [r3, #6]
 80084d2:	2b02      	cmp	r3, #2
 80084d4:	d006      	beq.n	80084e4 <USBD_GetStatus+0x2e>
      {
        USBD_CtlError(pdev, req);
 80084d6:	683a      	ldr	r2, [r7, #0]
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	0011      	movs	r1, r2
 80084dc:	0018      	movs	r0, r3
 80084de:	f000 f898 	bl	8008612 <USBD_CtlError>
        break;
 80084e2:	e01e      	b.n	8008522 <USBD_GetStatus+0x6c>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	2201      	movs	r2, #1
 80084e8:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 80084ea:	687a      	ldr	r2, [r7, #4]
 80084ec:	23a9      	movs	r3, #169	@ 0xa9
 80084ee:	009b      	lsls	r3, r3, #2
 80084f0:	58d3      	ldr	r3, [r2, r3]
 80084f2:	2b00      	cmp	r3, #0
 80084f4:	d005      	beq.n	8008502 <USBD_GetStatus+0x4c>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	68db      	ldr	r3, [r3, #12]
 80084fa:	2202      	movs	r2, #2
 80084fc:	431a      	orrs	r2, r3
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	330c      	adds	r3, #12
 8008506:	0019      	movs	r1, r3
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	2202      	movs	r2, #2
 800850c:	0018      	movs	r0, r3
 800850e:	f000 f8fe 	bl	800870e <USBD_CtlSendData>
      break;
 8008512:	e006      	b.n	8008522 <USBD_GetStatus+0x6c>

    default:
      USBD_CtlError(pdev, req);
 8008514:	683a      	ldr	r2, [r7, #0]
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	0011      	movs	r1, r2
 800851a:	0018      	movs	r0, r3
 800851c:	f000 f879 	bl	8008612 <USBD_CtlError>
      break;
 8008520:	46c0      	nop			@ (mov r8, r8)
  }
}
 8008522:	46c0      	nop			@ (mov r8, r8)
 8008524:	46bd      	mov	sp, r7
 8008526:	b002      	add	sp, #8
 8008528:	bd80      	pop	{r7, pc}

0800852a <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800852a:	b580      	push	{r7, lr}
 800852c:	b082      	sub	sp, #8
 800852e:	af00      	add	r7, sp, #0
 8008530:	6078      	str	r0, [r7, #4]
 8008532:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8008534:	683b      	ldr	r3, [r7, #0]
 8008536:	885b      	ldrh	r3, [r3, #2]
 8008538:	2b01      	cmp	r3, #1
 800853a:	d108      	bne.n	800854e <USBD_SetFeature+0x24>
  {
    pdev->dev_remote_wakeup = 1U;
 800853c:	687a      	ldr	r2, [r7, #4]
 800853e:	23a9      	movs	r3, #169	@ 0xa9
 8008540:	009b      	lsls	r3, r3, #2
 8008542:	2101      	movs	r1, #1
 8008544:	50d1      	str	r1, [r2, r3]
    USBD_CtlSendStatus(pdev);
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	0018      	movs	r0, r3
 800854a:	f000 f94a 	bl	80087e2 <USBD_CtlSendStatus>
  }
}
 800854e:	46c0      	nop			@ (mov r8, r8)
 8008550:	46bd      	mov	sp, r7
 8008552:	b002      	add	sp, #8
 8008554:	bd80      	pop	{r7, pc}

08008556 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8008556:	b580      	push	{r7, lr}
 8008558:	b082      	sub	sp, #8
 800855a:	af00      	add	r7, sp, #0
 800855c:	6078      	str	r0, [r7, #4]
 800855e:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8008560:	687a      	ldr	r2, [r7, #4]
 8008562:	23a7      	movs	r3, #167	@ 0xa7
 8008564:	009b      	lsls	r3, r3, #2
 8008566:	5cd3      	ldrb	r3, [r2, r3]
 8008568:	3b01      	subs	r3, #1
 800856a:	2b02      	cmp	r3, #2
 800856c:	d80d      	bhi.n	800858a <USBD_ClrFeature+0x34>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800856e:	683b      	ldr	r3, [r7, #0]
 8008570:	885b      	ldrh	r3, [r3, #2]
 8008572:	2b01      	cmp	r3, #1
 8008574:	d110      	bne.n	8008598 <USBD_ClrFeature+0x42>
      {
        pdev->dev_remote_wakeup = 0U;
 8008576:	687a      	ldr	r2, [r7, #4]
 8008578:	23a9      	movs	r3, #169	@ 0xa9
 800857a:	009b      	lsls	r3, r3, #2
 800857c:	2100      	movs	r1, #0
 800857e:	50d1      	str	r1, [r2, r3]
        USBD_CtlSendStatus(pdev);
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	0018      	movs	r0, r3
 8008584:	f000 f92d 	bl	80087e2 <USBD_CtlSendStatus>
      }
      break;
 8008588:	e006      	b.n	8008598 <USBD_ClrFeature+0x42>

    default:
      USBD_CtlError(pdev, req);
 800858a:	683a      	ldr	r2, [r7, #0]
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	0011      	movs	r1, r2
 8008590:	0018      	movs	r0, r3
 8008592:	f000 f83e 	bl	8008612 <USBD_CtlError>
      break;
 8008596:	e000      	b.n	800859a <USBD_ClrFeature+0x44>
      break;
 8008598:	46c0      	nop			@ (mov r8, r8)
  }
}
 800859a:	46c0      	nop			@ (mov r8, r8)
 800859c:	46bd      	mov	sp, r7
 800859e:	b002      	add	sp, #8
 80085a0:	bd80      	pop	{r7, pc}

080085a2 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 80085a2:	b580      	push	{r7, lr}
 80085a4:	b082      	sub	sp, #8
 80085a6:	af00      	add	r7, sp, #0
 80085a8:	6078      	str	r0, [r7, #4]
 80085aa:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 80085ac:	683b      	ldr	r3, [r7, #0]
 80085ae:	781a      	ldrb	r2, [r3, #0]
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 80085b4:	683b      	ldr	r3, [r7, #0]
 80085b6:	785a      	ldrb	r2, [r3, #1]
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 80085bc:	683b      	ldr	r3, [r7, #0]
 80085be:	3302      	adds	r3, #2
 80085c0:	781b      	ldrb	r3, [r3, #0]
 80085c2:	001a      	movs	r2, r3
 80085c4:	683b      	ldr	r3, [r7, #0]
 80085c6:	3303      	adds	r3, #3
 80085c8:	781b      	ldrb	r3, [r3, #0]
 80085ca:	021b      	lsls	r3, r3, #8
 80085cc:	b29b      	uxth	r3, r3
 80085ce:	18d3      	adds	r3, r2, r3
 80085d0:	b29a      	uxth	r2, r3
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 80085d6:	683b      	ldr	r3, [r7, #0]
 80085d8:	3304      	adds	r3, #4
 80085da:	781b      	ldrb	r3, [r3, #0]
 80085dc:	001a      	movs	r2, r3
 80085de:	683b      	ldr	r3, [r7, #0]
 80085e0:	3305      	adds	r3, #5
 80085e2:	781b      	ldrb	r3, [r3, #0]
 80085e4:	021b      	lsls	r3, r3, #8
 80085e6:	b29b      	uxth	r3, r3
 80085e8:	18d3      	adds	r3, r2, r3
 80085ea:	b29a      	uxth	r2, r3
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 80085f0:	683b      	ldr	r3, [r7, #0]
 80085f2:	3306      	adds	r3, #6
 80085f4:	781b      	ldrb	r3, [r3, #0]
 80085f6:	001a      	movs	r2, r3
 80085f8:	683b      	ldr	r3, [r7, #0]
 80085fa:	3307      	adds	r3, #7
 80085fc:	781b      	ldrb	r3, [r3, #0]
 80085fe:	021b      	lsls	r3, r3, #8
 8008600:	b29b      	uxth	r3, r3
 8008602:	18d3      	adds	r3, r2, r3
 8008604:	b29a      	uxth	r2, r3
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	80da      	strh	r2, [r3, #6]

}
 800860a:	46c0      	nop			@ (mov r8, r8)
 800860c:	46bd      	mov	sp, r7
 800860e:	b002      	add	sp, #8
 8008610:	bd80      	pop	{r7, pc}

08008612 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 8008612:	b580      	push	{r7, lr}
 8008614:	b082      	sub	sp, #8
 8008616:	af00      	add	r7, sp, #0
 8008618:	6078      	str	r0, [r7, #4]
 800861a:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	2180      	movs	r1, #128	@ 0x80
 8008620:	0018      	movs	r0, r3
 8008622:	f000 fc86 	bl	8008f32 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	2100      	movs	r1, #0
 800862a:	0018      	movs	r0, r3
 800862c:	f000 fc81 	bl	8008f32 <USBD_LL_StallEP>
}
 8008630:	46c0      	nop			@ (mov r8, r8)
 8008632:	46bd      	mov	sp, r7
 8008634:	b002      	add	sp, #8
 8008636:	bd80      	pop	{r7, pc}

08008638 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8008638:	b590      	push	{r4, r7, lr}
 800863a:	b087      	sub	sp, #28
 800863c:	af00      	add	r7, sp, #0
 800863e:	60f8      	str	r0, [r7, #12]
 8008640:	60b9      	str	r1, [r7, #8]
 8008642:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8008644:	2417      	movs	r4, #23
 8008646:	193b      	adds	r3, r7, r4
 8008648:	2200      	movs	r2, #0
 800864a:	701a      	strb	r2, [r3, #0]

  if (desc != NULL)
 800864c:	68fb      	ldr	r3, [r7, #12]
 800864e:	2b00      	cmp	r3, #0
 8008650:	d03c      	beq.n	80086cc <USBD_GetString+0x94>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 8008652:	68fb      	ldr	r3, [r7, #12]
 8008654:	0018      	movs	r0, r3
 8008656:	f000 f83d 	bl	80086d4 <USBD_GetLen>
 800865a:	0003      	movs	r3, r0
 800865c:	3301      	adds	r3, #1
 800865e:	b29b      	uxth	r3, r3
 8008660:	18db      	adds	r3, r3, r3
 8008662:	b29a      	uxth	r2, r3
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 8008668:	193b      	adds	r3, r7, r4
 800866a:	781b      	ldrb	r3, [r3, #0]
 800866c:	193a      	adds	r2, r7, r4
 800866e:	1c59      	adds	r1, r3, #1
 8008670:	7011      	strb	r1, [r2, #0]
 8008672:	001a      	movs	r2, r3
 8008674:	68bb      	ldr	r3, [r7, #8]
 8008676:	189b      	adds	r3, r3, r2
 8008678:	687a      	ldr	r2, [r7, #4]
 800867a:	7812      	ldrb	r2, [r2, #0]
 800867c:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 800867e:	193b      	adds	r3, r7, r4
 8008680:	781b      	ldrb	r3, [r3, #0]
 8008682:	193a      	adds	r2, r7, r4
 8008684:	1c59      	adds	r1, r3, #1
 8008686:	7011      	strb	r1, [r2, #0]
 8008688:	001a      	movs	r2, r3
 800868a:	68bb      	ldr	r3, [r7, #8]
 800868c:	189b      	adds	r3, r3, r2
 800868e:	2203      	movs	r2, #3
 8008690:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 8008692:	e017      	b.n	80086c4 <USBD_GetString+0x8c>
    {
      unicode[idx++] = *desc++;
 8008694:	68fb      	ldr	r3, [r7, #12]
 8008696:	1c5a      	adds	r2, r3, #1
 8008698:	60fa      	str	r2, [r7, #12]
 800869a:	2417      	movs	r4, #23
 800869c:	193a      	adds	r2, r7, r4
 800869e:	7812      	ldrb	r2, [r2, #0]
 80086a0:	1939      	adds	r1, r7, r4
 80086a2:	1c50      	adds	r0, r2, #1
 80086a4:	7008      	strb	r0, [r1, #0]
 80086a6:	0011      	movs	r1, r2
 80086a8:	68ba      	ldr	r2, [r7, #8]
 80086aa:	1852      	adds	r2, r2, r1
 80086ac:	781b      	ldrb	r3, [r3, #0]
 80086ae:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 80086b0:	193b      	adds	r3, r7, r4
 80086b2:	781b      	ldrb	r3, [r3, #0]
 80086b4:	193a      	adds	r2, r7, r4
 80086b6:	1c59      	adds	r1, r3, #1
 80086b8:	7011      	strb	r1, [r2, #0]
 80086ba:	001a      	movs	r2, r3
 80086bc:	68bb      	ldr	r3, [r7, #8]
 80086be:	189b      	adds	r3, r3, r2
 80086c0:	2200      	movs	r2, #0
 80086c2:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 80086c4:	68fb      	ldr	r3, [r7, #12]
 80086c6:	781b      	ldrb	r3, [r3, #0]
 80086c8:	2b00      	cmp	r3, #0
 80086ca:	d1e3      	bne.n	8008694 <USBD_GetString+0x5c>
    }
  }
}
 80086cc:	46c0      	nop			@ (mov r8, r8)
 80086ce:	46bd      	mov	sp, r7
 80086d0:	b007      	add	sp, #28
 80086d2:	bd90      	pop	{r4, r7, pc}

080086d4 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 80086d4:	b580      	push	{r7, lr}
 80086d6:	b084      	sub	sp, #16
 80086d8:	af00      	add	r7, sp, #0
 80086da:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 80086dc:	230f      	movs	r3, #15
 80086de:	18fb      	adds	r3, r7, r3
 80086e0:	2200      	movs	r2, #0
 80086e2:	701a      	strb	r2, [r3, #0]

  while (*buf != '\0')
 80086e4:	e008      	b.n	80086f8 <USBD_GetLen+0x24>
  {
    len++;
 80086e6:	210f      	movs	r1, #15
 80086e8:	187b      	adds	r3, r7, r1
 80086ea:	781a      	ldrb	r2, [r3, #0]
 80086ec:	187b      	adds	r3, r7, r1
 80086ee:	3201      	adds	r2, #1
 80086f0:	701a      	strb	r2, [r3, #0]
    buf++;
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	3301      	adds	r3, #1
 80086f6:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	781b      	ldrb	r3, [r3, #0]
 80086fc:	2b00      	cmp	r3, #0
 80086fe:	d1f2      	bne.n	80086e6 <USBD_GetLen+0x12>
  }

  return len;
 8008700:	230f      	movs	r3, #15
 8008702:	18fb      	adds	r3, r7, r3
 8008704:	781b      	ldrb	r3, [r3, #0]
}
 8008706:	0018      	movs	r0, r3
 8008708:	46bd      	mov	sp, r7
 800870a:	b004      	add	sp, #16
 800870c:	bd80      	pop	{r7, pc}

0800870e <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 800870e:	b580      	push	{r7, lr}
 8008710:	b084      	sub	sp, #16
 8008712:	af00      	add	r7, sp, #0
 8008714:	60f8      	str	r0, [r7, #12]
 8008716:	60b9      	str	r1, [r7, #8]
 8008718:	1dbb      	adds	r3, r7, #6
 800871a:	801a      	strh	r2, [r3, #0]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800871c:	68fa      	ldr	r2, [r7, #12]
 800871e:	23a5      	movs	r3, #165	@ 0xa5
 8008720:	009b      	lsls	r3, r3, #2
 8008722:	2102      	movs	r1, #2
 8008724:	50d1      	str	r1, [r2, r3]
  pdev->ep_in[0].total_length = len;
 8008726:	1dbb      	adds	r3, r7, #6
 8008728:	881a      	ldrh	r2, [r3, #0]
 800872a:	68fb      	ldr	r3, [r7, #12]
 800872c:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 800872e:	1dbb      	adds	r3, r7, #6
 8008730:	881a      	ldrh	r2, [r3, #0]
 8008732:	68fb      	ldr	r3, [r7, #12]
 8008734:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8008736:	1dbb      	adds	r3, r7, #6
 8008738:	881b      	ldrh	r3, [r3, #0]
 800873a:	68ba      	ldr	r2, [r7, #8]
 800873c:	68f8      	ldr	r0, [r7, #12]
 800873e:	2100      	movs	r1, #0
 8008740:	f000 fca8 	bl	8009094 <USBD_LL_Transmit>

  return USBD_OK;
 8008744:	2300      	movs	r3, #0
}
 8008746:	0018      	movs	r0, r3
 8008748:	46bd      	mov	sp, r7
 800874a:	b004      	add	sp, #16
 800874c:	bd80      	pop	{r7, pc}

0800874e <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 800874e:	b580      	push	{r7, lr}
 8008750:	b084      	sub	sp, #16
 8008752:	af00      	add	r7, sp, #0
 8008754:	60f8      	str	r0, [r7, #12]
 8008756:	60b9      	str	r1, [r7, #8]
 8008758:	1dbb      	adds	r3, r7, #6
 800875a:	801a      	strh	r2, [r3, #0]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800875c:	1dbb      	adds	r3, r7, #6
 800875e:	881b      	ldrh	r3, [r3, #0]
 8008760:	68ba      	ldr	r2, [r7, #8]
 8008762:	68f8      	ldr	r0, [r7, #12]
 8008764:	2100      	movs	r1, #0
 8008766:	f000 fc95 	bl	8009094 <USBD_LL_Transmit>

  return USBD_OK;
 800876a:	2300      	movs	r3, #0
}
 800876c:	0018      	movs	r0, r3
 800876e:	46bd      	mov	sp, r7
 8008770:	b004      	add	sp, #16
 8008772:	bd80      	pop	{r7, pc}

08008774 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 8008774:	b580      	push	{r7, lr}
 8008776:	b084      	sub	sp, #16
 8008778:	af00      	add	r7, sp, #0
 800877a:	60f8      	str	r0, [r7, #12]
 800877c:	60b9      	str	r1, [r7, #8]
 800877e:	1dbb      	adds	r3, r7, #6
 8008780:	801a      	strh	r2, [r3, #0]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8008782:	68fa      	ldr	r2, [r7, #12]
 8008784:	23a5      	movs	r3, #165	@ 0xa5
 8008786:	009b      	lsls	r3, r3, #2
 8008788:	2103      	movs	r1, #3
 800878a:	50d1      	str	r1, [r2, r3]
  pdev->ep_out[0].total_length = len;
 800878c:	1dbb      	adds	r3, r7, #6
 800878e:	8819      	ldrh	r1, [r3, #0]
 8008790:	68fa      	ldr	r2, [r7, #12]
 8008792:	23ae      	movs	r3, #174	@ 0xae
 8008794:	005b      	lsls	r3, r3, #1
 8008796:	50d1      	str	r1, [r2, r3]
  pdev->ep_out[0].rem_length   = len;
 8008798:	1dbb      	adds	r3, r7, #6
 800879a:	8819      	ldrh	r1, [r3, #0]
 800879c:	68fa      	ldr	r2, [r7, #12]
 800879e:	23b0      	movs	r3, #176	@ 0xb0
 80087a0:	005b      	lsls	r3, r3, #1
 80087a2:	50d1      	str	r1, [r2, r3]

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80087a4:	1dbb      	adds	r3, r7, #6
 80087a6:	881b      	ldrh	r3, [r3, #0]
 80087a8:	68ba      	ldr	r2, [r7, #8]
 80087aa:	68f8      	ldr	r0, [r7, #12]
 80087ac:	2100      	movs	r1, #0
 80087ae:	f000 fca8 	bl	8009102 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80087b2:	2300      	movs	r3, #0
}
 80087b4:	0018      	movs	r0, r3
 80087b6:	46bd      	mov	sp, r7
 80087b8:	b004      	add	sp, #16
 80087ba:	bd80      	pop	{r7, pc}

080087bc <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 80087bc:	b580      	push	{r7, lr}
 80087be:	b084      	sub	sp, #16
 80087c0:	af00      	add	r7, sp, #0
 80087c2:	60f8      	str	r0, [r7, #12]
 80087c4:	60b9      	str	r1, [r7, #8]
 80087c6:	1dbb      	adds	r3, r7, #6
 80087c8:	801a      	strh	r2, [r3, #0]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80087ca:	1dbb      	adds	r3, r7, #6
 80087cc:	881b      	ldrh	r3, [r3, #0]
 80087ce:	68ba      	ldr	r2, [r7, #8]
 80087d0:	68f8      	ldr	r0, [r7, #12]
 80087d2:	2100      	movs	r1, #0
 80087d4:	f000 fc95 	bl	8009102 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80087d8:	2300      	movs	r3, #0
}
 80087da:	0018      	movs	r0, r3
 80087dc:	46bd      	mov	sp, r7
 80087de:	b004      	add	sp, #16
 80087e0:	bd80      	pop	{r7, pc}

080087e2 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 80087e2:	b580      	push	{r7, lr}
 80087e4:	b082      	sub	sp, #8
 80087e6:	af00      	add	r7, sp, #0
 80087e8:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 80087ea:	687a      	ldr	r2, [r7, #4]
 80087ec:	23a5      	movs	r3, #165	@ 0xa5
 80087ee:	009b      	lsls	r3, r3, #2
 80087f0:	2104      	movs	r1, #4
 80087f2:	50d1      	str	r1, [r2, r3]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 80087f4:	6878      	ldr	r0, [r7, #4]
 80087f6:	2300      	movs	r3, #0
 80087f8:	2200      	movs	r2, #0
 80087fa:	2100      	movs	r1, #0
 80087fc:	f000 fc4a 	bl	8009094 <USBD_LL_Transmit>

  return USBD_OK;
 8008800:	2300      	movs	r3, #0
}
 8008802:	0018      	movs	r0, r3
 8008804:	46bd      	mov	sp, r7
 8008806:	b002      	add	sp, #8
 8008808:	bd80      	pop	{r7, pc}

0800880a <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800880a:	b580      	push	{r7, lr}
 800880c:	b082      	sub	sp, #8
 800880e:	af00      	add	r7, sp, #0
 8008810:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8008812:	687a      	ldr	r2, [r7, #4]
 8008814:	23a5      	movs	r3, #165	@ 0xa5
 8008816:	009b      	lsls	r3, r3, #2
 8008818:	2105      	movs	r1, #5
 800881a:	50d1      	str	r1, [r2, r3]

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800881c:	6878      	ldr	r0, [r7, #4]
 800881e:	2300      	movs	r3, #0
 8008820:	2200      	movs	r2, #0
 8008822:	2100      	movs	r1, #0
 8008824:	f000 fc6d 	bl	8009102 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008828:	2300      	movs	r3, #0
}
 800882a:	0018      	movs	r0, r3
 800882c:	46bd      	mov	sp, r7
 800882e:	b002      	add	sp, #8
 8008830:	bd80      	pop	{r7, pc}
	...

08008834 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8008834:	b580      	push	{r7, lr}
 8008836:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8008838:	4914      	ldr	r1, [pc, #80]	@ (800888c <MX_USB_DEVICE_Init+0x58>)
 800883a:	4b15      	ldr	r3, [pc, #84]	@ (8008890 <MX_USB_DEVICE_Init+0x5c>)
 800883c:	2200      	movs	r2, #0
 800883e:	0018      	movs	r0, r3
 8008840:	f7fe fdeb 	bl	800741a <USBD_Init>
 8008844:	1e03      	subs	r3, r0, #0
 8008846:	d001      	beq.n	800884c <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8008848:	f7f8 f82a 	bl	80008a0 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800884c:	4a11      	ldr	r2, [pc, #68]	@ (8008894 <MX_USB_DEVICE_Init+0x60>)
 800884e:	4b10      	ldr	r3, [pc, #64]	@ (8008890 <MX_USB_DEVICE_Init+0x5c>)
 8008850:	0011      	movs	r1, r2
 8008852:	0018      	movs	r0, r3
 8008854:	f7fe fe12 	bl	800747c <USBD_RegisterClass>
 8008858:	1e03      	subs	r3, r0, #0
 800885a:	d001      	beq.n	8008860 <MX_USB_DEVICE_Init+0x2c>
  {
    Error_Handler();
 800885c:	f7f8 f820 	bl	80008a0 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8008860:	4a0d      	ldr	r2, [pc, #52]	@ (8008898 <MX_USB_DEVICE_Init+0x64>)
 8008862:	4b0b      	ldr	r3, [pc, #44]	@ (8008890 <MX_USB_DEVICE_Init+0x5c>)
 8008864:	0011      	movs	r1, r2
 8008866:	0018      	movs	r0, r3
 8008868:	f7fe fd5e 	bl	8007328 <USBD_CDC_RegisterInterface>
 800886c:	1e03      	subs	r3, r0, #0
 800886e:	d001      	beq.n	8008874 <MX_USB_DEVICE_Init+0x40>
  {
    Error_Handler();
 8008870:	f7f8 f816 	bl	80008a0 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8008874:	4b06      	ldr	r3, [pc, #24]	@ (8008890 <MX_USB_DEVICE_Init+0x5c>)
 8008876:	0018      	movs	r0, r3
 8008878:	f7fe fe20 	bl	80074bc <USBD_Start>
 800887c:	1e03      	subs	r3, r0, #0
 800887e:	d001      	beq.n	8008884 <MX_USB_DEVICE_Init+0x50>
  {
    Error_Handler();
 8008880:	f7f8 f80e 	bl	80008a0 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8008884:	46c0      	nop			@ (mov r8, r8)
 8008886:	46bd      	mov	sp, r7
 8008888:	bd80      	pop	{r7, pc}
 800888a:	46c0      	nop			@ (mov r8, r8)
 800888c:	2000012c 	.word	0x2000012c
 8008890:	200002f0 	.word	0x200002f0
 8008894:	20000018 	.word	0x20000018
 8008898:	2000011c 	.word	0x2000011c

0800889c <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800889c:	b580      	push	{r7, lr}
 800889e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 80088a0:	4907      	ldr	r1, [pc, #28]	@ (80088c0 <CDC_Init_FS+0x24>)
 80088a2:	4b08      	ldr	r3, [pc, #32]	@ (80088c4 <CDC_Init_FS+0x28>)
 80088a4:	2200      	movs	r2, #0
 80088a6:	0018      	movs	r0, r3
 80088a8:	f7fe fd59 	bl	800735e <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 80088ac:	4a06      	ldr	r2, [pc, #24]	@ (80088c8 <CDC_Init_FS+0x2c>)
 80088ae:	4b05      	ldr	r3, [pc, #20]	@ (80088c4 <CDC_Init_FS+0x28>)
 80088b0:	0011      	movs	r1, r2
 80088b2:	0018      	movs	r0, r3
 80088b4:	f7fe fd6f 	bl	8007396 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 80088b8:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 80088ba:	0018      	movs	r0, r3
 80088bc:	46bd      	mov	sp, r7
 80088be:	bd80      	pop	{r7, pc}
 80088c0:	200009b4 	.word	0x200009b4
 80088c4:	200002f0 	.word	0x200002f0
 80088c8:	200005b4 	.word	0x200005b4

080088cc <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 80088cc:	b580      	push	{r7, lr}
 80088ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 80088d0:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 80088d2:	0018      	movs	r0, r3
 80088d4:	46bd      	mov	sp, r7
 80088d6:	bd80      	pop	{r7, pc}

080088d8 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 80088d8:	b580      	push	{r7, lr}
 80088da:	b082      	sub	sp, #8
 80088dc:	af00      	add	r7, sp, #0
 80088de:	6039      	str	r1, [r7, #0]
 80088e0:	0011      	movs	r1, r2
 80088e2:	1dfb      	adds	r3, r7, #7
 80088e4:	1c02      	adds	r2, r0, #0
 80088e6:	701a      	strb	r2, [r3, #0]
 80088e8:	1d3b      	adds	r3, r7, #4
 80088ea:	1c0a      	adds	r2, r1, #0
 80088ec:	801a      	strh	r2, [r3, #0]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 80088ee:	1dfb      	adds	r3, r7, #7
 80088f0:	781b      	ldrb	r3, [r3, #0]
 80088f2:	2b23      	cmp	r3, #35	@ 0x23
 80088f4:	d804      	bhi.n	8008900 <CDC_Control_FS+0x28>
 80088f6:	009a      	lsls	r2, r3, #2
 80088f8:	4b04      	ldr	r3, [pc, #16]	@ (800890c <CDC_Control_FS+0x34>)
 80088fa:	18d3      	adds	r3, r2, r3
 80088fc:	681b      	ldr	r3, [r3, #0]
 80088fe:	469f      	mov	pc, r3
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8008900:	46c0      	nop			@ (mov r8, r8)
  }

  return (USBD_OK);
 8008902:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8008904:	0018      	movs	r0, r3
 8008906:	46bd      	mov	sp, r7
 8008908:	b002      	add	sp, #8
 800890a:	bd80      	pop	{r7, pc}
 800890c:	080093b4 	.word	0x080093b4

08008910 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8008910:	b580      	push	{r7, lr}
 8008912:	b082      	sub	sp, #8
 8008914:	af00      	add	r7, sp, #0
 8008916:	6078      	str	r0, [r7, #4]
 8008918:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800891a:	687a      	ldr	r2, [r7, #4]
 800891c:	4b06      	ldr	r3, [pc, #24]	@ (8008938 <CDC_Receive_FS+0x28>)
 800891e:	0011      	movs	r1, r2
 8008920:	0018      	movs	r0, r3
 8008922:	f7fe fd38 	bl	8007396 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8008926:	4b04      	ldr	r3, [pc, #16]	@ (8008938 <CDC_Receive_FS+0x28>)
 8008928:	0018      	movs	r0, r3
 800892a:	f7fe fd48 	bl	80073be <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800892e:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8008930:	0018      	movs	r0, r3
 8008932:	46bd      	mov	sp, r7
 8008934:	b002      	add	sp, #8
 8008936:	bd80      	pop	{r7, pc}
 8008938:	200002f0 	.word	0x200002f0

0800893c <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800893c:	b580      	push	{r7, lr}
 800893e:	b082      	sub	sp, #8
 8008940:	af00      	add	r7, sp, #0
 8008942:	0002      	movs	r2, r0
 8008944:	6039      	str	r1, [r7, #0]
 8008946:	1dfb      	adds	r3, r7, #7
 8008948:	701a      	strb	r2, [r3, #0]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800894a:	683b      	ldr	r3, [r7, #0]
 800894c:	2212      	movs	r2, #18
 800894e:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8008950:	4b02      	ldr	r3, [pc, #8]	@ (800895c <USBD_FS_DeviceDescriptor+0x20>)
}
 8008952:	0018      	movs	r0, r3
 8008954:	46bd      	mov	sp, r7
 8008956:	b002      	add	sp, #8
 8008958:	bd80      	pop	{r7, pc}
 800895a:	46c0      	nop			@ (mov r8, r8)
 800895c:	20000148 	.word	0x20000148

08008960 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008960:	b580      	push	{r7, lr}
 8008962:	b082      	sub	sp, #8
 8008964:	af00      	add	r7, sp, #0
 8008966:	0002      	movs	r2, r0
 8008968:	6039      	str	r1, [r7, #0]
 800896a:	1dfb      	adds	r3, r7, #7
 800896c:	701a      	strb	r2, [r3, #0]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800896e:	683b      	ldr	r3, [r7, #0]
 8008970:	2204      	movs	r2, #4
 8008972:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8008974:	4b02      	ldr	r3, [pc, #8]	@ (8008980 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8008976:	0018      	movs	r0, r3
 8008978:	46bd      	mov	sp, r7
 800897a:	b002      	add	sp, #8
 800897c:	bd80      	pop	{r7, pc}
 800897e:	46c0      	nop			@ (mov r8, r8)
 8008980:	2000015c 	.word	0x2000015c

08008984 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008984:	b580      	push	{r7, lr}
 8008986:	b082      	sub	sp, #8
 8008988:	af00      	add	r7, sp, #0
 800898a:	0002      	movs	r2, r0
 800898c:	6039      	str	r1, [r7, #0]
 800898e:	1dfb      	adds	r3, r7, #7
 8008990:	701a      	strb	r2, [r3, #0]
  if(speed == 0)
 8008992:	1dfb      	adds	r3, r7, #7
 8008994:	781b      	ldrb	r3, [r3, #0]
 8008996:	2b00      	cmp	r3, #0
 8008998:	d106      	bne.n	80089a8 <USBD_FS_ProductStrDescriptor+0x24>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800899a:	683a      	ldr	r2, [r7, #0]
 800899c:	4908      	ldr	r1, [pc, #32]	@ (80089c0 <USBD_FS_ProductStrDescriptor+0x3c>)
 800899e:	4b09      	ldr	r3, [pc, #36]	@ (80089c4 <USBD_FS_ProductStrDescriptor+0x40>)
 80089a0:	0018      	movs	r0, r3
 80089a2:	f7ff fe49 	bl	8008638 <USBD_GetString>
 80089a6:	e005      	b.n	80089b4 <USBD_FS_ProductStrDescriptor+0x30>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80089a8:	683a      	ldr	r2, [r7, #0]
 80089aa:	4905      	ldr	r1, [pc, #20]	@ (80089c0 <USBD_FS_ProductStrDescriptor+0x3c>)
 80089ac:	4b05      	ldr	r3, [pc, #20]	@ (80089c4 <USBD_FS_ProductStrDescriptor+0x40>)
 80089ae:	0018      	movs	r0, r3
 80089b0:	f7ff fe42 	bl	8008638 <USBD_GetString>
  }
  return USBD_StrDesc;
 80089b4:	4b02      	ldr	r3, [pc, #8]	@ (80089c0 <USBD_FS_ProductStrDescriptor+0x3c>)
}
 80089b6:	0018      	movs	r0, r3
 80089b8:	46bd      	mov	sp, r7
 80089ba:	b002      	add	sp, #8
 80089bc:	bd80      	pop	{r7, pc}
 80089be:	46c0      	nop			@ (mov r8, r8)
 80089c0:	20000db4 	.word	0x20000db4
 80089c4:	080092b0 	.word	0x080092b0

080089c8 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80089c8:	b580      	push	{r7, lr}
 80089ca:	b082      	sub	sp, #8
 80089cc:	af00      	add	r7, sp, #0
 80089ce:	0002      	movs	r2, r0
 80089d0:	6039      	str	r1, [r7, #0]
 80089d2:	1dfb      	adds	r3, r7, #7
 80089d4:	701a      	strb	r2, [r3, #0]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 80089d6:	683a      	ldr	r2, [r7, #0]
 80089d8:	4904      	ldr	r1, [pc, #16]	@ (80089ec <USBD_FS_ManufacturerStrDescriptor+0x24>)
 80089da:	4b05      	ldr	r3, [pc, #20]	@ (80089f0 <USBD_FS_ManufacturerStrDescriptor+0x28>)
 80089dc:	0018      	movs	r0, r3
 80089de:	f7ff fe2b 	bl	8008638 <USBD_GetString>
  return USBD_StrDesc;
 80089e2:	4b02      	ldr	r3, [pc, #8]	@ (80089ec <USBD_FS_ManufacturerStrDescriptor+0x24>)
}
 80089e4:	0018      	movs	r0, r3
 80089e6:	46bd      	mov	sp, r7
 80089e8:	b002      	add	sp, #8
 80089ea:	bd80      	pop	{r7, pc}
 80089ec:	20000db4 	.word	0x20000db4
 80089f0:	080092b8 	.word	0x080092b8

080089f4 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80089f4:	b580      	push	{r7, lr}
 80089f6:	b082      	sub	sp, #8
 80089f8:	af00      	add	r7, sp, #0
 80089fa:	0002      	movs	r2, r0
 80089fc:	6039      	str	r1, [r7, #0]
 80089fe:	1dfb      	adds	r3, r7, #7
 8008a00:	701a      	strb	r2, [r3, #0]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8008a02:	683b      	ldr	r3, [r7, #0]
 8008a04:	221a      	movs	r2, #26
 8008a06:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8008a08:	f000 f84c 	bl	8008aa4 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8008a0c:	4b02      	ldr	r3, [pc, #8]	@ (8008a18 <USBD_FS_SerialStrDescriptor+0x24>)
}
 8008a0e:	0018      	movs	r0, r3
 8008a10:	46bd      	mov	sp, r7
 8008a12:	b002      	add	sp, #8
 8008a14:	bd80      	pop	{r7, pc}
 8008a16:	46c0      	nop			@ (mov r8, r8)
 8008a18:	20000160 	.word	0x20000160

08008a1c <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008a1c:	b580      	push	{r7, lr}
 8008a1e:	b082      	sub	sp, #8
 8008a20:	af00      	add	r7, sp, #0
 8008a22:	0002      	movs	r2, r0
 8008a24:	6039      	str	r1, [r7, #0]
 8008a26:	1dfb      	adds	r3, r7, #7
 8008a28:	701a      	strb	r2, [r3, #0]
  if(speed == USBD_SPEED_HIGH)
 8008a2a:	1dfb      	adds	r3, r7, #7
 8008a2c:	781b      	ldrb	r3, [r3, #0]
 8008a2e:	2b00      	cmp	r3, #0
 8008a30:	d106      	bne.n	8008a40 <USBD_FS_ConfigStrDescriptor+0x24>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8008a32:	683a      	ldr	r2, [r7, #0]
 8008a34:	4908      	ldr	r1, [pc, #32]	@ (8008a58 <USBD_FS_ConfigStrDescriptor+0x3c>)
 8008a36:	4b09      	ldr	r3, [pc, #36]	@ (8008a5c <USBD_FS_ConfigStrDescriptor+0x40>)
 8008a38:	0018      	movs	r0, r3
 8008a3a:	f7ff fdfd 	bl	8008638 <USBD_GetString>
 8008a3e:	e005      	b.n	8008a4c <USBD_FS_ConfigStrDescriptor+0x30>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8008a40:	683a      	ldr	r2, [r7, #0]
 8008a42:	4905      	ldr	r1, [pc, #20]	@ (8008a58 <USBD_FS_ConfigStrDescriptor+0x3c>)
 8008a44:	4b05      	ldr	r3, [pc, #20]	@ (8008a5c <USBD_FS_ConfigStrDescriptor+0x40>)
 8008a46:	0018      	movs	r0, r3
 8008a48:	f7ff fdf6 	bl	8008638 <USBD_GetString>
  }
  return USBD_StrDesc;
 8008a4c:	4b02      	ldr	r3, [pc, #8]	@ (8008a58 <USBD_FS_ConfigStrDescriptor+0x3c>)
}
 8008a4e:	0018      	movs	r0, r3
 8008a50:	46bd      	mov	sp, r7
 8008a52:	b002      	add	sp, #8
 8008a54:	bd80      	pop	{r7, pc}
 8008a56:	46c0      	nop			@ (mov r8, r8)
 8008a58:	20000db4 	.word	0x20000db4
 8008a5c:	080092cc 	.word	0x080092cc

08008a60 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008a60:	b580      	push	{r7, lr}
 8008a62:	b082      	sub	sp, #8
 8008a64:	af00      	add	r7, sp, #0
 8008a66:	0002      	movs	r2, r0
 8008a68:	6039      	str	r1, [r7, #0]
 8008a6a:	1dfb      	adds	r3, r7, #7
 8008a6c:	701a      	strb	r2, [r3, #0]
  if(speed == 0)
 8008a6e:	1dfb      	adds	r3, r7, #7
 8008a70:	781b      	ldrb	r3, [r3, #0]
 8008a72:	2b00      	cmp	r3, #0
 8008a74:	d106      	bne.n	8008a84 <USBD_FS_InterfaceStrDescriptor+0x24>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8008a76:	683a      	ldr	r2, [r7, #0]
 8008a78:	4908      	ldr	r1, [pc, #32]	@ (8008a9c <USBD_FS_InterfaceStrDescriptor+0x3c>)
 8008a7a:	4b09      	ldr	r3, [pc, #36]	@ (8008aa0 <USBD_FS_InterfaceStrDescriptor+0x40>)
 8008a7c:	0018      	movs	r0, r3
 8008a7e:	f7ff fddb 	bl	8008638 <USBD_GetString>
 8008a82:	e005      	b.n	8008a90 <USBD_FS_InterfaceStrDescriptor+0x30>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8008a84:	683a      	ldr	r2, [r7, #0]
 8008a86:	4905      	ldr	r1, [pc, #20]	@ (8008a9c <USBD_FS_InterfaceStrDescriptor+0x3c>)
 8008a88:	4b05      	ldr	r3, [pc, #20]	@ (8008aa0 <USBD_FS_InterfaceStrDescriptor+0x40>)
 8008a8a:	0018      	movs	r0, r3
 8008a8c:	f7ff fdd4 	bl	8008638 <USBD_GetString>
  }
  return USBD_StrDesc;
 8008a90:	4b02      	ldr	r3, [pc, #8]	@ (8008a9c <USBD_FS_InterfaceStrDescriptor+0x3c>)
}
 8008a92:	0018      	movs	r0, r3
 8008a94:	46bd      	mov	sp, r7
 8008a96:	b002      	add	sp, #8
 8008a98:	bd80      	pop	{r7, pc}
 8008a9a:	46c0      	nop			@ (mov r8, r8)
 8008a9c:	20000db4 	.word	0x20000db4
 8008aa0:	080092d8 	.word	0x080092d8

08008aa4 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8008aa4:	b580      	push	{r7, lr}
 8008aa6:	b084      	sub	sp, #16
 8008aa8:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8008aaa:	4b10      	ldr	r3, [pc, #64]	@ (8008aec <Get_SerialNum+0x48>)
 8008aac:	681b      	ldr	r3, [r3, #0]
 8008aae:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8008ab0:	4b0f      	ldr	r3, [pc, #60]	@ (8008af0 <Get_SerialNum+0x4c>)
 8008ab2:	681b      	ldr	r3, [r3, #0]
 8008ab4:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8008ab6:	4b0f      	ldr	r3, [pc, #60]	@ (8008af4 <Get_SerialNum+0x50>)
 8008ab8:	681b      	ldr	r3, [r3, #0]
 8008aba:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8008abc:	68fa      	ldr	r2, [r7, #12]
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	18d3      	adds	r3, r2, r3
 8008ac2:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8008ac4:	68fb      	ldr	r3, [r7, #12]
 8008ac6:	2b00      	cmp	r3, #0
 8008ac8:	d00b      	beq.n	8008ae2 <Get_SerialNum+0x3e>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8008aca:	490b      	ldr	r1, [pc, #44]	@ (8008af8 <Get_SerialNum+0x54>)
 8008acc:	68fb      	ldr	r3, [r7, #12]
 8008ace:	2208      	movs	r2, #8
 8008ad0:	0018      	movs	r0, r3
 8008ad2:	f000 f815 	bl	8008b00 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8008ad6:	4909      	ldr	r1, [pc, #36]	@ (8008afc <Get_SerialNum+0x58>)
 8008ad8:	68bb      	ldr	r3, [r7, #8]
 8008ada:	2204      	movs	r2, #4
 8008adc:	0018      	movs	r0, r3
 8008ade:	f000 f80f 	bl	8008b00 <IntToUnicode>
  }
}
 8008ae2:	46c0      	nop			@ (mov r8, r8)
 8008ae4:	46bd      	mov	sp, r7
 8008ae6:	b004      	add	sp, #16
 8008ae8:	bd80      	pop	{r7, pc}
 8008aea:	46c0      	nop			@ (mov r8, r8)
 8008aec:	1ff80050 	.word	0x1ff80050
 8008af0:	1ff80054 	.word	0x1ff80054
 8008af4:	1ff80058 	.word	0x1ff80058
 8008af8:	20000162 	.word	0x20000162
 8008afc:	20000172 	.word	0x20000172

08008b00 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8008b00:	b580      	push	{r7, lr}
 8008b02:	b086      	sub	sp, #24
 8008b04:	af00      	add	r7, sp, #0
 8008b06:	60f8      	str	r0, [r7, #12]
 8008b08:	60b9      	str	r1, [r7, #8]
 8008b0a:	1dfb      	adds	r3, r7, #7
 8008b0c:	701a      	strb	r2, [r3, #0]
  uint8_t idx = 0;
 8008b0e:	2117      	movs	r1, #23
 8008b10:	187b      	adds	r3, r7, r1
 8008b12:	2200      	movs	r2, #0
 8008b14:	701a      	strb	r2, [r3, #0]

  for (idx = 0; idx < len; idx++)
 8008b16:	187b      	adds	r3, r7, r1
 8008b18:	2200      	movs	r2, #0
 8008b1a:	701a      	strb	r2, [r3, #0]
 8008b1c:	e02f      	b.n	8008b7e <IntToUnicode+0x7e>
  {
    if (((value >> 28)) < 0xA)
 8008b1e:	68fb      	ldr	r3, [r7, #12]
 8008b20:	0f1b      	lsrs	r3, r3, #28
 8008b22:	2b09      	cmp	r3, #9
 8008b24:	d80d      	bhi.n	8008b42 <IntToUnicode+0x42>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8008b26:	68fb      	ldr	r3, [r7, #12]
 8008b28:	0f1b      	lsrs	r3, r3, #28
 8008b2a:	b2da      	uxtb	r2, r3
 8008b2c:	2317      	movs	r3, #23
 8008b2e:	18fb      	adds	r3, r7, r3
 8008b30:	781b      	ldrb	r3, [r3, #0]
 8008b32:	005b      	lsls	r3, r3, #1
 8008b34:	0019      	movs	r1, r3
 8008b36:	68bb      	ldr	r3, [r7, #8]
 8008b38:	185b      	adds	r3, r3, r1
 8008b3a:	3230      	adds	r2, #48	@ 0x30
 8008b3c:	b2d2      	uxtb	r2, r2
 8008b3e:	701a      	strb	r2, [r3, #0]
 8008b40:	e00c      	b.n	8008b5c <IntToUnicode+0x5c>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8008b42:	68fb      	ldr	r3, [r7, #12]
 8008b44:	0f1b      	lsrs	r3, r3, #28
 8008b46:	b2da      	uxtb	r2, r3
 8008b48:	2317      	movs	r3, #23
 8008b4a:	18fb      	adds	r3, r7, r3
 8008b4c:	781b      	ldrb	r3, [r3, #0]
 8008b4e:	005b      	lsls	r3, r3, #1
 8008b50:	0019      	movs	r1, r3
 8008b52:	68bb      	ldr	r3, [r7, #8]
 8008b54:	185b      	adds	r3, r3, r1
 8008b56:	3237      	adds	r2, #55	@ 0x37
 8008b58:	b2d2      	uxtb	r2, r2
 8008b5a:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8008b5c:	68fb      	ldr	r3, [r7, #12]
 8008b5e:	011b      	lsls	r3, r3, #4
 8008b60:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8008b62:	2117      	movs	r1, #23
 8008b64:	187b      	adds	r3, r7, r1
 8008b66:	781b      	ldrb	r3, [r3, #0]
 8008b68:	005b      	lsls	r3, r3, #1
 8008b6a:	3301      	adds	r3, #1
 8008b6c:	68ba      	ldr	r2, [r7, #8]
 8008b6e:	18d3      	adds	r3, r2, r3
 8008b70:	2200      	movs	r2, #0
 8008b72:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8008b74:	187b      	adds	r3, r7, r1
 8008b76:	781a      	ldrb	r2, [r3, #0]
 8008b78:	187b      	adds	r3, r7, r1
 8008b7a:	3201      	adds	r2, #1
 8008b7c:	701a      	strb	r2, [r3, #0]
 8008b7e:	2317      	movs	r3, #23
 8008b80:	18fa      	adds	r2, r7, r3
 8008b82:	1dfb      	adds	r3, r7, #7
 8008b84:	7812      	ldrb	r2, [r2, #0]
 8008b86:	781b      	ldrb	r3, [r3, #0]
 8008b88:	429a      	cmp	r2, r3
 8008b8a:	d3c8      	bcc.n	8008b1e <IntToUnicode+0x1e>
  }
}
 8008b8c:	46c0      	nop			@ (mov r8, r8)
 8008b8e:	46c0      	nop			@ (mov r8, r8)
 8008b90:	46bd      	mov	sp, r7
 8008b92:	b006      	add	sp, #24
 8008b94:	bd80      	pop	{r7, pc}
	...

08008b98 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8008b98:	b580      	push	{r7, lr}
 8008b9a:	b082      	sub	sp, #8
 8008b9c:	af00      	add	r7, sp, #0
 8008b9e:	6078      	str	r0, [r7, #4]
  if(pcdHandle->Instance==USB)
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	681b      	ldr	r3, [r3, #0]
 8008ba4:	4a0a      	ldr	r2, [pc, #40]	@ (8008bd0 <HAL_PCD_MspInit+0x38>)
 8008ba6:	4293      	cmp	r3, r2
 8008ba8:	d10e      	bne.n	8008bc8 <HAL_PCD_MspInit+0x30>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8008baa:	4b0a      	ldr	r3, [pc, #40]	@ (8008bd4 <HAL_PCD_MspInit+0x3c>)
 8008bac:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008bae:	4b09      	ldr	r3, [pc, #36]	@ (8008bd4 <HAL_PCD_MspInit+0x3c>)
 8008bb0:	2180      	movs	r1, #128	@ 0x80
 8008bb2:	0409      	lsls	r1, r1, #16
 8008bb4:	430a      	orrs	r2, r1
 8008bb6:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_IRQn, 0, 0);
 8008bb8:	2200      	movs	r2, #0
 8008bba:	2100      	movs	r1, #0
 8008bbc:	201f      	movs	r0, #31
 8008bbe:	f7f8 f917 	bl	8000df0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_IRQn);
 8008bc2:	201f      	movs	r0, #31
 8008bc4:	f7f8 f929 	bl	8000e1a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 8008bc8:	46c0      	nop			@ (mov r8, r8)
 8008bca:	46bd      	mov	sp, r7
 8008bcc:	b002      	add	sp, #8
 8008bce:	bd80      	pop	{r7, pc}
 8008bd0:	40005c00 	.word	0x40005c00
 8008bd4:	40021000 	.word	0x40021000

08008bd8 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008bd8:	b580      	push	{r7, lr}
 8008bda:	b082      	sub	sp, #8
 8008bdc:	af00      	add	r7, sp, #0
 8008bde:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8008be0:	687a      	ldr	r2, [r7, #4]
 8008be2:	23b6      	movs	r3, #182	@ 0xb6
 8008be4:	009b      	lsls	r3, r3, #2
 8008be6:	58d2      	ldr	r2, [r2, r3]
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	21a6      	movs	r1, #166	@ 0xa6
 8008bec:	0089      	lsls	r1, r1, #2
 8008bee:	468c      	mov	ip, r1
 8008bf0:	4463      	add	r3, ip
 8008bf2:	0019      	movs	r1, r3
 8008bf4:	0010      	movs	r0, r2
 8008bf6:	f7fe fcb5 	bl	8007564 <USBD_LL_SetupStage>
}
 8008bfa:	46c0      	nop			@ (mov r8, r8)
 8008bfc:	46bd      	mov	sp, r7
 8008bfe:	b002      	add	sp, #8
 8008c00:	bd80      	pop	{r7, pc}

08008c02 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008c02:	b590      	push	{r4, r7, lr}
 8008c04:	b083      	sub	sp, #12
 8008c06:	af00      	add	r7, sp, #0
 8008c08:	6078      	str	r0, [r7, #4]
 8008c0a:	000a      	movs	r2, r1
 8008c0c:	1cfb      	adds	r3, r7, #3
 8008c0e:	701a      	strb	r2, [r3, #0]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8008c10:	687a      	ldr	r2, [r7, #4]
 8008c12:	23b6      	movs	r3, #182	@ 0xb6
 8008c14:	009b      	lsls	r3, r3, #2
 8008c16:	58d4      	ldr	r4, [r2, r3]
 8008c18:	1cfb      	adds	r3, r7, #3
 8008c1a:	781a      	ldrb	r2, [r3, #0]
 8008c1c:	6878      	ldr	r0, [r7, #4]
 8008c1e:	23b2      	movs	r3, #178	@ 0xb2
 8008c20:	0059      	lsls	r1, r3, #1
 8008c22:	0013      	movs	r3, r2
 8008c24:	009b      	lsls	r3, r3, #2
 8008c26:	189b      	adds	r3, r3, r2
 8008c28:	00db      	lsls	r3, r3, #3
 8008c2a:	18c3      	adds	r3, r0, r3
 8008c2c:	185b      	adds	r3, r3, r1
 8008c2e:	681a      	ldr	r2, [r3, #0]
 8008c30:	1cfb      	adds	r3, r7, #3
 8008c32:	781b      	ldrb	r3, [r3, #0]
 8008c34:	0019      	movs	r1, r3
 8008c36:	0020      	movs	r0, r4
 8008c38:	f7fe fcf2 	bl	8007620 <USBD_LL_DataOutStage>
}
 8008c3c:	46c0      	nop			@ (mov r8, r8)
 8008c3e:	46bd      	mov	sp, r7
 8008c40:	b003      	add	sp, #12
 8008c42:	bd90      	pop	{r4, r7, pc}

08008c44 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008c44:	b580      	push	{r7, lr}
 8008c46:	b082      	sub	sp, #8
 8008c48:	af00      	add	r7, sp, #0
 8008c4a:	6078      	str	r0, [r7, #4]
 8008c4c:	000a      	movs	r2, r1
 8008c4e:	1cfb      	adds	r3, r7, #3
 8008c50:	701a      	strb	r2, [r3, #0]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8008c52:	687a      	ldr	r2, [r7, #4]
 8008c54:	23b6      	movs	r3, #182	@ 0xb6
 8008c56:	009b      	lsls	r3, r3, #2
 8008c58:	58d0      	ldr	r0, [r2, r3]
 8008c5a:	1cfb      	adds	r3, r7, #3
 8008c5c:	781a      	ldrb	r2, [r3, #0]
 8008c5e:	6879      	ldr	r1, [r7, #4]
 8008c60:	0013      	movs	r3, r2
 8008c62:	009b      	lsls	r3, r3, #2
 8008c64:	189b      	adds	r3, r3, r2
 8008c66:	00db      	lsls	r3, r3, #3
 8008c68:	18cb      	adds	r3, r1, r3
 8008c6a:	3324      	adds	r3, #36	@ 0x24
 8008c6c:	681a      	ldr	r2, [r3, #0]
 8008c6e:	1cfb      	adds	r3, r7, #3
 8008c70:	781b      	ldrb	r3, [r3, #0]
 8008c72:	0019      	movs	r1, r3
 8008c74:	f7fe fd56 	bl	8007724 <USBD_LL_DataInStage>
}
 8008c78:	46c0      	nop			@ (mov r8, r8)
 8008c7a:	46bd      	mov	sp, r7
 8008c7c:	b002      	add	sp, #8
 8008c7e:	bd80      	pop	{r7, pc}

08008c80 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008c80:	b580      	push	{r7, lr}
 8008c82:	b082      	sub	sp, #8
 8008c84:	af00      	add	r7, sp, #0
 8008c86:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8008c88:	687a      	ldr	r2, [r7, #4]
 8008c8a:	23b6      	movs	r3, #182	@ 0xb6
 8008c8c:	009b      	lsls	r3, r3, #2
 8008c8e:	58d3      	ldr	r3, [r2, r3]
 8008c90:	0018      	movs	r0, r3
 8008c92:	f7fe fe8d 	bl	80079b0 <USBD_LL_SOF>
}
 8008c96:	46c0      	nop			@ (mov r8, r8)
 8008c98:	46bd      	mov	sp, r7
 8008c9a:	b002      	add	sp, #8
 8008c9c:	bd80      	pop	{r7, pc}

08008c9e <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008c9e:	b580      	push	{r7, lr}
 8008ca0:	b084      	sub	sp, #16
 8008ca2:	af00      	add	r7, sp, #0
 8008ca4:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8008ca6:	230f      	movs	r3, #15
 8008ca8:	18fb      	adds	r3, r7, r3
 8008caa:	2201      	movs	r2, #1
 8008cac:	701a      	strb	r2, [r3, #0]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	795b      	ldrb	r3, [r3, #5]
 8008cb2:	2b02      	cmp	r3, #2
 8008cb4:	d001      	beq.n	8008cba <HAL_PCD_ResetCallback+0x1c>
  {
    Error_Handler();
 8008cb6:	f7f7 fdf3 	bl	80008a0 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8008cba:	687a      	ldr	r2, [r7, #4]
 8008cbc:	23b6      	movs	r3, #182	@ 0xb6
 8008cbe:	009b      	lsls	r3, r3, #2
 8008cc0:	58d2      	ldr	r2, [r2, r3]
 8008cc2:	230f      	movs	r3, #15
 8008cc4:	18fb      	adds	r3, r7, r3
 8008cc6:	781b      	ldrb	r3, [r3, #0]
 8008cc8:	0019      	movs	r1, r3
 8008cca:	0010      	movs	r0, r2
 8008ccc:	f7fe fe2f 	bl	800792e <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8008cd0:	687a      	ldr	r2, [r7, #4]
 8008cd2:	23b6      	movs	r3, #182	@ 0xb6
 8008cd4:	009b      	lsls	r3, r3, #2
 8008cd6:	58d3      	ldr	r3, [r2, r3]
 8008cd8:	0018      	movs	r0, r3
 8008cda:	f7fe fde0 	bl	800789e <USBD_LL_Reset>
}
 8008cde:	46c0      	nop			@ (mov r8, r8)
 8008ce0:	46bd      	mov	sp, r7
 8008ce2:	b004      	add	sp, #16
 8008ce4:	bd80      	pop	{r7, pc}
	...

08008ce8 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008ce8:	b580      	push	{r7, lr}
 8008cea:	b082      	sub	sp, #8
 8008cec:	af00      	add	r7, sp, #0
 8008cee:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8008cf0:	687a      	ldr	r2, [r7, #4]
 8008cf2:	23b6      	movs	r3, #182	@ 0xb6
 8008cf4:	009b      	lsls	r3, r3, #2
 8008cf6:	58d3      	ldr	r3, [r2, r3]
 8008cf8:	0018      	movs	r0, r3
 8008cfa:	f7fe fe29 	bl	8007950 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	7a5b      	ldrb	r3, [r3, #9]
 8008d02:	2b00      	cmp	r3, #0
 8008d04:	d005      	beq.n	8008d12 <HAL_PCD_SuspendCallback+0x2a>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8008d06:	4b05      	ldr	r3, [pc, #20]	@ (8008d1c <HAL_PCD_SuspendCallback+0x34>)
 8008d08:	691a      	ldr	r2, [r3, #16]
 8008d0a:	4b04      	ldr	r3, [pc, #16]	@ (8008d1c <HAL_PCD_SuspendCallback+0x34>)
 8008d0c:	2106      	movs	r1, #6
 8008d0e:	430a      	orrs	r2, r1
 8008d10:	611a      	str	r2, [r3, #16]
  }
  /* USER CODE END 2 */
}
 8008d12:	46c0      	nop			@ (mov r8, r8)
 8008d14:	46bd      	mov	sp, r7
 8008d16:	b002      	add	sp, #8
 8008d18:	bd80      	pop	{r7, pc}
 8008d1a:	46c0      	nop			@ (mov r8, r8)
 8008d1c:	e000ed00 	.word	0xe000ed00

08008d20 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008d20:	b580      	push	{r7, lr}
 8008d22:	b082      	sub	sp, #8
 8008d24:	af00      	add	r7, sp, #0
 8008d26:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	7a5b      	ldrb	r3, [r3, #9]
 8008d2c:	2b00      	cmp	r3, #0
 8008d2e:	d007      	beq.n	8008d40 <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8008d30:	4b09      	ldr	r3, [pc, #36]	@ (8008d58 <HAL_PCD_ResumeCallback+0x38>)
 8008d32:	691a      	ldr	r2, [r3, #16]
 8008d34:	4b08      	ldr	r3, [pc, #32]	@ (8008d58 <HAL_PCD_ResumeCallback+0x38>)
 8008d36:	2106      	movs	r1, #6
 8008d38:	438a      	bics	r2, r1
 8008d3a:	611a      	str	r2, [r3, #16]
    SystemClockConfig_Resume();
 8008d3c:	f000 fa42 	bl	80091c4 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8008d40:	687a      	ldr	r2, [r7, #4]
 8008d42:	23b6      	movs	r3, #182	@ 0xb6
 8008d44:	009b      	lsls	r3, r3, #2
 8008d46:	58d3      	ldr	r3, [r2, r3]
 8008d48:	0018      	movs	r0, r3
 8008d4a:	f7fe fe19 	bl	8007980 <USBD_LL_Resume>
}
 8008d4e:	46c0      	nop			@ (mov r8, r8)
 8008d50:	46bd      	mov	sp, r7
 8008d52:	b002      	add	sp, #8
 8008d54:	bd80      	pop	{r7, pc}
 8008d56:	46c0      	nop			@ (mov r8, r8)
 8008d58:	e000ed00 	.word	0xe000ed00

08008d5c <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8008d5c:	b580      	push	{r7, lr}
 8008d5e:	b082      	sub	sp, #8
 8008d60:	af00      	add	r7, sp, #0
 8008d62:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 8008d64:	4a2d      	ldr	r2, [pc, #180]	@ (8008e1c <USBD_LL_Init+0xc0>)
 8008d66:	23b6      	movs	r3, #182	@ 0xb6
 8008d68:	009b      	lsls	r3, r3, #2
 8008d6a:	6879      	ldr	r1, [r7, #4]
 8008d6c:	50d1      	str	r1, [r2, r3]
  pdev->pData = &hpcd_USB_FS;
 8008d6e:	687a      	ldr	r2, [r7, #4]
 8008d70:	23b0      	movs	r3, #176	@ 0xb0
 8008d72:	009b      	lsls	r3, r3, #2
 8008d74:	4929      	ldr	r1, [pc, #164]	@ (8008e1c <USBD_LL_Init+0xc0>)
 8008d76:	50d1      	str	r1, [r2, r3]

  hpcd_USB_FS.Instance = USB;
 8008d78:	4b28      	ldr	r3, [pc, #160]	@ (8008e1c <USBD_LL_Init+0xc0>)
 8008d7a:	4a29      	ldr	r2, [pc, #164]	@ (8008e20 <USBD_LL_Init+0xc4>)
 8008d7c:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8008d7e:	4b27      	ldr	r3, [pc, #156]	@ (8008e1c <USBD_LL_Init+0xc0>)
 8008d80:	2208      	movs	r2, #8
 8008d82:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8008d84:	4b25      	ldr	r3, [pc, #148]	@ (8008e1c <USBD_LL_Init+0xc0>)
 8008d86:	2202      	movs	r2, #2
 8008d88:	715a      	strb	r2, [r3, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8008d8a:	4b24      	ldr	r3, [pc, #144]	@ (8008e1c <USBD_LL_Init+0xc0>)
 8008d8c:	2202      	movs	r2, #2
 8008d8e:	71da      	strb	r2, [r3, #7]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8008d90:	4b22      	ldr	r3, [pc, #136]	@ (8008e1c <USBD_LL_Init+0xc0>)
 8008d92:	2200      	movs	r2, #0
 8008d94:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8008d96:	4b21      	ldr	r3, [pc, #132]	@ (8008e1c <USBD_LL_Init+0xc0>)
 8008d98:	2200      	movs	r2, #0
 8008d9a:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8008d9c:	4b1f      	ldr	r3, [pc, #124]	@ (8008e1c <USBD_LL_Init+0xc0>)
 8008d9e:	2200      	movs	r2, #0
 8008da0:	72da      	strb	r2, [r3, #11]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8008da2:	4b1e      	ldr	r3, [pc, #120]	@ (8008e1c <USBD_LL_Init+0xc0>)
 8008da4:	0018      	movs	r0, r3
 8008da6:	f7f8 fc03 	bl	80015b0 <HAL_PCD_Init>
 8008daa:	1e03      	subs	r3, r0, #0
 8008dac:	d001      	beq.n	8008db2 <USBD_LL_Init+0x56>
  {
    Error_Handler( );
 8008dae:	f7f7 fd77 	bl	80008a0 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 8008db2:	687a      	ldr	r2, [r7, #4]
 8008db4:	23b0      	movs	r3, #176	@ 0xb0
 8008db6:	009b      	lsls	r3, r3, #2
 8008db8:	58d0      	ldr	r0, [r2, r3]
 8008dba:	2318      	movs	r3, #24
 8008dbc:	2200      	movs	r2, #0
 8008dbe:	2100      	movs	r1, #0
 8008dc0:	f7fa f9be 	bl	8003140 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 8008dc4:	687a      	ldr	r2, [r7, #4]
 8008dc6:	23b0      	movs	r3, #176	@ 0xb0
 8008dc8:	009b      	lsls	r3, r3, #2
 8008dca:	58d0      	ldr	r0, [r2, r3]
 8008dcc:	2358      	movs	r3, #88	@ 0x58
 8008dce:	2200      	movs	r2, #0
 8008dd0:	2180      	movs	r1, #128	@ 0x80
 8008dd2:	f7fa f9b5 	bl	8003140 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 8008dd6:	687a      	ldr	r2, [r7, #4]
 8008dd8:	23b0      	movs	r3, #176	@ 0xb0
 8008dda:	009b      	lsls	r3, r3, #2
 8008ddc:	58d0      	ldr	r0, [r2, r3]
 8008dde:	23c0      	movs	r3, #192	@ 0xc0
 8008de0:	2200      	movs	r2, #0
 8008de2:	2181      	movs	r1, #129	@ 0x81
 8008de4:	f7fa f9ac 	bl	8003140 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 8008de8:	687a      	ldr	r2, [r7, #4]
 8008dea:	23b0      	movs	r3, #176	@ 0xb0
 8008dec:	009b      	lsls	r3, r3, #2
 8008dee:	58d0      	ldr	r0, [r2, r3]
 8008df0:	2388      	movs	r3, #136	@ 0x88
 8008df2:	005b      	lsls	r3, r3, #1
 8008df4:	2200      	movs	r2, #0
 8008df6:	2101      	movs	r1, #1
 8008df8:	f7fa f9a2 	bl	8003140 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 8008dfc:	687a      	ldr	r2, [r7, #4]
 8008dfe:	23b0      	movs	r3, #176	@ 0xb0
 8008e00:	009b      	lsls	r3, r3, #2
 8008e02:	58d0      	ldr	r0, [r2, r3]
 8008e04:	2380      	movs	r3, #128	@ 0x80
 8008e06:	005b      	lsls	r3, r3, #1
 8008e08:	2200      	movs	r2, #0
 8008e0a:	2182      	movs	r1, #130	@ 0x82
 8008e0c:	f7fa f998 	bl	8003140 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 8008e10:	2300      	movs	r3, #0
}
 8008e12:	0018      	movs	r0, r3
 8008e14:	46bd      	mov	sp, r7
 8008e16:	b002      	add	sp, #8
 8008e18:	bd80      	pop	{r7, pc}
 8008e1a:	46c0      	nop			@ (mov r8, r8)
 8008e1c:	20000fb4 	.word	0x20000fb4
 8008e20:	40005c00 	.word	0x40005c00

08008e24 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8008e24:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008e26:	b085      	sub	sp, #20
 8008e28:	af00      	add	r7, sp, #0
 8008e2a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008e2c:	210f      	movs	r1, #15
 8008e2e:	187b      	adds	r3, r7, r1
 8008e30:	2200      	movs	r2, #0
 8008e32:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008e34:	260e      	movs	r6, #14
 8008e36:	19bb      	adds	r3, r7, r6
 8008e38:	2200      	movs	r2, #0
 8008e3a:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_Start(pdev->pData);
 8008e3c:	687a      	ldr	r2, [r7, #4]
 8008e3e:	23b0      	movs	r3, #176	@ 0xb0
 8008e40:	009b      	lsls	r3, r3, #2
 8008e42:	58d3      	ldr	r3, [r2, r3]
 8008e44:	000d      	movs	r5, r1
 8008e46:	187c      	adds	r4, r7, r1
 8008e48:	0018      	movs	r0, r3
 8008e4a:	f7f8 fca5 	bl	8001798 <HAL_PCD_Start>
 8008e4e:	0003      	movs	r3, r0
 8008e50:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008e52:	19bc      	adds	r4, r7, r6
 8008e54:	197b      	adds	r3, r7, r5
 8008e56:	781b      	ldrb	r3, [r3, #0]
 8008e58:	0018      	movs	r0, r3
 8008e5a:	f000 f9ba 	bl	80091d2 <USBD_Get_USB_Status>
 8008e5e:	0003      	movs	r3, r0
 8008e60:	7023      	strb	r3, [r4, #0]

  return usb_status;
 8008e62:	19bb      	adds	r3, r7, r6
 8008e64:	781b      	ldrb	r3, [r3, #0]
}
 8008e66:	0018      	movs	r0, r3
 8008e68:	46bd      	mov	sp, r7
 8008e6a:	b005      	add	sp, #20
 8008e6c:	bdf0      	pop	{r4, r5, r6, r7, pc}

08008e6e <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8008e6e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008e70:	b085      	sub	sp, #20
 8008e72:	af00      	add	r7, sp, #0
 8008e74:	6078      	str	r0, [r7, #4]
 8008e76:	000c      	movs	r4, r1
 8008e78:	0010      	movs	r0, r2
 8008e7a:	0019      	movs	r1, r3
 8008e7c:	1cfb      	adds	r3, r7, #3
 8008e7e:	1c22      	adds	r2, r4, #0
 8008e80:	701a      	strb	r2, [r3, #0]
 8008e82:	1cbb      	adds	r3, r7, #2
 8008e84:	1c02      	adds	r2, r0, #0
 8008e86:	701a      	strb	r2, [r3, #0]
 8008e88:	003b      	movs	r3, r7
 8008e8a:	1c0a      	adds	r2, r1, #0
 8008e8c:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008e8e:	260f      	movs	r6, #15
 8008e90:	19bb      	adds	r3, r7, r6
 8008e92:	2200      	movs	r2, #0
 8008e94:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008e96:	250e      	movs	r5, #14
 8008e98:	197b      	adds	r3, r7, r5
 8008e9a:	2200      	movs	r2, #0
 8008e9c:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8008e9e:	687a      	ldr	r2, [r7, #4]
 8008ea0:	23b0      	movs	r3, #176	@ 0xb0
 8008ea2:	009b      	lsls	r3, r3, #2
 8008ea4:	58d0      	ldr	r0, [r2, r3]
 8008ea6:	19bc      	adds	r4, r7, r6
 8008ea8:	1cbb      	adds	r3, r7, #2
 8008eaa:	781d      	ldrb	r5, [r3, #0]
 8008eac:	003b      	movs	r3, r7
 8008eae:	881a      	ldrh	r2, [r3, #0]
 8008eb0:	1cfb      	adds	r3, r7, #3
 8008eb2:	7819      	ldrb	r1, [r3, #0]
 8008eb4:	002b      	movs	r3, r5
 8008eb6:	f7f8 fe03 	bl	8001ac0 <HAL_PCD_EP_Open>
 8008eba:	0003      	movs	r3, r0
 8008ebc:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008ebe:	250e      	movs	r5, #14
 8008ec0:	197c      	adds	r4, r7, r5
 8008ec2:	19bb      	adds	r3, r7, r6
 8008ec4:	781b      	ldrb	r3, [r3, #0]
 8008ec6:	0018      	movs	r0, r3
 8008ec8:	f000 f983 	bl	80091d2 <USBD_Get_USB_Status>
 8008ecc:	0003      	movs	r3, r0
 8008ece:	7023      	strb	r3, [r4, #0]

  return usb_status;
 8008ed0:	197b      	adds	r3, r7, r5
 8008ed2:	781b      	ldrb	r3, [r3, #0]
}
 8008ed4:	0018      	movs	r0, r3
 8008ed6:	46bd      	mov	sp, r7
 8008ed8:	b005      	add	sp, #20
 8008eda:	bdf0      	pop	{r4, r5, r6, r7, pc}

08008edc <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008edc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008ede:	b085      	sub	sp, #20
 8008ee0:	af00      	add	r7, sp, #0
 8008ee2:	6078      	str	r0, [r7, #4]
 8008ee4:	000a      	movs	r2, r1
 8008ee6:	1cfb      	adds	r3, r7, #3
 8008ee8:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008eea:	210f      	movs	r1, #15
 8008eec:	187b      	adds	r3, r7, r1
 8008eee:	2200      	movs	r2, #0
 8008ef0:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008ef2:	260e      	movs	r6, #14
 8008ef4:	19bb      	adds	r3, r7, r6
 8008ef6:	2200      	movs	r2, #0
 8008ef8:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8008efa:	687a      	ldr	r2, [r7, #4]
 8008efc:	23b0      	movs	r3, #176	@ 0xb0
 8008efe:	009b      	lsls	r3, r3, #2
 8008f00:	58d2      	ldr	r2, [r2, r3]
 8008f02:	000d      	movs	r5, r1
 8008f04:	187c      	adds	r4, r7, r1
 8008f06:	1cfb      	adds	r3, r7, #3
 8008f08:	781b      	ldrb	r3, [r3, #0]
 8008f0a:	0019      	movs	r1, r3
 8008f0c:	0010      	movs	r0, r2
 8008f0e:	f7f8 fe48 	bl	8001ba2 <HAL_PCD_EP_Close>
 8008f12:	0003      	movs	r3, r0
 8008f14:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008f16:	19bc      	adds	r4, r7, r6
 8008f18:	197b      	adds	r3, r7, r5
 8008f1a:	781b      	ldrb	r3, [r3, #0]
 8008f1c:	0018      	movs	r0, r3
 8008f1e:	f000 f958 	bl	80091d2 <USBD_Get_USB_Status>
 8008f22:	0003      	movs	r3, r0
 8008f24:	7023      	strb	r3, [r4, #0]

  return usb_status;
 8008f26:	19bb      	adds	r3, r7, r6
 8008f28:	781b      	ldrb	r3, [r3, #0]
}
 8008f2a:	0018      	movs	r0, r3
 8008f2c:	46bd      	mov	sp, r7
 8008f2e:	b005      	add	sp, #20
 8008f30:	bdf0      	pop	{r4, r5, r6, r7, pc}

08008f32 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008f32:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008f34:	b085      	sub	sp, #20
 8008f36:	af00      	add	r7, sp, #0
 8008f38:	6078      	str	r0, [r7, #4]
 8008f3a:	000a      	movs	r2, r1
 8008f3c:	1cfb      	adds	r3, r7, #3
 8008f3e:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008f40:	210f      	movs	r1, #15
 8008f42:	187b      	adds	r3, r7, r1
 8008f44:	2200      	movs	r2, #0
 8008f46:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008f48:	260e      	movs	r6, #14
 8008f4a:	19bb      	adds	r3, r7, r6
 8008f4c:	2200      	movs	r2, #0
 8008f4e:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8008f50:	687a      	ldr	r2, [r7, #4]
 8008f52:	23b0      	movs	r3, #176	@ 0xb0
 8008f54:	009b      	lsls	r3, r3, #2
 8008f56:	58d2      	ldr	r2, [r2, r3]
 8008f58:	000d      	movs	r5, r1
 8008f5a:	187c      	adds	r4, r7, r1
 8008f5c:	1cfb      	adds	r3, r7, #3
 8008f5e:	781b      	ldrb	r3, [r3, #0]
 8008f60:	0019      	movs	r1, r3
 8008f62:	0010      	movs	r0, r2
 8008f64:	f7f8 fefa 	bl	8001d5c <HAL_PCD_EP_SetStall>
 8008f68:	0003      	movs	r3, r0
 8008f6a:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008f6c:	19bc      	adds	r4, r7, r6
 8008f6e:	197b      	adds	r3, r7, r5
 8008f70:	781b      	ldrb	r3, [r3, #0]
 8008f72:	0018      	movs	r0, r3
 8008f74:	f000 f92d 	bl	80091d2 <USBD_Get_USB_Status>
 8008f78:	0003      	movs	r3, r0
 8008f7a:	7023      	strb	r3, [r4, #0]

  return usb_status;
 8008f7c:	19bb      	adds	r3, r7, r6
 8008f7e:	781b      	ldrb	r3, [r3, #0]
}
 8008f80:	0018      	movs	r0, r3
 8008f82:	46bd      	mov	sp, r7
 8008f84:	b005      	add	sp, #20
 8008f86:	bdf0      	pop	{r4, r5, r6, r7, pc}

08008f88 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008f88:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008f8a:	b085      	sub	sp, #20
 8008f8c:	af00      	add	r7, sp, #0
 8008f8e:	6078      	str	r0, [r7, #4]
 8008f90:	000a      	movs	r2, r1
 8008f92:	1cfb      	adds	r3, r7, #3
 8008f94:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008f96:	210f      	movs	r1, #15
 8008f98:	187b      	adds	r3, r7, r1
 8008f9a:	2200      	movs	r2, #0
 8008f9c:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008f9e:	260e      	movs	r6, #14
 8008fa0:	19bb      	adds	r3, r7, r6
 8008fa2:	2200      	movs	r2, #0
 8008fa4:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8008fa6:	687a      	ldr	r2, [r7, #4]
 8008fa8:	23b0      	movs	r3, #176	@ 0xb0
 8008faa:	009b      	lsls	r3, r3, #2
 8008fac:	58d2      	ldr	r2, [r2, r3]
 8008fae:	000d      	movs	r5, r1
 8008fb0:	187c      	adds	r4, r7, r1
 8008fb2:	1cfb      	adds	r3, r7, #3
 8008fb4:	781b      	ldrb	r3, [r3, #0]
 8008fb6:	0019      	movs	r1, r3
 8008fb8:	0010      	movs	r0, r2
 8008fba:	f7f8 ff2b 	bl	8001e14 <HAL_PCD_EP_ClrStall>
 8008fbe:	0003      	movs	r3, r0
 8008fc0:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008fc2:	19bc      	adds	r4, r7, r6
 8008fc4:	197b      	adds	r3, r7, r5
 8008fc6:	781b      	ldrb	r3, [r3, #0]
 8008fc8:	0018      	movs	r0, r3
 8008fca:	f000 f902 	bl	80091d2 <USBD_Get_USB_Status>
 8008fce:	0003      	movs	r3, r0
 8008fd0:	7023      	strb	r3, [r4, #0]

  return usb_status;
 8008fd2:	19bb      	adds	r3, r7, r6
 8008fd4:	781b      	ldrb	r3, [r3, #0]
}
 8008fd6:	0018      	movs	r0, r3
 8008fd8:	46bd      	mov	sp, r7
 8008fda:	b005      	add	sp, #20
 8008fdc:	bdf0      	pop	{r4, r5, r6, r7, pc}

08008fde <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008fde:	b580      	push	{r7, lr}
 8008fe0:	b084      	sub	sp, #16
 8008fe2:	af00      	add	r7, sp, #0
 8008fe4:	6078      	str	r0, [r7, #4]
 8008fe6:	000a      	movs	r2, r1
 8008fe8:	1cfb      	adds	r3, r7, #3
 8008fea:	701a      	strb	r2, [r3, #0]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8008fec:	687a      	ldr	r2, [r7, #4]
 8008fee:	23b0      	movs	r3, #176	@ 0xb0
 8008ff0:	009b      	lsls	r3, r3, #2
 8008ff2:	58d3      	ldr	r3, [r2, r3]
 8008ff4:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8008ff6:	1cfb      	adds	r3, r7, #3
 8008ff8:	781b      	ldrb	r3, [r3, #0]
 8008ffa:	b25b      	sxtb	r3, r3
 8008ffc:	2b00      	cmp	r3, #0
 8008ffe:	da0c      	bge.n	800901a <USBD_LL_IsStallEP+0x3c>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8009000:	1cfb      	adds	r3, r7, #3
 8009002:	781b      	ldrb	r3, [r3, #0]
 8009004:	227f      	movs	r2, #127	@ 0x7f
 8009006:	401a      	ands	r2, r3
 8009008:	68f9      	ldr	r1, [r7, #12]
 800900a:	0013      	movs	r3, r2
 800900c:	009b      	lsls	r3, r3, #2
 800900e:	189b      	adds	r3, r3, r2
 8009010:	00db      	lsls	r3, r3, #3
 8009012:	18cb      	adds	r3, r1, r3
 8009014:	3312      	adds	r3, #18
 8009016:	781b      	ldrb	r3, [r3, #0]
 8009018:	e00d      	b.n	8009036 <USBD_LL_IsStallEP+0x58>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800901a:	1cfb      	adds	r3, r7, #3
 800901c:	781b      	ldrb	r3, [r3, #0]
 800901e:	227f      	movs	r2, #127	@ 0x7f
 8009020:	401a      	ands	r2, r3
 8009022:	68f8      	ldr	r0, [r7, #12]
 8009024:	23a9      	movs	r3, #169	@ 0xa9
 8009026:	0059      	lsls	r1, r3, #1
 8009028:	0013      	movs	r3, r2
 800902a:	009b      	lsls	r3, r3, #2
 800902c:	189b      	adds	r3, r3, r2
 800902e:	00db      	lsls	r3, r3, #3
 8009030:	18c3      	adds	r3, r0, r3
 8009032:	185b      	adds	r3, r3, r1
 8009034:	781b      	ldrb	r3, [r3, #0]
  }
}
 8009036:	0018      	movs	r0, r3
 8009038:	46bd      	mov	sp, r7
 800903a:	b004      	add	sp, #16
 800903c:	bd80      	pop	{r7, pc}

0800903e <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800903e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009040:	b085      	sub	sp, #20
 8009042:	af00      	add	r7, sp, #0
 8009044:	6078      	str	r0, [r7, #4]
 8009046:	000a      	movs	r2, r1
 8009048:	1cfb      	adds	r3, r7, #3
 800904a:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800904c:	210f      	movs	r1, #15
 800904e:	187b      	adds	r3, r7, r1
 8009050:	2200      	movs	r2, #0
 8009052:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009054:	260e      	movs	r6, #14
 8009056:	19bb      	adds	r3, r7, r6
 8009058:	2200      	movs	r2, #0
 800905a:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800905c:	687a      	ldr	r2, [r7, #4]
 800905e:	23b0      	movs	r3, #176	@ 0xb0
 8009060:	009b      	lsls	r3, r3, #2
 8009062:	58d2      	ldr	r2, [r2, r3]
 8009064:	000d      	movs	r5, r1
 8009066:	187c      	adds	r4, r7, r1
 8009068:	1cfb      	adds	r3, r7, #3
 800906a:	781b      	ldrb	r3, [r3, #0]
 800906c:	0019      	movs	r1, r3
 800906e:	0010      	movs	r0, r2
 8009070:	f7f8 fcfc 	bl	8001a6c <HAL_PCD_SetAddress>
 8009074:	0003      	movs	r3, r0
 8009076:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009078:	19bc      	adds	r4, r7, r6
 800907a:	197b      	adds	r3, r7, r5
 800907c:	781b      	ldrb	r3, [r3, #0]
 800907e:	0018      	movs	r0, r3
 8009080:	f000 f8a7 	bl	80091d2 <USBD_Get_USB_Status>
 8009084:	0003      	movs	r3, r0
 8009086:	7023      	strb	r3, [r4, #0]

  return usb_status;
 8009088:	19bb      	adds	r3, r7, r6
 800908a:	781b      	ldrb	r3, [r3, #0]
}
 800908c:	0018      	movs	r0, r3
 800908e:	46bd      	mov	sp, r7
 8009090:	b005      	add	sp, #20
 8009092:	bdf0      	pop	{r4, r5, r6, r7, pc}

08009094 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8009094:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009096:	b087      	sub	sp, #28
 8009098:	af00      	add	r7, sp, #0
 800909a:	60f8      	str	r0, [r7, #12]
 800909c:	0008      	movs	r0, r1
 800909e:	607a      	str	r2, [r7, #4]
 80090a0:	0019      	movs	r1, r3
 80090a2:	230b      	movs	r3, #11
 80090a4:	18fb      	adds	r3, r7, r3
 80090a6:	1c02      	adds	r2, r0, #0
 80090a8:	701a      	strb	r2, [r3, #0]
 80090aa:	2408      	movs	r4, #8
 80090ac:	193b      	adds	r3, r7, r4
 80090ae:	1c0a      	adds	r2, r1, #0
 80090b0:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80090b2:	2117      	movs	r1, #23
 80090b4:	187b      	adds	r3, r7, r1
 80090b6:	2200      	movs	r2, #0
 80090b8:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80090ba:	2516      	movs	r5, #22
 80090bc:	197b      	adds	r3, r7, r5
 80090be:	2200      	movs	r2, #0
 80090c0:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 80090c2:	68fa      	ldr	r2, [r7, #12]
 80090c4:	23b0      	movs	r3, #176	@ 0xb0
 80090c6:	009b      	lsls	r3, r3, #2
 80090c8:	58d0      	ldr	r0, [r2, r3]
 80090ca:	193b      	adds	r3, r7, r4
 80090cc:	881d      	ldrh	r5, [r3, #0]
 80090ce:	000e      	movs	r6, r1
 80090d0:	187c      	adds	r4, r7, r1
 80090d2:	687a      	ldr	r2, [r7, #4]
 80090d4:	230b      	movs	r3, #11
 80090d6:	18fb      	adds	r3, r7, r3
 80090d8:	7819      	ldrb	r1, [r3, #0]
 80090da:	002b      	movs	r3, r5
 80090dc:	f7f8 fe02 	bl	8001ce4 <HAL_PCD_EP_Transmit>
 80090e0:	0003      	movs	r3, r0
 80090e2:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80090e4:	2516      	movs	r5, #22
 80090e6:	197c      	adds	r4, r7, r5
 80090e8:	19bb      	adds	r3, r7, r6
 80090ea:	781b      	ldrb	r3, [r3, #0]
 80090ec:	0018      	movs	r0, r3
 80090ee:	f000 f870 	bl	80091d2 <USBD_Get_USB_Status>
 80090f2:	0003      	movs	r3, r0
 80090f4:	7023      	strb	r3, [r4, #0]

  return usb_status;
 80090f6:	197b      	adds	r3, r7, r5
 80090f8:	781b      	ldrb	r3, [r3, #0]
}
 80090fa:	0018      	movs	r0, r3
 80090fc:	46bd      	mov	sp, r7
 80090fe:	b007      	add	sp, #28
 8009100:	bdf0      	pop	{r4, r5, r6, r7, pc}

08009102 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8009102:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009104:	b087      	sub	sp, #28
 8009106:	af00      	add	r7, sp, #0
 8009108:	60f8      	str	r0, [r7, #12]
 800910a:	0008      	movs	r0, r1
 800910c:	607a      	str	r2, [r7, #4]
 800910e:	0019      	movs	r1, r3
 8009110:	230b      	movs	r3, #11
 8009112:	18fb      	adds	r3, r7, r3
 8009114:	1c02      	adds	r2, r0, #0
 8009116:	701a      	strb	r2, [r3, #0]
 8009118:	2408      	movs	r4, #8
 800911a:	193b      	adds	r3, r7, r4
 800911c:	1c0a      	adds	r2, r1, #0
 800911e:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009120:	2117      	movs	r1, #23
 8009122:	187b      	adds	r3, r7, r1
 8009124:	2200      	movs	r2, #0
 8009126:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009128:	2516      	movs	r5, #22
 800912a:	197b      	adds	r3, r7, r5
 800912c:	2200      	movs	r2, #0
 800912e:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8009130:	68fa      	ldr	r2, [r7, #12]
 8009132:	23b0      	movs	r3, #176	@ 0xb0
 8009134:	009b      	lsls	r3, r3, #2
 8009136:	58d0      	ldr	r0, [r2, r3]
 8009138:	193b      	adds	r3, r7, r4
 800913a:	881d      	ldrh	r5, [r3, #0]
 800913c:	000e      	movs	r6, r1
 800913e:	187c      	adds	r4, r7, r1
 8009140:	687a      	ldr	r2, [r7, #4]
 8009142:	230b      	movs	r3, #11
 8009144:	18fb      	adds	r3, r7, r3
 8009146:	7819      	ldrb	r1, [r3, #0]
 8009148:	002b      	movs	r3, r5
 800914a:	f7f8 fd7b 	bl	8001c44 <HAL_PCD_EP_Receive>
 800914e:	0003      	movs	r3, r0
 8009150:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009152:	2516      	movs	r5, #22
 8009154:	197c      	adds	r4, r7, r5
 8009156:	19bb      	adds	r3, r7, r6
 8009158:	781b      	ldrb	r3, [r3, #0]
 800915a:	0018      	movs	r0, r3
 800915c:	f000 f839 	bl	80091d2 <USBD_Get_USB_Status>
 8009160:	0003      	movs	r3, r0
 8009162:	7023      	strb	r3, [r4, #0]

  return usb_status;
 8009164:	197b      	adds	r3, r7, r5
 8009166:	781b      	ldrb	r3, [r3, #0]
}
 8009168:	0018      	movs	r0, r3
 800916a:	46bd      	mov	sp, r7
 800916c:	b007      	add	sp, #28
 800916e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08009170 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009170:	b580      	push	{r7, lr}
 8009172:	b082      	sub	sp, #8
 8009174:	af00      	add	r7, sp, #0
 8009176:	6078      	str	r0, [r7, #4]
 8009178:	000a      	movs	r2, r1
 800917a:	1cfb      	adds	r3, r7, #3
 800917c:	701a      	strb	r2, [r3, #0]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800917e:	687a      	ldr	r2, [r7, #4]
 8009180:	23b0      	movs	r3, #176	@ 0xb0
 8009182:	009b      	lsls	r3, r3, #2
 8009184:	58d2      	ldr	r2, [r2, r3]
 8009186:	1cfb      	adds	r3, r7, #3
 8009188:	781b      	ldrb	r3, [r3, #0]
 800918a:	0019      	movs	r1, r3
 800918c:	0010      	movs	r0, r2
 800918e:	f7f8 fd90 	bl	8001cb2 <HAL_PCD_EP_GetRxCount>
 8009192:	0003      	movs	r3, r0
}
 8009194:	0018      	movs	r0, r3
 8009196:	46bd      	mov	sp, r7
 8009198:	b002      	add	sp, #8
 800919a:	bd80      	pop	{r7, pc}

0800919c <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800919c:	b580      	push	{r7, lr}
 800919e:	b082      	sub	sp, #8
 80091a0:	af00      	add	r7, sp, #0
 80091a2:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 80091a4:	4b02      	ldr	r3, [pc, #8]	@ (80091b0 <USBD_static_malloc+0x14>)
}
 80091a6:	0018      	movs	r0, r3
 80091a8:	46bd      	mov	sp, r7
 80091aa:	b002      	add	sp, #8
 80091ac:	bd80      	pop	{r7, pc}
 80091ae:	46c0      	nop			@ (mov r8, r8)
 80091b0:	20001290 	.word	0x20001290

080091b4 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 80091b4:	b580      	push	{r7, lr}
 80091b6:	b082      	sub	sp, #8
 80091b8:	af00      	add	r7, sp, #0
 80091ba:	6078      	str	r0, [r7, #4]

}
 80091bc:	46c0      	nop			@ (mov r8, r8)
 80091be:	46bd      	mov	sp, r7
 80091c0:	b002      	add	sp, #8
 80091c2:	bd80      	pop	{r7, pc}

080091c4 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 80091c4:	b580      	push	{r7, lr}
 80091c6:	af00      	add	r7, sp, #0
  SystemClock_Config();
 80091c8:	f7f7 f956 	bl	8000478 <SystemClock_Config>
}
 80091cc:	46c0      	nop			@ (mov r8, r8)
 80091ce:	46bd      	mov	sp, r7
 80091d0:	bd80      	pop	{r7, pc}

080091d2 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 80091d2:	b580      	push	{r7, lr}
 80091d4:	b084      	sub	sp, #16
 80091d6:	af00      	add	r7, sp, #0
 80091d8:	0002      	movs	r2, r0
 80091da:	1dfb      	adds	r3, r7, #7
 80091dc:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80091de:	230f      	movs	r3, #15
 80091e0:	18fb      	adds	r3, r7, r3
 80091e2:	2200      	movs	r2, #0
 80091e4:	701a      	strb	r2, [r3, #0]

  switch (hal_status)
 80091e6:	1dfb      	adds	r3, r7, #7
 80091e8:	781b      	ldrb	r3, [r3, #0]
 80091ea:	2b03      	cmp	r3, #3
 80091ec:	d017      	beq.n	800921e <USBD_Get_USB_Status+0x4c>
 80091ee:	dc1b      	bgt.n	8009228 <USBD_Get_USB_Status+0x56>
 80091f0:	2b02      	cmp	r3, #2
 80091f2:	d00f      	beq.n	8009214 <USBD_Get_USB_Status+0x42>
 80091f4:	dc18      	bgt.n	8009228 <USBD_Get_USB_Status+0x56>
 80091f6:	2b00      	cmp	r3, #0
 80091f8:	d002      	beq.n	8009200 <USBD_Get_USB_Status+0x2e>
 80091fa:	2b01      	cmp	r3, #1
 80091fc:	d005      	beq.n	800920a <USBD_Get_USB_Status+0x38>
 80091fe:	e013      	b.n	8009228 <USBD_Get_USB_Status+0x56>
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8009200:	230f      	movs	r3, #15
 8009202:	18fb      	adds	r3, r7, r3
 8009204:	2200      	movs	r2, #0
 8009206:	701a      	strb	r2, [r3, #0]
    break;
 8009208:	e013      	b.n	8009232 <USBD_Get_USB_Status+0x60>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800920a:	230f      	movs	r3, #15
 800920c:	18fb      	adds	r3, r7, r3
 800920e:	2202      	movs	r2, #2
 8009210:	701a      	strb	r2, [r3, #0]
    break;
 8009212:	e00e      	b.n	8009232 <USBD_Get_USB_Status+0x60>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8009214:	230f      	movs	r3, #15
 8009216:	18fb      	adds	r3, r7, r3
 8009218:	2201      	movs	r2, #1
 800921a:	701a      	strb	r2, [r3, #0]
    break;
 800921c:	e009      	b.n	8009232 <USBD_Get_USB_Status+0x60>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800921e:	230f      	movs	r3, #15
 8009220:	18fb      	adds	r3, r7, r3
 8009222:	2202      	movs	r2, #2
 8009224:	701a      	strb	r2, [r3, #0]
    break;
 8009226:	e004      	b.n	8009232 <USBD_Get_USB_Status+0x60>
    default :
      usb_status = USBD_FAIL;
 8009228:	230f      	movs	r3, #15
 800922a:	18fb      	adds	r3, r7, r3
 800922c:	2202      	movs	r2, #2
 800922e:	701a      	strb	r2, [r3, #0]
    break;
 8009230:	46c0      	nop			@ (mov r8, r8)
  }
  return usb_status;
 8009232:	230f      	movs	r3, #15
 8009234:	18fb      	adds	r3, r7, r3
 8009236:	781b      	ldrb	r3, [r3, #0]
}
 8009238:	0018      	movs	r0, r3
 800923a:	46bd      	mov	sp, r7
 800923c:	b004      	add	sp, #16
 800923e:	bd80      	pop	{r7, pc}

08009240 <memset>:
 8009240:	0003      	movs	r3, r0
 8009242:	1882      	adds	r2, r0, r2
 8009244:	4293      	cmp	r3, r2
 8009246:	d100      	bne.n	800924a <memset+0xa>
 8009248:	4770      	bx	lr
 800924a:	7019      	strb	r1, [r3, #0]
 800924c:	3301      	adds	r3, #1
 800924e:	e7f9      	b.n	8009244 <memset+0x4>

08009250 <__libc_init_array>:
 8009250:	b570      	push	{r4, r5, r6, lr}
 8009252:	2600      	movs	r6, #0
 8009254:	4c0c      	ldr	r4, [pc, #48]	@ (8009288 <__libc_init_array+0x38>)
 8009256:	4d0d      	ldr	r5, [pc, #52]	@ (800928c <__libc_init_array+0x3c>)
 8009258:	1b64      	subs	r4, r4, r5
 800925a:	10a4      	asrs	r4, r4, #2
 800925c:	42a6      	cmp	r6, r4
 800925e:	d109      	bne.n	8009274 <__libc_init_array+0x24>
 8009260:	2600      	movs	r6, #0
 8009262:	f000 f819 	bl	8009298 <_init>
 8009266:	4c0a      	ldr	r4, [pc, #40]	@ (8009290 <__libc_init_array+0x40>)
 8009268:	4d0a      	ldr	r5, [pc, #40]	@ (8009294 <__libc_init_array+0x44>)
 800926a:	1b64      	subs	r4, r4, r5
 800926c:	10a4      	asrs	r4, r4, #2
 800926e:	42a6      	cmp	r6, r4
 8009270:	d105      	bne.n	800927e <__libc_init_array+0x2e>
 8009272:	bd70      	pop	{r4, r5, r6, pc}
 8009274:	00b3      	lsls	r3, r6, #2
 8009276:	58eb      	ldr	r3, [r5, r3]
 8009278:	4798      	blx	r3
 800927a:	3601      	adds	r6, #1
 800927c:	e7ee      	b.n	800925c <__libc_init_array+0xc>
 800927e:	00b3      	lsls	r3, r6, #2
 8009280:	58eb      	ldr	r3, [r5, r3]
 8009282:	4798      	blx	r3
 8009284:	3601      	adds	r6, #1
 8009286:	e7f2      	b.n	800926e <__libc_init_array+0x1e>
 8009288:	0800944c 	.word	0x0800944c
 800928c:	0800944c 	.word	0x0800944c
 8009290:	08009450 	.word	0x08009450
 8009294:	0800944c 	.word	0x0800944c

08009298 <_init>:
 8009298:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800929a:	46c0      	nop			@ (mov r8, r8)
 800929c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800929e:	bc08      	pop	{r3}
 80092a0:	469e      	mov	lr, r3
 80092a2:	4770      	bx	lr

080092a4 <_fini>:
 80092a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80092a6:	46c0      	nop			@ (mov r8, r8)
 80092a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80092aa:	bc08      	pop	{r3}
 80092ac:	469e      	mov	lr, r3
 80092ae:	4770      	bx	lr
