<profile>

<ReportVersion>
<Version>2020.1</Version>
</ReportVersion>

<UserAssignments>
<unit>ns</unit>
<ProductFamily>zynquplus</ProductFamily>
<Part>xczu3eg-sbva484-1-i</Part>
<TopModelName>MLP_1</TopModelName>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>1.25</ClockUncertainty>
</UserAssignments>

<PerformanceEstimates>
<PipelineType>none</PipelineType>
<SummaryOfTimingAnalysis>
<unit>ns</unit>
<EstimatedClockPeriod>9.622</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<unit>clock cycles</unit>
<Best-caseLatency>832971302736</Best-caseLatency>
<Average-caseLatency>832971302736</Average-caseLatency>
<Worst-caseLatency>832971302736</Worst-caseLatency>
<Best-caseRealTimeLatency>8.3e+03 sec</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>8.3e+03 sec</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>8.3e+03 sec</Worst-caseRealTimeLatency>
<Interval-min>832971302737</Interval-min>
<Interval-max>832971302737</Interval-max>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<memset_inputs>
<TripCount>256</TripCount>
<Latency>255</Latency>
<IterationLatency>1</IterationLatency>
</memset_inputs>
<memset_hidden1>
<TripCount>256</TripCount>
<Latency>255</Latency>
<IterationLatency>1</IterationLatency>
</memset_hidden1>
<memset_hidden2>
<TripCount>256</TripCount>
<Latency>255</Latency>
<IterationLatency>1</IterationLatency>
</memset_hidden2>
<memset_outputs>
<TripCount>64</TripCount>
<Latency>63</Latency>
<IterationLatency>1</IterationLatency>
</memset_outputs>
<memset_hidden1_bias>
<TripCount>256</TripCount>
<Latency>255</Latency>
<IterationLatency>1</IterationLatency>
</memset_hidden1_bias>
<memset_hidden2_bias>
<TripCount>256</TripCount>
<Latency>255</Latency>
<IterationLatency>1</IterationLatency>
</memset_hidden2_bias>
<memset_outputs_bias>
<TripCount>64</TripCount>
<Latency>63</Latency>
<IterationLatency>1</IterationLatency>
</memset_outputs_bias>
<memset_hidden1_matrix>
<TripCount>256</TripCount>
<Latency>65791</Latency>
<IterationLatency>257</IterationLatency>
<memset_hidden1_matrix>
<TripCount>256</TripCount>
<Latency>255</Latency>
<IterationLatency>1</IterationLatency>
</memset_hidden1_matrix>
</memset_hidden1_matrix>
<memset_hidden2_matrix>
<TripCount>256</TripCount>
<Latency>65791</Latency>
<IterationLatency>257</IterationLatency>
<memset_hidden2_matrix>
<TripCount>256</TripCount>
<Latency>255</Latency>
<IterationLatency>1</IterationLatency>
</memset_hidden2_matrix>
</memset_hidden2_matrix>
<memset_outputs_matrix>
<TripCount>64</TripCount>
<Latency>16447</Latency>
<IterationLatency>257</IterationLatency>
<memset_outputs_matrix>
<TripCount>256</TripCount>
<Latency>255</Latency>
<IterationLatency>1</IterationLatency>
</memset_outputs_matrix>
</memset_outputs_matrix>
<memset_moving_mean1>
<TripCount>256</TripCount>
<Latency>255</Latency>
<IterationLatency>1</IterationLatency>
</memset_moving_mean1>
<memset_moving_var1>
<TripCount>256</TripCount>
<Latency>255</Latency>
<IterationLatency>1</IterationLatency>
</memset_moving_var1>
<memset_gamma1>
<TripCount>256</TripCount>
<Latency>255</Latency>
<IterationLatency>1</IterationLatency>
</memset_gamma1>
<memset_beta1>
<TripCount>256</TripCount>
<Latency>255</Latency>
<IterationLatency>1</IterationLatency>
</memset_beta1>
<memset_moving_mean2>
<TripCount>256</TripCount>
<Latency>255</Latency>
<IterationLatency>1</IterationLatency>
</memset_moving_mean2>
<memset_moving_var2>
<TripCount>256</TripCount>
<Latency>255</Latency>
<IterationLatency>1</IterationLatency>
</memset_moving_var2>
<memset_gamma2>
<TripCount>256</TripCount>
<Latency>255</Latency>
<IterationLatency>1</IterationLatency>
</memset_gamma2>
<memset_beta2>
<TripCount>256</TripCount>
<Latency>255</Latency>
<IterationLatency>1</IterationLatency>
</memset_beta2>
<Loop19>
<TripCount>256</TripCount>
<Latency>66048</Latency>
<IterationLatency>258</IterationLatency>
<Loop19.1>
<TripCount>256</TripCount>
<Latency>256</Latency>
<IterationLatency>1</IterationLatency>
</Loop19.1>
</Loop19>
<Loop20>
<TripCount>256</TripCount>
<Latency>66048</Latency>
<IterationLatency>258</IterationLatency>
<Loop20.1>
<TripCount>256</TripCount>
<Latency>256</Latency>
<IterationLatency>1</IterationLatency>
</Loop20.1>
</Loop20>
<Loop21>
<TripCount>64</TripCount>
<Latency>16512</Latency>
<IterationLatency>258</IterationLatency>
<Loop21.1>
<TripCount>256</TripCount>
<Latency>256</Latency>
<IterationLatency>1</IterationLatency>
</Loop21.1>
</Loop21>
<Loop22>
<TripCount>256</TripCount>
<Latency>256</Latency>
<IterationLatency>1</IterationLatency>
</Loop22>
<Loop23>
<TripCount>256</TripCount>
<Latency>256</Latency>
<IterationLatency>1</IterationLatency>
</Loop23>
<Loop24>
<TripCount>64</TripCount>
<Latency>64</Latency>
<IterationLatency>1</IterationLatency>
</Loop24>
<Loop25>
<TripCount>256</TripCount>
<Latency>256</Latency>
<IterationLatency>1</IterationLatency>
</Loop25>
<Loop26>
<TripCount>256</TripCount>
<Latency>256</Latency>
<IterationLatency>1</IterationLatency>
</Loop26>
<Loop27>
<TripCount>256</TripCount>
<Latency>256</Latency>
<IterationLatency>1</IterationLatency>
</Loop27>
<Loop28>
<TripCount>256</TripCount>
<Latency>256</Latency>
<IterationLatency>1</IterationLatency>
</Loop28>
<Loop29>
<TripCount>256</TripCount>
<Latency>256</Latency>
<IterationLatency>1</IterationLatency>
</Loop29>
<Loop30>
<TripCount>256</TripCount>
<Latency>256</Latency>
<IterationLatency>1</IterationLatency>
</Loop30>
<Loop31>
<TripCount>256</TripCount>
<Latency>256</Latency>
<IterationLatency>1</IterationLatency>
</Loop31>
<Loop32>
<TripCount>256</TripCount>
<Latency>256</Latency>
<IterationLatency>1</IterationLatency>
</Loop32>
<Loop33>
<TripCount>1000000</TripCount>
<Latency>832971000000</Latency>
<IterationLatency>832971</IterationLatency>
<myip_read_hls>
<TripCount>256</TripCount>
<Latency>256</Latency>
<IterationLatency>1</IterationLatency>
</myip_read_hls>
<Loop33.2>
<TripCount>256</TripCount>
<Latency>395520</Latency>
<IterationLatency>1545</IterationLatency>
</Loop33.2>
<Loop33.3>
<TripCount>256</TripCount>
<Latency>2048</Latency>
<IterationLatency>8</IterationLatency>
</Loop33.3>
<Loop33.4>
<TripCount>256</TripCount>
<Latency>5888</Latency>
<IterationLatency>23</IterationLatency>
</Loop33.4>
<Loop33.5>
<TripCount>256</TripCount>
<Latency>395520</Latency>
<IterationLatency>1545</IterationLatency>
</Loop33.5>
<Loop33.6>
<TripCount>256</TripCount>
<Latency>2048</Latency>
<IterationLatency>8</IterationLatency>
</Loop33.6>
<Loop33.7>
<TripCount>256</TripCount>
<Latency>5888</Latency>
<IterationLatency>23</IterationLatency>
</Loop33.7>
<Loop33.8>
<TripCount>64</TripCount>
<Latency>25152</Latency>
<IterationLatency>393</IterationLatency>
</Loop33.8>
<Loop33.9>
<TripCount>64</TripCount>
<Latency>448</Latency>
<IterationLatency>7</IterationLatency>
</Loop33.9>
<Loop33.10>
<TripCount>64</TripCount>
<Latency>192</Latency>
<IterationLatency>3</IterationLatency>
</Loop33.10>
</Loop33>
</SummaryOfLoopLatency>
</PerformanceEstimates>

<AreaEstimates>
<Resources>
<BRAM_18K>276</BRAM_18K>
<DSP48E>22</DSP48E>
<FF>43226</FF>
<LUT>17407</LUT>
<URAM>0</URAM>
</Resources>
<AvailableResources>
<BRAM_18K>432</BRAM_18K>
<DSP48E>360</DSP48E>
<FF>141120</FF>
<LUT>70560</LUT>
<URAM>0</URAM>
</AvailableResources>
</AreaEstimates>

<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>MLP_1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst_n</name>
<Object>MLP_1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>S_AXIS_TDATA</name>
<Object>S_AXIS_V_data</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>S_AXIS_TVALID</name>
<Object>S_AXIS_V_last</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>bool</CType>
</RtlPorts>
<RtlPorts>
<name>S_AXIS_TREADY</name>
<Object>S_AXIS_V_last</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>bool</CType>
</RtlPorts>
<RtlPorts>
<name>S_AXIS_TLAST</name>
<Object>S_AXIS_V_last</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>data</Attribute>
<CType>bool</CType>
</RtlPorts>
<RtlPorts>
<name>M_AXIS_TDATA</name>
<Object>M_AXIS_V_data</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>M_AXIS_TVALID</name>
<Object>M_AXIS_V_last</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>bool</CType>
</RtlPorts>
<RtlPorts>
<name>M_AXIS_TREADY</name>
<Object>M_AXIS_V_last</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>bool</CType>
</RtlPorts>
<RtlPorts>
<name>M_AXIS_TLAST</name>
<Object>M_AXIS_V_last</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>data</Attribute>
<CType>bool</CType>
</RtlPorts>
</InterfaceSummary>

</profile>
