Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Jun  2 23:38:41 2025
| Host         : Torchet running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file scalp_user_design_timing_summary_routed.rpt -pb scalp_user_design_timing_summary_routed.pb -rpx scalp_user_design_timing_summary_routed.rpx -warn_on_violation
| Design       : scalp_user_design
| Device       : 7z015-clg485
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                  Violations  
---------  --------  -------------------------------------------  ----------  
HPDR-2     Warning   Port pin INOUT inconsistency                 223         
LUTAR-1    Warning   LUT drives async reset alert                 6           
TIMING-16  Warning   Large setup violation                        83          
TIMING-18  Warning   Missing input or output delay                18          
XDCB-5     Warning   Runtime inefficient way to find pin objects  2           
LATCH-1    Advisory  Existing latches in the design               1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -14.072     -635.291                     97                11867        0.063        0.000                      0                11851        2.000        0.000                       0                  4701  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
clk_fpga_0                                                                                  {0.000 4.000}        8.000           125.000         
  clk_125_scalp_zynqps_sys_clock_0                                                          {0.000 4.000}        8.000           125.000         
  clk_hdmi_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0                                  {0.000 2.070}        4.140           241.536         
  clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0                                   {0.000 10.415}       20.830          48.007          
  clkfbout_scalp_zynqps_sys_clock_0                                                         {0.000 4.000}        8.000           125.000         
  clkfbout_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0                                  {0.000 24.000}       48.000          20.833          
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                                                                                                                                                                    2.000        0.000                       0                     4  
  clk_125_scalp_zynqps_sys_clock_0                                                              -14.072     -635.291                     97                 9020        0.063        0.000                      0                 9020        2.870        0.000                       0                  3888  
  clk_hdmi_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0                                                                                                                                                                                    2.548        0.000                       0                    10  
  clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0                                        11.564        0.000                      0                 1537        0.121        0.000                      0                 1537        9.561        0.000                       0                   310  
  clkfbout_scalp_zynqps_sys_clock_0                                                                                                                                                                                                           6.408        0.000                       0                     3  
  clkfbout_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0                                                                                                                                                                                   46.408        0.000                       0                     3  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       27.894        0.000                      0                  928        0.099        0.000                      0                  928       15.370        0.000                       0                   483  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_125_scalp_zynqps_sys_clock_0                                                                 31.942        0.000                      0                    8                                                                        
clk_125_scalp_zynqps_sys_clock_0                                                            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK        6.731        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_125_scalp_zynqps_sys_clock_0                                                            clk_125_scalp_zynqps_sys_clock_0                                                                  2.860        0.000                      0                  207        0.149        0.000                      0                  207  
**async_default**                                                                           clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0                                     clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0                                          17.469        0.000                      0                   59        0.807        0.000                      0                   59  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       29.424        0.000                      0                  100        0.369        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                  
----------                                                                                  ----------                                                                                  --------                                                                                  
(none)                                                                                                                                                                                  clk_125_scalp_zynqps_sys_clock_0                                                            
(none)                                                                                      clk_125_scalp_zynqps_sys_clock_0                                                            clk_125_scalp_zynqps_sys_clock_0                                                            
(none)                                                                                      dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_125_scalp_zynqps_sys_clock_0                                                            
(none)                                                                                                                                                                                  clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0                                     
(none)                                                                                      clk_125_scalp_zynqps_sys_clock_0                                                            clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0                                     
(none)                                                                                      clk_125_scalp_zynqps_sys_clock_0                                                            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                  
----------                                                                                  ----------                                                                                  --------                                                                                  
(none)                                                                                      clk_125_scalp_zynqps_sys_clock_0                                                                                                                                                        
(none)                                                                                      clk_hdmi_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0                                                                                                                                
(none)                                                                                      clkfbout_scalp_zynqps_sys_clock_0                                                                                                                                                       
(none)                                                                                      clkfbout_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0                                                                                                                                
(none)                                                                                                                                                                                  clk_125_scalp_zynqps_sys_clock_0                                                            
(none)                                                                                                                                                                                  clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0                                     
(none)                                                                                                                                                                                  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            1.592         8.000       6.408      BUFGCTRL_X0Y18   PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/I
Min Period        n/a     BUFG/I             n/a            1.592         8.000       6.408      BUFGCTRL_X0Y19   PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkin1_bufg/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_125_scalp_zynqps_sys_clock_0
  To Clock:  clk_125_scalp_zynqps_sys_clock_0

Setup :           97  Failing Endpoints,  Worst Slack      -14.072ns,  Total Violation     -635.291ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -14.072ns  (required time - arrival time)
  Source:                 PLxB.ImGenxB.MandelCalc/ZaxD_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PLxB.ImGenxB.MandelCalc/IterxO_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_scalp_zynqps_sys_clock_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125_scalp_zynqps_sys_clock_0 rise@8.000ns - clk_125_scalp_zynqps_sys_clock_0 rise@0.000ns)
  Data Path Delay:        21.760ns  (logic 15.535ns (71.393%)  route 6.225ns (28.607%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=5 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.269ns = ( 10.269 - 8.000 ) 
    Source Clock Delay      (SCD):    2.538ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.992     0.992    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.077 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.659     2.736    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.579    -0.843 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.835     0.992    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.077 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        1.461     2.538    PLxB.ImGenxB.MandelCalc/ClkxI
    SLICE_X11Y11         FDRE                                         r  PLxB.ImGenxB.MandelCalc/ZaxD_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y11         FDRE (Prop_fdre_C_Q)         0.379     2.917 r  PLxB.ImGenxB.MandelCalc/ZaxD_reg[4]/Q
                         net (fo=5, routed)           0.432     3.349    PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_9[4]
    SLICE_X8Y11          LUT2 (Prop_lut2_I1_O)        0.105     3.454 r  PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_36__0/O
                         net (fo=1, routed)           0.000     3.454    PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_36__0_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     3.877 r  PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_7__0/CO[3]
                         net (fo=1, routed)           0.000     3.877    PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_7__0_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.977 r  PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     3.977    PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_6__1_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     4.176 r  PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_5__1/O[2]
                         net (fo=1, routed)           0.578     4.754    PLxB.ImGenxB.MandelCalc/A2mB2_Mult/A2mb2InAxD[14]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[23]_P[26])
                                                      3.369     8.123 r  PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2/P[26]
                         net (fo=6, routed)           0.804     8.926    PLxB.ImGenxB.MandelCalc/AB_Mult/bl.DSP48E_2_8[2]
    SLICE_X13Y8          LUT2 (Prop_lut2_I1_O)        0.105     9.031 r  PLxB.ImGenxB.MandelCalc/AB_Mult/bl.DSP48E_2_i_49/O
                         net (fo=1, routed)           0.000     9.031    PLxB.ImGenxB.MandelCalc/A2mB2_Mult/S[1]
    SLICE_X13Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     9.363 r  PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.363    PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_8_n_0
    SLICE_X13Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.461 r  PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.461    PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_7_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.559 r  PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     9.559    PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_6__0_n_0
    SLICE_X13Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.824 r  PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_5__0/O[1]
                         net (fo=1, routed)           0.609    10.433    PLxB.ImGenxB.MandelCalc/ZRE/A[13]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_A[22]_P[34])
                                                      3.375    13.808 r  PLxB.ImGenxB.MandelCalc/ZRE/bl.DSP48E_2/P[34]
                         net (fo=1, routed)           0.694    14.502    PLxB.ImGenxB.MandelCalc/ZRE_N1/P[11]
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_C[43]_P[40])
                                                      1.523    16.025 r  PLxB.ImGenxB.MandelCalc/ZRE_N1/bl.DSP48_2/P[40]
                         net (fo=3, routed)           0.999    17.024    PLxB.ImGenxB.MandelCalc/ZRE2/bl.DSP48E_2_0[8]
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_A[17]_P[26])
                                                      3.230    20.254 r  PLxB.ImGenxB.MandelCalc/ZRE2/bl.DSP48E_2/P[26]
                         net (fo=1, routed)           0.701    20.955    PLxB.ImGenxB.MandelCalc/ZNORM2/P[3]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[17]_CARRYOUT[3])
                                                      1.724    22.679 r  PLxB.ImGenxB.MandelCalc/ZNORM2/bl.DSP48_2/CARRYOUT[3]
                         net (fo=2, routed)           0.772    23.452    PLxB.ImGenxB.MandelCalc/ZNORM2/CARRYOUT
    SLICE_X13Y19         LUT3 (Prop_lut3_I0_O)        0.105    23.557 r  PLxB.ImGenxB.MandelCalc/ZNORM2/IterxO[23]_i_2_rewire/O
                         net (fo=1, routed)           0.348    23.905    PLxB.ImGenxB.MandelCalc/ZNORM2/IterxO[23]_i_2_n_0
    SLICE_X13Y19         LUT6 (Prop_lut6_I5_O)        0.105    24.010 r  PLxB.ImGenxB.MandelCalc/ZNORM2/IterxO[23]_i_1_rewire/O
                         net (fo=24, routed)          0.288    24.298    PLxB.ImGenxB.MandelCalc/IterxO0
    SLICE_X13Y20         FDRE                                         r  PLxB.ImGenxB.MandelCalc/IterxO_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.899     8.899    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     8.976 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.477    10.452    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219     7.233 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.665     8.899    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     8.976 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        1.294    10.269    PLxB.ImGenxB.MandelCalc/ClkxI
    SLICE_X13Y20         FDRE                                         r  PLxB.ImGenxB.MandelCalc/IterxO_reg[23]/C
                         clock pessimism              0.198    10.467    
                         clock uncertainty           -0.073    10.394    
    SLICE_X13Y20         FDRE (Setup_fdre_C_CE)      -0.168    10.226    PLxB.ImGenxB.MandelCalc/IterxO_reg[23]
  -------------------------------------------------------------------
                         required time                         10.226    
                         arrival time                         -24.298    
  -------------------------------------------------------------------
                         slack                                -14.072    

Slack (VIOLATED) :        -14.072ns  (required time - arrival time)
  Source:                 PLxB.ImGenxB.MandelCalc/ZaxD_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PLxB.ImGenxB.MandelCalc/IterxO_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_scalp_zynqps_sys_clock_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125_scalp_zynqps_sys_clock_0 rise@8.000ns - clk_125_scalp_zynqps_sys_clock_0 rise@0.000ns)
  Data Path Delay:        21.760ns  (logic 15.535ns (71.393%)  route 6.225ns (28.607%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=5 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.269ns = ( 10.269 - 8.000 ) 
    Source Clock Delay      (SCD):    2.538ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.992     0.992    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.077 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.659     2.736    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.579    -0.843 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.835     0.992    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.077 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        1.461     2.538    PLxB.ImGenxB.MandelCalc/ClkxI
    SLICE_X11Y11         FDRE                                         r  PLxB.ImGenxB.MandelCalc/ZaxD_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y11         FDRE (Prop_fdre_C_Q)         0.379     2.917 r  PLxB.ImGenxB.MandelCalc/ZaxD_reg[4]/Q
                         net (fo=5, routed)           0.432     3.349    PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_9[4]
    SLICE_X8Y11          LUT2 (Prop_lut2_I1_O)        0.105     3.454 r  PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_36__0/O
                         net (fo=1, routed)           0.000     3.454    PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_36__0_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     3.877 r  PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_7__0/CO[3]
                         net (fo=1, routed)           0.000     3.877    PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_7__0_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.977 r  PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     3.977    PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_6__1_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     4.176 r  PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_5__1/O[2]
                         net (fo=1, routed)           0.578     4.754    PLxB.ImGenxB.MandelCalc/A2mB2_Mult/A2mb2InAxD[14]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[23]_P[26])
                                                      3.369     8.123 r  PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2/P[26]
                         net (fo=6, routed)           0.804     8.926    PLxB.ImGenxB.MandelCalc/AB_Mult/bl.DSP48E_2_8[2]
    SLICE_X13Y8          LUT2 (Prop_lut2_I1_O)        0.105     9.031 r  PLxB.ImGenxB.MandelCalc/AB_Mult/bl.DSP48E_2_i_49/O
                         net (fo=1, routed)           0.000     9.031    PLxB.ImGenxB.MandelCalc/A2mB2_Mult/S[1]
    SLICE_X13Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     9.363 r  PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.363    PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_8_n_0
    SLICE_X13Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.461 r  PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.461    PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_7_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.559 r  PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     9.559    PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_6__0_n_0
    SLICE_X13Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.824 r  PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_5__0/O[1]
                         net (fo=1, routed)           0.609    10.433    PLxB.ImGenxB.MandelCalc/ZRE/A[13]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_A[22]_P[34])
                                                      3.375    13.808 r  PLxB.ImGenxB.MandelCalc/ZRE/bl.DSP48E_2/P[34]
                         net (fo=1, routed)           0.694    14.502    PLxB.ImGenxB.MandelCalc/ZRE_N1/P[11]
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_C[43]_P[40])
                                                      1.523    16.025 r  PLxB.ImGenxB.MandelCalc/ZRE_N1/bl.DSP48_2/P[40]
                         net (fo=3, routed)           0.999    17.024    PLxB.ImGenxB.MandelCalc/ZRE2/bl.DSP48E_2_0[8]
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_A[17]_P[26])
                                                      3.230    20.254 r  PLxB.ImGenxB.MandelCalc/ZRE2/bl.DSP48E_2/P[26]
                         net (fo=1, routed)           0.701    20.955    PLxB.ImGenxB.MandelCalc/ZNORM2/P[3]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[17]_CARRYOUT[3])
                                                      1.724    22.679 r  PLxB.ImGenxB.MandelCalc/ZNORM2/bl.DSP48_2/CARRYOUT[3]
                         net (fo=2, routed)           0.772    23.452    PLxB.ImGenxB.MandelCalc/ZNORM2/CARRYOUT
    SLICE_X13Y19         LUT3 (Prop_lut3_I0_O)        0.105    23.557 r  PLxB.ImGenxB.MandelCalc/ZNORM2/IterxO[23]_i_2_rewire/O
                         net (fo=1, routed)           0.348    23.905    PLxB.ImGenxB.MandelCalc/ZNORM2/IterxO[23]_i_2_n_0
    SLICE_X13Y19         LUT6 (Prop_lut6_I5_O)        0.105    24.010 r  PLxB.ImGenxB.MandelCalc/ZNORM2/IterxO[23]_i_1_rewire/O
                         net (fo=24, routed)          0.288    24.298    PLxB.ImGenxB.MandelCalc/IterxO0
    SLICE_X13Y20         FDRE                                         r  PLxB.ImGenxB.MandelCalc/IterxO_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.899     8.899    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     8.976 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.477    10.452    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219     7.233 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.665     8.899    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     8.976 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        1.294    10.269    PLxB.ImGenxB.MandelCalc/ClkxI
    SLICE_X13Y20         FDRE                                         r  PLxB.ImGenxB.MandelCalc/IterxO_reg[4]/C
                         clock pessimism              0.198    10.467    
                         clock uncertainty           -0.073    10.394    
    SLICE_X13Y20         FDRE (Setup_fdre_C_CE)      -0.168    10.226    PLxB.ImGenxB.MandelCalc/IterxO_reg[4]
  -------------------------------------------------------------------
                         required time                         10.226    
                         arrival time                         -24.298    
  -------------------------------------------------------------------
                         slack                                -14.072    

Slack (VIOLATED) :        -14.072ns  (required time - arrival time)
  Source:                 PLxB.ImGenxB.MandelCalc/ZaxD_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PLxB.ImGenxB.MandelCalc/IterxO_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_scalp_zynqps_sys_clock_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125_scalp_zynqps_sys_clock_0 rise@8.000ns - clk_125_scalp_zynqps_sys_clock_0 rise@0.000ns)
  Data Path Delay:        21.760ns  (logic 15.535ns (71.393%)  route 6.225ns (28.607%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=5 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.269ns = ( 10.269 - 8.000 ) 
    Source Clock Delay      (SCD):    2.538ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.992     0.992    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.077 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.659     2.736    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.579    -0.843 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.835     0.992    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.077 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        1.461     2.538    PLxB.ImGenxB.MandelCalc/ClkxI
    SLICE_X11Y11         FDRE                                         r  PLxB.ImGenxB.MandelCalc/ZaxD_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y11         FDRE (Prop_fdre_C_Q)         0.379     2.917 r  PLxB.ImGenxB.MandelCalc/ZaxD_reg[4]/Q
                         net (fo=5, routed)           0.432     3.349    PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_9[4]
    SLICE_X8Y11          LUT2 (Prop_lut2_I1_O)        0.105     3.454 r  PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_36__0/O
                         net (fo=1, routed)           0.000     3.454    PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_36__0_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     3.877 r  PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_7__0/CO[3]
                         net (fo=1, routed)           0.000     3.877    PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_7__0_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.977 r  PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     3.977    PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_6__1_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     4.176 r  PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_5__1/O[2]
                         net (fo=1, routed)           0.578     4.754    PLxB.ImGenxB.MandelCalc/A2mB2_Mult/A2mb2InAxD[14]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[23]_P[26])
                                                      3.369     8.123 r  PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2/P[26]
                         net (fo=6, routed)           0.804     8.926    PLxB.ImGenxB.MandelCalc/AB_Mult/bl.DSP48E_2_8[2]
    SLICE_X13Y8          LUT2 (Prop_lut2_I1_O)        0.105     9.031 r  PLxB.ImGenxB.MandelCalc/AB_Mult/bl.DSP48E_2_i_49/O
                         net (fo=1, routed)           0.000     9.031    PLxB.ImGenxB.MandelCalc/A2mB2_Mult/S[1]
    SLICE_X13Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     9.363 r  PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.363    PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_8_n_0
    SLICE_X13Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.461 r  PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.461    PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_7_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.559 r  PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     9.559    PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_6__0_n_0
    SLICE_X13Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.824 r  PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_5__0/O[1]
                         net (fo=1, routed)           0.609    10.433    PLxB.ImGenxB.MandelCalc/ZRE/A[13]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_A[22]_P[34])
                                                      3.375    13.808 r  PLxB.ImGenxB.MandelCalc/ZRE/bl.DSP48E_2/P[34]
                         net (fo=1, routed)           0.694    14.502    PLxB.ImGenxB.MandelCalc/ZRE_N1/P[11]
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_C[43]_P[40])
                                                      1.523    16.025 r  PLxB.ImGenxB.MandelCalc/ZRE_N1/bl.DSP48_2/P[40]
                         net (fo=3, routed)           0.999    17.024    PLxB.ImGenxB.MandelCalc/ZRE2/bl.DSP48E_2_0[8]
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_A[17]_P[26])
                                                      3.230    20.254 r  PLxB.ImGenxB.MandelCalc/ZRE2/bl.DSP48E_2/P[26]
                         net (fo=1, routed)           0.701    20.955    PLxB.ImGenxB.MandelCalc/ZNORM2/P[3]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[17]_CARRYOUT[3])
                                                      1.724    22.679 r  PLxB.ImGenxB.MandelCalc/ZNORM2/bl.DSP48_2/CARRYOUT[3]
                         net (fo=2, routed)           0.772    23.452    PLxB.ImGenxB.MandelCalc/ZNORM2/CARRYOUT
    SLICE_X13Y19         LUT3 (Prop_lut3_I0_O)        0.105    23.557 r  PLxB.ImGenxB.MandelCalc/ZNORM2/IterxO[23]_i_2_rewire/O
                         net (fo=1, routed)           0.348    23.905    PLxB.ImGenxB.MandelCalc/ZNORM2/IterxO[23]_i_2_n_0
    SLICE_X13Y19         LUT6 (Prop_lut6_I5_O)        0.105    24.010 r  PLxB.ImGenxB.MandelCalc/ZNORM2/IterxO[23]_i_1_rewire/O
                         net (fo=24, routed)          0.288    24.298    PLxB.ImGenxB.MandelCalc/IterxO0
    SLICE_X13Y20         FDRE                                         r  PLxB.ImGenxB.MandelCalc/IterxO_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.899     8.899    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     8.976 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.477    10.452    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219     7.233 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.665     8.899    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     8.976 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        1.294    10.269    PLxB.ImGenxB.MandelCalc/ClkxI
    SLICE_X13Y20         FDRE                                         r  PLxB.ImGenxB.MandelCalc/IterxO_reg[5]/C
                         clock pessimism              0.198    10.467    
                         clock uncertainty           -0.073    10.394    
    SLICE_X13Y20         FDRE (Setup_fdre_C_CE)      -0.168    10.226    PLxB.ImGenxB.MandelCalc/IterxO_reg[5]
  -------------------------------------------------------------------
                         required time                         10.226    
                         arrival time                         -24.298    
  -------------------------------------------------------------------
                         slack                                -14.072    

Slack (VIOLATED) :        -14.072ns  (required time - arrival time)
  Source:                 PLxB.ImGenxB.MandelCalc/ZaxD_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PLxB.ImGenxB.MandelCalc/IterxO_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_scalp_zynqps_sys_clock_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125_scalp_zynqps_sys_clock_0 rise@8.000ns - clk_125_scalp_zynqps_sys_clock_0 rise@0.000ns)
  Data Path Delay:        21.760ns  (logic 15.535ns (71.393%)  route 6.225ns (28.607%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=5 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.269ns = ( 10.269 - 8.000 ) 
    Source Clock Delay      (SCD):    2.538ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.992     0.992    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.077 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.659     2.736    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.579    -0.843 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.835     0.992    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.077 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        1.461     2.538    PLxB.ImGenxB.MandelCalc/ClkxI
    SLICE_X11Y11         FDRE                                         r  PLxB.ImGenxB.MandelCalc/ZaxD_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y11         FDRE (Prop_fdre_C_Q)         0.379     2.917 r  PLxB.ImGenxB.MandelCalc/ZaxD_reg[4]/Q
                         net (fo=5, routed)           0.432     3.349    PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_9[4]
    SLICE_X8Y11          LUT2 (Prop_lut2_I1_O)        0.105     3.454 r  PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_36__0/O
                         net (fo=1, routed)           0.000     3.454    PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_36__0_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     3.877 r  PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_7__0/CO[3]
                         net (fo=1, routed)           0.000     3.877    PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_7__0_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.977 r  PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     3.977    PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_6__1_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     4.176 r  PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_5__1/O[2]
                         net (fo=1, routed)           0.578     4.754    PLxB.ImGenxB.MandelCalc/A2mB2_Mult/A2mb2InAxD[14]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[23]_P[26])
                                                      3.369     8.123 r  PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2/P[26]
                         net (fo=6, routed)           0.804     8.926    PLxB.ImGenxB.MandelCalc/AB_Mult/bl.DSP48E_2_8[2]
    SLICE_X13Y8          LUT2 (Prop_lut2_I1_O)        0.105     9.031 r  PLxB.ImGenxB.MandelCalc/AB_Mult/bl.DSP48E_2_i_49/O
                         net (fo=1, routed)           0.000     9.031    PLxB.ImGenxB.MandelCalc/A2mB2_Mult/S[1]
    SLICE_X13Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     9.363 r  PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.363    PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_8_n_0
    SLICE_X13Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.461 r  PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.461    PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_7_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.559 r  PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     9.559    PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_6__0_n_0
    SLICE_X13Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.824 r  PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_5__0/O[1]
                         net (fo=1, routed)           0.609    10.433    PLxB.ImGenxB.MandelCalc/ZRE/A[13]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_A[22]_P[34])
                                                      3.375    13.808 r  PLxB.ImGenxB.MandelCalc/ZRE/bl.DSP48E_2/P[34]
                         net (fo=1, routed)           0.694    14.502    PLxB.ImGenxB.MandelCalc/ZRE_N1/P[11]
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_C[43]_P[40])
                                                      1.523    16.025 r  PLxB.ImGenxB.MandelCalc/ZRE_N1/bl.DSP48_2/P[40]
                         net (fo=3, routed)           0.999    17.024    PLxB.ImGenxB.MandelCalc/ZRE2/bl.DSP48E_2_0[8]
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_A[17]_P[26])
                                                      3.230    20.254 r  PLxB.ImGenxB.MandelCalc/ZRE2/bl.DSP48E_2/P[26]
                         net (fo=1, routed)           0.701    20.955    PLxB.ImGenxB.MandelCalc/ZNORM2/P[3]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[17]_CARRYOUT[3])
                                                      1.724    22.679 r  PLxB.ImGenxB.MandelCalc/ZNORM2/bl.DSP48_2/CARRYOUT[3]
                         net (fo=2, routed)           0.772    23.452    PLxB.ImGenxB.MandelCalc/ZNORM2/CARRYOUT
    SLICE_X13Y19         LUT3 (Prop_lut3_I0_O)        0.105    23.557 r  PLxB.ImGenxB.MandelCalc/ZNORM2/IterxO[23]_i_2_rewire/O
                         net (fo=1, routed)           0.348    23.905    PLxB.ImGenxB.MandelCalc/ZNORM2/IterxO[23]_i_2_n_0
    SLICE_X13Y19         LUT6 (Prop_lut6_I5_O)        0.105    24.010 r  PLxB.ImGenxB.MandelCalc/ZNORM2/IterxO[23]_i_1_rewire/O
                         net (fo=24, routed)          0.288    24.298    PLxB.ImGenxB.MandelCalc/IterxO0
    SLICE_X13Y20         FDRE                                         r  PLxB.ImGenxB.MandelCalc/IterxO_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.899     8.899    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     8.976 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.477    10.452    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219     7.233 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.665     8.899    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     8.976 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        1.294    10.269    PLxB.ImGenxB.MandelCalc/ClkxI
    SLICE_X13Y20         FDRE                                         r  PLxB.ImGenxB.MandelCalc/IterxO_reg[6]/C
                         clock pessimism              0.198    10.467    
                         clock uncertainty           -0.073    10.394    
    SLICE_X13Y20         FDRE (Setup_fdre_C_CE)      -0.168    10.226    PLxB.ImGenxB.MandelCalc/IterxO_reg[6]
  -------------------------------------------------------------------
                         required time                         10.226    
                         arrival time                         -24.298    
  -------------------------------------------------------------------
                         slack                                -14.072    

Slack (VIOLATED) :        -14.072ns  (required time - arrival time)
  Source:                 PLxB.ImGenxB.MandelCalc/ZaxD_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PLxB.ImGenxB.MandelCalc/IterxO_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_scalp_zynqps_sys_clock_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125_scalp_zynqps_sys_clock_0 rise@8.000ns - clk_125_scalp_zynqps_sys_clock_0 rise@0.000ns)
  Data Path Delay:        21.760ns  (logic 15.535ns (71.393%)  route 6.225ns (28.607%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=5 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.269ns = ( 10.269 - 8.000 ) 
    Source Clock Delay      (SCD):    2.538ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.992     0.992    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.077 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.659     2.736    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.579    -0.843 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.835     0.992    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.077 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        1.461     2.538    PLxB.ImGenxB.MandelCalc/ClkxI
    SLICE_X11Y11         FDRE                                         r  PLxB.ImGenxB.MandelCalc/ZaxD_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y11         FDRE (Prop_fdre_C_Q)         0.379     2.917 r  PLxB.ImGenxB.MandelCalc/ZaxD_reg[4]/Q
                         net (fo=5, routed)           0.432     3.349    PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_9[4]
    SLICE_X8Y11          LUT2 (Prop_lut2_I1_O)        0.105     3.454 r  PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_36__0/O
                         net (fo=1, routed)           0.000     3.454    PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_36__0_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     3.877 r  PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_7__0/CO[3]
                         net (fo=1, routed)           0.000     3.877    PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_7__0_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.977 r  PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     3.977    PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_6__1_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     4.176 r  PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_5__1/O[2]
                         net (fo=1, routed)           0.578     4.754    PLxB.ImGenxB.MandelCalc/A2mB2_Mult/A2mb2InAxD[14]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[23]_P[26])
                                                      3.369     8.123 r  PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2/P[26]
                         net (fo=6, routed)           0.804     8.926    PLxB.ImGenxB.MandelCalc/AB_Mult/bl.DSP48E_2_8[2]
    SLICE_X13Y8          LUT2 (Prop_lut2_I1_O)        0.105     9.031 r  PLxB.ImGenxB.MandelCalc/AB_Mult/bl.DSP48E_2_i_49/O
                         net (fo=1, routed)           0.000     9.031    PLxB.ImGenxB.MandelCalc/A2mB2_Mult/S[1]
    SLICE_X13Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     9.363 r  PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.363    PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_8_n_0
    SLICE_X13Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.461 r  PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.461    PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_7_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.559 r  PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     9.559    PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_6__0_n_0
    SLICE_X13Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.824 r  PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_5__0/O[1]
                         net (fo=1, routed)           0.609    10.433    PLxB.ImGenxB.MandelCalc/ZRE/A[13]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_A[22]_P[34])
                                                      3.375    13.808 r  PLxB.ImGenxB.MandelCalc/ZRE/bl.DSP48E_2/P[34]
                         net (fo=1, routed)           0.694    14.502    PLxB.ImGenxB.MandelCalc/ZRE_N1/P[11]
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_C[43]_P[40])
                                                      1.523    16.025 r  PLxB.ImGenxB.MandelCalc/ZRE_N1/bl.DSP48_2/P[40]
                         net (fo=3, routed)           0.999    17.024    PLxB.ImGenxB.MandelCalc/ZRE2/bl.DSP48E_2_0[8]
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_A[17]_P[26])
                                                      3.230    20.254 r  PLxB.ImGenxB.MandelCalc/ZRE2/bl.DSP48E_2/P[26]
                         net (fo=1, routed)           0.701    20.955    PLxB.ImGenxB.MandelCalc/ZNORM2/P[3]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[17]_CARRYOUT[3])
                                                      1.724    22.679 r  PLxB.ImGenxB.MandelCalc/ZNORM2/bl.DSP48_2/CARRYOUT[3]
                         net (fo=2, routed)           0.772    23.452    PLxB.ImGenxB.MandelCalc/ZNORM2/CARRYOUT
    SLICE_X13Y19         LUT3 (Prop_lut3_I0_O)        0.105    23.557 r  PLxB.ImGenxB.MandelCalc/ZNORM2/IterxO[23]_i_2_rewire/O
                         net (fo=1, routed)           0.348    23.905    PLxB.ImGenxB.MandelCalc/ZNORM2/IterxO[23]_i_2_n_0
    SLICE_X13Y19         LUT6 (Prop_lut6_I5_O)        0.105    24.010 r  PLxB.ImGenxB.MandelCalc/ZNORM2/IterxO[23]_i_1_rewire/O
                         net (fo=24, routed)          0.288    24.298    PLxB.ImGenxB.MandelCalc/IterxO0
    SLICE_X13Y20         FDRE                                         r  PLxB.ImGenxB.MandelCalc/IterxO_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.899     8.899    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     8.976 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.477    10.452    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219     7.233 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.665     8.899    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     8.976 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        1.294    10.269    PLxB.ImGenxB.MandelCalc/ClkxI
    SLICE_X13Y20         FDRE                                         r  PLxB.ImGenxB.MandelCalc/IterxO_reg[7]/C
                         clock pessimism              0.198    10.467    
                         clock uncertainty           -0.073    10.394    
    SLICE_X13Y20         FDRE (Setup_fdre_C_CE)      -0.168    10.226    PLxB.ImGenxB.MandelCalc/IterxO_reg[7]
  -------------------------------------------------------------------
                         required time                         10.226    
                         arrival time                         -24.298    
  -------------------------------------------------------------------
                         slack                                -14.072    

Slack (VIOLATED) :        -14.072ns  (required time - arrival time)
  Source:                 PLxB.ImGenxB.MandelCalc/ZaxD_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PLxB.ImGenxB.MandelCalc/IterxO_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_scalp_zynqps_sys_clock_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125_scalp_zynqps_sys_clock_0 rise@8.000ns - clk_125_scalp_zynqps_sys_clock_0 rise@0.000ns)
  Data Path Delay:        21.760ns  (logic 15.535ns (71.393%)  route 6.225ns (28.607%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=5 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.269ns = ( 10.269 - 8.000 ) 
    Source Clock Delay      (SCD):    2.538ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.992     0.992    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.077 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.659     2.736    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.579    -0.843 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.835     0.992    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.077 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        1.461     2.538    PLxB.ImGenxB.MandelCalc/ClkxI
    SLICE_X11Y11         FDRE                                         r  PLxB.ImGenxB.MandelCalc/ZaxD_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y11         FDRE (Prop_fdre_C_Q)         0.379     2.917 r  PLxB.ImGenxB.MandelCalc/ZaxD_reg[4]/Q
                         net (fo=5, routed)           0.432     3.349    PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_9[4]
    SLICE_X8Y11          LUT2 (Prop_lut2_I1_O)        0.105     3.454 r  PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_36__0/O
                         net (fo=1, routed)           0.000     3.454    PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_36__0_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     3.877 r  PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_7__0/CO[3]
                         net (fo=1, routed)           0.000     3.877    PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_7__0_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.977 r  PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     3.977    PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_6__1_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     4.176 r  PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_5__1/O[2]
                         net (fo=1, routed)           0.578     4.754    PLxB.ImGenxB.MandelCalc/A2mB2_Mult/A2mb2InAxD[14]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[23]_P[26])
                                                      3.369     8.123 r  PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2/P[26]
                         net (fo=6, routed)           0.804     8.926    PLxB.ImGenxB.MandelCalc/AB_Mult/bl.DSP48E_2_8[2]
    SLICE_X13Y8          LUT2 (Prop_lut2_I1_O)        0.105     9.031 r  PLxB.ImGenxB.MandelCalc/AB_Mult/bl.DSP48E_2_i_49/O
                         net (fo=1, routed)           0.000     9.031    PLxB.ImGenxB.MandelCalc/A2mB2_Mult/S[1]
    SLICE_X13Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     9.363 r  PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.363    PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_8_n_0
    SLICE_X13Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.461 r  PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.461    PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_7_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.559 r  PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     9.559    PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_6__0_n_0
    SLICE_X13Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.824 r  PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_5__0/O[1]
                         net (fo=1, routed)           0.609    10.433    PLxB.ImGenxB.MandelCalc/ZRE/A[13]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_A[22]_P[34])
                                                      3.375    13.808 r  PLxB.ImGenxB.MandelCalc/ZRE/bl.DSP48E_2/P[34]
                         net (fo=1, routed)           0.694    14.502    PLxB.ImGenxB.MandelCalc/ZRE_N1/P[11]
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_C[43]_P[40])
                                                      1.523    16.025 r  PLxB.ImGenxB.MandelCalc/ZRE_N1/bl.DSP48_2/P[40]
                         net (fo=3, routed)           0.999    17.024    PLxB.ImGenxB.MandelCalc/ZRE2/bl.DSP48E_2_0[8]
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_A[17]_P[26])
                                                      3.230    20.254 r  PLxB.ImGenxB.MandelCalc/ZRE2/bl.DSP48E_2/P[26]
                         net (fo=1, routed)           0.701    20.955    PLxB.ImGenxB.MandelCalc/ZNORM2/P[3]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[17]_CARRYOUT[3])
                                                      1.724    22.679 r  PLxB.ImGenxB.MandelCalc/ZNORM2/bl.DSP48_2/CARRYOUT[3]
                         net (fo=2, routed)           0.772    23.452    PLxB.ImGenxB.MandelCalc/ZNORM2/CARRYOUT
    SLICE_X13Y19         LUT3 (Prop_lut3_I0_O)        0.105    23.557 r  PLxB.ImGenxB.MandelCalc/ZNORM2/IterxO[23]_i_2_rewire/O
                         net (fo=1, routed)           0.348    23.905    PLxB.ImGenxB.MandelCalc/ZNORM2/IterxO[23]_i_2_n_0
    SLICE_X13Y19         LUT6 (Prop_lut6_I5_O)        0.105    24.010 r  PLxB.ImGenxB.MandelCalc/ZNORM2/IterxO[23]_i_1_rewire/O
                         net (fo=24, routed)          0.288    24.298    PLxB.ImGenxB.MandelCalc/IterxO0
    SLICE_X13Y20         FDRE                                         r  PLxB.ImGenxB.MandelCalc/IterxO_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.899     8.899    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     8.976 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.477    10.452    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219     7.233 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.665     8.899    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     8.976 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        1.294    10.269    PLxB.ImGenxB.MandelCalc/ClkxI
    SLICE_X13Y20         FDRE                                         r  PLxB.ImGenxB.MandelCalc/IterxO_reg[8]/C
                         clock pessimism              0.198    10.467    
                         clock uncertainty           -0.073    10.394    
    SLICE_X13Y20         FDRE (Setup_fdre_C_CE)      -0.168    10.226    PLxB.ImGenxB.MandelCalc/IterxO_reg[8]
  -------------------------------------------------------------------
                         required time                         10.226    
                         arrival time                         -24.298    
  -------------------------------------------------------------------
                         slack                                -14.072    

Slack (VIOLATED) :        -14.067ns  (required time - arrival time)
  Source:                 PLxB.ImGenxB.MandelCalc/ZaxD_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PLxB.ImGenxB.MandelCalc/IterxO_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_scalp_zynqps_sys_clock_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125_scalp_zynqps_sys_clock_0 rise@8.000ns - clk_125_scalp_zynqps_sys_clock_0 rise@0.000ns)
  Data Path Delay:        21.757ns  (logic 15.535ns (71.403%)  route 6.222ns (28.597%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=5 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.271ns = ( 10.271 - 8.000 ) 
    Source Clock Delay      (SCD):    2.538ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.992     0.992    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.077 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.659     2.736    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.579    -0.843 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.835     0.992    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.077 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        1.461     2.538    PLxB.ImGenxB.MandelCalc/ClkxI
    SLICE_X11Y11         FDRE                                         r  PLxB.ImGenxB.MandelCalc/ZaxD_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y11         FDRE (Prop_fdre_C_Q)         0.379     2.917 r  PLxB.ImGenxB.MandelCalc/ZaxD_reg[4]/Q
                         net (fo=5, routed)           0.432     3.349    PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_9[4]
    SLICE_X8Y11          LUT2 (Prop_lut2_I1_O)        0.105     3.454 r  PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_36__0/O
                         net (fo=1, routed)           0.000     3.454    PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_36__0_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     3.877 r  PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_7__0/CO[3]
                         net (fo=1, routed)           0.000     3.877    PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_7__0_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.977 r  PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     3.977    PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_6__1_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     4.176 r  PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_5__1/O[2]
                         net (fo=1, routed)           0.578     4.754    PLxB.ImGenxB.MandelCalc/A2mB2_Mult/A2mb2InAxD[14]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[23]_P[26])
                                                      3.369     8.123 r  PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2/P[26]
                         net (fo=6, routed)           0.804     8.926    PLxB.ImGenxB.MandelCalc/AB_Mult/bl.DSP48E_2_8[2]
    SLICE_X13Y8          LUT2 (Prop_lut2_I1_O)        0.105     9.031 r  PLxB.ImGenxB.MandelCalc/AB_Mult/bl.DSP48E_2_i_49/O
                         net (fo=1, routed)           0.000     9.031    PLxB.ImGenxB.MandelCalc/A2mB2_Mult/S[1]
    SLICE_X13Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     9.363 r  PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.363    PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_8_n_0
    SLICE_X13Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.461 r  PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.461    PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_7_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.559 r  PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     9.559    PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_6__0_n_0
    SLICE_X13Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.824 r  PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_5__0/O[1]
                         net (fo=1, routed)           0.609    10.433    PLxB.ImGenxB.MandelCalc/ZRE/A[13]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_A[22]_P[34])
                                                      3.375    13.808 r  PLxB.ImGenxB.MandelCalc/ZRE/bl.DSP48E_2/P[34]
                         net (fo=1, routed)           0.694    14.502    PLxB.ImGenxB.MandelCalc/ZRE_N1/P[11]
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_C[43]_P[40])
                                                      1.523    16.025 r  PLxB.ImGenxB.MandelCalc/ZRE_N1/bl.DSP48_2/P[40]
                         net (fo=3, routed)           0.999    17.024    PLxB.ImGenxB.MandelCalc/ZRE2/bl.DSP48E_2_0[8]
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_A[17]_P[26])
                                                      3.230    20.254 r  PLxB.ImGenxB.MandelCalc/ZRE2/bl.DSP48E_2/P[26]
                         net (fo=1, routed)           0.701    20.955    PLxB.ImGenxB.MandelCalc/ZNORM2/P[3]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[17]_CARRYOUT[3])
                                                      1.724    22.679 r  PLxB.ImGenxB.MandelCalc/ZNORM2/bl.DSP48_2/CARRYOUT[3]
                         net (fo=2, routed)           0.772    23.452    PLxB.ImGenxB.MandelCalc/ZNORM2/CARRYOUT
    SLICE_X13Y19         LUT3 (Prop_lut3_I0_O)        0.105    23.557 r  PLxB.ImGenxB.MandelCalc/ZNORM2/IterxO[23]_i_2_rewire/O
                         net (fo=1, routed)           0.348    23.905    PLxB.ImGenxB.MandelCalc/ZNORM2/IterxO[23]_i_2_n_0
    SLICE_X13Y19         LUT6 (Prop_lut6_I5_O)        0.105    24.010 r  PLxB.ImGenxB.MandelCalc/ZNORM2/IterxO[23]_i_1_rewire/O
                         net (fo=24, routed)          0.285    24.295    PLxB.ImGenxB.MandelCalc/IterxO0
    SLICE_X13Y18         FDRE                                         r  PLxB.ImGenxB.MandelCalc/IterxO_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.899     8.899    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     8.976 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.477    10.452    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219     7.233 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.665     8.899    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     8.976 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        1.296    10.271    PLxB.ImGenxB.MandelCalc/ClkxI
    SLICE_X13Y18         FDRE                                         r  PLxB.ImGenxB.MandelCalc/IterxO_reg[17]/C
                         clock pessimism              0.198    10.469    
                         clock uncertainty           -0.073    10.396    
    SLICE_X13Y18         FDRE (Setup_fdre_C_CE)      -0.168    10.228    PLxB.ImGenxB.MandelCalc/IterxO_reg[17]
  -------------------------------------------------------------------
                         required time                         10.228    
                         arrival time                         -24.295    
  -------------------------------------------------------------------
                         slack                                -14.067    

Slack (VIOLATED) :        -14.067ns  (required time - arrival time)
  Source:                 PLxB.ImGenxB.MandelCalc/ZaxD_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PLxB.ImGenxB.MandelCalc/IterxO_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_scalp_zynqps_sys_clock_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125_scalp_zynqps_sys_clock_0 rise@8.000ns - clk_125_scalp_zynqps_sys_clock_0 rise@0.000ns)
  Data Path Delay:        21.757ns  (logic 15.535ns (71.403%)  route 6.222ns (28.597%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=5 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.271ns = ( 10.271 - 8.000 ) 
    Source Clock Delay      (SCD):    2.538ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.992     0.992    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.077 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.659     2.736    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.579    -0.843 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.835     0.992    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.077 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        1.461     2.538    PLxB.ImGenxB.MandelCalc/ClkxI
    SLICE_X11Y11         FDRE                                         r  PLxB.ImGenxB.MandelCalc/ZaxD_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y11         FDRE (Prop_fdre_C_Q)         0.379     2.917 r  PLxB.ImGenxB.MandelCalc/ZaxD_reg[4]/Q
                         net (fo=5, routed)           0.432     3.349    PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_9[4]
    SLICE_X8Y11          LUT2 (Prop_lut2_I1_O)        0.105     3.454 r  PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_36__0/O
                         net (fo=1, routed)           0.000     3.454    PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_36__0_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     3.877 r  PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_7__0/CO[3]
                         net (fo=1, routed)           0.000     3.877    PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_7__0_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.977 r  PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     3.977    PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_6__1_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     4.176 r  PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_5__1/O[2]
                         net (fo=1, routed)           0.578     4.754    PLxB.ImGenxB.MandelCalc/A2mB2_Mult/A2mb2InAxD[14]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[23]_P[26])
                                                      3.369     8.123 r  PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2/P[26]
                         net (fo=6, routed)           0.804     8.926    PLxB.ImGenxB.MandelCalc/AB_Mult/bl.DSP48E_2_8[2]
    SLICE_X13Y8          LUT2 (Prop_lut2_I1_O)        0.105     9.031 r  PLxB.ImGenxB.MandelCalc/AB_Mult/bl.DSP48E_2_i_49/O
                         net (fo=1, routed)           0.000     9.031    PLxB.ImGenxB.MandelCalc/A2mB2_Mult/S[1]
    SLICE_X13Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     9.363 r  PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.363    PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_8_n_0
    SLICE_X13Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.461 r  PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.461    PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_7_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.559 r  PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     9.559    PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_6__0_n_0
    SLICE_X13Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.824 r  PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_5__0/O[1]
                         net (fo=1, routed)           0.609    10.433    PLxB.ImGenxB.MandelCalc/ZRE/A[13]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_A[22]_P[34])
                                                      3.375    13.808 r  PLxB.ImGenxB.MandelCalc/ZRE/bl.DSP48E_2/P[34]
                         net (fo=1, routed)           0.694    14.502    PLxB.ImGenxB.MandelCalc/ZRE_N1/P[11]
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_C[43]_P[40])
                                                      1.523    16.025 r  PLxB.ImGenxB.MandelCalc/ZRE_N1/bl.DSP48_2/P[40]
                         net (fo=3, routed)           0.999    17.024    PLxB.ImGenxB.MandelCalc/ZRE2/bl.DSP48E_2_0[8]
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_A[17]_P[26])
                                                      3.230    20.254 r  PLxB.ImGenxB.MandelCalc/ZRE2/bl.DSP48E_2/P[26]
                         net (fo=1, routed)           0.701    20.955    PLxB.ImGenxB.MandelCalc/ZNORM2/P[3]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[17]_CARRYOUT[3])
                                                      1.724    22.679 r  PLxB.ImGenxB.MandelCalc/ZNORM2/bl.DSP48_2/CARRYOUT[3]
                         net (fo=2, routed)           0.772    23.452    PLxB.ImGenxB.MandelCalc/ZNORM2/CARRYOUT
    SLICE_X13Y19         LUT3 (Prop_lut3_I0_O)        0.105    23.557 r  PLxB.ImGenxB.MandelCalc/ZNORM2/IterxO[23]_i_2_rewire/O
                         net (fo=1, routed)           0.348    23.905    PLxB.ImGenxB.MandelCalc/ZNORM2/IterxO[23]_i_2_n_0
    SLICE_X13Y19         LUT6 (Prop_lut6_I5_O)        0.105    24.010 r  PLxB.ImGenxB.MandelCalc/ZNORM2/IterxO[23]_i_1_rewire/O
                         net (fo=24, routed)          0.285    24.295    PLxB.ImGenxB.MandelCalc/IterxO0
    SLICE_X13Y18         FDRE                                         r  PLxB.ImGenxB.MandelCalc/IterxO_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.899     8.899    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     8.976 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.477    10.452    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219     7.233 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.665     8.899    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     8.976 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        1.296    10.271    PLxB.ImGenxB.MandelCalc/ClkxI
    SLICE_X13Y18         FDRE                                         r  PLxB.ImGenxB.MandelCalc/IterxO_reg[18]/C
                         clock pessimism              0.198    10.469    
                         clock uncertainty           -0.073    10.396    
    SLICE_X13Y18         FDRE (Setup_fdre_C_CE)      -0.168    10.228    PLxB.ImGenxB.MandelCalc/IterxO_reg[18]
  -------------------------------------------------------------------
                         required time                         10.228    
                         arrival time                         -24.295    
  -------------------------------------------------------------------
                         slack                                -14.067    

Slack (VIOLATED) :        -14.067ns  (required time - arrival time)
  Source:                 PLxB.ImGenxB.MandelCalc/ZaxD_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PLxB.ImGenxB.MandelCalc/IterxO_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_scalp_zynqps_sys_clock_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125_scalp_zynqps_sys_clock_0 rise@8.000ns - clk_125_scalp_zynqps_sys_clock_0 rise@0.000ns)
  Data Path Delay:        21.757ns  (logic 15.535ns (71.403%)  route 6.222ns (28.597%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=5 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.271ns = ( 10.271 - 8.000 ) 
    Source Clock Delay      (SCD):    2.538ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.992     0.992    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.077 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.659     2.736    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.579    -0.843 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.835     0.992    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.077 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        1.461     2.538    PLxB.ImGenxB.MandelCalc/ClkxI
    SLICE_X11Y11         FDRE                                         r  PLxB.ImGenxB.MandelCalc/ZaxD_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y11         FDRE (Prop_fdre_C_Q)         0.379     2.917 r  PLxB.ImGenxB.MandelCalc/ZaxD_reg[4]/Q
                         net (fo=5, routed)           0.432     3.349    PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_9[4]
    SLICE_X8Y11          LUT2 (Prop_lut2_I1_O)        0.105     3.454 r  PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_36__0/O
                         net (fo=1, routed)           0.000     3.454    PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_36__0_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     3.877 r  PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_7__0/CO[3]
                         net (fo=1, routed)           0.000     3.877    PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_7__0_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.977 r  PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     3.977    PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_6__1_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     4.176 r  PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_5__1/O[2]
                         net (fo=1, routed)           0.578     4.754    PLxB.ImGenxB.MandelCalc/A2mB2_Mult/A2mb2InAxD[14]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[23]_P[26])
                                                      3.369     8.123 r  PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2/P[26]
                         net (fo=6, routed)           0.804     8.926    PLxB.ImGenxB.MandelCalc/AB_Mult/bl.DSP48E_2_8[2]
    SLICE_X13Y8          LUT2 (Prop_lut2_I1_O)        0.105     9.031 r  PLxB.ImGenxB.MandelCalc/AB_Mult/bl.DSP48E_2_i_49/O
                         net (fo=1, routed)           0.000     9.031    PLxB.ImGenxB.MandelCalc/A2mB2_Mult/S[1]
    SLICE_X13Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     9.363 r  PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.363    PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_8_n_0
    SLICE_X13Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.461 r  PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.461    PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_7_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.559 r  PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     9.559    PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_6__0_n_0
    SLICE_X13Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.824 r  PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_5__0/O[1]
                         net (fo=1, routed)           0.609    10.433    PLxB.ImGenxB.MandelCalc/ZRE/A[13]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_A[22]_P[34])
                                                      3.375    13.808 r  PLxB.ImGenxB.MandelCalc/ZRE/bl.DSP48E_2/P[34]
                         net (fo=1, routed)           0.694    14.502    PLxB.ImGenxB.MandelCalc/ZRE_N1/P[11]
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_C[43]_P[40])
                                                      1.523    16.025 r  PLxB.ImGenxB.MandelCalc/ZRE_N1/bl.DSP48_2/P[40]
                         net (fo=3, routed)           0.999    17.024    PLxB.ImGenxB.MandelCalc/ZRE2/bl.DSP48E_2_0[8]
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_A[17]_P[26])
                                                      3.230    20.254 r  PLxB.ImGenxB.MandelCalc/ZRE2/bl.DSP48E_2/P[26]
                         net (fo=1, routed)           0.701    20.955    PLxB.ImGenxB.MandelCalc/ZNORM2/P[3]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[17]_CARRYOUT[3])
                                                      1.724    22.679 r  PLxB.ImGenxB.MandelCalc/ZNORM2/bl.DSP48_2/CARRYOUT[3]
                         net (fo=2, routed)           0.772    23.452    PLxB.ImGenxB.MandelCalc/ZNORM2/CARRYOUT
    SLICE_X13Y19         LUT3 (Prop_lut3_I0_O)        0.105    23.557 r  PLxB.ImGenxB.MandelCalc/ZNORM2/IterxO[23]_i_2_rewire/O
                         net (fo=1, routed)           0.348    23.905    PLxB.ImGenxB.MandelCalc/ZNORM2/IterxO[23]_i_2_n_0
    SLICE_X13Y19         LUT6 (Prop_lut6_I5_O)        0.105    24.010 r  PLxB.ImGenxB.MandelCalc/ZNORM2/IterxO[23]_i_1_rewire/O
                         net (fo=24, routed)          0.285    24.295    PLxB.ImGenxB.MandelCalc/IterxO0
    SLICE_X13Y18         FDRE                                         r  PLxB.ImGenxB.MandelCalc/IterxO_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.899     8.899    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     8.976 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.477    10.452    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219     7.233 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.665     8.899    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     8.976 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        1.296    10.271    PLxB.ImGenxB.MandelCalc/ClkxI
    SLICE_X13Y18         FDRE                                         r  PLxB.ImGenxB.MandelCalc/IterxO_reg[19]/C
                         clock pessimism              0.198    10.469    
                         clock uncertainty           -0.073    10.396    
    SLICE_X13Y18         FDRE (Setup_fdre_C_CE)      -0.168    10.228    PLxB.ImGenxB.MandelCalc/IterxO_reg[19]
  -------------------------------------------------------------------
                         required time                         10.228    
                         arrival time                         -24.295    
  -------------------------------------------------------------------
                         slack                                -14.067    

Slack (VIOLATED) :        -14.067ns  (required time - arrival time)
  Source:                 PLxB.ImGenxB.MandelCalc/ZaxD_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PLxB.ImGenxB.MandelCalc/IterxO_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_scalp_zynqps_sys_clock_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125_scalp_zynqps_sys_clock_0 rise@8.000ns - clk_125_scalp_zynqps_sys_clock_0 rise@0.000ns)
  Data Path Delay:        21.757ns  (logic 15.535ns (71.403%)  route 6.222ns (28.597%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=5 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.271ns = ( 10.271 - 8.000 ) 
    Source Clock Delay      (SCD):    2.538ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.992     0.992    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.077 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.659     2.736    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.579    -0.843 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.835     0.992    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.077 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        1.461     2.538    PLxB.ImGenxB.MandelCalc/ClkxI
    SLICE_X11Y11         FDRE                                         r  PLxB.ImGenxB.MandelCalc/ZaxD_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y11         FDRE (Prop_fdre_C_Q)         0.379     2.917 r  PLxB.ImGenxB.MandelCalc/ZaxD_reg[4]/Q
                         net (fo=5, routed)           0.432     3.349    PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_9[4]
    SLICE_X8Y11          LUT2 (Prop_lut2_I1_O)        0.105     3.454 r  PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_36__0/O
                         net (fo=1, routed)           0.000     3.454    PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_36__0_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     3.877 r  PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_7__0/CO[3]
                         net (fo=1, routed)           0.000     3.877    PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_7__0_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.977 r  PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     3.977    PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_6__1_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     4.176 r  PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_5__1/O[2]
                         net (fo=1, routed)           0.578     4.754    PLxB.ImGenxB.MandelCalc/A2mB2_Mult/A2mb2InAxD[14]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[23]_P[26])
                                                      3.369     8.123 r  PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2/P[26]
                         net (fo=6, routed)           0.804     8.926    PLxB.ImGenxB.MandelCalc/AB_Mult/bl.DSP48E_2_8[2]
    SLICE_X13Y8          LUT2 (Prop_lut2_I1_O)        0.105     9.031 r  PLxB.ImGenxB.MandelCalc/AB_Mult/bl.DSP48E_2_i_49/O
                         net (fo=1, routed)           0.000     9.031    PLxB.ImGenxB.MandelCalc/A2mB2_Mult/S[1]
    SLICE_X13Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     9.363 r  PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.363    PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_8_n_0
    SLICE_X13Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.461 r  PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.461    PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_7_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.559 r  PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     9.559    PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_6__0_n_0
    SLICE_X13Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.824 r  PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_5__0/O[1]
                         net (fo=1, routed)           0.609    10.433    PLxB.ImGenxB.MandelCalc/ZRE/A[13]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_A[22]_P[34])
                                                      3.375    13.808 r  PLxB.ImGenxB.MandelCalc/ZRE/bl.DSP48E_2/P[34]
                         net (fo=1, routed)           0.694    14.502    PLxB.ImGenxB.MandelCalc/ZRE_N1/P[11]
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_C[43]_P[40])
                                                      1.523    16.025 r  PLxB.ImGenxB.MandelCalc/ZRE_N1/bl.DSP48_2/P[40]
                         net (fo=3, routed)           0.999    17.024    PLxB.ImGenxB.MandelCalc/ZRE2/bl.DSP48E_2_0[8]
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_A[17]_P[26])
                                                      3.230    20.254 r  PLxB.ImGenxB.MandelCalc/ZRE2/bl.DSP48E_2/P[26]
                         net (fo=1, routed)           0.701    20.955    PLxB.ImGenxB.MandelCalc/ZNORM2/P[3]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[17]_CARRYOUT[3])
                                                      1.724    22.679 r  PLxB.ImGenxB.MandelCalc/ZNORM2/bl.DSP48_2/CARRYOUT[3]
                         net (fo=2, routed)           0.772    23.452    PLxB.ImGenxB.MandelCalc/ZNORM2/CARRYOUT
    SLICE_X13Y19         LUT3 (Prop_lut3_I0_O)        0.105    23.557 r  PLxB.ImGenxB.MandelCalc/ZNORM2/IterxO[23]_i_2_rewire/O
                         net (fo=1, routed)           0.348    23.905    PLxB.ImGenxB.MandelCalc/ZNORM2/IterxO[23]_i_2_n_0
    SLICE_X13Y19         LUT6 (Prop_lut6_I5_O)        0.105    24.010 r  PLxB.ImGenxB.MandelCalc/ZNORM2/IterxO[23]_i_1_rewire/O
                         net (fo=24, routed)          0.285    24.295    PLxB.ImGenxB.MandelCalc/IterxO0
    SLICE_X13Y18         FDRE                                         r  PLxB.ImGenxB.MandelCalc/IterxO_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.899     8.899    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     8.976 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.477    10.452    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219     7.233 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.665     8.899    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     8.976 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        1.296    10.271    PLxB.ImGenxB.MandelCalc/ClkxI
    SLICE_X13Y18         FDRE                                         r  PLxB.ImGenxB.MandelCalc/IterxO_reg[1]/C
                         clock pessimism              0.198    10.469    
                         clock uncertainty           -0.073    10.396    
    SLICE_X13Y18         FDRE (Setup_fdre_C_CE)      -0.168    10.228    PLxB.ImGenxB.MandelCalc/IterxO_reg[1]
  -------------------------------------------------------------------
                         required time                         10.228    
                         arrival time                         -24.295    
  -------------------------------------------------------------------
                         slack                                -14.067    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_scalp_zynqps_sys_clock_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125_scalp_zynqps_sys_clock_0 rise@0.000ns - clk_125_scalp_zynqps_sys_clock_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.128ns (41.433%)  route 0.181ns (58.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.303     0.303    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.329 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.651     0.980    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.352    -0.372 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.674     0.303    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        0.643     0.972    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X31Y100        FDRE                                         r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDRE (Prop_fdre_C_Q)         0.128     1.100 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/Q
                         net (fo=1, routed)           0.181     1.281    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[31]
    SLICE_X30Y99         SRLC32E                                      r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.331     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.924     1.284    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.685    -0.401 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.732     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        0.832     1.192    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y99         SRLC32E                                      r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
                         clock pessimism             -0.036     1.156    
    SLICE_X30Y99         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.062     1.218    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32
  -------------------------------------------------------------------
                         required time                         -1.218    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_scalp_zynqps_sys_clock_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125_scalp_zynqps_sys_clock_0 rise@0.000ns - clk_125_scalp_zynqps_sys_clock_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.142%)  route 0.115ns (44.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.265ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.303     0.303    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.329 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.651     0.980    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.352    -0.372 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.674     0.303    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        0.632     0.961    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X56Y132        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y132        FDRE (Prop_fdre_C_Q)         0.141     1.102 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[0]/Q
                         net (fo=1, routed)           0.115     1.217    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIA0
    SLICE_X58Y132        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.331     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.924     1.284    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.685    -0.401 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.732     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        0.905     1.265    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X58Y132        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.269     0.996    
    SLICE_X58Y132        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.143    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.143    
                         arrival time                           1.217    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 PLxB.ImGenxB.Mem1AddrAxD_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_scalp_zynqps_sys_clock_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125_scalp_zynqps_sys_clock_0 rise@0.000ns - clk_125_scalp_zynqps_sys_clock_0 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.128ns (24.350%)  route 0.398ns (75.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.257ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.031ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.303     0.303    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.329 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.651     0.980    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.352    -0.372 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.674     0.303    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        0.582     0.911    ClpxNumRegsAxixD
    SLICE_X80Y55         FDRE                                         r  PLxB.ImGenxB.Mem1AddrAxD_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y55         FDRE (Prop_fdre_C_Q)         0.128     1.039 r  PLxB.ImGenxB.Mem1AddrAxD_reg[7]/Q
                         net (fo=39, routed)          0.398     1.436    <hidden>
    RAMB36_X2Y9          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.331     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.924     1.284    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.685    -0.401 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.732     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        0.897     1.257    <hidden>
    RAMB36_X2Y9          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.031     1.226    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.130     1.356    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.356    
                         arrival time                           1.436    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_gpio_joystick/U0/ip2bus_data_i_D1_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_gpio_joystick/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_scalp_zynqps_sys_clock_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125_scalp_zynqps_sys_clock_0 rise@0.000ns - clk_125_scalp_zynqps_sys_clock_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.286%)  route 0.283ns (66.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.967ns
    Clock Pessimism Removal (CPR):    0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.303     0.303    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.329 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.651     0.980    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.352    -0.372 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.674     0.303    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        0.638     0.967    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_gpio_joystick/U0/s_axi_aclk
    SLICE_X61Y102        FDRE                                         r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_gpio_joystick/U0/ip2bus_data_i_D1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y102        FDRE (Prop_fdre_C_Q)         0.141     1.108 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_gpio_joystick/U0/ip2bus_data_i_D1_reg[27]/Q
                         net (fo=1, routed)           0.283     1.391    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_gpio_joystick/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[4]
    SLICE_X53Y103        FDRE                                         r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_gpio_joystick/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.331     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.924     1.284    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.685    -0.401 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.732     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        0.914     1.274    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_gpio_joystick/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X53Y103        FDRE                                         r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_gpio_joystick/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/C
                         clock pessimism             -0.040     1.234    
    SLICE_X53Y103        FDRE (Hold_fdre_C_D)         0.072     1.306    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_gpio_joystick/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.306    
                         arrival time                           1.391    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_scalp_zynqps_sys_clock_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125_scalp_zynqps_sys_clock_0 rise@0.000ns - clk_125_scalp_zynqps_sys_clock_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.813%)  route 0.174ns (55.187%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.303     0.303    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.329 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.651     0.980    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.352    -0.372 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.674     0.303    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        0.643     0.972    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y100        FDRE                                         r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.141     1.113 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[60]/Q
                         net (fo=1, routed)           0.174     1.287    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_0[29]
    SLICE_X28Y99         FDRE                                         r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.331     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.924     1.284    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.685    -0.401 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.732     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        0.832     1.192    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y99         FDRE                                         r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/C
                         clock pessimism             -0.036     1.156    
    SLICE_X28Y99         FDRE (Hold_fdre_C_D)         0.046     1.202    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.202    
                         arrival time                           1.287    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 PLxB.ImGenxB.Mem1AddrAxD_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_scalp_zynqps_sys_clock_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125_scalp_zynqps_sys_clock_0 rise@0.000ns - clk_125_scalp_zynqps_sys_clock_0 rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.164ns (28.044%)  route 0.421ns (71.956%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.257ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.031ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.303     0.303    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.329 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.651     0.980    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.352    -0.372 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.674     0.303    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        0.581     0.910    ClpxNumRegsAxixD
    SLICE_X78Y55         FDRE                                         r  PLxB.ImGenxB.Mem1AddrAxD_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y55         FDRE (Prop_fdre_C_Q)         0.164     1.074 r  PLxB.ImGenxB.Mem1AddrAxD_reg[1]/Q
                         net (fo=39, routed)          0.421     1.494    <hidden>
    RAMB36_X2Y9          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.331     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.924     1.284    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.685    -0.401 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.732     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        0.897     1.257    <hidden>
    RAMB36_X2Y9          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.031     1.226    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183     1.409    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.409    
                         arrival time                           1.494    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_scalp_zynqps_sys_clock_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125_scalp_zynqps_sys_clock_0 rise@0.000ns - clk_125_scalp_zynqps_sys_clock_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.462%)  route 0.246ns (63.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.303     0.303    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.329 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.651     0.980    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.352    -0.372 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.674     0.303    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        0.643     0.972    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X32Y101        FDRE                                         r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDRE (Prop_fdre_C_Q)         0.141     1.113 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[15]/Q
                         net (fo=1, routed)           0.246     1.359    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[12]
    SLICE_X34Y92         SRLC32E                                      r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.331     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.924     1.284    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.685    -0.401 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.732     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        0.830     1.190    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y92         SRLC32E                                      r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
                         clock pessimism             -0.036     1.154    
    SLICE_X34Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.271    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.359    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_scalp_zynqps_sys_clock_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125_scalp_zynqps_sys_clock_0 rise@0.000ns - clk_125_scalp_zynqps_sys_clock_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.090%)  route 0.239ns (62.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.303     0.303    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.329 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.651     0.980    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.352    -0.372 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.674     0.303    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        0.643     0.972    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X31Y100        FDRE                                         r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDRE (Prop_fdre_C_Q)         0.141     1.113 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[21]/Q
                         net (fo=1, routed)           0.239     1.352    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[18]
    SLICE_X30Y95         SRLC32E                                      r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.331     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.924     1.284    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.685    -0.401 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.732     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        0.831     1.191    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y95         SRLC32E                                      r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
                         clock pessimism             -0.036     1.155    
    SLICE_X30Y95         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.264    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.352    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_scalp_zynqps_sys_clock_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125_scalp_zynqps_sys_clock_0 rise@0.000ns - clk_125_scalp_zynqps_sys_clock_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    0.958ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.303     0.303    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.329 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.651     0.980    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.352    -0.372 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.674     0.303    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        0.629     0.958    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X59Y129        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y129        FDRE (Prop_fdre_C_Q)         0.141     1.099 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[10]/Q
                         net (fo=1, routed)           0.108     1.207    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIC0
    SLICE_X58Y129        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.331     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.924     1.284    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.685    -0.401 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.732     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        0.902     1.262    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X58Y129        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
                         clock pessimism             -0.291     0.971    
    SLICE_X58Y129        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     1.115    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -1.115    
                         arrival time                           1.207    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_scalp_zynqps_sys_clock_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125_scalp_zynqps_sys_clock_0 rise@0.000ns - clk_125_scalp_zynqps_sys_clock_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.856%)  route 0.111ns (44.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    0.958ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.303     0.303    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.329 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.651     0.980    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.352    -0.372 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.674     0.303    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        0.629     0.958    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X59Y129        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y129        FDRE (Prop_fdre_C_Q)         0.141     1.099 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[6]/Q
                         net (fo=1, routed)           0.111     1.210    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA0
    SLICE_X58Y129        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.331     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.924     1.284    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.685    -0.401 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.732     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        0.902     1.262    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X58Y129        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism             -0.291     0.971    
    SLICE_X58Y129        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.118    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -1.118    
                         arrival time                           1.210    
  -------------------------------------------------------------------
                         slack                                  0.092    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_125_scalp_zynqps_sys_clock_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         8.000       5.528      RAMB18_X2Y46     <hidden>
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         8.000       5.528      RAMB18_X2Y46     <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         8.000       5.830      RAMB36_X1Y9      <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         8.000       5.830      RAMB36_X2Y9      <hidden>
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         8.000       5.830      RAMB18_X0Y16     <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         8.000       5.830      RAMB36_X0Y7      <hidden>
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         8.000       5.830      RAMB18_X1Y16     <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         8.000       5.830      RAMB36_X2Y7      <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         8.000       5.830      RAMB36_X3Y9      <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         8.000       5.830      RAMB36_X2Y1      <hidden>
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X58Y132    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X58Y132    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X58Y132    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X58Y132    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X58Y132    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X58Y132    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X58Y132    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X58Y132    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X58Y132    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X58Y132    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X58Y132    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X58Y132    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X58Y132    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X58Y132    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X58Y132    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X58Y132    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X58Y132    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X58Y132    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X58Y132    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X58Y132    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_hdmi_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
  To Clock:  clk_hdmi_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.548ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_hdmi_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
Waveform(ns):       { 0.000 2.070 }
Period(ns):         4.140
Sources:            { PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         4.140       2.548      BUFGCTRL_X0Y1    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         4.140       2.669      OLOGIC_X1Y92     PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.Vga2HdmixI/SerializersxB.SerializerC0xI/MasterOSERDESE2xI/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         4.140       2.669      OLOGIC_X1Y91     PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.Vga2HdmixI/SerializersxB.SerializerC0xI/SlaveOSERDESE2xI/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         4.140       2.669      OLOGIC_X1Y88     PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.Vga2HdmixI/SerializersxB.SerializerC1xI/MasterOSERDESE2xI/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         4.140       2.669      OLOGIC_X1Y87     PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.Vga2HdmixI/SerializersxB.SerializerC1xI/SlaveOSERDESE2xI/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         4.140       2.669      OLOGIC_X1Y90     PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.Vga2HdmixI/SerializersxB.SerializerC2xI/MasterOSERDESE2xI/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         4.140       2.669      OLOGIC_X1Y89     PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.Vga2HdmixI/SerializersxB.SerializerC2xI/SlaveOSERDESE2xI/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         4.140       2.669      OLOGIC_X1Y96     PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.Vga2HdmixI/SerializersxB.SerializerC3xI/MasterOSERDESE2xI/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         4.140       2.669      OLOGIC_X1Y95     PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.Vga2HdmixI/SerializersxB.SerializerC3xI/SlaveOSERDESE2xI/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         4.140       2.891      MMCME2_ADV_X0Y0  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       4.140       209.220    MMCME2_ADV_X0Y0  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
  To Clock:  clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0

Setup :            0  Failing Endpoints,  Worst Slack       11.564ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.561ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.564ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            PLxB.ImGenxB.PixelxD_reg[RxD][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise@20.830ns - clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise@0.000ns)
  Data Path Delay:        9.018ns  (logic 1.080ns (11.976%)  route 7.938ns (88.024%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.277ns = ( 23.107 - 20.830 ) 
    Source Clock Delay      (SCD):    2.491ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.992     0.992    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/lopt
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.085     1.077 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.496     2.573    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_in1_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.115    -0.542 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.536     0.994    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     1.079 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkout1_buf/O
                         net (fo=308, routed)         1.412     2.491    <hidden>
    SLICE_X76Y43         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y43         FDRE (Prop_fdre_C_Q)         0.433     2.924 r  <hidden>
                         net (fo=78, routed)          3.785     6.709    <hidden>
    SLICE_X22Y18         LUT6 (Prop_lut6_I2_O)        0.105     6.814 r  <hidden>
                         net (fo=1, routed)           0.000     6.814    <hidden>
    SLICE_X22Y18         MUXF7 (Prop_muxf7_I0_O)      0.201     7.015 r  <hidden>
                         net (fo=1, routed)           0.000     7.015    <hidden>
    SLICE_X22Y18         MUXF8 (Prop_muxf8_I0_O)      0.082     7.097 r  <hidden>
                         net (fo=1, routed)           4.153    11.250    PLxB.ImGenxB.Mem1OutB[18]
    SLICE_X89Y87         LUT6 (Prop_lut6_I0_O)        0.259    11.509 r  PLxB.ImGenxB.PixelxD[RxD][2]_i_1/O
                         net (fo=1, routed)           0.000    11.509    p_1_in[2]
    SLICE_X89Y87         FDCE                                         r  PLxB.ImGenxB.PixelxD_reg[RxD][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise edge)
                                                     20.830    20.830 r  
    PS7_X0Y0             PS7                          0.000    20.830 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.899    21.729    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/lopt
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    21.806 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.328    23.133    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_in1_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.795    20.338 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    21.731    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    21.808 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkout1_buf/O
                         net (fo=308, routed)         1.299    23.107    HdmiVgaClocksxC
    SLICE_X89Y87         FDCE                                         r  PLxB.ImGenxB.PixelxD_reg[RxD][2]/C
                         clock pessimism              0.101    23.208    
                         clock uncertainty           -0.167    23.042    
    SLICE_X89Y87         FDCE (Setup_fdce_C_D)        0.032    23.074    PLxB.ImGenxB.PixelxD_reg[RxD][2]
  -------------------------------------------------------------------
                         required time                         23.074    
                         arrival time                         -11.509    
  -------------------------------------------------------------------
                         slack                                 11.564    

Slack (MET) :             11.712ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            PLxB.ImGenxB.PixelxD_reg[RxD][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise@20.830ns - clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise@0.000ns)
  Data Path Delay:        8.910ns  (logic 1.063ns (11.931%)  route 7.847ns (88.069%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.276ns = ( 23.106 - 20.830 ) 
    Source Clock Delay      (SCD):    2.491ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.992     0.992    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/lopt
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.085     1.077 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.496     2.573    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_in1_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.115    -0.542 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.536     0.994    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     1.079 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkout1_buf/O
                         net (fo=308, routed)         1.412     2.491    <hidden>
    SLICE_X76Y43         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y43         FDRE (Prop_fdre_C_Q)         0.433     2.924 f  <hidden>
                         net (fo=78, routed)          4.043     6.967    <hidden>
    SLICE_X23Y17         LUT5 (Prop_lut5_I4_O)        0.105     7.072 r  <hidden>
                         net (fo=1, routed)           0.000     7.072    <hidden>
    SLICE_X23Y17         MUXF7 (Prop_muxf7_I1_O)      0.182     7.254 r  <hidden>
                         net (fo=1, routed)           0.000     7.254    <hidden>
    SLICE_X23Y17         MUXF8 (Prop_muxf8_I1_O)      0.079     7.333 r  <hidden>
                         net (fo=1, routed)           3.804    11.137    PLxB.ImGenxB.Mem1OutB[16]
    SLICE_X90Y86         LUT6 (Prop_lut6_I0_O)        0.264    11.401 r  PLxB.ImGenxB.PixelxD[RxD][0]_i_1/O
                         net (fo=1, routed)           0.000    11.401    p_1_in[0]
    SLICE_X90Y86         FDCE                                         r  PLxB.ImGenxB.PixelxD_reg[RxD][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise edge)
                                                     20.830    20.830 r  
    PS7_X0Y0             PS7                          0.000    20.830 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.899    21.729    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/lopt
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    21.806 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.328    23.133    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_in1_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.795    20.338 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    21.731    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    21.808 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkout1_buf/O
                         net (fo=308, routed)         1.298    23.106    HdmiVgaClocksxC
    SLICE_X90Y86         FDCE                                         r  PLxB.ImGenxB.PixelxD_reg[RxD][0]/C
                         clock pessimism              0.101    23.207    
                         clock uncertainty           -0.167    23.041    
    SLICE_X90Y86         FDCE (Setup_fdce_C_D)        0.072    23.113    PLxB.ImGenxB.PixelxD_reg[RxD][0]
  -------------------------------------------------------------------
                         required time                         23.113    
                         arrival time                         -11.401    
  -------------------------------------------------------------------
                         slack                                 11.712    

Slack (MET) :             11.757ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            PLxB.ImGenxB.PixelxD_reg[RxD][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise@20.830ns - clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise@0.000ns)
  Data Path Delay:        8.861ns  (logic 1.059ns (11.951%)  route 7.802ns (88.049%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.272ns = ( 23.102 - 20.830 ) 
    Source Clock Delay      (SCD):    2.491ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.992     0.992    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/lopt
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.085     1.077 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.496     2.573    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_in1_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.115    -0.542 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.536     0.994    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     1.079 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkout1_buf/O
                         net (fo=308, routed)         1.412     2.491    <hidden>
    SLICE_X76Y43         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y43         FDRE (Prop_fdre_C_Q)         0.433     2.924 r  <hidden>
                         net (fo=78, routed)          3.849     6.773    <hidden>
    SLICE_X23Y16         LUT6 (Prop_lut6_I2_O)        0.105     6.878 r  <hidden>
                         net (fo=1, routed)           0.000     6.878    <hidden>
    SLICE_X23Y16         MUXF7 (Prop_muxf7_I0_O)      0.178     7.056 r  <hidden>
                         net (fo=1, routed)           0.000     7.056    <hidden>
    SLICE_X23Y16         MUXF8 (Prop_muxf8_I1_O)      0.079     7.135 r  <hidden>
                         net (fo=1, routed)           3.953    11.088    PLxB.ImGenxB.Mem1OutB[21]
    SLICE_X86Y86         LUT6 (Prop_lut6_I0_O)        0.264    11.352 r  PLxB.ImGenxB.PixelxD[RxD][5]_i_1/O
                         net (fo=1, routed)           0.000    11.352    p_1_in[5]
    SLICE_X86Y86         FDCE                                         r  PLxB.ImGenxB.PixelxD_reg[RxD][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise edge)
                                                     20.830    20.830 r  
    PS7_X0Y0             PS7                          0.000    20.830 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.899    21.729    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/lopt
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    21.806 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.328    23.133    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_in1_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.795    20.338 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    21.731    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    21.808 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkout1_buf/O
                         net (fo=308, routed)         1.294    23.102    HdmiVgaClocksxC
    SLICE_X86Y86         FDCE                                         r  PLxB.ImGenxB.PixelxD_reg[RxD][5]/C
                         clock pessimism              0.101    23.203    
                         clock uncertainty           -0.167    23.037    
    SLICE_X86Y86         FDCE (Setup_fdce_C_D)        0.072    23.109    PLxB.ImGenxB.PixelxD_reg[RxD][5]
  -------------------------------------------------------------------
                         required time                         23.109    
                         arrival time                         -11.352    
  -------------------------------------------------------------------
                         slack                                 11.757    

Slack (MET) :             11.807ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            PLxB.ImGenxB.PixelxD_reg[RxD][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise@20.830ns - clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise@0.000ns)
  Data Path Delay:        8.769ns  (logic 1.093ns (12.464%)  route 7.676ns (87.536%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.273ns = ( 23.103 - 20.830 ) 
    Source Clock Delay      (SCD):    2.491ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.992     0.992    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/lopt
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.085     1.077 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.496     2.573    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_in1_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.115    -0.542 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.536     0.994    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     1.079 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkout1_buf/O
                         net (fo=308, routed)         1.412     2.491    <hidden>
    SLICE_X76Y43         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y43         FDRE (Prop_fdre_C_Q)         0.433     2.924 r  <hidden>
                         net (fo=78, routed)          3.767     6.691    <hidden>
    SLICE_X23Y18         LUT6 (Prop_lut6_I2_O)        0.105     6.796 r  <hidden>
                         net (fo=1, routed)           0.000     6.796    <hidden>
    SLICE_X23Y18         MUXF7 (Prop_muxf7_I1_O)      0.206     7.002 r  <hidden>
                         net (fo=1, routed)           0.000     7.002    <hidden>
    SLICE_X23Y18         MUXF8 (Prop_muxf8_I0_O)      0.085     7.087 r  <hidden>
                         net (fo=1, routed)           3.909    10.996    PLxB.ImGenxB.Mem1OutB[20]
    SLICE_X87Y87         LUT6 (Prop_lut6_I0_O)        0.264    11.260 r  PLxB.ImGenxB.PixelxD[RxD][4]_i_1/O
                         net (fo=1, routed)           0.000    11.260    p_1_in[4]
    SLICE_X87Y87         FDCE                                         r  PLxB.ImGenxB.PixelxD_reg[RxD][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise edge)
                                                     20.830    20.830 r  
    PS7_X0Y0             PS7                          0.000    20.830 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.899    21.729    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/lopt
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    21.806 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.328    23.133    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_in1_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.795    20.338 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    21.731    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    21.808 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkout1_buf/O
                         net (fo=308, routed)         1.295    23.103    HdmiVgaClocksxC
    SLICE_X87Y87         FDCE                                         r  PLxB.ImGenxB.PixelxD_reg[RxD][4]/C
                         clock pessimism              0.101    23.204    
                         clock uncertainty           -0.167    23.038    
    SLICE_X87Y87         FDCE (Setup_fdce_C_D)        0.030    23.068    PLxB.ImGenxB.PixelxD_reg[RxD][4]
  -------------------------------------------------------------------
                         required time                         23.068    
                         arrival time                         -11.260    
  -------------------------------------------------------------------
                         slack                                 11.807    

Slack (MET) :             12.067ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            PLxB.ImGenxB.PixelxD_reg[GxD][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise@20.830ns - clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise@0.000ns)
  Data Path Delay:        8.548ns  (logic 1.059ns (12.388%)  route 7.489ns (87.612%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.270ns = ( 23.100 - 20.830 ) 
    Source Clock Delay      (SCD):    2.491ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.992     0.992    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/lopt
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.085     1.077 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.496     2.573    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_in1_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.115    -0.542 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.536     0.994    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     1.079 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkout1_buf/O
                         net (fo=308, routed)         1.412     2.491    <hidden>
    SLICE_X76Y43         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y43         FDRE (Prop_fdre_C_Q)         0.433     2.924 r  <hidden>
                         net (fo=78, routed)          3.694     6.618    <hidden>
    SLICE_X24Y15         LUT6 (Prop_lut6_I2_O)        0.105     6.723 r  <hidden>
                         net (fo=1, routed)           0.000     6.723    <hidden>
    SLICE_X24Y15         MUXF7 (Prop_muxf7_I0_O)      0.178     6.901 r  <hidden>
                         net (fo=1, routed)           0.000     6.901    <hidden>
    SLICE_X24Y15         MUXF8 (Prop_muxf8_I1_O)      0.079     6.980 r  <hidden>
                         net (fo=1, routed)           3.795    10.775    PLxB.ImGenxB.Mem1OutB[15]
    SLICE_X88Y79         LUT6 (Prop_lut6_I0_O)        0.264    11.039 r  PLxB.ImGenxB.PixelxD[GxD][7]_i_1/O
                         net (fo=1, routed)           0.000    11.039    PLxB.ImGenxB.PixelxD[GxD][7]_i_1_n_0
    SLICE_X88Y79         FDCE                                         r  PLxB.ImGenxB.PixelxD_reg[GxD][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise edge)
                                                     20.830    20.830 r  
    PS7_X0Y0             PS7                          0.000    20.830 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.899    21.729    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/lopt
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    21.806 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.328    23.133    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_in1_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.795    20.338 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    21.731    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    21.808 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkout1_buf/O
                         net (fo=308, routed)         1.292    23.100    HdmiVgaClocksxC
    SLICE_X88Y79         FDCE                                         r  PLxB.ImGenxB.PixelxD_reg[GxD][7]/C
                         clock pessimism              0.101    23.201    
                         clock uncertainty           -0.167    23.035    
    SLICE_X88Y79         FDCE (Setup_fdce_C_D)        0.072    23.107    PLxB.ImGenxB.PixelxD_reg[GxD][7]
  -------------------------------------------------------------------
                         required time                         23.107    
                         arrival time                         -11.039    
  -------------------------------------------------------------------
                         slack                                 12.067    

Slack (MET) :             12.168ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            PLxB.ImGenxB.PixelxD_reg[RxD][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise@20.830ns - clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise@0.000ns)
  Data Path Delay:        8.458ns  (logic 1.093ns (12.923%)  route 7.365ns (87.077%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.276ns = ( 23.106 - 20.830 ) 
    Source Clock Delay      (SCD):    2.491ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.992     0.992    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/lopt
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.085     1.077 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.496     2.573    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_in1_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.115    -0.542 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.536     0.994    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     1.079 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkout1_buf/O
                         net (fo=308, routed)         1.412     2.491    <hidden>
    SLICE_X76Y43         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y43         FDRE (Prop_fdre_C_Q)         0.433     2.924 r  <hidden>
                         net (fo=78, routed)          3.551     6.475    <hidden>
    SLICE_X25Y16         LUT6 (Prop_lut6_I2_O)        0.105     6.580 r  <hidden>
                         net (fo=1, routed)           0.000     6.580    <hidden>
    SLICE_X25Y16         MUXF7 (Prop_muxf7_I1_O)      0.206     6.786 r  <hidden>
                         net (fo=1, routed)           0.000     6.786    <hidden>
    SLICE_X25Y16         MUXF8 (Prop_muxf8_I0_O)      0.085     6.871 r  <hidden>
                         net (fo=1, routed)           3.814    10.685    PLxB.ImGenxB.Mem1OutB[19]
    SLICE_X90Y86         LUT6 (Prop_lut6_I0_O)        0.264    10.949 r  PLxB.ImGenxB.PixelxD[RxD][3]_i_1/O
                         net (fo=1, routed)           0.000    10.949    p_1_in[3]
    SLICE_X90Y86         FDCE                                         r  PLxB.ImGenxB.PixelxD_reg[RxD][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise edge)
                                                     20.830    20.830 r  
    PS7_X0Y0             PS7                          0.000    20.830 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.899    21.729    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/lopt
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    21.806 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.328    23.133    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_in1_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.795    20.338 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    21.731    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    21.808 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkout1_buf/O
                         net (fo=308, routed)         1.298    23.106    HdmiVgaClocksxC
    SLICE_X90Y86         FDCE                                         r  PLxB.ImGenxB.PixelxD_reg[RxD][3]/C
                         clock pessimism              0.101    23.207    
                         clock uncertainty           -0.167    23.041    
    SLICE_X90Y86         FDCE (Setup_fdce_C_D)        0.076    23.117    PLxB.ImGenxB.PixelxD_reg[RxD][3]
  -------------------------------------------------------------------
                         required time                         23.117    
                         arrival time                         -10.949    
  -------------------------------------------------------------------
                         slack                                 12.168    

Slack (MET) :             12.227ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            PLxB.ImGenxB.PixelxD_reg[RxD][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise@20.830ns - clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise@0.000ns)
  Data Path Delay:        8.355ns  (logic 0.921ns (11.023%)  route 7.434ns (88.977%))
  Logic Levels:           2  (LUT6=1 MUXF8=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.277ns = ( 23.107 - 20.830 ) 
    Source Clock Delay      (SCD):    2.492ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.992     0.992    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/lopt
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.085     1.077 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.496     2.573    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_in1_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.115    -0.542 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.536     0.994    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     1.079 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkout1_buf/O
                         net (fo=308, routed)         1.413     2.492    <hidden>
    SLICE_X74Y46         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y46         FDRE (Prop_fdre_C_Q)         0.433     2.925 r  <hidden>
                         net (fo=24, routed)          3.390     6.315    <hidden>
    SLICE_X24Y18         MUXF8 (Prop_muxf8_S_O)       0.224     6.539 r  <hidden>
                         net (fo=1, routed)           4.044    10.583    PLxB.ImGenxB.Mem1OutB[22]
    SLICE_X89Y87         LUT6 (Prop_lut6_I0_O)        0.264    10.847 r  PLxB.ImGenxB.PixelxD[RxD][6]_i_1/O
                         net (fo=1, routed)           0.000    10.847    p_1_in[6]
    SLICE_X89Y87         FDCE                                         r  PLxB.ImGenxB.PixelxD_reg[RxD][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise edge)
                                                     20.830    20.830 r  
    PS7_X0Y0             PS7                          0.000    20.830 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.899    21.729    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/lopt
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    21.806 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.328    23.133    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_in1_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.795    20.338 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    21.731    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    21.808 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkout1_buf/O
                         net (fo=308, routed)         1.299    23.107    HdmiVgaClocksxC
    SLICE_X89Y87         FDCE                                         r  PLxB.ImGenxB.PixelxD_reg[RxD][6]/C
                         clock pessimism              0.101    23.208    
                         clock uncertainty           -0.167    23.042    
    SLICE_X89Y87         FDCE (Setup_fdce_C_D)        0.032    23.074    PLxB.ImGenxB.PixelxD_reg[RxD][6]
  -------------------------------------------------------------------
                         required time                         23.074    
                         arrival time                         -10.847    
  -------------------------------------------------------------------
                         slack                                 12.227    

Slack (MET) :             12.254ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            PLxB.ImGenxB.PixelxD_reg[RxD][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise@20.830ns - clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise@0.000ns)
  Data Path Delay:        8.367ns  (logic 1.063ns (12.705%)  route 7.304ns (87.295%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.275ns = ( 23.105 - 20.830 ) 
    Source Clock Delay      (SCD):    2.491ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.992     0.992    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/lopt
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.085     1.077 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.496     2.573    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_in1_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.115    -0.542 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.536     0.994    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     1.079 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkout1_buf/O
                         net (fo=308, routed)         1.412     2.491    <hidden>
    SLICE_X76Y43         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y43         FDRE (Prop_fdre_C_Q)         0.433     2.924 f  <hidden>
                         net (fo=78, routed)          3.707     6.631    <hidden>
    SLICE_X24Y16         LUT5 (Prop_lut5_I4_O)        0.105     6.736 r  <hidden>
                         net (fo=1, routed)           0.000     6.736    <hidden>
    SLICE_X24Y16         MUXF7 (Prop_muxf7_I1_O)      0.182     6.918 r  <hidden>
                         net (fo=1, routed)           0.000     6.918    <hidden>
    SLICE_X24Y16         MUXF8 (Prop_muxf8_I1_O)      0.079     6.997 r  <hidden>
                         net (fo=1, routed)           3.597    10.594    PLxB.ImGenxB.Mem1OutB[17]
    SLICE_X90Y85         LUT6 (Prop_lut6_I0_O)        0.264    10.858 r  PLxB.ImGenxB.PixelxD[RxD][1]_i_1/O
                         net (fo=1, routed)           0.000    10.858    p_1_in[1]
    SLICE_X90Y85         FDCE                                         r  PLxB.ImGenxB.PixelxD_reg[RxD][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise edge)
                                                     20.830    20.830 r  
    PS7_X0Y0             PS7                          0.000    20.830 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.899    21.729    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/lopt
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    21.806 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.328    23.133    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_in1_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.795    20.338 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    21.731    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    21.808 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkout1_buf/O
                         net (fo=308, routed)         1.297    23.105    HdmiVgaClocksxC
    SLICE_X90Y85         FDCE                                         r  PLxB.ImGenxB.PixelxD_reg[RxD][1]/C
                         clock pessimism              0.101    23.206    
                         clock uncertainty           -0.167    23.040    
    SLICE_X90Y85         FDCE (Setup_fdce_C_D)        0.072    23.112    PLxB.ImGenxB.PixelxD_reg[RxD][1]
  -------------------------------------------------------------------
                         required time                         23.112    
                         arrival time                         -10.858    
  -------------------------------------------------------------------
                         slack                                 12.254    

Slack (MET) :             12.316ns  (required time - arrival time)
  Source:                 PLxB.ImGenxB.Mem1EnBxD_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise@20.830ns - clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise@0.000ns)
  Data Path Delay:        7.843ns  (logic 0.538ns (6.860%)  route 7.305ns (93.140%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.312ns = ( 23.143 - 20.830 ) 
    Source Clock Delay      (SCD):    2.532ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.992     0.992    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/lopt
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.085     1.077 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.496     2.573    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_in1_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.115    -0.542 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.536     0.994    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     1.079 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkout1_buf/O
                         net (fo=308, routed)         1.453     2.532    HdmiVgaClocksxC
    SLICE_X88Y67         FDRE                                         r  PLxB.ImGenxB.Mem1EnBxD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y67         FDRE (Prop_fdre_C_Q)         0.433     2.965 r  PLxB.ImGenxB.Mem1EnBxD_reg/Q
                         net (fo=68, routed)          4.845     7.810    <hidden>
    SLICE_X70Y13         LUT5 (Prop_lut5_I3_O)        0.105     7.915 r  <hidden>
                         net (fo=2, routed)           2.460    10.375    <hidden>
    RAMB36_X0Y1          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise edge)
                                                     20.830    20.830 r  
    PS7_X0Y0             PS7                          0.000    20.830 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.899    21.729    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/lopt
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    21.806 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.328    23.133    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_in1_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.795    20.338 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    21.731    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    21.808 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkout1_buf/O
                         net (fo=308, routed)         1.335    23.143    <hidden>
    RAMB36_X0Y1          RAMB36E1                                     r  <hidden>
                         clock pessimism              0.101    23.244    
                         clock uncertainty           -0.167    23.077    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.387    22.690    <hidden>
  -------------------------------------------------------------------
                         required time                         22.690    
                         arrival time                         -10.375    
  -------------------------------------------------------------------
                         slack                                 12.316    

Slack (MET) :             12.729ns  (required time - arrival time)
  Source:                 PLxB.ImGenxB.Mem1EnBxD_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise@20.830ns - clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise@0.000ns)
  Data Path Delay:        7.528ns  (logic 0.433ns (5.752%)  route 7.095ns (94.248%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.311ns = ( 23.142 - 20.830 ) 
    Source Clock Delay      (SCD):    2.532ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.992     0.992    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/lopt
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.085     1.077 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.496     2.573    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_in1_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.115    -0.542 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.536     0.994    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     1.079 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkout1_buf/O
                         net (fo=308, routed)         1.453     2.532    HdmiVgaClocksxC
    SLICE_X88Y67         FDRE                                         r  PLxB.ImGenxB.Mem1EnBxD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y67         FDRE (Prop_fdre_C_Q)         0.433     2.965 r  PLxB.ImGenxB.Mem1EnBxD_reg/Q
                         net (fo=68, routed)          7.095    10.060    <hidden>
    RAMB18_X0Y16         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise edge)
                                                     20.830    20.830 r  
    PS7_X0Y0             PS7                          0.000    20.830 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.899    21.729    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/lopt
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    21.806 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.328    23.133    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_in1_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.795    20.338 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    21.731    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    21.808 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkout1_buf/O
                         net (fo=308, routed)         1.334    23.142    <hidden>
    RAMB18_X0Y16         RAMB18E1                                     r  <hidden>
                         clock pessimism              0.101    23.243    
                         clock uncertainty           -0.167    23.076    
    RAMB18_X0Y16         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_REGCEB)
                                                     -0.287    22.789    <hidden>
  -------------------------------------------------------------------
                         required time                         22.789    
                         arrival time                         -10.060    
  -------------------------------------------------------------------
                         slack                                 12.729    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 PLxB.ImGenxB.SwitchSource/MandelCacl_i/xpm_cdc_gen_0/inst/xarray/syncstages_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            PLxB.ImGenxB.SwitchSource/MandelCacl_i/xpm_cdc_gen_0/inst/xarray/syncstages_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise@0.000ns - clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.303     0.303    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/lopt
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.329 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.571     0.900    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_in1_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.098    -0.198 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.503     0.305    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.331 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkout1_buf/O
                         net (fo=308, routed)         0.580     0.911    PLxB.ImGenxB.SwitchSource/MandelCacl_i/xpm_cdc_gen_0/inst/xarray/dest_clk
    SLICE_X81Y65         FDRE                                         r  PLxB.ImGenxB.SwitchSource/MandelCacl_i/xpm_cdc_gen_0/inst/xarray/syncstages_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y65         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  PLxB.ImGenxB.SwitchSource/MandelCacl_i/xpm_cdc_gen_0/inst/xarray/syncstages_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.055     1.107    PLxB.ImGenxB.SwitchSource/MandelCacl_i/xpm_cdc_gen_0/inst/xarray/syncstages_ff[0][0]
    SLICE_X81Y65         FDRE                                         r  PLxB.ImGenxB.SwitchSource/MandelCacl_i/xpm_cdc_gen_0/inst/xarray/syncstages_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.331     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/lopt
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.840     1.200    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_in1_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.419    -0.219 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552     0.333    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.362 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkout1_buf/O
                         net (fo=308, routed)         0.850     1.212    PLxB.ImGenxB.SwitchSource/MandelCacl_i/xpm_cdc_gen_0/inst/xarray/dest_clk
    SLICE_X81Y65         FDRE                                         r  PLxB.ImGenxB.SwitchSource/MandelCacl_i/xpm_cdc_gen_0/inst/xarray/syncstages_ff_reg[1][0]/C
                         clock pessimism             -0.301     0.911    
    SLICE_X81Y65         FDRE (Hold_fdre_C_D)         0.075     0.986    PLxB.ImGenxB.SwitchSource/MandelCacl_i/xpm_cdc_gen_0/inst/xarray/syncstages_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -0.986    
                         arrival time                           1.107    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 PLxB.ImGenxB.SwitchSource/MandelCacl_i/xpm_cdc_gen_0/inst/xarray/syncstages_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            PLxB.ImGenxB.SwitchSource/MandelCacl_i/xpm_cdc_gen_0/inst/xarray/syncstages_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise@0.000ns - clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.303     0.303    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/lopt
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.329 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.571     0.900    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_in1_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.098    -0.198 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.503     0.305    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.331 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkout1_buf/O
                         net (fo=308, routed)         0.577     0.908    PLxB.ImGenxB.SwitchSource/MandelCacl_i/xpm_cdc_gen_0/inst/xarray/dest_clk
    SLICE_X83Y68         FDRE                                         r  PLxB.ImGenxB.SwitchSource/MandelCacl_i/xpm_cdc_gen_0/inst/xarray/syncstages_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y68         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  PLxB.ImGenxB.SwitchSource/MandelCacl_i/xpm_cdc_gen_0/inst/xarray/syncstages_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.055     1.104    PLxB.ImGenxB.SwitchSource/MandelCacl_i/xpm_cdc_gen_0/inst/xarray/syncstages_ff[0][2]
    SLICE_X83Y68         FDRE                                         r  PLxB.ImGenxB.SwitchSource/MandelCacl_i/xpm_cdc_gen_0/inst/xarray/syncstages_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.331     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/lopt
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.840     1.200    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_in1_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.419    -0.219 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552     0.333    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.362 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkout1_buf/O
                         net (fo=308, routed)         0.847     1.209    PLxB.ImGenxB.SwitchSource/MandelCacl_i/xpm_cdc_gen_0/inst/xarray/dest_clk
    SLICE_X83Y68         FDRE                                         r  PLxB.ImGenxB.SwitchSource/MandelCacl_i/xpm_cdc_gen_0/inst/xarray/syncstages_ff_reg[1][2]/C
                         clock pessimism             -0.301     0.908    
    SLICE_X83Y68         FDRE (Hold_fdre_C_D)         0.075     0.983    PLxB.ImGenxB.SwitchSource/MandelCacl_i/xpm_cdc_gen_0/inst/xarray/syncstages_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -0.983    
                         arrival time                           1.104    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/rst_ps7_1_vga/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/rst_ps7_1_vga/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise@0.000ns - clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.303     0.303    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/lopt
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.329 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.571     0.900    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_in1_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.098    -0.198 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.503     0.305    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.331 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkout1_buf/O
                         net (fo=308, routed)         0.575     0.906    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/rst_ps7_1_vga/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X89Y76         FDRE                                         r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/rst_ps7_1_vga/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y76         FDRE (Prop_fdre_C_Q)         0.141     1.047 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/rst_ps7_1_vga/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.055     1.102    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/rst_ps7_1_vga/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/Q
    SLICE_X89Y76         FDRE                                         r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/rst_ps7_1_vga/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.331     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/lopt
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.840     1.200    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_in1_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.419    -0.219 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552     0.333    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.362 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkout1_buf/O
                         net (fo=308, routed)         0.843     1.205    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/rst_ps7_1_vga/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X89Y76         FDRE                                         r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/rst_ps7_1_vga/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.299     0.906    
    SLICE_X89Y76         FDRE (Hold_fdre_C_D)         0.075     0.981    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/rst_ps7_1_vga/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.981    
                         arrival time                           1.102    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 PLxB.ImGenxB.Mem1AddrBxD_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise@0.000ns - clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.164ns (26.682%)  route 0.451ns (73.318%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.256ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    0.031ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.303     0.303    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/lopt
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.329 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.571     0.900    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_in1_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.098    -0.198 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.503     0.305    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.331 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkout1_buf/O
                         net (fo=308, routed)         0.584     0.915    HdmiVgaClocksxC
    SLICE_X86Y58         FDRE                                         r  PLxB.ImGenxB.Mem1AddrBxD_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y58         FDRE (Prop_fdre_C_Q)         0.164     1.079 r  PLxB.ImGenxB.Mem1AddrBxD_reg[1]/Q
                         net (fo=39, routed)          0.451     1.529    <hidden>
    RAMB36_X2Y9          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.331     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/lopt
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.840     1.200    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_in1_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.419    -0.219 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552     0.333    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.362 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkout1_buf/O
                         net (fo=308, routed)         0.894     1.256    <hidden>
    RAMB36_X2Y9          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.031     1.225    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                      0.183     1.408    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.408    
                         arrival time                           1.529    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 PLxB.ImGenxB.CurrAddrRdxD_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            PLxB.ImGenxB.Mem2AddrBxD_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise@0.000ns - clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.141ns (65.134%)  route 0.075ns (34.866%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.303     0.303    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/lopt
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.329 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.571     0.900    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_in1_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.098    -0.198 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.503     0.305    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.331 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkout1_buf/O
                         net (fo=308, routed)         0.584     0.915    HdmiVgaClocksxC
    SLICE_X87Y59         FDRE                                         r  PLxB.ImGenxB.CurrAddrRdxD_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y59         FDRE (Prop_fdre_C_Q)         0.141     1.056 r  PLxB.ImGenxB.CurrAddrRdxD_reg[2]/Q
                         net (fo=4, routed)           0.075     1.131    PLxB.ImGenxB.CurrAddrRdxD_reg[2]
    SLICE_X86Y59         FDRE                                         r  PLxB.ImGenxB.Mem2AddrBxD_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.331     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/lopt
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.840     1.200    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_in1_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.419    -0.219 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552     0.333    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.362 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkout1_buf/O
                         net (fo=308, routed)         0.856     1.218    HdmiVgaClocksxC
    SLICE_X86Y59         FDRE                                         r  PLxB.ImGenxB.Mem2AddrBxD_reg[2]/C
                         clock pessimism             -0.290     0.928    
    SLICE_X86Y59         FDRE (Hold_fdre_C_D)         0.076     1.004    PLxB.ImGenxB.Mem2AddrBxD_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.004    
                         arrival time                           1.131    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/rst_ps7_1_vga/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/rst_ps7_1_vga/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise@0.000ns - clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.208%)  route 0.066ns (31.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.303     0.303    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/lopt
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.329 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.571     0.900    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_in1_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.098    -0.198 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.503     0.305    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.331 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkout1_buf/O
                         net (fo=308, routed)         0.575     0.906    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/rst_ps7_1_vga/U0/EXT_LPF/slowest_sync_clk
    SLICE_X89Y76         FDRE                                         r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/rst_ps7_1_vga/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y76         FDRE (Prop_fdre_C_Q)         0.141     1.047 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/rst_ps7_1_vga/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.066     1.112    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/rst_ps7_1_vga/U0/EXT_LPF/p_1_in
    SLICE_X89Y76         FDRE                                         r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/rst_ps7_1_vga/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.331     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/lopt
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.840     1.200    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_in1_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.419    -0.219 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552     0.333    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.362 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkout1_buf/O
                         net (fo=308, routed)         0.843     1.205    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/rst_ps7_1_vga/U0/EXT_LPF/slowest_sync_clk
    SLICE_X89Y76         FDRE                                         r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/rst_ps7_1_vga/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
                         clock pessimism             -0.299     0.906    
    SLICE_X89Y76         FDRE (Hold_fdre_C_D)         0.078     0.984    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/rst_ps7_1_vga/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.984    
                         arrival time                           1.112    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 PLxB.ImGenxB.Mem1AddrBxD_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise@0.000ns - clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.164ns (40.370%)  route 0.242ns (59.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.303     0.303    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/lopt
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.329 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.571     0.900    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_in1_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.098    -0.198 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.503     0.305    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.331 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkout1_buf/O
                         net (fo=308, routed)         0.584     0.915    HdmiVgaClocksxC
    SLICE_X86Y58         FDRE                                         r  PLxB.ImGenxB.Mem1AddrBxD_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y58         FDRE (Prop_fdre_C_Q)         0.164     1.079 r  PLxB.ImGenxB.Mem1AddrBxD_reg[2]/Q
                         net (fo=39, routed)          0.242     1.321    <hidden>
    RAMB18_X3Y23         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.331     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/lopt
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.840     1.200    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_in1_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.419    -0.219 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552     0.333    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.362 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkout1_buf/O
                         net (fo=308, routed)         0.897     1.259    <hidden>
    RAMB18_X3Y23         RAMB18E1                                     r  <hidden>
                         clock pessimism             -0.265     0.993    
    RAMB18_X3Y23         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                      0.183     1.176    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.176    
                         arrival time                           1.321    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 PLxB.ImGenxB.Mem1AddrBxD_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise@0.000ns - clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.164ns (25.669%)  route 0.475ns (74.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.256ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    0.031ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.303     0.303    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/lopt
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.329 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.571     0.900    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_in1_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.098    -0.198 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.503     0.305    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.331 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkout1_buf/O
                         net (fo=308, routed)         0.584     0.915    HdmiVgaClocksxC
    SLICE_X86Y57         FDRE                                         r  PLxB.ImGenxB.Mem1AddrBxD_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y57         FDRE (Prop_fdre_C_Q)         0.164     1.079 r  PLxB.ImGenxB.Mem1AddrBxD_reg[7]/Q
                         net (fo=39, routed)          0.475     1.554    <hidden>
    RAMB36_X2Y9          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.331     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/lopt
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.840     1.200    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_in1_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.419    -0.219 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552     0.333    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.362 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkout1_buf/O
                         net (fo=308, routed)         0.894     1.256    <hidden>
    RAMB36_X2Y9          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.031     1.225    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.408    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.408    
                         arrival time                           1.554    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/rst_ps7_1_vga/U0/SEQ/core_dec_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/rst_ps7_1_vga/U0/SEQ/pr_dec_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise@0.000ns - clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.186ns (73.599%)  route 0.067ns (26.401%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.303     0.303    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/lopt
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.329 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.571     0.900    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_in1_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.098    -0.198 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.503     0.305    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.331 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkout1_buf/O
                         net (fo=308, routed)         0.575     0.906    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/rst_ps7_1_vga/U0/SEQ/slowest_sync_clk
    SLICE_X85Y78         FDRE                                         r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/rst_ps7_1_vga/U0/SEQ/core_dec_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y78         FDRE (Prop_fdre_C_Q)         0.141     1.047 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/rst_ps7_1_vga/U0/SEQ/core_dec_reg[1]/Q
                         net (fo=2, routed)           0.067     1.113    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/rst_ps7_1_vga/U0/SEQ/core_dec_reg_n_0_[1]
    SLICE_X84Y78         LUT2 (Prop_lut2_I0_O)        0.045     1.158 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/rst_ps7_1_vga/U0/SEQ/pr_dec[2]_i_1/O
                         net (fo=1, routed)           0.000     1.158    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/rst_ps7_1_vga/U0/SEQ/p_3_out[2]
    SLICE_X84Y78         FDRE                                         r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/rst_ps7_1_vga/U0/SEQ/pr_dec_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.331     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/lopt
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.840     1.200    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_in1_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.419    -0.219 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552     0.333    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.362 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkout1_buf/O
                         net (fo=308, routed)         0.845     1.207    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/rst_ps7_1_vga/U0/SEQ/slowest_sync_clk
    SLICE_X84Y78         FDRE                                         r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/rst_ps7_1_vga/U0/SEQ/pr_dec_reg[2]/C
                         clock pessimism             -0.288     0.919    
    SLICE_X84Y78         FDRE (Hold_fdre_C_D)         0.092     1.011    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/rst_ps7_1_vga/U0/SEQ/pr_dec_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.011    
                         arrival time                           1.158    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 PLxB.ImGenxB.Mem1AddrBxD_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise@0.000ns - clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.164ns (39.358%)  route 0.253ns (60.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.303     0.303    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/lopt
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.329 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.571     0.900    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_in1_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.098    -0.198 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.503     0.305    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.331 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkout1_buf/O
                         net (fo=308, routed)         0.584     0.915    HdmiVgaClocksxC
    SLICE_X86Y57         FDRE                                         r  PLxB.ImGenxB.Mem1AddrBxD_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y57         FDRE (Prop_fdre_C_Q)         0.164     1.079 r  PLxB.ImGenxB.Mem1AddrBxD_reg[5]/Q
                         net (fo=39, routed)          0.253     1.331    <hidden>
    RAMB18_X3Y22         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.331     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/lopt
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.840     1.200    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_in1_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.419    -0.219 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552     0.333    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.362 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkout1_buf/O
                         net (fo=308, routed)         0.897     1.259    <hidden>
    RAMB18_X3Y22         RAMB18E1                                     r  <hidden>
                         clock pessimism             -0.265     0.993    
    RAMB18_X3Y22         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     1.176    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.176    
                         arrival time                           1.331    
  -------------------------------------------------------------------
                         slack                                  0.155    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
Waveform(ns):       { 0.000 10.415 }
Period(ns):         20.830
Sources:            { PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.830      18.660     RAMB36_X1Y9      <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.830      18.660     RAMB36_X2Y9      <hidden>
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         20.830      18.660     RAMB18_X0Y16     <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.830      18.660     RAMB36_X0Y7      <hidden>
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         20.830      18.660     RAMB18_X1Y16     <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.830      18.660     RAMB36_X2Y7      <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.830      18.660     RAMB36_X3Y9      <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.830      18.660     RAMB36_X2Y1      <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.830      18.660     RAMB36_X3Y7      <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.830      18.660     RAMB36_X3Y5      <hidden>
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.830      192.530    MMCME2_ADV_X0Y0  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         10.415      9.561      SLICE_X90Y76     PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/rst_ps7_1_vga/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         10.415      9.561      SLICE_X90Y76     PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/rst_ps7_1_vga/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.415      9.915      SLICE_X87Y59     PLxB.ImGenxB.CurrAddrRdxD_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.415      9.915      SLICE_X87Y59     PLxB.ImGenxB.CurrAddrRdxD_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.415      9.915      SLICE_X87Y61     PLxB.ImGenxB.CurrAddrRdxD_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.415      9.915      SLICE_X87Y61     PLxB.ImGenxB.CurrAddrRdxD_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.415      9.915      SLICE_X87Y61     PLxB.ImGenxB.CurrAddrRdxD_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.415      9.915      SLICE_X87Y61     PLxB.ImGenxB.CurrAddrRdxD_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.415      9.915      SLICE_X87Y62     PLxB.ImGenxB.CurrAddrRdxD_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.415      9.915      SLICE_X87Y62     PLxB.ImGenxB.CurrAddrRdxD_reg[12]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         10.415      9.561      SLICE_X90Y76     PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/rst_ps7_1_vga/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         10.415      9.561      SLICE_X90Y76     PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/rst_ps7_1_vga/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.415      9.915      SLICE_X87Y59     PLxB.ImGenxB.CurrAddrRdxD_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.415      9.915      SLICE_X87Y59     PLxB.ImGenxB.CurrAddrRdxD_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.415      9.915      SLICE_X87Y61     PLxB.ImGenxB.CurrAddrRdxD_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.415      9.915      SLICE_X87Y61     PLxB.ImGenxB.CurrAddrRdxD_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.415      9.915      SLICE_X87Y61     PLxB.ImGenxB.CurrAddrRdxD_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.415      9.915      SLICE_X87Y61     PLxB.ImGenxB.CurrAddrRdxD_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.415      9.915      SLICE_X87Y62     PLxB.ImGenxB.CurrAddrRdxD_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.415      9.915      SLICE_X87Y62     PLxB.ImGenxB.CurrAddrRdxD_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_scalp_zynqps_sys_clock_0
  To Clock:  clkfbout_scalp_zynqps_sys_clock_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_scalp_zynqps_sys_clock_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         8.000       6.408      BUFGCTRL_X0Y17   PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
  To Clock:  clkfbout_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       46.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
Waveform(ns):       { 0.000 24.000 }
Period(ns):         48.000
Sources:            { PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         48.000      46.408     BUFGCTRL_X0Y3    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         48.000      46.751     MMCME2_ADV_X0Y0  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         48.000      46.751     MMCME2_ADV_X0Y0  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       48.000      52.000     MMCME2_ADV_X0Y0  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       48.000      165.360    MMCME2_ADV_X0Y0  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       27.894ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.370ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.894ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.103ns  (logic 1.683ns (32.983%)  route 3.420ns (67.017%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.810ns = ( 35.810 - 33.000 ) 
    Source Clock Delay      (SCD):    3.228ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.569     1.569    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     1.654 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.574     3.228    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X32Y145        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y145        FDRE (Prop_fdre_C_Q)         0.348     3.576 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.275     4.851    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X27Y143        LUT4 (Prop_lut4_I2_O)        0.249     5.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_16/O
                         net (fo=2, routed)           0.772     5.872    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[16]
    SLICE_X28Y144        LUT6 (Prop_lut6_I4_O)        0.275     6.147 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     6.147    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X28Y144        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     6.479 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.479    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X28Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.577 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.875     7.452    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X32Y146        LUT5 (Prop_lut5_I1_O)        0.107     7.559 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.498     8.056    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X32Y145        LUT6 (Prop_lut6_I2_O)        0.274     8.330 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     8.330    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X32Y145        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.332    34.332    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.409 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.401    35.810    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X32Y145        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.418    36.228    
                         clock uncertainty           -0.035    36.192    
    SLICE_X32Y145        FDRE (Setup_fdre_C_D)        0.032    36.224    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.224    
                         arrival time                          -8.330    
  -------------------------------------------------------------------
                         slack                                 27.894    

Slack (MET) :             27.964ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.002ns  (logic 1.683ns (33.645%)  route 3.319ns (66.355%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.810ns = ( 35.810 - 33.000 ) 
    Source Clock Delay      (SCD):    3.228ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.569     1.569    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     1.654 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.574     3.228    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X32Y145        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y145        FDRE (Prop_fdre_C_Q)         0.348     3.576 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.275     4.851    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X27Y143        LUT4 (Prop_lut4_I2_O)        0.249     5.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_16/O
                         net (fo=2, routed)           0.772     5.872    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[16]
    SLICE_X28Y144        LUT6 (Prop_lut6_I4_O)        0.275     6.147 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     6.147    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X28Y144        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     6.479 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.479    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X28Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.577 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.875     7.452    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X32Y146        LUT5 (Prop_lut5_I1_O)        0.107     7.559 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.397     7.956    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X32Y146        LUT3 (Prop_lut3_I1_O)        0.274     8.230 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     8.230    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X32Y146        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.332    34.332    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.409 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.401    35.810    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X32Y146        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.390    36.200    
                         clock uncertainty           -0.035    36.164    
    SLICE_X32Y146        FDRE (Setup_fdre_C_D)        0.030    36.194    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.194    
                         arrival time                          -8.230    
  -------------------------------------------------------------------
                         slack                                 27.964    

Slack (MET) :             27.974ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.995ns  (logic 1.683ns (33.696%)  route 3.312ns (66.304%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.810ns = ( 35.810 - 33.000 ) 
    Source Clock Delay      (SCD):    3.228ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.569     1.569    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     1.654 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.574     3.228    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X32Y145        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y145        FDRE (Prop_fdre_C_Q)         0.348     3.576 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.275     4.851    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X27Y143        LUT4 (Prop_lut4_I2_O)        0.249     5.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_16/O
                         net (fo=2, routed)           0.772     5.872    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[16]
    SLICE_X28Y144        LUT6 (Prop_lut6_I4_O)        0.275     6.147 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     6.147    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X28Y144        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     6.479 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.479    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X28Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.577 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.875     7.452    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X32Y146        LUT5 (Prop_lut5_I1_O)        0.107     7.559 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.390     7.948    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X32Y146        LUT3 (Prop_lut3_I1_O)        0.274     8.222 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     8.222    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X32Y146        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.332    34.332    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.409 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.401    35.810    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X32Y146        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.390    36.200    
                         clock uncertainty           -0.035    36.164    
    SLICE_X32Y146        FDRE (Setup_fdre_C_D)        0.032    36.196    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.196    
                         arrival time                          -8.222    
  -------------------------------------------------------------------
                         slack                                 27.974    

Slack (MET) :             28.051ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.915ns  (logic 1.683ns (34.240%)  route 3.232ns (65.760%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.810ns = ( 35.810 - 33.000 ) 
    Source Clock Delay      (SCD):    3.228ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.569     1.569    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     1.654 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.574     3.228    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X32Y145        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y145        FDRE (Prop_fdre_C_Q)         0.348     3.576 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.275     4.851    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X27Y143        LUT4 (Prop_lut4_I2_O)        0.249     5.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_16/O
                         net (fo=2, routed)           0.772     5.872    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[16]
    SLICE_X28Y144        LUT6 (Prop_lut6_I4_O)        0.275     6.147 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     6.147    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X28Y144        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     6.479 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.479    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X28Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.577 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.875     7.452    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X32Y146        LUT5 (Prop_lut5_I1_O)        0.107     7.559 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.310     7.869    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X32Y144        LUT3 (Prop_lut3_I1_O)        0.274     8.143 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000     8.143    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X32Y144        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.332    34.332    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.409 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.401    35.810    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X32Y144        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.390    36.200    
                         clock uncertainty           -0.035    36.164    
    SLICE_X32Y144        FDRE (Setup_fdre_C_D)        0.030    36.194    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         36.194    
                         arrival time                          -8.143    
  -------------------------------------------------------------------
                         slack                                 28.051    

Slack (MET) :             28.052ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.918ns  (logic 1.683ns (34.223%)  route 3.235ns (65.777%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.810ns = ( 35.810 - 33.000 ) 
    Source Clock Delay      (SCD):    3.228ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.569     1.569    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     1.654 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.574     3.228    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X32Y145        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y145        FDRE (Prop_fdre_C_Q)         0.348     3.576 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.275     4.851    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X27Y143        LUT4 (Prop_lut4_I2_O)        0.249     5.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_16/O
                         net (fo=2, routed)           0.772     5.872    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[16]
    SLICE_X28Y144        LUT6 (Prop_lut6_I4_O)        0.275     6.147 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     6.147    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X28Y144        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     6.479 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.479    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X28Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.577 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.875     7.452    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X32Y146        LUT5 (Prop_lut5_I1_O)        0.107     7.559 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.313     7.872    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X32Y144        LUT3 (Prop_lut3_I1_O)        0.274     8.146 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     8.146    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X32Y144        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.332    34.332    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.409 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.401    35.810    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X32Y144        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.390    36.200    
                         clock uncertainty           -0.035    36.164    
    SLICE_X32Y144        FDRE (Setup_fdre_C_D)        0.033    36.197    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.197    
                         arrival time                          -8.146    
  -------------------------------------------------------------------
                         slack                                 28.052    

Slack (MET) :             28.055ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.913ns  (logic 1.683ns (34.253%)  route 3.230ns (65.747%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.810ns = ( 35.810 - 33.000 ) 
    Source Clock Delay      (SCD):    3.228ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.569     1.569    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     1.654 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.574     3.228    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X32Y145        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y145        FDRE (Prop_fdre_C_Q)         0.348     3.576 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.275     4.851    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X27Y143        LUT4 (Prop_lut4_I2_O)        0.249     5.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_16/O
                         net (fo=2, routed)           0.772     5.872    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[16]
    SLICE_X28Y144        LUT6 (Prop_lut6_I4_O)        0.275     6.147 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     6.147    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X28Y144        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     6.479 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.479    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X28Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.577 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.875     7.452    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X32Y146        LUT5 (Prop_lut5_I1_O)        0.107     7.559 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.309     7.867    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X32Y144        LUT3 (Prop_lut3_I1_O)        0.274     8.141 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000     8.141    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X32Y144        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.332    34.332    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.409 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.401    35.810    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X32Y144        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.390    36.200    
                         clock uncertainty           -0.035    36.164    
    SLICE_X32Y144        FDRE (Setup_fdre_C_D)        0.032    36.196    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         36.196    
                         arrival time                          -8.141    
  -------------------------------------------------------------------
                         slack                                 28.055    

Slack (MET) :             28.056ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.913ns  (logic 1.683ns (34.256%)  route 3.230ns (65.744%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.810ns = ( 35.810 - 33.000 ) 
    Source Clock Delay      (SCD):    3.228ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.569     1.569    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     1.654 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.574     3.228    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X32Y145        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y145        FDRE (Prop_fdre_C_Q)         0.348     3.576 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.275     4.851    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X27Y143        LUT4 (Prop_lut4_I2_O)        0.249     5.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_16/O
                         net (fo=2, routed)           0.772     5.872    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[16]
    SLICE_X28Y144        LUT6 (Prop_lut6_I4_O)        0.275     6.147 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     6.147    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X28Y144        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     6.479 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.479    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X28Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.577 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.875     7.452    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X32Y146        LUT5 (Prop_lut5_I1_O)        0.107     7.559 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.308     7.867    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X32Y144        LUT3 (Prop_lut3_I1_O)        0.274     8.141 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000     8.141    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X32Y144        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.332    34.332    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.409 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.401    35.810    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X32Y144        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.390    36.200    
                         clock uncertainty           -0.035    36.164    
    SLICE_X32Y144        FDRE (Setup_fdre_C_D)        0.032    36.196    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         36.196    
                         arrival time                          -8.141    
  -------------------------------------------------------------------
                         slack                                 28.056    

Slack (MET) :             28.320ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.651ns  (logic 1.512ns (32.509%)  route 3.139ns (67.491%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.810ns = ( 35.810 - 33.000 ) 
    Source Clock Delay      (SCD):    3.228ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.569     1.569    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     1.654 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.574     3.228    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X32Y145        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y145        FDRE (Prop_fdre_C_Q)         0.348     3.576 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.275     4.851    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X27Y143        LUT4 (Prop_lut4_I2_O)        0.249     5.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_16/O
                         net (fo=2, routed)           0.772     5.872    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[16]
    SLICE_X28Y144        LUT6 (Prop_lut6_I4_O)        0.275     6.147 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     6.147    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X28Y144        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     6.479 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.479    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X28Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.577 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.750     7.326    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X33Y145        LUT6 (Prop_lut6_I5_O)        0.105     7.431 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2/O
                         net (fo=1, routed)           0.343     7.774    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2_n_0
    SLICE_X33Y145        LUT6 (Prop_lut6_I5_O)        0.105     7.879 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     7.879    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X33Y145        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.332    34.332    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.409 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.401    35.810    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y145        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.394    36.204    
                         clock uncertainty           -0.035    36.168    
    SLICE_X33Y145        FDRE (Setup_fdre_C_D)        0.030    36.198    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.198    
                         arrival time                          -7.879    
  -------------------------------------------------------------------
                         slack                                 28.320    

Slack (MET) :             28.358ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.576ns  (logic 0.866ns (18.924%)  route 3.710ns (81.076%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.809ns = ( 35.809 - 33.000 ) 
    Source Clock Delay      (SCD):    3.227ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.569     1.569    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     1.654 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.573     3.227    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X32Y142        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y142        FDRE (Prop_fdre_C_Q)         0.379     3.606 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/Q
                         net (fo=25, routed)          1.683     5.289    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/p_0_in_0
    SLICE_X61Y134        LUT5 (Prop_lut5_I1_O)        0.115     5.404 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/iTDO_i_6/O
                         net (fo=1, routed)           1.384     6.788    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTDO_reg_3
    SLICE_X35Y140        LUT6 (Prop_lut6_I0_O)        0.267     7.055 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTDO_i_4/O
                         net (fo=1, routed)           0.643     7.698    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTDO_i_4_n_0
    SLICE_X28Y141        LUT5 (Prop_lut5_I2_O)        0.105     7.803 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTDO_i_1/O
                         net (fo=1, routed)           0.000     7.803    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_next
    SLICE_X28Y141        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.332    34.332    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.409 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.400    35.809    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X28Y141        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/C
                         clock pessimism              0.356    36.165    
                         clock uncertainty           -0.035    36.129    
    SLICE_X28Y141        FDRE (Setup_fdre_C_D)        0.032    36.161    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg
  -------------------------------------------------------------------
                         required time                         36.161    
                         arrival time                          -7.803    
  -------------------------------------------------------------------
                         slack                                 28.358    

Slack (MET) :             28.615ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.021ns  (logic 0.589ns (14.649%)  route 3.432ns (85.351%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.794ns = ( 35.794 - 33.000 ) 
    Source Clock Delay      (SCD):    3.227ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.569     1.569    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     1.654 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.573     3.227    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X32Y142        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y142        FDRE (Prop_fdre_C_Q)         0.379     3.606 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/Q
                         net (fo=25, routed)          1.683     5.289    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/p_0_in_0
    SLICE_X61Y134        LUT3 (Prop_lut3_I2_O)        0.105     5.394 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst_i_2/O
                         net (fo=10, routed)          0.938     6.331    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X66Y133        LUT4 (Prop_lut4_I1_O)        0.105     6.436 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=24, routed)          0.811     7.248    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_0[0]
    SLICE_X60Y132        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.332    34.332    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.409 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.385    35.794    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X60Y132        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/C
                         clock pessimism              0.272    36.066    
                         clock uncertainty           -0.035    36.031    
    SLICE_X60Y132        FDRE (Setup_fdre_C_CE)      -0.168    35.863    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]
  -------------------------------------------------------------------
                         required time                         35.863    
                         arrival time                          -7.248    
  -------------------------------------------------------------------
                         slack                                 28.615    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.002%)  route 0.120ns (45.998%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.789ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.726     0.726    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.752 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.640     1.392    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X35Y135        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y135        FDCE (Prop_fdce_C_Q)         0.141     1.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/Q
                         net (fo=2, routed)           0.120     1.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIA0
    SLICE_X34Y136        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.846     0.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.914     1.789    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X34Y136        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.382     1.407    
    SLICE_X34Y136        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.554    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.653    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.790ns
    Source Clock Delay      (SCD):    1.391ns
    Clock Pessimism Removal (CPR):    0.399ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.726     0.726    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.752 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.639     1.391    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X57Y140        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y140        FDRE (Prop_fdre_C_Q)         0.141     1.532 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[7]/Q
                         net (fo=2, routed)           0.055     1.587    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[7]
    SLICE_X57Y140        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.846     0.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.915     1.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X57Y140        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]/C
                         clock pessimism             -0.399     1.391    
    SLICE_X57Y140        FDRE (Hold_fdre_C_D)         0.076     1.467    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.467    
                         arrival time                           1.587    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.782ns
    Source Clock Delay      (SCD):    1.386ns
    Clock Pessimism Removal (CPR):    0.396ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.726     0.726    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.752 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.634     1.386    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X65Y132        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y132        FDCE (Prop_fdce_C_Q)         0.141     1.527 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.055     1.582    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X65Y132        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.846     0.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.907     1.782    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X65Y132        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.396     1.386    
    SLICE_X65Y132        FDCE (Hold_fdce_C_D)         0.075     1.461    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.461    
                         arrival time                           1.582    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.790ns
    Source Clock Delay      (SCD):    1.391ns
    Clock Pessimism Removal (CPR):    0.399ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.726     0.726    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.752 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.639     1.391    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X57Y140        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y140        FDRE (Prop_fdre_C_Q)         0.141     1.532 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11]/Q
                         net (fo=2, routed)           0.055     1.587    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[11]
    SLICE_X57Y140        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.846     0.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.915     1.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X57Y140        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/C
                         clock pessimism             -0.399     1.391    
    SLICE_X57Y140        FDRE (Hold_fdre_C_D)         0.075     1.466    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.466    
                         arrival time                           1.587    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.789ns
    Source Clock Delay      (SCD):    1.390ns
    Clock Pessimism Removal (CPR):    0.399ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.726     0.726    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.752 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.638     1.390    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X57Y139        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y139        FDRE (Prop_fdre_C_Q)         0.141     1.531 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]/Q
                         net (fo=2, routed)           0.055     1.586    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[13]
    SLICE_X57Y139        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.846     0.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.914     1.789    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X57Y139        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]/C
                         clock pessimism             -0.399     1.390    
    SLICE_X57Y139        FDRE (Hold_fdre_C_D)         0.075     1.465    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.465    
                         arrival time                           1.586    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.789ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    0.397ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.726     0.726    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.752 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.640     1.392    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X37Y136        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y136        FDRE (Prop_fdre_C_Q)         0.141     1.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[11]/Q
                         net (fo=2, routed)           0.055     1.588    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[11]
    SLICE_X37Y136        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.846     0.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.914     1.789    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X37Y136        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/C
                         clock pessimism             -0.397     1.392    
    SLICE_X37Y136        FDRE (Hold_fdre_C_D)         0.075     1.467    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.467    
                         arrival time                           1.588    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.784ns
    Source Clock Delay      (SCD):    1.387ns
    Clock Pessimism Removal (CPR):    0.397ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.726     0.726    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.752 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.635     1.387    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X63Y134        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y134        FDPE (Prop_fdpe_C_Q)         0.141     1.528 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.055     1.583    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg1
    SLICE_X63Y134        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.846     0.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.909     1.784    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X63Y134        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.397     1.387    
    SLICE_X63Y134        FDPE (Hold_fdpe_C_D)         0.075     1.462    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.462    
                         arrival time                           1.583    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.789ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    0.397ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.726     0.726    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.752 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.640     1.392    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X33Y135        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y135        FDCE (Prop_fdce_C_Q)         0.141     1.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.055     1.588    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X33Y135        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.846     0.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.914     1.789    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X33Y135        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.397     1.392    
    SLICE_X33Y135        FDCE (Hold_fdce_C_D)         0.075     1.467    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.467    
                         arrival time                           1.588    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.789ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    0.397ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.726     0.726    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.752 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.640     1.392    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X29Y136        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y136        FDPE (Prop_fdpe_C_Q)         0.141     1.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/Q
                         net (fo=1, routed)           0.055     1.588    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_wr_reg1
    SLICE_X29Y136        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.846     0.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.914     1.789    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X29Y136        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.397     1.392    
    SLICE_X29Y136        FDPE (Hold_fdpe_C_D)         0.075     1.467    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.467    
                         arrival time                           1.588    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.141ns (30.120%)  route 0.327ns (69.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.789ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.726     0.726    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.752 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.640     1.392    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X31Y135        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y135        FDCE (Prop_fdce_C_Q)         0.141     1.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=25, routed)          0.327     1.860    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD0
    SLICE_X34Y136        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.846     0.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.914     1.789    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X34Y136        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.361     1.428    
    SLICE_X34Y136        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.738    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.592         33.000      31.408     BUFGCTRL_X0Y2  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X35Y144  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X34Y146  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X34Y146  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X34Y146  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X35Y146  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X35Y146  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X35Y146  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X35Y146  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[16]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X34Y145  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[17]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X34Y135  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X34Y135  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X34Y135  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X34Y135  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X34Y135  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X34Y135  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X34Y135  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X34Y135  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X34Y135  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X34Y135  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X34Y135  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X34Y135  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X34Y135  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X34Y135  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X34Y135  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X34Y135  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X34Y135  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X34Y135  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X34Y135  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X34Y135  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_125_scalp_zynqps_sys_clock_0

Setup :            0  Failing Endpoints,  Worst Slack       31.942ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.942ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_scalp_zynqps_sys_clock_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.848ns  (logic 0.348ns (41.023%)  route 0.500ns (58.977%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y132                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X64Y132        FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.500     0.848    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X64Y135        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X64Y135        FDCE (Setup_fdce_C_D)       -0.210    32.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.790    
                         arrival time                          -0.848    
  -------------------------------------------------------------------
                         slack                                 31.942    

Slack (MET) :             32.062ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_scalp_zynqps_sys_clock_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.865ns  (logic 0.379ns (43.831%)  route 0.486ns (56.169%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y132                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X65Y132        FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.486     0.865    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X63Y132        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X63Y132        FDCE (Setup_fdce_C_D)       -0.073    32.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.927    
                         arrival time                          -0.865    
  -------------------------------------------------------------------
                         slack                                 32.062    

Slack (MET) :             32.080ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_scalp_zynqps_sys_clock_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.845ns  (logic 0.379ns (44.833%)  route 0.466ns (55.167%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y136                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X32Y136        FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.466     0.845    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X33Y136        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X33Y136        FDCE (Setup_fdce_C_D)       -0.075    32.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.925    
                         arrival time                          -0.845    
  -------------------------------------------------------------------
                         slack                                 32.080    

Slack (MET) :             32.087ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_scalp_zynqps_sys_clock_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.704ns  (logic 0.348ns (49.432%)  route 0.356ns (50.568%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y132                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X65Y132        FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.356     0.704    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X64Y135        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X64Y135        FDCE (Setup_fdce_C_D)       -0.209    32.791    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.791    
                         arrival time                          -0.704    
  -------------------------------------------------------------------
                         slack                                 32.087    

Slack (MET) :             32.089ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_scalp_zynqps_sys_clock_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.701ns  (logic 0.348ns (49.647%)  route 0.353ns (50.353%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y136                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X32Y136        FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.353     0.701    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X33Y137        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X33Y137        FDCE (Setup_fdce_C_D)       -0.210    32.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.790    
                         arrival time                          -0.701    
  -------------------------------------------------------------------
                         slack                                 32.089    

Slack (MET) :             32.091ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_scalp_zynqps_sys_clock_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.836ns  (logic 0.379ns (45.317%)  route 0.457ns (54.683%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y136                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X32Y136        FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.457     0.836    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X33Y136        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X33Y136        FDCE (Setup_fdce_C_D)       -0.073    32.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.927    
                         arrival time                          -0.836    
  -------------------------------------------------------------------
                         slack                                 32.091    

Slack (MET) :             32.178ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_scalp_zynqps_sys_clock_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.747ns  (logic 0.379ns (50.703%)  route 0.368ns (49.297%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y132                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X64Y132        FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.368     0.747    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X63Y132        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X63Y132        FDCE (Setup_fdce_C_D)       -0.075    32.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.925    
                         arrival time                          -0.747    
  -------------------------------------------------------------------
                         slack                                 32.178    

Slack (MET) :             32.204ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_scalp_zynqps_sys_clock_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.721ns  (logic 0.379ns (52.576%)  route 0.342ns (47.424%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y136                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X32Y136        FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.342     0.721    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X33Y137        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X33Y137        FDCE (Setup_fdce_C_D)       -0.075    32.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.925    
                         arrival time                          -0.721    
  -------------------------------------------------------------------
                         slack                                 32.204    





---------------------------------------------------------------------------------------------------
From Clock:  clk_125_scalp_zynqps_sys_clock_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack        6.731ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.731ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.062ns  (logic 0.348ns (32.769%)  route 0.714ns (67.231%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y136                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X35Y136        FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.714     1.062    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X33Y135        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X33Y135        FDCE (Setup_fdce_C_D)       -0.207     7.793    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          7.793    
                         arrival time                          -1.062    
  -------------------------------------------------------------------
                         slack                                  6.731    

Slack (MET) :             6.971ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.821ns  (logic 0.348ns (42.377%)  route 0.473ns (57.623%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y132                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X63Y132        FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.473     0.821    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X64Y132        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X64Y132        FDCE (Setup_fdce_C_D)       -0.208     7.792    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          7.792    
                         arrival time                          -0.821    
  -------------------------------------------------------------------
                         slack                                  6.971    

Slack (MET) :             7.055ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.870ns  (logic 0.379ns (43.588%)  route 0.491ns (56.412%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y132                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X63Y132        FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.491     0.870    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X64Y132        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X64Y132        FDCE (Setup_fdce_C_D)       -0.075     7.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -0.870    
  -------------------------------------------------------------------
                         slack                                  7.055    

Slack (MET) :             7.070ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.720ns  (logic 0.348ns (48.346%)  route 0.372ns (51.654%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y132                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X63Y132        FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.372     0.720    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X64Y132        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X64Y132        FDCE (Setup_fdce_C_D)       -0.210     7.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          7.790    
                         arrival time                          -0.720    
  -------------------------------------------------------------------
                         slack                                  7.070    

Slack (MET) :             7.085ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.840ns  (logic 0.379ns (45.126%)  route 0.461ns (54.874%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y132                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X63Y132        FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.461     0.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X65Y132        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X65Y132        FDCE (Setup_fdce_C_D)       -0.075     7.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -0.840    
  -------------------------------------------------------------------
                         slack                                  7.085    

Slack (MET) :             7.095ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.693ns  (logic 0.348ns (50.245%)  route 0.345ns (49.755%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y136                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X35Y136        FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.345     0.693    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X33Y135        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X33Y135        FDCE (Setup_fdce_C_D)       -0.212     7.788    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          7.788    
                         arrival time                          -0.693    
  -------------------------------------------------------------------
                         slack                                  7.095    

Slack (MET) :             7.101ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.866ns  (logic 0.379ns (43.783%)  route 0.487ns (56.217%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y136                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X33Y136        FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.487     0.866    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X30Y135        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X30Y135        FDCE (Setup_fdce_C_D)       -0.033     7.967    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          7.967    
                         arrival time                          -0.866    
  -------------------------------------------------------------------
                         slack                                  7.101    

Slack (MET) :             7.221ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.746ns  (logic 0.379ns (50.830%)  route 0.367ns (49.170%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y136                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X35Y136        FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.367     0.746    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X30Y136        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X30Y136        FDCE (Setup_fdce_C_D)       -0.033     7.967    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          7.967    
                         arrival time                          -0.746    
  -------------------------------------------------------------------
                         slack                                  7.221    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_125_scalp_zynqps_sys_clock_0
  To Clock:  clk_125_scalp_zynqps_sys_clock_0

Setup :            0  Failing Endpoints,  Worst Slack        2.860ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.149ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.860ns  (required time - arrival time)
  Source:                 PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PLxB.PwmLedsxB.PwmRed2xI/CountxB.ClkCounterxD_reg[1]/CLR
                            (recovery check against rising-edge clock clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125_scalp_zynqps_sys_clock_0 rise@8.000ns - clk_125_scalp_zynqps_sys_clock_0 rise@0.000ns)
  Data Path Delay:        4.591ns  (logic 0.484ns (10.543%)  route 4.107ns (89.457%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.362ns = ( 10.362 - 8.000 ) 
    Source Clock Delay      (SCD):    2.636ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.992     0.992    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.077 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.659     2.736    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.579    -0.843 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.835     0.992    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.077 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        1.559     2.636    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X63Y112        FDRE                                         r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y112        FDRE (Prop_fdre_C_Q)         0.379     3.015 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=40, routed)          1.934     4.949    PLxB.PwmLedsxB.PwmRed1xI/FirmwareIDAxixDIO[ResetxR][RstxRAN]
    SLICE_X55Y109        LUT1 (Prop_lut1_I0_O)        0.105     5.054 f  PLxB.PwmLedsxB.PwmRed1xI/PwmxB.PwmCounterxD[7]_i_3/O
                         net (fo=102, routed)         2.173     7.227    PLxB.PwmLedsxB.PwmRed2xI/CountxB.ClkCounterxD_reg[7]_0
    SLICE_X27Y117        FDCE                                         f  PLxB.PwmLedsxB.PwmRed2xI/CountxB.ClkCounterxD_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.899     8.899    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     8.976 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.477    10.452    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219     7.233 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.665     8.899    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     8.976 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        1.387    10.362    PLxB.PwmLedsxB.PwmRed2xI/FirmwareIDAxixDIO[ClockxC][ClkxC]
    SLICE_X27Y117        FDCE                                         r  PLxB.PwmLedsxB.PwmRed2xI/CountxB.ClkCounterxD_reg[1]/C
                         clock pessimism              0.129    10.491    
                         clock uncertainty           -0.073    10.418    
    SLICE_X27Y117        FDCE (Recov_fdce_C_CLR)     -0.331    10.087    PLxB.PwmLedsxB.PwmRed2xI/CountxB.ClkCounterxD_reg[1]
  -------------------------------------------------------------------
                         required time                         10.087    
                         arrival time                          -7.227    
  -------------------------------------------------------------------
                         slack                                  2.860    

Slack (MET) :             2.860ns  (required time - arrival time)
  Source:                 PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PLxB.PwmLedsxB.PwmRed2xI/CountxB.ClkCounterxD_reg[4]/CLR
                            (recovery check against rising-edge clock clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125_scalp_zynqps_sys_clock_0 rise@8.000ns - clk_125_scalp_zynqps_sys_clock_0 rise@0.000ns)
  Data Path Delay:        4.591ns  (logic 0.484ns (10.543%)  route 4.107ns (89.457%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.362ns = ( 10.362 - 8.000 ) 
    Source Clock Delay      (SCD):    2.636ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.992     0.992    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.077 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.659     2.736    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.579    -0.843 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.835     0.992    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.077 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        1.559     2.636    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X63Y112        FDRE                                         r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y112        FDRE (Prop_fdre_C_Q)         0.379     3.015 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=40, routed)          1.934     4.949    PLxB.PwmLedsxB.PwmRed1xI/FirmwareIDAxixDIO[ResetxR][RstxRAN]
    SLICE_X55Y109        LUT1 (Prop_lut1_I0_O)        0.105     5.054 f  PLxB.PwmLedsxB.PwmRed1xI/PwmxB.PwmCounterxD[7]_i_3/O
                         net (fo=102, routed)         2.173     7.227    PLxB.PwmLedsxB.PwmRed2xI/CountxB.ClkCounterxD_reg[7]_0
    SLICE_X27Y117        FDCE                                         f  PLxB.PwmLedsxB.PwmRed2xI/CountxB.ClkCounterxD_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.899     8.899    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     8.976 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.477    10.452    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219     7.233 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.665     8.899    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     8.976 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        1.387    10.362    PLxB.PwmLedsxB.PwmRed2xI/FirmwareIDAxixDIO[ClockxC][ClkxC]
    SLICE_X27Y117        FDCE                                         r  PLxB.PwmLedsxB.PwmRed2xI/CountxB.ClkCounterxD_reg[4]/C
                         clock pessimism              0.129    10.491    
                         clock uncertainty           -0.073    10.418    
    SLICE_X27Y117        FDCE (Recov_fdce_C_CLR)     -0.331    10.087    PLxB.PwmLedsxB.PwmRed2xI/CountxB.ClkCounterxD_reg[4]
  -------------------------------------------------------------------
                         required time                         10.087    
                         arrival time                          -7.227    
  -------------------------------------------------------------------
                         slack                                  2.860    

Slack (MET) :             2.860ns  (required time - arrival time)
  Source:                 PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PLxB.PwmLedsxB.PwmRed2xI/CountxB.ClkCounterxD_reg[6]/CLR
                            (recovery check against rising-edge clock clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125_scalp_zynqps_sys_clock_0 rise@8.000ns - clk_125_scalp_zynqps_sys_clock_0 rise@0.000ns)
  Data Path Delay:        4.591ns  (logic 0.484ns (10.543%)  route 4.107ns (89.457%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.362ns = ( 10.362 - 8.000 ) 
    Source Clock Delay      (SCD):    2.636ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.992     0.992    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.077 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.659     2.736    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.579    -0.843 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.835     0.992    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.077 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        1.559     2.636    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X63Y112        FDRE                                         r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y112        FDRE (Prop_fdre_C_Q)         0.379     3.015 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=40, routed)          1.934     4.949    PLxB.PwmLedsxB.PwmRed1xI/FirmwareIDAxixDIO[ResetxR][RstxRAN]
    SLICE_X55Y109        LUT1 (Prop_lut1_I0_O)        0.105     5.054 f  PLxB.PwmLedsxB.PwmRed1xI/PwmxB.PwmCounterxD[7]_i_3/O
                         net (fo=102, routed)         2.173     7.227    PLxB.PwmLedsxB.PwmRed2xI/CountxB.ClkCounterxD_reg[7]_0
    SLICE_X27Y117        FDCE                                         f  PLxB.PwmLedsxB.PwmRed2xI/CountxB.ClkCounterxD_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.899     8.899    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     8.976 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.477    10.452    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219     7.233 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.665     8.899    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     8.976 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        1.387    10.362    PLxB.PwmLedsxB.PwmRed2xI/FirmwareIDAxixDIO[ClockxC][ClkxC]
    SLICE_X27Y117        FDCE                                         r  PLxB.PwmLedsxB.PwmRed2xI/CountxB.ClkCounterxD_reg[6]/C
                         clock pessimism              0.129    10.491    
                         clock uncertainty           -0.073    10.418    
    SLICE_X27Y117        FDCE (Recov_fdce_C_CLR)     -0.331    10.087    PLxB.PwmLedsxB.PwmRed2xI/CountxB.ClkCounterxD_reg[6]
  -------------------------------------------------------------------
                         required time                         10.087    
                         arrival time                          -7.227    
  -------------------------------------------------------------------
                         slack                                  2.860    

Slack (MET) :             2.860ns  (required time - arrival time)
  Source:                 PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PLxB.PwmLedsxB.PwmRed2xI/CountxB.ClkCounterxD_reg[7]/CLR
                            (recovery check against rising-edge clock clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125_scalp_zynqps_sys_clock_0 rise@8.000ns - clk_125_scalp_zynqps_sys_clock_0 rise@0.000ns)
  Data Path Delay:        4.591ns  (logic 0.484ns (10.543%)  route 4.107ns (89.457%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.362ns = ( 10.362 - 8.000 ) 
    Source Clock Delay      (SCD):    2.636ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.992     0.992    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.077 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.659     2.736    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.579    -0.843 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.835     0.992    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.077 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        1.559     2.636    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X63Y112        FDRE                                         r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y112        FDRE (Prop_fdre_C_Q)         0.379     3.015 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=40, routed)          1.934     4.949    PLxB.PwmLedsxB.PwmRed1xI/FirmwareIDAxixDIO[ResetxR][RstxRAN]
    SLICE_X55Y109        LUT1 (Prop_lut1_I0_O)        0.105     5.054 f  PLxB.PwmLedsxB.PwmRed1xI/PwmxB.PwmCounterxD[7]_i_3/O
                         net (fo=102, routed)         2.173     7.227    PLxB.PwmLedsxB.PwmRed2xI/CountxB.ClkCounterxD_reg[7]_0
    SLICE_X27Y117        FDCE                                         f  PLxB.PwmLedsxB.PwmRed2xI/CountxB.ClkCounterxD_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.899     8.899    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     8.976 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.477    10.452    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219     7.233 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.665     8.899    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     8.976 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        1.387    10.362    PLxB.PwmLedsxB.PwmRed2xI/FirmwareIDAxixDIO[ClockxC][ClkxC]
    SLICE_X27Y117        FDCE                                         r  PLxB.PwmLedsxB.PwmRed2xI/CountxB.ClkCounterxD_reg[7]/C
                         clock pessimism              0.129    10.491    
                         clock uncertainty           -0.073    10.418    
    SLICE_X27Y117        FDCE (Recov_fdce_C_CLR)     -0.331    10.087    PLxB.PwmLedsxB.PwmRed2xI/CountxB.ClkCounterxD_reg[7]
  -------------------------------------------------------------------
                         required time                         10.087    
                         arrival time                          -7.227    
  -------------------------------------------------------------------
                         slack                                  2.860    

Slack (MET) :             2.899ns  (required time - arrival time)
  Source:                 PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PLxB.PwmLedsxB.PwmRed2xI/CountxB.ClkCounterxD_reg[3]/CLR
                            (recovery check against rising-edge clock clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125_scalp_zynqps_sys_clock_0 rise@8.000ns - clk_125_scalp_zynqps_sys_clock_0 rise@0.000ns)
  Data Path Delay:        4.591ns  (logic 0.484ns (10.543%)  route 4.107ns (89.457%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.362ns = ( 10.362 - 8.000 ) 
    Source Clock Delay      (SCD):    2.636ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.992     0.992    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.077 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.659     2.736    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.579    -0.843 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.835     0.992    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.077 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        1.559     2.636    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X63Y112        FDRE                                         r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y112        FDRE (Prop_fdre_C_Q)         0.379     3.015 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=40, routed)          1.934     4.949    PLxB.PwmLedsxB.PwmRed1xI/FirmwareIDAxixDIO[ResetxR][RstxRAN]
    SLICE_X55Y109        LUT1 (Prop_lut1_I0_O)        0.105     5.054 f  PLxB.PwmLedsxB.PwmRed1xI/PwmxB.PwmCounterxD[7]_i_3/O
                         net (fo=102, routed)         2.173     7.227    PLxB.PwmLedsxB.PwmRed2xI/CountxB.ClkCounterxD_reg[7]_0
    SLICE_X26Y117        FDCE                                         f  PLxB.PwmLedsxB.PwmRed2xI/CountxB.ClkCounterxD_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.899     8.899    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     8.976 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.477    10.452    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219     7.233 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.665     8.899    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     8.976 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        1.387    10.362    PLxB.PwmLedsxB.PwmRed2xI/FirmwareIDAxixDIO[ClockxC][ClkxC]
    SLICE_X26Y117        FDCE                                         r  PLxB.PwmLedsxB.PwmRed2xI/CountxB.ClkCounterxD_reg[3]/C
                         clock pessimism              0.129    10.491    
                         clock uncertainty           -0.073    10.418    
    SLICE_X26Y117        FDCE (Recov_fdce_C_CLR)     -0.292    10.126    PLxB.PwmLedsxB.PwmRed2xI/CountxB.ClkCounterxD_reg[3]
  -------------------------------------------------------------------
                         required time                         10.126    
                         arrival time                          -7.227    
  -------------------------------------------------------------------
                         slack                                  2.899    

Slack (MET) :             2.933ns  (required time - arrival time)
  Source:                 PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PLxB.PwmLedsxB.PwmRed2xI/CountxB.ClkCounterxD_reg[0]/CLR
                            (recovery check against rising-edge clock clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125_scalp_zynqps_sys_clock_0 rise@8.000ns - clk_125_scalp_zynqps_sys_clock_0 rise@0.000ns)
  Data Path Delay:        4.591ns  (logic 0.484ns (10.543%)  route 4.107ns (89.457%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.362ns = ( 10.362 - 8.000 ) 
    Source Clock Delay      (SCD):    2.636ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.992     0.992    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.077 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.659     2.736    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.579    -0.843 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.835     0.992    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.077 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        1.559     2.636    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X63Y112        FDRE                                         r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y112        FDRE (Prop_fdre_C_Q)         0.379     3.015 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=40, routed)          1.934     4.949    PLxB.PwmLedsxB.PwmRed1xI/FirmwareIDAxixDIO[ResetxR][RstxRAN]
    SLICE_X55Y109        LUT1 (Prop_lut1_I0_O)        0.105     5.054 f  PLxB.PwmLedsxB.PwmRed1xI/PwmxB.PwmCounterxD[7]_i_3/O
                         net (fo=102, routed)         2.173     7.227    PLxB.PwmLedsxB.PwmRed2xI/CountxB.ClkCounterxD_reg[7]_0
    SLICE_X26Y117        FDCE                                         f  PLxB.PwmLedsxB.PwmRed2xI/CountxB.ClkCounterxD_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.899     8.899    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     8.976 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.477    10.452    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219     7.233 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.665     8.899    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     8.976 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        1.387    10.362    PLxB.PwmLedsxB.PwmRed2xI/FirmwareIDAxixDIO[ClockxC][ClkxC]
    SLICE_X26Y117        FDCE                                         r  PLxB.PwmLedsxB.PwmRed2xI/CountxB.ClkCounterxD_reg[0]/C
                         clock pessimism              0.129    10.491    
                         clock uncertainty           -0.073    10.418    
    SLICE_X26Y117        FDCE (Recov_fdce_C_CLR)     -0.258    10.160    PLxB.PwmLedsxB.PwmRed2xI/CountxB.ClkCounterxD_reg[0]
  -------------------------------------------------------------------
                         required time                         10.160    
                         arrival time                          -7.227    
  -------------------------------------------------------------------
                         slack                                  2.933    

Slack (MET) :             2.933ns  (required time - arrival time)
  Source:                 PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PLxB.PwmLedsxB.PwmRed2xI/CountxB.ClkCounterxD_reg[2]/CLR
                            (recovery check against rising-edge clock clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125_scalp_zynqps_sys_clock_0 rise@8.000ns - clk_125_scalp_zynqps_sys_clock_0 rise@0.000ns)
  Data Path Delay:        4.591ns  (logic 0.484ns (10.543%)  route 4.107ns (89.457%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.362ns = ( 10.362 - 8.000 ) 
    Source Clock Delay      (SCD):    2.636ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.992     0.992    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.077 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.659     2.736    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.579    -0.843 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.835     0.992    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.077 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        1.559     2.636    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X63Y112        FDRE                                         r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y112        FDRE (Prop_fdre_C_Q)         0.379     3.015 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=40, routed)          1.934     4.949    PLxB.PwmLedsxB.PwmRed1xI/FirmwareIDAxixDIO[ResetxR][RstxRAN]
    SLICE_X55Y109        LUT1 (Prop_lut1_I0_O)        0.105     5.054 f  PLxB.PwmLedsxB.PwmRed1xI/PwmxB.PwmCounterxD[7]_i_3/O
                         net (fo=102, routed)         2.173     7.227    PLxB.PwmLedsxB.PwmRed2xI/CountxB.ClkCounterxD_reg[7]_0
    SLICE_X26Y117        FDCE                                         f  PLxB.PwmLedsxB.PwmRed2xI/CountxB.ClkCounterxD_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.899     8.899    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     8.976 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.477    10.452    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219     7.233 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.665     8.899    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     8.976 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        1.387    10.362    PLxB.PwmLedsxB.PwmRed2xI/FirmwareIDAxixDIO[ClockxC][ClkxC]
    SLICE_X26Y117        FDCE                                         r  PLxB.PwmLedsxB.PwmRed2xI/CountxB.ClkCounterxD_reg[2]/C
                         clock pessimism              0.129    10.491    
                         clock uncertainty           -0.073    10.418    
    SLICE_X26Y117        FDCE (Recov_fdce_C_CLR)     -0.258    10.160    PLxB.PwmLedsxB.PwmRed2xI/CountxB.ClkCounterxD_reg[2]
  -------------------------------------------------------------------
                         required time                         10.160    
                         arrival time                          -7.227    
  -------------------------------------------------------------------
                         slack                                  2.933    

Slack (MET) :             2.933ns  (required time - arrival time)
  Source:                 PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PLxB.PwmLedsxB.PwmRed2xI/CountxB.ClkCounterxD_reg[5]/CLR
                            (recovery check against rising-edge clock clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125_scalp_zynqps_sys_clock_0 rise@8.000ns - clk_125_scalp_zynqps_sys_clock_0 rise@0.000ns)
  Data Path Delay:        4.591ns  (logic 0.484ns (10.543%)  route 4.107ns (89.457%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.362ns = ( 10.362 - 8.000 ) 
    Source Clock Delay      (SCD):    2.636ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.992     0.992    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.077 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.659     2.736    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.579    -0.843 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.835     0.992    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.077 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        1.559     2.636    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X63Y112        FDRE                                         r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y112        FDRE (Prop_fdre_C_Q)         0.379     3.015 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=40, routed)          1.934     4.949    PLxB.PwmLedsxB.PwmRed1xI/FirmwareIDAxixDIO[ResetxR][RstxRAN]
    SLICE_X55Y109        LUT1 (Prop_lut1_I0_O)        0.105     5.054 f  PLxB.PwmLedsxB.PwmRed1xI/PwmxB.PwmCounterxD[7]_i_3/O
                         net (fo=102, routed)         2.173     7.227    PLxB.PwmLedsxB.PwmRed2xI/CountxB.ClkCounterxD_reg[7]_0
    SLICE_X26Y117        FDCE                                         f  PLxB.PwmLedsxB.PwmRed2xI/CountxB.ClkCounterxD_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.899     8.899    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     8.976 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.477    10.452    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219     7.233 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.665     8.899    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     8.976 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        1.387    10.362    PLxB.PwmLedsxB.PwmRed2xI/FirmwareIDAxixDIO[ClockxC][ClkxC]
    SLICE_X26Y117        FDCE                                         r  PLxB.PwmLedsxB.PwmRed2xI/CountxB.ClkCounterxD_reg[5]/C
                         clock pessimism              0.129    10.491    
                         clock uncertainty           -0.073    10.418    
    SLICE_X26Y117        FDCE (Recov_fdce_C_CLR)     -0.258    10.160    PLxB.PwmLedsxB.PwmRed2xI/CountxB.ClkCounterxD_reg[5]
  -------------------------------------------------------------------
                         required time                         10.160    
                         arrival time                          -7.227    
  -------------------------------------------------------------------
                         slack                                  2.933    

Slack (MET) :             2.987ns  (required time - arrival time)
  Source:                 PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PLxB.PwmLedsxB.PwmRed1xI/CountxB.ClkCounterxD_reg[1]/CLR
                            (recovery check against rising-edge clock clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125_scalp_zynqps_sys_clock_0 rise@8.000ns - clk_125_scalp_zynqps_sys_clock_0 rise@0.000ns)
  Data Path Delay:        4.469ns  (logic 0.484ns (10.831%)  route 3.985ns (89.169%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.367ns = ( 10.367 - 8.000 ) 
    Source Clock Delay      (SCD):    2.636ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.992     0.992    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.077 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.659     2.736    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.579    -0.843 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.835     0.992    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.077 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        1.559     2.636    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X63Y112        FDRE                                         r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y112        FDRE (Prop_fdre_C_Q)         0.379     3.015 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=40, routed)          1.934     4.949    PLxB.PwmLedsxB.PwmRed1xI/FirmwareIDAxixDIO[ResetxR][RstxRAN]
    SLICE_X55Y109        LUT1 (Prop_lut1_I0_O)        0.105     5.054 f  PLxB.PwmLedsxB.PwmRed1xI/PwmxB.PwmCounterxD[7]_i_3/O
                         net (fo=102, routed)         2.051     7.105    PLxB.PwmLedsxB.PwmRed1xI/bbstub_SAxiMstRstxRANO
    SLICE_X28Y117        FDCE                                         f  PLxB.PwmLedsxB.PwmRed1xI/CountxB.ClkCounterxD_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.899     8.899    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     8.976 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.477    10.452    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219     7.233 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.665     8.899    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     8.976 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        1.392    10.367    PLxB.PwmLedsxB.PwmRed1xI/FirmwareIDAxixDIO[ClockxC][ClkxC]
    SLICE_X28Y117        FDCE                                         r  PLxB.PwmLedsxB.PwmRed1xI/CountxB.ClkCounterxD_reg[1]/C
                         clock pessimism              0.129    10.496    
                         clock uncertainty           -0.073    10.423    
    SLICE_X28Y117        FDCE (Recov_fdce_C_CLR)     -0.331    10.092    PLxB.PwmLedsxB.PwmRed1xI/CountxB.ClkCounterxD_reg[1]
  -------------------------------------------------------------------
                         required time                         10.092    
                         arrival time                          -7.105    
  -------------------------------------------------------------------
                         slack                                  2.987    

Slack (MET) :             2.987ns  (required time - arrival time)
  Source:                 PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PLxB.PwmLedsxB.PwmRed1xI/CountxB.ClkCounterxD_reg[5]/CLR
                            (recovery check against rising-edge clock clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125_scalp_zynqps_sys_clock_0 rise@8.000ns - clk_125_scalp_zynqps_sys_clock_0 rise@0.000ns)
  Data Path Delay:        4.469ns  (logic 0.484ns (10.831%)  route 3.985ns (89.169%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.367ns = ( 10.367 - 8.000 ) 
    Source Clock Delay      (SCD):    2.636ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.992     0.992    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.077 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.659     2.736    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.579    -0.843 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.835     0.992    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.077 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        1.559     2.636    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X63Y112        FDRE                                         r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y112        FDRE (Prop_fdre_C_Q)         0.379     3.015 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=40, routed)          1.934     4.949    PLxB.PwmLedsxB.PwmRed1xI/FirmwareIDAxixDIO[ResetxR][RstxRAN]
    SLICE_X55Y109        LUT1 (Prop_lut1_I0_O)        0.105     5.054 f  PLxB.PwmLedsxB.PwmRed1xI/PwmxB.PwmCounterxD[7]_i_3/O
                         net (fo=102, routed)         2.051     7.105    PLxB.PwmLedsxB.PwmRed1xI/bbstub_SAxiMstRstxRANO
    SLICE_X28Y117        FDCE                                         f  PLxB.PwmLedsxB.PwmRed1xI/CountxB.ClkCounterxD_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.899     8.899    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     8.976 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.477    10.452    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219     7.233 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.665     8.899    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     8.976 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        1.392    10.367    PLxB.PwmLedsxB.PwmRed1xI/FirmwareIDAxixDIO[ClockxC][ClkxC]
    SLICE_X28Y117        FDCE                                         r  PLxB.PwmLedsxB.PwmRed1xI/CountxB.ClkCounterxD_reg[5]/C
                         clock pessimism              0.129    10.496    
                         clock uncertainty           -0.073    10.423    
    SLICE_X28Y117        FDCE (Recov_fdce_C_CLR)     -0.331    10.092    PLxB.PwmLedsxB.PwmRed1xI/CountxB.ClkCounterxD_reg[5]
  -------------------------------------------------------------------
                         required time                         10.092    
                         arrival time                          -7.105    
  -------------------------------------------------------------------
                         slack                                  2.987    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125_scalp_zynqps_sys_clock_0 rise@0.000ns - clk_125_scalp_zynqps_sys_clock_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.717%)  route 0.182ns (56.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.268ns
    Source Clock Delay      (SCD):    0.963ns
    Clock Pessimism Removal (CPR):    0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.303     0.303    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.329 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.651     0.980    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.352    -0.372 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.674     0.303    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        0.634     0.963    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X56Y135        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y135        FDPE (Prop_fdpe_C_Q)         0.141     1.104 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.182     1.286    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X61Y135        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.331     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.924     1.284    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.685    -0.401 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.732     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        0.908     1.268    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X61Y135        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.040     1.228    
    SLICE_X61Y135        FDCE (Remov_fdce_C_CLR)     -0.092     1.136    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.136    
                         arrival time                           1.286    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125_scalp_zynqps_sys_clock_0 rise@0.000ns - clk_125_scalp_zynqps_sys_clock_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.717%)  route 0.182ns (56.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.268ns
    Source Clock Delay      (SCD):    0.963ns
    Clock Pessimism Removal (CPR):    0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.303     0.303    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.329 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.651     0.980    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.352    -0.372 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.674     0.303    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        0.634     0.963    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X56Y135        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y135        FDPE (Prop_fdpe_C_Q)         0.141     1.104 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.182     1.286    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X61Y135        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.331     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.924     1.284    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.685    -0.401 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.732     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        0.908     1.268    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X61Y135        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.040     1.228    
    SLICE_X61Y135        FDCE (Remov_fdce_C_CLR)     -0.092     1.136    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.136    
                         arrival time                           1.286    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125_scalp_zynqps_sys_clock_0 rise@0.000ns - clk_125_scalp_zynqps_sys_clock_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.717%)  route 0.182ns (56.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.268ns
    Source Clock Delay      (SCD):    0.963ns
    Clock Pessimism Removal (CPR):    0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.303     0.303    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.329 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.651     0.980    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.352    -0.372 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.674     0.303    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        0.634     0.963    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X56Y135        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y135        FDPE (Prop_fdpe_C_Q)         0.141     1.104 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.182     1.286    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X61Y135        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.331     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.924     1.284    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.685    -0.401 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.732     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        0.908     1.268    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X61Y135        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.040     1.228    
    SLICE_X61Y135        FDCE (Remov_fdce_C_CLR)     -0.092     1.136    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.136    
                         arrival time                           1.286    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125_scalp_zynqps_sys_clock_0 rise@0.000ns - clk_125_scalp_zynqps_sys_clock_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.717%)  route 0.182ns (56.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.268ns
    Source Clock Delay      (SCD):    0.963ns
    Clock Pessimism Removal (CPR):    0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.303     0.303    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.329 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.651     0.980    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.352    -0.372 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.674     0.303    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        0.634     0.963    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X56Y135        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y135        FDPE (Prop_fdpe_C_Q)         0.141     1.104 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.182     1.286    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X61Y135        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.331     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.924     1.284    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.685    -0.401 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.732     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        0.908     1.268    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X61Y135        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.040     1.228    
    SLICE_X61Y135        FDCE (Remov_fdce_C_CLR)     -0.092     1.136    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.136    
                         arrival time                           1.286    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125_scalp_zynqps_sys_clock_0 rise@0.000ns - clk_125_scalp_zynqps_sys_clock_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.717%)  route 0.182ns (56.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.268ns
    Source Clock Delay      (SCD):    0.963ns
    Clock Pessimism Removal (CPR):    0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.303     0.303    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.329 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.651     0.980    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.352    -0.372 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.674     0.303    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        0.634     0.963    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X56Y135        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y135        FDPE (Prop_fdpe_C_Q)         0.141     1.104 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.182     1.286    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X61Y135        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.331     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.924     1.284    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.685    -0.401 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.732     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        0.908     1.268    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X61Y135        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.040     1.228    
    SLICE_X61Y135        FDPE (Remov_fdpe_C_PRE)     -0.095     1.133    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.133    
                         arrival time                           1.286    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125_scalp_zynqps_sys_clock_0 rise@0.000ns - clk_125_scalp_zynqps_sys_clock_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.717%)  route 0.182ns (56.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.268ns
    Source Clock Delay      (SCD):    0.963ns
    Clock Pessimism Removal (CPR):    0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.303     0.303    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.329 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.651     0.980    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.352    -0.372 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.674     0.303    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        0.634     0.963    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X56Y135        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y135        FDPE (Prop_fdpe_C_Q)         0.141     1.104 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.182     1.286    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X61Y135        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.331     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.924     1.284    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.685    -0.401 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.732     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        0.908     1.268    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X61Y135        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -0.040     1.228    
    SLICE_X61Y135        FDPE (Remov_fdpe_C_PRE)     -0.095     1.133    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.133    
                         arrival time                           1.286    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125_scalp_zynqps_sys_clock_0 rise@0.000ns - clk_125_scalp_zynqps_sys_clock_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.217%)  route 0.185ns (56.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.268ns
    Source Clock Delay      (SCD):    0.963ns
    Clock Pessimism Removal (CPR):    0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.303     0.303    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.329 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.651     0.980    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.352    -0.372 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.674     0.303    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        0.634     0.963    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X56Y135        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y135        FDPE (Prop_fdpe_C_Q)         0.141     1.104 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.185     1.289    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X60Y135        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.331     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.924     1.284    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.685    -0.401 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.732     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        0.908     1.268    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X60Y135        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.040     1.228    
    SLICE_X60Y135        FDCE (Remov_fdce_C_CLR)     -0.092     1.136    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.136    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125_scalp_zynqps_sys_clock_0 rise@0.000ns - clk_125_scalp_zynqps_sys_clock_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.217%)  route 0.185ns (56.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.268ns
    Source Clock Delay      (SCD):    0.963ns
    Clock Pessimism Removal (CPR):    0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.303     0.303    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.329 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.651     0.980    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.352    -0.372 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.674     0.303    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        0.634     0.963    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X56Y135        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y135        FDPE (Prop_fdpe_C_Q)         0.141     1.104 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.185     1.289    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X60Y135        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.331     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.924     1.284    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.685    -0.401 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.732     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        0.908     1.268    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X60Y135        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.040     1.228    
    SLICE_X60Y135        FDCE (Remov_fdce_C_CLR)     -0.092     1.136    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.136    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125_scalp_zynqps_sys_clock_0 rise@0.000ns - clk_125_scalp_zynqps_sys_clock_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.217%)  route 0.185ns (56.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.268ns
    Source Clock Delay      (SCD):    0.963ns
    Clock Pessimism Removal (CPR):    0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.303     0.303    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.329 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.651     0.980    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.352    -0.372 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.674     0.303    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        0.634     0.963    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X56Y135        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y135        FDPE (Prop_fdpe_C_Q)         0.141     1.104 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.185     1.289    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X60Y135        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.331     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.924     1.284    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.685    -0.401 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.732     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        0.908     1.268    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X60Y135        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.040     1.228    
    SLICE_X60Y135        FDCE (Remov_fdce_C_CLR)     -0.092     1.136    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.136    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125_scalp_zynqps_sys_clock_0 rise@0.000ns - clk_125_scalp_zynqps_sys_clock_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.217%)  route 0.185ns (56.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.268ns
    Source Clock Delay      (SCD):    0.963ns
    Clock Pessimism Removal (CPR):    0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.303     0.303    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.329 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.651     0.980    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.352    -0.372 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.674     0.303    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        0.634     0.963    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X56Y135        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y135        FDPE (Prop_fdpe_C_Q)         0.141     1.104 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.185     1.289    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X60Y135        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.331     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.924     1.284    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.685    -0.401 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.732     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        0.908     1.268    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X60Y135        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.040     1.228    
    SLICE_X60Y135        FDCE (Remov_fdce_C_CLR)     -0.092     1.136    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.136    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.153    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
  To Clock:  clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0

Setup :            0  Failing Endpoints,  Worst Slack       17.469ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.807ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.469ns  (required time - arrival time)
  Source:                 PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/rst_ps7_1_vga/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            PLxB.ImGenxB.PixelxD_reg[BxD][0]/CLR
                            (recovery check against rising-edge clock clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.830ns  (clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise@20.830ns - clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise@0.000ns)
  Data Path Delay:        2.742ns  (logic 0.505ns (18.416%)  route 2.237ns (81.584%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.273ns = ( 23.103 - 20.830 ) 
    Source Clock Delay      (SCD):    2.523ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.992     0.992    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/lopt
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.085     1.077 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.496     2.573    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_in1_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.115    -0.542 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.536     0.994    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     1.079 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkout1_buf/O
                         net (fo=308, routed)         1.444     2.523    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/rst_ps7_1_vga/U0/slowest_sync_clk
    SLICE_X84Y78         FDRE                                         r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/rst_ps7_1_vga/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y78         FDRE (Prop_fdre_C_Q)         0.379     2.902 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/rst_ps7_1_vga/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.482     3.384    HdmiVgaClocksxC[VgaResetxRNA]
    SLICE_X86Y78         LUT2 (Prop_lut2_I1_O)        0.126     3.510 f  PLxB.ImGenxB.PixelxD[RxD][7]_i_2/O
                         net (fo=27, routed)          1.755     5.265    PLxB.ImGenxB.PixelxD[RxD][7]_i_2_n_0
    SLICE_X86Y88         FDCE                                         f  PLxB.ImGenxB.PixelxD_reg[BxD][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise edge)
                                                     20.830    20.830 r  
    PS7_X0Y0             PS7                          0.000    20.830 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.899    21.729    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/lopt
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    21.806 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.328    23.133    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_in1_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.795    20.338 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    21.731    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    21.808 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkout1_buf/O
                         net (fo=308, routed)         1.295    23.103    HdmiVgaClocksxC
    SLICE_X86Y88         FDCE                                         r  PLxB.ImGenxB.PixelxD_reg[BxD][0]/C
                         clock pessimism              0.234    23.337    
                         clock uncertainty           -0.167    23.171    
    SLICE_X86Y88         FDCE (Recov_fdce_C_CLR)     -0.436    22.735    PLxB.ImGenxB.PixelxD_reg[BxD][0]
  -------------------------------------------------------------------
                         required time                         22.735    
                         arrival time                          -5.265    
  -------------------------------------------------------------------
                         slack                                 17.469    

Slack (MET) :             17.469ns  (required time - arrival time)
  Source:                 PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/rst_ps7_1_vga/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            PLxB.ImGenxB.PixelxD_reg[BxD][2]/CLR
                            (recovery check against rising-edge clock clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.830ns  (clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise@20.830ns - clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise@0.000ns)
  Data Path Delay:        2.742ns  (logic 0.505ns (18.416%)  route 2.237ns (81.584%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.273ns = ( 23.103 - 20.830 ) 
    Source Clock Delay      (SCD):    2.523ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.992     0.992    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/lopt
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.085     1.077 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.496     2.573    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_in1_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.115    -0.542 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.536     0.994    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     1.079 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkout1_buf/O
                         net (fo=308, routed)         1.444     2.523    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/rst_ps7_1_vga/U0/slowest_sync_clk
    SLICE_X84Y78         FDRE                                         r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/rst_ps7_1_vga/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y78         FDRE (Prop_fdre_C_Q)         0.379     2.902 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/rst_ps7_1_vga/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.482     3.384    HdmiVgaClocksxC[VgaResetxRNA]
    SLICE_X86Y78         LUT2 (Prop_lut2_I1_O)        0.126     3.510 f  PLxB.ImGenxB.PixelxD[RxD][7]_i_2/O
                         net (fo=27, routed)          1.755     5.265    PLxB.ImGenxB.PixelxD[RxD][7]_i_2_n_0
    SLICE_X86Y88         FDCE                                         f  PLxB.ImGenxB.PixelxD_reg[BxD][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise edge)
                                                     20.830    20.830 r  
    PS7_X0Y0             PS7                          0.000    20.830 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.899    21.729    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/lopt
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    21.806 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.328    23.133    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_in1_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.795    20.338 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    21.731    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    21.808 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkout1_buf/O
                         net (fo=308, routed)         1.295    23.103    HdmiVgaClocksxC
    SLICE_X86Y88         FDCE                                         r  PLxB.ImGenxB.PixelxD_reg[BxD][2]/C
                         clock pessimism              0.234    23.337    
                         clock uncertainty           -0.167    23.171    
    SLICE_X86Y88         FDCE (Recov_fdce_C_CLR)     -0.436    22.735    PLxB.ImGenxB.PixelxD_reg[BxD][2]
  -------------------------------------------------------------------
                         required time                         22.735    
                         arrival time                          -5.265    
  -------------------------------------------------------------------
                         slack                                 17.469    

Slack (MET) :             17.469ns  (required time - arrival time)
  Source:                 PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/rst_ps7_1_vga/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            PLxB.ImGenxB.PixelxD_reg[BxD][3]/CLR
                            (recovery check against rising-edge clock clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.830ns  (clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise@20.830ns - clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise@0.000ns)
  Data Path Delay:        2.742ns  (logic 0.505ns (18.416%)  route 2.237ns (81.584%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.273ns = ( 23.103 - 20.830 ) 
    Source Clock Delay      (SCD):    2.523ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.992     0.992    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/lopt
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.085     1.077 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.496     2.573    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_in1_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.115    -0.542 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.536     0.994    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     1.079 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkout1_buf/O
                         net (fo=308, routed)         1.444     2.523    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/rst_ps7_1_vga/U0/slowest_sync_clk
    SLICE_X84Y78         FDRE                                         r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/rst_ps7_1_vga/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y78         FDRE (Prop_fdre_C_Q)         0.379     2.902 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/rst_ps7_1_vga/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.482     3.384    HdmiVgaClocksxC[VgaResetxRNA]
    SLICE_X86Y78         LUT2 (Prop_lut2_I1_O)        0.126     3.510 f  PLxB.ImGenxB.PixelxD[RxD][7]_i_2/O
                         net (fo=27, routed)          1.755     5.265    PLxB.ImGenxB.PixelxD[RxD][7]_i_2_n_0
    SLICE_X86Y88         FDCE                                         f  PLxB.ImGenxB.PixelxD_reg[BxD][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise edge)
                                                     20.830    20.830 r  
    PS7_X0Y0             PS7                          0.000    20.830 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.899    21.729    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/lopt
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    21.806 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.328    23.133    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_in1_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.795    20.338 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    21.731    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    21.808 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkout1_buf/O
                         net (fo=308, routed)         1.295    23.103    HdmiVgaClocksxC
    SLICE_X86Y88         FDCE                                         r  PLxB.ImGenxB.PixelxD_reg[BxD][3]/C
                         clock pessimism              0.234    23.337    
                         clock uncertainty           -0.167    23.171    
    SLICE_X86Y88         FDCE (Recov_fdce_C_CLR)     -0.436    22.735    PLxB.ImGenxB.PixelxD_reg[BxD][3]
  -------------------------------------------------------------------
                         required time                         22.735    
                         arrival time                          -5.265    
  -------------------------------------------------------------------
                         slack                                 17.469    

Slack (MET) :             17.469ns  (required time - arrival time)
  Source:                 PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/rst_ps7_1_vga/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            PLxB.ImGenxB.PixelxD_reg[BxD][5]/CLR
                            (recovery check against rising-edge clock clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.830ns  (clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise@20.830ns - clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise@0.000ns)
  Data Path Delay:        2.742ns  (logic 0.505ns (18.416%)  route 2.237ns (81.584%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.273ns = ( 23.103 - 20.830 ) 
    Source Clock Delay      (SCD):    2.523ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.992     0.992    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/lopt
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.085     1.077 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.496     2.573    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_in1_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.115    -0.542 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.536     0.994    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     1.079 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkout1_buf/O
                         net (fo=308, routed)         1.444     2.523    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/rst_ps7_1_vga/U0/slowest_sync_clk
    SLICE_X84Y78         FDRE                                         r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/rst_ps7_1_vga/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y78         FDRE (Prop_fdre_C_Q)         0.379     2.902 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/rst_ps7_1_vga/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.482     3.384    HdmiVgaClocksxC[VgaResetxRNA]
    SLICE_X86Y78         LUT2 (Prop_lut2_I1_O)        0.126     3.510 f  PLxB.ImGenxB.PixelxD[RxD][7]_i_2/O
                         net (fo=27, routed)          1.755     5.265    PLxB.ImGenxB.PixelxD[RxD][7]_i_2_n_0
    SLICE_X86Y88         FDCE                                         f  PLxB.ImGenxB.PixelxD_reg[BxD][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise edge)
                                                     20.830    20.830 r  
    PS7_X0Y0             PS7                          0.000    20.830 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.899    21.729    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/lopt
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    21.806 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.328    23.133    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_in1_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.795    20.338 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    21.731    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    21.808 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkout1_buf/O
                         net (fo=308, routed)         1.295    23.103    HdmiVgaClocksxC
    SLICE_X86Y88         FDCE                                         r  PLxB.ImGenxB.PixelxD_reg[BxD][5]/C
                         clock pessimism              0.234    23.337    
                         clock uncertainty           -0.167    23.171    
    SLICE_X86Y88         FDCE (Recov_fdce_C_CLR)     -0.436    22.735    PLxB.ImGenxB.PixelxD_reg[BxD][5]
  -------------------------------------------------------------------
                         required time                         22.735    
                         arrival time                          -5.265    
  -------------------------------------------------------------------
                         slack                                 17.469    

Slack (MET) :             17.590ns  (required time - arrival time)
  Source:                 PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/rst_ps7_1_vga/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            PLxB.ImGenxB.PixelxD_reg[RxD][5]/CLR
                            (recovery check against rising-edge clock clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.830ns  (clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise@20.830ns - clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise@0.000ns)
  Data Path Delay:        2.621ns  (logic 0.505ns (19.267%)  route 2.116ns (80.733%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.272ns = ( 23.102 - 20.830 ) 
    Source Clock Delay      (SCD):    2.523ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.992     0.992    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/lopt
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.085     1.077 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.496     2.573    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_in1_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.115    -0.542 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.536     0.994    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     1.079 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkout1_buf/O
                         net (fo=308, routed)         1.444     2.523    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/rst_ps7_1_vga/U0/slowest_sync_clk
    SLICE_X84Y78         FDRE                                         r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/rst_ps7_1_vga/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y78         FDRE (Prop_fdre_C_Q)         0.379     2.902 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/rst_ps7_1_vga/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.482     3.384    HdmiVgaClocksxC[VgaResetxRNA]
    SLICE_X86Y78         LUT2 (Prop_lut2_I1_O)        0.126     3.510 f  PLxB.ImGenxB.PixelxD[RxD][7]_i_2/O
                         net (fo=27, routed)          1.634     5.144    PLxB.ImGenxB.PixelxD[RxD][7]_i_2_n_0
    SLICE_X86Y86         FDCE                                         f  PLxB.ImGenxB.PixelxD_reg[RxD][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise edge)
                                                     20.830    20.830 r  
    PS7_X0Y0             PS7                          0.000    20.830 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.899    21.729    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/lopt
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    21.806 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.328    23.133    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_in1_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.795    20.338 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    21.731    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    21.808 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkout1_buf/O
                         net (fo=308, routed)         1.294    23.102    HdmiVgaClocksxC
    SLICE_X86Y86         FDCE                                         r  PLxB.ImGenxB.PixelxD_reg[RxD][5]/C
                         clock pessimism              0.234    23.336    
                         clock uncertainty           -0.167    23.170    
    SLICE_X86Y86         FDCE (Recov_fdce_C_CLR)     -0.436    22.734    PLxB.ImGenxB.PixelxD_reg[RxD][5]
  -------------------------------------------------------------------
                         required time                         22.734    
                         arrival time                          -5.144    
  -------------------------------------------------------------------
                         slack                                 17.590    

Slack (MET) :             17.631ns  (required time - arrival time)
  Source:                 PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/rst_ps7_1_vga/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            PLxB.ImGenxB.PixelxD_reg[RxD][4]/CLR
                            (recovery check against rising-edge clock clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.830ns  (clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise@20.830ns - clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise@0.000ns)
  Data Path Delay:        2.508ns  (logic 0.505ns (20.138%)  route 2.003ns (79.862%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.273ns = ( 23.103 - 20.830 ) 
    Source Clock Delay      (SCD):    2.523ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.992     0.992    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/lopt
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.085     1.077 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.496     2.573    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_in1_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.115    -0.542 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.536     0.994    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     1.079 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkout1_buf/O
                         net (fo=308, routed)         1.444     2.523    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/rst_ps7_1_vga/U0/slowest_sync_clk
    SLICE_X84Y78         FDRE                                         r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/rst_ps7_1_vga/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y78         FDRE (Prop_fdre_C_Q)         0.379     2.902 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/rst_ps7_1_vga/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.482     3.384    HdmiVgaClocksxC[VgaResetxRNA]
    SLICE_X86Y78         LUT2 (Prop_lut2_I1_O)        0.126     3.510 f  PLxB.ImGenxB.PixelxD[RxD][7]_i_2/O
                         net (fo=27, routed)          1.521     5.031    PLxB.ImGenxB.PixelxD[RxD][7]_i_2_n_0
    SLICE_X87Y87         FDCE                                         f  PLxB.ImGenxB.PixelxD_reg[RxD][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise edge)
                                                     20.830    20.830 r  
    PS7_X0Y0             PS7                          0.000    20.830 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.899    21.729    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/lopt
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    21.806 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.328    23.133    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_in1_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.795    20.338 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    21.731    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    21.808 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkout1_buf/O
                         net (fo=308, routed)         1.295    23.103    HdmiVgaClocksxC
    SLICE_X87Y87         FDCE                                         r  PLxB.ImGenxB.PixelxD_reg[RxD][4]/C
                         clock pessimism              0.234    23.337    
                         clock uncertainty           -0.167    23.171    
    SLICE_X87Y87         FDCE (Recov_fdce_C_CLR)     -0.509    22.662    PLxB.ImGenxB.PixelxD_reg[RxD][4]
  -------------------------------------------------------------------
                         required time                         22.662    
                         arrival time                          -5.031    
  -------------------------------------------------------------------
                         slack                                 17.631    

Slack (MET) :             17.651ns  (required time - arrival time)
  Source:                 PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/rst_ps7_1_vga/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.VgaxI/VgaxB.VgaControlerxI/VgaPixCountersxD_reg[HxD][3]/CLR
                            (recovery check against rising-edge clock clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.830ns  (clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise@20.830ns - clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise@0.000ns)
  Data Path Delay:        2.627ns  (logic 0.590ns (22.458%)  route 2.037ns (77.542%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.272ns = ( 23.102 - 20.830 ) 
    Source Clock Delay      (SCD):    2.523ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.992     0.992    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/lopt
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.085     1.077 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.496     2.573    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_in1_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.115    -0.542 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.536     0.994    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     1.079 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkout1_buf/O
                         net (fo=308, routed)         1.444     2.523    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/rst_ps7_1_vga/U0/slowest_sync_clk
    SLICE_X85Y78         FDRE                                         r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/rst_ps7_1_vga/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y78         FDRE (Prop_fdre_C_Q)         0.348     2.871 f  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/rst_ps7_1_vga/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=9, routed)           0.670     3.541    PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.VgaxI/VgaxB.VgaControlerxI/ClocksxCI[VgaResetxR]
    SLICE_X86Y78         LUT2 (Prop_lut2_I0_O)        0.242     3.783 f  PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.VgaxI/VgaxB.VgaControlerxI/VgaPixCountersxD[VidOnxS]_i_2/O
                         net (fo=35, routed)          1.367     5.150    PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.VgaxI/VgaxB.VgaControlerxI/VgaSyncxS_reg[HxS]0
    SLICE_X89Y81         FDCE                                         f  PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.VgaxI/VgaxB.VgaControlerxI/VgaPixCountersxD_reg[HxD][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise edge)
                                                     20.830    20.830 r  
    PS7_X0Y0             PS7                          0.000    20.830 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.899    21.729    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/lopt
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    21.806 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.328    23.133    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_in1_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.795    20.338 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    21.731    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    21.808 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkout1_buf/O
                         net (fo=308, routed)         1.294    23.102    PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.VgaxI/VgaxB.VgaControlerxI/ClocksxCI[VgaxC]
    SLICE_X89Y81         FDCE                                         r  PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.VgaxI/VgaxB.VgaControlerxI/VgaPixCountersxD_reg[HxD][3]/C
                         clock pessimism              0.197    23.299    
                         clock uncertainty           -0.167    23.133    
    SLICE_X89Y81         FDCE (Recov_fdce_C_CLR)     -0.331    22.802    PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.VgaxI/VgaxB.VgaControlerxI/VgaPixCountersxD_reg[HxD][3]
  -------------------------------------------------------------------
                         required time                         22.802    
                         arrival time                          -5.150    
  -------------------------------------------------------------------
                         slack                                 17.651    

Slack (MET) :             17.681ns  (required time - arrival time)
  Source:                 PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/rst_ps7_1_vga/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            PLxB.ImGenxB.PixelxD_reg[BxD][7]/CLR
                            (recovery check against rising-edge clock clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.830ns  (clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise@20.830ns - clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise@0.000ns)
  Data Path Delay:        2.493ns  (logic 0.505ns (20.256%)  route 1.988ns (79.744%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.272ns = ( 23.102 - 20.830 ) 
    Source Clock Delay      (SCD):    2.523ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.992     0.992    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/lopt
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.085     1.077 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.496     2.573    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_in1_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.115    -0.542 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.536     0.994    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     1.079 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkout1_buf/O
                         net (fo=308, routed)         1.444     2.523    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/rst_ps7_1_vga/U0/slowest_sync_clk
    SLICE_X84Y78         FDRE                                         r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/rst_ps7_1_vga/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y78         FDRE (Prop_fdre_C_Q)         0.379     2.902 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/rst_ps7_1_vga/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.482     3.384    HdmiVgaClocksxC[VgaResetxRNA]
    SLICE_X86Y78         LUT2 (Prop_lut2_I1_O)        0.126     3.510 f  PLxB.ImGenxB.PixelxD[RxD][7]_i_2/O
                         net (fo=27, routed)          1.506     5.016    PLxB.ImGenxB.PixelxD[RxD][7]_i_2_n_0
    SLICE_X90Y68         FDCE                                         f  PLxB.ImGenxB.PixelxD_reg[BxD][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise edge)
                                                     20.830    20.830 r  
    PS7_X0Y0             PS7                          0.000    20.830 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.899    21.729    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/lopt
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    21.806 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.328    23.133    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_in1_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.795    20.338 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    21.731    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    21.808 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkout1_buf/O
                         net (fo=308, routed)         1.294    23.102    HdmiVgaClocksxC
    SLICE_X90Y68         FDCE                                         r  PLxB.ImGenxB.PixelxD_reg[BxD][7]/C
                         clock pessimism              0.197    23.299    
                         clock uncertainty           -0.167    23.133    
    SLICE_X90Y68         FDCE (Recov_fdce_C_CLR)     -0.436    22.697    PLxB.ImGenxB.PixelxD_reg[BxD][7]
  -------------------------------------------------------------------
                         required time                         22.697    
                         arrival time                          -5.016    
  -------------------------------------------------------------------
                         slack                                 17.681    

Slack (MET) :             17.681ns  (required time - arrival time)
  Source:                 PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/rst_ps7_1_vga/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            PLxB.ImGenxB.PixelxD_reg[GxD][6]/CLR
                            (recovery check against rising-edge clock clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.830ns  (clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise@20.830ns - clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise@0.000ns)
  Data Path Delay:        2.493ns  (logic 0.505ns (20.256%)  route 1.988ns (79.744%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.272ns = ( 23.102 - 20.830 ) 
    Source Clock Delay      (SCD):    2.523ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.992     0.992    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/lopt
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.085     1.077 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.496     2.573    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_in1_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.115    -0.542 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.536     0.994    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     1.079 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkout1_buf/O
                         net (fo=308, routed)         1.444     2.523    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/rst_ps7_1_vga/U0/slowest_sync_clk
    SLICE_X84Y78         FDRE                                         r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/rst_ps7_1_vga/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y78         FDRE (Prop_fdre_C_Q)         0.379     2.902 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/rst_ps7_1_vga/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.482     3.384    HdmiVgaClocksxC[VgaResetxRNA]
    SLICE_X86Y78         LUT2 (Prop_lut2_I1_O)        0.126     3.510 f  PLxB.ImGenxB.PixelxD[RxD][7]_i_2/O
                         net (fo=27, routed)          1.506     5.016    PLxB.ImGenxB.PixelxD[RxD][7]_i_2_n_0
    SLICE_X90Y68         FDCE                                         f  PLxB.ImGenxB.PixelxD_reg[GxD][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise edge)
                                                     20.830    20.830 r  
    PS7_X0Y0             PS7                          0.000    20.830 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.899    21.729    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/lopt
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    21.806 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.328    23.133    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_in1_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.795    20.338 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    21.731    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    21.808 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkout1_buf/O
                         net (fo=308, routed)         1.294    23.102    HdmiVgaClocksxC
    SLICE_X90Y68         FDCE                                         r  PLxB.ImGenxB.PixelxD_reg[GxD][6]/C
                         clock pessimism              0.197    23.299    
                         clock uncertainty           -0.167    23.133    
    SLICE_X90Y68         FDCE (Recov_fdce_C_CLR)     -0.436    22.697    PLxB.ImGenxB.PixelxD_reg[GxD][6]
  -------------------------------------------------------------------
                         required time                         22.697    
                         arrival time                          -5.016    
  -------------------------------------------------------------------
                         slack                                 17.681    

Slack (MET) :             17.855ns  (required time - arrival time)
  Source:                 PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/rst_ps7_1_vga/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            PLxB.ImGenxB.PixelxD_reg[GxD][0]/CLR
                            (recovery check against rising-edge clock clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.830ns  (clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise@20.830ns - clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise@0.000ns)
  Data Path Delay:        2.318ns  (logic 0.505ns (21.787%)  route 1.813ns (78.213%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.271ns = ( 23.101 - 20.830 ) 
    Source Clock Delay      (SCD):    2.523ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.992     0.992    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/lopt
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.085     1.077 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.496     2.573    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_in1_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.115    -0.542 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.536     0.994    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     1.079 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkout1_buf/O
                         net (fo=308, routed)         1.444     2.523    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/rst_ps7_1_vga/U0/slowest_sync_clk
    SLICE_X84Y78         FDRE                                         r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/rst_ps7_1_vga/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y78         FDRE (Prop_fdre_C_Q)         0.379     2.902 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/rst_ps7_1_vga/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.482     3.384    HdmiVgaClocksxC[VgaResetxRNA]
    SLICE_X86Y78         LUT2 (Prop_lut2_I1_O)        0.126     3.510 f  PLxB.ImGenxB.PixelxD[RxD][7]_i_2/O
                         net (fo=27, routed)          1.331     4.841    PLxB.ImGenxB.PixelxD[RxD][7]_i_2_n_0
    SLICE_X90Y69         FDCE                                         f  PLxB.ImGenxB.PixelxD_reg[GxD][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise edge)
                                                     20.830    20.830 r  
    PS7_X0Y0             PS7                          0.000    20.830 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.899    21.729    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/lopt
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    21.806 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.328    23.133    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_in1_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.795    20.338 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393    21.731    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    21.808 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkout1_buf/O
                         net (fo=308, routed)         1.293    23.101    HdmiVgaClocksxC
    SLICE_X90Y69         FDCE                                         r  PLxB.ImGenxB.PixelxD_reg[GxD][0]/C
                         clock pessimism              0.197    23.298    
                         clock uncertainty           -0.167    23.132    
    SLICE_X90Y69         FDCE (Recov_fdce_C_CLR)     -0.436    22.696    PLxB.ImGenxB.PixelxD_reg[GxD][0]
  -------------------------------------------------------------------
                         required time                         22.696    
                         arrival time                          -4.841    
  -------------------------------------------------------------------
                         slack                                 17.855    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.807ns  (arrival time - required time)
  Source:                 PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/rst_ps7_1_vga/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            PLxB.ImGenxB.PixelxD_reg[GxD][7]/CLR
                            (removal check against rising-edge clock clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise@0.000ns - clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.188ns (26.671%)  route 0.517ns (73.329%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.303     0.303    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/lopt
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.329 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.571     0.900    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_in1_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.098    -0.198 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.503     0.305    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.331 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkout1_buf/O
                         net (fo=308, routed)         0.575     0.906    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/rst_ps7_1_vga/U0/slowest_sync_clk
    SLICE_X84Y78         FDRE                                         r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/rst_ps7_1_vga/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y78         FDRE (Prop_fdre_C_Q)         0.141     1.047 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/rst_ps7_1_vga/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.196     1.243    HdmiVgaClocksxC[VgaResetxRNA]
    SLICE_X86Y78         LUT2 (Prop_lut2_I1_O)        0.047     1.290 f  PLxB.ImGenxB.PixelxD[RxD][7]_i_2/O
                         net (fo=27, routed)          0.321     1.610    PLxB.ImGenxB.PixelxD[RxD][7]_i_2_n_0
    SLICE_X88Y79         FDCE                                         f  PLxB.ImGenxB.PixelxD_reg[GxD][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.331     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/lopt
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.840     1.200    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_in1_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.419    -0.219 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552     0.333    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.362 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkout1_buf/O
                         net (fo=308, routed)         0.847     1.209    HdmiVgaClocksxC
    SLICE_X88Y79         FDCE                                         r  PLxB.ImGenxB.PixelxD_reg[GxD][7]/C
                         clock pessimism             -0.265     0.944    
    SLICE_X88Y79         FDCE (Remov_fdce_C_CLR)     -0.140     0.804    PLxB.ImGenxB.PixelxD_reg[GxD][7]
  -------------------------------------------------------------------
                         required time                         -0.804    
                         arrival time                           1.610    
  -------------------------------------------------------------------
                         slack                                  0.807    

Slack (MET) :             0.885ns  (arrival time - required time)
  Source:                 PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/rst_ps7_1_vga/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.VgaxI/VgaxB.VgaControlerxI/VgaPixCountersxD_reg[VxD][1]/CLR
                            (removal check against rising-edge clock clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise@0.000ns - clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.227ns (28.001%)  route 0.584ns (71.999%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.303     0.303    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/lopt
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.329 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.571     0.900    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_in1_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.098    -0.198 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.503     0.305    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.331 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkout1_buf/O
                         net (fo=308, routed)         0.575     0.906    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/rst_ps7_1_vga/U0/slowest_sync_clk
    SLICE_X85Y78         FDRE                                         r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/rst_ps7_1_vga/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y78         FDRE (Prop_fdre_C_Q)         0.128     1.034 f  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/rst_ps7_1_vga/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=9, routed)           0.282     1.316    PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.VgaxI/VgaxB.VgaControlerxI/ClocksxCI[VgaResetxR]
    SLICE_X86Y78         LUT2 (Prop_lut2_I0_O)        0.099     1.415 f  PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.VgaxI/VgaxB.VgaControlerxI/VgaPixCountersxD[VidOnxS]_i_2/O
                         net (fo=35, routed)          0.302     1.716    PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.VgaxI/VgaxB.VgaControlerxI/VgaSyncxS_reg[HxS]0
    SLICE_X87Y82         FDCE                                         f  PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.VgaxI/VgaxB.VgaControlerxI/VgaPixCountersxD_reg[VxD][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.331     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/lopt
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.840     1.200    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_in1_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.419    -0.219 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552     0.333    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.362 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkout1_buf/O
                         net (fo=308, routed)         0.849     1.211    PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.VgaxI/VgaxB.VgaControlerxI/ClocksxCI[VgaxC]
    SLICE_X87Y82         FDCE                                         r  PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.VgaxI/VgaxB.VgaControlerxI/VgaPixCountersxD_reg[VxD][1]/C
                         clock pessimism             -0.287     0.924    
    SLICE_X87Y82         FDCE (Remov_fdce_C_CLR)     -0.092     0.832    PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.VgaxI/VgaxB.VgaControlerxI/VgaPixCountersxD_reg[VxD][1]
  -------------------------------------------------------------------
                         required time                         -0.832    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.885    

Slack (MET) :             0.885ns  (arrival time - required time)
  Source:                 PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/rst_ps7_1_vga/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.VgaxI/VgaxB.VgaControlerxI/VgaPixCountersxD_reg[VxD][2]/CLR
                            (removal check against rising-edge clock clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise@0.000ns - clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.227ns (28.001%)  route 0.584ns (71.999%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.303     0.303    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/lopt
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.329 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.571     0.900    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_in1_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.098    -0.198 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.503     0.305    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.331 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkout1_buf/O
                         net (fo=308, routed)         0.575     0.906    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/rst_ps7_1_vga/U0/slowest_sync_clk
    SLICE_X85Y78         FDRE                                         r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/rst_ps7_1_vga/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y78         FDRE (Prop_fdre_C_Q)         0.128     1.034 f  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/rst_ps7_1_vga/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=9, routed)           0.282     1.316    PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.VgaxI/VgaxB.VgaControlerxI/ClocksxCI[VgaResetxR]
    SLICE_X86Y78         LUT2 (Prop_lut2_I0_O)        0.099     1.415 f  PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.VgaxI/VgaxB.VgaControlerxI/VgaPixCountersxD[VidOnxS]_i_2/O
                         net (fo=35, routed)          0.302     1.716    PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.VgaxI/VgaxB.VgaControlerxI/VgaSyncxS_reg[HxS]0
    SLICE_X87Y82         FDCE                                         f  PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.VgaxI/VgaxB.VgaControlerxI/VgaPixCountersxD_reg[VxD][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.331     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/lopt
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.840     1.200    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_in1_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.419    -0.219 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552     0.333    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.362 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkout1_buf/O
                         net (fo=308, routed)         0.849     1.211    PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.VgaxI/VgaxB.VgaControlerxI/ClocksxCI[VgaxC]
    SLICE_X87Y82         FDCE                                         r  PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.VgaxI/VgaxB.VgaControlerxI/VgaPixCountersxD_reg[VxD][2]/C
                         clock pessimism             -0.287     0.924    
    SLICE_X87Y82         FDCE (Remov_fdce_C_CLR)     -0.092     0.832    PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.VgaxI/VgaxB.VgaControlerxI/VgaPixCountersxD_reg[VxD][2]
  -------------------------------------------------------------------
                         required time                         -0.832    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.885    

Slack (MET) :             0.885ns  (arrival time - required time)
  Source:                 PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/rst_ps7_1_vga/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.VgaxI/VgaxB.VgaControlerxI/VgaPixCountersxD_reg[VxD][3]/CLR
                            (removal check against rising-edge clock clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise@0.000ns - clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.227ns (28.001%)  route 0.584ns (71.999%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.303     0.303    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/lopt
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.329 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.571     0.900    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_in1_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.098    -0.198 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.503     0.305    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.331 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkout1_buf/O
                         net (fo=308, routed)         0.575     0.906    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/rst_ps7_1_vga/U0/slowest_sync_clk
    SLICE_X85Y78         FDRE                                         r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/rst_ps7_1_vga/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y78         FDRE (Prop_fdre_C_Q)         0.128     1.034 f  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/rst_ps7_1_vga/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=9, routed)           0.282     1.316    PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.VgaxI/VgaxB.VgaControlerxI/ClocksxCI[VgaResetxR]
    SLICE_X86Y78         LUT2 (Prop_lut2_I0_O)        0.099     1.415 f  PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.VgaxI/VgaxB.VgaControlerxI/VgaPixCountersxD[VidOnxS]_i_2/O
                         net (fo=35, routed)          0.302     1.716    PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.VgaxI/VgaxB.VgaControlerxI/VgaSyncxS_reg[HxS]0
    SLICE_X87Y82         FDCE                                         f  PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.VgaxI/VgaxB.VgaControlerxI/VgaPixCountersxD_reg[VxD][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.331     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/lopt
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.840     1.200    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_in1_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.419    -0.219 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552     0.333    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.362 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkout1_buf/O
                         net (fo=308, routed)         0.849     1.211    PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.VgaxI/VgaxB.VgaControlerxI/ClocksxCI[VgaxC]
    SLICE_X87Y82         FDCE                                         r  PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.VgaxI/VgaxB.VgaControlerxI/VgaPixCountersxD_reg[VxD][3]/C
                         clock pessimism             -0.287     0.924    
    SLICE_X87Y82         FDCE (Remov_fdce_C_CLR)     -0.092     0.832    PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.VgaxI/VgaxB.VgaControlerxI/VgaPixCountersxD_reg[VxD][3]
  -------------------------------------------------------------------
                         required time                         -0.832    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.885    

Slack (MET) :             0.885ns  (arrival time - required time)
  Source:                 PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/rst_ps7_1_vga/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.VgaxI/VgaxB.VgaControlerxI/VgaPixCountersxD_reg[VxD][4]/CLR
                            (removal check against rising-edge clock clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise@0.000ns - clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.227ns (28.001%)  route 0.584ns (71.999%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.303     0.303    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/lopt
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.329 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.571     0.900    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_in1_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.098    -0.198 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.503     0.305    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.331 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkout1_buf/O
                         net (fo=308, routed)         0.575     0.906    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/rst_ps7_1_vga/U0/slowest_sync_clk
    SLICE_X85Y78         FDRE                                         r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/rst_ps7_1_vga/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y78         FDRE (Prop_fdre_C_Q)         0.128     1.034 f  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/rst_ps7_1_vga/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=9, routed)           0.282     1.316    PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.VgaxI/VgaxB.VgaControlerxI/ClocksxCI[VgaResetxR]
    SLICE_X86Y78         LUT2 (Prop_lut2_I0_O)        0.099     1.415 f  PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.VgaxI/VgaxB.VgaControlerxI/VgaPixCountersxD[VidOnxS]_i_2/O
                         net (fo=35, routed)          0.302     1.716    PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.VgaxI/VgaxB.VgaControlerxI/VgaSyncxS_reg[HxS]0
    SLICE_X87Y82         FDCE                                         f  PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.VgaxI/VgaxB.VgaControlerxI/VgaPixCountersxD_reg[VxD][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.331     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/lopt
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.840     1.200    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_in1_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.419    -0.219 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552     0.333    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.362 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkout1_buf/O
                         net (fo=308, routed)         0.849     1.211    PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.VgaxI/VgaxB.VgaControlerxI/ClocksxCI[VgaxC]
    SLICE_X87Y82         FDCE                                         r  PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.VgaxI/VgaxB.VgaControlerxI/VgaPixCountersxD_reg[VxD][4]/C
                         clock pessimism             -0.287     0.924    
    SLICE_X87Y82         FDCE (Remov_fdce_C_CLR)     -0.092     0.832    PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.VgaxI/VgaxB.VgaControlerxI/VgaPixCountersxD_reg[VxD][4]
  -------------------------------------------------------------------
                         required time                         -0.832    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.885    

Slack (MET) :             0.885ns  (arrival time - required time)
  Source:                 PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/rst_ps7_1_vga/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.VgaxI/VgaxB.VgaControlerxI/VgaPixCountersxD_reg[VxD][5]/CLR
                            (removal check against rising-edge clock clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise@0.000ns - clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.227ns (28.001%)  route 0.584ns (71.999%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.303     0.303    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/lopt
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.329 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.571     0.900    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_in1_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.098    -0.198 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.503     0.305    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.331 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkout1_buf/O
                         net (fo=308, routed)         0.575     0.906    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/rst_ps7_1_vga/U0/slowest_sync_clk
    SLICE_X85Y78         FDRE                                         r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/rst_ps7_1_vga/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y78         FDRE (Prop_fdre_C_Q)         0.128     1.034 f  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/rst_ps7_1_vga/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=9, routed)           0.282     1.316    PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.VgaxI/VgaxB.VgaControlerxI/ClocksxCI[VgaResetxR]
    SLICE_X86Y78         LUT2 (Prop_lut2_I0_O)        0.099     1.415 f  PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.VgaxI/VgaxB.VgaControlerxI/VgaPixCountersxD[VidOnxS]_i_2/O
                         net (fo=35, routed)          0.302     1.716    PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.VgaxI/VgaxB.VgaControlerxI/VgaSyncxS_reg[HxS]0
    SLICE_X87Y82         FDCE                                         f  PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.VgaxI/VgaxB.VgaControlerxI/VgaPixCountersxD_reg[VxD][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.331     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/lopt
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.840     1.200    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_in1_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.419    -0.219 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552     0.333    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.362 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkout1_buf/O
                         net (fo=308, routed)         0.849     1.211    PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.VgaxI/VgaxB.VgaControlerxI/ClocksxCI[VgaxC]
    SLICE_X87Y82         FDCE                                         r  PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.VgaxI/VgaxB.VgaControlerxI/VgaPixCountersxD_reg[VxD][5]/C
                         clock pessimism             -0.287     0.924    
    SLICE_X87Y82         FDCE (Remov_fdce_C_CLR)     -0.092     0.832    PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.VgaxI/VgaxB.VgaControlerxI/VgaPixCountersxD_reg[VxD][5]
  -------------------------------------------------------------------
                         required time                         -0.832    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.885    

Slack (MET) :             0.888ns  (arrival time - required time)
  Source:                 PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/rst_ps7_1_vga/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.VgaxI/VgaxB.VgaControlerxI/VgaPixCountersxD_reg[VxD][10]/CLR
                            (removal check against rising-edge clock clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise@0.000ns - clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.227ns (27.815%)  route 0.589ns (72.185%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.303     0.303    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/lopt
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.329 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.571     0.900    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_in1_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.098    -0.198 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.503     0.305    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.331 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkout1_buf/O
                         net (fo=308, routed)         0.575     0.906    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/rst_ps7_1_vga/U0/slowest_sync_clk
    SLICE_X85Y78         FDRE                                         r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/rst_ps7_1_vga/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y78         FDRE (Prop_fdre_C_Q)         0.128     1.034 f  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/rst_ps7_1_vga/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=9, routed)           0.282     1.316    PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.VgaxI/VgaxB.VgaControlerxI/ClocksxCI[VgaResetxR]
    SLICE_X86Y78         LUT2 (Prop_lut2_I0_O)        0.099     1.415 f  PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.VgaxI/VgaxB.VgaControlerxI/VgaPixCountersxD[VidOnxS]_i_2/O
                         net (fo=35, routed)          0.307     1.722    PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.VgaxI/VgaxB.VgaControlerxI/VgaSyncxS_reg[HxS]0
    SLICE_X87Y84         FDCE                                         f  PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.VgaxI/VgaxB.VgaControlerxI/VgaPixCountersxD_reg[VxD][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.331     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/lopt
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.840     1.200    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_in1_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.419    -0.219 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552     0.333    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.362 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkout1_buf/O
                         net (fo=308, routed)         0.851     1.213    PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.VgaxI/VgaxB.VgaControlerxI/ClocksxCI[VgaxC]
    SLICE_X87Y84         FDCE                                         r  PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.VgaxI/VgaxB.VgaControlerxI/VgaPixCountersxD_reg[VxD][10]/C
                         clock pessimism             -0.287     0.926    
    SLICE_X87Y84         FDCE (Remov_fdce_C_CLR)     -0.092     0.834    PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.VgaxI/VgaxB.VgaControlerxI/VgaPixCountersxD_reg[VxD][10]
  -------------------------------------------------------------------
                         required time                         -0.834    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             0.888ns  (arrival time - required time)
  Source:                 PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/rst_ps7_1_vga/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.VgaxI/VgaxB.VgaControlerxI/VgaPixCountersxD_reg[VxD][11]/CLR
                            (removal check against rising-edge clock clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise@0.000ns - clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.227ns (27.815%)  route 0.589ns (72.185%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.303     0.303    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/lopt
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.329 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.571     0.900    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_in1_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.098    -0.198 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.503     0.305    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.331 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkout1_buf/O
                         net (fo=308, routed)         0.575     0.906    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/rst_ps7_1_vga/U0/slowest_sync_clk
    SLICE_X85Y78         FDRE                                         r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/rst_ps7_1_vga/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y78         FDRE (Prop_fdre_C_Q)         0.128     1.034 f  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/rst_ps7_1_vga/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=9, routed)           0.282     1.316    PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.VgaxI/VgaxB.VgaControlerxI/ClocksxCI[VgaResetxR]
    SLICE_X86Y78         LUT2 (Prop_lut2_I0_O)        0.099     1.415 f  PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.VgaxI/VgaxB.VgaControlerxI/VgaPixCountersxD[VidOnxS]_i_2/O
                         net (fo=35, routed)          0.307     1.722    PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.VgaxI/VgaxB.VgaControlerxI/VgaSyncxS_reg[HxS]0
    SLICE_X87Y84         FDCE                                         f  PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.VgaxI/VgaxB.VgaControlerxI/VgaPixCountersxD_reg[VxD][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.331     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/lopt
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.840     1.200    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_in1_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.419    -0.219 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552     0.333    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.362 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkout1_buf/O
                         net (fo=308, routed)         0.851     1.213    PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.VgaxI/VgaxB.VgaControlerxI/ClocksxCI[VgaxC]
    SLICE_X87Y84         FDCE                                         r  PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.VgaxI/VgaxB.VgaControlerxI/VgaPixCountersxD_reg[VxD][11]/C
                         clock pessimism             -0.287     0.926    
    SLICE_X87Y84         FDCE (Remov_fdce_C_CLR)     -0.092     0.834    PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.VgaxI/VgaxB.VgaControlerxI/VgaPixCountersxD_reg[VxD][11]
  -------------------------------------------------------------------
                         required time                         -0.834    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             0.888ns  (arrival time - required time)
  Source:                 PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/rst_ps7_1_vga/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.VgaxI/VgaxB.VgaControlerxI/VgaPixCountersxD_reg[VxD][12]/CLR
                            (removal check against rising-edge clock clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise@0.000ns - clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.227ns (27.815%)  route 0.589ns (72.185%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.303     0.303    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/lopt
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.329 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.571     0.900    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_in1_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.098    -0.198 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.503     0.305    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.331 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkout1_buf/O
                         net (fo=308, routed)         0.575     0.906    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/rst_ps7_1_vga/U0/slowest_sync_clk
    SLICE_X85Y78         FDRE                                         r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/rst_ps7_1_vga/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y78         FDRE (Prop_fdre_C_Q)         0.128     1.034 f  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/rst_ps7_1_vga/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=9, routed)           0.282     1.316    PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.VgaxI/VgaxB.VgaControlerxI/ClocksxCI[VgaResetxR]
    SLICE_X86Y78         LUT2 (Prop_lut2_I0_O)        0.099     1.415 f  PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.VgaxI/VgaxB.VgaControlerxI/VgaPixCountersxD[VidOnxS]_i_2/O
                         net (fo=35, routed)          0.307     1.722    PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.VgaxI/VgaxB.VgaControlerxI/VgaSyncxS_reg[HxS]0
    SLICE_X87Y84         FDCE                                         f  PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.VgaxI/VgaxB.VgaControlerxI/VgaPixCountersxD_reg[VxD][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.331     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/lopt
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.840     1.200    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_in1_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.419    -0.219 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552     0.333    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.362 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkout1_buf/O
                         net (fo=308, routed)         0.851     1.213    PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.VgaxI/VgaxB.VgaControlerxI/ClocksxCI[VgaxC]
    SLICE_X87Y84         FDCE                                         r  PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.VgaxI/VgaxB.VgaControlerxI/VgaPixCountersxD_reg[VxD][12]/C
                         clock pessimism             -0.287     0.926    
    SLICE_X87Y84         FDCE (Remov_fdce_C_CLR)     -0.092     0.834    PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.VgaxI/VgaxB.VgaControlerxI/VgaPixCountersxD_reg[VxD][12]
  -------------------------------------------------------------------
                         required time                         -0.834    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             0.888ns  (arrival time - required time)
  Source:                 PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/rst_ps7_1_vga/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.VgaxI/VgaxB.VgaControlerxI/VgaPixCountersxD_reg[VxD][13]/CLR
                            (removal check against rising-edge clock clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise@0.000ns - clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.227ns (27.815%)  route 0.589ns (72.185%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.303     0.303    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/lopt
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.329 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.571     0.900    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_in1_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.098    -0.198 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.503     0.305    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.331 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkout1_buf/O
                         net (fo=308, routed)         0.575     0.906    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/rst_ps7_1_vga/U0/slowest_sync_clk
    SLICE_X85Y78         FDRE                                         r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/rst_ps7_1_vga/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y78         FDRE (Prop_fdre_C_Q)         0.128     1.034 f  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/rst_ps7_1_vga/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=9, routed)           0.282     1.316    PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.VgaxI/VgaxB.VgaControlerxI/ClocksxCI[VgaResetxR]
    SLICE_X86Y78         LUT2 (Prop_lut2_I0_O)        0.099     1.415 f  PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.VgaxI/VgaxB.VgaControlerxI/VgaPixCountersxD[VidOnxS]_i_2/O
                         net (fo=35, routed)          0.307     1.722    PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.VgaxI/VgaxB.VgaControlerxI/VgaSyncxS_reg[HxS]0
    SLICE_X87Y84         FDCE                                         f  PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.VgaxI/VgaxB.VgaControlerxI/VgaPixCountersxD_reg[VxD][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.331     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/lopt
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.840     1.200    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_in1_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.419    -0.219 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552     0.333    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.362 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkout1_buf/O
                         net (fo=308, routed)         0.851     1.213    PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.VgaxI/VgaxB.VgaControlerxI/ClocksxCI[VgaxC]
    SLICE_X87Y84         FDCE                                         r  PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.VgaxI/VgaxB.VgaControlerxI/VgaPixCountersxD_reg[VxD][13]/C
                         clock pessimism             -0.287     0.926    
    SLICE_X87Y84         FDCE (Remov_fdce_C_CLR)     -0.092     0.834    PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.VgaxI/VgaxB.VgaControlerxI/VgaPixCountersxD_reg[VxD][13]
  -------------------------------------------------------------------
                         required time                         -0.834    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.888    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       29.424ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.369ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.424ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.147ns  (logic 0.939ns (29.835%)  route 2.208ns (70.165%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.810ns = ( 35.810 - 33.000 ) 
    Source Clock Delay      (SCD):    3.228ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.569     1.569    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     1.654 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.574     3.228    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y144        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y144        FDRE (Prop_fdre_C_Q)         0.433     3.661 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.837     4.498    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X34Y144        LUT6 (Prop_lut6_I0_O)        0.105     4.603 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.493     5.096    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X32Y143        LUT4 (Prop_lut4_I3_O)        0.126     5.222 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.370     5.592    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X31Y142        LUT1 (Prop_lut1_I0_O)        0.275     5.867 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.508     6.375    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X31Y142        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.332    34.332    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.409 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.401    35.810    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X31Y142        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.356    36.166    
                         clock uncertainty           -0.035    36.130    
    SLICE_X31Y142        FDCE (Recov_fdce_C_CLR)     -0.331    35.799    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         35.799    
                         arrival time                          -6.375    
  -------------------------------------------------------------------
                         slack                                 29.424    

Slack (MET) :             29.424ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.147ns  (logic 0.939ns (29.835%)  route 2.208ns (70.165%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.810ns = ( 35.810 - 33.000 ) 
    Source Clock Delay      (SCD):    3.228ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.569     1.569    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     1.654 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.574     3.228    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y144        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y144        FDRE (Prop_fdre_C_Q)         0.433     3.661 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.837     4.498    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X34Y144        LUT6 (Prop_lut6_I0_O)        0.105     4.603 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.493     5.096    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X32Y143        LUT4 (Prop_lut4_I3_O)        0.126     5.222 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.370     5.592    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X31Y142        LUT1 (Prop_lut1_I0_O)        0.275     5.867 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.508     6.375    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X31Y142        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.332    34.332    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.409 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.401    35.810    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X31Y142        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.356    36.166    
                         clock uncertainty           -0.035    36.130    
    SLICE_X31Y142        FDCE (Recov_fdce_C_CLR)     -0.331    35.799    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         35.799    
                         arrival time                          -6.375    
  -------------------------------------------------------------------
                         slack                                 29.424    

Slack (MET) :             29.538ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.032ns  (logic 0.939ns (30.967%)  route 2.093ns (69.033%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.809ns = ( 35.809 - 33.000 ) 
    Source Clock Delay      (SCD):    3.228ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.569     1.569    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     1.654 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.574     3.228    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y144        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y144        FDRE (Prop_fdre_C_Q)         0.433     3.661 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.837     4.498    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X34Y144        LUT6 (Prop_lut6_I0_O)        0.105     4.603 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.493     5.096    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X32Y143        LUT4 (Prop_lut4_I3_O)        0.126     5.222 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.370     5.592    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X31Y142        LUT1 (Prop_lut1_I0_O)        0.275     5.867 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.393     6.260    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X29Y141        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.332    34.332    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.409 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.400    35.809    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X29Y141        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.356    36.165    
                         clock uncertainty           -0.035    36.129    
    SLICE_X29Y141        FDCE (Recov_fdce_C_CLR)     -0.331    35.798    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         35.798    
                         arrival time                          -6.260    
  -------------------------------------------------------------------
                         slack                                 29.538    

Slack (MET) :             29.538ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.032ns  (logic 0.939ns (30.967%)  route 2.093ns (69.033%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.809ns = ( 35.809 - 33.000 ) 
    Source Clock Delay      (SCD):    3.228ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.569     1.569    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     1.654 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.574     3.228    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y144        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y144        FDRE (Prop_fdre_C_Q)         0.433     3.661 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.837     4.498    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X34Y144        LUT6 (Prop_lut6_I0_O)        0.105     4.603 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.493     5.096    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X32Y143        LUT4 (Prop_lut4_I3_O)        0.126     5.222 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.370     5.592    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X31Y142        LUT1 (Prop_lut1_I0_O)        0.275     5.867 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.393     6.260    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X29Y141        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.332    34.332    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.409 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.400    35.809    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X29Y141        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.356    36.165    
                         clock uncertainty           -0.035    36.129    
    SLICE_X29Y141        FDCE (Recov_fdce_C_CLR)     -0.331    35.798    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         35.798    
                         arrival time                          -6.260    
  -------------------------------------------------------------------
                         slack                                 29.538    

Slack (MET) :             29.571ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.039ns  (logic 0.939ns (30.899%)  route 2.100ns (69.101%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.809ns = ( 35.809 - 33.000 ) 
    Source Clock Delay      (SCD):    3.228ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.569     1.569    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     1.654 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.574     3.228    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y144        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y144        FDRE (Prop_fdre_C_Q)         0.433     3.661 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.837     4.498    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X34Y144        LUT6 (Prop_lut6_I0_O)        0.105     4.603 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.493     5.096    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X32Y143        LUT4 (Prop_lut4_I3_O)        0.126     5.222 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.370     5.592    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X31Y142        LUT1 (Prop_lut1_I0_O)        0.275     5.867 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.400     6.267    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X30Y141        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.332    34.332    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.409 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.400    35.809    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X30Y141        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.356    36.165    
                         clock uncertainty           -0.035    36.129    
    SLICE_X30Y141        FDCE (Recov_fdce_C_CLR)     -0.292    35.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         35.837    
                         arrival time                          -6.267    
  -------------------------------------------------------------------
                         slack                                 29.571    

Slack (MET) :             29.605ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.039ns  (logic 0.939ns (30.899%)  route 2.100ns (69.101%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.809ns = ( 35.809 - 33.000 ) 
    Source Clock Delay      (SCD):    3.228ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.569     1.569    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     1.654 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.574     3.228    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y144        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y144        FDRE (Prop_fdre_C_Q)         0.433     3.661 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.837     4.498    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X34Y144        LUT6 (Prop_lut6_I0_O)        0.105     4.603 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.493     5.096    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X32Y143        LUT4 (Prop_lut4_I3_O)        0.126     5.222 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.370     5.592    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X31Y142        LUT1 (Prop_lut1_I0_O)        0.275     5.867 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.400     6.267    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X30Y141        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.332    34.332    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.409 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.400    35.809    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X30Y141        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.356    36.165    
                         clock uncertainty           -0.035    36.129    
    SLICE_X30Y141        FDCE (Recov_fdce_C_CLR)     -0.258    35.871    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         35.871    
                         arrival time                          -6.267    
  -------------------------------------------------------------------
                         slack                                 29.605    

Slack (MET) :             29.605ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.039ns  (logic 0.939ns (30.899%)  route 2.100ns (69.101%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.809ns = ( 35.809 - 33.000 ) 
    Source Clock Delay      (SCD):    3.228ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.569     1.569    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     1.654 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.574     3.228    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y144        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y144        FDRE (Prop_fdre_C_Q)         0.433     3.661 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.837     4.498    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X34Y144        LUT6 (Prop_lut6_I0_O)        0.105     4.603 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.493     5.096    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X32Y143        LUT4 (Prop_lut4_I3_O)        0.126     5.222 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.370     5.592    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X31Y142        LUT1 (Prop_lut1_I0_O)        0.275     5.867 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.400     6.267    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X30Y141        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.332    34.332    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.409 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.400    35.809    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X30Y141        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.356    36.165    
                         clock uncertainty           -0.035    36.129    
    SLICE_X30Y141        FDCE (Recov_fdce_C_CLR)     -0.258    35.871    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         35.871    
                         arrival time                          -6.267    
  -------------------------------------------------------------------
                         slack                                 29.605    

Slack (MET) :             29.605ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.039ns  (logic 0.939ns (30.899%)  route 2.100ns (69.101%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.809ns = ( 35.809 - 33.000 ) 
    Source Clock Delay      (SCD):    3.228ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.569     1.569    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     1.654 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.574     3.228    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y144        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y144        FDRE (Prop_fdre_C_Q)         0.433     3.661 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.837     4.498    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X34Y144        LUT6 (Prop_lut6_I0_O)        0.105     4.603 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.493     5.096    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X32Y143        LUT4 (Prop_lut4_I3_O)        0.126     5.222 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.370     5.592    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X31Y142        LUT1 (Prop_lut1_I0_O)        0.275     5.867 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.400     6.267    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X30Y141        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.332    34.332    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.409 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.400    35.809    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X30Y141        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.356    36.165    
                         clock uncertainty           -0.035    36.129    
    SLICE_X30Y141        FDCE (Recov_fdce_C_CLR)     -0.258    35.871    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         35.871    
                         arrival time                          -6.267    
  -------------------------------------------------------------------
                         slack                                 29.605    

Slack (MET) :             29.605ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.039ns  (logic 0.939ns (30.899%)  route 2.100ns (69.101%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.809ns = ( 35.809 - 33.000 ) 
    Source Clock Delay      (SCD):    3.228ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.569     1.569    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     1.654 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.574     3.228    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y144        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y144        FDRE (Prop_fdre_C_Q)         0.433     3.661 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.837     4.498    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X34Y144        LUT6 (Prop_lut6_I0_O)        0.105     4.603 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.493     5.096    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X32Y143        LUT4 (Prop_lut4_I3_O)        0.126     5.222 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.370     5.592    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X31Y142        LUT1 (Prop_lut1_I0_O)        0.275     5.867 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.400     6.267    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X30Y141        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.332    34.332    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.409 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.400    35.809    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X30Y141        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.356    36.165    
                         clock uncertainty           -0.035    36.129    
    SLICE_X30Y141        FDCE (Recov_fdce_C_CLR)     -0.258    35.871    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         35.871    
                         arrival time                          -6.267    
  -------------------------------------------------------------------
                         slack                                 29.605    

Slack (MET) :             29.653ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.919ns  (logic 0.939ns (32.170%)  route 1.980ns (67.830%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.810ns = ( 35.810 - 33.000 ) 
    Source Clock Delay      (SCD):    3.228ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.569     1.569    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     1.654 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.574     3.228    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y144        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y144        FDRE (Prop_fdre_C_Q)         0.433     3.661 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.837     4.498    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X34Y144        LUT6 (Prop_lut6_I0_O)        0.105     4.603 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.493     5.096    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X32Y143        LUT4 (Prop_lut4_I3_O)        0.126     5.222 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.370     5.592    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X31Y142        LUT1 (Prop_lut1_I0_O)        0.275     5.867 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.280     6.147    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X29Y142        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.332    34.332    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.409 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.401    35.810    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X29Y142        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.356    36.166    
                         clock uncertainty           -0.035    36.130    
    SLICE_X29Y142        FDCE (Recov_fdce_C_CLR)     -0.331    35.799    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         35.799    
                         arrival time                          -6.147    
  -------------------------------------------------------------------
                         slack                                 29.653    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.422%)  route 0.127ns (43.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.789ns
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.726     0.726    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.752 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.641     1.393    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X30Y137        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y137        FDPE (Prop_fdpe_C_Q)         0.164     1.557 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.127     1.684    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X31Y136        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.846     0.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.914     1.789    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X31Y136        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.382     1.407    
    SLICE_X31Y136        FDCE (Remov_fdce_C_CLR)     -0.092     1.315    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.315    
                         arrival time                           1.684    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.422%)  route 0.127ns (43.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.789ns
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.726     0.726    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.752 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.641     1.393    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X30Y137        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y137        FDPE (Prop_fdpe_C_Q)         0.164     1.557 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.127     1.684    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X31Y136        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.846     0.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.914     1.789    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X31Y136        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.382     1.407    
    SLICE_X31Y136        FDCE (Remov_fdce_C_CLR)     -0.092     1.315    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.315    
                         arrival time                           1.684    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.422%)  route 0.127ns (43.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.789ns
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.726     0.726    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.752 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.641     1.393    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X30Y137        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y137        FDPE (Prop_fdpe_C_Q)         0.164     1.557 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.127     1.684    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X31Y136        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.846     0.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.914     1.789    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X31Y136        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.382     1.407    
    SLICE_X31Y136        FDCE (Remov_fdce_C_CLR)     -0.092     1.315    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.315    
                         arrival time                           1.684    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.422%)  route 0.127ns (43.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.789ns
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.726     0.726    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.752 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.641     1.393    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X30Y137        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y137        FDPE (Prop_fdpe_C_Q)         0.164     1.557 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.127     1.684    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X31Y136        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.846     0.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.914     1.789    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X31Y136        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.382     1.407    
    SLICE_X31Y136        FDCE (Remov_fdce_C_CLR)     -0.092     1.315    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.315    
                         arrival time                           1.684    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.422%)  route 0.127ns (43.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.789ns
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.726     0.726    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.752 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.641     1.393    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X30Y137        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y137        FDPE (Prop_fdpe_C_Q)         0.164     1.557 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.127     1.684    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X31Y136        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.846     0.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.914     1.789    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X31Y136        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.382     1.407    
    SLICE_X31Y136        FDCE (Remov_fdce_C_CLR)     -0.092     1.315    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.315    
                         arrival time                           1.684    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.422%)  route 0.127ns (43.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.789ns
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.726     0.726    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.752 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.641     1.393    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X30Y137        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y137        FDPE (Prop_fdpe_C_Q)         0.164     1.557 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.127     1.684    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X31Y136        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.846     0.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.914     1.789    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X31Y136        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.382     1.407    
    SLICE_X31Y136        FDCE (Remov_fdce_C_CLR)     -0.092     1.315    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.315    
                         arrival time                           1.684    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.663%)  route 0.182ns (56.337%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.783ns
    Source Clock Delay      (SCD):    1.387ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.726     0.726    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.752 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.635     1.387    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X65Y133        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y133        FDPE (Prop_fdpe_C_Q)         0.141     1.528 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.182     1.710    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X66Y133        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.846     0.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.908     1.783    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X66Y133        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.382     1.401    
    SLICE_X66Y133        FDCE (Remov_fdce_C_CLR)     -0.067     1.334    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.334    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.663%)  route 0.182ns (56.337%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.783ns
    Source Clock Delay      (SCD):    1.387ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.726     0.726    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.752 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.635     1.387    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X65Y133        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y133        FDPE (Prop_fdpe_C_Q)         0.141     1.528 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.182     1.710    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X66Y133        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.846     0.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.908     1.783    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X66Y133        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.382     1.401    
    SLICE_X66Y133        FDCE (Remov_fdce_C_CLR)     -0.067     1.334    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.334    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.419%)  route 0.116ns (47.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.790ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.726     0.726    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.752 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.640     1.392    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X29Y136        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y136        FDPE (Prop_fdpe_C_Q)         0.128     1.520 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.116     1.636    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X29Y137        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.846     0.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.915     1.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X29Y137        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.382     1.408    
    SLICE_X29Y137        FDPE (Remov_fdpe_C_PRE)     -0.149     1.259    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.259    
                         arrival time                           1.636    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.663%)  route 0.182ns (56.337%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.783ns
    Source Clock Delay      (SCD):    1.387ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.726     0.726    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.752 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.635     1.387    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X65Y133        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y133        FDPE (Prop_fdpe_C_Q)         0.141     1.528 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.182     1.710    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X66Y133        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.846     0.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.908     1.783    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X66Y133        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.382     1.401    
    SLICE_X66Y133        FDPE (Remov_fdpe_C_PRE)     -0.071     1.330    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -1.330    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.380    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_125_scalp_zynqps_sys_clock_0

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SwitchesxDI[1]
                            (input port)
  Destination:            PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_gpio_switches/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.256ns  (logic 1.285ns (30.184%)  route 2.972ns (69.816%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.365ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  SwitchesxDI[1] (IN)
                         net (fo=0)                   0.000     0.000    SwitchesxDI[1]
    T1                   IBUF (Prop_ibuf_I_O)         1.285     1.285 r  PLxB.SwitchesxB.InBufSwitchesxG[1].InBufSwitch0xI/O
                         net (fo=1, routed)           2.972     4.256    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_gpio_switches/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[1]
    SLICE_X58Y110        FDRE                                         r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_gpio_switches/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.899     0.899    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     0.976 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.477     2.452    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219    -0.767 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.665     0.899    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.976 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        1.390     2.365    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_gpio_switches/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X58Y110        FDRE                                         r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_gpio_switches/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 JoystickxDI[2]
                            (input port)
  Destination:            PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_gpio_joystick/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.231ns  (logic 1.277ns (30.188%)  route 2.954ns (69.812%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.366ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R7                                                0.000     0.000 r  JoystickxDI[2] (IN)
                         net (fo=0)                   0.000     0.000    JoystickxDI[2]
    R7                   IBUF (Prop_ibuf_I_O)         1.277     1.277 r  PLxB.JoystickxB.InBufJoystickxG[2].InBufJoystickIdxxI/O
                         net (fo=1, routed)           2.954     4.231    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_gpio_joystick/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[2]
    SLICE_X67Y101        FDRE                                         r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_gpio_joystick/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.899     0.899    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     0.976 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.477     2.452    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219    -0.767 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.665     0.899    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.976 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        1.391     2.366    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_gpio_joystick/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X67Y101        FDRE                                         r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_gpio_joystick/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 JoystickxDI[1]
                            (input port)
  Destination:            PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_gpio_joystick/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.195ns  (logic 1.251ns (29.829%)  route 2.944ns (70.171%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.366ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P7                                                0.000     0.000 r  JoystickxDI[1] (IN)
                         net (fo=0)                   0.000     0.000    JoystickxDI[1]
    P7                   IBUF (Prop_ibuf_I_O)         1.251     1.251 r  PLxB.JoystickxB.InBufJoystickxG[1].InBufJoystickIdxxI/O
                         net (fo=1, routed)           2.944     4.195    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_gpio_joystick/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[1]
    SLICE_X66Y100        FDRE                                         r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_gpio_joystick/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.899     0.899    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     0.976 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.477     2.452    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219    -0.767 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.665     0.899    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.976 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        1.391     2.366    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_gpio_joystick/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X66Y100        FDRE                                         r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_gpio_joystick/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 SwitchesxDI[0]
                            (input port)
  Destination:            PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_gpio_switches/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.060ns  (logic 1.254ns (30.874%)  route 2.807ns (69.126%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L4                                                0.000     0.000 r  SwitchesxDI[0] (IN)
                         net (fo=0)                   0.000     0.000    SwitchesxDI[0]
    L4                   IBUF (Prop_ibuf_I_O)         1.254     1.254 r  PLxB.SwitchesxB.InBufSwitchesxG[0].InBufSwitch0xI/O
                         net (fo=1, routed)           2.807     4.060    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_gpio_switches/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X60Y111        FDRE                                         r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_gpio_switches/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.899     0.899    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     0.976 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.477     2.452    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219    -0.767 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.665     0.899    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.976 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        1.387     2.362    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_gpio_switches/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X60Y111        FDRE                                         r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_gpio_switches/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 JoystickxDI[0]
                            (input port)
  Destination:            PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_gpio_joystick/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.695ns  (logic 1.239ns (33.522%)  route 2.456ns (66.478%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.366ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K4                                                0.000     0.000 r  JoystickxDI[0] (IN)
                         net (fo=0)                   0.000     0.000    JoystickxDI[0]
    K4                   IBUF (Prop_ibuf_I_O)         1.239     1.239 r  PLxB.JoystickxB.InBufJoystickxG[0].InBufJoystickIdxxI/O
                         net (fo=1, routed)           2.456     3.695    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_gpio_joystick/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X66Y101        FDRE                                         r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_gpio_joystick/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.899     0.899    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     0.976 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.477     2.452    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219    -0.767 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.665     0.899    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.976 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        1.391     2.366    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_gpio_joystick/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X66Y101        FDRE                                         r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_gpio_joystick/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 JoystickxDI[3]
                            (input port)
  Destination:            PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_gpio_joystick/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.553ns  (logic 1.252ns (35.242%)  route 2.301ns (64.758%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.366ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  JoystickxDI[3] (IN)
                         net (fo=0)                   0.000     0.000    JoystickxDI[3]
    J2                   IBUF (Prop_ibuf_I_O)         1.252     1.252 r  PLxB.JoystickxB.InBufJoystickxG[3].InBufJoystickIdxxI/O
                         net (fo=1, routed)           2.301     3.553    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_gpio_joystick/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[3]
    SLICE_X65Y100        FDRE                                         r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_gpio_joystick/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.899     0.899    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     0.976 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.477     2.452    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219    -0.767 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.665     0.899    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.976 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        1.391     2.366    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_gpio_joystick/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X65Y100        FDRE                                         r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_gpio_joystick/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 JoystickxDI[4]
                            (input port)
  Destination:            PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_gpio_joystick/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.549ns  (logic 1.261ns (35.538%)  route 2.288ns (64.462%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.367ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  JoystickxDI[4] (IN)
                         net (fo=0)                   0.000     0.000    JoystickxDI[4]
    J1                   IBUF (Prop_ibuf_I_O)         1.261     1.261 r  PLxB.JoystickxB.InBufJoystickxG[4].InBufJoystickIdxxI/O
                         net (fo=1, routed)           2.288     3.549    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_gpio_joystick/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[4]
    SLICE_X68Y102        FDRE                                         r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_gpio_joystick/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.899     0.899    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     0.976 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.477     2.452    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219    -0.767 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.665     0.899    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.976 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        1.392     2.367    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_gpio_joystick/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X68Y102        FDRE                                         r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_gpio_joystick/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.075ns  (logic 0.105ns (5.061%)  route 1.970ns (94.939%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=4, routed)           1.970     1.970    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X60Y116        LUT1 (Prop_lut1_I0_O)        0.105     2.075 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     2.075    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X60Y116        FDRE                                         r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.899     0.899    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     0.976 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.477     2.452    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219    -0.767 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.665     0.899    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.976 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        1.384     2.359    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X60Y116        FDRE                                         r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.043ns  (logic 0.045ns (4.316%)  route 0.998ns (95.684%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=4, routed)           0.998     0.998    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X60Y116        LUT1 (Prop_lut1_I0_O)        0.045     1.043 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.043    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X60Y116        FDRE                                         r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.331     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.924     1.284    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.685    -0.401 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.732     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        0.906     1.266    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X60Y116        FDRE                                         r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 JoystickxDI[4]
                            (input port)
  Destination:            PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_gpio_joystick/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.640ns  (logic 0.406ns (24.771%)  route 1.234ns (75.229%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  JoystickxDI[4] (IN)
                         net (fo=0)                   0.000     0.000    JoystickxDI[4]
    J1                   IBUF (Prop_ibuf_I_O)         0.406     0.406 r  PLxB.JoystickxB.InBufJoystickxG[4].InBufJoystickIdxxI/O
                         net (fo=1, routed)           1.234     1.640    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_gpio_joystick/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[4]
    SLICE_X68Y102        FDRE                                         r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_gpio_joystick/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.331     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.924     1.284    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.685    -0.401 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.732     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        0.915     1.275    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_gpio_joystick/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X68Y102        FDRE                                         r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_gpio_joystick/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 JoystickxDI[3]
                            (input port)
  Destination:            PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_gpio_joystick/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.664ns  (logic 0.397ns (23.872%)  route 1.267ns (76.128%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  JoystickxDI[3] (IN)
                         net (fo=0)                   0.000     0.000    JoystickxDI[3]
    J2                   IBUF (Prop_ibuf_I_O)         0.397     0.397 r  PLxB.JoystickxB.InBufJoystickxG[3].InBufJoystickIdxxI/O
                         net (fo=1, routed)           1.267     1.664    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_gpio_joystick/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[3]
    SLICE_X65Y100        FDRE                                         r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_gpio_joystick/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.331     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.924     1.284    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.685    -0.401 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.732     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        0.914     1.274    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_gpio_joystick/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X65Y100        FDRE                                         r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_gpio_joystick/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 JoystickxDI[0]
                            (input port)
  Destination:            PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_gpio_joystick/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.739ns  (logic 0.384ns (22.068%)  route 1.355ns (77.932%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K4                                                0.000     0.000 r  JoystickxDI[0] (IN)
                         net (fo=0)                   0.000     0.000    JoystickxDI[0]
    K4                   IBUF (Prop_ibuf_I_O)         0.384     0.384 r  PLxB.JoystickxB.InBufJoystickxG[0].InBufJoystickIdxxI/O
                         net (fo=1, routed)           1.355     1.739    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_gpio_joystick/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X66Y101        FDRE                                         r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_gpio_joystick/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.331     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.924     1.284    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.685    -0.401 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.732     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        0.914     1.274    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_gpio_joystick/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X66Y101        FDRE                                         r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_gpio_joystick/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 SwitchesxDI[0]
                            (input port)
  Destination:            PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_gpio_switches/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.926ns  (logic 0.399ns (20.694%)  route 1.528ns (79.306%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L4                                                0.000     0.000 r  SwitchesxDI[0] (IN)
                         net (fo=0)                   0.000     0.000    SwitchesxDI[0]
    L4                   IBUF (Prop_ibuf_I_O)         0.399     0.399 r  PLxB.SwitchesxB.InBufSwitchesxG[0].InBufSwitch0xI/O
                         net (fo=1, routed)           1.528     1.926    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_gpio_switches/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X60Y111        FDRE                                         r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_gpio_switches/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.331     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.924     1.284    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.685    -0.401 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.732     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        0.911     1.271    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_gpio_switches/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X60Y111        FDRE                                         r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_gpio_switches/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 JoystickxDI[1]
                            (input port)
  Destination:            PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_gpio_joystick/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.010ns  (logic 0.396ns (19.718%)  route 1.614ns (80.282%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P7                                                0.000     0.000 r  JoystickxDI[1] (IN)
                         net (fo=0)                   0.000     0.000    JoystickxDI[1]
    P7                   IBUF (Prop_ibuf_I_O)         0.396     0.396 r  PLxB.JoystickxB.InBufJoystickxG[1].InBufJoystickIdxxI/O
                         net (fo=1, routed)           1.614     2.010    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_gpio_joystick/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[1]
    SLICE_X66Y100        FDRE                                         r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_gpio_joystick/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.331     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.924     1.284    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.685    -0.401 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.732     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        0.914     1.274    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_gpio_joystick/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X66Y100        FDRE                                         r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_gpio_joystick/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 SwitchesxDI[1]
                            (input port)
  Destination:            PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_gpio_switches/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.028ns  (logic 0.429ns (21.174%)  route 1.599ns (78.826%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  SwitchesxDI[1] (IN)
                         net (fo=0)                   0.000     0.000    SwitchesxDI[1]
    T1                   IBUF (Prop_ibuf_I_O)         0.429     0.429 r  PLxB.SwitchesxB.InBufSwitchesxG[1].InBufSwitch0xI/O
                         net (fo=1, routed)           1.599     2.028    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_gpio_switches/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[1]
    SLICE_X58Y110        FDRE                                         r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_gpio_switches/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.331     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.924     1.284    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.685    -0.401 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.732     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        0.911     1.271    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_gpio_switches/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X58Y110        FDRE                                         r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_gpio_switches/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 JoystickxDI[2]
                            (input port)
  Destination:            PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_gpio_joystick/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.054ns  (logic 0.422ns (20.550%)  route 1.632ns (79.450%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R7                                                0.000     0.000 r  JoystickxDI[2] (IN)
                         net (fo=0)                   0.000     0.000    JoystickxDI[2]
    R7                   IBUF (Prop_ibuf_I_O)         0.422     0.422 r  PLxB.JoystickxB.InBufJoystickxG[2].InBufJoystickIdxxI/O
                         net (fo=1, routed)           1.632     2.054    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_gpio_joystick/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[2]
    SLICE_X67Y101        FDRE                                         r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_gpio_joystick/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.331     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.924     1.284    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.685    -0.401 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.732     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        0.914     1.274    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_gpio_joystick/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X67Y101        FDRE                                         r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_gpio_joystick/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_125_scalp_zynqps_sys_clock_0
  To Clock:  clk_125_scalp_zynqps_sys_clock_0

Max Delay            87 Endpoints
Min Delay            87 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLxB.ImGenxB.MandelCalc/ZbxD_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PLxB.ImGenxB.MandelCalc/IterxO_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.673ns  (logic 15.526ns (71.639%)  route 6.147ns (28.361%))
  Logic Levels:           17  (CARRY4=8 DSP48E1=5 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.272ns
    Source Clock Delay      (SCD):    2.538ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.992     0.992    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.077 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.659     2.736    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.579    -0.843 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.835     0.992    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.077 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        1.461     2.538    PLxB.ImGenxB.MandelCalc/ClkxI
    SLICE_X9Y10          FDRE                                         r  PLxB.ImGenxB.MandelCalc/ZbxD_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.379     2.917 r  PLxB.ImGenxB.MandelCalc/ZbxD_reg[3]/Q
                         net (fo=3, routed)           0.344     3.261    PLxB.ImGenxB.MandelCalc/A2mB2_Mult/Q[3]
    SLICE_X8Y10          LUT2 (Prop_lut2_I0_O)        0.105     3.366 r  PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_37__0/O
                         net (fo=1, routed)           0.000     3.366    PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_37__0_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     3.680 r  PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_8__0/CO[3]
                         net (fo=1, routed)           0.000     3.680    PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_8__0_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.780 r  PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_7__0/CO[3]
                         net (fo=1, routed)           0.000     3.780    PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_7__0_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.880 r  PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     3.880    PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_6__1_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     4.079 r  PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_5__1/O[2]
                         net (fo=1, routed)           0.578     4.657    PLxB.ImGenxB.MandelCalc/A2mB2_Mult/A2mb2InAxD[14]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[23]_P[26])
                                                      3.369     8.026 r  PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2/P[26]
                         net (fo=6, routed)           0.804     8.830    PLxB.ImGenxB.MandelCalc/AB_Mult/bl.DSP48E_2_8[2]
    SLICE_X13Y8          LUT2 (Prop_lut2_I1_O)        0.105     8.935 r  PLxB.ImGenxB.MandelCalc/AB_Mult/bl.DSP48E_2_i_49/O
                         net (fo=1, routed)           0.000     8.935    PLxB.ImGenxB.MandelCalc/A2mB2_Mult/S[1]
    SLICE_X13Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     9.267 r  PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.267    PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_8_n_0
    SLICE_X13Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.365 r  PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.365    PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_7_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.463 r  PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     9.463    PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_6__0_n_0
    SLICE_X13Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.728 r  PLxB.ImGenxB.MandelCalc/A2mB2_Mult/bl.DSP48E_2_i_5__0/O[1]
                         net (fo=1, routed)           0.609    10.336    PLxB.ImGenxB.MandelCalc/ZRE/A[13]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_A[22]_P[34])
                                                      3.375    13.711 r  PLxB.ImGenxB.MandelCalc/ZRE/bl.DSP48E_2/P[34]
                         net (fo=1, routed)           0.694    14.405    PLxB.ImGenxB.MandelCalc/ZRE_N1/P[11]
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_C[43]_P[40])
                                                      1.523    15.928 r  PLxB.ImGenxB.MandelCalc/ZRE_N1/bl.DSP48_2/P[40]
                         net (fo=3, routed)           0.999    16.928    PLxB.ImGenxB.MandelCalc/ZRE2/bl.DSP48E_2_0[8]
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_A[17]_P[26])
                                                      3.230    20.158 r  PLxB.ImGenxB.MandelCalc/ZRE2/bl.DSP48E_2/P[26]
                         net (fo=1, routed)           0.701    20.859    PLxB.ImGenxB.MandelCalc/ZNORM2/P[3]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[17]_CARRYOUT[3])
                                                      1.724    22.583 r  PLxB.ImGenxB.MandelCalc/ZNORM2/bl.DSP48_2/CARRYOUT[3]
                         net (fo=2, routed)           0.772    23.355    PLxB.ImGenxB.MandelCalc/ZNORM2/CARRYOUT
    SLICE_X13Y19         LUT3 (Prop_lut3_I0_O)        0.105    23.460 r  PLxB.ImGenxB.MandelCalc/ZNORM2/IterxO[23]_i_2_rewire/O
                         net (fo=1, routed)           0.348    23.809    PLxB.ImGenxB.MandelCalc/ZNORM2/IterxO[23]_i_2_n_0
    SLICE_X13Y19         LUT6 (Prop_lut6_I5_O)        0.105    23.914 r  PLxB.ImGenxB.MandelCalc/ZNORM2/IterxO[23]_i_1_rewire/O
                         net (fo=24, routed)          0.297    24.211    PLxB.ImGenxB.MandelCalc/IterxO0
    SLICE_X12Y17         FDRE                                         r  PLxB.ImGenxB.MandelCalc/IterxO_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.899     0.899    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     0.976 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.477     2.452    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219    -0.767 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.665     0.899    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.976 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        1.297     2.272    PLxB.ImGenxB.MandelCalc/ClkxI
    SLICE_X12Y17         FDRE                                         r  PLxB.ImGenxB.MandelCalc/IterxO_reg[10]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.815ns  (logic 2.005ns (52.560%)  route 1.810ns (47.440%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.365ns
    Source Clock Delay      (SCD):    2.634ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.992     0.992    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.077 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.659     2.736    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.579    -0.843 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.835     0.992    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.077 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        1.557     2.634    <hidden>
    SLICE_X34Y121        SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y121        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.332     3.966 r  <hidden>
                         net (fo=1, routed)           0.649     4.615    <hidden>
    SLICE_X34Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.549     5.164 r  <hidden>
                         net (fo=1, routed)           0.781     5.945    <hidden>
    SLICE_X36Y120        LUT2 (Prop_lut2_I1_O)        0.124     6.069 r  <hidden>
                         net (fo=1, routed)           0.380     6.449    <hidden>
    SLICE_X36Y119        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.899     0.899    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     0.976 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.477     2.452    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219    -0.767 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.665     0.899    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.976 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        1.390     2.365    <hidden>
    SLICE_X36Y119        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.721ns  (logic 2.056ns (55.253%)  route 1.665ns (44.747%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.364ns
    Source Clock Delay      (SCD):    2.634ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.992     0.992    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.077 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.659     2.736    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.579    -0.843 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.835     0.992    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.077 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        1.557     2.634    <hidden>
    SLICE_X54Y117        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y117        SRL16E (Prop_srl16e_CLK_Q)
                                                      1.343     3.977 r  <hidden>
                         net (fo=1, routed)           0.631     4.608    <hidden>
    SLICE_X38Y117        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.608     5.216 r  <hidden>
                         net (fo=1, routed)           1.034     6.250    <hidden>
    SLICE_X36Y120        LUT2 (Prop_lut2_I1_O)        0.105     6.355 r  <hidden>
                         net (fo=1, routed)           0.000     6.355    <hidden>
    SLICE_X36Y120        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.899     0.899    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     0.976 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.477     2.452    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219    -0.767 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.665     0.899    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.976 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        1.389     2.364    <hidden>
    SLICE_X36Y120        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.352ns  (logic 1.986ns (59.254%)  route 1.366ns (40.746%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.366ns
    Source Clock Delay      (SCD):    2.639ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.992     0.992    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.077 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.659     2.736    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.579    -0.843 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.835     0.992    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.077 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        1.562     2.639    <hidden>
    SLICE_X34Y117        SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y117        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.332     3.971 r  <hidden>
                         net (fo=1, routed)           0.649     4.620    <hidden>
    SLICE_X34Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.549     5.169 r  <hidden>
                         net (fo=1, routed)           0.717     5.886    <hidden>
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.105     5.991 r  <hidden>
                         net (fo=1, routed)           0.000     5.991    <hidden>
    SLICE_X35Y118        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.899     0.899    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     0.976 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.477     2.452    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219    -0.767 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.665     0.899    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.976 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        1.391     2.366    <hidden>
    SLICE_X35Y118        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.727ns  (logic 1.447ns (53.056%)  route 1.280ns (46.944%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.367ns
    Source Clock Delay      (SCD):    2.636ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.992     0.992    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.077 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.659     2.736    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.579    -0.843 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.835     0.992    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.077 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        1.559     2.636    <hidden>
    SLICE_X38Y120        SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y120        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.332     3.968 r  <hidden>
                         net (fo=1, routed)           0.540     4.508    <hidden>
    SLICE_X39Y120        LUT3 (Prop_lut3_I2_O)        0.115     4.623 r  <hidden>
                         net (fo=10, routed)          0.741     5.363    <hidden>
    SLICE_X37Y117        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.899     0.899    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     0.976 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.477     2.452    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219    -0.767 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.665     0.899    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.976 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        1.392     2.367    <hidden>
    SLICE_X37Y117        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.727ns  (logic 1.447ns (53.056%)  route 1.280ns (46.944%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.367ns
    Source Clock Delay      (SCD):    2.636ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.992     0.992    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.077 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.659     2.736    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.579    -0.843 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.835     0.992    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.077 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        1.559     2.636    <hidden>
    SLICE_X38Y120        SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y120        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.332     3.968 r  <hidden>
                         net (fo=1, routed)           0.540     4.508    <hidden>
    SLICE_X39Y120        LUT3 (Prop_lut3_I2_O)        0.115     4.623 r  <hidden>
                         net (fo=10, routed)          0.741     5.363    <hidden>
    SLICE_X37Y117        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.899     0.899    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     0.976 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.477     2.452    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219    -0.767 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.665     0.899    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.976 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        1.392     2.367    <hidden>
    SLICE_X37Y117        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.727ns  (logic 1.447ns (53.056%)  route 1.280ns (46.944%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.367ns
    Source Clock Delay      (SCD):    2.636ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.992     0.992    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.077 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.659     2.736    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.579    -0.843 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.835     0.992    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.077 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        1.559     2.636    <hidden>
    SLICE_X38Y120        SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y120        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.332     3.968 r  <hidden>
                         net (fo=1, routed)           0.540     4.508    <hidden>
    SLICE_X39Y120        LUT3 (Prop_lut3_I2_O)        0.115     4.623 r  <hidden>
                         net (fo=10, routed)          0.741     5.363    <hidden>
    SLICE_X37Y117        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.899     0.899    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     0.976 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.477     2.452    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219    -0.767 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.665     0.899    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.976 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        1.392     2.367    <hidden>
    SLICE_X37Y117        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.727ns  (logic 1.447ns (53.056%)  route 1.280ns (46.944%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.367ns
    Source Clock Delay      (SCD):    2.636ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.992     0.992    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.077 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.659     2.736    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.579    -0.843 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.835     0.992    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.077 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        1.559     2.636    <hidden>
    SLICE_X38Y120        SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y120        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.332     3.968 r  <hidden>
                         net (fo=1, routed)           0.540     4.508    <hidden>
    SLICE_X39Y120        LUT3 (Prop_lut3_I2_O)        0.115     4.623 r  <hidden>
                         net (fo=10, routed)          0.741     5.363    <hidden>
    SLICE_X37Y117        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.899     0.899    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     0.976 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.477     2.452    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219    -0.767 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.665     0.899    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.976 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        1.392     2.367    <hidden>
    SLICE_X37Y117        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.529ns  (logic 1.447ns (57.219%)  route 1.082ns (42.781%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.368ns
    Source Clock Delay      (SCD):    2.636ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.992     0.992    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.077 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.659     2.736    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.579    -0.843 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.835     0.992    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.077 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        1.559     2.636    <hidden>
    SLICE_X38Y120        SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y120        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.332     3.968 r  <hidden>
                         net (fo=1, routed)           0.540     4.508    <hidden>
    SLICE_X39Y120        LUT3 (Prop_lut3_I2_O)        0.115     4.623 r  <hidden>
                         net (fo=10, routed)          0.542     5.165    <hidden>
    SLICE_X39Y116        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.899     0.899    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     0.976 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.477     2.452    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219    -0.767 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.665     0.899    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.976 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        1.393     2.368    <hidden>
    SLICE_X39Y116        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.529ns  (logic 1.447ns (57.219%)  route 1.082ns (42.781%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.368ns
    Source Clock Delay      (SCD):    2.636ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.992     0.992    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.077 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.659     2.736    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.579    -0.843 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.835     0.992    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.077 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        1.559     2.636    <hidden>
    SLICE_X38Y120        SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y120        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.332     3.968 r  <hidden>
                         net (fo=1, routed)           0.540     4.508    <hidden>
    SLICE_X39Y120        LUT3 (Prop_lut3_I2_O)        0.115     4.623 r  <hidden>
                         net (fo=10, routed)          0.542     5.165    <hidden>
    SLICE_X39Y116        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.899     0.899    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     0.976 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.477     2.452    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219    -0.767 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.665     0.899    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.976 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        1.393     2.368    <hidden>
    SLICE_X39Y116        FDRE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.828%)  route 0.064ns (31.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    0.959ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.303     0.303    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.329 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.651     0.980    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.352    -0.372 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.674     0.303    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        0.630     0.959    <hidden>
    SLICE_X36Y126        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y126        FDRE (Prop_fdre_C_Q)         0.141     1.100 r  <hidden>
                         net (fo=2, routed)           0.064     1.164    <hidden>
    SLICE_X37Y126        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.331     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.924     1.284    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.685    -0.401 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.732     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        0.902     1.262    <hidden>
    SLICE_X37Y126        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.879%)  route 0.116ns (45.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    0.959ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.303     0.303    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.329 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.651     0.980    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.352    -0.372 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.674     0.303    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        0.630     0.959    <hidden>
    SLICE_X36Y126        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y126        FDRE (Prop_fdre_C_Q)         0.141     1.100 r  <hidden>
                         net (fo=2, routed)           0.116     1.216    <hidden>
    SLICE_X37Y126        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.331     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.924     1.284    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.685    -0.401 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.732     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        0.902     1.262    <hidden>
    SLICE_X37Y126        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.262%)  route 0.114ns (44.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.265ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.303     0.303    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.329 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.651     0.980    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.352    -0.372 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.674     0.303    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        0.632     0.961    <hidden>
    SLICE_X35Y122        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y122        FDRE (Prop_fdre_C_Q)         0.141     1.102 r  <hidden>
                         net (fo=2, routed)           0.114     1.216    <hidden>
    SLICE_X35Y121        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.331     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.924     1.284    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.685    -0.401 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.732     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        0.905     1.265    <hidden>
    SLICE_X35Y121        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.258ns  (logic 0.128ns (49.663%)  route 0.130ns (50.337%))
  Logic Levels:           0  
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.264ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.303     0.303    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.329 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.651     0.980    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.352    -0.372 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.674     0.303    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        0.632     0.961    <hidden>
    SLICE_X29Y122        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y122        FDRE (Prop_fdre_C_Q)         0.128     1.089 r  <hidden>
                         net (fo=2, routed)           0.130     1.219    <hidden>
    SLICE_X29Y122        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.331     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.924     1.284    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.685    -0.401 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.732     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        0.904     1.264    <hidden>
    SLICE_X29Y122        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.908%)  route 0.116ns (45.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.265ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.303     0.303    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.329 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.651     0.980    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.352    -0.372 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.674     0.303    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        0.633     0.962    <hidden>
    SLICE_X32Y120        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y120        FDRE (Prop_fdre_C_Q)         0.141     1.103 r  <hidden>
                         net (fo=1, routed)           0.116     1.219    <hidden>
    SLICE_X32Y121        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.331     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.924     1.284    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.685    -0.401 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.732     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        0.905     1.265    <hidden>
    SLICE_X32Y121        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.256ns  (logic 0.128ns (49.944%)  route 0.128ns (50.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.267ns
    Source Clock Delay      (SCD):    0.963ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.303     0.303    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.329 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.651     0.980    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.352    -0.372 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.674     0.303    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        0.634     0.963    <hidden>
    SLICE_X28Y119        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y119        FDRE (Prop_fdre_C_Q)         0.128     1.091 r  <hidden>
                         net (fo=4, routed)           0.128     1.219    <hidden>
    SLICE_X28Y119        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.331     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.924     1.284    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.685    -0.401 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.732     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        0.907     1.267    <hidden>
    SLICE_X28Y119        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.258ns  (logic 0.128ns (49.692%)  route 0.130ns (50.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.265ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.303     0.303    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.329 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.651     0.980    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.352    -0.372 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.674     0.303    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        0.633     0.962    <hidden>
    SLICE_X37Y120        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y120        FDRE (Prop_fdre_C_Q)         0.128     1.090 r  <hidden>
                         net (fo=2, routed)           0.130     1.220    <hidden>
    SLICE_X36Y121        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.331     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.924     1.284    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.685    -0.401 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.732     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        0.905     1.265    <hidden>
    SLICE_X36Y121        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.258ns  (logic 0.128ns (49.663%)  route 0.130ns (50.337%))
  Logic Levels:           0  
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.267ns
    Source Clock Delay      (SCD):    0.963ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.303     0.303    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.329 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.651     0.980    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.352    -0.372 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.674     0.303    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        0.634     0.963    <hidden>
    SLICE_X29Y119        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y119        FDRE (Prop_fdre_C_Q)         0.128     1.091 r  <hidden>
                         net (fo=2, routed)           0.130     1.221    <hidden>
    SLICE_X29Y119        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.331     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.924     1.284    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.685    -0.401 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.732     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        0.907     1.267    <hidden>
    SLICE_X29Y119        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.298%)  route 0.119ns (45.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    0.965ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.303     0.303    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.329 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.651     0.980    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.352    -0.372 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.674     0.303    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        0.636     0.965    <hidden>
    SLICE_X32Y117        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y117        FDRE (Prop_fdre_C_Q)         0.141     1.106 r  <hidden>
                         net (fo=2, routed)           0.119     1.225    <hidden>
    SLICE_X33Y117        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.331     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.924     1.284    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.685    -0.401 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.732     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        0.909     1.269    <hidden>
    SLICE_X33Y117        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.266ns  (logic 0.128ns (48.131%)  route 0.138ns (51.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.268ns
    Source Clock Delay      (SCD):    0.964ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.303     0.303    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.329 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.651     0.980    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.352    -0.372 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.674     0.303    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        0.635     0.964    <hidden>
    SLICE_X29Y118        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y118        FDRE (Prop_fdre_C_Q)         0.128     1.092 r  <hidden>
                         net (fo=4, routed)           0.138     1.230    <hidden>
    SLICE_X29Y118        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.331     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.924     1.284    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.685    -0.401 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.732     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        0.908     1.268    <hidden>
    SLICE_X29Y118        FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_125_scalp_zynqps_sys_clock_0

Max Delay            78 Endpoints
Min Delay            86 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.770ns  (logic 1.107ns (62.544%)  route 0.663ns (37.456%))
  Logic Levels:           0  
  Clock Path Skew:        -0.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.368ns
    Source Clock Delay      (SCD):    3.223ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.569     1.569    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     1.654 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.569     3.223    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X34Y136        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y136        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.107     4.330 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/O
                         net (fo=1, routed)           0.663     4.993    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[14]
    SLICE_X37Y134        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.899     0.899    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     0.976 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.477     2.452    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219    -0.767 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.665     0.899    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.976 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        1.393     2.368    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X37Y134        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.717ns  (logic 1.109ns (64.571%)  route 0.608ns (35.429%))
  Logic Levels:           0  
  Clock Path Skew:        -0.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.368ns
    Source Clock Delay      (SCD):    3.223ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.569     1.569    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     1.654 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.569     3.223    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X34Y136        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y136        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.109     4.332 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/O
                         net (fo=1, routed)           0.608     4.940    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[12]
    SLICE_X37Y134        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.899     0.899    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     0.976 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.477     2.452    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219    -0.767 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.665     0.899    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.976 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        1.393     2.368    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X37Y134        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.631ns  (logic 1.081ns (66.286%)  route 0.550ns (33.714%))
  Logic Levels:           0  
  Clock Path Skew:        -0.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.367ns
    Source Clock Delay      (SCD):    3.223ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.569     1.569    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     1.654 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.569     3.223    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X34Y136        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y136        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.081     4.304 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/O
                         net (fo=1, routed)           0.550     4.854    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[13]
    SLICE_X35Y132        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.899     0.899    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     0.976 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.477     2.452    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219    -0.767 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.665     0.899    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.976 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        1.392     2.367    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X35Y132        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.629ns  (logic 1.109ns (68.087%)  route 0.520ns (31.913%))
  Logic Levels:           0  
  Clock Path Skew:        -0.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.368ns
    Source Clock Delay      (SCD):    3.221ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.569     1.569    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     1.654 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.567     3.221    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X34Y135        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y135        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.109     4.330 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/O
                         net (fo=1, routed)           0.520     4.850    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[0]
    SLICE_X35Y133        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.899     0.899    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     0.976 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.477     2.452    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219    -0.767 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.665     0.899    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.976 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        1.393     2.368    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X35Y133        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.584ns  (logic 1.081ns (68.226%)  route 0.503ns (31.774%))
  Logic Levels:           0  
  Clock Path Skew:        -0.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.368ns
    Source Clock Delay      (SCD):    3.220ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.569     1.569    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     1.654 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.566     3.220    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X34Y134        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y134        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.081     4.301 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/O
                         net (fo=1, routed)           0.503     4.804    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[7]
    SLICE_X36Y134        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.899     0.899    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     0.976 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.477     2.452    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219    -0.767 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.665     0.899    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.976 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        1.393     2.368    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X36Y134        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.513ns  (logic 1.100ns (72.682%)  route 0.413ns (27.318%))
  Logic Levels:           0  
  Clock Path Skew:        -0.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.368ns
    Source Clock Delay      (SCD):    3.221ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.569     1.569    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     1.654 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.567     3.221    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X34Y135        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y135        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.100     4.321 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/O
                         net (fo=1, routed)           0.413     4.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[4]
    SLICE_X36Y134        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.899     0.899    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     0.976 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.477     2.452    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219    -0.767 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.665     0.899    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.976 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        1.393     2.368    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X36Y134        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.505ns  (logic 1.107ns (73.561%)  route 0.398ns (26.439%))
  Logic Levels:           0  
  Clock Path Skew:        -0.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.368ns
    Source Clock Delay      (SCD):    3.220ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.569     1.569    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     1.654 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.566     3.220    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X34Y134        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y134        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.107     4.327 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/O
                         net (fo=1, routed)           0.398     4.725    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[8]
    SLICE_X36Y134        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.899     0.899    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     0.976 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.477     2.452    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219    -0.767 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.665     0.899    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.976 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        1.393     2.368    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X36Y134        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.489ns  (logic 1.084ns (72.786%)  route 0.405ns (27.214%))
  Logic Levels:           0  
  Clock Path Skew:        -0.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.367ns
    Source Clock Delay      (SCD):    3.220ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.569     1.569    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     1.654 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.566     3.220    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X34Y134        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y134        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.084     4.304 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/O
                         net (fo=1, routed)           0.405     4.709    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[11]
    SLICE_X35Y132        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.899     0.899    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     0.976 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.477     2.452    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219    -0.767 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.665     0.899    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.976 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        1.392     2.367    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X35Y132        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.479ns  (logic 1.087ns (73.474%)  route 0.392ns (26.526%))
  Logic Levels:           0  
  Clock Path Skew:        -0.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.368ns
    Source Clock Delay      (SCD):    3.223ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.569     1.569    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     1.654 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.569     3.223    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X34Y136        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y136        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.087     4.310 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/O
                         net (fo=1, routed)           0.392     4.702    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[15]
    SLICE_X37Y134        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.899     0.899    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     0.976 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.477     2.452    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219    -0.767 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.665     0.899    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.976 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        1.393     2.368    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X37Y134        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.470ns  (logic 1.087ns (73.937%)  route 0.383ns (26.063%))
  Logic Levels:           0  
  Clock Path Skew:        -0.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.368ns
    Source Clock Delay      (SCD):    3.221ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.569     1.569    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     1.654 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.567     3.221    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X34Y135        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y135        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.087     4.308 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/O
                         net (fo=1, routed)           0.383     4.691    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[3]
    SLICE_X36Y134        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.899     0.899    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     0.976 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.477     2.452    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219    -0.767 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.665     0.899    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.976 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        1.393     2.368    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X36Y134        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.237ns  (logic 0.128ns (54.118%)  route 0.109ns (45.882%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.726     0.726    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.752 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.641     1.393    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X37Y137        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.128     1.521 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/Q
                         net (fo=2, routed)           0.109     1.629    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[2]
    SLICE_X39Y137        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.331     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.924     1.284    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.685    -0.401 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.732     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        0.913     1.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X39Y137        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.238ns  (logic 0.128ns (53.818%)  route 0.110ns (46.182%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    1.394ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.726     0.726    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.752 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.642     1.394    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X37Y138        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y138        FDRE (Prop_fdre_C_Q)         0.128     1.522 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[0]/Q
                         net (fo=2, routed)           0.110     1.632    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[0]
    SLICE_X39Y137        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.331     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.924     1.284    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.685    -0.401 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.732     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        0.913     1.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X39Y137        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.243ns  (logic 0.128ns (52.781%)  route 0.115ns (47.219%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.726     0.726    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.752 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.641     1.393    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X37Y137        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.128     1.521 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[8]/Q
                         net (fo=2, routed)           0.115     1.635    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[8]
    SLICE_X39Y137        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.331     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.924     1.284    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.685    -0.401 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.732     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        0.913     1.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X39Y137        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[8]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.249ns  (logic 0.128ns (51.417%)  route 0.121ns (48.583%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    1.390ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.726     0.726    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.752 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.638     1.390    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X57Y139        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y139        FDRE (Prop_fdre_C_Q)         0.128     1.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[16]/Q
                         net (fo=2, routed)           0.121     1.639    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[16]
    SLICE_X56Y139        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.331     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.924     1.284    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.685    -0.401 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.732     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        0.912     1.272    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X56Y139        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[16]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.250ns  (logic 0.128ns (51.279%)  route 0.122ns (48.721%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    1.390ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.726     0.726    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.752 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.638     1.390    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X57Y139        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y139        FDRE (Prop_fdre_C_Q)         0.128     1.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[14]/Q
                         net (fo=2, routed)           0.122     1.640    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[14]
    SLICE_X56Y139        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.331     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.924     1.284    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.685    -0.401 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.732     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        0.912     1.272    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X56Y139        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[14]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.249ns  (logic 0.128ns (51.467%)  route 0.121ns (48.533%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    1.391ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.726     0.726    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.752 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.639     1.391    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X57Y141        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y141        FDRE (Prop_fdre_C_Q)         0.128     1.519 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/Q
                         net (fo=2, routed)           0.121     1.640    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[0]
    SLICE_X56Y140        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.331     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.924     1.284    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.685    -0.401 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.732     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        0.913     1.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X56Y140        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.253ns  (logic 0.128ns (50.500%)  route 0.125ns (49.500%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    1.390ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.726     0.726    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.752 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.638     1.390    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X57Y139        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y139        FDRE (Prop_fdre_C_Q)         0.128     1.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[18]/Q
                         net (fo=2, routed)           0.125     1.643    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[18]
    SLICE_X56Y140        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.331     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.924     1.284    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.685    -0.401 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.732     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        0.913     1.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X56Y140        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[18]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.240%)  route 0.110ns (43.760%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.726     0.726    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.752 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.641     1.393    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X37Y137        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.141     1.534 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[5]/Q
                         net (fo=2, routed)           0.110     1.644    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[5]
    SLICE_X39Y137        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.331     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.924     1.284    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.685    -0.401 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.732     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        0.913     1.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X39Y137        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[5]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.309%)  route 0.114ns (44.691%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    1.391ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.726     0.726    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.752 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.639     1.391    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X57Y140        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y140        FDRE (Prop_fdre_C_Q)         0.141     1.532 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[7]/Q
                         net (fo=2, routed)           0.114     1.646    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[7]
    SLICE_X56Y140        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.331     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.924     1.284    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.685    -0.401 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.732     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        0.913     1.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X56Y140        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[7]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.051%)  route 0.115ns (44.949%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    1.390ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.726     0.726    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.752 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.638     1.390    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X57Y139        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y139        FDRE (Prop_fdre_C_Q)         0.141     1.531 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]/Q
                         net (fo=2, routed)           0.115     1.646    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[13]
    SLICE_X56Y139        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.331     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.924     1.284    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.685    -0.401 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.732     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        0.912     1.272    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X56Y139        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[13]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/rst_ps7_1_vga/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.596ns  (logic 0.105ns (4.045%)  route 2.491ns (95.955%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.284ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=4, routed)           2.092     2.092    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/rst_ps7_1_vga/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X88Y75         LUT1 (Prop_lut1_I0_O)        0.105     2.197 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/rst_ps7_1_vga/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.398     2.596    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/rst_ps7_1_vga/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X88Y76         FDRE                                         r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/rst_ps7_1_vga/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.899     0.899    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/lopt
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     0.976 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.328     2.303    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_in1_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.795    -0.492 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393     0.901    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.978 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkout1_buf/O
                         net (fo=308, routed)         1.288     2.266    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/rst_ps7_1_vga/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X88Y76         FDRE                                         r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/rst_ps7_1_vga/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/rst_ps7_1_vga/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.343ns  (logic 0.045ns (3.352%)  route 1.298ns (96.648%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.284ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=4, routed)           1.114     1.114    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/rst_ps7_1_vga/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X88Y75         LUT1 (Prop_lut1_I0_O)        0.045     1.159 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/rst_ps7_1_vga/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.183     1.343    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/rst_ps7_1_vga/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X88Y76         FDRE                                         r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/rst_ps7_1_vga/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.331     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/lopt
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.840     1.200    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_in1_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.419    -0.219 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552     0.333    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.362 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkout1_buf/O
                         net (fo=308, routed)         0.843     1.205    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/rst_ps7_1_vga/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X88Y76         FDRE                                         r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/rst_ps7_1_vga/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_125_scalp_zynqps_sys_clock_0
  To Clock:  clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLxB.ImGenxB.SwitchSource/MandelCacl_i/xpm_cdc_gen_0/inst/xarray/src_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PLxB.ImGenxB.SwitchSource/MandelCacl_i/xpm_cdc_gen_0/inst/xarray/syncstages_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.850ns  (logic 0.379ns (44.572%)  route 0.471ns (55.428%))
  Logic Levels:           0  
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.267ns
    Source Clock Delay      (SCD):    2.525ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.529ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.300ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.992     0.992    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.077 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.659     2.736    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.579    -0.843 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.835     0.992    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.077 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        1.448     2.525    PLxB.ImGenxB.SwitchSource/MandelCacl_i/xpm_cdc_gen_0/inst/xarray/src_clk
    SLICE_X80Y65         FDRE                                         r  PLxB.ImGenxB.SwitchSource/MandelCacl_i/xpm_cdc_gen_0/inst/xarray/src_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y65         FDRE (Prop_fdre_C_Q)         0.379     2.904 r  PLxB.ImGenxB.SwitchSource/MandelCacl_i/xpm_cdc_gen_0/inst/xarray/src_ff_reg[1]/Q
                         net (fo=1, routed)           0.471     3.375    PLxB.ImGenxB.SwitchSource/MandelCacl_i/xpm_cdc_gen_0/inst/xarray/async_path_bit[1]
    SLICE_X82Y68         FDRE                                         r  PLxB.ImGenxB.SwitchSource/MandelCacl_i/xpm_cdc_gen_0/inst/xarray/syncstages_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.899     0.899    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/lopt
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     0.976 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.328     2.303    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_in1_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.795    -0.492 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393     0.901    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.978 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkout1_buf/O
                         net (fo=308, routed)         1.289     2.267    PLxB.ImGenxB.SwitchSource/MandelCacl_i/xpm_cdc_gen_0/inst/xarray/dest_clk
    SLICE_X82Y68         FDRE                                         r  PLxB.ImGenxB.SwitchSource/MandelCacl_i/xpm_cdc_gen_0/inst/xarray/syncstages_ff_reg[0][1]/C

Slack:                    inf
  Source:                 PLxB.ImGenxB.SwitchSource/MandelCacl_i/xpm_cdc_gen_0/inst/xarray/src_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PLxB.ImGenxB.SwitchSource/MandelCacl_i/xpm_cdc_gen_0/inst/xarray/syncstages_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.609ns  (logic 0.379ns (62.232%)  route 0.230ns (37.768%))
  Logic Levels:           0  
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.269ns
    Source Clock Delay      (SCD):    2.525ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.529ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.300ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.992     0.992    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.077 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.659     2.736    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.579    -0.843 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.835     0.992    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.077 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        1.448     2.525    PLxB.ImGenxB.SwitchSource/MandelCacl_i/xpm_cdc_gen_0/inst/xarray/src_clk
    SLICE_X80Y65         FDRE                                         r  PLxB.ImGenxB.SwitchSource/MandelCacl_i/xpm_cdc_gen_0/inst/xarray/src_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y65         FDRE (Prop_fdre_C_Q)         0.379     2.904 r  PLxB.ImGenxB.SwitchSource/MandelCacl_i/xpm_cdc_gen_0/inst/xarray/src_ff_reg[0]/Q
                         net (fo=1, routed)           0.230     3.134    PLxB.ImGenxB.SwitchSource/MandelCacl_i/xpm_cdc_gen_0/inst/xarray/async_path_bit[0]
    SLICE_X81Y65         FDRE                                         r  PLxB.ImGenxB.SwitchSource/MandelCacl_i/xpm_cdc_gen_0/inst/xarray/syncstages_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.899     0.899    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/lopt
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     0.976 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.328     2.303    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_in1_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.795    -0.492 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393     0.901    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.978 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkout1_buf/O
                         net (fo=308, routed)         1.291     2.269    PLxB.ImGenxB.SwitchSource/MandelCacl_i/xpm_cdc_gen_0/inst/xarray/dest_clk
    SLICE_X81Y65         FDRE                                         r  PLxB.ImGenxB.SwitchSource/MandelCacl_i/xpm_cdc_gen_0/inst/xarray/syncstages_ff_reg[0][0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLxB.ImGenxB.SwitchSource/MandelCacl_i/xpm_cdc_gen_0/inst/xarray/src_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PLxB.ImGenxB.SwitchSource/MandelCacl_i/xpm_cdc_gen_0/inst/xarray/syncstages_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.853%)  route 0.107ns (43.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.529ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.300ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.303     0.303    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.329 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.651     0.980    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.352    -0.372 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.674     0.303    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        0.578     0.907    PLxB.ImGenxB.SwitchSource/MandelCacl_i/xpm_cdc_gen_0/inst/xarray/src_clk
    SLICE_X80Y65         FDRE                                         r  PLxB.ImGenxB.SwitchSource/MandelCacl_i/xpm_cdc_gen_0/inst/xarray/src_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y65         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  PLxB.ImGenxB.SwitchSource/MandelCacl_i/xpm_cdc_gen_0/inst/xarray/src_ff_reg[0]/Q
                         net (fo=1, routed)           0.107     1.155    PLxB.ImGenxB.SwitchSource/MandelCacl_i/xpm_cdc_gen_0/inst/xarray/async_path_bit[0]
    SLICE_X81Y65         FDRE                                         r  PLxB.ImGenxB.SwitchSource/MandelCacl_i/xpm_cdc_gen_0/inst/xarray/syncstages_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.331     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/lopt
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.840     1.200    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_in1_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.419    -0.219 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552     0.333    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.362 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkout1_buf/O
                         net (fo=308, routed)         0.850     1.212    PLxB.ImGenxB.SwitchSource/MandelCacl_i/xpm_cdc_gen_0/inst/xarray/dest_clk
    SLICE_X81Y65         FDRE                                         r  PLxB.ImGenxB.SwitchSource/MandelCacl_i/xpm_cdc_gen_0/inst/xarray/syncstages_ff_reg[0][0]/C

Slack:                    inf
  Source:                 PLxB.ImGenxB.SwitchSource/MandelCacl_i/xpm_cdc_gen_0/inst/xarray/src_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PLxB.ImGenxB.SwitchSource/MandelCacl_i/xpm_cdc_gen_0/inst/xarray/syncstages_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.462%)  route 0.216ns (60.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.529ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.300ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.303     0.303    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.329 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.651     0.980    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.352    -0.372 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.674     0.303    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        0.578     0.907    PLxB.ImGenxB.SwitchSource/MandelCacl_i/xpm_cdc_gen_0/inst/xarray/src_clk
    SLICE_X80Y65         FDRE                                         r  PLxB.ImGenxB.SwitchSource/MandelCacl_i/xpm_cdc_gen_0/inst/xarray/src_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y65         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  PLxB.ImGenxB.SwitchSource/MandelCacl_i/xpm_cdc_gen_0/inst/xarray/src_ff_reg[1]/Q
                         net (fo=1, routed)           0.216     1.264    PLxB.ImGenxB.SwitchSource/MandelCacl_i/xpm_cdc_gen_0/inst/xarray/async_path_bit[1]
    SLICE_X82Y68         FDRE                                         r  PLxB.ImGenxB.SwitchSource/MandelCacl_i/xpm_cdc_gen_0/inst/xarray/syncstages_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.331     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/lopt
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.840     1.200    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_in1_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.419    -0.219 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552     0.333    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.362 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkout1_buf/O
                         net (fo=308, routed)         0.847     1.209    PLxB.ImGenxB.SwitchSource/MandelCacl_i/xpm_cdc_gen_0/inst/xarray/dest_clk
    SLICE_X82Y68         FDRE                                         r  PLxB.ImGenxB.SwitchSource/MandelCacl_i/xpm_cdc_gen_0/inst/xarray/syncstages_ff_reg[0][1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_125_scalp_zynqps_sys_clock_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Max Delay            94 Endpoints
Min Delay           102 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.090ns  (logic 0.379ns (12.264%)  route 2.711ns (87.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.803ns
    Source Clock Delay      (SCD):    2.648ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.992     0.992    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.077 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.659     2.736    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.579    -0.843 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.835     0.992    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.077 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        1.571     2.648    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X35Y142        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y142        FDRE (Prop_fdre_C_Q)         0.379     3.027 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.711     5.738    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X57Y141        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.332     1.332    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     1.409 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.394     2.803    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X57Y141        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.090ns  (logic 0.379ns (12.264%)  route 2.711ns (87.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.803ns
    Source Clock Delay      (SCD):    2.648ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.992     0.992    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.077 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.659     2.736    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.579    -0.843 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.835     0.992    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.077 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        1.571     2.648    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X35Y142        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y142        FDRE (Prop_fdre_C_Q)         0.379     3.027 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.711     5.738    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X57Y141        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.332     1.332    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     1.409 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.394     2.803    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X57Y141        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.090ns  (logic 0.379ns (12.264%)  route 2.711ns (87.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.803ns
    Source Clock Delay      (SCD):    2.648ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.992     0.992    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.077 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.659     2.736    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.579    -0.843 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.835     0.992    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.077 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        1.571     2.648    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X35Y142        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y142        FDRE (Prop_fdre_C_Q)         0.379     3.027 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.711     5.738    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X57Y141        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.332     1.332    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     1.409 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.394     2.803    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X57Y141        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.090ns  (logic 0.379ns (12.264%)  route 2.711ns (87.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.803ns
    Source Clock Delay      (SCD):    2.648ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.992     0.992    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.077 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.659     2.736    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.579    -0.843 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.835     0.992    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.077 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        1.571     2.648    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X35Y142        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y142        FDRE (Prop_fdre_C_Q)         0.379     3.027 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.711     5.738    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X57Y141        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.332     1.332    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     1.409 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.394     2.803    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X57Y141        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.849ns  (logic 0.379ns (13.303%)  route 2.470ns (86.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.803ns
    Source Clock Delay      (SCD):    2.648ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.992     0.992    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.077 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.659     2.736    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.579    -0.843 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.835     0.992    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.077 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        1.571     2.648    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X35Y142        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y142        FDRE (Prop_fdre_C_Q)         0.379     3.027 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.470     5.497    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X57Y140        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.332     1.332    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     1.409 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.394     2.803    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X57Y140        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.849ns  (logic 0.379ns (13.303%)  route 2.470ns (86.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.803ns
    Source Clock Delay      (SCD):    2.648ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.992     0.992    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.077 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.659     2.736    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.579    -0.843 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.835     0.992    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.077 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        1.571     2.648    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X35Y142        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y142        FDRE (Prop_fdre_C_Q)         0.379     3.027 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.470     5.497    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X57Y140        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.332     1.332    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     1.409 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.394     2.803    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X57Y140        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.849ns  (logic 0.379ns (13.303%)  route 2.470ns (86.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.803ns
    Source Clock Delay      (SCD):    2.648ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.992     0.992    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.077 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.659     2.736    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.579    -0.843 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.835     0.992    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.077 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        1.571     2.648    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X35Y142        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y142        FDRE (Prop_fdre_C_Q)         0.379     3.027 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.470     5.497    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X57Y140        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.332     1.332    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     1.409 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.394     2.803    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X57Y140        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.849ns  (logic 0.379ns (13.303%)  route 2.470ns (86.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.803ns
    Source Clock Delay      (SCD):    2.648ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.992     0.992    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.077 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.659     2.736    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.579    -0.843 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.835     0.992    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.077 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        1.571     2.648    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X35Y142        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y142        FDRE (Prop_fdre_C_Q)         0.379     3.027 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.470     5.497    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X57Y140        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.332     1.332    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     1.409 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.394     2.803    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X57Y140        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[5]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.849ns  (logic 0.379ns (13.303%)  route 2.470ns (86.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.803ns
    Source Clock Delay      (SCD):    2.648ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.992     0.992    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.077 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.659     2.736    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.579    -0.843 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.835     0.992    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.077 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        1.571     2.648    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X35Y142        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y142        FDRE (Prop_fdre_C_Q)         0.379     3.027 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.470     5.497    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X57Y140        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.332     1.332    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     1.409 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.394     2.803    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X57Y140        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.849ns  (logic 0.379ns (13.303%)  route 2.470ns (86.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.803ns
    Source Clock Delay      (SCD):    2.648ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.992     0.992    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.077 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.659     2.736    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.579    -0.843 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.835     0.992    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.077 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        1.571     2.648    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X35Y142        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y142        FDRE (Prop_fdre_C_Q)         0.379     3.027 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.470     5.497    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X57Y140        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.332     1.332    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     1.409 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.394     2.803    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X57Y140        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.520%)  route 0.116ns (47.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.823ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.793ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.303     0.303    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.329 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.651     0.980    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.352    -0.372 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.674     0.303    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        0.641     0.970    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X36Y141        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y141        FDRE (Prop_fdre_C_Q)         0.128     1.098 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/Q
                         net (fo=1, routed)           0.116     1.214    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[2]
    SLICE_X36Y142        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.846     0.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.918     1.793    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X36Y142        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.520%)  route 0.116ns (47.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.823ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.793ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.303     0.303    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.329 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.651     0.980    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.352    -0.372 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.674     0.303    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        0.641     0.970    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X32Y140        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y140        FDRE (Prop_fdre_C_Q)         0.128     1.098 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.116     1.214    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[1]
    SLICE_X32Y141        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.846     0.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.918     1.793    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X32Y141        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.487%)  route 0.116ns (47.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.794ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.303     0.303    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.329 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.651     0.980    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.352    -0.372 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.674     0.303    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        0.641     0.970    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X39Y142        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y142        FDRE (Prop_fdre_C_Q)         0.128     1.098 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.116     1.214    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[1]
    SLICE_X39Y143        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.846     0.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.919     1.794    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X39Y143        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.520%)  route 0.116ns (47.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.823ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.794ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.303     0.303    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.329 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.651     0.980    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.352    -0.372 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.674     0.303    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        0.642     0.971    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X36Y143        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y143        FDRE (Prop_fdre_C_Q)         0.128     1.099 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.116     1.215    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[1]
    SLICE_X36Y144        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.846     0.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.919     1.794    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X36Y144        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.258ns  (logic 0.148ns (57.302%)  route 0.110ns (42.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.823ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.793ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.303     0.303    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.329 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.651     0.980    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.352    -0.372 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.674     0.303    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        0.641     0.970    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X38Y141        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y141        FDRE (Prop_fdre_C_Q)         0.148     1.118 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.110     1.228    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[0]
    SLICE_X38Y142        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.846     0.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.918     1.793    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X38Y142        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.258ns  (logic 0.148ns (57.302%)  route 0.110ns (42.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.823ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.794ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.303     0.303    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.329 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.651     0.980    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.352    -0.372 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.674     0.303    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        0.642     0.971    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X38Y143        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y143        FDRE (Prop_fdre_C_Q)         0.148     1.119 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/Q
                         net (fo=1, routed)           0.110     1.229    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[3]
    SLICE_X38Y144        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.846     0.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.919     1.794    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X38Y144        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.280ns  (logic 0.128ns (45.779%)  route 0.152ns (54.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.822ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.789ns
    Source Clock Delay      (SCD):    0.967ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.303     0.303    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.329 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.651     0.980    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.352    -0.372 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.674     0.303    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        0.638     0.967    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X35Y136        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y136        FDCE (Prop_fdce_C_Q)         0.128     1.095 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.152     1.247    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X33Y135        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.846     0.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.914     1.789    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X33Y135        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.300ns  (logic 0.128ns (42.693%)  route 0.172ns (57.307%))
  Logic Levels:           0  
  Clock Path Skew:        0.822ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.782ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.303     0.303    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.329 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.651     0.980    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.352    -0.372 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.674     0.303    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        0.631     0.960    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X63Y132        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y132        FDCE (Prop_fdce_C_Q)         0.128     1.088 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.172     1.260    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X64Y132        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.846     0.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.907     1.782    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X64Y132        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.297ns  (logic 0.128ns (43.057%)  route 0.169ns (56.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.823ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.793ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.303     0.303    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.329 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.651     0.980    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.352    -0.372 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.674     0.303    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        0.641     0.970    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X39Y140        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y140        FDRE (Prop_fdre_C_Q)         0.128     1.098 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.169     1.267    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[0]
    SLICE_X39Y141        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.846     0.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.918     1.793    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X39Y141        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.297ns  (logic 0.128ns (43.057%)  route 0.169ns (56.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.794ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.303     0.303    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.329 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.651     0.980    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.352    -0.372 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.674     0.303    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        0.641     0.970    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X37Y142        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y142        FDRE (Prop_fdre_C_Q)         0.128     1.098 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/Q
                         net (fo=1, routed)           0.169     1.267    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[2]
    SLICE_X37Y143        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.846     0.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.919     1.794    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X37Y143        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_125_scalp_zynqps_sys_clock_0
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLxB.PwmLedsxB.PwmBlue2xI/PwmxB.PwmxSO_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Led22V5BxSO
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.426ns  (logic 3.092ns (36.690%)  route 5.335ns (63.310%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.992     0.992    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.077 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.659     2.736    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.579    -0.843 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.835     0.992    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.077 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        1.569     2.646    PLxB.PwmLedsxB.PwmBlue2xI/FirmwareIDAxixDIO[ClockxC][ClkxC]
    SLICE_X38Y110        FDCE                                         r  PLxB.PwmLedsxB.PwmBlue2xI/PwmxB.PwmxSO_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y110        FDCE (Prop_fdce_C_Q)         0.433     3.079 r  PLxB.PwmLedsxB.PwmBlue2xI/PwmxB.PwmxSO_reg/Q
                         net (fo=1, routed)           5.335     8.414    PLxB.PwmLedsxB.PwmBlue2xS
    AA20                 OBUF (Prop_obuf_I_O)         2.659    11.072 r  PLxB.PwmLedsxB.OBufBluexB.OutBufLed2BxI/O
                         net (fo=0)                   0.000    11.072    Led22V5BxSO
    AA20                                                              r  Led22V5BxSO (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PLxB.PwmLedsxB.PwmGreen2xI/PwmxB.PwmxSO_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Led22V5GxSO
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.085ns  (logic 2.997ns (37.068%)  route 5.088ns (62.932%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.992     0.992    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.077 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.659     2.736    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.579    -0.843 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.835     0.992    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.077 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        1.567     2.644    PLxB.PwmLedsxB.PwmGreen2xI/FirmwareIDAxixDIO[ClockxC][ClkxC]
    SLICE_X33Y113        FDCE                                         r  PLxB.PwmLedsxB.PwmGreen2xI/PwmxB.PwmxSO_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y113        FDCE (Prop_fdce_C_Q)         0.379     3.023 r  PLxB.PwmLedsxB.PwmGreen2xI/PwmxB.PwmxSO_reg/Q
                         net (fo=1, routed)           5.088     8.111    PLxB.PwmLedsxB.PwmGreen2xS
    U16                  OBUF (Prop_obuf_I_O)         2.618    10.729 r  PLxB.PwmLedsxB.OBufGreenxB.OutBufLed2RxI/O
                         net (fo=0)                   0.000    10.729    Led22V5GxSO
    U16                                                               r  Led22V5GxSO (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PLxB.PwmLedsxB.PwmBlue1xI/PwmxB.PwmxSO_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Led12V5BxSO
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.444ns  (logic 3.023ns (40.615%)  route 4.421ns (59.385%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.992     0.992    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.077 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.659     2.736    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.579    -0.843 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.835     0.992    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.077 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        1.568     2.645    PLxB.PwmLedsxB.PwmBlue1xI/FirmwareIDAxixDIO[ClockxC][ClkxC]
    SLICE_X39Y112        FDCE                                         r  PLxB.PwmLedsxB.PwmBlue1xI/PwmxB.PwmxSO_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y112        FDCE (Prop_fdce_C_Q)         0.379     3.024 r  PLxB.PwmLedsxB.PwmBlue1xI/PwmxB.PwmxSO_reg/Q
                         net (fo=1, routed)           4.421     7.445    PLxB.PwmLedsxB.PwmBlue1xS
    R8                   OBUF (Prop_obuf_I_O)         2.644    10.089 r  PLxB.PwmLedsxB.OBufBluexB.OutBufLed1BxI/O
                         net (fo=0)                   0.000    10.089    Led12V5BxSO
    R8                                                                r  Led12V5BxSO (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PLxB.PwmLedsxB.PwmRed2xI/PwmxB.PwmxSO_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Led22V5RxSO
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.022ns  (logic 3.083ns (43.912%)  route 3.938ns (56.088%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.992     0.992    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.077 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.659     2.736    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.579    -0.843 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.835     0.992    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.077 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        1.565     2.642    PLxB.PwmLedsxB.PwmRed2xI/FirmwareIDAxixDIO[ClockxC][ClkxC]
    SLICE_X29Y114        FDCE                                         r  PLxB.PwmLedsxB.PwmRed2xI/PwmxB.PwmxSO_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y114        FDCE (Prop_fdce_C_Q)         0.379     3.021 r  PLxB.PwmLedsxB.PwmRed2xI/PwmxB.PwmxSO_reg/Q
                         net (fo=1, routed)           3.938     6.959    PLxB.PwmLedsxB.PwmRed2xS
    T16                  OBUF (Prop_obuf_I_O)         2.704     9.664 r  PLxB.PwmLedsxB.OBufRedxB.OutBufLed2RxI/O
                         net (fo=0)                   0.000     9.664    Led22V5RxSO
    T16                                                               r  Led22V5RxSO (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PLxB.PwmLedsxB.PwmRed1xI/PwmxB.PwmxSO_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Led12V5RxSO
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.711ns  (logic 3.021ns (45.010%)  route 3.690ns (54.990%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.992     0.992    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.077 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.659     2.736    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.579    -0.843 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.835     0.992    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.077 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        1.567     2.644    PLxB.PwmLedsxB.PwmRed1xI/FirmwareIDAxixDIO[ClockxC][ClkxC]
    SLICE_X28Y113        FDCE                                         r  PLxB.PwmLedsxB.PwmRed1xI/PwmxB.PwmxSO_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y113        FDCE (Prop_fdce_C_Q)         0.379     3.023 r  PLxB.PwmLedsxB.PwmRed1xI/PwmxB.PwmxSO_reg/Q
                         net (fo=1, routed)           3.690     6.713    PLxB.PwmLedsxB.PwmRed1xS
    L2                   OBUF (Prop_obuf_I_O)         2.642     9.355 r  PLxB.PwmLedsxB.OBufRedxB.OutBufLed1RxI/O
                         net (fo=0)                   0.000     9.355    Led12V5RxSO
    L2                                                                r  Led12V5RxSO (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_gpio_reset_btn/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SelfRstxRNO
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.605ns  (logic 3.134ns (47.454%)  route 3.471ns (52.546%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.992     0.992    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.077 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.659     2.736    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.579    -0.843 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.835     0.992    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.077 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        1.570     2.647    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_gpio_reset_btn/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y108        FDRE                                         r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_gpio_reset_btn/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y108        FDRE (Prop_fdre_C_Q)         0.379     3.026 f  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_gpio_reset_btn/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.531     3.557    PSxB.ZynqxI/GPIOResetBtnxR
    SLICE_X39Y107        LUT1 (Prop_lut1_I0_O)        0.105     3.662 r  PSxB.ZynqxI/GPIOResetBtnxRNO_INST_0/O
                         net (fo=1, routed)           2.940     6.602    SelfRstxRNO_OBUF
    H8                   OBUF (Prop_obuf_I_O)         2.650     9.252 r  SelfRstxRNO_OBUF_inst/O
                         net (fo=0)                   0.000     9.252    SelfRstxRNO
    H8                                                                r  SelfRstxRNO (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_iic_ioext/U0/X_IIC/IIC_CONTROL_I/master_slave_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            IoExtIICSdaxDIO
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.695ns  (logic 2.856ns (42.659%)  route 3.839ns (57.341%))
  Logic Levels:           2  (LUT5=1 OBUFT=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.992     0.992    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.077 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.659     2.736    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.579    -0.843 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.835     0.992    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.077 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        1.394     2.471    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_iic_ioext/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X67Y94         FDRE                                         r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_iic_ioext/U0/X_IIC/IIC_CONTROL_I/master_slave_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y94         FDRE (Prop_fdre_C_Q)         0.379     2.850 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_iic_ioext/U0/X_IIC/IIC_CONTROL_I/master_slave_reg/Q
                         net (fo=16, routed)          1.249     4.099    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_iic_ioext/U0/X_IIC/IIC_CONTROL_I/master_slave
    SLICE_X67Y91         LUT5 (Prop_lut5_I2_O)        0.105     4.204 f  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_iic_ioext/U0/X_IIC/IIC_CONTROL_I/sda_t_INST_0/O
                         net (fo=1, routed)           2.590     6.794    PSxB.ZynqxI/IOBufxB.IoExtIICSdaxI/T
    J5                   OBUFT (TriStatE_obuft_T_O)
                                                      2.372     9.166 r  PSxB.ZynqxI/IOBufxB.IoExtIICSdaxI/OBUFT/O
                         net (fo=1, unset)            0.000     9.166    IoExtIICSdaxDIO
    J5                                                                r  IoExtIICSdaxDIO (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PLxB.PwmLedsxB.PwmGreen1xI/PwmxB.PwmxSO_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Led12V5GxSO
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.369ns  (logic 3.033ns (47.620%)  route 3.336ns (52.380%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.992     0.992    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.077 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.659     2.736    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.579    -0.843 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.835     0.992    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.077 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        1.568     2.645    PLxB.PwmLedsxB.PwmGreen1xI/FirmwareIDAxixDIO[ClockxC][ClkxC]
    SLICE_X35Y112        FDCE                                         r  PLxB.PwmLedsxB.PwmGreen1xI/PwmxB.PwmxSO_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y112        FDCE (Prop_fdce_C_Q)         0.379     3.024 r  PLxB.PwmLedsxB.PwmGreen1xI/PwmxB.PwmxSO_reg/Q
                         net (fo=1, routed)           3.336     6.360    PLxB.PwmLedsxB.PwmGreen1xS
    L1                   OBUF (Prop_obuf_I_O)         2.654     9.014 r  PLxB.PwmLedsxB.OBufGreenxB.OutBufLed1GxI/O
                         net (fo=0)                   0.000     9.014    Led12V5GxSO
    L1                                                                r  Led12V5GxSO (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_iic_ioext/U0/X_IIC/REG_INTERFACE_I/RD_FIFO_CNTRL.ro_prev_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            IoExtIICSclxDIO
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.542ns  (logic 2.909ns (44.467%)  route 3.633ns (55.533%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.992     0.992    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.077 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.659     2.736    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.579    -0.843 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.835     0.992    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.077 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        1.392     2.469    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_iic_ioext/U0/X_IIC/REG_INTERFACE_I/s_axi_aclk
    SLICE_X58Y89         FDRE                                         r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_iic_ioext/U0/X_IIC/REG_INTERFACE_I/RD_FIFO_CNTRL.ro_prev_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y89         FDRE (Prop_fdre_C_Q)         0.433     2.902 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_iic_ioext/U0/X_IIC/REG_INTERFACE_I/RD_FIFO_CNTRL.ro_prev_i_reg/Q
                         net (fo=11, routed)          1.038     3.940    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_iic_ioext/U0/X_IIC/IIC_CONTROL_I/Ro_prev
    SLICE_X67Y92         LUT4 (Prop_lut4_I0_O)        0.105     4.045 f  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_iic_ioext/U0/X_IIC/IIC_CONTROL_I/scl_t_INST_0/O
                         net (fo=1, routed)           2.594     6.640    PSxB.ZynqxI/IOBufxB.IoExtIICSclxI/T
    K5                   OBUFT (TriStatE_obuft_T_O)
                                                      2.371     9.011 r  PSxB.ZynqxI/IOBufxB.IoExtIICSclxI/OBUFT/O
                         net (fo=1, unset)            0.000     9.011    IoExtIICSclxDIO
    K5                                                                r  IoExtIICSclxDIO (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_iic_ioext/U0/X_IIC/IIC_CONTROL_I/arb_lost_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            IoExtIICSdaxDIO
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.289ns  (logic 0.868ns (37.934%)  route 1.421ns (62.066%))
  Logic Levels:           2  (LUT5=1 OBUFT=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.303     0.303    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.329 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.651     0.980    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.352    -0.372 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.674     0.303    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        0.555     0.884    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_iic_ioext/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X66Y91         FDRE                                         r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_iic_ioext/U0/X_IIC/IIC_CONTROL_I/arb_lost_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y91         FDRE (Prop_fdre_C_Q)         0.164     1.048 f  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_iic_ioext/U0/X_IIC/IIC_CONTROL_I/arb_lost_reg/Q
                         net (fo=26, routed)          0.093     1.140    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_iic_ioext/U0/X_IIC/IIC_CONTROL_I/arb_lost
    SLICE_X67Y91         LUT5 (Prop_lut5_I0_O)        0.045     1.185 f  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_iic_ioext/U0/X_IIC/IIC_CONTROL_I/sda_t_INST_0/O
                         net (fo=1, routed)           1.328     2.514    PSxB.ZynqxI/IOBufxB.IoExtIICSdaxI/T
    J5                   OBUFT (TriStatE_obuft_T_O)
                                                      0.659     3.173 r  PSxB.ZynqxI/IOBufxB.IoExtIICSdaxI/OBUFT/O
                         net (fo=1, unset)            0.000     3.173    IoExtIICSdaxDIO
    J5                                                                r  IoExtIICSdaxDIO (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_iic_ioext/U0/X_IIC/IIC_CONTROL_I/sda_setup_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            IoExtIICSclxDIO
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.369ns  (logic 0.844ns (35.645%)  route 1.524ns (64.355%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.303     0.303    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.329 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.651     0.980    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.352    -0.372 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.674     0.303    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        0.555     0.884    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_iic_ioext/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X65Y92         FDRE                                         r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_iic_ioext/U0/X_IIC/IIC_CONTROL_I/sda_setup_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y92         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_iic_ioext/U0/X_IIC/IIC_CONTROL_I/sda_setup_reg/Q
                         net (fo=3, routed)           0.191     1.216    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_iic_ioext/U0/X_IIC/IIC_CONTROL_I/sda_setup
    SLICE_X67Y92         LUT4 (Prop_lut4_I3_O)        0.045     1.261 f  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_iic_ioext/U0/X_IIC/IIC_CONTROL_I/scl_t_INST_0/O
                         net (fo=1, routed)           1.333     2.594    PSxB.ZynqxI/IOBufxB.IoExtIICSclxI/T
    K5                   OBUFT (TriStatE_obuft_T_O)
                                                      0.658     3.252 r  PSxB.ZynqxI/IOBufxB.IoExtIICSclxI/OBUFT/O
                         net (fo=1, unset)            0.000     3.252    IoExtIICSclxDIO
    K5                                                                r  IoExtIICSclxDIO (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PLxB.PwmLedsxB.PwmGreen1xI/PwmxB.PwmxSO_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Led12V5GxSO
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.685ns  (logic 1.312ns (48.869%)  route 1.373ns (51.131%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.303     0.303    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.329 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.651     0.980    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.352    -0.372 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.674     0.303    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        0.639     0.968    PLxB.PwmLedsxB.PwmGreen1xI/FirmwareIDAxixDIO[ClockxC][ClkxC]
    SLICE_X35Y112        FDCE                                         r  PLxB.PwmLedsxB.PwmGreen1xI/PwmxB.PwmxSO_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y112        FDCE (Prop_fdce_C_Q)         0.141     1.109 r  PLxB.PwmLedsxB.PwmGreen1xI/PwmxB.PwmxSO_reg/Q
                         net (fo=1, routed)           1.373     2.482    PLxB.PwmLedsxB.PwmGreen1xS
    L1                   OBUF (Prop_obuf_I_O)         1.171     3.653 r  PLxB.PwmLedsxB.OBufGreenxB.OutBufLed1GxI/O
                         net (fo=0)                   0.000     3.653    Led12V5GxSO
    L1                                                                r  Led12V5GxSO (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_gpio_reset_btn/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SelfRstxRNO
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.826ns  (logic 1.354ns (47.914%)  route 1.472ns (52.086%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.303     0.303    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.329 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.651     0.980    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.352    -0.372 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.674     0.303    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        0.641     0.970    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_gpio_reset_btn/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y108        FDRE                                         r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_gpio_reset_btn/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y108        FDRE (Prop_fdre_C_Q)         0.141     1.111 f  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/axi_gpio_reset_btn/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.233     1.344    PSxB.ZynqxI/GPIOResetBtnxR
    SLICE_X39Y107        LUT1 (Prop_lut1_I0_O)        0.045     1.389 r  PSxB.ZynqxI/GPIOResetBtnxRNO_INST_0/O
                         net (fo=1, routed)           1.239     2.628    SelfRstxRNO_OBUF
    H8                   OBUF (Prop_obuf_I_O)         1.168     3.796 r  SelfRstxRNO_OBUF_inst/O
                         net (fo=0)                   0.000     3.796    SelfRstxRNO
    H8                                                                r  SelfRstxRNO (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PLxB.PwmLedsxB.PwmRed1xI/PwmxB.PwmxSO_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Led12V5RxSO
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.896ns  (logic 1.300ns (44.886%)  route 1.596ns (55.114%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.303     0.303    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.329 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.651     0.980    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.352    -0.372 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.674     0.303    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        0.638     0.967    PLxB.PwmLedsxB.PwmRed1xI/FirmwareIDAxixDIO[ClockxC][ClkxC]
    SLICE_X28Y113        FDCE                                         r  PLxB.PwmLedsxB.PwmRed1xI/PwmxB.PwmxSO_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y113        FDCE (Prop_fdce_C_Q)         0.141     1.108 r  PLxB.PwmLedsxB.PwmRed1xI/PwmxB.PwmxSO_reg/Q
                         net (fo=1, routed)           1.596     2.704    PLxB.PwmLedsxB.PwmRed1xS
    L2                   OBUF (Prop_obuf_I_O)         1.159     3.863 r  PLxB.PwmLedsxB.OBufRedxB.OutBufLed1RxI/O
                         net (fo=0)                   0.000     3.863    Led12V5RxSO
    L2                                                                r  Led12V5RxSO (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PLxB.PwmLedsxB.PwmRed2xI/PwmxB.PwmxSO_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Led22V5RxSO
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.013ns  (logic 1.362ns (45.220%)  route 1.650ns (54.780%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.303     0.303    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.329 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.651     0.980    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.352    -0.372 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.674     0.303    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        0.638     0.967    PLxB.PwmLedsxB.PwmRed2xI/FirmwareIDAxixDIO[ClockxC][ClkxC]
    SLICE_X29Y114        FDCE                                         r  PLxB.PwmLedsxB.PwmRed2xI/PwmxB.PwmxSO_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y114        FDCE (Prop_fdce_C_Q)         0.141     1.108 r  PLxB.PwmLedsxB.PwmRed2xI/PwmxB.PwmxSO_reg/Q
                         net (fo=1, routed)           1.650     2.758    PLxB.PwmLedsxB.PwmRed2xS
    T16                  OBUF (Prop_obuf_I_O)         1.221     3.980 r  PLxB.PwmLedsxB.OBufRedxB.OutBufLed2RxI/O
                         net (fo=0)                   0.000     3.980    Led22V5RxSO
    T16                                                               r  Led22V5RxSO (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PLxB.PwmLedsxB.PwmBlue1xI/PwmxB.PwmxSO_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Led12V5BxSO
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.291ns  (logic 1.303ns (39.583%)  route 1.989ns (60.417%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.303     0.303    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.329 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.651     0.980    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.352    -0.372 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.674     0.303    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        0.639     0.968    PLxB.PwmLedsxB.PwmBlue1xI/FirmwareIDAxixDIO[ClockxC][ClkxC]
    SLICE_X39Y112        FDCE                                         r  PLxB.PwmLedsxB.PwmBlue1xI/PwmxB.PwmxSO_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y112        FDCE (Prop_fdce_C_Q)         0.141     1.109 r  PLxB.PwmLedsxB.PwmBlue1xI/PwmxB.PwmxSO_reg/Q
                         net (fo=1, routed)           1.989     3.098    PLxB.PwmLedsxB.PwmBlue1xS
    R8                   OBUF (Prop_obuf_I_O)         1.162     4.259 r  PLxB.PwmLedsxB.OBufBluexB.OutBufLed1BxI/O
                         net (fo=0)                   0.000     4.259    Led12V5BxSO
    R8                                                                r  Led12V5BxSO (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PLxB.PwmLedsxB.PwmGreen2xI/PwmxB.PwmxSO_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Led22V5GxSO
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.534ns  (logic 1.277ns (36.129%)  route 2.257ns (63.871%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.303     0.303    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.329 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.651     0.980    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.352    -0.372 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.674     0.303    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        0.638     0.967    PLxB.PwmLedsxB.PwmGreen2xI/FirmwareIDAxixDIO[ClockxC][ClkxC]
    SLICE_X33Y113        FDCE                                         r  PLxB.PwmLedsxB.PwmGreen2xI/PwmxB.PwmxSO_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y113        FDCE (Prop_fdce_C_Q)         0.141     1.108 r  PLxB.PwmLedsxB.PwmGreen2xI/PwmxB.PwmxSO_reg/Q
                         net (fo=1, routed)           2.257     3.365    PLxB.PwmLedsxB.PwmGreen2xS
    U16                  OBUF (Prop_obuf_I_O)         1.136     4.501 r  PLxB.PwmLedsxB.OBufGreenxB.OutBufLed2RxI/O
                         net (fo=0)                   0.000     4.501    Led22V5GxSO
    U16                                                               r  Led22V5GxSO (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PLxB.PwmLedsxB.PwmBlue2xI/PwmxB.PwmxSO_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Led22V5BxSO
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.776ns  (logic 1.340ns (35.481%)  route 2.437ns (64.519%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.303     0.303    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.329 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.651     0.980    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.352    -0.372 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.674     0.303    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        0.640     0.969    PLxB.PwmLedsxB.PwmBlue2xI/FirmwareIDAxixDIO[ClockxC][ClkxC]
    SLICE_X38Y110        FDCE                                         r  PLxB.PwmLedsxB.PwmBlue2xI/PwmxB.PwmxSO_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y110        FDCE (Prop_fdce_C_Q)         0.164     1.133 r  PLxB.PwmLedsxB.PwmBlue2xI/PwmxB.PwmxSO_reg/Q
                         net (fo=1, routed)           2.437     3.570    PLxB.PwmLedsxB.PwmBlue2xS
    AA20                 OBUF (Prop_obuf_I_O)         1.176     4.745 r  PLxB.PwmLedsxB.OBufBluexB.OutBufLed2BxI/O
                         net (fo=0)                   0.000     4.745    Led22V5BxSO
    AA20                                                              r  Led22V5BxSO (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_hdmi_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.Vga2HdmixI/SerializersxB.SerializerC0xI/MasterOSERDESE2xI/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_hdmi_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0  {rise@0.000ns fall@2.070ns period=4.140ns})
  Destination:            HdmiTXNxDO[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.937ns  (logic 1.936ns (99.948%)  route 0.001ns (0.052%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.407ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.992     0.992    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/lopt
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.085     1.077 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.496     2.573    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_in1_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.115    -0.542 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.536     0.994    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_hdmi_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     1.079 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkout2_buf/O
                         net (fo=8, routed)           1.563     2.642    PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.Vga2HdmixI/SerializersxB.SerializerC0xI/ClocksxCI[HdmixC]
    OLOGIC_X1Y92         OSERDESE2                                    r  PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.Vga2HdmixI/SerializersxB.SerializerC0xI/MasterOSERDESE2xI/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y92         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.418     3.060 r  PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.Vga2HdmixI/SerializersxB.SerializerC0xI/MasterOSERDESE2xI/OQ
                         net (fo=1, routed)           0.001     3.061    PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.Vga2HdmixI/I
    L6                   OBUFDS (Prop_obufds_I_OB)    1.518     4.579 r  PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.Vga2HdmixI/OBufDSxB.OBufDSxG[0].OBufDSHdmiTxCNxI/OB
                         net (fo=0)                   0.000     4.579    HdmiTXNxDO[0]
    M6                                                                r  HdmiTXNxDO[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.Vga2HdmixI/SerializersxB.SerializerC0xI/MasterOSERDESE2xI/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_hdmi_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0  {rise@0.000ns fall@2.070ns period=4.140ns})
  Destination:            HdmiTXPxDO[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.936ns  (logic 1.935ns (99.948%)  route 0.001ns (0.052%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.407ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.992     0.992    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/lopt
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.085     1.077 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.496     2.573    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_in1_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.115    -0.542 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.536     0.994    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_hdmi_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     1.079 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkout2_buf/O
                         net (fo=8, routed)           1.563     2.642    PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.Vga2HdmixI/SerializersxB.SerializerC0xI/ClocksxCI[HdmixC]
    OLOGIC_X1Y92         OSERDESE2                                    r  PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.Vga2HdmixI/SerializersxB.SerializerC0xI/MasterOSERDESE2xI/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y92         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.418     3.060 r  PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.Vga2HdmixI/SerializersxB.SerializerC0xI/MasterOSERDESE2xI/OQ
                         net (fo=1, routed)           0.001     3.061    PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.Vga2HdmixI/I
    L6                   OBUFDS (Prop_obufds_I_O)     1.517     4.578 r  PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.Vga2HdmixI/OBufDSxB.OBufDSxG[0].OBufDSHdmiTxCNxI/O
                         net (fo=0)                   0.000     4.578    HdmiTXPxDO[0]
    L6                                                                r  HdmiTXPxDO[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.Vga2HdmixI/SerializersxB.SerializerC3xI/MasterOSERDESE2xI/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_hdmi_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0  {rise@0.000ns fall@2.070ns period=4.140ns})
  Destination:            HdmiTXClkNxSO
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.921ns  (logic 1.920ns (99.948%)  route 0.001ns (0.052%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.407ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.992     0.992    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/lopt
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.085     1.077 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.496     2.573    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_in1_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.115    -0.542 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.536     0.994    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_hdmi_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     1.079 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkout2_buf/O
                         net (fo=8, routed)           1.565     2.644    PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.Vga2HdmixI/SerializersxB.SerializerC3xI/ClocksxCI[HdmixC]
    OLOGIC_X1Y96         OSERDESE2                                    r  PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.Vga2HdmixI/SerializersxB.SerializerC3xI/MasterOSERDESE2xI/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y96         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.418     3.062 r  PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.Vga2HdmixI/SerializersxB.SerializerC3xI/MasterOSERDESE2xI/OQ
                         net (fo=1, routed)           0.001     3.063    PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.Vga2HdmixI/TmdsSerialDataxD_3
    J7                   OBUFDS (Prop_obufds_I_OB)    1.502     4.565 r  PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.Vga2HdmixI/OBufDSxB.OBufDSHdmiTxC3xI/OB
                         net (fo=0)                   0.000     4.565    HdmiTXClkNxSO
    J6                                                                r  HdmiTXClkNxSO (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.Vga2HdmixI/SerializersxB.SerializerC3xI/MasterOSERDESE2xI/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_hdmi_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0  {rise@0.000ns fall@2.070ns period=4.140ns})
  Destination:            HdmiTXClkPxSO
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.920ns  (logic 1.919ns (99.948%)  route 0.001ns (0.052%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.407ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.992     0.992    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/lopt
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.085     1.077 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.496     2.573    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_in1_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.115    -0.542 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.536     0.994    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_hdmi_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     1.079 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkout2_buf/O
                         net (fo=8, routed)           1.565     2.644    PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.Vga2HdmixI/SerializersxB.SerializerC3xI/ClocksxCI[HdmixC]
    OLOGIC_X1Y96         OSERDESE2                                    r  PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.Vga2HdmixI/SerializersxB.SerializerC3xI/MasterOSERDESE2xI/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y96         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.418     3.062 r  PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.Vga2HdmixI/SerializersxB.SerializerC3xI/MasterOSERDESE2xI/OQ
                         net (fo=1, routed)           0.001     3.063    PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.Vga2HdmixI/TmdsSerialDataxD_3
    J7                   OBUFDS (Prop_obufds_I_O)     1.501     4.564 r  PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.Vga2HdmixI/OBufDSxB.OBufDSHdmiTxC3xI/O
                         net (fo=0)                   0.000     4.564    HdmiTXClkPxSO
    J7                                                                r  HdmiTXClkPxSO (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.Vga2HdmixI/SerializersxB.SerializerC2xI/MasterOSERDESE2xI/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_hdmi_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0  {rise@0.000ns fall@2.070ns period=4.140ns})
  Destination:            HdmiTXNxDO[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.918ns  (logic 1.917ns (99.948%)  route 0.001ns (0.052%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.407ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.992     0.992    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/lopt
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.085     1.077 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.496     2.573    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_in1_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.115    -0.542 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.536     0.994    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_hdmi_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     1.079 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkout2_buf/O
                         net (fo=8, routed)           1.563     2.642    PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.Vga2HdmixI/SerializersxB.SerializerC2xI/ClocksxCI[HdmixC]
    OLOGIC_X1Y90         OSERDESE2                                    r  PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.Vga2HdmixI/SerializersxB.SerializerC2xI/MasterOSERDESE2xI/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y90         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.418     3.060 r  PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.Vga2HdmixI/SerializersxB.SerializerC2xI/MasterOSERDESE2xI/OQ
                         net (fo=1, routed)           0.001     3.061    PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.Vga2HdmixI/TmdsSerialDataxD_2
    N8                   OBUFDS (Prop_obufds_I_OB)    1.499     4.560 r  PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.Vga2HdmixI/OBufDSxB.OBufDSxG[2].OBufDSHdmiTxCNxI/OB
                         net (fo=0)                   0.000     4.560    HdmiTXNxDO[2]
    P8                                                                r  HdmiTXNxDO[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.Vga2HdmixI/SerializersxB.SerializerC2xI/MasterOSERDESE2xI/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_hdmi_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0  {rise@0.000ns fall@2.070ns period=4.140ns})
  Destination:            HdmiTXPxDO[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.917ns  (logic 1.916ns (99.948%)  route 0.001ns (0.052%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.407ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.992     0.992    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/lopt
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.085     1.077 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.496     2.573    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_in1_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.115    -0.542 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.536     0.994    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_hdmi_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     1.079 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkout2_buf/O
                         net (fo=8, routed)           1.563     2.642    PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.Vga2HdmixI/SerializersxB.SerializerC2xI/ClocksxCI[HdmixC]
    OLOGIC_X1Y90         OSERDESE2                                    r  PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.Vga2HdmixI/SerializersxB.SerializerC2xI/MasterOSERDESE2xI/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y90         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.418     3.060 r  PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.Vga2HdmixI/SerializersxB.SerializerC2xI/MasterOSERDESE2xI/OQ
                         net (fo=1, routed)           0.001     3.061    PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.Vga2HdmixI/TmdsSerialDataxD_2
    N8                   OBUFDS (Prop_obufds_I_O)     1.498     4.559 r  PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.Vga2HdmixI/OBufDSxB.OBufDSxG[2].OBufDSHdmiTxCNxI/O
                         net (fo=0)                   0.000     4.559    HdmiTXPxDO[2]
    N8                                                                r  HdmiTXPxDO[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.Vga2HdmixI/SerializersxB.SerializerC1xI/MasterOSERDESE2xI/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_hdmi_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0  {rise@0.000ns fall@2.070ns period=4.140ns})
  Destination:            HdmiTXNxDO[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.893ns  (logic 1.892ns (99.947%)  route 0.001ns (0.053%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.407ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.992     0.992    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/lopt
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.085     1.077 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.496     2.573    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_in1_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.115    -0.542 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.536     0.994    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_hdmi_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     1.079 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkout2_buf/O
                         net (fo=8, routed)           1.560     2.639    PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.Vga2HdmixI/SerializersxB.SerializerC1xI/ClocksxCI[HdmixC]
    OLOGIC_X1Y88         OSERDESE2                                    r  PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.Vga2HdmixI/SerializersxB.SerializerC1xI/MasterOSERDESE2xI/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y88         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.418     3.057 r  PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.Vga2HdmixI/SerializersxB.SerializerC1xI/MasterOSERDESE2xI/OQ
                         net (fo=1, routed)           0.001     3.058    PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.Vga2HdmixI/TmdsSerialDataxD_1
    M8                   OBUFDS (Prop_obufds_I_OB)    1.474     4.532 r  PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.Vga2HdmixI/OBufDSxB.OBufDSxG[1].OBufDSHdmiTxCNxI/OB
                         net (fo=0)                   0.000     4.532    HdmiTXNxDO[1]
    M7                                                                r  HdmiTXNxDO[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.Vga2HdmixI/SerializersxB.SerializerC1xI/MasterOSERDESE2xI/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_hdmi_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0  {rise@0.000ns fall@2.070ns period=4.140ns})
  Destination:            HdmiTXPxDO[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.892ns  (logic 1.891ns (99.947%)  route 0.001ns (0.053%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.407ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.992     0.992    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/lopt
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.085     1.077 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.496     2.573    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_in1_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.115    -0.542 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.536     0.994    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_hdmi_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     1.079 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkout2_buf/O
                         net (fo=8, routed)           1.560     2.639    PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.Vga2HdmixI/SerializersxB.SerializerC1xI/ClocksxCI[HdmixC]
    OLOGIC_X1Y88         OSERDESE2                                    r  PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.Vga2HdmixI/SerializersxB.SerializerC1xI/MasterOSERDESE2xI/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y88         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.418     3.057 r  PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.Vga2HdmixI/SerializersxB.SerializerC1xI/MasterOSERDESE2xI/OQ
                         net (fo=1, routed)           0.001     3.058    PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.Vga2HdmixI/TmdsSerialDataxD_1
    M8                   OBUFDS (Prop_obufds_I_O)     1.473     4.531 r  PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.Vga2HdmixI/OBufDSxB.OBufDSxG[1].OBufDSHdmiTxCNxI/O
                         net (fo=0)                   0.000     4.531    HdmiTXPxDO[1]
    M8                                                                r  HdmiTXPxDO[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.Vga2HdmixI/SerializersxB.SerializerC1xI/MasterOSERDESE2xI/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_hdmi_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0  {rise@0.000ns fall@2.070ns period=4.140ns})
  Destination:            HdmiTXPxDO[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.886ns  (logic 0.885ns (99.887%)  route 0.001ns (0.113%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.407ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.303     0.303    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/lopt
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.329 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.571     0.900    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_in1_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.098    -0.198 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.503     0.305    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_hdmi_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.331 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkout2_buf/O
                         net (fo=8, routed)           0.608     0.939    PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.Vga2HdmixI/SerializersxB.SerializerC1xI/ClocksxCI[HdmixC]
    OLOGIC_X1Y88         OSERDESE2                                    r  PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.Vga2HdmixI/SerializersxB.SerializerC1xI/MasterOSERDESE2xI/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y88         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     1.116 r  PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.Vga2HdmixI/SerializersxB.SerializerC1xI/MasterOSERDESE2xI/OQ
                         net (fo=1, routed)           0.001     1.117    PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.Vga2HdmixI/TmdsSerialDataxD_1
    M8                   OBUFDS (Prop_obufds_I_O)     0.708     1.825 r  PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.Vga2HdmixI/OBufDSxB.OBufDSxG[1].OBufDSHdmiTxCNxI/O
                         net (fo=0)                   0.000     1.825    HdmiTXPxDO[1]
    M8                                                                r  HdmiTXPxDO[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.Vga2HdmixI/SerializersxB.SerializerC1xI/MasterOSERDESE2xI/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_hdmi_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0  {rise@0.000ns fall@2.070ns period=4.140ns})
  Destination:            HdmiTXNxDO[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.887ns  (logic 0.886ns (99.887%)  route 0.001ns (0.113%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.407ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.303     0.303    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/lopt
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.329 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.571     0.900    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_in1_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.098    -0.198 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.503     0.305    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_hdmi_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.331 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkout2_buf/O
                         net (fo=8, routed)           0.608     0.939    PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.Vga2HdmixI/SerializersxB.SerializerC1xI/ClocksxCI[HdmixC]
    OLOGIC_X1Y88         OSERDESE2                                    r  PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.Vga2HdmixI/SerializersxB.SerializerC1xI/MasterOSERDESE2xI/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y88         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     1.116 r  PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.Vga2HdmixI/SerializersxB.SerializerC1xI/MasterOSERDESE2xI/OQ
                         net (fo=1, routed)           0.001     1.117    PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.Vga2HdmixI/TmdsSerialDataxD_1
    M8                   OBUFDS (Prop_obufds_I_OB)    0.709     1.826 r  PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.Vga2HdmixI/OBufDSxB.OBufDSxG[1].OBufDSHdmiTxCNxI/OB
                         net (fo=0)                   0.000     1.826    HdmiTXNxDO[1]
    M7                                                                r  HdmiTXNxDO[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.Vga2HdmixI/SerializersxB.SerializerC2xI/MasterOSERDESE2xI/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_hdmi_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0  {rise@0.000ns fall@2.070ns period=4.140ns})
  Destination:            HdmiTXPxDO[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.911ns  (logic 0.910ns (99.890%)  route 0.001ns (0.110%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.407ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.303     0.303    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/lopt
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.329 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.571     0.900    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_in1_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.098    -0.198 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.503     0.305    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_hdmi_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.331 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkout2_buf/O
                         net (fo=8, routed)           0.608     0.939    PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.Vga2HdmixI/SerializersxB.SerializerC2xI/ClocksxCI[HdmixC]
    OLOGIC_X1Y90         OSERDESE2                                    r  PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.Vga2HdmixI/SerializersxB.SerializerC2xI/MasterOSERDESE2xI/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y90         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     1.116 r  PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.Vga2HdmixI/SerializersxB.SerializerC2xI/MasterOSERDESE2xI/OQ
                         net (fo=1, routed)           0.001     1.117    PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.Vga2HdmixI/TmdsSerialDataxD_2
    N8                   OBUFDS (Prop_obufds_I_O)     0.733     1.849 r  PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.Vga2HdmixI/OBufDSxB.OBufDSxG[2].OBufDSHdmiTxCNxI/O
                         net (fo=0)                   0.000     1.849    HdmiTXPxDO[2]
    N8                                                                r  HdmiTXPxDO[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.Vga2HdmixI/SerializersxB.SerializerC2xI/MasterOSERDESE2xI/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_hdmi_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0  {rise@0.000ns fall@2.070ns period=4.140ns})
  Destination:            HdmiTXNxDO[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.912ns  (logic 0.911ns (99.890%)  route 0.001ns (0.110%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.407ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.303     0.303    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/lopt
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.329 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.571     0.900    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_in1_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.098    -0.198 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.503     0.305    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_hdmi_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.331 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkout2_buf/O
                         net (fo=8, routed)           0.608     0.939    PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.Vga2HdmixI/SerializersxB.SerializerC2xI/ClocksxCI[HdmixC]
    OLOGIC_X1Y90         OSERDESE2                                    r  PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.Vga2HdmixI/SerializersxB.SerializerC2xI/MasterOSERDESE2xI/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y90         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     1.116 r  PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.Vga2HdmixI/SerializersxB.SerializerC2xI/MasterOSERDESE2xI/OQ
                         net (fo=1, routed)           0.001     1.117    PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.Vga2HdmixI/TmdsSerialDataxD_2
    N8                   OBUFDS (Prop_obufds_I_OB)    0.734     1.850 r  PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.Vga2HdmixI/OBufDSxB.OBufDSxG[2].OBufDSHdmiTxCNxI/OB
                         net (fo=0)                   0.000     1.850    HdmiTXNxDO[2]
    P8                                                                r  HdmiTXNxDO[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.Vga2HdmixI/SerializersxB.SerializerC3xI/MasterOSERDESE2xI/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_hdmi_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0  {rise@0.000ns fall@2.070ns period=4.140ns})
  Destination:            HdmiTXClkPxSO
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.914ns  (logic 0.913ns (99.891%)  route 0.001ns (0.109%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.407ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.303     0.303    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/lopt
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.329 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.571     0.900    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_in1_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.098    -0.198 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.503     0.305    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_hdmi_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.331 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkout2_buf/O
                         net (fo=8, routed)           0.609     0.940    PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.Vga2HdmixI/SerializersxB.SerializerC3xI/ClocksxCI[HdmixC]
    OLOGIC_X1Y96         OSERDESE2                                    r  PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.Vga2HdmixI/SerializersxB.SerializerC3xI/MasterOSERDESE2xI/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y96         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     1.117 r  PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.Vga2HdmixI/SerializersxB.SerializerC3xI/MasterOSERDESE2xI/OQ
                         net (fo=1, routed)           0.001     1.118    PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.Vga2HdmixI/TmdsSerialDataxD_3
    J7                   OBUFDS (Prop_obufds_I_O)     0.736     1.854 r  PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.Vga2HdmixI/OBufDSxB.OBufDSHdmiTxC3xI/O
                         net (fo=0)                   0.000     1.854    HdmiTXClkPxSO
    J7                                                                r  HdmiTXClkPxSO (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.Vga2HdmixI/SerializersxB.SerializerC3xI/MasterOSERDESE2xI/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_hdmi_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0  {rise@0.000ns fall@2.070ns period=4.140ns})
  Destination:            HdmiTXClkNxSO
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.915ns  (logic 0.914ns (99.891%)  route 0.001ns (0.109%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.407ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.303     0.303    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/lopt
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.329 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.571     0.900    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_in1_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.098    -0.198 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.503     0.305    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_hdmi_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.331 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkout2_buf/O
                         net (fo=8, routed)           0.609     0.940    PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.Vga2HdmixI/SerializersxB.SerializerC3xI/ClocksxCI[HdmixC]
    OLOGIC_X1Y96         OSERDESE2                                    r  PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.Vga2HdmixI/SerializersxB.SerializerC3xI/MasterOSERDESE2xI/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y96         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     1.117 r  PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.Vga2HdmixI/SerializersxB.SerializerC3xI/MasterOSERDESE2xI/OQ
                         net (fo=1, routed)           0.001     1.118    PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.Vga2HdmixI/TmdsSerialDataxD_3
    J7                   OBUFDS (Prop_obufds_I_OB)    0.737     1.855 r  PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.Vga2HdmixI/OBufDSxB.OBufDSHdmiTxC3xI/OB
                         net (fo=0)                   0.000     1.855    HdmiTXClkNxSO
    J6                                                                r  HdmiTXClkNxSO (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.Vga2HdmixI/SerializersxB.SerializerC0xI/MasterOSERDESE2xI/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_hdmi_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0  {rise@0.000ns fall@2.070ns period=4.140ns})
  Destination:            HdmiTXPxDO[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.930ns  (logic 0.929ns (99.892%)  route 0.001ns (0.108%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.407ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.303     0.303    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/lopt
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.329 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.571     0.900    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_in1_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.098    -0.198 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.503     0.305    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_hdmi_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.331 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkout2_buf/O
                         net (fo=8, routed)           0.608     0.939    PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.Vga2HdmixI/SerializersxB.SerializerC0xI/ClocksxCI[HdmixC]
    OLOGIC_X1Y92         OSERDESE2                                    r  PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.Vga2HdmixI/SerializersxB.SerializerC0xI/MasterOSERDESE2xI/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y92         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     1.116 r  PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.Vga2HdmixI/SerializersxB.SerializerC0xI/MasterOSERDESE2xI/OQ
                         net (fo=1, routed)           0.001     1.117    PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.Vga2HdmixI/I
    L6                   OBUFDS (Prop_obufds_I_O)     0.752     1.868 r  PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.Vga2HdmixI/OBufDSxB.OBufDSxG[0].OBufDSHdmiTxCNxI/O
                         net (fo=0)                   0.000     1.868    HdmiTXPxDO[0]
    L6                                                                r  HdmiTXPxDO[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.Vga2HdmixI/SerializersxB.SerializerC0xI/MasterOSERDESE2xI/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_hdmi_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0  {rise@0.000ns fall@2.070ns period=4.140ns})
  Destination:            HdmiTXNxDO[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.931ns  (logic 0.930ns (99.893%)  route 0.001ns (0.107%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.407ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.303     0.303    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/lopt
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.329 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.571     0.900    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_in1_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.098    -0.198 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.503     0.305    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_hdmi_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.331 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkout2_buf/O
                         net (fo=8, routed)           0.608     0.939    PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.Vga2HdmixI/SerializersxB.SerializerC0xI/ClocksxCI[HdmixC]
    OLOGIC_X1Y92         OSERDESE2                                    r  PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.Vga2HdmixI/SerializersxB.SerializerC0xI/MasterOSERDESE2xI/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y92         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     1.116 r  PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.Vga2HdmixI/SerializersxB.SerializerC0xI/MasterOSERDESE2xI/OQ
                         net (fo=1, routed)           0.001     1.117    PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.Vga2HdmixI/I
    L6                   OBUFDS (Prop_obufds_I_OB)    0.753     1.869 r  PLxB.HdmixB.TxxI/Vga2HdmiConvertxB.Vga2HdmixI/OBufDSxB.OBufDSxG[0].OBufDSHdmiTxCNxI/OB
                         net (fo=0)                   0.000     1.869    HdmiTXNxDO[0]
    M6                                                                r  HdmiTXNxDO[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_scalp_zynqps_sys_clock_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_scalp_zynqps_sys_clock_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.579ns  (logic 0.085ns (2.375%)  route 3.494ns (97.625%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_scalp_zynqps_sys_clock_0 fall edge)
                                                      4.000     4.000 f  
    PS7_X0Y0             PS7                          0.000     4.000 f  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.992     4.992    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     5.077 f  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.659     6.736    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.579     3.157 f  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.835     4.992    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkfbout_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     5.077 f  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkf_buf/O
                         net (fo=1, routed)           1.659     6.736    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkfbout_buf_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_scalp_zynqps_sys_clock_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.352ns  (logic 0.026ns (1.924%)  route 1.326ns (98.076%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.303     0.303    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.329 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.651     0.980    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.352    -0.372 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.674     0.303    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkfbout_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.329 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkf_buf/O
                         net (fo=1, routed)           0.651     0.980    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkfbout_buf_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0'  {rise@0.000ns fall@24.000ns period=48.000ns})
  Destination:            PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.115ns  (logic 0.085ns (2.729%)  route 3.030ns (97.271%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.391ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.207ns
    Phase Error              (PE):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 fall edge)
                                                     24.000    24.000 f  
    PS7_X0Y0             PS7                          0.000    24.000 f  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.992    24.992    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/lopt
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.085    25.077 f  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.496    26.573    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_in1_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.115    23.458 f  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.536    24.994    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkfbout_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.085    25.079 f  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkf_buf/O
                         net (fo=1, routed)           1.494    26.573    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkfbout_buf_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0'  {rise@0.000ns fall@24.000ns period=48.000ns})
  Destination:            PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.098ns  (logic 0.026ns (2.369%)  route 1.071ns (97.631%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.391ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.207ns
    Phase Error              (PE):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.303     0.303    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/lopt
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.329 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.571     0.900    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_in1_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.098    -0.198 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.503     0.305    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkfbout_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.331 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkf_buf/O
                         net (fo=1, routed)           0.569     0.900    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkfbout_buf_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_125_scalp_zynqps_sys_clock_0

Max Delay           306 Endpoints
Min Delay           306 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLxB.ImGenxB.RstxS_reg/Q
                            (internal pin)
  Destination:            PLxB.ImGenxB.MandelCalc/CbPixxD_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.360ns  (logic 0.220ns (4.105%)  route 5.140ns (95.895%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y51         LDCE                         0.000     0.000 f  PLxB.ImGenxB.RstxS_reg/Q
                         net (fo=164, routed)         4.069     4.069    PLxB.ImGenxB.MandelCalc/RstxI
    SLICE_X14Y8          LUT4 (Prop_lut4_I2_O)        0.105     4.174 r  PLxB.ImGenxB.MandelCalc/CbPixxD[7]_i_1/O
                         net (fo=10, routed)          1.071     5.245    PLxB.ImGenxB.MandelCalc/CbPixxD0
    SLICE_X13Y2          LUT5 (Prop_lut5_I3_O)        0.115     5.360 r  PLxB.ImGenxB.MandelCalc/CbPixxD[2]_i_1/O
                         net (fo=1, routed)           0.000     5.360    PLxB.ImGenxB.MandelCalc/CbPixxD[2]_i_1_n_0
    SLICE_X13Y2          FDRE                                         r  PLxB.ImGenxB.MandelCalc/CbPixxD_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.899     0.899    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     0.976 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.477     2.452    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219    -0.767 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.665     0.899    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.976 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        1.304     2.279    PLxB.ImGenxB.MandelCalc/ClkxI
    SLICE_X13Y2          FDRE                                         r  PLxB.ImGenxB.MandelCalc/CbPixxD_reg[2]/C

Slack:                    inf
  Source:                 PLxB.ImGenxB.RstxS_reg/Q
                            (internal pin)
  Destination:            PLxB.ImGenxB.MandelCalc/CbPixxD_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.350ns  (logic 0.210ns (3.925%)  route 5.140ns (96.075%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y51         LDCE                         0.000     0.000 f  PLxB.ImGenxB.RstxS_reg/Q
                         net (fo=164, routed)         4.069     4.069    PLxB.ImGenxB.MandelCalc/RstxI
    SLICE_X14Y8          LUT4 (Prop_lut4_I2_O)        0.105     4.174 r  PLxB.ImGenxB.MandelCalc/CbPixxD[7]_i_1/O
                         net (fo=10, routed)          1.071     5.245    PLxB.ImGenxB.MandelCalc/CbPixxD0
    SLICE_X13Y2          LUT3 (Prop_lut3_I1_O)        0.105     5.350 r  PLxB.ImGenxB.MandelCalc/CbPixxD[0]_i_1/O
                         net (fo=1, routed)           0.000     5.350    PLxB.ImGenxB.MandelCalc/CbPixxD[0]_i_1_n_0
    SLICE_X13Y2          FDRE                                         r  PLxB.ImGenxB.MandelCalc/CbPixxD_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.899     0.899    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     0.976 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.477     2.452    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219    -0.767 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.665     0.899    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.976 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        1.304     2.279    PLxB.ImGenxB.MandelCalc/ClkxI
    SLICE_X13Y2          FDRE                                         r  PLxB.ImGenxB.MandelCalc/CbPixxD_reg[0]/C

Slack:                    inf
  Source:                 PLxB.ImGenxB.RstxS_reg/Q
                            (internal pin)
  Destination:            PLxB.ImGenxB.MandelCalc/CbPixxD_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.336ns  (logic 0.210ns (3.935%)  route 5.126ns (96.065%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y51         LDCE                         0.000     0.000 f  PLxB.ImGenxB.RstxS_reg/Q
                         net (fo=164, routed)         4.069     4.069    PLxB.ImGenxB.MandelCalc/RstxI
    SLICE_X14Y8          LUT4 (Prop_lut4_I2_O)        0.105     4.174 r  PLxB.ImGenxB.MandelCalc/CbPixxD[7]_i_1/O
                         net (fo=10, routed)          0.653     4.827    PLxB.ImGenxB.MandelCalc/CbPixxD0
    SLICE_X12Y2          LUT2 (Prop_lut2_I1_O)        0.105     4.932 r  PLxB.ImGenxB.MandelCalc/CbPixxD[5]_i_1/O
                         net (fo=1, routed)           0.404     5.336    PLxB.ImGenxB.MandelCalc/CbPixxD[5]_i_1_n_0
    SLICE_X10Y3          FDSE                                         r  PLxB.ImGenxB.MandelCalc/CbPixxD_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.899     0.899    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     0.976 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.477     2.452    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219    -0.767 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.665     0.899    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.976 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        1.305     2.280    PLxB.ImGenxB.MandelCalc/ClkxI
    SLICE_X10Y3          FDSE                                         r  PLxB.ImGenxB.MandelCalc/CbPixxD_reg[5]/C

Slack:                    inf
  Source:                 PLxB.ImGenxB.RstxS_reg/Q
                            (internal pin)
  Destination:            PLxB.ImGenxB.MandelCalc/CbPixxD_reg[5]/CE
                            (rising edge-triggered cell FDSE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.135ns  (logic 0.105ns (2.045%)  route 5.030ns (97.955%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y51         LDCE                         0.000     0.000 f  PLxB.ImGenxB.RstxS_reg/Q
                         net (fo=164, routed)         4.069     4.069    PLxB.ImGenxB.MandelCalc/RstxI
    SLICE_X14Y8          LUT4 (Prop_lut4_I2_O)        0.105     4.174 r  PLxB.ImGenxB.MandelCalc/CbPixxD[7]_i_1/O
                         net (fo=10, routed)          0.962     5.135    PLxB.ImGenxB.MandelCalc/CbPixxD0
    SLICE_X10Y3          FDSE                                         r  PLxB.ImGenxB.MandelCalc/CbPixxD_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.899     0.899    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     0.976 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.477     2.452    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219    -0.767 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.665     0.899    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.976 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        1.305     2.280    PLxB.ImGenxB.MandelCalc/ClkxI
    SLICE_X10Y3          FDSE                                         r  PLxB.ImGenxB.MandelCalc/CbPixxD_reg[5]/C

Slack:                    inf
  Source:                 PLxB.ImGenxB.RstxS_reg/Q
                            (internal pin)
  Destination:            PLxB.ImGenxB.MandelCalc/CaPixxD_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.099ns  (logic 0.210ns (4.118%)  route 4.889ns (95.882%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y51         LDCE                         0.000     0.000 f  PLxB.ImGenxB.RstxS_reg/Q
                         net (fo=164, routed)         4.310     4.310    PLxB.ImGenxB.MandelCalc/RstxI
    SLICE_X18Y8          LUT3 (Prop_lut3_I0_O)        0.105     4.415 r  PLxB.ImGenxB.MandelCalc/CaPixxD[7]_i_2/O
                         net (fo=8, routed)           0.580     4.994    PLxB.ImGenxB.MandelCalc/CaPixxD0
    SLICE_X18Y8          LUT5 (Prop_lut5_I3_O)        0.105     5.099 r  PLxB.ImGenxB.MandelCalc/CaPixxD[2]_i_1/O
                         net (fo=1, routed)           0.000     5.099    PLxB.ImGenxB.MandelCalc/CaPixxD[2]_i_1_n_0
    SLICE_X18Y8          FDRE                                         r  PLxB.ImGenxB.MandelCalc/CaPixxD_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.899     0.899    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     0.976 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.477     2.452    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219    -0.767 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.665     0.899    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.976 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        1.302     2.277    PLxB.ImGenxB.MandelCalc/ClkxI
    SLICE_X18Y8          FDRE                                         r  PLxB.ImGenxB.MandelCalc/CaPixxD_reg[2]/C

Slack:                    inf
  Source:                 PLxB.ImGenxB.RstxS_reg/Q
                            (internal pin)
  Destination:            PLxB.ImGenxB.MandelCalc/CbPixxD_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.081ns  (logic 0.210ns (4.133%)  route 4.871ns (95.867%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y51         LDCE                         0.000     0.000 f  PLxB.ImGenxB.RstxS_reg/Q
                         net (fo=164, routed)         4.069     4.069    PLxB.ImGenxB.MandelCalc/RstxI
    SLICE_X14Y8          LUT4 (Prop_lut4_I2_O)        0.105     4.174 r  PLxB.ImGenxB.MandelCalc/CbPixxD[7]_i_1/O
                         net (fo=10, routed)          0.802     4.976    PLxB.ImGenxB.MandelCalc/CbPixxD0
    SLICE_X10Y4          LUT6 (Prop_lut6_I4_O)        0.105     5.081 r  PLxB.ImGenxB.MandelCalc/CbPixxD[8]_i_1/O
                         net (fo=1, routed)           0.000     5.081    PLxB.ImGenxB.MandelCalc/CbPixxD[8]_i_1_n_0
    SLICE_X10Y4          FDRE                                         r  PLxB.ImGenxB.MandelCalc/CbPixxD_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.899     0.899    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     0.976 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.477     2.452    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219    -0.767 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.665     0.899    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.976 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        1.305     2.280    PLxB.ImGenxB.MandelCalc/ClkxI
    SLICE_X10Y4          FDRE                                         r  PLxB.ImGenxB.MandelCalc/CbPixxD_reg[8]/C

Slack:                    inf
  Source:                 PLxB.ImGenxB.RstxS_reg/Q
                            (internal pin)
  Destination:            PLxB.ImGenxB.MandelCalc/CaPixxD_reg[4]/CE
                            (rising edge-triggered cell FDSE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.971ns  (logic 0.105ns (2.112%)  route 4.866ns (97.888%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y51         LDCE                         0.000     0.000 f  PLxB.ImGenxB.RstxS_reg/Q
                         net (fo=164, routed)         4.310     4.310    PLxB.ImGenxB.MandelCalc/RstxI
    SLICE_X18Y8          LUT3 (Prop_lut3_I0_O)        0.105     4.415 r  PLxB.ImGenxB.MandelCalc/CaPixxD[7]_i_2/O
                         net (fo=8, routed)           0.557     4.971    PLxB.ImGenxB.MandelCalc/CaPixxD0
    SLICE_X19Y7          FDSE                                         r  PLxB.ImGenxB.MandelCalc/CaPixxD_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.899     0.899    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     0.976 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.477     2.452    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219    -0.767 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.665     0.899    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.976 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        1.303     2.278    PLxB.ImGenxB.MandelCalc/ClkxI
    SLICE_X19Y7          FDSE                                         r  PLxB.ImGenxB.MandelCalc/CaPixxD_reg[4]/C

Slack:                    inf
  Source:                 PLxB.ImGenxB.RstxS_reg/Q
                            (internal pin)
  Destination:            PLxB.ImGenxB.MandelCalc/CaPixxD_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.829ns  (logic 0.105ns (2.175%)  route 4.724ns (97.825%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y51         LDCE                         0.000     0.000 f  PLxB.ImGenxB.RstxS_reg/Q
                         net (fo=164, routed)         4.310     4.310    PLxB.ImGenxB.MandelCalc/RstxI
    SLICE_X18Y8          LUT3 (Prop_lut3_I0_O)        0.105     4.415 r  PLxB.ImGenxB.MandelCalc/CaPixxD[7]_i_2/O
                         net (fo=8, routed)           0.414     4.829    PLxB.ImGenxB.MandelCalc/CaPixxD0
    SLICE_X18Y7          FDSE                                         r  PLxB.ImGenxB.MandelCalc/CaPixxD_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.899     0.899    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     0.976 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.477     2.452    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219    -0.767 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.665     0.899    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.976 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        1.303     2.278    PLxB.ImGenxB.MandelCalc/ClkxI
    SLICE_X18Y7          FDSE                                         r  PLxB.ImGenxB.MandelCalc/CaPixxD_reg[1]/C

Slack:                    inf
  Source:                 PLxB.ImGenxB.RstxS_reg/Q
                            (internal pin)
  Destination:            PLxB.ImGenxB.MandelCalc/CaPixxD_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.829ns  (logic 0.105ns (2.175%)  route 4.724ns (97.825%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y51         LDCE                         0.000     0.000 f  PLxB.ImGenxB.RstxS_reg/Q
                         net (fo=164, routed)         4.310     4.310    PLxB.ImGenxB.MandelCalc/RstxI
    SLICE_X18Y8          LUT3 (Prop_lut3_I0_O)        0.105     4.415 r  PLxB.ImGenxB.MandelCalc/CaPixxD[7]_i_2/O
                         net (fo=8, routed)           0.414     4.829    PLxB.ImGenxB.MandelCalc/CaPixxD0
    SLICE_X18Y7          FDSE                                         r  PLxB.ImGenxB.MandelCalc/CaPixxD_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.899     0.899    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     0.976 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.477     2.452    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219    -0.767 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.665     0.899    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.976 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        1.303     2.278    PLxB.ImGenxB.MandelCalc/ClkxI
    SLICE_X18Y7          FDSE                                         r  PLxB.ImGenxB.MandelCalc/CaPixxD_reg[3]/C

Slack:                    inf
  Source:                 PLxB.ImGenxB.RstxS_reg/Q
                            (internal pin)
  Destination:            PLxB.ImGenxB.MandelCalc/CaPixxD_reg[5]/CE
                            (rising edge-triggered cell FDSE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.829ns  (logic 0.105ns (2.175%)  route 4.724ns (97.825%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y51         LDCE                         0.000     0.000 f  PLxB.ImGenxB.RstxS_reg/Q
                         net (fo=164, routed)         4.310     4.310    PLxB.ImGenxB.MandelCalc/RstxI
    SLICE_X18Y8          LUT3 (Prop_lut3_I0_O)        0.105     4.415 r  PLxB.ImGenxB.MandelCalc/CaPixxD[7]_i_2/O
                         net (fo=8, routed)           0.414     4.829    PLxB.ImGenxB.MandelCalc/CaPixxD0
    SLICE_X18Y7          FDSE                                         r  PLxB.ImGenxB.MandelCalc/CaPixxD_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.899     0.899    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     0.976 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.477     2.452    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219    -0.767 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.665     0.899    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.976 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        1.303     2.278    PLxB.ImGenxB.MandelCalc/ClkxI
    SLICE_X18Y7          FDSE                                         r  PLxB.ImGenxB.MandelCalc/CaPixxD_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLxB.ImGenxB.RstxS_reg/Q
                            (internal pin)
  Destination:            FSM_onehot_PLxB.ImGenxB.BramState_reg[0]/PRE
                            (removal check against rising-edge clock clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.618ns  (logic 0.000ns (0.000%)  route 0.618ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y51         LDCE                         0.000     0.000 f  PLxB.ImGenxB.RstxS_reg/Q
                         net (fo=164, routed)         0.618     0.618    PLxB.ImGenxB.RstxS
    SLICE_X80Y54         FDPE                                         f  FSM_onehot_PLxB.ImGenxB.BramState_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.331     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.924     1.284    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.685    -0.401 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.732     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        0.854     1.214    ClpxNumRegsAxixD
    SLICE_X80Y54         FDPE                                         r  FSM_onehot_PLxB.ImGenxB.BramState_reg[0]/C

Slack:                    inf
  Source:                 PLxB.ImGenxB.RstxS_reg/Q
                            (internal pin)
  Destination:            FSM_onehot_PLxB.ImGenxB.BramState_reg[1]/CLR
                            (removal check against rising-edge clock clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.618ns  (logic 0.000ns (0.000%)  route 0.618ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y51         LDCE                         0.000     0.000 f  PLxB.ImGenxB.RstxS_reg/Q
                         net (fo=164, routed)         0.618     0.618    PLxB.ImGenxB.RstxS
    SLICE_X80Y54         FDCE                                         f  FSM_onehot_PLxB.ImGenxB.BramState_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.331     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.924     1.284    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.685    -0.401 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.732     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        0.854     1.214    ClpxNumRegsAxixD
    SLICE_X80Y54         FDCE                                         r  FSM_onehot_PLxB.ImGenxB.BramState_reg[1]/C

Slack:                    inf
  Source:                 PLxB.ImGenxB.RstxS_reg/Q
                            (internal pin)
  Destination:            FSM_onehot_PLxB.ImGenxB.BramState_reg[2]/CLR
                            (removal check against rising-edge clock clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.618ns  (logic 0.000ns (0.000%)  route 0.618ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y51         LDCE                         0.000     0.000 f  PLxB.ImGenxB.RstxS_reg/Q
                         net (fo=164, routed)         0.618     0.618    PLxB.ImGenxB.RstxS
    SLICE_X80Y54         FDCE                                         f  FSM_onehot_PLxB.ImGenxB.BramState_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.331     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.924     1.284    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.685    -0.401 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.732     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        0.854     1.214    ClpxNumRegsAxixD
    SLICE_X80Y54         FDCE                                         r  FSM_onehot_PLxB.ImGenxB.BramState_reg[2]/C

Slack:                    inf
  Source:                 PLxB.ImGenxB.RstxS_reg/Q
                            (internal pin)
  Destination:            PLxB.ImGenxB.StartxS_reg/CLR
                            (removal check against rising-edge clock clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.618ns  (logic 0.000ns (0.000%)  route 0.618ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y51         LDCE                         0.000     0.000 f  PLxB.ImGenxB.RstxS_reg/Q
                         net (fo=164, routed)         0.618     0.618    PLxB.ImGenxB.RstxS
    SLICE_X80Y54         FDCE                                         f  PLxB.ImGenxB.StartxS_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.331     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.924     1.284    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.685    -0.401 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.732     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        0.854     1.214    ClpxNumRegsAxixD
    SLICE_X80Y54         FDCE                                         r  PLxB.ImGenxB.StartxS_reg/C

Slack:                    inf
  Source:                 PLxB.ImGenxB.RstxS_reg/Q
                            (internal pin)
  Destination:            PLxB.ImGenxB.Mem1AWEnxS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.625ns  (logic 0.045ns (7.201%)  route 0.580ns (92.799%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y51         LDCE                         0.000     0.000 r  PLxB.ImGenxB.RstxS_reg/Q
                         net (fo=164, routed)         0.580     0.580    PLxB.ImGenxB.RstxS
    SLICE_X81Y54         LUT4 (Prop_lut4_I2_O)        0.045     0.625 r  PLxB.ImGenxB.Mem1AWEnxS[0]_i_1/O
                         net (fo=1, routed)           0.000     0.625    PLxB.ImGenxB.Mem1AWEnxS[0]_i_1_n_0
    SLICE_X81Y54         FDRE                                         r  PLxB.ImGenxB.Mem1AWEnxS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.331     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.924     1.284    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.685    -0.401 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.732     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        0.854     1.214    ClpxNumRegsAxixD
    SLICE_X81Y54         FDRE                                         r  PLxB.ImGenxB.Mem1AWEnxS_reg[0]/C

Slack:                    inf
  Source:                 PLxB.ImGenxB.RstxS_reg/Q
                            (internal pin)
  Destination:            PLxB.ImGenxB.Mem2AWEnxS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.651ns  (logic 0.045ns (6.918%)  route 0.606ns (93.082%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y51         LDCE                         0.000     0.000 r  PLxB.ImGenxB.RstxS_reg/Q
                         net (fo=164, routed)         0.606     0.606    PLxB.ImGenxB.RstxS
    SLICE_X80Y57         LUT4 (Prop_lut4_I2_O)        0.045     0.651 r  PLxB.ImGenxB.Mem2AWEnxS[0]_i_1/O
                         net (fo=1, routed)           0.000     0.651    PLxB.ImGenxB.Mem2AWEnxS[0]_i_1_n_0
    SLICE_X80Y57         FDRE                                         r  PLxB.ImGenxB.Mem2AWEnxS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.331     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.924     1.284    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.685    -0.401 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.732     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        0.853     1.213    ClpxNumRegsAxixD
    SLICE_X80Y57         FDRE                                         r  PLxB.ImGenxB.Mem2AWEnxS_reg[0]/C

Slack:                    inf
  Source:                 PLxB.ImGenxB.RstxS_reg/Q
                            (internal pin)
  Destination:            PLxB.ImGenxB.MemFull_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.655ns  (logic 0.045ns (6.871%)  route 0.610ns (93.129%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y51         LDCE                         0.000     0.000 r  PLxB.ImGenxB.RstxS_reg/Q
                         net (fo=164, routed)         0.610     0.610    PLxB.ImGenxB.RstxS
    SLICE_X80Y57         LUT6 (Prop_lut6_I4_O)        0.045     0.655 r  PLxB.ImGenxB.MemFull[0]_i_1/O
                         net (fo=1, routed)           0.000     0.655    PLxB.ImGenxB.MemFull[0]_i_1_n_0
    SLICE_X80Y57         FDRE                                         r  PLxB.ImGenxB.MemFull_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.331     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.924     1.284    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.685    -0.401 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.732     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        0.853     1.213    ClpxNumRegsAxixD
    SLICE_X80Y57         FDRE                                         r  PLxB.ImGenxB.MemFull_reg[0]/C

Slack:                    inf
  Source:                 PLxB.ImGenxB.RstxS_reg/Q
                            (internal pin)
  Destination:            PLxB.ImGenxB.MemFull_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.784ns  (logic 0.045ns (5.737%)  route 0.739ns (94.263%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y51         LDCE                         0.000     0.000 r  PLxB.ImGenxB.RstxS_reg/Q
                         net (fo=164, routed)         0.739     0.739    PLxB.ImGenxB.RstxS
    SLICE_X80Y57         LUT6 (Prop_lut6_I4_O)        0.045     0.784 r  PLxB.ImGenxB.MemFull[1]_i_1/O
                         net (fo=1, routed)           0.000     0.784    PLxB.ImGenxB.MemFull[1]_i_1_n_0
    SLICE_X80Y57         FDRE                                         r  PLxB.ImGenxB.MemFull_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.331     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.924     1.284    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.685    -0.401 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.732     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        0.853     1.213    ClpxNumRegsAxixD
    SLICE_X80Y57         FDRE                                         r  PLxB.ImGenxB.MemFull_reg[1]/C

Slack:                    inf
  Source:                 PLxB.ImGenxB.RstxS_reg/Q
                            (internal pin)
  Destination:            PLxB.ImGenxB.CurrAddrWrxD_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.804ns  (logic 0.042ns (5.224%)  route 0.762ns (94.776%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y51         LDCE                         0.000     0.000 f  PLxB.ImGenxB.RstxS_reg/Q
                         net (fo=164, routed)         0.601     0.601    PLxB.ImGenxB.RstxS
    SLICE_X80Y55         LUT5 (Prop_lut5_I4_O)        0.042     0.643 r  PLxB.ImGenxB.CurrAddrWrxD[0]_i_1/O
                         net (fo=16, routed)          0.161     0.804    PLxB.ImGenxB.CurrAddrWrxD[0]_i_1_n_0
    SLICE_X79Y55         FDRE                                         r  PLxB.ImGenxB.CurrAddrWrxD_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.331     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.924     1.284    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.685    -0.401 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.732     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        0.853     1.213    ClpxNumRegsAxixD
    SLICE_X79Y55         FDRE                                         r  PLxB.ImGenxB.CurrAddrWrxD_reg[4]/C

Slack:                    inf
  Source:                 PLxB.ImGenxB.RstxS_reg/Q
                            (internal pin)
  Destination:            PLxB.ImGenxB.CurrAddrWrxD_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125_scalp_zynqps_sys_clock_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.804ns  (logic 0.042ns (5.224%)  route 0.762ns (94.776%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y51         LDCE                         0.000     0.000 f  PLxB.ImGenxB.RstxS_reg/Q
                         net (fo=164, routed)         0.601     0.601    PLxB.ImGenxB.RstxS
    SLICE_X80Y55         LUT5 (Prop_lut5_I4_O)        0.042     0.643 r  PLxB.ImGenxB.CurrAddrWrxD[0]_i_1/O
                         net (fo=16, routed)          0.161     0.804    PLxB.ImGenxB.CurrAddrWrxD[0]_i_1_n_0
    SLICE_X79Y55         FDRE                                         r  PLxB.ImGenxB.CurrAddrWrxD_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_scalp_zynqps_sys_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.331     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.924     1.284    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_in1_scalp_zynqps_sys_clock_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.685    -0.401 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.732     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clk_125_scalp_zynqps_sys_clock_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/sys_clock/inst/clkout1_buf/O
                         net (fo=3901, routed)        0.853     1.213    ClpxNumRegsAxixD
    SLICE_X79Y55         FDRE                                         r  PLxB.ImGenxB.CurrAddrWrxD_reg[5]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0

Max Delay           110 Endpoints
Min Delay           110 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            PLxB.ImGenxB.CurrAddrRdxD_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.139ns  (logic 0.389ns (4.779%)  route 7.750ns (95.221%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/LOCKED
                         net (fo=5, routed)           5.160     5.160    HdmiVgaClocksxC[PllLockedxS]
    SLICE_X86Y78         LUT2 (Prop_lut2_I0_O)        0.106     5.266 f  PLxB.ImGenxB.PixelxD[RxD][7]_i_2/O
                         net (fo=27, routed)          1.964     7.230    PLxB.ImGenxB.PixelxD[RxD][7]_i_2_n_0
    SLICE_X87Y67         LUT6 (Prop_lut6_I5_O)        0.283     7.513 r  PLxB.ImGenxB.CurrAddrRdxD[0]_i_1/O
                         net (fo=16, routed)          0.626     8.139    PLxB.ImGenxB.CurrAddrRdxD[0]_i_1_n_0
    SLICE_X87Y61         FDRE                                         r  PLxB.ImGenxB.CurrAddrRdxD_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.899     0.899    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/lopt
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     0.976 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.328     2.303    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_in1_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.795    -0.492 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393     0.901    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.978 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkout1_buf/O
                         net (fo=308, routed)         1.295     2.273    HdmiVgaClocksxC
    SLICE_X87Y61         FDRE                                         r  PLxB.ImGenxB.CurrAddrRdxD_reg[10]/C

Slack:                    inf
  Source:                 PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            PLxB.ImGenxB.CurrAddrRdxD_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.139ns  (logic 0.389ns (4.779%)  route 7.750ns (95.221%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/LOCKED
                         net (fo=5, routed)           5.160     5.160    HdmiVgaClocksxC[PllLockedxS]
    SLICE_X86Y78         LUT2 (Prop_lut2_I0_O)        0.106     5.266 f  PLxB.ImGenxB.PixelxD[RxD][7]_i_2/O
                         net (fo=27, routed)          1.964     7.230    PLxB.ImGenxB.PixelxD[RxD][7]_i_2_n_0
    SLICE_X87Y67         LUT6 (Prop_lut6_I5_O)        0.283     7.513 r  PLxB.ImGenxB.CurrAddrRdxD[0]_i_1/O
                         net (fo=16, routed)          0.626     8.139    PLxB.ImGenxB.CurrAddrRdxD[0]_i_1_n_0
    SLICE_X87Y61         FDRE                                         r  PLxB.ImGenxB.CurrAddrRdxD_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.899     0.899    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/lopt
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     0.976 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.328     2.303    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_in1_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.795    -0.492 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393     0.901    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.978 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkout1_buf/O
                         net (fo=308, routed)         1.295     2.273    HdmiVgaClocksxC
    SLICE_X87Y61         FDRE                                         r  PLxB.ImGenxB.CurrAddrRdxD_reg[11]/C

Slack:                    inf
  Source:                 PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            PLxB.ImGenxB.CurrAddrRdxD_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.139ns  (logic 0.389ns (4.779%)  route 7.750ns (95.221%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/LOCKED
                         net (fo=5, routed)           5.160     5.160    HdmiVgaClocksxC[PllLockedxS]
    SLICE_X86Y78         LUT2 (Prop_lut2_I0_O)        0.106     5.266 f  PLxB.ImGenxB.PixelxD[RxD][7]_i_2/O
                         net (fo=27, routed)          1.964     7.230    PLxB.ImGenxB.PixelxD[RxD][7]_i_2_n_0
    SLICE_X87Y67         LUT6 (Prop_lut6_I5_O)        0.283     7.513 r  PLxB.ImGenxB.CurrAddrRdxD[0]_i_1/O
                         net (fo=16, routed)          0.626     8.139    PLxB.ImGenxB.CurrAddrRdxD[0]_i_1_n_0
    SLICE_X87Y61         FDRE                                         r  PLxB.ImGenxB.CurrAddrRdxD_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.899     0.899    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/lopt
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     0.976 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.328     2.303    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_in1_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.795    -0.492 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393     0.901    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.978 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkout1_buf/O
                         net (fo=308, routed)         1.295     2.273    HdmiVgaClocksxC
    SLICE_X87Y61         FDRE                                         r  PLxB.ImGenxB.CurrAddrRdxD_reg[8]/C

Slack:                    inf
  Source:                 PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            PLxB.ImGenxB.CurrAddrRdxD_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.139ns  (logic 0.389ns (4.779%)  route 7.750ns (95.221%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/LOCKED
                         net (fo=5, routed)           5.160     5.160    HdmiVgaClocksxC[PllLockedxS]
    SLICE_X86Y78         LUT2 (Prop_lut2_I0_O)        0.106     5.266 f  PLxB.ImGenxB.PixelxD[RxD][7]_i_2/O
                         net (fo=27, routed)          1.964     7.230    PLxB.ImGenxB.PixelxD[RxD][7]_i_2_n_0
    SLICE_X87Y67         LUT6 (Prop_lut6_I5_O)        0.283     7.513 r  PLxB.ImGenxB.CurrAddrRdxD[0]_i_1/O
                         net (fo=16, routed)          0.626     8.139    PLxB.ImGenxB.CurrAddrRdxD[0]_i_1_n_0
    SLICE_X87Y61         FDRE                                         r  PLxB.ImGenxB.CurrAddrRdxD_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.899     0.899    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/lopt
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     0.976 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.328     2.303    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_in1_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.795    -0.492 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393     0.901    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.978 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkout1_buf/O
                         net (fo=308, routed)         1.295     2.273    HdmiVgaClocksxC
    SLICE_X87Y61         FDRE                                         r  PLxB.ImGenxB.CurrAddrRdxD_reg[9]/C

Slack:                    inf
  Source:                 PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            PLxB.ImGenxB.CurrAddrRdxD_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.066ns  (logic 0.389ns (4.823%)  route 7.677ns (95.177%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/LOCKED
                         net (fo=5, routed)           5.160     5.160    HdmiVgaClocksxC[PllLockedxS]
    SLICE_X86Y78         LUT2 (Prop_lut2_I0_O)        0.106     5.266 f  PLxB.ImGenxB.PixelxD[RxD][7]_i_2/O
                         net (fo=27, routed)          1.964     7.230    PLxB.ImGenxB.PixelxD[RxD][7]_i_2_n_0
    SLICE_X87Y67         LUT6 (Prop_lut6_I5_O)        0.283     7.513 r  PLxB.ImGenxB.CurrAddrRdxD[0]_i_1/O
                         net (fo=16, routed)          0.552     8.066    PLxB.ImGenxB.CurrAddrRdxD[0]_i_1_n_0
    SLICE_X87Y59         FDRE                                         r  PLxB.ImGenxB.CurrAddrRdxD_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.899     0.899    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/lopt
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     0.976 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.328     2.303    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_in1_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.795    -0.492 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393     0.901    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.978 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkout1_buf/O
                         net (fo=308, routed)         1.297     2.275    HdmiVgaClocksxC
    SLICE_X87Y59         FDRE                                         r  PLxB.ImGenxB.CurrAddrRdxD_reg[0]/C

Slack:                    inf
  Source:                 PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            PLxB.ImGenxB.CurrAddrRdxD_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.066ns  (logic 0.389ns (4.823%)  route 7.677ns (95.177%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/LOCKED
                         net (fo=5, routed)           5.160     5.160    HdmiVgaClocksxC[PllLockedxS]
    SLICE_X86Y78         LUT2 (Prop_lut2_I0_O)        0.106     5.266 f  PLxB.ImGenxB.PixelxD[RxD][7]_i_2/O
                         net (fo=27, routed)          1.964     7.230    PLxB.ImGenxB.PixelxD[RxD][7]_i_2_n_0
    SLICE_X87Y67         LUT6 (Prop_lut6_I5_O)        0.283     7.513 r  PLxB.ImGenxB.CurrAddrRdxD[0]_i_1/O
                         net (fo=16, routed)          0.552     8.066    PLxB.ImGenxB.CurrAddrRdxD[0]_i_1_n_0
    SLICE_X87Y59         FDRE                                         r  PLxB.ImGenxB.CurrAddrRdxD_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.899     0.899    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/lopt
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     0.976 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.328     2.303    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_in1_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.795    -0.492 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393     0.901    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.978 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkout1_buf/O
                         net (fo=308, routed)         1.297     2.275    HdmiVgaClocksxC
    SLICE_X87Y59         FDRE                                         r  PLxB.ImGenxB.CurrAddrRdxD_reg[1]/C

Slack:                    inf
  Source:                 PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            PLxB.ImGenxB.CurrAddrRdxD_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.066ns  (logic 0.389ns (4.823%)  route 7.677ns (95.177%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/LOCKED
                         net (fo=5, routed)           5.160     5.160    HdmiVgaClocksxC[PllLockedxS]
    SLICE_X86Y78         LUT2 (Prop_lut2_I0_O)        0.106     5.266 f  PLxB.ImGenxB.PixelxD[RxD][7]_i_2/O
                         net (fo=27, routed)          1.964     7.230    PLxB.ImGenxB.PixelxD[RxD][7]_i_2_n_0
    SLICE_X87Y67         LUT6 (Prop_lut6_I5_O)        0.283     7.513 r  PLxB.ImGenxB.CurrAddrRdxD[0]_i_1/O
                         net (fo=16, routed)          0.552     8.066    PLxB.ImGenxB.CurrAddrRdxD[0]_i_1_n_0
    SLICE_X87Y59         FDRE                                         r  PLxB.ImGenxB.CurrAddrRdxD_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.899     0.899    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/lopt
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     0.976 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.328     2.303    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_in1_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.795    -0.492 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393     0.901    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.978 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkout1_buf/O
                         net (fo=308, routed)         1.297     2.275    HdmiVgaClocksxC
    SLICE_X87Y59         FDRE                                         r  PLxB.ImGenxB.CurrAddrRdxD_reg[2]/C

Slack:                    inf
  Source:                 PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            PLxB.ImGenxB.CurrAddrRdxD_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.066ns  (logic 0.389ns (4.823%)  route 7.677ns (95.177%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/LOCKED
                         net (fo=5, routed)           5.160     5.160    HdmiVgaClocksxC[PllLockedxS]
    SLICE_X86Y78         LUT2 (Prop_lut2_I0_O)        0.106     5.266 f  PLxB.ImGenxB.PixelxD[RxD][7]_i_2/O
                         net (fo=27, routed)          1.964     7.230    PLxB.ImGenxB.PixelxD[RxD][7]_i_2_n_0
    SLICE_X87Y67         LUT6 (Prop_lut6_I5_O)        0.283     7.513 r  PLxB.ImGenxB.CurrAddrRdxD[0]_i_1/O
                         net (fo=16, routed)          0.552     8.066    PLxB.ImGenxB.CurrAddrRdxD[0]_i_1_n_0
    SLICE_X87Y59         FDRE                                         r  PLxB.ImGenxB.CurrAddrRdxD_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.899     0.899    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/lopt
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     0.976 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.328     2.303    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_in1_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.795    -0.492 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393     0.901    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.978 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkout1_buf/O
                         net (fo=308, routed)         1.297     2.275    HdmiVgaClocksxC
    SLICE_X87Y59         FDRE                                         r  PLxB.ImGenxB.CurrAddrRdxD_reg[3]/C

Slack:                    inf
  Source:                 PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            PLxB.ImGenxB.CurrAddrRdxD_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.032ns  (logic 0.389ns (4.843%)  route 7.643ns (95.157%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/LOCKED
                         net (fo=5, routed)           5.160     5.160    HdmiVgaClocksxC[PllLockedxS]
    SLICE_X86Y78         LUT2 (Prop_lut2_I0_O)        0.106     5.266 f  PLxB.ImGenxB.PixelxD[RxD][7]_i_2/O
                         net (fo=27, routed)          1.964     7.230    PLxB.ImGenxB.PixelxD[RxD][7]_i_2_n_0
    SLICE_X87Y67         LUT6 (Prop_lut6_I5_O)        0.283     7.513 r  PLxB.ImGenxB.CurrAddrRdxD[0]_i_1/O
                         net (fo=16, routed)          0.518     8.032    PLxB.ImGenxB.CurrAddrRdxD[0]_i_1_n_0
    SLICE_X87Y62         FDRE                                         r  PLxB.ImGenxB.CurrAddrRdxD_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.899     0.899    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/lopt
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     0.976 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.328     2.303    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_in1_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.795    -0.492 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393     0.901    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.978 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkout1_buf/O
                         net (fo=308, routed)         1.295     2.273    HdmiVgaClocksxC
    SLICE_X87Y62         FDRE                                         r  PLxB.ImGenxB.CurrAddrRdxD_reg[12]/C

Slack:                    inf
  Source:                 PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            PLxB.ImGenxB.CurrAddrRdxD_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.032ns  (logic 0.389ns (4.843%)  route 7.643ns (95.157%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/LOCKED
                         net (fo=5, routed)           5.160     5.160    HdmiVgaClocksxC[PllLockedxS]
    SLICE_X86Y78         LUT2 (Prop_lut2_I0_O)        0.106     5.266 f  PLxB.ImGenxB.PixelxD[RxD][7]_i_2/O
                         net (fo=27, routed)          1.964     7.230    PLxB.ImGenxB.PixelxD[RxD][7]_i_2_n_0
    SLICE_X87Y67         LUT6 (Prop_lut6_I5_O)        0.283     7.513 r  PLxB.ImGenxB.CurrAddrRdxD[0]_i_1/O
                         net (fo=16, routed)          0.518     8.032    PLxB.ImGenxB.CurrAddrRdxD[0]_i_1_n_0
    SLICE_X87Y62         FDRE                                         r  PLxB.ImGenxB.CurrAddrRdxD_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.899     0.899    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/lopt
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     0.976 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.328     2.303    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_in1_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.795    -0.492 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393     0.901    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.978 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkout1_buf/O
                         net (fo=308, routed)         1.295     2.273    HdmiVgaClocksxC
    SLICE_X87Y62         FDRE                                         r  PLxB.ImGenxB.CurrAddrRdxD_reg[13]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            PLxB.ImGenxB.Mem1AddrBxD_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.578ns  (logic 0.045ns (1.746%)  route 2.533ns (98.254%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/LOCKED
                         net (fo=5, routed)           2.298     2.298    HdmiVgaClocksxC[PllLockedxS]
    SLICE_X86Y68         LUT5 (Prop_lut5_I4_O)        0.045     2.343 r  PLxB.ImGenxB.Mem1AddrBxD[15]_i_1/O
                         net (fo=16, routed)          0.235     2.578    PLxB.ImGenxB.Mem1AddrBxD[15]_i_1_n_0
    SLICE_X86Y60         FDRE                                         r  PLxB.ImGenxB.Mem1AddrBxD_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.331     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/lopt
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.840     1.200    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_in1_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.419    -0.219 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552     0.333    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.362 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkout1_buf/O
                         net (fo=308, routed)         0.855     1.217    HdmiVgaClocksxC
    SLICE_X86Y60         FDRE                                         r  PLxB.ImGenxB.Mem1AddrBxD_reg[4]/C

Slack:                    inf
  Source:                 PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            PLxB.ImGenxB.Mem1AddrBxD_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.624ns  (logic 0.045ns (1.715%)  route 2.579ns (98.285%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/LOCKED
                         net (fo=5, routed)           2.298     2.298    HdmiVgaClocksxC[PllLockedxS]
    SLICE_X86Y68         LUT5 (Prop_lut5_I4_O)        0.045     2.343 r  PLxB.ImGenxB.Mem1AddrBxD[15]_i_1/O
                         net (fo=16, routed)          0.281     2.624    PLxB.ImGenxB.Mem1AddrBxD[15]_i_1_n_0
    SLICE_X86Y61         FDRE                                         r  PLxB.ImGenxB.Mem1AddrBxD_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.331     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/lopt
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.840     1.200    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_in1_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.419    -0.219 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552     0.333    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.362 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkout1_buf/O
                         net (fo=308, routed)         0.855     1.217    HdmiVgaClocksxC
    SLICE_X86Y61         FDRE                                         r  PLxB.ImGenxB.Mem1AddrBxD_reg[12]/C

Slack:                    inf
  Source:                 PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            PLxB.ImGenxB.Mem1AddrBxD_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.624ns  (logic 0.045ns (1.715%)  route 2.579ns (98.285%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/LOCKED
                         net (fo=5, routed)           2.298     2.298    HdmiVgaClocksxC[PllLockedxS]
    SLICE_X86Y68         LUT5 (Prop_lut5_I4_O)        0.045     2.343 r  PLxB.ImGenxB.Mem1AddrBxD[15]_i_1/O
                         net (fo=16, routed)          0.281     2.624    PLxB.ImGenxB.Mem1AddrBxD[15]_i_1_n_0
    SLICE_X86Y61         FDRE                                         r  PLxB.ImGenxB.Mem1AddrBxD_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.331     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/lopt
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.840     1.200    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_in1_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.419    -0.219 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552     0.333    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.362 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkout1_buf/O
                         net (fo=308, routed)         0.855     1.217    HdmiVgaClocksxC
    SLICE_X86Y61         FDRE                                         r  PLxB.ImGenxB.Mem1AddrBxD_reg[13]/C

Slack:                    inf
  Source:                 PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            PLxB.ImGenxB.Mem1AddrBxD_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.624ns  (logic 0.045ns (1.715%)  route 2.579ns (98.285%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/LOCKED
                         net (fo=5, routed)           2.298     2.298    HdmiVgaClocksxC[PllLockedxS]
    SLICE_X86Y68         LUT5 (Prop_lut5_I4_O)        0.045     2.343 r  PLxB.ImGenxB.Mem1AddrBxD[15]_i_1/O
                         net (fo=16, routed)          0.281     2.624    PLxB.ImGenxB.Mem1AddrBxD[15]_i_1_n_0
    SLICE_X86Y61         FDRE                                         r  PLxB.ImGenxB.Mem1AddrBxD_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.331     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/lopt
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.840     1.200    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_in1_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.419    -0.219 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552     0.333    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.362 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkout1_buf/O
                         net (fo=308, routed)         0.855     1.217    HdmiVgaClocksxC
    SLICE_X86Y61         FDRE                                         r  PLxB.ImGenxB.Mem1AddrBxD_reg[15]/C

Slack:                    inf
  Source:                 PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            PLxB.ImGenxB.Mem1AddrBxD_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.624ns  (logic 0.045ns (1.715%)  route 2.579ns (98.285%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/LOCKED
                         net (fo=5, routed)           2.298     2.298    HdmiVgaClocksxC[PllLockedxS]
    SLICE_X86Y68         LUT5 (Prop_lut5_I4_O)        0.045     2.343 r  PLxB.ImGenxB.Mem1AddrBxD[15]_i_1/O
                         net (fo=16, routed)          0.281     2.624    PLxB.ImGenxB.Mem1AddrBxD[15]_i_1_n_0
    SLICE_X86Y61         FDRE                                         r  PLxB.ImGenxB.Mem1AddrBxD_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.331     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/lopt
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.840     1.200    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_in1_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.419    -0.219 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552     0.333    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.362 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkout1_buf/O
                         net (fo=308, routed)         0.855     1.217    HdmiVgaClocksxC
    SLICE_X86Y61         FDRE                                         r  PLxB.ImGenxB.Mem1AddrBxD_reg[8]/C

Slack:                    inf
  Source:                 PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            PLxB.ImGenxB.Mem1AddrBxD_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.653ns  (logic 0.045ns (1.696%)  route 2.608ns (98.304%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/LOCKED
                         net (fo=5, routed)           2.298     2.298    HdmiVgaClocksxC[PllLockedxS]
    SLICE_X86Y68         LUT5 (Prop_lut5_I4_O)        0.045     2.343 r  PLxB.ImGenxB.Mem1AddrBxD[15]_i_1/O
                         net (fo=16, routed)          0.310     2.653    PLxB.ImGenxB.Mem1AddrBxD[15]_i_1_n_0
    SLICE_X87Y58         FDRE                                         r  PLxB.ImGenxB.Mem1AddrBxD_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.331     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/lopt
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.840     1.200    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_in1_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.419    -0.219 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552     0.333    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.362 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkout1_buf/O
                         net (fo=308, routed)         0.856     1.218    HdmiVgaClocksxC
    SLICE_X87Y58         FDRE                                         r  PLxB.ImGenxB.Mem1AddrBxD_reg[10]/C

Slack:                    inf
  Source:                 PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            PLxB.ImGenxB.Mem1AddrBxD_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.653ns  (logic 0.045ns (1.696%)  route 2.608ns (98.304%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/LOCKED
                         net (fo=5, routed)           2.298     2.298    HdmiVgaClocksxC[PllLockedxS]
    SLICE_X86Y68         LUT5 (Prop_lut5_I4_O)        0.045     2.343 r  PLxB.ImGenxB.Mem1AddrBxD[15]_i_1/O
                         net (fo=16, routed)          0.310     2.653    PLxB.ImGenxB.Mem1AddrBxD[15]_i_1_n_0
    SLICE_X86Y58         FDRE                                         r  PLxB.ImGenxB.Mem1AddrBxD_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.331     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/lopt
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.840     1.200    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_in1_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.419    -0.219 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552     0.333    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.362 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkout1_buf/O
                         net (fo=308, routed)         0.856     1.218    HdmiVgaClocksxC
    SLICE_X86Y58         FDRE                                         r  PLxB.ImGenxB.Mem1AddrBxD_reg[11]/C

Slack:                    inf
  Source:                 PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            PLxB.ImGenxB.Mem1AddrBxD_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.653ns  (logic 0.045ns (1.696%)  route 2.608ns (98.304%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/LOCKED
                         net (fo=5, routed)           2.298     2.298    HdmiVgaClocksxC[PllLockedxS]
    SLICE_X86Y68         LUT5 (Prop_lut5_I4_O)        0.045     2.343 r  PLxB.ImGenxB.Mem1AddrBxD[15]_i_1/O
                         net (fo=16, routed)          0.310     2.653    PLxB.ImGenxB.Mem1AddrBxD[15]_i_1_n_0
    SLICE_X86Y58         FDRE                                         r  PLxB.ImGenxB.Mem1AddrBxD_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.331     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/lopt
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.840     1.200    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_in1_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.419    -0.219 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552     0.333    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.362 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkout1_buf/O
                         net (fo=308, routed)         0.856     1.218    HdmiVgaClocksxC
    SLICE_X86Y58         FDRE                                         r  PLxB.ImGenxB.Mem1AddrBxD_reg[1]/C

Slack:                    inf
  Source:                 PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            PLxB.ImGenxB.Mem1AddrBxD_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.653ns  (logic 0.045ns (1.696%)  route 2.608ns (98.304%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/LOCKED
                         net (fo=5, routed)           2.298     2.298    HdmiVgaClocksxC[PllLockedxS]
    SLICE_X86Y68         LUT5 (Prop_lut5_I4_O)        0.045     2.343 r  PLxB.ImGenxB.Mem1AddrBxD[15]_i_1/O
                         net (fo=16, routed)          0.310     2.653    PLxB.ImGenxB.Mem1AddrBxD[15]_i_1_n_0
    SLICE_X86Y58         FDRE                                         r  PLxB.ImGenxB.Mem1AddrBxD_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.331     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/lopt
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.840     1.200    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_in1_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.419    -0.219 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552     0.333    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.362 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkout1_buf/O
                         net (fo=308, routed)         0.856     1.218    HdmiVgaClocksxC
    SLICE_X86Y58         FDRE                                         r  PLxB.ImGenxB.Mem1AddrBxD_reg[2]/C

Slack:                    inf
  Source:                 PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            PLxB.ImGenxB.Mem1AddrBxD_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.653ns  (logic 0.045ns (1.696%)  route 2.608ns (98.304%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/LOCKED
                         net (fo=5, routed)           2.298     2.298    HdmiVgaClocksxC[PllLockedxS]
    SLICE_X86Y68         LUT5 (Prop_lut5_I4_O)        0.045     2.343 r  PLxB.ImGenxB.Mem1AddrBxD[15]_i_1/O
                         net (fo=16, routed)          0.310     2.653    PLxB.ImGenxB.Mem1AddrBxD[15]_i_1_n_0
    SLICE_X86Y58         FDRE                                         r  PLxB.ImGenxB.Mem1AddrBxD_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.331     0.331    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/lopt
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.360 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.840     1.200    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_in1_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.419    -0.219 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552     0.333    PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clk_vga_vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.362 r  PSxB.ZynqxI/PlatformxB.ScalpZynqPSxI/vga_hdmi_clk_rst_sys_0/vga_hdmi_clock/inst/clkout1_buf/O
                         net (fo=308, routed)         0.856     1.218    HdmiVgaClocksxC
    SLICE_X86Y58         FDRE                                         r  PLxB.ImGenxB.Mem1AddrBxD_reg[9]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Max Delay           257 Endpoints
Min Delay           257 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.996ns  (logic 0.315ns (6.306%)  route 4.681ns (93.694%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.852     2.852    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X32Y143        LUT5 (Prop_lut5_I4_O)        0.105     2.957 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.837     3.794    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X30Y141        LUT4 (Prop_lut4_I1_O)        0.105     3.899 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.455     4.354    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X29Y141        LUT5 (Prop_lut5_I4_O)        0.105     4.459 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.537     4.996    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X27Y141        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.332     1.332    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     1.409 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.395     2.804    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X27Y141        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.906ns  (logic 0.315ns (6.420%)  route 4.591ns (93.580%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.852     2.852    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X32Y143        LUT5 (Prop_lut5_I4_O)        0.105     2.957 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.837     3.794    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X30Y141        LUT4 (Prop_lut4_I1_O)        0.105     3.899 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.455     4.354    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X29Y141        LUT5 (Prop_lut5_I4_O)        0.105     4.459 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.447     4.906    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X28Y140        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.332     1.332    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     1.409 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.400     2.809    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X28Y140        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.906ns  (logic 0.315ns (6.420%)  route 4.591ns (93.580%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.852     2.852    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X32Y143        LUT5 (Prop_lut5_I4_O)        0.105     2.957 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.837     3.794    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X30Y141        LUT4 (Prop_lut4_I1_O)        0.105     3.899 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.455     4.354    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X29Y141        LUT5 (Prop_lut5_I4_O)        0.105     4.459 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.447     4.906    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X28Y140        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.332     1.332    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     1.409 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.400     2.809    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X28Y140        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.906ns  (logic 0.315ns (6.420%)  route 4.591ns (93.580%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.852     2.852    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X32Y143        LUT5 (Prop_lut5_I4_O)        0.105     2.957 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.837     3.794    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X30Y141        LUT4 (Prop_lut4_I1_O)        0.105     3.899 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.455     4.354    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X29Y141        LUT5 (Prop_lut5_I4_O)        0.105     4.459 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.447     4.906    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X28Y140        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.332     1.332    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     1.409 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.400     2.809    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X28Y140        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.906ns  (logic 0.315ns (6.420%)  route 4.591ns (93.580%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.852     2.852    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X32Y143        LUT5 (Prop_lut5_I4_O)        0.105     2.957 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.837     3.794    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X30Y141        LUT4 (Prop_lut4_I1_O)        0.105     3.899 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.455     4.354    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X29Y141        LUT5 (Prop_lut5_I4_O)        0.105     4.459 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.447     4.906    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X28Y140        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.332     1.332    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     1.409 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.400     2.809    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X28Y140        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.906ns  (logic 0.315ns (6.420%)  route 4.591ns (93.580%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.852     2.852    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X32Y143        LUT5 (Prop_lut5_I4_O)        0.105     2.957 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.837     3.794    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X30Y141        LUT4 (Prop_lut4_I1_O)        0.105     3.899 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.455     4.354    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X29Y141        LUT5 (Prop_lut5_I4_O)        0.105     4.459 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.447     4.906    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X28Y140        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.332     1.332    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     1.409 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.400     2.809    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X28Y140        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.688ns  (logic 0.220ns (4.693%)  route 4.468ns (95.307%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          3.166     3.166    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X33Y144        LUT5 (Prop_lut5_I0_O)        0.105     3.271 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          1.302     4.573    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X37Y144        LUT3 (Prop_lut3_I2_O)        0.115     4.688 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_2/O
                         net (fo=1, routed)           0.000     4.688    dbg_hub/inst/BSCANID.u_xsdbm_id/p_0_in__0[1]
    SLICE_X37Y144        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.332     1.332    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     1.409 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.401     2.810    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X37Y144        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.678ns  (logic 0.210ns (4.489%)  route 4.468ns (95.511%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          3.166     3.166    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X33Y144        LUT5 (Prop_lut5_I0_O)        0.105     3.271 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          1.302     4.573    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X37Y144        LUT2 (Prop_lut2_I1_O)        0.105     4.678 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1/O
                         net (fo=1, routed)           0.000     4.678    dbg_hub/inst/BSCANID.u_xsdbm_id/p_0_in__0[0]
    SLICE_X37Y144        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.332     1.332    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     1.409 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.401     2.810    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X37Y144        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.618ns  (logic 0.315ns (6.822%)  route 4.303ns (93.178%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=4, routed)           3.288     3.288    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_update
    SLICE_X32Y146        LUT3 (Prop_lut3_I2_O)        0.105     3.393 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_3/O
                         net (fo=3, routed)           0.672     4.065    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_3_n_0
    SLICE_X33Y145        LUT6 (Prop_lut6_I4_O)        0.105     4.170 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2/O
                         net (fo=1, routed)           0.343     4.513    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2_n_0
    SLICE_X33Y145        LUT6 (Prop_lut6_I5_O)        0.105     4.618 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     4.618    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X33Y145        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.332     1.332    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     1.409 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.401     2.810    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y145        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.614ns  (logic 0.105ns (2.276%)  route 4.509ns (97.724%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          3.529     3.529    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X30Y145        LUT5 (Prop_lut5_I0_O)        0.105     3.634 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1/O
                         net (fo=32, routed)          0.980     4.614    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0
    SLICE_X26Y143        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.332     1.332    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     1.409 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.396     2.805    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X26Y143        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[15]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.028ns  (logic 0.000ns (0.000%)  route 1.028ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/RESET
    SLICE_X37Y144        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.846     0.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.919     1.794    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X37Y144        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.028ns  (logic 0.000ns (0.000%)  route 1.028ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/RESET
    SLICE_X37Y144        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.846     0.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.919     1.794    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X37Y144        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[20]/S
                            (rising edge-triggered cell FDSE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.096ns  (logic 0.000ns (0.000%)  route 1.096ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          1.096     1.096    dbg_hub/inst/BSCANID.u_xsdbm_id/RESET
    SLICE_X37Y145        FDSE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[20]/S
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.846     0.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.919     1.794    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X37Y145        FDSE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[20]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.096ns  (logic 0.000ns (0.000%)  route 1.096ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          1.096     1.096    dbg_hub/inst/BSCANID.u_xsdbm_id/RESET
    SLICE_X37Y145        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.846     0.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.919     1.794    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X37Y145        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[21]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.096ns  (logic 0.000ns (0.000%)  route 1.096ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          1.096     1.096    dbg_hub/inst/BSCANID.u_xsdbm_id/RESET
    SLICE_X37Y145        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.846     0.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.919     1.794    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X37Y145        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[22]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[23]/S
                            (rising edge-triggered cell FDSE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.096ns  (logic 0.000ns (0.000%)  route 1.096ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          1.096     1.096    dbg_hub/inst/BSCANID.u_xsdbm_id/RESET
    SLICE_X37Y145        FDSE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[23]/S
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.846     0.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.919     1.794    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X37Y145        FDSE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[23]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.099ns  (logic 0.000ns (0.000%)  route 1.099ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          1.099     1.099    dbg_hub/inst/BSCANID.u_xsdbm_id/RESET
    SLICE_X36Y145        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.846     0.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.919     1.794    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X36Y145        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[24]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.099ns  (logic 0.000ns (0.000%)  route 1.099ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          1.099     1.099    dbg_hub/inst/BSCANID.u_xsdbm_id/RESET
    SLICE_X36Y145        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.846     0.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.919     1.794    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X36Y145        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[29]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.099ns  (logic 0.000ns (0.000%)  route 1.099ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          1.099     1.099    dbg_hub/inst/BSCANID.u_xsdbm_id/RESET
    SLICE_X36Y145        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.846     0.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.919     1.794    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X36Y145        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[30]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.099ns  (logic 0.000ns (0.000%)  route 1.099ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          1.099     1.099    dbg_hub/inst/BSCANID.u_xsdbm_id/RESET
    SLICE_X36Y145        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.846     0.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.919     1.794    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X36Y145        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/C





