// Seed: 3314574755
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  initial begin
    id_2 <= id_2;
    id_1 <= 1;
  end
endmodule
module module_1 (
    input  tri0  id_0,
    input  wand  id_1,
    input  wire  id_2,
    output logic id_3
);
  reg id_5;
  always begin
    if (id_0) begin
      if (1) id_3 <= 1;
      else if (1)
        if (1) begin
          if (1) begin
            if (1 && id_5) disable id_6;
          end
        end
    end else $display(id_5);
    if (1 == id_0) disable id_7;
    else begin
      id_7 <= 1;
    end
  end
  module_0(
      id_5, id_5
  );
  always @(1 - id_1 - 1 >= id_2) begin
    id_3 <= 1'b0 >= id_5;
    id_5 <= !id_0;
  end
endmodule
