verilog xil_defaultlib  \
"../../../../Pipeline_CPU.gen/sources_1/ip/RAM/sim/RAM.v" \

verilog xil_defaultlib "glbl.v"

nosort
