<interfaceDefinition version='1.2' language='verilog' kind='module' name='flow_chip'>
    <portList>

      <port name='debug_valid' direction='output' type='' kind=''> </port>
      <port name='debug_num_0' direction='output' type='[7:0]' kind='array' packedDimension='[7:0]'> </port>
      <port name='debug_num_1' direction='output' type='[7:0]' kind='array' packedDimension='[7:0]'> </port>
      <port name='debug_num_2' direction='output' type='[7:0]' kind='array' packedDimension='[7:0]'> </port>
      <port name='debug_num_3' direction='output' type='[7:0]' kind='array' packedDimension='[7:0]'> </port>
      <port name='debug_num_4' direction='output' type='[7:0]' kind='array' packedDimension='[7:0]'> </port>
      <port name='debug_num_5' direction='output' type='[7:0]' kind='array' packedDimension='[7:0]'> </port>
      <port name='debug_num_6' direction='output' type='[7:0]' kind='array' packedDimension='[7:0]'> </port>
      <port name='debug_num_7' direction='output' type='[7:0]' kind='array' packedDimension='[7:0]'> </port>
      <port name='debug_num_8' direction='output' type='[7:0]' kind='array' packedDimension='[7:0]'> </port>
      <port name='t1' direction='input' type='[7:0]' kind='array' packedDimension='[7:0]'> </port>
      <port name='t2' direction='input' type='[7:0]' kind='array' packedDimension='[7:0]'> </port>
      <port name='t3' direction='input' type='[7:0]' kind='array' packedDimension='[7:0]'> </port>
      <port name='b1' direction='input' type='[7:0]' kind='array' packedDimension='[7:0]'> </port>
      <port name='b2' direction='input' type='[7:0]' kind='array' packedDimension='[7:0]'> </port>
      <port name='b3' direction='input' type='[7:0]' kind='array' packedDimension='[7:0]'> </port>
      <port name='i1' direction='input' type='[7:0]' kind='array' packedDimension='[7:0]'> </port>
      <port name='i2' direction='input' type='[7:0]' kind='array' packedDimension='[7:0]'> </port>
      <port name='i_clock' direction='input' type='' kind=''> </port>
      <port name='i_reset' direction='input' type='' kind=''> </port>
      <port name='i_valid' direction='input' type='' kind=''> </port>
      <port name='i_mode' direction='input' type='[1:0]' kind='array' packedDimension='[1:0]'> </port>
      <port name='i_row' direction='input' type='[7:0]' kind='array' packedDimension='[7:0]'> </port>
      <port name='o_dir' direction='output' type='[2:0]' kind='array' packedDimension='[2:0]'> </port>
      <port name='o_edge' direction='output' type='' kind=''> </port>
      <port name='o_valid' direction='output' type='' kind=''> </port>
      <port name='o_mode' direction='output' type='[1:0]' kind='array' packedDimension='[1:0]'> </port>
      <port name='o_row' direction='output' type='[7:0]' kind='array' packedDimension='[7:0]'> </port>

    </portList>
</interfaceDefinition>
