

Microchip MPLAB XC8 Assembler V2.40 build 20220703182018 
                                                                                               Thu Sep 15 22:29:20 2022

Microchip MPLAB XC8 C Compiler v2.40 (Free license) build 20220703182018 Og1 
     1                           	processor	18F4620
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	idataCOMRAM,global,class=CODE,delta=1,noexec
     6                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     7                           	psect	bssCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     8                           	psect	dataCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     9                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
    10                           	psect	text0,global,reloc=2,class=CODE,delta=1
    11                           	psect	text1,global,reloc=2,class=CODE,delta=1
    12                           	psect	text2,global,reloc=2,class=CODE,delta=1
    13                           	psect	text3,global,reloc=2,class=CODE,delta=1
    14                           	psect	text4,global,reloc=2,class=CODE,delta=1
    15                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    16                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    17                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    18                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    19   000000                     
    20                           ; Version 2.40
    21                           ; Generated 17/11/2021 GMT
    22                           ; 
    23                           ; Copyright Â© 2021, Microchip Technology Inc. and its subsidiaries ("Microchip")
    24                           ; All rights reserved.
    25                           ; 
    26                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    27                           ; 
    28                           ; Redistribution and use in source and binary forms, with or without modification, are
    29                           ; permitted provided that the following conditions are met:
    30                           ; 
    31                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    32                           ;        conditions and the following disclaimer.
    33                           ; 
    34                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    35                           ;        of conditions and the following disclaimer in the documentation and/or other
    36                           ;        materials provided with the distribution. Publication is not required when
    37                           ;        this file is used in an embedded application.
    38                           ; 
    39                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    40                           ;        software without specific prior written permission.
    41                           ; 
    42                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    43                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    44                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    45                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    46                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    47                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    48                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    49                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    50                           ; 
    51                           ; 
    52                           ; Code-generator required, PIC18F4620 Definitions
    53                           ; 
    54                           ; SFR Addresses
    55   000000                     
    56                           	psect	idataCOMRAM
    57   00F8DE                     __pidataCOMRAM:
    58                           	callstack 0
    59                           
    60                           ;initializer for _port_register
    61   00F8DE  80                 	db	128
    62   00F8DF  0F                 	db	15
    63   00F8E0  81                 	db	129
    64   00F8E1  0F                 	db	15
    65   00F8E2  82                 	db	130
    66   00F8E3  0F                 	db	15
    67   00F8E4  83                 	db	131
    68   00F8E5  0F                 	db	15
    69   00F8E6  84                 	db	132
    70   00F8E7  0F                 	db	15
    71                           
    72                           ;initializer for _lat_register
    73   00F8E8  89                 	db	137
    74   00F8E9  0F                 	db	15
    75   00F8EA  8A                 	db	138
    76   00F8EB  0F                 	db	15
    77   00F8EC  8B                 	db	139
    78   00F8ED  0F                 	db	15
    79   00F8EE  8C                 	db	140
    80   00F8EF  0F                 	db	15
    81   00F8F0  8D                 	db	141
    82   00F8F1  0F                 	db	15
    83                           
    84                           ;initializer for _tris_register
    85   00F8F2  92                 	db	146
    86   00F8F3  0F                 	db	15
    87   00F8F4  93                 	db	147
    88   00F8F5  0F                 	db	15
    89   00F8F6  94                 	db	148
    90   00F8F7  0F                 	db	15
    91   00F8F8  95                 	db	149
    92   00F8F9  0F                 	db	15
    93   00F8FA  96                 	db	150
    94   00F8FB  0F                 	db	15
    95                           
    96                           ;initializer for _ret
    97   00F8FC  01                 	db	1
    98                           
    99                           ;initializer for _led_8
   100   00F8FD  3A                 	db	58
   101                           
   102                           ;initializer for _button_t
   103   00F8FE  C3                 	db	195
   104                           
   105                           ;initializer for _led_7
   106   00F8FF  32                 	db	50
   107                           
   108                           ;initializer for _led_6
   109   00F900  2A                 	db	42
   110                           
   111                           ;initializer for _led_5
   112   00F901  22                 	db	34
   113                           
   114                           ;initializer for _led_4
   115   00F902  1A                 	db	26
   116                           
   117                           ;initializer for _led_3
   118   00F903  12                 	db	18
   119                           
   120                           ;initializer for _led_2
   121   00F904  0A                 	db	10
   122                           
   123                           ;initializer for _led_1
   124   00F905  02                 	db	2
   125   000000                     _PORTE	set	3972
   126   000000                     _PORTD	set	3971
   127   000000                     _PORTC	set	3970
   128   000000                     _PORTB	set	3969
   129   000000                     _PORTA	set	3968
   130   000000                     _LATA	set	3977
   131   000000                     _TRISA	set	3986
   132   000000                     _TRISE	set	3990
   133   000000                     _TRISD	set	3989
   134   000000                     _TRISC	set	3988
   135   000000                     _TRISB	set	3987
   136   000000                     _LATE	set	3981
   137   000000                     _LATD	set	3980
   138   000000                     _LATC	set	3979
   139   000000                     _LATB	set	3978
   140                           
   141                           ; #config settings
   142                           
   143                           	psect	cinit
   144   00F906                     __pcinit:
   145                           	callstack 0
   146   00F906                     start_initialization:
   147                           	callstack 0
   148   00F906                     __initialization:
   149                           	callstack 0
   150                           
   151                           ; Initialize objects allocated to COMRAM (40 bytes)
   152                           ; load TBLPTR registers with __pidataCOMRAM
   153   00F906  0EDE               	movlw	low __pidataCOMRAM
   154   00F908  6EF6               	movwf	tblptrl,c
   155   00F90A  0EF8               	movlw	high __pidataCOMRAM
   156   00F90C  6EF7               	movwf	tblptrh,c
   157   00F90E  0E00               	movlw	low (__pidataCOMRAM shr (0+16))
   158   00F910  6EF8               	movwf	tblptru,c
   159   00F912  EE00  F001         	lfsr	0,__pdataCOMRAM
   160   00F916  EE10 F028          	lfsr	1,40
   161   00F91A                     copy_data0:
   162   00F91A  0009               	tblrd		*+
   163   00F91C  CFF5 FFEE          	movff	tablat,postinc0
   164   00F920  50E5               	movf	postdec1,w,c
   165   00F922  50E1               	movf	fsr1l,w,c
   166   00F924  E1FA               	bnz	copy_data0
   167                           
   168                           ; Clear objects allocated to COMRAM (2 bytes)
   169   00F926  6A35               	clrf	(__pbssCOMRAM+1)& (0+255),c
   170   00F928  6A34               	clrf	__pbssCOMRAM& (0+255),c
   171   00F92A                     end_of_initialization:
   172                           	callstack 0
   173   00F92A                     __end_of__initialization:
   174                           	callstack 0
   175   00F92A  0E00               	movlw	low (__Lmediumconst shr (0+16))
   176   00F92C  6EF8               	movwf	tblptru,c
   177   00F92E  0100               	movlb	0
   178   00F930  EFCA  F07E         	goto	_main	;jump to C main() function
   179                           
   180                           	psect	bssCOMRAM
   181   000034                     __pbssCOMRAM:
   182                           	callstack 0
   183   000034                     _button1_status:
   184                           	callstack 0
   185   000034                     	ds	1
   186   000035                     _led_l_st:
   187                           	callstack 0
   188   000035                     	ds	1
   189                           
   190                           	psect	dataCOMRAM
   191   000001                     __pdataCOMRAM:
   192                           	callstack 0
   193   000001                     _port_register:
   194                           	callstack 0
   195   000001                     	ds	10
   196   00000B                     _lat_register:
   197                           	callstack 0
   198   00000B                     	ds	10
   199   000015                     _tris_register:
   200                           	callstack 0
   201   000015                     	ds	10
   202   00001F                     _ret:
   203                           	callstack 0
   204   00001F                     	ds	1
   205   000020                     _led_8:
   206                           	callstack 0
   207   000020                     	ds	1
   208   000021                     _button_t:
   209                           	callstack 0
   210   000021                     	ds	1
   211   000022                     _led_7:
   212                           	callstack 0
   213   000022                     	ds	1
   214   000023                     _led_6:
   215                           	callstack 0
   216   000023                     	ds	1
   217   000024                     _led_5:
   218                           	callstack 0
   219   000024                     	ds	1
   220   000025                     _led_4:
   221                           	callstack 0
   222   000025                     	ds	1
   223   000026                     _led_3:
   224                           	callstack 0
   225   000026                     	ds	1
   226   000027                     _led_2:
   227                           	callstack 0
   228   000027                     	ds	1
   229   000028                     _led_1:
   230                           	callstack 0
   231   000028                     	ds	1
   232                           
   233                           	psect	cstackCOMRAM
   234   000029                     __pcstackCOMRAM:
   235                           	callstack 0
   236   000029                     gpio_pin_direction_init@_pin_config_t:
   237                           	callstack 0
   238   000029                     gpio_pin_direction_status@_pin_config_t:
   239                           	callstack 0
   240   000029                     gpio_pin_write_logic@_pin_config_t:
   241                           	callstack 0
   242   000029                     gpio_pin_read_logic@_pin_config_t:
   243                           	callstack 0
   244                           
   245                           ; 2 bytes @ 0x0
   246   000029                     	ds	2
   247   00002B                     ??_gpio_pin_direction_init:
   248   00002B                     gpio_pin_write_logic@logic:
   249                           	callstack 0
   250   00002B                     gpio_pin_direction_status@direction_status:
   251                           	callstack 0
   252   00002B                     gpio_pin_read_logic@logic:
   253                           	callstack 0
   254                           
   255                           ; 2 bytes @ 0x2
   256   00002B                     	ds	1
   257   00002C                     ??_gpio_pin_write_logic:
   258                           
   259                           ; 1 bytes @ 0x3
   260   00002C                     	ds	1
   261   00002D                     ??_gpio_pin_direction_status:
   262   00002D                     ??_gpio_pin_read_logic:
   263                           
   264                           ; 1 bytes @ 0x4
   265   00002D                     	ds	4
   266   000031                     gpio_pin_direction_init@ret:
   267                           	callstack 0
   268                           
   269                           ; 1 bytes @ 0x8
   270   000031                     	ds	1
   271   000032                     gpio_pin_write_logic@ret:
   272                           	callstack 0
   273                           
   274                           ; 1 bytes @ 0x9
   275   000032                     	ds	1
   276   000033                     gpio_pin_direction_status@ret:
   277                           	callstack 0
   278   000033                     gpio_pin_read_logic@ret:
   279                           	callstack 0
   280                           
   281                           ; 1 bytes @ 0xA
   282   000033                     	ds	1
   283   000034                     
   284                           ; 1 bytes @ 0xB
   285 ;;
   286 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
   287 ;;
   288 ;; *************** function _main *****************
   289 ;; Defined at:
   290 ;;		line 79 in file "Application.c"
   291 ;; Parameters:    Size  Location     Type
   292 ;;		None
   293 ;; Auto vars:     Size  Location     Type
   294 ;;		None
   295 ;; Return value:  Size  Location     Type
   296 ;;                  2  152[None  ] int 
   297 ;; Registers used:
   298 ;;		wreg, fsr2l, fsr2h, status,2, status,0, prodl, prodh, cstack
   299 ;; Tracked objects:
   300 ;;		On entry : 0/0
   301 ;;		On exit  : 0/0
   302 ;;		Unchanged: 0/0
   303 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
   304 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   305 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   306 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   307 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   308 ;;Total ram usage:        0 bytes
   309 ;; Hardware stack levels required when called: 1
   310 ;; This function calls:
   311 ;;		_gpio_pin_direction_init
   312 ;;		_gpio_pin_direction_status
   313 ;;		_gpio_pin_read_logic
   314 ;;		_gpio_pin_write_logic
   315 ;; This function is called by:
   316 ;;		Startup code after reset
   317 ;; This function uses a non-reentrant model
   318 ;;
   319                           
   320                           	psect	text0
   321   00FD94                     __ptext0:
   322                           	callstack 0
   323   00FD94                     _main:
   324                           	callstack 30
   325   00FD94                     
   326                           ;Application.c: 80:     ret = gpio_pin_direction_init(&button_t);
   327   00FD94  0E21               	movlw	low _button_t
   328   00FD96  6E29               	movwf	gpio_pin_direction_init@_pin_config_t^0,c
   329   00FD98  0E00               	movlw	high _button_t
   330   00FD9A  6E2A               	movwf	(gpio_pin_direction_init@_pin_config_t+1)^0,c
   331   00FD9C  EC19  F07E         	call	_gpio_pin_direction_init	;wreg free
   332   00FDA0  6E1F               	movwf	_ret^0,c
   333                           
   334                           ;Application.c: 82:     ret = gpio_pin_direction_init(&led_1);
   335   00FDA2  0E28               	movlw	low _led_1
   336   00FDA4  6E29               	movwf	gpio_pin_direction_init@_pin_config_t^0,c
   337   00FDA6  0E00               	movlw	high _led_1
   338   00FDA8  6E2A               	movwf	(gpio_pin_direction_init@_pin_config_t+1)^0,c
   339   00FDAA  EC19  F07E         	call	_gpio_pin_direction_init	;wreg free
   340   00FDAE  6E1F               	movwf	_ret^0,c
   341                           
   342                           ;Application.c: 83:     ret = gpio_pin_direction_init(&led_2);
   343   00FDB0  0E27               	movlw	low _led_2
   344   00FDB2  6E29               	movwf	gpio_pin_direction_init@_pin_config_t^0,c
   345   00FDB4  0E00               	movlw	high _led_2
   346   00FDB6  6E2A               	movwf	(gpio_pin_direction_init@_pin_config_t+1)^0,c
   347   00FDB8  EC19  F07E         	call	_gpio_pin_direction_init	;wreg free
   348   00FDBC  6E1F               	movwf	_ret^0,c
   349                           
   350                           ;Application.c: 84:     ret = gpio_pin_direction_init(&led_3);
   351   00FDBE  0E26               	movlw	low _led_3
   352   00FDC0  6E29               	movwf	gpio_pin_direction_init@_pin_config_t^0,c
   353   00FDC2  0E00               	movlw	high _led_3
   354   00FDC4  6E2A               	movwf	(gpio_pin_direction_init@_pin_config_t+1)^0,c
   355   00FDC6  EC19  F07E         	call	_gpio_pin_direction_init	;wreg free
   356   00FDCA  6E1F               	movwf	_ret^0,c
   357                           
   358                           ;Application.c: 85:     ret = gpio_pin_direction_init(&led_4);
   359   00FDCC  0E25               	movlw	low _led_4
   360   00FDCE  6E29               	movwf	gpio_pin_direction_init@_pin_config_t^0,c
   361   00FDD0  0E00               	movlw	high _led_4
   362   00FDD2  6E2A               	movwf	(gpio_pin_direction_init@_pin_config_t+1)^0,c
   363   00FDD4  EC19  F07E         	call	_gpio_pin_direction_init	;wreg free
   364   00FDD8  6E1F               	movwf	_ret^0,c
   365                           
   366                           ;Application.c: 86:     ret = gpio_pin_direction_init(&led_5);
   367   00FDDA  0E24               	movlw	low _led_5
   368   00FDDC  6E29               	movwf	gpio_pin_direction_init@_pin_config_t^0,c
   369   00FDDE  0E00               	movlw	high _led_5
   370   00FDE0  6E2A               	movwf	(gpio_pin_direction_init@_pin_config_t+1)^0,c
   371   00FDE2  EC19  F07E         	call	_gpio_pin_direction_init	;wreg free
   372   00FDE6  6E1F               	movwf	_ret^0,c
   373                           
   374                           ;Application.c: 87:     ret = gpio_pin_direction_init(&led_6);
   375   00FDE8  0E23               	movlw	low _led_6
   376   00FDEA  6E29               	movwf	gpio_pin_direction_init@_pin_config_t^0,c
   377   00FDEC  0E00               	movlw	high _led_6
   378   00FDEE  6E2A               	movwf	(gpio_pin_direction_init@_pin_config_t+1)^0,c
   379   00FDF0  EC19  F07E         	call	_gpio_pin_direction_init	;wreg free
   380   00FDF4  6E1F               	movwf	_ret^0,c
   381                           
   382                           ;Application.c: 88:     ret = gpio_pin_direction_init(&led_7);
   383   00FDF6  0E22               	movlw	low _led_7
   384   00FDF8  6E29               	movwf	gpio_pin_direction_init@_pin_config_t^0,c
   385   00FDFA  0E00               	movlw	high _led_7
   386   00FDFC  6E2A               	movwf	(gpio_pin_direction_init@_pin_config_t+1)^0,c
   387   00FDFE  EC19  F07E         	call	_gpio_pin_direction_init	;wreg free
   388   00FE02  6E1F               	movwf	_ret^0,c
   389                           
   390                           ;Application.c: 90:     ret = gpio_pin_direction_status(&led_1, &led_l_st);
   391   00FE04  0E28               	movlw	low _led_1
   392   00FE06  6E29               	movwf	gpio_pin_direction_status@_pin_config_t^0,c
   393   00FE08  0E00               	movlw	high _led_1
   394   00FE0A  6E2A               	movwf	(gpio_pin_direction_status@_pin_config_t+1)^0,c
   395   00FE0C  0E35               	movlw	low _led_l_st
   396   00FE0E  6E2B               	movwf	gpio_pin_direction_status@direction_status^0,c
   397   00FE10  0E00               	movlw	high _led_l_st
   398   00FE12  6E2C               	movwf	(gpio_pin_direction_status@direction_status+1)^0,c
   399   00FE14  EC9A  F07C         	call	_gpio_pin_direction_status	;wreg free
   400   00FE18  6E1F               	movwf	_ret^0,c
   401                           
   402                           ;Application.c: 91:     ret = gpio_pin_direction_status(&button_t, &led_l_st);
   403   00FE1A  0E21               	movlw	low _button_t
   404   00FE1C  6E29               	movwf	gpio_pin_direction_status@_pin_config_t^0,c
   405   00FE1E  0E00               	movlw	high _button_t
   406   00FE20  6E2A               	movwf	(gpio_pin_direction_status@_pin_config_t+1)^0,c
   407   00FE22  0E35               	movlw	low _led_l_st
   408   00FE24  6E2B               	movwf	gpio_pin_direction_status@direction_status^0,c
   409   00FE26  0E00               	movlw	high _led_l_st
   410   00FE28  6E2C               	movwf	(gpio_pin_direction_status@direction_status+1)^0,c
   411   00FE2A  EC9A  F07C         	call	_gpio_pin_direction_status	;wreg free
   412   00FE2E  6E1F               	movwf	_ret^0,c
   413   00FE30                     l153:
   414                           
   415                           ;Application.c: 94:        ret = gpio_pin_read_logic(&button_t, &button1_status);
   416   00FE30  0E21               	movlw	low _button_t
   417   00FE32  6E29               	movwf	gpio_pin_read_logic@_pin_config_t^0,c
   418   00FE34  0E00               	movlw	high _button_t
   419   00FE36  6E2A               	movwf	(gpio_pin_read_logic@_pin_config_t+1)^0,c
   420   00FE38  0E34               	movlw	low _button1_status
   421   00FE3A  6E2B               	movwf	gpio_pin_read_logic@logic^0,c
   422   00FE3C  0E00               	movlw	high _button1_status
   423   00FE3E  6E2C               	movwf	(gpio_pin_read_logic@logic+1)^0,c
   424   00FE40  EC07  F07D         	call	_gpio_pin_read_logic	;wreg free
   425   00FE44  6E1F               	movwf	_ret^0,c
   426                           
   427                           ;Application.c: 95:        ret = gpio_pin_direction_init(&led_8);
   428   00FE46  0E20               	movlw	low _led_8
   429   00FE48  6E29               	movwf	gpio_pin_direction_init@_pin_config_t^0,c
   430   00FE4A  0E00               	movlw	high _led_8
   431   00FE4C  6E2A               	movwf	(gpio_pin_direction_init@_pin_config_t+1)^0,c
   432   00FE4E  EC19  F07E         	call	_gpio_pin_direction_init	;wreg free
   433   00FE52  6E1F               	movwf	_ret^0,c
   434   00FE54                     
   435                           ;Application.c: 96:        if(button1_status == GPIO_HIGH) ret = gpio_pin_write_logic(&l
      +                          ed_8, GPIO_HIGH);
   436   00FE54  0434               	decf	_button1_status^0,w,c
   437   00FE56  A4D8               	btfss	status,2,c
   438   00FE58  EF30  F07F         	goto	u581
   439   00FE5C  EF32  F07F         	goto	u580
   440   00FE60                     u581:
   441   00FE60  EF3D  F07F         	goto	l1116
   442   00FE64                     u580:
   443   00FE64  0E20               	movlw	low _led_8
   444   00FE66  6E29               	movwf	gpio_pin_write_logic@_pin_config_t^0,c
   445   00FE68  0E00               	movlw	high _led_8
   446   00FE6A  6E2A               	movwf	(gpio_pin_write_logic@_pin_config_t+1)^0,c
   447   00FE6C  0E01               	movlw	1
   448   00FE6E  6E2B               	movwf	gpio_pin_write_logic@logic^0,c
   449   00FE70  EC74  F07D         	call	_gpio_pin_write_logic	;wreg free
   450   00FE74  6E1F               	movwf	_ret^0,c
   451   00FE76  EF46  F07F         	goto	l155
   452   00FE7A                     l1116:
   453   00FE7A  0E20               	movlw	low _led_8
   454   00FE7C  6E29               	movwf	gpio_pin_write_logic@_pin_config_t^0,c
   455   00FE7E  0E00               	movlw	high _led_8
   456   00FE80  6E2A               	movwf	(gpio_pin_write_logic@_pin_config_t+1)^0,c
   457   00FE82  0E00               	movlw	0
   458   00FE84  6E2B               	movwf	gpio_pin_write_logic@logic^0,c
   459   00FE86  EC74  F07D         	call	_gpio_pin_write_logic	;wreg free
   460   00FE8A  6E1F               	movwf	_ret^0,c
   461   00FE8C                     l155:
   462                           
   463                           ;Application.c: 98:         ret = gpio_pin_write_logic(&led_1, GPIO_HIGH);
   464   00FE8C  0E28               	movlw	low _led_1
   465   00FE8E  6E29               	movwf	gpio_pin_write_logic@_pin_config_t^0,c
   466   00FE90  0E00               	movlw	high _led_1
   467   00FE92  6E2A               	movwf	(gpio_pin_write_logic@_pin_config_t+1)^0,c
   468   00FE94  0E01               	movlw	1
   469   00FE96  6E2B               	movwf	gpio_pin_write_logic@logic^0,c
   470   00FE98  EC74  F07D         	call	_gpio_pin_write_logic	;wreg free
   471   00FE9C  6E1F               	movwf	_ret^0,c
   472   00FE9E                     
   473                           ;Application.c: 99:         _delay(1000);
   474   00FE9E  0EC8               	movlw	200
   475   00FEA0                     u597:
   476   00FEA0  D000               	nop2	
   477   00FEA2  2EE8               	decfsz	wreg,f,c
   478   00FEA4  D7FD               	bra	u597
   479   00FEA6                     
   480                           ;Application.c: 100:         ret = gpio_pin_write_logic(&led_2, GPIO_HIGH);
   481   00FEA6  0E27               	movlw	low _led_2
   482   00FEA8  6E29               	movwf	gpio_pin_write_logic@_pin_config_t^0,c
   483   00FEAA  0E00               	movlw	high _led_2
   484   00FEAC  6E2A               	movwf	(gpio_pin_write_logic@_pin_config_t+1)^0,c
   485   00FEAE  0E01               	movlw	1
   486   00FEB0  6E2B               	movwf	gpio_pin_write_logic@logic^0,c
   487   00FEB2  EC74  F07D         	call	_gpio_pin_write_logic	;wreg free
   488   00FEB6  6E1F               	movwf	_ret^0,c
   489                           
   490                           ;Application.c: 101:         _delay(1000);
   491   00FEB8  0EC8               	movlw	200
   492   00FEBA                     u607:
   493   00FEBA  D000               	nop2	
   494   00FEBC  2EE8               	decfsz	wreg,f,c
   495   00FEBE  D7FD               	bra	u607
   496   00FEC0                     
   497                           ;Application.c: 102:         ret = gpio_pin_write_logic(&led_3, GPIO_HIGH);
   498   00FEC0  0E26               	movlw	low _led_3
   499   00FEC2  6E29               	movwf	gpio_pin_write_logic@_pin_config_t^0,c
   500   00FEC4  0E00               	movlw	high _led_3
   501   00FEC6  6E2A               	movwf	(gpio_pin_write_logic@_pin_config_t+1)^0,c
   502   00FEC8  0E01               	movlw	1
   503   00FECA  6E2B               	movwf	gpio_pin_write_logic@logic^0,c
   504   00FECC  EC74  F07D         	call	_gpio_pin_write_logic	;wreg free
   505   00FED0  6E1F               	movwf	_ret^0,c
   506   00FED2                     
   507                           ;Application.c: 103:         _delay(1000);
   508   00FED2  0EC8               	movlw	200
   509   00FED4                     u617:
   510   00FED4  D000               	nop2	
   511   00FED6  2EE8               	decfsz	wreg,f,c
   512   00FED8  D7FD               	bra	u617
   513                           
   514                           ;Application.c: 104:         ret = gpio_pin_write_logic(&led_4, GPIO_HIGH);
   515   00FEDA  0E25               	movlw	low _led_4
   516   00FEDC  6E29               	movwf	gpio_pin_write_logic@_pin_config_t^0,c
   517   00FEDE  0E00               	movlw	high _led_4
   518   00FEE0  6E2A               	movwf	(gpio_pin_write_logic@_pin_config_t+1)^0,c
   519   00FEE2  0E01               	movlw	1
   520   00FEE4  6E2B               	movwf	gpio_pin_write_logic@logic^0,c
   521   00FEE6  EC74  F07D         	call	_gpio_pin_write_logic	;wreg free
   522   00FEEA  6E1F               	movwf	_ret^0,c
   523   00FEEC                     
   524                           ;Application.c: 105:         _delay(1000);
   525   00FEEC  0EC8               	movlw	200
   526   00FEEE                     u627:
   527   00FEEE  D000               	nop2	
   528   00FEF0  2EE8               	decfsz	wreg,f,c
   529   00FEF2  D7FD               	bra	u627
   530   00FEF4                     
   531                           ;Application.c: 106:         ret = gpio_pin_write_logic(&led_5, GPIO_HIGH);
   532   00FEF4  0E24               	movlw	low _led_5
   533   00FEF6  6E29               	movwf	gpio_pin_write_logic@_pin_config_t^0,c
   534   00FEF8  0E00               	movlw	high _led_5
   535   00FEFA  6E2A               	movwf	(gpio_pin_write_logic@_pin_config_t+1)^0,c
   536   00FEFC  0E01               	movlw	1
   537   00FEFE  6E2B               	movwf	gpio_pin_write_logic@logic^0,c
   538   00FF00  EC74  F07D         	call	_gpio_pin_write_logic	;wreg free
   539   00FF04  6E1F               	movwf	_ret^0,c
   540                           
   541                           ;Application.c: 107:         _delay(1000);
   542   00FF06  0EC8               	movlw	200
   543   00FF08                     u637:
   544   00FF08  D000               	nop2	
   545   00FF0A  2EE8               	decfsz	wreg,f,c
   546   00FF0C  D7FD               	bra	u637
   547   00FF0E                     
   548                           ;Application.c: 108:         ret = gpio_pin_write_logic(&led_6, GPIO_HIGH);
   549   00FF0E  0E23               	movlw	low _led_6
   550   00FF10  6E29               	movwf	gpio_pin_write_logic@_pin_config_t^0,c
   551   00FF12  0E00               	movlw	high _led_6
   552   00FF14  6E2A               	movwf	(gpio_pin_write_logic@_pin_config_t+1)^0,c
   553   00FF16  0E01               	movlw	1
   554   00FF18  6E2B               	movwf	gpio_pin_write_logic@logic^0,c
   555   00FF1A  EC74  F07D         	call	_gpio_pin_write_logic	;wreg free
   556   00FF1E  6E1F               	movwf	_ret^0,c
   557   00FF20                     
   558                           ;Application.c: 109:         _delay(1000);
   559   00FF20  0EC8               	movlw	200
   560   00FF22                     u647:
   561   00FF22  D000               	nop2	
   562   00FF24  2EE8               	decfsz	wreg,f,c
   563   00FF26  D7FD               	bra	u647
   564                           
   565                           ;Application.c: 110:         ret = gpio_pin_write_logic(&led_7, GPIO_HIGH);
   566   00FF28  0E22               	movlw	low _led_7
   567   00FF2A  6E29               	movwf	gpio_pin_write_logic@_pin_config_t^0,c
   568   00FF2C  0E00               	movlw	high _led_7
   569   00FF2E  6E2A               	movwf	(gpio_pin_write_logic@_pin_config_t+1)^0,c
   570   00FF30  0E01               	movlw	1
   571   00FF32  6E2B               	movwf	gpio_pin_write_logic@logic^0,c
   572   00FF34  EC74  F07D         	call	_gpio_pin_write_logic	;wreg free
   573   00FF38  6E1F               	movwf	_ret^0,c
   574   00FF3A                     
   575                           ;Application.c: 111:         _delay(1000);
   576   00FF3A  0EC8               	movlw	200
   577   00FF3C                     u657:
   578   00FF3C  D000               	nop2	
   579   00FF3E  2EE8               	decfsz	wreg,f,c
   580   00FF40  D7FD               	bra	u657
   581   00FF42                     
   582                           ;Application.c: 112:         ret = gpio_pin_write_logic(&led_1, GPIO_LOW);
   583   00FF42  0E28               	movlw	low _led_1
   584   00FF44  6E29               	movwf	gpio_pin_write_logic@_pin_config_t^0,c
   585   00FF46  0E00               	movlw	high _led_1
   586   00FF48  6E2A               	movwf	(gpio_pin_write_logic@_pin_config_t+1)^0,c
   587   00FF4A  0E00               	movlw	0
   588   00FF4C  6E2B               	movwf	gpio_pin_write_logic@logic^0,c
   589   00FF4E  EC74  F07D         	call	_gpio_pin_write_logic	;wreg free
   590   00FF52  6E1F               	movwf	_ret^0,c
   591                           
   592                           ;Application.c: 113:         _delay(1000);
   593   00FF54  0EC8               	movlw	200
   594   00FF56                     u667:
   595   00FF56  D000               	nop2	
   596   00FF58  2EE8               	decfsz	wreg,f,c
   597   00FF5A  D7FD               	bra	u667
   598   00FF5C                     
   599                           ;Application.c: 114:         ret = gpio_pin_write_logic(&led_2, GPIO_LOW);
   600   00FF5C  0E27               	movlw	low _led_2
   601   00FF5E  6E29               	movwf	gpio_pin_write_logic@_pin_config_t^0,c
   602   00FF60  0E00               	movlw	high _led_2
   603   00FF62  6E2A               	movwf	(gpio_pin_write_logic@_pin_config_t+1)^0,c
   604   00FF64  0E00               	movlw	0
   605   00FF66  6E2B               	movwf	gpio_pin_write_logic@logic^0,c
   606   00FF68  EC74  F07D         	call	_gpio_pin_write_logic	;wreg free
   607   00FF6C  6E1F               	movwf	_ret^0,c
   608   00FF6E                     
   609                           ;Application.c: 115:         _delay(1000);
   610   00FF6E  0EC8               	movlw	200
   611   00FF70                     u677:
   612   00FF70  D000               	nop2	
   613   00FF72  2EE8               	decfsz	wreg,f,c
   614   00FF74  D7FD               	bra	u677
   615                           
   616                           ;Application.c: 116:         ret = gpio_pin_write_logic(&led_3, GPIO_LOW);
   617   00FF76  0E26               	movlw	low _led_3
   618   00FF78  6E29               	movwf	gpio_pin_write_logic@_pin_config_t^0,c
   619   00FF7A  0E00               	movlw	high _led_3
   620   00FF7C  6E2A               	movwf	(gpio_pin_write_logic@_pin_config_t+1)^0,c
   621   00FF7E  0E00               	movlw	0
   622   00FF80  6E2B               	movwf	gpio_pin_write_logic@logic^0,c
   623   00FF82  EC74  F07D         	call	_gpio_pin_write_logic	;wreg free
   624   00FF86  6E1F               	movwf	_ret^0,c
   625   00FF88                     
   626                           ;Application.c: 117:         _delay(1000);
   627   00FF88  0EC8               	movlw	200
   628   00FF8A                     u687:
   629   00FF8A  D000               	nop2	
   630   00FF8C  2EE8               	decfsz	wreg,f,c
   631   00FF8E  D7FD               	bra	u687
   632   00FF90                     
   633                           ;Application.c: 118:         ret = gpio_pin_write_logic(&led_4, GPIO_LOW);
   634   00FF90  0E25               	movlw	low _led_4
   635   00FF92  6E29               	movwf	gpio_pin_write_logic@_pin_config_t^0,c
   636   00FF94  0E00               	movlw	high _led_4
   637   00FF96  6E2A               	movwf	(gpio_pin_write_logic@_pin_config_t+1)^0,c
   638   00FF98  0E00               	movlw	0
   639   00FF9A  6E2B               	movwf	gpio_pin_write_logic@logic^0,c
   640   00FF9C  EC74  F07D         	call	_gpio_pin_write_logic	;wreg free
   641   00FFA0  6E1F               	movwf	_ret^0,c
   642                           
   643                           ;Application.c: 119:         _delay(1000);
   644   00FFA2  0EC8               	movlw	200
   645   00FFA4                     u697:
   646   00FFA4  D000               	nop2	
   647   00FFA6  2EE8               	decfsz	wreg,f,c
   648   00FFA8  D7FD               	bra	u697
   649   00FFAA                     
   650                           ;Application.c: 120:         ret = gpio_pin_write_logic(&led_5, GPIO_LOW);
   651   00FFAA  0E24               	movlw	low _led_5
   652   00FFAC  6E29               	movwf	gpio_pin_write_logic@_pin_config_t^0,c
   653   00FFAE  0E00               	movlw	high _led_5
   654   00FFB0  6E2A               	movwf	(gpio_pin_write_logic@_pin_config_t+1)^0,c
   655   00FFB2  0E00               	movlw	0
   656   00FFB4  6E2B               	movwf	gpio_pin_write_logic@logic^0,c
   657   00FFB6  EC74  F07D         	call	_gpio_pin_write_logic	;wreg free
   658   00FFBA  6E1F               	movwf	_ret^0,c
   659   00FFBC                     
   660                           ;Application.c: 121:         _delay(1000);
   661   00FFBC  0EC8               	movlw	200
   662   00FFBE                     u707:
   663   00FFBE  D000               	nop2	
   664   00FFC0  2EE8               	decfsz	wreg,f,c
   665   00FFC2  D7FD               	bra	u707
   666                           
   667                           ;Application.c: 122:         ret = gpio_pin_write_logic(&led_6, GPIO_LOW);
   668   00FFC4  0E23               	movlw	low _led_6
   669   00FFC6  6E29               	movwf	gpio_pin_write_logic@_pin_config_t^0,c
   670   00FFC8  0E00               	movlw	high _led_6
   671   00FFCA  6E2A               	movwf	(gpio_pin_write_logic@_pin_config_t+1)^0,c
   672   00FFCC  0E00               	movlw	0
   673   00FFCE  6E2B               	movwf	gpio_pin_write_logic@logic^0,c
   674   00FFD0  EC74  F07D         	call	_gpio_pin_write_logic	;wreg free
   675   00FFD4  6E1F               	movwf	_ret^0,c
   676   00FFD6                     
   677                           ;Application.c: 123:         _delay(1000);
   678   00FFD6  0EC8               	movlw	200
   679   00FFD8                     u717:
   680   00FFD8  D000               	nop2	
   681   00FFDA  2EE8               	decfsz	wreg,f,c
   682   00FFDC  D7FD               	bra	u717
   683   00FFDE                     
   684                           ;Application.c: 124:         ret = gpio_pin_write_logic(&led_7, GPIO_LOW);
   685   00FFDE  0E22               	movlw	low _led_7
   686   00FFE0  6E29               	movwf	gpio_pin_write_logic@_pin_config_t^0,c
   687   00FFE2  0E00               	movlw	high _led_7
   688   00FFE4  6E2A               	movwf	(gpio_pin_write_logic@_pin_config_t+1)^0,c
   689   00FFE6  0E00               	movlw	0
   690   00FFE8  6E2B               	movwf	gpio_pin_write_logic@logic^0,c
   691   00FFEA  EC74  F07D         	call	_gpio_pin_write_logic	;wreg free
   692   00FFEE  6E1F               	movwf	_ret^0,c
   693                           
   694                           ;Application.c: 125:         _delay(1000);
   695   00FFF0  0EC8               	movlw	200
   696   00FFF2                     u727:
   697   00FFF2  D000               	nop2	
   698   00FFF4  2EE8               	decfsz	wreg,f,c
   699   00FFF6  D7FD               	bra	u727
   700   00FFF8  EF18  F07F         	goto	l153
   701   00FFFC  EF00  F000         	goto	start
   702   010000                     __end_of_main:
   703                           	callstack 0
   704                           
   705 ;; *************** function _gpio_pin_write_logic *****************
   706 ;; Defined at:
   707 ;;		line 46 in file "MCAL_Layer/hal_gpio.c"
   708 ;; Parameters:    Size  Location     Type
   709 ;;  _pin_config_    2    0[COMRAM] PTR const struct .
   710 ;;		 -> led_8(1), led_7(1), led_6(1), led_5(1), 
   711 ;;		 -> led_4(1), led_3(1), led_2(1), led_1(1), 
   712 ;;  logic           1    2[COMRAM] enum E2798
   713 ;; Auto vars:     Size  Location     Type
   714 ;;  ret             1    9[COMRAM] unsigned char 
   715 ;; Return value:  Size  Location     Type
   716 ;;                  1    wreg      unsigned char 
   717 ;; Registers used:
   718 ;;		wreg, fsr2l, fsr2h, status,2, status,0, prodl, prodh
   719 ;; Tracked objects:
   720 ;;		On entry : 0/0
   721 ;;		On exit  : 0/0
   722 ;;		Unchanged: 0/0
   723 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
   724 ;;      Params:         3       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   725 ;;      Locals:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   726 ;;      Temps:          6       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   727 ;;      Totals:        10       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   728 ;;Total ram usage:       10 bytes
   729 ;; Hardware stack levels used: 1
   730 ;; This function calls:
   731 ;;		Nothing
   732 ;; This function is called by:
   733 ;;		_main
   734 ;; This function uses a non-reentrant model
   735 ;;
   736                           
   737                           	psect	text1
   738   00FAE8                     __ptext1:
   739                           	callstack 0
   740   00FAE8                     _gpio_pin_write_logic:
   741                           	callstack 30
   742   00FAE8                     
   743                           ;MCAL_Layer/hal_gpio.c: 47:     STD_ReturnType ret = (STD_ReturnType)0x01;
   744   00FAE8  0E01               	movlw	1
   745   00FAEA  6E32               	movwf	gpio_pin_write_logic@ret^0,c
   746   00FAEC                     
   747                           ;MCAL_Layer/hal_gpio.c: 48:     if(_pin_config_t == ((void*)0) || (_pin_config_t->port >
      +                           5 - 1) || (_pin_config_t->pin > 8 - 1)) ret = (STD_ReturnType)0x00;
   748   00FAEC  5029               	movf	gpio_pin_write_logic@_pin_config_t^0,w,c
   749   00FAEE  102A               	iorwf	(gpio_pin_write_logic@_pin_config_t+1)^0,w,c
   750   00FAF0  B4D8               	btfsc	status,2,c
   751   00FAF2  EF7D  F07D         	goto	u481
   752   00FAF6  EF7F  F07D         	goto	u480
   753   00FAFA                     u481:
   754   00FAFA  EF9F  F07D         	goto	l1074
   755   00FAFE                     u480:
   756   00FAFE  C029  FFD9         	movff	gpio_pin_write_logic@_pin_config_t,fsr2l
   757   00FB02  C02A  FFDA         	movff	gpio_pin_write_logic@_pin_config_t+1,fsr2h
   758   00FB06  50DF               	movf	223,w,c
   759   00FB08  0B07               	andlw	7
   760   00FB0A  6E2C               	movwf	??_gpio_pin_write_logic^0,c
   761   00FB0C  0E05               	movlw	5
   762   00FB0E  602C               	cpfslt	??_gpio_pin_write_logic^0,c
   763   00FB10  EF8C  F07D         	goto	u491
   764   00FB14  EF8E  F07D         	goto	u490
   765   00FB18                     u491:
   766   00FB18  EF9F  F07D         	goto	l1074
   767   00FB1C                     u490:
   768   00FB1C  C029  FFD9         	movff	gpio_pin_write_logic@_pin_config_t,fsr2l
   769   00FB20  C02A  FFDA         	movff	gpio_pin_write_logic@_pin_config_t+1,fsr2h
   770   00FB24  30DF               	rrcf	223,w,c
   771   00FB26  32E8               	rrcf	wreg,f,c
   772   00FB28  32E8               	rrcf	wreg,f,c
   773   00FB2A  0B07               	andlw	7
   774   00FB2C  6E2C               	movwf	??_gpio_pin_write_logic^0,c
   775   00FB2E  0E07               	movlw	7
   776   00FB30  642C               	cpfsgt	??_gpio_pin_write_logic^0,c
   777   00FB32  EF9D  F07D         	goto	u501
   778   00FB36  EF9F  F07D         	goto	u500
   779   00FB3A                     u501:
   780   00FB3A  EF02  F07E         	goto	l1082
   781   00FB3E                     u500:
   782   00FB3E                     l1074:
   783   00FB3E  0E00               	movlw	0
   784   00FB40  6E32               	movwf	gpio_pin_write_logic@ret^0,c
   785   00FB42  EF17  F07E         	goto	l1084
   786   00FB46                     l1076:
   787                           
   788                           ;MCAL_Layer/hal_gpio.c: 52:                 (*lat_register[_pin_config_t->port] &= ~((ui
      +                          nt8)1 << _pin_config_t->pin));
   789   00FB46  C029  FFD9         	movff	gpio_pin_write_logic@_pin_config_t,fsr2l
   790   00FB4A  C02A  FFDA         	movff	gpio_pin_write_logic@_pin_config_t+1,fsr2h
   791   00FB4E  30DF               	rrcf	223,w,c
   792   00FB50  32E8               	rrcf	wreg,f,c
   793   00FB52  32E8               	rrcf	wreg,f,c
   794   00FB54  0B07               	andlw	7
   795   00FB56  6E2C               	movwf	??_gpio_pin_write_logic^0,c
   796   00FB58  0E01               	movlw	1
   797   00FB5A  6E2D               	movwf	(??_gpio_pin_write_logic+1)^0,c
   798   00FB5C  2A2C               	incf	??_gpio_pin_write_logic^0,f,c
   799   00FB5E  EFB3  F07D         	goto	u514
   800   00FB62                     u515:
   801   00FB62  90D8               	bcf	status,0,c
   802   00FB64  362D               	rlcf	(??_gpio_pin_write_logic+1)^0,f,c
   803   00FB66                     u514:
   804   00FB66  2E2C               	decfsz	??_gpio_pin_write_logic^0,f,c
   805   00FB68  EFB1  F07D         	goto	u515
   806   00FB6C  502D               	movf	(??_gpio_pin_write_logic+1)^0,w,c
   807   00FB6E  0AFF               	xorlw	255
   808   00FB70  6E2E               	movwf	(??_gpio_pin_write_logic+2)^0,c
   809   00FB72  C029  FFD9         	movff	gpio_pin_write_logic@_pin_config_t,fsr2l
   810   00FB76  C02A  FFDA         	movff	gpio_pin_write_logic@_pin_config_t+1,fsr2h
   811   00FB7A  50DF               	movf	223,w,c
   812   00FB7C  0B07               	andlw	7
   813   00FB7E  6E2F               	movwf	(??_gpio_pin_write_logic+3)^0,c
   814   00FB80  502F               	movf	(??_gpio_pin_write_logic+3)^0,w,c
   815   00FB82  0D02               	mullw	2
   816   00FB84  0E0B               	movlw	low _lat_register
   817   00FB86  24F3               	addwf	243,w,c
   818   00FB88  6ED9               	movwf	fsr2l,c
   819   00FB8A  0E00               	movlw	high _lat_register
   820   00FB8C  20F4               	addwfc	prodh,w,c
   821   00FB8E  6EDA               	movwf	fsr2h,c
   822   00FB90  CFDE F030          	movff	postinc2,??_gpio_pin_write_logic+4
   823   00FB94  CFDD F031          	movff	postdec2,??_gpio_pin_write_logic+5
   824   00FB98  C030  FFD9         	movff	??_gpio_pin_write_logic+4,fsr2l
   825   00FB9C  C031  FFDA         	movff	??_gpio_pin_write_logic+5,fsr2h
   826   00FBA0  502E               	movf	(??_gpio_pin_write_logic+2)^0,w,c
   827   00FBA2  16DF               	andwf	indf2,f,c
   828                           
   829                           ;MCAL_Layer/hal_gpio.c: 53:                 break;
   830   00FBA4  EF17  F07E         	goto	l1084
   831   00FBA8                     l1078:
   832                           
   833                           ;MCAL_Layer/hal_gpio.c: 55:                 (*lat_register[_pin_config_t->port] |= ((uin
      +                          t8)1 << _pin_config_t->pin));
   834   00FBA8  C029  FFD9         	movff	gpio_pin_write_logic@_pin_config_t,fsr2l
   835   00FBAC  C02A  FFDA         	movff	gpio_pin_write_logic@_pin_config_t+1,fsr2h
   836   00FBB0  30DF               	rrcf	223,w,c
   837   00FBB2  32E8               	rrcf	wreg,f,c
   838   00FBB4  32E8               	rrcf	wreg,f,c
   839   00FBB6  0B07               	andlw	7
   840   00FBB8  6E2C               	movwf	??_gpio_pin_write_logic^0,c
   841   00FBBA  0E01               	movlw	1
   842   00FBBC  6E2D               	movwf	(??_gpio_pin_write_logic+1)^0,c
   843   00FBBE  2A2C               	incf	??_gpio_pin_write_logic^0,f,c
   844   00FBC0  EFE4  F07D         	goto	u524
   845   00FBC4                     u525:
   846   00FBC4  90D8               	bcf	status,0,c
   847   00FBC6  362D               	rlcf	(??_gpio_pin_write_logic+1)^0,f,c
   848   00FBC8                     u524:
   849   00FBC8  2E2C               	decfsz	??_gpio_pin_write_logic^0,f,c
   850   00FBCA  EFE2  F07D         	goto	u525
   851   00FBCE  C029  FFD9         	movff	gpio_pin_write_logic@_pin_config_t,fsr2l
   852   00FBD2  C02A  FFDA         	movff	gpio_pin_write_logic@_pin_config_t+1,fsr2h
   853   00FBD6  50DF               	movf	223,w,c
   854   00FBD8  0B07               	andlw	7
   855   00FBDA  6E2E               	movwf	(??_gpio_pin_write_logic+2)^0,c
   856   00FBDC  502E               	movf	(??_gpio_pin_write_logic+2)^0,w,c
   857   00FBDE  0D02               	mullw	2
   858   00FBE0  0E0B               	movlw	low _lat_register
   859   00FBE2  24F3               	addwf	243,w,c
   860   00FBE4  6ED9               	movwf	fsr2l,c
   861   00FBE6  0E00               	movlw	high _lat_register
   862   00FBE8  20F4               	addwfc	prodh,w,c
   863   00FBEA  6EDA               	movwf	fsr2h,c
   864   00FBEC  CFDE F02F          	movff	postinc2,??_gpio_pin_write_logic+3
   865   00FBF0  CFDD F030          	movff	postdec2,??_gpio_pin_write_logic+4
   866   00FBF4  C02F  FFD9         	movff	??_gpio_pin_write_logic+3,fsr2l
   867   00FBF8  C030  FFDA         	movff	??_gpio_pin_write_logic+4,fsr2h
   868   00FBFC  502D               	movf	(??_gpio_pin_write_logic+1)^0,w,c
   869   00FBFE  12DF               	iorwf	indf2,f,c
   870                           
   871                           ;MCAL_Layer/hal_gpio.c: 56:                 break;
   872   00FC00  EF17  F07E         	goto	l1084
   873   00FC04                     l1082:
   874   00FC04  502B               	movf	gpio_pin_write_logic@logic^0,w,c
   875   00FC06  6E2C               	movwf	??_gpio_pin_write_logic^0,c
   876   00FC08  6A2D               	clrf	(??_gpio_pin_write_logic+1)^0,c
   877                           
   878                           ; Switch on 2 bytes has been partitioned into a top level switch of size 1, and 1 sub-sw
      +                          itches
   879                           ; Switch size 1, requested type "simple"
   880                           ; Number of cases is 1, Range of values is 0 to 0
   881                           ; switch strategies available:
   882                           ; Name         Instructions Cycles
   883                           ; simple_byte            4     3 (average)
   884                           ;	Chosen strategy is simple_byte
   885   00FC0A  502D               	movf	(??_gpio_pin_write_logic+1)^0,w,c
   886   00FC0C  0A00               	xorlw	0	; case 0
   887   00FC0E  B4D8               	btfsc	status,2,c
   888   00FC10  EF0C  F07E         	goto	l1162
   889   00FC14  EF9F  F07D         	goto	l1074
   890   00FC18                     l1162:
   891                           
   892                           ; Switch size 1, requested type "simple"
   893                           ; Number of cases is 2, Range of values is 0 to 1
   894                           ; switch strategies available:
   895                           ; Name         Instructions Cycles
   896                           ; simple_byte            7     4 (average)
   897                           ;	Chosen strategy is simple_byte
   898   00FC18  502C               	movf	??_gpio_pin_write_logic^0,w,c
   899   00FC1A  0A00               	xorlw	0	; case 0
   900   00FC1C  B4D8               	btfsc	status,2,c
   901   00FC1E  EFA3  F07D         	goto	l1076
   902   00FC22  0A01               	xorlw	1	; case 1
   903   00FC24  B4D8               	btfsc	status,2,c
   904   00FC26  EFD4  F07D         	goto	l1078
   905   00FC2A  EF9F  F07D         	goto	l1074
   906   00FC2E                     l1084:
   907                           
   908                           ;MCAL_Layer/hal_gpio.c: 60:     return ret;
   909   00FC2E  5032               	movf	gpio_pin_write_logic@ret^0,w,c
   910   00FC30  0012               	return		;funcret
   911   00FC32                     __end_of_gpio_pin_write_logic:
   912                           	callstack 0
   913                           
   914 ;; *************** function _gpio_pin_read_logic *****************
   915 ;; Defined at:
   916 ;;		line 65 in file "MCAL_Layer/hal_gpio.c"
   917 ;; Parameters:    Size  Location     Type
   918 ;;  _pin_config_    2    0[COMRAM] PTR const struct .
   919 ;;		 -> button_t(1), 
   920 ;;  logic           2    2[COMRAM] PTR enum E2798
   921 ;;		 -> button1_status(1), 
   922 ;; Auto vars:     Size  Location     Type
   923 ;;  ret             1   10[COMRAM] unsigned char 
   924 ;; Return value:  Size  Location     Type
   925 ;;                  1    wreg      unsigned char 
   926 ;; Registers used:
   927 ;;		wreg, fsr2l, fsr2h, status,2, status,0, prodl, prodh
   928 ;; Tracked objects:
   929 ;;		On entry : 0/0
   930 ;;		On exit  : 0/0
   931 ;;		Unchanged: 0/0
   932 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
   933 ;;      Params:         4       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   934 ;;      Locals:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   935 ;;      Temps:          6       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   936 ;;      Totals:        11       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   937 ;;Total ram usage:       11 bytes
   938 ;; Hardware stack levels used: 1
   939 ;; This function calls:
   940 ;;		Nothing
   941 ;; This function is called by:
   942 ;;		_main
   943 ;; This function uses a non-reentrant model
   944 ;;
   945                           
   946                           	psect	text2
   947   00FA0E                     __ptext2:
   948                           	callstack 0
   949   00FA0E                     _gpio_pin_read_logic:
   950                           	callstack 30
   951   00FA0E                     
   952                           ;MCAL_Layer/hal_gpio.c: 66:     STD_ReturnType ret = (STD_ReturnType)0x01;
   953   00FA0E  0E01               	movlw	1
   954   00FA10  6E33               	movwf	gpio_pin_read_logic@ret^0,c
   955   00FA12                     
   956                           ;MCAL_Layer/hal_gpio.c: 67:     if(_pin_config_t == ((void*)0) || logic == ((void*)0) ||
      +                           (_pin_config_t->port > 5 - 1) || (_pin_config_t->pin > 8 - 1)) ret = (STD_ReturnType)0x
      +                          00;
   957   00FA12  5029               	movf	gpio_pin_read_logic@_pin_config_t^0,w,c
   958   00FA14  102A               	iorwf	(gpio_pin_read_logic@_pin_config_t+1)^0,w,c
   959   00FA16  B4D8               	btfsc	status,2,c
   960   00FA18  EF10  F07D         	goto	u531
   961   00FA1C  EF12  F07D         	goto	u530
   962   00FA20                     u531:
   963   00FA20  EF3B  F07D         	goto	l1102
   964   00FA24                     u530:
   965   00FA24  502B               	movf	gpio_pin_read_logic@logic^0,w,c
   966   00FA26  102C               	iorwf	(gpio_pin_read_logic@logic+1)^0,w,c
   967   00FA28  B4D8               	btfsc	status,2,c
   968   00FA2A  EF19  F07D         	goto	u541
   969   00FA2E  EF1B  F07D         	goto	u540
   970   00FA32                     u541:
   971   00FA32  EF3B  F07D         	goto	l1102
   972   00FA36                     u540:
   973   00FA36  C029  FFD9         	movff	gpio_pin_read_logic@_pin_config_t,fsr2l
   974   00FA3A  C02A  FFDA         	movff	gpio_pin_read_logic@_pin_config_t+1,fsr2h
   975   00FA3E  50DF               	movf	223,w,c
   976   00FA40  0B07               	andlw	7
   977   00FA42  6E2D               	movwf	??_gpio_pin_read_logic^0,c
   978   00FA44  0E05               	movlw	5
   979   00FA46  602D               	cpfslt	??_gpio_pin_read_logic^0,c
   980   00FA48  EF28  F07D         	goto	u551
   981   00FA4C  EF2A  F07D         	goto	u550
   982   00FA50                     u551:
   983   00FA50  EF3B  F07D         	goto	l1102
   984   00FA54                     u550:
   985   00FA54  C029  FFD9         	movff	gpio_pin_read_logic@_pin_config_t,fsr2l
   986   00FA58  C02A  FFDA         	movff	gpio_pin_read_logic@_pin_config_t+1,fsr2h
   987   00FA5C  30DF               	rrcf	223,w,c
   988   00FA5E  32E8               	rrcf	wreg,f,c
   989   00FA60  32E8               	rrcf	wreg,f,c
   990   00FA62  0B07               	andlw	7
   991   00FA64  6E2D               	movwf	??_gpio_pin_read_logic^0,c
   992   00FA66  0E07               	movlw	7
   993   00FA68  642D               	cpfsgt	??_gpio_pin_read_logic^0,c
   994   00FA6A  EF39  F07D         	goto	u561
   995   00FA6E  EF3B  F07D         	goto	u560
   996   00FA72                     u561:
   997   00FA72  EF3F  F07D         	goto	l1104
   998   00FA76                     u560:
   999   00FA76                     l1102:
  1000   00FA76  0E00               	movlw	0
  1001   00FA78  6E33               	movwf	gpio_pin_read_logic@ret^0,c
  1002   00FA7A  EF72  F07D         	goto	l1106
  1003   00FA7E                     l1104:
  1004                           
  1005                           ;MCAL_Layer/hal_gpio.c: 69:         *logic = (((uint8)1 << _pin_config_t->pin) & *port_r
      +                          egister[_pin_config_t->port]);
  1006   00FA7E  C029  FFD9         	movff	gpio_pin_read_logic@_pin_config_t,fsr2l
  1007   00FA82  C02A  FFDA         	movff	gpio_pin_read_logic@_pin_config_t+1,fsr2h
  1008   00FA86  50DF               	movf	223,w,c
  1009   00FA88  0B07               	andlw	7
  1010   00FA8A  6E2D               	movwf	??_gpio_pin_read_logic^0,c
  1011   00FA8C  502D               	movf	??_gpio_pin_read_logic^0,w,c
  1012   00FA8E  0D02               	mullw	2
  1013   00FA90  0E01               	movlw	low _port_register
  1014   00FA92  24F3               	addwf	243,w,c
  1015   00FA94  6ED9               	movwf	fsr2l,c
  1016   00FA96  0E00               	movlw	high _port_register
  1017   00FA98  20F4               	addwfc	prodh,w,c
  1018   00FA9A  6EDA               	movwf	fsr2h,c
  1019   00FA9C  CFDE F02E          	movff	postinc2,??_gpio_pin_read_logic+1
  1020   00FAA0  CFDD F02F          	movff	postdec2,??_gpio_pin_read_logic+2
  1021   00FAA4  C02E  FFD9         	movff	??_gpio_pin_read_logic+1,fsr2l
  1022   00FAA8  C02F  FFDA         	movff	??_gpio_pin_read_logic+2,fsr2h
  1023   00FAAC  50DF               	movf	indf2,w,c
  1024   00FAAE  6E30               	movwf	(??_gpio_pin_read_logic+3)^0,c
  1025   00FAB0  C029  FFD9         	movff	gpio_pin_read_logic@_pin_config_t,fsr2l
  1026   00FAB4  C02A  FFDA         	movff	gpio_pin_read_logic@_pin_config_t+1,fsr2h
  1027   00FAB8  30DF               	rrcf	223,w,c
  1028   00FABA  32E8               	rrcf	wreg,f,c
  1029   00FABC  32E8               	rrcf	wreg,f,c
  1030   00FABE  0B07               	andlw	7
  1031   00FAC0  6E31               	movwf	(??_gpio_pin_read_logic+4)^0,c
  1032   00FAC2  0E01               	movlw	1
  1033   00FAC4  6E32               	movwf	(??_gpio_pin_read_logic+5)^0,c
  1034   00FAC6  2A31               	incf	(??_gpio_pin_read_logic+4)^0,f,c
  1035   00FAC8  EF68  F07D         	goto	u574
  1036   00FACC                     u575:
  1037   00FACC  90D8               	bcf	status,0,c
  1038   00FACE  3632               	rlcf	(??_gpio_pin_read_logic+5)^0,f,c
  1039   00FAD0                     u574:
  1040   00FAD0  2E31               	decfsz	(??_gpio_pin_read_logic+4)^0,f,c
  1041   00FAD2  EF66  F07D         	goto	u575
  1042   00FAD6  5032               	movf	(??_gpio_pin_read_logic+5)^0,w,c
  1043   00FAD8  1430               	andwf	(??_gpio_pin_read_logic+3)^0,w,c
  1044   00FADA  C02B  FFD9         	movff	gpio_pin_read_logic@logic,fsr2l
  1045   00FADE  C02C  FFDA         	movff	gpio_pin_read_logic@logic+1,fsr2h
  1046   00FAE2  6EDF               	movwf	indf2,c
  1047   00FAE4                     l1106:
  1048                           
  1049                           ;MCAL_Layer/hal_gpio.c: 71:     return ret;
  1050   00FAE4  5033               	movf	gpio_pin_read_logic@ret^0,w,c
  1051   00FAE6  0012               	return		;funcret
  1052   00FAE8                     __end_of_gpio_pin_read_logic:
  1053                           	callstack 0
  1054                           
  1055 ;; *************** function _gpio_pin_direction_status *****************
  1056 ;; Defined at:
  1057 ;;		line 35 in file "MCAL_Layer/hal_gpio.c"
  1058 ;; Parameters:    Size  Location     Type
  1059 ;;  _pin_config_    2    0[COMRAM] PTR const struct .
  1060 ;;		 -> led_1(1), button_t(1), 
  1061 ;;  direction_st    2    2[COMRAM] PTR enum E2802
  1062 ;;		 -> led_l_st(1), 
  1063 ;; Auto vars:     Size  Location     Type
  1064 ;;  ret             1   10[COMRAM] unsigned char 
  1065 ;; Return value:  Size  Location     Type
  1066 ;;                  1    wreg      unsigned char 
  1067 ;; Registers used:
  1068 ;;		wreg, fsr2l, fsr2h, status,2, status,0, prodl, prodh
  1069 ;; Tracked objects:
  1070 ;;		On entry : 0/0
  1071 ;;		On exit  : 0/0
  1072 ;;		Unchanged: 0/0
  1073 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
  1074 ;;      Params:         4       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  1075 ;;      Locals:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  1076 ;;      Temps:          6       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  1077 ;;      Totals:        11       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  1078 ;;Total ram usage:       11 bytes
  1079 ;; Hardware stack levels used: 1
  1080 ;; This function calls:
  1081 ;;		Nothing
  1082 ;; This function is called by:
  1083 ;;		_main
  1084 ;; This function uses a non-reentrant model
  1085 ;;
  1086                           
  1087                           	psect	text3
  1088   00F934                     __ptext3:
  1089                           	callstack 0
  1090   00F934                     _gpio_pin_direction_status:
  1091                           	callstack 30
  1092   00F934                     
  1093                           ;MCAL_Layer/hal_gpio.c: 36:     STD_ReturnType ret = (STD_ReturnType)0x01;
  1094   00F934  0E01               	movlw	1
  1095   00F936  6E33               	movwf	gpio_pin_direction_status@ret^0,c
  1096   00F938                     
  1097                           ;MCAL_Layer/hal_gpio.c: 37:     if(_pin_config_t == ((void*)0) || direction_status == ((
      +                          void*)0) || (_pin_config_t->port > 5 - 1) || (_pin_config_t->pin > 8 - 1)) ret = (STD_Re
      +                          turnType)0x00;
  1098   00F938  5029               	movf	gpio_pin_direction_status@_pin_config_t^0,w,c
  1099   00F93A  102A               	iorwf	(gpio_pin_direction_status@_pin_config_t+1)^0,w,c
  1100   00F93C  B4D8               	btfsc	status,2,c
  1101   00F93E  EFA3  F07C         	goto	u431
  1102   00F942  EFA5  F07C         	goto	u430
  1103   00F946                     u431:
  1104   00F946  EFCE  F07C         	goto	l1058
  1105   00F94A                     u430:
  1106   00F94A  502B               	movf	gpio_pin_direction_status@direction_status^0,w,c
  1107   00F94C  102C               	iorwf	(gpio_pin_direction_status@direction_status+1)^0,w,c
  1108   00F94E  B4D8               	btfsc	status,2,c
  1109   00F950  EFAC  F07C         	goto	u441
  1110   00F954  EFAE  F07C         	goto	u440
  1111   00F958                     u441:
  1112   00F958  EFCE  F07C         	goto	l1058
  1113   00F95C                     u440:
  1114   00F95C  C029  FFD9         	movff	gpio_pin_direction_status@_pin_config_t,fsr2l
  1115   00F960  C02A  FFDA         	movff	gpio_pin_direction_status@_pin_config_t+1,fsr2h
  1116   00F964  50DF               	movf	223,w,c
  1117   00F966  0B07               	andlw	7
  1118   00F968  6E2D               	movwf	??_gpio_pin_direction_status^0,c
  1119   00F96A  0E05               	movlw	5
  1120   00F96C  602D               	cpfslt	??_gpio_pin_direction_status^0,c
  1121   00F96E  EFBB  F07C         	goto	u451
  1122   00F972  EFBD  F07C         	goto	u450
  1123   00F976                     u451:
  1124   00F976  EFCE  F07C         	goto	l1058
  1125   00F97A                     u450:
  1126   00F97A  C029  FFD9         	movff	gpio_pin_direction_status@_pin_config_t,fsr2l
  1127   00F97E  C02A  FFDA         	movff	gpio_pin_direction_status@_pin_config_t+1,fsr2h
  1128   00F982  30DF               	rrcf	223,w,c
  1129   00F984  32E8               	rrcf	wreg,f,c
  1130   00F986  32E8               	rrcf	wreg,f,c
  1131   00F988  0B07               	andlw	7
  1132   00F98A  6E2D               	movwf	??_gpio_pin_direction_status^0,c
  1133   00F98C  0E07               	movlw	7
  1134   00F98E  642D               	cpfsgt	??_gpio_pin_direction_status^0,c
  1135   00F990  EFCC  F07C         	goto	u461
  1136   00F994  EFCE  F07C         	goto	u460
  1137   00F998                     u461:
  1138   00F998  EFD2  F07C         	goto	l1060
  1139   00F99C                     u460:
  1140   00F99C                     l1058:
  1141   00F99C  0E00               	movlw	0
  1142   00F99E  6E33               	movwf	gpio_pin_direction_status@ret^0,c
  1143   00F9A0  EF05  F07D         	goto	l1062
  1144   00F9A4                     l1060:
  1145                           
  1146                           ;MCAL_Layer/hal_gpio.c: 39:        *direction_status = (((uint8)1 << _pin_config_t->pin)
      +                           & *tris_register[_pin_config_t->port]);
  1147   00F9A4  C029  FFD9         	movff	gpio_pin_direction_status@_pin_config_t,fsr2l
  1148   00F9A8  C02A  FFDA         	movff	gpio_pin_direction_status@_pin_config_t+1,fsr2h
  1149   00F9AC  50DF               	movf	223,w,c
  1150   00F9AE  0B07               	andlw	7
  1151   00F9B0  6E2D               	movwf	??_gpio_pin_direction_status^0,c
  1152   00F9B2  502D               	movf	??_gpio_pin_direction_status^0,w,c
  1153   00F9B4  0D02               	mullw	2
  1154   00F9B6  0E15               	movlw	low _tris_register
  1155   00F9B8  24F3               	addwf	243,w,c
  1156   00F9BA  6ED9               	movwf	fsr2l,c
  1157   00F9BC  0E00               	movlw	high _tris_register
  1158   00F9BE  20F4               	addwfc	prodh,w,c
  1159   00F9C0  6EDA               	movwf	fsr2h,c
  1160   00F9C2  CFDE F02E          	movff	postinc2,??_gpio_pin_direction_status+1
  1161   00F9C6  CFDD F02F          	movff	postdec2,??_gpio_pin_direction_status+2
  1162   00F9CA  C02E  FFD9         	movff	??_gpio_pin_direction_status+1,fsr2l
  1163   00F9CE  C02F  FFDA         	movff	??_gpio_pin_direction_status+2,fsr2h
  1164   00F9D2  50DF               	movf	indf2,w,c
  1165   00F9D4  6E30               	movwf	(??_gpio_pin_direction_status+3)^0,c
  1166   00F9D6  C029  FFD9         	movff	gpio_pin_direction_status@_pin_config_t,fsr2l
  1167   00F9DA  C02A  FFDA         	movff	gpio_pin_direction_status@_pin_config_t+1,fsr2h
  1168   00F9DE  30DF               	rrcf	223,w,c
  1169   00F9E0  32E8               	rrcf	wreg,f,c
  1170   00F9E2  32E8               	rrcf	wreg,f,c
  1171   00F9E4  0B07               	andlw	7
  1172   00F9E6  6E31               	movwf	(??_gpio_pin_direction_status+4)^0,c
  1173   00F9E8  0E01               	movlw	1
  1174   00F9EA  6E32               	movwf	(??_gpio_pin_direction_status+5)^0,c
  1175   00F9EC  2A31               	incf	(??_gpio_pin_direction_status+4)^0,f,c
  1176   00F9EE  EFFB  F07C         	goto	u474
  1177   00F9F2                     u475:
  1178   00F9F2  90D8               	bcf	status,0,c
  1179   00F9F4  3632               	rlcf	(??_gpio_pin_direction_status+5)^0,f,c
  1180   00F9F6                     u474:
  1181   00F9F6  2E31               	decfsz	(??_gpio_pin_direction_status+4)^0,f,c
  1182   00F9F8  EFF9  F07C         	goto	u475
  1183   00F9FC  5032               	movf	(??_gpio_pin_direction_status+5)^0,w,c
  1184   00F9FE  1430               	andwf	(??_gpio_pin_direction_status+3)^0,w,c
  1185   00FA00  C02B  FFD9         	movff	gpio_pin_direction_status@direction_status,fsr2l
  1186   00FA04  C02C  FFDA         	movff	gpio_pin_direction_status@direction_status+1,fsr2h
  1187   00FA08  6EDF               	movwf	indf2,c
  1188   00FA0A                     l1062:
  1189                           
  1190                           ;MCAL_Layer/hal_gpio.c: 41:     return ret;
  1191   00FA0A  5033               	movf	gpio_pin_direction_status@ret^0,w,c
  1192   00FA0C  0012               	return		;funcret
  1193   00FA0E                     __end_of_gpio_pin_direction_status:
  1194                           	callstack 0
  1195                           
  1196 ;; *************** function _gpio_pin_direction_init *****************
  1197 ;; Defined at:
  1198 ;;		line 16 in file "MCAL_Layer/hal_gpio.c"
  1199 ;; Parameters:    Size  Location     Type
  1200 ;;  _pin_config_    2    0[COMRAM] PTR const struct .
  1201 ;;		 -> led_8(1), led_7(1), led_6(1), led_5(1), 
  1202 ;;		 -> led_4(1), led_3(1), led_2(1), led_1(1), 
  1203 ;;		 -> button_t(1), 
  1204 ;; Auto vars:     Size  Location     Type
  1205 ;;  ret             1    8[COMRAM] unsigned char 
  1206 ;; Return value:  Size  Location     Type
  1207 ;;                  1    wreg      unsigned char 
  1208 ;; Registers used:
  1209 ;;		wreg, fsr2l, fsr2h, status,2, status,0, prodl, prodh
  1210 ;; Tracked objects:
  1211 ;;		On entry : 0/0
  1212 ;;		On exit  : 0/0
  1213 ;;		Unchanged: 0/0
  1214 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
  1215 ;;      Params:         2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  1216 ;;      Locals:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  1217 ;;      Temps:          6       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  1218 ;;      Totals:         9       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  1219 ;;Total ram usage:        9 bytes
  1220 ;; Hardware stack levels used: 1
  1221 ;; This function calls:
  1222 ;;		Nothing
  1223 ;; This function is called by:
  1224 ;;		_main
  1225 ;; This function uses a non-reentrant model
  1226 ;;
  1227                           
  1228                           	psect	text4
  1229   00FC32                     __ptext4:
  1230                           	callstack 0
  1231   00FC32                     _gpio_pin_direction_init:
  1232                           	callstack 30
  1233   00FC32                     
  1234                           ;MCAL_Layer/hal_gpio.c: 17:     STD_ReturnType ret = (STD_ReturnType)0x01;
  1235   00FC32  0E01               	movlw	1
  1236   00FC34  6E31               	movwf	gpio_pin_direction_init@ret^0,c
  1237   00FC36                     
  1238                           ;MCAL_Layer/hal_gpio.c: 18:     if(_pin_config_t == ((void*)0) || (_pin_config_t->port >
      +                           5 - 1) || (_pin_config_t->pin > 8 - 1)) ret = (STD_ReturnType)0x00;
  1239   00FC36  5029               	movf	gpio_pin_direction_init@_pin_config_t^0,w,c
  1240   00FC38  102A               	iorwf	(gpio_pin_direction_init@_pin_config_t+1)^0,w,c
  1241   00FC3A  B4D8               	btfsc	status,2,c
  1242   00FC3C  EF22  F07E         	goto	u361
  1243   00FC40  EF24  F07E         	goto	u360
  1244   00FC44                     u361:
  1245   00FC44  EF44  F07E         	goto	l1030
  1246   00FC48                     u360:
  1247   00FC48  C029  FFD9         	movff	gpio_pin_direction_init@_pin_config_t,fsr2l
  1248   00FC4C  C02A  FFDA         	movff	gpio_pin_direction_init@_pin_config_t+1,fsr2h
  1249   00FC50  50DF               	movf	223,w,c
  1250   00FC52  0B07               	andlw	7
  1251   00FC54  6E2B               	movwf	??_gpio_pin_direction_init^0,c
  1252   00FC56  0E05               	movlw	5
  1253   00FC58  602B               	cpfslt	??_gpio_pin_direction_init^0,c
  1254   00FC5A  EF31  F07E         	goto	u371
  1255   00FC5E  EF33  F07E         	goto	u370
  1256   00FC62                     u371:
  1257   00FC62  EF44  F07E         	goto	l1030
  1258   00FC66                     u370:
  1259   00FC66  C029  FFD9         	movff	gpio_pin_direction_init@_pin_config_t,fsr2l
  1260   00FC6A  C02A  FFDA         	movff	gpio_pin_direction_init@_pin_config_t+1,fsr2h
  1261   00FC6E  30DF               	rrcf	223,w,c
  1262   00FC70  32E8               	rrcf	wreg,f,c
  1263   00FC72  32E8               	rrcf	wreg,f,c
  1264   00FC74  0B07               	andlw	7
  1265   00FC76  6E2B               	movwf	??_gpio_pin_direction_init^0,c
  1266   00FC78  0E07               	movlw	7
  1267   00FC7A  642B               	cpfsgt	??_gpio_pin_direction_init^0,c
  1268   00FC7C  EF42  F07E         	goto	u381
  1269   00FC80  EF44  F07E         	goto	u380
  1270   00FC84                     u381:
  1271   00FC84  EFA7  F07E         	goto	l1038
  1272   00FC88                     u380:
  1273   00FC88                     l1030:
  1274   00FC88  0E00               	movlw	0
  1275   00FC8A  6E31               	movwf	gpio_pin_direction_init@ret^0,c
  1276   00FC8C  EFC8  F07E         	goto	l1040
  1277   00FC90                     l1032:
  1278                           
  1279                           ;MCAL_Layer/hal_gpio.c: 22:                 (*tris_register[_pin_config_t->port] &= ~((u
      +                          int8)1 << _pin_config_t->pin));
  1280   00FC90  C029  FFD9         	movff	gpio_pin_direction_init@_pin_config_t,fsr2l
  1281   00FC94  C02A  FFDA         	movff	gpio_pin_direction_init@_pin_config_t+1,fsr2h
  1282   00FC98  30DF               	rrcf	223,w,c
  1283   00FC9A  32E8               	rrcf	wreg,f,c
  1284   00FC9C  32E8               	rrcf	wreg,f,c
  1285   00FC9E  0B07               	andlw	7
  1286   00FCA0  6E2B               	movwf	??_gpio_pin_direction_init^0,c
  1287   00FCA2  0E01               	movlw	1
  1288   00FCA4  6E2C               	movwf	(??_gpio_pin_direction_init+1)^0,c
  1289   00FCA6  2A2B               	incf	??_gpio_pin_direction_init^0,f,c
  1290   00FCA8  EF58  F07E         	goto	u394
  1291   00FCAC                     u395:
  1292   00FCAC  90D8               	bcf	status,0,c
  1293   00FCAE  362C               	rlcf	(??_gpio_pin_direction_init+1)^0,f,c
  1294   00FCB0                     u394:
  1295   00FCB0  2E2B               	decfsz	??_gpio_pin_direction_init^0,f,c
  1296   00FCB2  EF56  F07E         	goto	u395
  1297   00FCB6  502C               	movf	(??_gpio_pin_direction_init+1)^0,w,c
  1298   00FCB8  0AFF               	xorlw	255
  1299   00FCBA  6E2D               	movwf	(??_gpio_pin_direction_init+2)^0,c
  1300   00FCBC  C029  FFD9         	movff	gpio_pin_direction_init@_pin_config_t,fsr2l
  1301   00FCC0  C02A  FFDA         	movff	gpio_pin_direction_init@_pin_config_t+1,fsr2h
  1302   00FCC4  50DF               	movf	223,w,c
  1303   00FCC6  0B07               	andlw	7
  1304   00FCC8  6E2E               	movwf	(??_gpio_pin_direction_init+3)^0,c
  1305   00FCCA  502E               	movf	(??_gpio_pin_direction_init+3)^0,w,c
  1306   00FCCC  0D02               	mullw	2
  1307   00FCCE  0E15               	movlw	low _tris_register
  1308   00FCD0  24F3               	addwf	243,w,c
  1309   00FCD2  6ED9               	movwf	fsr2l,c
  1310   00FCD4  0E00               	movlw	high _tris_register
  1311   00FCD6  20F4               	addwfc	prodh,w,c
  1312   00FCD8  6EDA               	movwf	fsr2h,c
  1313   00FCDA  CFDE F02F          	movff	postinc2,??_gpio_pin_direction_init+4
  1314   00FCDE  CFDD F030          	movff	postdec2,??_gpio_pin_direction_init+5
  1315   00FCE2  C02F  FFD9         	movff	??_gpio_pin_direction_init+4,fsr2l
  1316   00FCE6  C030  FFDA         	movff	??_gpio_pin_direction_init+5,fsr2h
  1317   00FCEA  502D               	movf	(??_gpio_pin_direction_init+2)^0,w,c
  1318   00FCEC  16DF               	andwf	indf2,f,c
  1319                           
  1320                           ;MCAL_Layer/hal_gpio.c: 23:                 break;
  1321   00FCEE  EFC8  F07E         	goto	l1040
  1322   00FCF2                     l1034:
  1323                           
  1324                           ;MCAL_Layer/hal_gpio.c: 25:                 (*tris_register[_pin_config_t->port] |= ((ui
      +                          nt8)1 << _pin_config_t->pin));
  1325   00FCF2  C029  FFD9         	movff	gpio_pin_direction_init@_pin_config_t,fsr2l
  1326   00FCF6  C02A  FFDA         	movff	gpio_pin_direction_init@_pin_config_t+1,fsr2h
  1327   00FCFA  30DF               	rrcf	223,w,c
  1328   00FCFC  32E8               	rrcf	wreg,f,c
  1329   00FCFE  32E8               	rrcf	wreg,f,c
  1330   00FD00  0B07               	andlw	7
  1331   00FD02  6E2B               	movwf	??_gpio_pin_direction_init^0,c
  1332   00FD04  0E01               	movlw	1
  1333   00FD06  6E2C               	movwf	(??_gpio_pin_direction_init+1)^0,c
  1334   00FD08  2A2B               	incf	??_gpio_pin_direction_init^0,f,c
  1335   00FD0A  EF89  F07E         	goto	u404
  1336   00FD0E                     u405:
  1337   00FD0E  90D8               	bcf	status,0,c
  1338   00FD10  362C               	rlcf	(??_gpio_pin_direction_init+1)^0,f,c
  1339   00FD12                     u404:
  1340   00FD12  2E2B               	decfsz	??_gpio_pin_direction_init^0,f,c
  1341   00FD14  EF87  F07E         	goto	u405
  1342   00FD18  C029  FFD9         	movff	gpio_pin_direction_init@_pin_config_t,fsr2l
  1343   00FD1C  C02A  FFDA         	movff	gpio_pin_direction_init@_pin_config_t+1,fsr2h
  1344   00FD20  50DF               	movf	223,w,c
  1345   00FD22  0B07               	andlw	7
  1346   00FD24  6E2D               	movwf	(??_gpio_pin_direction_init+2)^0,c
  1347   00FD26  502D               	movf	(??_gpio_pin_direction_init+2)^0,w,c
  1348   00FD28  0D02               	mullw	2
  1349   00FD2A  0E15               	movlw	low _tris_register
  1350   00FD2C  24F3               	addwf	243,w,c
  1351   00FD2E  6ED9               	movwf	fsr2l,c
  1352   00FD30  0E00               	movlw	high _tris_register
  1353   00FD32  20F4               	addwfc	prodh,w,c
  1354   00FD34  6EDA               	movwf	fsr2h,c
  1355   00FD36  CFDE F02E          	movff	postinc2,??_gpio_pin_direction_init+3
  1356   00FD3A  CFDD F02F          	movff	postdec2,??_gpio_pin_direction_init+4
  1357   00FD3E  C02E  FFD9         	movff	??_gpio_pin_direction_init+3,fsr2l
  1358   00FD42  C02F  FFDA         	movff	??_gpio_pin_direction_init+4,fsr2h
  1359   00FD46  502C               	movf	(??_gpio_pin_direction_init+1)^0,w,c
  1360   00FD48  12DF               	iorwf	indf2,f,c
  1361                           
  1362                           ;MCAL_Layer/hal_gpio.c: 26:                 break;
  1363   00FD4A  EFC8  F07E         	goto	l1040
  1364   00FD4E                     l1038:
  1365   00FD4E  C029  FFD9         	movff	gpio_pin_direction_init@_pin_config_t,fsr2l
  1366   00FD52  C02A  FFDA         	movff	gpio_pin_direction_init@_pin_config_t+1,fsr2h
  1367   00FD56  BCDF               	btfsc	indf2,6,c
  1368   00FD58  EFB0  F07E         	goto	u411
  1369   00FD5C  EFB3  F07E         	goto	u410
  1370   00FD60                     u411:
  1371   00FD60  0E01               	movlw	1
  1372   00FD62  EFB4  F07E         	goto	u420
  1373   00FD66                     u410:
  1374   00FD66  0E00               	movlw	0
  1375   00FD68                     u420:
  1376   00FD68  6E2B               	movwf	??_gpio_pin_direction_init^0,c
  1377   00FD6A  6A2C               	clrf	(??_gpio_pin_direction_init+1)^0,c
  1378                           
  1379                           ; Switch on 2 bytes has been partitioned into a top level switch of size 1, and 1 sub-sw
      +                          itches
  1380                           ; Switch size 1, requested type "simple"
  1381                           ; Number of cases is 1, Range of values is 0 to 0
  1382                           ; switch strategies available:
  1383                           ; Name         Instructions Cycles
  1384                           ; simple_byte            4     3 (average)
  1385                           ;	Chosen strategy is simple_byte
  1386   00FD6C  502C               	movf	(??_gpio_pin_direction_init+1)^0,w,c
  1387   00FD6E  0A00               	xorlw	0	; case 0
  1388   00FD70  B4D8               	btfsc	status,2,c
  1389   00FD72  EFBD  F07E         	goto	l1164
  1390   00FD76  EF44  F07E         	goto	l1030
  1391   00FD7A                     l1164:
  1392                           
  1393                           ; Switch size 1, requested type "simple"
  1394                           ; Number of cases is 2, Range of values is 0 to 1
  1395                           ; switch strategies available:
  1396                           ; Name         Instructions Cycles
  1397                           ; simple_byte            7     4 (average)
  1398                           ;	Chosen strategy is simple_byte
  1399   00FD7A  502B               	movf	??_gpio_pin_direction_init^0,w,c
  1400   00FD7C  0A00               	xorlw	0	; case 0
  1401   00FD7E  B4D8               	btfsc	status,2,c
  1402   00FD80  EF48  F07E         	goto	l1032
  1403   00FD84  0A01               	xorlw	1	; case 1
  1404   00FD86  B4D8               	btfsc	status,2,c
  1405   00FD88  EF79  F07E         	goto	l1034
  1406   00FD8C  EF44  F07E         	goto	l1030
  1407   00FD90                     l1040:
  1408                           
  1409                           ;MCAL_Layer/hal_gpio.c: 30:     return ret;
  1410   00FD90  5031               	movf	gpio_pin_direction_init@ret^0,w,c
  1411   00FD92  0012               	return		;funcret
  1412   00FD94                     __end_of_gpio_pin_direction_init:
  1413                           	callstack 0
  1414   000000                     
  1415                           	psect	rparam
  1416   000000                     
  1417                           	psect	idloc
  1418                           
  1419                           ;Config register IDLOC0 @ 0x200000
  1420                           ;	unspecified, using default values
  1421   200000                     	org	2097152
  1422   200000  FF                 	db	255
  1423                           
  1424                           ;Config register IDLOC1 @ 0x200001
  1425                           ;	unspecified, using default values
  1426   200001                     	org	2097153
  1427   200001  FF                 	db	255
  1428                           
  1429                           ;Config register IDLOC2 @ 0x200002
  1430                           ;	unspecified, using default values
  1431   200002                     	org	2097154
  1432   200002  FF                 	db	255
  1433                           
  1434                           ;Config register IDLOC3 @ 0x200003
  1435                           ;	unspecified, using default values
  1436   200003                     	org	2097155
  1437   200003  FF                 	db	255
  1438                           
  1439                           ;Config register IDLOC4 @ 0x200004
  1440                           ;	unspecified, using default values
  1441   200004                     	org	2097156
  1442   200004  FF                 	db	255
  1443                           
  1444                           ;Config register IDLOC5 @ 0x200005
  1445                           ;	unspecified, using default values
  1446   200005                     	org	2097157
  1447   200005  FF                 	db	255
  1448                           
  1449                           ;Config register IDLOC6 @ 0x200006
  1450                           ;	unspecified, using default values
  1451   200006                     	org	2097158
  1452   200006  FF                 	db	255
  1453                           
  1454                           ;Config register IDLOC7 @ 0x200007
  1455                           ;	unspecified, using default values
  1456   200007                     	org	2097159
  1457   200007  FF                 	db	255
  1458                           
  1459                           	psect	config
  1460                           
  1461                           ; Padding undefined space
  1462   300000                     	org	3145728
  1463   300000  FF                 	db	255
  1464                           
  1465                           ;Config register CONFIG1H @ 0x300001
  1466                           ;	Oscillator Selection bits
  1467                           ;	OSC = HS, HS oscillator
  1468                           ;	Fail-Safe Clock Monitor Enable bit
  1469                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
  1470                           ;	Internal/External Oscillator Switchover bit
  1471                           ;	IESO = OFF, Oscillator Switchover mode disabled
  1472   300001                     	org	3145729
  1473   300001  02                 	db	2
  1474                           
  1475                           ;Config register CONFIG2L @ 0x300002
  1476                           ;	Power-up Timer Enable bit
  1477                           ;	PWRT = OFF, PWRT disabled
  1478                           ;	Brown-out Reset Enable bits
  1479                           ;	BOREN = OFF, Brown-out Reset disabled in hardware and software
  1480                           ;	Brown Out Reset Voltage bits
  1481                           ;	BORV = 1, 
  1482   300002                     	org	3145730
  1483   300002  09                 	db	9
  1484                           
  1485                           ;Config register CONFIG2H @ 0x300003
  1486                           ;	Watchdog Timer Enable bit
  1487                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
  1488                           ;	Watchdog Timer Postscale Select bits
  1489                           ;	WDTPS = 32768, 1:32768
  1490   300003                     	org	3145731
  1491   300003  1E                 	db	30
  1492                           
  1493                           ; Padding undefined space
  1494   300004                     	org	3145732
  1495   300004  FF                 	db	255
  1496                           
  1497                           ;Config register CONFIG3H @ 0x300005
  1498                           ;	CCP2 MUX bit
  1499                           ;	CCP2MX = PORTC, CCP2 input/output is multiplexed with RC1
  1500                           ;	PORTB A/D Enable bit
  1501                           ;	PBADEN = ON, PORTB<4:0> pins are configured as analog input channels on Reset
  1502                           ;	Low-Power Timer1 Oscillator Enable bit
  1503                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
  1504                           ;	MCLR Pin Enable bit
  1505                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
  1506   300005                     	org	3145733
  1507   300005  83                 	db	131
  1508                           
  1509                           ;Config register CONFIG4L @ 0x300006
  1510                           ;	Stack Full/Underflow Reset Enable bit
  1511                           ;	STVREN = ON, Stack full/underflow will cause Reset
  1512                           ;	Single-Supply ICSP Enable bit
  1513                           ;	LVP = OFF, Single-Supply ICSP disabled
  1514                           ;	Extended Instruction Set Enable bit
  1515                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
  1516                           ;	Background Debugger Enable bit
  1517                           ;	DEBUG = 0x1, unprogrammed default
  1518   300006                     	org	3145734
  1519   300006  81                 	db	129
  1520                           
  1521                           ; Padding undefined space
  1522   300007                     	org	3145735
  1523   300007  FF                 	db	255
  1524                           
  1525                           ;Config register CONFIG5L @ 0x300008
  1526                           ;	Code Protection bit
  1527                           ;	CP0 = OFF, Block 0 (000800-003FFFh) not code-protected
  1528                           ;	Code Protection bit
  1529                           ;	CP1 = OFF, Block 1 (004000-007FFFh) not code-protected
  1530                           ;	Code Protection bit
  1531                           ;	CP2 = OFF, Block 2 (008000-00BFFFh) not code-protected
  1532                           ;	Code Protection bit
  1533                           ;	CP3 = OFF, Block 3 (00C000-00FFFFh) not code-protected
  1534   300008                     	org	3145736
  1535   300008  0F                 	db	15
  1536                           
  1537                           ;Config register CONFIG5H @ 0x300009
  1538                           ;	Boot Block Code Protection bit
  1539                           ;	CPB = OFF, Boot block (000000-0007FFh) not code-protected
  1540                           ;	Data EEPROM Code Protection bit
  1541                           ;	CPD = OFF, Data EEPROM not code-protected
  1542   300009                     	org	3145737
  1543   300009  C0                 	db	192
  1544                           
  1545                           ;Config register CONFIG6L @ 0x30000A
  1546                           ;	Write Protection bit
  1547                           ;	WRT0 = OFF, Block 0 (000800-003FFFh) not write-protected
  1548                           ;	Write Protection bit
  1549                           ;	WRT1 = OFF, Block 1 (004000-007FFFh) not write-protected
  1550                           ;	Write Protection bit
  1551                           ;	WRT2 = OFF, Block 2 (008000-00BFFFh) not write-protected
  1552                           ;	Write Protection bit
  1553                           ;	WRT3 = OFF, Block 3 (00C000-00FFFFh) not write-protected
  1554   30000A                     	org	3145738
  1555   30000A  0F                 	db	15
  1556                           
  1557                           ;Config register CONFIG6H @ 0x30000B
  1558                           ;	Configuration Register Write Protection bit
  1559                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) not write-protected
  1560                           ;	Boot Block Write Protection bit
  1561                           ;	WRTB = OFF, Boot Block (000000-0007FFh) not write-protected
  1562                           ;	Data EEPROM Write Protection bit
  1563                           ;	WRTD = OFF, Data EEPROM not write-protected
  1564   30000B                     	org	3145739
  1565   30000B  E0                 	db	224
  1566                           
  1567                           ;Config register CONFIG7L @ 0x30000C
  1568                           ;	Table Read Protection bit
  1569                           ;	EBTR0 = OFF, Block 0 (000800-003FFFh) not protected from table reads executed in other
      +                           blocks
  1570                           ;	Table Read Protection bit
  1571                           ;	EBTR1 = OFF, Block 1 (004000-007FFFh) not protected from table reads executed in other
      +                           blocks
  1572                           ;	Table Read Protection bit
  1573                           ;	EBTR2 = OFF, Block 2 (008000-00BFFFh) not protected from table reads executed in other
      +                           blocks
  1574                           ;	Table Read Protection bit
  1575                           ;	EBTR3 = OFF, Block 3 (00C000-00FFFFh) not protected from table reads executed in other
      +                           blocks
  1576   30000C                     	org	3145740
  1577   30000C  0F                 	db	15
  1578                           
  1579                           ;Config register CONFIG7H @ 0x30000D
  1580                           ;	Boot Block Table Read Protection bit
  1581                           ;	EBTRB = OFF, Boot Block (000000-0007FFh) not protected from table reads executed in ot
      +                          her blocks
  1582   30000D                     	org	3145741
  1583   30000D  40                 	db	64
  1584                           tosu	equ	0xFFF
  1585                           tosh	equ	0xFFE
  1586                           tosl	equ	0xFFD
  1587                           stkptr	equ	0xFFC
  1588                           pclatu	equ	0xFFB
  1589                           pclath	equ	0xFFA
  1590                           pcl	equ	0xFF9
  1591                           tblptru	equ	0xFF8
  1592                           tblptrh	equ	0xFF7
  1593                           tblptrl	equ	0xFF6
  1594                           tablat	equ	0xFF5
  1595                           prodh	equ	0xFF4
  1596                           prodl	equ	0xFF3
  1597                           indf0	equ	0xFEF
  1598                           postinc0	equ	0xFEE
  1599                           postdec0	equ	0xFED
  1600                           preinc0	equ	0xFEC
  1601                           plusw0	equ	0xFEB
  1602                           fsr0h	equ	0xFEA
  1603                           fsr0l	equ	0xFE9
  1604                           wreg	equ	0xFE8
  1605                           indf1	equ	0xFE7
  1606                           postinc1	equ	0xFE6
  1607                           postdec1	equ	0xFE5
  1608                           preinc1	equ	0xFE4
  1609                           plusw1	equ	0xFE3
  1610                           fsr1h	equ	0xFE2
  1611                           fsr1l	equ	0xFE1
  1612                           bsr	equ	0xFE0
  1613                           indf2	equ	0xFDF
  1614                           postinc2	equ	0xFDE
  1615                           postdec2	equ	0xFDD
  1616                           preinc2	equ	0xFDC
  1617                           plusw2	equ	0xFDB
  1618                           fsr2h	equ	0xFDA
  1619                           fsr2l	equ	0xFD9
  1620                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        40
    BSS         2
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM          127     11      53
    BANK0           128      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0
    BANK8           256      0       0
    BANK9           256      0       0
    BANK10          256      0       0
    BANK11          256      0       0
    BANK12          256      0       0
    BANK13          256      0       0
    BANK14          256      0       0
    BANK15          128      0       0

Pointer List with Targets:

    gpio_pin_read_logic@logic	PTR enum E2798 size(2) Largest target is 1
		 -> button1_status(COMRAM[1]), 

    gpio_pin_read_logic@_pin_config_t	PTR const struct . size(2) Largest target is 1
		 -> button_t(COMRAM[1]), 

    gpio_pin_write_logic@_pin_config_t	PTR const struct . size(2) Largest target is 1
		 -> led_8(COMRAM[1]), led_7(COMRAM[1]), led_6(COMRAM[1]), led_5(COMRAM[1]), 
		 -> led_4(COMRAM[1]), led_3(COMRAM[1]), led_2(COMRAM[1]), led_1(COMRAM[1]), 

    gpio_pin_direction_status@direction_status	PTR enum E2802 size(2) Largest target is 1
		 -> led_l_st(COMRAM[1]), 

    gpio_pin_direction_status@_pin_config_t	PTR const struct . size(2) Largest target is 1
		 -> led_1(COMRAM[1]), button_t(COMRAM[1]), 

    gpio_pin_direction_init@_pin_config_t	PTR const struct . size(2) Largest target is 1
		 -> led_8(COMRAM[1]), led_7(COMRAM[1]), led_6(COMRAM[1]), led_5(COMRAM[1]), 
		 -> led_4(COMRAM[1]), led_3(COMRAM[1]), led_2(COMRAM[1]), led_1(COMRAM[1]), 
		 -> button_t(COMRAM[1]), 

    port_register	PTR volatile unsigned char [5] size(2) Largest target is 1
		 -> PORTE(BITBIGSFRll[1]), PORTD(BITBIGSFRll[1]), PORTC(BITBIGSFRll[1]), PORTB(BITBIGSFRll[1]), 
		 -> PORTA(BITBIGSFRll[1]), 

    lat_register	PTR volatile unsigned char [5] size(2) Largest target is 1
		 -> LATE(BITBIGSFRlh[1]), LATD(BITBIGSFRlh[1]), LATC(BITBIGSFRlh[1]), LATB(BITBIGSFRlh[1]), 
		 -> LATA(BITBIGSFRll[1]), 

    tris_register	PTR volatile unsigned char [5] size(2) Largest target is 1
		 -> TRISE(BITBIGSFRh[1]), TRISD(BITBIGSFRh[1]), TRISC(BITBIGSFRh[1]), TRISB(BITBIGSFRh[1]), 
		 -> TRISA(BITBIGSFRll[1]), 


Critical Paths under _main in COMRAM

    _main->_gpio_pin_direction_status
    _main->_gpio_pin_read_logic

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Critical Paths under _main in BANK8

    None.

Critical Paths under _main in BANK9

    None.

Critical Paths under _main in BANK10

    None.

Critical Paths under _main in BANK11

    None.

Critical Paths under _main in BANK12

    None.

Critical Paths under _main in BANK13

    None.

Critical Paths under _main in BANK14

    None.

Critical Paths under _main in BANK15

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0    4330
            _gpio_pin_direction_init
          _gpio_pin_direction_status
                _gpio_pin_read_logic
               _gpio_pin_write_logic
 ---------------------------------------------------------------------------------
 (1) _gpio_pin_write_logic                                10     7      3    2633
                                              0 COMRAM    10     7      3
 ---------------------------------------------------------------------------------
 (1) _gpio_pin_read_logic                                 11     7      4     330
                                              0 COMRAM    11     7      4
 ---------------------------------------------------------------------------------
 (1) _gpio_pin_direction_status                           11     7      4     482
                                              0 COMRAM    11     7      4
 ---------------------------------------------------------------------------------
 (1) _gpio_pin_direction_init                              9     7      2     885
                                              0 COMRAM     9     7      2
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _gpio_pin_direction_init
   _gpio_pin_direction_status
   _gpio_pin_read_logic
   _gpio_pin_write_logic

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BIGRAM             F7F      0       0      40        0.0%
EEDATA             400      0       0       0        0.0%
BITBANK14          100      0       0      32        0.0%
BANK14             100      0       0      33        0.0%
BITBANK13          100      0       0      30        0.0%
BANK13             100      0       0      31        0.0%
BITBANK12          100      0       0      28        0.0%
BANK12             100      0       0      29        0.0%
BITBANK11          100      0       0      26        0.0%
BANK11             100      0       0      27        0.0%
BITBANK10          100      0       0      24        0.0%
BANK10             100      0       0      25        0.0%
BITBANK9           100      0       0      22        0.0%
BANK9              100      0       0      23        0.0%
BITBANK8           100      0       0      20        0.0%
BANK8              100      0       0      21        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK15           80      0       0      34        0.0%
BANK15              80      0       0      35        0.0%
BITBANK0            80      0       0       4        0.0%
BANK0               80      0       0       5        0.0%
BITCOMRAM           7F      0       0       0        0.0%
COMRAM              7F      B      35       1       41.7%
BITBIGSFRh          69      0       0      36        0.0%
BITBIGSFRlh          4      0       0      37        0.0%
BITBIGSFRll          4      0       0      38        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%
STACK                0      0       0       2        0.0%
NULL                 0      0       0       0        0.0%
ABS                  0      0      35      39        0.0%
DATA                 0      0      35       3        0.0%
CODE                 0      0       0       0        0.0%


Microchip Technology PIC18 Macro Assembler V2.40 build 20220703182018 
Symbol Table                                                                                   Thu Sep 15 22:29:20 2022

                                       l55 FA0C                                         l48 FD92  
                                       l74 FAE6                                         l67 FC30  
                                      l153 FE30                                        l155 FE8C  
                                      u410 FD66                                        u411 FD60  
                                      u420 FD68                                        u404 FD12  
                                      u500 FB3E                                        u405 FD0E  
                                      u501 FB3A                                        u430 F94A  
                                      u431 F946                                        u360 FC48  
                                      u440 F95C                                        u361 FC44  
                                      u441 F958                                        u370 FC66  
                                      u450 F97A                                        u530 FA24  
                                      u514 FB66                                        u371 FC62  
                                      u451 F976                                        u531 FA20  
                                      u515 FB62                                        u380 FC88  
                                      u460 F99C                                        u540 FA36  
                                      u524 FBC8                                        u381 FC84  
                                      u461 F998                                        u541 FA32  
                                      u525 FBC4                                        u550 FA54  
                                      u551 FA50                                        u607 FEBA  
                                      u560 FA76                                        u480 FAFE  
                                      u561 FA72                                        u481 FAFA  
                                      u617 FED4                                        u394 FCB0  
                                      u474 F9F6                                        u490 FB1C  
                                      u395 FCAC                                        u475 F9F2  
                                      u491 FB18                                        u707 FFBE  
                                      u627 FEEE                                        u580 FE64  
                                      u717 FFD8                                        u637 FF08  
                                      u581 FE60                                        u574 FAD0  
                                      u575 FACC                                        u727 FFF2  
                                      u647 FF22                                        u657 FF3C  
                                      u667 FF56                                        u677 FF70  
                                      u597 FEA0                                        u687 FF8A  
                                      u697 FFA4                                        _ret 001F  
                                      prod 000FF3                                        wreg 000FE8  
                                     l1100 FA54                                       l1030 FC88  
                                     l1022 FC32                                       l1102 FA76  
                                     l1110 FD94                                       l1032 FC90  
                                     l1040 FD90                                       l1024 FC36  
                                     l1104 FA7E                                       l1120 FEA6  
                                     l1112 FE54                                       l1034 FCF2  
                                     l1026 FC48                                       l1050 F938  
                                     l1106 FAE4                                       l1130 FF0E  
                                     l1122 FEC0                                       l1114 FE64  
                                     l1028 FC66                                       l1060 F9A4  
                                     l1052 F94A                                       l1140 FF6E  
                                     l1132 FF20                                       l1124 FED2  
                                     l1116 FE7A                                       l1038 FD4E  
                                     l1062 FA0A                                       l1054 F95C  
                                     l1070 FAFE                                       l1150 FFD6  
                                     l1142 FF88                                       l1134 FF3A  
                                     l1126 FEEC                                       l1118 FE9E  
                                     l1056 F97A                                       l1048 F934  
                                     l1072 FB1C                                       l1152 FFDE  
                                     l1144 FF90                                       l1136 FF42  
                                     l1128 FEF4                                       l1058 F99C  
                                     l1162 FC18                                       l1082 FC04  
                                     l1074 FB3E                                       l1066 FAE8  
                                     l1146 FFAA                                       l1138 FF5C  
                                     l1164 FD7A                                       l1092 FA0E  
                                     l1076 FB46                                       l1084 FC2E  
                                     l1068 FAEC                                       l1148 FFBC  
                                     l1094 FA12                                       l1078 FBA8  
                                     l1096 FA24                                       l1098 FA36  
                                     _LATA 000F89                                       _LATB 000F8A  
                                     _LATC 000F8B                                       _LATD 000F8C  
                                     _LATE 000F8D                                       _main FD94  
                                     fsr2h 000FDA                                       indf2 000FDF  
                                     fsr1l 000FE1                                       fsr2l 000FD9  
                 ?_gpio_pin_direction_init 0029                                       prodl 000FF3  
                                     start 0000          __end_of_gpio_pin_direction_status FA0E  
                             ___param_bank 000000                       _gpio_pin_write_logic FAE8  
                                    ?_main 0029                                      _PORTA 000F80  
                                    _PORTB 000F81                                      _PORTC 000F82  
                                    _PORTD 000F83                                      _PORTE 000F84  
                                    _TRISA 000F92                                      _TRISB 000F93  
                                    _TRISC 000F94                                      _TRISD 000F95  
                                    _TRISE 000F96                                      _led_1 0028  
                                    _led_2 0027                                      _led_3 0026  
                                    _led_4 0025                                      _led_5 0024  
                                    _led_6 0023                                      _led_7 0022  
                                    _led_8 0020                                      tablat 000FF5  
                                    status 000FD8                            __initialization F906  
                             __end_of_main 0000                      ?_gpio_pin_write_logic 0029  
                 gpio_pin_read_logic@logic 002B                                     ??_main 0034  
                            __activetblptr 000002                              _tris_register 0015  
                                   isa$std 000001                               __pdataCOMRAM 0001  
                                   tblptrh 000FF7                                     tblptrl 000FF6  
                                   tblptru 000FF8                                 __accesstop 0080  
                  __end_of__initialization F92A                              ___rparam_used 000001  
                   ??_gpio_pin_write_logic 002C                             __pcstackCOMRAM 0029  
                                  __Hparam 0000                                    __Lparam 0000  
               ?_gpio_pin_direction_status 0029                        _gpio_pin_read_logic FA0E  
                                  __pcinit F906                                    __ramtop 1000  
                                  __ptext0 FD94                                    __ptext1 FAE8  
                                  __ptext2 FA0E                                    __ptext3 F934  
                                  __ptext4 FC32                       ?_gpio_pin_read_logic 0029  
                     end_of_initialization F92A                              __Lmediumconst 0000  
        gpio_pin_write_logic@_pin_config_t 0029                                    postdec1 000FE5  
                                  postdec2 000FDD                                    postinc0 000FEE  
                                  postinc2 000FDE                      ??_gpio_pin_read_logic 002D  
                           _button1_status 0034                    _gpio_pin_direction_init FC32  
                            __pidataCOMRAM F8DE                        start_initialization F906  
                             _lat_register 000B               gpio_pin_direction_status@ret 0033  
                              __pbssCOMRAM 0034                  ??_gpio_pin_direction_init 002B  
              ??_gpio_pin_direction_status 002D                  gpio_pin_write_logic@logic 002B  
   gpio_pin_direction_status@_pin_config_t 0029            __end_of_gpio_pin_direction_init FD94  
                _gpio_pin_direction_status F934                    gpio_pin_write_logic@ret 0032  
                                copy_data0 F91A                     gpio_pin_read_logic@ret 0033  
gpio_pin_direction_status@direction_status 002B                                   __Hrparam 0000  
                                 __Lrparam 0000                __end_of_gpio_pin_read_logic FAE8  
                                 _led_l_st 0035                                   _button_t 0021  
                                 isa$xinst 000000       gpio_pin_direction_init@_pin_config_t 0029  
             __end_of_gpio_pin_write_logic FC32                 gpio_pin_direction_init@ret 0031  
         gpio_pin_read_logic@_pin_config_t 0029                              _port_register 0001  
