

================================================================
== Vivado HLS Report for 'pynq_filters_CvtColor_1'
================================================================
* Date:           Thu Nov 28 03:42:32 2019

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        sharpen
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      9.40|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  310081|  310081|  310081|  310081|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+--------+--------+----------+-----------+-----------+------+----------+
        |               |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+--------+--------+----------+-----------+-----------+------+----------+
        |- loop_height  |  310080|  310080|       646|          -|          -|   480|    no    |
        | + loop_width  |     643|     643|         5|          1|          1|   640|    yes   |
        +---------------+--------+--------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 8
* Pipeline: 1
  Pipeline-0: II = 1, D = 5, States = { 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond2)
3 --> 
	8  / (exitcond)
	4  / (!exitcond)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	3  / true
8 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_9 [1/1] 0.00ns
ap_fixed_base.exit25.i.i:0  call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: stg_10 [1/1] 0.00ns
ap_fixed_base.exit25.i.i:1  call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: stg_11 [1/1] 0.00ns
ap_fixed_base.exit25.i.i:2  call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: stg_12 [1/1] 0.00ns
ap_fixed_base.exit25.i.i:3  call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: stg_13 [1/1] 1.57ns
ap_fixed_base.exit25.i.i:4  br label %0


 <State 2>: 3.40ns
ST_2: i [1/1] 0.00ns
:0  %i = phi i9 [ 0, %ap_fixed_base.exit25.i.i ], [ %i_1, %3 ]

ST_2: exitcond2 [1/1] 2.03ns
:1  %exitcond2 = icmp eq i9 %i, -32

ST_2: stg_16 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 480, i64 480, i64 480)

ST_2: i_1 [1/1] 1.84ns
:3  %i_1 = add i9 %i, 1

ST_2: stg_18 [1/1] 0.00ns
:4  br i1 %exitcond2, label %4, label %1

ST_2: stg_19 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str1817) nounwind

ST_2: tmp [1/1] 0.00ns
:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1817)

ST_2: stg_21 [1/1] 1.57ns
:2  br label %2

ST_2: stg_22 [1/1] 0.00ns
:0  ret void


 <State 3>: 2.07ns
ST_3: j [1/1] 0.00ns
:0  %j = phi i10 [ 0, %1 ], [ %j_1, %"operator>>.exit_ifconv" ]

ST_3: exitcond [1/1] 2.07ns
:1  %exitcond = icmp eq i10 %j, -384

ST_3: stg_25 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 640, i64 640, i64 640)

ST_3: j_1 [1/1] 1.84ns
:3  %j_1 = add i10 %j, 1

ST_3: stg_27 [1/1] 0.00ns
:4  br i1 %exitcond, label %3, label %"operator>>.exit_ifconv"


 <State 4>: 4.38ns
ST_4: tmp_74 [1/1] 0.00ns
operator>>.exit_ifconv:3  %tmp_74 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1867)

ST_4: stg_29 [1/1] 0.00ns
operator>>.exit_ifconv:4  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1806) nounwind

ST_4: tmp_132 [1/1] 4.38ns
operator>>.exit_ifconv:5  %tmp_132 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_0_V)

ST_4: tmp_133 [1/1] 4.38ns
operator>>.exit_ifconv:6  %tmp_133 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_1_V)

ST_4: tmp_134 [1/1] 4.38ns
operator>>.exit_ifconv:7  %tmp_134 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_2_V)

ST_4: empty [1/1] 0.00ns
operator>>.exit_ifconv:8  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1867, i32 %tmp_74)


 <State 5>: 6.38ns
ST_5: OP2_V_i_cast [1/1] 0.00ns
operator>>.exit_ifconv:9  %OP2_V_i_cast = zext i8 %tmp_132 to i29

ST_5: r_V_i [1/1] 6.38ns
operator>>.exit_ifconv:10  %r_V_i = mul i29 %OP2_V_i_cast, 1254096


 <State 6>: 9.40ns
ST_6: OP2_V_1_i_cast [1/1] 0.00ns
operator>>.exit_ifconv:11  %OP2_V_1_i_cast = zext i8 %tmp_133 to i30

ST_6: r_V_3_i [1/1] 3.36ns
operator>>.exit_ifconv:12  %r_V_3_i = mul i30 %OP2_V_1_i_cast, 2462056

ST_6: OP2_V_2_i_cast [1/1] 0.00ns
operator>>.exit_ifconv:13  %OP2_V_2_i_cast = zext i8 %tmp_134 to i28

ST_6: r_V [1/1] 3.36ns
operator>>.exit_ifconv:14  %r_V = mul i28 %OP2_V_2_i_cast, 478150

ST_6: tmp_2_i_cast [1/1] 0.00ns
operator>>.exit_ifconv:15  %tmp_2_i_cast = zext i28 %r_V to i29

ST_6: p_Val2_21 [1/1] 3.02ns
operator>>.exit_ifconv:16  %p_Val2_21 = add i29 %r_V_i, %tmp_2_i_cast

ST_6: tmp_i_cast [1/1] 0.00ns
operator>>.exit_ifconv:17  %tmp_i_cast = zext i29 %p_Val2_21 to i30

ST_6: r_V_1 [1/1] 3.02ns
operator>>.exit_ifconv:18  %r_V_1 = add i30 %r_V_3_i, %tmp_i_cast

ST_6: p_Val2_23 [1/1] 0.00ns
operator>>.exit_ifconv:19  %p_Val2_23 = call i8 @_ssdm_op_PartSelect.i8.i30.i32.i32(i30 %r_V_1, i32 22, i32 29)

ST_6: tmp_128 [1/1] 0.00ns
operator>>.exit_ifconv:20  %tmp_128 = call i1 @_ssdm_op_BitSelect.i1.i30.i32(i30 %r_V_1, i32 21)


 <State 7>: 7.46ns
ST_7: stg_46 [1/1] 0.00ns
operator>>.exit_ifconv:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str1818) nounwind

ST_7: tmp_s [1/1] 0.00ns
operator>>.exit_ifconv:1  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str1818)

ST_7: stg_48 [1/1] 0.00ns
operator>>.exit_ifconv:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1806) nounwind

ST_7: tmp_7_i_i_i [1/1] 0.00ns
operator>>.exit_ifconv:21  %tmp_7_i_i_i = zext i1 %tmp_128 to i8

ST_7: tmp_129 [1/1] 0.00ns (grouped into LUT with out node p_Val2_s)
operator>>.exit_ifconv:22  %tmp_129 = call i1 @_ssdm_op_BitSelect.i1.i30.i32(i30 %r_V_1, i32 29)

ST_7: p_Val2_24 [1/1] 1.72ns
operator>>.exit_ifconv:23  %p_Val2_24 = add i8 %p_Val2_23, %tmp_7_i_i_i

ST_7: tmp_130 [1/1] 0.00ns (grouped into LUT with out node p_Val2_s)
operator>>.exit_ifconv:24  %tmp_130 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_24, i32 7)

ST_7: p_Result_2_i_i_i_not [1/1] 0.00ns (grouped into LUT with out node p_Val2_s)
operator>>.exit_ifconv:25  %p_Result_2_i_i_i_not = xor i1 %tmp_129, true

ST_7: not_carry [1/1] 0.00ns (grouped into LUT with out node p_Val2_s)
operator>>.exit_ifconv:26  %not_carry = or i1 %tmp_130, %p_Result_2_i_i_i_not

ST_7: p_Val2_s [1/1] 1.37ns (out node of the LUT)
operator>>.exit_ifconv:27  %p_Val2_s = select i1 %not_carry, i8 %p_Val2_24, i8 -1

ST_7: tmp_75 [1/1] 0.00ns
operator>>.exit_ifconv:28  %tmp_75 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1861)

ST_7: stg_57 [1/1] 0.00ns
operator>>.exit_ifconv:29  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1806) nounwind

ST_7: stg_58 [1/1] 4.38ns
operator>>.exit_ifconv:30  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_dst_data_stream_V, i8 %p_Val2_s)

ST_7: empty_149 [1/1] 0.00ns
operator>>.exit_ifconv:31  %empty_149 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1861, i32 %tmp_75)

ST_7: empty_150 [1/1] 0.00ns
operator>>.exit_ifconv:32  %empty_150 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str1818, i32 %tmp_s)

ST_7: stg_61 [1/1] 0.00ns
operator>>.exit_ifconv:33  br label %2


 <State 8>: 0.00ns
ST_8: empty_151 [1/1] 0.00ns
:0  %empty_151 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1817, i32 %tmp)

ST_8: stg_63 [1/1] 0.00ns
:1  br label %0



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 6>: 9.4ns
The critical path consists of the following:
	'mul' operation ('r.V', C:/Xilinx/Vivado_HLS/2016.2/common/technology/autopilot/hls/hls_video_imgproc.h:961->C:/Xilinx/Vivado_HLS/2016.2/common/technology/autopilot/hls/hls_video_imgproc.h:1011->C:/Xilinx/Vivado_HLS/2016.2/common/technology/autopilot/hls/hls_video_imgproc.h:1438) (3.36 ns)
	'add' operation ('__Val2__', C:/Xilinx/Vivado_HLS/2016.2/common/technology/autopilot/hls/hls_video_imgproc.h:963->C:/Xilinx/Vivado_HLS/2016.2/common/technology/autopilot/hls/hls_video_imgproc.h:1011->C:/Xilinx/Vivado_HLS/2016.2/common/technology/autopilot/hls/hls_video_imgproc.h:1438) (3.02 ns)
	'add' operation ('r.V', C:/Xilinx/Vivado_HLS/2016.2/common/technology/autopilot/hls/hls_video_imgproc.h:963->C:/Xilinx/Vivado_HLS/2016.2/common/technology/autopilot/hls/hls_video_imgproc.h:1011->C:/Xilinx/Vivado_HLS/2016.2/common/technology/autopilot/hls/hls_video_imgproc.h:1438) (3.02 ns)
	'bitselect' operation ('tmp_128', C:/Xilinx/Vivado_HLS/2016.2/common/technology/autopilot/hls/hls_video_types.h:419->C:/Xilinx/Vivado_HLS/2016.2/common/technology/autopilot/hls/hls_video_types.h:510->C:/Xilinx/Vivado_HLS/2016.2/common/technology/autopilot/hls/hls_video_imgproc.h:964->C:/Xilinx/Vivado_HLS/2016.2/common/technology/autopilot/hls/hls_video_imgproc.h:1011->C:/Xilinx/Vivado_HLS/2016.2/common/technology/autopilot/hls/hls_video_imgproc.h:1438) (0 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
