-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
-- Version: 2021.1
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity fwd_fft_Mem_Patch_Gen_Pipeline_VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    c_ifmap_patch_st_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    c_ifmap_patch_st_full_n : IN STD_LOGIC;
    c_ifmap_patch_st_write : OUT STD_LOGIC;
    mul_ln205 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_cast : IN STD_LOGIC_VECTOR (15 downto 0);
    bound4 : IN STD_LOGIC_VECTOR (23 downto 0);
    bound : IN STD_LOGIC_VECTOR (15 downto 0);
    p_cast3_cast : IN STD_LOGIC_VECTOR (7 downto 0);
    cmp_i_not_mid115 : IN STD_LOGIC_VECTOR (0 downto 0);
    p_cast6 : IN STD_LOGIC_VECTOR (7 downto 0);
    icmp_ln1057 : IN STD_LOGIC_VECTOR (0 downto 0);
    burst_buffer1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    burst_buffer1_ce0 : OUT STD_LOGIC;
    burst_buffer1_q0 : IN STD_LOGIC_VECTOR (127 downto 0);
    burst_buffer2_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    burst_buffer2_ce0 : OUT STD_LOGIC;
    burst_buffer2_q0 : IN STD_LOGIC_VECTOR (127 downto 0) );
end;


architecture behav of fwd_fft_Mem_Patch_Gen_Pipeline_VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv24_0 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    constant ap_const_lv24_1 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000001";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv7_F : STD_LOGIC_VECTOR (6 downto 0) := "0001111";
    constant ap_const_lv128_lc_2 : STD_LOGIC_VECTOR (127 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv128_lc_1 : STD_LOGIC_VECTOR (127 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv113_1 : STD_LOGIC_VECTOR (112 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln1057_9_fu_231_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter1_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal c_ifmap_patch_st_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal p_cast3_cast_cast_fu_199_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_cast3_cast_cast_reg_664 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln1057_9_reg_669 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1057_10_fu_254_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1057_10_reg_673 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1057_10_reg_673_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1057_10_reg_673_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal rev19_fu_317_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev19_reg_686 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev19_reg_686_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln188_3_fu_338_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln188_3_reg_691 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln188_3_reg_691_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln231_fu_344_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln231_reg_696 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln1057_fu_355_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln1057_reg_701 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln1057_5_fu_363_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln1057_5_reg_706 : STD_LOGIC_VECTOR (7 downto 0);
    signal rd_i_reg_711 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln54_fu_381_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln54_reg_716 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln54_reg_716_pp0_iter3_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal ult20_fu_409_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ult20_reg_721 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln238_fu_456_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln238_reg_741 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln2_fu_462_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal shl_ln2_reg_747 : STD_LOGIC_VECTOR (6 downto 0);
    signal burst_buffer1_load_reg_752 : STD_LOGIC_VECTOR (127 downto 0);
    signal sub_ln130_fu_525_p2 : STD_LOGIC_VECTOR (127 downto 0);
    signal sub_ln130_reg_757 : STD_LOGIC_VECTOR (127 downto 0);
    signal burst_buffer2_load_reg_763 : STD_LOGIC_VECTOR (127 downto 0);
    signal select_ln238_fu_562_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln238_reg_768 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln238_1_fu_569_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln238_1_reg_773 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_condition_exit_pp0_iter2_stage0 : STD_LOGIC;
    signal zext_ln54_fu_423_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal lhs_fu_98 : STD_LOGIC_VECTOR (7 downto 0);
    signal x_fu_385_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal y_fu_102 : STD_LOGIC_VECTOR (7 downto 0);
    signal indvar_flatten_fu_106 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln1057_6_fu_277_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal pnx_fu_110 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln188_1_fu_259_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal indvar_flatten19_fu_114 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln1057_fu_236_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal pnx_5_fu_248_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln1057_2_fu_271_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal y_cast_fu_303_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_i_i_fu_307_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ult_fu_312_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1057_11_fu_333_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln188_fu_326_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln1057_fu_350_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal y_cast_mid1_fu_401_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_i_i_mid1_fu_404_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_fu_417_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal rev21_fu_434_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln188_2_fu_429_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_583_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln238_fu_446_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln238_fu_450_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1057_4_fu_439_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln130_fu_469_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln130_2_fu_479_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln130_fu_483_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln130_3_fu_489_p1 : STD_LOGIC_VECTOR (127 downto 0);
    signal tmp_3_fu_499_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln130_fu_493_p2 : STD_LOGIC_VECTOR (127 downto 0);
    signal zext_ln130_1_fu_475_p1 : STD_LOGIC_VECTOR (112 downto 0);
    signal shl_ln130_1_fu_515_p2 : STD_LOGIC_VECTOR (112 downto 0);
    signal select_ln130_fu_507_p3 : STD_LOGIC_VECTOR (127 downto 0);
    signal zext_ln130_4_fu_521_p1 : STD_LOGIC_VECTOR (127 downto 0);
    signal and_ln130_fu_534_p2 : STD_LOGIC_VECTOR (127 downto 0);
    signal zext_ln130_fu_531_p1 : STD_LOGIC_VECTOR (127 downto 0);
    signal lshr_ln130_fu_538_p2 : STD_LOGIC_VECTOR (127 downto 0);
    signal and_ln130_1_fu_548_p2 : STD_LOGIC_VECTOR (127 downto 0);
    signal lshr_ln130_1_fu_552_p2 : STD_LOGIC_VECTOR (127 downto 0);
    signal trunc_ln130_1_fu_558_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln130_fu_544_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_583_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_583_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_583_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_583_ce : STD_LOGIC;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal grp_fu_583_p00 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_583_p20 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component fwd_fft_mac_muladd_8ns_8ns_8ns_16_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component fwd_fft_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    mac_muladd_8ns_8ns_8ns_16_4_1_U12 : component fwd_fft_mac_muladd_8ns_8ns_8ns_16_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_583_p0,
        din1 => grp_fu_583_p1,
        din2 => grp_fu_583_p2,
        ce => grp_fu_583_ce,
        dout => grp_fu_583_p3);

    flow_control_loop_pipe_sequential_init_U : component fwd_fft_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter1_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter5_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter2_stage0)) then 
                    ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    indvar_flatten19_fu_114_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten19_fu_114 <= ap_const_lv24_0;
                elsif (((icmp_ln1057_9_fu_231_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    indvar_flatten19_fu_114 <= add_ln1057_fu_236_p2;
                end if;
            end if; 
        end if;
    end process;

    indvar_flatten_fu_106_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten_fu_106 <= ap_const_lv16_0;
                elsif (((icmp_ln1057_9_fu_231_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    indvar_flatten_fu_106 <= select_ln1057_6_fu_277_p3;
                end if;
            end if; 
        end if;
    end process;

    lhs_fu_98_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    lhs_fu_98 <= ap_const_lv8_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln1057_9_reg_669 = ap_const_lv1_0))) then 
                    lhs_fu_98 <= x_fu_385_p2;
                end if;
            end if; 
        end if;
    end process;

    pnx_fu_110_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    pnx_fu_110 <= ap_const_lv8_0;
                elsif (((icmp_ln1057_9_fu_231_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    pnx_fu_110 <= select_ln188_1_fu_259_p3;
                end if;
            end if; 
        end if;
    end process;

    y_fu_102_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    y_fu_102 <= ap_const_lv8_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln1057_9_reg_669 = ap_const_lv1_0))) then 
                    y_fu_102 <= select_ln1057_5_fu_363_p3;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1057_9_reg_669 = ap_const_lv1_0))) then
                add_ln231_reg_696 <= add_ln231_fu_344_p2;
                rd_i_reg_711 <= select_ln1057_fu_355_p3(7 downto 3);
                select_ln1057_5_reg_706 <= select_ln1057_5_fu_363_p3;
                select_ln1057_reg_701 <= select_ln1057_fu_355_p3;
                select_ln188_3_reg_691 <= select_ln188_3_fu_338_p3;
                trunc_ln54_reg_716 <= trunc_ln54_fu_381_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready;
                icmp_ln1057_9_reg_669 <= icmp_ln1057_9_fu_231_p2;
                    p_cast3_cast_cast_reg_664(7 downto 0) <= p_cast3_cast_cast_fu_199_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                burst_buffer1_load_reg_752 <= burst_buffer1_q0;
                burst_buffer2_load_reg_763 <= burst_buffer2_q0;
                icmp_ln1057_10_reg_673_pp0_iter2_reg <= icmp_ln1057_10_reg_673;
                icmp_ln1057_10_reg_673_pp0_iter3_reg <= icmp_ln1057_10_reg_673_pp0_iter2_reg;
                or_ln238_reg_741 <= or_ln238_fu_456_p2;
                rev19_reg_686_pp0_iter3_reg <= rev19_reg_686;
                select_ln188_3_reg_691_pp0_iter3_reg <= select_ln188_3_reg_691;
                select_ln238_1_reg_773 <= select_ln238_1_fu_569_p3;
                select_ln238_reg_768 <= select_ln238_fu_562_p3;
                    shl_ln2_reg_747(6 downto 4) <= shl_ln2_fu_462_p3(6 downto 4);
                sub_ln130_reg_757 <= sub_ln130_fu_525_p2;
                trunc_ln54_reg_716_pp0_iter3_reg <= trunc_ln54_reg_716;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1057_9_fu_231_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln1057_10_reg_673 <= icmp_ln1057_10_fu_254_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1057_10_reg_673 = ap_const_lv1_0))) then
                rev19_reg_686 <= rev19_fu_317_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln188_3_reg_691 = ap_const_lv1_1))) then
                ult20_reg_721 <= ult20_fu_409_p2;
            end if;
        end if;
    end process;
    p_cast3_cast_cast_reg_664(15 downto 8) <= "00000000";
    shl_ln2_reg_747(3 downto 0) <= "0000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_i_i_fu_307_p2 <= std_logic_vector(unsigned(mul_ln205) + unsigned(y_cast_fu_303_p1));
    add_i_i_mid1_fu_404_p2 <= std_logic_vector(unsigned(mul_ln205) + unsigned(y_cast_mid1_fu_401_p1));
    add_ln1057_2_fu_271_p2 <= std_logic_vector(unsigned(indvar_flatten_fu_106) + unsigned(ap_const_lv16_1));
    add_ln1057_fu_236_p2 <= std_logic_vector(unsigned(indvar_flatten19_fu_114) + unsigned(ap_const_lv24_1));
    add_ln130_fu_483_p2 <= std_logic_vector(unsigned(zext_ln130_2_fu_479_p1) + unsigned(ap_const_lv8_1));
    add_ln231_fu_344_p2 <= std_logic_vector(unsigned(select_ln188_fu_326_p3) + unsigned(ap_const_lv8_1));
    and_ln130_1_fu_548_p2 <= (sub_ln130_reg_757 and burst_buffer2_load_reg_763);
    and_ln130_fu_534_p2 <= (sub_ln130_reg_757 and burst_buffer1_load_reg_752);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter6, c_ifmap_patch_st_full_n)
    begin
                ap_block_pp0_stage0_01001 <= ((c_ifmap_patch_st_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter6, c_ifmap_patch_st_full_n)
    begin
                ap_block_pp0_stage0_11001 <= ((c_ifmap_patch_st_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter6, c_ifmap_patch_st_full_n)
    begin
                ap_block_pp0_stage0_subdone <= ((c_ifmap_patch_st_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1));
    end process;

        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state7_pp0_stage0_iter6_assign_proc : process(c_ifmap_patch_st_full_n)
    begin
                ap_block_state7_pp0_stage0_iter6 <= (c_ifmap_patch_st_full_n = ap_const_logic_0);
    end process;


    ap_condition_exit_pp0_iter1_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_subdone, icmp_ln1057_9_fu_231_p2)
    begin
        if (((icmp_ln1057_9_fu_231_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_exit_pp0_iter2_stage0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_subdone, icmp_ln1057_9_reg_669)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln1057_9_reg_669 = ap_const_lv1_1))) then 
            ap_condition_exit_pp0_iter2_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter2_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter5_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter5_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6)
    begin
        if (((ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter1_stage0;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;

    burst_buffer1_address0 <= zext_ln54_fu_423_p1(11 - 1 downto 0);

    burst_buffer1_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            burst_buffer1_ce0 <= ap_const_logic_1;
        else 
            burst_buffer1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    burst_buffer2_address0 <= zext_ln54_fu_423_p1(11 - 1 downto 0);

    burst_buffer2_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            burst_buffer2_ce0 <= ap_const_logic_1;
        else 
            burst_buffer2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    c_ifmap_patch_st_blk_n_assign_proc : process(ap_enable_reg_pp0_iter6, c_ifmap_patch_st_full_n, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            c_ifmap_patch_st_blk_n <= c_ifmap_patch_st_full_n;
        else 
            c_ifmap_patch_st_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    c_ifmap_patch_st_din <= (select_ln238_reg_768 & select_ln238_1_reg_773);

    c_ifmap_patch_st_write_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            c_ifmap_patch_st_write <= ap_const_logic_1;
        else 
            c_ifmap_patch_st_write <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_583_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_583_ce <= ap_const_logic_1;
        else 
            grp_fu_583_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_583_p0 <= grp_fu_583_p00(8 - 1 downto 0);
    grp_fu_583_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln188_1_fu_259_p3),16));
    grp_fu_583_p1 <= p_cast3_cast_cast_reg_664(8 - 1 downto 0);
    grp_fu_583_p2 <= grp_fu_583_p20(8 - 1 downto 0);
    grp_fu_583_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln1057_reg_701),16));
    icmp_ln1057_10_fu_254_p2 <= "1" when (indvar_flatten_fu_106 = bound) else "0";
    icmp_ln1057_11_fu_333_p2 <= "1" when (lhs_fu_98 = p_cast6) else "0";
    icmp_ln1057_9_fu_231_p2 <= "1" when (indvar_flatten19_fu_114 = bound4) else "0";
    icmp_ln238_fu_446_p2 <= "1" when (unsigned(grp_fu_583_p3) < unsigned(p_cast)) else "0";
    lshr_ln130_1_fu_552_p2 <= std_logic_vector(shift_right(unsigned(and_ln130_1_fu_548_p2),to_integer(unsigned('0' & zext_ln130_fu_531_p1(31-1 downto 0)))));
    lshr_ln130_fu_538_p2 <= std_logic_vector(shift_right(unsigned(and_ln130_fu_534_p2),to_integer(unsigned('0' & zext_ln130_fu_531_p1(31-1 downto 0)))));
    or_ln1057_fu_350_p2 <= (select_ln188_3_fu_338_p3 or icmp_ln1057_10_reg_673);
    or_ln130_fu_469_p2 <= (shl_ln2_fu_462_p3 or ap_const_lv7_F);
    or_ln238_fu_456_p2 <= (xor_ln238_fu_450_p2 or select_ln1057_4_fu_439_p3);
    p_cast3_cast_cast_fu_199_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_cast3_cast),16));
    pnx_5_fu_248_p2 <= std_logic_vector(unsigned(pnx_fu_110) + unsigned(ap_const_lv8_1));
    rev19_fu_317_p2 <= (ult_fu_312_p2 xor ap_const_lv1_1);
    rev21_fu_434_p2 <= (ult20_reg_721 xor ap_const_lv1_1);
    select_ln1057_4_fu_439_p3 <= 
        rev21_fu_434_p2 when (select_ln188_3_reg_691_pp0_iter3_reg(0) = '1') else 
        select_ln188_2_fu_429_p3;
    select_ln1057_5_fu_363_p3 <= 
        add_ln231_fu_344_p2 when (select_ln188_3_fu_338_p3(0) = '1') else 
        select_ln188_fu_326_p3;
    select_ln1057_6_fu_277_p3 <= 
        ap_const_lv16_1 when (icmp_ln1057_10_fu_254_p2(0) = '1') else 
        add_ln1057_2_fu_271_p2;
    select_ln1057_fu_355_p3 <= 
        ap_const_lv8_0 when (or_ln1057_fu_350_p2(0) = '1') else 
        lhs_fu_98;
    select_ln130_fu_507_p3 <= 
        ap_const_lv128_lc_1 when (tmp_3_fu_499_p3(0) = '1') else 
        shl_ln130_fu_493_p2;
    select_ln188_1_fu_259_p3 <= 
        pnx_5_fu_248_p2 when (icmp_ln1057_10_fu_254_p2(0) = '1') else 
        pnx_fu_110;
    select_ln188_2_fu_429_p3 <= 
        cmp_i_not_mid115 when (icmp_ln1057_10_reg_673_pp0_iter3_reg(0) = '1') else 
        rev19_reg_686_pp0_iter3_reg;
    select_ln188_3_fu_338_p3 <= 
        icmp_ln1057 when (icmp_ln1057_10_reg_673(0) = '1') else 
        icmp_ln1057_11_fu_333_p2;
    select_ln188_fu_326_p3 <= 
        ap_const_lv8_0 when (icmp_ln1057_10_reg_673(0) = '1') else 
        y_fu_102;
    select_ln238_1_fu_569_p3 <= 
        ap_const_lv16_0 when (or_ln238_reg_741(0) = '1') else 
        trunc_ln130_fu_544_p1;
    select_ln238_fu_562_p3 <= 
        ap_const_lv16_0 when (or_ln238_reg_741(0) = '1') else 
        trunc_ln130_1_fu_558_p1;
    shl_ln130_1_fu_515_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv113_1),to_integer(unsigned('0' & zext_ln130_1_fu_475_p1(31-1 downto 0)))));
    shl_ln130_fu_493_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv128_lc_2),to_integer(unsigned('0' & zext_ln130_3_fu_489_p1(31-1 downto 0)))));
    shl_ln2_fu_462_p3 <= (trunc_ln54_reg_716_pp0_iter3_reg & ap_const_lv4_0);
    sub_ln130_fu_525_p2 <= std_logic_vector(unsigned(select_ln130_fu_507_p3) - unsigned(zext_ln130_4_fu_521_p1));
    tmp_3_fu_499_p3 <= add_ln130_fu_483_p2(7 downto 7);
    tmp_fu_417_p3 <= (select_ln1057_5_reg_706 & rd_i_reg_711);
    trunc_ln130_1_fu_558_p1 <= lshr_ln130_1_fu_552_p2(16 - 1 downto 0);
    trunc_ln130_fu_544_p1 <= lshr_ln130_fu_538_p2(16 - 1 downto 0);
    trunc_ln54_fu_381_p1 <= select_ln1057_fu_355_p3(3 - 1 downto 0);
    ult20_fu_409_p2 <= "1" when (unsigned(add_i_i_mid1_fu_404_p2) < unsigned(p_cast)) else "0";
    ult_fu_312_p2 <= "1" when (unsigned(add_i_i_fu_307_p2) < unsigned(p_cast)) else "0";
    x_fu_385_p2 <= std_logic_vector(unsigned(select_ln1057_fu_355_p3) + unsigned(ap_const_lv8_1));
    xor_ln238_fu_450_p2 <= (icmp_ln238_fu_446_p2 xor ap_const_lv1_1);
    y_cast_fu_303_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(y_fu_102),16));
    y_cast_mid1_fu_401_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln231_reg_696),16));
    zext_ln130_1_fu_475_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln2_fu_462_p3),113));
    zext_ln130_2_fu_479_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln130_fu_469_p2),8));
    zext_ln130_3_fu_489_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln130_fu_483_p2),128));
    zext_ln130_4_fu_521_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln130_1_fu_515_p2),128));
    zext_ln130_fu_531_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln2_reg_747),128));
    zext_ln54_fu_423_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_fu_417_p3),64));
end behav;
