// Seed: 943241211
module module_0 ();
  initial @(1) id_1 = id_1;
  supply1 id_2 = 1'd0, id_3;
  assign module_1.id_3 = 0;
  wire id_4;
  wire id_5;
  always $display(id_4);
  wire id_6;
  tri  id_7 = id_7 / 1;
  assign id_1 = 1;
  wire id_8;
  wor  id_9;
  assign id_3 = id_9 | 1;
  always $display(id_2);
  tri  id_10;
  wire id_11;
  id_12(
      id_10, 1, 1, 1
  );
endmodule
module module_1 (
    input  logic id_0,
    input  logic id_1,
    input  logic id_2,
    input  tri0  id_3,
    output logic id_4
);
  always id_4 <= #1 id_1;
  assign id_4 = 1 & 1;
  integer id_6;
  logic id_7, id_8, id_9, id_10;
  assign id_4 = {1'd0{1}};
  always_ff
    assume #1  (id_10)
    else id_9 <= id_7;
  always id_6 <= id_0;
  uwire id_11 = 'b0;
  module_0 modCall_1 ();
  tri0 id_12;
  id_13(
      id_1
  );
  assign id_8 = id_2;
  logic id_14 = id_9;
  wire  id_15;
  tri1  id_16 = 1;
  assign id_12 = id_10 & 1'b0;
endmodule
