

================================================================
== Vitis HLS Report for 'xFReadOutStream_600_800_1_2_4_0_3_800_5_Pipeline_loop_col_clip'
================================================================
* Date:           Tue Jun 24 19:14:50 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        stereolbm_axis_cambm.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.665 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      802|      802|  8.020 us|  8.020 us|  802|  802|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_col_clip  |      800|      800|         2|          1|          1|   800|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.66>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j_02 = alloca i32 1"   --->   Operation 5 'alloca' 'j_02' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_sobel_y_i4_data, void @empty_7, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%width_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %width_load" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:663]   --->   Operation 7 'read' 'width_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.58ns)   --->   "%store_ln0 = store i15 0, i15 %j_02"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%j_02_load = load i15 %j_02" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:671]   --->   Operation 10 'load' 'j_02_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln671 = zext i15 %j_02_load" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:671]   --->   Operation 11 'zext' 'zext_ln671' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (2.07ns)   --->   "%icmp_ln671 = icmp_slt  i16 %zext_ln671, i16 %width_load_read" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:671]   --->   Operation 12 'icmp' 'icmp_ln671' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (1.94ns)   --->   "%add_ln671 = add i15 %j_02_load, i15 1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:671]   --->   Operation 13 'add' 'add_ln671' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln671 = br i1 %icmp_ln671, void %for.inc12.loopexit.exitStub, void %for.inc.split" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:671]   --->   Operation 14 'br' 'br_ln671' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln671 = store i15 %add_ln671, i15 %j_02" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:671]   --->   Operation 15 'store' 'store_ln671' <Predicate = (icmp_ln671)> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 21 'ret' 'ret_ln0' <Predicate = (!icmp_ln671)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.63>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specpipeline_ln673 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_84" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:673]   --->   Operation 16 'specpipeline' 'specpipeline_ln673' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%speclooptripcount_ln674 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 800, i64 800, i64 800" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:674]   --->   Operation 17 'speclooptripcount' 'speclooptripcount_ln674' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specloopname_ln671 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:671]   --->   Operation 18 'specloopname' 'specloopname_ln671' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (3.63ns)   --->   "%p_0 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %in_sobel_y_i4_data" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:542->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:676]   --->   Operation 19 'read' 'p_0' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln671 = br void %for.inc" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:671]   --->   Operation 20 'br' 'br_ln671' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.665ns
The critical path consists of the following:
	'alloca' operation ('j_02') [3]  (0.000 ns)
	'load' operation ('j_02_load', C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:671) on local variable 'j_02' [9]  (0.000 ns)
	'add' operation ('add_ln671', C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:671) [12]  (1.944 ns)
	'store' operation ('store_ln671', C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:671) of variable 'add_ln671', C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:671 on local variable 'j_02' [19]  (1.588 ns)
	blocking operation 0.1325 ns on control path)

 <State 2>: 3.634ns
The critical path consists of the following:
	fifo read operation ('p_0', C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:542->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:676) on port 'in_sobel_y_i4_data' (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:542->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:676) [18]  (3.634 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
