
-- File generated by Go version U-2022.12#33f3808fcb#221128, Wed Feb 21 13:01:39 2024
-- Copyright 2014-2022 Synopsys, Inc. All rights reserved.
-- go -I../lib -F -DIS_VHDL -DSYNTHESIS_NO_UNGROUP -D__tct_patch__=0 -VHDL -otrv32p3_cnn_vhdl -cgo_options.cfg -Itrv32p3_cnn_vhdl/tmp_pdg -updg -updg_controller trv32p3_cnn



library ieee;
use ieee.std_logic_1164.all;


entity clock_gen is
  generic (
    clock_period_gen : time := 2.000 ns;
    reset_start_gen : time := 0 ns;
    reset_width_gen : time := 250 ns);
  port (
    reset_out : out std_logic;
    clock_out : out std_logic);
end clock_gen;
