
==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns max -78.43

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns max -0.44

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack max -0.44

==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (positive level-sensitive latch clocked by core_clock)
Endpoint: _22202_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ core_clock_gate_i.en_latch$_DLATCH_N_/E (gf180mcu_fd_sc_mcu9t5v0__latsnq_2)
     1    0.01    0.05    0.29    0.29 ^ core_clock_gate_i.en_latch$_DLATCH_N_/Q (gf180mcu_fd_sc_mcu9t5v0__latsnq_2)
                                         core_clock_gate_i.en_latch (net)
                  0.05    0.00    0.29 ^ _22202_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                  0.29   data arrival time

                  0.00    5.00    5.00   clock core_clock (fall edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 v _22202_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                          0.00    5.00   clock gating hold time
                                  5.00   data required time
-----------------------------------------------------------------------------
                                  5.00   data required time
                                 -0.29   data arrival time
-----------------------------------------------------------------------------
                                 -4.71   slack (VIOLATED)


Startpoint: if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_q[26]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_q[26]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_q[26]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
     4    0.04    0.12    0.41    0.41 v if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_q[26]$_DFFE_PP_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                         cs_registers_i.pc_if_i[27] (net)
                  0.12    0.00    0.41 v _20994_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.08    0.07    0.48 ^ _20994_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _05208_ (net)
                  0.08    0.00    0.48 ^ _21002_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
     1    0.00    0.06    0.05    0.53 v _21002_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
                                         _01629_ (net)
                  0.06    0.00    0.53 v if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_q[26]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  0.53   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_q[26]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.07    0.07   library hold time
                                  0.07   data required time
-----------------------------------------------------------------------------
                                  0.07   data required time
                                 -0.53   data arrival time
-----------------------------------------------------------------------------
                                  0.46   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (positive level-sensitive latch clocked by core_clock)
Endpoint: _22202_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
   996    5.03    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                          3.28    3.28   time given to startpoint
                  0.10    0.00    3.28 v core_clock_gate_i.en_latch$_DLATCH_N_/D (gf180mcu_fd_sc_mcu9t5v0__latsnq_2)
     1    0.01    0.05    0.40    3.68 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (gf180mcu_fd_sc_mcu9t5v0__latsnq_2)
                                         core_clock_gate_i.en_latch (net)
                  0.05    0.00    3.68 v _22202_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                  3.68   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _22202_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                          0.00   10.00   clock gating setup time
                                 10.00   data required time
-----------------------------------------------------------------------------
                                 10.00   data required time
                                 -3.68   data arrival time
-----------------------------------------------------------------------------
                                  6.32   slack (MET)


Startpoint: if_stage_i.instr_rdata_id_o[12]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_q[21]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_id_o[12]$_DFFE_PN_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
     4    0.04    0.16    0.39    0.39 ^ if_stage_i.instr_rdata_id_o[12]$_DFFE_PN_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                         id_stage_i.controller_i.instr_i[12] (net)
                  0.16    0.00    0.39 ^ place3649/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
    22    0.39    1.44    0.92    1.32 ^ place3649/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         net3649 (net)
                  1.44    0.00    1.32 ^ _11711_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_8)
     7    0.11    0.37    0.22    1.54 v _11711_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_8)
                                         _06242_ (net)
                  0.37    0.00    1.54 v _12454_/A1 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     1    0.02    0.09    0.25    1.79 v _12454_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _06949_ (net)
                  0.09    0.00    1.79 v _12455_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.01    0.21    0.13    1.92 ^ _12455_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _06950_ (net)
                  0.21    0.00    1.92 ^ _12456_/B (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
     1    0.01    0.38    0.11    2.03 v _12456_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
                                         _06951_ (net)
                  0.38    0.00    2.03 v _12457_/A4 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     1    0.01    0.10    0.32    2.35 v _12457_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _06952_ (net)
                  0.10    0.00    2.35 v _12466_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor3_2)
     2    0.03    0.36    0.20    2.55 ^ _12466_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor3_2)
                                         _11003_[0] (net)
                  0.36    0.00    2.55 ^ _12467_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.03    0.20    0.16    2.71 v _12467_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _11006_[0] (net)
                  0.20    0.00    2.71 v _22699_/B (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     2    0.02    0.08    0.20    2.91 v _22699_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _11007_[0] (net)
                  0.08    0.00    2.91 v _12504_/A1 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     1    0.01    0.13    0.27    3.18 v _12504_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _06995_ (net)
                  0.13    0.00    3.18 v _12505_/A3 (gf180mcu_fd_sc_mcu9t5v0__or3_4)
     2    0.03    0.11    0.28    3.46 v _12505_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_4)
                                         _06996_ (net)
                  0.11    0.00    3.46 v _12506_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_4)
     3    0.08    0.13    0.24    3.70 v _12506_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_4)
                                         _06997_ (net)
                  0.13    0.00    3.70 v _12518_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
     2    0.04    0.22    0.15    3.86 ^ _12518_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
                                         _07009_ (net)
                  0.22    0.00    3.86 ^ place3196/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    28    0.32    0.61    0.44    4.30 ^ place3196/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net3196 (net)
                  0.61    0.00    4.30 ^ _14915_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.09    0.20    4.50 ^ _14915_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _08762_ (net)
                  0.09    0.00    4.50 ^ _14916_/B (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.03    0.36    0.12    4.61 v _14916_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _11018_[0] (net)
                  0.36    0.00    4.61 v _22703_/A (gf180mcu_fd_sc_mcu9t5v0__addh_4)
     7    0.09    0.21    0.53    5.14 ^ _22703_/S (gf180mcu_fd_sc_mcu9t5v0__addh_4)
                                         _11021_[0] (net)
                  0.21    0.00    5.14 ^ _12554_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
    13    0.28    0.63    0.66    5.80 v _12554_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         alu_adder_result_ex[1] (net)
                  0.63    0.00    5.80 v _12555_/I (gf180mcu_fd_sc_mcu9t5v0__inv_3)
     3    0.07    0.27    0.29    6.09 ^ _12555_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_3)
                                         _11653_[0] (net)
                  0.27    0.00    6.09 ^ _22901_/A (gf180mcu_fd_sc_mcu9t5v0__addh_4)
     3    0.16    0.32    0.34    6.42 ^ _22901_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_4)
                                         _11658_[0] (net)
                  0.32    0.00    6.42 ^ _14099_/I (gf180mcu_fd_sc_mcu9t5v0__inv_20)
    35    0.63    0.19    0.15    6.57 v _14099_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_20)
                                         _08425_ (net)
                  0.19    0.00    6.57 v _14106_/A1 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     1    0.01    0.13    0.31    6.87 v _14106_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _08430_ (net)
                  0.13    0.00    6.87 v _14107_/A2 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     1    0.01    0.19    0.12    6.99 ^ _14107_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _08431_ (net)
                  0.19    0.00    6.99 ^ _14108_/C (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
     1    0.01    0.21    0.12    7.12 v _14108_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
                                         _08432_ (net)
                  0.21    0.00    7.12 v _14109_/C (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     1    0.03    0.43    0.29    7.41 ^ _14109_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _08433_ (net)
                  0.43    0.00    7.41 ^ _14114_/A1 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     1    0.01    0.10    0.26    7.67 ^ _14114_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _08438_ (net)
                  0.10    0.00    7.67 ^ _14118_/A1 (gf180mcu_fd_sc_mcu9t5v0__and4_4)
     4    0.10    0.23    0.30    7.97 ^ _14118_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_4)
                                         _08442_ (net)
                  0.23    0.00    7.97 ^ _16199_/A1 (gf180mcu_fd_sc_mcu9t5v0__and4_4)
     5    0.15    0.32    0.37    8.34 ^ _16199_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_4)
                                         _01958_ (net)
                  0.32    0.00    8.34 ^ _16229_/A2 (gf180mcu_fd_sc_mcu9t5v0__or3_4)
    12    0.28    0.54    0.45    8.79 ^ _16229_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_4)
                                         _01987_ (net)
                  0.54    0.00    8.79 ^ place3084/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
    22    0.31    1.17    0.78    9.57 ^ place3084/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         net3084 (net)
                  1.17    0.00    9.57 ^ _20967_/A1 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     1    0.01    0.13    0.32    9.88 ^ _20967_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _05186_ (net)
                  0.13    0.00    9.88 ^ _20968_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.01    0.09    0.27   10.16 v _20968_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _05187_ (net)
                  0.09    0.00   10.16 v _20969_/B1 (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
     1    0.00    0.24    0.13   10.29 ^ _20969_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
                                         _01624_ (net)
                  0.24    0.00   10.29 ^ if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_q[21]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                 10.29   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_q[21]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                         -0.15    9.85   library setup time
                                  9.85   data required time
-----------------------------------------------------------------------------
                                  9.85   data required time
                                -10.29   data arrival time
-----------------------------------------------------------------------------
                                 -0.44   slack (VIOLATED)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (positive level-sensitive latch clocked by core_clock)
Endpoint: _22202_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
   996    5.03    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                          3.28    3.28   time given to startpoint
                  0.10    0.00    3.28 v core_clock_gate_i.en_latch$_DLATCH_N_/D (gf180mcu_fd_sc_mcu9t5v0__latsnq_2)
     1    0.01    0.05    0.40    3.68 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (gf180mcu_fd_sc_mcu9t5v0__latsnq_2)
                                         core_clock_gate_i.en_latch (net)
                  0.05    0.00    3.68 v _22202_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                  3.68   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _22202_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                          0.00   10.00   clock gating setup time
                                 10.00   data required time
-----------------------------------------------------------------------------
                                 10.00   data required time
                                 -3.68   data arrival time
-----------------------------------------------------------------------------
                                  6.32   slack (MET)


Startpoint: if_stage_i.instr_rdata_id_o[12]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_q[21]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_id_o[12]$_DFFE_PN_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
     4    0.04    0.16    0.39    0.39 ^ if_stage_i.instr_rdata_id_o[12]$_DFFE_PN_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                         id_stage_i.controller_i.instr_i[12] (net)
                  0.16    0.00    0.39 ^ place3649/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
    22    0.39    1.44    0.92    1.32 ^ place3649/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         net3649 (net)
                  1.44    0.00    1.32 ^ _11711_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_8)
     7    0.11    0.37    0.22    1.54 v _11711_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_8)
                                         _06242_ (net)
                  0.37    0.00    1.54 v _12454_/A1 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     1    0.02    0.09    0.25    1.79 v _12454_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _06949_ (net)
                  0.09    0.00    1.79 v _12455_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.01    0.21    0.13    1.92 ^ _12455_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _06950_ (net)
                  0.21    0.00    1.92 ^ _12456_/B (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
     1    0.01    0.38    0.11    2.03 v _12456_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
                                         _06951_ (net)
                  0.38    0.00    2.03 v _12457_/A4 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     1    0.01    0.10    0.32    2.35 v _12457_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _06952_ (net)
                  0.10    0.00    2.35 v _12466_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor3_2)
     2    0.03    0.36    0.20    2.55 ^ _12466_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor3_2)
                                         _11003_[0] (net)
                  0.36    0.00    2.55 ^ _12467_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.03    0.20    0.16    2.71 v _12467_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _11006_[0] (net)
                  0.20    0.00    2.71 v _22699_/B (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     2    0.02    0.08    0.20    2.91 v _22699_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _11007_[0] (net)
                  0.08    0.00    2.91 v _12504_/A1 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     1    0.01    0.13    0.27    3.18 v _12504_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _06995_ (net)
                  0.13    0.00    3.18 v _12505_/A3 (gf180mcu_fd_sc_mcu9t5v0__or3_4)
     2    0.03    0.11    0.28    3.46 v _12505_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_4)
                                         _06996_ (net)
                  0.11    0.00    3.46 v _12506_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_4)
     3    0.08    0.13    0.24    3.70 v _12506_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_4)
                                         _06997_ (net)
                  0.13    0.00    3.70 v _12518_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
     2    0.04    0.22    0.15    3.86 ^ _12518_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
                                         _07009_ (net)
                  0.22    0.00    3.86 ^ place3196/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    28    0.32    0.61    0.44    4.30 ^ place3196/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net3196 (net)
                  0.61    0.00    4.30 ^ _14915_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.09    0.20    4.50 ^ _14915_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _08762_ (net)
                  0.09    0.00    4.50 ^ _14916_/B (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.03    0.36    0.12    4.61 v _14916_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _11018_[0] (net)
                  0.36    0.00    4.61 v _22703_/A (gf180mcu_fd_sc_mcu9t5v0__addh_4)
     7    0.09    0.21    0.53    5.14 ^ _22703_/S (gf180mcu_fd_sc_mcu9t5v0__addh_4)
                                         _11021_[0] (net)
                  0.21    0.00    5.14 ^ _12554_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
    13    0.28    0.63    0.66    5.80 v _12554_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         alu_adder_result_ex[1] (net)
                  0.63    0.00    5.80 v _12555_/I (gf180mcu_fd_sc_mcu9t5v0__inv_3)
     3    0.07    0.27    0.29    6.09 ^ _12555_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_3)
                                         _11653_[0] (net)
                  0.27    0.00    6.09 ^ _22901_/A (gf180mcu_fd_sc_mcu9t5v0__addh_4)
     3    0.16    0.32    0.34    6.42 ^ _22901_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_4)
                                         _11658_[0] (net)
                  0.32    0.00    6.42 ^ _14099_/I (gf180mcu_fd_sc_mcu9t5v0__inv_20)
    35    0.63    0.19    0.15    6.57 v _14099_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_20)
                                         _08425_ (net)
                  0.19    0.00    6.57 v _14106_/A1 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     1    0.01    0.13    0.31    6.87 v _14106_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _08430_ (net)
                  0.13    0.00    6.87 v _14107_/A2 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     1    0.01    0.19    0.12    6.99 ^ _14107_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _08431_ (net)
                  0.19    0.00    6.99 ^ _14108_/C (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
     1    0.01    0.21    0.12    7.12 v _14108_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
                                         _08432_ (net)
                  0.21    0.00    7.12 v _14109_/C (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     1    0.03    0.43    0.29    7.41 ^ _14109_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _08433_ (net)
                  0.43    0.00    7.41 ^ _14114_/A1 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     1    0.01    0.10    0.26    7.67 ^ _14114_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _08438_ (net)
                  0.10    0.00    7.67 ^ _14118_/A1 (gf180mcu_fd_sc_mcu9t5v0__and4_4)
     4    0.10    0.23    0.30    7.97 ^ _14118_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_4)
                                         _08442_ (net)
                  0.23    0.00    7.97 ^ _16199_/A1 (gf180mcu_fd_sc_mcu9t5v0__and4_4)
     5    0.15    0.32    0.37    8.34 ^ _16199_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_4)
                                         _01958_ (net)
                  0.32    0.00    8.34 ^ _16229_/A2 (gf180mcu_fd_sc_mcu9t5v0__or3_4)
    12    0.28    0.54    0.45    8.79 ^ _16229_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_4)
                                         _01987_ (net)
                  0.54    0.00    8.79 ^ place3084/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
    22    0.31    1.17    0.78    9.57 ^ place3084/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         net3084 (net)
                  1.17    0.00    9.57 ^ _20967_/A1 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     1    0.01    0.13    0.32    9.88 ^ _20967_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _05186_ (net)
                  0.13    0.00    9.88 ^ _20968_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.01    0.09    0.27   10.16 v _20968_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _05187_ (net)
                  0.09    0.00   10.16 v _20969_/B1 (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
     1    0.00    0.24    0.13   10.29 ^ _20969_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
                                         _01624_ (net)
                  0.24    0.00   10.29 ^ if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_q[21]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                 10.29   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_q[21]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                         -0.15    9.85   library setup time
                                  9.85   data required time
-----------------------------------------------------------------------------
                                  9.85   data required time
                                -10.29   data arrival time
-----------------------------------------------------------------------------
                                 -0.44   slack (VIOLATED)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.94e-01   6.36e-02   1.12e-06   3.57e-01  12.6%
Combinational          1.43e+00   1.04e+00   2.99e-06   2.47e+00  87.2%
Clock                  3.13e-05   5.20e-03   1.07e-07   5.23e-03   0.2%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.73e+00   1.11e+00   4.22e-06   2.83e+00 100.0%
                          60.9%      39.1%       0.0%
