arch                                  	circuit        	vpr_revision	vpr_status	error	num_pre_packed_nets	num_pre_packed_blocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	num_clb	num_io	num_outputs	num_memories	num_mult	placed_wirelength_est	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	crit_path_routed_wirelength	crit_path_route_success_iteration	critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	pack_time	place_time	min_chan_width_route_time	crit_path_route_time	max_vpr_mem	max_odin_mem	max_abc_mem
k6_frac_N10_frac_chain_mem32K_40nm.xml	ch_intrinsics.v	2fbbcc3     	success   	     	765                	895                  	407                 	265                   	10          	10           	35     	99    	130        	1           	0       	3605                 	3.53733       	-713.736            	-3.53733            	46            	4474             	30                                    	3946                       	12                               	4.16951            	-791.12  	-4.16951 	0       	0       	30.4625  	20.4381   	51.2185                  	5.75922             	-1         	-1          	-1         
k6_frac_N10_frac_chain_mem32K_40nm.xml	stereovision3.v	2fbbcc3     	success   	     	337                	345                  	132                 	54                    	7           	7            	13     	11    	30         	0           	0       	836                  	2.63779       	-168.135            	-2.63779            	30            	1019             	26                                    	699                        	17                               	2.7858             	-181.503 	-2.7858  	0       	0       	7.6043   	7.14599   	22.9881                  	2.86631             	-1         	-1          	-1         
