#! /c/iverilog/bin/vvp
:ivl_version "0.9.5 " "(v0_9_5)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00593818 .scope module, "dff" "dff" 2 9;
 .timescale 0 0;
v00598B30_0 .net "clk", 0 0, C4<z>; 0 drivers
v00598B88_0 .net "d", 0 0, C4<z>; 0 drivers
v00598BE0_0 .var "q", 0 0;
v0033F768_0 .var "qnot", 0 0;
E_00598FB8 .event posedge, v00598B30_0;
S_005938A0 .scope module, "dff2" "dff2" 2 18;
 .timescale 0 0;
v0033F7C0_0 .net "clear", 0 0, C4<z>; 0 drivers
v0033F818_0 .net "clk", 0 0, C4<z>; 0 drivers
v0033DEA8_0 .net "d", 0 0, C4<z>; 0 drivers
v005D5800_0 .net "preset", 0 0, C4<z>; 0 drivers
v005D5858_0 .var "q", 0 0;
v005D58B0_0 .var "qnot", 0 0;
E_00598F98 .event posedge, v005D5800_0, v0033F7C0_0, v0033F818_0;
S_00593928 .scope module, "principal" "principal" 3 27;
 .timescale 0 0;
v005D6A10_0 .var "clear", 0 0;
v005D6A68_0 .net "pulse", 0 0, v005D69B8_0; 1 drivers
v005D6AC0_0 .net "s", 4 0, L_005A3678; 1 drivers
v005D6B18_0 .var "sinal", 0 0;
S_00593DF0 .scope module, "clk" "clock" 3 32, 4 7, S_00593928;
 .timescale 0 0;
v005D69B8_0 .var "clk", 0 0;
S_00593AC0 .scope module, "dc1" "decadeCounter5bits" 3 34, 3 9, S_00593928;
 .timescale 0 0;
L_005A3598/0/0 .functor AND 1, L_005D6F38, L_005D6F90, L_005D6FE8, L_005D7040;
L_005A3598/0/4 .functor AND 1, L_005D7098, C4<1>, C4<1>, C4<1>;
L_005A3598 .functor NAND 1, L_005A3598/0/0, L_005A3598/0/4, C4<1>, C4<1>;
L_005A3758 .functor NAND 1, v005D6A10_0, L_005A3598, C4<1>, C4<1>;
RS_005AA36C/0/0 .resolv tri, L_005D70F0, L_005D71A0, L_005D72A8, L_005D73B0;
RS_005AA36C/0/4 .resolv tri, L_005D74B8, C4<zzzzz>, C4<zzzzz>, C4<zzzzz>;
RS_005AA36C .resolv tri, RS_005AA36C/0/0, RS_005AA36C/0/4, C4<zzzzz>, C4<zzzzz>;
L_005A3678 .functor BUFZ 5, RS_005AA36C, C4<00000>, C4<00000>, C4<00000>;
v005D6510_0 .net *"_s1", 0 0, L_005D6F38; 1 drivers
v005D6568_0 .net *"_s3", 0 0, L_005D6F90; 1 drivers
v005D65C0_0 .net *"_s5", 0 0, L_005D6FE8; 1 drivers
v005D6618_0 .net *"_s7", 0 0, L_005D7040; 1 drivers
v005D6670_0 .net *"_s9", 0 0, L_005D7098; 1 drivers
v005D66C8_0 .net "clear", 0 0, v005D6A10_0; 1 drivers
v005D6720_0 .alias "pulse", 0 0, v005D6A68_0;
v005D6778_0 .net8 "q", 4 0, RS_005AA36C; 5 drivers
RS_005AA384/0/0 .resolv tri, L_005D7148, L_005D71F8, L_005D7300, L_005D7408;
RS_005AA384/0/4 .resolv tri, L_005D7510, C4<zzzzz>, C4<zzzzz>, C4<zzzzz>;
RS_005AA384 .resolv tri, RS_005AA384/0/0, RS_005AA384/0/4, C4<zzzzz>, C4<zzzzz>;
v005D6800_0 .net8 "qnot", 4 0, RS_005AA384; 5 drivers
v005D6858_0 .alias "s", 4 0, v005D6AC0_0;
v005D68B0_0 .net "signal", 0 0, v005D6B18_0; 1 drivers
v005D6908_0 .net "w1", 0 0, L_005A3598; 1 drivers
v005D6960_0 .net "w2", 0 0, L_005A3758; 1 drivers
L_005D6F38 .part RS_005AA384, 0, 1;
L_005D6F90 .part RS_005AA36C, 1, 1;
L_005D6FE8 .part RS_005AA384, 2, 1;
L_005D7040 .part RS_005AA36C, 3, 1;
L_005D7098 .part RS_005AA384, 4, 1;
L_005D70F0 .part/pv v005D6460_0, 0, 1, 5;
L_005D7148 .part/pv v005D64B8_0, 0, 1, 5;
L_005D71A0 .part/pv v005D61F8_0, 1, 1, 5;
L_005D71F8 .part/pv v005D6250_0, 1, 1, 5;
L_005D7250 .part RS_005AA384, 0, 1;
L_005D72A8 .part/pv v005D5F90_0, 2, 1, 5;
L_005D7300 .part/pv v005D5FE8_0, 2, 1, 5;
L_005D7358 .part RS_005AA384, 1, 1;
L_005D73B0 .part/pv v005D5D28_0, 3, 1, 5;
L_005D7408 .part/pv v005D5D80_0, 3, 1, 5;
L_005D7460 .part RS_005AA384, 2, 1;
L_005D74B8 .part/pv v005D5AC0_0, 4, 1, 5;
L_005D7510 .part/pv v005D5B18_0, 4, 1, 5;
L_005D7568 .part RS_005AA384, 3, 1;
S_00593D68 .scope module, "flip1" "jkff" 3 17, 2 95, S_00593AC0;
 .timescale 0 0;
v005D62A8_0 .alias "clear", 0 0, v005D6960_0;
v005D6300_0 .alias "clk", 0 0, v005D6A68_0;
v005D6358_0 .alias "j", 0 0, v005D68B0_0;
v005D63B0_0 .alias "k", 0 0, v005D68B0_0;
v005D6408_0 .net "preset", 0 0, C4<0>; 1 drivers
v005D6460_0 .var "q", 0 0;
v005D64B8_0 .var "qnot", 0 0;
E_00598EB8 .event posedge, v005D5908_0, v005D6408_0, v005D6300_0;
S_00593CE0 .scope module, "flip2" "jkff" 3 18, 2 95, S_00593AC0;
 .timescale 0 0;
v005D6040_0 .alias "clear", 0 0, v005D6960_0;
v005D6098_0 .net "clk", 0 0, L_005D7250; 1 drivers
v005D60F0_0 .alias "j", 0 0, v005D68B0_0;
v005D6148_0 .alias "k", 0 0, v005D68B0_0;
v005D61A0_0 .net "preset", 0 0, C4<0>; 1 drivers
v005D61F8_0 .var "q", 0 0;
v005D6250_0 .var "qnot", 0 0;
E_00598F78 .event posedge, v005D5908_0, v005D61A0_0, v005D6098_0;
S_00593C58 .scope module, "flip3" "jkff" 3 19, 2 95, S_00593AC0;
 .timescale 0 0;
v005D5DD8_0 .alias "clear", 0 0, v005D6960_0;
v005D5E30_0 .net "clk", 0 0, L_005D7358; 1 drivers
v005D5E88_0 .alias "j", 0 0, v005D68B0_0;
v005D5EE0_0 .alias "k", 0 0, v005D68B0_0;
v005D5F38_0 .net "preset", 0 0, C4<0>; 1 drivers
v005D5F90_0 .var "q", 0 0;
v005D5FE8_0 .var "qnot", 0 0;
E_00598E98 .event posedge, v005D5908_0, v005D5F38_0, v005D5E30_0;
S_00593BD0 .scope module, "flip4" "jkff" 3 20, 2 95, S_00593AC0;
 .timescale 0 0;
v005D5B70_0 .alias "clear", 0 0, v005D6960_0;
v005D5BC8_0 .net "clk", 0 0, L_005D7460; 1 drivers
v005D5C20_0 .alias "j", 0 0, v005D68B0_0;
v005D5C78_0 .alias "k", 0 0, v005D68B0_0;
v005D5CD0_0 .net "preset", 0 0, C4<0>; 1 drivers
v005D5D28_0 .var "q", 0 0;
v005D5D80_0 .var "qnot", 0 0;
E_00598F18 .event posedge, v005D5908_0, v005D5CD0_0, v005D5BC8_0;
S_00593B48 .scope module, "flip5" "jkff" 3 21, 2 95, S_00593AC0;
 .timescale 0 0;
v005D5908_0 .alias "clear", 0 0, v005D6960_0;
v005D5960_0 .net "clk", 0 0, L_005D7568; 1 drivers
v005D59B8_0 .alias "j", 0 0, v005D68B0_0;
v005D5A10_0 .alias "k", 0 0, v005D68B0_0;
v005D5A68_0 .net "preset", 0 0, C4<0>; 1 drivers
v005D5AC0_0 .var "q", 0 0;
v005D5B18_0 .var "qnot", 0 0;
E_00598FF8 .event posedge, v005D5908_0, v005D5A68_0, v005D5960_0;
S_005939B0 .scope module, "srff" "srff" 2 47;
 .timescale 0 0;
v005D6B70_0 .net "clk", 0 0, C4<z>; 0 drivers
v005D6BC8_0 .var "q", 0 0;
v005D6C20_0 .var "qnot", 0 0;
v005D6C78_0 .net "r", 0 0, C4<z>; 0 drivers
v005D6CD0_0 .net "s", 0 0, C4<z>; 0 drivers
E_00597CF0 .event posedge, v005D6B70_0;
S_00593A38 .scope module, "tff" "tff" 2 71;
 .timescale 0 0;
v005D6D28_0 .net "clear", 0 0, C4<z>; 0 drivers
v005D6D80_0 .net "clk", 0 0, C4<z>; 0 drivers
v005D6DD8_0 .net "preset", 0 0, C4<z>; 0 drivers
v005D6E30_0 .var "q", 0 0;
v005D6E88_0 .var "qnot", 0 0;
v005D6EE0_0 .net "t", 0 0, C4<z>; 0 drivers
E_00597C90 .event posedge, v005D6D28_0, v005D6DD8_0, v005D6D80_0;
    .scope S_00593818;
T_0 ;
    %wait E_00598FB8;
    %load/v 8, v00598B88_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00598BE0_0, 0, 8;
    %load/v 8, v00598B88_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0033F768_0, 0, 8;
    %jmp T_0;
    .thread T_0;
    .scope S_005938A0;
T_1 ;
    %wait E_00598F98;
    %load/v 8, v0033F7C0_0, 1;
    %jmp/0xz  T_1.0, 8;
    %set/v v005D5858_0, 0, 1;
    %set/v v005D58B0_0, 1, 1;
    %jmp T_1.1;
T_1.0 ;
    %load/v 8, v005D5800_0, 1;
    %jmp/0xz  T_1.2, 8;
    %set/v v005D5858_0, 1, 1;
    %set/v v005D58B0_0, 0, 1;
    %jmp T_1.3;
T_1.2 ;
    %load/v 8, v0033DEA8_0, 1;
    %jmp/0xz  T_1.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005D5858_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005D58B0_0, 0, 0;
    %jmp T_1.5;
T_1.4 ;
    %ix/load 0, 1, 0;
    %assign/v0 v005D5858_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005D58B0_0, 0, 1;
T_1.5 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00593DF0;
T_2 ;
    %set/v v005D69B8_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_00593DF0;
T_3 ;
    %delay 5, 0;
    %load/v 8, v005D69B8_0, 1;
    %inv 8, 1;
    %set/v v005D69B8_0, 8, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_00593D68;
T_4 ;
    %wait E_00598EB8;
    %load/v 8, v005D62A8_0, 1;
    %jmp/0xz  T_4.0, 8;
    %set/v v005D6460_0, 0, 1;
    %set/v v005D64B8_0, 1, 1;
    %jmp T_4.1;
T_4.0 ;
    %load/v 8, v005D6408_0, 1;
    %jmp/0xz  T_4.2, 8;
    %set/v v005D6460_0, 1, 1;
    %set/v v005D64B8_0, 0, 1;
    %jmp T_4.3;
T_4.2 ;
    %load/v 8, v005D6358_0, 1;
    %load/v 9, v005D63B0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_4.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005D6460_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005D64B8_0, 0, 0;
    %jmp T_4.5;
T_4.4 ;
    %load/v 8, v005D6358_0, 1;
    %inv 8, 1;
    %load/v 9, v005D63B0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_4.6, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005D6460_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005D64B8_0, 0, 1;
    %jmp T_4.7;
T_4.6 ;
    %load/v 8, v005D6358_0, 1;
    %load/v 9, v005D63B0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_4.8, 8;
    %load/v 8, v005D6460_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005D6460_0, 0, 8;
    %load/v 8, v005D64B8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005D64B8_0, 0, 8;
T_4.8 ;
T_4.7 ;
T_4.5 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00593CE0;
T_5 ;
    %wait E_00598F78;
    %load/v 8, v005D6040_0, 1;
    %jmp/0xz  T_5.0, 8;
    %set/v v005D61F8_0, 0, 1;
    %set/v v005D6250_0, 1, 1;
    %jmp T_5.1;
T_5.0 ;
    %load/v 8, v005D61A0_0, 1;
    %jmp/0xz  T_5.2, 8;
    %set/v v005D61F8_0, 1, 1;
    %set/v v005D6250_0, 0, 1;
    %jmp T_5.3;
T_5.2 ;
    %load/v 8, v005D60F0_0, 1;
    %load/v 9, v005D6148_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_5.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005D61F8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005D6250_0, 0, 0;
    %jmp T_5.5;
T_5.4 ;
    %load/v 8, v005D60F0_0, 1;
    %inv 8, 1;
    %load/v 9, v005D6148_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_5.6, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005D61F8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005D6250_0, 0, 1;
    %jmp T_5.7;
T_5.6 ;
    %load/v 8, v005D60F0_0, 1;
    %load/v 9, v005D6148_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_5.8, 8;
    %load/v 8, v005D61F8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005D61F8_0, 0, 8;
    %load/v 8, v005D6250_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005D6250_0, 0, 8;
T_5.8 ;
T_5.7 ;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00593C58;
T_6 ;
    %wait E_00598E98;
    %load/v 8, v005D5DD8_0, 1;
    %jmp/0xz  T_6.0, 8;
    %set/v v005D5F90_0, 0, 1;
    %set/v v005D5FE8_0, 1, 1;
    %jmp T_6.1;
T_6.0 ;
    %load/v 8, v005D5F38_0, 1;
    %jmp/0xz  T_6.2, 8;
    %set/v v005D5F90_0, 1, 1;
    %set/v v005D5FE8_0, 0, 1;
    %jmp T_6.3;
T_6.2 ;
    %load/v 8, v005D5E88_0, 1;
    %load/v 9, v005D5EE0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_6.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005D5F90_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005D5FE8_0, 0, 0;
    %jmp T_6.5;
T_6.4 ;
    %load/v 8, v005D5E88_0, 1;
    %inv 8, 1;
    %load/v 9, v005D5EE0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_6.6, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005D5F90_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005D5FE8_0, 0, 1;
    %jmp T_6.7;
T_6.6 ;
    %load/v 8, v005D5E88_0, 1;
    %load/v 9, v005D5EE0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_6.8, 8;
    %load/v 8, v005D5F90_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005D5F90_0, 0, 8;
    %load/v 8, v005D5FE8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005D5FE8_0, 0, 8;
T_6.8 ;
T_6.7 ;
T_6.5 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_00593BD0;
T_7 ;
    %wait E_00598F18;
    %load/v 8, v005D5B70_0, 1;
    %jmp/0xz  T_7.0, 8;
    %set/v v005D5D28_0, 0, 1;
    %set/v v005D5D80_0, 1, 1;
    %jmp T_7.1;
T_7.0 ;
    %load/v 8, v005D5CD0_0, 1;
    %jmp/0xz  T_7.2, 8;
    %set/v v005D5D28_0, 1, 1;
    %set/v v005D5D80_0, 0, 1;
    %jmp T_7.3;
T_7.2 ;
    %load/v 8, v005D5C20_0, 1;
    %load/v 9, v005D5C78_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_7.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005D5D28_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005D5D80_0, 0, 0;
    %jmp T_7.5;
T_7.4 ;
    %load/v 8, v005D5C20_0, 1;
    %inv 8, 1;
    %load/v 9, v005D5C78_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_7.6, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005D5D28_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005D5D80_0, 0, 1;
    %jmp T_7.7;
T_7.6 ;
    %load/v 8, v005D5C20_0, 1;
    %load/v 9, v005D5C78_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_7.8, 8;
    %load/v 8, v005D5D28_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005D5D28_0, 0, 8;
    %load/v 8, v005D5D80_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005D5D80_0, 0, 8;
T_7.8 ;
T_7.7 ;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00593B48;
T_8 ;
    %wait E_00598FF8;
    %load/v 8, v005D5908_0, 1;
    %jmp/0xz  T_8.0, 8;
    %set/v v005D5AC0_0, 0, 1;
    %set/v v005D5B18_0, 1, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/v 8, v005D5A68_0, 1;
    %jmp/0xz  T_8.2, 8;
    %set/v v005D5AC0_0, 1, 1;
    %set/v v005D5B18_0, 0, 1;
    %jmp T_8.3;
T_8.2 ;
    %load/v 8, v005D59B8_0, 1;
    %load/v 9, v005D5A10_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_8.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005D5AC0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005D5B18_0, 0, 0;
    %jmp T_8.5;
T_8.4 ;
    %load/v 8, v005D59B8_0, 1;
    %inv 8, 1;
    %load/v 9, v005D5A10_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_8.6, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005D5AC0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005D5B18_0, 0, 1;
    %jmp T_8.7;
T_8.6 ;
    %load/v 8, v005D59B8_0, 1;
    %load/v 9, v005D5A10_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_8.8, 8;
    %load/v 8, v005D5AC0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005D5AC0_0, 0, 8;
    %load/v 8, v005D5B18_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005D5B18_0, 0, 8;
T_8.8 ;
T_8.7 ;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_00593928;
T_9 ;
    %set/v v005D6B18_0, 0, 1;
    %set/v v005D6A10_0, 0, 1;
    %vpi_call 3 39 "$display", "bin \011- \011decimal";
    %vpi_call 3 40 "$monitor", "%5b \011- \011%d", v005D6AC0_0, v005D6AC0_0;
    %delay 1, 0;
    %set/v v005D6A10_0, 1, 1;
    %delay 1, 0;
    %set/v v005D6B18_0, 1, 1;
    %delay 310, 0;
    %vpi_call 3 44 "$finish";
    %end;
    .thread T_9;
    .scope S_005939B0;
T_10 ;
    %wait E_00597CF0;
    %load/v 8, v005D6CD0_0, 1;
    %load/v 9, v005D6C78_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_10.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005D6BC8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005D6C20_0, 0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/v 8, v005D6CD0_0, 1;
    %inv 8, 1;
    %load/v 9, v005D6C78_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_10.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005D6BC8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005D6C20_0, 0, 1;
    %jmp T_10.3;
T_10.2 ;
    %load/v 8, v005D6CD0_0, 1;
    %load/v 9, v005D6C78_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_10.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005D6BC8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005D6C20_0, 0, 0;
T_10.4 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00593A38;
T_11 ;
    %wait E_00597C90;
    %load/v 8, v005D6D28_0, 1;
    %jmp/0xz  T_11.0, 8;
    %set/v v005D6E30_0, 0, 1;
    %set/v v005D6E88_0, 1, 1;
    %jmp T_11.1;
T_11.0 ;
    %load/v 8, v005D6DD8_0, 1;
    %jmp/0xz  T_11.2, 8;
    %set/v v005D6E30_0, 1, 1;
    %set/v v005D6E88_0, 0, 1;
    %jmp T_11.3;
T_11.2 ;
    %load/v 8, v005D6EE0_0, 1;
    %jmp/0xz  T_11.4, 8;
    %load/v 8, v005D6E30_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005D6E30_0, 0, 8;
    %load/v 8, v005D6E88_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005D6E88_0, 0, 8;
T_11.4 ;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "./flipflops.v";
    "C:\Users\Oswaldo\Documents\Ciência da Computação - LABORATÓRIO\382175\AQR1\Guia 09\Exercicio0094.v";
    "./clock.v";
