#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5fc35cb8d8c0 .scope module, "processor_verilog_tb" "processor_verilog_tb" 2 6;
 .timescale -9 -12;
v0x5fc35cbfdf70_0 .var "clk", 0 0;
v0x5fc35cbfe030_0 .net "current_state", 2 0, L_0x5fc35cbd6400;  1 drivers
v0x5fc35cbfe0f0_0 .net "data_output", 15 0, L_0x5fc35cbd9450;  1 drivers
o0x7b23ac492698 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x5fc35cbfe1f0_0 .net "pc_output", 15 0, o0x7b23ac492698;  0 drivers
v0x5fc35cbfe2c0_0 .var "reset", 0 0;
E_0x5fc35cb5c480 .event negedge, v0x5fc35cbd1c60_0;
S_0x5fc35cb8e950 .scope module, "uut" "processor_verilog" 2 18, 3 12 0, S_0x5fc35cb8d8c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 16 "data_output";
    .port_info 3 /OUTPUT 3 "current_state_output";
    .port_info 4 /OUTPUT 16 "pc_output";
P_0x5fc35cbd5680 .param/l "S1" 1 3 77, C4<001>;
P_0x5fc35cbd56c0 .param/l "S2" 1 3 78, C4<010>;
P_0x5fc35cbd5700 .param/l "S3" 1 3 79, C4<011>;
P_0x5fc35cbd5740 .param/l "S4" 1 3 80, C4<100>;
P_0x5fc35cbd5780 .param/l "START" 1 3 76, C4<000>;
RS_0x7b23ac491b58 .resolv tri, v0x5fc35cbfc370_0, L_0x5fc35cbfeaa0, L_0x5fc35cc0fff0;
L_0x5fc35cbd9450 .functor BUFZ 16, RS_0x7b23ac491b58, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x5fc35cbd6400 .functor BUFZ 3, v0x5fc35cbfd3c0_0, C4<000>, C4<000>, C4<000>;
v0x5fc35cbfd280_0 .var "alu_read_enable", 0 0;
v0x5fc35cbfd320_0 .net "clk", 0 0, v0x5fc35cbfdf70_0;  1 drivers
v0x5fc35cbfd3c0_0 .var "current_state", 2 0;
v0x5fc35cbfd460_0 .net "current_state_output", 2 0, L_0x5fc35cbd6400;  alias, 1 drivers
v0x5fc35cbfd540_0 .net8 "data_bus", 15 0, RS_0x7b23ac491b58;  3 drivers
v0x5fc35cbfd650_0 .net "data_output", 15 0, L_0x5fc35cbd9450;  alias, 1 drivers
v0x5fc35cbfd730_0 .net "flags_bus", 3 0, v0x5fc35cb8fd90_0;  1 drivers
v0x5fc35cbfd7f0_0 .var "next_state", 2 0;
v0x5fc35cbfd8d0_0 .net "opcode_bus", 15 0, v0x5fc35cbfcd50_0;  1 drivers
v0x5fc35cbfda20_0 .net "operand_bus", 15 0, v0x5fc35cbfcdf0_0;  1 drivers
v0x5fc35cbfdb70_0 .var "pc_enable", 0 0;
v0x5fc35cbfdc10_0 .net "pc_output", 15 0, o0x7b23ac492698;  alias, 0 drivers
v0x5fc35cbfdcd0_0 .var "pc_read_enable", 0 0;
v0x5fc35cbfdd70_0 .var "ram_read_enable", 0 0;
v0x5fc35cbfde40_0 .net "reset", 0 0, v0x5fc35cbfe2c0_0;  1 drivers
E_0x5fc35cb95c10 .event edge, v0x5fc35cbfd3c0_0;
S_0x5fc35cbd2200 .scope module, "alu" "alu_register_verilog" 3 36, 4 8 0, S_0x5fc35cb8e950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 16 "opcode";
    .port_info 3 /INPUT 16 "operand";
    .port_info 4 /OUTPUT 16 "reg_read_data";
    .port_info 5 /INPUT 1 "read_enable";
    .port_info 6 /OUTPUT 4 "alu_flags";
L_0x5fc35cbda370 .functor BUFZ 16, v0x5fc35cbfcdf0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7b23ac448018 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x5fc35cbf9470_0 .net/2u *"_ivl_10", 3 0, L_0x7b23ac448018;  1 drivers
v0x5fc35cbf9570_0 .net *"_ivl_12", 0 0, L_0x5fc35cbfe740;  1 drivers
o0x7b23ac491a98 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x5fc35cbf9630_0 name=_ivl_16
v0x5fc35cbf9720_0 .net *"_ivl_9", 3 0, L_0x5fc35cbfe670;  1 drivers
v0x5fc35cbf9800_0 .net "alu_addr_1", 3 0, L_0x5fc35cbfe360;  1 drivers
v0x5fc35cbf98c0_0 .net "alu_addr_2", 3 0, L_0x5fc35cbfe470;  1 drivers
v0x5fc35cbf9990_0 .net "alu_addr_3", 3 0, L_0x5fc35cbfe560;  1 drivers
v0x5fc35cbf9a60_0 .net "alu_flags", 3 0, v0x5fc35cb8fd90_0;  alias, 1 drivers
v0x5fc35cbf9b30_0 .net "alu_result", 15 0, v0x5fc35cbd65b0_0;  1 drivers
v0x5fc35cbf9c00_0 .net "clk", 0 0, v0x5fc35cbfdf70_0;  alias, 1 drivers
v0x5fc35cbf9ca0_0 .net "final_write_data", 15 0, L_0x5fc35cbfe880;  1 drivers
v0x5fc35cbf9d40_0 .net "opcode", 15 0, v0x5fc35cbfcd50_0;  alias, 1 drivers
v0x5fc35cbf9e30_0 .net "operand", 15 0, v0x5fc35cbfcdf0_0;  alias, 1 drivers
v0x5fc35cbf9f10_0 .net "read_enable", 0 0, v0x5fc35cbfd280_0;  1 drivers
v0x5fc35cbf9fd0_0 .net "reg_a_data", 15 0, L_0x5fc35cc0efb0;  1 drivers
v0x5fc35cbfa0e0_0 .net "reg_b_data", 15 0, L_0x5fc35cc0f5e0;  1 drivers
v0x5fc35cbfa1f0_0 .net "reg_out_port", 15 0, L_0x5fc35cc0fc30;  1 drivers
v0x5fc35cbfa2b0_0 .net8 "reg_read_data", 15 0, RS_0x7b23ac491b58;  alias, 3 drivers
v0x5fc35cbfa370_0 .net "reg_write_data", 15 0, L_0x5fc35cbda370;  1 drivers
v0x5fc35cbfa450_0 .net "reset", 0 0, v0x5fc35cbfe2c0_0;  alias, 1 drivers
L_0x5fc35cbfe360 .part v0x5fc35cbfcdf0_0, 0, 4;
L_0x5fc35cbfe470 .part v0x5fc35cbfcdf0_0, 8, 4;
L_0x5fc35cbfe560 .part v0x5fc35cbfcd50_0, 0, 4;
L_0x5fc35cbfe670 .part v0x5fc35cbfcd50_0, 12, 4;
L_0x5fc35cbfe740 .cmp/eq 4, L_0x5fc35cbfe670, L_0x7b23ac448018;
L_0x5fc35cbfe880 .functor MUXZ 16, L_0x5fc35cbda370, v0x5fc35cbd65b0_0, L_0x5fc35cbfe740, C4<>;
L_0x5fc35cbfeaa0 .functor MUXZ 16, o0x7b23ac491a98, L_0x5fc35cc0fc30, v0x5fc35cbfd280_0, C4<>;
S_0x5fc35cba29b0 .scope module, "alu" "alu_verilog" 4 62, 5 9 0, S_0x5fc35cbd2200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 16 "opcode";
    .port_info 3 /INPUT 16 "a";
    .port_info 4 /INPUT 16 "b";
    .port_info 5 /OUTPUT 16 "c";
    .port_info 6 /OUTPUT 4 "flags";
v0x5fc35cbd9570_0 .net "a", 15 0, L_0x5fc35cc0efb0;  alias, 1 drivers
v0x5fc35cbd9610_0 .net "alu_op_operation", 3 0, L_0x5fc35cc0fe10;  1 drivers
v0x5fc35cbda500_0 .net "alu_op_select", 3 0, L_0x5fc35cc0fd70;  1 drivers
v0x5fc35cbd6510_0 .net "b", 15 0, L_0x5fc35cc0f5e0;  alias, 1 drivers
v0x5fc35cbd65b0_0 .var "c", 15 0;
v0x5fc35cbd1c60_0 .net "clk", 0 0, v0x5fc35cbfdf70_0;  alias, 1 drivers
v0x5fc35cb8fd90_0 .var "flags", 3 0;
v0x5fc35cbf6f30_0 .net "opcode", 15 0, v0x5fc35cbfcd50_0;  alias, 1 drivers
v0x5fc35cbf7010_0 .var "operation_result", 16 0;
v0x5fc35cbf70f0_0 .net "reset", 0 0, v0x5fc35cbfe2c0_0;  alias, 1 drivers
E_0x5fc35cbdc020/0 .event edge, v0x5fc35cbf70f0_0, v0x5fc35cbda500_0, v0x5fc35cbd9610_0, v0x5fc35cbd9570_0;
E_0x5fc35cbdc020/1 .event edge, v0x5fc35cbd6510_0, v0x5fc35cbf7010_0;
E_0x5fc35cbdc020 .event/or E_0x5fc35cbdc020/0, E_0x5fc35cbdc020/1;
L_0x5fc35cc0fd70 .part v0x5fc35cbfcd50_0, 12, 4;
L_0x5fc35cc0fe10 .part v0x5fc35cbfcd50_0, 8, 4;
S_0x5fc35cbf7290 .scope module, "register" "dual_read_register_verilog" 4 49, 6 16 0, S_0x5fc35cbd2200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 16 "opcode";
    .port_info 3 /INPUT 4 "addr_1";
    .port_info 4 /INPUT 4 "addr_2";
    .port_info 5 /INPUT 4 "addr_3";
    .port_info 6 /INPUT 16 "write_data";
    .port_info 7 /OUTPUT 16 "read_data_1";
    .port_info 8 /OUTPUT 16 "read_data_2";
    .port_info 9 /OUTPUT 16 "read_data_reg";
v0x5fc35cbf7560_0 .net *"_ivl_1", 3 0, L_0x5fc35cbfebe0;  1 drivers
L_0x7b23ac4480a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5fc35cbf7660_0 .net *"_ivl_11", 1 0, L_0x7b23ac4480a8;  1 drivers
L_0x7b23ac4480f0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5fc35cbf7740_0 .net/2u *"_ivl_12", 15 0, L_0x7b23ac4480f0;  1 drivers
v0x5fc35cbf7800_0 .net *"_ivl_17", 3 0, L_0x5fc35cc0f140;  1 drivers
L_0x7b23ac448138 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x5fc35cbf78e0_0 .net/2u *"_ivl_18", 3 0, L_0x7b23ac448138;  1 drivers
L_0x7b23ac448060 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x5fc35cbf7a10_0 .net/2u *"_ivl_2", 3 0, L_0x7b23ac448060;  1 drivers
v0x5fc35cbf7af0_0 .net *"_ivl_20", 0 0, L_0x5fc35cc0f270;  1 drivers
v0x5fc35cbf7bb0_0 .net *"_ivl_22", 15 0, L_0x5fc35cc0f3b0;  1 drivers
v0x5fc35cbf7c90_0 .net *"_ivl_24", 5 0, L_0x5fc35cc0f4a0;  1 drivers
L_0x7b23ac448180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5fc35cbf7d70_0 .net *"_ivl_27", 1 0, L_0x7b23ac448180;  1 drivers
L_0x7b23ac4481c8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5fc35cbf7e50_0 .net/2u *"_ivl_28", 15 0, L_0x7b23ac4481c8;  1 drivers
v0x5fc35cbf7f30_0 .net *"_ivl_33", 7 0, L_0x5fc35cc0f780;  1 drivers
L_0x7b23ac448210 .functor BUFT 1, C4<00100010>, C4<0>, C4<0>, C4<0>;
v0x5fc35cbf8010_0 .net/2u *"_ivl_34", 7 0, L_0x7b23ac448210;  1 drivers
v0x5fc35cbf80f0_0 .net *"_ivl_36", 0 0, L_0x5fc35cc0f820;  1 drivers
v0x5fc35cbf81b0_0 .net *"_ivl_38", 15 0, L_0x5fc35cc0f9d0;  1 drivers
v0x5fc35cbf8290_0 .net *"_ivl_4", 0 0, L_0x5fc35cbfec80;  1 drivers
v0x5fc35cbf8350_0 .net *"_ivl_40", 5 0, L_0x5fc35cc0fa70;  1 drivers
L_0x7b23ac448258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5fc35cbf8430_0 .net *"_ivl_43", 1 0, L_0x7b23ac448258;  1 drivers
L_0x7b23ac4482a0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5fc35cbf8510_0 .net/2u *"_ivl_44", 15 0, L_0x7b23ac4482a0;  1 drivers
v0x5fc35cbf85f0_0 .net *"_ivl_6", 15 0, L_0x5fc35cbfedc0;  1 drivers
v0x5fc35cbf86d0_0 .net *"_ivl_8", 5 0, L_0x5fc35cbfee60;  1 drivers
v0x5fc35cbf87b0_0 .net "addr_1", 3 0, L_0x5fc35cbfe360;  alias, 1 drivers
v0x5fc35cbf8890_0 .net "addr_2", 3 0, L_0x5fc35cbfe470;  alias, 1 drivers
v0x5fc35cbf8970_0 .net "addr_3", 3 0, L_0x5fc35cbfe560;  alias, 1 drivers
v0x5fc35cbf8a50_0 .net "clk", 0 0, v0x5fc35cbfdf70_0;  alias, 1 drivers
v0x5fc35cbf8af0_0 .var/i "i", 31 0;
v0x5fc35cbf8bb0_0 .net "opcode", 15 0, v0x5fc35cbfcd50_0;  alias, 1 drivers
v0x5fc35cbf8c70_0 .net "read_data_1", 15 0, L_0x5fc35cc0efb0;  alias, 1 drivers
v0x5fc35cbf8d10_0 .net "read_data_2", 15 0, L_0x5fc35cc0f5e0;  alias, 1 drivers
v0x5fc35cbf8db0_0 .net "read_data_reg", 15 0, L_0x5fc35cc0fc30;  alias, 1 drivers
v0x5fc35cbf8e70 .array "registers", 15 0, 15 0;
v0x5fc35cbf8f30_0 .net "reset", 0 0, v0x5fc35cbfe2c0_0;  alias, 1 drivers
v0x5fc35cbf9000_0 .net "write_data", 15 0, L_0x5fc35cbfe880;  alias, 1 drivers
E_0x5fc35cbdb630 .event posedge, v0x5fc35cbf70f0_0, v0x5fc35cbd1c60_0;
L_0x5fc35cbfebe0 .part v0x5fc35cbfcd50_0, 12, 4;
L_0x5fc35cbfec80 .cmp/eq 4, L_0x5fc35cbfebe0, L_0x7b23ac448060;
L_0x5fc35cbfedc0 .array/port v0x5fc35cbf8e70, L_0x5fc35cbfee60;
L_0x5fc35cbfee60 .concat [ 4 2 0 0], L_0x5fc35cbfe360, L_0x7b23ac4480a8;
L_0x5fc35cc0efb0 .functor MUXZ 16, L_0x7b23ac4480f0, L_0x5fc35cbfedc0, L_0x5fc35cbfec80, C4<>;
L_0x5fc35cc0f140 .part v0x5fc35cbfcd50_0, 12, 4;
L_0x5fc35cc0f270 .cmp/eq 4, L_0x5fc35cc0f140, L_0x7b23ac448138;
L_0x5fc35cc0f3b0 .array/port v0x5fc35cbf8e70, L_0x5fc35cc0f4a0;
L_0x5fc35cc0f4a0 .concat [ 4 2 0 0], L_0x5fc35cbfe470, L_0x7b23ac448180;
L_0x5fc35cc0f5e0 .functor MUXZ 16, L_0x7b23ac4481c8, L_0x5fc35cc0f3b0, L_0x5fc35cc0f270, C4<>;
L_0x5fc35cc0f780 .part v0x5fc35cbfcd50_0, 8, 8;
L_0x5fc35cc0f820 .cmp/eq 8, L_0x5fc35cc0f780, L_0x7b23ac448210;
L_0x5fc35cc0f9d0 .array/port v0x5fc35cbf8e70, L_0x5fc35cc0fa70;
L_0x5fc35cc0fa70 .concat [ 4 2 0 0], L_0x5fc35cbfe560, L_0x7b23ac448258;
L_0x5fc35cc0fc30 .functor MUXZ 16, L_0x7b23ac4482a0, L_0x5fc35cc0f9d0, L_0x5fc35cc0f820, C4<>;
S_0x5fc35cbfa620 .scope module, "pc" "pc_verilog" 3 46, 7 9 0, S_0x5fc35cb8e950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "pc_enable";
    .port_info 3 /INPUT 16 "opcode";
    .port_info 4 /INPUT 16 "operand";
    .port_info 5 /INPUT 4 "flags";
    .port_info 6 /INPUT 1 "read_enable";
    .port_info 7 /OUTPUT 16 "pc";
    .port_info 8 /OUTPUT 16 "pc_debug_output";
P_0x5fc35cbfa820 .param/l "PC_JMP" 1 7 21, C4<0000>;
P_0x5fc35cbfa860 .param/l "PC_JMPC" 1 7 22, C4<0001>;
P_0x5fc35cbfa8a0 .param/l "PC_JMPC_REL" 1 7 25, C4<0100>;
P_0x5fc35cbfa8e0 .param/l "PC_JMPZ" 1 7 23, C4<0010>;
P_0x5fc35cbfa920 .param/l "PC_JMPZ_REL" 1 7 26, C4<0101>;
P_0x5fc35cbfa960 .param/l "PC_JMP_REL" 1 7 24, C4<0011>;
L_0x5fc35cc0f960 .functor BUFZ 16, v0x5fc35cbfb5e0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
o0x7b23ac491d08 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x5fc35cbfada0_0 name=_ivl_4
v0x5fc35cbfaea0_0 .net "clk", 0 0, v0x5fc35cbfdf70_0;  alias, 1 drivers
v0x5fc35cbfaf60_0 .net "flags", 3 0, v0x5fc35cb8fd90_0;  alias, 1 drivers
v0x5fc35cbfb050_0 .net "opcode", 15 0, v0x5fc35cbfcd50_0;  alias, 1 drivers
v0x5fc35cbfb0f0_0 .net "operand", 15 0, v0x5fc35cbfcdf0_0;  alias, 1 drivers
v0x5fc35cbfb200_0 .net8 "pc", 15 0, RS_0x7b23ac491b58;  alias, 3 drivers
v0x5fc35cbfb2a0_0 .net "pc_debug_output", 15 0, L_0x5fc35cc0f960;  1 drivers
v0x5fc35cbfb360_0 .net "pc_enable", 0 0, v0x5fc35cbfdb70_0;  1 drivers
v0x5fc35cbfb420_0 .net "pc_op_operation", 3 0, L_0x5fc35cc0ff50;  1 drivers
v0x5fc35cbfb500_0 .net "pc_op_select", 3 0, L_0x5fc35cc0feb0;  1 drivers
v0x5fc35cbfb5e0_0 .var "pc_register", 15 0;
v0x5fc35cbfb6c0_0 .net "read_enable", 0 0, v0x5fc35cbfdcd0_0;  1 drivers
v0x5fc35cbfb780_0 .net "reset", 0 0, v0x5fc35cbfe2c0_0;  alias, 1 drivers
E_0x5fc35cb7fa50 .event posedge, v0x5fc35cbd1c60_0;
L_0x5fc35cc0feb0 .part v0x5fc35cbfcd50_0, 12, 4;
L_0x5fc35cc0ff50 .part v0x5fc35cbfcd50_0, 8, 4;
L_0x5fc35cc0fff0 .functor MUXZ 16, o0x7b23ac491d08, v0x5fc35cbfb5e0_0, v0x5fc35cbfdcd0_0, C4<>;
S_0x5fc35cbfb940 .scope module, "ram" "ram_verilog" 3 57, 8 9 0, S_0x5fc35cb8e950;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 16 "opcode";
    .port_info 3 /INPUT 16 "operand";
    .port_info 4 /INPUT 16 "write_data";
    .port_info 5 /INPUT 1 "read_enable";
    .port_info 6 /OUTPUT 16 "read_data";
P_0x5fc35cbfbad0 .param/l "RAM_READ" 1 8 20, C4<0010>;
P_0x5fc35cbfbb10 .param/l "RAM_WRITE" 1 8 19, C4<0001>;
v0x5fc35cbfbcf0_0 .net "addr", 7 0, L_0x5fc35cc10480;  1 drivers
v0x5fc35cbfbdd0_0 .net "clk", 0 0, v0x5fc35cbfdf70_0;  alias, 1 drivers
v0x5fc35cbfbf20_0 .net "opcode", 15 0, v0x5fc35cbfcd50_0;  alias, 1 drivers
v0x5fc35cbfc050_0 .net "operand", 15 0, v0x5fc35cbfcdf0_0;  alias, 1 drivers
v0x5fc35cbfc0f0 .array "ram_array", 0 15, 0 7;
v0x5fc35cbfc1b0_0 .net "ram_op_operation", 3 0, L_0x5fc35cc103e0;  1 drivers
v0x5fc35cbfc290_0 .net "ram_op_select", 3 0, L_0x5fc35cc10130;  1 drivers
v0x5fc35cbfc370_0 .var "read_data", 15 0;
v0x5fc35cbfc480_0 .net "read_enable", 0 0, v0x5fc35cbfdd70_0;  1 drivers
v0x5fc35cbfc5d0_0 .net "reset", 0 0, v0x5fc35cbfe2c0_0;  alias, 1 drivers
v0x5fc35cbfc700_0 .net8 "write_data", 15 0, RS_0x7b23ac491b58;  alias, 3 drivers
L_0x5fc35cc10130 .part v0x5fc35cbfcd50_0, 12, 4;
L_0x5fc35cc103e0 .part v0x5fc35cbfcd50_0, 8, 4;
L_0x5fc35cc10480 .part v0x5fc35cbfcdf0_0, 0, 8;
S_0x5fc35cbfc8a0 .scope module, "rom" "rom_verilog" 3 67, 9 10 0, S_0x5fc35cb8e950;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "addr";
    .port_info 1 /OUTPUT 16 "read_opcode";
    .port_info 2 /OUTPUT 16 "read_operand";
v0x5fc35cbfcb00_0 .net8 "addr", 15 0, RS_0x7b23ac491b58;  alias, 3 drivers
v0x5fc35cbfcc70_0 .var/i "i", 31 0;
v0x5fc35cbfcd50_0 .var "read_opcode", 15 0;
v0x5fc35cbfcdf0_0 .var "read_operand", 15 0;
v0x5fc35cbfceb0 .array "rom_array", 15 0, 31 0;
v0x5fc35cbfceb0_0 .array/port v0x5fc35cbfceb0, 0;
v0x5fc35cbfceb0_1 .array/port v0x5fc35cbfceb0, 1;
v0x5fc35cbfceb0_2 .array/port v0x5fc35cbfceb0, 2;
E_0x5fc35cbbab30/0 .event edge, v0x5fc35cbfa2b0_0, v0x5fc35cbfceb0_0, v0x5fc35cbfceb0_1, v0x5fc35cbfceb0_2;
v0x5fc35cbfceb0_3 .array/port v0x5fc35cbfceb0, 3;
v0x5fc35cbfceb0_4 .array/port v0x5fc35cbfceb0, 4;
v0x5fc35cbfceb0_5 .array/port v0x5fc35cbfceb0, 5;
v0x5fc35cbfceb0_6 .array/port v0x5fc35cbfceb0, 6;
E_0x5fc35cbbab30/1 .event edge, v0x5fc35cbfceb0_3, v0x5fc35cbfceb0_4, v0x5fc35cbfceb0_5, v0x5fc35cbfceb0_6;
v0x5fc35cbfceb0_7 .array/port v0x5fc35cbfceb0, 7;
v0x5fc35cbfceb0_8 .array/port v0x5fc35cbfceb0, 8;
v0x5fc35cbfceb0_9 .array/port v0x5fc35cbfceb0, 9;
v0x5fc35cbfceb0_10 .array/port v0x5fc35cbfceb0, 10;
E_0x5fc35cbbab30/2 .event edge, v0x5fc35cbfceb0_7, v0x5fc35cbfceb0_8, v0x5fc35cbfceb0_9, v0x5fc35cbfceb0_10;
v0x5fc35cbfceb0_11 .array/port v0x5fc35cbfceb0, 11;
v0x5fc35cbfceb0_12 .array/port v0x5fc35cbfceb0, 12;
v0x5fc35cbfceb0_13 .array/port v0x5fc35cbfceb0, 13;
v0x5fc35cbfceb0_14 .array/port v0x5fc35cbfceb0, 14;
E_0x5fc35cbbab30/3 .event edge, v0x5fc35cbfceb0_11, v0x5fc35cbfceb0_12, v0x5fc35cbfceb0_13, v0x5fc35cbfceb0_14;
v0x5fc35cbfceb0_15 .array/port v0x5fc35cbfceb0, 15;
E_0x5fc35cbbab30/4 .event edge, v0x5fc35cbfceb0_15;
E_0x5fc35cbbab30 .event/or E_0x5fc35cbbab30/0, E_0x5fc35cbbab30/1, E_0x5fc35cbbab30/2, E_0x5fc35cbbab30/3, E_0x5fc35cbbab30/4;
    .scope S_0x5fc35cbf7290;
T_0 ;
    %wait E_0x5fc35cbdb630;
    %load/vec4 v0x5fc35cbf8f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5fc35cbf8af0_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x5fc35cbf8af0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x5fc35cbf8af0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5fc35cbf8e70, 0, 4;
    %load/vec4 v0x5fc35cbf8af0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5fc35cbf8af0_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5fc35cbf8bb0_0;
    %parti/s 4, 12, 5;
    %cmpi/e 1, 0, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x5fc35cbf8bb0_0;
    %parti/s 8, 8, 5;
    %cmpi/e 33, 0, 8;
    %flag_or 4, 8;
    %jmp/0xz  T_0.4, 4;
    %load/vec4 v0x5fc35cbf9000_0;
    %load/vec4 v0x5fc35cbf8970_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5fc35cbf8e70, 0, 4;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5fc35cba29b0;
T_1 ;
    %wait E_0x5fc35cbdc020;
    %load/vec4 v0x5fc35cbf70f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5fc35cbd65b0_0, 0, 16;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5fc35cb8fd90_0, 0, 4;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x5fc35cbf7010_0, 0, 17;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5fc35cbda500_0;
    %load/vec4 v0x5fc35cbd9610_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 8;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 8;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 8;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 8;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 8;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 8;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 8;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x5fc35cbf7010_0, 0, 17;
    %jmp T_1.12;
T_1.2 ;
    %load/vec4 v0x5fc35cbd9570_0;
    %pad/u 17;
    %load/vec4 v0x5fc35cbd6510_0;
    %pad/u 17;
    %add;
    %store/vec4 v0x5fc35cbf7010_0, 0, 17;
    %jmp T_1.12;
T_1.3 ;
    %load/vec4 v0x5fc35cbd9570_0;
    %pad/u 17;
    %load/vec4 v0x5fc35cbd6510_0;
    %pad/u 17;
    %sub;
    %store/vec4 v0x5fc35cbf7010_0, 0, 17;
    %jmp T_1.12;
T_1.4 ;
    %load/vec4 v0x5fc35cbd9570_0;
    %pad/u 17;
    %load/vec4 v0x5fc35cbd6510_0;
    %pad/u 17;
    %and;
    %store/vec4 v0x5fc35cbf7010_0, 0, 17;
    %jmp T_1.12;
T_1.5 ;
    %load/vec4 v0x5fc35cbd9570_0;
    %pad/u 17;
    %load/vec4 v0x5fc35cbd6510_0;
    %pad/u 17;
    %or;
    %store/vec4 v0x5fc35cbf7010_0, 0, 17;
    %jmp T_1.12;
T_1.6 ;
    %load/vec4 v0x5fc35cbd9570_0;
    %pad/u 17;
    %load/vec4 v0x5fc35cbd6510_0;
    %pad/u 17;
    %xor;
    %store/vec4 v0x5fc35cbf7010_0, 0, 17;
    %jmp T_1.12;
T_1.7 ;
    %load/vec4 v0x5fc35cbd9570_0;
    %pad/u 17;
    %inv;
    %store/vec4 v0x5fc35cbf7010_0, 0, 17;
    %jmp T_1.12;
T_1.8 ;
    %load/vec4 v0x5fc35cbd9570_0;
    %pad/u 17;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5fc35cbf7010_0, 0, 17;
    %jmp T_1.12;
T_1.9 ;
    %load/vec4 v0x5fc35cbd9570_0;
    %pad/u 17;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x5fc35cbf7010_0, 0, 17;
    %jmp T_1.12;
T_1.10 ;
    %load/vec4 v0x5fc35cbd9570_0;
    %pad/u 17;
    %load/vec4 v0x5fc35cbd6510_0;
    %pad/u 17;
    %mul;
    %store/vec4 v0x5fc35cbf7010_0, 0, 17;
    %jmp T_1.12;
T_1.12 ;
    %pop/vec4 1;
    %load/vec4 v0x5fc35cbf7010_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0x5fc35cbd65b0_0, 0, 16;
    %load/vec4 v0x5fc35cbda500_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_1.13, 4;
    %load/vec4 v0x5fc35cbf7010_0;
    %parti/s 16, 0, 2;
    %cmpi/e 0, 0, 16;
    %flag_mov 8, 4;
    %jmp/0 T_1.15, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_1.16, 8;
T_1.15 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_1.16, 8;
 ; End of false expr.
    %blend;
T_1.16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5fc35cb8fd90_0, 4, 1;
    %load/vec4 v0x5fc35cbf7010_0;
    %parti/s 1, 16, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5fc35cb8fd90_0, 4, 1;
T_1.13 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x5fc35cbfa620;
T_2 ;
    %wait E_0x5fc35cb7fa50;
    %load/vec4 v0x5fc35cbfb780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5fc35cbfb5e0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5fc35cbfb500_0;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v0x5fc35cbfb420_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %load/vec4 v0x5fc35cbfb5e0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x5fc35cbfb5e0_0, 0;
    %jmp T_2.11;
T_2.4 ;
    %load/vec4 v0x5fc35cbfb0f0_0;
    %assign/vec4 v0x5fc35cbfb5e0_0, 0;
    %jmp T_2.11;
T_2.5 ;
    %load/vec4 v0x5fc35cbfaf60_0;
    %parti/s 1, 1, 2;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_2.12, 8;
    %load/vec4 v0x5fc35cbfb0f0_0;
    %jmp/1 T_2.13, 8;
T_2.12 ; End of true expr.
    %load/vec4 v0x5fc35cbfb5e0_0;
    %addi 1, 0, 16;
    %jmp/0 T_2.13, 8;
 ; End of false expr.
    %blend;
T_2.13;
    %assign/vec4 v0x5fc35cbfb5e0_0, 0;
    %jmp T_2.11;
T_2.6 ;
    %load/vec4 v0x5fc35cbfaf60_0;
    %parti/s 1, 0, 2;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_2.14, 8;
    %load/vec4 v0x5fc35cbfb0f0_0;
    %jmp/1 T_2.15, 8;
T_2.14 ; End of true expr.
    %load/vec4 v0x5fc35cbfb5e0_0;
    %addi 1, 0, 16;
    %jmp/0 T_2.15, 8;
 ; End of false expr.
    %blend;
T_2.15;
    %assign/vec4 v0x5fc35cbfb5e0_0, 0;
    %jmp T_2.11;
T_2.7 ;
    %load/vec4 v0x5fc35cbfb5e0_0;
    %load/vec4 v0x5fc35cbfb0f0_0;
    %add;
    %assign/vec4 v0x5fc35cbfb5e0_0, 0;
    %jmp T_2.11;
T_2.8 ;
    %load/vec4 v0x5fc35cbfaf60_0;
    %parti/s 1, 1, 2;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_2.16, 8;
    %load/vec4 v0x5fc35cbfb5e0_0;
    %load/vec4 v0x5fc35cbfb0f0_0;
    %add;
    %jmp/1 T_2.17, 8;
T_2.16 ; End of true expr.
    %load/vec4 v0x5fc35cbfb5e0_0;
    %addi 1, 0, 16;
    %jmp/0 T_2.17, 8;
 ; End of false expr.
    %blend;
T_2.17;
    %assign/vec4 v0x5fc35cbfb5e0_0, 0;
    %jmp T_2.11;
T_2.9 ;
    %load/vec4 v0x5fc35cbfaf60_0;
    %parti/s 1, 0, 2;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_2.18, 8;
    %load/vec4 v0x5fc35cbfb5e0_0;
    %load/vec4 v0x5fc35cbfb0f0_0;
    %add;
    %jmp/1 T_2.19, 8;
T_2.18 ; End of true expr.
    %load/vec4 v0x5fc35cbfb5e0_0;
    %addi 1, 0, 16;
    %jmp/0 T_2.19, 8;
 ; End of false expr.
    %blend;
T_2.19;
    %assign/vec4 v0x5fc35cbfb5e0_0, 0;
    %jmp T_2.11;
T_2.11 ;
    %pop/vec4 1;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x5fc35cbfb5e0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x5fc35cbfb5e0_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5fc35cbfb940;
T_3 ;
    %wait E_0x5fc35cbdb630;
    %load/vec4 v0x5fc35cbfc290_0;
    %load/vec4 v0x5fc35cbfc1b0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 65, 0, 8;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 66, 0, 8;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %pushi/vec4 0, 65535, 16;
    %assign/vec4 v0x5fc35cbfc370_0, 0;
    %jmp T_3.3;
T_3.0 ;
    %load/vec4 v0x5fc35cbfc700_0;
    %pad/u 8;
    %ix/getv 3, v0x5fc35cbfbcf0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5fc35cbfc0f0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5fc35cbfc370_0, 0;
    %jmp T_3.3;
T_3.1 ;
    %load/vec4 v0x5fc35cbfc480_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.4, 8;
    %ix/getv 4, v0x5fc35cbfbcf0_0;
    %load/vec4a v0x5fc35cbfc0f0, 4;
    %pad/u 16;
    %jmp/1 T_3.5, 8;
T_3.4 ; End of true expr.
    %pushi/vec4 0, 65535, 16;
    %jmp/0 T_3.5, 8;
 ; End of false expr.
    %blend;
T_3.5;
    %assign/vec4 v0x5fc35cbfc370_0, 0;
    %jmp T_3.3;
T_3.3 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5fc35cbfc8a0;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5fc35cbfcc70_0, 0, 32;
T_4.0 ;
    %load/vec4 v0x5fc35cbfcc70_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_4.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x5fc35cbfcc70_0;
    %store/vec4a v0x5fc35cbfceb0, 4, 0;
    %load/vec4 v0x5fc35cbfcc70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5fc35cbfcc70_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %vpi_call 9 26 "$readmemh", "program.mem", v0x5fc35cbfceb0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x5fc35cbfc8a0;
T_5 ;
    %wait E_0x5fc35cbbab30;
    %ix/getv 4, v0x5fc35cbfcb00_0;
    %load/vec4a v0x5fc35cbfceb0, 4;
    %parti/s 16, 16, 6;
    %store/vec4 v0x5fc35cbfcd50_0, 0, 16;
    %ix/getv 4, v0x5fc35cbfcb00_0;
    %load/vec4a v0x5fc35cbfceb0, 4;
    %parti/s 16, 0, 2;
    %store/vec4 v0x5fc35cbfcdf0_0, 0, 16;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5fc35cb8e950;
T_6 ;
    %wait E_0x5fc35cbdb630;
    %load/vec4 v0x5fc35cbfde40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5fc35cbfd3c0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5fc35cbfd7f0_0;
    %assign/vec4 v0x5fc35cbfd3c0_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5fc35cb8e950;
T_7 ;
    %wait E_0x5fc35cb95c10;
    %load/vec4 v0x5fc35cbfd3c0_0;
    %store/vec4 v0x5fc35cbfd7f0_0, 0, 3;
    %load/vec4 v0x5fc35cbfd3c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5fc35cbfd7f0_0, 0, 3;
    %jmp T_7.6;
T_7.0 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5fc35cbfd7f0_0, 0, 3;
    %jmp T_7.6;
T_7.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5fc35cbfd7f0_0, 0, 3;
    %jmp T_7.6;
T_7.2 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5fc35cbfd7f0_0, 0, 3;
    %jmp T_7.6;
T_7.3 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5fc35cbfd7f0_0, 0, 3;
    %jmp T_7.6;
T_7.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5fc35cbfd7f0_0, 0, 3;
    %jmp T_7.6;
T_7.6 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5fc35cb8e950;
T_8 ;
    %wait E_0x5fc35cb95c10;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5fc35cbfdcd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5fc35cbfdb70_0, 0, 1;
    %load/vec4 v0x5fc35cbfd3c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %jmp T_8.5;
T_8.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5fc35cbfdcd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5fc35cbfdb70_0, 0, 1;
    %jmp T_8.5;
T_8.1 ;
    %jmp T_8.5;
T_8.2 ;
    %jmp T_8.5;
T_8.3 ;
    %jmp T_8.5;
T_8.4 ;
    %jmp T_8.5;
T_8.5 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x5fc35cb8d8c0;
T_9 ;
    %delay 5000, 0;
    %load/vec4 v0x5fc35cbfdf70_0;
    %inv;
    %store/vec4 v0x5fc35cbfdf70_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5fc35cb8d8c0;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5fc35cbfdf70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5fc35cbfe2c0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5fc35cbfe2c0_0, 0, 1;
    %wait E_0x5fc35cb5c480;
    %delay 100000, 0;
    %vpi_call 2 41 "$display", "Simulation finished." {0 0 0};
    %vpi_call 2 42 "$finish" {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x5fc35cb8d8c0;
T_11 ;
    %vpi_call 2 47 "$monitor", "Time=%t | PC=%h | STATE=%h | Data bus value=%h", $time, v0x5fc35cbfe1f0_0, v0x5fc35cbfe030_0, v0x5fc35cbfe0f0_0 {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "processor_verilog_tb.v";
    "processor_verilog.v";
    "alu_register_verilog.v";
    "alu_verilog.v";
    "dual_read_register_verilog.v";
    "pc_verilog.v";
    "ram_verilog.v";
    "rom_verilog.v";
