# TCL File Generated by Component Editor 11.1sp2
# Sun Oct 29 19:00:11 PDT 2017
# DO NOT MODIFY


# +-----------------------------------
# | 
# | VGA_NIOS_CTRL "Binary_VGA_Controller_IF" v1.0
# | David Wei 2017.10.29.19:00:11
# | 
# | 
# | C:/Users/Administrator/OneDrive/fpga/altera/My_VGA/ip/TERASIC_Binary_VGA_Controller/hdl/VGA_NIOS_CTRL.v
# | 
# |    ./VGA_NIOS_CTRL.v syn
# |    ./VGA_OSD_RAM.v syn, sim
# |    ./VGA_Controller.v syn, sim
# |    ./Img_RAM.v syn, sim
# | 
# +-----------------------------------

# +-----------------------------------
# | request TCL package from ACDS 11.0
# | 
package require -exact sopc 11.0
# | 
# +-----------------------------------

# +-----------------------------------
# | module VGA_NIOS_CTRL
# | 
set_module_property DESCRIPTION ""
set_module_property NAME VGA_NIOS_CTRL
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property GROUP "Terasic Technologies Inc./DE2_115"
set_module_property AUTHOR "David Wei"
set_module_property DISPLAY_NAME Binary_VGA_Controller_IF
set_module_property TOP_LEVEL_HDL_FILE VGA_NIOS_CTRL.v
set_module_property TOP_LEVEL_HDL_MODULE VGA_NIOS_CTRL
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property ANALYZE_HDL TRUE
set_module_property STATIC_TOP_LEVEL_MODULE_NAME ""
set_module_property FIX_110_VIP_PATH false
# | 
# +-----------------------------------

# +-----------------------------------
# | files
# | 
add_file VGA_NIOS_CTRL.v SYNTHESIS
add_file VGA_OSD_RAM.v {SYNTHESIS SIMULATION}
add_file VGA_Controller.v {SYNTHESIS SIMULATION}
add_file Img_RAM.v {SYNTHESIS SIMULATION}
# | 
# +-----------------------------------

# +-----------------------------------
# | parameters
# | 
add_parameter RAM_SIZE INTEGER 307200 ""
set_parameter_property RAM_SIZE DEFAULT_VALUE 307200
set_parameter_property RAM_SIZE DISPLAY_NAME RAM_SIZE
set_parameter_property RAM_SIZE TYPE INTEGER
set_parameter_property RAM_SIZE UNITS None
set_parameter_property RAM_SIZE ALLOWED_RANGES -2147483648:2147483647
set_parameter_property RAM_SIZE DESCRIPTION ""
set_parameter_property RAM_SIZE AFFECTS_GENERATION false
set_parameter_property RAM_SIZE HDL_PARAMETER true
# | 
# +-----------------------------------

# +-----------------------------------
# | display items
# | 
# | 
# +-----------------------------------

# +-----------------------------------
# | connection point s1_clock
# | 
add_interface s1_clock clock end
set_interface_property s1_clock clockRate 0

set_interface_property s1_clock ENABLED true

add_interface_port s1_clock avs_s1_clk_iCLK clk Input 1
# | 
# +-----------------------------------

# +-----------------------------------
# | connection point s1_clock_reset
# | 
add_interface s1_clock_reset reset end
set_interface_property s1_clock_reset associatedClock s1_clock
set_interface_property s1_clock_reset synchronousEdges DEASSERT

set_interface_property s1_clock_reset ENABLED true

add_interface_port s1_clock_reset avs_s1_reset_n_iRST_N reset_n Input 1
# | 
# +-----------------------------------

# +-----------------------------------
# | connection point global_signals_export
# | 
add_interface global_signals_export conduit end

set_interface_property global_signals_export ENABLED true

add_interface_port global_signals_export avs_s1_export_VGA_R export Output 10
add_interface_port global_signals_export avs_s1_export_VGA_G export Output 10
add_interface_port global_signals_export avs_s1_export_VGA_B export Output 10
add_interface_port global_signals_export avs_s1_export_VGA_HS export Output 1
add_interface_port global_signals_export avs_s1_export_VGA_VS export Output 1
add_interface_port global_signals_export avs_s1_export_VGA_SYNC export Output 1
add_interface_port global_signals_export avs_s1_export_VGA_BLANK export Output 1
add_interface_port global_signals_export avs_s1_export_VGA_CLK export Output 1
add_interface_port global_signals_export avs_s1_export_iCLK_25 export Input 1
# | 
# +-----------------------------------

# +-----------------------------------
# | connection point s1
# | 
add_interface s1 avalon end
set_interface_property s1 addressAlignment NATIVE
set_interface_property s1 addressUnits WORDS
set_interface_property s1 associatedClock s1_clock
set_interface_property s1 associatedReset s1_clock_reset
set_interface_property s1 bitsPerSymbol 8
set_interface_property s1 burstOnBurstBoundariesOnly false
set_interface_property s1 burstcountUnits WORDS
set_interface_property s1 explicitAddressSpan 0
set_interface_property s1 holdTime 0
set_interface_property s1 linewrapBursts false
set_interface_property s1 maximumPendingReadTransactions 0
set_interface_property s1 readLatency 0
set_interface_property s1 readWaitStates 0
set_interface_property s1 readWaitTime 0
set_interface_property s1 setupTime 0
set_interface_property s1 timingUnits Cycles
set_interface_property s1 writeWaitTime 0

set_interface_property s1 ENABLED true

add_interface_port s1 avs_s1_writedata_iDATA writedata Input 16
add_interface_port s1 avs_s1_readdata_oDATA readdata Output 16
add_interface_port s1 avs_s1_address_iADDR address Input 19
add_interface_port s1 avs_s1_write_iWR write Input 1
add_interface_port s1 avs_s1_read_iRD read Input 1
add_interface_port s1 avs_s1_chipselect_iCS chipselect Input 1
# | 
# +-----------------------------------
