<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="SNUBoard.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="FA_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="HA_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SNU_Board.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="SNU_Board.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="SNU_Board.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="SNU_Board.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="SNU_Board.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SNU_Board_Simulate_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="SNU_Board_Simulate_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="SNU_Board_Simulate_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SNU_Board_Simulate_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="SNU_Board_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SNU_Board_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1588158897" xil_pn:name="TRANEXT_compLibraries_FPGA" xil_pn:prop_ck="6722788503651541364" xil_pn:start_ts="1588158896">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1588156325" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1588156325">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1588159217" xil_pn:in_ck="-8847771987332970880" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1588159217">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="FA.v"/>
      <outfile xil_pn:name="FullAdder.v"/>
      <outfile xil_pn:name="HA.v"/>
      <outfile xil_pn:name="HalfAdder.v"/>
      <outfile xil_pn:name="SNU_Board.v"/>
      <outfile xil_pn:name="SNU_Board_Simulate.v"/>
      <outfile xil_pn:name="bcd.v"/>
    </transform>
    <transform xil_pn:end_ts="1588159252" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-6472709162910191849" xil_pn:start_ts="1588159252">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1588159252" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-5191305824362478721" xil_pn:start_ts="1588159252">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1588156331" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-1387969609542071496" xil_pn:start_ts="1588156331">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1588159217" xil_pn:in_ck="-8847771987332970880" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1588159217">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="FA.v"/>
      <outfile xil_pn:name="FullAdder.v"/>
      <outfile xil_pn:name="HA.v"/>
      <outfile xil_pn:name="HalfAdder.v"/>
      <outfile xil_pn:name="SNU_Board.v"/>
      <outfile xil_pn:name="SNU_Board_Simulate.v"/>
      <outfile xil_pn:name="bcd.v"/>
    </transform>
    <transform xil_pn:end_ts="1588159256" xil_pn:in_ck="-8847771987332970880" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-4132369491287142517" xil_pn:start_ts="1588159252">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="SNU_Board_Simulate_beh.prj"/>
      <outfile xil_pn:name="SNU_Board_Simulate_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1588159256" xil_pn:in_ck="-8568221635928522391" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-3061574747215803314" xil_pn:start_ts="1588159256">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="SNU_Board_Simulate_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
  </transforms>

</generated_project>
