# Structura88-MyFirstALU
This project implements a resource-optimized 8-bit Arithmetic Logic Unit (ALU) using System Verilog The design focuses on structural modularity and gate-level efficiency, adhering to strict architectural constraints that prohibit high-level behavioral modeling.
