# Copyright (C) 1991-2012 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.

# Quartus II 32-bit Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition
# File: /home/alumno/Descargas/CPUFinal/palaplaca/output_files/palaplaca.csv
# Generated on: Thu May 19 13:21:37 2016

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus II software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Differential Pair
clk,Input,PIN_L1,2,B2_N1,PIN_L1,,,,
display1[6],Output,PIN_E2,2,B2_N1,PIN_E2,,,,
display1[5],Output,PIN_F1,2,B2_N1,PIN_F1,,,,
display1[4],Output,PIN_F2,2,B2_N1,PIN_F2,,,,
display1[3],Output,PIN_H1,2,B2_N1,PIN_H1,,,,
display1[2],Output,PIN_H2,2,B2_N1,PIN_H2,,,,
display1[1],Output,PIN_J1,2,B2_N1,PIN_J1,,,,
display1[0],Output,PIN_J2,2,B2_N1,PIN_J2,,,,
display2[6],Output,PIN_D1,2,B2_N0,PIN_D1,,,,
display2[5],Output,PIN_D2,2,B2_N0,PIN_D2,,,,
display2[4],Output,PIN_G3,2,B2_N0,PIN_G3,,,,
display2[3],Output,PIN_H4,2,B2_N0,PIN_H4,,,,
display2[2],Output,PIN_H5,2,B2_N0,PIN_H5,,,,
display2[1],Output,PIN_H6,2,B2_N0,PIN_H6,,,,
display2[0],Output,PIN_E1,2,B2_N1,PIN_E1,,,,
num[3],Input,PIN_W12,7,B7_N1,PIN_W12,,,,
num[2],Input,PIN_V12,7,B7_N1,PIN_V12,,,,
num[1],Input,PIN_M22,6,B6_N0,PIN_M22,,,,
num[0],Input,PIN_L21,5,B5_N1,PIN_L21,,,,
op[2],Input,PIN_T22,6,B6_N0,PIN_T22,,,,
op[1],Input,PIN_R21,6,B6_N0,PIN_R21,,,,
op[0],Input,PIN_R22,6,B6_N0,PIN_R22,,,,
pc_out[9],Output,,,,PIN_J18,,,,
pc_out[8],Output,,,,PIN_K20,,,,
pc_out[7],Output,PIN_Y21,6,B6_N1,PIN_Y21,,,,
pc_out[6],Output,PIN_Y22,6,B6_N1,PIN_Y22,,,,
pc_out[5],Output,PIN_W21,6,B6_N1,PIN_W21,,,,
pc_out[4],Output,PIN_W22,6,B6_N1,PIN_W22,,,,
pc_out[3],Output,PIN_V21,6,B6_N1,PIN_V21,,,,
pc_out[2],Output,PIN_V22,6,B6_N1,PIN_V22,,,,
pc_out[1],Output,PIN_U21,6,B6_N1,PIN_U21,,,,
pc_out[0],Output,PIN_U22,6,B6_N1,PIN_U22,,,,
reset,Input,PIN_L22,5,B5_N1,PIN_L22,,,,
s0[7],Output,PIN_U18,6,B6_N1,PIN_U18,,,,
s0[6],Output,PIN_Y18,6,B6_N1,PIN_Y18,,,,
s0[5],Output,PIN_V19,6,B6_N1,PIN_V19,,,,
s0[4],Output,PIN_T18,6,B6_N1,PIN_T18,,,,
s0[3],Output,PIN_Y19,6,B6_N1,PIN_Y19,,,,
s0[2],Output,PIN_U19,6,B6_N1,PIN_U19,,,,
s0[1],Output,PIN_R19,6,B6_N0,PIN_R19,,,,
s0[0],Output,PIN_R20,6,B6_N0,PIN_R20,,,,
s1[7],Output,,,,PIN_G22,,,,
s1[6],Output,,,,PIN_J22,,,,
s1[5],Output,,,,PIN_G21,,,,
s1[4],Output,,,,PIN_F22,,,,
s1[3],Output,,,,PIN_J20,,,,
s1[2],Output,,,,PIN_H18,,,,
s1[1],Output,,,,PIN_H19,,,,
s1[0],Output,,,,PIN_P18,,,,
s2[7],Output,,,,PIN_L19,,,,
s2[6],Output,,,,PIN_P15,,,,
s2[5],Output,,,,PIN_M18,,,,
s2[4],Output,,,,PIN_J15,,,,
s2[3],Output,,,,PIN_L18,,,,
s2[2],Output,,,,PIN_K21,,,,
s2[1],Output,,,,PIN_K22,,,,
s2[0],Output,,,,PIN_M19,,,,
s3[7],Output,,,,PIN_N21,,,,
s3[6],Output,,,,PIN_J17,,,,
s3[5],Output,,,,PIN_H17,,,,
s3[4],Output,,,,PIN_N15,,,,
s3[3],Output,,,,PIN_N22,,,,
s3[2],Output,,,,PIN_J19,,,,
s3[1],Output,,,,PIN_J21,,,,
s3[0],Output,,,,PIN_H16,,,,
a[3],Unknown,PIN_L2,2,B2_N1,,,,,
a[2],Unknown,PIN_M1,1,B1_N0,,,,,
a[1],Unknown,PIN_M2,1,B1_N0,,,,,
a[0],Unknown,PIN_U11,8,B8_N0,,,,,
