/dts-v1/;

/ {
	#address-cells = <0x02>;
	#size-cells = <0x02>;
	compatible = "sifive,hifive-unmatched-a00\0sifive,fu740-c000\0sifive,fu740\0eswin,eic7700";
	model = "SiFive HiFive Premier P550";
	
	cpus {
		#address-cells = <0x01>;
		#size-cells = <0x00>;
		timebase-frequency = <0xf4240>;
		
		cpu@1 {
			clock-frequency = <0x00>;
			compatible = "eswin,eic770x\0riscv";
			d-cache-block-size = <0x40>;
			d-cache-sets = <0x80>;
			d-cache-size = <0x8000>;
			d-tlb-sets = <0x01>;
			d-tlb-size = <0x20>;
			device_type = "cpu";
			// hardware-exec-breakpoint-count = <0x04>;
			// hwpf-distanceBits = <0x06>;
			// hwpf-hitCacheThrdBits = <0x05>;
			// hwpf-hitMSHRThrdBits = <0x04>;
			// hwpf-l2pfPoolSize = <0x0a>;
			// hwpf-nIssQEnt = <0x06>;
			// hwpf-nPrefetchQueueEntries = <0x08>;
			// hwpf-nStreams = <0x10>;
			// hwpf-qFullnessThrdBits = <0x04>;
			// hwpf-windowBits = <0x06>;
			i-cache-block-size = <0x40>;
			i-cache-sets = <0x80>;
			i-cache-size = <0x8000>;
			i-tlb-sets = <0x01>;
			i-tlb-size = <0x20>;
			mmu-type = "riscv,sv48";
			reg = <0x01>;
			riscv,isa = "rv64imafdc";
			status = "okay";
			timebase-frequency = <0xf4240>;
			tlb-split;
			clocks = <0x03 0x1f5>;
			phandle = <0x4b>;
			
			interrupt-controller {
				#interrupt-cells = <0x01>;
				compatible = "riscv,cpu-intc";
				interrupt-controller;
				phandle = <0x0d>;
			};
		};
	};
	
	memory@80000000 {
		compatible = "sifive,axi4-mem-port\0sifive,axi4-port\0sifive,mem-port";
		device_type = "memory";
		reg = <0x00 0x83000000 0x00 0x0C000000>;
		sifive,port-width-bytes = <0x20>;
		phandle = <0x14>;
	};
	
	soc {
		#address-cells = <0x02>;
		#size-cells = <0x02>;
		compatible = "SiFive,FU800-soc\0fu800-soc\0sifive-soc\0simple-bus";
		ranges;
		
		interrupt-controller@c000000 {
			#interrupt-cells = <0x01>;
			compatible = "sifive,plic-1.0.0";
			interrupt-controller;
			interrupts-extended = <0x0d 0xffffffff 0x0d 0x09>;
			reg = <0x00 0xc000000 0x00 0x4000000>;
			reg-names = "control";
			riscv,max-priority = <0x07>;
			riscv,ndev = <0x208>;
			phandle = <0x10>;
		};
	
		virtio_mmio@10006000 {
			interrupts = <0x06>;
			interrupt-parent = <0x10>;
			reg = <0x00 0x10006000 0x00 0x1000>;
			compatible = "virtio,mmio";
		};

		virtio_mmio@10007000 {
			interrupts = <0x07>;
			interrupt-parent = <0x10>;
			reg = <0x00 0x10007000 0x00 0x1000>;
			compatible = "virtio,mmio";
		};
	};

	aliases {
		virtio-console = "/soc/virtio_mmio@10007000";
	};
	
	chosen {
		bootargs = "earlycon console=hvc0 root=/dev/vda rootfstype=ext4 rw rootwait";
		stdout-path = "virtio-console";
	};
};
