Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
| Date              : Sat Nov 14 11:02:29 2015
| Host              : Manu-Asus running 64-bit major release  (build 7600)
| Command           : report_timing -file ./report/sobel_timing_synth.rpt
| Design            : sobel
| Device            : 7z010-clg400
| Speed File        : -1  PRODUCTION 1.11 2014-09-11
| Temperature Grade : C
-----------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.032ns  (required time - arrival time)
  Source:                 img_0_cols_V_channel_U/mOutPtr_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sobel_AXIvideo2Mat_U0/p_1_reg_206_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.359ns  (logic 2.191ns (29.773%)  route 5.168ns (70.227%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1 SRL16E=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 9.503 - 8.000 ) 
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=1278, unset)         1.677     1.677    img_0_cols_V_channel_U/ap_clk
                                                                      r  img_0_cols_V_channel_U/mOutPtr_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.496     2.173 r  img_0_cols_V_channel_U/mOutPtr_reg[1]/Q
                         net (fo=4, unplaced)         0.765     2.938    img_0_cols_V_channel_U/U_FIFO_sobel_img_0_cols_V_channel_shiftReg/mOutPtr[1]
                         LUT2 (Prop_lut2_I0_O)        0.321     3.259 r  img_0_cols_V_channel_U/U_FIFO_sobel_img_0_cols_V_channel_shiftReg/SRL_SIG_reg[2][0]_srl3_i_4__0/O
                         net (fo=12, unplaced)        0.714     3.973    img_0_cols_V_channel_U/U_FIFO_sobel_img_0_cols_V_channel_shiftReg/a[1]
                         SRL16E (Prop_srl16e_A1_Q)    0.328     4.301 r  img_0_cols_V_channel_U/U_FIFO_sobel_img_0_cols_V_channel_shiftReg/SRL_SIG_reg[2][5]_srl3/Q
                         net (fo=1, unplaced)         0.446     4.747    sobel_AXIvideo2Mat_U0/out[5]
                         LUT6 (Prop_lut6_I4_O)        0.124     4.871 r  sobel_AXIvideo2Mat_U0/INPUT_STREAM_TREADY_INST_0_i_7/O
                         net (fo=1, unplaced)         0.000     4.871    sobel_AXIvideo2Mat_U0/n_0_INPUT_STREAM_TREADY_INST_0_i_7
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.421 f  sobel_AXIvideo2Mat_U0/INPUT_STREAM_TREADY_INST_0_i_4/CO[3]
                         net (fo=33, unplaced)        0.990     6.411    sobel_AXIvideo2Mat_U0/n_0_INPUT_STREAM_TREADY_INST_0_i_4
                         LUT5 (Prop_lut5_I0_O)        0.124     6.535 r  sobel_AXIvideo2Mat_U0/INPUT_STREAM_TREADY_INST_0_i_3/O
                         net (fo=4, unplaced)         0.926     7.461    sobel_AXIvideo2Mat_U0/n_0_INPUT_STREAM_TREADY_INST_0_i_3
                         LUT4 (Prop_lut4_I1_O)        0.124     7.585 f  sobel_AXIvideo2Mat_U0/INPUT_STREAM_TREADY_INST_0_i_1/O
                         net (fo=15, unplaced)        0.502     8.087    sobel_AXIvideo2Mat_U0/p_1_reg_2060
                         LUT3 (Prop_lut3_I2_O)        0.124     8.211 r  sobel_AXIvideo2Mat_U0/p_1_reg_206[0]_i_1/O
                         net (fo=12, unplaced)        0.825     9.036    sobel_AXIvideo2Mat_U0/n_0_p_1_reg_206[0]_i_1
                         FDRE                                         r  sobel_AXIvideo2Mat_U0/p_1_reg_206_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk
                         net (fo=1278, unset)         1.503     9.503    sobel_AXIvideo2Mat_U0/ap_clk
                                                                      r  sobel_AXIvideo2Mat_U0/p_1_reg_206_reg[0]/C
                         clock pessimism              0.000     9.503    
                         clock uncertainty           -0.035     9.468    
                         FDRE (Setup_fdre_C_R)       -0.400     9.068    sobel_AXIvideo2Mat_U0/p_1_reg_206_reg[0]
  -------------------------------------------------------------------
                         required time                          9.068    
                         arrival time                          -9.036    
  -------------------------------------------------------------------
                         slack                                  0.032    




