// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.4
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module image_filter_Filter2D (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        p_src_rows_V_read,
        p_src_cols_V_read,
        p_src_data_stream_V_dout,
        p_src_data_stream_V_empty_n,
        p_src_data_stream_V_read,
        p_dst_data_stream_V_din,
        p_dst_data_stream_V_full_n,
        p_dst_data_stream_V_write,
        p_kernel_val_0_V_1_read,
        p_kernel_val_0_V_2_read,
        p_kernel_val_1_V_0_read,
        p_kernel_val_1_V_2_read,
        p_kernel_val_2_V_0_read,
        p_kernel_val_2_V_1_read
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 6'b1;
parameter    ap_ST_st2_fsm_1 = 6'b10;
parameter    ap_ST_st3_fsm_2 = 6'b100;
parameter    ap_ST_st4_fsm_3 = 6'b1000;
parameter    ap_ST_pp0_stg0_fsm_4 = 6'b10000;
parameter    ap_ST_st14_fsm_5 = 6'b100000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv11_0 = 11'b00000000000;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv2_3 = 2'b11;
parameter    ap_const_lv11_1 = 11'b1;
parameter    ap_const_lv12_2 = 12'b10;
parameter    ap_const_lv12_FFE = 12'b111111111110;
parameter    ap_const_lv11_2 = 11'b10;
parameter    ap_const_lv32_A = 32'b1010;
parameter    ap_const_lv10_0 = 10'b0000000000;
parameter    ap_const_lv12_FFF = 12'b111111111111;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv12_1 = 12'b1;
parameter    ap_const_lv12_FFD = 12'b111111111101;
parameter    ap_const_lv12_3 = 12'b11;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv12_0 = 12'b000000000000;
parameter    ap_const_lv32_23 = 32'b100011;
parameter    ap_const_lv32_1F = 32'b11111;
parameter    ap_const_lv32_20 = 32'b100000;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv4_F = 4'b1111;
parameter    ap_const_lv32_7FFFFFFF = 32'b1111111111111111111111111111111;
parameter    ap_const_lv32_80000000 = 32'b10000000000000000000000000000000;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [10:0] p_src_rows_V_read;
input  [10:0] p_src_cols_V_read;
input  [31:0] p_src_data_stream_V_dout;
input   p_src_data_stream_V_empty_n;
output   p_src_data_stream_V_read;
output  [31:0] p_dst_data_stream_V_din;
input   p_dst_data_stream_V_full_n;
output   p_dst_data_stream_V_write;
input  [1:0] p_kernel_val_0_V_1_read;
input  [1:0] p_kernel_val_0_V_2_read;
input  [2:0] p_kernel_val_1_V_0_read;
input  [3:0] p_kernel_val_1_V_2_read;
input  [1:0] p_kernel_val_2_V_0_read;
input  [2:0] p_kernel_val_2_V_1_read;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg p_src_data_stream_V_read;
reg p_dst_data_stream_V_write;
(* fsm_encoding = "none" *) reg   [5:0] ap_CS_fsm = 6'b1;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_bdd_24;
reg   [10:0] p_027_0_i_reg_326;
wire   [11:0] p_src_cols_V_read_cast_fu_337_p1;
wire   [11:0] p_src_rows_V_read_cast_fu_341_p1;
wire   [0:0] tmp_6_fu_345_p2;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_bdd_77;
wire   [1:0] p_neg392_i_cast_fu_354_p2;
wire   [0:0] tmp_5_phi_fu_308_p4;
wire   [11:0] p_anchor_2_1_cast_cast_fu_368_p1;
wire   [0:0] tmp_1_fu_372_p2;
wire   [11:0] tmp_8_fu_384_p2;
wire  signed [33:0] OP2_V_0_1_cast_fu_390_p1;
reg  signed [33:0] OP2_V_0_1_cast_reg_1630;
wire  signed [33:0] OP2_V_0_2_cast_fu_393_p1;
reg  signed [33:0] OP2_V_0_2_cast_reg_1635;
wire  signed [34:0] OP2_V_1_cast_fu_396_p1;
reg  signed [34:0] OP2_V_1_cast_reg_1640;
wire   [34:0] OP2_V_1_2_cast_fu_399_p1;
reg   [34:0] OP2_V_1_2_cast_reg_1645;
wire  signed [32:0] OP2_V_2_cast_fu_402_p1;
reg  signed [32:0] OP2_V_2_cast_reg_1650;
wire   [33:0] OP2_V_2_1_cast_fu_405_p1;
reg   [33:0] OP2_V_2_1_cast_reg_1655;
wire   [0:0] tmp_9_fu_408_p2;
wire   [13:0] tmp_11_cast_fu_426_p1;
wire   [10:0] tmp_4_fu_430_p2;
wire   [10:0] tmp_10_fu_435_p2;
wire   [1:0] tmp_11_fu_440_p2;
wire   [10:0] i_V_fu_455_p2;
reg   [10:0] i_V_reg_1688;
reg    ap_sig_cseq_ST_st3_fsm_2;
reg    ap_sig_bdd_120;
wire   [0:0] tmp_13_fu_461_p2;
reg   [0:0] tmp_13_reg_1693;
wire   [0:0] exitcond1_fu_450_p2;
wire   [0:0] ult_fu_466_p2;
reg   [0:0] ult_reg_1697;
wire   [0:0] icmp_fu_481_p2;
reg   [0:0] icmp_reg_1702;
wire   [0:0] tmp_15_fu_487_p2;
reg   [0:0] tmp_15_reg_1707;
wire   [0:0] tmp_122_1_fu_492_p2;
reg   [0:0] tmp_122_1_reg_1711;
wire   [0:0] tmp_122_2_fu_498_p2;
reg   [0:0] tmp_122_2_reg_1715;
wire   [0:0] tmp_16_fu_504_p2;
reg   [0:0] tmp_16_reg_1719;
wire   [1:0] tmp_39_fu_739_p3;
reg   [1:0] tmp_39_reg_1726;
wire   [1:0] tmp_44_fu_782_p3;
reg   [1:0] tmp_44_reg_1731;
wire   [1:0] tmp_49_fu_825_p3;
reg   [1:0] tmp_49_reg_1736;
wire   [0:0] rev_fu_833_p2;
reg   [0:0] rev_reg_1741;
reg    ap_sig_cseq_ST_st4_fsm_3;
reg    ap_sig_bdd_152;
wire   [1:0] row_assign_s_fu_838_p2;
reg   [1:0] row_assign_s_reg_1746;
wire   [1:0] row_assign_10_1_t_fu_842_p2;
reg   [1:0] row_assign_10_1_t_reg_1751;
wire   [1:0] row_assign_10_2_t_fu_846_p2;
reg   [1:0] row_assign_10_2_t_reg_1756;
wire   [0:0] exitcond_fu_854_p2;
reg   [0:0] exitcond_reg_1761;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_4;
reg    ap_sig_bdd_170;
reg    ap_reg_ppiten_pp0_it0 = 1'b0;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
reg   [0:0] ap_reg_ppstg_exitcond_reg_1761_pp0_it1;
reg   [0:0] or_cond_i_i_reg_1770;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_reg_1770_pp0_it1;
reg    ap_sig_bdd_194;
reg    ap_reg_ppiten_pp0_it2 = 1'b0;
reg    ap_reg_ppiten_pp0_it3 = 1'b0;
reg    ap_reg_ppiten_pp0_it4 = 1'b0;
reg    ap_reg_ppiten_pp0_it5 = 1'b0;
reg    ap_reg_ppiten_pp0_it6 = 1'b0;
reg    ap_reg_ppiten_pp0_it7 = 1'b0;
reg   [0:0] or_cond_i_reg_1798;
reg   [0:0] ap_reg_ppstg_or_cond_i_reg_1798_pp0_it7;
reg    ap_sig_bdd_214;
reg    ap_reg_ppiten_pp0_it8 = 1'b0;
reg   [0:0] ap_reg_ppstg_exitcond_reg_1761_pp0_it2;
wire   [10:0] j_V_fu_859_p2;
wire   [0:0] or_cond_i_i_fu_906_p2;
wire   [0:0] brmerge1_fu_912_p2;
reg   [0:0] brmerge1_reg_1774;
wire   [11:0] ImagLoc_x_cast_mux_fu_917_p3;
reg   [11:0] ImagLoc_x_cast_mux_reg_1780;
wire   [11:0] p_p2_i_i_fu_939_p3;
reg   [11:0] p_p2_i_i_reg_1785;
wire   [0:0] brmerge_fu_947_p2;
reg   [0:0] brmerge_reg_1791;
reg   [0:0] ap_reg_ppstg_brmerge_reg_1791_pp0_it1;
wire   [0:0] or_cond_i_fu_952_p2;
reg   [0:0] ap_reg_ppstg_or_cond_i_reg_1798_pp0_it1;
reg   [0:0] ap_reg_ppstg_or_cond_i_reg_1798_pp0_it2;
reg   [0:0] ap_reg_ppstg_or_cond_i_reg_1798_pp0_it3;
reg   [0:0] ap_reg_ppstg_or_cond_i_reg_1798_pp0_it4;
reg   [0:0] ap_reg_ppstg_or_cond_i_reg_1798_pp0_it5;
reg   [0:0] ap_reg_ppstg_or_cond_i_reg_1798_pp0_it6;
reg   [10:0] k_buf_0_val_3_addr_reg_1802;
wire   [1:0] col_assign_3_t_fu_1013_p2;
reg   [1:0] col_assign_3_t_reg_1808;
reg   [10:0] k_buf_0_val_4_addr_reg_1815;
reg   [10:0] k_buf_0_val_5_addr_reg_1821;
wire   [31:0] src_kernel_win_0_val_0_0_fu_1137_p3;
reg   [31:0] src_kernel_win_0_val_0_0_reg_1827;
reg   [31:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_1827_pp0_it3;
wire   [31:0] src_kernel_win_0_val_1_0_fu_1155_p3;
reg  signed [31:0] src_kernel_win_0_val_1_0_reg_1832;
wire   [31:0] src_kernel_win_0_val_2_0_fu_1173_p3;
reg  signed [31:0] src_kernel_win_0_val_2_0_reg_1838;
reg   [31:0] src_kernel_win_0_val_2_1_lo_1_reg_1858;
reg   [31:0] src_kernel_win_0_val_2_1_1_s_reg_1863;
wire   [33:0] p_Val2_5_0_1_fu_1287_p2;
reg   [33:0] p_Val2_5_0_1_reg_1883;
wire   [33:0] grp_fu_1211_p2;
reg   [33:0] p_Val2_2_1_reg_1888;
wire   [32:0] tmp28_fu_1296_p2;
reg   [32:0] tmp28_reg_1893;
wire   [34:0] p_Val2_5_0_2_fu_1309_p2;
reg   [34:0] p_Val2_5_0_2_reg_1898;
wire   [34:0] grp_fu_1255_p2;
reg   [34:0] p_Val2_1_reg_1903;
wire   [34:0] grp_fu_1263_p2;
reg   [34:0] p_Val2_1_2_reg_1908;
wire   [33:0] tmp27_fu_1318_p2;
reg   [33:0] tmp27_reg_1913;
reg   [0:0] isneg_reg_1918;
wire   [31:0] p_Val2_4_fu_1353_p1;
reg   [31:0] p_Val2_4_reg_1924;
reg   [0:0] newsignbit_reg_1930;
wire   [0:0] p_not_i_i_i_fu_1375_p2;
reg   [0:0] p_not_i_i_i_reg_1936;
wire   [0:0] p_not38_i_i_i_fu_1381_p2;
reg   [0:0] p_not38_i_i_i_reg_1941;
wire   [31:0] p_Val2_s_fu_1449_p3;
reg   [31:0] p_Val2_s_reg_1946;
wire   [10:0] k_buf_0_val_3_address0;
reg    k_buf_0_val_3_ce0;
wire   [31:0] k_buf_0_val_3_q0;
wire   [10:0] k_buf_0_val_3_address1;
reg    k_buf_0_val_3_ce1;
reg    k_buf_0_val_3_we1;
wire   [31:0] k_buf_0_val_3_d1;
wire   [10:0] k_buf_0_val_4_address0;
reg    k_buf_0_val_4_ce0;
wire   [31:0] k_buf_0_val_4_q0;
wire   [10:0] k_buf_0_val_4_address1;
reg    k_buf_0_val_4_ce1;
reg    k_buf_0_val_4_we1;
reg   [31:0] k_buf_0_val_4_d1;
wire   [10:0] k_buf_0_val_5_address0;
reg    k_buf_0_val_5_ce0;
wire   [31:0] k_buf_0_val_5_q0;
wire   [10:0] k_buf_0_val_5_address1;
reg    k_buf_0_val_5_ce1;
reg    k_buf_0_val_5_we1;
reg   [31:0] k_buf_0_val_5_d1;
reg   [0:0] tmp_5_reg_304;
reg   [10:0] p_014_0_i_reg_315;
reg    ap_sig_cseq_ST_st14_fsm_5;
reg    ap_sig_bdd_396;
wire   [63:0] tmp_29_fu_1006_p1;
reg  signed [31:0] src_kernel_win_0_val_0_1_fu_148;
reg  signed [31:0] src_kernel_win_0_val_0_1_1_fu_152;
reg   [31:0] src_kernel_win_0_val_1_1_fu_156;
reg  signed [31:0] src_kernel_win_0_val_1_1_1_fu_160;
reg  signed [31:0] src_kernel_win_0_val_2_1_fu_164;
reg   [31:0] src_kernel_win_0_val_2_1_1_fu_168;
reg   [31:0] right_border_buf_0_val_0_1_fu_172;
wire   [31:0] col_buf_0_val_0_0_fu_1047_p3;
reg   [31:0] right_border_buf_0_val_0_1_1_fu_176;
reg   [31:0] right_border_buf_0_val_2_1_fu_180;
reg   [31:0] right_border_buf_0_val_1_1_fu_184;
wire   [31:0] col_buf_0_val_1_0_fu_1065_p3;
reg   [31:0] right_border_buf_0_val_1_1_1_fu_188;
reg   [31:0] right_border_buf_0_val_2_1_1_fu_192;
wire   [31:0] col_buf_0_val_2_0_fu_1083_p3;
wire   [1:0] tmp_fu_351_p1;
wire   [0:0] not_tmp_s_fu_363_p2;
wire   [11:0] tmp_7_fu_377_p3;
wire   [11:0] tmp_s_fu_413_p3;
wire   [11:0] tmp_3_fu_420_p2;
wire   [1:0] tmp_2_fu_360_p1;
wire   [9:0] tmp_14_fu_471_p4;
wire   [11:0] tmp_14_cast_cast_fu_446_p1;
wire   [11:0] tmp_17_fu_509_p2;
wire   [0:0] tmp_18_fu_515_p3;
wire   [0:0] tmp_19_fu_529_p2;
wire   [0:0] rev1_fu_523_p2;
wire   [0:0] tmp_21_fu_540_p3;
wire   [11:0] p_assign_7_fu_548_p2;
wire   [11:0] p_p2_i413_i_fu_554_p3;
wire   [11:0] p_assign_6_1_fu_574_p2;
wire   [0:0] tmp_26_fu_580_p3;
wire   [0:0] tmp_148_1_fu_594_p2;
wire   [0:0] rev2_fu_588_p2;
wire   [0:0] tmp_28_fu_605_p3;
wire   [11:0] p_assign_7_1_fu_613_p2;
wire   [11:0] p_p2_i413_i_1_fu_619_p3;
wire   [11:0] p_assign_6_2_fu_639_p2;
wire   [0:0] tmp_32_fu_645_p3;
wire   [0:0] tmp_148_2_fu_659_p2;
wire   [0:0] rev3_fu_653_p2;
wire   [0:0] tmp_36_fu_670_p3;
wire   [11:0] p_assign_7_2_fu_678_p2;
wire   [11:0] p_p2_i413_i_2_fu_684_p3;
wire   [0:0] or_cond_i412_i_fu_534_p2;
wire   [1:0] tmp_43_fu_709_p1;
wire   [1:0] tmp_23_fu_567_p1;
wire   [1:0] tmp_25_fu_570_p1;
wire   [0:0] tmp_22_fu_562_p2;
wire   [1:0] tmp_46_fu_721_p1;
wire   [1:0] tmp_48_fu_725_p2;
wire   [0:0] brmerge2_fu_704_p2;
wire   [1:0] tmp_37_fu_713_p3;
wire   [1:0] tmp_52_fu_731_p3;
wire   [0:0] or_cond_i412_i_1_fu_599_p2;
wire   [1:0] tmp_53_fu_752_p1;
wire   [1:0] tmp_30_fu_632_p1;
wire   [1:0] tmp_31_fu_635_p1;
wire   [0:0] tmp_158_1_fu_627_p2;
wire   [1:0] tmp_54_fu_764_p1;
wire   [1:0] tmp_55_fu_768_p2;
wire   [0:0] brmerge3_fu_747_p2;
wire   [1:0] tmp_42_fu_756_p3;
wire   [1:0] tmp_56_fu_774_p3;
wire   [0:0] or_cond_i412_i_2_fu_664_p2;
wire   [1:0] tmp_57_fu_795_p1;
wire   [1:0] tmp_38_fu_697_p1;
wire   [1:0] tmp_41_fu_700_p1;
wire   [0:0] tmp_158_2_fu_692_p2;
wire   [1:0] tmp_58_fu_807_p1;
wire   [1:0] tmp_59_fu_811_p2;
wire   [0:0] brmerge4_fu_790_p2;
wire   [1:0] tmp_47_fu_799_p3;
wire   [1:0] tmp_60_fu_817_p3;
wire   [9:0] tmp_61_fu_865_p4;
wire   [11:0] tmp_18_cast_cast_fu_850_p1;
wire   [11:0] ImagLoc_x_fu_881_p2;
wire   [0:0] tmp_62_fu_887_p3;
wire   [0:0] tmp_24_fu_901_p2;
wire   [0:0] rev4_fu_895_p2;
wire   [0:0] tmp_63_fu_925_p3;
wire   [11:0] p_assign_1_fu_933_p2;
wire   [0:0] icmp1_fu_875_p2;
wire  signed [13:0] p_p2_i_i_cast_fu_960_p1;
wire   [13:0] ImagLoc_x_cast_mux_cast_fu_957_p1;
wire   [13:0] p_assign_2_fu_967_p2;
wire   [0:0] tmp_27_fu_963_p2;
wire   [0:0] sel_tmp7_fu_979_p2;
wire   [0:0] sel_tmp8_fu_984_p2;
wire   [13:0] sel_tmp_fu_972_p3;
wire   [13:0] x_fu_990_p3;
wire  signed [31:0] col_assign_cast_fu_998_p1;
wire   [1:0] tmp_64_fu_1002_p1;
wire   [31:0] tmp_33_fu_1036_p5;
wire   [31:0] tmp_34_fu_1054_p5;
wire   [31:0] tmp_35_fu_1072_p5;
wire   [31:0] tmp_40_fu_1126_p5;
wire   [31:0] tmp_45_fu_1144_p5;
wire   [31:0] tmp_50_fu_1162_p5;
wire  signed [1:0] grp_fu_1193_p0;
wire  signed [1:0] grp_fu_1202_p0;
wire   [2:0] grp_fu_1211_p0;
wire  signed [1:0] grp_fu_1246_p0;
wire  signed [2:0] grp_fu_1255_p0;
wire   [3:0] grp_fu_1263_p0;
wire   [33:0] grp_fu_1193_p2;
wire  signed [33:0] p_cast_fu_1284_p1;
wire  signed [32:0] tmp_166_2_2_cast_cast_cast_fu_1293_p1;
wire   [32:0] grp_fu_1202_p2;
wire   [33:0] grp_fu_1246_p2;
wire  signed [34:0] tmp_166_0_2_cast_cast_fu_1305_p1;
wire  signed [34:0] p_Val2_5_0_1_cast_fu_1302_p1;
wire  signed [33:0] tmp28_cast_fu_1315_p1;
wire   [34:0] p_Val2_5_1_1_fu_1323_p2;
wire   [34:0] tmp26_fu_1327_p2;
wire  signed [35:0] tmp26_cast_fu_1332_p1;
wire  signed [35:0] tmp27_cast_fu_1336_p1;
wire   [35:0] p_Val2_3_fu_1339_p2;
wire   [3:0] tmp_51_fu_1365_p4;
wire   [0:0] brmerge_i_i_i_fu_1387_p2;
wire   [0:0] tmp_8_i_i_fu_1391_p2;
wire   [0:0] newsignbit_0_not_i_i_i_fu_1402_p2;
wire   [0:0] brmerge39_i_i_i_fu_1407_p2;
wire   [0:0] underflow_fu_1412_p2;
wire   [0:0] overflow_fu_1396_p2;
wire   [0:0] underflow_not_i_i_fu_1423_p2;
wire   [0:0] brmerge_i_i_i_i_fu_1417_p2;
wire   [0:0] brmerge_i_i_fu_1429_p2;
wire   [31:0] p_Val2_1_mux_i_i_fu_1435_p3;
wire   [31:0] p_Val2_1_i_i_fu_1442_p3;
reg    grp_fu_1193_ce;
reg    grp_fu_1202_ce;
reg    grp_fu_1211_ce;
reg    grp_fu_1246_ce;
reg    grp_fu_1255_ce;
reg    grp_fu_1263_ce;
reg   [5:0] ap_NS_fsm;
reg    ap_sig_bdd_1212;
reg    ap_sig_bdd_1214;
reg    ap_sig_bdd_1211;
reg    ap_sig_bdd_1217;


image_filter_Filter2D_k_buf_0_val_3 #(
    .DataWidth( 32 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_3_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_3_address0 ),
    .ce0( k_buf_0_val_3_ce0 ),
    .q0( k_buf_0_val_3_q0 ),
    .address1( k_buf_0_val_3_address1 ),
    .ce1( k_buf_0_val_3_ce1 ),
    .we1( k_buf_0_val_3_we1 ),
    .d1( k_buf_0_val_3_d1 )
);

image_filter_Filter2D_k_buf_0_val_3 #(
    .DataWidth( 32 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_4_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_4_address0 ),
    .ce0( k_buf_0_val_4_ce0 ),
    .q0( k_buf_0_val_4_q0 ),
    .address1( k_buf_0_val_4_address1 ),
    .ce1( k_buf_0_val_4_ce1 ),
    .we1( k_buf_0_val_4_we1 ),
    .d1( k_buf_0_val_4_d1 )
);

image_filter_Filter2D_k_buf_0_val_3 #(
    .DataWidth( 32 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_5_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_5_address0 ),
    .ce0( k_buf_0_val_5_ce0 ),
    .q0( k_buf_0_val_5_q0 ),
    .address1( k_buf_0_val_5_address1 ),
    .ce1( k_buf_0_val_5_ce1 ),
    .we1( k_buf_0_val_5_we1 ),
    .d1( k_buf_0_val_5_d1 )
);

image_filter_mux_3to1_sel2_32_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
image_filter_mux_3to1_sel2_32_1_U11(
    .din1( right_border_buf_0_val_0_1_fu_172 ),
    .din2( right_border_buf_0_val_0_1_1_fu_176 ),
    .din3( ap_const_lv32_0 ),
    .din4( col_assign_3_t_reg_1808 ),
    .dout( tmp_33_fu_1036_p5 )
);

image_filter_mux_3to1_sel2_32_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
image_filter_mux_3to1_sel2_32_1_U12(
    .din1( right_border_buf_0_val_1_1_fu_184 ),
    .din2( right_border_buf_0_val_1_1_1_fu_188 ),
    .din3( ap_const_lv32_0 ),
    .din4( col_assign_3_t_reg_1808 ),
    .dout( tmp_34_fu_1054_p5 )
);

image_filter_mux_3to1_sel2_32_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
image_filter_mux_3to1_sel2_32_1_U13(
    .din1( right_border_buf_0_val_2_1_1_fu_192 ),
    .din2( right_border_buf_0_val_2_1_fu_180 ),
    .din3( ap_const_lv32_0 ),
    .din4( col_assign_3_t_reg_1808 ),
    .dout( tmp_35_fu_1072_p5 )
);

image_filter_mux_3to1_sel2_32_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
image_filter_mux_3to1_sel2_32_1_U14(
    .din1( col_buf_0_val_0_0_fu_1047_p3 ),
    .din2( col_buf_0_val_1_0_fu_1065_p3 ),
    .din3( col_buf_0_val_2_0_fu_1083_p3 ),
    .din4( row_assign_s_reg_1746 ),
    .dout( tmp_40_fu_1126_p5 )
);

image_filter_mux_3to1_sel2_32_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
image_filter_mux_3to1_sel2_32_1_U15(
    .din1( col_buf_0_val_0_0_fu_1047_p3 ),
    .din2( col_buf_0_val_1_0_fu_1065_p3 ),
    .din3( col_buf_0_val_2_0_fu_1083_p3 ),
    .din4( row_assign_10_1_t_reg_1751 ),
    .dout( tmp_45_fu_1144_p5 )
);

image_filter_mux_3to1_sel2_32_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
image_filter_mux_3to1_sel2_32_1_U16(
    .din1( col_buf_0_val_0_0_fu_1047_p3 ),
    .din2( col_buf_0_val_1_0_fu_1065_p3 ),
    .din3( col_buf_0_val_2_0_fu_1083_p3 ),
    .din4( row_assign_10_2_t_reg_1756 ),
    .dout( tmp_50_fu_1162_p5 )
);

image_filter_mul_2s_32s_34_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 34 ))
image_filter_mul_2s_32s_34_3_U17(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1193_p0 ),
    .din1( src_kernel_win_0_val_2_1_fu_164 ),
    .ce( grp_fu_1193_ce ),
    .dout( grp_fu_1193_p2 )
);

image_filter_mul_2s_32s_33_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 33 ))
image_filter_mul_2s_32s_33_3_U18(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1202_p0 ),
    .din1( src_kernel_win_0_val_0_1_1_fu_152 ),
    .ce( grp_fu_1202_ce ),
    .dout( grp_fu_1202_p2 )
);

image_filter_mul_3ns_32s_34_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 34 ))
image_filter_mul_3ns_32s_34_3_U19(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1211_p0 ),
    .din1( src_kernel_win_0_val_0_1_fu_148 ),
    .ce( grp_fu_1211_ce ),
    .dout( grp_fu_1211_p2 )
);

image_filter_mul_2s_32s_34_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 34 ))
image_filter_mul_2s_32s_34_3_U20(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1246_p0 ),
    .din1( src_kernel_win_0_val_2_0_reg_1838 ),
    .ce( grp_fu_1246_ce ),
    .dout( grp_fu_1246_p2 )
);

image_filter_mul_3s_32s_35_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 35 ))
image_filter_mul_3s_32s_35_3_U21(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1255_p0 ),
    .din1( src_kernel_win_0_val_1_1_1_fu_160 ),
    .ce( grp_fu_1255_ce ),
    .dout( grp_fu_1255_p2 )
);

image_filter_mul_4ns_32s_35_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 35 ))
image_filter_mul_4ns_32s_35_3_U22(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1263_p0 ),
    .din1( src_kernel_win_0_val_1_0_reg_1832 ),
    .ce( grp_fu_1263_ce ),
    .dout( grp_fu_1263_p2 )
);



always @ (posedge ap_clk) begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & ~((ap_sig_bdd_194 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_214 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == exitcond_fu_854_p2))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & ~((ap_sig_bdd_194 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_214 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
            ap_reg_ppiten_pp0_it1 <= ap_reg_ppiten_pp0_it0;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_194 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_214 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8)))) begin
            ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it3
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_194 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_214 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8)))) begin
            if (~(ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) begin
                ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
            end else if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) begin
                ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
            end
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it4
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_194 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_214 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8)))) begin
            ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it5
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_194 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_214 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8)))) begin
            ap_reg_ppiten_pp0_it5 <= ap_reg_ppiten_pp0_it4;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it6
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it6 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_194 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_214 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8)))) begin
            ap_reg_ppiten_pp0_it6 <= ap_reg_ppiten_pp0_it5;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it7
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it7 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_194 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_214 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8)))) begin
            ap_reg_ppiten_pp0_it7 <= ap_reg_ppiten_pp0_it6;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it8
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it8 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_194 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_214 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8)))) begin
            ap_reg_ppiten_pp0_it8 <= ap_reg_ppiten_pp0_it7;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) begin
            ap_reg_ppiten_pp0_it8 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st14_fsm_5)) begin
        p_014_0_i_reg_315 <= i_V_reg_1688;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (tmp_5_phi_fu_308_p4 == ap_const_lv1_0))) begin
        p_014_0_i_reg_315 <= ap_const_lv11_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_194 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_214 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & (ap_const_lv1_0 == exitcond_fu_854_p2))) begin
        p_027_0_i_reg_326 <= j_V_fu_859_p2;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        p_027_0_i_reg_326 <= ap_const_lv11_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0))) begin
        tmp_5_reg_304 <= ap_const_lv1_0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(tmp_5_phi_fu_308_p4 == ap_const_lv1_0))) begin
        tmp_5_reg_304 <= tmp_6_fu_345_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & ~((ap_sig_bdd_194 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_214 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & (ap_const_lv1_0 == exitcond_fu_854_p2))) begin
        ImagLoc_x_cast_mux_reg_1780 <= ImagLoc_x_cast_mux_fu_917_p3;
        brmerge1_reg_1774 <= brmerge1_fu_912_p2;
        brmerge_reg_1791 <= brmerge_fu_947_p2;
        or_cond_i_i_reg_1770 <= or_cond_i_i_fu_906_p2;
        or_cond_i_reg_1798 <= or_cond_i_fu_952_p2;
        p_p2_i_i_reg_1785 <= p_p2_i_i_fu_939_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (tmp_5_phi_fu_308_p4 == ap_const_lv1_0))) begin
        OP2_V_0_1_cast_reg_1630 <= OP2_V_0_1_cast_fu_390_p1;
        OP2_V_0_2_cast_reg_1635 <= OP2_V_0_2_cast_fu_393_p1;
        OP2_V_1_2_cast_reg_1645[3 : 0] <= OP2_V_1_2_cast_fu_399_p1[3 : 0];
        OP2_V_1_cast_reg_1640 <= OP2_V_1_cast_fu_396_p1;
        OP2_V_2_1_cast_reg_1655[2 : 0] <= OP2_V_2_1_cast_fu_405_p1[2 : 0];
        OP2_V_2_cast_reg_1650 <= OP2_V_2_cast_fu_402_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & ~((ap_sig_bdd_194 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_214 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        ap_reg_ppstg_brmerge_reg_1791_pp0_it1 <= brmerge_reg_1791;
        ap_reg_ppstg_exitcond_reg_1761_pp0_it1 <= exitcond_reg_1761;
        ap_reg_ppstg_or_cond_i_i_reg_1770_pp0_it1 <= or_cond_i_i_reg_1770;
        ap_reg_ppstg_or_cond_i_reg_1798_pp0_it1 <= or_cond_i_reg_1798;
        exitcond_reg_1761 <= exitcond_fu_854_p2;
    end
end

always @ (posedge ap_clk) begin
    if (~((ap_sig_bdd_194 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_214 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8)))) begin
        ap_reg_ppstg_exitcond_reg_1761_pp0_it2 <= ap_reg_ppstg_exitcond_reg_1761_pp0_it1;
        ap_reg_ppstg_or_cond_i_reg_1798_pp0_it2 <= ap_reg_ppstg_or_cond_i_reg_1798_pp0_it1;
        ap_reg_ppstg_or_cond_i_reg_1798_pp0_it3 <= ap_reg_ppstg_or_cond_i_reg_1798_pp0_it2;
        ap_reg_ppstg_or_cond_i_reg_1798_pp0_it4 <= ap_reg_ppstg_or_cond_i_reg_1798_pp0_it3;
        ap_reg_ppstg_or_cond_i_reg_1798_pp0_it5 <= ap_reg_ppstg_or_cond_i_reg_1798_pp0_it4;
        ap_reg_ppstg_or_cond_i_reg_1798_pp0_it6 <= ap_reg_ppstg_or_cond_i_reg_1798_pp0_it5;
        ap_reg_ppstg_or_cond_i_reg_1798_pp0_it7 <= ap_reg_ppstg_or_cond_i_reg_1798_pp0_it6;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_1827_pp0_it3 <= src_kernel_win_0_val_0_0_reg_1827;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & ~((ap_sig_bdd_194 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_214 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & (ap_const_lv1_0 == exitcond_reg_1761))) begin
        col_assign_3_t_reg_1808 <= col_assign_3_t_fu_1013_p2;
        k_buf_0_val_3_addr_reg_1802 <= tmp_29_fu_1006_p1;
        k_buf_0_val_4_addr_reg_1815 <= tmp_29_fu_1006_p1;
        k_buf_0_val_5_addr_reg_1821 <= tmp_29_fu_1006_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        i_V_reg_1688 <= i_V_fu_455_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & (ap_const_lv1_0 == exitcond1_fu_450_p2))) begin
        icmp_reg_1702 <= icmp_fu_481_p2;
        tmp_122_1_reg_1711 <= tmp_122_1_fu_492_p2;
        tmp_122_2_reg_1715 <= tmp_122_2_fu_498_p2;
        tmp_13_reg_1693 <= tmp_13_fu_461_p2;
        tmp_15_reg_1707 <= tmp_15_fu_487_p2;
        tmp_16_reg_1719 <= tmp_16_fu_504_p2;
        tmp_39_reg_1726 <= tmp_39_fu_739_p3;
        tmp_44_reg_1731 <= tmp_44_fu_782_p3;
        tmp_49_reg_1736 <= tmp_49_fu_825_p3;
        ult_reg_1697 <= ult_fu_466_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_194 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_214 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_reg_1798_pp0_it5))) begin
        isneg_reg_1918 <= p_Val2_3_fu_1339_p2[ap_const_lv32_23];
        newsignbit_reg_1930 <= p_Val2_3_fu_1339_p2[ap_const_lv32_1F];
        p_Val2_4_reg_1924 <= p_Val2_4_fu_1353_p1;
        p_not38_i_i_i_reg_1941 <= p_not38_i_i_i_fu_1381_p2;
        p_not_i_i_i_reg_1936 <= p_not_i_i_i_fu_1375_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_194 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_214 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_reg_1798_pp0_it4))) begin
        p_Val2_1_2_reg_1908 <= grp_fu_1263_p2;
        p_Val2_1_reg_1903 <= grp_fu_1255_p2;
        p_Val2_5_0_2_reg_1898 <= p_Val2_5_0_2_fu_1309_p2;
        tmp27_reg_1913 <= tmp27_fu_1318_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_194 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_214 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_reg_1798_pp0_it3))) begin
        p_Val2_2_1_reg_1888 <= grp_fu_1211_p2;
        p_Val2_5_0_1_reg_1883 <= p_Val2_5_0_1_fu_1287_p2;
        tmp28_reg_1893 <= tmp28_fu_1296_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_194 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_214 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_reg_1798_pp0_it6))) begin
        p_Val2_s_reg_1946 <= p_Val2_s_fu_1449_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        rev_reg_1741 <= rev_fu_833_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1761_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_reg_1770_pp0_it1) & ~(ap_const_lv1_0 == icmp_reg_1702) & ~(ap_const_lv1_0 == tmp_13_reg_1693) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_194 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_214 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        right_border_buf_0_val_0_1_1_fu_176 <= right_border_buf_0_val_0_1_fu_172;
        right_border_buf_0_val_0_1_fu_172 <= col_buf_0_val_0_0_fu_1047_p3;
        right_border_buf_0_val_1_1_1_fu_188 <= right_border_buf_0_val_1_1_fu_184;
        right_border_buf_0_val_1_1_fu_184 <= col_buf_0_val_1_0_fu_1065_p3;
        right_border_buf_0_val_2_1_1_fu_192 <= col_buf_0_val_2_0_fu_1083_p3;
        right_border_buf_0_val_2_1_fu_180 <= right_border_buf_0_val_2_1_1_fu_192;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & ~(ap_const_lv1_0 == tmp_16_reg_1719))) begin
        row_assign_10_1_t_reg_1751 <= row_assign_10_1_t_fu_842_p2;
        row_assign_10_2_t_reg_1756 <= row_assign_10_2_t_fu_846_p2;
        row_assign_s_reg_1746 <= row_assign_s_fu_838_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1761_pp0_it1) & ~((ap_sig_bdd_194 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_214 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        src_kernel_win_0_val_0_0_reg_1827 <= src_kernel_win_0_val_0_0_fu_1137_p3;
        src_kernel_win_0_val_1_0_reg_1832 <= src_kernel_win_0_val_1_0_fu_1155_p3;
        src_kernel_win_0_val_2_0_reg_1838 <= src_kernel_win_0_val_2_0_fu_1173_p3;
        src_kernel_win_0_val_2_1_lo_1_reg_1858 <= src_kernel_win_0_val_2_1_fu_164;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1761_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_194 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_214 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        src_kernel_win_0_val_0_1_1_fu_152 <= src_kernel_win_0_val_0_1_fu_148;
        src_kernel_win_0_val_0_1_fu_148 <= src_kernel_win_0_val_0_0_fu_1137_p3;
        src_kernel_win_0_val_2_1_fu_164 <= src_kernel_win_0_val_2_0_fu_1173_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_194 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_214 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1761_pp0_it2))) begin
        src_kernel_win_0_val_1_1_1_fu_160 <= src_kernel_win_0_val_1_1_fu_156;
        src_kernel_win_0_val_1_1_fu_156 <= src_kernel_win_0_val_1_0_reg_1832;
        src_kernel_win_0_val_2_1_1_fu_168 <= src_kernel_win_0_val_2_1_lo_1_reg_1858;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_194 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_214 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_reg_1798_pp0_it2))) begin
        src_kernel_win_0_val_2_1_1_s_reg_1863 <= src_kernel_win_0_val_2_1_1_fu_168;
    end
end

always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0 or ap_sig_cseq_ST_st3_fsm_2 or exitcond1_fu_450_p2) begin
    if (((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & ~(ap_const_lv1_0 == exitcond1_fu_450_p2)))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0) begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st3_fsm_2 or exitcond1_fu_450_p2) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & ~(ap_const_lv1_0 == exitcond1_fu_450_p2))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_170) begin
    if (ap_sig_bdd_170) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_4 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_4 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_396) begin
    if (ap_sig_bdd_396) begin
        ap_sig_cseq_ST_st14_fsm_5 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st14_fsm_5 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_24) begin
    if (ap_sig_bdd_24) begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_77) begin
    if (ap_sig_bdd_77) begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_120) begin
    if (ap_sig_bdd_120) begin
        ap_sig_cseq_ST_st3_fsm_2 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st3_fsm_2 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_152) begin
    if (ap_sig_bdd_152) begin
        ap_sig_cseq_ST_st4_fsm_3 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st4_fsm_3 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_4 or ap_sig_bdd_194 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_214 or ap_reg_ppiten_pp0_it8) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & ~((ap_sig_bdd_194 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_214 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        grp_fu_1193_ce = ap_const_logic_1;
    end else begin
        grp_fu_1193_ce = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_4 or ap_sig_bdd_194 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_214 or ap_reg_ppiten_pp0_it8) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & ~((ap_sig_bdd_194 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_214 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        grp_fu_1202_ce = ap_const_logic_1;
    end else begin
        grp_fu_1202_ce = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_4 or ap_sig_bdd_194 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_214 or ap_reg_ppiten_pp0_it8) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & ~((ap_sig_bdd_194 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_214 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        grp_fu_1211_ce = ap_const_logic_1;
    end else begin
        grp_fu_1211_ce = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_4 or ap_sig_bdd_194 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_214 or ap_reg_ppiten_pp0_it8) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & ~((ap_sig_bdd_194 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_214 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        grp_fu_1246_ce = ap_const_logic_1;
    end else begin
        grp_fu_1246_ce = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_4 or ap_sig_bdd_194 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_214 or ap_reg_ppiten_pp0_it8) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & ~((ap_sig_bdd_194 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_214 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        grp_fu_1255_ce = ap_const_logic_1;
    end else begin
        grp_fu_1255_ce = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_4 or ap_sig_bdd_194 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_214 or ap_reg_ppiten_pp0_it8) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & ~((ap_sig_bdd_194 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_214 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        grp_fu_1263_ce = ap_const_logic_1;
    end else begin
        grp_fu_1263_ce = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_4 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_194 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_214 or ap_reg_ppiten_pp0_it8) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_194 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_214 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        k_buf_0_val_3_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_3_ce0 = ap_const_logic_0;
    end
end

always @ (tmp_13_reg_1693 or icmp_reg_1702 or tmp_122_2_reg_1715 or ap_reg_ppstg_exitcond_reg_1761_pp0_it1 or ap_reg_ppstg_or_cond_i_i_reg_1770_pp0_it1 or ap_sig_bdd_194 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_214 or ap_reg_ppiten_pp0_it8) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1761_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_reg_1770_pp0_it1) & ~(ap_const_lv1_0 == icmp_reg_1702) & ~(ap_const_lv1_0 == tmp_13_reg_1693) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_194 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_214 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1761_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_reg_1770_pp0_it1) & (ap_const_lv1_0 == icmp_reg_1702) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_194 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_214 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == tmp_122_2_reg_1715)))) begin
        k_buf_0_val_3_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_3_ce1 = ap_const_logic_0;
    end
end

always @ (tmp_13_reg_1693 or icmp_reg_1702 or tmp_122_2_reg_1715 or ap_reg_ppstg_exitcond_reg_1761_pp0_it1 or ap_reg_ppstg_or_cond_i_i_reg_1770_pp0_it1 or ap_sig_bdd_194 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_214 or ap_reg_ppiten_pp0_it8) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1761_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_reg_1770_pp0_it1) & ~(ap_const_lv1_0 == icmp_reg_1702) & ~(ap_const_lv1_0 == tmp_13_reg_1693) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_194 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_214 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1761_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_reg_1770_pp0_it1) & (ap_const_lv1_0 == icmp_reg_1702) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_194 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_214 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == tmp_122_2_reg_1715)))) begin
        k_buf_0_val_3_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_3_we1 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_4 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_194 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_214 or ap_reg_ppiten_pp0_it8) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_194 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_214 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        k_buf_0_val_4_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_4_ce0 = ap_const_logic_0;
    end
end

always @ (tmp_13_reg_1693 or icmp_reg_1702 or tmp_122_1_reg_1711 or ap_reg_ppstg_exitcond_reg_1761_pp0_it1 or ap_reg_ppstg_or_cond_i_i_reg_1770_pp0_it1 or ap_sig_bdd_194 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_214 or ap_reg_ppiten_pp0_it8) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1761_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_reg_1770_pp0_it1) & ~(ap_const_lv1_0 == icmp_reg_1702) & ~(ap_const_lv1_0 == tmp_13_reg_1693) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_194 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_214 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1761_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_reg_1770_pp0_it1) & (ap_const_lv1_0 == icmp_reg_1702) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_194 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_214 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == tmp_122_1_reg_1711)))) begin
        k_buf_0_val_4_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_4_ce1 = ap_const_logic_0;
    end
end

always @ (p_src_data_stream_V_dout or k_buf_0_val_3_q0 or ap_sig_bdd_1212 or ap_sig_bdd_1214 or ap_sig_bdd_1211) begin
    if (ap_sig_bdd_1211) begin
        if (ap_sig_bdd_1214) begin
            k_buf_0_val_4_d1 = k_buf_0_val_3_q0;
        end else if (ap_sig_bdd_1212) begin
            k_buf_0_val_4_d1 = p_src_data_stream_V_dout;
        end else begin
            k_buf_0_val_4_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_4_d1 = 'bx;
    end
end

always @ (tmp_13_reg_1693 or icmp_reg_1702 or tmp_122_1_reg_1711 or ap_reg_ppstg_exitcond_reg_1761_pp0_it1 or ap_reg_ppstg_or_cond_i_i_reg_1770_pp0_it1 or ap_sig_bdd_194 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_214 or ap_reg_ppiten_pp0_it8) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1761_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_reg_1770_pp0_it1) & ~(ap_const_lv1_0 == icmp_reg_1702) & ~(ap_const_lv1_0 == tmp_13_reg_1693) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_194 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_214 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1761_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_reg_1770_pp0_it1) & (ap_const_lv1_0 == icmp_reg_1702) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_194 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_214 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == tmp_122_1_reg_1711)))) begin
        k_buf_0_val_4_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_4_we1 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_4 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_194 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_214 or ap_reg_ppiten_pp0_it8) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_194 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_214 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        k_buf_0_val_5_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_5_ce0 = ap_const_logic_0;
    end
end

always @ (tmp_13_reg_1693 or icmp_reg_1702 or tmp_15_reg_1707 or ap_reg_ppstg_exitcond_reg_1761_pp0_it1 or ap_reg_ppstg_or_cond_i_i_reg_1770_pp0_it1 or ap_sig_bdd_194 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_214 or ap_reg_ppiten_pp0_it8) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1761_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_reg_1770_pp0_it1) & ~(ap_const_lv1_0 == icmp_reg_1702) & ~(ap_const_lv1_0 == tmp_13_reg_1693) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_194 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_214 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1761_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_reg_1770_pp0_it1) & (ap_const_lv1_0 == icmp_reg_1702) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_194 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_214 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == tmp_15_reg_1707)))) begin
        k_buf_0_val_5_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_5_ce1 = ap_const_logic_0;
    end
end

always @ (p_src_data_stream_V_dout or k_buf_0_val_4_q0 or ap_sig_bdd_1214 or ap_sig_bdd_1211 or ap_sig_bdd_1217) begin
    if (ap_sig_bdd_1211) begin
        if (ap_sig_bdd_1214) begin
            k_buf_0_val_5_d1 = k_buf_0_val_4_q0;
        end else if (ap_sig_bdd_1217) begin
            k_buf_0_val_5_d1 = p_src_data_stream_V_dout;
        end else begin
            k_buf_0_val_5_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_5_d1 = 'bx;
    end
end

always @ (tmp_13_reg_1693 or icmp_reg_1702 or tmp_15_reg_1707 or ap_reg_ppstg_exitcond_reg_1761_pp0_it1 or ap_reg_ppstg_or_cond_i_i_reg_1770_pp0_it1 or ap_sig_bdd_194 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_214 or ap_reg_ppiten_pp0_it8) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1761_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_reg_1770_pp0_it1) & ~(ap_const_lv1_0 == icmp_reg_1702) & ~(ap_const_lv1_0 == tmp_13_reg_1693) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_194 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_214 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1761_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_reg_1770_pp0_it1) & (ap_const_lv1_0 == icmp_reg_1702) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_194 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_214 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == tmp_15_reg_1707)))) begin
        k_buf_0_val_5_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_5_we1 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_194 or ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_or_cond_i_reg_1798_pp0_it7 or ap_sig_bdd_214 or ap_reg_ppiten_pp0_it8) begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_reg_1798_pp0_it7) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8) & ~((ap_sig_bdd_194 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_214 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        p_dst_data_stream_V_write = ap_const_logic_1;
    end else begin
        p_dst_data_stream_V_write = ap_const_logic_0;
    end
end

always @ (tmp_13_reg_1693 or icmp_reg_1702 or ap_reg_ppstg_exitcond_reg_1761_pp0_it1 or ap_reg_ppstg_or_cond_i_i_reg_1770_pp0_it1 or ap_sig_bdd_194 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_214 or ap_reg_ppiten_pp0_it8) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1761_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_reg_1770_pp0_it1) & (ap_const_lv1_0 == icmp_reg_1702) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_194 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_214 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1761_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_reg_1770_pp0_it1) & ~(ap_const_lv1_0 == icmp_reg_1702) & ~(ap_const_lv1_0 == tmp_13_reg_1693) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_194 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_214 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8)))))) begin
        p_src_data_stream_V_read = ap_const_logic_1;
    end else begin
        p_src_data_stream_V_read = ap_const_logic_0;
    end
end
always @ (ap_start or ap_CS_fsm or tmp_5_phi_fu_308_p4 or exitcond1_fu_450_p2 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_194 or ap_reg_ppiten_pp0_it2 or ap_reg_ppiten_pp0_it3 or ap_reg_ppiten_pp0_it7 or ap_sig_bdd_214 or ap_reg_ppiten_pp0_it8) begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
        begin
            if (~(ap_start == ap_const_logic_0)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : 
        begin
            if ((tmp_5_phi_fu_308_p4 == ap_const_lv1_0)) begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end else begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end
        end
        ap_ST_st3_fsm_2 : 
        begin
            if (~(ap_const_lv1_0 == exitcond1_fu_450_p2)) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_st4_fsm_3;
            end
        end
        ap_ST_st4_fsm_3 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg0_fsm_4;
        end
        ap_ST_pp0_stg0_fsm_4 : 
        begin
            if ((~((ap_const_logic_1 == ap_reg_ppiten_pp0_it8) & ~((ap_sig_bdd_194 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_214 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_194 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_214 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it3)))) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_4;
            end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it8) & ~((ap_sig_bdd_194 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_214 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_194 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_214 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it3)))) begin
                ap_NS_fsm = ap_ST_st14_fsm_5;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_4;
            end
        end
        ap_ST_st14_fsm_5 : 
        begin
            ap_NS_fsm = ap_ST_st3_fsm_2;
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end


assign ImagLoc_x_cast_mux_cast_fu_957_p1 = ImagLoc_x_cast_mux_reg_1780;

assign ImagLoc_x_cast_mux_fu_917_p3 = ((or_cond_i_i_fu_906_p2[0:0] === 1'b1) ? ImagLoc_x_fu_881_p2 : ap_const_lv12_0);

assign ImagLoc_x_fu_881_p2 = ($signed(ap_const_lv12_FFF) + $signed(tmp_18_cast_cast_fu_850_p1));

assign OP2_V_0_1_cast_fu_390_p1 = $signed(p_kernel_val_0_V_1_read);

assign OP2_V_0_2_cast_fu_393_p1 = $signed(p_kernel_val_0_V_2_read);

assign OP2_V_1_2_cast_fu_399_p1 = p_kernel_val_1_V_2_read;

assign OP2_V_1_cast_fu_396_p1 = $signed(p_kernel_val_1_V_0_read);

assign OP2_V_2_1_cast_fu_405_p1 = p_kernel_val_2_V_1_read;

assign OP2_V_2_cast_fu_402_p1 = $signed(p_kernel_val_2_V_0_read);


always @ (ap_CS_fsm) begin
    ap_sig_bdd_120 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2]);
end


always @ (ap_reg_ppstg_exitcond_reg_1761_pp0_it1 or ap_reg_ppstg_or_cond_i_i_reg_1770_pp0_it1 or ap_reg_ppiten_pp0_it2) begin
    ap_sig_bdd_1211 = ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1761_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_reg_1770_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2));
end


always @ (icmp_reg_1702 or tmp_122_1_reg_1711) begin
    ap_sig_bdd_1212 = ((ap_const_lv1_0 == icmp_reg_1702) & ~(ap_const_lv1_0 == tmp_122_1_reg_1711));
end


always @ (tmp_13_reg_1693 or icmp_reg_1702) begin
    ap_sig_bdd_1214 = (~(ap_const_lv1_0 == icmp_reg_1702) & ~(ap_const_lv1_0 == tmp_13_reg_1693));
end


always @ (icmp_reg_1702 or tmp_15_reg_1707) begin
    ap_sig_bdd_1217 = ((ap_const_lv1_0 == icmp_reg_1702) & ~(ap_const_lv1_0 == tmp_15_reg_1707));
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_152 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_3]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_170 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_4]);
end


always @ (p_src_data_stream_V_empty_n or tmp_13_reg_1693 or icmp_reg_1702 or ap_reg_ppstg_exitcond_reg_1761_pp0_it1 or ap_reg_ppstg_or_cond_i_i_reg_1770_pp0_it1) begin
    ap_sig_bdd_194 = (((p_src_data_stream_V_empty_n == ap_const_logic_0) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1761_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_reg_1770_pp0_it1) & (ap_const_lv1_0 == icmp_reg_1702)) | ((p_src_data_stream_V_empty_n == ap_const_logic_0) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1761_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_reg_1770_pp0_it1) & ~(ap_const_lv1_0 == icmp_reg_1702) & ~(ap_const_lv1_0 == tmp_13_reg_1693)));
end


always @ (p_dst_data_stream_V_full_n or ap_reg_ppstg_or_cond_i_reg_1798_pp0_it7) begin
    ap_sig_bdd_214 = ((p_dst_data_stream_V_full_n == ap_const_logic_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_reg_1798_pp0_it7));
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_24 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_396 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_5]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_77 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1]);
end

assign brmerge1_fu_912_p2 = (or_cond_i_i_fu_906_p2 | tmp_9_fu_408_p2);

assign brmerge2_fu_704_p2 = (or_cond_i412_i_fu_534_p2 | tmp_1_fu_372_p2);

assign brmerge39_i_i_i_fu_1407_p2 = (p_not38_i_i_i_reg_1941 | newsignbit_0_not_i_i_i_fu_1402_p2);

assign brmerge3_fu_747_p2 = (or_cond_i412_i_1_fu_599_p2 | tmp_1_fu_372_p2);

assign brmerge4_fu_790_p2 = (or_cond_i412_i_2_fu_664_p2 | tmp_1_fu_372_p2);

assign brmerge_fu_947_p2 = (rev_reg_1741 | tmp_24_fu_901_p2);

assign brmerge_i_i_fu_1429_p2 = (overflow_fu_1396_p2 | underflow_not_i_i_fu_1423_p2);

assign brmerge_i_i_i_fu_1387_p2 = (newsignbit_reg_1930 | p_not_i_i_i_reg_1936);

assign brmerge_i_i_i_i_fu_1417_p2 = (underflow_fu_1412_p2 | overflow_fu_1396_p2);

assign col_assign_3_t_fu_1013_p2 = (tmp_11_fu_440_p2 - tmp_64_fu_1002_p1);

assign col_assign_cast_fu_998_p1 = $signed(x_fu_990_p3);

assign col_buf_0_val_0_0_fu_1047_p3 = ((ap_reg_ppstg_brmerge_reg_1791_pp0_it1[0:0] === 1'b1) ? k_buf_0_val_3_q0 : tmp_33_fu_1036_p5);

assign col_buf_0_val_1_0_fu_1065_p3 = ((ap_reg_ppstg_brmerge_reg_1791_pp0_it1[0:0] === 1'b1) ? k_buf_0_val_4_q0 : tmp_34_fu_1054_p5);

assign col_buf_0_val_2_0_fu_1083_p3 = ((ap_reg_ppstg_brmerge_reg_1791_pp0_it1[0:0] === 1'b1) ? k_buf_0_val_5_q0 : tmp_35_fu_1072_p5);

assign exitcond1_fu_450_p2 = (p_014_0_i_reg_315 == tmp_10_fu_435_p2? 1'b1: 1'b0);

assign exitcond_fu_854_p2 = (p_027_0_i_reg_326 == tmp_4_fu_430_p2? 1'b1: 1'b0);

assign grp_fu_1193_p0 = OP2_V_0_1_cast_reg_1630;

assign grp_fu_1202_p0 = OP2_V_2_cast_reg_1650;

assign grp_fu_1211_p0 = OP2_V_2_1_cast_reg_1655;

assign grp_fu_1246_p0 = OP2_V_0_2_cast_reg_1635;

assign grp_fu_1255_p0 = OP2_V_1_cast_reg_1640;

assign grp_fu_1263_p0 = OP2_V_1_2_cast_reg_1645;

assign i_V_fu_455_p2 = (p_014_0_i_reg_315 + ap_const_lv11_1);

assign icmp1_fu_875_p2 = (tmp_61_fu_865_p4 != ap_const_lv10_0? 1'b1: 1'b0);

assign icmp_fu_481_p2 = (tmp_14_fu_471_p4 != ap_const_lv10_0? 1'b1: 1'b0);

assign j_V_fu_859_p2 = (p_027_0_i_reg_326 + ap_const_lv11_1);

assign k_buf_0_val_3_address0 = tmp_29_fu_1006_p1;

assign k_buf_0_val_3_address1 = k_buf_0_val_3_addr_reg_1802;

assign k_buf_0_val_3_d1 = p_src_data_stream_V_dout;

assign k_buf_0_val_4_address0 = tmp_29_fu_1006_p1;

assign k_buf_0_val_4_address1 = k_buf_0_val_4_addr_reg_1815;

assign k_buf_0_val_5_address0 = tmp_29_fu_1006_p1;

assign k_buf_0_val_5_address1 = k_buf_0_val_5_addr_reg_1821;

assign newsignbit_0_not_i_i_i_fu_1402_p2 = (newsignbit_reg_1930 ^ ap_const_lv1_1);

assign not_tmp_s_fu_363_p2 = (p_src_rows_V_read != ap_const_lv11_1? 1'b1: 1'b0);

assign or_cond_i412_i_1_fu_599_p2 = (tmp_148_1_fu_594_p2 & rev2_fu_588_p2);

assign or_cond_i412_i_2_fu_664_p2 = (tmp_148_2_fu_659_p2 & rev3_fu_653_p2);

assign or_cond_i412_i_fu_534_p2 = (tmp_19_fu_529_p2 & rev1_fu_523_p2);

assign or_cond_i_fu_952_p2 = (icmp_reg_1702 & icmp1_fu_875_p2);

assign or_cond_i_i_fu_906_p2 = (tmp_24_fu_901_p2 & rev4_fu_895_p2);

assign overflow_fu_1396_p2 = (brmerge_i_i_i_fu_1387_p2 & tmp_8_i_i_fu_1391_p2);

assign p_Val2_1_i_i_fu_1442_p3 = ((underflow_fu_1412_p2[0:0] === 1'b1) ? ap_const_lv32_80000000 : p_Val2_4_reg_1924);

assign p_Val2_1_mux_i_i_fu_1435_p3 = ((brmerge_i_i_i_i_fu_1417_p2[0:0] === 1'b1) ? ap_const_lv32_7FFFFFFF : p_Val2_4_reg_1924);

assign p_Val2_3_fu_1339_p2 = ($signed(tmp26_cast_fu_1332_p1) + $signed(tmp27_cast_fu_1336_p1));

assign p_Val2_4_fu_1353_p1 = p_Val2_3_fu_1339_p2[31:0];

assign p_Val2_5_0_1_cast_fu_1302_p1 = $signed(p_Val2_5_0_1_reg_1883);

assign p_Val2_5_0_1_fu_1287_p2 = ($signed(grp_fu_1193_p2) - $signed(p_cast_fu_1284_p1));

assign p_Val2_5_0_2_fu_1309_p2 = ($signed(tmp_166_0_2_cast_cast_fu_1305_p1) + $signed(p_Val2_5_0_1_cast_fu_1302_p1));

assign p_Val2_5_1_1_fu_1323_p2 = (p_Val2_1_reg_1903 + p_Val2_5_0_2_reg_1898);

assign p_Val2_s_fu_1449_p3 = ((brmerge_i_i_fu_1429_p2[0:0] === 1'b1) ? p_Val2_1_mux_i_i_fu_1435_p3 : p_Val2_1_i_i_fu_1442_p3);

assign p_anchor_2_1_cast_cast_fu_368_p1 = not_tmp_s_fu_363_p2;

assign p_assign_1_fu_933_p2 = (ap_const_lv12_1 - tmp_18_cast_cast_fu_850_p1);

assign p_assign_2_fu_967_p2 = ($signed(tmp_11_cast_fu_426_p1) - $signed(p_p2_i_i_cast_fu_960_p1));

assign p_assign_6_1_fu_574_p2 = ($signed(ap_const_lv12_FFE) + $signed(tmp_14_cast_cast_fu_446_p1));

assign p_assign_6_2_fu_639_p2 = ($signed(ap_const_lv12_FFD) + $signed(tmp_14_cast_cast_fu_446_p1));

assign p_assign_7_1_fu_613_p2 = (ap_const_lv12_2 - tmp_14_cast_cast_fu_446_p1);

assign p_assign_7_2_fu_678_p2 = (ap_const_lv12_3 - tmp_14_cast_cast_fu_446_p1);

assign p_assign_7_fu_548_p2 = (ap_const_lv12_1 - tmp_14_cast_cast_fu_446_p1);

assign p_cast_fu_1284_p1 = $signed(src_kernel_win_0_val_2_1_1_s_reg_1863);

assign p_dst_data_stream_V_din = p_Val2_s_reg_1946;

assign p_neg392_i_cast_fu_354_p2 = ($signed(ap_const_lv2_3) + $signed(tmp_fu_351_p1));

assign p_not38_i_i_i_fu_1381_p2 = (tmp_51_fu_1365_p4 != ap_const_lv4_F? 1'b1: 1'b0);

assign p_not_i_i_i_fu_1375_p2 = (tmp_51_fu_1365_p4 != ap_const_lv4_0? 1'b1: 1'b0);

assign p_p2_i413_i_1_fu_619_p3 = ((tmp_28_fu_605_p3[0:0] === 1'b1) ? p_assign_7_1_fu_613_p2 : p_assign_6_1_fu_574_p2);

assign p_p2_i413_i_2_fu_684_p3 = ((tmp_36_fu_670_p3[0:0] === 1'b1) ? p_assign_7_2_fu_678_p2 : p_assign_6_2_fu_639_p2);

assign p_p2_i413_i_fu_554_p3 = ((tmp_21_fu_540_p3[0:0] === 1'b1) ? p_assign_7_fu_548_p2 : tmp_17_fu_509_p2);

assign p_p2_i_i_cast_fu_960_p1 = $signed(p_p2_i_i_reg_1785);

assign p_p2_i_i_fu_939_p3 = ((tmp_63_fu_925_p3[0:0] === 1'b1) ? p_assign_1_fu_933_p2 : ImagLoc_x_fu_881_p2);

assign p_src_cols_V_read_cast_fu_337_p1 = p_src_cols_V_read;

assign p_src_rows_V_read_cast_fu_341_p1 = p_src_rows_V_read;

assign rev1_fu_523_p2 = (tmp_18_fu_515_p3 ^ ap_const_lv1_1);

assign rev2_fu_588_p2 = (tmp_26_fu_580_p3 ^ ap_const_lv1_1);

assign rev3_fu_653_p2 = (tmp_32_fu_645_p3 ^ ap_const_lv1_1);

assign rev4_fu_895_p2 = (tmp_62_fu_887_p3 ^ ap_const_lv1_1);

assign rev_fu_833_p2 = (ult_reg_1697 ^ ap_const_lv1_1);

assign row_assign_10_1_t_fu_842_p2 = (p_neg392_i_cast_fu_354_p2 - tmp_44_reg_1731);

assign row_assign_10_2_t_fu_846_p2 = (p_neg392_i_cast_fu_354_p2 - tmp_49_reg_1736);

assign row_assign_s_fu_838_p2 = (p_neg392_i_cast_fu_354_p2 - tmp_39_reg_1726);

assign sel_tmp7_fu_979_p2 = (brmerge1_reg_1774 ^ ap_const_lv1_1);

assign sel_tmp8_fu_984_p2 = (tmp_27_fu_963_p2 & sel_tmp7_fu_979_p2);

assign sel_tmp_fu_972_p3 = ((brmerge1_reg_1774[0:0] === 1'b1) ? ImagLoc_x_cast_mux_cast_fu_957_p1 : p_assign_2_fu_967_p2);

assign src_kernel_win_0_val_0_0_fu_1137_p3 = ((tmp_16_reg_1719[0:0] === 1'b1) ? tmp_40_fu_1126_p5 : col_buf_0_val_0_0_fu_1047_p3);

assign src_kernel_win_0_val_1_0_fu_1155_p3 = ((tmp_16_reg_1719[0:0] === 1'b1) ? tmp_45_fu_1144_p5 : col_buf_0_val_1_0_fu_1065_p3);

assign src_kernel_win_0_val_2_0_fu_1173_p3 = ((tmp_16_reg_1719[0:0] === 1'b1) ? tmp_50_fu_1162_p5 : col_buf_0_val_2_0_fu_1083_p3);

assign tmp26_cast_fu_1332_p1 = $signed(tmp26_fu_1327_p2);

assign tmp26_fu_1327_p2 = (p_Val2_1_2_reg_1908 + p_Val2_5_1_1_fu_1323_p2);

assign tmp27_cast_fu_1336_p1 = $signed(tmp27_reg_1913);

assign tmp27_fu_1318_p2 = ($signed(p_Val2_2_1_reg_1888) + $signed(tmp28_cast_fu_1315_p1));

assign tmp28_cast_fu_1315_p1 = $signed(tmp28_reg_1893);

assign tmp28_fu_1296_p2 = ($signed(tmp_166_2_2_cast_cast_cast_fu_1293_p1) + $signed(grp_fu_1202_p2));

assign tmp_10_fu_435_p2 = (ap_const_lv11_2 + p_src_rows_V_read);

assign tmp_11_cast_fu_426_p1 = tmp_3_fu_420_p2;

assign tmp_11_fu_440_p2 = ($signed(ap_const_lv2_3) + $signed(tmp_2_fu_360_p1));

assign tmp_122_1_fu_492_p2 = (p_014_0_i_reg_315 == ap_const_lv11_0? 1'b1: 1'b0);

assign tmp_122_2_fu_498_p2 = (p_014_0_i_reg_315 == ap_const_lv11_1? 1'b1: 1'b0);

assign tmp_13_fu_461_p2 = (p_014_0_i_reg_315 < p_src_rows_V_read? 1'b1: 1'b0);

assign tmp_148_1_fu_594_p2 = ($signed(p_assign_6_1_fu_574_p2) < $signed(p_src_rows_V_read_cast_fu_341_p1)? 1'b1: 1'b0);

assign tmp_148_2_fu_659_p2 = ($signed(p_assign_6_2_fu_639_p2) < $signed(p_src_rows_V_read_cast_fu_341_p1)? 1'b1: 1'b0);

assign tmp_14_cast_cast_fu_446_p1 = p_014_0_i_reg_315;

assign tmp_14_fu_471_p4 = {{p_014_0_i_reg_315[ap_const_lv32_A : ap_const_lv32_1]}};

assign tmp_158_1_fu_627_p2 = ($signed(p_p2_i413_i_1_fu_619_p3) < $signed(p_src_rows_V_read_cast_fu_341_p1)? 1'b1: 1'b0);

assign tmp_158_2_fu_692_p2 = ($signed(p_p2_i413_i_2_fu_684_p3) < $signed(p_src_rows_V_read_cast_fu_341_p1)? 1'b1: 1'b0);

assign tmp_15_fu_487_p2 = (p_anchor_2_1_cast_cast_fu_368_p1 == tmp_14_cast_cast_fu_446_p1? 1'b1: 1'b0);

assign tmp_166_0_2_cast_cast_fu_1305_p1 = $signed(grp_fu_1246_p2);

assign tmp_166_2_2_cast_cast_cast_fu_1293_p1 = $signed(ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_1827_pp0_it3);

assign tmp_16_fu_504_p2 = (p_014_0_i_reg_315 > p_src_rows_V_read? 1'b1: 1'b0);

assign tmp_17_fu_509_p2 = ($signed(ap_const_lv12_FFF) + $signed(tmp_14_cast_cast_fu_446_p1));

assign tmp_18_cast_cast_fu_850_p1 = p_027_0_i_reg_326;

assign tmp_18_fu_515_p3 = tmp_17_fu_509_p2[ap_const_lv32_B];

assign tmp_19_fu_529_p2 = ($signed(tmp_17_fu_509_p2) < $signed(p_src_rows_V_read_cast_fu_341_p1)? 1'b1: 1'b0);

assign tmp_1_fu_372_p2 = (p_src_rows_V_read == ap_const_lv11_1? 1'b1: 1'b0);

assign tmp_21_fu_540_p3 = tmp_17_fu_509_p2[ap_const_lv32_B];

assign tmp_22_fu_562_p2 = ($signed(p_p2_i413_i_fu_554_p3) < $signed(p_src_rows_V_read_cast_fu_341_p1)? 1'b1: 1'b0);

assign tmp_23_fu_567_p1 = tmp_8_fu_384_p2[1:0];

assign tmp_24_fu_901_p2 = ($signed(ImagLoc_x_fu_881_p2) < $signed(p_src_cols_V_read_cast_fu_337_p1)? 1'b1: 1'b0);

assign tmp_25_fu_570_p1 = p_p2_i413_i_fu_554_p3[1:0];

assign tmp_26_fu_580_p3 = p_assign_6_1_fu_574_p2[ap_const_lv32_B];

assign tmp_27_fu_963_p2 = ($signed(p_p2_i_i_reg_1785) < $signed(p_src_cols_V_read_cast_fu_337_p1)? 1'b1: 1'b0);

assign tmp_28_fu_605_p3 = p_assign_6_1_fu_574_p2[ap_const_lv32_B];

assign tmp_29_fu_1006_p1 = $unsigned(col_assign_cast_fu_998_p1);

assign tmp_2_fu_360_p1 = p_src_cols_V_read[1:0];

assign tmp_30_fu_632_p1 = tmp_8_fu_384_p2[1:0];

assign tmp_31_fu_635_p1 = p_p2_i413_i_1_fu_619_p3[1:0];

assign tmp_32_fu_645_p3 = p_assign_6_2_fu_639_p2[ap_const_lv32_B];

assign tmp_36_fu_670_p3 = p_assign_6_2_fu_639_p2[ap_const_lv32_B];

assign tmp_37_fu_713_p3 = ((or_cond_i412_i_fu_534_p2[0:0] === 1'b1) ? tmp_43_fu_709_p1 : ap_const_lv2_0);

assign tmp_38_fu_697_p1 = tmp_8_fu_384_p2[1:0];

assign tmp_39_fu_739_p3 = ((brmerge2_fu_704_p2[0:0] === 1'b1) ? tmp_37_fu_713_p3 : tmp_52_fu_731_p3);

assign tmp_3_fu_420_p2 = ($signed(ap_const_lv12_FFE) + $signed(tmp_s_fu_413_p3));

assign tmp_41_fu_700_p1 = p_p2_i413_i_2_fu_684_p3[1:0];

assign tmp_42_fu_756_p3 = ((or_cond_i412_i_1_fu_599_p2[0:0] === 1'b1) ? tmp_53_fu_752_p1 : ap_const_lv2_0);

assign tmp_43_fu_709_p1 = tmp_17_fu_509_p2[1:0];

assign tmp_44_fu_782_p3 = ((brmerge3_fu_747_p2[0:0] === 1'b1) ? tmp_42_fu_756_p3 : tmp_56_fu_774_p3);

assign tmp_46_fu_721_p1 = p_p2_i413_i_fu_554_p3[1:0];

assign tmp_47_fu_799_p3 = ((or_cond_i412_i_2_fu_664_p2[0:0] === 1'b1) ? tmp_57_fu_795_p1 : ap_const_lv2_0);

assign tmp_48_fu_725_p2 = (tmp_23_fu_567_p1 - tmp_25_fu_570_p1);

assign tmp_49_fu_825_p3 = ((brmerge4_fu_790_p2[0:0] === 1'b1) ? tmp_47_fu_799_p3 : tmp_60_fu_817_p3);

assign tmp_4_fu_430_p2 = (ap_const_lv11_2 + p_src_cols_V_read);

assign tmp_51_fu_1365_p4 = {{p_Val2_3_fu_1339_p2[ap_const_lv32_23 : ap_const_lv32_20]}};

assign tmp_52_fu_731_p3 = ((tmp_22_fu_562_p2[0:0] === 1'b1) ? tmp_46_fu_721_p1 : tmp_48_fu_725_p2);

assign tmp_53_fu_752_p1 = p_assign_6_1_fu_574_p2[1:0];

assign tmp_54_fu_764_p1 = p_p2_i413_i_1_fu_619_p3[1:0];

assign tmp_55_fu_768_p2 = (tmp_30_fu_632_p1 - tmp_31_fu_635_p1);

assign tmp_56_fu_774_p3 = ((tmp_158_1_fu_627_p2[0:0] === 1'b1) ? tmp_54_fu_764_p1 : tmp_55_fu_768_p2);

assign tmp_57_fu_795_p1 = p_assign_6_2_fu_639_p2[1:0];

assign tmp_58_fu_807_p1 = p_p2_i413_i_2_fu_684_p3[1:0];

assign tmp_59_fu_811_p2 = (tmp_38_fu_697_p1 - tmp_41_fu_700_p1);

assign tmp_5_phi_fu_308_p4 = tmp_5_reg_304;

assign tmp_60_fu_817_p3 = ((tmp_158_2_fu_692_p2[0:0] === 1'b1) ? tmp_58_fu_807_p1 : tmp_59_fu_811_p2);

assign tmp_61_fu_865_p4 = {{p_027_0_i_reg_326[ap_const_lv32_A : ap_const_lv32_1]}};

assign tmp_62_fu_887_p3 = ImagLoc_x_fu_881_p2[ap_const_lv32_B];

assign tmp_63_fu_925_p3 = ImagLoc_x_fu_881_p2[ap_const_lv32_B];

assign tmp_64_fu_1002_p1 = x_fu_990_p3[1:0];

assign tmp_6_fu_345_p2 = (tmp_5_reg_304 ^ ap_const_lv1_1);

assign tmp_7_fu_377_p3 = {{p_src_rows_V_read}, {ap_const_lv1_0}};

assign tmp_8_fu_384_p2 = (ap_const_lv12_2 + tmp_7_fu_377_p3);

assign tmp_8_i_i_fu_1391_p2 = (isneg_reg_1918 ^ ap_const_lv1_1);

assign tmp_9_fu_408_p2 = (p_src_cols_V_read == ap_const_lv11_1? 1'b1: 1'b0);

assign tmp_fu_351_p1 = p_src_rows_V_read[1:0];

assign tmp_s_fu_413_p3 = {{p_src_cols_V_read}, {ap_const_lv1_0}};

assign ult_fu_466_p2 = (p_014_0_i_reg_315 < p_src_rows_V_read? 1'b1: 1'b0);

assign underflow_fu_1412_p2 = (brmerge39_i_i_i_fu_1407_p2 & isneg_reg_1918);

assign underflow_not_i_i_fu_1423_p2 = (underflow_fu_1412_p2 ^ ap_const_lv1_1);

assign x_fu_990_p3 = ((sel_tmp8_fu_984_p2[0:0] === 1'b1) ? p_p2_i_i_cast_fu_960_p1 : sel_tmp_fu_972_p3);
always @ (posedge ap_clk) begin
    OP2_V_1_2_cast_reg_1645[34:4] <= 31'b0000000000000000000000000000000;
    OP2_V_2_1_cast_reg_1655[33:3] <= 31'b0000000000000000000000000000000;
end



endmodule //image_filter_Filter2D

