/*
 * Jiffy R1 - J. Persson <jonpe960@gmail.com>
 */

/dts-v1/;

#include "imx6ul.dtsi"

/ {
	model = "Jiffy";
	compatible = "fsl,imx6ul-14x14-evk", "fsl,imx6ul";

	chosen {
        bootargs = "---------------------------------------------------------------------------------------------------------------------";
        linux,initrd-start = <0x00000000>;
        linux,initrd-end = <0x00000000>;
        device-uuid = "00000000-0000-0000-0000-000000000000";
        active-system = "?";
        stdout-path = &uart2;
	};

	memory {
		reg = <0x80000000 0x40000000>;
	};

	regulators {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <0>;
	

	};


};

&adc1 {

	
	status = "okay";
};

&clks {
	assigned-clocks = <&clks IMX6UL_CLK_PLL4_AUDIO_DIV>;
	assigned-clock-rates = <786432000>;
};

&cpu0 {

	vcc-operating-points = <
		/* KHz  uV */
		696000  1400000
		528000  1300000
		396000  1300000
		198000  1300000
	>;
    clock-frequency = <528000000>;
	arm-supply = <&reg_arm>;
	soc-supply = <&reg_soc>;
	vcc-supply = <&reg_cpu>;
};

&i2c1 {
	clock_frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c1>;
	status = "okay";
};


&i2c2 {
	clock_frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c2>;
	status = "okay";


    reg_cpu: regulator@48 {
        compatible = "fcs,fan53555";
        regulator-name = "fan53555";
        reg = <0x48>;
        regulator-min-microvolt = <900000>;
        regulator-max-microvolt = <1450000>;
        regulator-boot-on;
        regulator-ramp-delay = <1000>;
        regulator-always-on;
    };

};


&fec1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_enet1>;
	phy-mode = "rmii";
	phy-handle = <&ethphy0>;
    phy-reset-gpios = <&gpio1 22 GPIO_ACTIVE_LOW>;
    phy-reset-duration = <1>;
    phy-reset-post-delay = <1>;
	status = "okay";
    mac-address = [5e fd f9 ca b5 3e];
	mdio {
		#address-cells = <1>;
		#size-cells = <0>;

		ethphy0: ethernet-phy@1 {
			reg = <1>;
            status = "okay";
		};

	};

};


&snvs_poweroff {
	status = "okay";
};

&uart1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart1>;
	uart-has-rtscts;
	status = "okay";
};

&uart2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart2>;
	status = "okay";
};


&uart3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart3>;
	status = "okay";
	uart-has-rtscts;
};


&uart4 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart4>;
	uart-has-rtscts;
	status = "okay";
};



&usbotg1 {
	dr_mode = "host";
	status = "okay";
};

&usbotg2 {
	dr_mode = "host";
	disable-over-current;
	status = "okay";
};


&usdhc1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc1>;
	bus-width = <8>;
	no-1-8-v;
	non-removable;
	keep-power-in-suspend;
	status = "okay";
};

&gpio1 {
	unused_pins_gpio1_4 {
		gpio-hog;
		gpios = <4 GPIO_ACTIVE_HIGH>;
		output-low;
		line-name = "unused_1_4";
	};
	unused_pins_gpio1_5 {
		gpio-hog;
		gpios = <5 GPIO_ACTIVE_HIGH>;
		output-low;
		line-name = "unused_1_5";
	};
	unused_pins_gpio1_23 {
		gpio-hog;
		gpios = <23 GPIO_ACTIVE_HIGH>;
		output-low;
		line-name = "unused_1_23";
	};
	unused_pins_gpio1_31 {
		gpio-hog;
		gpios = <31 GPIO_ACTIVE_HIGH>;
		output-low;
		line-name = "unused_1_31";
	};
	unused_pins_gpio1_27 {
		gpio-hog;
		gpios = <27 GPIO_ACTIVE_HIGH>;
		output-low;
		line-name = "unused_1_27";
	};

	unused_pins_gpio1_26 {
		gpio-hog;
		gpios = <26 GPIO_ACTIVE_HIGH>;
		output-low;
		line-name = "unused_1_26";
	};


};

&gpio3 {

	unused_pins_gpio3_20 {
		gpio-hog;
		gpios = <20 GPIO_ACTIVE_HIGH>;
		output-low;
		line-name = "unused_3_20";
	};

	unused_pins_gpio3_21 {
		gpio-hog;
		gpios = <21 GPIO_ACTIVE_HIGH>;
		output-low;
		line-name = "unused_3_21";
	};

	unused_pins_gpio3_22 {
		gpio-hog;
		gpios = <22 GPIO_ACTIVE_HIGH>;
		output-low;
		line-name = "unused_3_22";
	};

	unused_pins_gpio3_23 {
		gpio-hog;
		gpios = <23 GPIO_ACTIVE_HIGH>;
		output-low;
		line-name = "unused_3_23";
	};

	unused_pins_gpio3_24 {
		gpio-hog;
		gpios = <24 GPIO_ACTIVE_HIGH>;
		output-low;
		line-name = "unused_3_24";
	};

	unused_pins_gpio3_0 {
		gpio-hog;
		gpios = <0 GPIO_ACTIVE_HIGH>;
		output-low;
		line-name = "unused_3_0";
	};

	unused_pins_gpio3_1 {
		gpio-hog;
		gpios = <1 GPIO_ACTIVE_HIGH>;
		output-low;
		line-name = "unused_3_1";
	};

	unused_pins_gpio3_4 {
		gpio-hog;
		gpios = <4 GPIO_ACTIVE_HIGH>;
		output-low;
		line-name = "unused_3_4";
	};


};

&gpio4 {
	chr_en {
		gpio-hog;
		gpios = <21 GPIO_ACTIVE_HIGH>;
		output-high;
		line-name = "chr_en";
	};


	unused_pins_gpio4_8 {
		gpio-hog;
		gpios = <8 GPIO_ACTIVE_HIGH>;
		output-low;
		line-name = "unused_4_8";
	};

	unused_pins_gpio4_28 {
		gpio-hog;
		gpios = <28 GPIO_ACTIVE_HIGH>;
		output-low;
		line-name = "unused_4_28";
	};



	unused_pins_gpio4_16 {
		gpio-hog;
		gpios = <16 GPIO_ACTIVE_HIGH>;
		output-low;
		line-name = "unused_4_16";
	};


	unused_pins_gpio4_10 {
		gpio-hog;
		gpios = <10 GPIO_ACTIVE_HIGH>;
		output-low;
		line-name = "unused_4_10";
	};


	unused_pins_gpio4_0 {
		gpio-hog;
		gpios = <0 GPIO_ACTIVE_HIGH>;
		output-low;
		line-name = "unused_4_0";
	};



};

&gpio5 {
	unused_pins_gpio5_1 {
		gpio-hog;
		gpios = <1 GPIO_ACTIVE_HIGH>;
		output-low;
		line-name = "unused_5_1";
	};

	unused_pins_gpio5_2 {
		gpio-hog;
		gpios = <2 GPIO_ACTIVE_HIGH>;
		output-low;
		line-name = "unused_5_2";
	};


	unused_pins_gpio5_3 {
		gpio-hog;
		gpios = <3 GPIO_ACTIVE_HIGH>;
		output-low;
		line-name = "unused_5_3";
	};


	unused_pins_gpio5_4 {
		gpio-hog;
		gpios = <4 GPIO_ACTIVE_HIGH>;
		output-low;
		line-name = "unused_5_4";
	};


	unused_pins_gpio5_5 {
		gpio-hog;
		gpios = <5 GPIO_ACTIVE_HIGH>;
		output-low;
		line-name = "unused_5_5";
	};


	unused_pins_gpio5_6 {
		gpio-hog;
		gpios = <6 GPIO_ACTIVE_HIGH>;
		output-low;
		line-name = "unused_5_6";
	};


	unused_pins_gpio5_7 {
		gpio-hog;
		gpios = <7 GPIO_ACTIVE_HIGH>;
		output-low;
		line-name = "unused_5_7";
	};


	unused_pins_gpio5_8 {
		gpio-hog;
		gpios = <8 GPIO_ACTIVE_HIGH>;
		output-low;
		line-name = "unused_5_8";
	};


	unused_pins_gpio5_9 {
		gpio-hog;
		gpios = <9 GPIO_ACTIVE_HIGH>;
		output-low;
		line-name = "unused_5_9";
	};

};


&wdog1 {
	status = "okay";
};


&iomuxc {
	pinctrl-names = "default";
	pinctrl_enet1: enet1grp {
		fsl,pins = <
			MX6UL_PAD_GPIO1_IO07__ENET1_MDC		0x1b0b0
			MX6UL_PAD_GPIO1_IO06__ENET1_MDIO	0x1b0b0
			MX6UL_PAD_ENET1_RX_EN__ENET1_RX_EN	0x1b0b0
			MX6UL_PAD_ENET1_RX_ER__ENET1_RX_ER	0x1b0b0
			MX6UL_PAD_ENET1_RX_DATA0__ENET1_RDATA00	0x1b0b0
			MX6UL_PAD_ENET1_RX_DATA1__ENET1_RDATA01	0x1b0b0
			MX6UL_PAD_ENET1_TX_EN__ENET1_TX_EN	0x1b0b0
			MX6UL_PAD_ENET1_TX_DATA0__ENET1_TDATA00	0x1b0b0
			MX6UL_PAD_ENET1_TX_DATA1__ENET1_TDATA01	0x1b0b0
			MX6UL_PAD_ENET1_TX_CLK__ENET1_REF_CLK1	0x4001b031
			MX6UL_PAD_UART2_CTS_B__GPIO1_IO22	0x17059
		>;
	};

	pinctrl_enet2: enet2grp {
		fsl,pins = <
			MX6UL_PAD_ENET2_RX_EN__ENET2_RX_EN	0x1b0b0
			MX6UL_PAD_ENET2_RX_ER__ENET2_RX_ER	0x1b0b0
			MX6UL_PAD_ENET2_RX_DATA0__ENET2_RDATA00	0x1b0b0
			MX6UL_PAD_ENET2_RX_DATA1__ENET2_RDATA01	0x1b0b0
			MX6UL_PAD_ENET2_TX_EN__ENET2_TX_EN	0x1b0b0
			MX6UL_PAD_ENET2_TX_DATA0__ENET2_TDATA00	0x1b0b0
			MX6UL_PAD_ENET2_TX_DATA1__ENET2_TDATA01	0x1b0b0
			MX6UL_PAD_ENET2_TX_CLK__ENET2_REF_CLK2	0x4001b031
		>;
	};

	pinctrl_flexcan1: flexcan1grp{
		fsl,pins = <
			MX6UL_PAD_LCD_DATA09__FLEXCAN1_RX	0x1b020
			MX6UL_PAD_LCD_DATA08__FLEXCAN1_TX	0x1b020
		>;
	};


	pinctrl_i2c1: i2c1grp {
		fsl,pins = <
			MX6UL_PAD_CSI_PIXCLK__I2C1_SCL 0x4001b8b0
			MX6UL_PAD_CSI_MCLK__I2C1_SDA 0x4001b8b0
		>;
	};

	pinctrl_i2c2: i2c2grp {
		fsl,pins = <
			MX6UL_PAD_CSI_VSYNC__I2C2_SDA 0x4001b8b1
			MX6UL_PAD_CSI_HSYNC__I2C2_SCL 0x4001b8b1
		>;
	};


	pinctrl_uart1: uart1grp {
		fsl,pins = <
			MX6UL_PAD_UART1_TX_DATA__UART1_DCE_TX 0x1b0b1
			MX6UL_PAD_UART1_RX_DATA__UART1_DCE_RX 0x1b0b1
			MX6UL_PAD_UART1_CTS_B__UART1_DCE_CTS 0x1b0b1
			MX6UL_PAD_UART1_RTS_B__UART1_DCE_RTS 0x1b0b1
		>;
	};

	pinctrl_uart2: uart2grp {
		fsl,pins = <
			MX6UL_PAD_UART2_TX_DATA__UART2_DCE_TX	0x1b0b1
			MX6UL_PAD_UART2_RX_DATA__UART2_DCE_RX	0x1b0b1
		>;
	};

	pinctrl_uart3: uart3grp {
		fsl,pins = <
			MX6UL_PAD_UART3_TX_DATA__UART3_DCE_TX 0x1b0b1
			MX6UL_PAD_UART3_RX_DATA__UART3_DCE_RX 0x1b0b1
			/*MX6UL_PAD_UART3_CTS_B__UART3_DCE_CTS 0x1b0b1 */
			MX6UL_PAD_UART3_CTS_B__GPIO1_IO26 0x170f9 
		>;
	};

	pinctrl_uart4: uart4grp {
		fsl,pins = <
			MX6UL_PAD_UART4_TX_DATA__UART4_DCE_TX 0x1b0b1
			MX6UL_PAD_UART4_RX_DATA__UART4_DCE_RX 0x1b0b1		
			MX6UL_PAD_LCD_VSYNC__UART4_DCE_RTS 0x1b0b1
			MX6UL_PAD_LCD_HSYNC__UART4_DCE_CTS 0x1b0b1
		>;
	};
	

	pinctrl_usdhc1: usdhc1grp {
		fsl,pins = <
			MX6UL_PAD_SD1_CMD__USDHC1_CMD     0x170f9
			MX6UL_PAD_SD1_CLK__USDHC1_CLK     0x100f9
			MX6UL_PAD_SD1_DATA0__USDHC1_DATA0 0x170f9
			MX6UL_PAD_SD1_DATA1__USDHC1_DATA1 0x170f9
			MX6UL_PAD_SD1_DATA2__USDHC1_DATA2 0x170f9
			MX6UL_PAD_SD1_DATA3__USDHC1_DATA3 0x170f9
			MX6UL_PAD_NAND_READY_B__USDHC1_DATA4 0x170f9		
			MX6UL_PAD_NAND_CE0_B__USDHC1_DATA5 0x170f9
			MX6UL_PAD_NAND_CE1_B__USDHC1_DATA6 0x170f9
			MX6UL_PAD_NAND_CLE__USDHC1_DATA7 0x170f9
		>;
	};

	pinctrl_ecspi1: ecspi1 {
		fsl,pins = < 
			MX6UL_PAD_LCD_DATA20__ECSPI1_SCLK 0x100b1
			MX6UL_PAD_LCD_DATA22__ECSPI1_MOSI 0x100b1
			MX6UL_PAD_LCD_DATA23__ECSPI1_MISO 0x100b1
			MX6UL_PAD_LCD_DATA21__GPIO3_IO26 0x80000000
			MX6UL_PAD_LCD_DATA05__GPIO3_IO10 0x80000000
		>;
	};

	pinctrl_gpio: gpio_hog {
		fsl,pins = <
			MX6UL_PAD_LCD_DATA11__GPIO3_IO16	0x17059 /* 5V_USB_EN */
			MX6UL_PAD_GPIO1_IO03__GPIO1_IO03	0x17059 /* IMX_5V_USB_EN */
			MX6UL_PAD_NAND_DATA00__GPIO4_IO02	0x17059 /* ZB_RESET_N */
			MX6UL_PAD_NAND_DATA01__GPIO4_IO03	0x17059 /* ZB_FIFO_H */
			MX6UL_PAD_NAND_DATA02__GPIO4_IO04	0x17059 /* ZB_FIFO_L */
			MX6UL_PAD_NAND_DATA03__GPIO4_IO05	0x17059 /* ZB_CCA */
			MX6UL_PAD_NAND_DATA04__GPIO4_IO06	0x17059 /* ZB_SFD */
			MX6UL_PAD_NAND_DATA05__GPIO4_IO07	0x17059 /* ZB_VREG_EN */
			MX6UL_PAD_CSI_DATA00__GPIO4_IO21	0x17059 /* CHR_EN */
			MX6UL_PAD_LCD_DATA12__GPIO3_IO17	0x17059 /* AUX_5V_EN*/
			MX6UL_PAD_LCD_DATA13__GPIO3_IO18	0x17059 /* USB_5V_FAULT_N */
			MX6UL_PAD_LCD_DATA14__GPIO3_IO19	0x17059 /* AUX_5V_FAULT_N */
			MX6UL_PAD_CSI_DATA04__GPIO4_IO25	0x17059 /* P5V_MEAS */
			MX6UL_PAD_NAND_DATA07__GPIO4_IO09	0x17059 /* CAN_STB */
		>;
	};


	pinctrl_unused: gpio_hog_unused {
		fsl,pins = <
			MX6UL_PAD_GPIO1_IO04__GPIO1_IO04	0x17059
			MX6UL_PAD_GPIO1_IO05__GPIO1_IO05	0x17059
			MX6UL_PAD_NAND_DATA06__GPIO4_IO08	0x17059
			MX6UL_PAD_NAND_DQS__GPIO4_IO16		0x17059
			MX6UL_PAD_NAND_ALE__GPIO4_IO10		0x17059
			MX6UL_PAD_NAND_RE_B__GPIO4_IO00		0x17059
			MX6UL_PAD_SNVS_TAMPER1__GPIO5_IO01	0x17059
			MX6UL_PAD_SNVS_TAMPER2__GPIO5_IO02	0x17059
			MX6UL_PAD_SNVS_TAMPER3__GPIO5_IO03	0x17059
			MX6UL_PAD_SNVS_TAMPER4__GPIO5_IO04	0x17059
			MX6UL_PAD_SNVS_TAMPER5__GPIO5_IO05	0x17059
			MX6UL_PAD_SNVS_TAMPER6__GPIO5_IO06	0x17059
			MX6UL_PAD_SNVS_TAMPER7__GPIO5_IO07	0x17059
			MX6UL_PAD_SNVS_TAMPER8__GPIO5_IO08	0x17059
			MX6UL_PAD_SNVS_TAMPER9__GPIO5_IO09	0x17059				
			
			MX6UL_PAD_UART2_RTS_B__GPIO1_IO23	0x17059
			MX6UL_PAD_CSI_DATA07__GPIO4_IO28	0x17059
			MX6UL_PAD_UART5_RX_DATA__GPIO1_IO31	0x17059
			MX6UL_PAD_UART3_RTS_B__GPIO1_IO27	0x17059
			MX6UL_PAD_LCD_DATA15__GPIO3_IO20	0x17059
			MX6UL_PAD_LCD_DATA16__GPIO3_IO21	0x17059
			MX6UL_PAD_LCD_DATA17__GPIO3_IO22	0x17059
			MX6UL_PAD_LCD_DATA18__GPIO3_IO23	0x17059
			MX6UL_PAD_LCD_DATA19__GPIO3_IO24	0x17059
			MX6UL_PAD_LCD_CLK__GPIO3_IO00		0x17059
			MX6UL_PAD_LCD_ENABLE__GPIO3_IO01	0x17059
			MX6UL_PAD_LCD_RESET__GPIO3_IO04		0x17059

			>;
	};

};
