// Seed: 2416853756
module module_0 (
    input tri0 id_0,
    input uwire id_1,
    input wand id_2,
    input supply0 id_3,
    input tri0 id_4,
    input wand id_5,
    output tri1 id_6,
    input tri1 id_7,
    input wor id_8,
    input wire id_9
);
  assign id_6 = id_8;
  wire  id_11;
  logic id_12;
  assign module_1._id_2 = 0;
  assign id_12 = id_4;
  assign id_12 = id_11;
  assign id_12 = -1 && -1;
  logic id_13;
  ;
  logic id_14;
  ;
endmodule
module module_1 #(
    parameter id_1 = 32'd26,
    parameter id_2 = 32'd40,
    parameter id_4 = 32'd26
) (
    inout  wand  id_0,
    input  uwire _id_1,
    output uwire _id_2,
    output wor   id_3,
    output tri   _id_4
);
  logic id_6;
  ;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_3,
      id_0,
      id_0,
      id_0
  );
  wire [1 : id_1] id_7[id_2  -  1 : id_4], id_8;
endmodule
