<!-- Binary Conclusion & Verilog Introduction/Reccomendation -->