/*
 * This library is intended for a logic synthesis that targets opc cell generation
 * The opc verilog parser recognizes a set of standard cells (by name), therefore the gate netlist needs to use exactly these names.
 * (The area of the cells is not really interesting, but added for completeness. It is normalized, so a gate with one transistor has an area of 1. -> not finished)
 * List of cells:
 *    not_gate
 *    buf
 *    tinv
 *    tbuf
 *    nand_gate
 *    nor_gate
 *    xor_gate
 *    x_gatenor
 *    dffpq
 *    dffnq
 *    dffprq
 *    dffnrq
 *    dffpsq
 *    dffnsq
 *    dffprsq
 *    dffnrsq
 *    latchq
 *    latchrq
 */

library (opc) {
  cell (buf) {
    area : "0.266240";
    pin (O) {
      direction : "output";
      function : "I";
    }
    pin (I) {
      direction : "input";
    }
  }
  cell (dffpq) {
    area : "1.530880";
    pin (Q) {
      direction : "output";
      function : "IQ";
    }
    pin (CLK) {
      clock : true;
      direction : "input";
    }
    pin (D) {
      direction : "input";
      nextstate_type : "data";
    }
    ff (IQ,IQN) {
      clocked_on : "CLK";
      next_state : "D";
    }
  }
  cell (dffnq) {
    area : "1.530880";
    pin (Q) {
      direction : "output";
      function : "IQ";
    }
    pin (CLK) {
      clock : true;
      direction : "input";
    }
    pin (D) {
      direction : "input";
      nextstate_type : "data";
    }
    ff (IQ,IQN) {
      clocked_on : "(!CLK)";
      next_state : "D";
    }
  }
  cell (dffprq) {
    area : "2.063360";
    pin (Q) {
      direction : "output";
      function : "IQ";
    }
    pin (CLK) {
      clock : true;
      direction : "input";
    }
    pin (D) {
      direction : "input";
      nextstate_type : "data";
    }
    pin (RESET) {
      direction : "input";
    }
    ff (IQ,IQN) {
      clocked_on : "CLK";
      next_state : "D";
      clear : "!RESET";
    }
  }
  cell (dffpsq) {
    area : "2.063360";
    pin (Q) {
      direction : "output";
      function : "IQ";
    }
    pin (CLK) {
      clock : true;
      direction : "input";
    }
    pin (D) {
      direction : "input";
      nextstate_type : "data";
    }
    pin (SET) {
      direction : "input";
    }
    ff (IQ,IQN) {
      clocked_on : "CLK";
      next_state : "D";
      preset : "(!SET)";
    }
  }
  cell (dffprsq) {
    area : "2.063360";
    pin (Q) {
      direction : "output";
      function : "IQ";
    }
    pin (CLK) {
      clock : true;
      direction : "input";
    }
    pin (D) {
      direction : "input";
      nextstate_type : "data";
    }
    pin (RESET) {
      direction : "input";
    }
    pin (SET) {
      direction : "input";
    }
    ff (IQ,IQN) {
      clocked_on : "CLK";
      next_state : "D";
      clear : "!RESET";
      preset : "(!SET)";
    }
  }
  cell (dffnrsq) {
    area : "1.996800";
    pin (Q) {
      direction : "output";
      function : "IQ";
    }
    pin (CLK) {
      clock : true;
      direction : "input";
    }
    pin (D) {
      direction : "input";
      nextstate_type : "data";
    }
    pin (RESET) {
      direction : "input";
    }
    pin (SET) {
      direction : "input";
    }
    ff (IQ,IQN) {
      clocked_on : "!CLK";
      next_state : "D";
      clear : "!RESET";
      preset : "(!SET)";
    }
  }
  cell (not_gate) {
    area : "0.133120";
    pin (O) {
      direction : "output";
      function : "!I";
    }
    pin (I) {
      direction : "input";
    }
  }
  cell (latchq) {
    area : "0.998400";
    pin (Q) {
      direction : "output";
      function : "IQ";
    }
    pin (CLK) {
      clock : true;
      direction : "input";
    }
    pin (D) {
      direction : "input";
    }
    latch (IQ,IQN) {
      data_in : "D";
      enable : "CLK";
    }
  }
  cell (latchrq) {
    area : "1.131520";
    pin (Q) {
      direction : "output";
      function : "IQ";
    }
    pin (CLK) {
      clock : true;
      direction : "input";
    }
    pin (D) {
      direction : "input";
    }
    pin (RESET) {
      direction : "input";
    }
    latch (IQ,IQN) {
      clear : "!RESET";
      data_in : "D";
      enable : "CLK";
    }
  }
  cell (nand_gate) {
    area : "0.199680";
    pin (O) {
      direction : "output";
      function : "!A+!B";
    }
    pin (A) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
  }
  cell (nor_gate) {
    area : "0.199680";
    pin (O) {
      direction : "output";
      function : "!A&!B";
    }
    pin (A) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
  }
  cell (xor_gate) {
    area : "0.199680";
    pin (O) {
      direction : "output";
      function : "A&!B+!A&B";
    }
    pin (A) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
  }
  cell (xnor_gate) {
    area : "0.199680";
    pin (O) {
      direction : "output";
      function : "A&B+!A&!B";
    }
    pin (A) {
      direction : "input";
    }
    pin (B) {
      direction : "input";
    }
  }
  cell (tbuf) {
    area : "0.532480";
    pin (O) {
      direction : "output";
      function : "I";
      three_state : "!EN";
    }
    pin (I) {
      direction : "input";
    }
    pin (EN) {
      direction : "input";
    }
  }
  cell (tinv) {
    area : "0.399360";
    pin (O) {
      direction : "output";
      function : "!I";
      three_state : "!EN";
    }
    pin (I) {
      direction : "input";
    }
    pin (EN) {
      direction : "input";
    }
  }
}

// vim: ft=
