#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Tue Feb 18 15:02:25 2025
# Process ID         : 6888
# Current directory  : C:/Users/ruair/Documents/Vivado/Lab02_RippleAdder
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent23768 C:\Users\ruair\Documents\Vivado\Lab02_RippleAdder\Lab02_RippleAdder.xpr
# Log file           : C:/Users/ruair/Documents/Vivado/Lab02_RippleAdder/vivado.log
# Journal file       : C:/Users/ruair/Documents/Vivado/Lab02_RippleAdder\vivado.jou
# Running On         : RM_Laptop
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : 11th Gen Intel(R) Core(TM) i7-11370H @ 3.30GHz
# CPU Frequency      : 3302 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 17005 MB
# Swap memory        : 1073 MB
# Total Virtual      : 18079 MB
# Available Virtual  : 6102 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/ruair/Documents/Vivado/Lab02_RippleAdder/Lab02_RippleAdder.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/ruair/Documents/Vivado/Lab02_RippleAdder/Lab02_RippleAdder.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 1072.566 ; gain = 21.684
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'b6_ripple_adder_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ruair/Documents/Vivado/Lab02_RippleAdder/Lab02_RippleAdder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'b6_ripple_adder_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ruair/Documents/Vivado/Lab02_RippleAdder/Lab02_RippleAdder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj b6_ripple_adder_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ruair/Documents/Vivado/Lab02_RippleAdder/Lab02_RippleAdder.srcs/sources_1/new/6bit_ripple_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module b6_ripple_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ruair/Documents/Vivado/Lab02_RippleAdder/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ruair/Documents/Vivado/Lab02_RippleAdder/Lab02_RippleAdder.srcs/sources_1/new/b6_ripple_adder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module b6_ripple_adder_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ruair/Documents/Vivado/Lab02_RippleAdder/Lab02_RippleAdder.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot b6_ripple_adder_tb_behav xil_defaultlib.b6_ripple_adder_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot b6_ripple_adder_tb_behav xil_defaultlib.b6_ripple_adder_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.b6_ripple_adder
Compiling module xil_defaultlib.b6_ripple_adder_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot b6_ripple_adder_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ruair/Documents/Vivado/Lab02_RippleAdder/Lab02_RippleAdder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "b6_ripple_adder_tb_behav -key {Behavioral:sim_1:Functional:b6_ripple_adder_tb} -tclbatch {b6_ripple_adder_tb.tcl} -view {C:/Users/ruair/Documents/Vivado/Lab02_RippleAdder/b6_ripple_adder_tb_overflow1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/ruair/Documents/Vivado/Lab02_RippleAdder/b6_ripple_adder_tb_overflow1.wcfg
source b6_ripple_adder_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
Time                 | Status  | test_in0 | test_in1 | test_sel | test_out | test_c_out | test_overflow | expected_out | expected_c_out | expected_overflow |
                 100 | PASS:   |   000010 |   000011 |        0 |   000101 |          0 |             0 |       000101 |              0 |                 0 |
                 300 | PASS:   |   000101 |   000011 |        1 |   000010 |          1 |             0 |       000010 |              1 |                 0 |
                 500 | PASS:   |   111111 |   000001 |        0 |   000000 |          1 |             0 |       000000 |              1 |                 0 |
                 700 | PASS:   |   000000 |   000001 |        1 |   111111 |          0 |             0 |       111111 |              0 |                 0 |
                 900 | PASS:   |   010000 |   010000 |        0 |   100000 |          0 |             1 |       100000 |              0 |                 1 |
                1100 | PASS:   |   100000 |   000001 |        1 |   011111 |          1 |             1 |       011111 |              1 |                 1 |
                1300 | PASS:   |   000000 |   000000 |        1 |   000000 |          1 |             0 |       000000 |              1 |                 0 |
                1500 | PASS:   |   100000 |   000001 |        1 |   011111 |          1 |             1 |       011111 |              1 |                 1 |
                1700 | PASS:   |   111111 |   111111 |        0 |   111110 |          1 |             0 |       111110 |              1 |                 0 |

Total Tests:           9, Passed:           9, Failed:           0
Test Pass Percentage: 100.00%
$stop called at time : 1800 ns : File "C:/Users/ruair/Documents/Vivado/Lab02_RippleAdder/Lab02_RippleAdder.srcs/sources_1/new/b6_ripple_adder_tb.v" Line 182
INFO: [USF-XSim-96] XSim completed. Design snapshot 'b6_ripple_adder_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1114.965 ; gain = 11.449
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'b6_ripple_adder_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ruair/Documents/Vivado/Lab02_RippleAdder/Lab02_RippleAdder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'b6_ripple_adder_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ruair/Documents/Vivado/Lab02_RippleAdder/Lab02_RippleAdder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj b6_ripple_adder_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'b6_ripple_adder_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ruair/Documents/Vivado/Lab02_RippleAdder/Lab02_RippleAdder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ruair/Documents/Vivado/Lab02_RippleAdder/Lab02_RippleAdder.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot b6_ripple_adder_tb_behav xil_defaultlib.b6_ripple_adder_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot b6_ripple_adder_tb_behav xil_defaultlib.b6_ripple_adder_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
Time                 | Status  | test_in0 | test_in1 | test_sel | test_out | test_c_out | test_overflow | expected_out | expected_c_out | expected_overflow |
                 100 | PASS:   |   000010 |   000011 |        0 |   000101 |          0 |             0 |       000101 |              0 |                 0 |
                 300 | PASS:   |   000101 |   000011 |        1 |   000010 |          1 |             0 |       000010 |              1 |                 0 |
                 500 | PASS:   |   111111 |   000001 |        0 |   000000 |          1 |             0 |       000000 |              1 |                 0 |
                 700 | PASS:   |   000000 |   000001 |        1 |   111111 |          0 |             0 |       111111 |              0 |                 0 |
                 900 | PASS:   |   010000 |   010000 |        0 |   100000 |          0 |             1 |       100000 |              0 |                 1 |
                1100 | PASS:   |   100000 |   000001 |        1 |   011111 |          1 |             1 |       011111 |              1 |                 1 |
                1300 | PASS:   |   000000 |   000000 |        1 |   000000 |          1 |             0 |       000000 |              1 |                 0 |
                1500 | PASS:   |   100000 |   000001 |        1 |   011111 |          1 |             1 |       011111 |              1 |                 1 |
                1700 | PASS:   |   111111 |   111111 |        0 |   111110 |          1 |             0 |       111110 |              1 |                 0 |

Total Tests:           9, Passed:           9, Failed:           0
Test Pass Percentage: 100.00%
$stop called at time : 1800 ns : File "C:/Users/ruair/Documents/Vivado/Lab02_RippleAdder/Lab02_RippleAdder.srcs/sources_1/new/b6_ripple_adder_tb.v" Line 182
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2177.668 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'b6_ripple_adder_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ruair/Documents/Vivado/Lab02_RippleAdder/Lab02_RippleAdder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ruair/Documents/Vivado/Lab02_RippleAdder/Lab02_RippleAdder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj b6_ripple_adder_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'b6_ripple_adder_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ruair/Documents/Vivado/Lab02_RippleAdder/Lab02_RippleAdder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ruair/Documents/Vivado/Lab02_RippleAdder/Lab02_RippleAdder.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot b6_ripple_adder_tb_behav xil_defaultlib.b6_ripple_adder_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot b6_ripple_adder_tb_behav xil_defaultlib.b6_ripple_adder_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
Time                 | Status  | test_in0 | test_in1 | test_sel | test_out | test_c_out | test_overflow | expected_out | expected_c_out | expected_overflow |
                 100 | PASS:   |   000010 |   000011 |        0 |   000101 |          0 |             0 |       000101 |              0 |                 0 |
                 300 | PASS:   |   000101 |   000011 |        1 |   000010 |          1 |             0 |       000010 |              1 |                 0 |
                 500 | PASS:   |   111111 |   000001 |        0 |   000000 |          1 |             0 |       000000 |              1 |                 0 |
                 700 | PASS:   |   000000 |   000001 |        1 |   111111 |          0 |             0 |       111111 |              0 |                 0 |
                 900 | PASS:   |   010000 |   010000 |        0 |   100000 |          0 |             1 |       100000 |              0 |                 1 |
                1100 | PASS:   |   100000 |   000001 |        1 |   011111 |          1 |             1 |       011111 |              1 |                 1 |
                1300 | PASS:   |   000000 |   000000 |        1 |   000000 |          1 |             0 |       000000 |              1 |                 0 |
                1500 | PASS:   |   100000 |   000001 |        1 |   011111 |          1 |             1 |       011111 |              1 |                 1 |
                1700 | PASS:   |   111111 |   111111 |        0 |   111110 |          1 |             0 |       111110 |              1 |                 0 |

Total Tests:           9, Passed:           9, Failed:           0
Test Pass Percentage: 100.00%
$stop called at time : 1800 ns : File "C:/Users/ruair/Documents/Vivado/Lab02_RippleAdder/Lab02_RippleAdder.srcs/sources_1/new/b6_ripple_adder_tb.v" Line 182
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2184.723 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Feb 18 15:51:25 2025...
