Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o D:/Advertising Trials/Try1/test_instr_isim_beh.exe -prj D:/Advertising Trials/Try1/test_instr_beh.prj work.test_instr 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Parsing VHDL file "D:/Advertising Trials/Try1/TheDecoder.vhd" into library work
Parsing VHDL file "D:/Advertising Trials/Try1/RegPackage.vhd" into library work
Parsing VHDL file "D:/Advertising Trials/Try1/RegDef.vhd" into library work
Parsing VHDL file "D:/Advertising Trials/Try1/Mux32x1.vhd" into library work
Parsing VHDL file "D:/Advertising Trials/Try1/SignExtend.vhd" into library work
Parsing VHDL file "D:/Advertising Trials/Try1/ShiftLeft2.vhd" into library work
Parsing VHDL file "D:/Advertising Trials/Try1/RegisterFile.vhd" into library work
Parsing VHDL file "D:/Advertising Trials/Try1/PC.vhd" into library work
Parsing VHDL file "D:/Advertising Trials/Try1/Mux5x1.vhd" into library work
Parsing VHDL file "D:/Advertising Trials/Try1/MIPSPackage.vhd" into library work
Parsing VHDL file "D:/Advertising Trials/Try1/MainControlUnit.vhd" into library work
Parsing VHDL file "D:/Advertising Trials/Try1/INSTRMEMORY.vhd" into library work
Parsing VHDL file "D:/Advertising Trials/Try1/DATAMEMORY.vhd" into library work
Parsing VHDL file "D:/Advertising Trials/Try1/CPUMux.vhd" into library work
Parsing VHDL file "D:/Advertising Trials/Try1/ALUControlUnit.vhd" into library work
Parsing VHDL file "D:/Advertising Trials/Try1/ALU.vhd" into library work
Parsing VHDL file "D:/Advertising Trials/Try1/AddressConcat.vhd" into library work
Parsing VHDL file "D:/Advertising Trials/Try1/Adder4.vhd" into library work
Parsing VHDL file "D:/Advertising Trials/Try1/MIPSCPU.vhd" into library work
Parsing VHDL file "D:/Advertising Trials/Try1/test_instr.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package mipspackage
Compiling package numeric_std
Compiling package std_logic_arith
Compiling package std_logic_signed
Compiling package textio
Compiling package std_logic_textio
Compiling package regpackage
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity Adder4 [adder4_default]
Compiling architecture behavioral of entity SignExtend [signextend_default]
Compiling architecture behavioral of entity ShiftLeft2 [shiftleft2_default]
Compiling architecture behavioral of entity ALU [alu_default]
Compiling architecture behavioral of entity CPUMux [cpumux_default]
Compiling architecture behavioral of entity JumpAddressConcat [jumpaddressconcat_default]
Compiling architecture behavioral of entity PC [pc_default]
Compiling architecture behavioral of entity INSTRMEMORY [instrmemory_default]
Compiling architecture behavioral of entity MainControlUnit [maincontrolunit_default]
Compiling architecture behavioral of entity Mux5x1 [mux5x1_default]
Compiling architecture behavioral of entity TheDecoder [thedecoder_default]
Compiling architecture behavioral of entity RegDef [regdef_default]
Compiling architecture behavioral of entity Mux32x1 [mux32x1_default]
Compiling architecture behavioral of entity RegisterFile [registerfile_default]
Compiling architecture behavioral of entity ALUControlUnit [alucontrolunit_default]
Compiling architecture behavioral of entity DATAMEMORY [datamemory_default]
Compiling architecture behavioral of entity MIPSCPU [mipscpu_default]
Compiling architecture behavior of entity test_instr
Time Resolution for simulation is 1ps.
Waiting for 3 sub-compilation(s) to finish...
Compiled 45 VHDL Units
Built simulation executable D:/Advertising Trials/Try1/test_instr_isim_beh.exe
Fuse Memory Usage: 39244 KB
Fuse CPU Usage: 1124 ms
