0.7
2020.2
Jun 10 2021
20:04:57
E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/IP_Core_Based/TN_32bit/STN_32bit/vivado/sysgen_STN/sysgen_STN.ip_user_files/ipstatic/hdl/cordic_v6_0_vh_rfs.vhd,1670047318,vhdl,,,,addsub;compare;cordic_atan_rom;cordic_cntr;cordic_ctrl_slice_par;cordic_ctrl_slice_wser;cordic_dat_acc_slice_par;cordic_dat_acc_slice_wser;cordic_eng;cordic_eng_slice_par;cordic_eng_slice_wser;cordic_hdl_comps;cordic_inp_config;cordic_out_config;cordic_pack;cordic_pha_acc_slice_par;cordic_pha_acc_slice_wser;cordic_round;cordic_scale;cordic_shift;cordic_sqrt;cordic_sqrt_mod;cordic_v6_0_17;cordic_v6_0_17_comp;cordic_v6_0_17_synth;cordic_v6_0_17_viv;cordic_v6_0_17_viv_comp;delay;delay_bit,,,,,,,,
