# Generate Verilog code
hdl:
	sbt run
