#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Fri Jun  7 00:35:17 2024
# Process ID: 26016
# Current directory: C:/Users/KuanYi/Vivado_Project/Topic/Topic.runs/synth_1
# Command line: vivado.exe -log VGA_TOP.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source VGA_TOP.tcl
# Log file: C:/Users/KuanYi/Vivado_Project/Topic/Topic.runs/synth_1/VGA_TOP.vds
# Journal file: C:/Users/KuanYi/Vivado_Project/Topic/Topic.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source VGA_TOP.tcl -notrace
Command: synth_design -top VGA_TOP -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 27612 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 324.273 ; gain = 75.480
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'VGA_TOP' [C:/Users/KuanYi/Vivado_Project/Topic/Topic_code/vga_top.v:1]
	Parameter SHOW_INPUT bound to: 2'b00 
	Parameter PROCESS bound to: 2'b01 
	Parameter SHOW_OUTPUT bound to: 2'b11 
INFO: [Synth 8-638] synthesizing module 'VGA_CTRL' [C:/Users/KuanYi/Vivado_Project/Topic/Topic_code/vga_ctrl.v:1]
	Parameter H_Total bound to: 799 - type: integer 
	Parameter H_Sync bound to: 95 - type: integer 
	Parameter H_Back bound to: 47 - type: integer 
	Parameter H_Active bound to: 639 - type: integer 
	Parameter H_Front bound to: 15 - type: integer 
	Parameter H_Start bound to: 143 - type: integer 
	Parameter H_End bound to: 783 - type: integer 
	Parameter V_Total bound to: 524 - type: integer 
	Parameter V_Sync bound to: 1 - type: integer 
	Parameter V_Back bound to: 32 - type: integer 
	Parameter V_Active bound to: 479 - type: integer 
	Parameter V_Front bound to: 9 - type: integer 
	Parameter V_Start bound to: 34 - type: integer 
	Parameter V_End bound to: 514 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'VGA_CTRL' (1#1) [C:/Users/KuanYi/Vivado_Project/Topic/Topic_code/vga_ctrl.v:1]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/KuanYi/Vivado_Project/Topic/Topic.runs/synth_1/.Xil/Vivado-26016-DESKTOP-NIPFRBE/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (2#1) [C:/Users/KuanYi/Vivado_Project/Topic/Topic.runs/synth_1/.Xil/Vivado-26016-DESKTOP-NIPFRBE/realtime/clk_wiz_0_stub.v:5]
WARNING: [Synth 8-350] instance 'clk_wiz_0_0' of module 'clk_wiz_0' requires 4 connections, but only 3 given [C:/Users/KuanYi/Vivado_Project/Topic/Topic_code/vga_top.v:39]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [C:/Users/KuanYi/Vivado_Project/Topic/Topic.runs/synth_1/.Xil/Vivado-26016-DESKTOP-NIPFRBE/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_0' (3#1) [C:/Users/KuanYi/Vivado_Project/Topic/Topic.runs/synth_1/.Xil/Vivado-26016-DESKTOP-NIPFRBE/realtime/blk_mem_gen_0_stub.v:6]
WARNING: [Synth 8-689] width (1) of port connection 'addra' does not match port width (19) of module 'blk_mem_gen_0' [C:/Users/KuanYi/Vivado_Project/Topic/Topic_code/vga_top.v:46]
WARNING: [Synth 8-689] width (1) of port connection 'dina' does not match port width (8) of module 'blk_mem_gen_0' [C:/Users/KuanYi/Vivado_Project/Topic/Topic_code/vga_top.v:48]
WARNING: [Synth 8-689] width (1) of port connection 'douta' does not match port width (8) of module 'blk_mem_gen_0' [C:/Users/KuanYi/Vivado_Project/Topic/Topic_code/vga_top.v:49]
INFO: [Synth 8-638] synthesizing module 'encoder' [C:/Users/KuanYi/Vivado_Project/Topic/Topic_code/encoder.v:1]
	Parameter IDLE bound to: 3'b000 
	Parameter ENCODE bound to: 3'b001 
	Parameter DECODE bound to: 3'b010 
	Parameter DONE bound to: 3'b011 
WARNING: [Synth 8-6014] Unused sequential element sprd_reg was removed.  [C:/Users/KuanYi/Vivado_Project/Topic/Topic_code/encoder.v:109]
WARNING: [Synth 8-6014] Unused sequential element run_length_reg was removed.  [C:/Users/KuanYi/Vivado_Project/Topic/Topic_code/encoder.v:59]
WARNING: [Synth 8-6014] Unused sequential element decode_addr_reg was removed.  [C:/Users/KuanYi/Vivado_Project/Topic/Topic_code/encoder.v:107]
WARNING: [Synth 8-6014] Unused sequential element run_length_reg was removed.  [C:/Users/KuanYi/Vivado_Project/Topic/Topic_code/encoder.v:138]
WARNING: [Synth 8-6014] Unused sequential element code0_reg was removed.  [C:/Users/KuanYi/Vivado_Project/Topic/Topic_code/encoder.v:139]
WARNING: [Synth 8-6014] Unused sequential element code1_reg was removed.  [C:/Users/KuanYi/Vivado_Project/Topic/Topic_code/encoder.v:140]
WARNING: [Synth 8-5788] Register write_addr_reg in module encoder is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/KuanYi/Vivado_Project/Topic/Topic_code/encoder.v:127]
WARNING: [Synth 8-3848] Net pre_pixel in module/entity encoder does not have driver. [C:/Users/KuanYi/Vivado_Project/Topic/Topic_code/encoder.v:19]
INFO: [Synth 8-256] done synthesizing module 'encoder' (4#1) [C:/Users/KuanYi/Vivado_Project/Topic/Topic_code/encoder.v:1]
WARNING: [Synth 8-689] width (1) of port connection 'pixel' does not match port width (8) of module 'encoder' [C:/Users/KuanYi/Vivado_Project/Topic/Topic_code/vga_top.v:64]
WARNING: [Synth 8-689] width (1) of port connection 'addr' does not match port width (19) of module 'encoder' [C:/Users/KuanYi/Vivado_Project/Topic/Topic_code/vga_top.v:65]
WARNING: [Synth 8-689] width (1) of port connection 'write_data' does not match port width (8) of module 'encoder' [C:/Users/KuanYi/Vivado_Project/Topic/Topic_code/vga_top.v:67]
WARNING: [Synth 8-350] instance 'encoder_0' of module 'encoder' requires 10 connections, but only 8 given [C:/Users/KuanYi/Vivado_Project/Topic/Topic_code/vga_top.v:60]
INFO: [Synth 8-256] done synthesizing module 'VGA_TOP' (5#1) [C:/Users/KuanYi/Vivado_Project/Topic/Topic_code/vga_top.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 364.609 ; gain = 115.816
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 364.609 ; gain = 115.816
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/KuanYi/Vivado_Project/Topic/Topic.runs/synth_1/.Xil/Vivado-26016-DESKTOP-NIPFRBE/dcp5/blk_mem_gen_0_in_context.xdc] for cell 'blk_mem_gen0'
Finished Parsing XDC File [C:/Users/KuanYi/Vivado_Project/Topic/Topic.runs/synth_1/.Xil/Vivado-26016-DESKTOP-NIPFRBE/dcp5/blk_mem_gen_0_in_context.xdc] for cell 'blk_mem_gen0'
Parsing XDC File [C:/Users/KuanYi/Vivado_Project/Topic/Topic.runs/synth_1/.Xil/Vivado-26016-DESKTOP-NIPFRBE/dcp7/clk_wiz_0_in_context.xdc] for cell 'clk_wiz_0_0'
Finished Parsing XDC File [C:/Users/KuanYi/Vivado_Project/Topic/Topic.runs/synth_1/.Xil/Vivado-26016-DESKTOP-NIPFRBE/dcp7/clk_wiz_0_in_context.xdc] for cell 'clk_wiz_0_0'
Parsing XDC File [C:/Users/KuanYi/Vivado_Project/Topic/Topic.srcs/constrs_1/new/qoi.xdc]
Finished Parsing XDC File [C:/Users/KuanYi/Vivado_Project/Topic/Topic.srcs/constrs_1/new/qoi.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/KuanYi/Vivado_Project/Topic/Topic.srcs/constrs_1/new/qoi.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/VGA_TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/VGA_TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/KuanYi/Vivado_Project/Topic/Topic.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/KuanYi/Vivado_Project/Topic/Topic.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 790.000 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'blk_mem_gen0' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 790.000 ; gain = 541.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 790.000 ; gain = 541.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  C:/Users/KuanYi/Vivado_Project/Topic/Topic.runs/synth_1/.Xil/Vivado-26016-DESKTOP-NIPFRBE/dcp7/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  C:/Users/KuanYi/Vivado_Project/Topic/Topic.runs/synth_1/.Xil/Vivado-26016-DESKTOP-NIPFRBE/dcp7/clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for blk_mem_gen0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for clk_wiz_0_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 790.000 ; gain = 541.207
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "vcount" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'encoder'
WARNING: [Synth 8-6014] Unused sequential element current_state_reg was removed.  [C:/Users/KuanYi/Vivado_Project/Topic/Topic_code/encoder.v:33]
INFO: [Synth 8-5546] ROM "addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "write_addr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "count" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "write_data" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [C:/Users/KuanYi/Vivado_Project/Topic/Topic_code/encoder.v:110]
INFO: [Synth 8-5544] ROM "start_encoder" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element current_state_reg was removed.  [C:/Users/KuanYi/Vivado_Project/Topic/Topic_code/encoder.v:33]
WARNING: [Synth 8-6014] Unused sequential element current_state_reg was removed.  [C:/Users/KuanYi/Vivado_Project/Topic/Topic_code/encoder.v:33]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                              000
                  ENCODE |                               01 |                              001
                  DECODE |                               10 |                              010
                    DONE |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'encoder'
WARNING: [Synth 8-6014] Unused sequential element current_state_reg was removed.  [C:/Users/KuanYi/Vivado_Project/Topic/Topic_code/encoder.v:33]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 790.000 ; gain = 541.207
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               19 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input     19 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module VGA_TOP 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module VGA_CTRL 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module encoder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 2     
	                8 Bit    Registers := 1     
+---Muxes : 
	   4 Input     19 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element encoder_0/write_addr_reg was removed.  [C:/Users/KuanYi/Vivado_Project/Topic/Topic_code/encoder.v:127]
INFO: [Synth 8-5546] ROM "vga_ctrl_0/vcount" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "encoder_0/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "encoder_0/addr" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element encoder_0/count_reg was removed.  [C:/Users/KuanYi/Vivado_Project/Topic/Topic_code/encoder.v:110]
WARNING: [Synth 8-3917] design VGA_TOP has port vga_r[0] driven by constant 0
WARNING: [Synth 8-3917] design VGA_TOP has port vga_g[0] driven by constant 0
WARNING: [Synth 8-3917] design VGA_TOP has port vga_b[1] driven by constant 0
WARNING: [Synth 8-3917] design VGA_TOP has port vga_b[0] driven by constant 0
WARNING: [Synth 8-3332] Sequential element (encoder_0/write_data_reg[7]) is unused and will be removed from module VGA_TOP.
WARNING: [Synth 8-3332] Sequential element (encoder_0/write_data_reg[6]) is unused and will be removed from module VGA_TOP.
WARNING: [Synth 8-3332] Sequential element (encoder_0/write_data_reg[5]) is unused and will be removed from module VGA_TOP.
WARNING: [Synth 8-3332] Sequential element (encoder_0/write_data_reg[4]) is unused and will be removed from module VGA_TOP.
WARNING: [Synth 8-3332] Sequential element (encoder_0/write_data_reg[3]) is unused and will be removed from module VGA_TOP.
WARNING: [Synth 8-3332] Sequential element (encoder_0/write_data_reg[2]) is unused and will be removed from module VGA_TOP.
WARNING: [Synth 8-3332] Sequential element (encoder_0/write_data_reg[1]) is unused and will be removed from module VGA_TOP.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 790.000 ; gain = 541.207
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_wiz_0_0/clk_out1' to pin 'clk_wiz_0_0/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 790.000 ; gain = 541.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 790.000 ; gain = 541.207
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 790.000 ; gain = 541.207
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 790.000 ; gain = 541.207
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 790.000 ; gain = 541.207
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 790.000 ; gain = 541.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 790.000 ; gain = 541.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 790.000 ; gain = 541.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 790.000 ; gain = 541.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
|2     |blk_mem_gen_0 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |blk_mem_gen_0 |     1|
|2     |clk_wiz_0     |     1|
|3     |CARRY4        |    15|
|4     |LUT1          |    56|
|5     |LUT2          |     7|
|6     |LUT3          |    24|
|7     |LUT4          |    11|
|8     |LUT5          |    18|
|9     |LUT6          |    39|
|10    |FDCE          |    82|
|11    |FDPE          |     2|
|12    |IBUF          |     3|
|13    |OBUF          |    15|
+------+--------------+------+

Report Instance Areas: 
+------+-------------+---------+------+
|      |Instance     |Module   |Cells |
+------+-------------+---------+------+
|1     |top          |         |   290|
|2     |  encoder_0  |encoder  |   120|
|3     |  vga_ctrl_0 |VGA_CTRL |    68|
+------+-------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 790.000 ; gain = 541.207
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 18 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 790.000 ; gain = 115.816
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 790.000 ; gain = 541.207
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

38 Infos, 35 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 790.000 ; gain = 552.121
INFO: [Common 17-1381] The checkpoint 'C:/Users/KuanYi/Vivado_Project/Topic/Topic.runs/synth_1/VGA_TOP.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 790.000 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Jun  7 00:36:11 2024...
