<!-- IBM_PROLOG_BEGIN_TAG                                                   -->
<!-- This is an automatically generated prolog.                             -->
<!--                                                                        -->
<!-- $Source: src/import/generic/procedures/xml/attribute_info/generic_memory_attributes.xml $ -->
<!--                                                                        -->
<!-- OpenPOWER HostBoot Project                                             -->
<!--                                                                        -->
<!-- Contributors Listed Below - COPYRIGHT 2016,2019                        -->
<!-- [+] International Business Machines Corp.                              -->
<!--                                                                        -->
<!--                                                                        -->
<!-- Licensed under the Apache License, Version 2.0 (the "License");        -->
<!-- you may not use this file except in compliance with the License.       -->
<!-- You may obtain a copy of the License at                                -->
<!--                                                                        -->
<!--     http://www.apache.org/licenses/LICENSE-2.0                         -->
<!--                                                                        -->
<!-- Unless required by applicable law or agreed to in writing, software    -->
<!-- distributed under the License is distributed on an "AS IS" BASIS,      -->
<!-- WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or        -->
<!-- implied. See the License for the specific language governing           -->
<!-- permissions and limitations under the License.                         -->
<!--                                                                        -->
<!-- IBM_PROLOG_END_TAG                                                     -->
<attributes>

    <attribute>
        <id>ATTR_MEM_DRAM_CWL</id>
        <targetType>TARGET_TYPE_MEM_PORT</targetType>
        <description>
          CAS Write Latency.
        </description>
        <mssUnits> nck </mssUnits>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <mssAccessorName>dram_cwl</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_RDIMM_BUFFER_DELAY</id>
        <targetType>TARGET_TYPE_MEM_PORT</targetType>
        <description>
          Delay due to the presence of a buffer, in number of clocks
        </description>
        <mssUnits> nck </mssUnits>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <mssAccessorName>dimm_buffer_delay</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_REORDER_QUEUE_SETTING</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          Contains the settings for write/read reorder queue
        </description>
        <enum>REORDER = 0, FIFO = 1</enum>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <mssAccessorName>reorder_queue_setting</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_2N_MODE</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
          Default value for 2N Mode from Signal Integrity.
          0x0 = Invalid Mode, 0x01 = 1N Mode , 0x02 = 2N Mode
          If value is set to 0x0 this indicate value was never
          initialized correctly.
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <mssAccessorName>mem_2n_mode</mssAccessorName>
    </attribute>

</attributes>
