
---------- Begin Simulation Statistics ----------
sim_seconds                                  6.000707                       # Number of seconds simulated
sim_ticks                                6000707124000                       # Number of ticks simulated
final_tick                               6000707124000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 727194                       # Simulator instruction rate (inst/s)
host_op_rate                                  1164838                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             4683669795                       # Simulator tick rate (ticks/s)
host_mem_usage                                 663620                       # Number of bytes of host memory used
host_seconds                                  1281.20                       # Real time elapsed on the host
sim_insts                                   931679902                       # Number of instructions simulated
sim_ops                                    1492387778                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 6000707124000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           22400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         1094080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1116480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        22400                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22400                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    890000640                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       890000640                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              350                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            17095                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               17445                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks      13906260                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           13906260                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst               3733                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data             182325                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                186058                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst          3733                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total             3733                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       148315960                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            148315960                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       148315960                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst              3733                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data            182325                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            148502018                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 6000707124000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6000707124000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   382684110                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    56342483                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                       7936310                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           272                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 6000707124000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 6000707124000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                  1449455627                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            37                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    6000707124000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                      12001414248                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   931679902                       # Number of instructions committed
system.cpu.committedOps                    1492387778                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses            1491881064                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   1951                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                     1080242                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     29571460                       # number of instructions that are conditional controls
system.cpu.num_int_insts                   1491881064                       # number of integer instructions
system.cpu.num_fp_insts                          1951                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads          2934935036                       # number of times the integer registers were read
system.cpu.num_int_register_writes         1545692944                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3771                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1484                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            159199327                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           523310526                       # number of times the CC registers were written
system.cpu.num_mem_refs                     439026587                       # number of memory refs
system.cpu.num_load_insts                   382684105                       # Number of load instructions
system.cpu.num_store_insts                   56342482                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                12001414248                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          30742412                       # Number of branches fetched
system.cpu.op_class::No_OpClass                505293      0.03%      0.03% # Class of executed instruction
system.cpu.op_class::IntAlu                 915024152     61.31%     61.35% # Class of executed instruction
system.cpu.op_class::IntMult                135270004      9.06%     70.41% # Class of executed instruction
system.cpu.op_class::IntDiv                   2560782      0.17%     70.58% # Class of executed instruction
system.cpu.op_class::FloatAdd                      10      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAlu                       68      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdCvt                      108      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMisc                     214      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::MemRead                382684045     25.64%     96.22% # Class of executed instruction
system.cpu.op_class::MemWrite                56342063      3.78%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  60      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                419      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                 1492387778                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6000707124000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.852361                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           439026593                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3126842                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            140.405749                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            759000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   511.852361                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999712                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999712                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          293                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          182                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         881180028                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        881180028                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 6000707124000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    379577599                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       379577599                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       714930                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         714930                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     380292529                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        380292529                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    380292529                       # number of overall hits
system.cpu.dcache.overall_hits::total       380292529                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      3106511                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3106511                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data     55627553                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     55627553                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data     58734064                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       58734064                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     58734064                       # number of overall misses
system.cpu.dcache.overall_misses::total      58734064                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  75986159500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  75986159500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 4094885222000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 4094885222000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 4170871381500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 4170871381500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 4170871381500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 4170871381500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    382684110                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    382684110                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     56342483                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     56342483                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    439026593                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    439026593                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    439026593                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    439026593                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.008118                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008118                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.987311                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.987311                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.133782                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.133782                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.133782                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.133782                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 24460.289856                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 24460.289856                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 73612.535536                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73612.535536                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 71012.817732                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 71012.817732                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 71012.817732                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 71012.817732                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks         5654                       # number of writebacks
system.cpu.dcache.writebacks::total              5654                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      3106511                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      3106511                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data     55627553                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total     55627553                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data     58734064                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     58734064                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data     58734064                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     58734064                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  72879648500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  72879648500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 4039257669000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 4039257669000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 4112137317500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 4112137317500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 4112137317500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 4112137317500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.008118                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008118                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.987311                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.987311                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.133782                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.133782                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.133782                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.133782                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 23460.289856                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 23460.289856                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 72612.535536                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72612.535536                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 70012.817732                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 70012.817732                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 70012.817732                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 70012.817732                       # average overall mshr miss latency
system.cpu.dcache.replacements                3126330                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6000707124000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6000707124000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 6000707124000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           280.919739                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1449455627                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               350                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          4141301.791429                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            439000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   280.919739                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.548671                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.548671                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          310                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          271                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.605469                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        2898911604                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       2898911604                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 6000707124000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst   1449455277                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1449455277                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst    1449455277                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1449455277                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst   1449455277                       # number of overall hits
system.cpu.icache.overall_hits::total      1449455277                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          350                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           350                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          350                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            350                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          350                       # number of overall misses
system.cpu.icache.overall_misses::total           350                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     87942500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     87942500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     87942500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     87942500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     87942500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     87942500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst   1449455627                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1449455627                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst   1449455627                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1449455627                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst   1449455627                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1449455627                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 251264.285714                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 251264.285714                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 251264.285714                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 251264.285714                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 251264.285714                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 251264.285714                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           40                       # number of writebacks
system.cpu.icache.writebacks::total                40                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          350                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          350                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          350                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          350                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          350                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          350                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     87592500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     87592500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     87592500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     87592500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     87592500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     87592500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 250264.285714                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 250264.285714                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 250264.285714                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 250264.285714                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 250264.285714                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 250264.285714                       # average overall mshr miss latency
system.cpu.icache.replacements                     40                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6000707124000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6000707124000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 6000707124000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2045.882675                       # Cycle average of tags in use
system.l2.tags.total_refs                   117482773                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1710855                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     68.669042                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    428500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        0.000016                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          0.807744                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2045.074915                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000394                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.998572                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998966                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          301                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1653                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           20                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 941573055                       # Number of tag accesses
system.l2.tags.data_accesses                941573055                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 6000707124000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks         5654                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             5654                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           40                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               40                       # number of WritebackClean hits
system.l2.WriteClean_hits::writebacks        55621991                       # number of WriteClean hits
system.l2.WriteClean_hits::total             55621991                       # number of WriteClean hits
system.l2.UpgradeReq_hits::cpu.data          27809282                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total             27809282                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data               1672                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1672                       # number of ReadExReq hits
system.l2.ReadSharedReq_hits::cpu.data        1413011                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1413011                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.data               1414683                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1414683                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data              1414683                       # number of overall hits
system.l2.overall_hits::total                 1414683                       # number of overall hits
system.l2.UpgradeReq_misses::cpu.data        27797940                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total           27797940                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu.data            18659                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               18659                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           350                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              350                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      1693500                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1693500                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 350                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             1712159                       # number of demand (read+write) misses
system.l2.demand_misses::total                1712509                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                350                       # number of overall misses
system.l2.overall_misses::cpu.data            1712159                       # number of overall misses
system.l2.overall_misses::total               1712509                       # number of overall misses
system.l2.UpgradeReq_miss_latency::cpu.data 3653533813500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total 3653533813500                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data  10087480500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   10087480500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     87056500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     87056500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  53383266000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  53383266000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      87056500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   63470746500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      63557803000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     87056500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  63470746500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     63557803000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks         5654                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         5654                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           40                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           40                       # number of WritebackClean accesses(hits+misses)
system.l2.WriteClean_accesses::writebacks     55621991                       # number of WriteClean accesses(hits+misses)
system.l2.WriteClean_accesses::total         55621991                       # number of WriteClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data      55607222                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total         55607222                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          20331                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             20331                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          350                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            350                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      3106511                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       3106511                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               350                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           3126842                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3127192                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              350                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          3126842                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3127192                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu.data     0.499898                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.499898                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.917761                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.917761                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.545145                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.545145                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.547568                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.547619                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.547568                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.547619                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::cpu.data 131431.818815                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 131431.818815                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 540622.782571                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 540622.782571                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 248732.857143                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 248732.857143                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 31522.448184                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 31522.448184                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 248732.857143                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 37070.591283                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 37113.850497                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 248732.857143                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 37070.591283                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 37113.850497                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                17102                       # number of writebacks
system.l2.writebacks::total                     17102                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks            2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             2                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu.data     27797940                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total      27797940                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data        18659                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          18659                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          350                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          350                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      1693500                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1693500                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            350                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        1712159                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1712509                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           350                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       1712159                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1712509                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::cpu.data 3375554413500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total 3375554413500                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data   9900890500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   9900890500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     83556500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     83556500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  36448266000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  36448266000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     83556500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  46349156500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  46432713000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     83556500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  46349156500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  46432713000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu.data     0.499898                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.499898                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.917761                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.917761                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.545145                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.545145                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.547568                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.547619                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.547568                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.547619                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu.data 121431.818815                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 121431.818815                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 530622.782571                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 530622.782571                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 238732.857143                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 238732.857143                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 21522.448184                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 21522.448184                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 238732.857143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 27070.591283                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 27113.850497                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 238732.857143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 27070.591283                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 27113.850497                       # average overall mshr miss latency
system.l2.replacements                        1708807                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 6000707124000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                 14167.286314                       # Cycle average of tags in use
system.l3.tags.total_refs                    59029938                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                     17445                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                   3383.774033                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::cpu.inst        147.215670                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data      14020.070644                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::cpu.inst         0.008985                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.855717                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.864703                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           38                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        16316                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                 236137197                       # Number of tag accesses
system.l3.tags.data_accesses                236137197                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED 6000707124000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks        17102                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total            17102                       # number of WritebackDirty hits
system.l3.WriteClean_hits::writebacks        27810961                       # number of WriteClean hits
system.l3.WriteClean_hits::total             27810961                       # number of WriteClean hits
system.l3.UpgradeReq_hits::cpu.data          13905472                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total             13905472                       # number of UpgradeReq hits
system.l3.ReadExReq_hits::cpu.data                  7                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                     7                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.data        1693391                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total           1693391                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.data               1693398                       # number of demand (read+write) hits
system.l3.demand_hits::total                  1693398                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.data              1693398                       # number of overall hits
system.l3.overall_hits::total                 1693398                       # number of overall hits
system.l3.UpgradeReq_misses::cpu.data        13894132                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total           13894132                       # number of UpgradeReq misses
system.l3.ReadExReq_misses::cpu.data            16988                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               16988                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          350                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data          109                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total             459                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 350                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data               17097                       # number of demand (read+write) misses
system.l3.demand_misses::total                  17447                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                350                       # number of overall misses
system.l3.overall_misses::cpu.data              17097                       # number of overall misses
system.l3.overall_misses::total                 17447                       # number of overall misses
system.l3.UpgradeReq_miss_latency::cpu.data 2923955250477                       # number of UpgradeReq miss cycles
system.l3.UpgradeReq_miss_latency::total 2923955250477                       # number of UpgradeReq miss cycles
system.l3.ReadExReq_miss_latency::cpu.data   9480179000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total    9480179000                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     79706500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data     39160500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total    118867000                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      79706500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data    9519339500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total       9599046000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     79706500                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data   9519339500                       # number of overall miss cycles
system.l3.overall_miss_latency::total      9599046000                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks        17102                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total        17102                       # number of WritebackDirty accesses(hits+misses)
system.l3.WriteClean_accesses::writebacks     27810961                       # number of WriteClean accesses(hits+misses)
system.l3.WriteClean_accesses::total         27810961                       # number of WriteClean accesses(hits+misses)
system.l3.UpgradeReq_accesses::cpu.data      27799604                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total         27799604                       # number of UpgradeReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data          16995                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             16995                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          350                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data      1693500                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total       1693850                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               350                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data           1710495                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              1710845                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              350                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data          1710495                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             1710845                       # number of overall (read+write) accesses
system.l3.UpgradeReq_miss_rate::cpu.data     0.499796                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total        0.499796                       # miss rate for UpgradeReq accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.999588                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.999588                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.000064                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.000271                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.009995                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.010198                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.009995                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.010198                       # miss rate for overall accesses
system.l3.UpgradeReq_avg_miss_latency::cpu.data 210445.334079                       # average UpgradeReq miss latency
system.l3.UpgradeReq_avg_miss_latency::total 210445.334079                       # average UpgradeReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu.data 558051.506946                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 558051.506946                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 227732.857143                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 359270.642202                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 258969.498911                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 227732.857143                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 556784.201907                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 550183.183355                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 227732.857143                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 556784.201907                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 550183.183355                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks                  739                       # number of writebacks
system.l3.writebacks::total                       739                       # number of writebacks
system.l3.UpgradeReq_mshr_misses::cpu.data     13894132                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::total      13894132                       # number of UpgradeReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu.data        16988                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          16988                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          350                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data          109                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total          459                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            350                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data          17097                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total             17447                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           350                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data         17097                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total            17447                       # number of overall MSHR misses
system.l3.UpgradeReq_mshr_miss_latency::cpu.data 2785013930477                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::total 2785013930477                       # number of UpgradeReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu.data   9310299000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total   9310299000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     76206500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data     38070500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total    114277000                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     76206500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data   9348369500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total   9424576000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     76206500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data   9348369500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total   9424576000                       # number of overall MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_rate::cpu.data     0.499796                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::total     0.499796                       # mshr miss rate for UpgradeReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.999588                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.999588                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.000064                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.000271                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.009995                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.010198                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.009995                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.010198                       # mshr miss rate for overall accesses
system.l3.UpgradeReq_avg_mshr_miss_latency::cpu.data 200445.334079                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::total 200445.334079                       # average UpgradeReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 548051.506946                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 548051.506946                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 217732.857143                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 349270.642202                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 248969.498911                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 217732.857143                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 546784.201907                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 540183.183355                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 217732.857143                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 546784.201907                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 540183.183355                       # average overall mshr miss latency
system.l3.replacements                           1061                       # number of replacements
system.membus.snoop_filter.tot_requests      13912359                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests     13894914                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 6000707124000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                459                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          739                       # Transaction distribution
system.membus.trans_dist::WriteClean         13905521                       # Transaction distribution
system.membus.trans_dist::CleanEvict               41                       # Transaction distribution
system.membus.trans_dist::UpgradeReq         13894134                       # Transaction distribution
system.membus.trans_dist::ReadExReq             16986                       # Transaction distribution
system.membus.trans_dist::ReadExResp            16986                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           459                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port     27835325                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total     27835325                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               27835325                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port    891117120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total    891117120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               891117120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          13911579                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                13911579    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            13911579                       # Request fanout histogram
system.membus.reqLayer2.occupancy         95351141500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy           88686000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     61860784                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     58733592                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops       41717046                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops     41717046                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 6000707124000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3106861                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        23495                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           40                       # Transaction distribution
system.tol2bus.trans_dist::WriteClean        97338473                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4812703                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq        55607222                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp       55607222                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            20331                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           20331                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           350                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      3106511                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          740                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side    176216449                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             176217189                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        24960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   3760287168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3760312128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        43426350                       # Total snoops (count)
system.tol2bus.snoopTraffic                2670996672                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        102160764                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.408347                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.491528                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               60443718     59.17%     59.17% # Request fanout histogram
system.tol2bus.snoop_fanout::1               41717046     40.83%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          102160764                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       114369072500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            525000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       32493874000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 6000707124000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp           1693850                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty        17841                       # Transaction distribution
system.tol3bus.trans_dist::WriteClean        41716482                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict         1691748                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq        27799604                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp       27799604                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            16995                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           16995                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq      1693850                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side     88540387                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side   1890490112                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                        13906582                       # Total snoops (count)
system.tol3bus.snoopTraffic                 890000640                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples         45125572                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.308175                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.461739                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0               31218990     69.18%     69.18% # Request fanout histogram
system.tol3bus.snoop_fanout::1               13906582     30.82%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total           45125572                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy        57343054977                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              1.0                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy       16466069500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
