
always_ff @(posedge clk or negedge rst_async_n) begin : reset_regs
    if(~rst_async_n) begin
        expanded_key_ff <= {NBW_OUT{1'b0}};
        steps_ff <= 11'h400;
    end else begin
        expanded_key_ff <= expanded_key_nx;
        if(i_start || (|steps_ff[9:0])) begin
            steps_ff <= {steps_ff[STEPS-1:0], (i_start & o_done)};
        end
    end
end
