Execution Data Sweep Report File 2024_12_05_10_21_AM

________________________________________________________________________________________________________________________
LAT = 0

RAM CLK Cycles:
# Halted at 521440 time and ran for      26071 cycles.

Slow 1200mV 85C Model Fmax Summary:
+------------+-----------------+---------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note ;
+------------+-----------------+---------------------+------+
; 59.75 MHz  ; 59.75 MHz       ; CPUCLK              ;      ;
; 73.23 MHz  ; 73.23 MHz       ; altera_reserved_tck ;      ;
; 142.76 MHz ; 142.76 MHz      ; CLK                 ;      ;
+------------+-----------------+---------------------+------+

________________________________________________________________________________________________________________________
LAT = 2

RAM CLK Cycles:
# Halted at 564120 time and ran for      28205 cycles.

Slow 1200mV 85C Model Fmax Summary:
+------------+-----------------+---------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note ;
+------------+-----------------+---------------------+------+
; 55.17 MHz  ; 55.17 MHz       ; CPUCLK              ;      ;
; 69.12 MHz  ; 69.12 MHz       ; altera_reserved_tck ;      ;
; 152.37 MHz ; 152.37 MHz      ; CLK                 ;      ;
+------------+-----------------+---------------------+------+

________________________________________________________________________________________________________________________
LAT = 6

RAM CLK Cycles:
# Halted at 649480 time and ran for      32473 cycles.

Slow 1200mV 85C Model Fmax Summary:
+------------+-----------------+---------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note ;
+------------+-----------------+---------------------+------+
; 55.17 MHz  ; 55.17 MHz       ; CPUCLK              ;      ;
; 69.12 MHz  ; 69.12 MHz       ; altera_reserved_tck ;      ;
; 152.37 MHz ; 152.37 MHz      ; CLK                 ;      ;
+------------+-----------------+---------------------+------+
(copied from LAT=2)

________________________________________________________________________________________________________________________
LAT = 10

RAM CLK Cycles:
# Halted at 735320 time and ran for      36765 cycles.

Slow 1200mV 85C Model Fmax Summary:
+------------+-----------------+---------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note ;
+------------+-----------------+---------------------+------+
; 55.17 MHz  ; 55.17 MHz       ; CPUCLK              ;      ;
; 69.12 MHz  ; 69.12 MHz       ; altera_reserved_tck ;      ;
; 152.37 MHz ; 152.37 MHz      ; CLK                 ;      ;
+------------+-----------------+---------------------+------+
(copied from LAT=2)
