
---------- Begin Simulation Statistics ----------
final_tick                                 9807899375                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    344                       # Simulator instruction rate (inst/s)
host_mem_usage                                7502612                       # Number of bytes of host memory used
host_op_rate                                      352                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 20235.69                       # Real time elapsed on the host
host_tick_rate                                 309046                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     6953591                       # Number of instructions simulated
sim_ops                                       7131610                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.006254                       # Number of seconds simulated
sim_ticks                                  6253756250                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             95.241092                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  198231                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               208136                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                395                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3555                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            208207                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               3052                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            3664                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              612                       # Number of indirect misses.
system.cpu.branchPred.lookups                  233724                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    9415                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          514                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1412224                       # Number of instructions committed
system.cpu.committedOps                       1441324                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.165164                       # CPI: cycles per instruction
system.cpu.discardedOps                          8910                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             789969                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             66533                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           372505                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1462691                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.315939                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      291                       # number of quiesce instructions executed
system.cpu.numCycles                          4469921                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       291                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  984872     68.33%     68.33% # Class of committed instruction
system.cpu.op_class_0::IntMult                    682      0.05%     68.38% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.38% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     68.38% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.38% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     68.38% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.38% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.38% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     68.38% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.38% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.38% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.38% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.38% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.38% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.38% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.38% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.38% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.38% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.38% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.38% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.38% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.38% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.38% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.38% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.38% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.38% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.38% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.38% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.38% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.38% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.38% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.38% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.38% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.38% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.38% # Class of committed instruction
system.cpu.op_class_0::MemRead                  70129      4.87%     73.24% # Class of committed instruction
system.cpu.op_class_0::MemWrite                385641     26.76%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1441324                       # Class of committed instruction
system.cpu.quiesceCycles                      5536089                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         3007230                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          584                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         2845                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        344780                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED   9807899375                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   9807899375                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   9807899375                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   9807899375                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              123455                       # Transaction distribution
system.membus.trans_dist::ReadResp             126354                       # Transaction distribution
system.membus.trans_dist::WriteReq              49165                       # Transaction distribution
system.membus.trans_dist::WriteResp             49165                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          179                       # Transaction distribution
system.membus.trans_dist::WriteClean               39                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2603                       # Transaction distribution
system.membus.trans_dist::ReadExReq               120                       # Transaction distribution
system.membus.trans_dist::ReadExResp              120                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           2731                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           169                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       169485                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        169485                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port         7961                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         7961                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           59                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1224                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       339810                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         5046                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       346139                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       338970                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       338970                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 693070                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       174720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       174720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         2448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        30720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         6726                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        41622                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     10846896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     10846896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                11063238                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            514686                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001181                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.034350                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  514078     99.88%     99.88% # Request fanout histogram
system.membus.snoop_fanout::1                     608      0.12%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              514686                       # Request fanout histogram
system.membus.reqLayer6.occupancy           819959701                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              13.1                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             6413875                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             7632515                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1252000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   9807899375                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            5081575                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy          729872645                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             11.7                       # Layer utilization (%)
system.membus.respLayer3.occupancy           14089500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   9807899375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED   9807899375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED   9807899375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED   9807899375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       100352                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       100352                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       256500                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       256500                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio           60                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          112                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           16                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2500                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         2240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         5046                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::total        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        20496                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        24592                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       655360                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       655360                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total         6144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       713704                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio           84                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          176                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           23                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2750                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         3520                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         6726                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::total       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       327852                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       393388                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     10485760                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     10485760                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     11345142                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1225023750                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             19.6                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1006593197                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         16.1                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    558324000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          8.9                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED   9807899375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED   9807899375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED   9807899375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       114688                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        51200                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     10479462                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      7859596                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     18339058                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0     10479462                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      7859596                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     18339058                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     10479462                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     18339058                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      7859596                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     36678116                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED   9807899375                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED   9807899375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED   9807899375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED   9807899375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED   9807899375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED   9807899375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED   9807899375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      7859596                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     18339058                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       26198655                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      7859596                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      2702376                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total      10561972                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      7859596                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     26198655                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      2702376                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      36760627                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED   9807899375                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       123149                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       123149                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        46336                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        46336                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         8200                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       327680                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       338970                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       262316                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     10485760                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     10846896                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       201953                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       201953    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       201953                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    433017000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          6.9                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    662075000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         10.6                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED   9807899375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0      5550432                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total      5747040                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       196608                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       131244                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       327852                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      1387608                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      1393752                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        49152                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma         4104                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        53256                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0    887535711                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     31438386                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total    918974097                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     31438386                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     20986427                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     52424813                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0    918974097                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     52424813                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total    971398909                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED   9807899375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED   9807899375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED   9807899375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED   9807899375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     14614528                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      2752512                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     17432576                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      8192000                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      7733248                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     15925248                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.canny_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      3653632                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        86016                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      3741696                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2048000                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       241664                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2289664                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.canny_non_max0_dma     10479462                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2336919991                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    440137397                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2787536850                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1309932730                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1236576498                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2546509228                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.canny_non_max0_dma     10479462                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   3646852722                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1676713895                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   5334046078                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED   9807899375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED   9807899375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED   9807899375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED   9807899375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0.system.acctest.edge_tracking0       194576                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0_dma        16384                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::total       210960                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0.system.acctest.edge_tracking0        81920                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0_dma        65536                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::total       147456                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0.system.acctest.edge_tracking0        48644                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0_dma          512                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::total        49156                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0.system.acctest.edge_tracking0        32768                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::total        34816                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0.system.acctest.edge_tracking0     31113461                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0_dma      2619865                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::total     33733326                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0.system.acctest.edge_tracking0     13099327                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0_dma     10479462                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::total     23578789                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0.system.acctest.edge_tracking0     44212788                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0_dma     13099327                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::total     57312115                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   9807899375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.bytes_read::.acctest.canny_non_max0.system.acctest.canny_non_max0       254016                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::.acctest.edge_tracking0_dma        65536                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::total       319552                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0.system.acctest.canny_non_max0        65536                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0_dma       131072                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::total       196608                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.canny_non_max0.system.acctest.canny_non_max0        63504                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.edge_tracking0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::total        65552                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0.system.acctest.canny_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0_dma         4096                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::total        20480                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.bw_read::.acctest.canny_non_max0.system.acctest.canny_non_max0     40618148                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::.acctest.edge_tracking0_dma     10479462                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::total     51097610                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0.system.acctest.canny_non_max0     10479462                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0_dma     20958924                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::total     31438386                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0.system.acctest.canny_non_max0     51097610                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0_dma     20958924                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.edge_tracking0_dma     10479462                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::total     82535996                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   9807899375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED   9807899375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED   9807899375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED   9807899375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED   9807899375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED   9807899375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   9807899375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED   9807899375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED   9807899375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED   9807899375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED   9807899375                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED   9807899375                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED   9807899375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED   9807899375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       174784                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1728                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       176512                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       174784                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       174784                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         2731                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           27                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         2758                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     27948643                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       276314                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       28224957                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     27948643                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     27948643                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     27948643                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       276314                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      28224957                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED   9807899375                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED   9807899375                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED   9807899375                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED   9807899375                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED   9807899375                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED   9807899375                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED   9807899375                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED   9807899375                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED   9807899375                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED   9807899375                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED   9807899375                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED   9807899375                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED   9807899375                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   9807899375                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.convolution0_dma        65708                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      7733248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          16768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            7898160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        13952                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.edge_tracking0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      2752512                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2979456                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.canny_non_max0_dma         1024                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         1028                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       120832                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             262                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              123411                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          218                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.edge_tracking0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        43008                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              46554                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.canny_non_max0_dma     10479462                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.convolution0_dma     10506965                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1236576498                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      2702376                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           2681269                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1262946569                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2230979                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     31438386                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.edge_tracking0_dma      2619865                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    440137397                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            476426628                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2230979                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.canny_non_max0_dma     10479462                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     41945351                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.edge_tracking0_dma      2619865                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1676713895                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      2702376                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          2681269                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1739373197                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       218.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.canny_non_max0_dma::samples      1007.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      4100.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.edge_tracking0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    163665.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       257.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001475836250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           83                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           83                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              221898                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              49556                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      123411                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      46554                       # Number of write requests accepted
system.mem_ctrls.readBursts                    123411                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    46554                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    197                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              7689                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              7713                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              7725                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7710                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              7718                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              7727                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              7710                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              7717                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              7724                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              7709                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             7694                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             7661                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             7676                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             7695                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             7668                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             7678                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2891                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2902                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2899                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2886                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2916                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2920                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2915                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2922                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2923                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2924                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2932                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2915                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2905                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2906                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2910                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2898                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.56                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.39                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3999739455                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  616070000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              7234106955                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32461.73                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58711.73                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        68                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   114889                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   43297                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.24                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                123410                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                46554                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     361                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     174                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     363                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     556                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  108228                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    4414                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    4309                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    4279                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     65                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     49                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    351                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1041                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    629                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    136                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        11598                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    936.994654                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   852.575208                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   241.185869                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          361      3.11%      3.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          286      2.47%      5.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          137      1.18%      6.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          186      1.60%      8.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          201      1.73%     10.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          143      1.23%     11.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          177      1.53%     12.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          209      1.80%     14.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         9898     85.34%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        11598                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           83                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1484.686747                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1938.179747                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            38     45.78%     45.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      1.20%     46.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      1.20%     48.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           16     19.28%     67.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      1.20%     68.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      1.20%     69.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            1      1.20%     71.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            9     10.84%     81.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            6      7.23%     89.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      1.20%     90.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            8      9.64%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            83                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           83                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     561.012048                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    297.896594                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    457.286095                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31              6      7.23%      7.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             3      3.61%     10.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            15     18.07%     28.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            7      8.43%     37.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            2      2.41%     39.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            5      6.02%     45.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            3      3.61%     49.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      1.20%     50.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            1      1.20%     51.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            1      1.20%     53.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            3      3.61%     56.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           36     43.37%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            83                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                7885696                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   12608                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2980096                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 7898160                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2979456                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1260.95                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       476.53                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1262.95                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    476.43                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        13.57                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.85                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.72                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    6253620000                       # Total gap between requests
system.mem_ctrls.avgGap                      36793.58                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.canny_non_max0_dma        64448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma        65708                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      7722048                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        16448                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        15552                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.edge_tracking0_dma        15424                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      2752512                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.canny_non_max0_dma 10305486.402671994641                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 10506965.313846377656                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1234785573.870104074478                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 2702375.872100867331                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2630099.310314501170                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2486825.417923827656                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 31438385.530296292156                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.edge_tracking0_dma 2466357.719010874629                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 440137397.424148082733                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.canny_non_max0_dma         1024                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         1028                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       120832                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          262                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          218                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.edge_tracking0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        43008                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.canny_non_max0_dma     58969280                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma     60493245                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   7070326935                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     31489820                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     12827675                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  17622431375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   6355353375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.edge_tracking0_dma     69288000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma  97343513375                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.canny_non_max0_dma     57587.19                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     58845.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58513.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    118829.51                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     48960.59                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  80836841.17                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   2068799.93                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.edge_tracking0_dma    270656.25                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2263381.54                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3734152125                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    338310000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2183179250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   9807899375                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 582                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           291                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     11890624.570447                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    25836834.991051                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          291    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      1004125                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value    400155750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             291                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      6347727625                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   3460171750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   9807899375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       669163                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           669163                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       669163                       # number of overall hits
system.cpu.icache.overall_hits::total          669163                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2731                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2731                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2731                       # number of overall misses
system.cpu.icache.overall_misses::total          2731                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    119261875                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    119261875                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    119261875                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    119261875                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       671894                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       671894                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       671894                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       671894                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004065                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004065                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004065                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004065                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43669.672281                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43669.672281                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43669.672281                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43669.672281                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         2731                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2731                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2731                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2731                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    115016125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    115016125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    115016125                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    115016125                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.004065                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004065                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.004065                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004065                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42115.021970                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42115.021970                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42115.021970                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42115.021970                       # average overall mshr miss latency
system.cpu.icache.replacements                   2500                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       669163                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          669163                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2731                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2731                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    119261875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    119261875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       671894                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       671894                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004065                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004065                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43669.672281                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43669.672281                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2731                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2731                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    115016125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    115016125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004065                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004065                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42115.021970                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42115.021970                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   9807899375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           419.471826                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1467363                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2500                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            586.945200                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   419.471826                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.819281                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.819281                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          436                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           45                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          386                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.851562                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1346518                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1346518                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   9807899375                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   9807899375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   9807899375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       115024                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           115024                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       115024                       # number of overall hits
system.cpu.dcache.overall_hits::total          115024                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          394                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            394                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          394                       # number of overall misses
system.cpu.dcache.overall_misses::total           394                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     31581250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     31581250                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     31581250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     31581250                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       115418                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       115418                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       115418                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       115418                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003414                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003414                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003414                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003414                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 80155.456853                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 80155.456853                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 80155.456853                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 80155.456853                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          179                       # number of writebacks
system.cpu.dcache.writebacks::total               179                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          105                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          105                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          105                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          105                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          289                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          289                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          289                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          289                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3135                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3135                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     22478500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     22478500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     22478500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     22478500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      6675375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      6675375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002504                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002504                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002504                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002504                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 77780.276817                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 77780.276817                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 77780.276817                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 77780.276817                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2129.306220                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2129.306220                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    282                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        71549                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           71549                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          181                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           181                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     13805500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     13805500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        71730                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        71730                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002523                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002523                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76273.480663                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76273.480663                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           12                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          169                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          169                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          306                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          306                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     12713250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     12713250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      6675375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      6675375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002356                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002356                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75226.331361                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75226.331361                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21814.950980                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21814.950980                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        43475                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          43475                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          213                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          213                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     17775750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     17775750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        43688                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        43688                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004875                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004875                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 83454.225352                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 83454.225352                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           93                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           93                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          120                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          120                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2829                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2829                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      9765250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      9765250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002747                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002747                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 81377.083333                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 81377.083333                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       169485                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       169485                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   1766798375                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   1766798375                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10424.511756                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10424.511756                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        38397                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        38397                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       131088                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       131088                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   1711438701                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   1711438701                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 13055.647359                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 13055.647359                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   9807899375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           503.437313                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                5242                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               321                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             16.330218                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   503.437313                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.983276                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.983276                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          480                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          464                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1817841                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1817841                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   9807899375                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   9807899375                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 9808090625                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    344                       # Simulator instruction rate (inst/s)
host_mem_usage                                7502612                       # Number of bytes of host memory used
host_op_rate                                      352                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 20235.85                       # Real time elapsed on the host
host_tick_rate                                 309053                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     6953600                       # Number of instructions simulated
sim_ops                                       7131625                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.006254                       # Number of seconds simulated
sim_ticks                                  6253947500                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             95.239742                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  198232                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               208140                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                396                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3557                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            208208                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               3052                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            3665                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              613                       # Number of indirect misses.
system.cpu.branchPred.lookups                  233731                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    9418                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          514                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1412233                       # Number of instructions committed
system.cpu.committedOps                       1441339                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.165361                       # CPI: cycles per instruction
system.cpu.discardedOps                          8915                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             789985                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             66534                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           372507                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1462940                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.315920                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      291                       # number of quiesce instructions executed
system.cpu.numCycles                          4470227                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       291                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  984880     68.33%     68.33% # Class of committed instruction
system.cpu.op_class_0::IntMult                    682      0.05%     68.38% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.38% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     68.38% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.38% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     68.38% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.38% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.38% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     68.38% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.38% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.38% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.38% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.38% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.38% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.38% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.38% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.38% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.38% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.38% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.38% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.38% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.38% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.38% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.38% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.38% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.38% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.38% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.38% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.38% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.38% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.38% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.38% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.38% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.38% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.38% # Class of committed instruction
system.cpu.op_class_0::MemRead                  70135      4.87%     73.24% # Class of committed instruction
system.cpu.op_class_0::MemWrite                385641     26.76%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1441339                       # Class of committed instruction
system.cpu.quiesceCycles                      5536089                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         3007287                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          584                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         2848                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        344785                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED   9808090625                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   9808090625                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   9808090625                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   9808090625                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              123455                       # Transaction distribution
system.membus.trans_dist::ReadResp             126357                       # Transaction distribution
system.membus.trans_dist::WriteReq              49165                       # Transaction distribution
system.membus.trans_dist::WriteResp             49165                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          181                       # Transaction distribution
system.membus.trans_dist::WriteClean               39                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2604                       # Transaction distribution
system.membus.trans_dist::ReadExReq               120                       # Transaction distribution
system.membus.trans_dist::ReadExResp              120                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           2731                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           171                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       169485                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        169485                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port         7963                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         7963                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           59                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1224                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       339816                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         5046                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       346145                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       338970                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       338970                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 693078                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       174784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       174784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         2448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        30976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         6726                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        41878                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     10846896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     10846896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                11063558                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            514688                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001181                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.034350                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  514080     99.88%     99.88% # Request fanout histogram
system.membus.snoop_fanout::1                     608      0.12%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              514688                       # Request fanout histogram
system.membus.reqLayer6.occupancy           819973701                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              13.1                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             6413875                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             7633890                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1252000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   9808090625                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            5093075                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy          729872645                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             11.7                       # Layer utilization (%)
system.membus.respLayer3.occupancy           14094500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   9808090625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED   9808090625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED   9808090625                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED   9808090625                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       100352                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       100352                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       256500                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       256500                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio           60                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          112                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           16                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2500                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         2240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         5046                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::total        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        20496                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        24592                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       655360                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       655360                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total         6144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       713704                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio           84                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          176                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           23                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2750                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         3520                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         6726                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::total       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       327852                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       393388                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     10485760                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     10485760                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     11345142                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1225023750                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             19.6                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1006593197                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         16.1                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    558324000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          8.9                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED   9808090625                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED   9808090625                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED   9808090625                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       114688                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        51200                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     10479141                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      7859356                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     18338497                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0     10479141                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      7859356                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     18338497                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     10479141                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     18338497                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      7859356                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     36676995                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED   9808090625                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED   9808090625                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED   9808090625                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED   9808090625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED   9808090625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED   9808090625                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED   9808090625                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      7859356                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     18338497                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       26197853                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      7859356                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      2702293                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total      10561649                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      7859356                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     26197853                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      2702293                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      36759503                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED   9808090625                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       123149                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       123149                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        46336                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        46336                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         8200                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       327680                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       338970                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       262316                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     10485760                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     10846896                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       201953                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       201953    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       201953                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    433017000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          6.9                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    662075000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         10.6                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED   9808090625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0      5550432                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total      5747040                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       196608                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       131244                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       327852                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      1387608                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      1393752                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        49152                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma         4104                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        53256                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0    887508570                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     31437424                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total    918945994                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     31437424                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     20985785                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     52423210                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0    918945994                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     52423210                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total    971369203                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED   9808090625                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED   9808090625                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED   9808090625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED   9808090625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     14614528                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      2752512                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     17432576                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      8192000                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      7733248                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     15925248                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.canny_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      3653632                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        86016                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      3741696                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2048000                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       241664                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2289664                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.canny_non_max0_dma     10479141                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2336848526                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    440123938                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2787451606                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1309892672                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1236538682                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2546431354                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.canny_non_max0_dma     10479141                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   3646741198                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1676662620                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   5333882960                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED   9808090625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED   9808090625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED   9808090625                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED   9808090625                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0.system.acctest.edge_tracking0       194576                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0_dma        16384                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::total       210960                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0.system.acctest.edge_tracking0        81920                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0_dma        65536                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::total       147456                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0.system.acctest.edge_tracking0        48644                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0_dma          512                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::total        49156                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0.system.acctest.edge_tracking0        32768                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::total        34816                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0.system.acctest.edge_tracking0     31112509                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0_dma      2619785                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::total     33732295                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0.system.acctest.edge_tracking0     13098927                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0_dma     10479141                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::total     23578068                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0.system.acctest.edge_tracking0     44211436                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0_dma     13098927                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::total     57310363                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   9808090625                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.bytes_read::.acctest.canny_non_max0.system.acctest.canny_non_max0       254016                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::.acctest.edge_tracking0_dma        65536                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::total       319552                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0.system.acctest.canny_non_max0        65536                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0_dma       131072                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::total       196608                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.canny_non_max0.system.acctest.canny_non_max0        63504                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.edge_tracking0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::total        65552                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0.system.acctest.canny_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0_dma         4096                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::total        20480                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.bw_read::.acctest.canny_non_max0.system.acctest.canny_non_max0     40616906                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::.acctest.edge_tracking0_dma     10479141                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::total     51096048                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0.system.acctest.canny_non_max0     10479141                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0_dma     20958283                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::total     31437424                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0.system.acctest.canny_non_max0     51096048                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0_dma     20958283                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.edge_tracking0_dma     10479141                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::total     82533472                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   9808090625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED   9808090625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED   9808090625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED   9808090625                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED   9808090625                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED   9808090625                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   9808090625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED   9808090625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED   9808090625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED   9808090625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED   9808090625                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED   9808090625                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED   9808090625                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED   9808090625                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       174784                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1728                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       176512                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       174784                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       174784                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         2731                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           27                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         2758                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     27947788                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       276305                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       28224094                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     27947788                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     27947788                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     27947788                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       276305                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      28224094                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED   9808090625                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED   9808090625                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED   9808090625                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED   9808090625                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED   9808090625                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED   9808090625                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED   9808090625                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED   9808090625                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED   9808090625                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED   9808090625                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED   9808090625                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED   9808090625                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED   9808090625                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   9808090625                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.convolution0_dma        65708                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      7733248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          16896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            7898288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        14080                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.edge_tracking0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      2752512                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2979584                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.canny_non_max0_dma         1024                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         1028                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       120832                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             264                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              123413                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          220                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.edge_tracking0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        43008                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              46556                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.canny_non_max0_dma     10479141                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.convolution0_dma     10506644                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1236538682                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      2702293                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           2701654                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1262928414                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2251378                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     31437424                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.edge_tracking0_dma      2619785                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    440123938                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            476432525                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2251378                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.canny_non_max0_dma     10479141                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     41944068                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.edge_tracking0_dma      2619785                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1676662620                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      2702293                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          2701654                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1739360940                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       220.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.canny_non_max0_dma::samples      1007.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      4100.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.edge_tracking0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    163665.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       259.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001475836250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           83                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           83                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              221904                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              49556                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      123413                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      46556                       # Number of write requests accepted
system.mem_ctrls.readBursts                    123413                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    46556                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    197                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              7689                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              7713                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              7725                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7710                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              7718                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              7727                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              7710                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              7717                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              7724                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              7709                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             7696                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             7661                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             7676                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             7695                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             7668                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             7678                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2891                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2902                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2899                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2886                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2916                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2920                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2915                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2922                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2923                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2924                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2932                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2915                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2905                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2906                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2910                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2898                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.56                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.39                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3999739455                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  616080000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              7234159455                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32461.20                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58711.20                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        68                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   114891                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   43297                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.24                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                123412                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                46556                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     363                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     174                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     363                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     556                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  108228                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    4414                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    4309                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    4279                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     65                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     49                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    351                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1041                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    629                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    136                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        11598                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    936.994654                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   852.575208                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   241.185869                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          361      3.11%      3.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          286      2.47%      5.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          137      1.18%      6.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          186      1.60%      8.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          201      1.73%     10.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          143      1.23%     11.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          177      1.53%     12.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          209      1.80%     14.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         9898     85.34%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        11598                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           83                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1484.686747                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1938.179747                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            38     45.78%     45.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      1.20%     46.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      1.20%     48.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           16     19.28%     67.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      1.20%     68.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      1.20%     69.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            1      1.20%     71.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            9     10.84%     81.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            6      7.23%     89.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      1.20%     90.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            8      9.64%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            83                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           83                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     561.012048                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    297.896594                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    457.286095                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31              6      7.23%      7.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             3      3.61%     10.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            15     18.07%     28.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            7      8.43%     37.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            2      2.41%     39.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            5      6.02%     45.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            3      3.61%     49.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      1.20%     50.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            1      1.20%     51.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            1      1.20%     53.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            3      3.61%     56.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           36     43.37%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            83                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                7885824                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   12608                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2980096                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 7898288                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2979584                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1260.94                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       476.51                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1262.93                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    476.43                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        13.57                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.85                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.72                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    6253987500                       # Total gap between requests
system.mem_ctrls.avgGap                      36794.87                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.canny_non_max0_dma        64448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma        65708                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      7722048                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        16576                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        15552                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.edge_tracking0_dma        15424                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      2752512                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.canny_non_max0_dma 10305171.253836076707                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 10506644.003647295758                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1234747813.281131744385                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 2702293.231594924815                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2650485.953072039876                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2486749.369098477531                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 31437424.122923962772                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.edge_tracking0_dma 2466282.296101782005                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 440123937.720935463905                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.canny_non_max0_dma         1024                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         1028                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       120832                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          264                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          220                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.edge_tracking0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        43008                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.canny_non_max0_dma     58969280                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma     60493245                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   7070326935                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     31489820                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     12880175                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  17622431375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   6355353375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.edge_tracking0_dma     69288000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma  97343513375                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.canny_non_max0_dma     57587.19                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     58845.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58513.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    118829.51                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     48788.54                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  80101960.80                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   2068799.93                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.edge_tracking0_dma    270656.25                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2263381.54                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3734152125                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    338310000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2183370500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   9808090625                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 582                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           291                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     11890624.570447                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    25836834.991051                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          291    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      1004125                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value    400155750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             291                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      6347918875                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   3460171750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   9808090625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       669177                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           669177                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       669177                       # number of overall hits
system.cpu.icache.overall_hits::total          669177                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2731                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2731                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2731                       # number of overall misses
system.cpu.icache.overall_misses::total          2731                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    119305625                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    119305625                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    119305625                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    119305625                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       671908                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       671908                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       671908                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       671908                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004065                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004065                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004065                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004065                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43685.692054                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43685.692054                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43685.692054                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43685.692054                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         2731                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2731                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2731                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2731                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    115058250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    115058250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    115058250                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    115058250                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.004065                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004065                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.004065                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004065                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42130.446723                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42130.446723                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42130.446723                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42130.446723                       # average overall mshr miss latency
system.cpu.icache.replacements                   2501                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       669177                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          669177                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2731                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2731                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    119305625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    119305625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       671908                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       671908                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004065                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004065                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43685.692054                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43685.692054                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2731                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2731                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    115058250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    115058250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004065                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004065                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42130.446723                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42130.446723                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   9808090625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           419.472331                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2250886                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2937                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            766.389513                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   419.472331                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.819282                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.819282                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          436                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           45                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          385                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.851562                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1346547                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1346547                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   9808090625                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   9808090625                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   9808090625                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       115029                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           115029                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       115029                       # number of overall hits
system.cpu.dcache.overall_hits::total          115029                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          396                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            396                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          396                       # number of overall misses
system.cpu.dcache.overall_misses::total           396                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     31701250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     31701250                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     31701250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     31701250                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       115425                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       115425                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       115425                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       115425                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003431                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003431                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003431                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003431                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 80053.661616                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 80053.661616                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 80053.661616                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 80053.661616                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          181                       # number of writebacks
system.cpu.dcache.writebacks::total               181                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          105                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          105                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          105                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          105                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          291                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          291                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          291                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          291                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3135                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3135                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     22595750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     22595750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     22595750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     22595750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      6675375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      6675375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002521                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002521                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002521                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002521                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 77648.625430                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 77648.625430                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 77648.625430                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 77648.625430                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2129.306220                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2129.306220                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    284                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        71554                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           71554                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          183                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           183                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     13925500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     13925500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        71737                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        71737                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002551                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002551                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76095.628415                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76095.628415                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           12                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          171                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          171                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          306                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          306                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     12830500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     12830500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      6675375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      6675375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002384                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002384                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75032.163743                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75032.163743                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21814.950980                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21814.950980                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        43475                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          43475                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          213                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          213                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     17775750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     17775750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        43688                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        43688                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004875                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004875                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 83454.225352                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 83454.225352                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           93                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           93                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          120                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          120                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2829                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2829                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      9765250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      9765250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002747                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002747                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 81377.083333                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 81377.083333                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       169485                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       169485                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   1766798375                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   1766798375                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10424.511756                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10424.511756                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        38397                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        38397                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       131088                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       131088                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   1711438701                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   1711438701                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 13055.647359                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 13055.647359                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   9808090625                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           503.436596                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              119563                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               803                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            148.895392                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   503.436596                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.983275                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.983275                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          480                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          462                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1817871                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1817871                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   9808090625                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   9808090625                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
