KEY LIBERO "2021.3"
KEY CAPTURE "2021.3.0.10"
KEY DEFAULT_IMPORT_LOC "C:\Actelprj\FPGATEST_V2\designer\impl1"
KEY DEFAULT_OPEN_LOC ""
KEY ProjectID "0"
KEY HDLTechnology "VHDL"
KEY VERILOGMODE "VERILOG2001"
KEY VHDLMODE "VHDL2008"
KEY SYSTEMVERILOGMFCU "FALSE"
KEY UseConstraintFlowTechnology "TRUE"
KEY VendorTechnology_Family "IGLOO2"
KEY VendorTechnology_Die "PA4MGL7500"
KEY VendorTechnology_Package "fg676"
KEY VendorTechnology_Speed "-1"
KEY VendorTechnology_DieVoltage "1.2"
KEY VendorTechnology_PART_RANGE "COM"
KEY VendorTechnology_DSW_VCCA_VOLTAGE_RAMP_RATE "100_MS"
KEY VendorTechnology_IO_DEFT_STD "LVCMOS25"
KEY VendorTechnology_OPCONR ""
KEY VendorTechnology_PLL_SUPPLY "PLL_SUPPLY_25"
KEY VendorTechnology_RAD_EXPOSURE ""
KEY VendorTechnology_RESERVEMIGRATIONPINS "1"
KEY VendorTechnology_RESTRICTPROBEPINS "0"
KEY VendorTechnology_RESTRICTSPIPINS "0"
KEY VendorTechnology_SYSTEM_CONTROLLER_SUSPEND_MODE "0"
KEY VendorTechnology_TARGETDEVICESFORMIGRATION "PA4MGL7500"
KEY VendorTechnology_TEMPR "COM"
KEY VendorTechnology_UNUSED_MSS_IO_RESISTOR_PULL "None"
KEY VendorTechnology_VCCI_1.2_VOLTR "COM"
KEY VendorTechnology_VCCI_1.5_VOLTR "COM"
KEY VendorTechnology_VCCI_1.8_VOLTR "COM"
KEY VendorTechnology_VCCI_2.5_VOLTR "COM"
KEY VendorTechnology_VCCI_3.3_VOLTR "COM"
KEY VendorTechnology_VOLTR "COM"
KEY ProjectLocation "E:\alicetof\firmware\DRM2_rev2.0\DRM2_Zvtwelfth_fw"
KEY ProjectDescription ""
KEY UseRootLocationForLinkedFiles "FALSE"
KEY RootLocationENVForLinkedFiles ""
KEY RootLocationForLinkedFiles ""
KEY GlobalIncludePaths ""
KEY Pa4PeripheralNewSeq "GOOD"
KEY MemoryMapDrcSeverity "FALSE"
KEY LossOfDataDRCSeverity "TRUE"
KEY IdWidthMismatchDRCSeverity "TRUE"
KEY SimulationType "VHDL"
KEY Vendor "Actel"
KEY ActiveRoot "DRM2_top::work"
LIST REVISIONS
VALUE="Impl1",NUM=1
VALUE="Impl2",NUM=2
CURREV=2
ENDLIST
LIST LIBRARIES
COREAHBLITE_LIB
COREPCS_LIB
COREFIFO_LIB
COREI2C_LIB
ENDLIST
LIST LIBRARY_COREAHBLITE_LIB
ALIAS=..\component\Actel\DirectCore\CoreAHBLite\5.2.100\mti\user_vhdl\COREAHBLITE_LIB
COMPILE_OPTION=REFRESH_AND_COMPILE
CUSTOMPATH=false
ENDLIST
LIST LIBRARY_COREPCS_LIB
ALIAS=COREPCS_LIB
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST LIBRARY_COREFIFO_LIB
ALIAS=COREFIFO_LIB
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST LIBRARY_COREI2C_LIB
ALIAS=COREI2C_LIB
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST GlobalIncludeFileList
ENDLIST
LIST FileManager
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf,actgen_cxf"
STATE="utd"
TIME="1574331360"
SIZE="5025"
PARENT="<project>\component\work\EPCS_Demo_sb\EPCS_Demo_sb.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\coreparameters.vhd,tb_hdl"
STATE="utd"
TIME="1574331360"
SIZE="4492"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\mti\scripts\wave_user.do,do"
STATE="utd"
TIME="1574162059"
SIZE="912"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\amba_bfm\bfm_ahbl.vhd,tb_hdl"
STATE="utd"
TIME="1574162059"
SIZE="8290"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\amba_bfm\bfm_ahbslave.vhd,tb_hdl"
STATE="utd"
TIME="1574162059"
SIZE="2348"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\amba_bfm\bfm_ahbslaveext.vhd,tb_hdl"
STATE="utd"
TIME="1574162059"
SIZE="22169"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\amba_bfm\bfm_main.vhd,tb_hdl"
STATE="utd"
TIME="1574162059"
SIZE="82848"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\amba_bfm\bfm_package.vhd,tb_hdl"
STATE="utd"
TIME="1574162059"
SIZE="45675"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\amba_bfm\misc.vhd,tb_hdl"
STATE="utd"
TIME="1574162059"
SIZE="12780"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\amba_bfm\textio.vhd,tb_hdl"
STATE="utd"
TIME="1574162059"
SIZE="23829"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\components.vhd,hdl"
STATE="utd"
TIME="1574162060"
SIZE="18793"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd,hdl"
STATE="utd"
TIME="1574162060"
SIZE="62288"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_addrdec.vhd,hdl"
STATE="utd"
TIME="1574162060"
SIZE="11199"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_defaultslavesm.vhd,hdl"
STATE="utd"
TIME="1574162060"
SIZE="2760"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd,hdl"
STATE="utd"
TIME="1574162060"
SIZE="30586"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd,hdl"
STATE="utd"
TIME="1574162060"
SIZE="426134"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_pkg.vhd,hdl"
STATE="utd"
TIME="1574162060"
SIZE="425"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd,hdl"
STATE="utd"
TIME="1574162060"
SIZE="17249"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_slavestage.vhd,hdl"
STATE="utd"
TIME="1574162060"
SIZE="12256"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\test\user\testbench.vhd,tb_hdl"
STATE="utd"
TIME="1574162059"
SIZE="68292"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreConfigMaster\2.1.102\CoreConfigMaster.cxf,actgen_cxf"
STATE="utd"
TIME="1574331360"
SIZE="484"
PARENT="<project>\component\work\EPCS_Demo_sb\EPCS_Demo_sb.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreConfigMaster\2.1.102\rtl\vhdl\core\coreconfigmaster.vhd,hdl"
STATE="utd"
TIME="1574162057"
SIZE="29344"
PARENT="<project>\component\Actel\DirectCore\CoreConfigMaster\2.1.102\CoreConfigMaster.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreConfigP\7.1.100\CoreConfigP.cxf,actgen_cxf"
STATE="utd"
TIME="1574331360"
SIZE="474"
PARENT="<project>\component\work\EPCS_Demo_sb\EPCS_Demo_sb.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreConfigP\7.1.100\rtl\vhdl\core\coreconfigp.vhd,hdl"
STATE="utd"
TIME="1574162060"
SIZE="32692"
PARENT="<project>\component\Actel\DirectCore\CoreConfigP\7.1.100\CoreConfigP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREFIFO\2.7.105\COREFIFO.cxf,actgen_cxf"
STATE="utd"
TIME="1675331163"
SIZE="717"
PARENT="<project>\component\work\GBTx_data_fifo\GBTx_data_fifo.cxf"
PARENT="<project>\component\work\I2C_GBTX\I2C_GBTX.cxf"
PARENT="<project>\component\work\I2C_Master_test\I2C_Master_test.cxf"
PARENT="<project>\component\work\I2C_masterFIFO\I2C_masterFIFO.cxf"
PARENT="<project>\component\work\PXLIF\PXLIF.cxf"
PARENT="<project>\component\work\PXLOF\PXLOF.cxf"
PARENT="<project>\component\work\RL\RL.cxf"
PARENT="<project>\component\work\TL\TL.cxf"
PARENT="<project>\component\work\fake_l1msg_fifo\fake_l1msg_fifo.cxf"
PARENT="<project>\component\work\l1msg\l1msg.cxf"
PARENT="<project>\component\work\l1msg_gbtck\l1msg_gbtck.cxf"
PARENT="<project>\component\work\local_bcid\local_bcid.cxf"
PARENT="<project>\component\work\srof_fifo\srof_fifo.cxf"
PARENT="<project>\component\work\trigger_fifo\trigger_fifo.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREFIFO\2.7.105\rtl\vhdl\core\fifo_pkg.vhd,hdl"
STATE="utd"
TIME="1634141505"
SIZE="2242"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\Actel\DirectCore\COREFIFO\2.7.105\COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREI2C\7.2.101\COREI2C.cxf,actgen_cxf"
STATE="utd"
TIME="1579183004"
SIZE="1166"
PARENT="<project>\component\work\I2C_GBTX\I2C_GBTX.cxf"
PARENT="<project>\component\work\I2C_INA_test\I2C_INA_test.cxf"
PARENT="<project>\component\work\I2C_Master_test\I2C_Master_test.cxf"
PARENT="<project>\component\work\I2C_SlaveFIFO\I2C_SlaveFIFO.cxf"
PARENT="<project>\component\work\I2C_Slave\I2C_Slave.cxf"
PARENT="<project>\component\work\I2C_masterFIFO\I2C_masterFIFO.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREI2C\7.2.101\mti\scripts\wave_usertb_vhdl.do,do"
STATE="utd"
TIME="1512579430"
SIZE="870"
PARENT="<project>\component\Actel\DirectCore\COREI2C\7.2.101\COREI2C.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vhdl\core\corei2creal.vhd,hdl"
STATE="utd"
TIME="1512579430"
SIZE="107144"
LIBRARY="COREI2C_LIB"
PARENT="<project>\component\Actel\DirectCore\COREI2C\7.2.101\COREI2C.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vhdl\test\user\corei2c_tb_pkg.vhd,tb_hdl"
STATE="utd"
TIME="1512579429"
SIZE="35925"
LIBRARY="COREI2C_LIB"
PARENT="<project>\component\Actel\DirectCore\COREI2C\7.2.101\COREI2C.cxf"
PARENT="<project>\component\work\I2C_GBTX\COREI2C_0\I2C_GBTX_COREI2C_0_COREI2C.cxf"
PARENT="<project>\component\work\I2C_INA_test\COREI2C_0\I2C_INA_test_COREI2C_0_COREI2C.cxf"
PARENT="<project>\component\work\I2C_Master_test\COREI2C_0\I2C_Master_test_COREI2C_0_COREI2C.cxf"
PARENT="<project>\component\work\I2C_SlaveFIFO\COREI2C_0\I2C_SlaveFIFO_COREI2C_0_COREI2C.cxf"
PARENT="<project>\component\work\I2C_Slave\COREI2C_0\I2C_Slave_COREI2C_0_COREI2C.cxf"
PARENT="<project>\component\work\I2C_masterFIFO\COREI2C_0\I2C_masterFIFO_COREI2C_0_COREI2C.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vhdl\test\user\i2c_spk.vhd,tb_hdl"
STATE="utd"
TIME="1512579429"
SIZE="2110"
LIBRARY="COREI2C_LIB"
PARENT="<project>\component\Actel\DirectCore\COREI2C\7.2.101\COREI2C.cxf"
PARENT="<project>\component\work\I2C_GBTX\COREI2C_0\I2C_GBTX_COREI2C_0_COREI2C.cxf"
PARENT="<project>\component\work\I2C_INA_test\COREI2C_0\I2C_INA_test_COREI2C_0_COREI2C.cxf"
PARENT="<project>\component\work\I2C_Master_test\COREI2C_0\I2C_Master_test_COREI2C_0_COREI2C.cxf"
PARENT="<project>\component\work\I2C_SlaveFIFO\COREI2C_0\I2C_SlaveFIFO_COREI2C_0_COREI2C.cxf"
PARENT="<project>\component\work\I2C_Slave\COREI2C_0\I2C_Slave_COREI2C_0_COREI2C.cxf"
PARENT="<project>\component\work\I2C_masterFIFO\COREI2C_0\I2C_masterFIFO_COREI2C_0_COREI2C.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CorePCS\3.3.100\coreparameters.vhd,tb_hdl"
STATE="utd"
TIME="1496148512"
SIZE="751"
LIBRARY="COREPCS_LIB"
PARENT="<project>\component\Actel\DirectCore\CorePCS\3.3.100\CorePCS.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CorePCS\3.3.100\CorePCS.cxf,actgen_cxf"
STATE="utd"
TIME="1496148512"
SIZE="4555"
PARENT="<project>\component\work\Core_PCS\Core_PCS.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CorePCS\3.3.100\rtl\vhdl\core\BUF_DATA.vhd,hdl"
STATE="utd"
TIME="1496148512"
SIZE="2888"
LIBRARY="COREPCS_LIB"
PARENT="<project>\component\Actel\DirectCore\CorePCS\3.3.100\CorePCS.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CorePCS\3.3.100\rtl\vhdl\core\CorePCS.vhd,hdl"
STATE="utd"
TIME="1496148512"
SIZE="14534"
LIBRARY="COREPCS_LIB"
PARENT="<project>\component\Actel\DirectCore\CorePCS\3.3.100\CorePCS.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CorePCS\3.3.100\rtl\vhdl\core\corepcs_pkg.vhd,hdl"
STATE="utd"
TIME="1496148512"
SIZE="411"
LIBRARY="COREPCS_LIB"
PARENT="<project>\component\Actel\DirectCore\CorePCS\3.3.100\CorePCS.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CorePCS\3.3.100\rtl\vhdl\core\DECODER.vhd,hdl"
STATE="utd"
TIME="1496148512"
SIZE="8950"
LIBRARY="COREPCS_LIB"
PARENT="<project>\component\Actel\DirectCore\CorePCS\3.3.100\CorePCS.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CorePCS\3.3.100\rtl\vhdl\core\DECODER_CI.vhd,hdl"
STATE="utd"
TIME="1496148512"
SIZE="9083"
LIBRARY="COREPCS_LIB"
PARENT="<project>\component\Actel\DirectCore\CorePCS\3.3.100\CorePCS.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CorePCS\3.3.100\rtl\vhdl\core\DECODER_CO.vhd,hdl"
STATE="utd"
TIME="1496148512"
SIZE="9086"
LIBRARY="COREPCS_LIB"
PARENT="<project>\component\Actel\DirectCore\CorePCS\3.3.100\CorePCS.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CorePCS\3.3.100\rtl\vhdl\core\DEC_DATA.vhd,hdl"
STATE="utd"
TIME="1496148512"
SIZE="11946"
LIBRARY="COREPCS_LIB"
PARENT="<project>\component\Actel\DirectCore\CorePCS\3.3.100\CorePCS.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CorePCS\3.3.100\rtl\vhdl\core\DEC_ERR.vhd,hdl"
STATE="utd"
TIME="1496148512"
SIZE="9651"
LIBRARY="COREPCS_LIB"
PARENT="<project>\component\Actel\DirectCore\CorePCS\3.3.100\CorePCS.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CorePCS\3.3.100\rtl\vhdl\core\DEC_RD.vhd,hdl"
STATE="utd"
TIME="1496148512"
SIZE="2478"
LIBRARY="COREPCS_LIB"
PARENT="<project>\component\Actel\DirectCore\CorePCS\3.3.100\CorePCS.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CorePCS\3.3.100\rtl\vhdl\core\DEC_RD_L.vhd,hdl"
STATE="utd"
TIME="1496148512"
SIZE="2565"
LIBRARY="COREPCS_LIB"
PARENT="<project>\component\Actel\DirectCore\CorePCS\3.3.100\CorePCS.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CorePCS\3.3.100\rtl\vhdl\core\DEC_RD_U.vhd,hdl"
STATE="utd"
TIME="1496148512"
SIZE="2573"
LIBRARY="COREPCS_LIB"
PARENT="<project>\component\Actel\DirectCore\CorePCS\3.3.100\CorePCS.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CorePCS\3.3.100\rtl\vhdl\core\DEC_WA.vhd,hdl"
STATE="utd"
TIME="1496148512"
SIZE="8007"
LIBRARY="COREPCS_LIB"
PARENT="<project>\component\Actel\DirectCore\CorePCS\3.3.100\CorePCS.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CorePCS\3.3.100\rtl\vhdl\core\ENCODER.vhd,hdl"
STATE="utd"
TIME="1496148512"
SIZE="11699"
LIBRARY="COREPCS_LIB"
PARENT="<project>\component\Actel\DirectCore\CorePCS\3.3.100\CorePCS.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CorePCS\3.3.100\rtl\vhdl\core\ENCODER_16B20B.vhd,hdl"
STATE="utd"
TIME="1496148512"
SIZE="7045"
LIBRARY="COREPCS_LIB"
PARENT="<project>\component\Actel\DirectCore\CorePCS\3.3.100\CorePCS.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CorePCS\3.3.100\rtl\vhdl\core\ENCODER_L.vhd,hdl"
STATE="utd"
TIME="1496148512"
SIZE="11897"
LIBRARY="COREPCS_LIB"
PARENT="<project>\component\Actel\DirectCore\CorePCS\3.3.100\CorePCS.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CorePCS\3.3.100\rtl\vhdl\core\ENCODER_N.vhd,hdl"
STATE="utd"
TIME="1496148512"
SIZE="5486"
LIBRARY="COREPCS_LIB"
PARENT="<project>\component\Actel\DirectCore\CorePCS\3.3.100\CorePCS.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CorePCS\3.3.100\rtl\vhdl\core\ENCODER_U.vhd,hdl"
STATE="utd"
TIME="1496148512"
SIZE="12052"
LIBRARY="COREPCS_LIB"
PARENT="<project>\component\Actel\DirectCore\CorePCS\3.3.100\CorePCS.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CorePCS\3.3.100\rtl\vhdl\core\ENC_D.vhd,hdl"
STATE="utd"
TIME="1496148512"
SIZE="10325"
LIBRARY="COREPCS_LIB"
PARENT="<project>\component\Actel\DirectCore\CorePCS\3.3.100\CorePCS.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CorePCS\3.3.100\rtl\vhdl\core\ENC_FLIP.vhd,hdl"
STATE="utd"
TIME="1496148512"
SIZE="4504"
LIBRARY="COREPCS_LIB"
PARENT="<project>\component\Actel\DirectCore\CorePCS\3.3.100\CorePCS.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CorePCS\3.3.100\rtl\vhdl\core\ENC_K.vhd,hdl"
STATE="utd"
TIME="1496148512"
SIZE="11170"
LIBRARY="COREPCS_LIB"
PARENT="<project>\component\Actel\DirectCore\CorePCS\3.3.100\CorePCS.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CorePCS\3.3.100\rtl\vhdl\core\MUX32X1.vhd,hdl"
STATE="utd"
TIME="1496148512"
SIZE="6345"
LIBRARY="COREPCS_LIB"
PARENT="<project>\component\Actel\DirectCore\CorePCS\3.3.100\CorePCS.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CorePCS\3.3.100\rtl\vhdl\core\MUX32X6.vhd,hdl"
STATE="utd"
TIME="1496148512"
SIZE="14122"
LIBRARY="COREPCS_LIB"
PARENT="<project>\component\Actel\DirectCore\CorePCS\3.3.100\CorePCS.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CorePCS\3.3.100\rtl\vhdl\core\MUX4X1.vhd,hdl"
STATE="utd"
TIME="1496148512"
SIZE="1719"
LIBRARY="COREPCS_LIB"
PARENT="<project>\component\Actel\DirectCore\CorePCS\3.3.100\CorePCS.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CorePCS\3.3.100\rtl\vhdl\core\SYNC_FSM.vhd,hdl"
STATE="utd"
TIME="1496148512"
SIZE="9004"
LIBRARY="COREPCS_LIB"
PARENT="<project>\component\Actel\DirectCore\CorePCS\3.3.100\CorePCS.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CorePCS\3.3.100\rtl\vhdl\core\WORD_ALIGNER_10.vhd,hdl"
STATE="utd"
TIME="1496148512"
SIZE="31005"
LIBRARY="COREPCS_LIB"
PARENT="<project>\component\Actel\DirectCore\CorePCS\3.3.100\CorePCS.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CorePCS\3.3.100\rtl\vhdl\core\WORD_ALIGNER_20.vhd,hdl"
STATE="utd"
TIME="1496148512"
SIZE="46252"
LIBRARY="COREPCS_LIB"
PARENT="<project>\component\Actel\DirectCore\CorePCS\3.3.100\CorePCS.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CorePCS\3.3.100\rtl\vhdl\user\testbench.vhd,tb_hdl"
STATE="utd"
TIME="1496148512"
SIZE="56826"
LIBRARY="COREPCS_LIB"
PARENT="<project>\component\Actel\DirectCore\CorePCS\3.3.100\CorePCS.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreResetP\7.1.100\CoreResetP.cxf,actgen_cxf"
STATE="utd"
TIME="1574331360"
SIZE="582"
PARENT="<project>\component\work\EPCS_Demo_sb\EPCS_Demo_sb.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd,hdl"
STATE="utd"
TIME="1574162060"
SIZE="75054"
PARENT="<project>\component\Actel\DirectCore\CoreResetP\7.1.100\CoreResetP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp_pcie_hotreset.vhd,hdl"
STATE="utd"
TIME="1574162060"
SIZE="9297"
PARENT="<project>\component\Actel\DirectCore\CoreResetP\7.1.100\CoreResetP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\SgCore\FCCC\2.0.201\FCCC.cxf,actgen_cxf"
STATE="utd"
TIME="1574331360"
SIZE="241"
PARENT="<project>\component\work\EPCS_Demo_sb\EPCS_Demo_sb.cxf"
ENDFILE
VALUE "<project>\component\Actel\SgCore\OSC\2.0.101\OSC.cxf,actgen_cxf"
STATE="utd"
TIME="1574331361"
SIZE="682"
PARENT="<project>\component\work\EPCS_Demo_sb\EPCS_Demo_sb.cxf"
ENDFILE
VALUE "<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd,hdl"
STATE="utd"
TIME="1574162061"
SIZE="2164"
PARENT="<project>\component\Actel\SgCore\OSC\2.0.101\OSC.cxf"
BEGIN_USE_CONSTRAINT
TOOL_CONSTRAINT_TYPE="ideSYNTHESIS"
TOOL_CONSTRAINT_USE="SYNPLIFY7_EXT"
END_USE_CONSTRAINT
USE_FOR_ANY_TOOL="FALSE"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps_pre.vhd,hdl"
STATE="utd"
TIME="1574162061"
SIZE="2108"
PARENT="<project>\component\Actel\SgCore\OSC\2.0.101\OSC.cxf"
BEGIN_USE_CONSTRAINT
TOOL_CONSTRAINT_TYPE="ideSYNTHESIS"
TOOL_CONSTRAINT_USE="PRECISION_EXT"
END_USE_CONSTRAINT
USE_FOR_ANY_TOOL="FALSE"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\SgCore\SERDES_IF2\1.2.212\SERDES_IF2.cxf,actgen_cxf"
STATE="utd"
TIME="1496221352"
SIZE="247"
PARENT="<project>\component\work\EPCS_SERDES_IF\EPCS_SERDES_IF.cxf"
ENDFILE
VALUE "<project>\component\Actel\SgCore\TPSRAM\1.0.102\TPSRAM.cxf,actgen_cxf"
STATE="utd"
TIME="1634045375"
SIZE="243"
PARENT="<project>\component\work\int_sram\int_sram.cxf"
ENDFILE
VALUE "<project>\component\Actel\SgCore\URAM\1.0.101\URAM.cxf,actgen_cxf"
STATE="utd"
TIME="1518519536"
SIZE="241"
PARENT="<project>\component\work\I2CSFTTEMP\I2CSFTTEMP.cxf"
ENDFILE
VALUE "<project>\component\Actel\SmartFusion2MSS\MSS\1.1.500\MSS.cxf,actgen_cxf"
STATE="utd"
TIME="1574331357"
SIZE="526"
PARENT="<project>\component\work\EPCS_Demo_sb_HPMS\EPCS_Demo_sb_HPMS.cxf"
ENDFILE
VALUE "<project>\component\Actel\SmartFusion2MSS\MSS_CCC\1.0.100\MSS_CCC.cxf,actgen_cxf"
STATE="utd"
TIME="1574331352"
SIZE="253"
PARENT="<project>\component\work\EPCS_Demo_sb_HPMS\EPCS_Demo_sb_HPMS.cxf"
ENDFILE
VALUE "<project>\component\Actel\SmartFusion2MSS\MSS_CFGM\1.1.100\MSS_CFGM.cxf,actgen_cxf"
STATE="utd"
TIME="1574331352"
SIZE="254"
PARENT="<project>\component\work\EPCS_Demo_sb_HPMS\EPCS_Demo_sb_HPMS.cxf"
ENDFILE
VALUE "<project>\component\Actel\SmartFusion2MSS\MSS_DDRB\1.0.200\MSS_DDRB.cxf,actgen_cxf"
STATE="utd"
TIME="1574331352"
SIZE="254"
PARENT="<project>\component\work\EPCS_Demo_sb_HPMS\EPCS_Demo_sb_HPMS.cxf"
ENDFILE
VALUE "<project>\component\Actel\SmartFusion2MSS\MSS_EDAC\1.0.101\MSS_EDAC.cxf,actgen_cxf"
STATE="utd"
TIME="1574331352"
SIZE="254"
PARENT="<project>\component\work\EPCS_Demo_sb_HPMS\EPCS_Demo_sb_HPMS.cxf"
ENDFILE
VALUE "<project>\component\Actel\SmartFusion2MSS\MSS_ENVM\1.0.101\MSS_ENVM.cxf,actgen_cxf"
STATE="utd"
TIME="1574331352"
SIZE="254"
PARENT="<project>\component\work\EPCS_Demo_sb_HPMS\EPCS_Demo_sb_HPMS.cxf"
ENDFILE
VALUE "<project>\component\Actel\SmartFusion2MSS\MSS_FIC32\1.0.100\MSS_FIC32.cxf,actgen_cxf"
STATE="utd"
TIME="1574331352"
SIZE="255"
PARENT="<project>\component\work\EPCS_Demo_sb_HPMS\EPCS_Demo_sb_HPMS.cxf"
ENDFILE
VALUE "<project>\component\Actel\SmartFusion2MSS\MSS_INTR\1.0.200\MSS_INTR.cxf,actgen_cxf"
STATE="utd"
TIME="1574331352"
SIZE="254"
PARENT="<project>\component\work\EPCS_Demo_sb_HPMS\EPCS_Demo_sb_HPMS.cxf"
ENDFILE
VALUE "<project>\component\Actel\SmartFusion2MSS\MSS_RESET\1.0.100\MSS_RESET.cxf,actgen_cxf"
STATE="utd"
TIME="1574331352"
SIZE="255"
PARENT="<project>\component\work\EPCS_Demo_sb_HPMS\EPCS_Demo_sb_HPMS.cxf"
ENDFILE
VALUE "<project>\component\Actel\SmartFusion2MSS\MSS_SECURITY\1.0.100\MSS_SECURITY.cxf,actgen_cxf"
STATE="utd"
TIME="1574331352"
SIZE="258"
PARENT="<project>\component\work\EPCS_Demo_sb_HPMS\EPCS_Demo_sb_HPMS.cxf"
ENDFILE
VALUE "<project>\component\Actel\SmartFusion2MSS\MSS_SWITCH\1.0.101\MSS_SWITCH.cxf,actgen_cxf"
STATE="utd"
TIME="1574331352"
SIZE="256"
PARENT="<project>\component\work\EPCS_Demo_sb_HPMS\EPCS_Demo_sb_HPMS.cxf"
ENDFILE
VALUE "<project>\component\work\Core_PCS\Core_PCS.cxf,actgen_cxf"
STATE="utd"
TIME="1496148515"
SIZE="6297"
ENDFILE
VALUE "<project>\component\work\Core_PCS\Core_PCS.vhd,hdl"
STATE="utd"
TIME="1496148512"
SIZE="8304"
PARENT="<project>\component\work\Core_PCS\Core_PCS.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\EPCS_Demo_sb\CCC_0\EPCS_Demo_sb_CCC_0_FCCC.cxf,actgen_cxf"
STATE="utd"
TIME="1574331360"
SIZE="704"
PARENT="<project>\component\work\EPCS_Demo_sb\EPCS_Demo_sb.cxf"
ENDFILE
VALUE "<project>\component\work\EPCS_Demo_sb\CCC_0\EPCS_Demo_sb_CCC_0_FCCC.vhd,hdl"
STATE="utd"
TIME="1574331360"
SIZE="5703"
PARENT="<project>\component\work\EPCS_Demo_sb\CCC_0\EPCS_Demo_sb_CCC_0_FCCC.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\EPCS_Demo_sb\EPCS_Demo_sb.cxf,actgen_cxf"
STATE="utd"
TIME="1574331363"
SIZE="11271"
ENDFILE
VALUE "<project>\component\work\EPCS_Demo_sb\EPCS_Demo_sb.vhd,hdl"
STATE="utd"
TIME="1574331361"
SIZE="72794"
PARENT="<project>\component\work\EPCS_Demo_sb\EPCS_Demo_sb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\EPCS_Demo_sb\FABOSC_0\EPCS_Demo_sb_FABOSC_0_OSC.cxf,actgen_cxf"
STATE="utd"
TIME="1574331361"
SIZE="472"
PARENT="<project>\component\work\EPCS_Demo_sb\EPCS_Demo_sb.cxf"
ENDFILE
VALUE "<project>\component\work\EPCS_Demo_sb\FABOSC_0\EPCS_Demo_sb_FABOSC_0_OSC.vhd,hdl"
STATE="utd"
TIME="1574331361"
SIZE="1584"
PARENT="<project>\component\work\EPCS_Demo_sb\FABOSC_0\EPCS_Demo_sb_FABOSC_0_OSC.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\EPCS_Demo_sb_HPMS\EPCS_Demo_sb_HPMS.cxf,actgen_cxf"
STATE="utd"
TIME="1574331358"
SIZE="15577"
ENDFILE
VALUE "<project>\component\work\EPCS_Demo_sb_HPMS\EPCS_Demo_sb_HPMS.vhd,hdl"
STATE="utd"
TIME="1574331357"
SIZE="96125"
PARENT="<project>\component\work\EPCS_Demo_sb_HPMS\EPCS_Demo_sb_HPMS.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\EPCS_Demo_sb_HPMS\EPCS_Demo_sb_HPMS_pre.vhd,hdl"
STATE="utd"
TIME="1574331357"
SIZE="87727"
PARENT="<project>\component\work\EPCS_Demo_sb_HPMS\EPCS_Demo_sb_HPMS.cxf"
BEGIN_USE_CONSTRAINT
TOOL_CONSTRAINT_TYPE="ideSYNTHESIS"
TOOL_CONSTRAINT_USE="PRECISION_EXT"
END_USE_CONSTRAINT
USE_FOR_ANY_TOOL="FALSE"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\EPCS_Demo_sb_HPMS\EPCS_Demo_sb_HPMS_syn.vhd,hdl"
STATE="utd"
TIME="1574331357"
SIZE="87606"
PARENT="<project>\component\work\EPCS_Demo_sb_HPMS\EPCS_Demo_sb_HPMS.cxf"
BEGIN_USE_CONSTRAINT
TOOL_CONSTRAINT_TYPE="ideSYNTHESIS"
TOOL_CONSTRAINT_USE="SYNPLIFY7_EXT"
END_USE_CONSTRAINT
USE_FOR_ANY_TOOL="FALSE"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\EPCS_SERDES_IF\EPCS_SERDES_IF.cxf,actgen_cxf"
STATE="utd"
TIME="1496221353"
SIZE="96835"
ENDFILE
VALUE "<project>\component\work\EPCS_SERDES_IF\EPCS_SERDES_IF.vhd,hdl"
STATE="utd"
TIME="1496221352"
SIZE="25034"
PARENT="<project>\component\work\EPCS_SERDES_IF\EPCS_SERDES_IF.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\EPCS_SERDES_IF\EPCS_SERDES_IF_0\EPCS_SERDES_IF_EPCS_SERDES_IF_0_SERDES_IF2.cxf,actgen_cxf"
STATE="utd"
TIME="1496221349"
SIZE="984"
PARENT="<project>\component\work\EPCS_SERDES_IF\EPCS_SERDES_IF.cxf"
ENDFILE
VALUE "<project>\component\work\EPCS_SERDES_IF\EPCS_SERDES_IF_0\EPCS_SERDES_IF_EPCS_SERDES_IF_0_SERDES_IF2.vhd,hdl"
STATE="utd"
TIME="1496221344"
SIZE="67060"
PARENT="<project>\component\work\EPCS_SERDES_IF\EPCS_SERDES_IF_0\EPCS_SERDES_IF_EPCS_SERDES_IF_0_SERDES_IF2.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\EPCS_SERDES_IF\EPCS_SERDES_IF_0\EPCS_SERDES_IF_EPCS_SERDES_IF_0_SERDES_IF2_pre.vhd,hdl"
STATE="utd"
TIME="1496221349"
SIZE="20619"
PARENT="<project>\component\work\EPCS_SERDES_IF\EPCS_SERDES_IF_0\EPCS_SERDES_IF_EPCS_SERDES_IF_0_SERDES_IF2.cxf"
BEGIN_USE_CONSTRAINT
TOOL_CONSTRAINT_TYPE="ideSYNTHESIS"
TOOL_CONSTRAINT_USE="PRECISION_EXT"
END_USE_CONSTRAINT
USE_FOR_ANY_TOOL="FALSE"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\EPCS_SERDES_IF\EPCS_SERDES_IF_0\EPCS_SERDES_IF_EPCS_SERDES_IF_0_SERDES_IF2_syn.vhd,hdl"
STATE="utd"
TIME="1496221349"
SIZE="20615"
PARENT="<project>\component\work\EPCS_SERDES_IF\EPCS_SERDES_IF_0\EPCS_SERDES_IF_EPCS_SERDES_IF_0_SERDES_IF2.cxf"
BEGIN_USE_CONSTRAINT
TOOL_CONSTRAINT_TYPE="ideSYNTHESIS"
TOOL_CONSTRAINT_USE="SYNPLIFY7_EXT"
END_USE_CONSTRAINT
USE_FOR_ANY_TOOL="FALSE"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\fake_l1msg_fifo\fake_l1msg_fifo.cxf,actgen_cxf"
STATE="utd"
TIME="1583229245"
SIZE="4531"
ENDFILE
VALUE "<project>\component\work\fake_l1msg_fifo\fake_l1msg_fifo.vhd,hdl"
STATE="utd"
TIME="1583229244"
SIZE="7713"
PARENT="<project>\component\work\fake_l1msg_fifo\fake_l1msg_fifo.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\fake_l1msg_fifo\fake_l1msg_fifo_0\coreparameters.vhd,tb_hdl"
STATE="utd"
TIME="1583229244"
SIZE="1644"
PARENT="<project>\component\work\fake_l1msg_fifo\fake_l1msg_fifo_0\fake_l1msg_fifo_fake_l1msg_fifo_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\fake_l1msg_fifo\fake_l1msg_fifo_0\fake_l1msg_fifo_fake_l1msg_fifo_0_COREFIFO.cxf,actgen_cxf"
STATE="utd"
TIME="1583229244"
SIZE="3593"
PARENT="<project>\component\work\fake_l1msg_fifo\fake_l1msg_fifo.cxf"
ENDFILE
VALUE "<project>\component\work\fake_l1msg_fifo\fake_l1msg_fifo_0\mti\scripts\runall_vhdl.do,do"
STATE="utd"
TIME="1583229244"
SIZE="22"
PARENT="<project>\component\work\fake_l1msg_fifo\fake_l1msg_fifo_0\fake_l1msg_fifo_fake_l1msg_fifo_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\fake_l1msg_fifo\fake_l1msg_fifo_0\mti\scripts\wave_vhdl.do,do"
STATE="utd"
TIME="1583229244"
SIZE="1259"
PARENT="<project>\component\work\fake_l1msg_fifo\fake_l1msg_fifo_0\fake_l1msg_fifo_fake_l1msg_fifo_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\fake_l1msg_fifo\fake_l1msg_fifo_0\rtl\vhdl\core\COREFIFO.vhd,hdl"
STATE="utd"
TIME="1583229244"
SIZE="69330"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\fake_l1msg_fifo\fake_l1msg_fifo_0\fake_l1msg_fifo_fake_l1msg_fifo_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\fake_l1msg_fifo\fake_l1msg_fifo_0\rtl\vhdl\core\corefifo_async.vhd,hdl"
STATE="utd"
TIME="1583229244"
SIZE="56959"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\fake_l1msg_fifo\fake_l1msg_fifo_0\fake_l1msg_fifo_fake_l1msg_fifo_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\fake_l1msg_fifo\fake_l1msg_fifo_0\rtl\vhdl\core\corefifo_fwft.vhd,hdl"
STATE="utd"
TIME="1583229244"
SIZE="15182"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\fake_l1msg_fifo\fake_l1msg_fifo_0\fake_l1msg_fifo_fake_l1msg_fifo_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\fake_l1msg_fifo\fake_l1msg_fifo_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd,hdl"
STATE="utd"
TIME="1583229244"
SIZE="3100"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\fake_l1msg_fifo\fake_l1msg_fifo_0\fake_l1msg_fifo_fake_l1msg_fifo_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\fake_l1msg_fifo\fake_l1msg_fifo_0\rtl\vhdl\core\corefifo_NstagesSync.vhd,hdl"
STATE="utd"
TIME="1583229244"
SIZE="2535"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\fake_l1msg_fifo\fake_l1msg_fifo_0\fake_l1msg_fifo_fake_l1msg_fifo_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\fake_l1msg_fifo\fake_l1msg_fifo_0\rtl\vhdl\core\corefifo_resetSync.vhd,hdl"
STATE="utd"
TIME="1583229244"
SIZE="2651"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\fake_l1msg_fifo\fake_l1msg_fifo_0\fake_l1msg_fifo_fake_l1msg_fifo_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\fake_l1msg_fifo\fake_l1msg_fifo_0\rtl\vhdl\core\corefifo_sync.vhd,hdl"
STATE="utd"
TIME="1583229244"
SIZE="36185"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\fake_l1msg_fifo\fake_l1msg_fifo_0\fake_l1msg_fifo_fake_l1msg_fifo_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\fake_l1msg_fifo\fake_l1msg_fifo_0\rtl\vhdl\core\corefifo_sync_scntr.vhd,hdl"
STATE="utd"
TIME="1583229244"
SIZE="29892"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\fake_l1msg_fifo\fake_l1msg_fifo_0\fake_l1msg_fifo_fake_l1msg_fifo_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\fake_l1msg_fifo\fake_l1msg_fifo_0\rtl\vhdl\core\fake_l1msg_fifo_fake_l1msg_fifo_0_ram_wrapper.vhd,hdl"
STATE="utd"
TIME="1583229243"
SIZE="2747"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\fake_l1msg_fifo\fake_l1msg_fifo_0\fake_l1msg_fifo_fake_l1msg_fifo_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\fake_l1msg_fifo\fake_l1msg_fifo_0\rtl\vhdl\core\fake_l1msg_fifo_fake_l1msg_fifo_0_USRAM_top.vhd,hdl"
STATE="utd"
TIME="1583229244"
SIZE="22141"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\fake_l1msg_fifo\fake_l1msg_fifo_0\fake_l1msg_fifo_fake_l1msg_fifo_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\fake_l1msg_fifo\fake_l1msg_fifo_0\rtl\vhdl\test\user\g4_dp_ext_mem.vhd,tb_hdl"
STATE="utd"
TIME="1583229244"
SIZE="7423"
PARENT="<project>\component\work\fake_l1msg_fifo\fake_l1msg_fifo_0\fake_l1msg_fifo_fake_l1msg_fifo_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\fake_l1msg_fifo\fake_l1msg_fifo_0\rtl\vhdl\test\user\TB.vhd,tb_hdl"
STATE="utd"
TIME="1583229244"
SIZE="21730"
PARENT="<project>\component\work\fake_l1msg_fifo\fake_l1msg_fifo_0\fake_l1msg_fifo_fake_l1msg_fifo_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\fake_l1msg_fifo\fake_l1msg_fifo_0\rtl\vhdl\test\user\XHDL_misc.vhd,tb_hdl"
STATE="utd"
TIME="1583229244"
SIZE="3791"
PARENT="<project>\component\work\fake_l1msg_fifo\fake_l1msg_fifo_0\fake_l1msg_fifo_fake_l1msg_fifo_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\fake_l1msg_fifo\fake_l1msg_fifo_0\rtl\vhdl\test\user\XHDL_std_logic.vhd,tb_hdl"
STATE="utd"
TIME="1583229244"
SIZE="17897"
PARENT="<project>\component\work\fake_l1msg_fifo\fake_l1msg_fifo_0\fake_l1msg_fifo_fake_l1msg_fifo_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\GBTx_data_fifo\GBTx_data_fifo.cxf,actgen_cxf"
STATE="utd"
TIME="1675331165"
SIZE="4988"
ENDFILE
VALUE "<project>\component\work\GBTx_data_fifo\GBTx_data_fifo.vhd,hdl"
STATE="utd"
TIME="1675331163"
SIZE="9184"
PARENT="<project>\component\work\GBTx_data_fifo\GBTx_data_fifo.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\GBTx_data_fifo\GBTx_data_fifo_0\coreparameters.vhd,tb_hdl"
STATE="utd"
TIME="1675331163"
SIZE="1649"
PARENT="<project>\component\work\GBTx_data_fifo\GBTx_data_fifo_0\GBTx_data_fifo_GBTx_data_fifo_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\GBTx_data_fifo\GBTx_data_fifo_0\GBTx_data_fifo_GBTx_data_fifo_0_COREFIFO.cxf,actgen_cxf"
STATE="utd"
TIME="1675331163"
SIZE="3587"
PARENT="<project>\component\work\GBTx_data_fifo\GBTx_data_fifo.cxf"
ENDFILE
VALUE "<project>\component\work\GBTx_data_fifo\GBTx_data_fifo_0\mti\scripts\runall_vhdl.do,do"
STATE="utd"
TIME="1675331163"
SIZE="22"
PARENT="<project>\component\work\GBTx_data_fifo\GBTx_data_fifo_0\GBTx_data_fifo_GBTx_data_fifo_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\GBTx_data_fifo\GBTx_data_fifo_0\mti\scripts\wave_vhdl.do,do"
STATE="utd"
TIME="1675331163"
SIZE="1259"
PARENT="<project>\component\work\GBTx_data_fifo\GBTx_data_fifo_0\GBTx_data_fifo_GBTx_data_fifo_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\GBTx_data_fifo\GBTx_data_fifo_0\rtl\vhdl\core\COREFIFO.vhd,hdl"
STATE="utd"
TIME="1675331163"
SIZE="69282"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\GBTx_data_fifo\GBTx_data_fifo_0\GBTx_data_fifo_GBTx_data_fifo_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\GBTx_data_fifo\GBTx_data_fifo_0\rtl\vhdl\core\corefifo_async.vhd,hdl"
STATE="utd"
TIME="1675331163"
SIZE="56937"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\GBTx_data_fifo\GBTx_data_fifo_0\GBTx_data_fifo_GBTx_data_fifo_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\GBTx_data_fifo\GBTx_data_fifo_0\rtl\vhdl\core\corefifo_fwft.vhd,hdl"
STATE="utd"
TIME="1675331163"
SIZE="15176"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\GBTx_data_fifo\GBTx_data_fifo_0\GBTx_data_fifo_GBTx_data_fifo_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\GBTx_data_fifo\GBTx_data_fifo_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd,hdl"
STATE="utd"
TIME="1675331163"
SIZE="3094"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\GBTx_data_fifo\GBTx_data_fifo_0\GBTx_data_fifo_GBTx_data_fifo_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\GBTx_data_fifo\GBTx_data_fifo_0\rtl\vhdl\core\corefifo_NstagesSync.vhd,hdl"
STATE="utd"
TIME="1675331163"
SIZE="2529"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\GBTx_data_fifo\GBTx_data_fifo_0\GBTx_data_fifo_GBTx_data_fifo_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\GBTx_data_fifo\GBTx_data_fifo_0\rtl\vhdl\core\corefifo_resetSync.vhd,hdl"
STATE="utd"
TIME="1675331163"
SIZE="2645"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\GBTx_data_fifo\GBTx_data_fifo_0\GBTx_data_fifo_GBTx_data_fifo_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\GBTx_data_fifo\GBTx_data_fifo_0\rtl\vhdl\core\corefifo_sync.vhd,hdl"
STATE="utd"
TIME="1675331163"
SIZE="36179"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\GBTx_data_fifo\GBTx_data_fifo_0\GBTx_data_fifo_GBTx_data_fifo_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\GBTx_data_fifo\GBTx_data_fifo_0\rtl\vhdl\core\corefifo_sync_scntr.vhd,hdl"
STATE="utd"
TIME="1675331163"
SIZE="29886"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\GBTx_data_fifo\GBTx_data_fifo_0\GBTx_data_fifo_GBTx_data_fifo_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\GBTx_data_fifo\GBTx_data_fifo_0\rtl\vhdl\core\GBTx_data_fifo_GBTx_data_fifo_0_LSRAM_top.vhd,hdl"
STATE="utd"
TIME="1675331163"
SIZE="17307"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\GBTx_data_fifo\GBTx_data_fifo_0\GBTx_data_fifo_GBTx_data_fifo_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\GBTx_data_fifo\GBTx_data_fifo_0\rtl\vhdl\core\GBTx_data_fifo_GBTx_data_fifo_0_ram_wrapper.vhd,hdl"
STATE="utd"
TIME="1675331161"
SIZE="2134"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\GBTx_data_fifo\GBTx_data_fifo_0\GBTx_data_fifo_GBTx_data_fifo_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\GBTx_data_fifo\GBTx_data_fifo_0\rtl\vhdl\test\user\g4_dp_ext_mem.vhd,tb_hdl"
STATE="utd"
TIME="1675331163"
SIZE="7423"
PARENT="<project>\component\work\GBTx_data_fifo\GBTx_data_fifo_0\GBTx_data_fifo_GBTx_data_fifo_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\GBTx_data_fifo\GBTx_data_fifo_0\rtl\vhdl\test\user\TB.vhd,tb_hdl"
STATE="utd"
TIME="1675331163"
SIZE="21726"
PARENT="<project>\component\work\GBTx_data_fifo\GBTx_data_fifo_0\GBTx_data_fifo_GBTx_data_fifo_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\GBTx_data_fifo\GBTx_data_fifo_0\rtl\vhdl\test\user\XHDL_misc.vhd,tb_hdl"
STATE="utd"
TIME="1675331163"
SIZE="3791"
PARENT="<project>\component\work\GBTx_data_fifo\GBTx_data_fifo_0\GBTx_data_fifo_GBTx_data_fifo_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\GBTx_data_fifo\GBTx_data_fifo_0\rtl\vhdl\test\user\XHDL_std_logic.vhd,tb_hdl"
STATE="utd"
TIME="1675331163"
SIZE="17897"
PARENT="<project>\component\work\GBTx_data_fifo\GBTx_data_fifo_0\GBTx_data_fifo_GBTx_data_fifo_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\I2CSFTTEMP\I2CSFTTEMP.cxf,actgen_cxf"
STATE="utd"
TIME="1518519537"
SIZE="4930"
ENDFILE
VALUE "<project>\component\work\I2CSFTTEMP\I2CSFTTEMP.vhd,hdl"
STATE="utd"
TIME="1518519536"
SIZE="15120"
PARENT="<project>\component\work\I2CSFTTEMP\I2CSFTTEMP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\I2CSFTTEMP\URAM_0\I2CSFTTEMP_URAM_0_URAM.cxf,actgen_cxf"
STATE="utd"
TIME="1518519535"
SIZE="932"
PARENT="<project>\component\work\I2CSFTTEMP\I2CSFTTEMP.cxf"
ENDFILE
VALUE "<project>\component\work\I2CSFTTEMP\URAM_0\I2CSFTTEMP_URAM_0_URAM.vhd,hdl"
STATE="utd"
TIME="1518519535"
SIZE="7075"
PARENT="<project>\component\work\I2CSFTTEMP\URAM_0\I2CSFTTEMP_URAM_0_URAM.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\I2C_CORE\I2C_CORE.cxf,actgen_cxf"
STATE="utd"
TIME="1576229065"
SIZE="9541"
ENDFILE
VALUE "<project>\component\work\I2C_CORE\I2C_CORE.vhd,hdl"
STATE="utd"
TIME="1576229064"
SIZE="27779"
PARENT="<project>\component\work\I2C_CORE\I2C_CORE.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\I2C_GBTX\COREI2C_0\coreparameters.vhd,tb_hdl"
STATE="utd"
TIME="1579183004"
SIZE="1146"
LIBRARY="COREI2C_LIB"
PARENT="<project>\component\work\I2C_GBTX\COREI2C_0\I2C_GBTX_COREI2C_0_COREI2C.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\work\I2C_GBTX\COREI2C_0\I2C_GBTX_COREI2C_0_COREI2C.cxf,actgen_cxf"
STATE="utd"
TIME="1579183004"
SIZE="1499"
PARENT="<project>\component\work\I2C_GBTX\I2C_GBTX.cxf"
ENDFILE
VALUE "<project>\component\work\I2C_GBTX\COREI2C_0\rtl\vhdl\core\corei2c.vhd,hdl"
STATE="utd"
TIME="1579183004"
SIZE="28120"
LIBRARY="COREI2C_LIB"
PARENT="<project>\component\work\I2C_GBTX\COREI2C_0\I2C_GBTX_COREI2C_0_COREI2C.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\I2C_GBTX\COREI2C_0\rtl\vhdl\test\user\tb_user_corei2c.vhd,tb_hdl"
STATE="utd"
TIME="1579183004"
SIZE="42789"
LIBRARY="COREI2C_LIB"
PARENT="<project>\component\work\I2C_GBTX\COREI2C_0\I2C_GBTX_COREI2C_0_COREI2C.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\I2C_GBTX\FIFO_IN\coreparameters.vhd,tb_hdl"
STATE="utd"
TIME="1579183007"
SIZE="1645"
PARENT="<project>\component\work\I2C_GBTX\FIFO_IN\I2C_GBTX_FIFO_IN_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\I2C_GBTX\FIFO_IN\I2C_GBTX_FIFO_IN_COREFIFO.cxf,actgen_cxf"
STATE="utd"
TIME="1579183007"
SIZE="3542"
PARENT="<project>\component\work\I2C_GBTX\I2C_GBTX.cxf"
ENDFILE
VALUE "<project>\component\work\I2C_GBTX\FIFO_IN\mti\scripts\runall_vhdl.do,do"
STATE="utd"
TIME="1579183007"
SIZE="22"
PARENT="<project>\component\work\I2C_GBTX\FIFO_IN\I2C_GBTX_FIFO_IN_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\I2C_GBTX\FIFO_IN\mti\scripts\wave_vhdl.do,do"
STATE="utd"
TIME="1579183007"
SIZE="1259"
PARENT="<project>\component\work\I2C_GBTX\FIFO_IN\I2C_GBTX_FIFO_IN_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\I2C_GBTX\FIFO_IN\rtl\vhdl\core\COREFIFO.vhd,hdl"
STATE="utd"
TIME="1579183007"
SIZE="68922"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\I2C_GBTX\FIFO_IN\I2C_GBTX_FIFO_IN_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\I2C_GBTX\FIFO_IN\rtl\vhdl\core\corefifo_async.vhd,hdl"
STATE="utd"
TIME="1579183007"
SIZE="56772"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\I2C_GBTX\FIFO_IN\I2C_GBTX_FIFO_IN_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\I2C_GBTX\FIFO_IN\rtl\vhdl\core\corefifo_fwft.vhd,hdl"
STATE="utd"
TIME="1579183007"
SIZE="15131"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\I2C_GBTX\FIFO_IN\I2C_GBTX_FIFO_IN_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\I2C_GBTX\FIFO_IN\rtl\vhdl\core\corefifo_grayToBinConv.vhd,hdl"
STATE="utd"
TIME="1579183007"
SIZE="3049"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\I2C_GBTX\FIFO_IN\I2C_GBTX_FIFO_IN_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\I2C_GBTX\FIFO_IN\rtl\vhdl\core\corefifo_NstagesSync.vhd,hdl"
STATE="utd"
TIME="1579183007"
SIZE="2484"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\I2C_GBTX\FIFO_IN\I2C_GBTX_FIFO_IN_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\I2C_GBTX\FIFO_IN\rtl\vhdl\core\corefifo_resetSync.vhd,hdl"
STATE="utd"
TIME="1579183007"
SIZE="2600"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\I2C_GBTX\FIFO_IN\I2C_GBTX_FIFO_IN_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\I2C_GBTX\FIFO_IN\rtl\vhdl\core\corefifo_sync.vhd,hdl"
STATE="utd"
TIME="1579183007"
SIZE="36134"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\I2C_GBTX\FIFO_IN\I2C_GBTX_FIFO_IN_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\I2C_GBTX\FIFO_IN\rtl\vhdl\core\corefifo_sync_scntr.vhd,hdl"
STATE="utd"
TIME="1579183007"
SIZE="29841"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\I2C_GBTX\FIFO_IN\I2C_GBTX_FIFO_IN_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\I2C_GBTX\FIFO_IN\rtl\vhdl\core\I2C_GBTX_FIFO_IN_LSRAM_top.vhd,hdl"
STATE="utd"
TIME="1579183007"
SIZE="6701"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\I2C_GBTX\FIFO_IN\I2C_GBTX_FIFO_IN_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\I2C_GBTX\FIFO_IN\rtl\vhdl\core\I2C_GBTX_FIFO_IN_ram_wrapper.vhd,hdl"
STATE="utd"
TIME="1579183005"
SIZE="1996"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\I2C_GBTX\FIFO_IN\I2C_GBTX_FIFO_IN_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\I2C_GBTX\FIFO_IN\rtl\vhdl\test\user\g4_dp_ext_mem.vhd,tb_hdl"
STATE="utd"
TIME="1579183007"
SIZE="7423"
PARENT="<project>\component\work\I2C_GBTX\FIFO_IN\I2C_GBTX_FIFO_IN_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\I2C_GBTX\FIFO_IN\rtl\vhdl\test\user\TB.vhd,tb_hdl"
STATE="utd"
TIME="1579183007"
SIZE="21696"
PARENT="<project>\component\work\I2C_GBTX\FIFO_IN\I2C_GBTX_FIFO_IN_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\I2C_GBTX\FIFO_IN\rtl\vhdl\test\user\XHDL_misc.vhd,tb_hdl"
STATE="utd"
TIME="1579183007"
SIZE="3791"
PARENT="<project>\component\work\I2C_GBTX\FIFO_IN\I2C_GBTX_FIFO_IN_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\I2C_GBTX\FIFO_IN\rtl\vhdl\test\user\XHDL_std_logic.vhd,tb_hdl"
STATE="utd"
TIME="1579183007"
SIZE="17897"
PARENT="<project>\component\work\I2C_GBTX\FIFO_IN\I2C_GBTX_FIFO_IN_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\I2C_GBTX\FIFO_OUT\coreparameters.vhd,tb_hdl"
STATE="utd"
TIME="1579183009"
SIZE="1645"
PARENT="<project>\component\work\I2C_GBTX\FIFO_OUT\I2C_GBTX_FIFO_OUT_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\I2C_GBTX\FIFO_OUT\I2C_GBTX_FIFO_OUT_COREFIFO.cxf,actgen_cxf"
STATE="utd"
TIME="1579183009"
SIZE="3545"
PARENT="<project>\component\work\I2C_GBTX\I2C_GBTX.cxf"
ENDFILE
VALUE "<project>\component\work\I2C_GBTX\FIFO_OUT\mti\scripts\runall_vhdl.do,do"
STATE="utd"
TIME="1579183009"
SIZE="22"
PARENT="<project>\component\work\I2C_GBTX\FIFO_OUT\I2C_GBTX_FIFO_OUT_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\I2C_GBTX\FIFO_OUT\mti\scripts\wave_vhdl.do,do"
STATE="utd"
TIME="1579183009"
SIZE="1259"
PARENT="<project>\component\work\I2C_GBTX\FIFO_OUT\I2C_GBTX_FIFO_OUT_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\I2C_GBTX\FIFO_OUT\rtl\vhdl\core\COREFIFO.vhd,hdl"
STATE="utd"
TIME="1579183009"
SIZE="68946"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\I2C_GBTX\FIFO_OUT\I2C_GBTX_FIFO_OUT_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\I2C_GBTX\FIFO_OUT\rtl\vhdl\core\corefifo_async.vhd,hdl"
STATE="utd"
TIME="1579183009"
SIZE="56783"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\I2C_GBTX\FIFO_OUT\I2C_GBTX_FIFO_OUT_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\I2C_GBTX\FIFO_OUT\rtl\vhdl\core\corefifo_fwft.vhd,hdl"
STATE="utd"
TIME="1579183009"
SIZE="15134"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\I2C_GBTX\FIFO_OUT\I2C_GBTX_FIFO_OUT_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\I2C_GBTX\FIFO_OUT\rtl\vhdl\core\corefifo_grayToBinConv.vhd,hdl"
STATE="utd"
TIME="1579183009"
SIZE="3052"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\I2C_GBTX\FIFO_OUT\I2C_GBTX_FIFO_OUT_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\I2C_GBTX\FIFO_OUT\rtl\vhdl\core\corefifo_NstagesSync.vhd,hdl"
STATE="utd"
TIME="1579183009"
SIZE="2487"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\I2C_GBTX\FIFO_OUT\I2C_GBTX_FIFO_OUT_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\I2C_GBTX\FIFO_OUT\rtl\vhdl\core\corefifo_resetSync.vhd,hdl"
STATE="utd"
TIME="1579183009"
SIZE="2603"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\I2C_GBTX\FIFO_OUT\I2C_GBTX_FIFO_OUT_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\I2C_GBTX\FIFO_OUT\rtl\vhdl\core\corefifo_sync.vhd,hdl"
STATE="utd"
TIME="1579183009"
SIZE="36137"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\I2C_GBTX\FIFO_OUT\I2C_GBTX_FIFO_OUT_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\I2C_GBTX\FIFO_OUT\rtl\vhdl\core\corefifo_sync_scntr.vhd,hdl"
STATE="utd"
TIME="1579183009"
SIZE="29844"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\I2C_GBTX\FIFO_OUT\I2C_GBTX_FIFO_OUT_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\I2C_GBTX\FIFO_OUT\rtl\vhdl\core\I2C_GBTX_FIFO_OUT_LSRAM_top.vhd,hdl"
STATE="utd"
TIME="1579183009"
SIZE="6705"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\I2C_GBTX\FIFO_OUT\I2C_GBTX_FIFO_OUT_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\I2C_GBTX\FIFO_OUT\rtl\vhdl\core\I2C_GBTX_FIFO_OUT_ram_wrapper.vhd,hdl"
STATE="utd"
TIME="1579183008"
SIZE="2001"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\I2C_GBTX\FIFO_OUT\I2C_GBTX_FIFO_OUT_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\I2C_GBTX\FIFO_OUT\rtl\vhdl\test\user\g4_dp_ext_mem.vhd,tb_hdl"
STATE="utd"
TIME="1579183009"
SIZE="7423"
PARENT="<project>\component\work\I2C_GBTX\FIFO_OUT\I2C_GBTX_FIFO_OUT_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\I2C_GBTX\FIFO_OUT\rtl\vhdl\test\user\TB.vhd,tb_hdl"
STATE="utd"
TIME="1579183009"
SIZE="21698"
PARENT="<project>\component\work\I2C_GBTX\FIFO_OUT\I2C_GBTX_FIFO_OUT_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\I2C_GBTX\FIFO_OUT\rtl\vhdl\test\user\XHDL_misc.vhd,tb_hdl"
STATE="utd"
TIME="1579183009"
SIZE="3791"
PARENT="<project>\component\work\I2C_GBTX\FIFO_OUT\I2C_GBTX_FIFO_OUT_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\I2C_GBTX\FIFO_OUT\rtl\vhdl\test\user\XHDL_std_logic.vhd,tb_hdl"
STATE="utd"
TIME="1579183009"
SIZE="17897"
PARENT="<project>\component\work\I2C_GBTX\FIFO_OUT\I2C_GBTX_FIFO_OUT_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\I2C_GBTX\I2C_GBTX.cxf,actgen_cxf"
STATE="utd"
TIME="1579183010"
SIZE="6766"
ENDFILE
VALUE "<project>\component\work\I2C_GBTX\I2C_GBTX.vhd,hdl"
STATE="utd"
TIME="1579183009"
SIZE="29829"
PARENT="<project>\component\work\I2C_GBTX\I2C_GBTX.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\I2C_INA_block\I2C_INA_block.cxf,actgen_cxf"
STATE="utd"
TIME="1482851674"
SIZE="2569"
ENDFILE
VALUE "<project>\component\work\I2C_INA_block\I2C_INA_block.vhd,hdl"
STATE="utd"
TIME="1482851674"
SIZE="11187"
PARENT="<project>\component\work\I2C_INA_block\I2C_INA_block.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\I2C_INA_test\COREI2C_0\coreparameters.vhd,tb_hdl"
STATE="utd"
TIME="1574174467"
SIZE="1147"
LIBRARY="COREI2C_LIB"
PARENT="<project>\component\work\I2C_INA_test\COREI2C_0\I2C_INA_test_COREI2C_0_COREI2C.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\work\I2C_INA_test\COREI2C_0\I2C_INA_test_COREI2C_0_COREI2C.cxf,actgen_cxf"
STATE="utd"
TIME="1574174467"
SIZE="1503"
PARENT="<project>\component\work\I2C_INA_test\I2C_INA_test.cxf"
ENDFILE
VALUE "<project>\component\work\I2C_INA_test\COREI2C_0\rtl\vhdl\core\corei2c.vhd,hdl"
STATE="utd"
TIME="1574174467"
SIZE="28132"
LIBRARY="COREI2C_LIB"
PARENT="<project>\component\work\I2C_INA_test\COREI2C_0\I2C_INA_test_COREI2C_0_COREI2C.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\I2C_INA_test\COREI2C_0\rtl\vhdl\test\user\tb_user_corei2c.vhd,tb_hdl"
STATE="utd"
TIME="1574174467"
SIZE="42801"
LIBRARY="COREI2C_LIB"
PARENT="<project>\component\work\I2C_INA_test\COREI2C_0\I2C_INA_test_COREI2C_0_COREI2C.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\I2C_INA_test\I2C_INA_test.cxf,actgen_cxf"
STATE="utd"
TIME="1574174467"
SIZE="3280"
ENDFILE
VALUE "<project>\component\work\I2C_INA_test\I2C_INA_test.vhd,hdl"
STATE="utd"
TIME="1574174467"
SIZE="10039"
PARENT="<project>\component\work\I2C_INA_test\I2C_INA_test.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\I2C_masterFIFO\COREI2C_0\coreparameters.vhd,tb_hdl"
STATE="utd"
TIME="1574174334"
SIZE="1146"
LIBRARY="COREI2C_LIB"
PARENT="<project>\component\work\I2C_masterFIFO\COREI2C_0\I2C_masterFIFO_COREI2C_0_COREI2C.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\work\I2C_masterFIFO\COREI2C_0\I2C_masterFIFO_COREI2C_0_COREI2C.cxf,actgen_cxf"
STATE="utd"
TIME="1574174334"
SIZE="1505"
PARENT="<project>\component\work\I2C_masterFIFO\I2C_masterFIFO.cxf"
ENDFILE
VALUE "<project>\component\work\I2C_masterFIFO\COREI2C_0\rtl\vhdl\core\corei2c.vhd,hdl"
STATE="utd"
TIME="1574174334"
SIZE="28138"
LIBRARY="COREI2C_LIB"
PARENT="<project>\component\work\I2C_masterFIFO\COREI2C_0\I2C_masterFIFO_COREI2C_0_COREI2C.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\I2C_masterFIFO\COREI2C_0\rtl\vhdl\test\user\tb_user_corei2c.vhd,tb_hdl"
STATE="utd"
TIME="1574174334"
SIZE="42807"
LIBRARY="COREI2C_LIB"
PARENT="<project>\component\work\I2C_masterFIFO\COREI2C_0\I2C_masterFIFO_COREI2C_0_COREI2C.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\I2C_masterFIFO\FIFO_IN\coreparameters.vhd,tb_hdl"
STATE="utd"
TIME="1574174336"
SIZE="1642"
PARENT="<project>\component\work\I2C_masterFIFO\FIFO_IN\I2C_masterFIFO_FIFO_IN_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\I2C_masterFIFO\FIFO_IN\I2C_masterFIFO_FIFO_IN_COREFIFO.cxf,actgen_cxf"
STATE="utd"
TIME="1574174336"
SIZE="3560"
PARENT="<project>\component\work\I2C_masterFIFO\I2C_masterFIFO.cxf"
ENDFILE
VALUE "<project>\component\work\I2C_masterFIFO\FIFO_IN\mti\scripts\runall_vhdl.do,do"
STATE="utd"
TIME="1574174336"
SIZE="22"
PARENT="<project>\component\work\I2C_masterFIFO\FIFO_IN\I2C_masterFIFO_FIFO_IN_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\I2C_masterFIFO\FIFO_IN\mti\scripts\wave_vhdl.do,do"
STATE="utd"
TIME="1574174336"
SIZE="1259"
PARENT="<project>\component\work\I2C_masterFIFO\FIFO_IN\I2C_masterFIFO_FIFO_IN_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\I2C_masterFIFO\FIFO_IN\rtl\vhdl\core\COREFIFO.vhd,hdl"
STATE="utd"
TIME="1574174336"
SIZE="69066"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\I2C_masterFIFO\FIFO_IN\I2C_masterFIFO_FIFO_IN_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\I2C_masterFIFO\FIFO_IN\rtl\vhdl\core\corefifo_async.vhd,hdl"
STATE="utd"
TIME="1574174336"
SIZE="56838"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\I2C_masterFIFO\FIFO_IN\I2C_masterFIFO_FIFO_IN_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\I2C_masterFIFO\FIFO_IN\rtl\vhdl\core\corefifo_fwft.vhd,hdl"
STATE="utd"
TIME="1574174336"
SIZE="15149"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\I2C_masterFIFO\FIFO_IN\I2C_masterFIFO_FIFO_IN_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\I2C_masterFIFO\FIFO_IN\rtl\vhdl\core\corefifo_grayToBinConv.vhd,hdl"
STATE="utd"
TIME="1574174336"
SIZE="3067"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\I2C_masterFIFO\FIFO_IN\I2C_masterFIFO_FIFO_IN_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\I2C_masterFIFO\FIFO_IN\rtl\vhdl\core\corefifo_NstagesSync.vhd,hdl"
STATE="utd"
TIME="1574174336"
SIZE="2502"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\I2C_masterFIFO\FIFO_IN\I2C_masterFIFO_FIFO_IN_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\I2C_masterFIFO\FIFO_IN\rtl\vhdl\core\corefifo_resetSync.vhd,hdl"
STATE="utd"
TIME="1574174336"
SIZE="2618"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\I2C_masterFIFO\FIFO_IN\I2C_masterFIFO_FIFO_IN_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\I2C_masterFIFO\FIFO_IN\rtl\vhdl\core\corefifo_sync.vhd,hdl"
STATE="utd"
TIME="1574174336"
SIZE="36152"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\I2C_masterFIFO\FIFO_IN\I2C_masterFIFO_FIFO_IN_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\I2C_masterFIFO\FIFO_IN\rtl\vhdl\core\corefifo_sync_scntr.vhd,hdl"
STATE="utd"
TIME="1574174336"
SIZE="29859"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\I2C_masterFIFO\FIFO_IN\I2C_masterFIFO_FIFO_IN_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\I2C_masterFIFO\FIFO_IN\rtl\vhdl\core\I2C_masterFIFO_FIFO_IN_ram_wrapper.vhd,hdl"
STATE="utd"
TIME="1574174334"
SIZE="2692"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\I2C_masterFIFO\FIFO_IN\I2C_masterFIFO_FIFO_IN_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\I2C_masterFIFO\FIFO_IN\rtl\vhdl\core\I2C_masterFIFO_FIFO_IN_USRAM_top.vhd,hdl"
STATE="utd"
TIME="1574174336"
SIZE="8048"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\I2C_masterFIFO\FIFO_IN\I2C_masterFIFO_FIFO_IN_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\I2C_masterFIFO\FIFO_IN\rtl\vhdl\test\user\g4_dp_ext_mem.vhd,tb_hdl"
STATE="utd"
TIME="1574174336"
SIZE="7423"
PARENT="<project>\component\work\I2C_masterFIFO\FIFO_IN\I2C_masterFIFO_FIFO_IN_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\I2C_masterFIFO\FIFO_IN\rtl\vhdl\test\user\TB.vhd,tb_hdl"
STATE="utd"
TIME="1574174336"
SIZE="21708"
PARENT="<project>\component\work\I2C_masterFIFO\FIFO_IN\I2C_masterFIFO_FIFO_IN_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\I2C_masterFIFO\FIFO_IN\rtl\vhdl\test\user\XHDL_misc.vhd,tb_hdl"
STATE="utd"
TIME="1574174336"
SIZE="3791"
PARENT="<project>\component\work\I2C_masterFIFO\FIFO_IN\I2C_masterFIFO_FIFO_IN_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\I2C_masterFIFO\FIFO_IN\rtl\vhdl\test\user\XHDL_std_logic.vhd,tb_hdl"
STATE="utd"
TIME="1574174336"
SIZE="17897"
PARENT="<project>\component\work\I2C_masterFIFO\FIFO_IN\I2C_masterFIFO_FIFO_IN_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\I2C_masterFIFO\FIFO_OUT\coreparameters.vhd,tb_hdl"
STATE="utd"
TIME="1574174338"
SIZE="1642"
PARENT="<project>\component\work\I2C_masterFIFO\FIFO_OUT\I2C_masterFIFO_FIFO_OUT_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\I2C_masterFIFO\FIFO_OUT\I2C_masterFIFO_FIFO_OUT_COREFIFO.cxf,actgen_cxf"
STATE="utd"
TIME="1574174338"
SIZE="3563"
PARENT="<project>\component\work\I2C_masterFIFO\I2C_masterFIFO.cxf"
ENDFILE
VALUE "<project>\component\work\I2C_masterFIFO\FIFO_OUT\mti\scripts\runall_vhdl.do,do"
STATE="utd"
TIME="1574174338"
SIZE="22"
PARENT="<project>\component\work\I2C_masterFIFO\FIFO_OUT\I2C_masterFIFO_FIFO_OUT_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\I2C_masterFIFO\FIFO_OUT\mti\scripts\wave_vhdl.do,do"
STATE="utd"
TIME="1574174338"
SIZE="1259"
PARENT="<project>\component\work\I2C_masterFIFO\FIFO_OUT\I2C_masterFIFO_FIFO_OUT_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\I2C_masterFIFO\FIFO_OUT\rtl\vhdl\core\COREFIFO.vhd,hdl"
STATE="utd"
TIME="1574174338"
SIZE="69090"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\I2C_masterFIFO\FIFO_OUT\I2C_masterFIFO_FIFO_OUT_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\I2C_masterFIFO\FIFO_OUT\rtl\vhdl\core\corefifo_async.vhd,hdl"
STATE="utd"
TIME="1574174338"
SIZE="56849"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\I2C_masterFIFO\FIFO_OUT\I2C_masterFIFO_FIFO_OUT_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\I2C_masterFIFO\FIFO_OUT\rtl\vhdl\core\corefifo_fwft.vhd,hdl"
STATE="utd"
TIME="1574174338"
SIZE="15152"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\I2C_masterFIFO\FIFO_OUT\I2C_masterFIFO_FIFO_OUT_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\I2C_masterFIFO\FIFO_OUT\rtl\vhdl\core\corefifo_grayToBinConv.vhd,hdl"
STATE="utd"
TIME="1574174338"
SIZE="3070"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\I2C_masterFIFO\FIFO_OUT\I2C_masterFIFO_FIFO_OUT_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\I2C_masterFIFO\FIFO_OUT\rtl\vhdl\core\corefifo_NstagesSync.vhd,hdl"
STATE="utd"
TIME="1574174338"
SIZE="2505"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\I2C_masterFIFO\FIFO_OUT\I2C_masterFIFO_FIFO_OUT_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\I2C_masterFIFO\FIFO_OUT\rtl\vhdl\core\corefifo_resetSync.vhd,hdl"
STATE="utd"
TIME="1574174338"
SIZE="2621"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\I2C_masterFIFO\FIFO_OUT\I2C_masterFIFO_FIFO_OUT_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\I2C_masterFIFO\FIFO_OUT\rtl\vhdl\core\corefifo_sync.vhd,hdl"
STATE="utd"
TIME="1574174338"
SIZE="36155"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\I2C_masterFIFO\FIFO_OUT\I2C_masterFIFO_FIFO_OUT_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\I2C_masterFIFO\FIFO_OUT\rtl\vhdl\core\corefifo_sync_scntr.vhd,hdl"
STATE="utd"
TIME="1574174338"
SIZE="29862"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\I2C_masterFIFO\FIFO_OUT\I2C_masterFIFO_FIFO_OUT_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\I2C_masterFIFO\FIFO_OUT\rtl\vhdl\core\I2C_masterFIFO_FIFO_OUT_ram_wrapper.vhd,hdl"
STATE="utd"
TIME="1574174336"
SIZE="2697"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\I2C_masterFIFO\FIFO_OUT\I2C_masterFIFO_FIFO_OUT_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\I2C_masterFIFO\FIFO_OUT\rtl\vhdl\core\I2C_masterFIFO_FIFO_OUT_USRAM_top.vhd,hdl"
STATE="utd"
TIME="1574174337"
SIZE="8052"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\I2C_masterFIFO\FIFO_OUT\I2C_masterFIFO_FIFO_OUT_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\I2C_masterFIFO\FIFO_OUT\rtl\vhdl\test\user\g4_dp_ext_mem.vhd,tb_hdl"
STATE="utd"
TIME="1574174338"
SIZE="7423"
PARENT="<project>\component\work\I2C_masterFIFO\FIFO_OUT\I2C_masterFIFO_FIFO_OUT_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\I2C_masterFIFO\FIFO_OUT\rtl\vhdl\test\user\TB.vhd,tb_hdl"
STATE="utd"
TIME="1574174338"
SIZE="21710"
PARENT="<project>\component\work\I2C_masterFIFO\FIFO_OUT\I2C_masterFIFO_FIFO_OUT_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\I2C_masterFIFO\FIFO_OUT\rtl\vhdl\test\user\XHDL_misc.vhd,tb_hdl"
STATE="utd"
TIME="1574174338"
SIZE="3791"
PARENT="<project>\component\work\I2C_masterFIFO\FIFO_OUT\I2C_masterFIFO_FIFO_OUT_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\I2C_masterFIFO\FIFO_OUT\rtl\vhdl\test\user\XHDL_std_logic.vhd,tb_hdl"
STATE="utd"
TIME="1574174338"
SIZE="17897"
PARENT="<project>\component\work\I2C_masterFIFO\FIFO_OUT\I2C_masterFIFO_FIFO_OUT_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\I2C_masterFIFO\I2C_masterFIFO.cxf,actgen_cxf"
STATE="utd"
TIME="1574174339"
SIZE="6984"
ENDFILE
VALUE "<project>\component\work\I2C_masterFIFO\I2C_masterFIFO.vhd,hdl"
STATE="utd"
TIME="1574174338"
SIZE="24578"
PARENT="<project>\component\work\I2C_masterFIFO\I2C_masterFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\I2C_Master_test\COREI2C_0\coreparameters.vhd,tb_hdl"
STATE="utd"
TIME="1574173880"
SIZE="1146"
LIBRARY="COREI2C_LIB"
PARENT="<project>\component\work\I2C_Master_test\COREI2C_0\I2C_Master_test_COREI2C_0_COREI2C.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\work\I2C_Master_test\COREI2C_0\I2C_Master_test_COREI2C_0_COREI2C.cxf,actgen_cxf"
STATE="utd"
TIME="1574173880"
SIZE="1506"
PARENT="<project>\component\work\I2C_Master_test\I2C_Master_test.cxf"
ENDFILE
VALUE "<project>\component\work\I2C_Master_test\COREI2C_0\rtl\vhdl\core\corei2c.vhd,hdl"
STATE="utd"
TIME="1574173880"
SIZE="28141"
LIBRARY="COREI2C_LIB"
PARENT="<project>\component\work\I2C_Master_test\COREI2C_0\I2C_Master_test_COREI2C_0_COREI2C.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\I2C_Master_test\COREI2C_0\rtl\vhdl\test\user\tb_user_corei2c.vhd,tb_hdl"
STATE="utd"
TIME="1574173880"
SIZE="42810"
LIBRARY="COREI2C_LIB"
PARENT="<project>\component\work\I2C_Master_test\COREI2C_0\I2C_Master_test_COREI2C_0_COREI2C.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\I2C_Master_test\FIFO_IN\coreparameters.vhd,tb_hdl"
STATE="utd"
TIME="1574173881"
SIZE="1645"
PARENT="<project>\component\work\I2C_Master_test\FIFO_IN\I2C_Master_test_FIFO_IN_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\I2C_Master_test\FIFO_IN\I2C_Master_test_FIFO_IN_COREFIFO.cxf,actgen_cxf"
STATE="utd"
TIME="1574173881"
SIZE="3563"
PARENT="<project>\component\work\I2C_Master_test\I2C_Master_test.cxf"
ENDFILE
VALUE "<project>\component\work\I2C_Master_test\FIFO_IN\mti\scripts\runall_vhdl.do,do"
STATE="utd"
TIME="1574173881"
SIZE="22"
PARENT="<project>\component\work\I2C_Master_test\FIFO_IN\I2C_Master_test_FIFO_IN_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\I2C_Master_test\FIFO_IN\mti\scripts\wave_vhdl.do,do"
STATE="utd"
TIME="1574173881"
SIZE="1259"
PARENT="<project>\component\work\I2C_Master_test\FIFO_IN\I2C_Master_test_FIFO_IN_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\I2C_Master_test\FIFO_IN\rtl\vhdl\core\COREFIFO.vhd,hdl"
STATE="utd"
TIME="1574173881"
SIZE="69090"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\I2C_Master_test\FIFO_IN\I2C_Master_test_FIFO_IN_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\I2C_Master_test\FIFO_IN\rtl\vhdl\core\corefifo_async.vhd,hdl"
STATE="utd"
TIME="1574173881"
SIZE="56849"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\I2C_Master_test\FIFO_IN\I2C_Master_test_FIFO_IN_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\I2C_Master_test\FIFO_IN\rtl\vhdl\core\corefifo_fwft.vhd,hdl"
STATE="utd"
TIME="1574173881"
SIZE="15152"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\I2C_Master_test\FIFO_IN\I2C_Master_test_FIFO_IN_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\I2C_Master_test\FIFO_IN\rtl\vhdl\core\corefifo_grayToBinConv.vhd,hdl"
STATE="utd"
TIME="1574173881"
SIZE="3070"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\I2C_Master_test\FIFO_IN\I2C_Master_test_FIFO_IN_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\I2C_Master_test\FIFO_IN\rtl\vhdl\core\corefifo_NstagesSync.vhd,hdl"
STATE="utd"
TIME="1574173881"
SIZE="2505"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\I2C_Master_test\FIFO_IN\I2C_Master_test_FIFO_IN_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\I2C_Master_test\FIFO_IN\rtl\vhdl\core\corefifo_resetSync.vhd,hdl"
STATE="utd"
TIME="1574173881"
SIZE="2621"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\I2C_Master_test\FIFO_IN\I2C_Master_test_FIFO_IN_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\I2C_Master_test\FIFO_IN\rtl\vhdl\core\corefifo_sync.vhd,hdl"
STATE="utd"
TIME="1574173881"
SIZE="36155"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\I2C_Master_test\FIFO_IN\I2C_Master_test_FIFO_IN_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\I2C_Master_test\FIFO_IN\rtl\vhdl\core\corefifo_sync_scntr.vhd,hdl"
STATE="utd"
TIME="1574173881"
SIZE="29862"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\I2C_Master_test\FIFO_IN\I2C_Master_test_FIFO_IN_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\I2C_Master_test\FIFO_IN\rtl\vhdl\core\I2C_Master_test_FIFO_IN_LSRAM_top.vhd,hdl"
STATE="utd"
TIME="1574173881"
SIZE="6729"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\I2C_Master_test\FIFO_IN\I2C_Master_test_FIFO_IN_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\I2C_Master_test\FIFO_IN\rtl\vhdl\core\I2C_Master_test_FIFO_IN_ram_wrapper.vhd,hdl"
STATE="utd"
TIME="1574173880"
SIZE="2031"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\I2C_Master_test\FIFO_IN\I2C_Master_test_FIFO_IN_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\I2C_Master_test\FIFO_IN\rtl\vhdl\test\user\g4_dp_ext_mem.vhd,tb_hdl"
STATE="utd"
TIME="1574173881"
SIZE="7423"
PARENT="<project>\component\work\I2C_Master_test\FIFO_IN\I2C_Master_test_FIFO_IN_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\I2C_Master_test\FIFO_IN\rtl\vhdl\test\user\TB.vhd,tb_hdl"
STATE="utd"
TIME="1574173881"
SIZE="21710"
PARENT="<project>\component\work\I2C_Master_test\FIFO_IN\I2C_Master_test_FIFO_IN_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\I2C_Master_test\FIFO_IN\rtl\vhdl\test\user\XHDL_misc.vhd,tb_hdl"
STATE="utd"
TIME="1574173881"
SIZE="3791"
PARENT="<project>\component\work\I2C_Master_test\FIFO_IN\I2C_Master_test_FIFO_IN_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\I2C_Master_test\FIFO_IN\rtl\vhdl\test\user\XHDL_std_logic.vhd,tb_hdl"
STATE="utd"
TIME="1574173881"
SIZE="17897"
PARENT="<project>\component\work\I2C_Master_test\FIFO_IN\I2C_Master_test_FIFO_IN_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\I2C_Master_test\FIFO_OUT\coreparameters.vhd,tb_hdl"
STATE="utd"
TIME="1574173883"
SIZE="1645"
PARENT="<project>\component\work\I2C_Master_test\FIFO_OUT\I2C_Master_test_FIFO_OUT_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\I2C_Master_test\FIFO_OUT\I2C_Master_test_FIFO_OUT_COREFIFO.cxf,actgen_cxf"
STATE="utd"
TIME="1574173883"
SIZE="3566"
PARENT="<project>\component\work\I2C_Master_test\I2C_Master_test.cxf"
ENDFILE
VALUE "<project>\component\work\I2C_Master_test\FIFO_OUT\mti\scripts\runall_vhdl.do,do"
STATE="utd"
TIME="1574173883"
SIZE="22"
PARENT="<project>\component\work\I2C_Master_test\FIFO_OUT\I2C_Master_test_FIFO_OUT_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\I2C_Master_test\FIFO_OUT\mti\scripts\wave_vhdl.do,do"
STATE="utd"
TIME="1574173883"
SIZE="1259"
PARENT="<project>\component\work\I2C_Master_test\FIFO_OUT\I2C_Master_test_FIFO_OUT_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\I2C_Master_test\FIFO_OUT\rtl\vhdl\core\COREFIFO.vhd,hdl"
STATE="utd"
TIME="1574173883"
SIZE="69114"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\I2C_Master_test\FIFO_OUT\I2C_Master_test_FIFO_OUT_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\I2C_Master_test\FIFO_OUT\rtl\vhdl\core\corefifo_async.vhd,hdl"
STATE="utd"
TIME="1574173883"
SIZE="56860"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\I2C_Master_test\FIFO_OUT\I2C_Master_test_FIFO_OUT_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\I2C_Master_test\FIFO_OUT\rtl\vhdl\core\corefifo_fwft.vhd,hdl"
STATE="utd"
TIME="1574173883"
SIZE="15155"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\I2C_Master_test\FIFO_OUT\I2C_Master_test_FIFO_OUT_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\I2C_Master_test\FIFO_OUT\rtl\vhdl\core\corefifo_grayToBinConv.vhd,hdl"
STATE="utd"
TIME="1574173883"
SIZE="3073"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\I2C_Master_test\FIFO_OUT\I2C_Master_test_FIFO_OUT_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\I2C_Master_test\FIFO_OUT\rtl\vhdl\core\corefifo_NstagesSync.vhd,hdl"
STATE="utd"
TIME="1574173883"
SIZE="2508"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\I2C_Master_test\FIFO_OUT\I2C_Master_test_FIFO_OUT_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\I2C_Master_test\FIFO_OUT\rtl\vhdl\core\corefifo_resetSync.vhd,hdl"
STATE="utd"
TIME="1574173883"
SIZE="2624"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\I2C_Master_test\FIFO_OUT\I2C_Master_test_FIFO_OUT_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\I2C_Master_test\FIFO_OUT\rtl\vhdl\core\corefifo_sync.vhd,hdl"
STATE="utd"
TIME="1574173883"
SIZE="36158"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\I2C_Master_test\FIFO_OUT\I2C_Master_test_FIFO_OUT_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\I2C_Master_test\FIFO_OUT\rtl\vhdl\core\corefifo_sync_scntr.vhd,hdl"
STATE="utd"
TIME="1574173883"
SIZE="29865"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\I2C_Master_test\FIFO_OUT\I2C_Master_test_FIFO_OUT_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\I2C_Master_test\FIFO_OUT\rtl\vhdl\core\I2C_Master_test_FIFO_OUT_LSRAM_top.vhd,hdl"
STATE="utd"
TIME="1574173883"
SIZE="6733"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\I2C_Master_test\FIFO_OUT\I2C_Master_test_FIFO_OUT_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\I2C_Master_test\FIFO_OUT\rtl\vhdl\core\I2C_Master_test_FIFO_OUT_ram_wrapper.vhd,hdl"
STATE="utd"
TIME="1574173882"
SIZE="2036"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\I2C_Master_test\FIFO_OUT\I2C_Master_test_FIFO_OUT_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\I2C_Master_test\FIFO_OUT\rtl\vhdl\test\user\g4_dp_ext_mem.vhd,tb_hdl"
STATE="utd"
TIME="1574173883"
SIZE="7423"
PARENT="<project>\component\work\I2C_Master_test\FIFO_OUT\I2C_Master_test_FIFO_OUT_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\I2C_Master_test\FIFO_OUT\rtl\vhdl\test\user\TB.vhd,tb_hdl"
STATE="utd"
TIME="1574173883"
SIZE="21712"
PARENT="<project>\component\work\I2C_Master_test\FIFO_OUT\I2C_Master_test_FIFO_OUT_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\I2C_Master_test\FIFO_OUT\rtl\vhdl\test\user\XHDL_misc.vhd,tb_hdl"
STATE="utd"
TIME="1574173883"
SIZE="3791"
PARENT="<project>\component\work\I2C_Master_test\FIFO_OUT\I2C_Master_test_FIFO_OUT_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\I2C_Master_test\FIFO_OUT\rtl\vhdl\test\user\XHDL_std_logic.vhd,tb_hdl"
STATE="utd"
TIME="1574173883"
SIZE="17897"
PARENT="<project>\component\work\I2C_Master_test\FIFO_OUT\I2C_Master_test_FIFO_OUT_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\I2C_Master_test\I2C_Master_test.cxf,actgen_cxf"
STATE="utd"
TIME="1574173884"
SIZE="7056"
ENDFILE
VALUE "<project>\component\work\I2C_Master_test\I2C_Master_test.vhd,hdl"
STATE="utd"
TIME="1574173883"
SIZE="24979"
PARENT="<project>\component\work\I2C_Master_test\I2C_Master_test.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\I2C_SlaveFIFO\COREI2C_0\coreparameters.vhd,tb_hdl"
STATE="utd"
TIME="1574174556"
SIZE="1147"
LIBRARY="COREI2C_LIB"
PARENT="<project>\component\work\I2C_SlaveFIFO\COREI2C_0\I2C_SlaveFIFO_COREI2C_0_COREI2C.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\work\I2C_SlaveFIFO\COREI2C_0\I2C_SlaveFIFO_COREI2C_0_COREI2C.cxf,actgen_cxf"
STATE="utd"
TIME="1574174556"
SIZE="1504"
PARENT="<project>\component\work\I2C_SlaveFIFO\I2C_SlaveFIFO.cxf"
ENDFILE
VALUE "<project>\component\work\I2C_SlaveFIFO\COREI2C_0\rtl\vhdl\core\corei2c.vhd,hdl"
STATE="utd"
TIME="1574174556"
SIZE="28135"
LIBRARY="COREI2C_LIB"
PARENT="<project>\component\work\I2C_SlaveFIFO\COREI2C_0\I2C_SlaveFIFO_COREI2C_0_COREI2C.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\I2C_SlaveFIFO\COREI2C_0\rtl\vhdl\test\user\tb_user_corei2c.vhd,tb_hdl"
STATE="utd"
TIME="1574174556"
SIZE="42804"
LIBRARY="COREI2C_LIB"
PARENT="<project>\component\work\I2C_SlaveFIFO\COREI2C_0\I2C_SlaveFIFO_COREI2C_0_COREI2C.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\I2C_SlaveFIFO\I2C_SlaveFIFO.cxf,actgen_cxf"
STATE="utd"
TIME="1574174557"
SIZE="4377"
ENDFILE
VALUE "<project>\component\work\I2C_SlaveFIFO\I2C_SlaveFIFO.vhd,hdl"
STATE="utd"
TIME="1574174556"
SIZE="11287"
PARENT="<project>\component\work\I2C_SlaveFIFO\I2C_SlaveFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\I2C_Slave\COREI2C_0\coreparameters.vhd,tb_hdl"
STATE="utd"
TIME="1574174442"
SIZE="1147"
LIBRARY="COREI2C_LIB"
PARENT="<project>\component\work\I2C_Slave\COREI2C_0\I2C_Slave_COREI2C_0_COREI2C.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\work\I2C_Slave\COREI2C_0\I2C_Slave_COREI2C_0_COREI2C.cxf,actgen_cxf"
STATE="utd"
TIME="1574174442"
SIZE="1500"
PARENT="<project>\component\work\I2C_Slave\I2C_Slave.cxf"
ENDFILE
VALUE "<project>\component\work\I2C_Slave\COREI2C_0\rtl\vhdl\core\corei2c.vhd,hdl"
STATE="utd"
TIME="1574174442"
SIZE="28123"
LIBRARY="COREI2C_LIB"
PARENT="<project>\component\work\I2C_Slave\COREI2C_0\I2C_Slave_COREI2C_0_COREI2C.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\I2C_Slave\COREI2C_0\rtl\vhdl\test\user\tb_user_corei2c.vhd,tb_hdl"
STATE="utd"
TIME="1574174442"
SIZE="42792"
LIBRARY="COREI2C_LIB"
PARENT="<project>\component\work\I2C_Slave\COREI2C_0\I2C_Slave_COREI2C_0_COREI2C.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\I2C_Slave\I2C_Slave.cxf,actgen_cxf"
STATE="utd"
TIME="1574174442"
SIZE="3079"
ENDFILE
VALUE "<project>\component\work\I2C_Slave\I2C_Slave.vhd,hdl"
STATE="utd"
TIME="1574174442"
SIZE="9814"
PARENT="<project>\component\work\I2C_Slave\I2C_Slave.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\int_sram\int_sram.cxf,actgen_cxf"
STATE="utd"
TIME="1634045376"
SIZE="4699"
ENDFILE
VALUE "<project>\component\work\int_sram\int_sram.vhd,hdl"
STATE="utd"
TIME="1634045375"
SIZE="4633"
PARENT="<project>\component\work\int_sram\int_sram.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\int_sram\int_sram_0\int_sram_int_sram_0_TPSRAM.cxf,actgen_cxf"
STATE="utd"
TIME="1634045374"
SIZE="749"
PARENT="<project>\component\work\int_sram\int_sram.cxf"
ENDFILE
VALUE "<project>\component\work\int_sram\int_sram_0\int_sram_int_sram_0_TPSRAM.vhd,hdl"
STATE="utd"
TIME="1634045374"
SIZE="278351"
PARENT="<project>\component\work\int_sram\int_sram_0\int_sram_int_sram_0_TPSRAM.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\l1msg\l1msg.cxf,actgen_cxf"
STATE="utd"
TIME="1675268813"
SIZE="4771"
ENDFILE
VALUE "<project>\component\work\l1msg\l1msg.vhd,hdl"
STATE="utd"
TIME="1675268811"
SIZE="8862"
PARENT="<project>\component\work\l1msg\l1msg.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\l1msg\l1msg_0\coreparameters.vhd,tb_hdl"
STATE="utd"
TIME="1675268811"
SIZE="1646"
PARENT="<project>\component\work\l1msg\l1msg_0\l1msg_l1msg_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\l1msg\l1msg_0\l1msg_l1msg_0_COREFIFO.cxf,actgen_cxf"
STATE="utd"
TIME="1675268811"
SIZE="3533"
PARENT="<project>\component\work\l1msg\l1msg.cxf"
ENDFILE
VALUE "<project>\component\work\l1msg\l1msg_0\mti\scripts\runall_vhdl.do,do"
STATE="utd"
TIME="1675268811"
SIZE="22"
PARENT="<project>\component\work\l1msg\l1msg_0\l1msg_l1msg_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\l1msg\l1msg_0\mti\scripts\wave_vhdl.do,do"
STATE="utd"
TIME="1675268811"
SIZE="1259"
PARENT="<project>\component\work\l1msg\l1msg_0\l1msg_l1msg_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\l1msg\l1msg_0\rtl\vhdl\core\COREFIFO.vhd,hdl"
STATE="utd"
TIME="1675268811"
SIZE="68850"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\l1msg\l1msg_0\l1msg_l1msg_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\l1msg\l1msg_0\rtl\vhdl\core\corefifo_async.vhd,hdl"
STATE="utd"
TIME="1675268811"
SIZE="56739"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\l1msg\l1msg_0\l1msg_l1msg_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\l1msg\l1msg_0\rtl\vhdl\core\corefifo_fwft.vhd,hdl"
STATE="utd"
TIME="1675268811"
SIZE="15122"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\l1msg\l1msg_0\l1msg_l1msg_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\l1msg\l1msg_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd,hdl"
STATE="utd"
TIME="1675268811"
SIZE="3040"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\l1msg\l1msg_0\l1msg_l1msg_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\l1msg\l1msg_0\rtl\vhdl\core\corefifo_NstagesSync.vhd,hdl"
STATE="utd"
TIME="1675268811"
SIZE="2475"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\l1msg\l1msg_0\l1msg_l1msg_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\l1msg\l1msg_0\rtl\vhdl\core\corefifo_resetSync.vhd,hdl"
STATE="utd"
TIME="1675268811"
SIZE="2591"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\l1msg\l1msg_0\l1msg_l1msg_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\l1msg\l1msg_0\rtl\vhdl\core\corefifo_sync.vhd,hdl"
STATE="utd"
TIME="1675268811"
SIZE="36125"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\l1msg\l1msg_0\l1msg_l1msg_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\l1msg\l1msg_0\rtl\vhdl\core\corefifo_sync_scntr.vhd,hdl"
STATE="utd"
TIME="1675268811"
SIZE="29832"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\l1msg\l1msg_0\l1msg_l1msg_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\l1msg\l1msg_0\rtl\vhdl\core\l1msg_l1msg_0_ram_wrapper.vhd,hdl"
STATE="utd"
TIME="1675268809"
SIZE="2872"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\l1msg\l1msg_0\l1msg_l1msg_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\l1msg\l1msg_0\rtl\vhdl\core\l1msg_l1msg_0_USRAM_top.vhd,hdl"
STATE="utd"
TIME="1675268811"
SIZE="35966"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\l1msg\l1msg_0\l1msg_l1msg_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\l1msg\l1msg_0\rtl\vhdl\test\user\g4_dp_ext_mem.vhd,tb_hdl"
STATE="utd"
TIME="1675268811"
SIZE="7423"
PARENT="<project>\component\work\l1msg\l1msg_0\l1msg_l1msg_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\l1msg\l1msg_0\rtl\vhdl\test\user\TB.vhd,tb_hdl"
STATE="utd"
TIME="1675268811"
SIZE="21690"
PARENT="<project>\component\work\l1msg\l1msg_0\l1msg_l1msg_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\l1msg\l1msg_0\rtl\vhdl\test\user\XHDL_misc.vhd,tb_hdl"
STATE="utd"
TIME="1675268811"
SIZE="3791"
PARENT="<project>\component\work\l1msg\l1msg_0\l1msg_l1msg_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\l1msg\l1msg_0\rtl\vhdl\test\user\XHDL_std_logic.vhd,tb_hdl"
STATE="utd"
TIME="1675268811"
SIZE="17897"
PARENT="<project>\component\work\l1msg\l1msg_0\l1msg_l1msg_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\l1msg_gbtck\l1msg_gbtck.cxf,actgen_cxf"
STATE="utd"
TIME="1675331123"
SIZE="4656"
ENDFILE
VALUE "<project>\component\work\l1msg_gbtck\l1msg_gbtck.vhd,hdl"
STATE="utd"
TIME="1675331121"
SIZE="8952"
PARENT="<project>\component\work\l1msg_gbtck\l1msg_gbtck.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\l1msg_gbtck\l1msg_gbtck_0\coreparameters.vhd,tb_hdl"
STATE="utd"
TIME="1675331121"
SIZE="1646"
PARENT="<project>\component\work\l1msg_gbtck\l1msg_gbtck_0\l1msg_gbtck_l1msg_gbtck_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\l1msg_gbtck\l1msg_gbtck_0\l1msg_gbtck_l1msg_gbtck_0_COREFIFO.cxf,actgen_cxf"
STATE="utd"
TIME="1675331121"
SIZE="3569"
PARENT="<project>\component\work\l1msg_gbtck\l1msg_gbtck.cxf"
ENDFILE
VALUE "<project>\component\work\l1msg_gbtck\l1msg_gbtck_0\mti\scripts\runall_vhdl.do,do"
STATE="utd"
TIME="1675331121"
SIZE="22"
PARENT="<project>\component\work\l1msg_gbtck\l1msg_gbtck_0\l1msg_gbtck_l1msg_gbtck_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\l1msg_gbtck\l1msg_gbtck_0\mti\scripts\wave_vhdl.do,do"
STATE="utd"
TIME="1675331121"
SIZE="1259"
PARENT="<project>\component\work\l1msg_gbtck\l1msg_gbtck_0\l1msg_gbtck_l1msg_gbtck_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\l1msg_gbtck\l1msg_gbtck_0\rtl\vhdl\core\COREFIFO.vhd,hdl"
STATE="utd"
TIME="1675331121"
SIZE="69138"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\l1msg_gbtck\l1msg_gbtck_0\l1msg_gbtck_l1msg_gbtck_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\l1msg_gbtck\l1msg_gbtck_0\rtl\vhdl\core\corefifo_async.vhd,hdl"
STATE="utd"
TIME="1675331121"
SIZE="56871"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\l1msg_gbtck\l1msg_gbtck_0\l1msg_gbtck_l1msg_gbtck_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\l1msg_gbtck\l1msg_gbtck_0\rtl\vhdl\core\corefifo_fwft.vhd,hdl"
STATE="utd"
TIME="1675331121"
SIZE="15158"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\l1msg_gbtck\l1msg_gbtck_0\l1msg_gbtck_l1msg_gbtck_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\l1msg_gbtck\l1msg_gbtck_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd,hdl"
STATE="utd"
TIME="1675331121"
SIZE="3076"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\l1msg_gbtck\l1msg_gbtck_0\l1msg_gbtck_l1msg_gbtck_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\l1msg_gbtck\l1msg_gbtck_0\rtl\vhdl\core\corefifo_NstagesSync.vhd,hdl"
STATE="utd"
TIME="1675331121"
SIZE="2511"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\l1msg_gbtck\l1msg_gbtck_0\l1msg_gbtck_l1msg_gbtck_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\l1msg_gbtck\l1msg_gbtck_0\rtl\vhdl\core\corefifo_resetSync.vhd,hdl"
STATE="utd"
TIME="1675331121"
SIZE="2627"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\l1msg_gbtck\l1msg_gbtck_0\l1msg_gbtck_l1msg_gbtck_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\l1msg_gbtck\l1msg_gbtck_0\rtl\vhdl\core\corefifo_sync.vhd,hdl"
STATE="utd"
TIME="1675331121"
SIZE="36161"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\l1msg_gbtck\l1msg_gbtck_0\l1msg_gbtck_l1msg_gbtck_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\l1msg_gbtck\l1msg_gbtck_0\rtl\vhdl\core\corefifo_sync_scntr.vhd,hdl"
STATE="utd"
TIME="1675331121"
SIZE="29868"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\l1msg_gbtck\l1msg_gbtck_0\l1msg_gbtck_l1msg_gbtck_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\l1msg_gbtck\l1msg_gbtck_0\rtl\vhdl\core\l1msg_gbtck_l1msg_gbtck_0_ram_wrapper.vhd,hdl"
STATE="utd"
TIME="1675331119"
SIZE="2707"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\l1msg_gbtck\l1msg_gbtck_0\l1msg_gbtck_l1msg_gbtck_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\l1msg_gbtck\l1msg_gbtck_0\rtl\vhdl\core\l1msg_gbtck_l1msg_gbtck_0_USRAM_top.vhd,hdl"
STATE="utd"
TIME="1675331121"
SIZE="153479"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\l1msg_gbtck\l1msg_gbtck_0\l1msg_gbtck_l1msg_gbtck_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\l1msg_gbtck\l1msg_gbtck_0\rtl\vhdl\test\user\g4_dp_ext_mem.vhd,tb_hdl"
STATE="utd"
TIME="1675331121"
SIZE="7423"
PARENT="<project>\component\work\l1msg_gbtck\l1msg_gbtck_0\l1msg_gbtck_l1msg_gbtck_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\l1msg_gbtck\l1msg_gbtck_0\rtl\vhdl\test\user\TB.vhd,tb_hdl"
STATE="utd"
TIME="1675331121"
SIZE="21714"
PARENT="<project>\component\work\l1msg_gbtck\l1msg_gbtck_0\l1msg_gbtck_l1msg_gbtck_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\l1msg_gbtck\l1msg_gbtck_0\rtl\vhdl\test\user\XHDL_misc.vhd,tb_hdl"
STATE="utd"
TIME="1675331121"
SIZE="3791"
PARENT="<project>\component\work\l1msg_gbtck\l1msg_gbtck_0\l1msg_gbtck_l1msg_gbtck_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\l1msg_gbtck\l1msg_gbtck_0\rtl\vhdl\test\user\XHDL_std_logic.vhd,tb_hdl"
STATE="utd"
TIME="1675331121"
SIZE="17897"
PARENT="<project>\component\work\l1msg_gbtck\l1msg_gbtck_0\l1msg_gbtck_l1msg_gbtck_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\local_bcid\local_bcid.cxf,actgen_cxf"
STATE="utd"
TIME="1634736481"
SIZE="4498"
ENDFILE
VALUE "<project>\component\work\local_bcid\local_bcid.vhd,hdl"
STATE="utd"
TIME="1634736479"
SIZE="8697"
PARENT="<project>\component\work\local_bcid\local_bcid.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\local_bcid\local_bcid_0\coreparameters.vhd,tb_hdl"
STATE="utd"
TIME="1634736479"
SIZE="1646"
PARENT="<project>\component\work\local_bcid\local_bcid_0\local_bcid_local_bcid_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\local_bcid\local_bcid_0\local_bcid_local_bcid_0_COREFIFO.cxf,actgen_cxf"
STATE="utd"
TIME="1634736479"
SIZE="3563"
PARENT="<project>\component\work\local_bcid\local_bcid.cxf"
ENDFILE
VALUE "<project>\component\work\local_bcid\local_bcid_0\mti\scripts\runall_vhdl.do,do"
STATE="utd"
TIME="1634736479"
SIZE="22"
PARENT="<project>\component\work\local_bcid\local_bcid_0\local_bcid_local_bcid_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\local_bcid\local_bcid_0\mti\scripts\wave_vhdl.do,do"
STATE="utd"
TIME="1634736479"
SIZE="1259"
PARENT="<project>\component\work\local_bcid\local_bcid_0\local_bcid_local_bcid_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\local_bcid\local_bcid_0\rtl\vhdl\core\COREFIFO.vhd,hdl"
STATE="utd"
TIME="1634736479"
SIZE="69090"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\local_bcid\local_bcid_0\local_bcid_local_bcid_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\local_bcid\local_bcid_0\rtl\vhdl\core\corefifo_async.vhd,hdl"
STATE="utd"
TIME="1634736479"
SIZE="56849"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\local_bcid\local_bcid_0\local_bcid_local_bcid_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\local_bcid\local_bcid_0\rtl\vhdl\core\corefifo_fwft.vhd,hdl"
STATE="utd"
TIME="1634736479"
SIZE="15152"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\local_bcid\local_bcid_0\local_bcid_local_bcid_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\local_bcid\local_bcid_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd,hdl"
STATE="utd"
TIME="1634736479"
SIZE="3070"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\local_bcid\local_bcid_0\local_bcid_local_bcid_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\local_bcid\local_bcid_0\rtl\vhdl\core\corefifo_NstagesSync.vhd,hdl"
STATE="utd"
TIME="1634736479"
SIZE="2505"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\local_bcid\local_bcid_0\local_bcid_local_bcid_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\local_bcid\local_bcid_0\rtl\vhdl\core\corefifo_resetSync.vhd,hdl"
STATE="utd"
TIME="1634736479"
SIZE="2621"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\local_bcid\local_bcid_0\local_bcid_local_bcid_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\local_bcid\local_bcid_0\rtl\vhdl\core\corefifo_sync.vhd,hdl"
STATE="utd"
TIME="1634736479"
SIZE="36155"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\local_bcid\local_bcid_0\local_bcid_local_bcid_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\local_bcid\local_bcid_0\rtl\vhdl\core\corefifo_sync_scntr.vhd,hdl"
STATE="utd"
TIME="1634736479"
SIZE="29862"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\local_bcid\local_bcid_0\local_bcid_local_bcid_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\local_bcid\local_bcid_0\rtl\vhdl\core\local_bcid_local_bcid_0_ram_wrapper.vhd,hdl"
STATE="utd"
TIME="1634736477"
SIZE="2697"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\local_bcid\local_bcid_0\local_bcid_local_bcid_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\local_bcid\local_bcid_0\rtl\vhdl\core\local_bcid_local_bcid_0_USRAM_top.vhd,hdl"
STATE="utd"
TIME="1634736478"
SIZE="11512"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\local_bcid\local_bcid_0\local_bcid_local_bcid_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\local_bcid\local_bcid_0\rtl\vhdl\test\user\g4_dp_ext_mem.vhd,tb_hdl"
STATE="utd"
TIME="1634736479"
SIZE="7423"
PARENT="<project>\component\work\local_bcid\local_bcid_0\local_bcid_local_bcid_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\local_bcid\local_bcid_0\rtl\vhdl\test\user\TB.vhd,tb_hdl"
STATE="utd"
TIME="1634736479"
SIZE="21710"
PARENT="<project>\component\work\local_bcid\local_bcid_0\local_bcid_local_bcid_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\local_bcid\local_bcid_0\rtl\vhdl\test\user\XHDL_misc.vhd,tb_hdl"
STATE="utd"
TIME="1634736479"
SIZE="3791"
PARENT="<project>\component\work\local_bcid\local_bcid_0\local_bcid_local_bcid_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\local_bcid\local_bcid_0\rtl\vhdl\test\user\XHDL_std_logic.vhd,tb_hdl"
STATE="utd"
TIME="1634736479"
SIZE="17897"
PARENT="<project>\component\work\local_bcid\local_bcid_0\local_bcid_local_bcid_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PXLIF\PXLIF.cxf,actgen_cxf"
STATE="utd"
TIME="1581084407"
SIZE="4650"
ENDFILE
VALUE "<project>\component\work\PXLIF\PXLIF.vhd,hdl"
STATE="utd"
TIME="1581084406"
SIZE="7803"
PARENT="<project>\component\work\PXLIF\PXLIF.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PXLIF\PXLIF_0\coreparameters.vhd,tb_hdl"
STATE="utd"
TIME="1581084406"
SIZE="1650"
PARENT="<project>\component\work\PXLIF\PXLIF_0\PXLIF_PXLIF_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PXLIF\PXLIF_0\mti\scripts\runall_vhdl.do,do"
STATE="utd"
TIME="1581084406"
SIZE="22"
PARENT="<project>\component\work\PXLIF\PXLIF_0\PXLIF_PXLIF_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PXLIF\PXLIF_0\mti\scripts\wave_vhdl.do,do"
STATE="utd"
TIME="1581084406"
SIZE="1259"
PARENT="<project>\component\work\PXLIF\PXLIF_0\PXLIF_PXLIF_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PXLIF\PXLIF_0\PXLIF_PXLIF_0_COREFIFO.cxf,actgen_cxf"
STATE="utd"
TIME="1581084406"
SIZE="3533"
PARENT="<project>\component\work\PXLIF\PXLIF.cxf"
ENDFILE
VALUE "<project>\component\work\PXLIF\PXLIF_0\rtl\vhdl\core\COREFIFO.vhd,hdl"
STATE="utd"
TIME="1581084406"
SIZE="68850"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\PXLIF\PXLIF_0\PXLIF_PXLIF_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PXLIF\PXLIF_0\rtl\vhdl\core\corefifo_async.vhd,hdl"
STATE="utd"
TIME="1581084406"
SIZE="56739"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\PXLIF\PXLIF_0\PXLIF_PXLIF_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PXLIF\PXLIF_0\rtl\vhdl\core\corefifo_fwft.vhd,hdl"
STATE="utd"
TIME="1581084406"
SIZE="15122"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\PXLIF\PXLIF_0\PXLIF_PXLIF_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PXLIF\PXLIF_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd,hdl"
STATE="utd"
TIME="1581084406"
SIZE="3040"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\PXLIF\PXLIF_0\PXLIF_PXLIF_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PXLIF\PXLIF_0\rtl\vhdl\core\corefifo_NstagesSync.vhd,hdl"
STATE="utd"
TIME="1581084406"
SIZE="2475"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\PXLIF\PXLIF_0\PXLIF_PXLIF_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PXLIF\PXLIF_0\rtl\vhdl\core\corefifo_resetSync.vhd,hdl"
STATE="utd"
TIME="1581084406"
SIZE="2591"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\PXLIF\PXLIF_0\PXLIF_PXLIF_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PXLIF\PXLIF_0\rtl\vhdl\core\corefifo_sync.vhd,hdl"
STATE="utd"
TIME="1581084406"
SIZE="36125"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\PXLIF\PXLIF_0\PXLIF_PXLIF_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PXLIF\PXLIF_0\rtl\vhdl\core\corefifo_sync_scntr.vhd,hdl"
STATE="utd"
TIME="1581084406"
SIZE="29832"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\PXLIF\PXLIF_0\PXLIF_PXLIF_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PXLIF\PXLIF_0\rtl\vhdl\core\PXLIF_PXLIF_0_LSRAM_top.vhd,hdl"
STATE="utd"
TIME="1581084405"
SIZE="6666"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\PXLIF\PXLIF_0\PXLIF_PXLIF_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PXLIF\PXLIF_0\rtl\vhdl\core\PXLIF_PXLIF_0_ram_wrapper.vhd,hdl"
STATE="utd"
TIME="1581084404"
SIZE="1981"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\PXLIF\PXLIF_0\PXLIF_PXLIF_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PXLIF\PXLIF_0\rtl\vhdl\test\user\g4_dp_ext_mem.vhd,tb_hdl"
STATE="utd"
TIME="1581084406"
SIZE="7423"
PARENT="<project>\component\work\PXLIF\PXLIF_0\PXLIF_PXLIF_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PXLIF\PXLIF_0\rtl\vhdl\test\user\TB.vhd,tb_hdl"
STATE="utd"
TIME="1581084406"
SIZE="21690"
PARENT="<project>\component\work\PXLIF\PXLIF_0\PXLIF_PXLIF_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PXLIF\PXLIF_0\rtl\vhdl\test\user\XHDL_misc.vhd,tb_hdl"
STATE="utd"
TIME="1581084406"
SIZE="3791"
PARENT="<project>\component\work\PXLIF\PXLIF_0\PXLIF_PXLIF_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PXLIF\PXLIF_0\rtl\vhdl\test\user\XHDL_std_logic.vhd,tb_hdl"
STATE="utd"
TIME="1581084406"
SIZE="17897"
PARENT="<project>\component\work\PXLIF\PXLIF_0\PXLIF_PXLIF_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PXLOF\PXLOF.cxf,actgen_cxf"
STATE="utd"
TIME="1581084429"
SIZE="4833"
ENDFILE
VALUE "<project>\component\work\PXLOF\PXLOF.vhd,hdl"
STATE="utd"
TIME="1581084428"
SIZE="8042"
PARENT="<project>\component\work\PXLOF\PXLOF.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PXLOF\PXLOF_0\coreparameters.vhd,tb_hdl"
STATE="utd"
TIME="1581084428"
SIZE="1650"
PARENT="<project>\component\work\PXLOF\PXLOF_0\PXLOF_PXLOF_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PXLOF\PXLOF_0\mti\scripts\runall_vhdl.do,do"
STATE="utd"
TIME="1581084428"
SIZE="22"
PARENT="<project>\component\work\PXLOF\PXLOF_0\PXLOF_PXLOF_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PXLOF\PXLOF_0\mti\scripts\wave_vhdl.do,do"
STATE="utd"
TIME="1581084428"
SIZE="1259"
PARENT="<project>\component\work\PXLOF\PXLOF_0\PXLOF_PXLOF_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PXLOF\PXLOF_0\PXLOF_PXLOF_0_COREFIFO.cxf,actgen_cxf"
STATE="utd"
TIME="1581084428"
SIZE="3533"
PARENT="<project>\component\work\PXLOF\PXLOF.cxf"
ENDFILE
VALUE "<project>\component\work\PXLOF\PXLOF_0\rtl\vhdl\core\COREFIFO.vhd,hdl"
STATE="utd"
TIME="1581084428"
SIZE="68850"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\PXLOF\PXLOF_0\PXLOF_PXLOF_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PXLOF\PXLOF_0\rtl\vhdl\core\corefifo_async.vhd,hdl"
STATE="utd"
TIME="1581084428"
SIZE="56739"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\PXLOF\PXLOF_0\PXLOF_PXLOF_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PXLOF\PXLOF_0\rtl\vhdl\core\corefifo_fwft.vhd,hdl"
STATE="utd"
TIME="1581084428"
SIZE="15122"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\PXLOF\PXLOF_0\PXLOF_PXLOF_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PXLOF\PXLOF_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd,hdl"
STATE="utd"
TIME="1581084428"
SIZE="3040"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\PXLOF\PXLOF_0\PXLOF_PXLOF_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PXLOF\PXLOF_0\rtl\vhdl\core\corefifo_NstagesSync.vhd,hdl"
STATE="utd"
TIME="1581084428"
SIZE="2475"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\PXLOF\PXLOF_0\PXLOF_PXLOF_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PXLOF\PXLOF_0\rtl\vhdl\core\corefifo_resetSync.vhd,hdl"
STATE="utd"
TIME="1581084428"
SIZE="2591"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\PXLOF\PXLOF_0\PXLOF_PXLOF_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PXLOF\PXLOF_0\rtl\vhdl\core\corefifo_sync.vhd,hdl"
STATE="utd"
TIME="1581084428"
SIZE="36125"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\PXLOF\PXLOF_0\PXLOF_PXLOF_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PXLOF\PXLOF_0\rtl\vhdl\core\corefifo_sync_scntr.vhd,hdl"
STATE="utd"
TIME="1581084428"
SIZE="29832"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\PXLOF\PXLOF_0\PXLOF_PXLOF_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PXLOF\PXLOF_0\rtl\vhdl\core\PXLOF_PXLOF_0_LSRAM_top.vhd,hdl"
STATE="utd"
TIME="1581084428"
SIZE="6666"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\PXLOF\PXLOF_0\PXLOF_PXLOF_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PXLOF\PXLOF_0\rtl\vhdl\core\PXLOF_PXLOF_0_ram_wrapper.vhd,hdl"
STATE="utd"
TIME="1581084426"
SIZE="1981"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\PXLOF\PXLOF_0\PXLOF_PXLOF_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PXLOF\PXLOF_0\rtl\vhdl\test\user\g4_dp_ext_mem.vhd,tb_hdl"
STATE="utd"
TIME="1581084428"
SIZE="7423"
PARENT="<project>\component\work\PXLOF\PXLOF_0\PXLOF_PXLOF_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PXLOF\PXLOF_0\rtl\vhdl\test\user\TB.vhd,tb_hdl"
STATE="utd"
TIME="1581084428"
SIZE="21690"
PARENT="<project>\component\work\PXLOF\PXLOF_0\PXLOF_PXLOF_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PXLOF\PXLOF_0\rtl\vhdl\test\user\XHDL_misc.vhd,tb_hdl"
STATE="utd"
TIME="1581084428"
SIZE="3791"
PARENT="<project>\component\work\PXLOF\PXLOF_0\PXLOF_PXLOF_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PXLOF\PXLOF_0\rtl\vhdl\test\user\XHDL_std_logic.vhd,tb_hdl"
STATE="utd"
TIME="1581084428"
SIZE="17897"
PARENT="<project>\component\work\PXLOF\PXLOF_0\PXLOF_PXLOF_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\RL\RL.cxf,actgen_cxf"
STATE="utd"
TIME="1574159778"
SIZE="4740"
ENDFILE
VALUE "<project>\component\work\RL\RL.vhd,hdl"
STATE="utd"
TIME="1574159777"
SIZE="7777"
PARENT="<project>\component\work\RL\RL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\RL\RL_0\coreparameters.vhd,tb_hdl"
STATE="utd"
TIME="1574159777"
SIZE="1650"
PARENT="<project>\component\work\RL\RL_0\RL_RL_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\RL\RL_0\mti\scripts\runall_vhdl.do,do"
STATE="utd"
TIME="1574159777"
SIZE="22"
PARENT="<project>\component\work\RL\RL_0\RL_RL_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\RL\RL_0\mti\scripts\wave_vhdl.do,do"
STATE="utd"
TIME="1574159777"
SIZE="1259"
PARENT="<project>\component\work\RL\RL_0\RL_RL_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\RL\RL_0\RL_RL_0_COREFIFO.cxf,actgen_cxf"
STATE="utd"
TIME="1574159777"
SIZE="3515"
PARENT="<project>\component\work\RL\RL.cxf"
ENDFILE
VALUE "<project>\component\work\RL\RL_0\rtl\vhdl\core\COREFIFO.vhd,hdl"
STATE="utd"
TIME="1574159777"
SIZE="68706"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\RL\RL_0\RL_RL_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\RL\RL_0\rtl\vhdl\core\corefifo_async.vhd,hdl"
STATE="utd"
TIME="1574159777"
SIZE="56673"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\RL\RL_0\RL_RL_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\RL\RL_0\rtl\vhdl\core\corefifo_fwft.vhd,hdl"
STATE="utd"
TIME="1574159777"
SIZE="15104"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\RL\RL_0\RL_RL_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\RL\RL_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd,hdl"
STATE="utd"
TIME="1574159777"
SIZE="3022"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\RL\RL_0\RL_RL_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\RL\RL_0\rtl\vhdl\core\corefifo_NstagesSync.vhd,hdl"
STATE="utd"
TIME="1574159777"
SIZE="2457"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\RL\RL_0\RL_RL_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\RL\RL_0\rtl\vhdl\core\corefifo_resetSync.vhd,hdl"
STATE="utd"
TIME="1574159777"
SIZE="2573"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\RL\RL_0\RL_RL_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\RL\RL_0\rtl\vhdl\core\corefifo_sync.vhd,hdl"
STATE="utd"
TIME="1574159777"
SIZE="36107"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\RL\RL_0\RL_RL_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\RL\RL_0\rtl\vhdl\core\corefifo_sync_scntr.vhd,hdl"
STATE="utd"
TIME="1574159777"
SIZE="29814"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\RL\RL_0\RL_RL_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\RL\RL_0\rtl\vhdl\core\RL_RL_0_LSRAM_top.vhd,hdl"
STATE="utd"
TIME="1574159777"
SIZE="6680"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\RL\RL_0\RL_RL_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\RL\RL_0\rtl\vhdl\core\RL_RL_0_ram_wrapper.vhd,hdl"
STATE="utd"
TIME="1574159776"
SIZE="2014"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\RL\RL_0\RL_RL_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\RL\RL_0\rtl\vhdl\test\user\g4_dp_ext_mem.vhd,tb_hdl"
STATE="utd"
TIME="1574159777"
SIZE="7423"
PARENT="<project>\component\work\RL\RL_0\RL_RL_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\RL\RL_0\rtl\vhdl\test\user\TB.vhd,tb_hdl"
STATE="utd"
TIME="1574159777"
SIZE="21678"
PARENT="<project>\component\work\RL\RL_0\RL_RL_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\RL\RL_0\rtl\vhdl\test\user\XHDL_misc.vhd,tb_hdl"
STATE="utd"
TIME="1574159777"
SIZE="3791"
PARENT="<project>\component\work\RL\RL_0\RL_RL_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\RL\RL_0\rtl\vhdl\test\user\XHDL_std_logic.vhd,tb_hdl"
STATE="utd"
TIME="1574159777"
SIZE="17897"
PARENT="<project>\component\work\RL\RL_0\RL_RL_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\srof_fifo\srof_fifo.cxf,actgen_cxf"
STATE="utd"
TIME="1574159876"
SIZE="4680"
ENDFILE
VALUE "<project>\component\work\srof_fifo\srof_fifo.vhd,hdl"
STATE="utd"
TIME="1574159875"
SIZE="7883"
PARENT="<project>\component\work\srof_fifo\srof_fifo.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\srof_fifo\srof_fifo_0\coreparameters.vhd,tb_hdl"
STATE="utd"
TIME="1574159875"
SIZE="1650"
PARENT="<project>\component\work\srof_fifo\srof_fifo_0\srof_fifo_srof_fifo_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\srof_fifo\srof_fifo_0\mti\scripts\runall_vhdl.do,do"
STATE="utd"
TIME="1574159875"
SIZE="22"
PARENT="<project>\component\work\srof_fifo\srof_fifo_0\srof_fifo_srof_fifo_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\srof_fifo\srof_fifo_0\mti\scripts\wave_vhdl.do,do"
STATE="utd"
TIME="1574159875"
SIZE="1259"
PARENT="<project>\component\work\srof_fifo\srof_fifo_0\srof_fifo_srof_fifo_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\srof_fifo\srof_fifo_0\rtl\vhdl\core\COREFIFO.vhd,hdl"
STATE="utd"
TIME="1574159875"
SIZE="69042"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\srof_fifo\srof_fifo_0\srof_fifo_srof_fifo_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\srof_fifo\srof_fifo_0\rtl\vhdl\core\corefifo_async.vhd,hdl"
STATE="utd"
TIME="1574159875"
SIZE="56827"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\srof_fifo\srof_fifo_0\srof_fifo_srof_fifo_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\srof_fifo\srof_fifo_0\rtl\vhdl\core\corefifo_fwft.vhd,hdl"
STATE="utd"
TIME="1574159875"
SIZE="15146"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\srof_fifo\srof_fifo_0\srof_fifo_srof_fifo_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\srof_fifo\srof_fifo_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd,hdl"
STATE="utd"
TIME="1574159875"
SIZE="3064"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\srof_fifo\srof_fifo_0\srof_fifo_srof_fifo_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\srof_fifo\srof_fifo_0\rtl\vhdl\core\corefifo_NstagesSync.vhd,hdl"
STATE="utd"
TIME="1574159875"
SIZE="2499"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\srof_fifo\srof_fifo_0\srof_fifo_srof_fifo_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\srof_fifo\srof_fifo_0\rtl\vhdl\core\corefifo_resetSync.vhd,hdl"
STATE="utd"
TIME="1574159875"
SIZE="2615"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\srof_fifo\srof_fifo_0\srof_fifo_srof_fifo_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\srof_fifo\srof_fifo_0\rtl\vhdl\core\corefifo_sync.vhd,hdl"
STATE="utd"
TIME="1574159875"
SIZE="36149"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\srof_fifo\srof_fifo_0\srof_fifo_srof_fifo_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\srof_fifo\srof_fifo_0\rtl\vhdl\core\corefifo_sync_scntr.vhd,hdl"
STATE="utd"
TIME="1574159875"
SIZE="29856"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\srof_fifo\srof_fifo_0\srof_fifo_srof_fifo_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\srof_fifo\srof_fifo_0\rtl\vhdl\core\srof_fifo_srof_fifo_0_LSRAM_top.vhd,hdl"
STATE="utd"
TIME="1574159875"
SIZE="10186"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\srof_fifo\srof_fifo_0\srof_fifo_srof_fifo_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\srof_fifo\srof_fifo_0\rtl\vhdl\core\srof_fifo_srof_fifo_0_ram_wrapper.vhd,hdl"
STATE="utd"
TIME="1574159874"
SIZE="2021"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\srof_fifo\srof_fifo_0\srof_fifo_srof_fifo_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\srof_fifo\srof_fifo_0\rtl\vhdl\test\user\g4_dp_ext_mem.vhd,tb_hdl"
STATE="utd"
TIME="1574159875"
SIZE="7423"
PARENT="<project>\component\work\srof_fifo\srof_fifo_0\srof_fifo_srof_fifo_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\srof_fifo\srof_fifo_0\rtl\vhdl\test\user\TB.vhd,tb_hdl"
STATE="utd"
TIME="1574159875"
SIZE="21706"
PARENT="<project>\component\work\srof_fifo\srof_fifo_0\srof_fifo_srof_fifo_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\srof_fifo\srof_fifo_0\rtl\vhdl\test\user\XHDL_misc.vhd,tb_hdl"
STATE="utd"
TIME="1574159875"
SIZE="3791"
PARENT="<project>\component\work\srof_fifo\srof_fifo_0\srof_fifo_srof_fifo_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\srof_fifo\srof_fifo_0\rtl\vhdl\test\user\XHDL_std_logic.vhd,tb_hdl"
STATE="utd"
TIME="1574159875"
SIZE="17897"
PARENT="<project>\component\work\srof_fifo\srof_fifo_0\srof_fifo_srof_fifo_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\srof_fifo\srof_fifo_0\srof_fifo_srof_fifo_0_COREFIFO.cxf,actgen_cxf"
STATE="utd"
TIME="1574159875"
SIZE="3557"
PARENT="<project>\component\work\srof_fifo\srof_fifo.cxf"
ENDFILE
VALUE "<project>\component\work\Timer100ms\Timer100ms.cxf,actgen_cxf"
STATE="utd"
TIME="1518519694"
SIZE="2910"
ENDFILE
VALUE "<project>\component\work\Timer100ms\Timer100ms.vhd,hdl"
STATE="utd"
TIME="1518519693"
SIZE="6888"
PARENT="<project>\component\work\Timer100ms\Timer100ms.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\TL\TL.cxf,actgen_cxf"
STATE="utd"
TIME="1574159788"
SIZE="4737"
ENDFILE
VALUE "<project>\component\work\TL\TL.vhd,hdl"
STATE="utd"
TIME="1574159787"
SIZE="7778"
PARENT="<project>\component\work\TL\TL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\TL\TL_0\coreparameters.vhd,tb_hdl"
STATE="utd"
TIME="1574159787"
SIZE="1650"
PARENT="<project>\component\work\TL\TL_0\TL_TL_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\TL\TL_0\mti\scripts\runall_vhdl.do,do"
STATE="utd"
TIME="1574159787"
SIZE="22"
PARENT="<project>\component\work\TL\TL_0\TL_TL_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\TL\TL_0\mti\scripts\wave_vhdl.do,do"
STATE="utd"
TIME="1574159787"
SIZE="1259"
PARENT="<project>\component\work\TL\TL_0\TL_TL_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\TL\TL_0\rtl\vhdl\core\COREFIFO.vhd,hdl"
STATE="utd"
TIME="1574159787"
SIZE="68706"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\TL\TL_0\TL_TL_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\TL\TL_0\rtl\vhdl\core\corefifo_async.vhd,hdl"
STATE="utd"
TIME="1574159787"
SIZE="56673"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\TL\TL_0\TL_TL_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\TL\TL_0\rtl\vhdl\core\corefifo_fwft.vhd,hdl"
STATE="utd"
TIME="1574159787"
SIZE="15104"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\TL\TL_0\TL_TL_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\TL\TL_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd,hdl"
STATE="utd"
TIME="1574159787"
SIZE="3022"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\TL\TL_0\TL_TL_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\TL\TL_0\rtl\vhdl\core\corefifo_NstagesSync.vhd,hdl"
STATE="utd"
TIME="1574159787"
SIZE="2457"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\TL\TL_0\TL_TL_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\TL\TL_0\rtl\vhdl\core\corefifo_resetSync.vhd,hdl"
STATE="utd"
TIME="1574159787"
SIZE="2573"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\TL\TL_0\TL_TL_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\TL\TL_0\rtl\vhdl\core\corefifo_sync.vhd,hdl"
STATE="utd"
TIME="1574159787"
SIZE="36107"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\TL\TL_0\TL_TL_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\TL\TL_0\rtl\vhdl\core\corefifo_sync_scntr.vhd,hdl"
STATE="utd"
TIME="1574159787"
SIZE="29814"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\TL\TL_0\TL_TL_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\TL\TL_0\rtl\vhdl\core\TL_TL_0_LSRAM_top.vhd,hdl"
STATE="utd"
TIME="1574159787"
SIZE="6667"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\TL\TL_0\TL_TL_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\TL\TL_0\rtl\vhdl\core\TL_TL_0_ram_wrapper.vhd,hdl"
STATE="utd"
TIME="1574159786"
SIZE="2014"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\TL\TL_0\TL_TL_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\TL\TL_0\rtl\vhdl\test\user\g4_dp_ext_mem.vhd,tb_hdl"
STATE="utd"
TIME="1574159787"
SIZE="7423"
PARENT="<project>\component\work\TL\TL_0\TL_TL_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\TL\TL_0\rtl\vhdl\test\user\TB.vhd,tb_hdl"
STATE="utd"
TIME="1574159787"
SIZE="21678"
PARENT="<project>\component\work\TL\TL_0\TL_TL_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\TL\TL_0\rtl\vhdl\test\user\XHDL_misc.vhd,tb_hdl"
STATE="utd"
TIME="1574159787"
SIZE="3791"
PARENT="<project>\component\work\TL\TL_0\TL_TL_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\TL\TL_0\rtl\vhdl\test\user\XHDL_std_logic.vhd,tb_hdl"
STATE="utd"
TIME="1574159787"
SIZE="17897"
PARENT="<project>\component\work\TL\TL_0\TL_TL_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\TL\TL_0\TL_TL_0_COREFIFO.cxf,actgen_cxf"
STATE="utd"
TIME="1574159787"
SIZE="3515"
PARENT="<project>\component\work\TL\TL.cxf"
ENDFILE
VALUE "<project>\component\work\trigger_fifo\trigger_fifo.cxf,actgen_cxf"
STATE="utd"
TIME="1643040468"
SIZE="4662"
ENDFILE
VALUE "<project>\component\work\trigger_fifo\trigger_fifo.vhd,hdl"
STATE="utd"
TIME="1643040466"
SIZE="8569"
PARENT="<project>\component\work\trigger_fifo\trigger_fifo.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\trigger_fifo\trigger_fifo_0\coreparameters.vhd,tb_hdl"
STATE="utd"
TIME="1643040466"
SIZE="1642"
PARENT="<project>\component\work\trigger_fifo\trigger_fifo_0\trigger_fifo_trigger_fifo_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\trigger_fifo\trigger_fifo_0\mti\scripts\runall_vhdl.do,do"
STATE="utd"
TIME="1643040466"
SIZE="22"
PARENT="<project>\component\work\trigger_fifo\trigger_fifo_0\trigger_fifo_trigger_fifo_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\trigger_fifo\trigger_fifo_0\mti\scripts\wave_vhdl.do,do"
STATE="utd"
TIME="1643040466"
SIZE="1259"
PARENT="<project>\component\work\trigger_fifo\trigger_fifo_0\trigger_fifo_trigger_fifo_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\trigger_fifo\trigger_fifo_0\rtl\vhdl\core\COREFIFO.vhd,hdl"
STATE="utd"
TIME="1643040466"
SIZE="69186"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\trigger_fifo\trigger_fifo_0\trigger_fifo_trigger_fifo_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\trigger_fifo\trigger_fifo_0\rtl\vhdl\core\corefifo_async.vhd,hdl"
STATE="utd"
TIME="1643040466"
SIZE="56893"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\trigger_fifo\trigger_fifo_0\trigger_fifo_trigger_fifo_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\trigger_fifo\trigger_fifo_0\rtl\vhdl\core\corefifo_fwft.vhd,hdl"
STATE="utd"
TIME="1643040466"
SIZE="15164"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\trigger_fifo\trigger_fifo_0\trigger_fifo_trigger_fifo_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\trigger_fifo\trigger_fifo_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd,hdl"
STATE="utd"
TIME="1643040466"
SIZE="3082"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\trigger_fifo\trigger_fifo_0\trigger_fifo_trigger_fifo_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\trigger_fifo\trigger_fifo_0\rtl\vhdl\core\corefifo_NstagesSync.vhd,hdl"
STATE="utd"
TIME="1643040466"
SIZE="2517"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\trigger_fifo\trigger_fifo_0\trigger_fifo_trigger_fifo_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\trigger_fifo\trigger_fifo_0\rtl\vhdl\core\corefifo_resetSync.vhd,hdl"
STATE="utd"
TIME="1643040466"
SIZE="2633"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\trigger_fifo\trigger_fifo_0\trigger_fifo_trigger_fifo_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\trigger_fifo\trigger_fifo_0\rtl\vhdl\core\corefifo_sync.vhd,hdl"
STATE="utd"
TIME="1643040466"
SIZE="36167"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\trigger_fifo\trigger_fifo_0\trigger_fifo_trigger_fifo_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\trigger_fifo\trigger_fifo_0\rtl\vhdl\core\corefifo_sync_scntr.vhd,hdl"
STATE="utd"
TIME="1643040466"
SIZE="29874"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\trigger_fifo\trigger_fifo_0\trigger_fifo_trigger_fifo_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\trigger_fifo\trigger_fifo_0\rtl\vhdl\core\trigger_fifo_trigger_fifo_0_ram_wrapper.vhd,hdl"
STATE="utd"
TIME="1643040465"
SIZE="2942"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\trigger_fifo\trigger_fifo_0\trigger_fifo_trigger_fifo_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\trigger_fifo\trigger_fifo_0\rtl\vhdl\core\trigger_fifo_trigger_fifo_0_USRAM_top.vhd,hdl"
STATE="utd"
TIME="1643040466"
SIZE="8111"
LIBRARY="COREFIFO_LIB"
PARENT="<project>\component\work\trigger_fifo\trigger_fifo_0\trigger_fifo_trigger_fifo_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\trigger_fifo\trigger_fifo_0\rtl\vhdl\test\user\g4_dp_ext_mem.vhd,tb_hdl"
STATE="utd"
TIME="1643040466"
SIZE="7423"
PARENT="<project>\component\work\trigger_fifo\trigger_fifo_0\trigger_fifo_trigger_fifo_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\trigger_fifo\trigger_fifo_0\rtl\vhdl\test\user\TB.vhd,tb_hdl"
STATE="utd"
TIME="1643040466"
SIZE="21718"
PARENT="<project>\component\work\trigger_fifo\trigger_fifo_0\trigger_fifo_trigger_fifo_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\trigger_fifo\trigger_fifo_0\rtl\vhdl\test\user\XHDL_misc.vhd,tb_hdl"
STATE="utd"
TIME="1643040466"
SIZE="3791"
PARENT="<project>\component\work\trigger_fifo\trigger_fifo_0\trigger_fifo_trigger_fifo_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\trigger_fifo\trigger_fifo_0\rtl\vhdl\test\user\XHDL_std_logic.vhd,tb_hdl"
STATE="utd"
TIME="1643040466"
SIZE="17897"
PARENT="<project>\component\work\trigger_fifo\trigger_fifo_0\trigger_fifo_trigger_fifo_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\trigger_fifo\trigger_fifo_0\trigger_fifo_trigger_fifo_0_COREFIFO.cxf,actgen_cxf"
STATE="utd"
TIME="1643040466"
SIZE="3575"
PARENT="<project>\component\work\trigger_fifo\trigger_fifo.cxf"
ENDFILE
VALUE "<project>\constraint\DRM2_top_derived_constraints.sdc,sdc"
STATE="utd"
TIME="1681395190"
SIZE="5113"
ENDFILE
VALUE "<project>\constraint\fp\DRM2_top_derived_constraints.pdc,fp_pdc"
STATE="utd"
TIME="1681395190"
SIZE="364"
ENDFILE
VALUE "<project>\constraint\fp\GBTXtest_main.fp.pdc,fp_pdc"
STATE="utd"
TIME="1480958485"
SIZE="834"
ENDFILE
VALUE "<project>\constraint\GBTXtest_main_compile.sdc,sdc"
STATE="utd"
TIME="1643036933"
SIZE="334"
ENDFILE
VALUE "<project>\constraint\GBTXtest_main_synthesis.sdc,sdc"
STATE="utd"
TIME="1643035628"
SIZE="525"
ENDFILE
VALUE "<project>\constraint\io\pinout_DRM2.pdc,io_pdc"
STATE="utd"
TIME="1669299976"
SIZE="36506"
ENDFILE
VALUE "<project>\constraint\netlist_attrib.ndc,ndc"
STATE="utd"
TIME="1677664832"
SIZE="16486"
ENDFILE
VALUE "<project>\constraint\user.sdc,sdc"
STATE="utd"
TIME="1643204640"
SIZE="5165"
IS_TARGET="TRUE"
ENDFILE
VALUE "<project>\designer\DRM2_top\DRM2_top_ba.v,ba_hdl"
STATE="utd"
TIME="1602769621"
SIZE="18758856"
ENDFILE
VALUE "<project>\hdl\a1500_interf.vhd,hdl"
STATE="utd"
TIME="1646752773"
SIZE="17640"
ENDFILE
VALUE "<project>\hdl\AND20.vhd,hdl"
STATE="utd"
TIME="1444387374"
SIZE="1469"
ENDFILE
VALUE "<project>\hdl\APBPIO.vhd,hdl"
STATE="utd"
TIME="1429546904"
SIZE="4482"
ENDFILE
VALUE "<project>\hdl\ATMEGA_sim.vhd,hdl"
STATE="utd"
TIME="1494253160"
SIZE="2583"
ENDFILE
VALUE "<project>\hdl\AUX_CTRL.vhd,hdl"
STATE="utd"
TIME="1518008158"
SIZE="11629"
ENDFILE
VALUE "<project>\hdl\bus_extender.vhd,hdl"
STATE="utd"
TIME="1568718721"
SIZE="2543"
ENDFILE
VALUE "<project>\hdl\caenlinkpkg.vhd,hdl"
STATE="utd"
TIME="1475156419"
SIZE="6702"
ENDFILE
VALUE "<project>\hdl\CAEN_LINK.vhd,hdl"
STATE="utd"
TIME="1649146033"
SIZE="43487"
ENDFILE
VALUE "<project>\hdl\clint.vhd,hdl"
STATE="utd"
TIME="1581083872"
SIZE="32551"
ENDFILE
VALUE "<project>\hdl\conet_interf.vhd,hdl"
STATE="utd"
TIME="1649144240"
SIZE="36690"
ENDFILE
VALUE "<project>\hdl\Control.vhd,hdl"
STATE="utd"
TIME="1517322216"
SIZE="171202"
ENDFILE
VALUE "<project>\hdl\ControlInputAmbiguity.vhd,hdl"
STATE="utd"
TIME="1517311758"
SIZE="3077"
ENDFILE
VALUE "<project>\hdl\corefifo_doubleSync.vhd,hdl"
STATE="utd"
TIME="1453729450"
SIZE="3597"
ENDFILE
VALUE "<project>\hdl\corefifo_fwft.vhd,hdl"
STATE="utd"
TIME="1453729450"
SIZE="14871"
ENDFILE
VALUE "<project>\hdl\corefifo_grayToBinConv.vhd,hdl"
STATE="utd"
TIME="1453729450"
SIZE="3073"
ENDFILE
VALUE "<project>\hdl\CoreI2CStateMachine.vhd,hdl"
STATE="utd"
TIME="1509258948"
SIZE="32028"
ENDFILE
VALUE "<project>\hdl\COREI2C_Bit2Bus.vhd,hdl"
STATE="utd"
TIME="1449747954"
SIZE="470"
ENDFILE
VALUE "<project>\hdl\COREI2C_Bus2Bit.vhd,hdl"
STATE="utd"
TIME="1449747946"
SIZE="470"
ENDFILE
VALUE "<project>\hdl\Crystal20MHZ.vhd,hdl"
STATE="utd"
TIME="1510043975"
SIZE="931"
ENDFILE
VALUE "<project>\hdl\delay_line.vhd,hdl"
STATE="utd"
TIME="1453473876"
SIZE="2126"
ENDFILE
VALUE "<project>\hdl\delete_this.vhd,hdl"
STATE="utd"
TIME="1481910012"
SIZE="1073"
ENDFILE
VALUE "<project>\hdl\Div10.vhd,hdl"
STATE="utd"
TIME="1449748050"
SIZE="1372"
ENDFILE
VALUE "<project>\hdl\Div1000.vhd,hdl"
STATE="utd"
TIME="1449748042"
SIZE="1414"
ENDFILE
VALUE "<project>\hdl\Div2000.vhd,hdl"
STATE="utd"
TIME="1480522958"
SIZE="1392"
ENDFILE
VALUE "<project>\hdl\Div5000.vhd,hdl"
STATE="utd"
TIME="1480522898"
SIZE="1392"
ENDFILE
VALUE "<project>\hdl\DivVar16bit.vhd,hdl"
STATE="utd"
TIME="1481309132"
SIZE="1507"
ENDFILE
VALUE "<project>\hdl\DivVar4bit.vhd,hdl"
STATE="utd"
TIME="1508164343"
SIZE="1570"
ENDFILE
VALUE "<project>\hdl\DivVar8bit.vhd,hdl"
STATE="utd"
TIME="1481309020"
SIZE="1490"
ENDFILE
VALUE "<project>\hdl\Div_variable.vhd,hdl"
STATE="utd"
TIME="1481129266"
SIZE="1513"
ENDFILE
VALUE "<project>\hdl\DRM2pkg.vhd,hdl"
STATE="utd"
TIME="1677664448"
SIZE="36732"
ENDFILE
VALUE "<project>\hdl\DRM2_top.vhd,hdl"
STATE="utd"
TIME="1677664697"
SIZE="135643"
ENDFILE
VALUE "<project>\hdl\epcs_rx_intf.v,hdl"
STATE="utd"
TIME="1453473876"
SIZE="1389"
ENDFILE
VALUE "<project>\hdl\epcs_rx_intf.vhd,hdl"
STATE="utd"
TIME="1475156419"
SIZE="2185"
ENDFILE
VALUE "<project>\hdl\EPCS_SERDES.vhd,hdl"
STATE="utd"
TIME="1475156419"
SIZE="18879"
ENDFILE
VALUE "<project>\hdl\epcs_tx_intf.v,hdl"
STATE="utd"
TIME="1453473876"
SIZE="1162"
ENDFILE
VALUE "<project>\hdl\epcs_tx_intf.vhd,hdl"
STATE="utd"
TIME="1475156419"
SIZE="1816"
ENDFILE
VALUE "<project>\hdl\ErrorDebugI2C.vhd,hdl"
STATE="utd"
TIME="1511169638"
SIZE="2396"
ENDFILE
VALUE "<project>\hdl\fake_gbt.vhd,hdl"
STATE="utd"
TIME="1611757894"
SIZE="6175"
ENDFILE
VALUE "<project>\hdl\FDIV.vhd,hdl"
STATE="utd"
TIME="1581084136"
SIZE="5731"
ENDFILE
VALUE "<project>\hdl\FDIV_selector.vhd,hdl"
STATE="utd"
TIME="1491486760"
SIZE="1085"
ENDFILE
VALUE "<project>\hdl\GBTXI2C_CTRL.vhd,hdl"
STATE="utd"
TIME="1518102386"
SIZE="18708"
ENDFILE
VALUE "<project>\hdl\GBTX_CTRL.vhd,hdl"
STATE="utd"
TIME="1554973649"
SIZE="38647"
ENDFILE
VALUE "<project>\hdl\GBTX_DECODER.vhd,hdl"
STATE="utd"
TIME="1509449010"
SIZE="5681"
ENDFILE
VALUE "<project>\hdl\GBTx_interface.vhd,hdl"
STATE="utd"
TIME="1676278803"
SIZE="48338"
ENDFILE
VALUE "<project>\hdl\GBTX_POWERCTRL.vhd,hdl"
STATE="utd"
TIME="1449747742"
SIZE="30248"
ENDFILE
VALUE "<project>\hdl\GBTX_POWERCTRL_ctrl.vhd,hdl"
STATE="utd"
TIME="1443624880"
SIZE="2428"
ENDFILE
VALUE "<project>\hdl\GBTX_SWITCH.vhd,hdl"
STATE="utd"
TIME="1509006251"
SIZE="7091"
ENDFILE
VALUE "<project>\hdl\I2CErrorConv.vhd,hdl"
STATE="utd"
TIME="1515768019"
SIZE="4125"
ENDFILE
VALUE "<project>\hdl\I2CSFPTEMPctrl.vhd,hdl"
STATE="utd"
TIME="1583761062"
SIZE="70211"
ENDFILE
VALUE "<project>\hdl\I2CStateMachine.vhd,hdl"
STATE="utd"
TIME="1434991562"
SIZE="17741"
ENDFILE
VALUE "<project>\hdl\I2CStateMachine2.vhd,hdl"
STATE="utd"
TIME="1434991562"
SIZE="22659"
ENDFILE
VALUE "<project>\hdl\I2CStateMachineAD7416.vhd,hdl"
STATE="utd"
TIME="1491313878"
SIZE="20249"
ENDFILE
VALUE "<project>\hdl\I2CStateMachineGBTX.vhd,hdl"
STATE="utd"
TIME="1574175522"
SIZE="26729"
ENDFILE
VALUE "<project>\hdl\I2CStateMachineGBTX2.vhd,hdl"
STATE="utd"
TIME="1438344024"
SIZE="27492"
ENDFILE
VALUE "<project>\hdl\I2CStateMachineGBTXtestAUX.vhd,hdl"
STATE="utd"
TIME="1434991562"
SIZE="25609"
ENDFILE
VALUE "<project>\hdl\I2CStateMachineGBTXv2.vhd,hdl"
STATE="utd"
TIME="1511182716"
SIZE="32628"
ENDFILE
VALUE "<project>\hdl\I2CStateMachineGBTXv3.vhd,hdl"
STATE="utd"
TIME="1484305124"
SIZE="29496"
ENDFILE
VALUE "<project>\hdl\I2CStateMachineINA.vhd,hdl"
STATE="utd"
TIME="1449747844"
SIZE="27014"
ENDFILE
VALUE "<project>\hdl\I2CStateMachineINAemu.vhd,hdl"
STATE="utd"
TIME="1445272982"
SIZE="20784"
ENDFILE
VALUE "<project>\hdl\I2CStateMachineMASTERctrl.vhd,hdl"
STATE="utd"
TIME="1511195234"
SIZE="29421"
ENDFILE
VALUE "<project>\hdl\I2CStateMachineMASTERtest.vhd,hdl"
STATE="utd"
TIME="1505986128"
SIZE="29104"
ENDFILE
VALUE "<project>\hdl\I2CStateMachineSFP.vhd,hdl"
STATE="utd"
TIME="1482851398"
SIZE="17994"
ENDFILE
VALUE "<project>\hdl\I2CStateMachineSlave.vhd,hdl"
STATE="utd"
TIME="1491314020"
SIZE="18041"
ENDFILE
VALUE "<project>\hdl\I2CStateMachineSlaveAUX.vhd,hdl"
STATE="utd"
TIME="1499864176"
SIZE="29203"
ENDFILE
VALUE "<project>\hdl\I2CStateMachineSlaveExtAdd.vhd,hdl"
STATE="utd"
TIME="1491313918"
SIZE="29647"
ENDFILE
VALUE "<project>\hdl\I2C_INA_BUS.vhd,hdl"
STATE="utd"
TIME="1443627180"
SIZE="1789"
ENDFILE
VALUE "<project>\hdl\I2C_INA_SLV0add.vhd,hdl"
STATE="utd"
TIME="1482617668"
SIZE="1219"
ENDFILE
VALUE "<project>\hdl\I2C_SFPTEMP_SLVadd.vhd,hdl"
STATE="utd"
TIME="1484564222"
SIZE="1421"
ENDFILE
VALUE "<project>\hdl\I2C_ZTEST.vhd,hdl"
STATE="utd"
TIME="1440173480"
SIZE="1214"
ENDFILE
VALUE "<project>\hdl\Mult10.vhd,hdl"
STATE="utd"
TIME="1491491682"
SIZE="982"
ENDFILE
VALUE "<project>\hdl\rod_sniffer.vhd,hdl"
STATE="utd"
TIME="1674224030"
SIZE="14902"
ENDFILE
VALUE "<project>\hdl\TestSignal.vhd,hdl"
STATE="utd"
TIME="1510158607"
SIZE="11087"
ENDFILE
VALUE "<project>\hdl\txt_util.vhd,hdl"
STATE="utd"
TIME="1396595709"
SIZE="15075"
ENDFILE
VALUE "<project>\hdl\uCTRL_interface.vhd,hdl"
STATE="utd"
TIME="1491392794"
SIZE="24044"
ENDFILE
VALUE "<project>\hdl\Versioning.vhd,hdl"
STATE="utd"
TIME="1518103334"
SIZE="8546"
ENDFILE
VALUE "<project>\hdl\version_reg.vhd,hdl"
STATE="utd"
TIME="1696325249"
SIZE="240"
ENDFILE
VALUE "<project>\hdl\vme_int.vhd,hdl"
STATE="utd"
TIME="1681478167"
SIZE="107861"
ENDFILE
VALUE "<project>\simulation\bfmtovec_compile.log,log"
STATE="utd"
TIME="1681457519"
SIZE="941"
ENDFILE
VALUE "<project>\simulation\bfmtovec_compile.tcl,sim"
STATE="utd"
TIME="1574162059"
SIZE="1462"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
ENDFILE
VALUE "<project>\simulation\conet_link.log,log"
STATE="utd"
TIME="1681475090"
SIZE="6934"
ENDFILE
VALUE "<project>\simulation\conet_master.log,log"
STATE="utd"
TIME="1681475090"
SIZE="13927"
ENDFILE
VALUE "<project>\simulation\coreahblite_usertb_ahb_master0.bfm,sim"
STATE="utd"
TIME="1496144493"
SIZE="25928"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
ENDFILE
VALUE "<project>\simulation\coreahblite_usertb_ahb_master1.bfm,sim"
STATE="utd"
TIME="1496144493"
SIZE="6200"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
ENDFILE
VALUE "<project>\simulation\coreahblite_usertb_ahb_master2.bfm,sim"
STATE="utd"
TIME="1496144493"
SIZE="6200"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
ENDFILE
VALUE "<project>\simulation\coreahblite_usertb_ahb_master3.bfm,sim"
STATE="utd"
TIME="1496144493"
SIZE="6200"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
ENDFILE
VALUE "<project>\simulation\coreahblite_usertb_include.bfm,sim"
STATE="utd"
TIME="1496144493"
SIZE="12178"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
ENDFILE
VALUE "<project>\simulation\I2CSFTTEMP_URAM_0_URAM_R0C0.mem,sim"
STATE="utd"
TIME="1518519533"
SIZE="1280"
PARENT="<project>\component\work\I2CSFTTEMP\URAM_0\I2CSFTTEMP_URAM_0_URAM.cxf"
ENDFILE
VALUE "<project>\simulation\peripheral_init.bfm,sim"
STATE="utd"
TIME="1574162054"
SIZE="8450"
PARENT="<project>\component\Actel\SmartFusion2MSS\MSS\1.1.500\MSS.cxf"
ENDFILE
VALUE "<project>\simulation\run.do,do"
STATE="utd"
TIME="1681457503"
SIZE="33711"
ENDFILE
VALUE "<project>\simulation\run1.do,do"
STATE="utd"
TIME="1580315381"
SIZE="6103"
ENDFILE
VALUE "<project>\simulation\SERDESIF_0_compile_bfm.tcl,sim"
STATE="utd"
TIME="1681457502"
SIZE="782"
PARENT="<project>\component\work\EPCS_SERDES_IF\EPCS_SERDES_IF.cxf"
ENDFILE
VALUE "<project>\simulation\SERDESIF_0_PCIE_0_user.bfm,sim"
STATE="utd"
TIME="1481796580"
SIZE="452"
PARENT="<project>\component\work\EPCS_SERDES_IF\EPCS_SERDES_IF.cxf"
ENDFILE
VALUE "<project>\simulation\SERDESIF_0_PCIE_1_user.bfm,sim"
STATE="utd"
TIME="1481796580"
SIZE="452"
PARENT="<project>\component\work\EPCS_SERDES_IF\EPCS_SERDES_IF.cxf"
ENDFILE
VALUE "<project>\simulation\tdc0.log,log"
STATE="utd"
TIME="1681489033"
SIZE="3591434"
ENDFILE
VALUE "<project>\simulation\tdc1.log,log"
STATE="utd"
TIME="1681489033"
SIZE="3591434"
ENDFILE
VALUE "<project>\simulation\tdc2.log,log"
STATE="utd"
TIME="1681489033"
SIZE="3586682"
ENDFILE
VALUE "<project>\simulation\tdc3.log,log"
STATE="utd"
TIME="1681489033"
SIZE="3586682"
ENDFILE
VALUE "<project>\simulation\test.bfm,sim"
STATE="utd"
TIME="1574331357"
SIZE="537"
PARENT="<project>\component\work\EPCS_Demo_sb_HPMS\EPCS_Demo_sb_HPMS.cxf"
ENDFILE
VALUE "<project>\simulation\wave.do,do"
STATE="utd"
TIME="1681475996"
SIZE="89962"
ENDFILE
VALUE "<project>\stimulus\a1500.vhd,tb_hdl"
STATE="utd"
TIME="1453732317"
SIZE="17210"
ENDFILE
VALUE "<project>\stimulus\atmega16.vhd,tb_hdl"
STATE="utd"
TIME="1517332849"
SIZE="16755"
ENDFILE
VALUE "<project>\stimulus\CONET_MASTER.vhd,tb_hdl"
STATE="utd"
TIME="1675440947"
SIZE="65227"
ENDFILE
VALUE "<project>\stimulus\Control.vhd,tb_hdl"
STATE="utd"
TIME="1554111466"
SIZE="76305"
ENDFILE
VALUE "<project>\stimulus\CY7C1370D.vhd,tb_hdl"
STATE="utd"
TIME="1476087333"
SIZE="14735"
ENDFILE
VALUE "<project>\stimulus\Dec8B10B.vhd,tb_hdl"
STATE="utd"
TIME="1453473880"
SIZE="44446"
ENDFILE
VALUE "<project>\stimulus\DRM2_board.vhd,tb_hdl"
STATE="utd"
TIME="1453473880"
SIZE="11813"
ENDFILE
VALUE "<project>\stimulus\Enc8B10B.vhd,tb_hdl"
STATE="utd"
TIME="1453473880"
SIZE="51138"
ENDFILE
VALUE "<project>\stimulus\fct16543.vhd,tb_hdl"
STATE="utd"
TIME="1516265372"
SIZE="3221"
ENDFILE
VALUE "<project>\stimulus\fct16543p.vhd,tb_hdl"
STATE="utd"
TIME="1492779688"
SIZE="1765"
ENDFILE
VALUE "<project>\stimulus\fct244.vhd,tb_hdl"
STATE="utd"
TIME="1516265386"
SIZE="1736"
ENDFILE
VALUE "<project>\stimulus\flash.vhd,tb_hdl"
STATE="utd"
TIME="1516265354"
SIZE="14980"
ENDFILE
VALUE "<project>\stimulus\I2C_interf.vhd,tb_hdl"
STATE="utd"
TIME="1580315166"
SIZE="18108"
ENDFILE
VALUE "<project>\stimulus\I2C_ZTEST.vhd,tb_hdl"
STATE="utd"
TIME="1440169880"
SIZE="1214"
ENDFILE
VALUE "<project>\stimulus\io_utils.vhd,tb_hdl"
STATE="utd"
TIME="1453473880"
SIZE="10279"
ENDFILE
VALUE "<project>\stimulus\micro.vhd,tb_hdl"
STATE="utd"
TIME="1516265354"
SIZE="4848"
ENDFILE
VALUE "<project>\stimulus\package_utility.vhd,tb_hdl"
STATE="utd"
TIME="1384265765"
SIZE="2089"
ENDFILE
VALUE "<project>\stimulus\PLL_sram.vhd,tb_hdl"
STATE="utd"
TIME="1516289695"
SIZE="3008"
ENDFILE
VALUE "<project>\stimulus\PLL_tdc.vhd,tb_hdl"
STATE="utd"
TIME="1516289742"
SIZE="2218"
ENDFILE
VALUE "<project>\stimulus\reset_mod.vhd,tb_hdl"
STATE="utd"
TIME="1516265458"
SIZE="11097"
ENDFILE
VALUE "<project>\stimulus\roc32.vhd,tb_hdl"
STATE="utd"
TIME="1568639191"
SIZE="130055"
ENDFILE
VALUE "<project>\stimulus\serdes.vhd,tb_hdl"
STATE="utd"
TIME="1453473880"
SIZE="2384"
ENDFILE
VALUE "<project>\stimulus\spi_interf.vhd,tb_hdl"
STATE="utd"
TIME="1516265458"
SIZE="18709"
ENDFILE
VALUE "<project>\stimulus\sram.vhd,tb_hdl"
STATE="utd"
TIME="1516265354"
SIZE="2149"
ENDFILE
VALUE "<project>\stimulus\syncfifo.vhd,tb_hdl"
STATE="utd"
TIME="1634565403"
SIZE="4757"
ENDFILE
VALUE "<project>\stimulus\TB_i2c_gbtx.vhd,tb_hdl"
STATE="utd"
TIME="1675241517"
SIZE="74932"
ENDFILE
VALUE "<project>\stimulus\tdc.vhd,tb_hdl"
STATE="utd"
TIME="1649411680"
SIZE="60525"
ENDFILE
VALUE "<project>\stimulus\tdcchaines.vhd,tb_hdl"
STATE="utd"
TIME="1602163890"
SIZE="24327"
ENDFILE
VALUE "<project>\stimulus\V1390pkg.vhd,tb_hdl"
STATE="utd"
TIME="1516265458"
SIZE="15932"
ENDFILE
VALUE "<project>\stimulus\v1390sim.vhd,tb_hdl"
STATE="utd"
TIME="1602160818"
SIZE="22048"
ENDFILE
VALUE "<project>\stimulus\v1390trm.vhd,tb_hdl"
STATE="utd"
TIME="1599738481"
SIZE="24528"
ENDFILE
VALUE "<project>\stimulus\vinterf.vhd,tb_hdl"
STATE="utd"
TIME="1516265458"
SIZE="50411"
ENDFILE
VALUE "<project>\stimulus\vme.vhd,tb_hdl"
STATE="utd"
TIME="1517841964"
SIZE="9089"
ENDFILE
VALUE "<project>\synthesis\DRM2_top.edn,syn_edn"
STATE="ood"
TIME="1675332126"
SIZE="15796177"
ENDFILE
VALUE "<project>\synthesis\DRM2_top.so,so"
STATE="utd"
TIME="1675332128"
SIZE="237"
ENDFILE
VALUE "<project>\synthesis\DRM2_top_sdc.sdc,syn_sdc"
STATE="ood"
TIME="1675332125"
SIZE="9977"
ENDFILE
VALUE "<project>\synthesis\DRM2_top_syn.prj,prj"
STATE="utd"
TIME="1696325620"
SIZE="53485"
ENDFILE
VALUE "<project>\synthesis\prova\synwork\layer0.so,so"
STATE="utd"
TIME="1643040813"
SIZE="159"
ENDFILE
VALUE "<project>\synthesis\synthesis_idc\DRM2_top.edn,syn_edn"
STATE="ood"
TIME="1681395466"
SIZE="16342385"
ENDFILE
VALUE "<project>\synthesis\synthesis_idc\DRM2_top.so,so"
STATE="utd"
TIME="1681395469"
SIZE="250"
ENDFILE
VALUE "<project>\synthesis\synthesis_idc\DRM2_top_sdc.sdc,syn_sdc"
STATE="ood"
TIME="1681395466"
SIZE="11031"
ENDFILE
VALUE "<project>\synthesis\synthesis_idc_1\DRM2_top.so,so"
STATE="utd"
TIME="1648819140"
SIZE="253"
ENDFILE
VALUE "<project>\synthesis\synthesis_idc_conet_rclk\DRM2_top.edn,syn_edn"
STATE="ood"
TIME="1674224742"
SIZE="16649624"
ENDFILE
VALUE "<project>\synthesis\synthesis_idc_conet_rclk\DRM2_top.so,so"
STATE="utd"
TIME="1674224745"
SIZE="262"
ENDFILE
VALUE "<project>\synthesis\synthesis_idc_conet_rclk\DRM2_top_sdc.sdc,syn_sdc"
STATE="ood"
TIME="1674224742"
SIZE="11031"
ENDFILE
VALUE "<project>\synthesis\synthesis_idc_conet_tclk\DRM2_top.so,so"
STATE="utd"
TIME="1649154323"
SIZE="262"
ENDFILE
VALUE "E:\alicetof\firmware\DRM2_rev2.0\DRM2_Ztenth_fw_trm_12.4\synthesis\synthesis_1\DRM2_top.edn,syn_edn"
STATE="ood"
TIME="1603199440"
SIZE="16104245"
ENDFILE
VALUE "E:\alicetof\firmware\DRM2_rev2.0\DRM2_Ztenth_fw_trm_2021.2\synthesis\synthesis_idc\DRM2_top.edn,syn_edn"
STATE="ood"
TIME="1632931011"
SIZE="16167889"
ENDFILE
ENDLIST
LIST UsedFile
ENDLIST
LIST NewModulesInfo
LIST "DRM2_top::work"
FILE "<project>\hdl\DRM2_top.vhd,hdl"
LIST AssociatedStimulus
VALUE "<project>\stimulus\io_utils.vhd,tb_hdl"
VALUE "<project>\stimulus\a1500.vhd,tb_hdl"
VALUE "<project>\stimulus\Dec8B10B.vhd,tb_hdl"
VALUE "<project>\stimulus\Enc8B10B.vhd,tb_hdl"
VALUE "<project>\stimulus\serdes.vhd,tb_hdl"
VALUE "<project>\stimulus\CONET_MASTER.vhd,tb_hdl"
VALUE "<project>\stimulus\fct16543p.vhd,tb_hdl"
VALUE "<project>\stimulus\Control.vhd,tb_hdl"
VALUE "<project>\stimulus\I2C_ZTEST.vhd,tb_hdl"
VALUE "<project>\stimulus\package_utility.vhd,tb_hdl"
VALUE "<project>\stimulus\CY7C1370D.vhd,tb_hdl"
VALUE "<project>\stimulus\TB_i2c_gbtx.vhd,tb_hdl"
ENDLIST
LIST SynthesisConstraints
VALUE "<project>\constraint\GBTXtest_main_synthesis.sdc,sdc"
VALUE "<project>\constraint\netlist_attrib.ndc,ndc"
VALUE "<project>\constraint\DRM2_top_derived_constraints.sdc,sdc"
VALUE "<project>\constraint\user.sdc,sdc"
VALUE "<project>\constraint\GBTXtest_main_compile.sdc,sdc"
ENDLIST
LIST TimingConstraints
VALUE "<project>\constraint\GBTXtest_main_compile.sdc,sdc"
VALUE "<project>\constraint\GBTXtest_main_synthesis.sdc,sdc"
VALUE "<project>\constraint\DRM2_top_derived_constraints.sdc,sdc"
VALUE "<project>\constraint\user.sdc,sdc"
ENDLIST
LIST PNRConstraints
VALUE "<project>\constraint\DRM2_top_derived_constraints.sdc,sdc"
VALUE "<project>\constraint\io\pinout_DRM2.pdc,io_pdc"
VALUE "<project>\constraint\user.sdc,sdc"
VALUE "<project>\constraint\GBTXtest_main_compile.sdc,sdc"
VALUE "<project>\constraint\GBTXtest_main_synthesis.sdc,sdc"
VALUE "<project>\constraint\fp\GBTXtest_main.fp.pdc,fp_pdc"
VALUE "<project>\constraint\fp\DRM2_top_derived_constraints.pdc,fp_pdc"
ENDLIST
LIST ProjectState5.1
LIST Impl1
ideSTIMULUS=StateSuccess
ideSYNTHESIS(<project>\synthesis\synthesis_idc\DRM2_top.edn,syn_edn)=StateFailure
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
VALUE "<project>\synthesis\DRM2_top.vm,syn_vm"
VALUE "<project>\designer\impl1\DRM2_top_fp\DRM2_top.pro,pro"
VALUE "<project>\synthesis\DRM2_top.edn,syn_edn"
VALUE "<project>\synthesis\DRM2_top_sdc.sdc,syn_sdc"
VALUE "<project>\synthesis\DRM2_top.vhd,syn_hdl"
VALUE "<project>\phy_synthesis\DRM2_top_palace.edn,palace_edn"
VALUE "<project>\phy_synthesis\DRM2_top_palace.gcf,palace_gcf"
VALUE "<project>\phy_synthesis\DRM2_top_palace.pdc,palace_pdc"
VALUE "<project>\phy_synthesis\DRM2_top_palace.sdc,palace_sdc"
VALUE "<project>\phy_synthesis\DRM2_top_palace.vhd,palace_hdl"
VALUE "<project>\designer\impl1\DRM2_top.adb,adb"
VALUE "<project>\designer\impl1\DRM2_top.fdb,fdb"
VALUE "<project>\designer\impl1\DRM2_top.pdb,pdb"
VALUE "<project>\designer\impl1\DRM2_top.stp,stp"
ENDUsed_File_List
ENDLIST
LIST Impl2
ideSTIMULUS=StateSuccess
ideSYNTHESIS(<project>\synthesis\synthesis_idc\DRM2_top.edn,syn_edn)=StateFailure
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
VALUE "<project>\synthesis\DRM2_top.vm,syn_vm"
VALUE "<project>\designer\impl2\DRM2_top_fp\DRM2_top.pro,pro"
VALUE "<project>\synthesis\synthesis_idc\DRM2_top.edn,syn_edn"
VALUE "<project>\synthesis\synthesis_idc\DRM2_top_sdc.sdc,syn_sdc"
VALUE "<project>\synthesis\synthesis_idc\DRM2_top.vhd,syn_hdl"
VALUE "<project>\phy_synthesis\DRM2_top_synthesis_idc_palace.edn,palace_edn"
VALUE "<project>\phy_synthesis\DRM2_top_synthesis_idc_palace.gcf,palace_gcf"
VALUE "<project>\phy_synthesis\DRM2_top_synthesis_idc_palace.pdc,palace_pdc"
VALUE "<project>\phy_synthesis\DRM2_top_synthesis_idc_palace.sdc,palace_sdc"
VALUE "<project>\phy_synthesis\DRM2_top_synthesis_idc_palace.vhd,palace_hdl"
VALUE "<project>\designer\impl2\DRM2_top_synthesis_idc.adb,adb"
VALUE "<project>\designer\impl2\DRM2_top_synthesis_idc.fdb,fdb"
VALUE "<project>\designer\impl2\DRM2_top_synthesis_idc.pdb,pdb"
VALUE "<project>\designer\impl2\DRM2_top_synthesis_idc.stp,stp"
ENDUsed_File_List
ENDLIST
ENDLIST
LIST synthesis_implementations
VALUE "synthesis"
VALUE "synthesis_idc"
VALUE "synthesis_idc_1"
VALUE "synthesis_idc_conet_tclk"
VALUE "synthesis_idc_conet_rclk"
VALUE "prova"
ENDLIST
ENDLIST
LIST "EPCS_Demo_sb::work"
FILE "<project>\component\work\EPCS_Demo_sb\EPCS_Demo_sb.cxf,actgen_cxf"
LIST Other_Association
VALUE "<project>\simulation\bfmtovec_compile.tcl,sim"
VALUE "<project>\simulation\coreahblite_usertb_include.bfm,sim"
VALUE "<project>\simulation\coreahblite_usertb_ahb_master0.bfm,sim"
VALUE "<project>\simulation\coreahblite_usertb_ahb_master1.bfm,sim"
VALUE "<project>\simulation\coreahblite_usertb_ahb_master2.bfm,sim"
VALUE "<project>\simulation\coreahblite_usertb_ahb_master3.bfm,sim"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\coreparameters.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\amba_bfm\misc.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\amba_bfm\textio.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\amba_bfm\bfm_package.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\amba_bfm\bfm_main.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\amba_bfm\bfm_ahbl.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\amba_bfm\bfm_ahbslaveext.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\amba_bfm\bfm_ahbslave.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\test\user\testbench.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\mti\scripts\wave_user.do,do"
ENDLIST
LIST AssociatedStimulus
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\coreparameters.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\amba_bfm\misc.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\amba_bfm\textio.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\amba_bfm\bfm_package.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\amba_bfm\bfm_main.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\amba_bfm\bfm_ahbl.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\amba_bfm\bfm_ahbslaveext.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\amba_bfm\bfm_ahbslave.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\test\user\testbench.vhd,tb_hdl"
ENDLIST
ENDLIST
LIST "EPCS_Demo_sb_HPMS::work"
FILE "<project>\component\work\EPCS_Demo_sb_HPMS\EPCS_Demo_sb_HPMS.cxf,actgen_cxf"
LIST Other_Association
VALUE "<project>\simulation\test.bfm,sim"
VALUE "<project>\simulation\peripheral_init.bfm,sim"
ENDLIST
ENDLIST
LIST "EPCS_SERDES_IF::work"
FILE "<project>\component\work\EPCS_SERDES_IF\EPCS_SERDES_IF.cxf,actgen_cxf"
LIST Other_Association
VALUE "<project>\simulation\SERDESIF_0_PCIE_0_user.bfm,sim"
VALUE "<project>\simulation\SERDESIF_0_PCIE_1_user.bfm,sim"
VALUE "<project>\simulation\SERDESIF_0_compile_bfm.tcl,sim"
ENDLIST
ENDLIST
ENDLIST
LIST AssociatedStimulus
LIST DRM2_top
VALUE "<project>\stimulus\io_utils.vhd,tb_hdl"
VALUE "<project>\stimulus\a1500.vhd,tb_hdl"
VALUE "<project>\stimulus\Dec8B10B.vhd,tb_hdl"
VALUE "<project>\stimulus\Enc8B10B.vhd,tb_hdl"
VALUE "<project>\stimulus\serdes.vhd,tb_hdl"
VALUE "<project>\stimulus\CONET_MASTER.vhd,tb_hdl"
VALUE "<project>\stimulus\fct16543p.vhd,tb_hdl"
VALUE "<project>\stimulus\Control.vhd,tb_hdl"
VALUE "<project>\stimulus\I2C_ZTEST.vhd,tb_hdl"
VALUE "<project>\stimulus\package_utility.vhd,tb_hdl"
VALUE "<project>\stimulus\CY7C1370D.vhd,tb_hdl"
VALUE "<project>\stimulus\TB_i2c_gbtx.vhd,tb_hdl"
ENDLIST
LIST EPCS_Demo_sb
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\coreparameters.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\amba_bfm\misc.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\amba_bfm\textio.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\amba_bfm\bfm_package.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\amba_bfm\bfm_main.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\amba_bfm\bfm_ahbl.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\amba_bfm\bfm_ahbslaveext.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\amba_bfm\bfm_ahbslave.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\test\user\testbench.vhd,tb_hdl"
ENDLIST
ENDLIST
LIST Other_Association
LIST EPCS_SERDES_IF
VALUE "<project>\simulation\SERDESIF_0_PCIE_0_user.bfm,sim"
VALUE "<project>\simulation\SERDESIF_0_PCIE_1_user.bfm,sim"
VALUE "<project>\simulation\SERDESIF_0_compile_bfm.tcl,sim"
ENDLIST
LIST EPCS_Demo_sb
VALUE "<project>\simulation\bfmtovec_compile.tcl,sim"
VALUE "<project>\simulation\coreahblite_usertb_include.bfm,sim"
VALUE "<project>\simulation\coreahblite_usertb_ahb_master0.bfm,sim"
VALUE "<project>\simulation\coreahblite_usertb_ahb_master1.bfm,sim"
VALUE "<project>\simulation\coreahblite_usertb_ahb_master2.bfm,sim"
VALUE "<project>\simulation\coreahblite_usertb_ahb_master3.bfm,sim"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\coreparameters.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\amba_bfm\misc.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\amba_bfm\textio.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\amba_bfm\bfm_package.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\amba_bfm\bfm_main.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\amba_bfm\bfm_ahbl.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\amba_bfm\bfm_ahbslaveext.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\amba_bfm\bfm_ahbslave.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\test\user\testbench.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\mti\scripts\wave_user.do,do"
ENDLIST
LIST EPCS_Demo_sb_HPMS
VALUE "<project>\simulation\test.bfm,sim"
VALUE "<project>\simulation\peripheral_init.bfm,sim"
ENDLIST
ENDLIST
LIST SimulationOptions
UseAutomaticDoFile=true
IncludeWaveDo=true
Type=max
RunTime=1000000ns
Resolution=1fs
VsimOpt=
EntityName=I2C_GBTX_tb
TopInstanceName=<top>_0
DoFileName=
DoFileName2=wave.do
DoFileParams=
DisplayDUTWave=false
LogAllSignals=false
DisablePulseFiltering=false
DumpVCD=false
VCDFileName=power.vcd
VHDL2008=true
Verilog2001=false
SystemVerilog=false
TimeUnit=1
TimeUnitBase=ns
Precision=100
PrecisionBase=ps
ENDLIST
LIST ModelSimLibPath
UseCustomPath=FALSE
LibraryPath=
ENDLIST
LIST GlobalFlowOptions
GenerateHDLAfterSynthesis=FALSE
GenerateHDLAfterPhySynthesis=FALSE
RunDRCAfterSynthesis=FALSE
AutoCheckConstraints=TRUE
UpdateModelSimIni=TRUE
NoIOMode=FALSE
PeriInitStandalone=FALSE
OnDemandBuildDH=TRUE
EnableViewDraw=FALSE
UpdateViewDrawIni=TRUE
GenerateHDLFromSchematic=TRUE
VmNetlistFlowOn=FALSE
EnableDesignSeparationOn=FALSE
EnableSETMitigationOn=FALSE
DisplayFanoutLimit=10
AbortFlowOnPDCErrorsOn=TRUE
AbortFlowOnSDCErrorsOn=FALSE
AbortFlowOn3.3V_IO_ON=FALSE
InstantiateInSmartDesign=TRUE
FlashProInputFile=pdb
SmartGenCompileReport=T
ENDLIST
LIST PhySynthesisOptions
ENDLIST
LIST Profiles
NAME="SoftConsole"
FUNCTION="SoftwareIDE"
TOOL="SoftConsole"
LOCATION="eclipse.exe"
PARAM=""
BATCH=0
LICENSE=""
IS32BIT="1"
EndProfile
NAME="Synplify Pro ME"
FUNCTION="Synthesis"
TOOL="Synplify Pro ME"
LOCATION="C:\Microsemi\Libero_SoC_v2021.3\SynplifyPro\bin\synplify_pro.exe"
PARAM=""
BATCH=0
LICENSE=""
IS32BIT="1"
EndProfile
NAME="ModelSim ME Pro"
FUNCTION="Simulation"
TOOL="ModelSim Pro Edition"
LOCATION="C:\Microsemi\Libero_SoC_v2021.3\ModelSimPro\win32acoem\modelsim.exe"
PARAM=""
BATCH=0
LICENSE=""
IS32BIT="1"
EndProfile
NAME="Identify Debugger"
FUNCTION="IdentifyDebugger"
TOOL="Identify Debugger"
LOCATION="C:\Microsemi\Libero_SoC_v2021.3\Identify\bin\identify_debugger.exe"
PARAM=""
BATCH=0
LICENSE=""
IS32BIT="1"
EndProfile
ENDLIST
LIST ProjectState5.1
LIST "DRM2_top::work"
LIST Impl1
ideSTIMULUS=StateSuccess
ideSYNTHESIS(<project>\synthesis\synthesis_idc\DRM2_top.edn,syn_edn)=StateFailure
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
VALUE "<project>\synthesis\DRM2_top.vm,syn_vm"
VALUE "<project>\designer\impl1\DRM2_top_fp\DRM2_top.pro,pro"
VALUE "<project>\synthesis\DRM2_top.edn,syn_edn"
VALUE "<project>\synthesis\DRM2_top_sdc.sdc,syn_sdc"
VALUE "<project>\synthesis\DRM2_top.vhd,syn_hdl"
VALUE "<project>\phy_synthesis\DRM2_top_palace.edn,palace_edn"
VALUE "<project>\phy_synthesis\DRM2_top_palace.gcf,palace_gcf"
VALUE "<project>\phy_synthesis\DRM2_top_palace.pdc,palace_pdc"
VALUE "<project>\phy_synthesis\DRM2_top_palace.sdc,palace_sdc"
VALUE "<project>\phy_synthesis\DRM2_top_palace.vhd,palace_hdl"
VALUE "<project>\designer\impl1\DRM2_top.adb,adb"
VALUE "<project>\designer\impl1\DRM2_top.fdb,fdb"
VALUE "<project>\designer\impl1\DRM2_top.pdb,pdb"
VALUE "<project>\designer\impl1\DRM2_top.stp,stp"
ENDUsed_File_List
ENDLIST
LIST Impl2
ideSTIMULUS=StateSuccess
ideSYNTHESIS(<project>\synthesis\synthesis_idc\DRM2_top.edn,syn_edn)=StateFailure
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
VALUE "<project>\synthesis\DRM2_top.vm,syn_vm"
VALUE "<project>\designer\impl2\DRM2_top_fp\DRM2_top.pro,pro"
VALUE "<project>\synthesis\synthesis_idc\DRM2_top.edn,syn_edn"
VALUE "<project>\synthesis\synthesis_idc\DRM2_top_sdc.sdc,syn_sdc"
VALUE "<project>\synthesis\synthesis_idc\DRM2_top.vhd,syn_hdl"
VALUE "<project>\phy_synthesis\DRM2_top_synthesis_idc_palace.edn,palace_edn"
VALUE "<project>\phy_synthesis\DRM2_top_synthesis_idc_palace.gcf,palace_gcf"
VALUE "<project>\phy_synthesis\DRM2_top_synthesis_idc_palace.pdc,palace_pdc"
VALUE "<project>\phy_synthesis\DRM2_top_synthesis_idc_palace.sdc,palace_sdc"
VALUE "<project>\phy_synthesis\DRM2_top_synthesis_idc_palace.vhd,palace_hdl"
VALUE "<project>\designer\impl2\DRM2_top_synthesis_idc.adb,adb"
VALUE "<project>\designer\impl2\DRM2_top_synthesis_idc.fdb,fdb"
VALUE "<project>\designer\impl2\DRM2_top_synthesis_idc.pdb,pdb"
VALUE "<project>\designer\impl2\DRM2_top_synthesis_idc.stp,stp"
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
LIST ExcludePackageForSimulation
ENDLIST
LIST ExcludePackageForSynthesis
ENDLIST
LIST IncludeModuleForSimulation
ENDLIST
LIST CDBOrder
ENDLIST
LIST UserCustomizedFileList
ENDLIST
LIST OpenedFileList
ORIENTATION;HORIZONTAL
Reports;Reports;0
ReportsCurrentItem;Export Bitstream:DRM2_top_exportBitstream.log
Constraint Manager;Constraint Manager;0
StartPage;StartPage;0
ACTIVEVIEW;Constraint Manager
ENDLIST
LIST ModuleSubBlockList
LIST "A1500_INTERF::work","hdl\a1500_interf.vhd","FALSE","FALSE"
SUBBLOCK "PXLIF::work","component\work\PXLIF\PXLIF.cxf","TRUE","FALSE"
SUBBLOCK "PXLOF::work","component\work\PXLOF\PXLOF.cxf","TRUE","FALSE"
ENDLIST
LIST "AND20::work","hdl\AND20.vhd","FALSE","FALSE"
ENDLIST
LIST "APBPIO::work","hdl\APBPIO.vhd","FALSE","FALSE"
ENDLIST
LIST "ATMEGA::work","hdl\ATMEGA_sim.vhd","FALSE","FALSE"
ENDLIST
LIST "AUX_CTRL::work","hdl\AUX_CTRL.vhd","FALSE","FALSE"
ENDLIST
LIST "bus_extender::work","hdl\bus_extender.vhd","FALSE","FALSE"
ENDLIST
LIST "CAEN_LINK::work","hdl\CAEN_LINK.vhd","FALSE","FALSE"
SUBBLOCK "A1500_INTERF::work","hdl\a1500_interf.vhd","FALSE","FALSE"
SUBBLOCK "CLINT::work","hdl\clint.vhd","FALSE","FALSE"
SUBBLOCK "CONET_INTERF::work","hdl\conet_interf.vhd","FALSE","FALSE"
SUBBLOCK "EPCS_SERDES::work","hdl\EPCS_SERDES.vhd","FALSE","FALSE"
SUBBLOCK "FDIV::work","hdl\FDIV.vhd","FALSE","FALSE"
SUBBLOCK "Core_PCS::work","component\work\Core_PCS\Core_PCS.cxf","TRUE","FALSE"
ENDLIST
LIST "CAENLINKPKG::work","hdl\caenlinkpkg.vhd","FALSE","FALSE"
ENDLIST
LIST "CLINT::work","hdl\clint.vhd","FALSE","FALSE"
ENDLIST
LIST "CONET_INTERF::work","hdl\conet_interf.vhd","FALSE","FALSE"
SUBBLOCK "RL::work","component\work\RL\RL.cxf","TRUE","FALSE"
SUBBLOCK "TL::work","component\work\TL\TL.cxf","TRUE","FALSE"
SUBBLOCK "trigger_fifo::work","component\work\trigger_fifo\trigger_fifo.cxf","TRUE","FALSE"
ENDLIST
LIST "ControlInputAmbiguity::work","hdl\ControlInputAmbiguity.vhd","FALSE","FALSE"
ENDLIST
LIST "Core_PCS::work","component\work\Core_PCS\Core_PCS.cxf","TRUE","FALSE"
ENDLIST
LIST "CoreAHBLite::work","","FALSE","FALSE"
ENDLIST
LIST "CoreConfigMaster::work","","FALSE","FALSE"
ENDLIST
LIST "CoreConfigP::work","","FALSE","FALSE"
ENDLIST
LIST "COREFIFO::work","","FALSE","FALSE"
ENDLIST
LIST "COREI2C::work","","FALSE","FALSE"
ENDLIST
LIST "COREI2C_Bit2Bus::work","hdl\COREI2C_Bit2Bus.vhd","FALSE","FALSE"
ENDLIST
LIST "COREI2C_Bus2Bit::work","hdl\COREI2C_Bus2Bit.vhd","FALSE","FALSE"
ENDLIST
LIST "CoreI2CStateMachine::work","hdl\CoreI2CStateMachine.vhd","FALSE","FALSE"
ENDLIST
LIST "CoreResetP::work","","FALSE","FALSE"
ENDLIST
LIST "Crystal20MHZ::work","hdl\Crystal20MHZ.vhd","FALSE","FALSE"
ENDLIST
LIST "delete_this::work","hdl\delete_this.vhd","FALSE","FALSE"
ENDLIST
LIST "Div10::work","hdl\Div10.vhd","FALSE","FALSE"
ENDLIST
LIST "Div1000::work","hdl\Div1000.vhd","FALSE","FALSE"
ENDLIST
LIST "Div2000::work","hdl\Div2000.vhd","FALSE","FALSE"
ENDLIST
LIST "Div5000::work","hdl\Div5000.vhd","FALSE","FALSE"
ENDLIST
LIST "Div_Variable::work","hdl\Div_variable.vhd","FALSE","FALSE"
ENDLIST
LIST "DivVar16bit::work","hdl\DivVar16bit.vhd","FALSE","FALSE"
ENDLIST
LIST "DivVar4bit::work","hdl\DivVar4bit.vhd","FALSE","FALSE"
ENDLIST
LIST "DivVar8bit::work","hdl\DivVar8bit.vhd","FALSE","FALSE"
ENDLIST
LIST "DRM2_top::work","hdl\DRM2_top.vhd","FALSE","FALSE"
SUBBLOCK "CAEN_LINK::work","hdl\CAEN_LINK.vhd","FALSE","FALSE"
SUBBLOCK "GBTx_interface::work","hdl\GBTx_interface.vhd","FALSE","FALSE"
SUBBLOCK "rod_sniffer::work","hdl\rod_sniffer.vhd","FALSE","FALSE"
SUBBLOCK "version_reg::work","hdl\version_reg.vhd","FALSE","FALSE"
SUBBLOCK "vme_int::work","hdl\vme_int.vhd","FALSE","FALSE"
SUBBLOCK "EPCS_Demo_sb::work","component\work\EPCS_Demo_sb\EPCS_Demo_sb.cxf","TRUE","FALSE"
SUBBLOCK "I2C_CORE::work","component\work\I2C_CORE\I2C_CORE.cxf","TRUE","FALSE"
ENDLIST
LIST "DRM2pkg::work","hdl\DRM2pkg.vhd","FALSE","FALSE"
ENDLIST
LIST "bufd_bus::work","hdl\delay_line.vhd","FALSE","FALSE"
ENDLIST
LIST "delay_line::work","hdl\delay_line.vhd","FALSE","FALSE"
SUBBLOCK "bufd_bus::work","hdl\delay_line.vhd","FALSE","FALSE"
ENDLIST
LIST "FDIV::work","hdl\FDIV.vhd","FALSE","FALSE"
ENDLIST
LIST "EPCS_Demo_sb::work","component\work\EPCS_Demo_sb\EPCS_Demo_sb.cxf","TRUE","FALSE"
SUBBLOCK "CoreAHBLite::work","","FALSE","FALSE"
SUBBLOCK "CoreConfigMaster::work","","FALSE","FALSE"
SUBBLOCK "CoreConfigP::work","","FALSE","FALSE"
SUBBLOCK "CoreResetP::work","","FALSE","FALSE"
SUBBLOCK "FCCC::work","","FALSE","FALSE"
SUBBLOCK "OSC::work","","FALSE","FALSE"
SUBBLOCK "EPCS_Demo_sb_HPMS::work","component\work\EPCS_Demo_sb_HPMS\EPCS_Demo_sb_HPMS.cxf","TRUE","FALSE"
ENDLIST
LIST "EPCS_Demo_sb_HPMS::work","component\work\EPCS_Demo_sb_HPMS\EPCS_Demo_sb_HPMS.cxf","TRUE","FALSE"
SUBBLOCK "MSS_CAN::work","","FALSE","FALSE"
SUBBLOCK "MSS_CCC::work","","FALSE","FALSE"
SUBBLOCK "MSS_CC::work","","FALSE","FALSE"
SUBBLOCK "MSS_CFGM::work","","FALSE","FALSE"
SUBBLOCK "MSS_CM3::work","","FALSE","FALSE"
SUBBLOCK "MSS_DDRB::work","","FALSE","FALSE"
SUBBLOCK "MSS_DMA::work","","FALSE","FALSE"
SUBBLOCK "MSS_EDAC::work","","FALSE","FALSE"
SUBBLOCK "MSS_ENVM::work","","FALSE","FALSE"
SUBBLOCK "MSS_FIC32::work","","FALSE","FALSE"
SUBBLOCK "MSS_GPIO::work","","FALSE","FALSE"
SUBBLOCK "MSS_I2C::work","","FALSE","FALSE"
SUBBLOCK "MSS_INTR::work","","FALSE","FALSE"
SUBBLOCK "MSS_MAC::work","","FALSE","FALSE"
SUBBLOCK "MSS_MDDR::work","","FALSE","FALSE"
SUBBLOCK "MSS_MMUART::work","","FALSE","FALSE"
SUBBLOCK "MSS_RESET::work","","FALSE","FALSE"
SUBBLOCK "MSS_RTC::work","","FALSE","FALSE"
SUBBLOCK "MSS_SECURITY::work","","FALSE","FALSE"
SUBBLOCK "MSS_SPI::work","","FALSE","FALSE"
SUBBLOCK "MSS_SWITCH::work","","FALSE","FALSE"
SUBBLOCK "MSS_USB::work","","FALSE","FALSE"
SUBBLOCK "MSS_WATCHDOG::work","","FALSE","FALSE"
ENDLIST
LIST "epcs_rx_intf::work","hdl\epcs_rx_intf.v","FALSE","FALSE"
ENDLIST
LIST "epcs_rx_intf::work","hdl\epcs_rx_intf.vhd","FALSE","FALSE"
ENDLIST
LIST "EPCS_SERDES::work","hdl\EPCS_SERDES.vhd","FALSE","FALSE"
SUBBLOCK "delay_line::work","hdl\delay_line.vhd","FALSE","FALSE"
SUBBLOCK "epcs_rx_intf::work","hdl\epcs_rx_intf.vhd","FALSE","FALSE"
SUBBLOCK "epcs_tx_intf::work","hdl\epcs_tx_intf.vhd","FALSE","FALSE"
SUBBLOCK "EPCS_SERDES_IF::work","component\work\EPCS_SERDES_IF\EPCS_SERDES_IF.cxf","TRUE","FALSE"
ENDLIST
LIST "EPCS_SERDES_IF::work","component\work\EPCS_SERDES_IF\EPCS_SERDES_IF.cxf","TRUE","FALSE"
ENDLIST
LIST "epcs_tx_intf::work","hdl\epcs_tx_intf.v","FALSE","FALSE"
ENDLIST
LIST "epcs_tx_intf::work","hdl\epcs_tx_intf.vhd","FALSE","FALSE"
ENDLIST
LIST "ErrorDebugI2C::work","hdl\ErrorDebugI2C.vhd","FALSE","FALSE"
ENDLIST
LIST "fake_gbt::work","hdl\fake_gbt.vhd","FALSE","FALSE"
SUBBLOCK "fake_l1msg_fifo::work","component\work\fake_l1msg_fifo\fake_l1msg_fifo.cxf","TRUE","FALSE"
ENDLIST
LIST "fake_l1msg_fifo::work","component\work\fake_l1msg_fifo\fake_l1msg_fifo.cxf","TRUE","FALSE"
ENDLIST
LIST "FCCC::work","","FALSE","FALSE"
ENDLIST
LIST "FDIV_selector::work","hdl\FDIV_selector.vhd","FALSE","FALSE"
ENDLIST
LIST "GBTX_CTRL::work","hdl\GBTX_CTRL.vhd","FALSE","FALSE"
ENDLIST
LIST "GBTx_data_fifo::work","component\work\GBTx_data_fifo\GBTx_data_fifo.cxf","TRUE","FALSE"
ENDLIST
LIST "GBTX_Decoder::work","hdl\GBTX_DECODER.vhd","FALSE","FALSE"
ENDLIST
LIST "GBTx_interface::work","hdl\GBTx_interface.vhd","FALSE","FALSE"
SUBBLOCK "fake_gbt::work","hdl\fake_gbt.vhd","FALSE","FALSE"
SUBBLOCK "GBTx_data_fifo::work","component\work\GBTx_data_fifo\GBTx_data_fifo.cxf","TRUE","FALSE"
SUBBLOCK "l1msg::work","component\work\l1msg\l1msg.cxf","TRUE","FALSE"
SUBBLOCK "l1msg_gbtck::work","component\work\l1msg_gbtck\l1msg_gbtck.cxf","TRUE","FALSE"
SUBBLOCK "trigger_fifo::work","component\work\trigger_fifo\trigger_fifo.cxf","TRUE","FALSE"
ENDLIST
LIST "GBTX_POWERCTRL::work","hdl\GBTX_POWERCTRL.vhd","FALSE","FALSE"
ENDLIST
LIST "GBTX_POWERCTRL_ctrl::work","hdl\GBTX_POWERCTRL_ctrl.vhd","FALSE","FALSE"
ENDLIST
LIST "GBTX_SWITCH::work","hdl\GBTX_SWITCH.vhd","FALSE","FALSE"
ENDLIST
LIST "GBTXI2C_CTRL::work","hdl\GBTXI2C_CTRL.vhd","FALSE","FALSE"
ENDLIST
LIST "I2C_AD7416_test::work","","FALSE","FALSE"
ENDLIST
LIST "I2C_Control::work","hdl\Control.vhd","FALSE","FALSE"
ENDLIST
LIST "I2C_CORE::work","component\work\I2C_CORE\I2C_CORE.cxf","TRUE","FALSE"
SUBBLOCK "AUX_CTRL::work","hdl\AUX_CTRL.vhd","FALSE","FALSE"
SUBBLOCK "GBTX_CTRL::work","hdl\GBTX_CTRL.vhd","FALSE","FALSE"
SUBBLOCK "GBTX_Decoder::work","hdl\GBTX_DECODER.vhd","FALSE","FALSE"
SUBBLOCK "GBTX_SWITCH::work","hdl\GBTX_SWITCH.vhd","FALSE","FALSE"
SUBBLOCK "I2CSFTTEMP::work","component\work\I2CSFTTEMP\I2CSFTTEMP.cxf","TRUE","FALSE"
SUBBLOCK "TestSignal::work","hdl\TestSignal.vhd","FALSE","FALSE"
SUBBLOCK "Versioning::work","hdl\Versioning.vhd","FALSE","FALSE"
SUBBLOCK "I2C_GBTX::work","component\work\I2C_GBTX\I2C_GBTX.cxf","TRUE","FALSE"
SUBBLOCK "I2C_SlaveFIFO::work","component\work\I2C_SlaveFIFO\I2C_SlaveFIFO.cxf","TRUE","FALSE"
SUBBLOCK "Timer100ms::work","component\work\Timer100ms\Timer100ms.cxf","TRUE","FALSE"
ENDLIST
LIST "I2C_GBTX::work","component\work\I2C_GBTX\I2C_GBTX.cxf","TRUE","FALSE"
SUBBLOCK "COREFIFO::work","","FALSE","FALSE"
SUBBLOCK "COREI2C::work","","FALSE","FALSE"
SUBBLOCK "COREI2C_Bit2Bus::work","hdl\COREI2C_Bit2Bus.vhd","FALSE","FALSE"
SUBBLOCK "COREI2C_Bus2Bit::work","hdl\COREI2C_Bus2Bit.vhd","FALSE","FALSE"
SUBBLOCK "ErrorDebugI2C::work","hdl\ErrorDebugI2C.vhd","FALSE","FALSE"
SUBBLOCK "GBTXI2C_CTRL::work","hdl\GBTXI2C_CTRL.vhd","FALSE","FALSE"
SUBBLOCK "I2CErrorConv::work","hdl\I2CErrorConv.vhd","FALSE","FALSE"
SUBBLOCK "I2CStateMachineGBTXv2::work","hdl\I2CStateMachineGBTXv2.vhd","FALSE","FALSE"
ENDLIST
LIST "I2C_INA_block::work","component\work\I2C_INA_block\I2C_INA_block.cxf","TRUE","FALSE"
SUBBLOCK "AND20::work","hdl\AND20.vhd","FALSE","FALSE"
SUBBLOCK "I2C_AD7416_test::work","","FALSE","FALSE"
SUBBLOCK "I2C_INA_SLV0add::work","hdl\I2C_INA_SLV0add.vhd","FALSE","FALSE"
ENDLIST
LIST "I2C_INA_BUS::work","hdl\I2C_INA_BUS.vhd","FALSE","FALSE"
ENDLIST
LIST "I2C_INA_SLV0add::work","hdl\I2C_INA_SLV0add.vhd","FALSE","FALSE"
ENDLIST
LIST "I2C_INA_test::work","component\work\I2C_INA_test\I2C_INA_test.cxf","TRUE","FALSE"
SUBBLOCK "COREI2C::work","","FALSE","FALSE"
SUBBLOCK "COREI2C_Bit2Bus::work","hdl\COREI2C_Bit2Bus.vhd","FALSE","FALSE"
SUBBLOCK "COREI2C_Bus2Bit::work","hdl\COREI2C_Bus2Bit.vhd","FALSE","FALSE"
SUBBLOCK "I2CStateMachineAD7416::work","hdl\I2CStateMachineAD7416.vhd","FALSE","FALSE"
ENDLIST
LIST "I2C_Master_test::work","component\work\I2C_Master_test\I2C_Master_test.cxf","TRUE","FALSE"
SUBBLOCK "COREFIFO::work","","FALSE","FALSE"
SUBBLOCK "COREI2C::work","","FALSE","FALSE"
SUBBLOCK "COREI2C_Bit2Bus::work","hdl\COREI2C_Bit2Bus.vhd","FALSE","FALSE"
SUBBLOCK "COREI2C_Bus2Bit::work","hdl\COREI2C_Bus2Bit.vhd","FALSE","FALSE"
SUBBLOCK "I2CStateMachineMASTERtest::work","hdl\I2CStateMachineMASTERtest.vhd","FALSE","FALSE"
ENDLIST
LIST "I2C_Master_test_FIFO_OUT_corefifo_doubleSync::work","hdl\corefifo_doubleSync.vhd","FALSE","FALSE"
ENDLIST
LIST "I2C_Master_test_FIFO_OUT_corefifo_fwft::work","hdl\corefifo_fwft.vhd","FALSE","FALSE"
ENDLIST
LIST "I2C_Master_test_FIFO_OUT_corefifo_grayToBinConv::work","hdl\corefifo_grayToBinConv.vhd","FALSE","FALSE"
ENDLIST
LIST "I2C_masterFIFO::work","component\work\I2C_masterFIFO\I2C_masterFIFO.cxf","TRUE","FALSE"
SUBBLOCK "COREFIFO::work","","FALSE","FALSE"
SUBBLOCK "COREI2C::work","","FALSE","FALSE"
SUBBLOCK "COREI2C_Bit2Bus::work","hdl\COREI2C_Bit2Bus.vhd","FALSE","FALSE"
SUBBLOCK "COREI2C_Bus2Bit::work","hdl\COREI2C_Bus2Bit.vhd","FALSE","FALSE"
SUBBLOCK "I2CStateMachineMASTERctrl::work","hdl\I2CStateMachineMASTERctrl.vhd","FALSE","FALSE"
ENDLIST
LIST "I2C_SFPTEMP_SLVadd::work","hdl\I2C_SFPTEMP_SLVadd.vhd","FALSE","FALSE"
ENDLIST
LIST "I2C_Slave::work","component\work\I2C_Slave\I2C_Slave.cxf","TRUE","FALSE"
SUBBLOCK "COREI2C::work","","FALSE","FALSE"
SUBBLOCK "COREI2C_Bit2Bus::work","hdl\COREI2C_Bit2Bus.vhd","FALSE","FALSE"
SUBBLOCK "COREI2C_Bus2Bit::work","hdl\COREI2C_Bus2Bit.vhd","FALSE","FALSE"
SUBBLOCK "I2CStateMachineSlave::work","hdl\I2CStateMachineSlave.vhd","FALSE","FALSE"
ENDLIST
LIST "I2C_SlaveFIFO::work","component\work\I2C_SlaveFIFO\I2C_SlaveFIFO.cxf","TRUE","FALSE"
SUBBLOCK "COREI2C::work","","FALSE","FALSE"
SUBBLOCK "COREI2C_Bit2Bus::work","hdl\COREI2C_Bit2Bus.vhd","FALSE","FALSE"
SUBBLOCK "COREI2C_Bus2Bit::work","hdl\COREI2C_Bus2Bit.vhd","FALSE","FALSE"
SUBBLOCK "I2CStateMachineSlaveAUX::work","hdl\I2CStateMachineSlaveAUX.vhd","FALSE","FALSE"
ENDLIST
LIST "I2C_ZTEST::work","hdl\I2C_ZTEST.vhd","FALSE","FALSE"
ENDLIST
LIST "I2CErrorConv::work","hdl\I2CErrorConv.vhd","FALSE","FALSE"
ENDLIST
LIST "I2CSFPTEMPctrl::work","hdl\I2CSFPTEMPctrl.vhd","FALSE","FALSE"
ENDLIST
LIST "I2CSFTTEMP::work","component\work\I2CSFTTEMP\I2CSFTTEMP.cxf","TRUE","FALSE"
SUBBLOCK "URAM::work","","FALSE","FALSE"
SUBBLOCK "ErrorDebugI2C::work","hdl\ErrorDebugI2C.vhd","FALSE","FALSE"
SUBBLOCK "I2CErrorConv::work","hdl\I2CErrorConv.vhd","FALSE","FALSE"
SUBBLOCK "I2CSFPTEMPctrl::work","hdl\I2CSFPTEMPctrl.vhd","FALSE","FALSE"
SUBBLOCK "I2C_masterFIFO::work","component\work\I2C_masterFIFO\I2C_masterFIFO.cxf","TRUE","FALSE"
ENDLIST
LIST "I2CStateMachine::work","hdl\I2CStateMachine.vhd","FALSE","FALSE"
ENDLIST
LIST "I2CStateMachine2::work","hdl\I2CStateMachine2.vhd","FALSE","FALSE"
ENDLIST
LIST "I2CStateMachineAD7416::work","hdl\I2CStateMachineAD7416.vhd","FALSE","FALSE"
ENDLIST
LIST "I2CStateMachineGBTX::work","hdl\I2CStateMachineGBTX.vhd","FALSE","FALSE"
ENDLIST
LIST "I2CStateMachineGBTX2::work","hdl\I2CStateMachineGBTX2.vhd","FALSE","FALSE"
ENDLIST
LIST "I2CStateMachineGBTXtestAUX::work","hdl\I2CStateMachineGBTXtestAUX.vhd","FALSE","FALSE"
ENDLIST
LIST "I2CStateMachineGBTXv2::work","hdl\I2CStateMachineGBTXv2.vhd","FALSE","FALSE"
ENDLIST
LIST "I2CStateMachineGBTXv3::work","hdl\I2CStateMachineGBTXv3.vhd","FALSE","FALSE"
ENDLIST
LIST "I2CStateMachineINAEMU::work","hdl\I2CStateMachineINAemu.vhd","FALSE","FALSE"
ENDLIST
LIST "I2CStateMachineINAv2::work","hdl\I2CStateMachineINA.vhd","FALSE","FALSE"
ENDLIST
LIST "I2CStateMachineMASTERctrl::work","hdl\I2CStateMachineMASTERctrl.vhd","FALSE","FALSE"
ENDLIST
LIST "I2CStateMachineMASTERtest::work","hdl\I2CStateMachineMASTERtest.vhd","FALSE","FALSE"
ENDLIST
LIST "I2CStateMachineSFP::work","hdl\I2CStateMachineSFP.vhd","FALSE","FALSE"
ENDLIST
LIST "I2CStateMachineSlave::work","hdl\I2CStateMachineSlave.vhd","FALSE","FALSE"
ENDLIST
LIST "I2CStateMachineSlaveAUX::work","hdl\I2CStateMachineSlaveAUX.vhd","FALSE","FALSE"
ENDLIST
LIST "I2CStateMachineSlaveExtAdd::work","hdl\I2CStateMachineSlaveExtAdd.vhd","FALSE","FALSE"
ENDLIST
LIST "int_sram::work","component\work\int_sram\int_sram.cxf","TRUE","FALSE"
ENDLIST
LIST "l1msg::work","component\work\l1msg\l1msg.cxf","TRUE","FALSE"
ENDLIST
LIST "l1msg_gbtck::work","component\work\l1msg_gbtck\l1msg_gbtck.cxf","TRUE","FALSE"
ENDLIST
LIST "local_bcid::work","component\work\local_bcid\local_bcid.cxf","TRUE","FALSE"
ENDLIST
LIST "MSS_CAN::work","","FALSE","FALSE"
ENDLIST
LIST "MSS_CC::work","","FALSE","FALSE"
ENDLIST
LIST "MSS_CCC::work","","FALSE","FALSE"
ENDLIST
LIST "MSS_CFGM::work","","FALSE","FALSE"
ENDLIST
LIST "MSS_CM3::work","","FALSE","FALSE"
ENDLIST
LIST "MSS_DDRB::work","","FALSE","FALSE"
ENDLIST
LIST "MSS_DMA::work","","FALSE","FALSE"
ENDLIST
LIST "MSS_EDAC::work","","FALSE","FALSE"
ENDLIST
LIST "MSS_ENVM::work","","FALSE","FALSE"
ENDLIST
LIST "MSS_FIC32::work","","FALSE","FALSE"
ENDLIST
LIST "MSS_GPIO::work","","FALSE","FALSE"
ENDLIST
LIST "MSS_I2C::work","","FALSE","FALSE"
ENDLIST
LIST "MSS_INTR::work","","FALSE","FALSE"
ENDLIST
LIST "MSS_MAC::work","","FALSE","FALSE"
ENDLIST
LIST "MSS_MDDR::work","","FALSE","FALSE"
ENDLIST
LIST "MSS_MMUART::work","","FALSE","FALSE"
ENDLIST
LIST "MSS_RESET::work","","FALSE","FALSE"
ENDLIST
LIST "MSS_RTC::work","","FALSE","FALSE"
ENDLIST
LIST "MSS_SECURITY::work","","FALSE","FALSE"
ENDLIST
LIST "MSS_SPI::work","","FALSE","FALSE"
ENDLIST
LIST "MSS_SWITCH::work","","FALSE","FALSE"
ENDLIST
LIST "MSS_USB::work","","FALSE","FALSE"
ENDLIST
LIST "MSS_WATCHDOG::work","","FALSE","FALSE"
ENDLIST
LIST "Mult10::work","hdl\Mult10.vhd","FALSE","FALSE"
ENDLIST
LIST "OSC::work","","FALSE","FALSE"
ENDLIST
LIST "PXLIF::work","component\work\PXLIF\PXLIF.cxf","TRUE","FALSE"
ENDLIST
LIST "PXLOF::work","component\work\PXLOF\PXLOF.cxf","TRUE","FALSE"
ENDLIST
LIST "RL::work","component\work\RL\RL.cxf","TRUE","FALSE"
ENDLIST
LIST "rod_sniffer::work","hdl\rod_sniffer.vhd","FALSE","FALSE"
SUBBLOCK "srof_fifo::work","component\work\srof_fifo\srof_fifo.cxf","TRUE","FALSE"
ENDLIST
LIST "srof_fifo::work","component\work\srof_fifo\srof_fifo.cxf","TRUE","FALSE"
ENDLIST
LIST "TestSignal::work","hdl\TestSignal.vhd","FALSE","FALSE"
ENDLIST
LIST "Timer100ms::work","component\work\Timer100ms\Timer100ms.cxf","TRUE","FALSE"
SUBBLOCK "DivVar16bit::work","hdl\DivVar16bit.vhd","FALSE","FALSE"
SUBBLOCK "DivVar4bit::work","hdl\DivVar4bit.vhd","FALSE","FALSE"
SUBBLOCK "DivVar8bit::work","hdl\DivVar8bit.vhd","FALSE","FALSE"
ENDLIST
LIST "TL::work","component\work\TL\TL.cxf","TRUE","FALSE"
ENDLIST
LIST "trigger_fifo::work","component\work\trigger_fifo\trigger_fifo.cxf","TRUE","FALSE"
ENDLIST
LIST "txt_util::work","hdl\txt_util.vhd","FALSE","FALSE"
ENDLIST
LIST "uCTRL_Interface::work","hdl\uCTRL_interface.vhd","FALSE","FALSE"
ENDLIST
LIST "URAM::work","","FALSE","FALSE"
ENDLIST
LIST "version_reg::work","hdl\version_reg.vhd","FALSE","FALSE"
ENDLIST
LIST "Versioning::work","hdl\Versioning.vhd","FALSE","FALSE"
ENDLIST
LIST "vme_int::work","hdl\vme_int.vhd","FALSE","FALSE"
SUBBLOCK "bus_extender::work","hdl\bus_extender.vhd","FALSE","FALSE"
SUBBLOCK "int_sram::work","component\work\int_sram\int_sram.cxf","TRUE","FALSE"
SUBBLOCK "local_bcid::work","component\work\local_bcid\local_bcid.cxf","TRUE","FALSE"
ENDLIST
LIST "A1500::work","stimulus\a1500.vhd","FALSE","TRUE"
ENDLIST
LIST "ATMEGA16::work","stimulus\atmega16.vhd","FALSE","TRUE"
ENDLIST
LIST "CONET_MASTER::work","stimulus\CONET_MASTER.vhd","FALSE","TRUE"
SUBBLOCK "DEC8B10B::work","stimulus\Dec8B10B.vhd","FALSE","TRUE"
SUBBLOCK "ENC8B10B::work","stimulus\Enc8B10B.vhd","FALSE","TRUE"
SUBBLOCK "SERDES::work","stimulus\serdes.vhd","FALSE","TRUE"
ENDLIST
LIST "DEC8B10B::work","stimulus\Dec8B10B.vhd","FALSE","TRUE"
ENDLIST
LIST "DRM2_BOARD::work","stimulus\DRM2_board.vhd","FALSE","TRUE"
SUBBLOCK "A1500::work","stimulus\a1500.vhd","FALSE","TRUE"
SUBBLOCK "CONET_MASTER::work","stimulus\CONET_MASTER.vhd","FALSE","TRUE"
SUBBLOCK "GBTXtest_main::work","","FALSE","FALSE"
ENDLIST
LIST "cy7c1370::work","stimulus\CY7C1370D.vhd","FALSE","TRUE"
ENDLIST
LIST "FCT16543P::work","stimulus\fct16543p.vhd","FALSE","TRUE"
ENDLIST
LIST "I2C_INTERF::work","stimulus\I2C_interf.vhd","FALSE","TRUE"
ENDLIST
LIST "SPI_INTERF::work","stimulus\spi_interf.vhd","FALSE","TRUE"
ENDLIST
LIST "SRAM::work","stimulus\sram.vhd","FALSE","TRUE"
ENDLIST
LIST "TDC::work","stimulus\tdc.vhd","FALSE","TRUE"
ENDLIST
LIST "TDCchaines::work","stimulus\tdcchaines.vhd","FALSE","TRUE"
SUBBLOCK "FCT244::work","stimulus\fct244.vhd","FALSE","TRUE"
SUBBLOCK "TDC::work","stimulus\tdc.vhd","FALSE","TRUE"
SUBBLOCK "TDC::work","stimulus\tdc.vhd","FALSE","TRUE"
SUBBLOCK "TDC::work","stimulus\tdc.vhd","FALSE","TRUE"
SUBBLOCK "TDC::work","stimulus\tdc.vhd","FALSE","TRUE"
SUBBLOCK "TDC::work","stimulus\tdc.vhd","FALSE","TRUE"
SUBBLOCK "TDC::work","stimulus\tdc.vhd","FALSE","TRUE"
SUBBLOCK "TDC::work","stimulus\tdc.vhd","FALSE","TRUE"
SUBBLOCK "TDC::work","stimulus\tdc.vhd","FALSE","TRUE"
SUBBLOCK "TDC::work","stimulus\tdc.vhd","FALSE","TRUE"
SUBBLOCK "TDC::work","stimulus\tdc.vhd","FALSE","TRUE"
SUBBLOCK "TDC::work","stimulus\tdc.vhd","FALSE","TRUE"
SUBBLOCK "TDC::work","stimulus\tdc.vhd","FALSE","TRUE"
SUBBLOCK "TDC::work","stimulus\tdc.vhd","FALSE","TRUE"
SUBBLOCK "TDC::work","stimulus\tdc.vhd","FALSE","TRUE"
SUBBLOCK "TDC::work","stimulus\tdc.vhd","FALSE","TRUE"
SUBBLOCK "TDC::work","stimulus\tdc.vhd","FALSE","TRUE"
SUBBLOCK "TDC::work","stimulus\tdc.vhd","FALSE","TRUE"
SUBBLOCK "TDC::work","stimulus\tdc.vhd","FALSE","TRUE"
SUBBLOCK "TDC::work","stimulus\tdc.vhd","FALSE","TRUE"
SUBBLOCK "TDC::work","stimulus\tdc.vhd","FALSE","TRUE"
SUBBLOCK "TDC::work","stimulus\tdc.vhd","FALSE","TRUE"
SUBBLOCK "TDC::work","stimulus\tdc.vhd","FALSE","TRUE"
SUBBLOCK "TDC::work","stimulus\tdc.vhd","FALSE","TRUE"
SUBBLOCK "TDC::work","stimulus\tdc.vhd","FALSE","TRUE"
SUBBLOCK "TDC::work","stimulus\tdc.vhd","FALSE","TRUE"
SUBBLOCK "TDC::work","stimulus\tdc.vhd","FALSE","TRUE"
SUBBLOCK "TDC::work","stimulus\tdc.vhd","FALSE","TRUE"
SUBBLOCK "TDC::work","stimulus\tdc.vhd","FALSE","TRUE"
SUBBLOCK "TDC::work","stimulus\tdc.vhd","FALSE","TRUE"
ENDLIST
LIST "V1390sim::work","stimulus\v1390sim.vhd","FALSE","TRUE"
SUBBLOCK "FLASH::work","stimulus\flash.vhd","FALSE","TRUE"
SUBBLOCK "MICRO::work","stimulus\micro.vhd","FALSE","TRUE"
SUBBLOCK "SYNCFIFO::work","stimulus\syncfifo.vhd","FALSE","TRUE"
SUBBLOCK "VME::work","stimulus\vme.vhd","FALSE","TRUE"
SUBBLOCK "SRAM::work","stimulus\sram.vhd","FALSE","TRUE"
SUBBLOCK "TDCchaines::work","stimulus\tdcchaines.vhd","FALSE","TRUE"
SUBBLOCK "V1390trm::work","stimulus\v1390trm.vhd","FALSE","TRUE"
SUBBLOCK "SRAM::work","stimulus\sram.vhd","FALSE","TRUE"
ENDLIST
LIST "V1390trm::work","stimulus\v1390trm.vhd","FALSE","TRUE"
SUBBLOCK "RESET_MOD::work","stimulus\reset_mod.vhd","FALSE","TRUE"
SUBBLOCK "ROC32::work","stimulus\roc32.vhd","FALSE","TRUE"
SUBBLOCK "VINTERF::work","stimulus\vinterf.vhd","FALSE","TRUE"
SUBBLOCK "I2C_INTERF::work","stimulus\I2C_interf.vhd","FALSE","TRUE"
SUBBLOCK "SPI_INTERF::work","stimulus\spi_interf.vhd","FALSE","TRUE"
ENDLIST
LIST "TDC::work","stimulus\tdc.vhd","FALSE","TRUE"
ENDLIST
LIST "TDC::work","stimulus\tdc.vhd","FALSE","TRUE"
ENDLIST
LIST "TDC::work","stimulus\tdc.vhd","FALSE","TRUE"
ENDLIST
LIST "TDC::work","stimulus\tdc.vhd","FALSE","TRUE"
ENDLIST
LIST "TDC::work","stimulus\tdc.vhd","FALSE","TRUE"
ENDLIST
LIST "TDC::work","stimulus\tdc.vhd","FALSE","TRUE"
ENDLIST
LIST "TDC::work","stimulus\tdc.vhd","FALSE","TRUE"
ENDLIST
LIST "TDC::work","stimulus\tdc.vhd","FALSE","TRUE"
ENDLIST
LIST "TDC::work","stimulus\tdc.vhd","FALSE","TRUE"
ENDLIST
LIST "TDC::work","stimulus\tdc.vhd","FALSE","TRUE"
ENDLIST
LIST "FCT16543P::work","stimulus\fct16543p.vhd","FALSE","TRUE"
ENDLIST
LIST "SRAM::work","stimulus\sram.vhd","FALSE","TRUE"
ENDLIST
LIST "TDC::work","stimulus\tdc.vhd","FALSE","TRUE"
ENDLIST
LIST "TDCchaines::work","stimulus\tdcchaines.vhd","FALSE","TRUE"
SUBBLOCK "FCT244::work","stimulus\fct244.vhd","FALSE","TRUE"
SUBBLOCK "TDC::work","stimulus\tdc.vhd","FALSE","TRUE"
SUBBLOCK "TDC::work","stimulus\tdc.vhd","FALSE","TRUE"
SUBBLOCK "TDC::work","stimulus\tdc.vhd","FALSE","TRUE"
SUBBLOCK "TDC::work","stimulus\tdc.vhd","FALSE","TRUE"
SUBBLOCK "TDC::work","stimulus\tdc.vhd","FALSE","TRUE"
SUBBLOCK "TDC::work","stimulus\tdc.vhd","FALSE","TRUE"
SUBBLOCK "TDC::work","stimulus\tdc.vhd","FALSE","TRUE"
SUBBLOCK "TDC::work","stimulus\tdc.vhd","FALSE","TRUE"
SUBBLOCK "TDC::work","stimulus\tdc.vhd","FALSE","TRUE"
SUBBLOCK "TDC::work","stimulus\tdc.vhd","FALSE","TRUE"
SUBBLOCK "TDC::work","stimulus\tdc.vhd","FALSE","TRUE"
SUBBLOCK "TDC::work","stimulus\tdc.vhd","FALSE","TRUE"
SUBBLOCK "TDC::work","stimulus\tdc.vhd","FALSE","TRUE"
SUBBLOCK "TDC::work","stimulus\tdc.vhd","FALSE","TRUE"
SUBBLOCK "TDC::work","stimulus\tdc.vhd","FALSE","TRUE"
SUBBLOCK "TDC::work","stimulus\tdc.vhd","FALSE","TRUE"
SUBBLOCK "TDC::work","stimulus\tdc.vhd","FALSE","TRUE"
SUBBLOCK "TDC::work","stimulus\tdc.vhd","FALSE","TRUE"
SUBBLOCK "TDC::work","stimulus\tdc.vhd","FALSE","TRUE"
SUBBLOCK "TDC::work","stimulus\tdc.vhd","FALSE","TRUE"
SUBBLOCK "TDC::work","stimulus\tdc.vhd","FALSE","TRUE"
SUBBLOCK "TDC::work","stimulus\tdc.vhd","FALSE","TRUE"
SUBBLOCK "TDC::work","stimulus\tdc.vhd","FALSE","TRUE"
SUBBLOCK "TDC::work","stimulus\tdc.vhd","FALSE","TRUE"
SUBBLOCK "TDC::work","stimulus\tdc.vhd","FALSE","TRUE"
SUBBLOCK "TDC::work","stimulus\tdc.vhd","FALSE","TRUE"
SUBBLOCK "TDC::work","stimulus\tdc.vhd","FALSE","TRUE"
SUBBLOCK "TDC::work","stimulus\tdc.vhd","FALSE","TRUE"
SUBBLOCK "TDC::work","stimulus\tdc.vhd","FALSE","TRUE"
SUBBLOCK "TDC::work","stimulus\tdc.vhd","FALSE","TRUE"
ENDLIST
LIST "V1390sim::work","stimulus\v1390sim.vhd","FALSE","TRUE"
SUBBLOCK "FLASH::work","stimulus\flash.vhd","FALSE","TRUE"
SUBBLOCK "MICRO::work","stimulus\micro.vhd","FALSE","TRUE"
SUBBLOCK "SYNCFIFO::work","stimulus\syncfifo.vhd","FALSE","TRUE"
SUBBLOCK "VME::work","stimulus\vme.vhd","FALSE","TRUE"
SUBBLOCK "SRAM::work","stimulus\sram.vhd","FALSE","TRUE"
SUBBLOCK "V1390trm::work","stimulus\v1390trm.vhd","FALSE","TRUE"
SUBBLOCK "SRAM::work","stimulus\sram.vhd","FALSE","TRUE"
SUBBLOCK "TDCchaines::work","stimulus\tdcchaines.vhd","FALSE","TRUE"
ENDLIST
LIST "TDC::work","stimulus\tdc.vhd","FALSE","TRUE"
ENDLIST
LIST "TDC::work","stimulus\tdc.vhd","FALSE","TRUE"
ENDLIST
LIST "TDC::work","stimulus\tdc.vhd","FALSE","TRUE"
ENDLIST
LIST "TDC::work","stimulus\tdc.vhd","FALSE","TRUE"
ENDLIST
LIST "TDC::work","stimulus\tdc.vhd","FALSE","TRUE"
ENDLIST
LIST "TDC::work","stimulus\tdc.vhd","FALSE","TRUE"
ENDLIST
LIST "TDC::work","stimulus\tdc.vhd","FALSE","TRUE"
ENDLIST
LIST "TDC::work","stimulus\tdc.vhd","FALSE","TRUE"
ENDLIST
LIST "TDC::work","stimulus\tdc.vhd","FALSE","TRUE"
ENDLIST
LIST "TDC::work","stimulus\tdc.vhd","FALSE","TRUE"
ENDLIST
LIST "FCT16543P::work","stimulus\fct16543p.vhd","FALSE","TRUE"
ENDLIST
LIST "TDC::work","stimulus\tdc.vhd","FALSE","TRUE"
ENDLIST
LIST "FCT16543P::work","stimulus\fct16543p.vhd","FALSE","TRUE"
ENDLIST
LIST "TDC::work","stimulus\tdc.vhd","FALSE","TRUE"
ENDLIST
LIST "FCT16543P::work","stimulus\fct16543p.vhd","FALSE","TRUE"
ENDLIST
LIST "TDC::work","stimulus\tdc.vhd","FALSE","TRUE"
ENDLIST
LIST "TDC::work","stimulus\tdc.vhd","FALSE","TRUE"
ENDLIST
LIST "TDC::work","stimulus\tdc.vhd","FALSE","TRUE"
ENDLIST
LIST "TDC::work","stimulus\tdc.vhd","FALSE","TRUE"
ENDLIST
LIST "TDC::work","stimulus\tdc.vhd","FALSE","TRUE"
ENDLIST
LIST "TDC::work","stimulus\tdc.vhd","FALSE","TRUE"
ENDLIST
LIST "ENC8B10B::work","stimulus\Enc8B10B.vhd","FALSE","TRUE"
ENDLIST
LIST "FCT16543::work","stimulus\fct16543.vhd","FALSE","TRUE"
ENDLIST
LIST "FCT244::work","stimulus\fct244.vhd","FALSE","TRUE"
ENDLIST
LIST "FLASH::work","stimulus\flash.vhd","FALSE","TRUE"
ENDLIST
LIST "GBTXtest_main::work","","FALSE","FALSE"
ENDLIST
LIST "I2C_Control::work","stimulus\Control.vhd","FALSE","TRUE"
ENDLIST
LIST "I2C_GBTX_tb::work","stimulus\TB_i2c_gbtx.vhd","FALSE","TRUE"
SUBBLOCK "A1500::work","stimulus\a1500.vhd","FALSE","TRUE"
SUBBLOCK "CONET_MASTER::work","stimulus\CONET_MASTER.vhd","FALSE","TRUE"
SUBBLOCK "DRM2_top::work","hdl\DRM2_top.vhd","FALSE","FALSE"
SUBBLOCK "I2C_Control::work","hdl\Control.vhd","FALSE","FALSE"
SUBBLOCK "I2C_ZTEST::work","hdl\I2C_ZTEST.vhd","FALSE","FALSE"
SUBBLOCK "FCT16543P::work","stimulus\fct16543p.vhd","FALSE","TRUE"
SUBBLOCK "V1390sim::work","stimulus\v1390sim.vhd","FALSE","TRUE"
SUBBLOCK "cy7c1370::work","stimulus\CY7C1370D.vhd","FALSE","TRUE"
SUBBLOCK "FCT16543P::work","stimulus\fct16543p.vhd","FALSE","TRUE"
SUBBLOCK "V1390sim::work","stimulus\v1390sim.vhd","FALSE","TRUE"
SUBBLOCK "FCT16543P::work","stimulus\fct16543p.vhd","FALSE","TRUE"
SUBBLOCK "FCT16543P::work","stimulus\fct16543p.vhd","FALSE","TRUE"
SUBBLOCK "FCT16543P::work","stimulus\fct16543p.vhd","FALSE","TRUE"
SUBBLOCK "vx1392sim::work","","FALSE","FALSE"
SUBBLOCK "I2C_INA_block::work","component\work\I2C_INA_block\I2C_INA_block.cxf","TRUE","FALSE"
SUBBLOCK "I2C_Master_test::work","component\work\I2C_Master_test\I2C_Master_test.cxf","TRUE","FALSE"
SUBBLOCK "I2C_Slave::work","component\work\I2C_Slave\I2C_Slave.cxf","TRUE","FALSE"
ENDLIST
LIST "io_utils::work","stimulus\io_utils.vhd","FALSE","TRUE"
ENDLIST
LIST "MICRO::work","stimulus\micro.vhd","FALSE","TRUE"
SUBBLOCK "ATMEGA16::work","stimulus\atmega16.vhd","FALSE","TRUE"
SUBBLOCK "FCT16543::work","stimulus\fct16543.vhd","FALSE","TRUE"
ENDLIST
LIST "package_utility::work","stimulus\package_utility.vhd","FALSE","TRUE"
ENDLIST
LIST "PLL_sram::work","stimulus\PLL_sram.vhd","FALSE","TRUE"
SUBBLOCK "PLLCORE::work","","FALSE","FALSE"
SUBBLOCK "PWR::work","","FALSE","FALSE"
ENDLIST
LIST "PLL_tdc::work","stimulus\PLL_tdc.vhd","FALSE","TRUE"
SUBBLOCK "PLLCORE::work","","FALSE","FALSE"
SUBBLOCK "PWR::work","","FALSE","FALSE"
ENDLIST
LIST "PLLCORE::work","","FALSE","FALSE"
ENDLIST
LIST "PWR::work","","FALSE","FALSE"
ENDLIST
LIST "RESET_MOD::work","stimulus\reset_mod.vhd","FALSE","TRUE"
ENDLIST
LIST "ROC32::work","stimulus\roc32.vhd","FALSE","TRUE"
SUBBLOCK "PLL_sram::work","stimulus\PLL_sram.vhd","FALSE","TRUE"
SUBBLOCK "PLL_tdc::work","stimulus\PLL_tdc.vhd","FALSE","TRUE"
ENDLIST
LIST "SERDES::work","stimulus\serdes.vhd","FALSE","TRUE"
ENDLIST
LIST "SYNCFIFO::work","stimulus\syncfifo.vhd","FALSE","TRUE"
ENDLIST
LIST "V1390pkg::work","stimulus\V1390pkg.vhd","FALSE","TRUE"
ENDLIST
LIST "VINTERF::work","stimulus\vinterf.vhd","FALSE","TRUE"
ENDLIST
LIST "VME::work","stimulus\vme.vhd","FALSE","TRUE"
SUBBLOCK "FCT16543::work","stimulus\fct16543.vhd","FALSE","TRUE"
ENDLIST
LIST "vx1392sim::work","","FALSE","FALSE"
ENDLIST
ENDLIST
LIST ActiveTestBenchList
LIST "DRM2_top::work"
ACTIVETESTBENCH "I2C_GBTX_tb::work","stimulus\TB_i2c_gbtx.vhd","FALSE"
ENDLIST
ENDLIST
LIST IOTabList
VALUE "constraint\io\pinout_DRM2.pdc"
ENDLIST
LIST FPTabList
VALUE "constraint\fp\DRM2_top_derived_constraints.pdc"
VALUE "constraint\fp\GBTXtest_main.fp.pdc"
ENDLIST
LIST TimingTabList
VALUE "constraint\user.sdc"
VALUE "constraint\DRM2_top_derived_constraints.sdc"
VALUE "constraint\GBTXtest_main_compile.sdc"
VALUE "constraint\GBTXtest_main_synthesis.sdc"
ENDLIST
LIST FDCTabList
VALUE "constraint\netlist_attrib.ndc"
ENDLIST
